Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Mon Apr 27 09:26:53 2020
| Host         : ubuntu running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file openMSP430_fpga_timing_summary_routed.rpt -pb openMSP430_fpga_timing_summary_routed.pb -rpx openMSP430_fpga_timing_summary_routed.rpx -warn_on_violation
| Design       : openMSP430_fpga
| Device       : 7a75t-csg324
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 117 register/latch pins with no clock driven by root clock pin: leon3_system_1/ahbjtaggen0.ahbjtag0/tap0/ac7v.u0/u0/TCK (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 232 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.515        0.000                      0                30235        0.050        0.000                      0                30233        0.000        0.000                       0                 12382  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                                                            ------------         ----------      --------------
USER_CLOCK                                                                                                                                                       {0.000 10.416}       20.833          48.001          
  CLKFBIN                                                                                                                                                        {0.000 10.416}       20.833          48.001          
  clk_nobuf                                                                                                                                                      {0.000 2.500}        5.000           200.003         
    freq_refclk                                                                                                                                                  {0.000 0.625}        1.250           800.013         
      u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {0.000 1.250}        2.500           400.006         
        iserdes_clkdiv                                                                                                                                           {0.000 5.000}        10.000          100.002         
      u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk  {0.000 1.250}        2.500           400.006         
        iserdes_clkdiv_1                                                                                                                                         {0.000 5.000}        10.000          100.002         
    mem_refclk                                                                                                                                                   {0.000 1.250}        2.500           400.006         
      oserdes_clk                                                                                                                                                {0.000 1.250}        2.500           400.006         
        oserdes_clkdiv                                                                                                                                           {0.000 2.500}        5.000           200.003         
      oserdes_clk_1                                                                                                                                              {0.000 1.250}        2.500           400.006         
        oserdes_clkdiv_1                                                                                                                                         {0.000 2.500}        5.000           200.003         
      oserdes_clk_2                                                                                                                                              {0.000 1.250}        2.500           400.006         
        oserdes_clkdiv_2                                                                                                                                         {0.000 5.000}        10.000          100.002         
      oserdes_clk_3                                                                                                                                              {0.000 1.250}        2.500           400.006         
        oserdes_clkdiv_3                                                                                                                                         {0.000 5.000}        10.000          100.002         
    pll_clk3_out                                                                                                                                                 {0.000 5.000}        10.000          100.002         
      clk_pll_i                                                                                                                                                  {0.000 5.000}        10.000          100.002         
    pll_clkfbout                                                                                                                                                 {0.000 2.500}        5.000           200.003         
    sync_pulse                                                                                                                                                   {1.094 3.594}        39.999          25.000          
  dcm_clk0                                                                                                                                                       {0.000 25.000}       49.999          20.000          
  dcm_clkfbout                                                                                                                                                   {0.000 10.416}       20.833          48.001          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                                                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
USER_CLOCK                                                                                                                                                                                                                                                                                                         5.416        0.000                       0                     2  
  CLKFBIN                                                                                                                                                                                                                                                                                                         19.584        0.000                       0                     2  
  clk_nobuf                                                                                                                                                            2.519        0.000                      0                  126        0.121        0.000                      0                  126        0.264        0.000                       0                    65  
    freq_refclk                                                                                                                                                                                                                                                                                                    0.001        0.000                       0                     8  
      u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk                                                                                                                                                    1.029        0.000                       0                    16  
        iserdes_clkdiv                                                                                                                                                 8.249        0.000                      0                   33        0.071        0.000                      0                   33        2.850        0.000                       0                     9  
      u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk                                                                                                                                                    1.029        0.000                       0                    16  
        iserdes_clkdiv_1                                                                                                                                               8.263        0.000                      0                   33        0.071        0.000                      0                   33        2.850        0.000                       0                     9  
    mem_refclk                                                                                                                                                         1.415        0.000                      0                    1        0.336        0.000                      0                    1        0.715        0.000                       0                     8  
      oserdes_clk                                                                                                                                                      1.198        0.000                      0                    4        0.409        0.000                      0                    4        1.026        0.000                       0                    12  
        oserdes_clkdiv                                                                                                                                                 3.871        0.000                      0                   36        0.088        0.000                      0                   36        0.000        0.000                       0                    11  
      oserdes_clk_1                                                                                                                                                    1.183        0.000                      0                    4        0.414        0.000                      0                    4        1.026        0.000                       0                    12  
        oserdes_clkdiv_1                                                                                                                                               3.860        0.000                      0                   36        0.092        0.000                      0                   36        0.000        0.000                       0                    11  
      oserdes_clk_2                                                                                                                                                                                                                                                                                                1.026        0.000                       0                    11  
        oserdes_clkdiv_2                                                                                                                                               8.713        0.000                      0                   40        0.090        0.000                      0                   40        2.850        0.000                       0                    11  
      oserdes_clk_3                                                                                                                                                                                                                                                                                                1.029        0.000                       0                    12  
        oserdes_clkdiv_3                                                                                                                                               8.540        0.000                      0                   48        0.084        0.000                      0                   48        2.850        0.000                       0                    13  
    pll_clk3_out                                                                                                                                                                                                                                                                                                   3.000        0.000                       0                     3  
      clk_pll_i                                                                                                                                                        0.515        0.000                      0                25792        0.050        0.000                      0                25792        2.850        0.000                       0                 10851  
    pll_clkfbout                                                                                                                                                                                                                                                                                                   3.751        0.000                       0                     2  
    sync_pulse                                                                                                                                                                                                                                                                                                     1.428        0.000                       0                     8  
  dcm_clk0                                                                                                                                                            24.651        0.000                      0                 2857        0.057        0.000                      0                 2857       24.500        0.000                       0                  1287  
  dcm_clkfbout                                                                                                                                                                                                                                                                                                    19.241        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                                                                                 To Clock                                                                                                                                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                                                                                 --------                                                                                                                                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_pll_i                                                                                                                                                  clk_nobuf                                                                                                                                                       17.508        0.000                      0                    1                                                                        
clk_pll_i                                                                                                                                                  u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk        7.518        0.000                      0                    8       38.406        0.000                      0                    8  
clk_pll_i                                                                                                                                                  u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk        8.696        0.000                      0                    8       37.799        0.000                      0                    8  
sync_pulse                                                                                                                                                 mem_refclk                                                                                                                                                       0.994        0.000                      0                    1        0.690        0.000                      0                    1  
oserdes_clk                                                                                                                                                oserdes_clkdiv                                                                                                                                                   1.703        0.000                      0                   15        0.095        0.000                      0                   15  
oserdes_clk_1                                                                                                                                              oserdes_clkdiv_1                                                                                                                                                 1.703        0.000                      0                   15        0.095        0.000                      0                   15  
oserdes_clk_2                                                                                                                                              oserdes_clkdiv_2                                                                                                                                                 1.703        0.000                      0                   11        0.095        0.000                      0                   11  
oserdes_clk_3                                                                                                                                              oserdes_clkdiv_3                                                                                                                                                 1.703        0.000                      0                   13        0.095        0.000                      0                   13  
clk_nobuf                                                                                                                                                  clk_pll_i                                                                                                                                                       17.405        0.000                      0                   12        0.099        0.000                      0                   12  
dcm_clk0                                                                                                                                                   clk_pll_i                                                                                                                                                        4.140        0.000                      0                    3        1.653        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pll_i          clk_pll_i                3.726        0.000                      0                   30        1.274        0.000                      0                   30  
**async_default**  dcm_clk0           clk_pll_i                5.603        0.000                      0                   13        0.636        0.000                      0                   13  
**async_default**  dcm_clk0           dcm_clk0                43.123        0.000                      0                 1094        0.539        0.000                      0                 1094  
**default**        clk_pll_i                                   1.795        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  USER_CLOCK
  To Clock:  USER_CLOCK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.416ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         USER_CLOCK
Waveform(ns):       { 0.000 10.417 }
Period(ns):         20.833
Sources:            { USER_CLOCK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.833      19.584     MMCME2_ADV_X0Y1  mmcm/CLKIN1
Min Period        n/a     PLLE2_ADV/CLKIN1   n/a            1.249         20.833      19.584     PLLE2_ADV_X0Y3   leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1   n/a            52.633        20.833      31.800     PLLE2_ADV_X0Y3   leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.833      79.167     MMCME2_ADV_X0Y1  mmcm/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            5.000         10.416      5.416      MMCME2_ADV_X0Y1  mmcm/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1   n/a            5.000         10.416      5.416      PLLE2_ADV_X0Y3   leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            5.000         10.417      5.416      MMCME2_ADV_X0Y1  mmcm/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1   n/a            5.000         10.417      5.417      PLLE2_ADV_X0Y3   leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         10.417      5.416      MMCME2_ADV_X0Y1  mmcm/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            5.000         10.417      5.416      MMCME2_ADV_X0Y1  mmcm/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1   n/a            5.000         10.417      5.416      PLLE2_ADV_X0Y3   leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1   n/a            5.000         10.417      5.417      PLLE2_ADV_X0Y3   leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       19.584ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 10.417 }
Period(ns):         20.833
Sources:            { leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.833      19.584     PLLE2_ADV_X0Y3  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.833      19.584     PLLE2_ADV_X0Y3  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.833      31.800     PLLE2_ADV_X0Y3  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.833      139.167    PLLE2_ADV_X0Y3  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_nobuf
  To Clock:  clk_nobuf

Setup :            0  Failing Endpoints,  Worst Slack        2.519ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.519ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_nobuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_nobuf rise@5.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        1.949ns  (logic 0.590ns (30.275%)  route 1.359ns (69.725%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.699ns = ( 10.699 - 5.000 ) 
    Source Clock Delay      (SCD):    6.036ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.352     6.036    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y122        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y122        FDRE (Prop_fdre_C_Q)         0.348     6.384 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.723     7.107    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X29Y122        LUT2 (Prop_lut2_I0_O)        0.242     7.349 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.636     7.985    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X30Y118        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327     7.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630     9.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.248    10.699    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X30Y118        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]/C
                         clock pessimism              0.298    10.997    
                         clock uncertainty           -0.070    10.927    
    SLICE_X30Y118        FDRE (Setup_fdre_C_R)       -0.423    10.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]
  -------------------------------------------------------------------
                         required time                         10.504    
                         arrival time                          -7.985    
  -------------------------------------------------------------------
                         slack                                  2.519    

Slack (MET) :             2.519ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_nobuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_nobuf rise@5.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        1.949ns  (logic 0.590ns (30.275%)  route 1.359ns (69.725%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.699ns = ( 10.699 - 5.000 ) 
    Source Clock Delay      (SCD):    6.036ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.352     6.036    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y122        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y122        FDRE (Prop_fdre_C_Q)         0.348     6.384 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.723     7.107    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X29Y122        LUT2 (Prop_lut2_I0_O)        0.242     7.349 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.636     7.985    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X30Y118        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327     7.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630     9.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.248    10.699    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X30Y118        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/C
                         clock pessimism              0.298    10.997    
                         clock uncertainty           -0.070    10.927    
    SLICE_X30Y118        FDRE (Setup_fdre_C_R)       -0.423    10.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]
  -------------------------------------------------------------------
                         required time                         10.504    
                         arrival time                          -7.985    
  -------------------------------------------------------------------
                         slack                                  2.519    

Slack (MET) :             2.519ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_nobuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_nobuf rise@5.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        1.949ns  (logic 0.590ns (30.275%)  route 1.359ns (69.725%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.699ns = ( 10.699 - 5.000 ) 
    Source Clock Delay      (SCD):    6.036ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.352     6.036    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y122        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y122        FDRE (Prop_fdre_C_Q)         0.348     6.384 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.723     7.107    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X29Y122        LUT2 (Prop_lut2_I0_O)        0.242     7.349 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.636     7.985    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X30Y118        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327     7.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630     9.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.248    10.699    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X30Y118        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[2]/C
                         clock pessimism              0.298    10.997    
                         clock uncertainty           -0.070    10.927    
    SLICE_X30Y118        FDRE (Setup_fdre_C_R)       -0.423    10.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[2]
  -------------------------------------------------------------------
                         required time                         10.504    
                         arrival time                          -7.985    
  -------------------------------------------------------------------
                         slack                                  2.519    

Slack (MET) :             2.627ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_nobuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_nobuf rise@5.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        1.840ns  (logic 0.590ns (32.066%)  route 1.250ns (67.934%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.698ns = ( 10.698 - 5.000 ) 
    Source Clock Delay      (SCD):    6.036ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.352     6.036    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y122        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y122        FDRE (Prop_fdre_C_Q)         0.348     6.384 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.723     7.107    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X29Y122        LUT2 (Prop_lut2_I0_O)        0.242     7.349 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.527     7.876    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X30Y119        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327     7.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630     9.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.247    10.698    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X30Y119        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]/C
                         clock pessimism              0.298    10.996    
                         clock uncertainty           -0.070    10.926    
    SLICE_X30Y119        FDRE (Setup_fdre_C_R)       -0.423    10.503    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]
  -------------------------------------------------------------------
                         required time                         10.503    
                         arrival time                          -7.876    
  -------------------------------------------------------------------
                         slack                                  2.627    

Slack (MET) :             2.627ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_nobuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_nobuf rise@5.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        1.840ns  (logic 0.590ns (32.066%)  route 1.250ns (67.934%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.698ns = ( 10.698 - 5.000 ) 
    Source Clock Delay      (SCD):    6.036ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.352     6.036    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y122        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y122        FDRE (Prop_fdre_C_Q)         0.348     6.384 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.723     7.107    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X29Y122        LUT2 (Prop_lut2_I0_O)        0.242     7.349 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.527     7.876    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X30Y119        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327     7.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630     9.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.247    10.698    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X30Y119        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]/C
                         clock pessimism              0.298    10.996    
                         clock uncertainty           -0.070    10.926    
    SLICE_X30Y119        FDRE (Setup_fdre_C_R)       -0.423    10.503    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]
  -------------------------------------------------------------------
                         required time                         10.503    
                         arrival time                          -7.876    
  -------------------------------------------------------------------
                         slack                                  2.627    

Slack (MET) :             2.627ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_nobuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_nobuf rise@5.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        1.840ns  (logic 0.590ns (32.066%)  route 1.250ns (67.934%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.698ns = ( 10.698 - 5.000 ) 
    Source Clock Delay      (SCD):    6.036ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.352     6.036    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y122        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y122        FDRE (Prop_fdre_C_Q)         0.348     6.384 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.723     7.107    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X29Y122        LUT2 (Prop_lut2_I0_O)        0.242     7.349 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.527     7.876    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X30Y119        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327     7.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630     9.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.247    10.698    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X30Y119        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]/C
                         clock pessimism              0.298    10.996    
                         clock uncertainty           -0.070    10.926    
    SLICE_X30Y119        FDRE (Setup_fdre_C_R)       -0.423    10.503    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]
  -------------------------------------------------------------------
                         required time                         10.503    
                         arrival time                          -7.876    
  -------------------------------------------------------------------
                         slack                                  2.627    

Slack (MET) :             2.832ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_nobuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_nobuf rise@5.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        2.087ns  (logic 0.735ns (35.225%)  route 1.352ns (64.775%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.699ns = ( 10.699 - 5.000 ) 
    Source Clock Delay      (SCD):    6.039ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.355     6.039    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X30Y118        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y118        FDRE (Prop_fdre_C_Q)         0.398     6.437 f  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[2]/Q
                         net (fo=6, routed)           0.677     7.114    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[2]
    SLICE_X30Y119        LUT6 (Prop_lut6_I2_O)        0.232     7.346 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_i_2/O
                         net (fo=1, routed)           0.675     8.020    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_i_2_n_0
    SLICE_X29Y119        LUT6 (Prop_lut6_I1_O)        0.105     8.125 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_i_1/O
                         net (fo=1, routed)           0.000     8.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_i_1_n_0
    SLICE_X29Y119        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327     7.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630     9.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.248    10.699    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y119        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_reg/C
                         clock pessimism              0.298    10.997    
                         clock uncertainty           -0.070    10.927    
    SLICE_X29Y119        FDRE (Setup_fdre_C_D)        0.030    10.957    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_reg
  -------------------------------------------------------------------
                         required time                         10.957    
                         arrival time                          -8.125    
  -------------------------------------------------------------------
                         slack                                  2.832    

Slack (MET) :             2.858ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_nobuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_nobuf rise@5.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        1.698ns  (logic 0.590ns (34.740%)  route 1.108ns (65.260%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.698ns = ( 10.698 - 5.000 ) 
    Source Clock Delay      (SCD):    6.036ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.352     6.036    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y122        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y122        FDRE (Prop_fdre_C_Q)         0.348     6.384 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.723     7.107    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X29Y122        LUT2 (Prop_lut2_I0_O)        0.242     7.349 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.385     7.734    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X29Y120        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327     7.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630     9.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.247    10.698    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y120        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]/C
                         clock pessimism              0.316    11.014    
                         clock uncertainty           -0.070    10.944    
    SLICE_X29Y120        FDRE (Setup_fdre_C_R)       -0.352    10.592    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]
  -------------------------------------------------------------------
                         required time                         10.592    
                         arrival time                          -7.734    
  -------------------------------------------------------------------
                         slack                                  2.858    

Slack (MET) :             2.858ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_nobuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_nobuf rise@5.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        1.698ns  (logic 0.590ns (34.740%)  route 1.108ns (65.260%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.698ns = ( 10.698 - 5.000 ) 
    Source Clock Delay      (SCD):    6.036ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.352     6.036    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y122        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y122        FDRE (Prop_fdre_C_Q)         0.348     6.384 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.723     7.107    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X29Y122        LUT2 (Prop_lut2_I0_O)        0.242     7.349 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.385     7.734    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X29Y120        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327     7.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630     9.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.247    10.698    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y120        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]/C
                         clock pessimism              0.316    11.014    
                         clock uncertainty           -0.070    10.944    
    SLICE_X29Y120        FDRE (Setup_fdre_C_R)       -0.352    10.592    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]
  -------------------------------------------------------------------
                         required time                         10.592    
                         arrival time                          -7.734    
  -------------------------------------------------------------------
                         slack                                  2.858    

Slack (MET) :             2.858ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_nobuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_nobuf rise@5.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        1.698ns  (logic 0.590ns (34.740%)  route 1.108ns (65.260%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.698ns = ( 10.698 - 5.000 ) 
    Source Clock Delay      (SCD):    6.036ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.352     6.036    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y122        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y122        FDRE (Prop_fdre_C_Q)         0.348     6.384 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.723     7.107    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X29Y122        LUT2 (Prop_lut2_I0_O)        0.242     7.349 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.385     7.734    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X29Y120        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327     7.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630     9.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.247    10.698    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y120        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[7]/C
                         clock pessimism              0.316    11.014    
                         clock uncertainty           -0.070    10.944    
    SLICE_X29Y120        FDRE (Setup_fdre_C_R)       -0.352    10.592    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[7]
  -------------------------------------------------------------------
                         required time                         10.592    
                         arrival time                          -7.734    
  -------------------------------------------------------------------
                         slack                                  2.858    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_nobuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_nobuf rise@0.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.691ns
    Source Clock Delay      (SCD):    2.121ns
    Clock Pessimism Removal (CPR):    0.570ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.556     2.121    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y122        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y122        FDRE (Prop_fdre_C_Q)         0.141     2.262 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/Q
                         net (fo=1, routed)           0.055     2.317    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1
    SLICE_X29Y122        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.822     2.691    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y122        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                         clock pessimism             -0.570     2.121    
    SLICE_X29Y122        FDRE (Hold_fdre_C_D)         0.075     2.196    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg
  -------------------------------------------------------------------
                         required time                         -2.196    
                         arrival time                           2.317    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][4]/C
                            (rising edge-triggered cell FDPE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][5]/D
                            (rising edge-triggered cell FDPE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_nobuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_nobuf rise@0.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.128ns (69.109%)  route 0.057ns (30.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.742ns
    Source Clock Delay      (SCD):    2.167ns
    Clock Pessimism Removal (CPR):    0.562ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.602     2.167    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_iodelay_ctrl/clk_ref_i
    SLICE_X86Y147        FDPE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y147        FDPE (Prop_fdpe_C_Q)         0.128     2.295 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][4]/Q
                         net (fo=1, routed)           0.057     2.352    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg_n_0_[0][4]
    SLICE_X87Y147        FDPE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.873     2.742    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_iodelay_ctrl/clk_ref_i
    SLICE_X87Y147        FDPE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][5]/C
                         clock pessimism             -0.562     2.180    
    SLICE_X87Y147        FDPE (Hold_fdpe_C_D)         0.016     2.196    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -2.196    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_nobuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_nobuf rise@0.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.560%)  route 0.098ns (34.440%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.691ns
    Source Clock Delay      (SCD):    2.121ns
    Clock Pessimism Removal (CPR):    0.557ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.556     2.121    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X28Y122        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y122        FDRE (Prop_fdre_C_Q)         0.141     2.262 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[1]/Q
                         net (fo=15, routed)          0.098     2.360    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature
    SLICE_X29Y122        LUT5 (Prop_lut5_I2_O)        0.045     2.405 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_i_1/O
                         net (fo=1, routed)           0.000     2.405    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_i_1_n_0
    SLICE_X29Y122        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.822     2.691    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y122        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_reg/C
                         clock pessimism             -0.557     2.134    
    SLICE_X29Y122        FDRE (Hold_fdre_C_D)         0.092     2.226    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_reg
  -------------------------------------------------------------------
                         required time                         -2.226    
                         arrival time                           2.405    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][3]/C
                            (rising edge-triggered cell FDPE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][4]/D
                            (rising edge-triggered cell FDPE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_nobuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_nobuf rise@0.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.387%)  route 0.118ns (45.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.742ns
    Source Clock Delay      (SCD):    2.167ns
    Clock Pessimism Removal (CPR):    0.575ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.602     2.167    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_iodelay_ctrl/clk_ref_i
    SLICE_X86Y147        FDPE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y147        FDPE (Prop_fdpe_C_Q)         0.141     2.308 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][3]/Q
                         net (fo=1, routed)           0.118     2.426    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg_n_0_[0][3]
    SLICE_X86Y147        FDPE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.873     2.742    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_iodelay_ctrl/clk_ref_i
    SLICE_X86Y147        FDPE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][4]/C
                         clock pessimism             -0.575     2.167    
    SLICE_X86Y147        FDPE (Hold_fdpe_C_D)         0.075     2.242    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -2.242    
                         arrival time                           2.426    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_nobuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_nobuf rise@0.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.997%)  route 0.114ns (38.003%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.694ns
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    0.557ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.557     2.122    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y120        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y120        FDRE (Prop_fdre_C_Q)         0.141     2.263 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]/Q
                         net (fo=2, routed)           0.114     2.377    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]
    SLICE_X29Y119        LUT6 (Prop_lut6_I0_O)        0.045     2.422 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_i_1/O
                         net (fo=1, routed)           0.000     2.422    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_i_1_n_0
    SLICE_X29Y119        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.826     2.694    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y119        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_reg/C
                         clock pessimism             -0.557     2.137    
    SLICE_X29Y119        FDRE (Hold_fdre_C_D)         0.091     2.228    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_reg
  -------------------------------------------------------------------
                         required time                         -2.228    
                         arrival time                           2.422    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][13]/C
                            (rising edge-triggered cell FDPE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][14]/D
                            (rising edge-triggered cell FDPE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_nobuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_nobuf rise@0.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.890%)  route 0.103ns (42.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.742ns
    Source Clock Delay      (SCD):    2.167ns
    Clock Pessimism Removal (CPR):    0.575ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.602     2.167    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_iodelay_ctrl/clk_ref_i
    SLICE_X87Y147        FDPE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y147        FDPE (Prop_fdpe_C_Q)         0.141     2.308 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][13]/Q
                         net (fo=1, routed)           0.103     2.411    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg_n_0_[0][13]
    SLICE_X87Y147        FDPE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.873     2.742    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_iodelay_ctrl/clk_ref_i
    SLICE_X87Y147        FDPE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][14]/C
                         clock pessimism             -0.575     2.167    
    SLICE_X87Y147        FDPE (Hold_fdpe_C_D)         0.047     2.214    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][14]
  -------------------------------------------------------------------
                         required time                         -2.214    
                         arrival time                           2.411    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_nobuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_nobuf rise@0.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.026%)  route 0.135ns (48.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.691ns
    Source Clock Delay      (SCD):    2.121ns
    Clock Pessimism Removal (CPR):    0.570ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.556     2.121    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X28Y122        FDSE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y122        FDSE (Prop_fdse_C_Q)         0.141     2.262 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/Q
                         net (fo=3, routed)           0.135     2.397    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg_n_0_[0]
    SLICE_X28Y122        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.822     2.691    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X28Y122        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/C
                         clock pessimism             -0.570     2.121    
    SLICE_X28Y122        FDRE (Hold_fdre_C_D)         0.072     2.193    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.193    
                         arrival time                           2.397    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_nobuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_nobuf rise@0.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.918%)  route 0.160ns (53.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.688ns
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.552     2.117    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X31Y125        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y125        FDRE (Prop_fdre_C_Q)         0.141     2.258 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[14]/Q
                         net (fo=1, routed)           0.160     2.417    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/p_0_in[10]
    SLICE_X31Y124        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.820     2.688    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X31Y124        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]/C
                         clock pessimism             -0.537     2.151    
    SLICE_X31Y124        FDRE (Hold_fdre_C_D)         0.057     2.208    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.208    
                         arrival time                           2.417    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][9]/C
                            (rising edge-triggered cell FDPE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][10]/D
                            (rising edge-triggered cell FDPE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_nobuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_nobuf rise@0.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.759%)  route 0.110ns (40.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.742ns
    Source Clock Delay      (SCD):    2.167ns
    Clock Pessimism Removal (CPR):    0.575ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.602     2.167    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_iodelay_ctrl/clk_ref_i
    SLICE_X88Y147        FDPE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y147        FDPE (Prop_fdpe_C_Q)         0.164     2.331 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][9]/Q
                         net (fo=1, routed)           0.110     2.441    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg_n_0_[0][9]
    SLICE_X88Y147        FDPE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.873     2.742    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_iodelay_ctrl/clk_ref_i
    SLICE_X88Y147        FDPE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][10]/C
                         clock pessimism             -0.575     2.167    
    SLICE_X88Y147        FDPE (Hold_fdpe_C_D)         0.059     2.226    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][10]
  -------------------------------------------------------------------
                         required time                         -2.226    
                         arrival time                           2.441    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_nobuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_nobuf rise@0.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.209ns (61.339%)  route 0.132ns (38.661%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.694ns
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    0.572ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.557     2.122    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X30Y119        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y119        FDRE (Prop_fdre_C_Q)         0.164     2.286 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]/Q
                         net (fo=3, routed)           0.132     2.418    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]
    SLICE_X30Y119        LUT6 (Prop_lut6_I5_O)        0.045     2.463 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[5]_i_1/O
                         net (fo=1, routed)           0.000     2.463    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/p_0_in__0[5]
    SLICE_X30Y119        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.826     2.694    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X30Y119        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]/C
                         clock pessimism             -0.572     2.122    
    SLICE_X30Y119        FDRE (Hold_fdre_C_D)         0.121     2.243    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.243    
                         arrival time                           2.463    
  -------------------------------------------------------------------
                         slack                                  0.220    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_nobuf
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK          n/a            4.000         5.000       1.000      XADC_X0Y0        leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.XADC_inst/DCLK
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            2.438         5.000       2.562      IDELAYCTRL_X1Y2  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_iodelay_ctrl/u_idelayctrl_200/REFCLK
Min Period        n/a     BUFG/I             n/a            1.592         5.000       3.408      BUFGCTRL_X0Y17   leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      PLLE2_ADV_X0Y3   leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
Min Period        n/a     PLLE2_ADV/CLKIN1   n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2   leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKIN1
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X28Y122    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X28Y122    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X28Y122    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X28Y122    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X29Y122    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y2  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_iodelay_ctrl/u_idelayctrl_200/REFCLK
Max Period        n/a     PLLE2_ADV/CLKIN1   n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y2   leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y3   leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1   n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y2   leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1   n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y2   leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X28Y123    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[5]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X28Y123    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[8]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X28Y123    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_drdy_r_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X29Y124    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X29Y124    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X29Y124    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X29Y124    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X29Y124    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/C
High Pulse Width  Fast    PLLE2_ADV/CLKIN1   n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y2   leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1   n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y2   leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKIN1
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X28Y122    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X28Y122    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X28Y122    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X28Y122    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X28Y122    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X28Y122    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X28Y122    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X28Y122    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  freq_refclk
  To Clock:  freq_refclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.001ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         freq_refclk
Waveform(ns):       { 0.000 0.625 }
Period(ns):         1.250
Sources:            { leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0 }

Check Type        Corner  Lib Pin                    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     PLLE2_ADV/CLKOUT0          n/a            1.249         1.250       0.001      PLLE2_ADV_X1Y2        leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
Min Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            1.072         1.250       0.178      PHASER_OUT_PHY_X1Y8   leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
Min Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            1.072         1.250       0.178      PHASER_OUT_PHY_X1Y9   leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
Min Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            1.072         1.250       0.178      PHASER_OUT_PHY_X1Y10  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
Min Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            1.072         1.250       0.178      PHASER_OUT_PHY_X1Y11  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK
Min Period        n/a     PHASER_REF/CLKIN           n/a            1.071         1.250       0.179      PHASER_REF_X1Y2       leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
Max Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            2.500         1.250       1.250      PHASER_OUT_PHY_X1Y8   leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
Max Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            2.500         1.250       1.250      PHASER_OUT_PHY_X1Y9   leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
Max Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            2.500         1.250       1.250      PHASER_OUT_PHY_X1Y10  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
Max Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            2.500         1.250       1.250      PHASER_OUT_PHY_X1Y11  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK
Max Period        n/a     PHASER_REF/CLKIN           n/a            2.501         1.250       1.251      PHASER_REF_X1Y2       leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
Max Period        n/a     PLLE2_ADV/CLKOUT0          n/a            160.000       1.250       158.750    PLLE2_ADV_X1Y2        leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
Low Pulse Width   Slow    PHASER_REF/CLKIN           n/a            0.482         0.625       0.143      PHASER_REF_X1Y2       leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
Low Pulse Width   Fast    PHASER_REF/CLKIN           n/a            0.482         0.625       0.143      PHASER_REF_X1Y2       leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
High Pulse Width  Slow    PHASER_OUT_PHY/FREQREFCLK  n/a            0.482         0.625       0.143      PHASER_OUT_PHY_X1Y8   leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
High Pulse Width  Slow    PHASER_OUT_PHY/FREQREFCLK  n/a            0.482         0.625       0.143      PHASER_OUT_PHY_X1Y9   leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/FREQREFCLK  n/a            0.482         0.625       0.143      PHASER_OUT_PHY_X1Y8   leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
High Pulse Width  Fast    PHASER_IN_PHY/FREQREFCLK   n/a            0.482         0.625       0.143      PHASER_IN_PHY_X1Y9    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/FREQREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/FREQREFCLK  n/a            0.482         0.625       0.143      PHASER_OUT_PHY_X1Y9   leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/FREQREFCLK  n/a            0.482         0.625       0.143      PHASER_OUT_PHY_X1Y10  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/FREQREFCLK  n/a            0.482         0.625       0.143      PHASER_OUT_PHY_X1Y11  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK
High Pulse Width  Slow    PHASER_IN_PHY/FREQREFCLK   n/a            0.482         0.625       0.143      PHASER_IN_PHY_X1Y8    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK
High Pulse Width  Fast    PHASER_IN_PHY/FREQREFCLK   n/a            0.482         0.625       0.143      PHASER_IN_PHY_X1Y8    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK
High Pulse Width  Slow    PHASER_IN_PHY/FREQREFCLK   n/a            0.482         0.625       0.143      PHASER_IN_PHY_X1Y9    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/FREQREFCLK



---------------------------------------------------------------------------------------------------
From Clock:  u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  To Clock:  u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.029ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         2.500       1.029      ILOGIC_X1Y101  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         2.500       1.029      ILOGIC_X1Y101  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         2.500       1.029      ILOGIC_X1Y102  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         2.500       1.029      ILOGIC_X1Y102  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         2.500       1.029      ILOGIC_X1Y103  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         2.500       1.029      ILOGIC_X1Y103  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         2.500       1.029      ILOGIC_X1Y104  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         2.500       1.029      ILOGIC_X1Y104  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         2.500       1.029      ILOGIC_X1Y105  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         2.500       1.029      ILOGIC_X1Y105  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  iserdes_clkdiv
  To Clock:  iserdes_clkdiv

Setup :            0  Failing Endpoints,  Worst Slack        8.249ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.249ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D1[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv rise@10.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.372ns (46.908%)  route 0.421ns (53.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.874ns = ( 17.874 - 10.000 ) 
    Source Clock Delay      (SCD):    8.685ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.529     6.704    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     8.132 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     8.286 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.399     8.685    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y102        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y102        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.372     9.057 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.421     9.478    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d1[3]
    IN_FIFO_X1Y8         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D1[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    12.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    14.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    15.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    15.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.502    16.335    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    17.729 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    17.874 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    17.874    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y8         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.412    18.286    
                         clock uncertainty           -0.052    18.233    
    IN_FIFO_X1Y8         IN_FIFO (Setup_in_fifo_WRCLK_D1[3])
                                                     -0.506    17.727    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         17.727    
                         arrival time                          -9.478    
  -------------------------------------------------------------------
                         slack                                  8.249    

Slack (MET) :             8.250ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D1[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv rise@10.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.372ns (46.967%)  route 0.420ns (53.033%))
  Logic Levels:           0  
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.874ns = ( 17.874 - 10.000 ) 
    Source Clock Delay      (SCD):    8.685ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.529     6.704    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     8.132 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     8.286 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.399     8.685    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y102        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y102        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.372     9.057 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.420     9.477    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d1[2]
    IN_FIFO_X1Y8         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D1[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    12.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    14.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    15.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    15.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.502    16.335    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    17.729 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    17.874 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    17.874    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y8         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.412    18.286    
                         clock uncertainty           -0.052    18.233    
    IN_FIFO_X1Y8         IN_FIFO (Setup_in_fifo_WRCLK_D1[2])
                                                     -0.506    17.727    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         17.727    
                         arrival time                          -9.477    
  -------------------------------------------------------------------
                         slack                                  8.250    

Slack (MET) :             8.251ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D1[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv rise@10.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.372ns (47.027%)  route 0.419ns (52.973%))
  Logic Levels:           0  
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.874ns = ( 17.874 - 10.000 ) 
    Source Clock Delay      (SCD):    8.685ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.529     6.704    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     8.132 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     8.286 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.399     8.685    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y102        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y102        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.372     9.057 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.419     9.476    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d1[0]
    IN_FIFO_X1Y8         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D1[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    12.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    14.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    15.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    15.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.502    16.335    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    17.729 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    17.874 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    17.874    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y8         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.412    18.286    
                         clock uncertainty           -0.052    18.233    
    IN_FIFO_X1Y8         IN_FIFO (Setup_in_fifo_WRCLK_D1[0])
                                                     -0.506    17.727    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         17.727    
                         arrival time                          -9.476    
  -------------------------------------------------------------------
                         slack                                  8.251    

Slack (MET) :             8.251ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D1[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv rise@10.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.372ns (47.027%)  route 0.419ns (52.973%))
  Logic Levels:           0  
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.874ns = ( 17.874 - 10.000 ) 
    Source Clock Delay      (SCD):    8.685ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.529     6.704    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     8.132 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     8.286 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.399     8.685    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y102        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y102        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.372     9.057 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.419     9.476    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d1[1]
    IN_FIFO_X1Y8         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D1[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    12.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    14.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    15.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    15.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.502    16.335    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    17.729 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    17.874 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    17.874    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y8         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.412    18.286    
                         clock uncertainty           -0.052    18.233    
    IN_FIFO_X1Y8         IN_FIFO (Setup_in_fifo_WRCLK_D1[1])
                                                     -0.506    17.727    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         17.727    
                         arrival time                          -9.476    
  -------------------------------------------------------------------
                         slack                                  8.251    

Slack (MET) :             8.268ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D0[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv rise@10.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.372ns (46.908%)  route 0.421ns (53.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.874ns = ( 17.874 - 10.000 ) 
    Source Clock Delay      (SCD):    8.685ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.529     6.704    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     8.132 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     8.286 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.399     8.685    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y101        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y101        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.372     9.057 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.421     9.478    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d0[3]
    IN_FIFO_X1Y8         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D0[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    12.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    14.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    15.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    15.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.502    16.335    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    17.729 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    17.874 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    17.874    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y8         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.412    18.286    
                         clock uncertainty           -0.052    18.233    
    IN_FIFO_X1Y8         IN_FIFO (Setup_in_fifo_WRCLK_D0[3])
                                                     -0.487    17.746    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         17.746    
                         arrival time                          -9.478    
  -------------------------------------------------------------------
                         slack                                  8.268    

Slack (MET) :             8.269ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D0[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv rise@10.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.372ns (46.967%)  route 0.420ns (53.033%))
  Logic Levels:           0  
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.874ns = ( 17.874 - 10.000 ) 
    Source Clock Delay      (SCD):    8.685ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.529     6.704    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     8.132 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     8.286 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.399     8.685    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y101        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y101        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.372     9.057 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.420     9.477    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d0[2]
    IN_FIFO_X1Y8         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D0[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    12.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    14.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    15.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    15.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.502    16.335    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    17.729 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    17.874 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    17.874    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y8         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.412    18.286    
                         clock uncertainty           -0.052    18.233    
    IN_FIFO_X1Y8         IN_FIFO (Setup_in_fifo_WRCLK_D0[2])
                                                     -0.487    17.746    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         17.746    
                         arrival time                          -9.477    
  -------------------------------------------------------------------
                         slack                                  8.269    

Slack (MET) :             8.270ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D0[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv rise@10.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.372ns (47.027%)  route 0.419ns (52.973%))
  Logic Levels:           0  
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.874ns = ( 17.874 - 10.000 ) 
    Source Clock Delay      (SCD):    8.685ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.529     6.704    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     8.132 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     8.286 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.399     8.685    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y101        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y101        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.372     9.057 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.419     9.476    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d0[0]
    IN_FIFO_X1Y8         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D0[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    12.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    14.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    15.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    15.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.502    16.335    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    17.729 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    17.874 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    17.874    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y8         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.412    18.286    
                         clock uncertainty           -0.052    18.233    
    IN_FIFO_X1Y8         IN_FIFO (Setup_in_fifo_WRCLK_D0[0])
                                                     -0.487    17.746    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         17.746    
                         arrival time                          -9.476    
  -------------------------------------------------------------------
                         slack                                  8.270    

Slack (MET) :             8.270ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D0[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv rise@10.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.372ns (47.027%)  route 0.419ns (52.973%))
  Logic Levels:           0  
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.874ns = ( 17.874 - 10.000 ) 
    Source Clock Delay      (SCD):    8.685ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.529     6.704    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     8.132 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     8.286 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.399     8.685    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y101        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y101        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.372     9.057 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.419     9.476    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d0[1]
    IN_FIFO_X1Y8         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D0[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    12.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    14.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    15.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    15.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.502    16.335    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    17.729 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    17.874 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    17.874    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y8         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.412    18.286    
                         clock uncertainty           -0.052    18.233    
    IN_FIFO_X1Y8         IN_FIFO (Setup_in_fifo_WRCLK_D0[1])
                                                     -0.487    17.746    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         17.746    
                         arrival time                          -9.476    
  -------------------------------------------------------------------
                         slack                                  8.270    

Slack (MET) :             8.291ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D2[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv rise@10.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.372ns (46.908%)  route 0.421ns (53.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.874ns = ( 17.874 - 10.000 ) 
    Source Clock Delay      (SCD):    8.683ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.529     6.704    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     8.132 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     8.286 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.397     8.683    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y103        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y103        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.372     9.055 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.421     9.476    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d2[3]
    IN_FIFO_X1Y8         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D2[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    12.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    14.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    15.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    15.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.502    16.335    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    17.729 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    17.874 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    17.874    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y8         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.412    18.286    
                         clock uncertainty           -0.052    18.233    
    IN_FIFO_X1Y8         IN_FIFO (Setup_in_fifo_WRCLK_D2[3])
                                                     -0.466    17.767    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         17.767    
                         arrival time                          -9.476    
  -------------------------------------------------------------------
                         slack                                  8.291    

Slack (MET) :             8.292ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D2[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv rise@10.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.372ns (46.967%)  route 0.420ns (53.033%))
  Logic Levels:           0  
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.874ns = ( 17.874 - 10.000 ) 
    Source Clock Delay      (SCD):    8.683ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.529     6.704    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     8.132 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     8.286 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.397     8.683    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y103        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y103        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.372     9.055 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.420     9.475    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d2[2]
    IN_FIFO_X1Y8         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D2[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    12.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    14.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    15.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    15.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.502    16.335    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    17.729 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    17.874 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    17.874    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y8         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.412    18.286    
                         clock uncertainty           -0.052    18.233    
    IN_FIFO_X1Y8         IN_FIFO (Setup_in_fifo_WRCLK_D2[2])
                                                     -0.466    17.767    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         17.767    
                         arrival time                          -9.475    
  -------------------------------------------------------------------
                         slack                                  8.292    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                            (rising edge-triggered cell PHASER_IN_PHY clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WREN
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.058ns  (logic 0.058ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.291ns
    Source Clock Delay      (SCD):    3.665ns
    Clock Pessimism Removal (CPR):    0.626ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.205     2.380    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     3.575 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.665 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
  -------------------------------------------------------------------    -------------------
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLKDIV_WRENABLE)
                                                      0.058     3.723 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/WRENABLE
                         net (fo=1, routed)           0.000     3.723    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_wr_enable
    IN_FIFO_X1Y8         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WREN
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226     2.976    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     4.195 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     4.291 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     4.291    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y8         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.626     3.665    
    IN_FIFO_X1Y8         IN_FIFO (Hold_in_fifo_WRCLK_WREN)
                                                     -0.013     3.652    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.652    
                         arrival time                           3.723    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D6[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.130ns (39.389%)  route 0.200ns (60.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.291ns
    Source Clock Delay      (SCD):    3.828ns
    Clock Pessimism Removal (CPR):    0.626ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.205     2.380    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     3.575 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.665 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.163     3.828    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y109        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y109        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     3.958 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.200     4.158    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d6[0]
    IN_FIFO_X1Y8         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D6[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226     2.976    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     4.195 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     4.291 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     4.291    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y8         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.626     3.665    
    IN_FIFO_X1Y8         IN_FIFO (Hold_in_fifo_WRCLK_D6[0])
                                                     -0.036     3.629    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.629    
                         arrival time                           4.158    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D6[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.130ns (39.389%)  route 0.200ns (60.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.291ns
    Source Clock Delay      (SCD):    3.828ns
    Clock Pessimism Removal (CPR):    0.626ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.205     2.380    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     3.575 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.665 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.163     3.828    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y109        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y109        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.130     3.958 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.200     4.158    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d6[1]
    IN_FIFO_X1Y8         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D6[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226     2.976    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     4.195 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     4.291 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     4.291    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y8         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.626     3.665    
    IN_FIFO_X1Y8         IN_FIFO (Hold_in_fifo_WRCLK_D6[1])
                                                     -0.036     3.629    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.629    
                         arrival time                           4.158    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D6[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.130ns (39.270%)  route 0.201ns (60.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.291ns
    Source Clock Delay      (SCD):    3.828ns
    Clock Pessimism Removal (CPR):    0.626ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.205     2.380    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     3.575 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.665 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.163     3.828    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y109        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y109        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.130     3.958 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.201     4.159    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d6[2]
    IN_FIFO_X1Y8         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D6[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226     2.976    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     4.195 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     4.291 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     4.291    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y8         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.626     3.665    
    IN_FIFO_X1Y8         IN_FIFO (Hold_in_fifo_WRCLK_D6[2])
                                                     -0.036     3.629    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.629    
                         arrival time                           4.159    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D6[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.130ns (39.270%)  route 0.201ns (60.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.291ns
    Source Clock Delay      (SCD):    3.828ns
    Clock Pessimism Removal (CPR):    0.626ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.205     2.380    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     3.575 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.665 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.163     3.828    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y109        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y109        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.130     3.958 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.201     4.159    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d6[3]
    IN_FIFO_X1Y8         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D6[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226     2.976    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     4.195 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     4.291 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     4.291    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y8         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.626     3.665    
    IN_FIFO_X1Y8         IN_FIFO (Hold_in_fifo_WRCLK_D6[3])
                                                     -0.036     3.629    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.629    
                         arrival time                           4.159    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D5[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.130ns (39.389%)  route 0.200ns (60.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.291ns
    Source Clock Delay      (SCD):    3.826ns
    Clock Pessimism Removal (CPR):    0.626ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.205     2.380    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     3.575 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.665 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.161     3.826    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y106        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y106        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     3.956 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.200     4.156    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d5[0]
    IN_FIFO_X1Y8         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D5[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226     2.976    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     4.195 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     4.291 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     4.291    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y8         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.626     3.665    
    IN_FIFO_X1Y8         IN_FIFO (Hold_in_fifo_WRCLK_D5[0])
                                                     -0.046     3.619    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.619    
                         arrival time                           4.156    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D5[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.130ns (39.389%)  route 0.200ns (60.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.291ns
    Source Clock Delay      (SCD):    3.826ns
    Clock Pessimism Removal (CPR):    0.626ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.205     2.380    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     3.575 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.665 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.161     3.826    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y106        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y106        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.130     3.956 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.200     4.156    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d5[1]
    IN_FIFO_X1Y8         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D5[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226     2.976    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     4.195 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     4.291 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     4.291    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y8         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.626     3.665    
    IN_FIFO_X1Y8         IN_FIFO (Hold_in_fifo_WRCLK_D5[1])
                                                     -0.046     3.619    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.619    
                         arrival time                           4.156    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D4[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.130ns (39.389%)  route 0.200ns (60.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.291ns
    Source Clock Delay      (SCD):    3.825ns
    Clock Pessimism Removal (CPR):    0.626ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.205     2.380    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     3.575 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.665 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.160     3.825    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y105        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y105        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     3.955 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.200     4.155    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d4[0]
    IN_FIFO_X1Y8         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D4[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226     2.976    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     4.195 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     4.291 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     4.291    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y8         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.626     3.665    
    IN_FIFO_X1Y8         IN_FIFO (Hold_in_fifo_WRCLK_D4[0])
                                                     -0.048     3.617    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.617    
                         arrival time                           4.155    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D4[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.130ns (39.389%)  route 0.200ns (60.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.291ns
    Source Clock Delay      (SCD):    3.825ns
    Clock Pessimism Removal (CPR):    0.626ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.205     2.380    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     3.575 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.665 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.160     3.825    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y105        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y105        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.130     3.955 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.200     4.155    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d4[1]
    IN_FIFO_X1Y8         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D4[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226     2.976    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     4.195 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     4.291 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     4.291    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y8         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.626     3.665    
    IN_FIFO_X1Y8         IN_FIFO (Hold_in_fifo_WRCLK_D4[1])
                                                     -0.048     3.617    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.617    
                         arrival time                           4.155    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D5[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.130ns (39.270%)  route 0.201ns (60.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.291ns
    Source Clock Delay      (SCD):    3.826ns
    Clock Pessimism Removal (CPR):    0.626ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.205     2.380    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     3.575 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.665 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.161     3.826    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y106        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y106        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.130     3.956 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.201     4.157    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d5[2]
    IN_FIFO_X1Y8         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D5[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226     2.976    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     4.195 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     4.291 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     4.291    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y8         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.626     3.665    
    IN_FIFO_X1Y8         IN_FIFO (Hold_in_fifo_WRCLK_D5[2])
                                                     -0.046     3.619    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.619    
                         arrival time                           4.157    
  -------------------------------------------------------------------
                         slack                                  0.538    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iserdes_clkdiv
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     IN_FIFO/WRCLK      n/a            5.000         10.000      5.000      IN_FIFO_X1Y8   leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         10.000      8.529      ILOGIC_X1Y101  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         10.000      8.529      ILOGIC_X1Y102  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         10.000      8.529      ILOGIC_X1Y103  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         10.000      8.529      ILOGIC_X1Y104  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         10.000      8.529      ILOGIC_X1Y105  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         10.000      8.529      ILOGIC_X1Y106  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         10.000      8.529      ILOGIC_X1Y109  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         10.000      8.529      ILOGIC_X1Y110  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
Low Pulse Width   Fast    IN_FIFO/WRCLK      n/a            2.150         5.000       2.850      IN_FIFO_X1Y8   leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
Low Pulse Width   Slow    IN_FIFO/WRCLK      n/a            2.150         5.000       2.850      IN_FIFO_X1Y8   leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Slow    IN_FIFO/WRCLK      n/a            2.150         5.000       2.850      IN_FIFO_X1Y8   leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Fast    IN_FIFO/WRCLK      n/a            2.150         5.000       2.850      IN_FIFO_X1Y8   leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK



---------------------------------------------------------------------------------------------------
From Clock:  u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
  To Clock:  u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.029ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         2.500       1.029      ILOGIC_X1Y113  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         2.500       1.029      ILOGIC_X1Y113  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         2.500       1.029      ILOGIC_X1Y114  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         2.500       1.029      ILOGIC_X1Y114  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         2.500       1.029      ILOGIC_X1Y116  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         2.500       1.029      ILOGIC_X1Y116  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         2.500       1.029      ILOGIC_X1Y117  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         2.500       1.029      ILOGIC_X1Y117  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         2.500       1.029      ILOGIC_X1Y121  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         2.500       1.029      ILOGIC_X1Y121  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  iserdes_clkdiv_1
  To Clock:  iserdes_clkdiv_1

Setup :            0  Failing Endpoints,  Worst Slack        8.263ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.263ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D1[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv_1 rise@10.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.372ns (46.908%)  route 0.421ns (53.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.873ns = ( 17.873 - 10.000 ) 
    Source Clock Delay      (SCD):    8.670ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.528     6.703    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     8.131 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     8.285 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.385     8.670    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y114        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y114        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.372     9.042 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.421     9.463    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/if_d1[3]
    IN_FIFO_X1Y9         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D1[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    12.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    14.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    15.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    15.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.501    16.334    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    17.728 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    17.873 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    17.873    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
    IN_FIFO_X1Y9         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.412    18.285    
                         clock uncertainty           -0.052    18.232    
    IN_FIFO_X1Y9         IN_FIFO (Setup_in_fifo_WRCLK_D1[3])
                                                     -0.506    17.726    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         17.726    
                         arrival time                          -9.463    
  -------------------------------------------------------------------
                         slack                                  8.263    

Slack (MET) :             8.264ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D1[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv_1 rise@10.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.372ns (46.967%)  route 0.420ns (53.033%))
  Logic Levels:           0  
  Clock Path Skew:        -0.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.873ns = ( 17.873 - 10.000 ) 
    Source Clock Delay      (SCD):    8.670ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.528     6.703    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     8.131 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     8.285 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.385     8.670    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y114        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y114        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.372     9.042 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.420     9.462    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/if_d1[2]
    IN_FIFO_X1Y9         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D1[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    12.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    14.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    15.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    15.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.501    16.334    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    17.728 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    17.873 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    17.873    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
    IN_FIFO_X1Y9         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.412    18.285    
                         clock uncertainty           -0.052    18.232    
    IN_FIFO_X1Y9         IN_FIFO (Setup_in_fifo_WRCLK_D1[2])
                                                     -0.506    17.726    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         17.726    
                         arrival time                          -9.462    
  -------------------------------------------------------------------
                         slack                                  8.264    

Slack (MET) :             8.265ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D1[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv_1 rise@10.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.372ns (47.027%)  route 0.419ns (52.973%))
  Logic Levels:           0  
  Clock Path Skew:        -0.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.873ns = ( 17.873 - 10.000 ) 
    Source Clock Delay      (SCD):    8.670ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.528     6.703    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     8.131 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     8.285 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.385     8.670    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y114        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y114        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.372     9.042 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.419     9.461    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/if_d1[0]
    IN_FIFO_X1Y9         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D1[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    12.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    14.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    15.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    15.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.501    16.334    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    17.728 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    17.873 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    17.873    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
    IN_FIFO_X1Y9         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.412    18.285    
                         clock uncertainty           -0.052    18.232    
    IN_FIFO_X1Y9         IN_FIFO (Setup_in_fifo_WRCLK_D1[0])
                                                     -0.506    17.726    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         17.726    
                         arrival time                          -9.461    
  -------------------------------------------------------------------
                         slack                                  8.265    

Slack (MET) :             8.265ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D1[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv_1 rise@10.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.372ns (47.027%)  route 0.419ns (52.973%))
  Logic Levels:           0  
  Clock Path Skew:        -0.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.873ns = ( 17.873 - 10.000 ) 
    Source Clock Delay      (SCD):    8.670ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.528     6.703    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     8.131 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     8.285 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.385     8.670    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y114        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y114        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.372     9.042 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.419     9.461    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/if_d1[1]
    IN_FIFO_X1Y9         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D1[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    12.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    14.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    15.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    15.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.501    16.334    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    17.728 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    17.873 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    17.873    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
    IN_FIFO_X1Y9         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.412    18.285    
                         clock uncertainty           -0.052    18.232    
    IN_FIFO_X1Y9         IN_FIFO (Setup_in_fifo_WRCLK_D1[1])
                                                     -0.506    17.726    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         17.726    
                         arrival time                          -9.461    
  -------------------------------------------------------------------
                         slack                                  8.265    

Slack (MET) :             8.278ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D0[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv_1 rise@10.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.372ns (46.908%)  route 0.421ns (53.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.873ns = ( 17.873 - 10.000 ) 
    Source Clock Delay      (SCD):    8.674ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.528     6.703    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     8.131 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     8.285 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.389     8.674    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y113        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y113        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.372     9.046 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.421     9.467    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/if_d0[3]
    IN_FIFO_X1Y9         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D0[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    12.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    14.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    15.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    15.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.501    16.334    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    17.728 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    17.873 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    17.873    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
    IN_FIFO_X1Y9         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.412    18.285    
                         clock uncertainty           -0.052    18.232    
    IN_FIFO_X1Y9         IN_FIFO (Setup_in_fifo_WRCLK_D0[3])
                                                     -0.487    17.745    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         17.745    
                         arrival time                          -9.467    
  -------------------------------------------------------------------
                         slack                                  8.278    

Slack (MET) :             8.279ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D0[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv_1 rise@10.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.372ns (46.967%)  route 0.420ns (53.033%))
  Logic Levels:           0  
  Clock Path Skew:        -0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.873ns = ( 17.873 - 10.000 ) 
    Source Clock Delay      (SCD):    8.674ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.528     6.703    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     8.131 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     8.285 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.389     8.674    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y113        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y113        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.372     9.046 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.420     9.466    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/if_d0[2]
    IN_FIFO_X1Y9         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D0[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    12.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    14.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    15.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    15.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.501    16.334    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    17.728 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    17.873 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    17.873    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
    IN_FIFO_X1Y9         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.412    18.285    
                         clock uncertainty           -0.052    18.232    
    IN_FIFO_X1Y9         IN_FIFO (Setup_in_fifo_WRCLK_D0[2])
                                                     -0.487    17.745    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         17.745    
                         arrival time                          -9.466    
  -------------------------------------------------------------------
                         slack                                  8.279    

Slack (MET) :             8.280ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D0[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv_1 rise@10.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.372ns (47.027%)  route 0.419ns (52.973%))
  Logic Levels:           0  
  Clock Path Skew:        -0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.873ns = ( 17.873 - 10.000 ) 
    Source Clock Delay      (SCD):    8.674ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.528     6.703    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     8.131 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     8.285 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.389     8.674    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y113        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y113        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.372     9.046 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.419     9.465    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/if_d0[0]
    IN_FIFO_X1Y9         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D0[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    12.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    14.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    15.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    15.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.501    16.334    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    17.728 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    17.873 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    17.873    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
    IN_FIFO_X1Y9         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.412    18.285    
                         clock uncertainty           -0.052    18.232    
    IN_FIFO_X1Y9         IN_FIFO (Setup_in_fifo_WRCLK_D0[0])
                                                     -0.487    17.745    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         17.745    
                         arrival time                          -9.465    
  -------------------------------------------------------------------
                         slack                                  8.280    

Slack (MET) :             8.280ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D0[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv_1 rise@10.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.372ns (47.027%)  route 0.419ns (52.973%))
  Logic Levels:           0  
  Clock Path Skew:        -0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.873ns = ( 17.873 - 10.000 ) 
    Source Clock Delay      (SCD):    8.674ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.528     6.703    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     8.131 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     8.285 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.389     8.674    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y113        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y113        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.372     9.046 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.419     9.465    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/if_d0[1]
    IN_FIFO_X1Y9         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D0[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    12.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    14.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    15.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    15.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.501    16.334    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    17.728 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    17.873 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    17.873    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
    IN_FIFO_X1Y9         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.412    18.285    
                         clock uncertainty           -0.052    18.232    
    IN_FIFO_X1Y9         IN_FIFO (Setup_in_fifo_WRCLK_D0[1])
                                                     -0.487    17.745    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         17.745    
                         arrival time                          -9.465    
  -------------------------------------------------------------------
                         slack                                  8.280    

Slack (MET) :             8.295ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D9[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv_1 rise@10.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.372ns (46.182%)  route 0.434ns (53.818%))
  Logic Levels:           0  
  Clock Path Skew:        -0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.873ns = ( 17.873 - 10.000 ) 
    Source Clock Delay      (SCD):    8.674ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.528     6.703    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     8.131 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     8.285 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.389     8.674    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y124        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y124        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.372     9.046 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.434     9.479    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/if_d9[2]
    IN_FIFO_X1Y9         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D9[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    12.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    14.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    15.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    15.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.501    16.334    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    17.728 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    17.873 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    17.873    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
    IN_FIFO_X1Y9         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.412    18.285    
                         clock uncertainty           -0.052    18.232    
    IN_FIFO_X1Y9         IN_FIFO (Setup_in_fifo_WRCLK_D9[2])
                                                     -0.458    17.774    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         17.774    
                         arrival time                          -9.479    
  -------------------------------------------------------------------
                         slack                                  8.295    

Slack (MET) :             8.307ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D3[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv_1 rise@10.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.372ns (46.908%)  route 0.421ns (53.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.873ns = ( 17.873 - 10.000 ) 
    Source Clock Delay      (SCD):    8.668ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.528     6.703    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     8.131 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     8.285 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.383     8.668    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y116        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y116        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.372     9.040 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.421     9.461    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/if_d3[3]
    IN_FIFO_X1Y9         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D3[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    12.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    14.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    15.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    15.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.501    16.334    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    17.728 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    17.873 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    17.873    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
    IN_FIFO_X1Y9         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.412    18.285    
                         clock uncertainty           -0.052    18.232    
    IN_FIFO_X1Y9         IN_FIFO (Setup_in_fifo_WRCLK_D3[3])
                                                     -0.464    17.768    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         17.768    
                         arrival time                          -9.461    
  -------------------------------------------------------------------
                         slack                                  8.307    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                            (rising edge-triggered cell PHASER_IN_PHY clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WREN
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.058ns  (logic 0.058ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.290ns
    Source Clock Delay      (SCD):    3.664ns
    Clock Pessimism Removal (CPR):    0.626ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.204     2.379    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     3.574 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.664 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
  -------------------------------------------------------------------    -------------------
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_ICLKDIV_WRENABLE)
                                                      0.058     3.722 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/WRENABLE
                         net (fo=1, routed)           0.000     3.722    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_wr_enable
    IN_FIFO_X1Y9         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WREN
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.225     2.975    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     4.194 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     4.290 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     4.290    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
    IN_FIFO_X1Y9         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.626     3.664    
    IN_FIFO_X1Y9         IN_FIFO (Hold_in_fifo_WRCLK_WREN)
                                                     -0.013     3.651    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.651    
                         arrival time                           3.722    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D6[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.130ns (39.389%)  route 0.200ns (60.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.290ns
    Source Clock Delay      (SCD):    3.823ns
    Clock Pessimism Removal (CPR):    0.626ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.204     2.379    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     3.574 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.664 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.159     3.823    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y121        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y121        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     3.953 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.200     4.153    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/if_d6[0]
    IN_FIFO_X1Y9         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D6[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.225     2.975    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     4.194 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     4.290 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     4.290    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
    IN_FIFO_X1Y9         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.626     3.664    
    IN_FIFO_X1Y9         IN_FIFO (Hold_in_fifo_WRCLK_D6[0])
                                                     -0.036     3.628    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.628    
                         arrival time                           4.153    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D6[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.130ns (39.389%)  route 0.200ns (60.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.290ns
    Source Clock Delay      (SCD):    3.823ns
    Clock Pessimism Removal (CPR):    0.626ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.204     2.379    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     3.574 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.664 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.159     3.823    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y121        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y121        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.130     3.953 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.200     4.153    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/if_d6[1]
    IN_FIFO_X1Y9         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D6[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.225     2.975    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     4.194 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     4.290 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     4.290    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
    IN_FIFO_X1Y9         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.626     3.664    
    IN_FIFO_X1Y9         IN_FIFO (Hold_in_fifo_WRCLK_D6[1])
                                                     -0.036     3.628    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.628    
                         arrival time                           4.153    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D6[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.130ns (39.270%)  route 0.201ns (60.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.290ns
    Source Clock Delay      (SCD):    3.823ns
    Clock Pessimism Removal (CPR):    0.626ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.204     2.379    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     3.574 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.664 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.159     3.823    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y121        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y121        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.130     3.953 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.201     4.154    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/if_d6[2]
    IN_FIFO_X1Y9         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D6[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.225     2.975    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     4.194 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     4.290 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     4.290    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
    IN_FIFO_X1Y9         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.626     3.664    
    IN_FIFO_X1Y9         IN_FIFO (Hold_in_fifo_WRCLK_D6[2])
                                                     -0.036     3.628    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.628    
                         arrival time                           4.154    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D6[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.130ns (39.270%)  route 0.201ns (60.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.290ns
    Source Clock Delay      (SCD):    3.823ns
    Clock Pessimism Removal (CPR):    0.626ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.204     2.379    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     3.574 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.664 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.159     3.823    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y121        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y121        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.130     3.953 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.201     4.154    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/if_d6[3]
    IN_FIFO_X1Y9         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D6[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.225     2.975    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     4.194 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     4.290 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     4.290    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
    IN_FIFO_X1Y9         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.626     3.664    
    IN_FIFO_X1Y9         IN_FIFO (Hold_in_fifo_WRCLK_D6[3])
                                                     -0.036     3.628    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.628    
                         arrival time                           4.154    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D4[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.130ns (39.389%)  route 0.200ns (60.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.290ns
    Source Clock Delay      (SCD):    3.820ns
    Clock Pessimism Removal (CPR):    0.626ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.204     2.379    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     3.574 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.664 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.156     3.820    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y117        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y117        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     3.950 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.200     4.150    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/if_d4[0]
    IN_FIFO_X1Y9         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D4[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.225     2.975    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     4.194 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     4.290 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     4.290    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
    IN_FIFO_X1Y9         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.626     3.664    
    IN_FIFO_X1Y9         IN_FIFO (Hold_in_fifo_WRCLK_D4[0])
                                                     -0.048     3.616    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.616    
                         arrival time                           4.150    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D4[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.130ns (39.389%)  route 0.200ns (60.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.290ns
    Source Clock Delay      (SCD):    3.820ns
    Clock Pessimism Removal (CPR):    0.626ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.204     2.379    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     3.574 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.664 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.156     3.820    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y117        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y117        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.130     3.950 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.200     4.150    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/if_d4[1]
    IN_FIFO_X1Y9         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D4[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.225     2.975    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     4.194 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     4.290 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     4.290    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
    IN_FIFO_X1Y9         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.626     3.664    
    IN_FIFO_X1Y9         IN_FIFO (Hold_in_fifo_WRCLK_D4[1])
                                                     -0.048     3.616    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.616    
                         arrival time                           4.150    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D4[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.130ns (39.270%)  route 0.201ns (60.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.290ns
    Source Clock Delay      (SCD):    3.820ns
    Clock Pessimism Removal (CPR):    0.626ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.204     2.379    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     3.574 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.664 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.156     3.820    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y117        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y117        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.130     3.950 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.201     4.151    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/if_d4[2]
    IN_FIFO_X1Y9         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D4[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.225     2.975    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     4.194 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     4.290 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     4.290    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
    IN_FIFO_X1Y9         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.626     3.664    
    IN_FIFO_X1Y9         IN_FIFO (Hold_in_fifo_WRCLK_D4[2])
                                                     -0.048     3.616    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.616    
                         arrival time                           4.151    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D4[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.130ns (39.270%)  route 0.201ns (60.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.290ns
    Source Clock Delay      (SCD):    3.820ns
    Clock Pessimism Removal (CPR):    0.626ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.204     2.379    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     3.574 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.664 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.156     3.820    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y117        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y117        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.130     3.950 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.201     4.151    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/if_d4[3]
    IN_FIFO_X1Y9         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D4[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.225     2.975    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     4.194 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     4.290 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     4.290    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
    IN_FIFO_X1Y9         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.626     3.664    
    IN_FIFO_X1Y9         IN_FIFO (Hold_in_fifo_WRCLK_D4[3])
                                                     -0.048     3.616    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.616    
                         arrival time                           4.151    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D7[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.130ns (39.389%)  route 0.200ns (60.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.290ns
    Source Clock Delay      (SCD):    3.824ns
    Clock Pessimism Removal (CPR):    0.626ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.204     2.379    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     3.574 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     3.664 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.160     3.824    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y122        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     3.954 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.200     4.154    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/if_d7[0]
    IN_FIFO_X1Y9         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D7[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.225     2.975    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     4.194 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     4.290 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     4.290    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
    IN_FIFO_X1Y9         IN_FIFO                                      r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.626     3.664    
    IN_FIFO_X1Y9         IN_FIFO (Hold_in_fifo_WRCLK_D7[0])
                                                     -0.048     3.616    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -3.616    
                         arrival time                           4.154    
  -------------------------------------------------------------------
                         slack                                  0.538    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iserdes_clkdiv_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     IN_FIFO/WRCLK      n/a            5.000         10.000      5.000      IN_FIFO_X1Y9   leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         10.000      8.529      ILOGIC_X1Y113  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         10.000      8.529      ILOGIC_X1Y114  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         10.000      8.529      ILOGIC_X1Y116  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         10.000      8.529      ILOGIC_X1Y117  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         10.000      8.529      ILOGIC_X1Y121  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         10.000      8.529      ILOGIC_X1Y122  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         10.000      8.529      ILOGIC_X1Y123  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         10.000      8.529      ILOGIC_X1Y124  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
Low Pulse Width   Slow    IN_FIFO/WRCLK      n/a            2.150         5.000       2.850      IN_FIFO_X1Y9   leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
Low Pulse Width   Fast    IN_FIFO/WRCLK      n/a            2.150         5.000       2.850      IN_FIFO_X1Y9   leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Fast    IN_FIFO/WRCLK      n/a            2.150         5.000       2.850      IN_FIFO_X1Y9   leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Slow    IN_FIFO/WRCLK      n/a            2.150         5.000       2.850      IN_FIFO_X1Y9   leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK



---------------------------------------------------------------------------------------------------
From Clock:  mem_refclk
  To Clock:  mem_refclk

Setup :            0  Failing Endpoints,  Worst Slack        1.415ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.336ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.715ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.415ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             mem_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (mem_refclk rise@2.500ns - mem_refclk rise@0.000ns)
  Data Path Delay:        1.019ns  (logic 0.622ns (61.040%)  route 0.397ns (38.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.334ns = ( 8.834 - 2.500 ) 
    Source Clock Delay      (SCD):    6.703ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_refclk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.528     6.703    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y2     PHY_CONTROL                                  r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  -------------------------------------------------------------------    -------------------
    PHY_CONTROL_X1Y2     PHY_CONTROL (Prop_phy_control_MEMREFCLK_PHYCTLEMPTY)
                                                      0.622     7.325 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLEMPTY
                         net (fo=1, routed)           0.397     7.722    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i_n_1
    PHY_CONTROL_X1Y2     PHY_CONTROL                                  r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
  -------------------------------------------------------------------    -------------------

                         (clock mem_refclk rise edge)
                                                      2.500     2.500 r  
    P15                                               0.000     2.500 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     2.500    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     3.844 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327     5.170    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     5.243 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630     6.874    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     6.951 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309     8.260    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     8.333 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.501     8.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y2     PHY_CONTROL                                  r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                         clock pessimism              0.369     9.203    
                         clock uncertainty           -0.057     9.146    
    PHY_CONTROL_X1Y2     PHY_CONTROL (Setup_phy_control_MEMREFCLK_PHYCTLMSTREMPTY)
                                                     -0.009     9.137    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
  -------------------------------------------------------------------
                         required time                          9.137    
                         arrival time                          -7.722    
  -------------------------------------------------------------------
                         slack                                  1.415    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             mem_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_refclk rise@0.000ns - mem_refclk rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.313ns (68.192%)  route 0.146ns (31.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.965ns
    Source Clock Delay      (SCD):    2.370ns
    Clock Pessimism Removal (CPR):    0.595ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_refclk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.195     2.370    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y2     PHY_CONTROL                                  r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  -------------------------------------------------------------------    -------------------
    PHY_CONTROL_X1Y2     PHY_CONTROL (Prop_phy_control_MEMREFCLK_PHYCTLEMPTY)
                                                      0.313     2.683 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLEMPTY
                         net (fo=1, routed)           0.146     2.829    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i_n_1
    PHY_CONTROL_X1Y2     PHY_CONTROL                                  r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
  -------------------------------------------------------------------    -------------------

                         (clock mem_refclk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.215     2.965    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y2     PHY_CONTROL                                  r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                         clock pessimism             -0.595     2.370    
    PHY_CONTROL_X1Y2     PHY_CONTROL (Hold_phy_control_MEMREFCLK_PHYCTLMSTREMPTY)
                                                      0.123     2.493    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
  -------------------------------------------------------------------
                         required time                         -2.493    
                         arrival time                           2.829    
  -------------------------------------------------------------------
                         slack                                  0.336    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mem_refclk
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1 }

Check Type        Corner  Lib Pin                   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     PHY_CONTROL/MEMREFCLK     n/a            1.475         2.500       1.025      PHY_CONTROL_X1Y2      leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
Min Period        n/a     PLLE2_ADV/CLKOUT1         n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y2        leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
Max Period        n/a     PLLE2_ADV/CLKOUT1         n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2        leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
Low Pulse Width   Fast    PHY_CONTROL/MEMREFCLK     n/a            0.535         1.250       0.715      PHY_CONTROL_X1Y2      leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
Low Pulse Width   Slow    PHY_CONTROL/MEMREFCLK     n/a            0.535         1.250       0.715      PHY_CONTROL_X1Y2      leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
High Pulse Width  Slow    PHY_CONTROL/MEMREFCLK     n/a            0.535         1.250       0.715      PHY_CONTROL_X1Y2      leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
High Pulse Width  Fast    PHY_CONTROL/MEMREFCLK     n/a            0.535         1.250       0.715      PHY_CONTROL_X1Y2      leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
High Pulse Width  Slow    PHASER_IN_PHY/MEMREFCLK   n/a            0.482         1.250       0.768      PHASER_IN_PHY_X1Y8    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/MEMREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/MEMREFCLK  n/a            0.482         1.250       0.768      PHASER_OUT_PHY_X1Y8   leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
High Pulse Width  Slow    PHASER_IN_PHY/MEMREFCLK   n/a            0.482         1.250       0.768      PHASER_IN_PHY_X1Y9    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/MEMREFCLK
High Pulse Width  Slow    PHASER_OUT_PHY/MEMREFCLK  n/a            0.482         1.250       0.768      PHASER_OUT_PHY_X1Y9   leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/MEMREFCLK  n/a            0.482         1.250       0.768      PHASER_OUT_PHY_X1Y10  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
High Pulse Width  Slow    PHASER_OUT_PHY/MEMREFCLK  n/a            0.482         1.250       0.768      PHASER_OUT_PHY_X1Y11  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK
High Pulse Width  Fast    PHASER_IN_PHY/MEMREFCLK   n/a            0.482         1.250       0.768      PHASER_IN_PHY_X1Y9    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/MEMREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/MEMREFCLK  n/a            0.482         1.250       0.768      PHASER_OUT_PHY_X1Y9   leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk
  To Clock:  oserdes_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.198ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.409ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.026ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.198ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clk rise@2.500ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.864ns  (logic 0.489ns (56.594%)  route 0.375ns (43.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.322ns = ( 11.822 - 2.500 ) 
    Source Clock Delay      (SCD):    9.442ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     6.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.780 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.662     9.442 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.489     9.931 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.375    10.306    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y108        ODDR                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk rise edge)
                                                      2.500     2.500 r  
    P15                                               0.000     2.500 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     2.500    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     3.844 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327     5.170    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     5.243 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630     6.874    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     6.951 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309     8.260    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     8.333 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     8.829    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    10.856 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.624    11.480 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.342    11.822    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y108        ODDR                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.462    12.284    
                         clock uncertainty           -0.057    12.228    
    OLOGIC_X1Y108        ODDR (Setup_oddr_C_D1)      -0.723    11.505    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         11.505    
                         arrival time                         -10.306    
  -------------------------------------------------------------------
                         slack                                  1.198    

Slack (MET) :             1.231ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clk rise@2.500ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.479ns (56.549%)  route 0.368ns (43.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.322ns = ( 11.822 - 2.500 ) 
    Source Clock Delay      (SCD):    9.442ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     6.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.780 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.662     9.442 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                      0.479     9.921 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DQSBUS[0]
                         net (fo=1, routed)           0.368    10.289    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DQSBUS[0]
    OLOGIC_X1Y108        ODDR                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk rise edge)
                                                      2.500     2.500 r  
    P15                                               0.000     2.500 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     2.500    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     3.844 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327     5.170    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     5.243 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630     6.874    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     6.951 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309     8.260    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     8.333 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     8.829    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    10.856 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.624    11.480 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.342    11.822    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y108        ODDR                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism              0.462    12.284    
                         clock uncertainty           -0.057    12.228    
    OLOGIC_X1Y108        ODDR (Setup_oddr_C_D1)      -0.707    11.521    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         11.521    
                         arrival time                         -10.289    
  -------------------------------------------------------------------
                         slack                                  1.231    

Slack (MET) :             1.231ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clk rise@2.500ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.479ns (56.549%)  route 0.368ns (43.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.322ns = ( 11.822 - 2.500 ) 
    Source Clock Delay      (SCD):    9.442ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     6.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.780 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.662     9.442 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[1])
                                                      0.479     9.921 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DQSBUS[1]
                         net (fo=1, routed)           0.368    10.289    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DQSBUS[1]
    OLOGIC_X1Y108        ODDR                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk rise edge)
                                                      2.500     2.500 r  
    P15                                               0.000     2.500 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     2.500    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     3.844 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327     5.170    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     5.243 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630     6.874    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     6.951 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309     8.260    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     8.333 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     8.829    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    10.856 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.624    11.480 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.342    11.822    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y108        ODDR                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism              0.462    12.284    
                         clock uncertainty           -0.057    12.228    
    OLOGIC_X1Y108        ODDR (Setup_oddr_C_D2)      -0.707    11.521    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         11.521    
                         arrival time                         -10.289    
  -------------------------------------------------------------------
                         slack                                  1.231    

Slack (MET) :             1.357ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clk rise@2.500ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.864ns  (logic 0.489ns (56.594%)  route 0.375ns (43.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.322ns = ( 11.822 - 2.500 ) 
    Source Clock Delay      (SCD):    9.442ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     6.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.780 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.662     9.442 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.489     9.931 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.375    10.306    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y108        ODDR                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk rise edge)
                                                      2.500     2.500 r  
    P15                                               0.000     2.500 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     2.500    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     3.844 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327     5.170    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     5.243 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630     6.874    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     6.951 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309     8.260    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     8.333 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     8.829    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    10.856 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.624    11.480 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.342    11.822    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y108        ODDR                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.462    12.284    
                         clock uncertainty           -0.057    12.228    
    OLOGIC_X1Y108        ODDR (Setup_oddr_C_D2)      -0.564    11.664    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         11.664    
                         arrival time                         -10.306    
  -------------------------------------------------------------------
                         slack                                  1.357    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.346ns (70.032%)  route 0.148ns (29.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.577ns
    Source Clock Delay      (SCD):    4.725ns
    Clock Pessimism Removal (CPR):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     2.372    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     4.185 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.539     4.725 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[1])
                                                      0.346     5.071 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DQSBUS[1]
                         net (fo=1, routed)           0.148     5.219    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DQSBUS[1]
    OLOGIC_X1Y108        ODDR                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.968    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.826 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.573     5.399 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.178     5.577    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y108        ODDR                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism             -0.674     4.903    
    OLOGIC_X1Y108        ODDR (Hold_oddr_C_D2)       -0.093     4.810    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         -4.810    
                         arrival time                           5.219    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.346ns (69.891%)  route 0.149ns (30.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.577ns
    Source Clock Delay      (SCD):    4.725ns
    Clock Pessimism Removal (CPR):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     2.372    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     4.185 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.539     4.725 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                      0.346     5.071 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DQSBUS[0]
                         net (fo=1, routed)           0.149     5.220    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DQSBUS[0]
    OLOGIC_X1Y108        ODDR                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.968    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.826 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.573     5.399 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.178     5.577    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y108        ODDR                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism             -0.674     4.903    
    OLOGIC_X1Y108        ODDR (Hold_oddr_C_D1)       -0.093     4.810    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         -4.810    
                         arrival time                           5.220    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.351ns (69.089%)  route 0.157ns (30.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.577ns
    Source Clock Delay      (SCD):    4.725ns
    Clock Pessimism Removal (CPR):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     2.372    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     4.185 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.539     4.725 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.351     5.076 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.157     5.233    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y108        ODDR                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.968    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.826 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.573     5.399 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.178     5.577    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y108        ODDR                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism             -0.674     4.903    
    OLOGIC_X1Y108        ODDR (Hold_oddr_C_D1)       -0.113     4.790    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         -4.790    
                         arrival time                           5.233    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.351ns (69.089%)  route 0.157ns (30.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.577ns
    Source Clock Delay      (SCD):    4.725ns
    Clock Pessimism Removal (CPR):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     2.372    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     4.185 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.539     4.725 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.351     5.076 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.157     5.233    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y108        ODDR                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.968    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.826 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.573     5.399 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.178     5.577    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y108        ODDR                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism             -0.674     4.903    
    OLOGIC_X1Y108        ODDR (Hold_oddr_C_D2)       -0.113     4.790    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         -4.790    
                         arrival time                           5.233    
  -------------------------------------------------------------------
                         slack                                  0.443    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     ODDR/C         n/a            1.474         2.500       1.026      OLOGIC_X1Y108  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/C
Min Period  n/a     ODDR/C         n/a            1.474         2.500       1.026      OLOGIC_X1Y108  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y101  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y102  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y103  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y104  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y105  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y106  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y109  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y110  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv
  To Clock:  oserdes_clkdiv

Setup :            0  Failing Endpoints,  Worst Slack        3.871ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.871ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@5.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.830ns = ( 13.830 - 5.000 ) 
    Source Clock Delay      (SCD):    8.921ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     6.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.780 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     8.921 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     8.921    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y8        OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y8        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[0])
                                                      0.596     9.517 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[0]
                         net (fo=1, routed)           0.368     9.885    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[24]
    OLOGIC_X1Y109        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327     7.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630     9.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    10.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    11.329    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    13.356 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.489 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.341    13.830    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y109        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.432    14.262    
                         clock uncertainty           -0.057    14.205    
    OLOGIC_X1Y109        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    13.756    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.756    
                         arrival time                          -9.885    
  -------------------------------------------------------------------
                         slack                                  3.871    

Slack (MET) :             3.871ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@5.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.830ns = ( 13.830 - 5.000 ) 
    Source Clock Delay      (SCD):    8.921ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     6.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.780 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     8.921 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     8.921    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y8        OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y8        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[1])
                                                      0.596     9.517 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[1]
                         net (fo=1, routed)           0.368     9.885    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[25]
    OLOGIC_X1Y109        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327     7.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630     9.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    10.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    11.329    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    13.356 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.489 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.341    13.830    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y109        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.432    14.262    
                         clock uncertainty           -0.057    14.205    
    OLOGIC_X1Y109        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.449    13.756    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.756    
                         arrival time                          -9.885    
  -------------------------------------------------------------------
                         slack                                  3.871    

Slack (MET) :             3.871ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@5.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.830ns = ( 13.830 - 5.000 ) 
    Source Clock Delay      (SCD):    8.921ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     6.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.780 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     8.921 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     8.921    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y8        OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y8        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[3])
                                                      0.596     9.517 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[3]
                         net (fo=1, routed)           0.368     9.885    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[27]
    OLOGIC_X1Y109        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327     7.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630     9.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    10.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    11.329    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    13.356 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.489 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.341    13.830    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y109        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.432    14.262    
                         clock uncertainty           -0.057    14.205    
    OLOGIC_X1Y109        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.449    13.756    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.756    
                         arrival time                          -9.885    
  -------------------------------------------------------------------
                         slack                                  3.871    

Slack (MET) :             3.872ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@5.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.963ns  (logic 0.596ns (61.886%)  route 0.367ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.830ns = ( 13.830 - 5.000 ) 
    Source Clock Delay      (SCD):    8.921ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     6.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.780 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     8.921 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     8.921    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y8        OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y8        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[2])
                                                      0.596     9.517 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[2]
                         net (fo=1, routed)           0.367     9.884    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[26]
    OLOGIC_X1Y109        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327     7.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630     9.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    10.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    11.329    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    13.356 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.489 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.341    13.830    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y109        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.432    14.262    
                         clock uncertainty           -0.057    14.205    
    OLOGIC_X1Y109        OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.449    13.756    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.756    
                         arrival time                          -9.884    
  -------------------------------------------------------------------
                         slack                                  3.872    

Slack (MET) :             3.872ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@5.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.831ns = ( 13.831 - 5.000 ) 
    Source Clock Delay      (SCD):    8.921ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     6.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.780 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     8.921 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     8.921    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y8        OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y8        OUT_FIFO (Prop_out_fifo_RDCLK_Q4[0])
                                                      0.596     9.517 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q4[0]
                         net (fo=1, routed)           0.368     9.885    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[16]
    OLOGIC_X1Y105        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327     7.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630     9.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    10.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    11.329    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    13.356 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.489 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.342    13.831    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y105        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.432    14.263    
                         clock uncertainty           -0.057    14.206    
    OLOGIC_X1Y105        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    13.757    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.757    
                         arrival time                          -9.885    
  -------------------------------------------------------------------
                         slack                                  3.872    

Slack (MET) :             3.872ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@5.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.831ns = ( 13.831 - 5.000 ) 
    Source Clock Delay      (SCD):    8.921ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     6.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.780 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     8.921 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     8.921    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y8        OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y8        OUT_FIFO (Prop_out_fifo_RDCLK_Q4[1])
                                                      0.596     9.517 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q4[1]
                         net (fo=1, routed)           0.368     9.885    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[17]
    OLOGIC_X1Y105        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327     7.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630     9.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    10.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    11.329    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    13.356 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.489 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.342    13.831    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y105        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.432    14.263    
                         clock uncertainty           -0.057    14.206    
    OLOGIC_X1Y105        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.449    13.757    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.757    
                         arrival time                          -9.885    
  -------------------------------------------------------------------
                         slack                                  3.872    

Slack (MET) :             3.872ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@5.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.831ns = ( 13.831 - 5.000 ) 
    Source Clock Delay      (SCD):    8.921ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     6.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.780 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     8.921 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     8.921    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y8        OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y8        OUT_FIFO (Prop_out_fifo_RDCLK_Q4[3])
                                                      0.596     9.517 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q4[3]
                         net (fo=1, routed)           0.368     9.885    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[19]
    OLOGIC_X1Y105        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327     7.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630     9.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    10.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    11.329    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    13.356 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.489 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.342    13.831    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y105        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.432    14.263    
                         clock uncertainty           -0.057    14.206    
    OLOGIC_X1Y105        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.449    13.757    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.757    
                         arrival time                          -9.885    
  -------------------------------------------------------------------
                         slack                                  3.872    

Slack (MET) :             3.872ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@5.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.831ns = ( 13.831 - 5.000 ) 
    Source Clock Delay      (SCD):    8.921ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     6.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.780 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     8.921 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     8.921    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y8        OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y8        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[0])
                                                      0.596     9.517 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q5[0]
                         net (fo=1, routed)           0.368     9.885    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[20]
    OLOGIC_X1Y106        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327     7.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630     9.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    10.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    11.329    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    13.356 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.489 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.342    13.831    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y106        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.432    14.263    
                         clock uncertainty           -0.057    14.206    
    OLOGIC_X1Y106        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    13.757    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.757    
                         arrival time                          -9.885    
  -------------------------------------------------------------------
                         slack                                  3.872    

Slack (MET) :             3.872ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@5.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.831ns = ( 13.831 - 5.000 ) 
    Source Clock Delay      (SCD):    8.921ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     6.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.780 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     8.921 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     8.921    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y8        OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y8        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[1])
                                                      0.596     9.517 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q5[1]
                         net (fo=1, routed)           0.368     9.885    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[21]
    OLOGIC_X1Y106        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327     7.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630     9.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    10.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    11.329    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    13.356 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.489 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.342    13.831    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y106        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.432    14.263    
                         clock uncertainty           -0.057    14.206    
    OLOGIC_X1Y106        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.449    13.757    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.757    
                         arrival time                          -9.885    
  -------------------------------------------------------------------
                         slack                                  3.872    

Slack (MET) :             3.872ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@5.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.831ns = ( 13.831 - 5.000 ) 
    Source Clock Delay      (SCD):    8.921ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     6.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.780 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     8.921 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     8.921    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y8        OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y8        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[3])
                                                      0.596     9.517 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q5[3]
                         net (fo=1, routed)           0.368     9.885    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[23]
    OLOGIC_X1Y106        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327     7.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630     9.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    10.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    11.329    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    13.356 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.489 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.342    13.831    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y106        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.432    14.263    
                         clock uncertainty           -0.057    14.206    
    OLOGIC_X1Y106        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.449    13.757    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.757    
                         arrival time                          -9.885    
  -------------------------------------------------------------------
                         slack                                  3.872    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.138ns (48.242%)  route 0.148ns (51.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.093ns
    Source Clock Delay      (SCD):    4.268ns
    Clock Pessimism Removal (CPR):    0.645ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     2.372    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     4.185 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.268 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.268    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y8        OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y8        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[1])
                                                      0.138     4.406 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q2[1]
                         net (fo=1, routed)           0.148     4.554    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[9]
    OLOGIC_X1Y103        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.968    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.826 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.914 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.179     5.093    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y103        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.645     4.447    
    OLOGIC_X1Y103        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     4.466    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.466    
                         arrival time                           4.554    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.138ns (48.242%)  route 0.148ns (51.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.093ns
    Source Clock Delay      (SCD):    4.268ns
    Clock Pessimism Removal (CPR):    0.645ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     2.372    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     4.185 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.268 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.268    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y8        OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y8        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[2])
                                                      0.138     4.406 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q2[2]
                         net (fo=1, routed)           0.148     4.554    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[10]
    OLOGIC_X1Y103        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.968    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.826 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.914 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.179     5.093    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y103        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.645     4.447    
    OLOGIC_X1Y103        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     4.466    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.466    
                         arrival time                           4.554    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.138ns (48.242%)  route 0.148ns (51.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.093ns
    Source Clock Delay      (SCD):    4.268ns
    Clock Pessimism Removal (CPR):    0.645ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     2.372    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     4.185 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.268 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.268    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y8        OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y8        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[3])
                                                      0.138     4.406 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q2[3]
                         net (fo=1, routed)           0.148     4.554    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[11]
    OLOGIC_X1Y103        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.968    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.826 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.914 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.179     5.093    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y103        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.645     4.447    
    OLOGIC_X1Y103        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     4.466    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.466    
                         arrival time                           4.554    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.138ns (48.074%)  route 0.149ns (51.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.093ns
    Source Clock Delay      (SCD):    4.268ns
    Clock Pessimism Removal (CPR):    0.645ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     2.372    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     4.185 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.268 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.268    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y8        OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y8        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[0])
                                                      0.138     4.406 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q2[0]
                         net (fo=1, routed)           0.149     4.555    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[8]
    OLOGIC_X1Y103        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.968    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.826 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.914 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.179     5.093    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y103        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.645     4.447    
    OLOGIC_X1Y103        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     4.466    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.466    
                         arrival time                           4.555    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.094ns
    Source Clock Delay      (SCD):    4.268ns
    Clock Pessimism Removal (CPR):    0.645ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     2.372    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     4.185 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.268 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.268    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y8        OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y8        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[1])
                                                      0.141     4.409 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q9[1]
                         net (fo=1, routed)           0.148     4.557    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[33]
    OLOGIC_X1Y112        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.968    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.826 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.914 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.180     5.094    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y112        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.645     4.448    
    OLOGIC_X1Y112        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     4.467    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.467    
                         arrival time                           4.557    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.094ns
    Source Clock Delay      (SCD):    4.268ns
    Clock Pessimism Removal (CPR):    0.645ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     2.372    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     4.185 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.268 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.268    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y8        OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y8        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[2])
                                                      0.141     4.409 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q9[2]
                         net (fo=1, routed)           0.148     4.557    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[34]
    OLOGIC_X1Y112        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.968    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.826 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.914 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.180     5.094    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y112        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.645     4.448    
    OLOGIC_X1Y112        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     4.467    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.467    
                         arrival time                           4.557    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.094ns
    Source Clock Delay      (SCD):    4.268ns
    Clock Pessimism Removal (CPR):    0.645ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     2.372    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     4.185 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.268 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.268    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y8        OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y8        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[3])
                                                      0.141     4.409 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q9[3]
                         net (fo=1, routed)           0.148     4.557    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[35]
    OLOGIC_X1Y112        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.968    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.826 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.914 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.180     5.094    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y112        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.645     4.448    
    OLOGIC_X1Y112        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     4.467    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.467    
                         arrival time                           4.557    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.093ns
    Source Clock Delay      (SCD):    4.268ns
    Clock Pessimism Removal (CPR):    0.645ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     2.372    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     4.185 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.268 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.268    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y8        OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y8        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[1])
                                                      0.141     4.409 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q1[1]
                         net (fo=1, routed)           0.148     4.557    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[5]
    OLOGIC_X1Y102        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.968    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.826 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.914 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.179     5.093    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y102        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.645     4.447    
    OLOGIC_X1Y102        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     4.466    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.466    
                         arrival time                           4.557    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.093ns
    Source Clock Delay      (SCD):    4.268ns
    Clock Pessimism Removal (CPR):    0.645ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     2.372    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     4.185 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.268 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.268    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y8        OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y8        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[2])
                                                      0.141     4.409 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q1[2]
                         net (fo=1, routed)           0.148     4.557    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[6]
    OLOGIC_X1Y102        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.968    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.826 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.914 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.179     5.093    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y102        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.645     4.447    
    OLOGIC_X1Y102        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     4.466    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.466    
                         arrival time                           4.557    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.093ns
    Source Clock Delay      (SCD):    4.268ns
    Clock Pessimism Removal (CPR):    0.645ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     2.372    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     4.185 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.268 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.268    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y8        OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y8        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[3])
                                                      0.141     4.409 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q1[3]
                         net (fo=1, routed)           0.148     4.557    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[7]
    OLOGIC_X1Y102        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.968    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.826 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.914 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.179     5.093    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y102        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.645     4.447    
    OLOGIC_X1Y102        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     4.466    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.466    
                         arrival time                           4.557    
  -------------------------------------------------------------------
                         slack                                  0.091    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     OUT_FIFO/RDCLK    n/a            5.000         5.000       0.000      OUT_FIFO_X1Y8  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X1Y101  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X1Y102  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X1Y103  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X1Y104  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X1Y105  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X1Y106  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X1Y109  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X1Y110  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X1Y112  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Low Pulse Width   Fast    OUT_FIFO/RDCLK    n/a            2.150         2.500       0.350      OUT_FIFO_X1Y8  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
Low Pulse Width   Slow    OUT_FIFO/RDCLK    n/a            2.150         2.500       0.350      OUT_FIFO_X1Y8  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK    n/a            2.150         2.500       0.350      OUT_FIFO_X1Y8  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
High Pulse Width  Fast    OUT_FIFO/RDCLK    n/a            2.150         2.500       0.350      OUT_FIFO_X1Y8  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_1
  To Clock:  oserdes_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        1.183ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.414ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.026ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.183ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clk_1 rise@2.500ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.864ns  (logic 0.489ns (56.594%)  route 0.375ns (43.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.297ns = ( 11.797 - 2.500 ) 
    Source Clock Delay      (SCD):    9.431ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     6.686    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.769 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.662     9.431 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.489     9.920 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.375    10.295    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y120        ODDR                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_1 rise edge)
                                                      2.500     2.500 r  
    P15                                               0.000     2.500 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     2.500    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     3.844 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327     5.170    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     5.243 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630     6.874    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     6.951 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309     8.260    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     8.333 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     8.819    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    10.846 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.624    11.470 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.327    11.797    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y120        ODDR                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.461    12.258    
                         clock uncertainty           -0.057    12.202    
    OLOGIC_X1Y120        ODDR (Setup_oddr_C_D1)      -0.723    11.479    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         11.479    
                         arrival time                         -10.295    
  -------------------------------------------------------------------
                         slack                                  1.183    

Slack (MET) :             1.216ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clk_1 rise@2.500ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.479ns (56.549%)  route 0.368ns (43.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.297ns = ( 11.797 - 2.500 ) 
    Source Clock Delay      (SCD):    9.431ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     6.686    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.769 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.662     9.431 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                      0.479     9.910 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/DQSBUS[0]
                         net (fo=1, routed)           0.368    10.278    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/DQSBUS[0]
    OLOGIC_X1Y120        ODDR                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_1 rise edge)
                                                      2.500     2.500 r  
    P15                                               0.000     2.500 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     2.500    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     3.844 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327     5.170    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     5.243 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630     6.874    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     6.951 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309     8.260    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     8.333 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     8.819    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    10.846 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.624    11.470 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.327    11.797    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y120        ODDR                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism              0.461    12.258    
                         clock uncertainty           -0.057    12.202    
    OLOGIC_X1Y120        ODDR (Setup_oddr_C_D1)      -0.707    11.495    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         11.495    
                         arrival time                         -10.278    
  -------------------------------------------------------------------
                         slack                                  1.216    

Slack (MET) :             1.216ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clk_1 rise@2.500ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.479ns (56.549%)  route 0.368ns (43.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.297ns = ( 11.797 - 2.500 ) 
    Source Clock Delay      (SCD):    9.431ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     6.686    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.769 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.662     9.431 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[1])
                                                      0.479     9.910 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/DQSBUS[1]
                         net (fo=1, routed)           0.368    10.278    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/DQSBUS[1]
    OLOGIC_X1Y120        ODDR                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_1 rise edge)
                                                      2.500     2.500 r  
    P15                                               0.000     2.500 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     2.500    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     3.844 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327     5.170    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     5.243 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630     6.874    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     6.951 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309     8.260    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     8.333 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     8.819    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    10.846 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.624    11.470 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.327    11.797    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y120        ODDR                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism              0.461    12.258    
                         clock uncertainty           -0.057    12.202    
    OLOGIC_X1Y120        ODDR (Setup_oddr_C_D2)      -0.707    11.495    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         11.495    
                         arrival time                         -10.278    
  -------------------------------------------------------------------
                         slack                                  1.216    

Slack (MET) :             1.342ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clk_1 rise@2.500ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.864ns  (logic 0.489ns (56.594%)  route 0.375ns (43.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.297ns = ( 11.797 - 2.500 ) 
    Source Clock Delay      (SCD):    9.431ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     6.686    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.769 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.662     9.431 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.489     9.920 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.375    10.295    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y120        ODDR                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_1 rise edge)
                                                      2.500     2.500 r  
    P15                                               0.000     2.500 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     2.500    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     3.844 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327     5.170    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     5.243 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630     6.874    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     6.951 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309     8.260    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     8.333 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     8.819    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    10.846 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.624    11.470 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.327    11.797    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y120        ODDR                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.461    12.258    
                         clock uncertainty           -0.057    12.202    
    OLOGIC_X1Y120        ODDR (Setup_oddr_C_D2)      -0.564    11.638    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         11.638    
                         arrival time                         -10.295    
  -------------------------------------------------------------------
                         slack                                  1.342    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.346ns (70.032%)  route 0.148ns (29.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.563ns
    Source Clock Delay      (SCD):    4.718ns
    Clock Pessimism Removal (CPR):    0.672ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     2.365    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     4.178 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.539     4.718 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[1])
                                                      0.346     5.064 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/DQSBUS[1]
                         net (fo=1, routed)           0.148     5.212    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/DQSBUS[1]
    OLOGIC_X1Y120        ODDR                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.959    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.817 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.573     5.390 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.173     5.563    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y120        ODDR                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism             -0.672     4.891    
    OLOGIC_X1Y120        ODDR (Hold_oddr_C_D2)       -0.093     4.798    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         -4.798    
                         arrival time                           5.212    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.346ns (69.891%)  route 0.149ns (30.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.563ns
    Source Clock Delay      (SCD):    4.718ns
    Clock Pessimism Removal (CPR):    0.672ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     2.365    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     4.178 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.539     4.718 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                      0.346     5.064 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/DQSBUS[0]
                         net (fo=1, routed)           0.149     5.213    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/DQSBUS[0]
    OLOGIC_X1Y120        ODDR                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.959    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.817 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.573     5.390 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.173     5.563    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y120        ODDR                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism             -0.672     4.891    
    OLOGIC_X1Y120        ODDR (Hold_oddr_C_D1)       -0.093     4.798    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         -4.798    
                         arrival time                           5.213    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.351ns (69.089%)  route 0.157ns (30.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.563ns
    Source Clock Delay      (SCD):    4.718ns
    Clock Pessimism Removal (CPR):    0.672ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     2.365    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     4.178 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.539     4.718 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.351     5.069 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.157     5.226    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y120        ODDR                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.959    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.817 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.573     5.390 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.173     5.563    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y120        ODDR                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism             -0.672     4.891    
    OLOGIC_X1Y120        ODDR (Hold_oddr_C_D1)       -0.113     4.778    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         -4.778    
                         arrival time                           5.226    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.351ns (69.089%)  route 0.157ns (30.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.563ns
    Source Clock Delay      (SCD):    4.718ns
    Clock Pessimism Removal (CPR):    0.672ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     2.365    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     4.178 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.539     4.718 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.351     5.069 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.157     5.226    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y120        ODDR                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.959    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.817 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.573     5.390 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.173     5.563    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y120        ODDR                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism             -0.672     4.891    
    OLOGIC_X1Y120        ODDR (Hold_oddr_C_D2)       -0.113     4.778    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         -4.778    
                         arrival time                           5.226    
  -------------------------------------------------------------------
                         slack                                  0.448    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk_1
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     ODDR/C         n/a            1.474         2.500       1.026      OLOGIC_X1Y120  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs/C
Min Period  n/a     ODDR/C         n/a            1.474         2.500       1.026      OLOGIC_X1Y120  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y113  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y114  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y115  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y116  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y117  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y121  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y122  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y123  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv_1
  To Clock:  oserdes_clkdiv_1

Setup :            0  Failing Endpoints,  Worst Slack        3.860ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.860ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_1 rise@5.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.809ns = ( 13.809 - 5.000 ) 
    Source Clock Delay      (SCD):    8.910ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     6.686    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.769 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     8.910 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     8.910    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y9        OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y9        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[0])
                                                      0.596     9.506 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[0]
                         net (fo=1, routed)           0.368     9.874    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/of_dqbus[20]
    OLOGIC_X1Y121        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327     7.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630     9.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    10.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    11.319    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    13.346 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.479 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.330    13.809    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y121        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.431    14.240    
                         clock uncertainty           -0.057    14.183    
    OLOGIC_X1Y121        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    13.734    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.734    
                         arrival time                          -9.874    
  -------------------------------------------------------------------
                         slack                                  3.860    

Slack (MET) :             3.860ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_1 rise@5.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.809ns = ( 13.809 - 5.000 ) 
    Source Clock Delay      (SCD):    8.910ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     6.686    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.769 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     8.910 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     8.910    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y9        OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y9        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[1])
                                                      0.596     9.506 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[1]
                         net (fo=1, routed)           0.368     9.874    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/of_dqbus[21]
    OLOGIC_X1Y121        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327     7.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630     9.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    10.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    11.319    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    13.346 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.479 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.330    13.809    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y121        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.431    14.240    
                         clock uncertainty           -0.057    14.183    
    OLOGIC_X1Y121        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.449    13.734    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.734    
                         arrival time                          -9.874    
  -------------------------------------------------------------------
                         slack                                  3.860    

Slack (MET) :             3.860ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_1 rise@5.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.809ns = ( 13.809 - 5.000 ) 
    Source Clock Delay      (SCD):    8.910ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     6.686    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.769 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     8.910 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     8.910    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y9        OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y9        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[3])
                                                      0.596     9.506 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[3]
                         net (fo=1, routed)           0.368     9.874    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/of_dqbus[23]
    OLOGIC_X1Y121        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327     7.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630     9.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    10.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    11.319    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    13.346 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.479 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.330    13.809    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y121        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.431    14.240    
                         clock uncertainty           -0.057    14.183    
    OLOGIC_X1Y121        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.449    13.734    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.734    
                         arrival time                          -9.874    
  -------------------------------------------------------------------
                         slack                                  3.860    

Slack (MET) :             3.861ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_1 rise@5.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.963ns  (logic 0.596ns (61.886%)  route 0.367ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.809ns = ( 13.809 - 5.000 ) 
    Source Clock Delay      (SCD):    8.910ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     6.686    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.769 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     8.910 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     8.910    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y9        OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y9        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[2])
                                                      0.596     9.506 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[2]
                         net (fo=1, routed)           0.367     9.873    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/of_dqbus[22]
    OLOGIC_X1Y121        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327     7.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630     9.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    10.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    11.319    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    13.346 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.479 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.330    13.809    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y121        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.431    14.240    
                         clock uncertainty           -0.057    14.183    
    OLOGIC_X1Y121        OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.449    13.734    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.734    
                         arrival time                          -9.873    
  -------------------------------------------------------------------
                         slack                                  3.861    

Slack (MET) :             3.861ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_1 rise@5.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.810ns = ( 13.810 - 5.000 ) 
    Source Clock Delay      (SCD):    8.910ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     6.686    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.769 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     8.910 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     8.910    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y9        OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y9        OUT_FIFO (Prop_out_fifo_RDCLK_Q4[0])
                                                      0.596     9.506 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q4[0]
                         net (fo=1, routed)           0.368     9.874    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/of_dqbus[16]
    OLOGIC_X1Y117        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327     7.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630     9.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    10.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    11.319    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    13.346 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.479 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.331    13.810    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y117        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.431    14.241    
                         clock uncertainty           -0.057    14.184    
    OLOGIC_X1Y117        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    13.735    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.735    
                         arrival time                          -9.874    
  -------------------------------------------------------------------
                         slack                                  3.861    

Slack (MET) :             3.861ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_1 rise@5.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.810ns = ( 13.810 - 5.000 ) 
    Source Clock Delay      (SCD):    8.910ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     6.686    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.769 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     8.910 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     8.910    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y9        OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y9        OUT_FIFO (Prop_out_fifo_RDCLK_Q4[1])
                                                      0.596     9.506 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q4[1]
                         net (fo=1, routed)           0.368     9.874    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/of_dqbus[17]
    OLOGIC_X1Y117        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327     7.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630     9.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    10.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    11.319    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    13.346 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.479 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.331    13.810    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y117        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.431    14.241    
                         clock uncertainty           -0.057    14.184    
    OLOGIC_X1Y117        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.449    13.735    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.735    
                         arrival time                          -9.874    
  -------------------------------------------------------------------
                         slack                                  3.861    

Slack (MET) :             3.861ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_1 rise@5.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.810ns = ( 13.810 - 5.000 ) 
    Source Clock Delay      (SCD):    8.910ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     6.686    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.769 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     8.910 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     8.910    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y9        OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y9        OUT_FIFO (Prop_out_fifo_RDCLK_Q4[3])
                                                      0.596     9.506 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q4[3]
                         net (fo=1, routed)           0.368     9.874    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/of_dqbus[19]
    OLOGIC_X1Y117        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327     7.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630     9.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    10.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    11.319    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    13.346 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.479 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.331    13.810    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y117        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.431    14.241    
                         clock uncertainty           -0.057    14.184    
    OLOGIC_X1Y117        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.449    13.735    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.735    
                         arrival time                          -9.874    
  -------------------------------------------------------------------
                         slack                                  3.861    

Slack (MET) :             3.862ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_1 rise@5.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.963ns  (logic 0.596ns (61.886%)  route 0.367ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.810ns = ( 13.810 - 5.000 ) 
    Source Clock Delay      (SCD):    8.910ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     6.686    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.769 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     8.910 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     8.910    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y9        OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y9        OUT_FIFO (Prop_out_fifo_RDCLK_Q4[2])
                                                      0.596     9.506 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q4[2]
                         net (fo=1, routed)           0.367     9.873    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/of_dqbus[18]
    OLOGIC_X1Y117        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327     7.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630     9.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    10.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    11.319    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    13.346 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.479 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.331    13.810    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y117        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.431    14.241    
                         clock uncertainty           -0.057    14.184    
    OLOGIC_X1Y117        OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.449    13.735    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.735    
                         arrival time                          -9.873    
  -------------------------------------------------------------------
                         slack                                  3.862    

Slack (MET) :             3.862ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_1 rise@5.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.811ns = ( 13.811 - 5.000 ) 
    Source Clock Delay      (SCD):    8.910ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     6.686    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.769 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     8.910 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     8.910    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y9        OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y9        OUT_FIFO (Prop_out_fifo_RDCLK_Q0[0])
                                                      0.596     9.506 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q0[0]
                         net (fo=1, routed)           0.368     9.874    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/of_dqbus[0]
    OLOGIC_X1Y113        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327     7.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630     9.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    10.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    11.319    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    13.346 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.479 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.332    13.811    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y113        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.431    14.242    
                         clock uncertainty           -0.057    14.185    
    OLOGIC_X1Y113        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    13.736    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.736    
                         arrival time                          -9.874    
  -------------------------------------------------------------------
                         slack                                  3.862    

Slack (MET) :             3.862ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_1 rise@5.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.811ns = ( 13.811 - 5.000 ) 
    Source Clock Delay      (SCD):    8.910ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     6.686    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.769 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     8.910 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     8.910    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y9        OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y9        OUT_FIFO (Prop_out_fifo_RDCLK_Q0[1])
                                                      0.596     9.506 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q0[1]
                         net (fo=1, routed)           0.368     9.874    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/of_dqbus[1]
    OLOGIC_X1Y113        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327     7.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630     9.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    10.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    11.319    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    13.346 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.479 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.332    13.811    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y113        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.431    14.242    
                         clock uncertainty           -0.057    14.185    
    OLOGIC_X1Y113        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.449    13.736    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.736    
                         arrival time                          -9.874    
  -------------------------------------------------------------------
                         slack                                  3.862    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.138ns (48.242%)  route 0.148ns (51.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.080ns
    Source Clock Delay      (SCD):    4.261ns
    Clock Pessimism Removal (CPR):    0.643ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     2.365    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     4.178 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.261 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.261    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y9        OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y9        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[1])
                                                      0.138     4.399 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q2[1]
                         net (fo=1, routed)           0.148     4.547    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/of_dqbus[9]
    OLOGIC_X1Y115        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.959    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.817 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.905 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.175     5.080    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y115        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.643     4.436    
    OLOGIC_X1Y115        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     4.455    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.455    
                         arrival time                           4.547    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.138ns (48.242%)  route 0.148ns (51.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.080ns
    Source Clock Delay      (SCD):    4.261ns
    Clock Pessimism Removal (CPR):    0.643ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     2.365    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     4.178 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.261 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.261    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y9        OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y9        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[2])
                                                      0.138     4.399 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q2[2]
                         net (fo=1, routed)           0.148     4.547    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/of_dqbus[10]
    OLOGIC_X1Y115        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.959    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.817 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.905 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.175     5.080    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y115        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.643     4.436    
    OLOGIC_X1Y115        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     4.455    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.455    
                         arrival time                           4.547    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.138ns (48.242%)  route 0.148ns (51.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.080ns
    Source Clock Delay      (SCD):    4.261ns
    Clock Pessimism Removal (CPR):    0.643ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     2.365    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     4.178 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.261 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.261    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y9        OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y9        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[3])
                                                      0.138     4.399 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q2[3]
                         net (fo=1, routed)           0.148     4.547    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/of_dqbus[11]
    OLOGIC_X1Y115        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.959    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.817 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.905 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.175     5.080    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y115        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.643     4.436    
    OLOGIC_X1Y115        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     4.455    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.455    
                         arrival time                           4.547    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.138ns (48.074%)  route 0.149ns (51.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.080ns
    Source Clock Delay      (SCD):    4.261ns
    Clock Pessimism Removal (CPR):    0.643ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     2.365    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     4.178 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.261 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.261    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y9        OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y9        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[0])
                                                      0.138     4.399 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q2[0]
                         net (fo=1, routed)           0.149     4.548    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/of_dqbus[8]
    OLOGIC_X1Y115        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.959    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.817 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.905 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.175     5.080    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y115        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.643     4.436    
    OLOGIC_X1Y115        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     4.455    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.455    
                         arrival time                           4.548    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.081ns
    Source Clock Delay      (SCD):    4.261ns
    Clock Pessimism Removal (CPR):    0.643ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     2.365    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     4.178 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.261 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.261    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y9        OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y9        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[1])
                                                      0.141     4.402 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q9[1]
                         net (fo=1, routed)           0.148     4.550    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/of_dqbus[33]
    OLOGIC_X1Y124        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.959    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.817 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.905 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     5.081    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y124        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.643     4.437    
    OLOGIC_X1Y124        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     4.456    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.456    
                         arrival time                           4.550    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.081ns
    Source Clock Delay      (SCD):    4.261ns
    Clock Pessimism Removal (CPR):    0.643ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     2.365    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     4.178 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.261 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.261    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y9        OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y9        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[2])
                                                      0.141     4.402 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q9[2]
                         net (fo=1, routed)           0.148     4.550    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/of_dqbus[34]
    OLOGIC_X1Y124        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.959    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.817 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.905 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     5.081    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y124        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.643     4.437    
    OLOGIC_X1Y124        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     4.456    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.456    
                         arrival time                           4.550    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.081ns
    Source Clock Delay      (SCD):    4.261ns
    Clock Pessimism Removal (CPR):    0.643ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     2.365    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     4.178 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.261 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.261    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y9        OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y9        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[3])
                                                      0.141     4.402 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q9[3]
                         net (fo=1, routed)           0.148     4.550    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/of_dqbus[35]
    OLOGIC_X1Y124        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.959    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.817 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.905 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     5.081    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y124        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.643     4.437    
    OLOGIC_X1Y124        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     4.456    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.456    
                         arrival time                           4.550    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.080ns
    Source Clock Delay      (SCD):    4.261ns
    Clock Pessimism Removal (CPR):    0.643ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     2.365    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     4.178 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.261 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.261    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y9        OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y9        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[1])
                                                      0.141     4.402 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q1[1]
                         net (fo=1, routed)           0.148     4.550    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/of_dqbus[5]
    OLOGIC_X1Y114        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.959    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.817 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.905 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.175     5.080    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y114        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.643     4.436    
    OLOGIC_X1Y114        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     4.455    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.455    
                         arrival time                           4.550    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.080ns
    Source Clock Delay      (SCD):    4.261ns
    Clock Pessimism Removal (CPR):    0.643ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     2.365    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     4.178 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.261 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.261    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y9        OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y9        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[2])
                                                      0.141     4.402 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q1[2]
                         net (fo=1, routed)           0.148     4.550    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/of_dqbus[6]
    OLOGIC_X1Y114        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.959    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.817 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.905 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.175     5.080    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y114        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.643     4.436    
    OLOGIC_X1Y114        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     4.455    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.455    
                         arrival time                           4.550    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.080ns
    Source Clock Delay      (SCD):    4.261ns
    Clock Pessimism Removal (CPR):    0.643ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     2.365    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     4.178 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.261 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.261    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y9        OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y9        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[3])
                                                      0.141     4.402 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q1[3]
                         net (fo=1, routed)           0.148     4.550    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/of_dqbus[7]
    OLOGIC_X1Y114        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.959    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.817 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.905 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.175     5.080    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y114        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.643     4.436    
    OLOGIC_X1Y114        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     4.455    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.455    
                         arrival time                           4.550    
  -------------------------------------------------------------------
                         slack                                  0.095    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     OUT_FIFO/RDCLK    n/a            5.000         5.000       0.000      OUT_FIFO_X1Y9  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X1Y113  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X1Y114  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X1Y115  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X1Y116  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X1Y117  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X1Y121  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X1Y122  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X1Y123  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X1Y124  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Low Pulse Width   Slow    OUT_FIFO/RDCLK    n/a            2.150         2.500       0.350      OUT_FIFO_X1Y9  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
Low Pulse Width   Fast    OUT_FIFO/RDCLK    n/a            2.150         2.500       0.350      OUT_FIFO_X1Y9  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK    n/a            2.150         2.500       0.350      OUT_FIFO_X1Y9  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
High Pulse Width  Fast    OUT_FIFO/RDCLK    n/a            2.150         2.500       0.350      OUT_FIFO_X1Y9  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_2
  To Clock:  oserdes_clk_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.026ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk_2
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     ODDR/C         n/a            1.474         2.500       1.026      OLOGIC_X1Y136  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck/C
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y125  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y131  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y132  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y126  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y127  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y128  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y129  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y130  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y133  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv_2
  To Clock:  oserdes_clkdiv_2

Setup :            0  Failing Endpoints,  Worst Slack        8.713ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.713ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.119ns  (logic 0.596ns (53.252%)  route 0.523ns (46.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.827ns = ( 18.827 - 10.000 ) 
    Source Clock Delay      (SCD):    8.921ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     6.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.780 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     8.921 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     8.921    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y10       OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y10       OUT_FIFO (Prop_out_fifo_RDCLK_Q0[1])
                                                      0.596     9.517 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q0[1]
                         net (fo=1, routed)           0.523    10.040    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_dq[1]
    OLOGIC_X1Y125        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    12.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    14.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    15.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    16.329    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    18.356 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    18.489 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.338    18.827    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y125        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.432    19.259    
                         clock uncertainty           -0.057    19.202    
    OLOGIC_X1Y125        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.449    18.753    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         18.753    
                         arrival time                         -10.040    
  -------------------------------------------------------------------
                         slack                                  8.713    

Slack (MET) :             8.866ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.825ns = ( 18.825 - 10.000 ) 
    Source Clock Delay      (SCD):    8.921ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     6.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.780 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     8.921 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     8.921    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y10       OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y10       OUT_FIFO (Prop_out_fifo_RDCLK_Q5[4])
                                                      0.596     9.517 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q5[4]
                         net (fo=1, routed)           0.368     9.885    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_dq[32]
    OLOGIC_X1Y131        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    12.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    14.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    15.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    16.329    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    18.356 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    18.489 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.336    18.825    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y131        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.432    19.257    
                         clock uncertainty           -0.057    19.200    
    OLOGIC_X1Y131        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    18.751    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         18.751    
                         arrival time                          -9.885    
  -------------------------------------------------------------------
                         slack                                  8.866    

Slack (MET) :             8.866ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.825ns = ( 18.825 - 10.000 ) 
    Source Clock Delay      (SCD):    8.921ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     6.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.780 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     8.921 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     8.921    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y10       OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y10       OUT_FIFO (Prop_out_fifo_RDCLK_Q5[5])
                                                      0.596     9.517 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q5[5]
                         net (fo=1, routed)           0.368     9.885    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_dq[33]
    OLOGIC_X1Y131        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    12.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    14.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    15.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    16.329    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    18.356 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    18.489 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.336    18.825    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y131        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.432    19.257    
                         clock uncertainty           -0.057    19.200    
    OLOGIC_X1Y131        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.449    18.751    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         18.751    
                         arrival time                          -9.885    
  -------------------------------------------------------------------
                         slack                                  8.866    

Slack (MET) :             8.866ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.825ns = ( 18.825 - 10.000 ) 
    Source Clock Delay      (SCD):    8.921ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     6.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.780 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     8.921 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     8.921    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y10       OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y10       OUT_FIFO (Prop_out_fifo_RDCLK_Q5[7])
                                                      0.596     9.517 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q5[7]
                         net (fo=1, routed)           0.368     9.885    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_dq[35]
    OLOGIC_X1Y131        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    12.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    14.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    15.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    16.329    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    18.356 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    18.489 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.336    18.825    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y131        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.432    19.257    
                         clock uncertainty           -0.057    19.200    
    OLOGIC_X1Y131        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.449    18.751    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         18.751    
                         arrival time                          -9.885    
  -------------------------------------------------------------------
                         slack                                  8.866    

Slack (MET) :             8.866ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.825ns = ( 18.825 - 10.000 ) 
    Source Clock Delay      (SCD):    8.921ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     6.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.780 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     8.921 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     8.921    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y10       OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y10       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[4])
                                                      0.596     9.517 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q6[4]
                         net (fo=1, routed)           0.368     9.885    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_dq[36]
    OLOGIC_X1Y132        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    12.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    14.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    15.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    16.329    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    18.356 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    18.489 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.336    18.825    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y132        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.432    19.257    
                         clock uncertainty           -0.057    19.200    
    OLOGIC_X1Y132        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    18.751    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         18.751    
                         arrival time                          -9.885    
  -------------------------------------------------------------------
                         slack                                  8.866    

Slack (MET) :             8.866ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.825ns = ( 18.825 - 10.000 ) 
    Source Clock Delay      (SCD):    8.921ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     6.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.780 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     8.921 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     8.921    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y10       OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y10       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[5])
                                                      0.596     9.517 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q6[5]
                         net (fo=1, routed)           0.368     9.885    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_dq[37]
    OLOGIC_X1Y132        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    12.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    14.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    15.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    16.329    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    18.356 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    18.489 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.336    18.825    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y132        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.432    19.257    
                         clock uncertainty           -0.057    19.200    
    OLOGIC_X1Y132        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.449    18.751    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         18.751    
                         arrival time                          -9.885    
  -------------------------------------------------------------------
                         slack                                  8.866    

Slack (MET) :             8.866ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.825ns = ( 18.825 - 10.000 ) 
    Source Clock Delay      (SCD):    8.921ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     6.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.780 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     8.921 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     8.921    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y10       OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y10       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[7])
                                                      0.596     9.517 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q6[7]
                         net (fo=1, routed)           0.368     9.885    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_dq[39]
    OLOGIC_X1Y132        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    12.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    14.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    15.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    16.329    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    18.356 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    18.489 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.336    18.825    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y132        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.432    19.257    
                         clock uncertainty           -0.057    19.200    
    OLOGIC_X1Y132        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.449    18.751    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         18.751    
                         arrival time                          -9.885    
  -------------------------------------------------------------------
                         slack                                  8.866    

Slack (MET) :             8.866ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.825ns = ( 18.825 - 10.000 ) 
    Source Clock Delay      (SCD):    8.921ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     6.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.780 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     8.921 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     8.921    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y10       OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y10       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[0])
                                                      0.596     9.517 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q6[0]
                         net (fo=1, routed)           0.368     9.885    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_dq[24]
    OLOGIC_X1Y133        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    12.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    14.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    15.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    16.329    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    18.356 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    18.489 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.336    18.825    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y133        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.432    19.257    
                         clock uncertainty           -0.057    19.200    
    OLOGIC_X1Y133        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    18.751    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         18.751    
                         arrival time                          -9.885    
  -------------------------------------------------------------------
                         slack                                  8.866    

Slack (MET) :             8.866ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.825ns = ( 18.825 - 10.000 ) 
    Source Clock Delay      (SCD):    8.921ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     6.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.780 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     8.921 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     8.921    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y10       OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y10       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[1])
                                                      0.596     9.517 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q6[1]
                         net (fo=1, routed)           0.368     9.885    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_dq[25]
    OLOGIC_X1Y133        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    12.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    14.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    15.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    16.329    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    18.356 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    18.489 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.336    18.825    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y133        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.432    19.257    
                         clock uncertainty           -0.057    19.200    
    OLOGIC_X1Y133        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.449    18.751    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         18.751    
                         arrival time                          -9.885    
  -------------------------------------------------------------------
                         slack                                  8.866    

Slack (MET) :             8.866ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.825ns = ( 18.825 - 10.000 ) 
    Source Clock Delay      (SCD):    8.921ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     6.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.780 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     8.921 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     8.921    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y10       OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y10       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[3])
                                                      0.596     9.517 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q6[3]
                         net (fo=1, routed)           0.368     9.885    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_dq[27]
    OLOGIC_X1Y133        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    12.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    14.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    15.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    16.329    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    18.356 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    18.489 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.336    18.825    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y133        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.432    19.257    
                         clock uncertainty           -0.057    19.200    
    OLOGIC_X1Y133        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.449    18.751    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         18.751    
                         arrival time                          -9.885    
  -------------------------------------------------------------------
                         slack                                  8.866    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.138ns (48.242%)  route 0.148ns (51.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.091ns
    Source Clock Delay      (SCD):    4.268ns
    Clock Pessimism Removal (CPR):    0.645ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     2.372    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     4.185 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.268 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.268    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y10       OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y10       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[1])
                                                      0.138     4.406 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q2[1]
                         net (fo=1, routed)           0.148     4.554    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_dq[9]
    OLOGIC_X1Y127        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.968    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.826 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.914 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     5.091    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y127        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.645     4.445    
    OLOGIC_X1Y127        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     4.464    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.464    
                         arrival time                           4.554    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.138ns (48.242%)  route 0.148ns (51.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.091ns
    Source Clock Delay      (SCD):    4.268ns
    Clock Pessimism Removal (CPR):    0.645ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     2.372    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     4.185 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.268 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.268    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y10       OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y10       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[2])
                                                      0.138     4.406 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q2[2]
                         net (fo=1, routed)           0.148     4.554    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_dq[10]
    OLOGIC_X1Y127        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.968    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.826 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.914 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     5.091    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y127        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.645     4.445    
    OLOGIC_X1Y127        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     4.464    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.464    
                         arrival time                           4.554    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.138ns (48.242%)  route 0.148ns (51.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.091ns
    Source Clock Delay      (SCD):    4.268ns
    Clock Pessimism Removal (CPR):    0.645ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     2.372    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     4.185 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.268 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.268    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y10       OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y10       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[3])
                                                      0.138     4.406 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q2[3]
                         net (fo=1, routed)           0.148     4.554    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_dq[11]
    OLOGIC_X1Y127        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.968    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.826 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.914 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     5.091    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y127        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.645     4.445    
    OLOGIC_X1Y127        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     4.464    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.464    
                         arrival time                           4.554    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.138ns (48.074%)  route 0.149ns (51.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.091ns
    Source Clock Delay      (SCD):    4.268ns
    Clock Pessimism Removal (CPR):    0.645ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     2.372    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     4.185 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.268 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.268    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y10       OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y10       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[0])
                                                      0.138     4.406 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q2[0]
                         net (fo=1, routed)           0.149     4.555    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_dq[8]
    OLOGIC_X1Y127        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.968    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.826 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.914 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     5.091    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y127        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.645     4.445    
    OLOGIC_X1Y127        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     4.464    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.464    
                         arrival time                           4.555    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.091ns
    Source Clock Delay      (SCD):    4.268ns
    Clock Pessimism Removal (CPR):    0.645ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     2.372    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     4.185 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.268 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.268    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y10       OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y10       OUT_FIFO (Prop_out_fifo_RDCLK_Q1[1])
                                                      0.141     4.409 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q1[1]
                         net (fo=1, routed)           0.148     4.557    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_dq[5]
    OLOGIC_X1Y126        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.968    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.826 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.914 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     5.091    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y126        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.645     4.445    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     4.464    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.464    
                         arrival time                           4.557    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.091ns
    Source Clock Delay      (SCD):    4.268ns
    Clock Pessimism Removal (CPR):    0.645ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     2.372    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     4.185 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.268 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.268    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y10       OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y10       OUT_FIFO (Prop_out_fifo_RDCLK_Q1[2])
                                                      0.141     4.409 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q1[2]
                         net (fo=1, routed)           0.148     4.557    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_dq[6]
    OLOGIC_X1Y126        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.968    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.826 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.914 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     5.091    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y126        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.645     4.445    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     4.464    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.464    
                         arrival time                           4.557    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.091ns
    Source Clock Delay      (SCD):    4.268ns
    Clock Pessimism Removal (CPR):    0.645ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     2.372    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     4.185 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.268 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.268    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y10       OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y10       OUT_FIFO (Prop_out_fifo_RDCLK_Q1[3])
                                                      0.141     4.409 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q1[3]
                         net (fo=1, routed)           0.148     4.557    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_dq[7]
    OLOGIC_X1Y126        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.968    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.826 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.914 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     5.091    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y126        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.645     4.445    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     4.464    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.464    
                         arrival time                           4.557    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.091ns
    Source Clock Delay      (SCD):    4.268ns
    Clock Pessimism Removal (CPR):    0.645ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     2.372    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     4.185 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.268 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.268    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y10       OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y10       OUT_FIFO (Prop_out_fifo_RDCLK_Q7[1])
                                                      0.141     4.409 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q7[1]
                         net (fo=1, routed)           0.148     4.557    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_dq[29]
    OLOGIC_X1Y134        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.968    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.826 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.914 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     5.091    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y134        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.645     4.445    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     4.464    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.464    
                         arrival time                           4.557    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.091ns
    Source Clock Delay      (SCD):    4.268ns
    Clock Pessimism Removal (CPR):    0.645ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     2.372    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     4.185 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.268 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.268    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y10       OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y10       OUT_FIFO (Prop_out_fifo_RDCLK_Q7[2])
                                                      0.141     4.409 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q7[2]
                         net (fo=1, routed)           0.148     4.557    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_dq[30]
    OLOGIC_X1Y134        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.968    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.826 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.914 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     5.091    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y134        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.645     4.445    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     4.464    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.464    
                         arrival time                           4.557    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.091ns
    Source Clock Delay      (SCD):    4.268ns
    Clock Pessimism Removal (CPR):    0.645ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     2.372    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     4.185 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.268 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.268    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y10       OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y10       OUT_FIFO (Prop_out_fifo_RDCLK_Q7[3])
                                                      0.141     4.409 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q7[3]
                         net (fo=1, routed)           0.148     4.557    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_dq[31]
    OLOGIC_X1Y134        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.968    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.826 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.914 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     5.091    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y134        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.645     4.445    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     4.464    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.464    
                         arrival time                           4.557    
  -------------------------------------------------------------------
                         slack                                  0.093    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv_2
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     OUT_FIFO/RDCLK    n/a            5.000         10.000      5.000      OUT_FIFO_X1Y10  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X1Y125   leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X1Y131   leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X1Y132   leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X1Y126   leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X1Y127   leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X1Y128   leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X1Y129   leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X1Y130   leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X1Y133   leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Low Pulse Width   Slow    OUT_FIFO/RDCLK    n/a            2.150         5.000       2.850      OUT_FIFO_X1Y10  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
Low Pulse Width   Fast    OUT_FIFO/RDCLK    n/a            2.150         5.000       2.850      OUT_FIFO_X1Y10  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK    n/a            2.150         5.000       2.850      OUT_FIFO_X1Y10  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
High Pulse Width  Fast    OUT_FIFO/RDCLK    n/a            2.150         5.000       2.850      OUT_FIFO_X1Y10  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_3
  To Clock:  oserdes_clk_3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.029ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk_3
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y149  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y143  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y144  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y138  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y139  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y140  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y141  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y142  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y145  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X1Y146  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv_3
  To Clock:  oserdes_clkdiv_3

Setup :            0  Failing Endpoints,  Worst Slack        8.540ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.540ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.306ns  (logic 0.596ns (45.642%)  route 0.710ns (54.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.831ns = ( 18.831 - 10.000 ) 
    Source Clock Delay      (SCD):    8.910ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     6.686    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.769 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     8.910 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     8.910    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y11       OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y11       OUT_FIFO (Prop_out_fifo_RDCLK_Q0[0])
                                                      0.596     9.506 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q0[0]
                         net (fo=1, routed)           0.710    10.216    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[0]
    OLOGIC_X1Y149        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    12.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    14.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    15.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    16.319    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    18.346 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    18.479 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.352    18.831    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y149        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.431    19.262    
                         clock uncertainty           -0.057    19.205    
    OLOGIC_X1Y149        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    18.756    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         18.756    
                         arrival time                         -10.216    
  -------------------------------------------------------------------
                         slack                                  8.540    

Slack (MET) :             8.545ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.301ns  (logic 0.596ns (45.800%)  route 0.705ns (54.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.831ns = ( 18.831 - 10.000 ) 
    Source Clock Delay      (SCD):    8.910ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     6.686    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.769 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     8.910 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     8.910    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y11       OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y11       OUT_FIFO (Prop_out_fifo_RDCLK_Q0[3])
                                                      0.596     9.506 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q0[3]
                         net (fo=1, routed)           0.705    10.211    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[3]
    OLOGIC_X1Y149        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    12.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    14.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    15.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    16.319    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    18.346 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    18.479 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.352    18.831    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y149        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.431    19.262    
                         clock uncertainty           -0.057    19.205    
    OLOGIC_X1Y149        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.449    18.756    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         18.756    
                         arrival time                         -10.211    
  -------------------------------------------------------------------
                         slack                                  8.545    

Slack (MET) :             8.546ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.300ns  (logic 0.596ns (45.835%)  route 0.704ns (54.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.831ns = ( 18.831 - 10.000 ) 
    Source Clock Delay      (SCD):    8.910ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     6.686    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.769 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     8.910 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     8.910    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y11       OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y11       OUT_FIFO (Prop_out_fifo_RDCLK_Q0[2])
                                                      0.596     9.506 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q0[2]
                         net (fo=1, routed)           0.704    10.210    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[2]
    OLOGIC_X1Y149        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    12.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    14.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    15.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    16.319    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    18.346 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    18.479 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.352    18.831    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y149        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.431    19.262    
                         clock uncertainty           -0.057    19.205    
    OLOGIC_X1Y149        OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.449    18.756    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         18.756    
                         arrival time                         -10.210    
  -------------------------------------------------------------------
                         slack                                  8.546    

Slack (MET) :             8.553ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.293ns  (logic 0.596ns (46.083%)  route 0.697ns (53.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.831ns = ( 18.831 - 10.000 ) 
    Source Clock Delay      (SCD):    8.910ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     6.686    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.769 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     8.910 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     8.910    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y11       OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y11       OUT_FIFO (Prop_out_fifo_RDCLK_Q0[1])
                                                      0.596     9.506 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q0[1]
                         net (fo=1, routed)           0.697    10.203    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[1]
    OLOGIC_X1Y149        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    12.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    14.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    15.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    16.319    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    18.346 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    18.479 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.352    18.831    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y149        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.431    19.262    
                         clock uncertainty           -0.057    19.205    
    OLOGIC_X1Y149        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.449    18.756    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         18.756    
                         arrival time                         -10.203    
  -------------------------------------------------------------------
                         slack                                  8.553    

Slack (MET) :             8.880ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.829ns = ( 18.829 - 10.000 ) 
    Source Clock Delay      (SCD):    8.910ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     6.686    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.769 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     8.910 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     8.910    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y11       OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y11       OUT_FIFO (Prop_out_fifo_RDCLK_Q5[4])
                                                      0.596     9.506 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q5[4]
                         net (fo=1, routed)           0.368     9.874    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[40]
    OLOGIC_X1Y143        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    12.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    14.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    15.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    16.319    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    18.346 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    18.479 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.350    18.829    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y143        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.431    19.260    
                         clock uncertainty           -0.057    19.203    
    OLOGIC_X1Y143        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    18.754    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         18.754    
                         arrival time                          -9.874    
  -------------------------------------------------------------------
                         slack                                  8.880    

Slack (MET) :             8.880ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.829ns = ( 18.829 - 10.000 ) 
    Source Clock Delay      (SCD):    8.910ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     6.686    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.769 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     8.910 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     8.910    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y11       OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y11       OUT_FIFO (Prop_out_fifo_RDCLK_Q5[5])
                                                      0.596     9.506 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q5[5]
                         net (fo=1, routed)           0.368     9.874    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[41]
    OLOGIC_X1Y143        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    12.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    14.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    15.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    16.319    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    18.346 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    18.479 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.350    18.829    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y143        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.431    19.260    
                         clock uncertainty           -0.057    19.203    
    OLOGIC_X1Y143        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.449    18.754    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         18.754    
                         arrival time                          -9.874    
  -------------------------------------------------------------------
                         slack                                  8.880    

Slack (MET) :             8.880ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.829ns = ( 18.829 - 10.000 ) 
    Source Clock Delay      (SCD):    8.910ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     6.686    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.769 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     8.910 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     8.910    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y11       OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y11       OUT_FIFO (Prop_out_fifo_RDCLK_Q5[7])
                                                      0.596     9.506 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q5[7]
                         net (fo=1, routed)           0.368     9.874    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[43]
    OLOGIC_X1Y143        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    12.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    14.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    15.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    16.319    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    18.346 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    18.479 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.350    18.829    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y143        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.431    19.260    
                         clock uncertainty           -0.057    19.203    
    OLOGIC_X1Y143        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.449    18.754    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         18.754    
                         arrival time                          -9.874    
  -------------------------------------------------------------------
                         slack                                  8.880    

Slack (MET) :             8.880ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.829ns = ( 18.829 - 10.000 ) 
    Source Clock Delay      (SCD):    8.910ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     6.686    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.769 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     8.910 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     8.910    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y11       OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y11       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[4])
                                                      0.596     9.506 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q6[4]
                         net (fo=1, routed)           0.368     9.874    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[44]
    OLOGIC_X1Y144        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    12.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    14.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    15.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    16.319    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    18.346 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    18.479 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.350    18.829    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y144        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.431    19.260    
                         clock uncertainty           -0.057    19.203    
    OLOGIC_X1Y144        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    18.754    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         18.754    
                         arrival time                          -9.874    
  -------------------------------------------------------------------
                         slack                                  8.880    

Slack (MET) :             8.880ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.829ns = ( 18.829 - 10.000 ) 
    Source Clock Delay      (SCD):    8.910ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     6.686    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.769 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     8.910 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     8.910    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y11       OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y11       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[5])
                                                      0.596     9.506 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q6[5]
                         net (fo=1, routed)           0.368     9.874    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[45]
    OLOGIC_X1Y144        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    12.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    14.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    15.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    16.319    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    18.346 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    18.479 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.350    18.829    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y144        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.431    19.260    
                         clock uncertainty           -0.057    19.203    
    OLOGIC_X1Y144        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.449    18.754    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         18.754    
                         arrival time                          -9.874    
  -------------------------------------------------------------------
                         slack                                  8.880    

Slack (MET) :             8.880ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.829ns = ( 18.829 - 10.000 ) 
    Source Clock Delay      (SCD):    8.910ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     6.686    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.769 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     8.910 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     8.910    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y11       OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y11       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[7])
                                                      0.596     9.506 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q6[7]
                         net (fo=1, routed)           0.368     9.874    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[47]
    OLOGIC_X1Y144        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    12.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    14.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    15.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    16.319    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    18.346 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    18.479 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.350    18.829    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y144        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.431    19.260    
                         clock uncertainty           -0.057    19.203    
    OLOGIC_X1Y144        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.449    18.754    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         18.754    
                         arrival time                          -9.874    
  -------------------------------------------------------------------
                         slack                                  8.880    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.138ns (48.242%)  route 0.148ns (51.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.088ns
    Source Clock Delay      (SCD):    4.261ns
    Clock Pessimism Removal (CPR):    0.643ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     2.365    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     4.178 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.261 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     4.261    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y11       OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y11       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[1])
                                                      0.138     4.399 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q2[1]
                         net (fo=1, routed)           0.148     4.547    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[9]
    OLOGIC_X1Y139        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.959    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.817 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.905 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.183     5.088    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y139        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.643     4.444    
    OLOGIC_X1Y139        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     4.463    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.463    
                         arrival time                           4.547    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.138ns (48.242%)  route 0.148ns (51.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.088ns
    Source Clock Delay      (SCD):    4.261ns
    Clock Pessimism Removal (CPR):    0.643ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     2.365    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     4.178 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.261 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     4.261    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y11       OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y11       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[2])
                                                      0.138     4.399 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q2[2]
                         net (fo=1, routed)           0.148     4.547    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[10]
    OLOGIC_X1Y139        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.959    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.817 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.905 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.183     5.088    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y139        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.643     4.444    
    OLOGIC_X1Y139        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     4.463    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.463    
                         arrival time                           4.547    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.138ns (48.242%)  route 0.148ns (51.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.088ns
    Source Clock Delay      (SCD):    4.261ns
    Clock Pessimism Removal (CPR):    0.643ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     2.365    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     4.178 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.261 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     4.261    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y11       OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y11       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[3])
                                                      0.138     4.399 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q2[3]
                         net (fo=1, routed)           0.148     4.547    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[11]
    OLOGIC_X1Y139        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.959    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.817 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.905 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.183     5.088    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y139        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.643     4.444    
    OLOGIC_X1Y139        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     4.463    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.463    
                         arrival time                           4.547    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.138ns (48.074%)  route 0.149ns (51.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.088ns
    Source Clock Delay      (SCD):    4.261ns
    Clock Pessimism Removal (CPR):    0.643ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     2.365    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     4.178 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.261 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     4.261    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y11       OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y11       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[0])
                                                      0.138     4.399 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q2[0]
                         net (fo=1, routed)           0.149     4.548    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[8]
    OLOGIC_X1Y139        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.959    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.817 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.905 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.183     5.088    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y139        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.643     4.444    
    OLOGIC_X1Y139        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     4.463    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.463    
                         arrival time                           4.548    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.089ns
    Source Clock Delay      (SCD):    4.261ns
    Clock Pessimism Removal (CPR):    0.643ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     2.365    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     4.178 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.261 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     4.261    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y11       OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y11       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[1])
                                                      0.141     4.402 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q9[1]
                         net (fo=1, routed)           0.148     4.550    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[37]
    OLOGIC_X1Y148        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.959    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.817 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.905 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.184     5.089    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y148        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.643     4.445    
    OLOGIC_X1Y148        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     4.464    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.464    
                         arrival time                           4.550    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.089ns
    Source Clock Delay      (SCD):    4.261ns
    Clock Pessimism Removal (CPR):    0.643ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     2.365    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     4.178 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.261 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     4.261    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y11       OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y11       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[2])
                                                      0.141     4.402 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q9[2]
                         net (fo=1, routed)           0.148     4.550    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[38]
    OLOGIC_X1Y148        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.959    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.817 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.905 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.184     5.089    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y148        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.643     4.445    
    OLOGIC_X1Y148        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     4.464    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.464    
                         arrival time                           4.550    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.089ns
    Source Clock Delay      (SCD):    4.261ns
    Clock Pessimism Removal (CPR):    0.643ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     2.365    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     4.178 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.261 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     4.261    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y11       OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y11       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[3])
                                                      0.141     4.402 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q9[3]
                         net (fo=1, routed)           0.148     4.550    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[39]
    OLOGIC_X1Y148        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.959    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.817 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.905 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.184     5.089    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y148        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.643     4.445    
    OLOGIC_X1Y148        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     4.464    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.464    
                         arrival time                           4.550    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.088ns
    Source Clock Delay      (SCD):    4.261ns
    Clock Pessimism Removal (CPR):    0.643ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     2.365    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     4.178 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.261 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     4.261    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y11       OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y11       OUT_FIFO (Prop_out_fifo_RDCLK_Q1[1])
                                                      0.141     4.402 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q1[1]
                         net (fo=1, routed)           0.148     4.550    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[5]
    OLOGIC_X1Y138        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.959    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.817 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.905 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.183     5.088    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y138        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.643     4.444    
    OLOGIC_X1Y138        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     4.463    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.463    
                         arrival time                           4.550    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.088ns
    Source Clock Delay      (SCD):    4.261ns
    Clock Pessimism Removal (CPR):    0.643ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     2.365    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     4.178 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.261 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     4.261    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y11       OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y11       OUT_FIFO (Prop_out_fifo_RDCLK_Q1[2])
                                                      0.141     4.402 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q1[2]
                         net (fo=1, routed)           0.148     4.550    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[6]
    OLOGIC_X1Y138        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.959    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.817 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.905 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.183     5.088    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y138        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.643     4.444    
    OLOGIC_X1Y138        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     4.463    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.463    
                         arrival time                           4.550    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.779%)  route 0.148ns (51.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.088ns
    Source Clock Delay      (SCD):    4.261ns
    Clock Pessimism Removal (CPR):    0.643ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     2.365    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     4.178 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.261 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     4.261    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y11       OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y11       OUT_FIFO (Prop_out_fifo_RDCLK_Q1[3])
                                                      0.141     4.402 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q1[3]
                         net (fo=1, routed)           0.148     4.550    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[7]
    OLOGIC_X1Y138        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.959    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.817 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.905 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.183     5.088    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y138        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.643     4.444    
    OLOGIC_X1Y138        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     4.463    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.463    
                         arrival time                           4.550    
  -------------------------------------------------------------------
                         slack                                  0.087    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv_3
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     OUT_FIFO/RDCLK    n/a            5.000         10.000      5.000      OUT_FIFO_X1Y11  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X1Y149   leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X1Y143   leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X1Y144   leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X1Y138   leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X1Y139   leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X1Y140   leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X1Y141   leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X1Y142   leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X1Y145   leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Low Pulse Width   Slow    OUT_FIFO/RDCLK    n/a            2.150         5.000       2.850      OUT_FIFO_X1Y11  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
Low Pulse Width   Fast    OUT_FIFO/RDCLK    n/a            2.150         5.000       2.850      OUT_FIFO_X1Y11  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
High Pulse Width  Fast    OUT_FIFO/RDCLK    n/a            2.150         5.000       2.850      OUT_FIFO_X1Y11  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK    n/a            2.150         5.000       2.850      OUT_FIFO_X1Y11  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk3_out
  To Clock:  pll_clk3_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk3_out
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFH/I             n/a            1.592         10.000      8.407      BUFHCE_X1Y24     leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2   leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2   leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  clk_pll_i

Setup :            0  Failing Endpoints,  Worst Slack        0.515ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.515ns  (required time - arrival time)
  Source:                 leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[e][ldbp1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].ddsram.ddata0/xc2v.x0/a10.x[0].r/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        9.060ns  (logic 2.554ns (28.191%)  route 6.506ns (71.809%))
  Logic Levels:           14  (CARRY4=6 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.738ns = ( 17.738 - 10.000 ) 
    Source Clock Delay      (SCD):    8.080ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     7.265    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     7.371 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     8.096    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     5.171 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     6.620    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.701 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       1.380     8.080    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/out
    SLICE_X63Y52         FDRE                                         r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[e][ldbp1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y52         FDRE (Prop_fdre_C_Q)         0.379     8.459 r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[e][ldbp1]/Q
                         net (fo=179, routed)         0.937     9.396    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[e][ldbp_n_0_1]
    SLICE_X62Y57         LUT3 (Prop_lut3_I1_O)        0.119     9.515 r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[m][y][9]_i_4/O
                         net (fo=9, routed)           0.790    10.305    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/divi[op1][9]
    SLICE_X59Y55         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.581    10.886 r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.886    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][11]_i_4_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.984 r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][15]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.984    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][15]_i_4_n_0
    SLICE_X59Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.082 r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.082    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][19]_i_4_n_0
    SLICE_X59Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.180 r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.180    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][23]_i_4_n_0
    SLICE_X59Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.278 r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][27]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.278    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][27]_i_12_n_0
    SLICE_X59Y60         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    11.478 f  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][31]_i_5/O[2]
                         net (fo=3, routed)           0.674    12.152    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r[m][divz]_i_8_0[2]
    SLICE_X56Y53         LUT4 (Prop_lut4_I2_O)        0.253    12.405 f  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r[m][divz]_i_14/O
                         net (fo=1, routed)           0.552    12.958    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r[m][divz]_i_14_n_0
    SLICE_X56Y53         LUT5 (Prop_lut5_I4_O)        0.105    13.063 f  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r[m][divz]_i_6/O
                         net (fo=2, routed)           0.356    13.418    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[m][divz]_0
    SLICE_X57Y53         LUT4 (Prop_lut4_I0_O)        0.105    13.523 f  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[m][divz]_i_2/O
                         net (fo=4, routed)           0.352    13.875    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[m][divz]_i_2_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I5_O)        0.105    13.980 f  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[cctrl][ics][1]_i_4/O
                         net (fo=8, routed)           0.634    14.614    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dci[nullify]
    SLICE_X57Y47         LUT6 (Prop_lut6_I5_O)        0.105    14.719 r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r[wb][data2][31]_i_3/O
                         net (fo=6, routed)           1.054    15.773    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r[wb][data2][31]_i_3_n_0
    SLICE_X66Y43         LUT6 (Prop_lut6_I0_O)        0.105    15.878 r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/a10.x[0].r_i_29__0/O
                         net (fo=4, routed)           0.380    16.258    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/dwrite1_out
    SLICE_X70Y42         LUT6 (Prop_lut6_I4_O)        0.105    16.363 r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/a10.x[0].r_i_2__3/O
                         net (fo=4, routed)           0.777    17.140    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].ddsram.ddata0/xc2v.x0/crami[dcramin][dwrite][0]
    RAMB18_X2Y14         RAMB18E1                                     r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].ddsram.ddata0/xc2v.x0/a10.x[0].r/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    12.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    14.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    15.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    15.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958    16.791    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069    16.860 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685    17.545    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749    14.796 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    16.178    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    16.255 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       1.484    17.738    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].ddsram.ddata0/xc2v.x0/out
    RAMB18_X2Y14         RAMB18E1                                     r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].ddsram.ddata0/xc2v.x0/a10.x[0].r/CLKARDCLK
                         clock pessimism              0.453    18.191    
                         clock uncertainty           -0.060    18.131    
    RAMB18_X2Y14         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.476    17.655    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].ddsram.ddata0/xc2v.x0/a10.x[0].r
  -------------------------------------------------------------------
                         required time                         17.655    
                         arrival time                         -17.140    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.515ns  (required time - arrival time)
  Source:                 leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[e][ldbp1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].ddsram.ddata0/xc2v.x0/a10.x[1].r/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        9.060ns  (logic 2.554ns (28.191%)  route 6.506ns (71.809%))
  Logic Levels:           14  (CARRY4=6 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.738ns = ( 17.738 - 10.000 ) 
    Source Clock Delay      (SCD):    8.080ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     7.265    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     7.371 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     8.096    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     5.171 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     6.620    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.701 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       1.380     8.080    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/out
    SLICE_X63Y52         FDRE                                         r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[e][ldbp1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y52         FDRE (Prop_fdre_C_Q)         0.379     8.459 r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[e][ldbp1]/Q
                         net (fo=179, routed)         0.937     9.396    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[e][ldbp_n_0_1]
    SLICE_X62Y57         LUT3 (Prop_lut3_I1_O)        0.119     9.515 r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[m][y][9]_i_4/O
                         net (fo=9, routed)           0.790    10.305    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/divi[op1][9]
    SLICE_X59Y55         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.581    10.886 r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.886    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][11]_i_4_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.984 r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][15]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.984    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][15]_i_4_n_0
    SLICE_X59Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.082 r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.082    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][19]_i_4_n_0
    SLICE_X59Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.180 r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.180    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][23]_i_4_n_0
    SLICE_X59Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.278 r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][27]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.278    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][27]_i_12_n_0
    SLICE_X59Y60         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    11.478 f  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][31]_i_5/O[2]
                         net (fo=3, routed)           0.674    12.152    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r[m][divz]_i_8_0[2]
    SLICE_X56Y53         LUT4 (Prop_lut4_I2_O)        0.253    12.405 f  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r[m][divz]_i_14/O
                         net (fo=1, routed)           0.552    12.958    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r[m][divz]_i_14_n_0
    SLICE_X56Y53         LUT5 (Prop_lut5_I4_O)        0.105    13.063 f  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r[m][divz]_i_6/O
                         net (fo=2, routed)           0.356    13.418    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[m][divz]_0
    SLICE_X57Y53         LUT4 (Prop_lut4_I0_O)        0.105    13.523 f  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[m][divz]_i_2/O
                         net (fo=4, routed)           0.352    13.875    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[m][divz]_i_2_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I5_O)        0.105    13.980 f  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[cctrl][ics][1]_i_4/O
                         net (fo=8, routed)           0.634    14.614    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dci[nullify]
    SLICE_X57Y47         LUT6 (Prop_lut6_I5_O)        0.105    14.719 r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r[wb][data2][31]_i_3/O
                         net (fo=6, routed)           1.054    15.773    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r[wb][data2][31]_i_3_n_0
    SLICE_X66Y43         LUT6 (Prop_lut6_I0_O)        0.105    15.878 r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/a10.x[0].r_i_29__0/O
                         net (fo=4, routed)           0.380    16.258    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/dwrite1_out
    SLICE_X70Y42         LUT6 (Prop_lut6_I4_O)        0.105    16.363 r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/a10.x[0].r_i_2__3/O
                         net (fo=4, routed)           0.777    17.140    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].ddsram.ddata0/xc2v.x0/crami[dcramin][dwrite][0]
    RAMB18_X2Y15         RAMB18E1                                     r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].ddsram.ddata0/xc2v.x0/a10.x[1].r/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    12.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    14.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    15.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    15.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958    16.791    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069    16.860 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685    17.545    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749    14.796 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    16.178    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    16.255 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       1.484    17.738    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].ddsram.ddata0/xc2v.x0/out
    RAMB18_X2Y15         RAMB18E1                                     r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].ddsram.ddata0/xc2v.x0/a10.x[1].r/CLKARDCLK
                         clock pessimism              0.453    18.191    
                         clock uncertainty           -0.060    18.131    
    RAMB18_X2Y15         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.476    17.655    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].ddsram.ddata0/xc2v.x0/a10.x[1].r
  -------------------------------------------------------------------
                         required time                         17.655    
                         arrival time                         -17.140    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.544ns  (required time - arrival time)
  Source:                 leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[e][ldbp1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dtags0.dt0[3].dtags0/xc2v.x0/a8.x[0].r0/DIBDI[18]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        8.824ns  (logic 2.554ns (28.945%)  route 6.270ns (71.055%))
  Logic Levels:           14  (CARRY4=6 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.696ns = ( 17.696 - 10.000 ) 
    Source Clock Delay      (SCD):    8.080ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     7.265    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     7.371 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     8.096    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     5.171 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     6.620    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.701 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       1.380     8.080    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/out
    SLICE_X63Y52         FDRE                                         r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[e][ldbp1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y52         FDRE (Prop_fdre_C_Q)         0.379     8.459 r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[e][ldbp1]/Q
                         net (fo=179, routed)         0.937     9.396    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[e][ldbp_n_0_1]
    SLICE_X62Y57         LUT3 (Prop_lut3_I1_O)        0.119     9.515 r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[m][y][9]_i_4/O
                         net (fo=9, routed)           0.790    10.305    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/divi[op1][9]
    SLICE_X59Y55         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.581    10.886 r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.886    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][11]_i_4_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.984 r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][15]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.984    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][15]_i_4_n_0
    SLICE_X59Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.082 r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.082    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][19]_i_4_n_0
    SLICE_X59Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.180 r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.180    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][23]_i_4_n_0
    SLICE_X59Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.278 r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][27]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.278    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][27]_i_12_n_0
    SLICE_X59Y60         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    11.478 r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][31]_i_5/O[2]
                         net (fo=3, routed)           0.674    12.152    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r[m][divz]_i_8_0[2]
    SLICE_X56Y53         LUT4 (Prop_lut4_I2_O)        0.253    12.405 r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r[m][divz]_i_14/O
                         net (fo=1, routed)           0.552    12.958    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r[m][divz]_i_14_n_0
    SLICE_X56Y53         LUT5 (Prop_lut5_I4_O)        0.105    13.063 r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r[m][divz]_i_6/O
                         net (fo=2, routed)           0.356    13.418    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[m][divz]_0
    SLICE_X57Y53         LUT4 (Prop_lut4_I0_O)        0.105    13.523 r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[m][divz]_i_2/O
                         net (fo=4, routed)           0.351    13.874    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[m][divz]_i_2_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I3_O)        0.105    13.979 f  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[xaddress][2]_i_7/O
                         net (fo=11, routed)          0.597    14.577    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/v[req]1308_out
    SLICE_X64Y51         LUT6 (Prop_lut6_I2_O)        0.105    14.682 f  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/a8.x[0].r0_i_42__0/O
                         net (fo=35, routed)          0.479    15.160    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/a8.x[0].r0_i_23
    SLICE_X68Y51         LUT6 (Prop_lut6_I2_O)        0.105    15.265 r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/a8.x[0].r0_i_45__0/O
                         net (fo=24, routed)          0.750    16.015    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/a8.x[0].r0_i_45__0_n_0
    SLICE_X64Y53         LUT6 (Prop_lut6_I3_O)        0.105    16.120 r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/a8.x[0].r0_i_2__5/O
                         net (fo=2, routed)           0.784    16.904    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dtags0.dt0[3].dtags0/xc2v.x0/DIB[18]
    RAMB36_X1Y9          RAMB36E1                                     r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dtags0.dt0[3].dtags0/xc2v.x0/a8.x[0].r0/DIBDI[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    12.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    14.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    15.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    15.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958    16.791    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069    16.860 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685    17.545    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749    14.796 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    16.178    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    16.255 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       1.442    17.696    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dtags0.dt0[3].dtags0/xc2v.x0/out
    RAMB36_X1Y9          RAMB36E1                                     r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dtags0.dt0[3].dtags0/xc2v.x0/a8.x[0].r0/CLKBWRCLK
                         clock pessimism              0.453    18.149    
                         clock uncertainty           -0.060    18.089    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[18])
                                                     -0.641    17.448    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dtags0.dt0[3].dtags0/xc2v.x0/a8.x[0].r0
  -------------------------------------------------------------------
                         required time                         17.448    
                         arrival time                         -16.904    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.585ns  (required time - arrival time)
  Source:                 leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[e][ldbp1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dtags0.dt0[2].dtags0/xc2v.x0/a8.x[0].r0/DIBDI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        8.724ns  (logic 2.737ns (31.374%)  route 5.987ns (68.626%))
  Logic Levels:           14  (CARRY4=6 LUT3=1 LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.559ns = ( 17.559 - 10.000 ) 
    Source Clock Delay      (SCD):    8.080ns
    Clock Pessimism Removal (CPR):    0.532ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     7.265    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     7.371 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     8.096    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     5.171 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     6.620    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.701 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       1.380     8.080    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/out
    SLICE_X63Y52         FDRE                                         r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[e][ldbp1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y52         FDRE (Prop_fdre_C_Q)         0.379     8.459 r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[e][ldbp1]/Q
                         net (fo=179, routed)         0.937     9.396    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[e][ldbp_n_0_1]
    SLICE_X62Y57         LUT3 (Prop_lut3_I1_O)        0.119     9.515 r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[m][y][9]_i_4/O
                         net (fo=9, routed)           0.790    10.305    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/divi[op1][9]
    SLICE_X59Y55         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.581    10.886 r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.886    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][11]_i_4_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.984 r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][15]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.984    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][15]_i_4_n_0
    SLICE_X59Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.082 r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.082    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][19]_i_4_n_0
    SLICE_X59Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.180 r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.180    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][23]_i_4_n_0
    SLICE_X59Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.278 r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][27]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.278    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][27]_i_12_n_0
    SLICE_X59Y60         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    11.478 f  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][31]_i_5/O[2]
                         net (fo=3, routed)           0.674    12.152    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r[m][divz]_i_8_0[2]
    SLICE_X56Y53         LUT4 (Prop_lut4_I2_O)        0.253    12.405 f  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r[m][divz]_i_14/O
                         net (fo=1, routed)           0.552    12.958    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r[m][divz]_i_14_n_0
    SLICE_X56Y53         LUT5 (Prop_lut5_I4_O)        0.105    13.063 f  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r[m][divz]_i_6/O
                         net (fo=2, routed)           0.356    13.418    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[m][divz]_0
    SLICE_X57Y53         LUT4 (Prop_lut4_I0_O)        0.105    13.523 f  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[m][divz]_i_2/O
                         net (fo=4, routed)           0.351    13.874    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[m][divz]_i_2_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I3_O)        0.105    13.979 r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[xaddress][2]_i_7/O
                         net (fo=11, routed)          0.597    14.577    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/v[req]1308_out
    SLICE_X64Y51         LUT6 (Prop_lut6_I2_O)        0.105    14.682 r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/a8.x[0].r0_i_42__0/O
                         net (fo=35, routed)          0.670    15.352    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[m][dci][write]_0
    SLICE_X67Y52         LUT4 (Prop_lut4_I2_O)        0.126    15.478 r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/a8.x[0].r0_i_62/O
                         net (fo=1, routed)           0.344    15.822    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/a8.x[0].r0_15
    SLICE_X67Y52         LUT6 (Prop_lut6_I0_O)        0.267    16.089 r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/a8.x[0].r0_i_19__0/O
                         net (fo=4, routed)           0.715    16.804    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dtags0.dt0[2].dtags0/xc2v.x0/DIB[11]
    RAMB36_X1Y11         RAMB36E1                                     r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dtags0.dt0[2].dtags0/xc2v.x0/a8.x[0].r0/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    12.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    14.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    15.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    15.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958    16.791    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069    16.860 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685    17.545    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749    14.796 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    16.178    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    16.255 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       1.304    17.559    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dtags0.dt0[2].dtags0/xc2v.x0/out
    RAMB36_X1Y11         RAMB36E1                                     r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dtags0.dt0[2].dtags0/xc2v.x0/a8.x[0].r0/CLKBWRCLK
                         clock pessimism              0.532    18.091    
                         clock uncertainty           -0.060    18.031    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[11])
                                                     -0.641    17.390    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dtags0.dt0[2].dtags0/xc2v.x0/a8.x[0].r0
  -------------------------------------------------------------------
                         required time                         17.390    
                         arrival time                         -16.804    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.589ns  (required time - arrival time)
  Source:                 leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[e][ldbp1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[2].ddsram.ddata0/xc2v.x0/a10.x[0].r/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        9.078ns  (logic 2.554ns (28.134%)  route 6.524ns (71.866%))
  Logic Levels:           14  (CARRY4=6 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.741ns = ( 17.741 - 10.000 ) 
    Source Clock Delay      (SCD):    8.080ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     7.265    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     7.371 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     8.096    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     5.171 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     6.620    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.701 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       1.380     8.080    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/out
    SLICE_X63Y52         FDRE                                         r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[e][ldbp1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y52         FDRE (Prop_fdre_C_Q)         0.379     8.459 r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[e][ldbp1]/Q
                         net (fo=179, routed)         0.937     9.396    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[e][ldbp_n_0_1]
    SLICE_X62Y57         LUT3 (Prop_lut3_I1_O)        0.119     9.515 r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[m][y][9]_i_4/O
                         net (fo=9, routed)           0.790    10.305    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/divi[op1][9]
    SLICE_X59Y55         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.581    10.886 r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.886    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][11]_i_4_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.984 r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][15]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.984    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][15]_i_4_n_0
    SLICE_X59Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.082 r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.082    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][19]_i_4_n_0
    SLICE_X59Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.180 r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.180    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][23]_i_4_n_0
    SLICE_X59Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.278 r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][27]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.278    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][27]_i_12_n_0
    SLICE_X59Y60         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    11.478 f  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][31]_i_5/O[2]
                         net (fo=3, routed)           0.674    12.152    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r[m][divz]_i_8_0[2]
    SLICE_X56Y53         LUT4 (Prop_lut4_I2_O)        0.253    12.405 f  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r[m][divz]_i_14/O
                         net (fo=1, routed)           0.552    12.958    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r[m][divz]_i_14_n_0
    SLICE_X56Y53         LUT5 (Prop_lut5_I4_O)        0.105    13.063 f  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r[m][divz]_i_6/O
                         net (fo=2, routed)           0.356    13.418    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[m][divz]_0
    SLICE_X57Y53         LUT4 (Prop_lut4_I0_O)        0.105    13.523 f  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[m][divz]_i_2/O
                         net (fo=4, routed)           0.351    13.874    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[m][divz]_i_2_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I3_O)        0.105    13.979 r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[xaddress][2]_i_7/O
                         net (fo=11, routed)          0.793    14.772    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/v[req]1308_out
    SLICE_X65Y45         LUT6 (Prop_lut6_I1_O)        0.105    14.877 r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/a10.x[0].r_i_72/O
                         net (fo=4, routed)           0.935    15.812    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/FSM_sequential_r_reg[dstate][0]
    SLICE_X68Y43         LUT6 (Prop_lut6_I2_O)        0.105    15.917 r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/a10.x[0].r_i_21__0/O
                         net (fo=2, routed)           0.432    16.349    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/a10.x[0].r_i_21__0_n_0
    SLICE_X71Y43         LUT6 (Prop_lut6_I3_O)        0.105    16.454 r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/a10.x[0].r_i_1__5/O
                         net (fo=2, routed)           0.704    17.158    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[2].ddsram.ddata0/xc2v.x0/crami[dcramin][denable][0]
    RAMB18_X2Y18         RAMB18E1                                     r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[2].ddsram.ddata0/xc2v.x0/a10.x[0].r/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    12.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    14.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    15.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    15.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958    16.791    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069    16.860 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685    17.545    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749    14.796 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    16.178    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    16.255 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       1.487    17.741    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[2].ddsram.ddata0/xc2v.x0/out
    RAMB18_X2Y18         RAMB18E1                                     r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[2].ddsram.ddata0/xc2v.x0/a10.x[0].r/CLKARDCLK
                         clock pessimism              0.453    18.194    
                         clock uncertainty           -0.060    18.134    
    RAMB18_X2Y18         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.387    17.747    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[2].ddsram.ddata0/xc2v.x0/a10.x[0].r
  -------------------------------------------------------------------
                         required time                         17.747    
                         arrival time                         -17.158    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.589ns  (required time - arrival time)
  Source:                 leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[e][ldbp1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[2].ddsram.ddata0/xc2v.x0/a10.x[1].r/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        9.078ns  (logic 2.554ns (28.134%)  route 6.524ns (71.866%))
  Logic Levels:           14  (CARRY4=6 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.741ns = ( 17.741 - 10.000 ) 
    Source Clock Delay      (SCD):    8.080ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     7.265    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     7.371 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     8.096    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     5.171 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     6.620    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.701 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       1.380     8.080    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/out
    SLICE_X63Y52         FDRE                                         r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[e][ldbp1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y52         FDRE (Prop_fdre_C_Q)         0.379     8.459 r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[e][ldbp1]/Q
                         net (fo=179, routed)         0.937     9.396    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[e][ldbp_n_0_1]
    SLICE_X62Y57         LUT3 (Prop_lut3_I1_O)        0.119     9.515 r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[m][y][9]_i_4/O
                         net (fo=9, routed)           0.790    10.305    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/divi[op1][9]
    SLICE_X59Y55         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.581    10.886 r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.886    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][11]_i_4_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.984 r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][15]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.984    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][15]_i_4_n_0
    SLICE_X59Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.082 r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.082    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][19]_i_4_n_0
    SLICE_X59Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.180 r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.180    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][23]_i_4_n_0
    SLICE_X59Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.278 r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][27]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.278    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][27]_i_12_n_0
    SLICE_X59Y60         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    11.478 f  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][31]_i_5/O[2]
                         net (fo=3, routed)           0.674    12.152    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r[m][divz]_i_8_0[2]
    SLICE_X56Y53         LUT4 (Prop_lut4_I2_O)        0.253    12.405 f  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r[m][divz]_i_14/O
                         net (fo=1, routed)           0.552    12.958    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r[m][divz]_i_14_n_0
    SLICE_X56Y53         LUT5 (Prop_lut5_I4_O)        0.105    13.063 f  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r[m][divz]_i_6/O
                         net (fo=2, routed)           0.356    13.418    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[m][divz]_0
    SLICE_X57Y53         LUT4 (Prop_lut4_I0_O)        0.105    13.523 f  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[m][divz]_i_2/O
                         net (fo=4, routed)           0.351    13.874    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[m][divz]_i_2_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I3_O)        0.105    13.979 r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[xaddress][2]_i_7/O
                         net (fo=11, routed)          0.793    14.772    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/v[req]1308_out
    SLICE_X65Y45         LUT6 (Prop_lut6_I1_O)        0.105    14.877 r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/a10.x[0].r_i_72/O
                         net (fo=4, routed)           0.935    15.812    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/FSM_sequential_r_reg[dstate][0]
    SLICE_X68Y43         LUT6 (Prop_lut6_I2_O)        0.105    15.917 r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/a10.x[0].r_i_21__0/O
                         net (fo=2, routed)           0.432    16.349    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/a10.x[0].r_i_21__0_n_0
    SLICE_X71Y43         LUT6 (Prop_lut6_I3_O)        0.105    16.454 r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/a10.x[0].r_i_1__5/O
                         net (fo=2, routed)           0.704    17.158    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[2].ddsram.ddata0/xc2v.x0/crami[dcramin][denable][0]
    RAMB18_X2Y19         RAMB18E1                                     r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[2].ddsram.ddata0/xc2v.x0/a10.x[1].r/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    12.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    14.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    15.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    15.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958    16.791    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069    16.860 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685    17.545    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749    14.796 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    16.178    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    16.255 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       1.487    17.741    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[2].ddsram.ddata0/xc2v.x0/out
    RAMB18_X2Y19         RAMB18E1                                     r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[2].ddsram.ddata0/xc2v.x0/a10.x[1].r/CLKARDCLK
                         clock pessimism              0.453    18.194    
                         clock uncertainty           -0.060    18.134    
    RAMB18_X2Y19         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.387    17.747    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[2].ddsram.ddata0/xc2v.x0/a10.x[1].r
  -------------------------------------------------------------------
                         required time                         17.747    
                         arrival time                         -17.158    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.615ns  (required time - arrival time)
  Source:                 leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[e][ldbp1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].ddsram.ddata0/xc2v.x0/a10.x[0].r/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        8.960ns  (logic 2.554ns (28.505%)  route 6.406ns (71.495%))
  Logic Levels:           14  (CARRY4=6 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.738ns = ( 17.738 - 10.000 ) 
    Source Clock Delay      (SCD):    8.080ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     7.265    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     7.371 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     8.096    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     5.171 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     6.620    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.701 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       1.380     8.080    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/out
    SLICE_X63Y52         FDRE                                         r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[e][ldbp1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y52         FDRE (Prop_fdre_C_Q)         0.379     8.459 r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[e][ldbp1]/Q
                         net (fo=179, routed)         0.937     9.396    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[e][ldbp_n_0_1]
    SLICE_X62Y57         LUT3 (Prop_lut3_I1_O)        0.119     9.515 r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[m][y][9]_i_4/O
                         net (fo=9, routed)           0.790    10.305    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/divi[op1][9]
    SLICE_X59Y55         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.581    10.886 r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.886    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][11]_i_4_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.984 r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][15]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.984    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][15]_i_4_n_0
    SLICE_X59Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.082 r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.082    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][19]_i_4_n_0
    SLICE_X59Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.180 r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.180    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][23]_i_4_n_0
    SLICE_X59Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.278 r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][27]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.278    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][27]_i_12_n_0
    SLICE_X59Y60         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    11.478 f  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][31]_i_5/O[2]
                         net (fo=3, routed)           0.674    12.152    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r[m][divz]_i_8_0[2]
    SLICE_X56Y53         LUT4 (Prop_lut4_I2_O)        0.253    12.405 f  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r[m][divz]_i_14/O
                         net (fo=1, routed)           0.552    12.958    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r[m][divz]_i_14_n_0
    SLICE_X56Y53         LUT5 (Prop_lut5_I4_O)        0.105    13.063 f  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r[m][divz]_i_6/O
                         net (fo=2, routed)           0.356    13.418    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[m][divz]_0
    SLICE_X57Y53         LUT4 (Prop_lut4_I0_O)        0.105    13.523 f  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[m][divz]_i_2/O
                         net (fo=4, routed)           0.352    13.875    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[m][divz]_i_2_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I5_O)        0.105    13.980 f  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[cctrl][ics][1]_i_4/O
                         net (fo=8, routed)           0.634    14.614    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dci[nullify]
    SLICE_X57Y47         LUT6 (Prop_lut6_I5_O)        0.105    14.719 r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r[wb][data2][31]_i_3/O
                         net (fo=6, routed)           1.054    15.773    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r[wb][data2][31]_i_3_n_0
    SLICE_X66Y43         LUT6 (Prop_lut6_I0_O)        0.105    15.878 r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/a10.x[0].r_i_29__0/O
                         net (fo=4, routed)           0.380    16.258    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/dwrite1_out
    SLICE_X70Y42         LUT6 (Prop_lut6_I4_O)        0.105    16.363 r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/a10.x[0].r_i_2__3/O
                         net (fo=4, routed)           0.677    17.040    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].ddsram.ddata0/xc2v.x0/crami[dcramin][dwrite][0]
    RAMB18_X2Y14         RAMB18E1                                     r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].ddsram.ddata0/xc2v.x0/a10.x[0].r/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    12.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    14.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    15.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    15.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958    16.791    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069    16.860 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685    17.545    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749    14.796 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    16.178    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    16.255 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       1.484    17.738    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].ddsram.ddata0/xc2v.x0/out
    RAMB18_X2Y14         RAMB18E1                                     r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].ddsram.ddata0/xc2v.x0/a10.x[0].r/CLKARDCLK
                         clock pessimism              0.453    18.191    
                         clock uncertainty           -0.060    18.131    
    RAMB18_X2Y14         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.476    17.655    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].ddsram.ddata0/xc2v.x0/a10.x[0].r
  -------------------------------------------------------------------
                         required time                         17.655    
                         arrival time                         -17.040    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.615ns  (required time - arrival time)
  Source:                 leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[e][ldbp1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].ddsram.ddata0/xc2v.x0/a10.x[1].r/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        8.960ns  (logic 2.554ns (28.505%)  route 6.406ns (71.495%))
  Logic Levels:           14  (CARRY4=6 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.738ns = ( 17.738 - 10.000 ) 
    Source Clock Delay      (SCD):    8.080ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     7.265    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     7.371 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     8.096    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     5.171 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     6.620    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.701 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       1.380     8.080    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/out
    SLICE_X63Y52         FDRE                                         r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[e][ldbp1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y52         FDRE (Prop_fdre_C_Q)         0.379     8.459 r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[e][ldbp1]/Q
                         net (fo=179, routed)         0.937     9.396    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[e][ldbp_n_0_1]
    SLICE_X62Y57         LUT3 (Prop_lut3_I1_O)        0.119     9.515 r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[m][y][9]_i_4/O
                         net (fo=9, routed)           0.790    10.305    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/divi[op1][9]
    SLICE_X59Y55         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.581    10.886 r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.886    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][11]_i_4_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.984 r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][15]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.984    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][15]_i_4_n_0
    SLICE_X59Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.082 r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.082    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][19]_i_4_n_0
    SLICE_X59Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.180 r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.180    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][23]_i_4_n_0
    SLICE_X59Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.278 r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][27]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.278    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][27]_i_12_n_0
    SLICE_X59Y60         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    11.478 f  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][31]_i_5/O[2]
                         net (fo=3, routed)           0.674    12.152    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r[m][divz]_i_8_0[2]
    SLICE_X56Y53         LUT4 (Prop_lut4_I2_O)        0.253    12.405 f  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r[m][divz]_i_14/O
                         net (fo=1, routed)           0.552    12.958    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r[m][divz]_i_14_n_0
    SLICE_X56Y53         LUT5 (Prop_lut5_I4_O)        0.105    13.063 f  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r[m][divz]_i_6/O
                         net (fo=2, routed)           0.356    13.418    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[m][divz]_0
    SLICE_X57Y53         LUT4 (Prop_lut4_I0_O)        0.105    13.523 f  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[m][divz]_i_2/O
                         net (fo=4, routed)           0.352    13.875    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[m][divz]_i_2_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I5_O)        0.105    13.980 f  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[cctrl][ics][1]_i_4/O
                         net (fo=8, routed)           0.634    14.614    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dci[nullify]
    SLICE_X57Y47         LUT6 (Prop_lut6_I5_O)        0.105    14.719 r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r[wb][data2][31]_i_3/O
                         net (fo=6, routed)           1.054    15.773    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r[wb][data2][31]_i_3_n_0
    SLICE_X66Y43         LUT6 (Prop_lut6_I0_O)        0.105    15.878 r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/a10.x[0].r_i_29__0/O
                         net (fo=4, routed)           0.380    16.258    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/dwrite1_out
    SLICE_X70Y42         LUT6 (Prop_lut6_I4_O)        0.105    16.363 r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/a10.x[0].r_i_2__3/O
                         net (fo=4, routed)           0.677    17.040    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].ddsram.ddata0/xc2v.x0/crami[dcramin][dwrite][0]
    RAMB18_X2Y15         RAMB18E1                                     r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].ddsram.ddata0/xc2v.x0/a10.x[1].r/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    12.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    14.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    15.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    15.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958    16.791    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069    16.860 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685    17.545    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749    14.796 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    16.178    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    16.255 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       1.484    17.738    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].ddsram.ddata0/xc2v.x0/out
    RAMB18_X2Y15         RAMB18E1                                     r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].ddsram.ddata0/xc2v.x0/a10.x[1].r/CLKARDCLK
                         clock pessimism              0.453    18.191    
                         clock uncertainty           -0.060    18.131    
    RAMB18_X2Y15         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.476    17.655    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].ddsram.ddata0/xc2v.x0/a10.x[1].r
  -------------------------------------------------------------------
                         required time                         17.655    
                         arrival time                         -17.040    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.621ns  (required time - arrival time)
  Source:                 leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[e][ldbp1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[1].ddsram.ddata0/xc2v.x0/a10.x[0].r/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        8.957ns  (logic 2.554ns (28.514%)  route 6.403ns (71.486%))
  Logic Levels:           14  (CARRY4=6 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.741ns = ( 17.741 - 10.000 ) 
    Source Clock Delay      (SCD):    8.080ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     7.265    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     7.371 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     8.096    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     5.171 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     6.620    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.701 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       1.380     8.080    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/out
    SLICE_X63Y52         FDRE                                         r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[e][ldbp1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y52         FDRE (Prop_fdre_C_Q)         0.379     8.459 r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[e][ldbp1]/Q
                         net (fo=179, routed)         0.937     9.396    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[e][ldbp_n_0_1]
    SLICE_X62Y57         LUT3 (Prop_lut3_I1_O)        0.119     9.515 r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[m][y][9]_i_4/O
                         net (fo=9, routed)           0.790    10.305    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/divi[op1][9]
    SLICE_X59Y55         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.581    10.886 r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.886    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][11]_i_4_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.984 r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][15]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.984    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][15]_i_4_n_0
    SLICE_X59Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.082 r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.082    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][19]_i_4_n_0
    SLICE_X59Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.180 r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.180    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][23]_i_4_n_0
    SLICE_X59Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.278 r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][27]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.278    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][27]_i_12_n_0
    SLICE_X59Y60         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    11.478 f  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][31]_i_5/O[2]
                         net (fo=3, routed)           0.674    12.152    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r[m][divz]_i_8_0[2]
    SLICE_X56Y53         LUT4 (Prop_lut4_I2_O)        0.253    12.405 f  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r[m][divz]_i_14/O
                         net (fo=1, routed)           0.552    12.958    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r[m][divz]_i_14_n_0
    SLICE_X56Y53         LUT5 (Prop_lut5_I4_O)        0.105    13.063 f  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r[m][divz]_i_6/O
                         net (fo=2, routed)           0.356    13.418    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[m][divz]_0
    SLICE_X57Y53         LUT4 (Prop_lut4_I0_O)        0.105    13.523 f  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[m][divz]_i_2/O
                         net (fo=4, routed)           0.352    13.875    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[m][divz]_i_2_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I5_O)        0.105    13.980 f  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[cctrl][ics][1]_i_4/O
                         net (fo=8, routed)           0.634    14.614    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dci[nullify]
    SLICE_X57Y47         LUT6 (Prop_lut6_I5_O)        0.105    14.719 r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r[wb][data2][31]_i_3/O
                         net (fo=6, routed)           1.054    15.773    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r[wb][data2][31]_i_3_n_0
    SLICE_X66Y43         LUT6 (Prop_lut6_I0_O)        0.105    15.878 r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/a10.x[0].r_i_29__0/O
                         net (fo=4, routed)           0.493    16.371    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/dwrite1_out
    SLICE_X70Y42         LUT6 (Prop_lut6_I4_O)        0.105    16.476 r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/a10.x[0].r_i_2__2/O
                         net (fo=4, routed)           0.561    17.037    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[1].ddsram.ddata0/xc2v.x0/crami[dcramin][dwrite][0]
    RAMB18_X2Y17         RAMB18E1                                     r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[1].ddsram.ddata0/xc2v.x0/a10.x[0].r/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    12.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    14.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    15.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    15.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958    16.791    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069    16.860 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685    17.545    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749    14.796 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    16.178    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    16.255 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       1.487    17.741    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[1].ddsram.ddata0/xc2v.x0/out
    RAMB18_X2Y17         RAMB18E1                                     r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[1].ddsram.ddata0/xc2v.x0/a10.x[0].r/CLKARDCLK
                         clock pessimism              0.453    18.194    
                         clock uncertainty           -0.060    18.134    
    RAMB18_X2Y17         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.476    17.658    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[1].ddsram.ddata0/xc2v.x0/a10.x[0].r
  -------------------------------------------------------------------
                         required time                         17.658    
                         arrival time                         -17.037    
  -------------------------------------------------------------------
                         slack                                  0.621    

Slack (MET) :             0.621ns  (required time - arrival time)
  Source:                 leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[e][ldbp1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[1].ddsram.ddata0/xc2v.x0/a10.x[1].r/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        8.957ns  (logic 2.554ns (28.514%)  route 6.403ns (71.486%))
  Logic Levels:           14  (CARRY4=6 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.741ns = ( 17.741 - 10.000 ) 
    Source Clock Delay      (SCD):    8.080ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     7.265    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     7.371 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     8.096    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     5.171 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     6.620    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.701 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       1.380     8.080    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/out
    SLICE_X63Y52         FDRE                                         r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[e][ldbp1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y52         FDRE (Prop_fdre_C_Q)         0.379     8.459 r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[e][ldbp1]/Q
                         net (fo=179, routed)         0.937     9.396    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[e][ldbp_n_0_1]
    SLICE_X62Y57         LUT3 (Prop_lut3_I1_O)        0.119     9.515 r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[m][y][9]_i_4/O
                         net (fo=9, routed)           0.790    10.305    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/divi[op1][9]
    SLICE_X59Y55         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.581    10.886 r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.886    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][11]_i_4_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.984 r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][15]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.984    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][15]_i_4_n_0
    SLICE_X59Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.082 r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.082    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][19]_i_4_n_0
    SLICE_X59Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.180 r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.180    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][23]_i_4_n_0
    SLICE_X59Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.278 r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][27]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.278    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][27]_i_12_n_0
    SLICE_X59Y60         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    11.478 f  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[f][pc][31]_i_5/O[2]
                         net (fo=3, routed)           0.674    12.152    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r[m][divz]_i_8_0[2]
    SLICE_X56Y53         LUT4 (Prop_lut4_I2_O)        0.253    12.405 f  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r[m][divz]_i_14/O
                         net (fo=1, routed)           0.552    12.958    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r[m][divz]_i_14_n_0
    SLICE_X56Y53         LUT5 (Prop_lut5_I4_O)        0.105    13.063 f  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r[m][divz]_i_6/O
                         net (fo=2, routed)           0.356    13.418    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[m][divz]_0
    SLICE_X57Y53         LUT4 (Prop_lut4_I0_O)        0.105    13.523 f  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[m][divz]_i_2/O
                         net (fo=4, routed)           0.352    13.875    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[m][divz]_i_2_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I5_O)        0.105    13.980 f  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[cctrl][ics][1]_i_4/O
                         net (fo=8, routed)           0.634    14.614    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dci[nullify]
    SLICE_X57Y47         LUT6 (Prop_lut6_I5_O)        0.105    14.719 r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r[wb][data2][31]_i_3/O
                         net (fo=6, routed)           1.054    15.773    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r[wb][data2][31]_i_3_n_0
    SLICE_X66Y43         LUT6 (Prop_lut6_I0_O)        0.105    15.878 r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/a10.x[0].r_i_29__0/O
                         net (fo=4, routed)           0.493    16.371    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/dwrite1_out
    SLICE_X70Y42         LUT6 (Prop_lut6_I4_O)        0.105    16.476 r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/a10.x[0].r_i_2__2/O
                         net (fo=4, routed)           0.561    17.037    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[1].ddsram.ddata0/xc2v.x0/crami[dcramin][dwrite][0]
    RAMB18_X2Y16         RAMB18E1                                     r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[1].ddsram.ddata0/xc2v.x0/a10.x[1].r/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    12.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    14.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    15.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    15.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958    16.791    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069    16.860 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685    17.545    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749    14.796 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    16.178    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    16.255 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       1.487    17.741    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[1].ddsram.ddata0/xc2v.x0/out
    RAMB18_X2Y16         RAMB18E1                                     r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[1].ddsram.ddata0/xc2v.x0/a10.x[1].r/CLKARDCLK
                         clock pessimism              0.453    18.194    
                         clock uncertainty           -0.060    18.134    
    RAMB18_X2Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.476    17.658    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[1].ddsram.ddata0/xc2v.x0/a10.x[1].r
  -------------------------------------------------------------------
                         required time                         17.658    
                         arrival time                         -17.037    
  -------------------------------------------------------------------
                         slack                                  0.621    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[d][pc][19]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[a][ctrl][pc][19]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.251ns (60.100%)  route 0.167ns (39.900%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.734ns
    Source Clock Delay      (SCD):    2.866ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     2.569    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020     2.589 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     2.858    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080     1.778 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     2.277    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.303 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       0.563     2.866    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/out
    SLICE_X52Y59         FDRE                                         r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[d][pc][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y59         FDRE (Prop_fdre_C_Q)         0.141     3.007 f  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[d][pc][19]/Q
                         net (fo=4, routed)           0.167     3.174    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[d][pc_n_0_][19]
    SLICE_X51Y59         LUT1 (Prop_lut1_I0_O)        0.045     3.219 r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[a][ctrl][pc][21]_i_4/O
                         net (fo=1, routed)           0.000     3.219    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[a][ctrl][pc][21]_i_4_n_0
    SLICE_X51Y59         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     3.284 r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[a][ctrl][pc][21]_i_1/O[1]
                         net (fo=5, routed)           0.000     3.284    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[a][ctrl][pc][21]_i_1_n_6
    SLICE_X51Y59         FDRE                                         r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[a][ctrl][pc][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     3.187    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.043     3.230 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.724    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.396     2.328 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.871    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.900 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       0.834     3.734    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/out
    SLICE_X51Y59         FDRE                                         r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[a][ctrl][pc][19]/C
                         clock pessimism             -0.602     3.132    
    SLICE_X51Y59         FDRE (Hold_fdre_C_D)         0.102     3.234    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[a][ctrl][pc][19]
  -------------------------------------------------------------------
                         required time                         -3.234    
                         arrival time                           3.284    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[d][pc][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[a][ctrl][pc][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.251ns (59.495%)  route 0.171ns (40.505%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.735ns
    Source Clock Delay      (SCD):    2.867ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     2.569    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020     2.589 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     2.858    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080     1.778 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     2.277    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.303 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       0.564     2.867    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/out
    SLICE_X52Y56         FDRE                                         r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[d][pc][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y56         FDRE (Prop_fdre_C_Q)         0.141     3.008 f  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[d][pc][3]/Q
                         net (fo=4, routed)           0.171     3.179    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[d][pc_n_0_][3]
    SLICE_X51Y55         LUT1 (Prop_lut1_I0_O)        0.045     3.224 r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[a][ctrl][pc][5]_i_4/O
                         net (fo=1, routed)           0.000     3.224    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[a][ctrl][pc][5]_i_4_n_0
    SLICE_X51Y55         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     3.289 r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[a][ctrl][pc][5]_i_1/O[1]
                         net (fo=4, routed)           0.000     3.289    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[a][ctrl][pc][5]_i_1_n_6
    SLICE_X51Y55         FDRE                                         r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[a][ctrl][pc][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     3.187    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.043     3.230 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.724    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.396     2.328 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.871    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.900 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       0.835     3.735    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/out
    SLICE_X51Y55         FDRE                                         r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[a][ctrl][pc][3]/C
                         clock pessimism             -0.602     3.133    
    SLICE_X51Y55         FDRE (Hold_fdre_C_D)         0.102     3.235    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[a][ctrl][pc][3]
  -------------------------------------------------------------------
                         required time                         -3.235    
                         arrival time                           3.289    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_or_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/no_err_win_detected_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.186ns (45.705%)  route 0.221ns (54.295%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.715ns
    Source Clock Delay      (SCD):    2.852ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     2.569    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020     2.589 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     2.858    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080     1.778 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     2.277    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.303 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       0.549     2.852    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/CLK
    SLICE_X51Y121        FDSE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_or_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y121        FDSE (Prop_fdse_C_Q)         0.141     2.993 f  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_or_reg[2]/Q
                         net (fo=2, routed)           0.221     3.214    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/sel0[3]
    SLICE_X52Y122        LUT6 (Prop_lut6_I4_O)        0.045     3.259 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/no_err_win_detected_i_1/O
                         net (fo=1, routed)           0.000     3.259    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/no_err_win_detected_i_1_n_0
    SLICE_X52Y122        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/no_err_win_detected_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     3.187    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.043     3.230 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.724    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.396     2.328 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.871    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.900 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       0.814     3.715    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/CLK
    SLICE_X52Y122        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/no_err_win_detected_reg/C
                         clock pessimism             -0.602     3.113    
    SLICE_X52Y122        FDRE (Hold_fdre_C_D)         0.092     3.205    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/no_err_win_detected_reg
  -------------------------------------------------------------------
                         required time                         -3.205    
                         arrival time                           3.259    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[d][pc][18]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[a][ctrl][pc][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.256ns (60.398%)  route 0.168ns (39.602%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.734ns
    Source Clock Delay      (SCD):    2.866ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     2.569    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020     2.589 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     2.858    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080     1.778 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     2.277    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.303 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       0.563     2.866    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/out
    SLICE_X52Y59         FDRE                                         r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[d][pc][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y59         FDRE (Prop_fdre_C_Q)         0.141     3.007 f  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[d][pc][18]/Q
                         net (fo=4, routed)           0.168     3.175    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[d][pc_n_0_][18]
    SLICE_X51Y59         LUT1 (Prop_lut1_I0_O)        0.045     3.220 r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[a][ctrl][pc][21]_i_5/O
                         net (fo=1, routed)           0.000     3.220    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r[a][ctrl][pc][21]_i_5_n_0
    SLICE_X51Y59         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     3.290 r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[a][ctrl][pc][21]_i_1/O[0]
                         net (fo=5, routed)           0.000     3.290    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[a][ctrl][pc][21]_i_1_n_7
    SLICE_X51Y59         FDRE                                         r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[a][ctrl][pc][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     3.187    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.043     3.230 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.724    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.396     2.328 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.871    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.900 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       0.834     3.734    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/out
    SLICE_X51Y59         FDRE                                         r  leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[a][ctrl][pc][18]/C
                         clock pessimism             -0.602     3.132    
    SLICE_X51Y59         FDRE (Hold_fdre_C_D)         0.102     3.234    leon3_system_1/leon3gen.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[a][ctrl][pc][18]
  -------------------------------------------------------------------
                         required time                         -3.234    
                         arrival time                           3.290    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.776%)  route 0.264ns (65.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.773ns
    Source Clock Delay      (SCD):    2.903ns
    Clock Pessimism Removal (CPR):    0.831ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     2.569    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020     2.589 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     2.858    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080     1.778 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     2.277    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.303 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       0.600     2.903    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/CLK
    SLICE_X85Y144        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y144        FDRE (Prop_fdre_C_Q)         0.141     3.044 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[0]/Q
                         net (fo=118, routed)         0.264     3.308    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/ADDRD0
    SLICE_X88Y144        RAMD32                                       r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     3.187    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.043     3.230 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.724    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.396     2.328 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.871    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.900 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       0.872     3.773    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/WCLK
    SLICE_X88Y144        RAMD32                                       r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/RAMA/CLK
                         clock pessimism             -0.831     2.942    
    SLICE_X88Y144        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.252    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/RAMA
  -------------------------------------------------------------------
                         required time                         -3.252    
                         arrival time                           3.308    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.776%)  route 0.264ns (65.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.773ns
    Source Clock Delay      (SCD):    2.903ns
    Clock Pessimism Removal (CPR):    0.831ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     2.569    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020     2.589 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     2.858    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080     1.778 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     2.277    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.303 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       0.600     2.903    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/CLK
    SLICE_X85Y144        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y144        FDRE (Prop_fdre_C_Q)         0.141     3.044 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[0]/Q
                         net (fo=118, routed)         0.264     3.308    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/ADDRD0
    SLICE_X88Y144        RAMD32                                       r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     3.187    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.043     3.230 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.724    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.396     2.328 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.871    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.900 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       0.872     3.773    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/WCLK
    SLICE_X88Y144        RAMD32                                       r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/RAMA_D1/CLK
                         clock pessimism             -0.831     2.942    
    SLICE_X88Y144        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.252    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -3.252    
                         arrival time                           3.308    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.776%)  route 0.264ns (65.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.773ns
    Source Clock Delay      (SCD):    2.903ns
    Clock Pessimism Removal (CPR):    0.831ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     2.569    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020     2.589 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     2.858    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080     1.778 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     2.277    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.303 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       0.600     2.903    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/CLK
    SLICE_X85Y144        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y144        FDRE (Prop_fdre_C_Q)         0.141     3.044 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[0]/Q
                         net (fo=118, routed)         0.264     3.308    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/ADDRD0
    SLICE_X88Y144        RAMD32                                       r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     3.187    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.043     3.230 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.724    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.396     2.328 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.871    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.900 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       0.872     3.773    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/WCLK
    SLICE_X88Y144        RAMD32                                       r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/RAMB/CLK
                         clock pessimism             -0.831     2.942    
    SLICE_X88Y144        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.252    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/RAMB
  -------------------------------------------------------------------
                         required time                         -3.252    
                         arrival time                           3.308    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.776%)  route 0.264ns (65.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.773ns
    Source Clock Delay      (SCD):    2.903ns
    Clock Pessimism Removal (CPR):    0.831ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     2.569    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020     2.589 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     2.858    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080     1.778 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     2.277    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.303 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       0.600     2.903    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/CLK
    SLICE_X85Y144        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y144        FDRE (Prop_fdre_C_Q)         0.141     3.044 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[0]/Q
                         net (fo=118, routed)         0.264     3.308    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/ADDRD0
    SLICE_X88Y144        RAMD32                                       r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     3.187    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.043     3.230 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.724    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.396     2.328 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.871    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.900 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       0.872     3.773    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/WCLK
    SLICE_X88Y144        RAMD32                                       r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/RAMB_D1/CLK
                         clock pessimism             -0.831     2.942    
    SLICE_X88Y144        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.252    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -3.252    
                         arrival time                           3.308    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.776%)  route 0.264ns (65.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.773ns
    Source Clock Delay      (SCD):    2.903ns
    Clock Pessimism Removal (CPR):    0.831ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     2.569    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020     2.589 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     2.858    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080     1.778 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     2.277    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.303 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       0.600     2.903    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/CLK
    SLICE_X85Y144        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y144        FDRE (Prop_fdre_C_Q)         0.141     3.044 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[0]/Q
                         net (fo=118, routed)         0.264     3.308    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/ADDRD0
    SLICE_X88Y144        RAMD32                                       r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     3.187    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.043     3.230 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.724    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.396     2.328 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.871    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.900 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       0.872     3.773    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/WCLK
    SLICE_X88Y144        RAMD32                                       r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/RAMC/CLK
                         clock pessimism             -0.831     2.942    
    SLICE_X88Y144        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.252    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/RAMC
  -------------------------------------------------------------------
                         required time                         -3.252    
                         arrival time                           3.308    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.776%)  route 0.264ns (65.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.773ns
    Source Clock Delay      (SCD):    2.903ns
    Clock Pessimism Removal (CPR):    0.831ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     2.569    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020     2.589 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     2.858    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080     1.778 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     2.277    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.303 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       0.600     2.903    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/CLK
    SLICE_X85Y144        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y144        FDRE (Prop_fdre_C_Q)         0.141     3.044 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[0]/Q
                         net (fo=118, routed)         0.264     3.308    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/ADDRD0
    SLICE_X88Y144        RAMD32                                       r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     3.187    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.043     3.230 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.724    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.396     2.328 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.871    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.900 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       0.872     3.773    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/WCLK
    SLICE_X88Y144        RAMD32                                       r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/RAMC_D1/CLK
                         clock pessimism             -0.831     2.942    
    SLICE_X88Y144        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.252    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -3.252    
                         arrival time                           3.308    
  -------------------------------------------------------------------
                         slack                                  0.056    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pll_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT }

Check Type        Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     IN_FIFO/RDCLK        n/a            5.000         10.000      5.000      IN_FIFO_X1Y8      leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/RDCLK
Min Period        n/a     OUT_FIFO/WRCLK       n/a            5.000         10.000      5.000      OUT_FIFO_X1Y8     leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
Min Period        n/a     IN_FIFO/RDCLK        n/a            5.000         10.000      5.000      IN_FIFO_X1Y9      leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/RDCLK
Min Period        n/a     OUT_FIFO/WRCLK       n/a            5.000         10.000      5.000      OUT_FIFO_X1Y9     leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
Min Period        n/a     OUT_FIFO/WRCLK       n/a            5.000         10.000      5.000      OUT_FIFO_X1Y10    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK
Min Period        n/a     OUT_FIFO/WRCLK       n/a            5.000         10.000      5.000      OUT_FIFO_X1Y11    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/WRCLK
Min Period        n/a     PHY_CONTROL/PHYCLK   n/a            2.950         10.000      7.050      PHY_CONTROL_X1Y2  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCLK
Min Period        n/a     IDELAYE2/C           n/a            2.360         10.000      7.640      IDELAY_X1Y101     leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.idelay_dq.idelaye2/C
Min Period        n/a     IDELAYE2/C           n/a            2.360         10.000      7.640      IDELAY_X1Y102     leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.idelay_dq.idelaye2/C
Min Period        n/a     IDELAYE2/C           n/a            2.360         10.000      7.640      IDELAY_X1Y103     leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.idelay_dq.idelaye2/C
Max Period        n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2   leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBIN
Max Period        n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2   leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
Low Pulse Width   Slow    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X1Y9     leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
Low Pulse Width   Slow    IN_FIFO/RDCLK        n/a            2.150         5.000       2.850      IN_FIFO_X1Y8      leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/RDCLK
Low Pulse Width   Fast    IN_FIFO/RDCLK        n/a            2.150         5.000       2.850      IN_FIFO_X1Y8      leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/RDCLK
Low Pulse Width   Slow    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X1Y8     leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
Low Pulse Width   Fast    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X1Y8     leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
Low Pulse Width   Fast    IN_FIFO/RDCLK        n/a            2.150         5.000       2.850      IN_FIFO_X1Y9      leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/RDCLK
Low Pulse Width   Fast    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X1Y9     leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
Low Pulse Width   Slow    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X1Y10    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK
Low Pulse Width   Fast    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X1Y10    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK
Low Pulse Width   Slow    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X1Y11    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/WRCLK
High Pulse Width  Slow    IN_FIFO/RDCLK        n/a            2.150         5.000       2.850      IN_FIFO_X1Y8      leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/RDCLK
High Pulse Width  Fast    IN_FIFO/RDCLK        n/a            2.150         5.000       2.850      IN_FIFO_X1Y8      leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X1Y8     leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
High Pulse Width  Fast    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X1Y8     leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
High Pulse Width  Slow    IN_FIFO/RDCLK        n/a            2.150         5.000       2.850      IN_FIFO_X1Y9      leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/RDCLK
High Pulse Width  Fast    IN_FIFO/RDCLK        n/a            2.150         5.000       2.850      IN_FIFO_X1Y9      leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X1Y9     leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
High Pulse Width  Fast    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X1Y9     leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
High Pulse Width  Slow    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X1Y10    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK
High Pulse Width  Fast    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X1Y10    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clkfbout
  To Clock:  pll_clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clkfbout
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y2  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sync_pulse
  To Clock:  sync_pulse

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.428ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sync_pulse
Waveform(ns):       { 1.094 3.594 }
Period(ns):         39.999
Sources:            { leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2 }

Check Type        Corner  Lib Pin                Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     PLLE2_ADV/CLKOUT2      n/a            1.249         39.999      38.750     PLLE2_ADV_X1Y2        leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
Max Period        n/a     PLLE2_ADV/CLKOUT2      n/a            160.000       39.999      120.001    PLLE2_ADV_X1Y2        leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
High Pulse Width  Slow    PHASER_IN_PHY/SYNCIN   n/a            1.072         2.500       1.428      PHASER_IN_PHY_X1Y8    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/SYNCIN
High Pulse Width  Fast    PHASER_IN_PHY/SYNCIN   n/a            1.072         2.500       1.428      PHASER_IN_PHY_X1Y8    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/SYNCIN
High Pulse Width  Slow    PHASER_OUT_PHY/SYNCIN  n/a            1.072         2.500       1.428      PHASER_OUT_PHY_X1Y8   leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/SYNCIN
High Pulse Width  Fast    PHASER_OUT_PHY/SYNCIN  n/a            1.072         2.500       1.428      PHASER_OUT_PHY_X1Y8   leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/SYNCIN
High Pulse Width  Slow    PHASER_IN_PHY/SYNCIN   n/a            1.072         2.500       1.428      PHASER_IN_PHY_X1Y9    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/SYNCIN
High Pulse Width  Fast    PHASER_IN_PHY/SYNCIN   n/a            1.072         2.500       1.428      PHASER_IN_PHY_X1Y9    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/SYNCIN
High Pulse Width  Slow    PHASER_OUT_PHY/SYNCIN  n/a            1.072         2.500       1.428      PHASER_OUT_PHY_X1Y9   leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/SYNCIN
High Pulse Width  Fast    PHASER_OUT_PHY/SYNCIN  n/a            1.072         2.500       1.428      PHASER_OUT_PHY_X1Y9   leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/SYNCIN
High Pulse Width  Slow    PHASER_OUT_PHY/SYNCIN  n/a            1.072         2.500       1.428      PHASER_OUT_PHY_X1Y10  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/SYNCIN
High Pulse Width  Fast    PHASER_OUT_PHY/SYNCIN  n/a            1.072         2.500       1.428      PHASER_OUT_PHY_X1Y10  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/SYNCIN



---------------------------------------------------------------------------------------------------
From Clock:  dcm_clk0
  To Clock:  dcm_clk0

Setup :            0  Failing Endpoints,  Worst Slack       24.651ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.651ns  (required time - arrival time)
  Source:                 ram_dmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by dcm_clk0  {rise@0.000ns fall@25.000ns period=49.999ns})
  Destination:            ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by dcm_clk0  {rise@0.000ns fall@25.000ns period=49.999ns})
  Path Group:             dcm_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            49.999ns  (dcm_clk0 rise@49.999ns - dcm_clk0 rise@0.000ns)
  Data Path Delay:        24.605ns  (logic 6.833ns (27.771%)  route 17.772ns (72.229%))
  Logic Levels:           26  (CARRY4=5 LUT2=2 LUT3=3 LUT4=3 LUT5=3 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.102ns = ( 48.898 - 49.999 ) 
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_clk0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.965     2.375    clk_48mhz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.583 r  mmcm/CLKOUT0
                         net (fo=1, routed)           1.441    -2.142    dcm_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.061 r  buf_sys_clock/O
                         net (fo=1285, routed)        1.395    -0.666    ram_dmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X0Y48         RAMB18E1                                     r  ram_dmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y48         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.125     1.459 f  ram_dmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[11]
                         net (fo=1, routed)           1.434     2.893    ram_dmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[27]
    SLICE_X8Y105         LUT6 (Prop_lut6_I3_O)        0.105     2.998 f  ram_dmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.998    ram_dmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_3_n_0
    SLICE_X8Y105         MUXF7 (Prop_muxf7_I0_O)      0.201     3.199 f  ram_dmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.199    ram_dmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_1_n_0
    SLICE_X8Y105         MUXF8 (Prop_muxf8_I0_O)      0.082     3.281 f  ram_dmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0/O
                         net (fo=1, routed)           2.187     5.469    omsp_system_radio_inst/openMSP430_0/mem_backbone_0/mdb_in_buf_reg[15][11]
    SLICE_X31Y143        LUT5 (Prop_lut5_I4_O)        0.259     5.728 f  omsp_system_radio_inst/openMSP430_0/mem_backbone_0/mdb_in_buf[11]_i_1/O
                         net (fo=4, routed)           0.962     6.689    omsp_system_radio_inst/openMSP430_0/mem_backbone_0/eu_mdb_in_sel_reg[1]_0[11]
    SLICE_X31Y146        LUT4 (Prop_lut4_I3_O)        0.105     6.794 f  omsp_system_radio_inst/openMSP430_0/mem_backbone_0/mdb_in_buf[3]_i_1/O
                         net (fo=3, routed)           0.679     7.473    omsp_system_radio_inst/openMSP430_0/frontend_0/pc[7]_i_17_0[2]
    SLICE_X32Y146        LUT6 (Prop_lut6_I3_O)        0.105     7.578 r  omsp_system_radio_inst/openMSP430_0/frontend_0/ram_dmem_omsp_radio_i_258/O
                         net (fo=1, routed)           0.236     7.814    omsp_system_radio_inst/openMSP430_0/frontend_0/ram_dmem_omsp_radio_i_258_n_0
    SLICE_X33Y148        LUT5 (Prop_lut5_I3_O)        0.105     7.919 r  omsp_system_radio_inst/openMSP430_0/frontend_0/ram_dmem_omsp_radio_i_203/O
                         net (fo=1, routed)           0.787     8.707    omsp_system_radio_inst/openMSP430_0/frontend_0/ram_dmem_omsp_radio_i_203_n_0
    SLICE_X41Y151        LUT5 (Prop_lut5_I0_O)        0.105     8.812 r  omsp_system_radio_inst/openMSP430_0/frontend_0/ram_dmem_omsp_radio_i_137/O
                         net (fo=5, routed)           0.887     9.698    omsp_system_radio_inst/openMSP430_0/frontend_0/ram_dmem_omsp_radio_i_137_n_0
    SLICE_X35Y157        LUT6 (Prop_lut6_I5_O)        0.105     9.803 r  omsp_system_radio_inst/openMSP430_0/frontend_0/ram_dmem_omsp_radio_i_77/O
                         net (fo=7, routed)           0.617    10.421    omsp_system_radio_inst/openMSP430_0/frontend_0/ram_dmem_omsp_radio_i_77_n_0
    SLICE_X36Y152        LUT3 (Prop_lut3_I1_O)        0.105    10.526 r  omsp_system_radio_inst/openMSP430_0/frontend_0/alu_0/ram_dmem_omsp_radio_i_38/O
                         net (fo=1, routed)           0.000    10.526    omsp_system_radio_inst/openMSP430_0/frontend_0/alu_0/ram_dmem_omsp_radio_i_38_n_0
    SLICE_X36Y152        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.206    10.732 r  omsp_system_radio_inst/openMSP430_0/frontend_0/ram_dmem_omsp_radio_i_7/O[3]
                         net (fo=73, routed)          0.274    11.006    omsp_system_radio_inst/openMSP430_0/frontend_0/inst_sext_reg[3]_0[3]
    SLICE_X34Y152        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.571    11.577 r  omsp_system_radio_inst/openMSP430_0/frontend_0/r3_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.577    omsp_system_radio_inst/openMSP430_0/frontend_0/r3_reg[3]_i_4_n_0
    SLICE_X34Y153        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    11.755 f  omsp_system_radio_inst/openMSP430_0/frontend_0/r3_reg[6]_i_4/O[0]
                         net (fo=1, routed)           0.227    11.983    omsp_system_radio_inst/openMSP430_0/frontend_0/execution_unit_0/alu_0/alu_add_inc__0[4]
    SLICE_X35Y152        LUT6 (Prop_lut6_I0_O)        0.238    12.221 f  omsp_system_radio_inst/openMSP430_0/frontend_0/r3[4]_i_1/O
                         net (fo=20, routed)          0.801    13.021    omsp_system_radio_inst/openMSP430_0/frontend_0/inst_bw_reg_0[4]
    SLICE_X40Y151        LUT3 (Prop_lut3_I2_O)        0.105    13.126 f  omsp_system_radio_inst/openMSP430_0/frontend_0/FSM_sequential_i_state[2]_i_2/O
                         net (fo=4, routed)           1.324    14.451    omsp_system_radio_inst/openMSP430_0/frontend_0/cpuoff
    SLICE_X25Y150        LUT4 (Prop_lut4_I0_O)        0.105    14.556 f  omsp_system_radio_inst/openMSP430_0/frontend_0/FSM_sequential_e_state[1]_i_2/O
                         net (fo=5, routed)           0.695    15.251    omsp_system_radio_inst/openMSP430_0/mem_backbone_0/FSM_sequential_e_state_reg[2]_2
    SLICE_X25Y152        LUT2 (Prop_lut2_I1_O)        0.119    15.370 r  omsp_system_radio_inst/openMSP430_0/mem_backbone_0/FSM_sequential_e_state[3]_i_3/O
                         net (fo=6, routed)           0.590    15.959    omsp_system_radio_inst/openMSP430_0/frontend_0/FSM_sequential_e_state_reg[3]_1
    SLICE_X25Y152        LUT4 (Prop_lut4_I1_O)        0.289    16.248 r  omsp_system_radio_inst/openMSP430_0/frontend_0/pmem_busy_i_13/O
                         net (fo=1, routed)           0.348    16.597    omsp_system_radio_inst/openMSP430_0/frontend_0/pmem_busy_i_13_n_0
    SLICE_X25Y152        LUT6 (Prop_lut6_I5_O)        0.267    16.864 f  omsp_system_radio_inst/openMSP430_0/frontend_0/pmem_busy_i_8/O
                         net (fo=2, routed)           0.636    17.500    omsp_system_radio_inst/openMSP430_0/frontend_0/pmem_busy_i_8_n_0
    SLICE_X25Y151        LUT6 (Prop_lut6_I2_O)        0.105    17.605 r  omsp_system_radio_inst/openMSP430_0/frontend_0/pmem_busy_i_3/O
                         net (fo=5, routed)           1.177    18.783    omsp_system_radio_inst/openMSP430_0/frontend_0/fetch
    SLICE_X39Y147        LUT2 (Prop_lut2_I1_O)        0.105    18.888 r  omsp_system_radio_inst/openMSP430_0/frontend_0/pc[0]_i_8/O
                         net (fo=1, routed)           0.000    18.888    omsp_system_radio_inst/openMSP430_0/frontend_0/pc[0]_i_8_n_0
    SLICE_X39Y147        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    19.345 r  omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.345    omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[0]_i_4_n_0
    SLICE_X39Y148        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    19.545 r  omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[7]_i_3/O[2]
                         net (fo=3, routed)           0.590    20.135    omsp_system_radio_inst/openMSP430_0/mem_backbone_0/pc_reg[6][1]
    SLICE_X34Y147        LUT6 (Prop_lut6_I5_O)        0.253    20.388 r  omsp_system_radio_inst/openMSP430_0/mem_backbone_0/pc[6]_i_2/O
                         net (fo=1, routed)           0.457    20.845    omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[6]_0
    SLICE_X36Y147        LUT6 (Prop_lut6_I2_O)        0.105    20.950 r  omsp_system_radio_inst/openMSP430_0/frontend_0/pc[6]_i_1/O
                         net (fo=2, routed)           0.603    21.553    omsp_system_radio_inst/openMSP430_0/frontend_0/fe_mab[6]
    SLICE_X35Y147        LUT3 (Prop_lut3_I0_O)        0.128    21.681 r  omsp_system_radio_inst/openMSP430_0/frontend_0/ram_pmem_omsp_radio_i_10/O
                         net (fo=16, routed)          2.258    23.939    ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y49         RAMB18E1                                     r  ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock dcm_clk0 rise edge)
                                                     49.999    49.999 r  
    P15                                               0.000    49.999 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    49.999    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    51.343 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.909    52.252    clk_48mhz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    46.158 r  mmcm/CLKOUT0
                         net (fo=1, routed)           1.374    47.532    dcm_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    47.609 r  buf_sys_clock/O
                         net (fo=1285, routed)        1.289    48.898    ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB18_X0Y49         RAMB18E1                                     r  ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.412    49.309    
                         clock uncertainty           -0.066    49.243    
    RAMB18_X0Y49         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.653    48.590    ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         48.590    
                         arrival time                         -23.939    
  -------------------------------------------------------------------
                         slack                                 24.651    

Slack (MET) :             24.735ns  (required time - arrival time)
  Source:                 ram_dmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by dcm_clk0  {rise@0.000ns fall@25.000ns period=49.999ns})
  Destination:            ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by dcm_clk0  {rise@0.000ns fall@25.000ns period=49.999ns})
  Path Group:             dcm_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            49.999ns  (dcm_clk0 rise@49.999ns - dcm_clk0 rise@0.000ns)
  Data Path Delay:        24.788ns  (logic 7.189ns (29.002%)  route 17.599ns (70.998%))
  Logic Levels:           28  (CARRY4=7 LUT2=2 LUT3=2 LUT4=3 LUT5=6 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.102ns = ( 48.898 - 49.999 ) 
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_clk0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.965     2.375    clk_48mhz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.583 r  mmcm/CLKOUT0
                         net (fo=1, routed)           1.441    -2.142    dcm_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.061 r  buf_sys_clock/O
                         net (fo=1285, routed)        1.395    -0.666    ram_dmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X0Y48         RAMB18E1                                     r  ram_dmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y48         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.125     1.459 f  ram_dmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[11]
                         net (fo=1, routed)           1.434     2.893    ram_dmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[27]
    SLICE_X8Y105         LUT6 (Prop_lut6_I3_O)        0.105     2.998 f  ram_dmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.998    ram_dmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_3_n_0
    SLICE_X8Y105         MUXF7 (Prop_muxf7_I0_O)      0.201     3.199 f  ram_dmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.199    ram_dmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_1_n_0
    SLICE_X8Y105         MUXF8 (Prop_muxf8_I0_O)      0.082     3.281 f  ram_dmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0/O
                         net (fo=1, routed)           2.187     5.469    omsp_system_radio_inst/openMSP430_0/mem_backbone_0/mdb_in_buf_reg[15][11]
    SLICE_X31Y143        LUT5 (Prop_lut5_I4_O)        0.259     5.728 f  omsp_system_radio_inst/openMSP430_0/mem_backbone_0/mdb_in_buf[11]_i_1/O
                         net (fo=4, routed)           0.962     6.689    omsp_system_radio_inst/openMSP430_0/mem_backbone_0/eu_mdb_in_sel_reg[1]_0[11]
    SLICE_X31Y146        LUT4 (Prop_lut4_I3_O)        0.105     6.794 f  omsp_system_radio_inst/openMSP430_0/mem_backbone_0/mdb_in_buf[3]_i_1/O
                         net (fo=3, routed)           0.679     7.473    omsp_system_radio_inst/openMSP430_0/frontend_0/pc[7]_i_17_0[2]
    SLICE_X32Y146        LUT6 (Prop_lut6_I3_O)        0.105     7.578 r  omsp_system_radio_inst/openMSP430_0/frontend_0/ram_dmem_omsp_radio_i_258/O
                         net (fo=1, routed)           0.236     7.814    omsp_system_radio_inst/openMSP430_0/frontend_0/ram_dmem_omsp_radio_i_258_n_0
    SLICE_X33Y148        LUT5 (Prop_lut5_I3_O)        0.105     7.919 r  omsp_system_radio_inst/openMSP430_0/frontend_0/ram_dmem_omsp_radio_i_203/O
                         net (fo=1, routed)           0.787     8.707    omsp_system_radio_inst/openMSP430_0/frontend_0/ram_dmem_omsp_radio_i_203_n_0
    SLICE_X41Y151        LUT5 (Prop_lut5_I0_O)        0.105     8.812 r  omsp_system_radio_inst/openMSP430_0/frontend_0/ram_dmem_omsp_radio_i_137/O
                         net (fo=5, routed)           0.887     9.698    omsp_system_radio_inst/openMSP430_0/frontend_0/ram_dmem_omsp_radio_i_137_n_0
    SLICE_X35Y157        LUT6 (Prop_lut6_I5_O)        0.105     9.803 r  omsp_system_radio_inst/openMSP430_0/frontend_0/ram_dmem_omsp_radio_i_77/O
                         net (fo=7, routed)           0.617    10.421    omsp_system_radio_inst/openMSP430_0/frontend_0/ram_dmem_omsp_radio_i_77_n_0
    SLICE_X36Y152        LUT3 (Prop_lut3_I1_O)        0.105    10.526 r  omsp_system_radio_inst/openMSP430_0/frontend_0/alu_0/ram_dmem_omsp_radio_i_38/O
                         net (fo=1, routed)           0.000    10.526    omsp_system_radio_inst/openMSP430_0/frontend_0/alu_0/ram_dmem_omsp_radio_i_38_n_0
    SLICE_X36Y152        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.206    10.732 r  omsp_system_radio_inst/openMSP430_0/frontend_0/ram_dmem_omsp_radio_i_7/O[3]
                         net (fo=73, routed)          0.274    11.006    omsp_system_radio_inst/openMSP430_0/frontend_0/inst_sext_reg[3]_0[3]
    SLICE_X34Y152        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.571    11.577 r  omsp_system_radio_inst/openMSP430_0/frontend_0/r3_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.577    omsp_system_radio_inst/openMSP430_0/frontend_0/r3_reg[3]_i_4_n_0
    SLICE_X34Y153        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    11.755 f  omsp_system_radio_inst/openMSP430_0/frontend_0/r3_reg[6]_i_4/O[0]
                         net (fo=1, routed)           0.227    11.983    omsp_system_radio_inst/openMSP430_0/frontend_0/execution_unit_0/alu_0/alu_add_inc__0[4]
    SLICE_X35Y152        LUT6 (Prop_lut6_I0_O)        0.238    12.221 f  omsp_system_radio_inst/openMSP430_0/frontend_0/r3[4]_i_1/O
                         net (fo=20, routed)          0.801    13.021    omsp_system_radio_inst/openMSP430_0/frontend_0/inst_bw_reg_0[4]
    SLICE_X40Y151        LUT3 (Prop_lut3_I2_O)        0.105    13.126 f  omsp_system_radio_inst/openMSP430_0/frontend_0/FSM_sequential_i_state[2]_i_2/O
                         net (fo=4, routed)           1.324    14.451    omsp_system_radio_inst/openMSP430_0/frontend_0/cpuoff
    SLICE_X25Y150        LUT4 (Prop_lut4_I0_O)        0.105    14.556 f  omsp_system_radio_inst/openMSP430_0/frontend_0/FSM_sequential_e_state[1]_i_2/O
                         net (fo=5, routed)           0.695    15.251    omsp_system_radio_inst/openMSP430_0/mem_backbone_0/FSM_sequential_e_state_reg[2]_2
    SLICE_X25Y152        LUT2 (Prop_lut2_I1_O)        0.119    15.370 r  omsp_system_radio_inst/openMSP430_0/mem_backbone_0/FSM_sequential_e_state[3]_i_3/O
                         net (fo=6, routed)           0.590    15.959    omsp_system_radio_inst/openMSP430_0/frontend_0/FSM_sequential_e_state_reg[3]_1
    SLICE_X25Y152        LUT4 (Prop_lut4_I1_O)        0.289    16.248 r  omsp_system_radio_inst/openMSP430_0/frontend_0/pmem_busy_i_13/O
                         net (fo=1, routed)           0.348    16.597    omsp_system_radio_inst/openMSP430_0/frontend_0/pmem_busy_i_13_n_0
    SLICE_X25Y152        LUT6 (Prop_lut6_I5_O)        0.267    16.864 f  omsp_system_radio_inst/openMSP430_0/frontend_0/pmem_busy_i_8/O
                         net (fo=2, routed)           0.636    17.500    omsp_system_radio_inst/openMSP430_0/frontend_0/pmem_busy_i_8_n_0
    SLICE_X25Y151        LUT6 (Prop_lut6_I2_O)        0.105    17.605 r  omsp_system_radio_inst/openMSP430_0/frontend_0/pmem_busy_i_3/O
                         net (fo=5, routed)           1.177    18.783    omsp_system_radio_inst/openMSP430_0/frontend_0/fetch
    SLICE_X39Y147        LUT2 (Prop_lut2_I1_O)        0.105    18.888 r  omsp_system_radio_inst/openMSP430_0/frontend_0/pc[0]_i_8/O
                         net (fo=1, routed)           0.000    18.888    omsp_system_radio_inst/openMSP430_0/frontend_0/pc[0]_i_8_n_0
    SLICE_X39Y147        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    19.345 r  omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.345    omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[0]_i_4_n_0
    SLICE_X39Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.443 r  omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.443    omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[7]_i_3_n_0
    SLICE_X39Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.541 r  omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.001    19.541    omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[11]_i_2_n_0
    SLICE_X39Y150        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    19.741 r  omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[15]_i_6/O[2]
                         net (fo=2, routed)           0.483    20.224    omsp_system_radio_inst/openMSP430_0/frontend_0/in19[14]
    SLICE_X35Y150        LUT5 (Prop_lut5_I0_O)        0.274    20.498 r  omsp_system_radio_inst/openMSP430_0/frontend_0/mdb_out_nxt[14]_i_2/O
                         net (fo=2, routed)           0.504    21.002    omsp_system_radio_inst/openMSP430_0/frontend_0/mdb_out_nxt[14]_i_2_n_0
    SLICE_X35Y149        LUT5 (Prop_lut5_I2_O)        0.267    21.269 r  omsp_system_radio_inst/openMSP430_0/frontend_0/ram_pmem_omsp_radio_i_2/O
                         net (fo=17, routed)          1.640    22.909    ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[3]
    SLICE_X8Y138         LUT5 (Prop_lut5_I3_O)        0.105    23.014 r  ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_i_1__7/O
                         net (fo=1, routed)           1.108    24.122    ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/ena_array[0]
    RAMB18_X0Y49         RAMB18E1                                     r  ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock dcm_clk0 rise edge)
                                                     49.999    49.999 r  
    P15                                               0.000    49.999 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    49.999    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    51.343 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.909    52.252    clk_48mhz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    46.158 r  mmcm/CLKOUT0
                         net (fo=1, routed)           1.374    47.532    dcm_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    47.609 r  buf_sys_clock/O
                         net (fo=1285, routed)        1.289    48.898    ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB18_X0Y49         RAMB18E1                                     r  ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.412    49.309    
                         clock uncertainty           -0.066    49.243    
    RAMB18_X0Y49         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.387    48.856    ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         48.856    
                         arrival time                         -24.122    
  -------------------------------------------------------------------
                         slack                                 24.735    

Slack (MET) :             24.857ns  (required time - arrival time)
  Source:                 ram_dmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by dcm_clk0  {rise@0.000ns fall@25.000ns period=49.999ns})
  Destination:            ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by dcm_clk0  {rise@0.000ns fall@25.000ns period=49.999ns})
  Path Group:             dcm_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            49.999ns  (dcm_clk0 rise@49.999ns - dcm_clk0 rise@0.000ns)
  Data Path Delay:        24.562ns  (logic 6.779ns (27.599%)  route 17.783ns (72.401%))
  Logic Levels:           26  (CARRY4=6 LUT2=2 LUT3=3 LUT4=3 LUT5=3 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.102ns = ( 48.898 - 49.999 ) 
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_clk0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.965     2.375    clk_48mhz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.583 r  mmcm/CLKOUT0
                         net (fo=1, routed)           1.441    -2.142    dcm_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.061 r  buf_sys_clock/O
                         net (fo=1285, routed)        1.395    -0.666    ram_dmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X0Y48         RAMB18E1                                     r  ram_dmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y48         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.125     1.459 f  ram_dmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[11]
                         net (fo=1, routed)           1.434     2.893    ram_dmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[27]
    SLICE_X8Y105         LUT6 (Prop_lut6_I3_O)        0.105     2.998 f  ram_dmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.998    ram_dmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_3_n_0
    SLICE_X8Y105         MUXF7 (Prop_muxf7_I0_O)      0.201     3.199 f  ram_dmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.199    ram_dmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_1_n_0
    SLICE_X8Y105         MUXF8 (Prop_muxf8_I0_O)      0.082     3.281 f  ram_dmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0/O
                         net (fo=1, routed)           2.187     5.469    omsp_system_radio_inst/openMSP430_0/mem_backbone_0/mdb_in_buf_reg[15][11]
    SLICE_X31Y143        LUT5 (Prop_lut5_I4_O)        0.259     5.728 f  omsp_system_radio_inst/openMSP430_0/mem_backbone_0/mdb_in_buf[11]_i_1/O
                         net (fo=4, routed)           0.962     6.689    omsp_system_radio_inst/openMSP430_0/mem_backbone_0/eu_mdb_in_sel_reg[1]_0[11]
    SLICE_X31Y146        LUT4 (Prop_lut4_I3_O)        0.105     6.794 f  omsp_system_radio_inst/openMSP430_0/mem_backbone_0/mdb_in_buf[3]_i_1/O
                         net (fo=3, routed)           0.679     7.473    omsp_system_radio_inst/openMSP430_0/frontend_0/pc[7]_i_17_0[2]
    SLICE_X32Y146        LUT6 (Prop_lut6_I3_O)        0.105     7.578 r  omsp_system_radio_inst/openMSP430_0/frontend_0/ram_dmem_omsp_radio_i_258/O
                         net (fo=1, routed)           0.236     7.814    omsp_system_radio_inst/openMSP430_0/frontend_0/ram_dmem_omsp_radio_i_258_n_0
    SLICE_X33Y148        LUT5 (Prop_lut5_I3_O)        0.105     7.919 r  omsp_system_radio_inst/openMSP430_0/frontend_0/ram_dmem_omsp_radio_i_203/O
                         net (fo=1, routed)           0.787     8.707    omsp_system_radio_inst/openMSP430_0/frontend_0/ram_dmem_omsp_radio_i_203_n_0
    SLICE_X41Y151        LUT5 (Prop_lut5_I0_O)        0.105     8.812 r  omsp_system_radio_inst/openMSP430_0/frontend_0/ram_dmem_omsp_radio_i_137/O
                         net (fo=5, routed)           0.887     9.698    omsp_system_radio_inst/openMSP430_0/frontend_0/ram_dmem_omsp_radio_i_137_n_0
    SLICE_X35Y157        LUT6 (Prop_lut6_I5_O)        0.105     9.803 r  omsp_system_radio_inst/openMSP430_0/frontend_0/ram_dmem_omsp_radio_i_77/O
                         net (fo=7, routed)           0.617    10.421    omsp_system_radio_inst/openMSP430_0/frontend_0/ram_dmem_omsp_radio_i_77_n_0
    SLICE_X36Y152        LUT3 (Prop_lut3_I1_O)        0.105    10.526 r  omsp_system_radio_inst/openMSP430_0/frontend_0/alu_0/ram_dmem_omsp_radio_i_38/O
                         net (fo=1, routed)           0.000    10.526    omsp_system_radio_inst/openMSP430_0/frontend_0/alu_0/ram_dmem_omsp_radio_i_38_n_0
    SLICE_X36Y152        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.206    10.732 r  omsp_system_radio_inst/openMSP430_0/frontend_0/ram_dmem_omsp_radio_i_7/O[3]
                         net (fo=73, routed)          0.274    11.006    omsp_system_radio_inst/openMSP430_0/frontend_0/inst_sext_reg[3]_0[3]
    SLICE_X34Y152        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.571    11.577 r  omsp_system_radio_inst/openMSP430_0/frontend_0/r3_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.577    omsp_system_radio_inst/openMSP430_0/frontend_0/r3_reg[3]_i_4_n_0
    SLICE_X34Y153        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    11.755 f  omsp_system_radio_inst/openMSP430_0/frontend_0/r3_reg[6]_i_4/O[0]
                         net (fo=1, routed)           0.227    11.983    omsp_system_radio_inst/openMSP430_0/frontend_0/execution_unit_0/alu_0/alu_add_inc__0[4]
    SLICE_X35Y152        LUT6 (Prop_lut6_I0_O)        0.238    12.221 f  omsp_system_radio_inst/openMSP430_0/frontend_0/r3[4]_i_1/O
                         net (fo=20, routed)          0.801    13.021    omsp_system_radio_inst/openMSP430_0/frontend_0/inst_bw_reg_0[4]
    SLICE_X40Y151        LUT3 (Prop_lut3_I2_O)        0.105    13.126 f  omsp_system_radio_inst/openMSP430_0/frontend_0/FSM_sequential_i_state[2]_i_2/O
                         net (fo=4, routed)           1.324    14.451    omsp_system_radio_inst/openMSP430_0/frontend_0/cpuoff
    SLICE_X25Y150        LUT4 (Prop_lut4_I0_O)        0.105    14.556 f  omsp_system_radio_inst/openMSP430_0/frontend_0/FSM_sequential_e_state[1]_i_2/O
                         net (fo=5, routed)           0.695    15.251    omsp_system_radio_inst/openMSP430_0/mem_backbone_0/FSM_sequential_e_state_reg[2]_2
    SLICE_X25Y152        LUT2 (Prop_lut2_I1_O)        0.119    15.370 r  omsp_system_radio_inst/openMSP430_0/mem_backbone_0/FSM_sequential_e_state[3]_i_3/O
                         net (fo=6, routed)           0.590    15.959    omsp_system_radio_inst/openMSP430_0/frontend_0/FSM_sequential_e_state_reg[3]_1
    SLICE_X25Y152        LUT4 (Prop_lut4_I1_O)        0.289    16.248 r  omsp_system_radio_inst/openMSP430_0/frontend_0/pmem_busy_i_13/O
                         net (fo=1, routed)           0.348    16.597    omsp_system_radio_inst/openMSP430_0/frontend_0/pmem_busy_i_13_n_0
    SLICE_X25Y152        LUT6 (Prop_lut6_I5_O)        0.267    16.864 f  omsp_system_radio_inst/openMSP430_0/frontend_0/pmem_busy_i_8/O
                         net (fo=2, routed)           0.636    17.500    omsp_system_radio_inst/openMSP430_0/frontend_0/pmem_busy_i_8_n_0
    SLICE_X25Y151        LUT6 (Prop_lut6_I2_O)        0.105    17.605 r  omsp_system_radio_inst/openMSP430_0/frontend_0/pmem_busy_i_3/O
                         net (fo=5, routed)           1.177    18.783    omsp_system_radio_inst/openMSP430_0/frontend_0/fetch
    SLICE_X39Y147        LUT2 (Prop_lut2_I1_O)        0.105    18.888 r  omsp_system_radio_inst/openMSP430_0/frontend_0/pc[0]_i_8/O
                         net (fo=1, routed)           0.000    18.888    omsp_system_radio_inst/openMSP430_0/frontend_0/pc[0]_i_8_n_0
    SLICE_X39Y147        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    19.345 r  omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.345    omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[0]_i_4_n_0
    SLICE_X39Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.443 r  omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.443    omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[7]_i_3_n_0
    SLICE_X39Y149        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    19.623 r  omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[11]_i_2/O[0]
                         net (fo=1, routed)           0.544    20.167    omsp_system_radio_inst/openMSP430_0/frontend_0/in19[8]
    SLICE_X38Y149        LUT6 (Prop_lut6_I2_O)        0.249    20.416 r  omsp_system_radio_inst/openMSP430_0/frontend_0/pc[8]_i_1/O
                         net (fo=3, routed)           0.690    21.106    omsp_system_radio_inst/openMSP430_0/frontend_0/fe_mab[8]
    SLICE_X35Y149        LUT3 (Prop_lut3_I0_O)        0.105    21.211 r  omsp_system_radio_inst/openMSP430_0/frontend_0/ram_pmem_omsp_radio_i_8/O
                         net (fo=16, routed)          2.685    23.896    ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addra[7]
    RAMB18_X0Y49         RAMB18E1                                     r  ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock dcm_clk0 rise edge)
                                                     49.999    49.999 r  
    P15                                               0.000    49.999 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    49.999    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    51.343 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.909    52.252    clk_48mhz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    46.158 r  mmcm/CLKOUT0
                         net (fo=1, routed)           1.374    47.532    dcm_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    47.609 r  buf_sys_clock/O
                         net (fo=1285, routed)        1.289    48.898    ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB18_X0Y49         RAMB18E1                                     r  ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.412    49.309    
                         clock uncertainty           -0.066    49.243    
    RAMB18_X0Y49         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.490    48.753    ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         48.753    
                         arrival time                         -23.896    
  -------------------------------------------------------------------
                         slack                                 24.857    

Slack (MET) :             24.918ns  (required time - arrival time)
  Source:                 ram_dmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by dcm_clk0  {rise@0.000ns fall@25.000ns period=49.999ns})
  Destination:            ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by dcm_clk0  {rise@0.000ns fall@25.000ns period=49.999ns})
  Path Group:             dcm_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            49.999ns  (dcm_clk0 rise@49.999ns - dcm_clk0 rise@0.000ns)
  Data Path Delay:        24.425ns  (logic 7.200ns (29.479%)  route 17.225ns (70.521%))
  Logic Levels:           28  (CARRY4=7 LUT2=2 LUT3=2 LUT4=3 LUT5=6 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.088ns = ( 48.912 - 49.999 ) 
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_clk0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.965     2.375    clk_48mhz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.583 r  mmcm/CLKOUT0
                         net (fo=1, routed)           1.441    -2.142    dcm_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.061 r  buf_sys_clock/O
                         net (fo=1285, routed)        1.395    -0.666    ram_dmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X0Y48         RAMB18E1                                     r  ram_dmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y48         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.125     1.459 f  ram_dmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[11]
                         net (fo=1, routed)           1.434     2.893    ram_dmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[27]
    SLICE_X8Y105         LUT6 (Prop_lut6_I3_O)        0.105     2.998 f  ram_dmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.998    ram_dmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_3_n_0
    SLICE_X8Y105         MUXF7 (Prop_muxf7_I0_O)      0.201     3.199 f  ram_dmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.199    ram_dmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_1_n_0
    SLICE_X8Y105         MUXF8 (Prop_muxf8_I0_O)      0.082     3.281 f  ram_dmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0/O
                         net (fo=1, routed)           2.187     5.469    omsp_system_radio_inst/openMSP430_0/mem_backbone_0/mdb_in_buf_reg[15][11]
    SLICE_X31Y143        LUT5 (Prop_lut5_I4_O)        0.259     5.728 f  omsp_system_radio_inst/openMSP430_0/mem_backbone_0/mdb_in_buf[11]_i_1/O
                         net (fo=4, routed)           0.962     6.689    omsp_system_radio_inst/openMSP430_0/mem_backbone_0/eu_mdb_in_sel_reg[1]_0[11]
    SLICE_X31Y146        LUT4 (Prop_lut4_I3_O)        0.105     6.794 f  omsp_system_radio_inst/openMSP430_0/mem_backbone_0/mdb_in_buf[3]_i_1/O
                         net (fo=3, routed)           0.679     7.473    omsp_system_radio_inst/openMSP430_0/frontend_0/pc[7]_i_17_0[2]
    SLICE_X32Y146        LUT6 (Prop_lut6_I3_O)        0.105     7.578 r  omsp_system_radio_inst/openMSP430_0/frontend_0/ram_dmem_omsp_radio_i_258/O
                         net (fo=1, routed)           0.236     7.814    omsp_system_radio_inst/openMSP430_0/frontend_0/ram_dmem_omsp_radio_i_258_n_0
    SLICE_X33Y148        LUT5 (Prop_lut5_I3_O)        0.105     7.919 r  omsp_system_radio_inst/openMSP430_0/frontend_0/ram_dmem_omsp_radio_i_203/O
                         net (fo=1, routed)           0.787     8.707    omsp_system_radio_inst/openMSP430_0/frontend_0/ram_dmem_omsp_radio_i_203_n_0
    SLICE_X41Y151        LUT5 (Prop_lut5_I0_O)        0.105     8.812 r  omsp_system_radio_inst/openMSP430_0/frontend_0/ram_dmem_omsp_radio_i_137/O
                         net (fo=5, routed)           0.887     9.698    omsp_system_radio_inst/openMSP430_0/frontend_0/ram_dmem_omsp_radio_i_137_n_0
    SLICE_X35Y157        LUT6 (Prop_lut6_I5_O)        0.105     9.803 r  omsp_system_radio_inst/openMSP430_0/frontend_0/ram_dmem_omsp_radio_i_77/O
                         net (fo=7, routed)           0.617    10.421    omsp_system_radio_inst/openMSP430_0/frontend_0/ram_dmem_omsp_radio_i_77_n_0
    SLICE_X36Y152        LUT3 (Prop_lut3_I1_O)        0.105    10.526 r  omsp_system_radio_inst/openMSP430_0/frontend_0/alu_0/ram_dmem_omsp_radio_i_38/O
                         net (fo=1, routed)           0.000    10.526    omsp_system_radio_inst/openMSP430_0/frontend_0/alu_0/ram_dmem_omsp_radio_i_38_n_0
    SLICE_X36Y152        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.206    10.732 r  omsp_system_radio_inst/openMSP430_0/frontend_0/ram_dmem_omsp_radio_i_7/O[3]
                         net (fo=73, routed)          0.274    11.006    omsp_system_radio_inst/openMSP430_0/frontend_0/inst_sext_reg[3]_0[3]
    SLICE_X34Y152        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.571    11.577 r  omsp_system_radio_inst/openMSP430_0/frontend_0/r3_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.577    omsp_system_radio_inst/openMSP430_0/frontend_0/r3_reg[3]_i_4_n_0
    SLICE_X34Y153        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    11.755 f  omsp_system_radio_inst/openMSP430_0/frontend_0/r3_reg[6]_i_4/O[0]
                         net (fo=1, routed)           0.227    11.983    omsp_system_radio_inst/openMSP430_0/frontend_0/execution_unit_0/alu_0/alu_add_inc__0[4]
    SLICE_X35Y152        LUT6 (Prop_lut6_I0_O)        0.238    12.221 f  omsp_system_radio_inst/openMSP430_0/frontend_0/r3[4]_i_1/O
                         net (fo=20, routed)          0.801    13.021    omsp_system_radio_inst/openMSP430_0/frontend_0/inst_bw_reg_0[4]
    SLICE_X40Y151        LUT3 (Prop_lut3_I2_O)        0.105    13.126 f  omsp_system_radio_inst/openMSP430_0/frontend_0/FSM_sequential_i_state[2]_i_2/O
                         net (fo=4, routed)           1.324    14.451    omsp_system_radio_inst/openMSP430_0/frontend_0/cpuoff
    SLICE_X25Y150        LUT4 (Prop_lut4_I0_O)        0.105    14.556 f  omsp_system_radio_inst/openMSP430_0/frontend_0/FSM_sequential_e_state[1]_i_2/O
                         net (fo=5, routed)           0.695    15.251    omsp_system_radio_inst/openMSP430_0/mem_backbone_0/FSM_sequential_e_state_reg[2]_2
    SLICE_X25Y152        LUT2 (Prop_lut2_I1_O)        0.119    15.370 r  omsp_system_radio_inst/openMSP430_0/mem_backbone_0/FSM_sequential_e_state[3]_i_3/O
                         net (fo=6, routed)           0.590    15.959    omsp_system_radio_inst/openMSP430_0/frontend_0/FSM_sequential_e_state_reg[3]_1
    SLICE_X25Y152        LUT4 (Prop_lut4_I1_O)        0.289    16.248 r  omsp_system_radio_inst/openMSP430_0/frontend_0/pmem_busy_i_13/O
                         net (fo=1, routed)           0.348    16.597    omsp_system_radio_inst/openMSP430_0/frontend_0/pmem_busy_i_13_n_0
    SLICE_X25Y152        LUT6 (Prop_lut6_I5_O)        0.267    16.864 f  omsp_system_radio_inst/openMSP430_0/frontend_0/pmem_busy_i_8/O
                         net (fo=2, routed)           0.636    17.500    omsp_system_radio_inst/openMSP430_0/frontend_0/pmem_busy_i_8_n_0
    SLICE_X25Y151        LUT6 (Prop_lut6_I2_O)        0.105    17.605 r  omsp_system_radio_inst/openMSP430_0/frontend_0/pmem_busy_i_3/O
                         net (fo=5, routed)           1.177    18.783    omsp_system_radio_inst/openMSP430_0/frontend_0/fetch
    SLICE_X39Y147        LUT2 (Prop_lut2_I1_O)        0.105    18.888 r  omsp_system_radio_inst/openMSP430_0/frontend_0/pc[0]_i_8/O
                         net (fo=1, routed)           0.000    18.888    omsp_system_radio_inst/openMSP430_0/frontend_0/pc[0]_i_8_n_0
    SLICE_X39Y147        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    19.345 r  omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.345    omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[0]_i_4_n_0
    SLICE_X39Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.443 r  omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.443    omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[7]_i_3_n_0
    SLICE_X39Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.541 r  omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.001    19.541    omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[11]_i_2_n_0
    SLICE_X39Y150        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    19.741 r  omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[15]_i_6/O[2]
                         net (fo=2, routed)           0.483    20.224    omsp_system_radio_inst/openMSP430_0/frontend_0/in19[14]
    SLICE_X35Y150        LUT5 (Prop_lut5_I0_O)        0.274    20.498 r  omsp_system_radio_inst/openMSP430_0/frontend_0/mdb_out_nxt[14]_i_2/O
                         net (fo=2, routed)           0.504    21.002    omsp_system_radio_inst/openMSP430_0/frontend_0/mdb_out_nxt[14]_i_2_n_0
    SLICE_X35Y149        LUT5 (Prop_lut5_I2_O)        0.267    21.269 r  omsp_system_radio_inst/openMSP430_0/frontend_0/ram_pmem_omsp_radio_i_2/O
                         net (fo=17, routed)          1.640    22.909    ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[3]
    SLICE_X8Y138         LUT5 (Prop_lut5_I4_O)        0.116    23.025 r  ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_i_1__1/O
                         net (fo=1, routed)           0.734    23.759    ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/ena_array[0]
    RAMB18_X0Y57         RAMB18E1                                     r  ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock dcm_clk0 rise edge)
                                                     49.999    49.999 r  
    P15                                               0.000    49.999 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    49.999    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    51.343 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.909    52.252    clk_48mhz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    46.158 r  mmcm/CLKOUT0
                         net (fo=1, routed)           1.374    47.532    dcm_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    47.609 r  buf_sys_clock/O
                         net (fo=1285, routed)        1.303    48.912    ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB18_X0Y57         RAMB18E1                                     r  ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.396    49.307    
                         clock uncertainty           -0.066    49.241    
    RAMB18_X0Y57         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.565    48.676    ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         48.676    
                         arrival time                         -23.759    
  -------------------------------------------------------------------
                         slack                                 24.918    

Slack (MET) :             24.922ns  (required time - arrival time)
  Source:                 ram_dmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by dcm_clk0  {rise@0.000ns fall@25.000ns period=49.999ns})
  Destination:            ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by dcm_clk0  {rise@0.000ns fall@25.000ns period=49.999ns})
  Path Group:             dcm_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            49.999ns  (dcm_clk0 rise@49.999ns - dcm_clk0 rise@0.000ns)
  Data Path Delay:        24.327ns  (logic 6.886ns (28.306%)  route 17.441ns (71.694%))
  Logic Levels:           26  (CARRY4=6 LUT2=2 LUT3=3 LUT4=3 LUT5=3 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.102ns = ( 48.898 - 49.999 ) 
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_clk0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.965     2.375    clk_48mhz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.583 r  mmcm/CLKOUT0
                         net (fo=1, routed)           1.441    -2.142    dcm_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.061 r  buf_sys_clock/O
                         net (fo=1285, routed)        1.395    -0.666    ram_dmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X0Y48         RAMB18E1                                     r  ram_dmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y48         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.125     1.459 f  ram_dmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[11]
                         net (fo=1, routed)           1.434     2.893    ram_dmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[27]
    SLICE_X8Y105         LUT6 (Prop_lut6_I3_O)        0.105     2.998 f  ram_dmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.998    ram_dmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_3_n_0
    SLICE_X8Y105         MUXF7 (Prop_muxf7_I0_O)      0.201     3.199 f  ram_dmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.199    ram_dmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_1_n_0
    SLICE_X8Y105         MUXF8 (Prop_muxf8_I0_O)      0.082     3.281 f  ram_dmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0/O
                         net (fo=1, routed)           2.187     5.469    omsp_system_radio_inst/openMSP430_0/mem_backbone_0/mdb_in_buf_reg[15][11]
    SLICE_X31Y143        LUT5 (Prop_lut5_I4_O)        0.259     5.728 f  omsp_system_radio_inst/openMSP430_0/mem_backbone_0/mdb_in_buf[11]_i_1/O
                         net (fo=4, routed)           0.962     6.689    omsp_system_radio_inst/openMSP430_0/mem_backbone_0/eu_mdb_in_sel_reg[1]_0[11]
    SLICE_X31Y146        LUT4 (Prop_lut4_I3_O)        0.105     6.794 f  omsp_system_radio_inst/openMSP430_0/mem_backbone_0/mdb_in_buf[3]_i_1/O
                         net (fo=3, routed)           0.679     7.473    omsp_system_radio_inst/openMSP430_0/frontend_0/pc[7]_i_17_0[2]
    SLICE_X32Y146        LUT6 (Prop_lut6_I3_O)        0.105     7.578 r  omsp_system_radio_inst/openMSP430_0/frontend_0/ram_dmem_omsp_radio_i_258/O
                         net (fo=1, routed)           0.236     7.814    omsp_system_radio_inst/openMSP430_0/frontend_0/ram_dmem_omsp_radio_i_258_n_0
    SLICE_X33Y148        LUT5 (Prop_lut5_I3_O)        0.105     7.919 r  omsp_system_radio_inst/openMSP430_0/frontend_0/ram_dmem_omsp_radio_i_203/O
                         net (fo=1, routed)           0.787     8.707    omsp_system_radio_inst/openMSP430_0/frontend_0/ram_dmem_omsp_radio_i_203_n_0
    SLICE_X41Y151        LUT5 (Prop_lut5_I0_O)        0.105     8.812 r  omsp_system_radio_inst/openMSP430_0/frontend_0/ram_dmem_omsp_radio_i_137/O
                         net (fo=5, routed)           0.887     9.698    omsp_system_radio_inst/openMSP430_0/frontend_0/ram_dmem_omsp_radio_i_137_n_0
    SLICE_X35Y157        LUT6 (Prop_lut6_I5_O)        0.105     9.803 r  omsp_system_radio_inst/openMSP430_0/frontend_0/ram_dmem_omsp_radio_i_77/O
                         net (fo=7, routed)           0.617    10.421    omsp_system_radio_inst/openMSP430_0/frontend_0/ram_dmem_omsp_radio_i_77_n_0
    SLICE_X36Y152        LUT3 (Prop_lut3_I1_O)        0.105    10.526 r  omsp_system_radio_inst/openMSP430_0/frontend_0/alu_0/ram_dmem_omsp_radio_i_38/O
                         net (fo=1, routed)           0.000    10.526    omsp_system_radio_inst/openMSP430_0/frontend_0/alu_0/ram_dmem_omsp_radio_i_38_n_0
    SLICE_X36Y152        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.206    10.732 r  omsp_system_radio_inst/openMSP430_0/frontend_0/ram_dmem_omsp_radio_i_7/O[3]
                         net (fo=73, routed)          0.274    11.006    omsp_system_radio_inst/openMSP430_0/frontend_0/inst_sext_reg[3]_0[3]
    SLICE_X34Y152        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.571    11.577 r  omsp_system_radio_inst/openMSP430_0/frontend_0/r3_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.577    omsp_system_radio_inst/openMSP430_0/frontend_0/r3_reg[3]_i_4_n_0
    SLICE_X34Y153        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    11.755 f  omsp_system_radio_inst/openMSP430_0/frontend_0/r3_reg[6]_i_4/O[0]
                         net (fo=1, routed)           0.227    11.983    omsp_system_radio_inst/openMSP430_0/frontend_0/execution_unit_0/alu_0/alu_add_inc__0[4]
    SLICE_X35Y152        LUT6 (Prop_lut6_I0_O)        0.238    12.221 f  omsp_system_radio_inst/openMSP430_0/frontend_0/r3[4]_i_1/O
                         net (fo=20, routed)          0.801    13.021    omsp_system_radio_inst/openMSP430_0/frontend_0/inst_bw_reg_0[4]
    SLICE_X40Y151        LUT3 (Prop_lut3_I2_O)        0.105    13.126 f  omsp_system_radio_inst/openMSP430_0/frontend_0/FSM_sequential_i_state[2]_i_2/O
                         net (fo=4, routed)           1.324    14.451    omsp_system_radio_inst/openMSP430_0/frontend_0/cpuoff
    SLICE_X25Y150        LUT4 (Prop_lut4_I0_O)        0.105    14.556 f  omsp_system_radio_inst/openMSP430_0/frontend_0/FSM_sequential_e_state[1]_i_2/O
                         net (fo=5, routed)           0.695    15.251    omsp_system_radio_inst/openMSP430_0/mem_backbone_0/FSM_sequential_e_state_reg[2]_2
    SLICE_X25Y152        LUT2 (Prop_lut2_I1_O)        0.119    15.370 r  omsp_system_radio_inst/openMSP430_0/mem_backbone_0/FSM_sequential_e_state[3]_i_3/O
                         net (fo=6, routed)           0.590    15.959    omsp_system_radio_inst/openMSP430_0/frontend_0/FSM_sequential_e_state_reg[3]_1
    SLICE_X25Y152        LUT4 (Prop_lut4_I1_O)        0.289    16.248 r  omsp_system_radio_inst/openMSP430_0/frontend_0/pmem_busy_i_13/O
                         net (fo=1, routed)           0.348    16.597    omsp_system_radio_inst/openMSP430_0/frontend_0/pmem_busy_i_13_n_0
    SLICE_X25Y152        LUT6 (Prop_lut6_I5_O)        0.267    16.864 f  omsp_system_radio_inst/openMSP430_0/frontend_0/pmem_busy_i_8/O
                         net (fo=2, routed)           0.636    17.500    omsp_system_radio_inst/openMSP430_0/frontend_0/pmem_busy_i_8_n_0
    SLICE_X25Y151        LUT6 (Prop_lut6_I2_O)        0.105    17.605 r  omsp_system_radio_inst/openMSP430_0/frontend_0/pmem_busy_i_3/O
                         net (fo=5, routed)           1.177    18.783    omsp_system_radio_inst/openMSP430_0/frontend_0/fetch
    SLICE_X39Y147        LUT2 (Prop_lut2_I1_O)        0.105    18.888 r  omsp_system_radio_inst/openMSP430_0/frontend_0/pc[0]_i_8/O
                         net (fo=1, routed)           0.000    18.888    omsp_system_radio_inst/openMSP430_0/frontend_0/pc[0]_i_8_n_0
    SLICE_X39Y147        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    19.345 r  omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.345    omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[0]_i_4_n_0
    SLICE_X39Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.443 r  omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.443    omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[7]_i_3_n_0
    SLICE_X39Y149        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    19.708 r  omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[11]_i_2/O[1]
                         net (fo=1, routed)           0.424    20.132    omsp_system_radio_inst/openMSP430_0/frontend_0/in19[9]
    SLICE_X38Y149        LUT6 (Prop_lut6_I2_O)        0.250    20.382 r  omsp_system_radio_inst/openMSP430_0/frontend_0/pc[9]_i_1/O
                         net (fo=3, routed)           0.597    20.979    omsp_system_radio_inst/openMSP430_0/frontend_0/fe_mab[9]
    SLICE_X35Y149        LUT3 (Prop_lut3_I0_O)        0.126    21.105 r  omsp_system_radio_inst/openMSP430_0/frontend_0/ram_pmem_omsp_radio_i_7/O
                         net (fo=16, routed)          2.556    23.661    ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addra[8]
    RAMB18_X0Y49         RAMB18E1                                     r  ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock dcm_clk0 rise edge)
                                                     49.999    49.999 r  
    P15                                               0.000    49.999 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    49.999    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    51.343 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.909    52.252    clk_48mhz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    46.158 r  mmcm/CLKOUT0
                         net (fo=1, routed)           1.374    47.532    dcm_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    47.609 r  buf_sys_clock/O
                         net (fo=1285, routed)        1.289    48.898    ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB18_X0Y49         RAMB18E1                                     r  ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.412    49.309    
                         clock uncertainty           -0.066    49.243    
    RAMB18_X0Y49         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.660    48.583    ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         48.583    
                         arrival time                         -23.661    
  -------------------------------------------------------------------
                         slack                                 24.922    

Slack (MET) :             24.930ns  (required time - arrival time)
  Source:                 ram_dmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by dcm_clk0  {rise@0.000ns fall@25.000ns period=49.999ns})
  Destination:            ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by dcm_clk0  {rise@0.000ns fall@25.000ns period=49.999ns})
  Path Group:             dcm_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            49.999ns  (dcm_clk0 rise@49.999ns - dcm_clk0 rise@0.000ns)
  Data Path Delay:        24.312ns  (logic 6.833ns (28.105%)  route 17.479ns (71.895%))
  Logic Levels:           26  (CARRY4=5 LUT2=2 LUT3=3 LUT4=3 LUT5=3 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.100ns = ( 48.900 - 49.999 ) 
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_clk0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.965     2.375    clk_48mhz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.583 r  mmcm/CLKOUT0
                         net (fo=1, routed)           1.441    -2.142    dcm_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.061 r  buf_sys_clock/O
                         net (fo=1285, routed)        1.395    -0.666    ram_dmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X0Y48         RAMB18E1                                     r  ram_dmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y48         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.125     1.459 f  ram_dmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[11]
                         net (fo=1, routed)           1.434     2.893    ram_dmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[27]
    SLICE_X8Y105         LUT6 (Prop_lut6_I3_O)        0.105     2.998 f  ram_dmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.998    ram_dmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_3_n_0
    SLICE_X8Y105         MUXF7 (Prop_muxf7_I0_O)      0.201     3.199 f  ram_dmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.199    ram_dmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_1_n_0
    SLICE_X8Y105         MUXF8 (Prop_muxf8_I0_O)      0.082     3.281 f  ram_dmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0/O
                         net (fo=1, routed)           2.187     5.469    omsp_system_radio_inst/openMSP430_0/mem_backbone_0/mdb_in_buf_reg[15][11]
    SLICE_X31Y143        LUT5 (Prop_lut5_I4_O)        0.259     5.728 f  omsp_system_radio_inst/openMSP430_0/mem_backbone_0/mdb_in_buf[11]_i_1/O
                         net (fo=4, routed)           0.962     6.689    omsp_system_radio_inst/openMSP430_0/mem_backbone_0/eu_mdb_in_sel_reg[1]_0[11]
    SLICE_X31Y146        LUT4 (Prop_lut4_I3_O)        0.105     6.794 f  omsp_system_radio_inst/openMSP430_0/mem_backbone_0/mdb_in_buf[3]_i_1/O
                         net (fo=3, routed)           0.679     7.473    omsp_system_radio_inst/openMSP430_0/frontend_0/pc[7]_i_17_0[2]
    SLICE_X32Y146        LUT6 (Prop_lut6_I3_O)        0.105     7.578 r  omsp_system_radio_inst/openMSP430_0/frontend_0/ram_dmem_omsp_radio_i_258/O
                         net (fo=1, routed)           0.236     7.814    omsp_system_radio_inst/openMSP430_0/frontend_0/ram_dmem_omsp_radio_i_258_n_0
    SLICE_X33Y148        LUT5 (Prop_lut5_I3_O)        0.105     7.919 r  omsp_system_radio_inst/openMSP430_0/frontend_0/ram_dmem_omsp_radio_i_203/O
                         net (fo=1, routed)           0.787     8.707    omsp_system_radio_inst/openMSP430_0/frontend_0/ram_dmem_omsp_radio_i_203_n_0
    SLICE_X41Y151        LUT5 (Prop_lut5_I0_O)        0.105     8.812 r  omsp_system_radio_inst/openMSP430_0/frontend_0/ram_dmem_omsp_radio_i_137/O
                         net (fo=5, routed)           0.887     9.698    omsp_system_radio_inst/openMSP430_0/frontend_0/ram_dmem_omsp_radio_i_137_n_0
    SLICE_X35Y157        LUT6 (Prop_lut6_I5_O)        0.105     9.803 r  omsp_system_radio_inst/openMSP430_0/frontend_0/ram_dmem_omsp_radio_i_77/O
                         net (fo=7, routed)           0.617    10.421    omsp_system_radio_inst/openMSP430_0/frontend_0/ram_dmem_omsp_radio_i_77_n_0
    SLICE_X36Y152        LUT3 (Prop_lut3_I1_O)        0.105    10.526 r  omsp_system_radio_inst/openMSP430_0/frontend_0/alu_0/ram_dmem_omsp_radio_i_38/O
                         net (fo=1, routed)           0.000    10.526    omsp_system_radio_inst/openMSP430_0/frontend_0/alu_0/ram_dmem_omsp_radio_i_38_n_0
    SLICE_X36Y152        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.206    10.732 r  omsp_system_radio_inst/openMSP430_0/frontend_0/ram_dmem_omsp_radio_i_7/O[3]
                         net (fo=73, routed)          0.274    11.006    omsp_system_radio_inst/openMSP430_0/frontend_0/inst_sext_reg[3]_0[3]
    SLICE_X34Y152        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.571    11.577 r  omsp_system_radio_inst/openMSP430_0/frontend_0/r3_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.577    omsp_system_radio_inst/openMSP430_0/frontend_0/r3_reg[3]_i_4_n_0
    SLICE_X34Y153        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    11.755 f  omsp_system_radio_inst/openMSP430_0/frontend_0/r3_reg[6]_i_4/O[0]
                         net (fo=1, routed)           0.227    11.983    omsp_system_radio_inst/openMSP430_0/frontend_0/execution_unit_0/alu_0/alu_add_inc__0[4]
    SLICE_X35Y152        LUT6 (Prop_lut6_I0_O)        0.238    12.221 f  omsp_system_radio_inst/openMSP430_0/frontend_0/r3[4]_i_1/O
                         net (fo=20, routed)          0.801    13.021    omsp_system_radio_inst/openMSP430_0/frontend_0/inst_bw_reg_0[4]
    SLICE_X40Y151        LUT3 (Prop_lut3_I2_O)        0.105    13.126 f  omsp_system_radio_inst/openMSP430_0/frontend_0/FSM_sequential_i_state[2]_i_2/O
                         net (fo=4, routed)           1.324    14.451    omsp_system_radio_inst/openMSP430_0/frontend_0/cpuoff
    SLICE_X25Y150        LUT4 (Prop_lut4_I0_O)        0.105    14.556 f  omsp_system_radio_inst/openMSP430_0/frontend_0/FSM_sequential_e_state[1]_i_2/O
                         net (fo=5, routed)           0.695    15.251    omsp_system_radio_inst/openMSP430_0/mem_backbone_0/FSM_sequential_e_state_reg[2]_2
    SLICE_X25Y152        LUT2 (Prop_lut2_I1_O)        0.119    15.370 r  omsp_system_radio_inst/openMSP430_0/mem_backbone_0/FSM_sequential_e_state[3]_i_3/O
                         net (fo=6, routed)           0.590    15.959    omsp_system_radio_inst/openMSP430_0/frontend_0/FSM_sequential_e_state_reg[3]_1
    SLICE_X25Y152        LUT4 (Prop_lut4_I1_O)        0.289    16.248 r  omsp_system_radio_inst/openMSP430_0/frontend_0/pmem_busy_i_13/O
                         net (fo=1, routed)           0.348    16.597    omsp_system_radio_inst/openMSP430_0/frontend_0/pmem_busy_i_13_n_0
    SLICE_X25Y152        LUT6 (Prop_lut6_I5_O)        0.267    16.864 f  omsp_system_radio_inst/openMSP430_0/frontend_0/pmem_busy_i_8/O
                         net (fo=2, routed)           0.636    17.500    omsp_system_radio_inst/openMSP430_0/frontend_0/pmem_busy_i_8_n_0
    SLICE_X25Y151        LUT6 (Prop_lut6_I2_O)        0.105    17.605 r  omsp_system_radio_inst/openMSP430_0/frontend_0/pmem_busy_i_3/O
                         net (fo=5, routed)           1.177    18.783    omsp_system_radio_inst/openMSP430_0/frontend_0/fetch
    SLICE_X39Y147        LUT2 (Prop_lut2_I1_O)        0.105    18.888 r  omsp_system_radio_inst/openMSP430_0/frontend_0/pc[0]_i_8/O
                         net (fo=1, routed)           0.000    18.888    omsp_system_radio_inst/openMSP430_0/frontend_0/pc[0]_i_8_n_0
    SLICE_X39Y147        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    19.345 r  omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.345    omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[0]_i_4_n_0
    SLICE_X39Y148        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    19.545 r  omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[7]_i_3/O[2]
                         net (fo=3, routed)           0.590    20.135    omsp_system_radio_inst/openMSP430_0/mem_backbone_0/pc_reg[6][1]
    SLICE_X34Y147        LUT6 (Prop_lut6_I5_O)        0.253    20.388 r  omsp_system_radio_inst/openMSP430_0/mem_backbone_0/pc[6]_i_2/O
                         net (fo=1, routed)           0.457    20.845    omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[6]_0
    SLICE_X36Y147        LUT6 (Prop_lut6_I2_O)        0.105    20.950 r  omsp_system_radio_inst/openMSP430_0/frontend_0/pc[6]_i_1/O
                         net (fo=2, routed)           0.603    21.553    omsp_system_radio_inst/openMSP430_0/frontend_0/fe_mab[6]
    SLICE_X35Y147        LUT3 (Prop_lut3_I0_O)        0.128    21.681 r  omsp_system_radio_inst/openMSP430_0/frontend_0/ram_pmem_omsp_radio_i_10/O
                         net (fo=16, routed)          1.965    23.646    ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y51         RAMB18E1                                     r  ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock dcm_clk0 rise edge)
                                                     49.999    49.999 r  
    P15                                               0.000    49.999 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    49.999    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    51.343 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.909    52.252    clk_48mhz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    46.158 r  mmcm/CLKOUT0
                         net (fo=1, routed)           1.374    47.532    dcm_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    47.609 r  buf_sys_clock/O
                         net (fo=1285, routed)        1.291    48.900    ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y51         RAMB18E1                                     r  ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.396    49.295    
                         clock uncertainty           -0.066    49.229    
    RAMB18_X0Y51         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.653    48.576    ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         48.576    
                         arrival time                         -23.646    
  -------------------------------------------------------------------
                         slack                                 24.930    

Slack (MET) :             24.930ns  (required time - arrival time)
  Source:                 ram_dmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by dcm_clk0  {rise@0.000ns fall@25.000ns period=49.999ns})
  Destination:            ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by dcm_clk0  {rise@0.000ns fall@25.000ns period=49.999ns})
  Path Group:             dcm_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            49.999ns  (dcm_clk0 rise@49.999ns - dcm_clk0 rise@0.000ns)
  Data Path Delay:        24.312ns  (logic 6.833ns (28.105%)  route 17.479ns (71.895%))
  Logic Levels:           26  (CARRY4=5 LUT2=2 LUT3=3 LUT4=3 LUT5=3 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.100ns = ( 48.900 - 49.999 ) 
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_clk0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.965     2.375    clk_48mhz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.583 r  mmcm/CLKOUT0
                         net (fo=1, routed)           1.441    -2.142    dcm_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.061 r  buf_sys_clock/O
                         net (fo=1285, routed)        1.395    -0.666    ram_dmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X0Y48         RAMB18E1                                     r  ram_dmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y48         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.125     1.459 f  ram_dmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[11]
                         net (fo=1, routed)           1.434     2.893    ram_dmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[27]
    SLICE_X8Y105         LUT6 (Prop_lut6_I3_O)        0.105     2.998 f  ram_dmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.998    ram_dmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_3_n_0
    SLICE_X8Y105         MUXF7 (Prop_muxf7_I0_O)      0.201     3.199 f  ram_dmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.199    ram_dmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_1_n_0
    SLICE_X8Y105         MUXF8 (Prop_muxf8_I0_O)      0.082     3.281 f  ram_dmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0/O
                         net (fo=1, routed)           2.187     5.469    omsp_system_radio_inst/openMSP430_0/mem_backbone_0/mdb_in_buf_reg[15][11]
    SLICE_X31Y143        LUT5 (Prop_lut5_I4_O)        0.259     5.728 f  omsp_system_radio_inst/openMSP430_0/mem_backbone_0/mdb_in_buf[11]_i_1/O
                         net (fo=4, routed)           0.962     6.689    omsp_system_radio_inst/openMSP430_0/mem_backbone_0/eu_mdb_in_sel_reg[1]_0[11]
    SLICE_X31Y146        LUT4 (Prop_lut4_I3_O)        0.105     6.794 f  omsp_system_radio_inst/openMSP430_0/mem_backbone_0/mdb_in_buf[3]_i_1/O
                         net (fo=3, routed)           0.679     7.473    omsp_system_radio_inst/openMSP430_0/frontend_0/pc[7]_i_17_0[2]
    SLICE_X32Y146        LUT6 (Prop_lut6_I3_O)        0.105     7.578 r  omsp_system_radio_inst/openMSP430_0/frontend_0/ram_dmem_omsp_radio_i_258/O
                         net (fo=1, routed)           0.236     7.814    omsp_system_radio_inst/openMSP430_0/frontend_0/ram_dmem_omsp_radio_i_258_n_0
    SLICE_X33Y148        LUT5 (Prop_lut5_I3_O)        0.105     7.919 r  omsp_system_radio_inst/openMSP430_0/frontend_0/ram_dmem_omsp_radio_i_203/O
                         net (fo=1, routed)           0.787     8.707    omsp_system_radio_inst/openMSP430_0/frontend_0/ram_dmem_omsp_radio_i_203_n_0
    SLICE_X41Y151        LUT5 (Prop_lut5_I0_O)        0.105     8.812 r  omsp_system_radio_inst/openMSP430_0/frontend_0/ram_dmem_omsp_radio_i_137/O
                         net (fo=5, routed)           0.887     9.698    omsp_system_radio_inst/openMSP430_0/frontend_0/ram_dmem_omsp_radio_i_137_n_0
    SLICE_X35Y157        LUT6 (Prop_lut6_I5_O)        0.105     9.803 r  omsp_system_radio_inst/openMSP430_0/frontend_0/ram_dmem_omsp_radio_i_77/O
                         net (fo=7, routed)           0.617    10.421    omsp_system_radio_inst/openMSP430_0/frontend_0/ram_dmem_omsp_radio_i_77_n_0
    SLICE_X36Y152        LUT3 (Prop_lut3_I1_O)        0.105    10.526 r  omsp_system_radio_inst/openMSP430_0/frontend_0/alu_0/ram_dmem_omsp_radio_i_38/O
                         net (fo=1, routed)           0.000    10.526    omsp_system_radio_inst/openMSP430_0/frontend_0/alu_0/ram_dmem_omsp_radio_i_38_n_0
    SLICE_X36Y152        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.206    10.732 r  omsp_system_radio_inst/openMSP430_0/frontend_0/ram_dmem_omsp_radio_i_7/O[3]
                         net (fo=73, routed)          0.274    11.006    omsp_system_radio_inst/openMSP430_0/frontend_0/inst_sext_reg[3]_0[3]
    SLICE_X34Y152        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.571    11.577 r  omsp_system_radio_inst/openMSP430_0/frontend_0/r3_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.577    omsp_system_radio_inst/openMSP430_0/frontend_0/r3_reg[3]_i_4_n_0
    SLICE_X34Y153        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    11.755 f  omsp_system_radio_inst/openMSP430_0/frontend_0/r3_reg[6]_i_4/O[0]
                         net (fo=1, routed)           0.227    11.983    omsp_system_radio_inst/openMSP430_0/frontend_0/execution_unit_0/alu_0/alu_add_inc__0[4]
    SLICE_X35Y152        LUT6 (Prop_lut6_I0_O)        0.238    12.221 f  omsp_system_radio_inst/openMSP430_0/frontend_0/r3[4]_i_1/O
                         net (fo=20, routed)          0.801    13.021    omsp_system_radio_inst/openMSP430_0/frontend_0/inst_bw_reg_0[4]
    SLICE_X40Y151        LUT3 (Prop_lut3_I2_O)        0.105    13.126 f  omsp_system_radio_inst/openMSP430_0/frontend_0/FSM_sequential_i_state[2]_i_2/O
                         net (fo=4, routed)           1.324    14.451    omsp_system_radio_inst/openMSP430_0/frontend_0/cpuoff
    SLICE_X25Y150        LUT4 (Prop_lut4_I0_O)        0.105    14.556 f  omsp_system_radio_inst/openMSP430_0/frontend_0/FSM_sequential_e_state[1]_i_2/O
                         net (fo=5, routed)           0.695    15.251    omsp_system_radio_inst/openMSP430_0/mem_backbone_0/FSM_sequential_e_state_reg[2]_2
    SLICE_X25Y152        LUT2 (Prop_lut2_I1_O)        0.119    15.370 r  omsp_system_radio_inst/openMSP430_0/mem_backbone_0/FSM_sequential_e_state[3]_i_3/O
                         net (fo=6, routed)           0.590    15.959    omsp_system_radio_inst/openMSP430_0/frontend_0/FSM_sequential_e_state_reg[3]_1
    SLICE_X25Y152        LUT4 (Prop_lut4_I1_O)        0.289    16.248 r  omsp_system_radio_inst/openMSP430_0/frontend_0/pmem_busy_i_13/O
                         net (fo=1, routed)           0.348    16.597    omsp_system_radio_inst/openMSP430_0/frontend_0/pmem_busy_i_13_n_0
    SLICE_X25Y152        LUT6 (Prop_lut6_I5_O)        0.267    16.864 f  omsp_system_radio_inst/openMSP430_0/frontend_0/pmem_busy_i_8/O
                         net (fo=2, routed)           0.636    17.500    omsp_system_radio_inst/openMSP430_0/frontend_0/pmem_busy_i_8_n_0
    SLICE_X25Y151        LUT6 (Prop_lut6_I2_O)        0.105    17.605 r  omsp_system_radio_inst/openMSP430_0/frontend_0/pmem_busy_i_3/O
                         net (fo=5, routed)           1.177    18.783    omsp_system_radio_inst/openMSP430_0/frontend_0/fetch
    SLICE_X39Y147        LUT2 (Prop_lut2_I1_O)        0.105    18.888 r  omsp_system_radio_inst/openMSP430_0/frontend_0/pc[0]_i_8/O
                         net (fo=1, routed)           0.000    18.888    omsp_system_radio_inst/openMSP430_0/frontend_0/pc[0]_i_8_n_0
    SLICE_X39Y147        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    19.345 r  omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.345    omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[0]_i_4_n_0
    SLICE_X39Y148        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    19.545 r  omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[7]_i_3/O[2]
                         net (fo=3, routed)           0.590    20.135    omsp_system_radio_inst/openMSP430_0/mem_backbone_0/pc_reg[6][1]
    SLICE_X34Y147        LUT6 (Prop_lut6_I5_O)        0.253    20.388 r  omsp_system_radio_inst/openMSP430_0/mem_backbone_0/pc[6]_i_2/O
                         net (fo=1, routed)           0.457    20.845    omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[6]_0
    SLICE_X36Y147        LUT6 (Prop_lut6_I2_O)        0.105    20.950 r  omsp_system_radio_inst/openMSP430_0/frontend_0/pc[6]_i_1/O
                         net (fo=2, routed)           0.603    21.553    omsp_system_radio_inst/openMSP430_0/frontend_0/fe_mab[6]
    SLICE_X35Y147        LUT3 (Prop_lut3_I0_O)        0.128    21.681 r  omsp_system_radio_inst/openMSP430_0/frontend_0/ram_pmem_omsp_radio_i_10/O
                         net (fo=16, routed)          1.965    23.646    ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y50         RAMB18E1                                     r  ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock dcm_clk0 rise edge)
                                                     49.999    49.999 r  
    P15                                               0.000    49.999 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    49.999    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    51.343 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.909    52.252    clk_48mhz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    46.158 r  mmcm/CLKOUT0
                         net (fo=1, routed)           1.374    47.532    dcm_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    47.609 r  buf_sys_clock/O
                         net (fo=1285, routed)        1.291    48.900    ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y50         RAMB18E1                                     r  ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.396    49.295    
                         clock uncertainty           -0.066    49.229    
    RAMB18_X0Y50         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.653    48.576    ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         48.576    
                         arrival time                         -23.646    
  -------------------------------------------------------------------
                         slack                                 24.930    

Slack (MET) :             24.936ns  (required time - arrival time)
  Source:                 ram_dmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by dcm_clk0  {rise@0.000ns fall@25.000ns period=49.999ns})
  Destination:            ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by dcm_clk0  {rise@0.000ns fall@25.000ns period=49.999ns})
  Path Group:             dcm_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            49.999ns  (dcm_clk0 rise@49.999ns - dcm_clk0 rise@0.000ns)
  Data Path Delay:        24.572ns  (logic 7.070ns (28.772%)  route 17.502ns (71.228%))
  Logic Levels:           28  (CARRY4=7 LUT2=2 LUT3=2 LUT4=3 LUT5=4 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.100ns = ( 48.900 - 49.999 ) 
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_clk0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.965     2.375    clk_48mhz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.583 r  mmcm/CLKOUT0
                         net (fo=1, routed)           1.441    -2.142    dcm_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.061 r  buf_sys_clock/O
                         net (fo=1285, routed)        1.395    -0.666    ram_dmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X0Y48         RAMB18E1                                     r  ram_dmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y48         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.125     1.459 f  ram_dmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[11]
                         net (fo=1, routed)           1.434     2.893    ram_dmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[27]
    SLICE_X8Y105         LUT6 (Prop_lut6_I3_O)        0.105     2.998 f  ram_dmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.998    ram_dmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_3_n_0
    SLICE_X8Y105         MUXF7 (Prop_muxf7_I0_O)      0.201     3.199 f  ram_dmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.199    ram_dmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_1_n_0
    SLICE_X8Y105         MUXF8 (Prop_muxf8_I0_O)      0.082     3.281 f  ram_dmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0/O
                         net (fo=1, routed)           2.187     5.469    omsp_system_radio_inst/openMSP430_0/mem_backbone_0/mdb_in_buf_reg[15][11]
    SLICE_X31Y143        LUT5 (Prop_lut5_I4_O)        0.259     5.728 f  omsp_system_radio_inst/openMSP430_0/mem_backbone_0/mdb_in_buf[11]_i_1/O
                         net (fo=4, routed)           0.962     6.689    omsp_system_radio_inst/openMSP430_0/mem_backbone_0/eu_mdb_in_sel_reg[1]_0[11]
    SLICE_X31Y146        LUT4 (Prop_lut4_I3_O)        0.105     6.794 f  omsp_system_radio_inst/openMSP430_0/mem_backbone_0/mdb_in_buf[3]_i_1/O
                         net (fo=3, routed)           0.679     7.473    omsp_system_radio_inst/openMSP430_0/frontend_0/pc[7]_i_17_0[2]
    SLICE_X32Y146        LUT6 (Prop_lut6_I3_O)        0.105     7.578 r  omsp_system_radio_inst/openMSP430_0/frontend_0/ram_dmem_omsp_radio_i_258/O
                         net (fo=1, routed)           0.236     7.814    omsp_system_radio_inst/openMSP430_0/frontend_0/ram_dmem_omsp_radio_i_258_n_0
    SLICE_X33Y148        LUT5 (Prop_lut5_I3_O)        0.105     7.919 r  omsp_system_radio_inst/openMSP430_0/frontend_0/ram_dmem_omsp_radio_i_203/O
                         net (fo=1, routed)           0.787     8.707    omsp_system_radio_inst/openMSP430_0/frontend_0/ram_dmem_omsp_radio_i_203_n_0
    SLICE_X41Y151        LUT5 (Prop_lut5_I0_O)        0.105     8.812 r  omsp_system_radio_inst/openMSP430_0/frontend_0/ram_dmem_omsp_radio_i_137/O
                         net (fo=5, routed)           0.887     9.698    omsp_system_radio_inst/openMSP430_0/frontend_0/ram_dmem_omsp_radio_i_137_n_0
    SLICE_X35Y157        LUT6 (Prop_lut6_I5_O)        0.105     9.803 r  omsp_system_radio_inst/openMSP430_0/frontend_0/ram_dmem_omsp_radio_i_77/O
                         net (fo=7, routed)           0.617    10.421    omsp_system_radio_inst/openMSP430_0/frontend_0/ram_dmem_omsp_radio_i_77_n_0
    SLICE_X36Y152        LUT3 (Prop_lut3_I1_O)        0.105    10.526 r  omsp_system_radio_inst/openMSP430_0/frontend_0/alu_0/ram_dmem_omsp_radio_i_38/O
                         net (fo=1, routed)           0.000    10.526    omsp_system_radio_inst/openMSP430_0/frontend_0/alu_0/ram_dmem_omsp_radio_i_38_n_0
    SLICE_X36Y152        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.206    10.732 r  omsp_system_radio_inst/openMSP430_0/frontend_0/ram_dmem_omsp_radio_i_7/O[3]
                         net (fo=73, routed)          0.274    11.006    omsp_system_radio_inst/openMSP430_0/frontend_0/inst_sext_reg[3]_0[3]
    SLICE_X34Y152        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.571    11.577 r  omsp_system_radio_inst/openMSP430_0/frontend_0/r3_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.577    omsp_system_radio_inst/openMSP430_0/frontend_0/r3_reg[3]_i_4_n_0
    SLICE_X34Y153        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    11.755 f  omsp_system_radio_inst/openMSP430_0/frontend_0/r3_reg[6]_i_4/O[0]
                         net (fo=1, routed)           0.227    11.983    omsp_system_radio_inst/openMSP430_0/frontend_0/execution_unit_0/alu_0/alu_add_inc__0[4]
    SLICE_X35Y152        LUT6 (Prop_lut6_I0_O)        0.238    12.221 f  omsp_system_radio_inst/openMSP430_0/frontend_0/r3[4]_i_1/O
                         net (fo=20, routed)          0.801    13.021    omsp_system_radio_inst/openMSP430_0/frontend_0/inst_bw_reg_0[4]
    SLICE_X40Y151        LUT3 (Prop_lut3_I2_O)        0.105    13.126 f  omsp_system_radio_inst/openMSP430_0/frontend_0/FSM_sequential_i_state[2]_i_2/O
                         net (fo=4, routed)           1.324    14.451    omsp_system_radio_inst/openMSP430_0/frontend_0/cpuoff
    SLICE_X25Y150        LUT4 (Prop_lut4_I0_O)        0.105    14.556 f  omsp_system_radio_inst/openMSP430_0/frontend_0/FSM_sequential_e_state[1]_i_2/O
                         net (fo=5, routed)           0.695    15.251    omsp_system_radio_inst/openMSP430_0/mem_backbone_0/FSM_sequential_e_state_reg[2]_2
    SLICE_X25Y152        LUT2 (Prop_lut2_I1_O)        0.119    15.370 r  omsp_system_radio_inst/openMSP430_0/mem_backbone_0/FSM_sequential_e_state[3]_i_3/O
                         net (fo=6, routed)           0.590    15.959    omsp_system_radio_inst/openMSP430_0/frontend_0/FSM_sequential_e_state_reg[3]_1
    SLICE_X25Y152        LUT4 (Prop_lut4_I1_O)        0.289    16.248 r  omsp_system_radio_inst/openMSP430_0/frontend_0/pmem_busy_i_13/O
                         net (fo=1, routed)           0.348    16.597    omsp_system_radio_inst/openMSP430_0/frontend_0/pmem_busy_i_13_n_0
    SLICE_X25Y152        LUT6 (Prop_lut6_I5_O)        0.267    16.864 f  omsp_system_radio_inst/openMSP430_0/frontend_0/pmem_busy_i_8/O
                         net (fo=2, routed)           0.636    17.500    omsp_system_radio_inst/openMSP430_0/frontend_0/pmem_busy_i_8_n_0
    SLICE_X25Y151        LUT6 (Prop_lut6_I2_O)        0.105    17.605 r  omsp_system_radio_inst/openMSP430_0/frontend_0/pmem_busy_i_3/O
                         net (fo=5, routed)           1.177    18.783    omsp_system_radio_inst/openMSP430_0/frontend_0/fetch
    SLICE_X39Y147        LUT2 (Prop_lut2_I1_O)        0.105    18.888 r  omsp_system_radio_inst/openMSP430_0/frontend_0/pc[0]_i_8/O
                         net (fo=1, routed)           0.000    18.888    omsp_system_radio_inst/openMSP430_0/frontend_0/pc[0]_i_8_n_0
    SLICE_X39Y147        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    19.345 r  omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.345    omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[0]_i_4_n_0
    SLICE_X39Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.443 r  omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.443    omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[7]_i_3_n_0
    SLICE_X39Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.541 r  omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.001    19.541    omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[11]_i_2_n_0
    SLICE_X39Y150        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    19.801 r  omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[15]_i_6/O[3]
                         net (fo=2, routed)           0.386    20.188    omsp_system_radio_inst/openMSP430_0/frontend_0/in19[15]
    SLICE_X36Y148        LUT6 (Prop_lut6_I0_O)        0.257    20.445 f  omsp_system_radio_inst/openMSP430_0/frontend_0/pmem_busy_i_2/O
                         net (fo=6, routed)           0.943    21.388    omsp_system_radio_inst/openMSP430_0/frontend_0/pmem_busy_i_2_n_0
    SLICE_X28Y147        LUT6 (Prop_lut6_I2_O)        0.105    21.493 r  omsp_system_radio_inst/openMSP430_0/frontend_0/ram_pmem_omsp_radio_i_1/O
                         net (fo=20, routed)          1.399    22.892    ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ena
    SLICE_X8Y138         LUT5 (Prop_lut5_I4_O)        0.105    22.997 r  ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_i_1__2/O
                         net (fo=1, routed)           0.909    23.907    ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/ena_array[0]
    RAMB18_X0Y50         RAMB18E1                                     r  ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock dcm_clk0 rise edge)
                                                     49.999    49.999 r  
    P15                                               0.000    49.999 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    49.999    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    51.343 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.909    52.252    clk_48mhz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    46.158 r  mmcm/CLKOUT0
                         net (fo=1, routed)           1.374    47.532    dcm_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    47.609 r  buf_sys_clock/O
                         net (fo=1285, routed)        1.291    48.900    ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y50         RAMB18E1                                     r  ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.396    49.295    
                         clock uncertainty           -0.066    49.229    
    RAMB18_X0Y50         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.387    48.842    ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         48.842    
                         arrival time                         -23.906    
  -------------------------------------------------------------------
                         slack                                 24.936    

Slack (MET) :             25.028ns  (required time - arrival time)
  Source:                 ram_dmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by dcm_clk0  {rise@0.000ns fall@25.000ns period=49.999ns})
  Destination:            ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by dcm_clk0  {rise@0.000ns fall@25.000ns period=49.999ns})
  Path Group:             dcm_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            49.999ns  (dcm_clk0 rise@49.999ns - dcm_clk0 rise@0.000ns)
  Data Path Delay:        24.407ns  (logic 7.092ns (29.058%)  route 17.315ns (70.942%))
  Logic Levels:           28  (CARRY4=7 LUT2=2 LUT3=2 LUT4=3 LUT5=4 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.933ns = ( 49.066 - 49.999 ) 
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_clk0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.965     2.375    clk_48mhz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.583 r  mmcm/CLKOUT0
                         net (fo=1, routed)           1.441    -2.142    dcm_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.061 r  buf_sys_clock/O
                         net (fo=1285, routed)        1.395    -0.666    ram_dmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X0Y48         RAMB18E1                                     r  ram_dmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y48         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.125     1.459 f  ram_dmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[11]
                         net (fo=1, routed)           1.434     2.893    ram_dmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[27]
    SLICE_X8Y105         LUT6 (Prop_lut6_I3_O)        0.105     2.998 f  ram_dmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.998    ram_dmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_3_n_0
    SLICE_X8Y105         MUXF7 (Prop_muxf7_I0_O)      0.201     3.199 f  ram_dmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.199    ram_dmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_1_n_0
    SLICE_X8Y105         MUXF8 (Prop_muxf8_I0_O)      0.082     3.281 f  ram_dmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0/O
                         net (fo=1, routed)           2.187     5.469    omsp_system_radio_inst/openMSP430_0/mem_backbone_0/mdb_in_buf_reg[15][11]
    SLICE_X31Y143        LUT5 (Prop_lut5_I4_O)        0.259     5.728 f  omsp_system_radio_inst/openMSP430_0/mem_backbone_0/mdb_in_buf[11]_i_1/O
                         net (fo=4, routed)           0.962     6.689    omsp_system_radio_inst/openMSP430_0/mem_backbone_0/eu_mdb_in_sel_reg[1]_0[11]
    SLICE_X31Y146        LUT4 (Prop_lut4_I3_O)        0.105     6.794 f  omsp_system_radio_inst/openMSP430_0/mem_backbone_0/mdb_in_buf[3]_i_1/O
                         net (fo=3, routed)           0.679     7.473    omsp_system_radio_inst/openMSP430_0/frontend_0/pc[7]_i_17_0[2]
    SLICE_X32Y146        LUT6 (Prop_lut6_I3_O)        0.105     7.578 r  omsp_system_radio_inst/openMSP430_0/frontend_0/ram_dmem_omsp_radio_i_258/O
                         net (fo=1, routed)           0.236     7.814    omsp_system_radio_inst/openMSP430_0/frontend_0/ram_dmem_omsp_radio_i_258_n_0
    SLICE_X33Y148        LUT5 (Prop_lut5_I3_O)        0.105     7.919 r  omsp_system_radio_inst/openMSP430_0/frontend_0/ram_dmem_omsp_radio_i_203/O
                         net (fo=1, routed)           0.787     8.707    omsp_system_radio_inst/openMSP430_0/frontend_0/ram_dmem_omsp_radio_i_203_n_0
    SLICE_X41Y151        LUT5 (Prop_lut5_I0_O)        0.105     8.812 r  omsp_system_radio_inst/openMSP430_0/frontend_0/ram_dmem_omsp_radio_i_137/O
                         net (fo=5, routed)           0.887     9.698    omsp_system_radio_inst/openMSP430_0/frontend_0/ram_dmem_omsp_radio_i_137_n_0
    SLICE_X35Y157        LUT6 (Prop_lut6_I5_O)        0.105     9.803 r  omsp_system_radio_inst/openMSP430_0/frontend_0/ram_dmem_omsp_radio_i_77/O
                         net (fo=7, routed)           0.617    10.421    omsp_system_radio_inst/openMSP430_0/frontend_0/ram_dmem_omsp_radio_i_77_n_0
    SLICE_X36Y152        LUT3 (Prop_lut3_I1_O)        0.105    10.526 r  omsp_system_radio_inst/openMSP430_0/frontend_0/alu_0/ram_dmem_omsp_radio_i_38/O
                         net (fo=1, routed)           0.000    10.526    omsp_system_radio_inst/openMSP430_0/frontend_0/alu_0/ram_dmem_omsp_radio_i_38_n_0
    SLICE_X36Y152        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.206    10.732 r  omsp_system_radio_inst/openMSP430_0/frontend_0/ram_dmem_omsp_radio_i_7/O[3]
                         net (fo=73, routed)          0.274    11.006    omsp_system_radio_inst/openMSP430_0/frontend_0/inst_sext_reg[3]_0[3]
    SLICE_X34Y152        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.571    11.577 r  omsp_system_radio_inst/openMSP430_0/frontend_0/r3_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.577    omsp_system_radio_inst/openMSP430_0/frontend_0/r3_reg[3]_i_4_n_0
    SLICE_X34Y153        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    11.755 f  omsp_system_radio_inst/openMSP430_0/frontend_0/r3_reg[6]_i_4/O[0]
                         net (fo=1, routed)           0.227    11.983    omsp_system_radio_inst/openMSP430_0/frontend_0/execution_unit_0/alu_0/alu_add_inc__0[4]
    SLICE_X35Y152        LUT6 (Prop_lut6_I0_O)        0.238    12.221 f  omsp_system_radio_inst/openMSP430_0/frontend_0/r3[4]_i_1/O
                         net (fo=20, routed)          0.801    13.021    omsp_system_radio_inst/openMSP430_0/frontend_0/inst_bw_reg_0[4]
    SLICE_X40Y151        LUT3 (Prop_lut3_I2_O)        0.105    13.126 f  omsp_system_radio_inst/openMSP430_0/frontend_0/FSM_sequential_i_state[2]_i_2/O
                         net (fo=4, routed)           1.324    14.451    omsp_system_radio_inst/openMSP430_0/frontend_0/cpuoff
    SLICE_X25Y150        LUT4 (Prop_lut4_I0_O)        0.105    14.556 f  omsp_system_radio_inst/openMSP430_0/frontend_0/FSM_sequential_e_state[1]_i_2/O
                         net (fo=5, routed)           0.695    15.251    omsp_system_radio_inst/openMSP430_0/mem_backbone_0/FSM_sequential_e_state_reg[2]_2
    SLICE_X25Y152        LUT2 (Prop_lut2_I1_O)        0.119    15.370 r  omsp_system_radio_inst/openMSP430_0/mem_backbone_0/FSM_sequential_e_state[3]_i_3/O
                         net (fo=6, routed)           0.590    15.959    omsp_system_radio_inst/openMSP430_0/frontend_0/FSM_sequential_e_state_reg[3]_1
    SLICE_X25Y152        LUT4 (Prop_lut4_I1_O)        0.289    16.248 r  omsp_system_radio_inst/openMSP430_0/frontend_0/pmem_busy_i_13/O
                         net (fo=1, routed)           0.348    16.597    omsp_system_radio_inst/openMSP430_0/frontend_0/pmem_busy_i_13_n_0
    SLICE_X25Y152        LUT6 (Prop_lut6_I5_O)        0.267    16.864 f  omsp_system_radio_inst/openMSP430_0/frontend_0/pmem_busy_i_8/O
                         net (fo=2, routed)           0.636    17.500    omsp_system_radio_inst/openMSP430_0/frontend_0/pmem_busy_i_8_n_0
    SLICE_X25Y151        LUT6 (Prop_lut6_I2_O)        0.105    17.605 r  omsp_system_radio_inst/openMSP430_0/frontend_0/pmem_busy_i_3/O
                         net (fo=5, routed)           1.177    18.783    omsp_system_radio_inst/openMSP430_0/frontend_0/fetch
    SLICE_X39Y147        LUT2 (Prop_lut2_I1_O)        0.105    18.888 r  omsp_system_radio_inst/openMSP430_0/frontend_0/pc[0]_i_8/O
                         net (fo=1, routed)           0.000    18.888    omsp_system_radio_inst/openMSP430_0/frontend_0/pc[0]_i_8_n_0
    SLICE_X39Y147        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    19.345 r  omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.345    omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[0]_i_4_n_0
    SLICE_X39Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.443 r  omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.443    omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[7]_i_3_n_0
    SLICE_X39Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.541 r  omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.001    19.541    omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[11]_i_2_n_0
    SLICE_X39Y150        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    19.801 r  omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[15]_i_6/O[3]
                         net (fo=2, routed)           0.386    20.188    omsp_system_radio_inst/openMSP430_0/frontend_0/in19[15]
    SLICE_X36Y148        LUT6 (Prop_lut6_I0_O)        0.257    20.445 f  omsp_system_radio_inst/openMSP430_0/frontend_0/pmem_busy_i_2/O
                         net (fo=6, routed)           0.943    21.388    omsp_system_radio_inst/openMSP430_0/frontend_0/pmem_busy_i_2_n_0
    SLICE_X28Y147        LUT6 (Prop_lut6_I2_O)        0.105    21.493 r  omsp_system_radio_inst/openMSP430_0/frontend_0/ram_pmem_omsp_radio_i_1/O
                         net (fo=20, routed)          1.399    22.892    ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ena
    SLICE_X8Y138         LUT5 (Prop_lut5_I4_O)        0.127    23.019 r  ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_i_1__5/O
                         net (fo=1, routed)           0.721    23.741    ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/ena_array[0]
    RAMB18_X0Y60         RAMB18E1                                     r  ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock dcm_clk0 rise edge)
                                                     49.999    49.999 r  
    P15                                               0.000    49.999 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    49.999    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    51.343 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.909    52.252    clk_48mhz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    46.158 r  mmcm/CLKOUT0
                         net (fo=1, routed)           1.374    47.532    dcm_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    47.609 r  buf_sys_clock/O
                         net (fo=1285, routed)        1.458    49.066    ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB18_X0Y60         RAMB18E1                                     r  ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.336    49.403    
                         clock uncertainty           -0.066    49.337    
    RAMB18_X0Y60         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.568    48.769    ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         48.769    
                         arrival time                         -23.741    
  -------------------------------------------------------------------
                         slack                                 25.028    

Slack (MET) :             25.052ns  (required time - arrival time)
  Source:                 ram_dmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by dcm_clk0  {rise@0.000ns fall@25.000ns period=49.999ns})
  Destination:            ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by dcm_clk0  {rise@0.000ns fall@25.000ns period=49.999ns})
  Path Group:             dcm_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            49.999ns  (dcm_clk0 rise@49.999ns - dcm_clk0 rise@0.000ns)
  Data Path Delay:        24.310ns  (logic 7.199ns (29.614%)  route 17.111ns (70.386%))
  Logic Levels:           28  (CARRY4=7 LUT2=2 LUT3=2 LUT4=3 LUT5=6 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.088ns = ( 48.912 - 49.999 ) 
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_clk0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.965     2.375    clk_48mhz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.583 r  mmcm/CLKOUT0
                         net (fo=1, routed)           1.441    -2.142    dcm_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.061 r  buf_sys_clock/O
                         net (fo=1285, routed)        1.395    -0.666    ram_dmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X0Y48         RAMB18E1                                     r  ram_dmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y48         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.125     1.459 f  ram_dmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[11]
                         net (fo=1, routed)           1.434     2.893    ram_dmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[27]
    SLICE_X8Y105         LUT6 (Prop_lut6_I3_O)        0.105     2.998 f  ram_dmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.998    ram_dmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_3_n_0
    SLICE_X8Y105         MUXF7 (Prop_muxf7_I0_O)      0.201     3.199 f  ram_dmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.199    ram_dmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_1_n_0
    SLICE_X8Y105         MUXF8 (Prop_muxf8_I0_O)      0.082     3.281 f  ram_dmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0/O
                         net (fo=1, routed)           2.187     5.469    omsp_system_radio_inst/openMSP430_0/mem_backbone_0/mdb_in_buf_reg[15][11]
    SLICE_X31Y143        LUT5 (Prop_lut5_I4_O)        0.259     5.728 f  omsp_system_radio_inst/openMSP430_0/mem_backbone_0/mdb_in_buf[11]_i_1/O
                         net (fo=4, routed)           0.962     6.689    omsp_system_radio_inst/openMSP430_0/mem_backbone_0/eu_mdb_in_sel_reg[1]_0[11]
    SLICE_X31Y146        LUT4 (Prop_lut4_I3_O)        0.105     6.794 f  omsp_system_radio_inst/openMSP430_0/mem_backbone_0/mdb_in_buf[3]_i_1/O
                         net (fo=3, routed)           0.679     7.473    omsp_system_radio_inst/openMSP430_0/frontend_0/pc[7]_i_17_0[2]
    SLICE_X32Y146        LUT6 (Prop_lut6_I3_O)        0.105     7.578 r  omsp_system_radio_inst/openMSP430_0/frontend_0/ram_dmem_omsp_radio_i_258/O
                         net (fo=1, routed)           0.236     7.814    omsp_system_radio_inst/openMSP430_0/frontend_0/ram_dmem_omsp_radio_i_258_n_0
    SLICE_X33Y148        LUT5 (Prop_lut5_I3_O)        0.105     7.919 r  omsp_system_radio_inst/openMSP430_0/frontend_0/ram_dmem_omsp_radio_i_203/O
                         net (fo=1, routed)           0.787     8.707    omsp_system_radio_inst/openMSP430_0/frontend_0/ram_dmem_omsp_radio_i_203_n_0
    SLICE_X41Y151        LUT5 (Prop_lut5_I0_O)        0.105     8.812 r  omsp_system_radio_inst/openMSP430_0/frontend_0/ram_dmem_omsp_radio_i_137/O
                         net (fo=5, routed)           0.887     9.698    omsp_system_radio_inst/openMSP430_0/frontend_0/ram_dmem_omsp_radio_i_137_n_0
    SLICE_X35Y157        LUT6 (Prop_lut6_I5_O)        0.105     9.803 r  omsp_system_radio_inst/openMSP430_0/frontend_0/ram_dmem_omsp_radio_i_77/O
                         net (fo=7, routed)           0.617    10.421    omsp_system_radio_inst/openMSP430_0/frontend_0/ram_dmem_omsp_radio_i_77_n_0
    SLICE_X36Y152        LUT3 (Prop_lut3_I1_O)        0.105    10.526 r  omsp_system_radio_inst/openMSP430_0/frontend_0/alu_0/ram_dmem_omsp_radio_i_38/O
                         net (fo=1, routed)           0.000    10.526    omsp_system_radio_inst/openMSP430_0/frontend_0/alu_0/ram_dmem_omsp_radio_i_38_n_0
    SLICE_X36Y152        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.206    10.732 r  omsp_system_radio_inst/openMSP430_0/frontend_0/ram_dmem_omsp_radio_i_7/O[3]
                         net (fo=73, routed)          0.274    11.006    omsp_system_radio_inst/openMSP430_0/frontend_0/inst_sext_reg[3]_0[3]
    SLICE_X34Y152        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.571    11.577 r  omsp_system_radio_inst/openMSP430_0/frontend_0/r3_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.577    omsp_system_radio_inst/openMSP430_0/frontend_0/r3_reg[3]_i_4_n_0
    SLICE_X34Y153        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    11.755 f  omsp_system_radio_inst/openMSP430_0/frontend_0/r3_reg[6]_i_4/O[0]
                         net (fo=1, routed)           0.227    11.983    omsp_system_radio_inst/openMSP430_0/frontend_0/execution_unit_0/alu_0/alu_add_inc__0[4]
    SLICE_X35Y152        LUT6 (Prop_lut6_I0_O)        0.238    12.221 f  omsp_system_radio_inst/openMSP430_0/frontend_0/r3[4]_i_1/O
                         net (fo=20, routed)          0.801    13.021    omsp_system_radio_inst/openMSP430_0/frontend_0/inst_bw_reg_0[4]
    SLICE_X40Y151        LUT3 (Prop_lut3_I2_O)        0.105    13.126 f  omsp_system_radio_inst/openMSP430_0/frontend_0/FSM_sequential_i_state[2]_i_2/O
                         net (fo=4, routed)           1.324    14.451    omsp_system_radio_inst/openMSP430_0/frontend_0/cpuoff
    SLICE_X25Y150        LUT4 (Prop_lut4_I0_O)        0.105    14.556 f  omsp_system_radio_inst/openMSP430_0/frontend_0/FSM_sequential_e_state[1]_i_2/O
                         net (fo=5, routed)           0.695    15.251    omsp_system_radio_inst/openMSP430_0/mem_backbone_0/FSM_sequential_e_state_reg[2]_2
    SLICE_X25Y152        LUT2 (Prop_lut2_I1_O)        0.119    15.370 r  omsp_system_radio_inst/openMSP430_0/mem_backbone_0/FSM_sequential_e_state[3]_i_3/O
                         net (fo=6, routed)           0.590    15.959    omsp_system_radio_inst/openMSP430_0/frontend_0/FSM_sequential_e_state_reg[3]_1
    SLICE_X25Y152        LUT4 (Prop_lut4_I1_O)        0.289    16.248 r  omsp_system_radio_inst/openMSP430_0/frontend_0/pmem_busy_i_13/O
                         net (fo=1, routed)           0.348    16.597    omsp_system_radio_inst/openMSP430_0/frontend_0/pmem_busy_i_13_n_0
    SLICE_X25Y152        LUT6 (Prop_lut6_I5_O)        0.267    16.864 f  omsp_system_radio_inst/openMSP430_0/frontend_0/pmem_busy_i_8/O
                         net (fo=2, routed)           0.636    17.500    omsp_system_radio_inst/openMSP430_0/frontend_0/pmem_busy_i_8_n_0
    SLICE_X25Y151        LUT6 (Prop_lut6_I2_O)        0.105    17.605 r  omsp_system_radio_inst/openMSP430_0/frontend_0/pmem_busy_i_3/O
                         net (fo=5, routed)           1.177    18.783    omsp_system_radio_inst/openMSP430_0/frontend_0/fetch
    SLICE_X39Y147        LUT2 (Prop_lut2_I1_O)        0.105    18.888 r  omsp_system_radio_inst/openMSP430_0/frontend_0/pc[0]_i_8/O
                         net (fo=1, routed)           0.000    18.888    omsp_system_radio_inst/openMSP430_0/frontend_0/pc[0]_i_8_n_0
    SLICE_X39Y147        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    19.345 r  omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.345    omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[0]_i_4_n_0
    SLICE_X39Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.443 r  omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.443    omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[7]_i_3_n_0
    SLICE_X39Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.541 r  omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.001    19.541    omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[11]_i_2_n_0
    SLICE_X39Y150        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    19.741 r  omsp_system_radio_inst/openMSP430_0/frontend_0/pc_reg[15]_i_6/O[2]
                         net (fo=2, routed)           0.483    20.224    omsp_system_radio_inst/openMSP430_0/frontend_0/in19[14]
    SLICE_X35Y150        LUT5 (Prop_lut5_I0_O)        0.274    20.498 r  omsp_system_radio_inst/openMSP430_0/frontend_0/mdb_out_nxt[14]_i_2/O
                         net (fo=2, routed)           0.504    21.002    omsp_system_radio_inst/openMSP430_0/frontend_0/mdb_out_nxt[14]_i_2_n_0
    SLICE_X35Y149        LUT5 (Prop_lut5_I2_O)        0.267    21.269 r  omsp_system_radio_inst/openMSP430_0/frontend_0/ram_pmem_omsp_radio_i_2/O
                         net (fo=17, routed)          1.646    22.915    ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/addra[13]
    SLICE_X8Y138         LUT5 (Prop_lut5_I0_O)        0.115    23.030 r  ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=1, routed)           0.614    23.644    ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_i_1_n_0
    RAMB18_X0Y56         RAMB18E1                                     r  ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock dcm_clk0 rise edge)
                                                     49.999    49.999 r  
    P15                                               0.000    49.999 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    49.999    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    51.343 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.909    52.252    clk_48mhz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    46.158 r  mmcm/CLKOUT0
                         net (fo=1, routed)           1.374    47.532    dcm_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    47.609 r  buf_sys_clock/O
                         net (fo=1285, routed)        1.303    48.912    ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB18_X0Y56         RAMB18E1                                     r  ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.396    49.307    
                         clock uncertainty           -0.066    49.241    
    RAMB18_X0Y56         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.546    48.695    ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         48.695    
                         arrival time                         -23.644    
  -------------------------------------------------------------------
                         slack                                 25.052    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 omsp_system_radio_inst/openMSP430_0/mem_backbone_0/pmem_dout_bckup_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dcm_clk0  {rise@0.000ns fall@25.000ns period=49.999ns})
  Destination:            omsp_system_radio_inst/openMSP430_0/frontend_0/inst_dext_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by dcm_clk0  {rise@0.000ns fall@25.000ns period=49.999ns})
  Path Group:             dcm_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dcm_clk0 rise@0.000ns - dcm_clk0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.390ns (72.248%)  route 0.150ns (27.752%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_clk0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.400     0.647    clk_48mhz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.729 r  mmcm/CLKOUT0
                         net (fo=1, routed)           0.495    -1.234    dcm_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.208 r  buf_sys_clock/O
                         net (fo=1285, routed)        0.568    -0.640    omsp_system_radio_inst/openMSP430_0/mem_backbone_0/CLK
    SLICE_X31Y148        FDCE                                         r  omsp_system_radio_inst/openMSP430_0/mem_backbone_0/pmem_dout_bckup_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y148        FDCE (Prop_fdce_C_Q)         0.141    -0.499 r  omsp_system_radio_inst/openMSP430_0/mem_backbone_0/pmem_dout_bckup_reg[7]/Q
                         net (fo=14, routed)          0.149    -0.350    omsp_system_radio_inst/openMSP430_0/mem_backbone_0/pmem_dout_bckup[7]
    SLICE_X30Y148        LUT5 (Prop_lut5_I4_O)        0.045    -0.305 r  omsp_system_radio_inst/openMSP430_0/mem_backbone_0/inst_dext[8]_i_7/O
                         net (fo=1, routed)           0.000    -0.305    omsp_system_radio_inst/openMSP430_0/mem_backbone_0/inst_dext[8]_i_7_n_0
    SLICE_X30Y148        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111    -0.194 r  omsp_system_radio_inst/openMSP430_0/mem_backbone_0/inst_dext_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.194    omsp_system_radio_inst/openMSP430_0/mem_backbone_0/inst_dext_reg[8]_i_1_n_0
    SLICE_X30Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.154 r  omsp_system_radio_inst/openMSP430_0/mem_backbone_0/inst_dext_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.153    omsp_system_radio_inst/openMSP430_0/mem_backbone_0/inst_dext_reg[12]_i_1_n_0
    SLICE_X30Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.100 r  omsp_system_radio_inst/openMSP430_0/mem_backbone_0/inst_dext_reg[15]_i_2/O[0]
                         net (fo=2, routed)           0.000    -0.100    omsp_system_radio_inst/openMSP430_0/frontend_0/inst_dext_reg[15]_0[12]
    SLICE_X30Y150        FDCE                                         r  omsp_system_radio_inst/openMSP430_0/frontend_0/inst_dext_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock dcm_clk0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.438     0.873    clk_48mhz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.289 r  mmcm/CLKOUT0
                         net (fo=1, routed)           0.540    -1.749    dcm_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.720 r  buf_sys_clock/O
                         net (fo=1285, routed)        0.925    -0.795    omsp_system_radio_inst/openMSP430_0/frontend_0/CLK
    SLICE_X30Y150        FDCE                                         r  omsp_system_radio_inst/openMSP430_0/frontend_0/inst_dext_reg[13]/C
                         clock pessimism              0.507    -0.288    
    SLICE_X30Y150        FDCE (Hold_fdce_C_D)         0.130    -0.158    omsp_system_radio_inst/openMSP430_0/frontend_0/inst_dext_reg[13]
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 omsp_system_radio_inst/openMSP430_0/mem_backbone_0/pmem_dout_bckup_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dcm_clk0  {rise@0.000ns fall@25.000ns period=49.999ns})
  Destination:            omsp_system_radio_inst/openMSP430_0/frontend_0/inst_dext_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by dcm_clk0  {rise@0.000ns fall@25.000ns period=49.999ns})
  Path Group:             dcm_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dcm_clk0 rise@0.000ns - dcm_clk0 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.403ns (72.901%)  route 0.150ns (27.099%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_clk0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.400     0.647    clk_48mhz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.729 r  mmcm/CLKOUT0
                         net (fo=1, routed)           0.495    -1.234    dcm_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.208 r  buf_sys_clock/O
                         net (fo=1285, routed)        0.568    -0.640    omsp_system_radio_inst/openMSP430_0/mem_backbone_0/CLK
    SLICE_X31Y148        FDCE                                         r  omsp_system_radio_inst/openMSP430_0/mem_backbone_0/pmem_dout_bckup_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y148        FDCE (Prop_fdce_C_Q)         0.141    -0.499 r  omsp_system_radio_inst/openMSP430_0/mem_backbone_0/pmem_dout_bckup_reg[7]/Q
                         net (fo=14, routed)          0.149    -0.350    omsp_system_radio_inst/openMSP430_0/mem_backbone_0/pmem_dout_bckup[7]
    SLICE_X30Y148        LUT5 (Prop_lut5_I4_O)        0.045    -0.305 r  omsp_system_radio_inst/openMSP430_0/mem_backbone_0/inst_dext[8]_i_7/O
                         net (fo=1, routed)           0.000    -0.305    omsp_system_radio_inst/openMSP430_0/mem_backbone_0/inst_dext[8]_i_7_n_0
    SLICE_X30Y148        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111    -0.194 r  omsp_system_radio_inst/openMSP430_0/mem_backbone_0/inst_dext_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.194    omsp_system_radio_inst/openMSP430_0/mem_backbone_0/inst_dext_reg[8]_i_1_n_0
    SLICE_X30Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.154 r  omsp_system_radio_inst/openMSP430_0/mem_backbone_0/inst_dext_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.153    omsp_system_radio_inst/openMSP430_0/mem_backbone_0/inst_dext_reg[12]_i_1_n_0
    SLICE_X30Y150        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.087 r  omsp_system_radio_inst/openMSP430_0/mem_backbone_0/inst_dext_reg[15]_i_2/O[2]
                         net (fo=2, routed)           0.000    -0.087    omsp_system_radio_inst/openMSP430_0/frontend_0/inst_dext_reg[15]_0[14]
    SLICE_X30Y150        FDCE                                         r  omsp_system_radio_inst/openMSP430_0/frontend_0/inst_dext_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock dcm_clk0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.438     0.873    clk_48mhz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.289 r  mmcm/CLKOUT0
                         net (fo=1, routed)           0.540    -1.749    dcm_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.720 r  buf_sys_clock/O
                         net (fo=1285, routed)        0.925    -0.795    omsp_system_radio_inst/openMSP430_0/frontend_0/CLK
    SLICE_X30Y150        FDCE                                         r  omsp_system_radio_inst/openMSP430_0/frontend_0/inst_dext_reg[15]/C
                         clock pessimism              0.507    -0.288    
    SLICE_X30Y150        FDCE (Hold_fdce_C_D)         0.130    -0.158    omsp_system_radio_inst/openMSP430_0/frontend_0/inst_dext_reg[15]
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 omsp_system_radio_inst/uart_app/baud_hi_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dcm_clk0  {rise@0.000ns fall@25.000ns period=49.999ns})
  Destination:            omsp_system_radio_inst/uart_app/rxfer_cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by dcm_clk0  {rise@0.000ns fall@25.000ns period=49.999ns})
  Path Group:             dcm_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dcm_clk0 rise@0.000ns - dcm_clk0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.227ns (51.905%)  route 0.210ns (48.095%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_clk0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.400     0.647    clk_48mhz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.729 r  mmcm/CLKOUT0
                         net (fo=1, routed)           0.495    -1.234    dcm_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.208 r  buf_sys_clock/O
                         net (fo=1285, routed)        0.561    -0.647    omsp_system_radio_inst/uart_app/CLK
    SLICE_X48Y140        FDCE                                         r  omsp_system_radio_inst/uart_app/baud_hi_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y140        FDCE (Prop_fdce_C_Q)         0.128    -0.519 r  omsp_system_radio_inst/uart_app/baud_hi_reg[7]/Q
                         net (fo=4, routed)           0.210    -0.309    omsp_system_radio_inst/uart_app/sync_cell_uart_rxd/rxfer_cnt_reg[15]_0[7]
    SLICE_X52Y140        LUT6 (Prop_lut6_I5_O)        0.099    -0.210 r  omsp_system_radio_inst/uart_app/sync_cell_uart_rxd/rxfer_cnt[14]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.210    omsp_system_radio_inst/uart_app/sync_cell_uart_rxd_n_1
    SLICE_X52Y140        FDCE                                         r  omsp_system_radio_inst/uart_app/rxfer_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock dcm_clk0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.438     0.873    clk_48mhz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.289 r  mmcm/CLKOUT0
                         net (fo=1, routed)           0.540    -1.749    dcm_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.720 r  buf_sys_clock/O
                         net (fo=1285, routed)        0.828    -0.892    omsp_system_radio_inst/uart_app/CLK
    SLICE_X52Y140        FDCE                                         r  omsp_system_radio_inst/uart_app/rxfer_cnt_reg[14]/C
                         clock pessimism              0.507    -0.384    
    SLICE_X52Y140        FDCE (Hold_fdce_C_D)         0.092    -0.292    omsp_system_radio_inst/uart_app/rxfer_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 omsp_system_radio_inst/openMSP430_0/mem_backbone_0/pmem_dout_bckup_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dcm_clk0  {rise@0.000ns fall@25.000ns period=49.999ns})
  Destination:            omsp_system_radio_inst/openMSP430_0/frontend_0/inst_dext_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by dcm_clk0  {rise@0.000ns fall@25.000ns period=49.999ns})
  Path Group:             dcm_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dcm_clk0 rise@0.000ns - dcm_clk0 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.426ns (73.983%)  route 0.150ns (26.017%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_clk0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.400     0.647    clk_48mhz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.729 r  mmcm/CLKOUT0
                         net (fo=1, routed)           0.495    -1.234    dcm_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.208 r  buf_sys_clock/O
                         net (fo=1285, routed)        0.568    -0.640    omsp_system_radio_inst/openMSP430_0/mem_backbone_0/CLK
    SLICE_X31Y148        FDCE                                         r  omsp_system_radio_inst/openMSP430_0/mem_backbone_0/pmem_dout_bckup_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y148        FDCE (Prop_fdce_C_Q)         0.141    -0.499 r  omsp_system_radio_inst/openMSP430_0/mem_backbone_0/pmem_dout_bckup_reg[7]/Q
                         net (fo=14, routed)          0.149    -0.350    omsp_system_radio_inst/openMSP430_0/mem_backbone_0/pmem_dout_bckup[7]
    SLICE_X30Y148        LUT5 (Prop_lut5_I4_O)        0.045    -0.305 r  omsp_system_radio_inst/openMSP430_0/mem_backbone_0/inst_dext[8]_i_7/O
                         net (fo=1, routed)           0.000    -0.305    omsp_system_radio_inst/openMSP430_0/mem_backbone_0/inst_dext[8]_i_7_n_0
    SLICE_X30Y148        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111    -0.194 r  omsp_system_radio_inst/openMSP430_0/mem_backbone_0/inst_dext_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.194    omsp_system_radio_inst/openMSP430_0/mem_backbone_0/inst_dext_reg[8]_i_1_n_0
    SLICE_X30Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.154 r  omsp_system_radio_inst/openMSP430_0/mem_backbone_0/inst_dext_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.153    omsp_system_radio_inst/openMSP430_0/mem_backbone_0/inst_dext_reg[12]_i_1_n_0
    SLICE_X30Y150        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089    -0.064 r  omsp_system_radio_inst/openMSP430_0/mem_backbone_0/inst_dext_reg[15]_i_2/O[1]
                         net (fo=2, routed)           0.000    -0.064    omsp_system_radio_inst/openMSP430_0/frontend_0/inst_dext_reg[15]_0[13]
    SLICE_X30Y150        FDCE                                         r  omsp_system_radio_inst/openMSP430_0/frontend_0/inst_dext_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock dcm_clk0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.438     0.873    clk_48mhz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.289 r  mmcm/CLKOUT0
                         net (fo=1, routed)           0.540    -1.749    dcm_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.720 r  buf_sys_clock/O
                         net (fo=1285, routed)        0.925    -0.795    omsp_system_radio_inst/openMSP430_0/frontend_0/CLK
    SLICE_X30Y150        FDCE                                         r  omsp_system_radio_inst/openMSP430_0/frontend_0/inst_dext_reg[14]/C
                         clock pessimism              0.507    -0.288    
    SLICE_X30Y150        FDCE (Hold_fdce_C_D)         0.130    -0.158    omsp_system_radio_inst/openMSP430_0/frontend_0/inst_dext_reg[14]
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 omsp_system_radio_inst/openMSP430_0/mem_backbone_0/pmem_dout_bckup_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dcm_clk0  {rise@0.000ns fall@25.000ns period=49.999ns})
  Destination:            omsp_system_radio_inst/openMSP430_0/frontend_0/inst_alu_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dcm_clk0  {rise@0.000ns fall@25.000ns period=49.999ns})
  Path Group:             dcm_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dcm_clk0 rise@0.000ns - dcm_clk0 rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.186ns (35.072%)  route 0.344ns (64.928%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.639ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_clk0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.400     0.647    clk_48mhz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.729 r  mmcm/CLKOUT0
                         net (fo=1, routed)           0.495    -1.234    dcm_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.208 r  buf_sys_clock/O
                         net (fo=1285, routed)        0.569    -0.639    omsp_system_radio_inst/openMSP430_0/mem_backbone_0/CLK
    SLICE_X28Y147        FDCE                                         r  omsp_system_radio_inst/openMSP430_0/mem_backbone_0/pmem_dout_bckup_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y147        FDCE (Prop_fdce_C_Q)         0.141    -0.498 f  omsp_system_radio_inst/openMSP430_0/mem_backbone_0/pmem_dout_bckup_reg[13]/Q
                         net (fo=8, routed)           0.159    -0.339    omsp_system_radio_inst/openMSP430_0/mem_backbone_0/pmem_dout_bckup[13]
    SLICE_X29Y147        LUT4 (Prop_lut4_I3_O)        0.045    -0.294 r  omsp_system_radio_inst/openMSP430_0/mem_backbone_0/inst_alu[1]_i_1/O
                         net (fo=1, routed)           0.185    -0.109    omsp_system_radio_inst/openMSP430_0/frontend_0/inst_alu_reg[11]_20[1]
    SLICE_X33Y150        FDCE                                         r  omsp_system_radio_inst/openMSP430_0/frontend_0/inst_alu_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dcm_clk0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.438     0.873    clk_48mhz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.289 r  mmcm/CLKOUT0
                         net (fo=1, routed)           0.540    -1.749    dcm_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.720 r  buf_sys_clock/O
                         net (fo=1285, routed)        0.925    -0.795    omsp_system_radio_inst/openMSP430_0/frontend_0/CLK
    SLICE_X33Y150        FDCE                                         r  omsp_system_radio_inst/openMSP430_0/frontend_0/inst_alu_reg[1]/C
                         clock pessimism              0.507    -0.288    
    SLICE_X33Y150        FDCE (Hold_fdce_C_D)         0.075    -0.213    omsp_system_radio_inst/openMSP430_0/frontend_0/inst_alu_reg[1]
  -------------------------------------------------------------------
                         required time                          0.213    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 omsp_system_radio_inst/timerA_0/sync_cell_cci0/data_sync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dcm_clk0  {rise@0.000ns fall@25.000ns period=49.999ns})
  Destination:            omsp_system_radio_inst/timerA_0/sync_cell_cci0/data_sync_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dcm_clk0  {rise@0.000ns fall@25.000ns period=49.999ns})
  Path Group:             dcm_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dcm_clk0 rise@0.000ns - dcm_clk0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.884ns
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_clk0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.400     0.647    clk_48mhz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.729 r  mmcm/CLKOUT0
                         net (fo=1, routed)           0.495    -1.234    dcm_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.208 r  buf_sys_clock/O
                         net (fo=1285, routed)        0.566    -0.642    omsp_system_radio_inst/timerA_0/sync_cell_cci0/CLK
    SLICE_X33Y141        FDCE                                         r  omsp_system_radio_inst/timerA_0/sync_cell_cci0/data_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y141        FDCE (Prop_fdce_C_Q)         0.141    -0.501 r  omsp_system_radio_inst/timerA_0/sync_cell_cci0/data_sync_reg[0]/Q
                         net (fo=1, routed)           0.055    -0.446    omsp_system_radio_inst/timerA_0/sync_cell_cci0/data_sync_reg_n_0_[0]
    SLICE_X33Y141        FDCE                                         r  omsp_system_radio_inst/timerA_0/sync_cell_cci0/data_sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dcm_clk0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.438     0.873    clk_48mhz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.289 r  mmcm/CLKOUT0
                         net (fo=1, routed)           0.540    -1.749    dcm_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.720 r  buf_sys_clock/O
                         net (fo=1285, routed)        0.836    -0.884    omsp_system_radio_inst/timerA_0/sync_cell_cci0/CLK
    SLICE_X33Y141        FDCE                                         r  omsp_system_radio_inst/timerA_0/sync_cell_cci0/data_sync_reg[1]/C
                         clock pessimism              0.241    -0.642    
    SLICE_X33Y141        FDCE (Hold_fdce_C_D)         0.075    -0.567    omsp_system_radio_inst/timerA_0/sync_cell_cci0/data_sync_reg[1]
  -------------------------------------------------------------------
                         required time                          0.567    
                         arrival time                          -0.446    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 omsp_system_radio_inst/uart_app/rxd_buf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dcm_clk0  {rise@0.000ns fall@25.000ns period=49.999ns})
  Destination:            omsp_system_radio_inst/uart_app/rxd_buf_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by dcm_clk0  {rise@0.000ns fall@25.000ns period=49.999ns})
  Path Group:             dcm_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dcm_clk0 rise@0.000ns - dcm_clk0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.208%)  route 0.066ns (31.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_clk0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.400     0.647    clk_48mhz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.729 r  mmcm/CLKOUT0
                         net (fo=1, routed)           0.495    -1.234    dcm_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.208 r  buf_sys_clock/O
                         net (fo=1285, routed)        0.559    -0.649    omsp_system_radio_inst/uart_app/CLK
    SLICE_X53Y142        FDPE                                         r  omsp_system_radio_inst/uart_app/rxd_buf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y142        FDPE (Prop_fdpe_C_Q)         0.141    -0.508 r  omsp_system_radio_inst/uart_app/rxd_buf_reg[0]/Q
                         net (fo=3, routed)           0.066    -0.442    omsp_system_radio_inst/uart_app/rxd_buf_reg_n_0_[0]
    SLICE_X53Y142        FDPE                                         r  omsp_system_radio_inst/uart_app/rxd_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dcm_clk0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.438     0.873    clk_48mhz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.289 r  mmcm/CLKOUT0
                         net (fo=1, routed)           0.540    -1.749    dcm_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.720 r  buf_sys_clock/O
                         net (fo=1285, routed)        0.828    -0.892    omsp_system_radio_inst/uart_app/CLK
    SLICE_X53Y142        FDPE                                         r  omsp_system_radio_inst/uart_app/rxd_buf_reg[1]/C
                         clock pessimism              0.242    -0.649    
    SLICE_X53Y142        FDPE (Hold_fdpe_C_D)         0.075    -0.574    omsp_system_radio_inst/uart_app/rxd_buf_reg[1]
  -------------------------------------------------------------------
                         required time                          0.574    
                         arrival time                          -0.442    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 omsp_system_radio_inst/uart_program/rxd_buf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dcm_clk0  {rise@0.000ns fall@25.000ns period=49.999ns})
  Destination:            omsp_system_radio_inst/uart_program/rxd_buf_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by dcm_clk0  {rise@0.000ns fall@25.000ns period=49.999ns})
  Path Group:             dcm_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dcm_clk0 rise@0.000ns - dcm_clk0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.208%)  route 0.066ns (31.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_clk0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.400     0.647    clk_48mhz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.729 r  mmcm/CLKOUT0
                         net (fo=1, routed)           0.495    -1.234    dcm_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.208 r  buf_sys_clock/O
                         net (fo=1285, routed)        0.558    -0.650    omsp_system_radio_inst/uart_program/CLK
    SLICE_X49Y136        FDPE                                         r  omsp_system_radio_inst/uart_program/rxd_buf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y136        FDPE (Prop_fdpe_C_Q)         0.141    -0.509 r  omsp_system_radio_inst/uart_program/rxd_buf_reg[0]/Q
                         net (fo=3, routed)           0.066    -0.443    omsp_system_radio_inst/uart_program/rxd_buf_reg_n_0_[0]
    SLICE_X49Y136        FDPE                                         r  omsp_system_radio_inst/uart_program/rxd_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dcm_clk0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.438     0.873    clk_48mhz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.289 r  mmcm/CLKOUT0
                         net (fo=1, routed)           0.540    -1.749    dcm_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.720 r  buf_sys_clock/O
                         net (fo=1285, routed)        0.827    -0.893    omsp_system_radio_inst/uart_program/CLK
    SLICE_X49Y136        FDPE                                         r  omsp_system_radio_inst/uart_program/rxd_buf_reg[1]/C
                         clock pessimism              0.242    -0.650    
    SLICE_X49Y136        FDPE (Hold_fdpe_C_D)         0.075    -0.575    omsp_system_radio_inst/uart_program/rxd_buf_reg[1]
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                          -0.443    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 omsp_system_radio_inst/openMSP430_0/mem_backbone_0/pmem_dout_bckup_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dcm_clk0  {rise@0.000ns fall@25.000ns period=49.999ns})
  Destination:            omsp_system_radio_inst/openMSP430_0/frontend_0/inst_sz_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dcm_clk0  {rise@0.000ns fall@25.000ns period=49.999ns})
  Path Group:             dcm_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dcm_clk0 rise@0.000ns - dcm_clk0 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.186ns (31.828%)  route 0.398ns (68.172%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_clk0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.400     0.647    clk_48mhz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.729 r  mmcm/CLKOUT0
                         net (fo=1, routed)           0.495    -1.234    dcm_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.208 r  buf_sys_clock/O
                         net (fo=1285, routed)        0.568    -0.640    omsp_system_radio_inst/openMSP430_0/mem_backbone_0/CLK
    SLICE_X31Y148        FDCE                                         r  omsp_system_radio_inst/openMSP430_0/mem_backbone_0/pmem_dout_bckup_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y148        FDCE (Prop_fdce_C_Q)         0.141    -0.499 r  omsp_system_radio_inst/openMSP430_0/mem_backbone_0/pmem_dout_bckup_reg[7]/Q
                         net (fo=14, routed)          0.398    -0.101    omsp_system_radio_inst/openMSP430_0/mem_backbone_0/pmem_dout_bckup[7]
    SLICE_X24Y150        LUT6 (Prop_lut6_I2_O)        0.045    -0.056 r  omsp_system_radio_inst/openMSP430_0/mem_backbone_0/inst_sz[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.056    omsp_system_radio_inst/openMSP430_0/frontend_0/inst_sz_reg[1]_0[1]
    SLICE_X24Y150        FDCE                                         r  omsp_system_radio_inst/openMSP430_0/frontend_0/inst_sz_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dcm_clk0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.438     0.873    clk_48mhz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.289 r  mmcm/CLKOUT0
                         net (fo=1, routed)           0.540    -1.749    dcm_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.720 r  buf_sys_clock/O
                         net (fo=1285, routed)        0.928    -0.792    omsp_system_radio_inst/openMSP430_0/frontend_0/CLK
    SLICE_X24Y150        FDCE                                         r  omsp_system_radio_inst/openMSP430_0/frontend_0/inst_sz_reg[1]/C
                         clock pessimism              0.507    -0.285    
    SLICE_X24Y150        FDCE (Hold_fdce_C_D)         0.092    -0.193    omsp_system_radio_inst/openMSP430_0/frontend_0/inst_sz_reg[1]
  -------------------------------------------------------------------
                         required time                          0.193    
                         arrival time                          -0.056    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 omsp_system_radio_inst/uart_app/baud_lo_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by dcm_clk0  {rise@0.000ns fall@25.000ns period=49.999ns})
  Destination:            omsp_system_radio_inst/uart_app/txfer_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by dcm_clk0  {rise@0.000ns fall@25.000ns period=49.999ns})
  Path Group:             dcm_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dcm_clk0 rise@0.000ns - dcm_clk0 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.186ns (37.630%)  route 0.308ns (62.370%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_clk0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.400     0.647    clk_48mhz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.729 r  mmcm/CLKOUT0
                         net (fo=1, routed)           0.495    -1.234    dcm_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.208 r  buf_sys_clock/O
                         net (fo=1285, routed)        0.560    -0.648    omsp_system_radio_inst/uart_app/CLK
    SLICE_X47Y139        FDCE                                         r  omsp_system_radio_inst/uart_app/baud_lo_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y139        FDCE (Prop_fdce_C_Q)         0.141    -0.507 r  omsp_system_radio_inst/uart_app/baud_lo_reg[5]/Q
                         net (fo=4, routed)           0.308    -0.199    omsp_system_radio_inst/uart_app/baudrate[5]
    SLICE_X57Y139        LUT4 (Prop_lut4_I0_O)        0.045    -0.154 r  omsp_system_radio_inst/uart_app/txfer_cnt[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.154    omsp_system_radio_inst/uart_app/txfer_cnt[5]_i_1__0_n_0
    SLICE_X57Y139        FDCE                                         r  omsp_system_radio_inst/uart_app/txfer_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dcm_clk0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.438     0.873    clk_48mhz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.289 r  mmcm/CLKOUT0
                         net (fo=1, routed)           0.540    -1.749    dcm_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.720 r  buf_sys_clock/O
                         net (fo=1285, routed)        0.829    -0.892    omsp_system_radio_inst/uart_app/CLK
    SLICE_X57Y139        FDCE                                         r  omsp_system_radio_inst/uart_app/txfer_cnt_reg[5]/C
                         clock pessimism              0.507    -0.384    
    SLICE_X57Y139        FDCE (Hold_fdce_C_D)         0.091    -0.293    omsp_system_radio_inst/uart_app/txfer_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.139    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dcm_clk0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         49.999
Sources:            { mmcm/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         49.999      47.829     RAMB18_X0Y54     ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         49.999      47.829     RAMB18_X0Y54     ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         49.999      47.829     RAMB18_X0Y63     ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         49.999      47.829     RAMB18_X0Y63     ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         49.999      47.829     RAMB18_X0Y62     ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         49.999      47.829     RAMB18_X0Y62     ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         49.999      47.829     RAMB18_X0Y57     ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         49.999      47.829     RAMB18_X0Y57     ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         49.999      47.829     RAMB18_X0Y58     ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         49.999      47.829     RAMB18_X0Y58     ram_pmem_omsp_radio/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       49.999      163.361    MMCME2_ADV_X0Y1  mmcm/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X28Y109    debounce_console_uart_select/DFF1_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X33Y112    debounce_console_uart_select/DFF2_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X30Y128    omsp_system_radio_inst/openMSP430_0/multiplier_0/reshi_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X30Y128    omsp_system_radio_inst/openMSP430_0/multiplier_0/reshi_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X30Y128    omsp_system_radio_inst/openMSP430_0/multiplier_0/reshi_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X33Y128    omsp_system_radio_inst/openMSP430_0/multiplier_0/reshi_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X33Y128    omsp_system_radio_inst/openMSP430_0/multiplier_0/reshi_reg[14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X33Y128    omsp_system_radio_inst/openMSP430_0/multiplier_0/reshi_reg[15]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X30Y128    omsp_system_radio_inst/openMSP430_0/multiplier_0/reshi_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X34Y113    debounce_console_uart_select/q_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X28Y109    debounce_console_uart_select/DFF1_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X35Y127    omsp_system_radio_inst/openMSP430_0/multiplier_0/reshi_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X35Y126    omsp_system_radio_inst/openMSP430_0/multiplier_0/reshi_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X35Y126    omsp_system_radio_inst/openMSP430_0/multiplier_0/reshi_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X35Y126    omsp_system_radio_inst/openMSP430_0/multiplier_0/reshi_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X35Y126    omsp_system_radio_inst/openMSP430_0/multiplier_0/reshi_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X35Y127    omsp_system_radio_inst/openMSP430_0/multiplier_0/reshi_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X34Y123    omsp_system_radio_inst/openMSP430_0/multiplier_0/reslo_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X34Y123    omsp_system_radio_inst/openMSP430_0/multiplier_0/reslo_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X34Y107    debounce_debug_uart_select/DB_out_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  dcm_clkfbout
  To Clock:  dcm_clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       19.241ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dcm_clkfbout
Waveform(ns):       { 0.000 10.417 }
Period(ns):         20.833
Sources:            { mmcm/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.833      19.241     BUFGCTRL_X0Y2    bufclkfb/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.833      19.584     MMCME2_ADV_X0Y1  mmcm/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.833      19.584     MMCME2_ADV_X0Y1  mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.833      79.167     MMCME2_ADV_X0Y1  mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.833      192.527    MMCME2_ADV_X0Y1  mmcm/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  clk_nobuf

Setup :            0  Failing Endpoints,  Worst Slack       17.508ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.508ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_nobuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.418ns  (logic 0.379ns (15.675%)  route 2.039ns (84.325%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y134                                     0.000     0.000 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
    SLICE_X53Y134        FDPE (Prop_fdpe_C_Q)         0.379     0.379 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=31, routed)          2.039     2.418    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/in0
    SLICE_X29Y122        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X29Y122        FDRE (Setup_fdre_C_D)       -0.074    19.926    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg
  -------------------------------------------------------------------
                         required time                         19.926    
                         arrival time                          -2.418    
  -------------------------------------------------------------------
                         slack                                 17.508    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk

Setup :            0  Failing Endpoints,  Worst Slack        7.518ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       38.406ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.518ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall@13.750ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.196ns  (logic 3.357ns (54.177%)  route 2.839ns (45.823%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.085ns = ( 9.335 - 1.250 ) 
    Source Clock Delay      (SCD):    8.121ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     7.265    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     7.371 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     8.096    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     5.171 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     6.620    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.701 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       1.420     8.121    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X79Y122        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y122        FDRE (Prop_fdre_C_Q)         0.379     8.500 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          2.839    11.339    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[9].u_iobuf_dq/IBUFDISABLE
    H5                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.299    13.638 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[9].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    13.638    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[0]
    IDELAY_X1Y101        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679    14.317 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    14.317    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_0
    ILOGIC_X1Y101        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall edge)
                                                     13.750    13.750 f  
    P15                                               0.000    13.750 f  USER_CLOCK (IN)
                         net (fo=0)                   0.000    13.750    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    15.094 f  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    16.420    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    16.493 f  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    18.123    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    18.200 f  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    19.510    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    19.583 f  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.502    20.085    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    21.479 f  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.356    21.835    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y101        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.342    22.177    
                         clock uncertainty           -0.210    21.967    
    ILOGIC_X1Y101        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132    21.835    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         21.835    
                         arrival time                         -14.317    
  -------------------------------------------------------------------
                         slack                                  7.518    

Slack (MET) :             7.652ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall@13.750ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.062ns  (logic 3.357ns (55.374%)  route 2.705ns (44.626%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.085ns = ( 9.335 - 1.250 ) 
    Source Clock Delay      (SCD):    8.121ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     7.265    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     7.371 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     8.096    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     5.171 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     6.620    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.701 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       1.420     8.121    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X79Y122        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y122        FDRE (Prop_fdre_C_Q)         0.379     8.500 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          2.705    11.205    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq/IBUFDISABLE
    H6                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.299    13.504 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    13.504    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[1]
    IDELAY_X1Y102        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679    14.183 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    14.183    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_1
    ILOGIC_X1Y102        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall edge)
                                                     13.750    13.750 f  
    P15                                               0.000    13.750 f  USER_CLOCK (IN)
                         net (fo=0)                   0.000    13.750    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    15.094 f  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    16.420    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    16.493 f  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    18.123    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    18.200 f  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    19.510    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    19.583 f  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.502    20.085    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    21.479 f  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.356    21.835    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y102        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.342    22.177    
                         clock uncertainty           -0.210    21.967    
    ILOGIC_X1Y102        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132    21.835    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         21.835    
                         arrival time                         -14.183    
  -------------------------------------------------------------------
                         slack                                  7.652    

Slack (MET) :             7.652ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall@13.750ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.061ns  (logic 3.357ns (55.388%)  route 2.704ns (44.612%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.084ns = ( 9.334 - 1.250 ) 
    Source Clock Delay      (SCD):    8.121ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     7.265    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     7.371 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     8.096    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     5.171 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     6.620    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.701 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       1.420     8.121    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X79Y122        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y122        FDRE (Prop_fdre_C_Q)         0.379     8.500 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          2.704    11.204    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq/IBUFDISABLE
    K1                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.299    13.503 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    13.503    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[2]
    IDELAY_X1Y103        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679    14.182 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    14.182    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_2
    ILOGIC_X1Y103        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall edge)
                                                     13.750    13.750 f  
    P15                                               0.000    13.750 f  USER_CLOCK (IN)
                         net (fo=0)                   0.000    13.750    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    15.094 f  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    16.420    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    16.493 f  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    18.123    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    18.200 f  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    19.510    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    19.583 f  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.502    20.085    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    21.479 f  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.355    21.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y103        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.342    22.176    
                         clock uncertainty           -0.210    21.966    
    ILOGIC_X1Y103        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132    21.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         21.834    
                         arrival time                         -14.182    
  -------------------------------------------------------------------
                         slack                                  7.652    

Slack (MET) :             7.786ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall@13.750ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.927ns  (logic 3.357ns (56.639%)  route 2.570ns (43.361%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.084ns = ( 9.334 - 1.250 ) 
    Source Clock Delay      (SCD):    8.121ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     7.265    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     7.371 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     8.096    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     5.171 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     6.620    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.701 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       1.420     8.121    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X79Y122        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y122        FDRE (Prop_fdre_C_Q)         0.379     8.500 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          2.570    11.070    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq/IBUFDISABLE
    K2                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.299    13.369 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    13.369    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[3]
    IDELAY_X1Y104        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679    14.048 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    14.048    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_3
    ILOGIC_X1Y104        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall edge)
                                                     13.750    13.750 f  
    P15                                               0.000    13.750 f  USER_CLOCK (IN)
                         net (fo=0)                   0.000    13.750    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    15.094 f  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    16.420    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    16.493 f  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    18.123    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    18.200 f  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    19.510    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    19.583 f  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.502    20.085    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    21.479 f  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.355    21.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y104        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.342    22.176    
                         clock uncertainty           -0.210    21.966    
    ILOGIC_X1Y104        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132    21.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         21.834    
                         arrival time                         -14.048    
  -------------------------------------------------------------------
                         slack                                  7.786    

Slack (MET) :             7.797ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall@13.750ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.916ns  (logic 3.357ns (56.741%)  route 2.559ns (43.259%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.084ns = ( 9.334 - 1.250 ) 
    Source Clock Delay      (SCD):    8.121ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     7.265    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     7.371 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     8.096    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     5.171 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     6.620    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.701 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       1.420     8.121    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X79Y122        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y122        FDRE (Prop_fdre_C_Q)         0.379     8.500 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          2.559    11.059    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq/IBUFDISABLE
    J2                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.299    13.358 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    13.358    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[4]
    IDELAY_X1Y105        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679    14.037 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    14.037    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_4
    ILOGIC_X1Y105        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall edge)
                                                     13.750    13.750 f  
    P15                                               0.000    13.750 f  USER_CLOCK (IN)
                         net (fo=0)                   0.000    13.750    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    15.094 f  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    16.420    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    16.493 f  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    18.123    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    18.200 f  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    19.510    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    19.583 f  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.502    20.085    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    21.479 f  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.355    21.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y105        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.342    22.176    
                         clock uncertainty           -0.210    21.966    
    ILOGIC_X1Y105        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132    21.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         21.834    
                         arrival time                         -14.037    
  -------------------------------------------------------------------
                         slack                                  7.797    

Slack (MET) :             7.931ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall@13.750ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.782ns  (logic 3.357ns (58.055%)  route 2.425ns (41.945%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.084ns = ( 9.334 - 1.250 ) 
    Source Clock Delay      (SCD):    8.121ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     7.265    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     7.371 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     8.096    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     5.171 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     6.620    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.701 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       1.420     8.121    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X79Y122        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y122        FDRE (Prop_fdre_C_Q)         0.379     8.500 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          2.425    10.925    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq/IBUFDISABLE
    J3                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.299    13.224 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    13.224    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[5]
    IDELAY_X1Y106        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679    13.903 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    13.903    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_5
    ILOGIC_X1Y106        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall edge)
                                                     13.750    13.750 f  
    P15                                               0.000    13.750 f  USER_CLOCK (IN)
                         net (fo=0)                   0.000    13.750    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    15.094 f  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    16.420    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    16.493 f  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    18.123    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    18.200 f  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    19.510    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    19.583 f  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.502    20.085    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    21.479 f  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.355    21.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y106        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.342    22.176    
                         clock uncertainty           -0.210    21.966    
    ILOGIC_X1Y106        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132    21.834    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         21.834    
                         arrival time                         -13.903    
  -------------------------------------------------------------------
                         slack                                  7.931    

Slack (MET) :             8.347ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall@13.750ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.368ns  (logic 3.357ns (62.536%)  route 2.011ns (37.464%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.086ns = ( 9.336 - 1.250 ) 
    Source Clock Delay      (SCD):    8.121ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     7.265    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     7.371 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     8.096    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     5.171 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     6.620    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.701 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       1.420     8.121    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X79Y122        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y122        FDRE (Prop_fdre_C_Q)         0.379     8.500 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          2.011    10.511    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq/IBUFDISABLE
    G3                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.299    12.810 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    12.810    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[6]
    IDELAY_X1Y109        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679    13.489 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    13.489    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_6
    ILOGIC_X1Y109        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall edge)
                                                     13.750    13.750 f  
    P15                                               0.000    13.750 f  USER_CLOCK (IN)
                         net (fo=0)                   0.000    13.750    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    15.094 f  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    16.420    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    16.493 f  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    18.123    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    18.200 f  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    19.510    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    19.583 f  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.502    20.085    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    21.479 f  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.357    21.836    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y109        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.342    22.178    
                         clock uncertainty           -0.210    21.968    
    ILOGIC_X1Y109        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132    21.836    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         21.836    
                         arrival time                         -13.489    
  -------------------------------------------------------------------
                         slack                                  8.347    

Slack (MET) :             8.456ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall@13.750ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.260ns  (logic 3.357ns (63.820%)  route 1.903ns (36.180%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.087ns = ( 9.337 - 1.250 ) 
    Source Clock Delay      (SCD):    8.121ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     7.265    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     7.371 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     8.096    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     5.171 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     6.620    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.701 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       1.420     8.121    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X79Y122        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y122        FDRE (Prop_fdre_C_Q)         0.379     8.500 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          1.903    10.403    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[8].u_iobuf_dq/IBUFDISABLE
    G4                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.299    12.702 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[8].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    12.702    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[7]
    IDELAY_X1Y110        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679    13.381 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    13.381    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_7
    ILOGIC_X1Y110        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall edge)
                                                     13.750    13.750 f  
    P15                                               0.000    13.750 f  USER_CLOCK (IN)
                         net (fo=0)                   0.000    13.750    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    15.094 f  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    16.420    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    16.493 f  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    18.123    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    18.200 f  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    19.510    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    19.583 f  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.502    20.085    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    21.479 f  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.358    21.837    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y110        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.342    22.179    
                         clock uncertainty           -0.210    21.969    
    ILOGIC_X1Y110        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132    21.837    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         21.837    
                         arrival time                         -13.381    
  -------------------------------------------------------------------
                         slack                                  8.456    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.406ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -37.499ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise@12.500ns - clk_pll_i rise@49.999ns)
  Data Path Delay:        2.091ns  (logic 1.068ns (51.073%)  route 1.023ns (48.927%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.918ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.380ns
    Source Clock Delay      (SCD):    2.887ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     49.999    49.999 r  
    P15                                               0.000    49.999 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    49.999    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247    50.246 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565    50.811    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.861 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677    51.538    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    51.564 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560    52.124    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    52.174 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    52.568    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020    52.588 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    52.857    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080    51.778 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    52.276    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    52.302 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       0.584    52.886    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X79Y122        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y122        FDRE (Prop_fdre_C_Q)         0.141    53.027 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          1.023    54.050    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[8].u_iobuf_dq/IBUFDISABLE
    G4                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    54.734 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[8].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    54.734    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[7]
    IDELAY_X1Y110        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    54.977 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    54.977    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_7
    ILOGIC_X1Y110        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise edge)
                                                     12.500    12.500 r  
    P15                                               0.000    12.500 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    12.500    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434    12.934 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620    13.554    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    13.607 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732    14.339    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    14.368 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829    15.197    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    15.250 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226    15.476    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219    16.695 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.185    16.880    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y110        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.575    16.305    
                         clock uncertainty            0.210    16.515    
    ILOGIC_X1Y110        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    16.571    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -16.571    
                         arrival time                          54.977    
  -------------------------------------------------------------------
                         slack                                 38.406    

Slack (MET) :             38.459ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -37.499ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise@12.500ns - clk_pll_i rise@49.999ns)
  Data Path Delay:        2.143ns  (logic 1.068ns (49.834%)  route 1.075ns (50.166%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.917ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.379ns
    Source Clock Delay      (SCD):    2.887ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     49.999    49.999 r  
    P15                                               0.000    49.999 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    49.999    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247    50.246 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565    50.811    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.861 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677    51.538    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    51.564 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560    52.124    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    52.174 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    52.568    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020    52.588 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    52.857    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080    51.778 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    52.276    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    52.302 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       0.584    52.886    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X79Y122        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y122        FDRE (Prop_fdre_C_Q)         0.141    53.027 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          1.075    54.102    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq/IBUFDISABLE
    G3                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    54.786 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    54.786    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[6]
    IDELAY_X1Y109        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    55.029 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    55.029    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_6
    ILOGIC_X1Y109        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise edge)
                                                     12.500    12.500 r  
    P15                                               0.000    12.500 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    12.500    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434    12.934 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620    13.554    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    13.607 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732    14.339    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    14.368 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829    15.197    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    15.250 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226    15.476    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219    16.695 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.184    16.879    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y109        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.575    16.304    
                         clock uncertainty            0.210    16.514    
    ILOGIC_X1Y109        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    16.570    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -16.570    
                         arrival time                          55.029    
  -------------------------------------------------------------------
                         slack                                 38.459    

Slack (MET) :             38.671ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -37.499ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise@12.500ns - clk_pll_i rise@49.999ns)
  Data Path Delay:        2.352ns  (logic 1.068ns (45.400%)  route 1.284ns (54.600%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.915ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.377ns
    Source Clock Delay      (SCD):    2.887ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     49.999    49.999 r  
    P15                                               0.000    49.999 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    49.999    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247    50.246 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565    50.811    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.861 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677    51.538    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    51.564 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560    52.124    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    52.174 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    52.568    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020    52.588 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    52.857    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080    51.778 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    52.276    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    52.302 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       0.584    52.886    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X79Y122        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y122        FDRE (Prop_fdre_C_Q)         0.141    53.027 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          1.284    54.312    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq/IBUFDISABLE
    J3                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    54.996 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    54.996    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[5]
    IDELAY_X1Y106        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    55.239 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    55.239    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_5
    ILOGIC_X1Y106        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise edge)
                                                     12.500    12.500 r  
    P15                                               0.000    12.500 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    12.500    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434    12.934 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620    13.554    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    13.607 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732    14.339    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    14.368 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829    15.197    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    15.250 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226    15.476    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219    16.695 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.182    16.877    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y106        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.575    16.302    
                         clock uncertainty            0.210    16.512    
    ILOGIC_X1Y106        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    16.568    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -16.568    
                         arrival time                          55.239    
  -------------------------------------------------------------------
                         slack                                 38.671    

Slack (MET) :             38.727ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -37.499ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise@12.500ns - clk_pll_i rise@49.999ns)
  Data Path Delay:        2.408ns  (logic 1.068ns (44.346%)  route 1.340ns (55.654%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.915ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.377ns
    Source Clock Delay      (SCD):    2.887ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     49.999    49.999 r  
    P15                                               0.000    49.999 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    49.999    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247    50.246 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565    50.811    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.861 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677    51.538    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    51.564 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560    52.124    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    52.174 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    52.568    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020    52.588 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    52.857    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080    51.778 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    52.276    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    52.302 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       0.584    52.886    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X79Y122        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y122        FDRE (Prop_fdre_C_Q)         0.141    53.027 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          1.340    54.367    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq/IBUFDISABLE
    J2                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    55.051 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    55.051    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[4]
    IDELAY_X1Y105        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    55.294 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    55.294    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_4
    ILOGIC_X1Y105        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise edge)
                                                     12.500    12.500 r  
    P15                                               0.000    12.500 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    12.500    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434    12.934 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620    13.554    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    13.607 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732    14.339    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    14.368 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829    15.197    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    15.250 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226    15.476    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219    16.695 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.182    16.877    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y105        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.575    16.302    
                         clock uncertainty            0.210    16.512    
    ILOGIC_X1Y105        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    16.568    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -16.568    
                         arrival time                          55.294    
  -------------------------------------------------------------------
                         slack                                 38.727    

Slack (MET) :             38.753ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -37.499ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise@12.500ns - clk_pll_i rise@49.999ns)
  Data Path Delay:        2.436ns  (logic 1.068ns (43.842%)  route 1.368ns (56.158%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.916ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.378ns
    Source Clock Delay      (SCD):    2.887ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     49.999    49.999 r  
    P15                                               0.000    49.999 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    49.999    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247    50.246 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565    50.811    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.861 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677    51.538    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    51.564 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560    52.124    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    52.174 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    52.568    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020    52.588 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    52.857    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080    51.778 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    52.276    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    52.302 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       0.584    52.886    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X79Y122        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y122        FDRE (Prop_fdre_C_Q)         0.141    53.027 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          1.368    54.395    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq/IBUFDISABLE
    K2                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    55.079 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    55.079    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[3]
    IDELAY_X1Y104        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    55.322 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    55.322    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_3
    ILOGIC_X1Y104        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise edge)
                                                     12.500    12.500 r  
    P15                                               0.000    12.500 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    12.500    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434    12.934 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620    13.554    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    13.607 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732    14.339    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    14.368 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829    15.197    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    15.250 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226    15.476    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219    16.695 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.183    16.878    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y104        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.575    16.303    
                         clock uncertainty            0.210    16.513    
    ILOGIC_X1Y104        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    16.569    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -16.569    
                         arrival time                          55.322    
  -------------------------------------------------------------------
                         slack                                 38.753    

Slack (MET) :             38.809ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -37.499ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise@12.500ns - clk_pll_i rise@49.999ns)
  Data Path Delay:        2.492ns  (logic 1.068ns (42.859%)  route 1.424ns (57.141%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.916ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.378ns
    Source Clock Delay      (SCD):    2.887ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     49.999    49.999 r  
    P15                                               0.000    49.999 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    49.999    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247    50.246 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565    50.811    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.861 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677    51.538    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    51.564 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560    52.124    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    52.174 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    52.568    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020    52.588 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    52.857    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080    51.778 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    52.276    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    52.302 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       0.584    52.886    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X79Y122        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y122        FDRE (Prop_fdre_C_Q)         0.141    53.027 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          1.424    54.451    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq/IBUFDISABLE
    K1                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    55.135 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    55.135    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[2]
    IDELAY_X1Y103        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    55.378 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    55.378    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_2
    ILOGIC_X1Y103        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise edge)
                                                     12.500    12.500 r  
    P15                                               0.000    12.500 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    12.500    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434    12.934 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620    13.554    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    13.607 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732    14.339    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    14.368 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829    15.197    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    15.250 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226    15.476    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219    16.695 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.183    16.878    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y103        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.575    16.303    
                         clock uncertainty            0.210    16.513    
    ILOGIC_X1Y103        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    16.569    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -16.569    
                         arrival time                          55.378    
  -------------------------------------------------------------------
                         slack                                 38.809    

Slack (MET) :             38.828ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -37.499ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise@12.500ns - clk_pll_i rise@49.999ns)
  Data Path Delay:        2.510ns  (logic 1.068ns (42.543%)  route 1.442ns (57.457%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.916ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.378ns
    Source Clock Delay      (SCD):    2.887ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     49.999    49.999 r  
    P15                                               0.000    49.999 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    49.999    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247    50.246 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565    50.811    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.861 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677    51.538    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    51.564 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560    52.124    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    52.174 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    52.568    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020    52.588 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    52.857    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080    51.778 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    52.276    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    52.302 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       0.584    52.886    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X79Y122        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y122        FDRE (Prop_fdre_C_Q)         0.141    53.027 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          1.442    54.470    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq/IBUFDISABLE
    H6                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    55.154 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    55.154    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[1]
    IDELAY_X1Y102        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    55.397 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    55.397    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_1
    ILOGIC_X1Y102        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise edge)
                                                     12.500    12.500 r  
    P15                                               0.000    12.500 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    12.500    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434    12.934 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620    13.554    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    13.607 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732    14.339    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    14.368 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829    15.197    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    15.250 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226    15.476    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219    16.695 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.183    16.878    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y102        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.575    16.303    
                         clock uncertainty            0.210    16.513    
    ILOGIC_X1Y102        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    16.569    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -16.569    
                         arrival time                          55.397    
  -------------------------------------------------------------------
                         slack                                 38.828    

Slack (MET) :             38.885ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -37.499ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise@12.500ns - clk_pll_i rise@49.999ns)
  Data Path Delay:        2.566ns  (logic 1.068ns (41.616%)  route 1.498ns (58.384%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.915ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.377ns
    Source Clock Delay      (SCD):    2.887ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     49.999    49.999 r  
    P15                                               0.000    49.999 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    49.999    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247    50.246 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565    50.811    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.861 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677    51.538    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    51.564 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560    52.124    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    52.174 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    52.568    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020    52.588 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    52.857    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080    51.778 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    52.276    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    52.302 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       0.584    52.886    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X79Y122        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y122        FDRE (Prop_fdre_C_Q)         0.141    53.027 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          1.498    54.525    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[9].u_iobuf_dq/IBUFDISABLE
    H5                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    55.209 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[9].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    55.209    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[0]
    IDELAY_X1Y101        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    55.452 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    55.452    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_0
    ILOGIC_X1Y101        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise edge)
                                                     12.500    12.500 r  
    P15                                               0.000    12.500 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    12.500    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434    12.934 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620    13.554    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    13.607 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732    14.339    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    14.368 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829    15.197    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    15.250 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226    15.476    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219    16.695 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.182    16.877    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y101        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.575    16.302    
                         clock uncertainty            0.210    16.512    
    ILOGIC_X1Y101        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    16.568    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -16.568    
                         arrival time                          55.452    
  -------------------------------------------------------------------
                         slack                                 38.885    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk

Setup :            0  Failing Endpoints,  Worst Slack        8.696ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       37.799ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.696ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk fall@13.750ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.005ns  (logic 3.357ns (67.073%)  route 1.648ns (32.927%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.072ns = ( 9.322 - 1.250 ) 
    Source Clock Delay      (SCD):    8.121ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     7.265    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     7.371 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     8.096    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     5.171 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     6.620    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.701 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       1.420     8.121    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X79Y122        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y122        FDRE (Prop_fdre_C_Q)         0.379     8.500 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          1.648    10.148    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq/IBUFDISABLE
    E1                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.299    12.447 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    12.447    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/mem_dq_in[0]
    IDELAY_X1Y113        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679    13.126 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[0].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    13.126    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/data_in_dly_0
    ILOGIC_X1Y113        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk fall edge)
                                                     13.750    13.750 f  
    P15                                               0.000    13.750 f  USER_CLOCK (IN)
                         net (fo=0)                   0.000    13.750    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    15.094 f  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    16.420    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    16.493 f  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    18.123    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    18.200 f  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    19.510    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    19.583 f  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.501    20.084    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    21.478 f  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.344    21.822    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/CLKB0_1
    ILOGIC_X1Y113        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.342    22.164    
                         clock uncertainty           -0.210    21.954    
    ILOGIC_X1Y113        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132    21.822    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         21.822    
                         arrival time                         -13.126    
  -------------------------------------------------------------------
                         slack                                  8.696    

Slack (MET) :             8.829ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk fall@13.750ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        4.870ns  (logic 3.357ns (68.932%)  route 1.513ns (31.068%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.070ns = ( 9.320 - 1.250 ) 
    Source Clock Delay      (SCD):    8.121ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     7.265    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     7.371 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     8.096    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     5.171 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     6.620    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.701 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       1.420     8.121    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X79Y122        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y122        FDRE (Prop_fdre_C_Q)         0.379     8.500 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          1.513    10.013    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[1].u_iobuf_dq/IBUFDISABLE
    F1                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.299    12.312 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[1].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    12.312    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/mem_dq_in[1]
    IDELAY_X1Y114        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679    12.991 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    12.991    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/data_in_dly_1
    ILOGIC_X1Y114        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk fall edge)
                                                     13.750    13.750 f  
    P15                                               0.000    13.750 f  USER_CLOCK (IN)
                         net (fo=0)                   0.000    13.750    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    15.094 f  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    16.420    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    16.493 f  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    18.123    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    18.200 f  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    19.510    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    19.583 f  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.501    20.084    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    21.478 f  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.342    21.820    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/CLKB0_1
    ILOGIC_X1Y114        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.342    22.162    
                         clock uncertainty           -0.210    21.952    
    ILOGIC_X1Y114        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132    21.820    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         21.820    
                         arrival time                         -12.991    
  -------------------------------------------------------------------
                         slack                                  8.829    

Slack (MET) :             8.965ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk fall@13.750ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        4.733ns  (logic 3.357ns (70.934%)  route 1.376ns (29.066%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.069ns = ( 9.319 - 1.250 ) 
    Source Clock Delay      (SCD):    8.121ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     7.265    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     7.371 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     8.096    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     5.171 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     6.620    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.701 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       1.420     8.121    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X79Y122        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y122        FDRE (Prop_fdre_C_Q)         0.379     8.500 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          1.376     9.875    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[0].u_iobuf_dq/IBUFDISABLE
    H1                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.299    12.174 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[0].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    12.174    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/mem_dq_in[2]
    IDELAY_X1Y116        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679    12.853 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    12.853    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/data_in_dly_3
    ILOGIC_X1Y116        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk fall edge)
                                                     13.750    13.750 f  
    P15                                               0.000    13.750 f  USER_CLOCK (IN)
                         net (fo=0)                   0.000    13.750    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    15.094 f  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    16.420    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    16.493 f  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    18.123    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    18.200 f  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    19.510    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    19.583 f  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.501    20.084    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    21.478 f  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.341    21.819    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/CLKB0_1
    ILOGIC_X1Y116        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.342    22.161    
                         clock uncertainty           -0.210    21.951    
    ILOGIC_X1Y116        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132    21.819    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         21.819    
                         arrival time                         -12.853    
  -------------------------------------------------------------------
                         slack                                  8.965    

Slack (MET) :             9.091ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk fall@13.750ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        4.607ns  (logic 3.357ns (72.870%)  route 1.250ns (27.130%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.069ns = ( 9.319 - 1.250 ) 
    Source Clock Delay      (SCD):    8.121ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     7.265    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     7.371 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     8.096    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     5.171 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     6.620    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.701 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       1.420     8.121    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X79Y122        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y122        FDRE (Prop_fdre_C_Q)         0.379     8.500 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          1.250     9.750    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq/IBUFDISABLE
    C1                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.299    12.049 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    12.049    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/mem_dq_in[3]
    IDELAY_X1Y117        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679    12.728 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    12.728    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/data_in_dly_4
    ILOGIC_X1Y117        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk fall edge)
                                                     13.750    13.750 f  
    P15                                               0.000    13.750 f  USER_CLOCK (IN)
                         net (fo=0)                   0.000    13.750    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    15.094 f  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    16.420    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    16.493 f  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    18.123    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    18.200 f  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    19.510    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    19.583 f  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.501    20.084    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    21.478 f  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.341    21.819    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/CLKB0_1
    ILOGIC_X1Y117        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.342    22.161    
                         clock uncertainty           -0.210    21.951    
    ILOGIC_X1Y117        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132    21.819    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         21.819    
                         arrival time                         -12.728    
  -------------------------------------------------------------------
                         slack                                  9.091    

Slack (MET) :             9.140ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk fall@13.750ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        4.561ns  (logic 3.357ns (73.601%)  route 1.204ns (26.399%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.072ns = ( 9.322 - 1.250 ) 
    Source Clock Delay      (SCD):    8.121ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     7.265    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     7.371 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     8.096    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     5.171 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     6.620    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.701 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       1.420     8.121    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X79Y122        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y122        FDRE (Prop_fdre_C_Q)         0.379     8.500 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          1.204     9.704    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq/IBUFDISABLE
    F3                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.299    12.003 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    12.003    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/mem_dq_in[6]
    IDELAY_X1Y123        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679    12.682 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    12.682    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/data_in_dly_8
    ILOGIC_X1Y123        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk fall edge)
                                                     13.750    13.750 f  
    P15                                               0.000    13.750 f  USER_CLOCK (IN)
                         net (fo=0)                   0.000    13.750    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    15.094 f  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    16.420    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    16.493 f  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    18.123    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    18.200 f  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    19.510    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    19.583 f  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.501    20.084    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    21.478 f  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.344    21.822    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/CLKB0_1
    ILOGIC_X1Y123        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.342    22.164    
                         clock uncertainty           -0.210    21.954    
    ILOGIC_X1Y123        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132    21.822    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         21.822    
                         arrival time                         -12.682    
  -------------------------------------------------------------------
                         slack                                  9.140    

Slack (MET) :             9.140ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk fall@13.750ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        4.561ns  (logic 3.357ns (73.601%)  route 1.204ns (26.399%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.072ns = ( 9.322 - 1.250 ) 
    Source Clock Delay      (SCD):    8.121ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     7.265    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     7.371 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     8.096    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     5.171 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     6.620    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.701 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       1.420     8.121    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X79Y122        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y122        FDRE (Prop_fdre_C_Q)         0.379     8.500 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          1.204     9.704    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq/IBUFDISABLE
    F4                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.299    12.003 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    12.003    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/mem_dq_in[7]
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679    12.682 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    12.682    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/data_in_dly_9
    ILOGIC_X1Y124        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk fall edge)
                                                     13.750    13.750 f  
    P15                                               0.000    13.750 f  USER_CLOCK (IN)
                         net (fo=0)                   0.000    13.750    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    15.094 f  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    16.420    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    16.493 f  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    18.123    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    18.200 f  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    19.510    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    19.583 f  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.501    20.084    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    21.478 f  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.344    21.822    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/CLKB0_1
    ILOGIC_X1Y124        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.342    22.164    
                         clock uncertainty           -0.210    21.954    
    ILOGIC_X1Y124        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132    21.822    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         21.822    
                         arrival time                         -12.682    
  -------------------------------------------------------------------
                         slack                                  9.140    

Slack (MET) :             9.442ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk fall@13.750ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        4.258ns  (logic 3.357ns (78.834%)  route 0.901ns (21.166%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.071ns = ( 9.321 - 1.250 ) 
    Source Clock Delay      (SCD):    8.121ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     7.265    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     7.371 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     8.096    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     5.171 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     6.620    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.701 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       1.420     8.121    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X79Y122        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y122        FDRE (Prop_fdre_C_Q)         0.379     8.500 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          0.901     9.401    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq/IBUFDISABLE
    D2                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.299    11.700 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    11.700    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/mem_dq_in[4]
    IDELAY_X1Y121        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679    12.379 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    12.379    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/data_in_dly_6
    ILOGIC_X1Y121        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk fall edge)
                                                     13.750    13.750 f  
    P15                                               0.000    13.750 f  USER_CLOCK (IN)
                         net (fo=0)                   0.000    13.750    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    15.094 f  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    16.420    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    16.493 f  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    18.123    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    18.200 f  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    19.510    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    19.583 f  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.501    20.084    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    21.478 f  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.343    21.821    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/CLKB0_1
    ILOGIC_X1Y121        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.342    22.163    
                         clock uncertainty           -0.210    21.953    
    ILOGIC_X1Y121        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132    21.821    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         21.821    
                         arrival time                         -12.379    
  -------------------------------------------------------------------
                         slack                                  9.442    

Slack (MET) :             9.679ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk fall@13.750ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        4.022ns  (logic 3.357ns (83.466%)  route 0.665ns (16.534%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.072ns = ( 9.322 - 1.250 ) 
    Source Clock Delay      (SCD):    8.121ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     7.265    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     7.371 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     8.096    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     5.171 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     6.620    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.701 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       1.420     8.121    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X79Y122        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y122        FDRE (Prop_fdre_C_Q)         0.379     8.500 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          0.665     9.165    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq/IBUFDISABLE
    E2                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.299    11.464 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    11.464    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/mem_dq_in[5]
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679    12.143 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    12.143    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/data_in_dly_7
    ILOGIC_X1Y122        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk fall edge)
                                                     13.750    13.750 f  
    P15                                               0.000    13.750 f  USER_CLOCK (IN)
                         net (fo=0)                   0.000    13.750    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    15.094 f  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    16.420    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    16.493 f  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    18.123    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    18.200 f  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    19.510    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    19.583 f  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.501    20.084    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    21.478 f  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.344    21.822    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/CLKB0_1
    ILOGIC_X1Y122        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.342    22.164    
                         clock uncertainty           -0.210    21.954    
    ILOGIC_X1Y122        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.132    21.822    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         21.822    
                         arrival time                         -12.143    
  -------------------------------------------------------------------
                         slack                                  9.679    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.799ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -37.499ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk rise@12.500ns - clk_pll_i rise@49.999ns)
  Data Path Delay:        1.478ns  (logic 1.068ns (72.260%)  route 0.410ns (27.740%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.912ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.374ns
    Source Clock Delay      (SCD):    2.887ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     49.999    49.999 r  
    P15                                               0.000    49.999 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    49.999    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247    50.246 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565    50.811    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.861 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677    51.538    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    51.564 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560    52.124    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    52.174 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    52.568    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020    52.588 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    52.857    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080    51.778 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    52.276    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    52.302 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       0.584    52.886    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X79Y122        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y122        FDRE (Prop_fdre_C_Q)         0.141    53.027 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          0.410    53.437    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq/IBUFDISABLE
    E2                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    54.121 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    54.121    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/mem_dq_in[5]
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    54.364 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    54.364    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/data_in_dly_7
    ILOGIC_X1Y122        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk rise edge)
                                                     12.500    12.500 r  
    P15                                               0.000    12.500 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    12.500    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434    12.934 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620    13.554    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    13.607 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732    14.339    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    14.368 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829    15.197    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    15.250 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.225    15.475    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219    16.694 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.180    16.874    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y122        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.575    16.299    
                         clock uncertainty            0.210    16.509    
    ILOGIC_X1Y122        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    16.565    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -16.565    
                         arrival time                          54.364    
  -------------------------------------------------------------------
                         slack                                 37.799    

Slack (MET) :             37.913ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -37.499ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk rise@12.500ns - clk_pll_i rise@49.999ns)
  Data Path Delay:        1.590ns  (logic 1.068ns (67.157%)  route 0.522ns (32.843%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.911ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.373ns
    Source Clock Delay      (SCD):    2.887ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     49.999    49.999 r  
    P15                                               0.000    49.999 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    49.999    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247    50.246 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565    50.811    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.861 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677    51.538    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    51.564 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560    52.124    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    52.174 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    52.568    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020    52.588 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    52.857    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080    51.778 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    52.276    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    52.302 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       0.584    52.886    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X79Y122        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y122        FDRE (Prop_fdre_C_Q)         0.141    53.027 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          0.522    53.549    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq/IBUFDISABLE
    D2                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    54.233 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    54.233    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/mem_dq_in[4]
    IDELAY_X1Y121        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    54.476 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    54.476    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/data_in_dly_6
    ILOGIC_X1Y121        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk rise edge)
                                                     12.500    12.500 r  
    P15                                               0.000    12.500 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    12.500    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434    12.934 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620    13.554    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    13.607 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732    14.339    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    14.368 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829    15.197    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    15.250 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.225    15.475    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219    16.694 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.179    16.873    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y121        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.575    16.298    
                         clock uncertainty            0.210    16.508    
    ILOGIC_X1Y121        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    16.564    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -16.564    
                         arrival time                          54.476    
  -------------------------------------------------------------------
                         slack                                 37.913    

Slack (MET) :             38.051ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -37.499ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk rise@12.500ns - clk_pll_i rise@49.999ns)
  Data Path Delay:        1.730ns  (logic 1.068ns (61.730%)  route 0.662ns (38.270%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.912ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.374ns
    Source Clock Delay      (SCD):    2.887ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     49.999    49.999 r  
    P15                                               0.000    49.999 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    49.999    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247    50.246 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565    50.811    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.861 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677    51.538    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    51.564 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560    52.124    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    52.174 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    52.568    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020    52.588 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    52.857    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080    51.778 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    52.276    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    52.302 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       0.584    52.886    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X79Y122        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y122        FDRE (Prop_fdre_C_Q)         0.141    53.027 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          0.662    53.689    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq/IBUFDISABLE
    F3                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    54.373 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    54.373    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/mem_dq_in[6]
    IDELAY_X1Y123        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    54.616 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    54.616    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/data_in_dly_8
    ILOGIC_X1Y123        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk rise edge)
                                                     12.500    12.500 r  
    P15                                               0.000    12.500 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    12.500    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434    12.934 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620    13.554    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    13.607 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732    14.339    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    14.368 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829    15.197    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    15.250 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.225    15.475    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219    16.694 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.180    16.874    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y123        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.575    16.299    
                         clock uncertainty            0.210    16.509    
    ILOGIC_X1Y123        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    16.565    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -16.565    
                         arrival time                          54.616    
  -------------------------------------------------------------------
                         slack                                 38.051    

Slack (MET) :             38.051ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -37.499ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk rise@12.500ns - clk_pll_i rise@49.999ns)
  Data Path Delay:        1.730ns  (logic 1.068ns (61.730%)  route 0.662ns (38.270%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.912ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.374ns
    Source Clock Delay      (SCD):    2.887ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     49.999    49.999 r  
    P15                                               0.000    49.999 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    49.999    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247    50.246 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565    50.811    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.861 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677    51.538    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    51.564 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560    52.124    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    52.174 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    52.568    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020    52.588 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    52.857    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080    51.778 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    52.276    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    52.302 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       0.584    52.886    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X79Y122        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y122        FDRE (Prop_fdre_C_Q)         0.141    53.027 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          0.662    53.689    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq/IBUFDISABLE
    F4                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    54.373 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    54.373    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/mem_dq_in[7]
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    54.616 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    54.616    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/data_in_dly_9
    ILOGIC_X1Y124        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk rise edge)
                                                     12.500    12.500 r  
    P15                                               0.000    12.500 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    12.500    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434    12.934 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620    13.554    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    13.607 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732    14.339    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    14.368 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829    15.197    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    15.250 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.225    15.475    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219    16.694 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.180    16.874    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y124        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.575    16.299    
                         clock uncertainty            0.210    16.509    
    ILOGIC_X1Y124        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    16.565    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -16.565    
                         arrival time                          54.616    
  -------------------------------------------------------------------
                         slack                                 38.051    

Slack (MET) :             38.077ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -37.499ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk rise@12.500ns - clk_pll_i rise@49.999ns)
  Data Path Delay:        1.753ns  (logic 1.068ns (60.930%)  route 0.685ns (39.070%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.909ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.371ns
    Source Clock Delay      (SCD):    2.887ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     49.999    49.999 r  
    P15                                               0.000    49.999 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    49.999    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247    50.246 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565    50.811    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.861 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677    51.538    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    51.564 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560    52.124    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    52.174 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    52.568    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020    52.588 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    52.857    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080    51.778 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    52.276    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    52.302 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       0.584    52.886    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X79Y122        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y122        FDRE (Prop_fdre_C_Q)         0.141    53.027 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          0.685    53.712    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq/IBUFDISABLE
    C1                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    54.396 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    54.396    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/mem_dq_in[3]
    IDELAY_X1Y117        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    54.639 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    54.639    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/data_in_dly_4
    ILOGIC_X1Y117        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk rise edge)
                                                     12.500    12.500 r  
    P15                                               0.000    12.500 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    12.500    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434    12.934 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620    13.554    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    13.607 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732    14.339    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    14.368 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829    15.197    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    15.250 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.225    15.475    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219    16.694 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.177    16.871    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y117        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.575    16.296    
                         clock uncertainty            0.210    16.506    
    ILOGIC_X1Y117        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    16.562    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -16.562    
                         arrival time                          54.639    
  -------------------------------------------------------------------
                         slack                                 38.077    

Slack (MET) :             38.146ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -37.499ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk rise@12.500ns - clk_pll_i rise@49.999ns)
  Data Path Delay:        1.823ns  (logic 1.068ns (58.598%)  route 0.755ns (41.402%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.910ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.372ns
    Source Clock Delay      (SCD):    2.887ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     49.999    49.999 r  
    P15                                               0.000    49.999 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    49.999    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247    50.246 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565    50.811    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.861 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677    51.538    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    51.564 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560    52.124    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    52.174 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    52.568    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020    52.588 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    52.857    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080    51.778 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    52.276    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    52.302 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       0.584    52.886    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X79Y122        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y122        FDRE (Prop_fdre_C_Q)         0.141    53.027 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          0.755    53.782    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[0].u_iobuf_dq/IBUFDISABLE
    H1                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    54.466 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[0].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    54.466    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/mem_dq_in[2]
    IDELAY_X1Y116        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    54.709 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    54.709    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/data_in_dly_3
    ILOGIC_X1Y116        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk rise edge)
                                                     12.500    12.500 r  
    P15                                               0.000    12.500 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    12.500    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434    12.934 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620    13.554    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    13.607 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732    14.339    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    14.368 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829    15.197    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    15.250 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.225    15.475    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219    16.694 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.178    16.872    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y116        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.575    16.297    
                         clock uncertainty            0.210    16.507    
    ILOGIC_X1Y116        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    16.563    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -16.563    
                         arrival time                          54.709    
  -------------------------------------------------------------------
                         slack                                 38.146    

Slack (MET) :             38.222ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -37.499ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk rise@12.500ns - clk_pll_i rise@49.999ns)
  Data Path Delay:        1.898ns  (logic 1.068ns (56.269%)  route 0.830ns (43.731%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.909ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.371ns
    Source Clock Delay      (SCD):    2.887ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     49.999    49.999 r  
    P15                                               0.000    49.999 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    49.999    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247    50.246 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565    50.811    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.861 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677    51.538    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    51.564 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560    52.124    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    52.174 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    52.568    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020    52.588 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    52.857    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080    51.778 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    52.276    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    52.302 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       0.584    52.886    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X79Y122        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y122        FDRE (Prop_fdre_C_Q)         0.141    53.027 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          0.830    53.857    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[1].u_iobuf_dq/IBUFDISABLE
    F1                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    54.541 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[1].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    54.541    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/mem_dq_in[1]
    IDELAY_X1Y114        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    54.784 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    54.784    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/data_in_dly_1
    ILOGIC_X1Y114        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk rise edge)
                                                     12.500    12.500 r  
    P15                                               0.000    12.500 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    12.500    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434    12.934 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620    13.554    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    13.607 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732    14.339    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    14.368 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829    15.197    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    15.250 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.225    15.475    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219    16.694 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.177    16.871    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y114        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.575    16.296    
                         clock uncertainty            0.210    16.506    
    ILOGIC_X1Y114        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    16.562    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -16.562    
                         arrival time                          54.784    
  -------------------------------------------------------------------
                         slack                                 38.222    

Slack (MET) :             38.275ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -37.499ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk rise@12.500ns - clk_pll_i rise@49.999ns)
  Data Path Delay:        1.954ns  (logic 1.068ns (54.657%)  route 0.886ns (45.343%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.912ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.374ns
    Source Clock Delay      (SCD):    2.887ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     49.999    49.999 r  
    P15                                               0.000    49.999 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    49.999    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247    50.246 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565    50.811    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.861 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677    51.538    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    51.564 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560    52.124    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    52.174 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    52.568    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020    52.588 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    52.857    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080    51.778 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    52.276    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    52.302 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       0.584    52.886    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X79Y122        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y122        FDRE (Prop_fdre_C_Q)         0.141    53.027 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          0.886    53.913    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq/IBUFDISABLE
    E1                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    54.597 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    54.597    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/mem_dq_in[0]
    IDELAY_X1Y113        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    54.840 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[0].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    54.840    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/data_in_dly_0
    ILOGIC_X1Y113        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk rise edge)
                                                     12.500    12.500 r  
    P15                                               0.000    12.500 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    12.500    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434    12.934 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620    13.554    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    13.607 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732    14.339    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    14.368 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829    15.197    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    15.250 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.225    15.475    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219    16.694 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.180    16.874    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y113        ISERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.575    16.299    
                         clock uncertainty            0.210    16.509    
    ILOGIC_X1Y113        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    16.565    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -16.565    
                         arrival time                          54.840    
  -------------------------------------------------------------------
                         slack                                 38.275    





---------------------------------------------------------------------------------------------------
From Clock:  sync_pulse
  To Clock:  mem_refclk

Setup :            0  Failing Endpoints,  Worst Slack        0.994ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.690ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.994ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
                            (clock source 'sync_pulse'  {rise@1.094ns fall@3.594ns period=39.999ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/SYNCIN
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             mem_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.406ns  (mem_refclk rise@5.000ns - sync_pulse fall@3.594ns)
  Data Path Delay:        0.528ns  (logic 0.000ns (0.000%)  route 0.528ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.334ns = ( 11.334 - 5.000 ) 
    Source Clock Delay      (SCD):    6.175ns = ( 9.769 - 3.594 ) 
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_pulse fall edge)
                                                      3.594     3.594 f  
    P15                                               0.000     3.594 f  USER_CLOCK (IN)
                         net (fo=0)                   0.000     3.594    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     5.003 f  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     6.408    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     6.485 f  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     8.196    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     8.277 f  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     9.692    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.077     9.769 f  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
                         net (fo=7, routed)           0.528    10.297    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/sync_pulse
    PHY_CONTROL_X1Y2     PHY_CONTROL                                  f  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/SYNCIN
  -------------------------------------------------------------------    -------------------

                         (clock mem_refclk rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327     7.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630     9.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    10.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.501    11.334    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y2     PHY_CONTROL                                  r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                         clock pessimism              0.342    11.676    
                         clock uncertainty           -0.203    11.473    
    PHY_CONTROL_X1Y2     PHY_CONTROL (Setup_phy_control_MEMREFCLK_SYNCIN)
                                                     -0.182    11.291    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
  -------------------------------------------------------------------
                         required time                         11.291    
                         arrival time                         -10.297    
  -------------------------------------------------------------------
                         slack                                  0.994    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.690ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
                            (clock source 'sync_pulse'  {rise@1.094ns fall@3.594ns period=39.999ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/SYNCIN
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             mem_refclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.094ns  (mem_refclk rise@0.000ns - sync_pulse rise@1.094ns)
  Data Path Delay:        0.501ns  (logic 0.000ns (0.000%)  route 0.501ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.528ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.703ns
    Source Clock Delay      (SCD):    5.833ns = ( 6.927 - 1.094 ) 
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_pulse rise edge)
                                                      1.094     1.094 r  
    P15                                               0.000     1.094 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     1.094    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     2.438 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327     3.764    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     3.837 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.467    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.544 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309     6.854    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.927 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
                         net (fo=7, routed)           0.501     7.428    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/sync_pulse
    PHY_CONTROL_X1Y2     PHY_CONTROL                                  r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/SYNCIN
  -------------------------------------------------------------------    -------------------

                         (clock mem_refclk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.528     6.703    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y2     PHY_CONTROL                                  r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                         clock pessimism             -0.342     6.361    
                         clock uncertainty            0.203     6.564    
    PHY_CONTROL_X1Y2     PHY_CONTROL (Hold_phy_control_MEMREFCLK_SYNCIN)
                                                      0.174     6.738    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
  -------------------------------------------------------------------
                         required time                         -6.738    
                         arrival time                           7.428    
  -------------------------------------------------------------------
                         slack                                  0.690    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk
  To Clock:  oserdes_clkdiv

Setup :            0  Failing Endpoints,  Worst Slack        1.703ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.703ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv rise@5.000ns - oserdes_clk rise@2.500ns)
  Data Path Delay:        0.301ns  (logic 0.301ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.489ns = ( 13.489 - 5.000 ) 
    Source Clock Delay      (SCD):    8.780ns = ( 11.280 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      2.500     2.500 r  
    P15                                               0.000     2.500 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     2.500    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     3.910 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     5.314    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.391 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     7.102    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     7.183 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     8.598    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     8.675 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     9.197    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083    11.280 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.301    11.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000    11.581    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/po_rd_enable
    OUT_FIFO_X1Y8        OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327     7.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630     9.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    10.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    11.329    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    13.356 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.489 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000    13.489    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y8        OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                         clock pessimism              0.424    13.913    
                         clock uncertainty           -0.056    13.857    
    OUT_FIFO_X1Y8        OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.573    13.284    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
  -------------------------------------------------------------------
                         required time                         13.284    
                         arrival time                         -11.581    
  -------------------------------------------------------------------
                         slack                                  1.703    

Slack (MET) :             1.966ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv rise@5.000ns - oserdes_clk rise@2.500ns)
  Data Path Delay:        0.615ns  (logic 0.240ns (39.022%)  route 0.375ns (60.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.474ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.830ns = ( 13.830 - 5.000 ) 
    Source Clock Delay      (SCD):    8.780ns = ( 11.280 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      2.500     2.500 r  
    P15                                               0.000     2.500 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     2.500    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     3.910 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     5.314    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.391 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     7.102    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     7.183 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     8.598    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     8.675 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     9.197    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083    11.280 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.240    11.520 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.375    11.895    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y107        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327     7.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630     9.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    10.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    11.329    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    13.356 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.489 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.341    13.830    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y107        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.424    14.254    
                         clock uncertainty           -0.056    14.198    
    OLOGIC_X1Y107        OSERDESE2 (Setup_oserdese2_CLKDIV_T1)
                                                     -0.337    13.861    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         13.861    
                         arrival time                         -11.895    
  -------------------------------------------------------------------
                         slack                                  1.966    

Slack (MET) :             1.966ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv rise@5.000ns - oserdes_clk rise@2.500ns)
  Data Path Delay:        0.615ns  (logic 0.240ns (39.022%)  route 0.375ns (60.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.474ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.830ns = ( 13.830 - 5.000 ) 
    Source Clock Delay      (SCD):    8.780ns = ( 11.280 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      2.500     2.500 r  
    P15                                               0.000     2.500 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     2.500    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     3.910 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     5.314    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.391 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     7.102    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     7.183 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     8.598    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     8.675 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     9.197    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083    11.280 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.240    11.520 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.375    11.895    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y107        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327     7.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630     9.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    10.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    11.329    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    13.356 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.489 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.341    13.830    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y107        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.424    14.254    
                         clock uncertainty           -0.056    14.198    
    OLOGIC_X1Y107        OSERDESE2 (Setup_oserdese2_CLKDIV_T2)
                                                     -0.337    13.861    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         13.861    
                         arrival time                         -11.895    
  -------------------------------------------------------------------
                         slack                                  1.966    

Slack (MET) :             1.966ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv rise@5.000ns - oserdes_clk rise@2.500ns)
  Data Path Delay:        0.615ns  (logic 0.240ns (39.022%)  route 0.375ns (60.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.474ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.830ns = ( 13.830 - 5.000 ) 
    Source Clock Delay      (SCD):    8.780ns = ( 11.280 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      2.500     2.500 r  
    P15                                               0.000     2.500 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     2.500    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     3.910 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     5.314    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.391 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     7.102    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     7.183 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     8.598    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     8.675 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     9.197    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083    11.280 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.240    11.520 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.375    11.895    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y107        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327     7.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630     9.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    10.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    11.329    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    13.356 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.489 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.341    13.830    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y107        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.424    14.254    
                         clock uncertainty           -0.056    14.198    
    OLOGIC_X1Y107        OSERDESE2 (Setup_oserdese2_CLKDIV_T3)
                                                     -0.337    13.861    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         13.861    
                         arrival time                         -11.895    
  -------------------------------------------------------------------
                         slack                                  1.966    

Slack (MET) :             1.966ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv rise@5.000ns - oserdes_clk rise@2.500ns)
  Data Path Delay:        0.615ns  (logic 0.240ns (39.022%)  route 0.375ns (60.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.474ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.830ns = ( 13.830 - 5.000 ) 
    Source Clock Delay      (SCD):    8.780ns = ( 11.280 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      2.500     2.500 r  
    P15                                               0.000     2.500 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     2.500    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     3.910 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     5.314    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.391 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     7.102    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     7.183 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     8.598    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     8.675 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     9.197    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083    11.280 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.240    11.520 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.375    11.895    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y107        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327     7.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630     9.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    10.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    11.329    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    13.356 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.489 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.341    13.830    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y107        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.424    14.254    
                         clock uncertainty           -0.056    14.198    
    OLOGIC_X1Y107        OSERDESE2 (Setup_oserdese2_CLKDIV_T4)
                                                     -0.337    13.861    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         13.861    
                         arrival time                         -11.895    
  -------------------------------------------------------------------
                         slack                                  1.966    

Slack (MET) :             2.417ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@5.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        2.487ns  (logic 0.466ns (18.735%)  route 2.021ns (81.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.832ns = ( 13.832 - 5.000 ) 
    Source Clock Delay      (SCD):    8.780ns = ( 11.280 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     6.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.780 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     9.246 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.021    11.267    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y101        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327     7.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630     9.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    10.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    11.329    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    13.356 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.489 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.343    13.832    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y101        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.424    14.256    
                         clock uncertainty           -0.056    14.200    
    OLOGIC_X1Y101        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    13.684    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.684    
                         arrival time                         -11.267    
  -------------------------------------------------------------------
                         slack                                  2.417    

Slack (MET) :             2.449ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@5.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        2.455ns  (logic 0.466ns (18.982%)  route 1.989ns (81.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.832ns = ( 13.832 - 5.000 ) 
    Source Clock Delay      (SCD):    8.780ns = ( 11.280 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     6.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.780 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     9.246 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.989    11.235    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y102        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327     7.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630     9.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    10.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    11.329    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    13.356 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.489 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.343    13.832    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y102        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.424    14.256    
                         clock uncertainty           -0.056    14.200    
    OLOGIC_X1Y102        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    13.684    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.684    
                         arrival time                         -11.235    
  -------------------------------------------------------------------
                         slack                                  2.449    

Slack (MET) :             2.544ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@5.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        2.360ns  (logic 0.466ns (19.744%)  route 1.894ns (80.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.832ns = ( 13.832 - 5.000 ) 
    Source Clock Delay      (SCD):    8.780ns = ( 11.280 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     6.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.780 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     9.246 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.894    11.140    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y103        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327     7.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630     9.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    10.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    11.329    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    13.356 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.489 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.343    13.832    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y103        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.424    14.256    
                         clock uncertainty           -0.056    14.200    
    OLOGIC_X1Y103        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    13.684    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.684    
                         arrival time                         -11.140    
  -------------------------------------------------------------------
                         slack                                  2.544    

Slack (MET) :             2.576ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@5.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        2.328ns  (logic 0.466ns (20.019%)  route 1.862ns (79.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.832ns = ( 13.832 - 5.000 ) 
    Source Clock Delay      (SCD):    8.780ns = ( 11.280 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     6.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.780 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     9.246 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.862    11.108    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y104        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327     7.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630     9.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    10.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    11.329    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    13.356 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.489 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.343    13.832    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y104        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.424    14.256    
                         clock uncertainty           -0.056    14.200    
    OLOGIC_X1Y104        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    13.684    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.684    
                         arrival time                         -11.108    
  -------------------------------------------------------------------
                         slack                                  2.576    

Slack (MET) :             2.679ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@5.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        2.224ns  (logic 0.466ns (20.954%)  route 1.758ns (79.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.831ns = ( 13.831 - 5.000 ) 
    Source Clock Delay      (SCD):    8.780ns = ( 11.280 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     6.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.780 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     9.246 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.758    11.004    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y105        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327     7.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630     9.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    10.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    11.329    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    13.356 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.489 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.342    13.831    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y105        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.424    14.255    
                         clock uncertainty           -0.056    14.199    
    OLOGIC_X1Y105        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    13.683    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.683    
                         arrival time                         -11.004    
  -------------------------------------------------------------------
                         slack                                  2.679    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.172ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.914ns
    Source Clock Delay      (SCD):    4.185ns
    Clock Pessimism Removal (CPR):    0.640ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     2.372    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     4.185 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.172     4.357 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     4.357    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/po_rd_enable
    OUT_FIFO_X1Y8        OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.968    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.826 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.914 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.914    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y8        OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                         clock pessimism             -0.640     4.273    
    OUT_FIFO_X1Y8        OUT_FIFO (Hold_out_fifo_RDCLK_RDEN)
                                                     -0.011     4.262    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
  -------------------------------------------------------------------
                         required time                         -4.262    
                         arrival time                           4.357    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.272ns (29.530%)  route 0.649ns (70.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.093ns
    Source Clock Delay      (SCD):    4.185ns
    Clock Pessimism Removal (CPR):    0.640ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     2.372    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     4.185 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     4.457 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.649     5.106    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y110        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.968    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.826 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.914 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.179     5.093    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y110        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.640     4.452    
    OLOGIC_X1Y110        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     5.011    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.011    
                         arrival time                           5.106    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.272ns (29.438%)  route 0.652ns (70.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.094ns
    Source Clock Delay      (SCD):    4.185ns
    Clock Pessimism Removal (CPR):    0.640ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     2.372    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     4.185 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     4.457 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.652     5.109    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y112        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.968    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.826 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.914 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.180     5.094    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y112        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.640     4.453    
    OLOGIC_X1Y112        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     5.012    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.012    
                         arrival time                           5.109    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.137ns (46.592%)  route 0.157ns (53.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.092ns
    Source Clock Delay      (SCD):    4.185ns
    Clock Pessimism Removal (CPR):    0.640ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     2.372    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     4.185 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.137     4.322 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.157     4.479    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y107        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.968    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.826 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.914 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     5.092    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y107        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.640     4.451    
    OLOGIC_X1Y107        OSERDESE2 (Hold_oserdese2_CLKDIV_T1)
                                                     -0.088     4.363    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -4.363    
                         arrival time                           4.479    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.137ns (46.592%)  route 0.157ns (53.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.092ns
    Source Clock Delay      (SCD):    4.185ns
    Clock Pessimism Removal (CPR):    0.640ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     2.372    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     4.185 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.137     4.322 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.157     4.479    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y107        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.968    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.826 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.914 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     5.092    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y107        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.640     4.451    
    OLOGIC_X1Y107        OSERDESE2 (Hold_oserdese2_CLKDIV_T2)
                                                     -0.088     4.363    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -4.363    
                         arrival time                           4.479    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.137ns (46.592%)  route 0.157ns (53.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.092ns
    Source Clock Delay      (SCD):    4.185ns
    Clock Pessimism Removal (CPR):    0.640ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     2.372    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     4.185 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.137     4.322 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.157     4.479    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y107        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.968    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.826 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.914 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     5.092    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y107        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.640     4.451    
    OLOGIC_X1Y107        OSERDESE2 (Hold_oserdese2_CLKDIV_T3)
                                                     -0.088     4.363    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -4.363    
                         arrival time                           4.479    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.137ns (46.592%)  route 0.157ns (53.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.092ns
    Source Clock Delay      (SCD):    4.185ns
    Clock Pessimism Removal (CPR):    0.640ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     2.372    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     4.185 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.137     4.322 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.157     4.479    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y107        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.968    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.826 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.914 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     5.092    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y107        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.640     4.451    
    OLOGIC_X1Y107        OSERDESE2 (Hold_oserdese2_CLKDIV_T4)
                                                     -0.088     4.363    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -4.363    
                         arrival time                           4.479    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.272ns (27.883%)  route 0.703ns (72.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.092ns
    Source Clock Delay      (SCD):    4.185ns
    Clock Pessimism Removal (CPR):    0.640ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     2.372    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     4.185 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     4.457 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.703     5.161    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y109        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.968    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.826 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.914 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     5.092    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y109        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.640     4.451    
    OLOGIC_X1Y109        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     5.010    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.010    
                         arrival time                           5.161    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.099ns  (logic 0.272ns (24.759%)  route 0.827ns (75.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.092ns
    Source Clock Delay      (SCD):    4.185ns
    Clock Pessimism Removal (CPR):    0.640ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     2.372    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     4.185 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     4.457 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.827     5.284    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y107        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.968    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.826 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.914 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     5.092    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y107        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.640     4.451    
    OLOGIC_X1Y107        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     5.010    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -5.010    
                         arrival time                           5.284    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.169ns  (logic 0.272ns (23.259%)  route 0.897ns (76.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.092ns
    Source Clock Delay      (SCD):    4.185ns
    Clock Pessimism Removal (CPR):    0.640ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     2.372    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     4.185 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     4.457 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.897     5.355    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y106        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.968    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.826 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.914 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     5.092    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y106        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.640     4.451    
    OLOGIC_X1Y106        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     5.010    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.010    
                         arrival time                           5.355    
  -------------------------------------------------------------------
                         slack                                  0.344    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_1
  To Clock:  oserdes_clkdiv_1

Setup :            0  Failing Endpoints,  Worst Slack        1.703ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.703ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_1 rise@5.000ns - oserdes_clk_1 rise@2.500ns)
  Data Path Delay:        0.301ns  (logic 0.301ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.479ns = ( 13.479 - 5.000 ) 
    Source Clock Delay      (SCD):    8.769ns = ( 11.269 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      2.500     2.500 r  
    P15                                               0.000     2.500 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     2.500    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     3.910 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     5.314    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.391 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     7.102    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     7.183 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     8.598    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     8.675 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     9.186    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083    11.269 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.301    11.570 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000    11.570    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/po_rd_enable
    OUT_FIFO_X1Y9        OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327     7.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630     9.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    10.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    11.319    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    13.346 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.479 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000    13.479    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y9        OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                         clock pessimism              0.423    13.902    
                         clock uncertainty           -0.056    13.846    
    OUT_FIFO_X1Y9        OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.573    13.273    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
  -------------------------------------------------------------------
                         required time                         13.273    
                         arrival time                         -11.570    
  -------------------------------------------------------------------
                         slack                                  1.703    

Slack (MET) :             1.955ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_1 rise@5.000ns - oserdes_clk_1 rise@2.500ns)
  Data Path Delay:        0.615ns  (logic 0.240ns (39.022%)  route 0.375ns (60.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.809ns = ( 13.809 - 5.000 ) 
    Source Clock Delay      (SCD):    8.769ns = ( 11.269 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      2.500     2.500 r  
    P15                                               0.000     2.500 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     2.500    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     3.910 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     5.314    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.391 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     7.102    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     7.183 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     8.598    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     8.675 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     9.186    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083    11.269 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.240    11.509 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.375    11.884    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y119        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327     7.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630     9.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    10.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    11.319    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    13.346 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.479 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.330    13.809    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y119        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.423    14.232    
                         clock uncertainty           -0.056    14.176    
    OLOGIC_X1Y119        OSERDESE2 (Setup_oserdese2_CLKDIV_T1)
                                                     -0.337    13.839    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         13.839    
                         arrival time                         -11.884    
  -------------------------------------------------------------------
                         slack                                  1.955    

Slack (MET) :             1.955ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_1 rise@5.000ns - oserdes_clk_1 rise@2.500ns)
  Data Path Delay:        0.615ns  (logic 0.240ns (39.022%)  route 0.375ns (60.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.809ns = ( 13.809 - 5.000 ) 
    Source Clock Delay      (SCD):    8.769ns = ( 11.269 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      2.500     2.500 r  
    P15                                               0.000     2.500 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     2.500    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     3.910 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     5.314    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.391 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     7.102    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     7.183 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     8.598    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     8.675 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     9.186    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083    11.269 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.240    11.509 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.375    11.884    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y119        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327     7.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630     9.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    10.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    11.319    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    13.346 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.479 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.330    13.809    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y119        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.423    14.232    
                         clock uncertainty           -0.056    14.176    
    OLOGIC_X1Y119        OSERDESE2 (Setup_oserdese2_CLKDIV_T2)
                                                     -0.337    13.839    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         13.839    
                         arrival time                         -11.884    
  -------------------------------------------------------------------
                         slack                                  1.955    

Slack (MET) :             1.955ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_1 rise@5.000ns - oserdes_clk_1 rise@2.500ns)
  Data Path Delay:        0.615ns  (logic 0.240ns (39.022%)  route 0.375ns (60.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.809ns = ( 13.809 - 5.000 ) 
    Source Clock Delay      (SCD):    8.769ns = ( 11.269 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      2.500     2.500 r  
    P15                                               0.000     2.500 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     2.500    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     3.910 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     5.314    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.391 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     7.102    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     7.183 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     8.598    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     8.675 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     9.186    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083    11.269 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.240    11.509 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.375    11.884    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y119        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327     7.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630     9.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    10.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    11.319    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    13.346 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.479 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.330    13.809    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y119        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.423    14.232    
                         clock uncertainty           -0.056    14.176    
    OLOGIC_X1Y119        OSERDESE2 (Setup_oserdese2_CLKDIV_T3)
                                                     -0.337    13.839    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         13.839    
                         arrival time                         -11.884    
  -------------------------------------------------------------------
                         slack                                  1.955    

Slack (MET) :             1.955ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_1 rise@5.000ns - oserdes_clk_1 rise@2.500ns)
  Data Path Delay:        0.615ns  (logic 0.240ns (39.022%)  route 0.375ns (60.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.809ns = ( 13.809 - 5.000 ) 
    Source Clock Delay      (SCD):    8.769ns = ( 11.269 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      2.500     2.500 r  
    P15                                               0.000     2.500 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     2.500    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     3.910 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     5.314    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.391 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     7.102    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     7.183 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     8.598    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     8.675 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     9.186    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083    11.269 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.240    11.509 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.375    11.884    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y119        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327     7.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630     9.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    10.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    11.319    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    13.346 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.479 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.330    13.809    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y119        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.423    14.232    
                         clock uncertainty           -0.056    14.176    
    OLOGIC_X1Y119        OSERDESE2 (Setup_oserdese2_CLKDIV_T4)
                                                     -0.337    13.839    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         13.839    
                         arrival time                         -11.884    
  -------------------------------------------------------------------
                         slack                                  1.955    

Slack (MET) :             2.882ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_1 rise@5.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        2.011ns  (logic 0.466ns (23.169%)  route 1.545ns (76.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.811ns = ( 13.811 - 5.000 ) 
    Source Clock Delay      (SCD):    8.769ns = ( 11.269 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     6.686    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.769 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     9.235 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.545    10.780    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y113        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327     7.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630     9.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    10.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    11.319    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    13.346 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.479 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.332    13.811    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y113        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.423    14.234    
                         clock uncertainty           -0.056    14.178    
    OLOGIC_X1Y113        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    13.662    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.662    
                         arrival time                         -10.780    
  -------------------------------------------------------------------
                         slack                                  2.882    

Slack (MET) :             2.920ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_1 rise@5.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.971ns  (logic 0.466ns (23.641%)  route 1.505ns (76.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.809ns = ( 13.809 - 5.000 ) 
    Source Clock Delay      (SCD):    8.769ns = ( 11.269 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     6.686    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.769 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     9.235 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.505    10.740    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y119        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327     7.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630     9.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    10.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    11.319    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    13.346 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.479 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.330    13.809    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y119        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.423    14.232    
                         clock uncertainty           -0.056    14.176    
    OLOGIC_X1Y119        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    13.660    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         13.660    
                         arrival time                         -10.740    
  -------------------------------------------------------------------
                         slack                                  2.920    

Slack (MET) :             2.968ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_1 rise@5.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.925ns  (logic 0.466ns (24.212%)  route 1.459ns (75.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.811ns = ( 13.811 - 5.000 ) 
    Source Clock Delay      (SCD):    8.769ns = ( 11.269 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     6.686    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.769 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     9.235 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.459    10.694    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y114        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327     7.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630     9.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    10.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    11.319    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    13.346 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.479 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.332    13.811    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y114        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.423    14.234    
                         clock uncertainty           -0.056    14.178    
    OLOGIC_X1Y114        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    13.662    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.662    
                         arrival time                         -10.694    
  -------------------------------------------------------------------
                         slack                                  2.968    

Slack (MET) :             3.001ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_1 rise@5.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.892ns  (logic 0.466ns (24.628%)  route 1.426ns (75.372%))
  Logic Levels:           0  
  Clock Path Skew:        0.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.811ns = ( 13.811 - 5.000 ) 
    Source Clock Delay      (SCD):    8.769ns = ( 11.269 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     6.686    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.769 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     9.235 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.426    10.661    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y115        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327     7.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630     9.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    10.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    11.319    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    13.346 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.479 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.332    13.811    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y115        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.423    14.234    
                         clock uncertainty           -0.056    14.178    
    OLOGIC_X1Y115        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    13.662    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.662    
                         arrival time                         -10.661    
  -------------------------------------------------------------------
                         slack                                  3.001    

Slack (MET) :             3.069ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_1 rise@5.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.824ns  (logic 0.466ns (25.543%)  route 1.358ns (74.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.811ns = ( 13.811 - 5.000 ) 
    Source Clock Delay      (SCD):    8.769ns = ( 11.269 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     6.686    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.769 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     9.235 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.358    10.593    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y123        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327     7.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630     9.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    10.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    11.319    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    13.346 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    13.479 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.332    13.811    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y123        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.423    14.234    
                         clock uncertainty           -0.056    14.178    
    OLOGIC_X1Y123        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    13.662    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.662    
                         arrival time                         -10.593    
  -------------------------------------------------------------------
                         slack                                  3.069    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.172ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.905ns
    Source Clock Delay      (SCD):    4.178ns
    Clock Pessimism Removal (CPR):    0.638ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     2.365    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     4.178 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.172     4.350 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     4.350    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/po_rd_enable
    OUT_FIFO_X1Y9        OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.959    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.817 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.905 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.905    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y9        OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                         clock pessimism             -0.638     4.266    
    OUT_FIFO_X1Y9        OUT_FIFO (Hold_out_fifo_RDCLK_RDEN)
                                                     -0.011     4.255    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
  -------------------------------------------------------------------
                         required time                         -4.255    
                         arrival time                           4.350    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.137ns (46.592%)  route 0.157ns (53.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.079ns
    Source Clock Delay      (SCD):    4.178ns
    Clock Pessimism Removal (CPR):    0.638ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     2.365    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     4.178 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.137     4.315 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.157     4.472    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y119        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.959    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.817 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.905 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.174     5.079    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y119        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.638     4.440    
    OLOGIC_X1Y119        OSERDESE2 (Hold_oserdese2_CLKDIV_T1)
                                                     -0.088     4.352    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -4.352    
                         arrival time                           4.472    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.137ns (46.592%)  route 0.157ns (53.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.079ns
    Source Clock Delay      (SCD):    4.178ns
    Clock Pessimism Removal (CPR):    0.638ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     2.365    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     4.178 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.137     4.315 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.157     4.472    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y119        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.959    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.817 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.905 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.174     5.079    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y119        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.638     4.440    
    OLOGIC_X1Y119        OSERDESE2 (Hold_oserdese2_CLKDIV_T2)
                                                     -0.088     4.352    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -4.352    
                         arrival time                           4.472    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.137ns (46.592%)  route 0.157ns (53.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.079ns
    Source Clock Delay      (SCD):    4.178ns
    Clock Pessimism Removal (CPR):    0.638ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     2.365    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     4.178 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.137     4.315 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.157     4.472    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y119        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.959    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.817 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.905 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.174     5.079    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y119        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.638     4.440    
    OLOGIC_X1Y119        OSERDESE2 (Hold_oserdese2_CLKDIV_T3)
                                                     -0.088     4.352    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -4.352    
                         arrival time                           4.472    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.137ns (46.592%)  route 0.157ns (53.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.079ns
    Source Clock Delay      (SCD):    4.178ns
    Clock Pessimism Removal (CPR):    0.638ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     2.365    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     4.178 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.137     4.315 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.157     4.472    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y119        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.959    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.817 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.905 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.174     5.079    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y119        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.638     4.440    
    OLOGIC_X1Y119        OSERDESE2 (Hold_oserdese2_CLKDIV_T4)
                                                     -0.088     4.352    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -4.352    
                         arrival time                           4.472    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.942ns  (logic 0.272ns (28.861%)  route 0.670ns (71.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.080ns
    Source Clock Delay      (SCD):    4.178ns
    Clock Pessimism Removal (CPR):    0.638ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     2.365    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     4.178 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     4.450 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.670     5.121    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y116        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.959    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.817 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.905 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.175     5.080    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y116        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.638     4.441    
    OLOGIC_X1Y116        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     5.000    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.000    
                         arrival time                           5.121    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.944ns  (logic 0.272ns (28.799%)  route 0.672ns (71.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.081ns
    Source Clock Delay      (SCD):    4.178ns
    Clock Pessimism Removal (CPR):    0.638ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     2.365    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     4.178 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     4.450 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.672     5.123    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y124        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.959    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.817 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.905 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     5.081    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y124        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.638     4.442    
    OLOGIC_X1Y124        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     5.001    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.001    
                         arrival time                           5.123    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.272ns (28.311%)  route 0.689ns (71.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.080ns
    Source Clock Delay      (SCD):    4.178ns
    Clock Pessimism Removal (CPR):    0.638ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     2.365    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     4.178 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     4.450 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.689     5.139    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y122        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.959    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.817 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.905 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.175     5.080    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y122        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.638     4.441    
    OLOGIC_X1Y122        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     5.000    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.000    
                         arrival time                           5.139    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.272ns (28.151%)  route 0.694ns (71.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.079ns
    Source Clock Delay      (SCD):    4.178ns
    Clock Pessimism Removal (CPR):    0.638ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     2.365    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     4.178 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     4.450 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.694     5.145    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y121        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.959    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.817 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.905 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.174     5.079    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y121        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.638     4.440    
    OLOGIC_X1Y121        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     4.999    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.999    
                         arrival time                           5.145    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.995ns  (logic 0.272ns (27.340%)  route 0.723ns (72.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.079ns
    Source Clock Delay      (SCD):    4.178ns
    Clock Pessimism Removal (CPR):    0.638ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     2.365    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     4.178 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     4.450 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.723     5.173    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y117        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.959    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.817 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.905 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.174     5.079    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y117        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.638     4.440    
    OLOGIC_X1Y117        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     4.999    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.999    
                         arrival time                           5.173    
  -------------------------------------------------------------------
                         slack                                  0.174    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_2
  To Clock:  oserdes_clkdiv_2

Setup :            0  Failing Endpoints,  Worst Slack        1.703ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.703ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clk_2 rise@7.500ns)
  Data Path Delay:        0.301ns  (logic 0.301ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.489ns = ( 18.489 - 10.000 ) 
    Source Clock Delay      (SCD):    8.780ns = ( 16.280 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      7.500     7.500 r  
    P15                                               0.000     7.500 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     7.500    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     8.910 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404    10.314    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    10.391 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712    12.102    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    12.183 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414    13.598    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    13.675 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522    14.197    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083    16.280 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.301    16.581 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000    16.581    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/po_rd_enable
    OUT_FIFO_X1Y10       OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    12.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    14.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    15.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    16.329    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    18.356 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    18.489 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000    18.489    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y10       OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                         clock pessimism              0.424    18.913    
                         clock uncertainty           -0.056    18.857    
    OUT_FIFO_X1Y10       OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.573    18.284    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
  -------------------------------------------------------------------
                         required time                         18.284    
                         arrival time                         -16.581    
  -------------------------------------------------------------------
                         slack                                  1.703    

Slack (MET) :             2.523ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clk_2 rise@5.000ns)
  Data Path Delay:        2.376ns  (logic 0.466ns (19.609%)  route 1.910ns (80.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.827ns = ( 18.827 - 10.000 ) 
    Source Clock Delay      (SCD):    8.780ns = ( 16.280 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     6.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     7.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     7.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     9.602    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     9.683 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414    11.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    11.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522    11.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083    13.780 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    14.246 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.910    16.156    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y134        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    12.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    14.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    15.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    16.329    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    18.356 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    18.489 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.338    18.827    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y134        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.424    19.251    
                         clock uncertainty           -0.056    19.195    
    OLOGIC_X1Y134        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    18.679    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         18.679    
                         arrival time                         -16.156    
  -------------------------------------------------------------------
                         slack                                  2.523    

Slack (MET) :             2.629ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clk_2 rise@5.000ns)
  Data Path Delay:        2.268ns  (logic 0.466ns (20.547%)  route 1.802ns (79.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.825ns = ( 18.825 - 10.000 ) 
    Source Clock Delay      (SCD):    8.780ns = ( 16.280 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     6.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     7.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     7.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     9.602    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     9.683 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414    11.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    11.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522    11.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083    13.780 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    14.246 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.802    16.048    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y133        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    12.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    14.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    15.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    16.329    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    18.356 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    18.489 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.336    18.825    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y133        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.424    19.249    
                         clock uncertainty           -0.056    19.193    
    OLOGIC_X1Y133        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    18.677    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         18.677    
                         arrival time                         -16.048    
  -------------------------------------------------------------------
                         slack                                  2.629    

Slack (MET) :             2.746ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clk_2 rise@5.000ns)
  Data Path Delay:        2.151ns  (logic 0.466ns (21.667%)  route 1.685ns (78.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.825ns = ( 18.825 - 10.000 ) 
    Source Clock Delay      (SCD):    8.780ns = ( 16.280 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     6.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     7.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     7.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     9.602    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     9.683 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414    11.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    11.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522    11.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083    13.780 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    14.246 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.685    15.931    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y132        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    12.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    14.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    15.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    16.329    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    18.356 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    18.489 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.336    18.825    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y132        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.424    19.249    
                         clock uncertainty           -0.056    19.193    
    OLOGIC_X1Y132        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    18.677    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         18.677    
                         arrival time                         -15.931    
  -------------------------------------------------------------------
                         slack                                  2.746    

Slack (MET) :             2.751ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clk_2 rise@5.000ns)
  Data Path Delay:        2.147ns  (logic 0.466ns (21.709%)  route 1.681ns (78.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.826ns = ( 18.826 - 10.000 ) 
    Source Clock Delay      (SCD):    8.780ns = ( 16.280 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     6.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     7.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     7.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     9.602    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     9.683 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414    11.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    11.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522    11.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083    13.780 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    14.246 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.681    15.926    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y129        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    12.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    14.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    15.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    16.329    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    18.356 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    18.489 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.337    18.826    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y129        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.424    19.250    
                         clock uncertainty           -0.056    19.194    
    OLOGIC_X1Y129        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    18.678    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         18.678    
                         arrival time                         -15.926    
  -------------------------------------------------------------------
                         slack                                  2.751    

Slack (MET) :             2.864ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clk_2 rise@5.000ns)
  Data Path Delay:        2.033ns  (logic 0.466ns (22.917%)  route 1.567ns (77.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.825ns = ( 18.825 - 10.000 ) 
    Source Clock Delay      (SCD):    8.780ns = ( 16.280 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     6.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     7.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     7.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     9.602    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     9.683 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414    11.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    11.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522    11.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083    13.780 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    14.246 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.567    15.813    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y131        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    12.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    14.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    15.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    16.329    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    18.356 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    18.489 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.336    18.825    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y131        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.424    19.249    
                         clock uncertainty           -0.056    19.193    
    OLOGIC_X1Y131        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    18.677    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         18.677    
                         arrival time                         -15.813    
  -------------------------------------------------------------------
                         slack                                  2.864    

Slack (MET) :             2.972ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clk_2 rise@5.000ns)
  Data Path Delay:        1.927ns  (logic 0.466ns (24.183%)  route 1.461ns (75.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.827ns = ( 18.827 - 10.000 ) 
    Source Clock Delay      (SCD):    8.780ns = ( 16.280 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     6.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     7.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     7.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     9.602    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     9.683 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414    11.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    11.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522    11.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083    13.780 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    14.246 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.461    15.707    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y125        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    12.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    14.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    15.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    16.329    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    18.356 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    18.489 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.338    18.827    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y125        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.424    19.251    
                         clock uncertainty           -0.056    19.195    
    OLOGIC_X1Y125        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    18.679    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         18.679    
                         arrival time                         -15.707    
  -------------------------------------------------------------------
                         slack                                  2.972    

Slack (MET) :             2.982ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clk_2 rise@5.000ns)
  Data Path Delay:        1.916ns  (logic 0.466ns (24.319%)  route 1.450ns (75.681%))
  Logic Levels:           0  
  Clock Path Skew:        0.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.826ns = ( 18.826 - 10.000 ) 
    Source Clock Delay      (SCD):    8.780ns = ( 16.280 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     6.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     7.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     7.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     9.602    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     9.683 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414    11.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    11.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522    11.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083    13.780 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    14.246 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.450    15.696    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y130        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    12.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    14.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    15.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    16.329    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    18.356 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    18.489 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.337    18.826    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y130        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.424    19.250    
                         clock uncertainty           -0.056    19.194    
    OLOGIC_X1Y130        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    18.678    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         18.678    
                         arrival time                         -15.696    
  -------------------------------------------------------------------
                         slack                                  2.982    

Slack (MET) :             3.078ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clk_2 rise@5.000ns)
  Data Path Delay:        1.821ns  (logic 0.466ns (25.589%)  route 1.355ns (74.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.827ns = ( 18.827 - 10.000 ) 
    Source Clock Delay      (SCD):    8.780ns = ( 16.280 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     6.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     7.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     7.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     9.602    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     9.683 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414    11.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    11.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522    11.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083    13.780 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    14.246 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.355    15.601    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y128        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    12.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    14.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    15.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    16.329    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    18.356 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    18.489 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.338    18.827    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y128        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.424    19.251    
                         clock uncertainty           -0.056    19.195    
    OLOGIC_X1Y128        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    18.679    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         18.679    
                         arrival time                         -15.601    
  -------------------------------------------------------------------
                         slack                                  3.078    

Slack (MET) :             3.080ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clk_2 rise@5.000ns)
  Data Path Delay:        1.819ns  (logic 0.466ns (25.617%)  route 1.353ns (74.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.827ns = ( 18.827 - 10.000 ) 
    Source Clock Delay      (SCD):    8.780ns = ( 16.280 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     6.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     7.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     7.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     9.602    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     9.683 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414    11.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    11.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522    11.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083    13.780 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    14.246 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.353    15.599    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y126        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    12.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    14.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    15.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    16.329    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    18.356 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    18.489 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.338    18.827    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y126        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.424    19.251    
                         clock uncertainty           -0.056    19.195    
    OLOGIC_X1Y126        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    18.679    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         18.679    
                         arrival time                         -15.599    
  -------------------------------------------------------------------
                         slack                                  3.080    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.172ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.914ns
    Source Clock Delay      (SCD):    4.185ns
    Clock Pessimism Removal (CPR):    0.640ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     2.372    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     4.185 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.172     4.357 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     4.357    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/po_rd_enable
    OUT_FIFO_X1Y10       OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.968    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.826 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.914 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.914    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y10       OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                         clock pessimism             -0.640     4.273    
    OUT_FIFO_X1Y10       OUT_FIFO (Hold_out_fifo_RDCLK_RDEN)
                                                     -0.011     4.262    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
  -------------------------------------------------------------------
                         required time                         -4.262    
                         arrival time                           4.357    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.272ns (29.488%)  route 0.650ns (70.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.091ns
    Source Clock Delay      (SCD):    4.185ns
    Clock Pessimism Removal (CPR):    0.640ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     2.372    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     4.185 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     4.457 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.650     5.108    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y127        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.968    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.826 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.914 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     5.091    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y127        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.640     4.450    
    OLOGIC_X1Y127        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     5.009    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.009    
                         arrival time                           5.108    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.983ns  (logic 0.272ns (27.668%)  route 0.711ns (72.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.091ns
    Source Clock Delay      (SCD):    4.185ns
    Clock Pessimism Removal (CPR):    0.640ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     2.372    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     4.185 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     4.457 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.711     5.169    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y126        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.968    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.826 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.914 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     5.091    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y126        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.640     4.450    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     5.009    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.009    
                         arrival time                           5.169    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.985ns  (logic 0.272ns (27.611%)  route 0.713ns (72.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.091ns
    Source Clock Delay      (SCD):    4.185ns
    Clock Pessimism Removal (CPR):    0.640ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     2.372    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     4.185 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     4.457 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.713     5.171    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y128        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.968    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.826 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.914 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     5.091    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y128        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.640     4.450    
    OLOGIC_X1Y128        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     5.009    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.009    
                         arrival time                           5.171    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.035ns  (logic 0.272ns (26.281%)  route 0.763ns (73.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.091ns
    Source Clock Delay      (SCD):    4.185ns
    Clock Pessimism Removal (CPR):    0.640ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     2.372    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     4.185 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     4.457 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.763     5.220    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y125        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.968    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.826 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.914 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     5.091    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y125        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.640     4.450    
    OLOGIC_X1Y125        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     5.009    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.009    
                         arrival time                           5.220    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.051ns  (logic 0.272ns (25.876%)  route 0.779ns (74.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.090ns
    Source Clock Delay      (SCD):    4.185ns
    Clock Pessimism Removal (CPR):    0.640ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     2.372    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     4.185 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     4.457 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.779     5.237    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y130        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.968    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.826 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.914 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     5.090    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y130        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.640     4.449    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     5.008    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.008    
                         arrival time                           5.237    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.112ns  (logic 0.272ns (24.450%)  route 0.840ns (75.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.090ns
    Source Clock Delay      (SCD):    4.185ns
    Clock Pessimism Removal (CPR):    0.640ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     2.372    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     4.185 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     4.457 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.840     5.298    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y131        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.968    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.826 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.914 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     5.090    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y131        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.640     4.449    
    OLOGIC_X1Y131        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     5.008    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.008    
                         arrival time                           5.298    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.154ns  (logic 0.272ns (23.579%)  route 0.882ns (76.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.090ns
    Source Clock Delay      (SCD):    4.185ns
    Clock Pessimism Removal (CPR):    0.640ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     2.372    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     4.185 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     4.457 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.882     5.339    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y129        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.968    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.826 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.914 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     5.090    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y129        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.640     4.449    
    OLOGIC_X1Y129        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     5.008    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.008    
                         arrival time                           5.339    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.174ns  (logic 0.272ns (23.174%)  route 0.902ns (76.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.090ns
    Source Clock Delay      (SCD):    4.185ns
    Clock Pessimism Removal (CPR):    0.640ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     2.372    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     4.185 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     4.457 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.902     5.359    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y132        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.968    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.826 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.914 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     5.090    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y132        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.640     4.449    
    OLOGIC_X1Y132        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     5.008    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.008    
                         arrival time                           5.359    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.235ns  (logic 0.272ns (22.024%)  route 0.963ns (77.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.090ns
    Source Clock Delay      (SCD):    4.185ns
    Clock Pessimism Removal (CPR):    0.640ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     2.372    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     4.185 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     4.457 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.963     5.420    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y133        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     2.968    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.826 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.914 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     5.090    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y133        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.640     4.449    
    OLOGIC_X1Y133        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     5.008    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.008    
                         arrival time                           5.420    
  -------------------------------------------------------------------
                         slack                                  0.412    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_3
  To Clock:  oserdes_clkdiv_3

Setup :            0  Failing Endpoints,  Worst Slack        1.703ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.703ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clk_3 rise@7.500ns)
  Data Path Delay:        0.301ns  (logic 0.301ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.479ns = ( 18.479 - 10.000 ) 
    Source Clock Delay      (SCD):    8.769ns = ( 16.269 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      7.500     7.500 r  
    P15                                               0.000     7.500 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     7.500    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     8.910 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404    10.314    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    10.391 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712    12.102    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    12.183 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414    13.598    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    13.675 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511    14.186    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083    16.269 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.301    16.570 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000    16.570    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/po_rd_enable
    OUT_FIFO_X1Y11       OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    12.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    14.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    15.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    16.319    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    18.346 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    18.479 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000    18.479    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y11       OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                         clock pessimism              0.423    18.902    
                         clock uncertainty           -0.056    18.846    
    OUT_FIFO_X1Y11       OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.573    18.273    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
  -------------------------------------------------------------------
                         required time                         18.273    
                         arrival time                         -16.570    
  -------------------------------------------------------------------
                         slack                                  1.703    

Slack (MET) :             2.179ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clk_3 rise@5.000ns)
  Data Path Delay:        2.734ns  (logic 0.466ns (17.048%)  route 2.268ns (82.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.831ns = ( 18.831 - 10.000 ) 
    Source Clock Delay      (SCD):    8.769ns = ( 16.269 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     6.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     7.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     7.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     9.602    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     9.683 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414    11.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    11.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511    11.686    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083    13.769 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    14.235 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=12, routed)          2.268    16.502    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y149        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    12.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    14.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    15.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    16.319    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    18.346 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    18.479 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.352    18.831    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y149        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.423    19.254    
                         clock uncertainty           -0.056    19.198    
    OLOGIC_X1Y149        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    18.682    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         18.682    
                         arrival time                         -16.502    
  -------------------------------------------------------------------
                         slack                                  2.179    

Slack (MET) :             2.288ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clk_3 rise@5.000ns)
  Data Path Delay:        2.625ns  (logic 0.466ns (17.752%)  route 2.159ns (82.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.831ns = ( 18.831 - 10.000 ) 
    Source Clock Delay      (SCD):    8.769ns = ( 16.269 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     6.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     7.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     7.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     9.602    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     9.683 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414    11.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    11.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511    11.686    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083    13.769 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    14.235 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=12, routed)          2.159    16.394    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y148        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    12.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    14.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    15.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    16.319    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    18.346 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    18.479 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.352    18.831    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y148        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.423    19.254    
                         clock uncertainty           -0.056    19.198    
    OLOGIC_X1Y148        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    18.682    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         18.682    
                         arrival time                         -16.394    
  -------------------------------------------------------------------
                         slack                                  2.288    

Slack (MET) :             2.405ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clk_3 rise@5.000ns)
  Data Path Delay:        2.508ns  (logic 0.466ns (18.582%)  route 2.042ns (81.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.831ns = ( 18.831 - 10.000 ) 
    Source Clock Delay      (SCD):    8.769ns = ( 16.269 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     6.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     7.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     7.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     9.602    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     9.683 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414    11.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    11.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511    11.686    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083    13.769 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    14.235 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=12, routed)          2.042    16.277    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y147        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    12.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    14.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    15.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    16.319    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    18.346 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    18.479 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.352    18.831    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y147        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.423    19.254    
                         clock uncertainty           -0.056    19.198    
    OLOGIC_X1Y147        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    18.682    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         18.682    
                         arrival time                         -16.277    
  -------------------------------------------------------------------
                         slack                                  2.405    

Slack (MET) :             2.522ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clk_3 rise@5.000ns)
  Data Path Delay:        2.391ns  (logic 0.466ns (19.493%)  route 1.925ns (80.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.831ns = ( 18.831 - 10.000 ) 
    Source Clock Delay      (SCD):    8.769ns = ( 16.269 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     6.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     7.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     7.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     9.602    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     9.683 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414    11.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    11.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511    11.686    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083    13.769 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    14.235 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.925    16.159    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y146        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    12.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    14.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    15.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    16.319    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    18.346 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    18.479 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.352    18.831    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y146        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.423    19.254    
                         clock uncertainty           -0.056    19.198    
    OLOGIC_X1Y146        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    18.682    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         18.682    
                         arrival time                         -16.159    
  -------------------------------------------------------------------
                         slack                                  2.522    

Slack (MET) :             2.638ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clk_3 rise@5.000ns)
  Data Path Delay:        2.273ns  (logic 0.466ns (20.499%)  route 1.807ns (79.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.829ns = ( 18.829 - 10.000 ) 
    Source Clock Delay      (SCD):    8.769ns = ( 16.269 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     6.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     7.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     7.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     9.602    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     9.683 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414    11.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    11.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511    11.686    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083    13.769 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    14.235 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.807    16.042    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y145        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    12.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    14.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    15.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    16.319    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    18.346 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    18.479 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.350    18.829    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y145        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.423    19.252    
                         clock uncertainty           -0.056    19.196    
    OLOGIC_X1Y145        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    18.680    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         18.680    
                         arrival time                         -16.042    
  -------------------------------------------------------------------
                         slack                                  2.638    

Slack (MET) :             2.755ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clk_3 rise@5.000ns)
  Data Path Delay:        2.156ns  (logic 0.466ns (21.614%)  route 1.690ns (78.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.829ns = ( 18.829 - 10.000 ) 
    Source Clock Delay      (SCD):    8.769ns = ( 16.269 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     6.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     7.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     7.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     9.602    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     9.683 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414    11.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    11.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511    11.686    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083    13.769 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    14.235 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.690    15.925    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y144        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    12.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    14.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    15.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    16.319    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    18.346 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    18.479 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.350    18.829    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y144        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.423    19.252    
                         clock uncertainty           -0.056    19.196    
    OLOGIC_X1Y144        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    18.680    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         18.680    
                         arrival time                         -15.925    
  -------------------------------------------------------------------
                         slack                                  2.755    

Slack (MET) :             2.872ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clk_3 rise@5.000ns)
  Data Path Delay:        2.039ns  (logic 0.466ns (22.857%)  route 1.573ns (77.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.829ns = ( 18.829 - 10.000 ) 
    Source Clock Delay      (SCD):    8.769ns = ( 16.269 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     6.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     7.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     7.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     9.602    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     9.683 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414    11.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    11.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511    11.686    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083    13.769 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    14.235 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.573    15.808    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y143        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    12.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    14.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    15.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    16.319    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    18.346 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    18.479 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.350    18.829    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y143        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.423    19.252    
                         clock uncertainty           -0.056    19.196    
    OLOGIC_X1Y143        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    18.680    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         18.680    
                         arrival time                         -15.808    
  -------------------------------------------------------------------
                         slack                                  2.872    

Slack (MET) :             2.958ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clk_3 rise@5.000ns)
  Data Path Delay:        1.955ns  (logic 0.466ns (23.836%)  route 1.489ns (76.164%))
  Logic Levels:           0  
  Clock Path Skew:        0.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.831ns = ( 18.831 - 10.000 ) 
    Source Clock Delay      (SCD):    8.769ns = ( 16.269 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     6.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     7.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     7.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     9.602    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     9.683 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414    11.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    11.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511    11.686    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083    13.769 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    14.235 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.489    15.724    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y138        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    12.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    14.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    15.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    16.319    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    18.346 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    18.479 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.352    18.831    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y138        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.423    19.254    
                         clock uncertainty           -0.056    19.198    
    OLOGIC_X1Y138        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    18.682    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         18.682    
                         arrival time                         -15.724    
  -------------------------------------------------------------------
                         slack                                  2.958    

Slack (MET) :             2.990ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clk_3 rise@5.000ns)
  Data Path Delay:        1.923ns  (logic 0.466ns (24.239%)  route 1.457ns (75.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.831ns = ( 18.831 - 10.000 ) 
    Source Clock Delay      (SCD):    8.769ns = ( 16.269 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     6.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     7.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     7.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     9.602    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     9.683 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414    11.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    11.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511    11.686    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083    13.769 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    14.235 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.457    15.691    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y139        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    12.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    14.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    15.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    16.319    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    18.346 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    18.479 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.352    18.831    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y139        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.423    19.254    
                         clock uncertainty           -0.056    19.198    
    OLOGIC_X1Y139        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    18.682    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         18.682    
                         arrival time                         -15.691    
  -------------------------------------------------------------------
                         slack                                  2.990    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.172ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.905ns
    Source Clock Delay      (SCD):    4.178ns
    Clock Pessimism Removal (CPR):    0.638ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     2.365    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     4.178 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.172     4.350 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     4.350    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/po_rd_enable
    OUT_FIFO_X1Y11       OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.959    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.817 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.905 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     4.905    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y11       OUT_FIFO                                     r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                         clock pessimism             -0.638     4.266    
    OUT_FIFO_X1Y11       OUT_FIFO (Hold_out_fifo_RDCLK_RDEN)
                                                     -0.011     4.255    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
  -------------------------------------------------------------------
                         required time                         -4.255    
                         arrival time                           4.350    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.928ns  (logic 0.272ns (29.312%)  route 0.656ns (70.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.088ns
    Source Clock Delay      (SCD):    4.178ns
    Clock Pessimism Removal (CPR):    0.638ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     2.365    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     4.178 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     4.450 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.656     5.106    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y140        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.959    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.817 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.905 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.183     5.088    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y140        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.638     4.449    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     5.008    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.008    
                         arrival time                           5.106    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.989ns  (logic 0.272ns (27.496%)  route 0.717ns (72.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.087ns
    Source Clock Delay      (SCD):    4.178ns
    Clock Pessimism Removal (CPR):    0.638ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     2.365    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     4.178 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     4.450 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.717     5.168    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y141        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.959    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.817 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.905 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.182     5.087    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y141        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.638     4.448    
    OLOGIC_X1Y141        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     5.007    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.007    
                         arrival time                           5.168    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.047ns  (logic 0.272ns (25.991%)  route 0.775ns (74.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.088ns
    Source Clock Delay      (SCD):    4.178ns
    Clock Pessimism Removal (CPR):    0.638ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     2.365    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     4.178 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     4.450 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.775     5.225    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y139        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.959    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.817 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.905 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.183     5.088    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y139        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.638     4.449    
    OLOGIC_X1Y139        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     5.008    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.008    
                         arrival time                           5.225    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.051ns  (logic 0.272ns (25.880%)  route 0.779ns (74.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.088ns
    Source Clock Delay      (SCD):    4.178ns
    Clock Pessimism Removal (CPR):    0.638ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     2.365    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     4.178 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     4.450 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.779     5.229    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y138        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.959    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.817 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.905 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.183     5.088    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y138        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.638     4.449    
    OLOGIC_X1Y138        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     5.008    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.008    
                         arrival time                           5.229    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 0.272ns (25.892%)  route 0.778ns (74.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.087ns
    Source Clock Delay      (SCD):    4.178ns
    Clock Pessimism Removal (CPR):    0.638ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     2.365    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     4.178 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     4.450 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.778     5.229    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y142        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.959    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.817 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.905 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.182     5.087    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y142        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.638     4.448    
    OLOGIC_X1Y142        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     5.007    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.007    
                         arrival time                           5.229    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.112ns  (logic 0.272ns (24.466%)  route 0.840ns (75.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.087ns
    Source Clock Delay      (SCD):    4.178ns
    Clock Pessimism Removal (CPR):    0.638ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     2.365    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     4.178 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     4.450 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.840     5.290    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y143        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.959    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.817 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.905 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.182     5.087    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y143        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.638     4.448    
    OLOGIC_X1Y143        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     5.007    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.007    
                         arrival time                           5.290    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.173ns  (logic 0.272ns (23.188%)  route 0.901ns (76.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.087ns
    Source Clock Delay      (SCD):    4.178ns
    Clock Pessimism Removal (CPR):    0.638ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     2.365    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     4.178 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     4.450 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.901     5.351    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y144        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.959    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.817 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.905 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.182     5.087    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y144        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.638     4.448    
    OLOGIC_X1Y144        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     5.007    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.007    
                         arrival time                           5.351    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.234ns  (logic 0.272ns (22.037%)  route 0.962ns (77.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.087ns
    Source Clock Delay      (SCD):    4.178ns
    Clock Pessimism Removal (CPR):    0.638ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     2.365    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     4.178 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     4.450 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.962     5.413    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y145        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.959    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.817 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.905 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.182     5.087    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y145        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.638     4.448    
    OLOGIC_X1Y145        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     5.007    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.007    
                         arrival time                           5.413    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.296ns  (logic 0.272ns (20.995%)  route 1.024ns (79.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.088ns
    Source Clock Delay      (SCD):    4.178ns
    Clock Pessimism Removal (CPR):    0.638ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     2.365    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     4.178 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     4.450 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.024     5.474    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y146        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     2.959    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     4.817 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.905 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.183     5.088    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y146        OSERDESE2                                    r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.638     4.449    
    OLOGIC_X1Y146        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     5.008    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -5.008    
                         arrival time                           5.474    
  -------------------------------------------------------------------
                         slack                                  0.466    





---------------------------------------------------------------------------------------------------
From Clock:  clk_nobuf
  To Clock:  clk_pll_i

Setup :            0  Failing Endpoints,  Worst Slack       17.405ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.405ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.003ns  (logic 0.379ns (9.467%)  route 3.624ns (90.533%))
  Logic Levels:           0  
  Clock Path Skew:        1.696ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.499ns
    Source Clock Delay      (SCD):    6.036ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.194ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.352     6.036    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y127        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y127        FDRE (Prop_fdre_C_Q)         0.379     6.415 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/Q
                         net (fo=1, routed)           3.624    10.039    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[9]
    SLICE_X32Y127        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    P15                                               0.000    20.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    20.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    21.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    22.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    22.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    24.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    24.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    25.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    25.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958    26.791    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069    26.860 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685    27.545    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749    24.796 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    26.178    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    26.255 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       1.244    27.499    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X32Y127        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]/C
                         clock pessimism              0.233    27.732    
                         clock uncertainty           -0.255    27.476    
    SLICE_X32Y127        FDRE (Setup_fdre_C_D)       -0.032    27.444    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]
  -------------------------------------------------------------------
                         required time                         27.444    
                         arrival time                         -10.039    
  -------------------------------------------------------------------
                         slack                                 17.405    

Slack (MET) :             17.412ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.026ns  (logic 0.379ns (9.414%)  route 3.647ns (90.586%))
  Logic Levels:           0  
  Clock Path Skew:        1.697ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.495ns
    Source Clock Delay      (SCD):    6.031ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.194ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.347     6.031    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X31Y124        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y124        FDRE (Prop_fdre_C_Q)         0.379     6.410 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/Q
                         net (fo=1, routed)           3.647    10.057    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[2]
    SLICE_X34Y125        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    P15                                               0.000    20.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    20.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    21.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    22.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    22.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    24.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    24.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    25.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    25.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958    26.791    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069    26.860 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685    27.545    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749    24.796 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    26.178    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    26.255 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       1.240    27.495    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X34Y125        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]/C
                         clock pessimism              0.233    27.728    
                         clock uncertainty           -0.255    27.472    
    SLICE_X34Y125        FDRE (Setup_fdre_C_D)       -0.004    27.468    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]
  -------------------------------------------------------------------
                         required time                         27.468    
                         arrival time                         -10.057    
  -------------------------------------------------------------------
                         slack                                 17.412    

Slack (MET) :             17.432ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.977ns  (logic 0.379ns (9.530%)  route 3.598ns (90.470%))
  Logic Levels:           0  
  Clock Path Skew:        1.696ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.496ns
    Source Clock Delay      (SCD):    6.033ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.194ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.349     6.033    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y124        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y124        FDRE (Prop_fdre_C_Q)         0.379     6.412 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/Q
                         net (fo=1, routed)           3.598    10.010    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[1]
    SLICE_X32Y125        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    P15                                               0.000    20.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    20.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    21.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    22.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    22.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    24.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    24.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    25.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    25.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958    26.791    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069    26.860 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685    27.545    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749    24.796 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    26.178    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    26.255 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       1.241    27.496    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X32Y125        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]/C
                         clock pessimism              0.233    27.729    
                         clock uncertainty           -0.255    27.473    
    SLICE_X32Y125        FDRE (Setup_fdre_C_D)       -0.032    27.441    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]
  -------------------------------------------------------------------
                         required time                         27.441    
                         arrival time                         -10.010    
  -------------------------------------------------------------------
                         slack                                 17.432    

Slack (MET) :             17.486ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.923ns  (logic 0.379ns (9.661%)  route 3.544ns (90.339%))
  Logic Levels:           0  
  Clock Path Skew:        1.697ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.500ns
    Source Clock Delay      (SCD):    6.036ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.194ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.352     6.036    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y127        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y127        FDRE (Prop_fdre_C_Q)         0.379     6.415 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/Q
                         net (fo=1, routed)           3.544     9.959    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[7]
    SLICE_X28Y127        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    P15                                               0.000    20.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    20.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    21.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    22.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    22.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    24.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    24.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    25.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    25.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958    26.791    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069    26.860 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685    27.545    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749    24.796 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    26.178    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    26.255 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       1.245    27.500    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X28Y127        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]/C
                         clock pessimism              0.233    27.733    
                         clock uncertainty           -0.255    27.477    
    SLICE_X28Y127        FDRE (Setup_fdre_C_D)       -0.032    27.445    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]
  -------------------------------------------------------------------
                         required time                         27.445    
                         arrival time                          -9.959    
  -------------------------------------------------------------------
                         slack                                 17.486    

Slack (MET) :             17.607ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.804ns  (logic 0.379ns (9.962%)  route 3.425ns (90.038%))
  Logic Levels:           0  
  Clock Path Skew:        1.699ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.497ns
    Source Clock Delay      (SCD):    6.031ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.194ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.347     6.031    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X31Y124        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y124        FDRE (Prop_fdre_C_Q)         0.379     6.410 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/Q
                         net (fo=1, routed)           3.425     9.835    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[4]
    SLICE_X33Y123        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    P15                                               0.000    20.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    20.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    21.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    22.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    22.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    24.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    24.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    25.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    25.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958    26.791    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069    26.860 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685    27.545    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749    24.796 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    26.178    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    26.255 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       1.242    27.497    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X33Y123        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]/C
                         clock pessimism              0.233    27.730    
                         clock uncertainty           -0.255    27.474    
    SLICE_X33Y123        FDRE (Setup_fdre_C_D)       -0.032    27.442    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]
  -------------------------------------------------------------------
                         required time                         27.442    
                         arrival time                          -9.835    
  -------------------------------------------------------------------
                         slack                                 17.607    

Slack (MET) :             17.639ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.768ns  (logic 0.379ns (10.059%)  route 3.389ns (89.941%))
  Logic Levels:           0  
  Clock Path Skew:        1.694ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.497ns
    Source Clock Delay      (SCD):    6.036ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.194ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.352     6.036    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y127        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y127        FDRE (Prop_fdre_C_Q)         0.379     6.415 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/Q
                         net (fo=1, routed)           3.389     9.803    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[3]
    SLICE_X33Y126        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    P15                                               0.000    20.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    20.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    21.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    22.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    22.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    24.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    24.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    25.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    25.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958    26.791    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069    26.860 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685    27.545    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749    24.796 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    26.178    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    26.255 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       1.242    27.497    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X33Y126        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]/C
                         clock pessimism              0.233    27.730    
                         clock uncertainty           -0.255    27.474    
    SLICE_X33Y126        FDRE (Setup_fdre_C_D)       -0.032    27.442    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]
  -------------------------------------------------------------------
                         required time                         27.442    
                         arrival time                          -9.803    
  -------------------------------------------------------------------
                         slack                                 17.639    

Slack (MET) :             17.645ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.657ns  (logic 0.348ns (9.516%)  route 3.309ns (90.484%))
  Logic Levels:           0  
  Clock Path Skew:        1.698ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.498ns
    Source Clock Delay      (SCD):    6.033ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.194ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.349     6.033    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y124        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y124        FDRE (Prop_fdre_C_Q)         0.348     6.381 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/Q
                         net (fo=1, routed)           3.309     9.690    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[6]
    SLICE_X34Y127        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    P15                                               0.000    20.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    20.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    21.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    22.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    22.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    24.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    24.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    25.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    25.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958    26.791    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069    26.860 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685    27.545    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749    24.796 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    26.178    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    26.255 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       1.243    27.498    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X34Y127        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]/C
                         clock pessimism              0.233    27.731    
                         clock uncertainty           -0.255    27.475    
    SLICE_X34Y127        FDRE (Setup_fdre_C_D)       -0.141    27.334    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]
  -------------------------------------------------------------------
                         required time                         27.334    
                         arrival time                          -9.690    
  -------------------------------------------------------------------
                         slack                                 17.645    

Slack (MET) :             17.669ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.741ns  (logic 0.379ns (10.131%)  route 3.362ns (89.869%))
  Logic Levels:           0  
  Clock Path Skew:        1.697ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.497ns
    Source Clock Delay      (SCD):    6.033ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.194ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.349     6.033    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y124        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y124        FDRE (Prop_fdre_C_Q)         0.379     6.412 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/Q
                         net (fo=1, routed)           3.362     9.774    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[5]
    SLICE_X28Y125        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    P15                                               0.000    20.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    20.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    21.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    22.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    22.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    24.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    24.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    25.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    25.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958    26.791    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069    26.860 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685    27.545    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749    24.796 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    26.178    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    26.255 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       1.242    27.497    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X28Y125        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]/C
                         clock pessimism              0.233    27.730    
                         clock uncertainty           -0.255    27.474    
    SLICE_X28Y125        FDRE (Setup_fdre_C_D)       -0.032    27.442    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]
  -------------------------------------------------------------------
                         required time                         27.442    
                         arrival time                          -9.774    
  -------------------------------------------------------------------
                         slack                                 17.669    

Slack (MET) :             17.720ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.692ns  (logic 0.379ns (10.266%)  route 3.313ns (89.734%))
  Logic Levels:           0  
  Clock Path Skew:        1.699ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.497ns
    Source Clock Delay      (SCD):    6.031ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.194ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.347     6.031    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X31Y124        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y124        FDRE (Prop_fdre_C_Q)         0.379     6.410 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/Q
                         net (fo=1, routed)           3.313     9.723    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[8]
    SLICE_X32Y123        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    P15                                               0.000    20.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    20.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    21.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    22.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    22.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    24.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    24.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    25.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    25.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958    26.791    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069    26.860 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685    27.545    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749    24.796 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    26.178    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    26.255 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       1.242    27.497    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X32Y123        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]/C
                         clock pessimism              0.233    27.730    
                         clock uncertainty           -0.255    27.474    
    SLICE_X32Y123        FDRE (Setup_fdre_C_D)       -0.032    27.442    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]
  -------------------------------------------------------------------
                         required time                         27.442    
                         arrival time                          -9.723    
  -------------------------------------------------------------------
                         slack                                 17.720    

Slack (MET) :             17.753ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.656ns  (logic 0.379ns (10.366%)  route 3.277ns (89.634%))
  Logic Levels:           0  
  Clock Path Skew:        1.697ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.497ns
    Source Clock Delay      (SCD):    6.033ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.194ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.349     6.033    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y124        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y124        FDRE (Prop_fdre_C_Q)         0.379     6.412 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/Q
                         net (fo=1, routed)           3.277     9.689    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[11]
    SLICE_X29Y125        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    P15                                               0.000    20.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    20.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    21.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    22.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    22.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    24.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    24.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    25.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    25.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958    26.791    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069    26.860 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685    27.545    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749    24.796 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    26.178    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    26.255 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       1.242    27.497    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X29Y125        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]/C
                         clock pessimism              0.233    27.730    
                         clock uncertainty           -0.255    27.474    
    SLICE_X29Y125        FDRE (Setup_fdre_C_D)       -0.032    27.442    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]
  -------------------------------------------------------------------
                         required time                         27.442    
                         arrival time                          -9.689    
  -------------------------------------------------------------------
                         slack                                 17.753    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        1.715ns  (logic 0.141ns (8.223%)  route 1.574ns (91.777%))
  Logic Levels:           0  
  Clock Path Skew:        1.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.721ns
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.552     2.117    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X31Y124        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y124        FDRE (Prop_fdre_C_Q)         0.141     2.258 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]/Q
                         net (fo=1, routed)           1.574     3.832    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[10]
    SLICE_X30Y126        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     3.187    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.043     3.230 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.724    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.396     2.328 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.871    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.900 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       0.821     3.721    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X30Y126        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]/C
                         clock pessimism             -0.303     3.418    
                         clock uncertainty            0.255     3.673    
    SLICE_X30Y126        FDRE (Hold_fdre_C_D)         0.060     3.733    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.733    
                         arrival time                           3.832    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        1.747ns  (logic 0.141ns (8.069%)  route 1.606ns (91.931%))
  Logic Levels:           0  
  Clock Path Skew:        1.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.720ns
    Source Clock Delay      (SCD):    2.118ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.553     2.118    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y124        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y124        FDRE (Prop_fdre_C_Q)         0.141     2.259 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/Q
                         net (fo=1, routed)           1.606     3.865    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[11]
    SLICE_X29Y125        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     3.187    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.043     3.230 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.724    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.396     2.328 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.871    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.900 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       0.820     3.720    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X29Y125        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]/C
                         clock pessimism             -0.303     3.417    
                         clock uncertainty            0.255     3.672    
    SLICE_X29Y125        FDRE (Hold_fdre_C_D)         0.075     3.747    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.747    
                         arrival time                           3.865    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        1.756ns  (logic 0.141ns (8.031%)  route 1.615ns (91.969%))
  Logic Levels:           0  
  Clock Path Skew:        1.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.721ns
    Source Clock Delay      (SCD):    2.121ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.556     2.121    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y127        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y127        FDRE (Prop_fdre_C_Q)         0.141     2.262 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/Q
                         net (fo=1, routed)           1.615     3.877    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[3]
    SLICE_X33Y126        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     3.187    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.043     3.230 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.724    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.396     2.328 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.871    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.900 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       0.821     3.721    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X33Y126        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]/C
                         clock pessimism             -0.303     3.418    
                         clock uncertainty            0.255     3.673    
    SLICE_X33Y126        FDRE (Hold_fdre_C_D)         0.075     3.748    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.748    
                         arrival time                           3.877    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        1.773ns  (logic 0.141ns (7.951%)  route 1.632ns (92.049%))
  Logic Levels:           0  
  Clock Path Skew:        1.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.721ns
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.552     2.117    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X31Y124        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y124        FDRE (Prop_fdre_C_Q)         0.141     2.258 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/Q
                         net (fo=1, routed)           1.632     3.890    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[4]
    SLICE_X33Y123        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     3.187    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.043     3.230 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.724    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.396     2.328 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.871    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.900 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       0.821     3.721    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X33Y123        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]/C
                         clock pessimism             -0.303     3.418    
                         clock uncertainty            0.255     3.673    
    SLICE_X33Y123        FDRE (Hold_fdre_C_D)         0.075     3.748    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.748    
                         arrival time                           3.890    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        1.789ns  (logic 0.141ns (7.883%)  route 1.648ns (92.117%))
  Logic Levels:           0  
  Clock Path Skew:        1.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.721ns
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.552     2.117    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X31Y124        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y124        FDRE (Prop_fdre_C_Q)         0.141     2.258 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/Q
                         net (fo=1, routed)           1.648     3.906    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[8]
    SLICE_X32Y123        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     3.187    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.043     3.230 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.724    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.396     2.328 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.871    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.900 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       0.821     3.721    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X32Y123        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]/C
                         clock pessimism             -0.303     3.418    
                         clock uncertainty            0.255     3.673    
    SLICE_X32Y123        FDRE (Hold_fdre_C_D)         0.075     3.748    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.748    
                         arrival time                           3.906    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        1.783ns  (logic 0.141ns (7.909%)  route 1.642ns (92.091%))
  Logic Levels:           0  
  Clock Path Skew:        1.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.720ns
    Source Clock Delay      (SCD):    2.118ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.553     2.118    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y124        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y124        FDRE (Prop_fdre_C_Q)         0.141     2.259 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/Q
                         net (fo=1, routed)           1.642     3.901    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[0]
    SLICE_X30Y124        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     3.187    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.043     3.230 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.724    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.396     2.328 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.871    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.900 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       0.820     3.720    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X30Y124        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]/C
                         clock pessimism             -0.303     3.417    
                         clock uncertainty            0.255     3.672    
    SLICE_X30Y124        FDRE (Hold_fdre_C_D)         0.060     3.732    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.732    
                         arrival time                           3.901    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        1.737ns  (logic 0.128ns (7.369%)  route 1.609ns (92.631%))
  Logic Levels:           0  
  Clock Path Skew:        1.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.722ns
    Source Clock Delay      (SCD):    2.118ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.553     2.118    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y124        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y124        FDRE (Prop_fdre_C_Q)         0.128     2.246 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/Q
                         net (fo=1, routed)           1.609     3.855    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[6]
    SLICE_X34Y127        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     3.187    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.043     3.230 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.724    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.396     2.328 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.871    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.900 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       0.822     3.722    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X34Y127        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]/C
                         clock pessimism             -0.303     3.419    
                         clock uncertainty            0.255     3.674    
    SLICE_X34Y127        FDRE (Hold_fdre_C_D)         0.007     3.681    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.681    
                         arrival time                           3.855    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        1.804ns  (logic 0.141ns (7.817%)  route 1.663ns (92.183%))
  Logic Levels:           0  
  Clock Path Skew:        1.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.720ns
    Source Clock Delay      (SCD):    2.118ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.553     2.118    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y124        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y124        FDRE (Prop_fdre_C_Q)         0.141     2.259 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/Q
                         net (fo=1, routed)           1.663     3.922    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[5]
    SLICE_X28Y125        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     3.187    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.043     3.230 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.724    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.396     2.328 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.871    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.900 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       0.820     3.720    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X28Y125        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]/C
                         clock pessimism             -0.303     3.417    
                         clock uncertainty            0.255     3.672    
    SLICE_X28Y125        FDRE (Hold_fdre_C_D)         0.075     3.747    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.747    
                         arrival time                           3.922    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        1.821ns  (logic 0.141ns (7.744%)  route 1.680ns (92.256%))
  Logic Levels:           0  
  Clock Path Skew:        1.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.720ns
    Source Clock Delay      (SCD):    2.118ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.553     2.118    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y124        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y124        FDRE (Prop_fdre_C_Q)         0.141     2.259 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/Q
                         net (fo=1, routed)           1.680     3.939    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[1]
    SLICE_X32Y125        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     3.187    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.043     3.230 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.724    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.396     2.328 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.871    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.900 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       0.820     3.720    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X32Y125        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]/C
                         clock pessimism             -0.303     3.417    
                         clock uncertainty            0.255     3.672    
    SLICE_X32Y125        FDRE (Hold_fdre_C_D)         0.075     3.747    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.747    
                         arrival time                           3.939    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_nobuf  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_nobuf rise@0.000ns)
  Data Path Delay:        1.824ns  (logic 0.141ns (7.729%)  route 1.683ns (92.271%))
  Logic Levels:           0  
  Clock Path Skew:        1.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.723ns
    Source Clock Delay      (SCD):    2.121ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_nobuf rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.556     2.121    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y127        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y127        FDRE (Prop_fdre_C_Q)         0.141     2.262 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/Q
                         net (fo=1, routed)           1.683     3.945    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[9]
    SLICE_X32Y127        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     3.187    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.043     3.230 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.724    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.396     2.328 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.871    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.900 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       0.822     3.723    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X32Y127        FDRE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]/C
                         clock pessimism             -0.303     3.420    
                         clock uncertainty            0.255     3.675    
    SLICE_X32Y127        FDRE (Hold_fdre_C_D)         0.075     3.750    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.750    
                         arrival time                           3.945    
  -------------------------------------------------------------------
                         slack                                  0.195    





---------------------------------------------------------------------------------------------------
From Clock:  dcm_clk0
  To Clock:  clk_pll_i

Setup :            0  Failing Endpoints,  Worst Slack        4.140ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.653ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.140ns  (required time - arrival time)
  Source:                 debounce_console_uart_select/DB_out_reg/C
                            (rising edge-triggered cell FDRE clocked by dcm_clk0  {rise@0.000ns fall@25.000ns period=49.999ns})
  Destination:            leon3_system_1/ua2.uart2/r_reg[rxf][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - dcm_clk0 rise@0.000ns)
  Data Path Delay:        13.920ns  (logic 0.484ns (3.477%)  route 13.436ns (96.523%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        8.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.510ns = ( 17.510 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.702ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_clk0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.965     2.375    clk_48mhz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.583 r  mmcm/CLKOUT0
                         net (fo=1, routed)           1.441    -2.142    dcm_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.061 r  buf_sys_clock/O
                         net (fo=1285, routed)        1.359    -0.702    debounce_console_uart_select/CLK
    SLICE_X36Y115        FDRE                                         r  debounce_console_uart_select/DB_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y115        FDRE (Prop_fdre_C_Q)         0.379    -0.323 r  debounce_console_uart_select/DB_out_reg/Q
                         net (fo=4, routed)          13.436    13.113    debounce_console_uart_select/jumper_console_uart_select_debounced
    SLICE_X36Y107        LUT2 (Prop_lut2_I0_O)        0.105    13.218 r  debounce_console_uart_select/r[rxf][0]_i_1__0/O
                         net (fo=1, routed)           0.000    13.218    leon3_system_1/ua2.uart2/r_reg[rxf][0]_0[0]
    SLICE_X36Y107        FDRE                                         r  leon3_system_1/ua2.uart2/r_reg[rxf][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    12.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    14.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    15.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    15.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958    16.791    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069    16.860 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685    17.545    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749    14.796 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    16.178    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    16.255 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       1.255    17.510    leon3_system_1/ua2.uart2/out
    SLICE_X36Y107        FDRE                                         r  leon3_system_1/ua2.uart2/r_reg[rxf][0]/C
                         clock pessimism              0.066    17.575    
                         clock uncertainty           -0.247    17.329    
    SLICE_X36Y107        FDRE (Setup_fdre_C_D)        0.030    17.359    leon3_system_1/ua2.uart2/r_reg[rxf][0]
  -------------------------------------------------------------------
                         required time                         17.359    
                         arrival time                         -13.218    
  -------------------------------------------------------------------
                         slack                                  4.140    

Slack (MET) :             4.355ns  (required time - arrival time)
  Source:                 debounce_debug_uart_select/DB_out_reg/C
                            (rising edge-triggered cell FDRE clocked by dcm_clk0  {rise@0.000ns fall@25.000ns period=49.999ns})
  Destination:            leon3_system_1/dcomgen.dcom0/dcom_uart0/r_reg[rxf][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - dcm_clk0 rise@0.000ns)
  Data Path Delay:        13.756ns  (logic 0.538ns (3.911%)  route 13.218ns (96.089%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        8.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.525ns = ( 17.525 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.695ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_clk0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.965     2.375    clk_48mhz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.583 r  mmcm/CLKOUT0
                         net (fo=1, routed)           1.441    -2.142    dcm_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.061 r  buf_sys_clock/O
                         net (fo=1285, routed)        1.366    -0.695    debounce_debug_uart_select/CLK
    SLICE_X34Y107        FDRE                                         r  debounce_debug_uart_select/DB_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y107        FDRE (Prop_fdre_C_Q)         0.433    -0.262 r  debounce_debug_uart_select/DB_out_reg/Q
                         net (fo=3, routed)          13.218    12.956    debounce_debug_uart_select/jumper_debug_uart_select_debounced
    SLICE_X38Y92         LUT2 (Prop_lut2_I0_O)        0.105    13.061 r  debounce_debug_uart_select/r[rxf][0]_i_1/O
                         net (fo=1, routed)           0.000    13.061    leon3_system_1/dcomgen.dcom0/dcom_uart0/r_reg[rxf][0]_0[0]
    SLICE_X38Y92         FDRE                                         r  leon3_system_1/dcomgen.dcom0/dcom_uart0/r_reg[rxf][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    12.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    14.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    15.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    15.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958    16.791    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069    16.860 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685    17.545    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749    14.796 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    16.178    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    16.255 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       1.271    17.525    leon3_system_1/dcomgen.dcom0/dcom_uart0/out
    SLICE_X38Y92         FDRE                                         r  leon3_system_1/dcomgen.dcom0/dcom_uart0/r_reg[rxf][0]/C
                         clock pessimism              0.066    17.591    
                         clock uncertainty           -0.247    17.344    
    SLICE_X38Y92         FDRE (Setup_fdre_C_D)        0.072    17.416    leon3_system_1/dcomgen.dcom0/dcom_uart0/r_reg[rxf][0]
  -------------------------------------------------------------------
                         required time                         17.416    
                         arrival time                         -13.061    
  -------------------------------------------------------------------
                         slack                                  4.355    

Slack (MET) :             4.848ns  (required time - arrival time)
  Source:                 debounce_umbilical_select/DB_out_reg/C
                            (rising edge-triggered cell FDRE clocked by dcm_clk0  {rise@0.000ns fall@25.000ns period=49.999ns})
  Destination:            leon3_system_1/ua1.uart1/r_reg[rxf][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - dcm_clk0 rise@0.000ns)
  Data Path Delay:        13.245ns  (logic 0.538ns (4.062%)  route 12.707ns (95.938%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        8.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.507ns = ( 17.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.696ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_clk0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.965     2.375    clk_48mhz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.583 r  mmcm/CLKOUT0
                         net (fo=1, routed)           1.441    -2.142    dcm_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.061 r  buf_sys_clock/O
                         net (fo=1285, routed)        1.365    -0.696    debounce_umbilical_select/CLK
    SLICE_X30Y112        FDRE                                         r  debounce_umbilical_select/DB_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y112        FDRE (Prop_fdre_C_Q)         0.433    -0.263 r  debounce_umbilical_select/DB_out_reg/Q
                         net (fo=4, routed)          12.707    12.445    debounce_umbilical_select/jumper_umbilical_select_debounced
    SLICE_X30Y113        LUT2 (Prop_lut2_I1_O)        0.105    12.550 r  debounce_umbilical_select/r[rxf][0]_i_1__1/O
                         net (fo=1, routed)           0.000    12.550    leon3_system_1/ua1.uart1/r_reg[rxf][0]_0[0]
    SLICE_X30Y113        FDRE                                         r  leon3_system_1/ua1.uart1/r_reg[rxf][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    12.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    14.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    15.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    15.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958    16.791    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069    16.860 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685    17.545    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749    14.796 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    16.178    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    16.255 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       1.252    17.507    leon3_system_1/ua1.uart1/out
    SLICE_X30Y113        FDRE                                         r  leon3_system_1/ua1.uart1/r_reg[rxf][0]/C
                         clock pessimism              0.066    17.572    
                         clock uncertainty           -0.247    17.326    
    SLICE_X30Y113        FDRE (Setup_fdre_C_D)        0.072    17.398    leon3_system_1/ua1.uart1/r_reg[rxf][0]
  -------------------------------------------------------------------
                         required time                         17.398    
                         arrival time                         -12.550    
  -------------------------------------------------------------------
                         slack                                  4.848    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.653ns  (arrival time - required time)
  Source:                 debounce_umbilical_select/DB_out_reg/C
                            (rising edge-triggered cell FDRE clocked by dcm_clk0  {rise@0.000ns fall@25.000ns period=49.999ns})
  Destination:            leon3_system_1/ua1.uart1/r_reg[rxf][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - dcm_clk0 rise@0.000ns)
  Data Path Delay:        11.302ns  (logic 0.431ns (3.813%)  route 10.871ns (96.187%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        9.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.062ns
    Source Clock Delay      (SCD):    -1.135ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_clk0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.909     2.252    clk_48mhz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.841 r  mmcm/CLKOUT0
                         net (fo=1, routed)           1.374    -2.467    dcm_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.390 r  buf_sys_clock/O
                         net (fo=1285, routed)        1.255    -1.135    debounce_umbilical_select/CLK
    SLICE_X30Y112        FDRE                                         r  debounce_umbilical_select/DB_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y112        FDRE (Prop_fdre_C_Q)         0.347    -0.788 r  debounce_umbilical_select/DB_out_reg/Q
                         net (fo=4, routed)          10.871    10.083    debounce_umbilical_select/jumper_umbilical_select_debounced
    SLICE_X30Y113        LUT2 (Prop_lut2_I1_O)        0.084    10.167 r  debounce_umbilical_select/r[rxf][0]_i_1__1/O
                         net (fo=1, routed)           0.000    10.167    leon3_system_1/ua1.uart1/r_reg[rxf][0]_0[0]
    SLICE_X30Y113        FDRE                                         r  leon3_system_1/ua1.uart1/r_reg[rxf][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     7.265    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     7.371 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     8.096    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     5.171 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     6.620    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.701 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       1.361     8.062    leon3_system_1/ua1.uart1/out
    SLICE_X30Y113        FDRE                                         r  leon3_system_1/ua1.uart1/r_reg[rxf][0]/C
                         clock pessimism             -0.066     7.996    
                         clock uncertainty            0.247     8.243    
    SLICE_X30Y113        FDRE (Hold_fdre_C_D)         0.271     8.514    leon3_system_1/ua1.uart1/r_reg[rxf][0]
  -------------------------------------------------------------------
                         required time                         -8.514    
                         arrival time                          10.167    
  -------------------------------------------------------------------
                         slack                                  1.653    

Slack (MET) :             1.991ns  (arrival time - required time)
  Source:                 debounce_debug_uart_select/DB_out_reg/C
                            (rising edge-triggered cell FDRE clocked by dcm_clk0  {rise@0.000ns fall@25.000ns period=49.999ns})
  Destination:            leon3_system_1/dcomgen.dcom0/dcom_uart0/r_reg[rxf][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - dcm_clk0 rise@0.000ns)
  Data Path Delay:        11.658ns  (logic 0.431ns (3.697%)  route 11.227ns (96.303%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        9.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.082ns
    Source Clock Delay      (SCD):    -1.133ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_clk0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.909     2.252    clk_48mhz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.841 r  mmcm/CLKOUT0
                         net (fo=1, routed)           1.374    -2.467    dcm_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.390 r  buf_sys_clock/O
                         net (fo=1285, routed)        1.257    -1.133    debounce_debug_uart_select/CLK
    SLICE_X34Y107        FDRE                                         r  debounce_debug_uart_select/DB_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y107        FDRE (Prop_fdre_C_Q)         0.347    -0.786 r  debounce_debug_uart_select/DB_out_reg/Q
                         net (fo=3, routed)          11.227    10.441    debounce_debug_uart_select/jumper_debug_uart_select_debounced
    SLICE_X38Y92         LUT2 (Prop_lut2_I0_O)        0.084    10.525 r  debounce_debug_uart_select/r[rxf][0]_i_1/O
                         net (fo=1, routed)           0.000    10.525    leon3_system_1/dcomgen.dcom0/dcom_uart0/r_reg[rxf][0]_0[0]
    SLICE_X38Y92         FDRE                                         r  leon3_system_1/dcomgen.dcom0/dcom_uart0/r_reg[rxf][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     7.265    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     7.371 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     8.096    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     5.171 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     6.620    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.701 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       1.382     8.082    leon3_system_1/dcomgen.dcom0/dcom_uart0/out
    SLICE_X38Y92         FDRE                                         r  leon3_system_1/dcomgen.dcom0/dcom_uart0/r_reg[rxf][0]/C
                         clock pessimism             -0.066     8.016    
                         clock uncertainty            0.247     8.263    
    SLICE_X38Y92         FDRE (Hold_fdre_C_D)         0.271     8.534    leon3_system_1/dcomgen.dcom0/dcom_uart0/r_reg[rxf][0]
  -------------------------------------------------------------------
                         required time                         -8.534    
                         arrival time                          10.525    
  -------------------------------------------------------------------
                         slack                                  1.991    

Slack (MET) :             2.137ns  (arrival time - required time)
  Source:                 debounce_console_uart_select/DB_out_reg/C
                            (rising edge-triggered cell FDRE clocked by dcm_clk0  {rise@0.000ns fall@25.000ns period=49.999ns})
  Destination:            leon3_system_1/ua2.uart2/r_reg[rxf][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - dcm_clk0 rise@0.000ns)
  Data Path Delay:        11.741ns  (logic 0.388ns (3.305%)  route 11.353ns (96.695%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        9.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.064ns
    Source Clock Delay      (SCD):    -1.139ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_clk0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.909     2.252    clk_48mhz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.841 r  mmcm/CLKOUT0
                         net (fo=1, routed)           1.374    -2.467    dcm_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.390 r  buf_sys_clock/O
                         net (fo=1285, routed)        1.251    -1.139    debounce_console_uart_select/CLK
    SLICE_X36Y115        FDRE                                         r  debounce_console_uart_select/DB_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y115        FDRE (Prop_fdre_C_Q)         0.304    -0.835 r  debounce_console_uart_select/DB_out_reg/Q
                         net (fo=4, routed)          11.353    10.518    debounce_console_uart_select/jumper_console_uart_select_debounced
    SLICE_X36Y107        LUT2 (Prop_lut2_I0_O)        0.084    10.602 r  debounce_console_uart_select/r[rxf][0]_i_1__0/O
                         net (fo=1, routed)           0.000    10.602    leon3_system_1/ua2.uart2/r_reg[rxf][0]_0[0]
    SLICE_X36Y107        FDRE                                         r  leon3_system_1/ua2.uart2/r_reg[rxf][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     7.265    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     7.371 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     8.096    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     5.171 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     6.620    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.701 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       1.363     8.064    leon3_system_1/ua2.uart2/out
    SLICE_X36Y107        FDRE                                         r  leon3_system_1/ua2.uart2/r_reg[rxf][0]/C
                         clock pessimism             -0.066     7.998    
                         clock uncertainty            0.247     8.245    
    SLICE_X36Y107        FDRE (Hold_fdre_C_D)         0.220     8.465    leon3_system_1/ua2.uart2/r_reg[rxf][0]
  -------------------------------------------------------------------
                         required time                         -8.465    
                         arrival time                          10.602    
  -------------------------------------------------------------------
                         slack                                  2.137    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pll_i
  To Clock:  clk_pll_i

Setup :            0  Failing Endpoints,  Worst Slack        3.726ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.274ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.726ns  (required time - arrival time)
  Source:                 leon3_system_1/rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/grgpio0/r_reg[dir][10]/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.798ns  (logic 0.484ns (8.347%)  route 5.314ns (91.653%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.522ns = ( 17.522 - 10.000 ) 
    Source Clock Delay      (SCD):    8.053ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     7.265    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     7.371 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     8.096    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     5.171 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     6.620    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.701 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       1.352     8.053    leon3_system_1/rst0/async.r_reg[4]_0
    SLICE_X44Y117        FDCE                                         r  leon3_system_1/rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y117        FDCE (Prop_fdce_C_Q)         0.379     8.432 r  leon3_system_1/rst0/async.rstoutl_reg/Q
                         net (fo=69, routed)          2.095    10.527    leon3_system_1/rst0/rstoutl
    SLICE_X52Y102        LUT1 (Prop_lut1_I0_O)        0.105    10.632 f  leon3_system_1/rst0/r[slv][hsel]_i_1/O
                         net (fo=513, routed)         3.219    13.851    leon3_system_1/grgpio0/rin[tshift][0]
    SLICE_X40Y88         FDCE                                         f  leon3_system_1/grgpio0/r_reg[dir][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    12.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    14.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    15.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    15.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958    16.791    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069    16.860 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685    17.545    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749    14.796 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    16.178    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    16.255 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       1.268    17.522    leon3_system_1/grgpio0/out
    SLICE_X40Y88         FDCE                                         r  leon3_system_1/grgpio0/r_reg[dir][10]/C
                         clock pessimism              0.446    17.968    
                         clock uncertainty           -0.060    17.908    
    SLICE_X40Y88         FDCE (Recov_fdce_C_CLR)     -0.331    17.577    leon3_system_1/grgpio0/r_reg[dir][10]
  -------------------------------------------------------------------
                         required time                         17.577    
                         arrival time                         -13.851    
  -------------------------------------------------------------------
                         slack                                  3.726    

Slack (MET) :             3.726ns  (required time - arrival time)
  Source:                 leon3_system_1/rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/grgpio0/r_reg[dir][11]/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.798ns  (logic 0.484ns (8.347%)  route 5.314ns (91.653%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.522ns = ( 17.522 - 10.000 ) 
    Source Clock Delay      (SCD):    8.053ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     7.265    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     7.371 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     8.096    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     5.171 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     6.620    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.701 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       1.352     8.053    leon3_system_1/rst0/async.r_reg[4]_0
    SLICE_X44Y117        FDCE                                         r  leon3_system_1/rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y117        FDCE (Prop_fdce_C_Q)         0.379     8.432 r  leon3_system_1/rst0/async.rstoutl_reg/Q
                         net (fo=69, routed)          2.095    10.527    leon3_system_1/rst0/rstoutl
    SLICE_X52Y102        LUT1 (Prop_lut1_I0_O)        0.105    10.632 f  leon3_system_1/rst0/r[slv][hsel]_i_1/O
                         net (fo=513, routed)         3.219    13.851    leon3_system_1/grgpio0/rin[tshift][0]
    SLICE_X40Y88         FDCE                                         f  leon3_system_1/grgpio0/r_reg[dir][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    12.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    14.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    15.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    15.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958    16.791    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069    16.860 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685    17.545    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749    14.796 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    16.178    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    16.255 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       1.268    17.522    leon3_system_1/grgpio0/out
    SLICE_X40Y88         FDCE                                         r  leon3_system_1/grgpio0/r_reg[dir][11]/C
                         clock pessimism              0.446    17.968    
                         clock uncertainty           -0.060    17.908    
    SLICE_X40Y88         FDCE (Recov_fdce_C_CLR)     -0.331    17.577    leon3_system_1/grgpio0/r_reg[dir][11]
  -------------------------------------------------------------------
                         required time                         17.577    
                         arrival time                         -13.851    
  -------------------------------------------------------------------
                         slack                                  3.726    

Slack (MET) :             3.726ns  (required time - arrival time)
  Source:                 leon3_system_1/rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/grgpio0/r_reg[dir][12]/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.798ns  (logic 0.484ns (8.347%)  route 5.314ns (91.653%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.522ns = ( 17.522 - 10.000 ) 
    Source Clock Delay      (SCD):    8.053ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     7.265    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     7.371 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     8.096    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     5.171 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     6.620    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.701 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       1.352     8.053    leon3_system_1/rst0/async.r_reg[4]_0
    SLICE_X44Y117        FDCE                                         r  leon3_system_1/rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y117        FDCE (Prop_fdce_C_Q)         0.379     8.432 r  leon3_system_1/rst0/async.rstoutl_reg/Q
                         net (fo=69, routed)          2.095    10.527    leon3_system_1/rst0/rstoutl
    SLICE_X52Y102        LUT1 (Prop_lut1_I0_O)        0.105    10.632 f  leon3_system_1/rst0/r[slv][hsel]_i_1/O
                         net (fo=513, routed)         3.219    13.851    leon3_system_1/grgpio0/rin[tshift][0]
    SLICE_X40Y88         FDCE                                         f  leon3_system_1/grgpio0/r_reg[dir][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    12.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    14.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    15.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    15.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958    16.791    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069    16.860 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685    17.545    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749    14.796 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    16.178    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    16.255 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       1.268    17.522    leon3_system_1/grgpio0/out
    SLICE_X40Y88         FDCE                                         r  leon3_system_1/grgpio0/r_reg[dir][12]/C
                         clock pessimism              0.446    17.968    
                         clock uncertainty           -0.060    17.908    
    SLICE_X40Y88         FDCE (Recov_fdce_C_CLR)     -0.331    17.577    leon3_system_1/grgpio0/r_reg[dir][12]
  -------------------------------------------------------------------
                         required time                         17.577    
                         arrival time                         -13.851    
  -------------------------------------------------------------------
                         slack                                  3.726    

Slack (MET) :             3.726ns  (required time - arrival time)
  Source:                 leon3_system_1/rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/grgpio0/r_reg[dir][4]/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.798ns  (logic 0.484ns (8.347%)  route 5.314ns (91.653%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.522ns = ( 17.522 - 10.000 ) 
    Source Clock Delay      (SCD):    8.053ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     7.265    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     7.371 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     8.096    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     5.171 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     6.620    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.701 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       1.352     8.053    leon3_system_1/rst0/async.r_reg[4]_0
    SLICE_X44Y117        FDCE                                         r  leon3_system_1/rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y117        FDCE (Prop_fdce_C_Q)         0.379     8.432 r  leon3_system_1/rst0/async.rstoutl_reg/Q
                         net (fo=69, routed)          2.095    10.527    leon3_system_1/rst0/rstoutl
    SLICE_X52Y102        LUT1 (Prop_lut1_I0_O)        0.105    10.632 f  leon3_system_1/rst0/r[slv][hsel]_i_1/O
                         net (fo=513, routed)         3.219    13.851    leon3_system_1/grgpio0/rin[tshift][0]
    SLICE_X40Y88         FDCE                                         f  leon3_system_1/grgpio0/r_reg[dir][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    12.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    14.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    15.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    15.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958    16.791    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069    16.860 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685    17.545    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749    14.796 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    16.178    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    16.255 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       1.268    17.522    leon3_system_1/grgpio0/out
    SLICE_X40Y88         FDCE                                         r  leon3_system_1/grgpio0/r_reg[dir][4]/C
                         clock pessimism              0.446    17.968    
                         clock uncertainty           -0.060    17.908    
    SLICE_X40Y88         FDCE (Recov_fdce_C_CLR)     -0.331    17.577    leon3_system_1/grgpio0/r_reg[dir][4]
  -------------------------------------------------------------------
                         required time                         17.577    
                         arrival time                         -13.851    
  -------------------------------------------------------------------
                         slack                                  3.726    

Slack (MET) :             3.730ns  (required time - arrival time)
  Source:                 leon3_system_1/rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/grgpio0/r_reg[dout][4]/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.794ns  (logic 0.484ns (8.353%)  route 5.310ns (91.647%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.522ns = ( 17.522 - 10.000 ) 
    Source Clock Delay      (SCD):    8.053ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     7.265    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     7.371 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     8.096    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     5.171 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     6.620    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.701 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       1.352     8.053    leon3_system_1/rst0/async.r_reg[4]_0
    SLICE_X44Y117        FDCE                                         r  leon3_system_1/rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y117        FDCE (Prop_fdce_C_Q)         0.379     8.432 r  leon3_system_1/rst0/async.rstoutl_reg/Q
                         net (fo=69, routed)          2.095    10.527    leon3_system_1/rst0/rstoutl
    SLICE_X52Y102        LUT1 (Prop_lut1_I0_O)        0.105    10.632 f  leon3_system_1/rst0/r[slv][hsel]_i_1/O
                         net (fo=513, routed)         3.215    13.847    leon3_system_1/grgpio0/rin[tshift][0]
    SLICE_X41Y88         FDCE                                         f  leon3_system_1/grgpio0/r_reg[dout][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    12.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    14.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    15.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    15.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958    16.791    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069    16.860 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685    17.545    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749    14.796 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    16.178    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    16.255 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       1.268    17.522    leon3_system_1/grgpio0/out
    SLICE_X41Y88         FDCE                                         r  leon3_system_1/grgpio0/r_reg[dout][4]/C
                         clock pessimism              0.446    17.968    
                         clock uncertainty           -0.060    17.908    
    SLICE_X41Y88         FDCE (Recov_fdce_C_CLR)     -0.331    17.577    leon3_system_1/grgpio0/r_reg[dout][4]
  -------------------------------------------------------------------
                         required time                         17.577    
                         arrival time                         -13.847    
  -------------------------------------------------------------------
                         slack                                  3.730    

Slack (MET) :             3.730ns  (required time - arrival time)
  Source:                 leon3_system_1/rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/grgpio0/r_reg[dout][5]/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.794ns  (logic 0.484ns (8.353%)  route 5.310ns (91.647%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.522ns = ( 17.522 - 10.000 ) 
    Source Clock Delay      (SCD):    8.053ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     7.265    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     7.371 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     8.096    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     5.171 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     6.620    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.701 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       1.352     8.053    leon3_system_1/rst0/async.r_reg[4]_0
    SLICE_X44Y117        FDCE                                         r  leon3_system_1/rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y117        FDCE (Prop_fdce_C_Q)         0.379     8.432 r  leon3_system_1/rst0/async.rstoutl_reg/Q
                         net (fo=69, routed)          2.095    10.527    leon3_system_1/rst0/rstoutl
    SLICE_X52Y102        LUT1 (Prop_lut1_I0_O)        0.105    10.632 f  leon3_system_1/rst0/r[slv][hsel]_i_1/O
                         net (fo=513, routed)         3.215    13.847    leon3_system_1/grgpio0/rin[tshift][0]
    SLICE_X41Y88         FDCE                                         f  leon3_system_1/grgpio0/r_reg[dout][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    12.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    14.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    15.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    15.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958    16.791    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069    16.860 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685    17.545    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749    14.796 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    16.178    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    16.255 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       1.268    17.522    leon3_system_1/grgpio0/out
    SLICE_X41Y88         FDCE                                         r  leon3_system_1/grgpio0/r_reg[dout][5]/C
                         clock pessimism              0.446    17.968    
                         clock uncertainty           -0.060    17.908    
    SLICE_X41Y88         FDCE (Recov_fdce_C_CLR)     -0.331    17.577    leon3_system_1/grgpio0/r_reg[dout][5]
  -------------------------------------------------------------------
                         required time                         17.577    
                         arrival time                         -13.847    
  -------------------------------------------------------------------
                         slack                                  3.730    

Slack (MET) :             3.923ns  (required time - arrival time)
  Source:                 leon3_system_1/rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/grgpio0/r_reg[dir][7]/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.674ns  (logic 0.484ns (8.530%)  route 5.190ns (91.470%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.522ns = ( 17.522 - 10.000 ) 
    Source Clock Delay      (SCD):    8.053ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     7.265    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     7.371 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     8.096    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     5.171 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     6.620    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.701 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       1.352     8.053    leon3_system_1/rst0/async.r_reg[4]_0
    SLICE_X44Y117        FDCE                                         r  leon3_system_1/rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y117        FDCE (Prop_fdce_C_Q)         0.379     8.432 r  leon3_system_1/rst0/async.rstoutl_reg/Q
                         net (fo=69, routed)          2.095    10.527    leon3_system_1/rst0/rstoutl
    SLICE_X52Y102        LUT1 (Prop_lut1_I0_O)        0.105    10.632 f  leon3_system_1/rst0/r[slv][hsel]_i_1/O
                         net (fo=513, routed)         3.095    13.727    leon3_system_1/grgpio0/rin[tshift][0]
    SLICE_X38Y87         FDCE                                         f  leon3_system_1/grgpio0/r_reg[dir][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    12.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    14.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    15.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    15.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958    16.791    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069    16.860 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685    17.545    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749    14.796 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    16.178    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    16.255 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       1.268    17.522    leon3_system_1/grgpio0/out
    SLICE_X38Y87         FDCE                                         r  leon3_system_1/grgpio0/r_reg[dir][7]/C
                         clock pessimism              0.446    17.968    
                         clock uncertainty           -0.060    17.908    
    SLICE_X38Y87         FDCE (Recov_fdce_C_CLR)     -0.258    17.650    leon3_system_1/grgpio0/r_reg[dir][7]
  -------------------------------------------------------------------
                         required time                         17.650    
                         arrival time                         -13.727    
  -------------------------------------------------------------------
                         slack                                  3.923    

Slack (MET) :             4.223ns  (required time - arrival time)
  Source:                 leon3_system_1/rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/grgpio0/r_reg[dout][0]/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.297ns  (logic 0.484ns (9.138%)  route 4.813ns (90.862%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.518ns = ( 17.518 - 10.000 ) 
    Source Clock Delay      (SCD):    8.053ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     7.265    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     7.371 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     8.096    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     5.171 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     6.620    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.701 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       1.352     8.053    leon3_system_1/rst0/async.r_reg[4]_0
    SLICE_X44Y117        FDCE                                         r  leon3_system_1/rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y117        FDCE (Prop_fdce_C_Q)         0.379     8.432 r  leon3_system_1/rst0/async.rstoutl_reg/Q
                         net (fo=69, routed)          2.095    10.527    leon3_system_1/rst0/rstoutl
    SLICE_X52Y102        LUT1 (Prop_lut1_I0_O)        0.105    10.632 f  leon3_system_1/rst0/r[slv][hsel]_i_1/O
                         net (fo=513, routed)         2.718    13.350    leon3_system_1/grgpio0/rin[tshift][0]
    SLICE_X45Y84         FDCE                                         f  leon3_system_1/grgpio0/r_reg[dout][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    12.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    14.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    15.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    15.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958    16.791    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069    16.860 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685    17.545    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749    14.796 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    16.178    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    16.255 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       1.264    17.518    leon3_system_1/grgpio0/out
    SLICE_X45Y84         FDCE                                         r  leon3_system_1/grgpio0/r_reg[dout][0]/C
                         clock pessimism              0.446    17.964    
                         clock uncertainty           -0.060    17.904    
    SLICE_X45Y84         FDCE (Recov_fdce_C_CLR)     -0.331    17.573    leon3_system_1/grgpio0/r_reg[dout][0]
  -------------------------------------------------------------------
                         required time                         17.573    
                         arrival time                         -13.350    
  -------------------------------------------------------------------
                         slack                                  4.223    

Slack (MET) :             4.223ns  (required time - arrival time)
  Source:                 leon3_system_1/rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/grgpio0/r_reg[dout][1]/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.297ns  (logic 0.484ns (9.138%)  route 4.813ns (90.862%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.518ns = ( 17.518 - 10.000 ) 
    Source Clock Delay      (SCD):    8.053ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     7.265    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     7.371 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     8.096    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     5.171 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     6.620    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.701 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       1.352     8.053    leon3_system_1/rst0/async.r_reg[4]_0
    SLICE_X44Y117        FDCE                                         r  leon3_system_1/rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y117        FDCE (Prop_fdce_C_Q)         0.379     8.432 r  leon3_system_1/rst0/async.rstoutl_reg/Q
                         net (fo=69, routed)          2.095    10.527    leon3_system_1/rst0/rstoutl
    SLICE_X52Y102        LUT1 (Prop_lut1_I0_O)        0.105    10.632 f  leon3_system_1/rst0/r[slv][hsel]_i_1/O
                         net (fo=513, routed)         2.718    13.350    leon3_system_1/grgpio0/rin[tshift][0]
    SLICE_X45Y84         FDCE                                         f  leon3_system_1/grgpio0/r_reg[dout][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    12.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    14.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    15.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    15.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958    16.791    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069    16.860 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685    17.545    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749    14.796 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    16.178    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    16.255 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       1.264    17.518    leon3_system_1/grgpio0/out
    SLICE_X45Y84         FDCE                                         r  leon3_system_1/grgpio0/r_reg[dout][1]/C
                         clock pessimism              0.446    17.964    
                         clock uncertainty           -0.060    17.904    
    SLICE_X45Y84         FDCE (Recov_fdce_C_CLR)     -0.331    17.573    leon3_system_1/grgpio0/r_reg[dout][1]
  -------------------------------------------------------------------
                         required time                         17.573    
                         arrival time                         -13.350    
  -------------------------------------------------------------------
                         slack                                  4.223    

Slack (MET) :             4.475ns  (required time - arrival time)
  Source:                 leon3_system_1/rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/grgpio0/r_reg[dout][8]/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.051ns  (logic 0.484ns (9.583%)  route 4.567ns (90.417%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.524ns = ( 17.524 - 10.000 ) 
    Source Clock Delay      (SCD):    8.053ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     7.265    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     7.371 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     8.096    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     5.171 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     6.620    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.701 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       1.352     8.053    leon3_system_1/rst0/async.r_reg[4]_0
    SLICE_X44Y117        FDCE                                         r  leon3_system_1/rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y117        FDCE (Prop_fdce_C_Q)         0.379     8.432 r  leon3_system_1/rst0/async.rstoutl_reg/Q
                         net (fo=69, routed)          2.095    10.527    leon3_system_1/rst0/rstoutl
    SLICE_X52Y102        LUT1 (Prop_lut1_I0_O)        0.105    10.632 f  leon3_system_1/rst0/r[slv][hsel]_i_1/O
                         net (fo=513, routed)         2.472    13.103    leon3_system_1/grgpio0/rin[tshift][0]
    SLICE_X39Y91         FDCE                                         f  leon3_system_1/grgpio0/r_reg[dout][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    12.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    14.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    15.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    15.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958    16.791    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069    16.860 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685    17.545    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749    14.796 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    16.178    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    16.255 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       1.270    17.524    leon3_system_1/grgpio0/out
    SLICE_X39Y91         FDCE                                         r  leon3_system_1/grgpio0/r_reg[dout][8]/C
                         clock pessimism              0.446    17.970    
                         clock uncertainty           -0.060    17.910    
    SLICE_X39Y91         FDCE (Recov_fdce_C_CLR)     -0.331    17.579    leon3_system_1/grgpio0/r_reg[dout][8]
  -------------------------------------------------------------------
                         required time                         17.579    
                         arrival time                         -13.103    
  -------------------------------------------------------------------
                         slack                                  4.475    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.274ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_reset_n_reg/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        1.225ns  (logic 0.164ns (13.385%)  route 1.061ns (86.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.726ns
    Source Clock Delay      (SCD):    2.852ns
    Clock Pessimism Removal (CPR):    0.831ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     2.569    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020     2.589 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     2.858    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080     1.778 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     2.277    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.303 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       0.549     2.852    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK
    SLICE_X56Y127        FDPE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y127        FDPE (Prop_fdpe_C_Q)         0.164     3.016 f  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6/Q
                         net (fo=49, routed)          1.061     4.077    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r_reg[6]_0
    SLICE_X71Y132        FDCE                                         f  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_reset_n_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     3.187    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.043     3.230 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.724    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.396     2.328 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.871    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.900 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       0.826     3.726    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/CLK
    SLICE_X71Y132        FDCE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_reset_n_reg/C
                         clock pessimism             -0.831     2.895    
    SLICE_X71Y132        FDCE (Remov_fdce_C_CLR)     -0.092     2.803    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_reset_n_reg
  -------------------------------------------------------------------
                         required time                         -2.803    
                         arrival time                           4.077    
  -------------------------------------------------------------------
                         slack                                  1.274    

Slack (MET) :             1.464ns  (arrival time - required time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        1.455ns  (logic 0.141ns (9.690%)  route 1.314ns (90.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.771ns
    Source Clock Delay      (SCD):    2.857ns
    Clock Pessimism Removal (CPR):    0.831ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     2.569    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020     2.589 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     2.858    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080     1.778 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     2.277    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.303 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       0.554     2.857    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/CLK
    SLICE_X53Y134        FDPE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y134        FDPE (Prop_fdpe_C_Q)         0.141     2.998 f  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=31, routed)          1.314     4.312    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/in0
    SLICE_X82Y141        FDCE                                         f  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     3.187    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.043     3.230 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.724    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.396     2.328 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.871    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.900 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       0.871     3.771    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/CLK
    SLICE_X82Y141        FDCE                                         r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg/C
                         clock pessimism             -0.831     2.940    
    SLICE_X82Y141        FDCE (Remov_fdce_C_CLR)     -0.092     2.848    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg
  -------------------------------------------------------------------
                         required time                         -2.848    
                         arrival time                           4.312    
  -------------------------------------------------------------------
                         slack                                  1.464    

Slack (MET) :             1.869ns  (arrival time - required time)
  Source:                 leon3_system_1/rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/grgpio0/r_reg[dout][10]/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        2.058ns  (logic 0.186ns (9.036%)  route 1.872ns (90.964%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.738ns
    Source Clock Delay      (SCD):    2.859ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     2.569    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020     2.589 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     2.858    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080     1.778 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     2.277    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.303 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       0.556     2.859    leon3_system_1/rst0/async.r_reg[4]_0
    SLICE_X44Y117        FDCE                                         r  leon3_system_1/rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y117        FDCE (Prop_fdce_C_Q)         0.141     3.000 r  leon3_system_1/rst0/async.rstoutl_reg/Q
                         net (fo=69, routed)          0.968     3.968    leon3_system_1/rst0/rstoutl
    SLICE_X52Y102        LUT1 (Prop_lut1_I0_O)        0.045     4.013 f  leon3_system_1/rst0/r[slv][hsel]_i_1/O
                         net (fo=513, routed)         0.904     4.917    leon3_system_1/grgpio0/rin[tshift][0]
    SLICE_X40Y89         FDCE                                         f  leon3_system_1/grgpio0/r_reg[dout][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     3.187    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.043     3.230 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.724    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.396     2.328 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.871    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.900 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       0.838     3.738    leon3_system_1/grgpio0/out
    SLICE_X40Y89         FDCE                                         r  leon3_system_1/grgpio0/r_reg[dout][10]/C
                         clock pessimism             -0.597     3.141    
    SLICE_X40Y89         FDCE (Remov_fdce_C_CLR)     -0.092     3.049    leon3_system_1/grgpio0/r_reg[dout][10]
  -------------------------------------------------------------------
                         required time                         -3.049    
                         arrival time                           4.917    
  -------------------------------------------------------------------
                         slack                                  1.869    

Slack (MET) :             1.869ns  (arrival time - required time)
  Source:                 leon3_system_1/rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/grgpio0/r_reg[dout][12]/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        2.058ns  (logic 0.186ns (9.036%)  route 1.872ns (90.964%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.738ns
    Source Clock Delay      (SCD):    2.859ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     2.569    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020     2.589 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     2.858    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080     1.778 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     2.277    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.303 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       0.556     2.859    leon3_system_1/rst0/async.r_reg[4]_0
    SLICE_X44Y117        FDCE                                         r  leon3_system_1/rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y117        FDCE (Prop_fdce_C_Q)         0.141     3.000 r  leon3_system_1/rst0/async.rstoutl_reg/Q
                         net (fo=69, routed)          0.968     3.968    leon3_system_1/rst0/rstoutl
    SLICE_X52Y102        LUT1 (Prop_lut1_I0_O)        0.045     4.013 f  leon3_system_1/rst0/r[slv][hsel]_i_1/O
                         net (fo=513, routed)         0.904     4.917    leon3_system_1/grgpio0/rin[tshift][0]
    SLICE_X40Y89         FDCE                                         f  leon3_system_1/grgpio0/r_reg[dout][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     3.187    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.043     3.230 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.724    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.396     2.328 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.871    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.900 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       0.838     3.738    leon3_system_1/grgpio0/out
    SLICE_X40Y89         FDCE                                         r  leon3_system_1/grgpio0/r_reg[dout][12]/C
                         clock pessimism             -0.597     3.141    
    SLICE_X40Y89         FDCE (Remov_fdce_C_CLR)     -0.092     3.049    leon3_system_1/grgpio0/r_reg[dout][12]
  -------------------------------------------------------------------
                         required time                         -3.049    
                         arrival time                           4.917    
  -------------------------------------------------------------------
                         slack                                  1.869    

Slack (MET) :             1.882ns  (arrival time - required time)
  Source:                 leon3_system_1/rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/grgpio0/r_reg[dout][6]/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        2.097ns  (logic 0.186ns (8.870%)  route 1.911ns (91.130%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.738ns
    Source Clock Delay      (SCD):    2.859ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     2.569    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020     2.589 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     2.858    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080     1.778 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     2.277    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.303 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       0.556     2.859    leon3_system_1/rst0/async.r_reg[4]_0
    SLICE_X44Y117        FDCE                                         r  leon3_system_1/rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y117        FDCE (Prop_fdce_C_Q)         0.141     3.000 r  leon3_system_1/rst0/async.rstoutl_reg/Q
                         net (fo=69, routed)          0.968     3.968    leon3_system_1/rst0/rstoutl
    SLICE_X52Y102        LUT1 (Prop_lut1_I0_O)        0.045     4.013 f  leon3_system_1/rst0/r[slv][hsel]_i_1/O
                         net (fo=513, routed)         0.943     4.956    leon3_system_1/grgpio0/rin[tshift][0]
    SLICE_X38Y89         FDCE                                         f  leon3_system_1/grgpio0/r_reg[dout][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     3.187    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.043     3.230 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.724    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.396     2.328 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.871    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.900 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       0.838     3.738    leon3_system_1/grgpio0/out
    SLICE_X38Y89         FDCE                                         r  leon3_system_1/grgpio0/r_reg[dout][6]/C
                         clock pessimism             -0.597     3.141    
    SLICE_X38Y89         FDCE (Remov_fdce_C_CLR)     -0.067     3.074    leon3_system_1/grgpio0/r_reg[dout][6]
  -------------------------------------------------------------------
                         required time                         -3.074    
                         arrival time                           4.956    
  -------------------------------------------------------------------
                         slack                                  1.882    

Slack (MET) :             1.970ns  (arrival time - required time)
  Source:                 leon3_system_1/rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/grgpio0/r_reg[dir][3]/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        2.153ns  (logic 0.186ns (8.640%)  route 1.967ns (91.360%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.731ns
    Source Clock Delay      (SCD):    2.859ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     2.569    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020     2.589 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     2.858    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080     1.778 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     2.277    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.303 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       0.556     2.859    leon3_system_1/rst0/async.r_reg[4]_0
    SLICE_X44Y117        FDCE                                         r  leon3_system_1/rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y117        FDCE (Prop_fdce_C_Q)         0.141     3.000 r  leon3_system_1/rst0/async.rstoutl_reg/Q
                         net (fo=69, routed)          0.968     3.968    leon3_system_1/rst0/rstoutl
    SLICE_X52Y102        LUT1 (Prop_lut1_I0_O)        0.045     4.013 f  leon3_system_1/rst0/r[slv][hsel]_i_1/O
                         net (fo=513, routed)         0.999     5.012    leon3_system_1/grgpio0/rin[tshift][0]
    SLICE_X40Y81         FDCE                                         f  leon3_system_1/grgpio0/r_reg[dir][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     3.187    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.043     3.230 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.724    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.396     2.328 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.871    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.900 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       0.831     3.731    leon3_system_1/grgpio0/out
    SLICE_X40Y81         FDCE                                         r  leon3_system_1/grgpio0/r_reg[dir][3]/C
                         clock pessimism             -0.597     3.134    
    SLICE_X40Y81         FDCE (Remov_fdce_C_CLR)     -0.092     3.042    leon3_system_1/grgpio0/r_reg[dir][3]
  -------------------------------------------------------------------
                         required time                         -3.042    
                         arrival time                           5.012    
  -------------------------------------------------------------------
                         slack                                  1.970    

Slack (MET) :             1.971ns  (arrival time - required time)
  Source:                 leon3_system_1/rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/grgpio0/r_reg[dout][11]/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        2.184ns  (logic 0.186ns (8.517%)  route 1.998ns (91.483%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.736ns
    Source Clock Delay      (SCD):    2.859ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     2.569    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020     2.589 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     2.858    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080     1.778 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     2.277    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.303 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       0.556     2.859    leon3_system_1/rst0/async.r_reg[4]_0
    SLICE_X44Y117        FDCE                                         r  leon3_system_1/rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y117        FDCE (Prop_fdce_C_Q)         0.141     3.000 r  leon3_system_1/rst0/async.rstoutl_reg/Q
                         net (fo=69, routed)          0.968     3.968    leon3_system_1/rst0/rstoutl
    SLICE_X52Y102        LUT1 (Prop_lut1_I0_O)        0.045     4.013 f  leon3_system_1/rst0/r[slv][hsel]_i_1/O
                         net (fo=513, routed)         1.030     5.043    leon3_system_1/grgpio0/rin[tshift][0]
    SLICE_X42Y89         FDCE                                         f  leon3_system_1/grgpio0/r_reg[dout][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     3.187    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.043     3.230 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.724    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.396     2.328 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.871    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.900 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       0.836     3.736    leon3_system_1/grgpio0/out
    SLICE_X42Y89         FDCE                                         r  leon3_system_1/grgpio0/r_reg[dout][11]/C
                         clock pessimism             -0.597     3.139    
    SLICE_X42Y89         FDCE (Remov_fdce_C_CLR)     -0.067     3.072    leon3_system_1/grgpio0/r_reg[dout][11]
  -------------------------------------------------------------------
                         required time                         -3.072    
                         arrival time                           5.043    
  -------------------------------------------------------------------
                         slack                                  1.971    

Slack (MET) :             2.002ns  (arrival time - required time)
  Source:                 leon3_system_1/rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/grgpio0/r_reg[dir][0]/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        2.214ns  (logic 0.186ns (8.402%)  route 2.028ns (91.597%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.735ns
    Source Clock Delay      (SCD):    2.859ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     2.569    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020     2.589 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     2.858    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080     1.778 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     2.277    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.303 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       0.556     2.859    leon3_system_1/rst0/async.r_reg[4]_0
    SLICE_X44Y117        FDCE                                         r  leon3_system_1/rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y117        FDCE (Prop_fdce_C_Q)         0.141     3.000 r  leon3_system_1/rst0/async.rstoutl_reg/Q
                         net (fo=69, routed)          0.968     3.968    leon3_system_1/rst0/rstoutl
    SLICE_X52Y102        LUT1 (Prop_lut1_I0_O)        0.045     4.013 f  leon3_system_1/rst0/r[slv][hsel]_i_1/O
                         net (fo=513, routed)         1.059     5.073    leon3_system_1/grgpio0/rin[tshift][0]
    SLICE_X38Y85         FDCE                                         f  leon3_system_1/grgpio0/r_reg[dir][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     3.187    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.043     3.230 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.724    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.396     2.328 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.871    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.900 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       0.835     3.735    leon3_system_1/grgpio0/out
    SLICE_X38Y85         FDCE                                         r  leon3_system_1/grgpio0/r_reg[dir][0]/C
                         clock pessimism             -0.597     3.138    
    SLICE_X38Y85         FDCE (Remov_fdce_C_CLR)     -0.067     3.071    leon3_system_1/grgpio0/r_reg[dir][0]
  -------------------------------------------------------------------
                         required time                         -3.071    
                         arrival time                           5.073    
  -------------------------------------------------------------------
                         slack                                  2.002    

Slack (MET) :             2.002ns  (arrival time - required time)
  Source:                 leon3_system_1/rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/grgpio0/r_reg[dir][2]/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        2.214ns  (logic 0.186ns (8.402%)  route 2.028ns (91.597%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.735ns
    Source Clock Delay      (SCD):    2.859ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     2.569    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020     2.589 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     2.858    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080     1.778 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     2.277    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.303 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       0.556     2.859    leon3_system_1/rst0/async.r_reg[4]_0
    SLICE_X44Y117        FDCE                                         r  leon3_system_1/rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y117        FDCE (Prop_fdce_C_Q)         0.141     3.000 r  leon3_system_1/rst0/async.rstoutl_reg/Q
                         net (fo=69, routed)          0.968     3.968    leon3_system_1/rst0/rstoutl
    SLICE_X52Y102        LUT1 (Prop_lut1_I0_O)        0.045     4.013 f  leon3_system_1/rst0/r[slv][hsel]_i_1/O
                         net (fo=513, routed)         1.059     5.073    leon3_system_1/grgpio0/rin[tshift][0]
    SLICE_X38Y85         FDCE                                         f  leon3_system_1/grgpio0/r_reg[dir][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     3.187    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.043     3.230 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.724    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.396     2.328 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.871    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.900 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       0.835     3.735    leon3_system_1/grgpio0/out
    SLICE_X38Y85         FDCE                                         r  leon3_system_1/grgpio0/r_reg[dir][2]/C
                         clock pessimism             -0.597     3.138    
    SLICE_X38Y85         FDCE (Remov_fdce_C_CLR)     -0.067     3.071    leon3_system_1/grgpio0/r_reg[dir][2]
  -------------------------------------------------------------------
                         required time                         -3.071    
                         arrival time                           5.073    
  -------------------------------------------------------------------
                         slack                                  2.002    

Slack (MET) :             2.028ns  (arrival time - required time)
  Source:                 leon3_system_1/rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/grgpio0/r_reg[dir][1]/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        2.215ns  (logic 0.186ns (8.396%)  route 2.029ns (91.604%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.735ns
    Source Clock Delay      (SCD):    2.859ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.565     0.812    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.862 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.677     1.539    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.565 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.560     2.125    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     2.569    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.020     2.589 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     2.858    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.080     1.778 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     2.277    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.303 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       0.556     2.859    leon3_system_1/rst0/async.r_reg[4]_0
    SLICE_X44Y117        FDCE                                         r  leon3_system_1/rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y117        FDCE (Prop_fdce_C_Q)         0.141     3.000 r  leon3_system_1/rst0/async.rstoutl_reg/Q
                         net (fo=69, routed)          0.968     3.968    leon3_system_1/rst0/rstoutl
    SLICE_X52Y102        LUT1 (Prop_lut1_I0_O)        0.045     4.013 f  leon3_system_1/rst0/r[slv][hsel]_i_1/O
                         net (fo=513, routed)         1.061     5.074    leon3_system_1/grgpio0/rin[tshift][0]
    SLICE_X40Y86         FDCE                                         f  leon3_system_1/grgpio0/r_reg[dir][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.620     1.055    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.108 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.732     1.839    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.868 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          0.829     2.697    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.750 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     3.187    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.043     3.230 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     3.724    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.396     2.328 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     2.871    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.900 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       0.835     3.735    leon3_system_1/grgpio0/out
    SLICE_X40Y86         FDCE                                         r  leon3_system_1/grgpio0/r_reg[dir][1]/C
                         clock pessimism             -0.597     3.138    
    SLICE_X40Y86         FDCE (Remov_fdce_C_CLR)     -0.092     3.046    leon3_system_1/grgpio0/r_reg[dir][1]
  -------------------------------------------------------------------
                         required time                         -3.046    
                         arrival time                           5.074    
  -------------------------------------------------------------------
                         slack                                  2.028    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dcm_clk0
  To Clock:  clk_pll_i

Setup :            0  Failing Endpoints,  Worst Slack        5.603ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.636ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.603ns  (required time - arrival time)
  Source:                 omsp_system_radio_inst/gpio_0/p2dir_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dcm_clk0  {rise@0.000ns fall@25.000ns period=49.999ns})
  Destination:            leon3_system_1/rst0/async.r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - dcm_clk0 rise@0.000ns)
  Data Path Delay:        12.081ns  (logic 0.589ns (4.875%)  route 11.492ns (95.125%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        8.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.497ns = ( 17.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_clk0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.965     2.375    clk_48mhz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.583 r  mmcm/CLKOUT0
                         net (fo=1, routed)           1.441    -2.142    dcm_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.061 r  buf_sys_clock/O
                         net (fo=1285, routed)        1.361    -0.700    omsp_system_radio_inst/gpio_0/CLK
    SLICE_X40Y136        FDCE                                         r  omsp_system_radio_inst/gpio_0/p2dir_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y136        FDCE (Prop_fdce_C_Q)         0.379    -0.321 r  omsp_system_radio_inst/gpio_0/p2dir_reg[3]/Q
                         net (fo=3, routed)           2.872     2.552    omsp_system_radio_inst/gpio_0/p2dir_reg[7]_0[3]
    SLICE_X40Y136        LUT2 (Prop_lut2_I0_O)        0.105     2.657 r  omsp_system_radio_inst/gpio_0/LEON3_LED7_PIN_i_1/O
                         net (fo=3, routed)           1.174     3.830    leon3_system_1/rst0/rst
    SLICE_X44Y117        LUT1 (Prop_lut1_I0_O)        0.105     3.935 f  leon3_system_1/rst0/async.r[4]_i_1/O
                         net (fo=7, routed)           7.446    11.381    leon3_system_1/rst0/async.r[4]_i_1_n_0
    SLICE_X44Y120        FDCE                                         f  leon3_system_1/rst0/async.r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    12.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    14.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    15.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    15.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958    16.791    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069    16.860 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685    17.545    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749    14.796 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    16.178    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    16.255 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       1.242    17.497    leon3_system_1/rst0/async.r_reg[4]_0
    SLICE_X44Y120        FDCE                                         r  leon3_system_1/rst0/async.r_reg[0]/C
                         clock pessimism              0.066    17.562    
                         clock uncertainty           -0.247    17.316    
    SLICE_X44Y120        FDCE (Recov_fdce_C_CLR)     -0.331    16.985    leon3_system_1/rst0/async.r_reg[0]
  -------------------------------------------------------------------
                         required time                         16.985    
                         arrival time                         -11.381    
  -------------------------------------------------------------------
                         slack                                  5.603    

Slack (MET) :             5.603ns  (required time - arrival time)
  Source:                 omsp_system_radio_inst/gpio_0/p2dir_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dcm_clk0  {rise@0.000ns fall@25.000ns period=49.999ns})
  Destination:            leon3_system_1/rst0/async.r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - dcm_clk0 rise@0.000ns)
  Data Path Delay:        12.081ns  (logic 0.589ns (4.875%)  route 11.492ns (95.125%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        8.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.497ns = ( 17.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_clk0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.965     2.375    clk_48mhz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.583 r  mmcm/CLKOUT0
                         net (fo=1, routed)           1.441    -2.142    dcm_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.061 r  buf_sys_clock/O
                         net (fo=1285, routed)        1.361    -0.700    omsp_system_radio_inst/gpio_0/CLK
    SLICE_X40Y136        FDCE                                         r  omsp_system_radio_inst/gpio_0/p2dir_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y136        FDCE (Prop_fdce_C_Q)         0.379    -0.321 r  omsp_system_radio_inst/gpio_0/p2dir_reg[3]/Q
                         net (fo=3, routed)           2.872     2.552    omsp_system_radio_inst/gpio_0/p2dir_reg[7]_0[3]
    SLICE_X40Y136        LUT2 (Prop_lut2_I0_O)        0.105     2.657 r  omsp_system_radio_inst/gpio_0/LEON3_LED7_PIN_i_1/O
                         net (fo=3, routed)           1.174     3.830    leon3_system_1/rst0/rst
    SLICE_X44Y117        LUT1 (Prop_lut1_I0_O)        0.105     3.935 f  leon3_system_1/rst0/async.r[4]_i_1/O
                         net (fo=7, routed)           7.446    11.381    leon3_system_1/rst0/async.r[4]_i_1_n_0
    SLICE_X44Y120        FDCE                                         f  leon3_system_1/rst0/async.r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    12.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    14.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    15.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    15.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958    16.791    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069    16.860 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685    17.545    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749    14.796 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    16.178    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    16.255 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       1.242    17.497    leon3_system_1/rst0/async.r_reg[4]_0
    SLICE_X44Y120        FDCE                                         r  leon3_system_1/rst0/async.r_reg[1]/C
                         clock pessimism              0.066    17.562    
                         clock uncertainty           -0.247    17.316    
    SLICE_X44Y120        FDCE (Recov_fdce_C_CLR)     -0.331    16.985    leon3_system_1/rst0/async.r_reg[1]
  -------------------------------------------------------------------
                         required time                         16.985    
                         arrival time                         -11.381    
  -------------------------------------------------------------------
                         slack                                  5.603    

Slack (MET) :             5.786ns  (required time - arrival time)
  Source:                 omsp_system_radio_inst/gpio_0/p2dir_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dcm_clk0  {rise@0.000ns fall@25.000ns period=49.999ns})
  Destination:            leon3_system_1/rst0/async.r_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - dcm_clk0 rise@0.000ns)
  Data Path Delay:        11.901ns  (logic 0.589ns (4.949%)  route 11.312ns (95.051%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        8.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.500ns = ( 17.500 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_clk0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.965     2.375    clk_48mhz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.583 r  mmcm/CLKOUT0
                         net (fo=1, routed)           1.441    -2.142    dcm_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.061 r  buf_sys_clock/O
                         net (fo=1285, routed)        1.361    -0.700    omsp_system_radio_inst/gpio_0/CLK
    SLICE_X40Y136        FDCE                                         r  omsp_system_radio_inst/gpio_0/p2dir_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y136        FDCE (Prop_fdce_C_Q)         0.379    -0.321 r  omsp_system_radio_inst/gpio_0/p2dir_reg[3]/Q
                         net (fo=3, routed)           2.872     2.552    omsp_system_radio_inst/gpio_0/p2dir_reg[7]_0[3]
    SLICE_X40Y136        LUT2 (Prop_lut2_I0_O)        0.105     2.657 r  omsp_system_radio_inst/gpio_0/LEON3_LED7_PIN_i_1/O
                         net (fo=3, routed)           1.174     3.830    leon3_system_1/rst0/rst
    SLICE_X44Y117        LUT1 (Prop_lut1_I0_O)        0.105     3.935 f  leon3_system_1/rst0/async.r[4]_i_1/O
                         net (fo=7, routed)           7.266    11.201    leon3_system_1/rst0/async.r[4]_i_1_n_0
    SLICE_X44Y117        FDCE                                         f  leon3_system_1/rst0/async.r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    12.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    14.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    15.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    15.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958    16.791    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069    16.860 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685    17.545    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749    14.796 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    16.178    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    16.255 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       1.245    17.500    leon3_system_1/rst0/async.r_reg[4]_0
    SLICE_X44Y117        FDCE                                         r  leon3_system_1/rst0/async.r_reg[3]/C
                         clock pessimism              0.066    17.565    
                         clock uncertainty           -0.247    17.319    
    SLICE_X44Y117        FDCE (Recov_fdce_C_CLR)     -0.331    16.988    leon3_system_1/rst0/async.r_reg[3]
  -------------------------------------------------------------------
                         required time                         16.988    
                         arrival time                         -11.201    
  -------------------------------------------------------------------
                         slack                                  5.786    

Slack (MET) :             5.786ns  (required time - arrival time)
  Source:                 omsp_system_radio_inst/gpio_0/p2dir_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dcm_clk0  {rise@0.000ns fall@25.000ns period=49.999ns})
  Destination:            leon3_system_1/rst0/async.r_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - dcm_clk0 rise@0.000ns)
  Data Path Delay:        11.901ns  (logic 0.589ns (4.949%)  route 11.312ns (95.051%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        8.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.500ns = ( 17.500 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_clk0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.965     2.375    clk_48mhz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.583 r  mmcm/CLKOUT0
                         net (fo=1, routed)           1.441    -2.142    dcm_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.061 r  buf_sys_clock/O
                         net (fo=1285, routed)        1.361    -0.700    omsp_system_radio_inst/gpio_0/CLK
    SLICE_X40Y136        FDCE                                         r  omsp_system_radio_inst/gpio_0/p2dir_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y136        FDCE (Prop_fdce_C_Q)         0.379    -0.321 r  omsp_system_radio_inst/gpio_0/p2dir_reg[3]/Q
                         net (fo=3, routed)           2.872     2.552    omsp_system_radio_inst/gpio_0/p2dir_reg[7]_0[3]
    SLICE_X40Y136        LUT2 (Prop_lut2_I0_O)        0.105     2.657 r  omsp_system_radio_inst/gpio_0/LEON3_LED7_PIN_i_1/O
                         net (fo=3, routed)           1.174     3.830    leon3_system_1/rst0/rst
    SLICE_X44Y117        LUT1 (Prop_lut1_I0_O)        0.105     3.935 f  leon3_system_1/rst0/async.r[4]_i_1/O
                         net (fo=7, routed)           7.266    11.201    leon3_system_1/rst0/async.r[4]_i_1_n_0
    SLICE_X44Y117        FDCE                                         f  leon3_system_1/rst0/async.r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    12.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    14.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    15.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    15.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958    16.791    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069    16.860 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685    17.545    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749    14.796 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    16.178    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    16.255 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       1.245    17.500    leon3_system_1/rst0/async.r_reg[4]_0
    SLICE_X44Y117        FDCE                                         r  leon3_system_1/rst0/async.r_reg[4]/C
                         clock pessimism              0.066    17.565    
                         clock uncertainty           -0.247    17.319    
    SLICE_X44Y117        FDCE (Recov_fdce_C_CLR)     -0.331    16.988    leon3_system_1/rst0/async.r_reg[4]
  -------------------------------------------------------------------
                         required time                         16.988    
                         arrival time                         -11.201    
  -------------------------------------------------------------------
                         slack                                  5.786    

Slack (MET) :             5.786ns  (required time - arrival time)
  Source:                 omsp_system_radio_inst/gpio_0/p2dir_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dcm_clk0  {rise@0.000ns fall@25.000ns period=49.999ns})
  Destination:            leon3_system_1/rst0/async.rstoutl_reg/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - dcm_clk0 rise@0.000ns)
  Data Path Delay:        11.901ns  (logic 0.589ns (4.949%)  route 11.312ns (95.051%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        8.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.500ns = ( 17.500 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_clk0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.965     2.375    clk_48mhz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.583 r  mmcm/CLKOUT0
                         net (fo=1, routed)           1.441    -2.142    dcm_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.061 r  buf_sys_clock/O
                         net (fo=1285, routed)        1.361    -0.700    omsp_system_radio_inst/gpio_0/CLK
    SLICE_X40Y136        FDCE                                         r  omsp_system_radio_inst/gpio_0/p2dir_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y136        FDCE (Prop_fdce_C_Q)         0.379    -0.321 r  omsp_system_radio_inst/gpio_0/p2dir_reg[3]/Q
                         net (fo=3, routed)           2.872     2.552    omsp_system_radio_inst/gpio_0/p2dir_reg[7]_0[3]
    SLICE_X40Y136        LUT2 (Prop_lut2_I0_O)        0.105     2.657 r  omsp_system_radio_inst/gpio_0/LEON3_LED7_PIN_i_1/O
                         net (fo=3, routed)           1.174     3.830    leon3_system_1/rst0/rst
    SLICE_X44Y117        LUT1 (Prop_lut1_I0_O)        0.105     3.935 f  leon3_system_1/rst0/async.r[4]_i_1/O
                         net (fo=7, routed)           7.266    11.201    leon3_system_1/rst0/async.r[4]_i_1_n_0
    SLICE_X44Y117        FDCE                                         f  leon3_system_1/rst0/async.rstoutl_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    12.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    14.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    15.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    15.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958    16.791    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069    16.860 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685    17.545    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749    14.796 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    16.178    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    16.255 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       1.245    17.500    leon3_system_1/rst0/async.r_reg[4]_0
    SLICE_X44Y117        FDCE                                         r  leon3_system_1/rst0/async.rstoutl_reg/C
                         clock pessimism              0.066    17.565    
                         clock uncertainty           -0.247    17.319    
    SLICE_X44Y117        FDCE (Recov_fdce_C_CLR)     -0.331    16.988    leon3_system_1/rst0/async.rstoutl_reg
  -------------------------------------------------------------------
                         required time                         16.988    
                         arrival time                         -11.201    
  -------------------------------------------------------------------
                         slack                                  5.786    

Slack (MET) :             5.786ns  (required time - arrival time)
  Source:                 omsp_system_radio_inst/gpio_0/p2dir_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dcm_clk0  {rise@0.000ns fall@25.000ns period=49.999ns})
  Destination:            leon3_system_1/rst0/async.rstoutl_reg_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - dcm_clk0 rise@0.000ns)
  Data Path Delay:        11.901ns  (logic 0.589ns (4.949%)  route 11.312ns (95.051%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        8.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.500ns = ( 17.500 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_clk0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.965     2.375    clk_48mhz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.583 r  mmcm/CLKOUT0
                         net (fo=1, routed)           1.441    -2.142    dcm_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.061 r  buf_sys_clock/O
                         net (fo=1285, routed)        1.361    -0.700    omsp_system_radio_inst/gpio_0/CLK
    SLICE_X40Y136        FDCE                                         r  omsp_system_radio_inst/gpio_0/p2dir_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y136        FDCE (Prop_fdce_C_Q)         0.379    -0.321 r  omsp_system_radio_inst/gpio_0/p2dir_reg[3]/Q
                         net (fo=3, routed)           2.872     2.552    omsp_system_radio_inst/gpio_0/p2dir_reg[7]_0[3]
    SLICE_X40Y136        LUT2 (Prop_lut2_I0_O)        0.105     2.657 r  omsp_system_radio_inst/gpio_0/LEON3_LED7_PIN_i_1/O
                         net (fo=3, routed)           1.174     3.830    leon3_system_1/rst0/rst
    SLICE_X44Y117        LUT1 (Prop_lut1_I0_O)        0.105     3.935 f  leon3_system_1/rst0/async.r[4]_i_1/O
                         net (fo=7, routed)           7.266    11.201    leon3_system_1/rst0/async.r[4]_i_1_n_0
    SLICE_X44Y117        FDCE                                         f  leon3_system_1/rst0/async.rstoutl_reg_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    12.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    14.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    15.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    15.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958    16.791    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069    16.860 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685    17.545    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749    14.796 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    16.178    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    16.255 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       1.245    17.500    leon3_system_1/rst0/async.r_reg[4]_0
    SLICE_X44Y117        FDCE                                         r  leon3_system_1/rst0/async.rstoutl_reg_lopt_replica/C
                         clock pessimism              0.066    17.565    
                         clock uncertainty           -0.247    17.319    
    SLICE_X44Y117        FDCE (Recov_fdce_C_CLR)     -0.331    16.988    leon3_system_1/rst0/async.rstoutl_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         16.988    
                         arrival time                         -11.201    
  -------------------------------------------------------------------
                         slack                                  5.786    

Slack (MET) :             5.790ns  (required time - arrival time)
  Source:                 omsp_system_radio_inst/gpio_0/p2dir_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dcm_clk0  {rise@0.000ns fall@25.000ns period=49.999ns})
  Destination:            leon3_system_1/rst0/async.r_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - dcm_clk0 rise@0.000ns)
  Data Path Delay:        11.897ns  (logic 0.589ns (4.951%)  route 11.308ns (95.049%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        8.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.500ns = ( 17.500 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_clk0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.965     2.375    clk_48mhz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.583 r  mmcm/CLKOUT0
                         net (fo=1, routed)           1.441    -2.142    dcm_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.061 r  buf_sys_clock/O
                         net (fo=1285, routed)        1.361    -0.700    omsp_system_radio_inst/gpio_0/CLK
    SLICE_X40Y136        FDCE                                         r  omsp_system_radio_inst/gpio_0/p2dir_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y136        FDCE (Prop_fdce_C_Q)         0.379    -0.321 r  omsp_system_radio_inst/gpio_0/p2dir_reg[3]/Q
                         net (fo=3, routed)           2.872     2.552    omsp_system_radio_inst/gpio_0/p2dir_reg[7]_0[3]
    SLICE_X40Y136        LUT2 (Prop_lut2_I0_O)        0.105     2.657 r  omsp_system_radio_inst/gpio_0/LEON3_LED7_PIN_i_1/O
                         net (fo=3, routed)           1.174     3.830    leon3_system_1/rst0/rst
    SLICE_X44Y117        LUT1 (Prop_lut1_I0_O)        0.105     3.935 f  leon3_system_1/rst0/async.r[4]_i_1/O
                         net (fo=7, routed)           7.262    11.197    leon3_system_1/rst0/async.r[4]_i_1_n_0
    SLICE_X45Y117        FDCE                                         f  leon3_system_1/rst0/async.r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    12.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    14.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    15.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    15.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958    16.791    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069    16.860 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685    17.545    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749    14.796 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    16.178    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    16.255 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       1.245    17.500    leon3_system_1/rst0/async.r_reg[4]_0
    SLICE_X45Y117        FDCE                                         r  leon3_system_1/rst0/async.r_reg[2]/C
                         clock pessimism              0.066    17.565    
                         clock uncertainty           -0.247    17.319    
    SLICE_X45Y117        FDCE (Recov_fdce_C_CLR)     -0.331    16.988    leon3_system_1/rst0/async.r_reg[2]
  -------------------------------------------------------------------
                         required time                         16.988    
                         arrival time                         -11.197    
  -------------------------------------------------------------------
                         slack                                  5.790    

Slack (MET) :             5.931ns  (required time - arrival time)
  Source:                 omsp_system_radio_inst/gpio_0/p2dir_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dcm_clk0  {rise@0.000ns fall@25.000ns period=49.999ns})
  Destination:            leon3_system_1/rst1/async.r_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - dcm_clk0 rise@0.000ns)
  Data Path Delay:        11.777ns  (logic 0.589ns (5.001%)  route 11.188ns (94.999%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        8.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.520ns = ( 17.520 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_clk0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.965     2.375    clk_48mhz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.583 r  mmcm/CLKOUT0
                         net (fo=1, routed)           1.441    -2.142    dcm_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.061 r  buf_sys_clock/O
                         net (fo=1285, routed)        1.361    -0.700    omsp_system_radio_inst/gpio_0/CLK
    SLICE_X40Y136        FDCE                                         r  omsp_system_radio_inst/gpio_0/p2dir_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y136        FDCE (Prop_fdce_C_Q)         0.379    -0.321 r  omsp_system_radio_inst/gpio_0/p2dir_reg[3]/Q
                         net (fo=3, routed)           2.872     2.552    omsp_system_radio_inst/gpio_0/p2dir_reg[7]_0[3]
    SLICE_X40Y136        LUT2 (Prop_lut2_I0_O)        0.105     2.657 r  omsp_system_radio_inst/gpio_0/LEON3_LED7_PIN_i_1/O
                         net (fo=3, routed)           2.620     5.276    leon3_system_1/rst1/rst
    SLICE_X63Y94         LUT1 (Prop_lut1_I0_O)        0.105     5.381 f  leon3_system_1/rst1/async.r[4]_i_1__0/O
                         net (fo=6, routed)           5.696    11.077    leon3_system_1/rst1/async.r[4]_i_1__0_n_0
    SLICE_X63Y94         FDCE                                         f  leon3_system_1/rst1/async.r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    12.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    14.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    15.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    15.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958    16.791    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069    16.860 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685    17.545    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749    14.796 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    16.178    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    16.255 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       1.266    17.520    leon3_system_1/rst1/async.r_reg[4]_0
    SLICE_X63Y94         FDCE                                         r  leon3_system_1/rst1/async.r_reg[2]/C
                         clock pessimism              0.066    17.586    
                         clock uncertainty           -0.247    17.339    
    SLICE_X63Y94         FDCE (Recov_fdce_C_CLR)     -0.331    17.008    leon3_system_1/rst1/async.r_reg[2]
  -------------------------------------------------------------------
                         required time                         17.008    
                         arrival time                         -11.077    
  -------------------------------------------------------------------
                         slack                                  5.931    

Slack (MET) :             5.931ns  (required time - arrival time)
  Source:                 omsp_system_radio_inst/gpio_0/p2dir_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dcm_clk0  {rise@0.000ns fall@25.000ns period=49.999ns})
  Destination:            leon3_system_1/rst1/async.r_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - dcm_clk0 rise@0.000ns)
  Data Path Delay:        11.777ns  (logic 0.589ns (5.001%)  route 11.188ns (94.999%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        8.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.520ns = ( 17.520 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_clk0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.965     2.375    clk_48mhz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.583 r  mmcm/CLKOUT0
                         net (fo=1, routed)           1.441    -2.142    dcm_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.061 r  buf_sys_clock/O
                         net (fo=1285, routed)        1.361    -0.700    omsp_system_radio_inst/gpio_0/CLK
    SLICE_X40Y136        FDCE                                         r  omsp_system_radio_inst/gpio_0/p2dir_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y136        FDCE (Prop_fdce_C_Q)         0.379    -0.321 r  omsp_system_radio_inst/gpio_0/p2dir_reg[3]/Q
                         net (fo=3, routed)           2.872     2.552    omsp_system_radio_inst/gpio_0/p2dir_reg[7]_0[3]
    SLICE_X40Y136        LUT2 (Prop_lut2_I0_O)        0.105     2.657 r  omsp_system_radio_inst/gpio_0/LEON3_LED7_PIN_i_1/O
                         net (fo=3, routed)           2.620     5.276    leon3_system_1/rst1/rst
    SLICE_X63Y94         LUT1 (Prop_lut1_I0_O)        0.105     5.381 f  leon3_system_1/rst1/async.r[4]_i_1__0/O
                         net (fo=6, routed)           5.696    11.077    leon3_system_1/rst1/async.r[4]_i_1__0_n_0
    SLICE_X63Y94         FDCE                                         f  leon3_system_1/rst1/async.r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    12.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    14.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    15.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    15.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958    16.791    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069    16.860 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685    17.545    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749    14.796 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    16.178    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    16.255 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       1.266    17.520    leon3_system_1/rst1/async.r_reg[4]_0
    SLICE_X63Y94         FDCE                                         r  leon3_system_1/rst1/async.r_reg[3]/C
                         clock pessimism              0.066    17.586    
                         clock uncertainty           -0.247    17.339    
    SLICE_X63Y94         FDCE (Recov_fdce_C_CLR)     -0.331    17.008    leon3_system_1/rst1/async.r_reg[3]
  -------------------------------------------------------------------
                         required time                         17.008    
                         arrival time                         -11.077    
  -------------------------------------------------------------------
                         slack                                  5.931    

Slack (MET) :             5.931ns  (required time - arrival time)
  Source:                 omsp_system_radio_inst/gpio_0/p2dir_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dcm_clk0  {rise@0.000ns fall@25.000ns period=49.999ns})
  Destination:            leon3_system_1/rst1/async.r_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - dcm_clk0 rise@0.000ns)
  Data Path Delay:        11.777ns  (logic 0.589ns (5.001%)  route 11.188ns (94.999%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        8.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.520ns = ( 17.520 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_clk0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.965     2.375    clk_48mhz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.583 r  mmcm/CLKOUT0
                         net (fo=1, routed)           1.441    -2.142    dcm_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.061 r  buf_sys_clock/O
                         net (fo=1285, routed)        1.361    -0.700    omsp_system_radio_inst/gpio_0/CLK
    SLICE_X40Y136        FDCE                                         r  omsp_system_radio_inst/gpio_0/p2dir_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y136        FDCE (Prop_fdce_C_Q)         0.379    -0.321 r  omsp_system_radio_inst/gpio_0/p2dir_reg[3]/Q
                         net (fo=3, routed)           2.872     2.552    omsp_system_radio_inst/gpio_0/p2dir_reg[7]_0[3]
    SLICE_X40Y136        LUT2 (Prop_lut2_I0_O)        0.105     2.657 r  omsp_system_radio_inst/gpio_0/LEON3_LED7_PIN_i_1/O
                         net (fo=3, routed)           2.620     5.276    leon3_system_1/rst1/rst
    SLICE_X63Y94         LUT1 (Prop_lut1_I0_O)        0.105     5.381 f  leon3_system_1/rst1/async.r[4]_i_1__0/O
                         net (fo=6, routed)           5.696    11.077    leon3_system_1/rst1/async.r[4]_i_1__0_n_0
    SLICE_X63Y94         FDCE                                         f  leon3_system_1/rst1/async.r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.327    12.670    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.743 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.374    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    14.451 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.309    15.760    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    15.833 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.958    16.791    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.069    16.860 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.685    17.545    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.749    14.796 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.381    16.178    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    16.255 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       1.266    17.520    leon3_system_1/rst1/async.r_reg[4]_0
    SLICE_X63Y94         FDCE                                         r  leon3_system_1/rst1/async.r_reg[4]/C
                         clock pessimism              0.066    17.586    
                         clock uncertainty           -0.247    17.339    
    SLICE_X63Y94         FDCE (Recov_fdce_C_CLR)     -0.331    17.008    leon3_system_1/rst1/async.r_reg[4]
  -------------------------------------------------------------------
                         required time                         17.008    
                         arrival time                         -11.077    
  -------------------------------------------------------------------
                         slack                                  5.931    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.636ns  (arrival time - required time)
  Source:                 omsp_system_radio_inst/gpio_0/p2out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dcm_clk0  {rise@0.000ns fall@25.000ns period=49.999ns})
  Destination:            leon3_system_1/rst1/async.r_reg[0]/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - dcm_clk0 rise@0.000ns)
  Data Path Delay:        9.895ns  (logic 0.515ns (5.205%)  route 9.380ns (94.795%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        9.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.080ns
    Source Clock Delay      (SCD):    -1.139ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_clk0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.909     2.252    clk_48mhz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.841 r  mmcm/CLKOUT0
                         net (fo=1, routed)           1.374    -2.467    dcm_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.390 r  buf_sys_clock/O
                         net (fo=1285, routed)        1.251    -1.139    omsp_system_radio_inst/gpio_0/CLK
    SLICE_X42Y138        FDCE                                         r  omsp_system_radio_inst/gpio_0/p2out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y138        FDCE (Prop_fdce_C_Q)         0.347    -0.792 r  omsp_system_radio_inst/gpio_0/p2out_reg[3]/Q
                         net (fo=3, routed)           2.271     1.479    omsp_system_radio_inst/gpio_0/Q[3]
    SLICE_X40Y136        LUT2 (Prop_lut2_I1_O)        0.084     1.563 r  omsp_system_radio_inst/gpio_0/LEON3_LED7_PIN_i_1/O
                         net (fo=3, routed)           2.208     3.771    leon3_system_1/rst1/rst
    SLICE_X63Y94         LUT1 (Prop_lut1_I0_O)        0.084     3.855 f  leon3_system_1/rst1/async.r[4]_i_1__0/O
                         net (fo=6, routed)           4.901     8.756    leon3_system_1/rst1/async.r[4]_i_1__0_n_0
    SLICE_X62Y94         FDCE                                         f  leon3_system_1/rst1/async.r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     7.265    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     7.371 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     8.096    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     5.171 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     6.620    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.701 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       1.380     8.080    leon3_system_1/rst1/async.r_reg[4]_0
    SLICE_X62Y94         FDCE                                         r  leon3_system_1/rst1/async.r_reg[0]/C
                         clock pessimism             -0.066     8.014    
                         clock uncertainty            0.247     8.261    
    SLICE_X62Y94         FDCE (Remov_fdce_C_CLR)     -0.142     8.119    leon3_system_1/rst1/async.r_reg[0]
  -------------------------------------------------------------------
                         required time                         -8.119    
                         arrival time                           8.756    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.636ns  (arrival time - required time)
  Source:                 omsp_system_radio_inst/gpio_0/p2out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dcm_clk0  {rise@0.000ns fall@25.000ns period=49.999ns})
  Destination:            leon3_system_1/rst1/async.r_reg[1]/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - dcm_clk0 rise@0.000ns)
  Data Path Delay:        9.895ns  (logic 0.515ns (5.205%)  route 9.380ns (94.795%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        9.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.080ns
    Source Clock Delay      (SCD):    -1.139ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_clk0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.909     2.252    clk_48mhz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.841 r  mmcm/CLKOUT0
                         net (fo=1, routed)           1.374    -2.467    dcm_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.390 r  buf_sys_clock/O
                         net (fo=1285, routed)        1.251    -1.139    omsp_system_radio_inst/gpio_0/CLK
    SLICE_X42Y138        FDCE                                         r  omsp_system_radio_inst/gpio_0/p2out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y138        FDCE (Prop_fdce_C_Q)         0.347    -0.792 r  omsp_system_radio_inst/gpio_0/p2out_reg[3]/Q
                         net (fo=3, routed)           2.271     1.479    omsp_system_radio_inst/gpio_0/Q[3]
    SLICE_X40Y136        LUT2 (Prop_lut2_I1_O)        0.084     1.563 r  omsp_system_radio_inst/gpio_0/LEON3_LED7_PIN_i_1/O
                         net (fo=3, routed)           2.208     3.771    leon3_system_1/rst1/rst
    SLICE_X63Y94         LUT1 (Prop_lut1_I0_O)        0.084     3.855 f  leon3_system_1/rst1/async.r[4]_i_1__0/O
                         net (fo=6, routed)           4.901     8.756    leon3_system_1/rst1/async.r[4]_i_1__0_n_0
    SLICE_X62Y94         FDCE                                         f  leon3_system_1/rst1/async.r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     7.265    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     7.371 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     8.096    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     5.171 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     6.620    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.701 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       1.380     8.080    leon3_system_1/rst1/async.r_reg[4]_0
    SLICE_X62Y94         FDCE                                         r  leon3_system_1/rst1/async.r_reg[1]/C
                         clock pessimism             -0.066     8.014    
                         clock uncertainty            0.247     8.261    
    SLICE_X62Y94         FDCE (Remov_fdce_C_CLR)     -0.142     8.119    leon3_system_1/rst1/async.r_reg[1]
  -------------------------------------------------------------------
                         required time                         -8.119    
                         arrival time                           8.756    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.686ns  (arrival time - required time)
  Source:                 omsp_system_radio_inst/gpio_0/p2out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dcm_clk0  {rise@0.000ns fall@25.000ns period=49.999ns})
  Destination:            leon3_system_1/rst1/async.r_reg[2]/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - dcm_clk0 rise@0.000ns)
  Data Path Delay:        9.895ns  (logic 0.515ns (5.205%)  route 9.380ns (94.795%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        9.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.080ns
    Source Clock Delay      (SCD):    -1.139ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_clk0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.909     2.252    clk_48mhz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.841 r  mmcm/CLKOUT0
                         net (fo=1, routed)           1.374    -2.467    dcm_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.390 r  buf_sys_clock/O
                         net (fo=1285, routed)        1.251    -1.139    omsp_system_radio_inst/gpio_0/CLK
    SLICE_X42Y138        FDCE                                         r  omsp_system_radio_inst/gpio_0/p2out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y138        FDCE (Prop_fdce_C_Q)         0.347    -0.792 r  omsp_system_radio_inst/gpio_0/p2out_reg[3]/Q
                         net (fo=3, routed)           2.271     1.479    omsp_system_radio_inst/gpio_0/Q[3]
    SLICE_X40Y136        LUT2 (Prop_lut2_I1_O)        0.084     1.563 r  omsp_system_radio_inst/gpio_0/LEON3_LED7_PIN_i_1/O
                         net (fo=3, routed)           2.208     3.771    leon3_system_1/rst1/rst
    SLICE_X63Y94         LUT1 (Prop_lut1_I0_O)        0.084     3.855 f  leon3_system_1/rst1/async.r[4]_i_1__0/O
                         net (fo=6, routed)           4.901     8.756    leon3_system_1/rst1/async.r[4]_i_1__0_n_0
    SLICE_X63Y94         FDCE                                         f  leon3_system_1/rst1/async.r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     7.265    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     7.371 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     8.096    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     5.171 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     6.620    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.701 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       1.380     8.080    leon3_system_1/rst1/async.r_reg[4]_0
    SLICE_X63Y94         FDCE                                         r  leon3_system_1/rst1/async.r_reg[2]/C
                         clock pessimism             -0.066     8.014    
                         clock uncertainty            0.247     8.261    
    SLICE_X63Y94         FDCE (Remov_fdce_C_CLR)     -0.192     8.069    leon3_system_1/rst1/async.r_reg[2]
  -------------------------------------------------------------------
                         required time                         -8.069    
                         arrival time                           8.756    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.686ns  (arrival time - required time)
  Source:                 omsp_system_radio_inst/gpio_0/p2out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dcm_clk0  {rise@0.000ns fall@25.000ns period=49.999ns})
  Destination:            leon3_system_1/rst1/async.r_reg[3]/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - dcm_clk0 rise@0.000ns)
  Data Path Delay:        9.895ns  (logic 0.515ns (5.205%)  route 9.380ns (94.795%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        9.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.080ns
    Source Clock Delay      (SCD):    -1.139ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_clk0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.909     2.252    clk_48mhz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.841 r  mmcm/CLKOUT0
                         net (fo=1, routed)           1.374    -2.467    dcm_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.390 r  buf_sys_clock/O
                         net (fo=1285, routed)        1.251    -1.139    omsp_system_radio_inst/gpio_0/CLK
    SLICE_X42Y138        FDCE                                         r  omsp_system_radio_inst/gpio_0/p2out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y138        FDCE (Prop_fdce_C_Q)         0.347    -0.792 r  omsp_system_radio_inst/gpio_0/p2out_reg[3]/Q
                         net (fo=3, routed)           2.271     1.479    omsp_system_radio_inst/gpio_0/Q[3]
    SLICE_X40Y136        LUT2 (Prop_lut2_I1_O)        0.084     1.563 r  omsp_system_radio_inst/gpio_0/LEON3_LED7_PIN_i_1/O
                         net (fo=3, routed)           2.208     3.771    leon3_system_1/rst1/rst
    SLICE_X63Y94         LUT1 (Prop_lut1_I0_O)        0.084     3.855 f  leon3_system_1/rst1/async.r[4]_i_1__0/O
                         net (fo=6, routed)           4.901     8.756    leon3_system_1/rst1/async.r[4]_i_1__0_n_0
    SLICE_X63Y94         FDCE                                         f  leon3_system_1/rst1/async.r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     7.265    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     7.371 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     8.096    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     5.171 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     6.620    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.701 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       1.380     8.080    leon3_system_1/rst1/async.r_reg[4]_0
    SLICE_X63Y94         FDCE                                         r  leon3_system_1/rst1/async.r_reg[3]/C
                         clock pessimism             -0.066     8.014    
                         clock uncertainty            0.247     8.261    
    SLICE_X63Y94         FDCE (Remov_fdce_C_CLR)     -0.192     8.069    leon3_system_1/rst1/async.r_reg[3]
  -------------------------------------------------------------------
                         required time                         -8.069    
                         arrival time                           8.756    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.686ns  (arrival time - required time)
  Source:                 omsp_system_radio_inst/gpio_0/p2out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dcm_clk0  {rise@0.000ns fall@25.000ns period=49.999ns})
  Destination:            leon3_system_1/rst1/async.r_reg[4]/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - dcm_clk0 rise@0.000ns)
  Data Path Delay:        9.895ns  (logic 0.515ns (5.205%)  route 9.380ns (94.795%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        9.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.080ns
    Source Clock Delay      (SCD):    -1.139ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_clk0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.909     2.252    clk_48mhz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.841 r  mmcm/CLKOUT0
                         net (fo=1, routed)           1.374    -2.467    dcm_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.390 r  buf_sys_clock/O
                         net (fo=1285, routed)        1.251    -1.139    omsp_system_radio_inst/gpio_0/CLK
    SLICE_X42Y138        FDCE                                         r  omsp_system_radio_inst/gpio_0/p2out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y138        FDCE (Prop_fdce_C_Q)         0.347    -0.792 r  omsp_system_radio_inst/gpio_0/p2out_reg[3]/Q
                         net (fo=3, routed)           2.271     1.479    omsp_system_radio_inst/gpio_0/Q[3]
    SLICE_X40Y136        LUT2 (Prop_lut2_I1_O)        0.084     1.563 r  omsp_system_radio_inst/gpio_0/LEON3_LED7_PIN_i_1/O
                         net (fo=3, routed)           2.208     3.771    leon3_system_1/rst1/rst
    SLICE_X63Y94         LUT1 (Prop_lut1_I0_O)        0.084     3.855 f  leon3_system_1/rst1/async.r[4]_i_1__0/O
                         net (fo=6, routed)           4.901     8.756    leon3_system_1/rst1/async.r[4]_i_1__0_n_0
    SLICE_X63Y94         FDCE                                         f  leon3_system_1/rst1/async.r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     7.265    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     7.371 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     8.096    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     5.171 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     6.620    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.701 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       1.380     8.080    leon3_system_1/rst1/async.r_reg[4]_0
    SLICE_X63Y94         FDCE                                         r  leon3_system_1/rst1/async.r_reg[4]/C
                         clock pessimism             -0.066     8.014    
                         clock uncertainty            0.247     8.261    
    SLICE_X63Y94         FDCE (Remov_fdce_C_CLR)     -0.192     8.069    leon3_system_1/rst1/async.r_reg[4]
  -------------------------------------------------------------------
                         required time                         -8.069    
                         arrival time                           8.756    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.686ns  (arrival time - required time)
  Source:                 omsp_system_radio_inst/gpio_0/p2out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dcm_clk0  {rise@0.000ns fall@25.000ns period=49.999ns})
  Destination:            leon3_system_1/rst1/async.rstoutl_reg/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - dcm_clk0 rise@0.000ns)
  Data Path Delay:        9.895ns  (logic 0.515ns (5.205%)  route 9.380ns (94.795%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        9.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.080ns
    Source Clock Delay      (SCD):    -1.139ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_clk0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.909     2.252    clk_48mhz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.841 r  mmcm/CLKOUT0
                         net (fo=1, routed)           1.374    -2.467    dcm_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.390 r  buf_sys_clock/O
                         net (fo=1285, routed)        1.251    -1.139    omsp_system_radio_inst/gpio_0/CLK
    SLICE_X42Y138        FDCE                                         r  omsp_system_radio_inst/gpio_0/p2out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y138        FDCE (Prop_fdce_C_Q)         0.347    -0.792 r  omsp_system_radio_inst/gpio_0/p2out_reg[3]/Q
                         net (fo=3, routed)           2.271     1.479    omsp_system_radio_inst/gpio_0/Q[3]
    SLICE_X40Y136        LUT2 (Prop_lut2_I1_O)        0.084     1.563 r  omsp_system_radio_inst/gpio_0/LEON3_LED7_PIN_i_1/O
                         net (fo=3, routed)           2.208     3.771    leon3_system_1/rst1/rst
    SLICE_X63Y94         LUT1 (Prop_lut1_I0_O)        0.084     3.855 f  leon3_system_1/rst1/async.r[4]_i_1__0/O
                         net (fo=6, routed)           4.901     8.756    leon3_system_1/rst1/async.r[4]_i_1__0_n_0
    SLICE_X63Y94         FDCE                                         f  leon3_system_1/rst1/async.rstoutl_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     7.265    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     7.371 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     8.096    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     5.171 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     6.620    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.701 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       1.380     8.080    leon3_system_1/rst1/async.r_reg[4]_0
    SLICE_X63Y94         FDCE                                         r  leon3_system_1/rst1/async.rstoutl_reg/C
                         clock pessimism             -0.066     8.014    
                         clock uncertainty            0.247     8.261    
    SLICE_X63Y94         FDCE (Remov_fdce_C_CLR)     -0.192     8.069    leon3_system_1/rst1/async.rstoutl_reg
  -------------------------------------------------------------------
                         required time                         -8.069    
                         arrival time                           8.756    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.734ns  (arrival time - required time)
  Source:                 omsp_system_radio_inst/gpio_0/p2out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dcm_clk0  {rise@0.000ns fall@25.000ns period=49.999ns})
  Destination:            leon3_system_1/rst0/async.r_reg[2]/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - dcm_clk0 rise@0.000ns)
  Data Path Delay:        9.915ns  (logic 0.515ns (5.194%)  route 9.400ns (94.806%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        9.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.053ns
    Source Clock Delay      (SCD):    -1.139ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_clk0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.909     2.252    clk_48mhz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.841 r  mmcm/CLKOUT0
                         net (fo=1, routed)           1.374    -2.467    dcm_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.390 r  buf_sys_clock/O
                         net (fo=1285, routed)        1.251    -1.139    omsp_system_radio_inst/gpio_0/CLK
    SLICE_X42Y138        FDCE                                         r  omsp_system_radio_inst/gpio_0/p2out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y138        FDCE (Prop_fdce_C_Q)         0.347    -0.792 r  omsp_system_radio_inst/gpio_0/p2out_reg[3]/Q
                         net (fo=3, routed)           2.271     1.479    omsp_system_radio_inst/gpio_0/Q[3]
    SLICE_X40Y136        LUT2 (Prop_lut2_I1_O)        0.084     1.563 r  omsp_system_radio_inst/gpio_0/LEON3_LED7_PIN_i_1/O
                         net (fo=3, routed)           0.979     2.542    leon3_system_1/rst0/rst
    SLICE_X44Y117        LUT1 (Prop_lut1_I0_O)        0.084     2.626 f  leon3_system_1/rst0/async.r[4]_i_1/O
                         net (fo=7, routed)           6.150     8.776    leon3_system_1/rst0/async.r[4]_i_1_n_0
    SLICE_X45Y117        FDCE                                         f  leon3_system_1/rst0/async.r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     7.265    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     7.371 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     8.096    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     5.171 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     6.620    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.701 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       1.352     8.053    leon3_system_1/rst0/async.r_reg[4]_0
    SLICE_X45Y117        FDCE                                         r  leon3_system_1/rst0/async.r_reg[2]/C
                         clock pessimism             -0.066     7.987    
                         clock uncertainty            0.247     8.234    
    SLICE_X45Y117        FDCE (Remov_fdce_C_CLR)     -0.192     8.042    leon3_system_1/rst0/async.r_reg[2]
  -------------------------------------------------------------------
                         required time                         -8.042    
                         arrival time                           8.776    
  -------------------------------------------------------------------
                         slack                                  0.734    

Slack (MET) :             0.738ns  (arrival time - required time)
  Source:                 omsp_system_radio_inst/gpio_0/p2out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dcm_clk0  {rise@0.000ns fall@25.000ns period=49.999ns})
  Destination:            leon3_system_1/rst0/async.r_reg[3]/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - dcm_clk0 rise@0.000ns)
  Data Path Delay:        9.919ns  (logic 0.515ns (5.192%)  route 9.404ns (94.808%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        9.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.053ns
    Source Clock Delay      (SCD):    -1.139ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_clk0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.909     2.252    clk_48mhz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.841 r  mmcm/CLKOUT0
                         net (fo=1, routed)           1.374    -2.467    dcm_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.390 r  buf_sys_clock/O
                         net (fo=1285, routed)        1.251    -1.139    omsp_system_radio_inst/gpio_0/CLK
    SLICE_X42Y138        FDCE                                         r  omsp_system_radio_inst/gpio_0/p2out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y138        FDCE (Prop_fdce_C_Q)         0.347    -0.792 r  omsp_system_radio_inst/gpio_0/p2out_reg[3]/Q
                         net (fo=3, routed)           2.271     1.479    omsp_system_radio_inst/gpio_0/Q[3]
    SLICE_X40Y136        LUT2 (Prop_lut2_I1_O)        0.084     1.563 r  omsp_system_radio_inst/gpio_0/LEON3_LED7_PIN_i_1/O
                         net (fo=3, routed)           0.979     2.542    leon3_system_1/rst0/rst
    SLICE_X44Y117        LUT1 (Prop_lut1_I0_O)        0.084     2.626 f  leon3_system_1/rst0/async.r[4]_i_1/O
                         net (fo=7, routed)           6.154     8.780    leon3_system_1/rst0/async.r[4]_i_1_n_0
    SLICE_X44Y117        FDCE                                         f  leon3_system_1/rst0/async.r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     7.265    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     7.371 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     8.096    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     5.171 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     6.620    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.701 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       1.352     8.053    leon3_system_1/rst0/async.r_reg[4]_0
    SLICE_X44Y117        FDCE                                         r  leon3_system_1/rst0/async.r_reg[3]/C
                         clock pessimism             -0.066     7.987    
                         clock uncertainty            0.247     8.234    
    SLICE_X44Y117        FDCE (Remov_fdce_C_CLR)     -0.192     8.042    leon3_system_1/rst0/async.r_reg[3]
  -------------------------------------------------------------------
                         required time                         -8.042    
                         arrival time                           8.780    
  -------------------------------------------------------------------
                         slack                                  0.738    

Slack (MET) :             0.738ns  (arrival time - required time)
  Source:                 omsp_system_radio_inst/gpio_0/p2out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dcm_clk0  {rise@0.000ns fall@25.000ns period=49.999ns})
  Destination:            leon3_system_1/rst0/async.r_reg[4]/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - dcm_clk0 rise@0.000ns)
  Data Path Delay:        9.919ns  (logic 0.515ns (5.192%)  route 9.404ns (94.808%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        9.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.053ns
    Source Clock Delay      (SCD):    -1.139ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_clk0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.909     2.252    clk_48mhz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.841 r  mmcm/CLKOUT0
                         net (fo=1, routed)           1.374    -2.467    dcm_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.390 r  buf_sys_clock/O
                         net (fo=1285, routed)        1.251    -1.139    omsp_system_radio_inst/gpio_0/CLK
    SLICE_X42Y138        FDCE                                         r  omsp_system_radio_inst/gpio_0/p2out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y138        FDCE (Prop_fdce_C_Q)         0.347    -0.792 r  omsp_system_radio_inst/gpio_0/p2out_reg[3]/Q
                         net (fo=3, routed)           2.271     1.479    omsp_system_radio_inst/gpio_0/Q[3]
    SLICE_X40Y136        LUT2 (Prop_lut2_I1_O)        0.084     1.563 r  omsp_system_radio_inst/gpio_0/LEON3_LED7_PIN_i_1/O
                         net (fo=3, routed)           0.979     2.542    leon3_system_1/rst0/rst
    SLICE_X44Y117        LUT1 (Prop_lut1_I0_O)        0.084     2.626 f  leon3_system_1/rst0/async.r[4]_i_1/O
                         net (fo=7, routed)           6.154     8.780    leon3_system_1/rst0/async.r[4]_i_1_n_0
    SLICE_X44Y117        FDCE                                         f  leon3_system_1/rst0/async.r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     7.265    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     7.371 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     8.096    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     5.171 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     6.620    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.701 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       1.352     8.053    leon3_system_1/rst0/async.r_reg[4]_0
    SLICE_X44Y117        FDCE                                         r  leon3_system_1/rst0/async.r_reg[4]/C
                         clock pessimism             -0.066     7.987    
                         clock uncertainty            0.247     8.234    
    SLICE_X44Y117        FDCE (Remov_fdce_C_CLR)     -0.192     8.042    leon3_system_1/rst0/async.r_reg[4]
  -------------------------------------------------------------------
                         required time                         -8.042    
                         arrival time                           8.780    
  -------------------------------------------------------------------
                         slack                                  0.738    

Slack (MET) :             0.738ns  (arrival time - required time)
  Source:                 omsp_system_radio_inst/gpio_0/p2out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dcm_clk0  {rise@0.000ns fall@25.000ns period=49.999ns})
  Destination:            leon3_system_1/rst0/async.rstoutl_reg/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - dcm_clk0 rise@0.000ns)
  Data Path Delay:        9.919ns  (logic 0.515ns (5.192%)  route 9.404ns (94.808%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        9.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.053ns
    Source Clock Delay      (SCD):    -1.139ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_clk0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.909     2.252    clk_48mhz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.841 r  mmcm/CLKOUT0
                         net (fo=1, routed)           1.374    -2.467    dcm_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.390 r  buf_sys_clock/O
                         net (fo=1285, routed)        1.251    -1.139    omsp_system_radio_inst/gpio_0/CLK
    SLICE_X42Y138        FDCE                                         r  omsp_system_radio_inst/gpio_0/p2out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y138        FDCE (Prop_fdce_C_Q)         0.347    -0.792 r  omsp_system_radio_inst/gpio_0/p2out_reg[3]/Q
                         net (fo=3, routed)           2.271     1.479    omsp_system_radio_inst/gpio_0/Q[3]
    SLICE_X40Y136        LUT2 (Prop_lut2_I1_O)        0.084     1.563 r  omsp_system_radio_inst/gpio_0/LEON3_LED7_PIN_i_1/O
                         net (fo=3, routed)           0.979     2.542    leon3_system_1/rst0/rst
    SLICE_X44Y117        LUT1 (Prop_lut1_I0_O)        0.084     2.626 f  leon3_system_1/rst0/async.r[4]_i_1/O
                         net (fo=7, routed)           6.154     8.780    leon3_system_1/rst0/async.r[4]_i_1_n_0
    SLICE_X44Y117        FDCE                                         f  leon3_system_1/rst0/async.rstoutl_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           1.404     2.814    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_48mhz
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.891 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     4.603    leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/clk_nobuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.684 r  leon3_system_1/mig_gen.gen_mig.clkgenmigin/xc7l.v/bufgclk0/O
                         net (fo=63, routed)          1.414     6.098    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     6.175 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.090     7.265    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.106     7.371 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.725     8.096    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.925     5.171 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.449     6.620    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     6.701 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=10849, routed)       1.352     8.053    leon3_system_1/rst0/async.r_reg[4]_0
    SLICE_X44Y117        FDCE                                         r  leon3_system_1/rst0/async.rstoutl_reg/C
                         clock pessimism             -0.066     7.987    
                         clock uncertainty            0.247     8.234    
    SLICE_X44Y117        FDCE (Remov_fdce_C_CLR)     -0.192     8.042    leon3_system_1/rst0/async.rstoutl_reg
  -------------------------------------------------------------------
                         required time                         -8.042    
                         arrival time                           8.780    
  -------------------------------------------------------------------
                         slack                                  0.738    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dcm_clk0
  To Clock:  dcm_clk0

Setup :            0  Failing Endpoints,  Worst Slack       43.123ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.539ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             43.123ns  (required time - arrival time)
  Source:                 omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dcm_clk0  {rise@0.000ns fall@25.000ns period=49.999ns})
  Destination:            omsp_system_radio_inst/uart_app/txfer_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock dcm_clk0  {rise@0.000ns fall@25.000ns period=49.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            49.999ns  (dcm_clk0 rise@49.999ns - dcm_clk0 rise@0.000ns)
  Data Path Delay:        6.375ns  (logic 0.538ns (8.440%)  route 5.837ns (91.560%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.146ns = ( 48.853 - 49.999 ) 
    Source Clock Delay      (SCD):    -0.705ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_clk0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.965     2.375    clk_48mhz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.583 r  mmcm/CLKOUT0
                         net (fo=1, routed)           1.441    -2.142    dcm_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.061 r  buf_sys_clock/O
                         net (fo=1285, routed)        1.356    -0.705    omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/CLK
    SLICE_X42Y133        FDCE                                         r  omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y133        FDCE (Prop_fdce_C_Q)         0.433    -0.272 r  omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]/Q
                         net (fo=3, routed)           0.566     0.294    omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_1[0]
    SLICE_X42Y133        LUT1 (Prop_lut1_I0_O)        0.105     0.399 f  omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/bcsctl1[5]_i_2/O
                         net (fo=1090, routed)        5.271     5.670    omsp_system_radio_inst/uart_app/AR[0]
    SLICE_X57Y139        FDCE                                         f  omsp_system_radio_inst/uart_app/txfer_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dcm_clk0 rise edge)
                                                     49.999    49.999 r  
    P15                                               0.000    49.999 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    49.999    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    51.343 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.909    52.252    clk_48mhz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    46.158 r  mmcm/CLKOUT0
                         net (fo=1, routed)           1.374    47.532    dcm_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    47.609 r  buf_sys_clock/O
                         net (fo=1285, routed)        1.244    48.853    omsp_system_radio_inst/uart_app/CLK
    SLICE_X57Y139        FDCE                                         r  omsp_system_radio_inst/uart_app/txfer_cnt_reg[5]/C
                         clock pessimism              0.336    49.189    
                         clock uncertainty           -0.066    49.123    
    SLICE_X57Y139        FDCE (Recov_fdce_C_CLR)     -0.331    48.792    omsp_system_radio_inst/uart_app/txfer_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         48.792    
                         arrival time                          -5.670    
  -------------------------------------------------------------------
                         slack                                 43.123    

Slack (MET) :             43.123ns  (required time - arrival time)
  Source:                 omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dcm_clk0  {rise@0.000ns fall@25.000ns period=49.999ns})
  Destination:            omsp_system_radio_inst/uart_app/txfer_cnt_reg[8]/CLR
                            (recovery check against rising-edge clock dcm_clk0  {rise@0.000ns fall@25.000ns period=49.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            49.999ns  (dcm_clk0 rise@49.999ns - dcm_clk0 rise@0.000ns)
  Data Path Delay:        6.375ns  (logic 0.538ns (8.440%)  route 5.837ns (91.560%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.146ns = ( 48.853 - 49.999 ) 
    Source Clock Delay      (SCD):    -0.705ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_clk0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.965     2.375    clk_48mhz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.583 r  mmcm/CLKOUT0
                         net (fo=1, routed)           1.441    -2.142    dcm_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.061 r  buf_sys_clock/O
                         net (fo=1285, routed)        1.356    -0.705    omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/CLK
    SLICE_X42Y133        FDCE                                         r  omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y133        FDCE (Prop_fdce_C_Q)         0.433    -0.272 r  omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]/Q
                         net (fo=3, routed)           0.566     0.294    omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_1[0]
    SLICE_X42Y133        LUT1 (Prop_lut1_I0_O)        0.105     0.399 f  omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/bcsctl1[5]_i_2/O
                         net (fo=1090, routed)        5.271     5.670    omsp_system_radio_inst/uart_app/AR[0]
    SLICE_X57Y139        FDCE                                         f  omsp_system_radio_inst/uart_app/txfer_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dcm_clk0 rise edge)
                                                     49.999    49.999 r  
    P15                                               0.000    49.999 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    49.999    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    51.343 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.909    52.252    clk_48mhz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    46.158 r  mmcm/CLKOUT0
                         net (fo=1, routed)           1.374    47.532    dcm_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    47.609 r  buf_sys_clock/O
                         net (fo=1285, routed)        1.244    48.853    omsp_system_radio_inst/uart_app/CLK
    SLICE_X57Y139        FDCE                                         r  omsp_system_radio_inst/uart_app/txfer_cnt_reg[8]/C
                         clock pessimism              0.336    49.189    
                         clock uncertainty           -0.066    49.123    
    SLICE_X57Y139        FDCE (Recov_fdce_C_CLR)     -0.331    48.792    omsp_system_radio_inst/uart_app/txfer_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         48.792    
                         arrival time                          -5.670    
  -------------------------------------------------------------------
                         slack                                 43.123    

Slack (MET) :             43.161ns  (required time - arrival time)
  Source:                 omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dcm_clk0  {rise@0.000ns fall@25.000ns period=49.999ns})
  Destination:            omsp_system_radio_inst/openMSP430_0/multiplier_0/reslo_reg[4]/CLR
                            (recovery check against rising-edge clock dcm_clk0  {rise@0.000ns fall@25.000ns period=49.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            49.999ns  (dcm_clk0 rise@49.999ns - dcm_clk0 rise@0.000ns)
  Data Path Delay:        6.397ns  (logic 0.538ns (8.410%)  route 5.859ns (91.590%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.144ns = ( 48.855 - 49.999 ) 
    Source Clock Delay      (SCD):    -0.705ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_clk0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.965     2.375    clk_48mhz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.583 r  mmcm/CLKOUT0
                         net (fo=1, routed)           1.441    -2.142    dcm_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.061 r  buf_sys_clock/O
                         net (fo=1285, routed)        1.356    -0.705    omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/CLK
    SLICE_X42Y133        FDCE                                         r  omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y133        FDCE (Prop_fdce_C_Q)         0.433    -0.272 r  omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]/Q
                         net (fo=3, routed)           0.566     0.294    omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_1[0]
    SLICE_X42Y133        LUT1 (Prop_lut1_I0_O)        0.105     0.399 f  omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/bcsctl1[5]_i_2/O
                         net (fo=1090, routed)        5.293     5.693    omsp_system_radio_inst/openMSP430_0/multiplier_0/AR[0]
    SLICE_X32Y122        FDCE                                         f  omsp_system_radio_inst/openMSP430_0/multiplier_0/reslo_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dcm_clk0 rise edge)
                                                     49.999    49.999 r  
    P15                                               0.000    49.999 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    49.999    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    51.343 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.909    52.252    clk_48mhz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    46.158 r  mmcm/CLKOUT0
                         net (fo=1, routed)           1.374    47.532    dcm_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    47.609 r  buf_sys_clock/O
                         net (fo=1285, routed)        1.246    48.855    omsp_system_radio_inst/openMSP430_0/multiplier_0/CLK
    SLICE_X32Y122        FDCE                                         r  omsp_system_radio_inst/openMSP430_0/multiplier_0/reslo_reg[4]/C
                         clock pessimism              0.396    49.251    
                         clock uncertainty           -0.066    49.185    
    SLICE_X32Y122        FDCE (Recov_fdce_C_CLR)     -0.331    48.854    omsp_system_radio_inst/openMSP430_0/multiplier_0/reslo_reg[4]
  -------------------------------------------------------------------
                         required time                         48.854    
                         arrival time                          -5.693    
  -------------------------------------------------------------------
                         slack                                 43.161    

Slack (MET) :             43.161ns  (required time - arrival time)
  Source:                 omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dcm_clk0  {rise@0.000ns fall@25.000ns period=49.999ns})
  Destination:            omsp_system_radio_inst/openMSP430_0/multiplier_0/reslo_reg[5]/CLR
                            (recovery check against rising-edge clock dcm_clk0  {rise@0.000ns fall@25.000ns period=49.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            49.999ns  (dcm_clk0 rise@49.999ns - dcm_clk0 rise@0.000ns)
  Data Path Delay:        6.397ns  (logic 0.538ns (8.410%)  route 5.859ns (91.590%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.144ns = ( 48.855 - 49.999 ) 
    Source Clock Delay      (SCD):    -0.705ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_clk0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.965     2.375    clk_48mhz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.583 r  mmcm/CLKOUT0
                         net (fo=1, routed)           1.441    -2.142    dcm_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.061 r  buf_sys_clock/O
                         net (fo=1285, routed)        1.356    -0.705    omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/CLK
    SLICE_X42Y133        FDCE                                         r  omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y133        FDCE (Prop_fdce_C_Q)         0.433    -0.272 r  omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]/Q
                         net (fo=3, routed)           0.566     0.294    omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_1[0]
    SLICE_X42Y133        LUT1 (Prop_lut1_I0_O)        0.105     0.399 f  omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/bcsctl1[5]_i_2/O
                         net (fo=1090, routed)        5.293     5.693    omsp_system_radio_inst/openMSP430_0/multiplier_0/AR[0]
    SLICE_X32Y122        FDCE                                         f  omsp_system_radio_inst/openMSP430_0/multiplier_0/reslo_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dcm_clk0 rise edge)
                                                     49.999    49.999 r  
    P15                                               0.000    49.999 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    49.999    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    51.343 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.909    52.252    clk_48mhz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    46.158 r  mmcm/CLKOUT0
                         net (fo=1, routed)           1.374    47.532    dcm_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    47.609 r  buf_sys_clock/O
                         net (fo=1285, routed)        1.246    48.855    omsp_system_radio_inst/openMSP430_0/multiplier_0/CLK
    SLICE_X32Y122        FDCE                                         r  omsp_system_radio_inst/openMSP430_0/multiplier_0/reslo_reg[5]/C
                         clock pessimism              0.396    49.251    
                         clock uncertainty           -0.066    49.185    
    SLICE_X32Y122        FDCE (Recov_fdce_C_CLR)     -0.331    48.854    omsp_system_radio_inst/openMSP430_0/multiplier_0/reslo_reg[5]
  -------------------------------------------------------------------
                         required time                         48.854    
                         arrival time                          -5.693    
  -------------------------------------------------------------------
                         slack                                 43.161    

Slack (MET) :             43.165ns  (required time - arrival time)
  Source:                 omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dcm_clk0  {rise@0.000ns fall@25.000ns period=49.999ns})
  Destination:            omsp_system_radio_inst/openMSP430_0/multiplier_0/reslo_reg[7]/CLR
                            (recovery check against rising-edge clock dcm_clk0  {rise@0.000ns fall@25.000ns period=49.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            49.999ns  (dcm_clk0 rise@49.999ns - dcm_clk0 rise@0.000ns)
  Data Path Delay:        6.394ns  (logic 0.538ns (8.415%)  route 5.856ns (91.585%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.144ns = ( 48.855 - 49.999 ) 
    Source Clock Delay      (SCD):    -0.705ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_clk0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.965     2.375    clk_48mhz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.583 r  mmcm/CLKOUT0
                         net (fo=1, routed)           1.441    -2.142    dcm_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.061 r  buf_sys_clock/O
                         net (fo=1285, routed)        1.356    -0.705    omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/CLK
    SLICE_X42Y133        FDCE                                         r  omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y133        FDCE (Prop_fdce_C_Q)         0.433    -0.272 r  omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]/Q
                         net (fo=3, routed)           0.566     0.294    omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_1[0]
    SLICE_X42Y133        LUT1 (Prop_lut1_I0_O)        0.105     0.399 f  omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/bcsctl1[5]_i_2/O
                         net (fo=1090, routed)        5.290     5.689    omsp_system_radio_inst/openMSP430_0/multiplier_0/AR[0]
    SLICE_X33Y122        FDCE                                         f  omsp_system_radio_inst/openMSP430_0/multiplier_0/reslo_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dcm_clk0 rise edge)
                                                     49.999    49.999 r  
    P15                                               0.000    49.999 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    49.999    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    51.343 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.909    52.252    clk_48mhz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    46.158 r  mmcm/CLKOUT0
                         net (fo=1, routed)           1.374    47.532    dcm_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    47.609 r  buf_sys_clock/O
                         net (fo=1285, routed)        1.246    48.855    omsp_system_radio_inst/openMSP430_0/multiplier_0/CLK
    SLICE_X33Y122        FDCE                                         r  omsp_system_radio_inst/openMSP430_0/multiplier_0/reslo_reg[7]/C
                         clock pessimism              0.396    49.251    
                         clock uncertainty           -0.066    49.185    
    SLICE_X33Y122        FDCE (Recov_fdce_C_CLR)     -0.331    48.854    omsp_system_radio_inst/openMSP430_0/multiplier_0/reslo_reg[7]
  -------------------------------------------------------------------
                         required time                         48.854    
                         arrival time                          -5.689    
  -------------------------------------------------------------------
                         slack                                 43.165    

Slack (MET) :             43.230ns  (required time - arrival time)
  Source:                 omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dcm_clk0  {rise@0.000ns fall@25.000ns period=49.999ns})
  Destination:            omsp_system_radio_inst/uart_app/txfer_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock dcm_clk0  {rise@0.000ns fall@25.000ns period=49.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            49.999ns  (dcm_clk0 rise@49.999ns - dcm_clk0 rise@0.000ns)
  Data Path Delay:        6.266ns  (logic 0.538ns (8.586%)  route 5.728ns (91.414%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.147ns = ( 48.852 - 49.999 ) 
    Source Clock Delay      (SCD):    -0.705ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_clk0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.965     2.375    clk_48mhz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.583 r  mmcm/CLKOUT0
                         net (fo=1, routed)           1.441    -2.142    dcm_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.061 r  buf_sys_clock/O
                         net (fo=1285, routed)        1.356    -0.705    omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/CLK
    SLICE_X42Y133        FDCE                                         r  omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y133        FDCE (Prop_fdce_C_Q)         0.433    -0.272 r  omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]/Q
                         net (fo=3, routed)           0.566     0.294    omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_1[0]
    SLICE_X42Y133        LUT1 (Prop_lut1_I0_O)        0.105     0.399 f  omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/bcsctl1[5]_i_2/O
                         net (fo=1090, routed)        5.162     5.561    omsp_system_radio_inst/uart_app/AR[0]
    SLICE_X57Y138        FDCE                                         f  omsp_system_radio_inst/uart_app/txfer_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dcm_clk0 rise edge)
                                                     49.999    49.999 r  
    P15                                               0.000    49.999 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    49.999    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    51.343 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.909    52.252    clk_48mhz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    46.158 r  mmcm/CLKOUT0
                         net (fo=1, routed)           1.374    47.532    dcm_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    47.609 r  buf_sys_clock/O
                         net (fo=1285, routed)        1.243    48.852    omsp_system_radio_inst/uart_app/CLK
    SLICE_X57Y138        FDCE                                         r  omsp_system_radio_inst/uart_app/txfer_cnt_reg[1]/C
                         clock pessimism              0.336    49.188    
                         clock uncertainty           -0.066    49.122    
    SLICE_X57Y138        FDCE (Recov_fdce_C_CLR)     -0.331    48.791    omsp_system_radio_inst/uart_app/txfer_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         48.791    
                         arrival time                          -5.561    
  -------------------------------------------------------------------
                         slack                                 43.230    

Slack (MET) :             43.230ns  (required time - arrival time)
  Source:                 omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dcm_clk0  {rise@0.000ns fall@25.000ns period=49.999ns})
  Destination:            omsp_system_radio_inst/uart_app/txfer_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock dcm_clk0  {rise@0.000ns fall@25.000ns period=49.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            49.999ns  (dcm_clk0 rise@49.999ns - dcm_clk0 rise@0.000ns)
  Data Path Delay:        6.266ns  (logic 0.538ns (8.586%)  route 5.728ns (91.414%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.147ns = ( 48.852 - 49.999 ) 
    Source Clock Delay      (SCD):    -0.705ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_clk0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.965     2.375    clk_48mhz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.583 r  mmcm/CLKOUT0
                         net (fo=1, routed)           1.441    -2.142    dcm_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.061 r  buf_sys_clock/O
                         net (fo=1285, routed)        1.356    -0.705    omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/CLK
    SLICE_X42Y133        FDCE                                         r  omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y133        FDCE (Prop_fdce_C_Q)         0.433    -0.272 r  omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]/Q
                         net (fo=3, routed)           0.566     0.294    omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_1[0]
    SLICE_X42Y133        LUT1 (Prop_lut1_I0_O)        0.105     0.399 f  omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/bcsctl1[5]_i_2/O
                         net (fo=1090, routed)        5.162     5.561    omsp_system_radio_inst/uart_app/AR[0]
    SLICE_X57Y138        FDCE                                         f  omsp_system_radio_inst/uart_app/txfer_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dcm_clk0 rise edge)
                                                     49.999    49.999 r  
    P15                                               0.000    49.999 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    49.999    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    51.343 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.909    52.252    clk_48mhz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    46.158 r  mmcm/CLKOUT0
                         net (fo=1, routed)           1.374    47.532    dcm_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    47.609 r  buf_sys_clock/O
                         net (fo=1285, routed)        1.243    48.852    omsp_system_radio_inst/uart_app/CLK
    SLICE_X57Y138        FDCE                                         r  omsp_system_radio_inst/uart_app/txfer_cnt_reg[2]/C
                         clock pessimism              0.336    49.188    
                         clock uncertainty           -0.066    49.122    
    SLICE_X57Y138        FDCE (Recov_fdce_C_CLR)     -0.331    48.791    omsp_system_radio_inst/uart_app/txfer_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         48.791    
                         arrival time                          -5.561    
  -------------------------------------------------------------------
                         slack                                 43.230    

Slack (MET) :             43.230ns  (required time - arrival time)
  Source:                 omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dcm_clk0  {rise@0.000ns fall@25.000ns period=49.999ns})
  Destination:            omsp_system_radio_inst/uart_app/txfer_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock dcm_clk0  {rise@0.000ns fall@25.000ns period=49.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            49.999ns  (dcm_clk0 rise@49.999ns - dcm_clk0 rise@0.000ns)
  Data Path Delay:        6.266ns  (logic 0.538ns (8.586%)  route 5.728ns (91.414%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.147ns = ( 48.852 - 49.999 ) 
    Source Clock Delay      (SCD):    -0.705ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_clk0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.965     2.375    clk_48mhz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.583 r  mmcm/CLKOUT0
                         net (fo=1, routed)           1.441    -2.142    dcm_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.061 r  buf_sys_clock/O
                         net (fo=1285, routed)        1.356    -0.705    omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/CLK
    SLICE_X42Y133        FDCE                                         r  omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y133        FDCE (Prop_fdce_C_Q)         0.433    -0.272 r  omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]/Q
                         net (fo=3, routed)           0.566     0.294    omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_1[0]
    SLICE_X42Y133        LUT1 (Prop_lut1_I0_O)        0.105     0.399 f  omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/bcsctl1[5]_i_2/O
                         net (fo=1090, routed)        5.162     5.561    omsp_system_radio_inst/uart_app/AR[0]
    SLICE_X57Y138        FDCE                                         f  omsp_system_radio_inst/uart_app/txfer_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dcm_clk0 rise edge)
                                                     49.999    49.999 r  
    P15                                               0.000    49.999 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    49.999    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    51.343 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.909    52.252    clk_48mhz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    46.158 r  mmcm/CLKOUT0
                         net (fo=1, routed)           1.374    47.532    dcm_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    47.609 r  buf_sys_clock/O
                         net (fo=1285, routed)        1.243    48.852    omsp_system_radio_inst/uart_app/CLK
    SLICE_X57Y138        FDCE                                         r  omsp_system_radio_inst/uart_app/txfer_cnt_reg[3]/C
                         clock pessimism              0.336    49.188    
                         clock uncertainty           -0.066    49.122    
    SLICE_X57Y138        FDCE (Recov_fdce_C_CLR)     -0.331    48.791    omsp_system_radio_inst/uart_app/txfer_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         48.791    
                         arrival time                          -5.561    
  -------------------------------------------------------------------
                         slack                                 43.230    

Slack (MET) :             43.230ns  (required time - arrival time)
  Source:                 omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dcm_clk0  {rise@0.000ns fall@25.000ns period=49.999ns})
  Destination:            omsp_system_radio_inst/uart_app/txfer_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock dcm_clk0  {rise@0.000ns fall@25.000ns period=49.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            49.999ns  (dcm_clk0 rise@49.999ns - dcm_clk0 rise@0.000ns)
  Data Path Delay:        6.266ns  (logic 0.538ns (8.586%)  route 5.728ns (91.414%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.147ns = ( 48.852 - 49.999 ) 
    Source Clock Delay      (SCD):    -0.705ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_clk0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.965     2.375    clk_48mhz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.583 r  mmcm/CLKOUT0
                         net (fo=1, routed)           1.441    -2.142    dcm_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.061 r  buf_sys_clock/O
                         net (fo=1285, routed)        1.356    -0.705    omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/CLK
    SLICE_X42Y133        FDCE                                         r  omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y133        FDCE (Prop_fdce_C_Q)         0.433    -0.272 r  omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]/Q
                         net (fo=3, routed)           0.566     0.294    omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_1[0]
    SLICE_X42Y133        LUT1 (Prop_lut1_I0_O)        0.105     0.399 f  omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/bcsctl1[5]_i_2/O
                         net (fo=1090, routed)        5.162     5.561    omsp_system_radio_inst/uart_app/AR[0]
    SLICE_X57Y138        FDCE                                         f  omsp_system_radio_inst/uart_app/txfer_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dcm_clk0 rise edge)
                                                     49.999    49.999 r  
    P15                                               0.000    49.999 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    49.999    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    51.343 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.909    52.252    clk_48mhz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    46.158 r  mmcm/CLKOUT0
                         net (fo=1, routed)           1.374    47.532    dcm_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    47.609 r  buf_sys_clock/O
                         net (fo=1285, routed)        1.243    48.852    omsp_system_radio_inst/uart_app/CLK
    SLICE_X57Y138        FDCE                                         r  omsp_system_radio_inst/uart_app/txfer_cnt_reg[4]/C
                         clock pessimism              0.336    49.188    
                         clock uncertainty           -0.066    49.122    
    SLICE_X57Y138        FDCE (Recov_fdce_C_CLR)     -0.331    48.791    omsp_system_radio_inst/uart_app/txfer_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         48.791    
                         arrival time                          -5.561    
  -------------------------------------------------------------------
                         slack                                 43.230    

Slack (MET) :             43.425ns  (required time - arrival time)
  Source:                 omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dcm_clk0  {rise@0.000ns fall@25.000ns period=49.999ns})
  Destination:            omsp_system_radio_inst/openMSP430_0/multiplier_0/op2_reg[3]/CLR
                            (recovery check against rising-edge clock dcm_clk0  {rise@0.000ns fall@25.000ns period=49.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            49.999ns  (dcm_clk0 rise@49.999ns - dcm_clk0 rise@0.000ns)
  Data Path Delay:        6.133ns  (logic 0.538ns (8.773%)  route 5.595ns (91.227%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.145ns = ( 48.854 - 49.999 ) 
    Source Clock Delay      (SCD):    -0.705ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_clk0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.410     1.410 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.965     2.375    clk_48mhz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.583 r  mmcm/CLKOUT0
                         net (fo=1, routed)           1.441    -2.142    dcm_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.061 r  buf_sys_clock/O
                         net (fo=1285, routed)        1.356    -0.705    omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/CLK
    SLICE_X42Y133        FDCE                                         r  omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y133        FDCE (Prop_fdce_C_Q)         0.433    -0.272 r  omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]/Q
                         net (fo=3, routed)           0.566     0.294    omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_1[0]
    SLICE_X42Y133        LUT1 (Prop_lut1_I0_O)        0.105     0.399 f  omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/bcsctl1[5]_i_2/O
                         net (fo=1090, routed)        5.029     5.428    omsp_system_radio_inst/openMSP430_0/multiplier_0/AR[0]
    SLICE_X35Y122        FDCE                                         f  omsp_system_radio_inst/openMSP430_0/multiplier_0/op2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dcm_clk0 rise edge)
                                                     49.999    49.999 r  
    P15                                               0.000    49.999 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000    49.999    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         1.344    51.343 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.909    52.252    clk_48mhz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    46.158 r  mmcm/CLKOUT0
                         net (fo=1, routed)           1.374    47.532    dcm_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    47.609 r  buf_sys_clock/O
                         net (fo=1285, routed)        1.245    48.854    omsp_system_radio_inst/openMSP430_0/multiplier_0/CLK
    SLICE_X35Y122        FDCE                                         r  omsp_system_radio_inst/openMSP430_0/multiplier_0/op2_reg[3]/C
                         clock pessimism              0.396    49.250    
                         clock uncertainty           -0.066    49.184    
    SLICE_X35Y122        FDCE (Recov_fdce_C_CLR)     -0.331    48.853    omsp_system_radio_inst/openMSP430_0/multiplier_0/op2_reg[3]
  -------------------------------------------------------------------
                         required time                         48.853    
                         arrival time                          -5.428    
  -------------------------------------------------------------------
                         slack                                 43.425    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_reset_por/data_sync_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dcm_clk0  {rise@0.000ns fall@25.000ns period=49.999ns})
  Destination:            omsp_system_radio_inst/openMSP430_0/watchdog_0/wdt_reset_reg/CLR
                            (removal check against rising-edge clock dcm_clk0  {rise@0.000ns fall@25.000ns period=49.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dcm_clk0 rise@0.000ns - dcm_clk0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.141ns (29.081%)  route 0.344ns (70.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_clk0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.400     0.647    clk_48mhz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.729 r  mmcm/CLKOUT0
                         net (fo=1, routed)           0.495    -1.234    dcm_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.208 r  buf_sys_clock/O
                         net (fo=1285, routed)        0.556    -0.652    omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_reset_por/CLK
    SLICE_X39Y119        FDPE                                         r  omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_reset_por/data_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y119        FDPE (Prop_fdpe_C_Q)         0.141    -0.511 f  omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_reset_por/data_sync_reg[1]/Q
                         net (fo=3, routed)           0.344    -0.167    omsp_system_radio_inst/openMSP430_0/watchdog_0/Q[0]
    SLICE_X39Y132        FDCE                                         f  omsp_system_radio_inst/openMSP430_0/watchdog_0/wdt_reset_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dcm_clk0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.438     0.873    clk_48mhz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.289 r  mmcm/CLKOUT0
                         net (fo=1, routed)           0.540    -1.749    dcm_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.720 r  buf_sys_clock/O
                         net (fo=1285, routed)        0.827    -0.893    omsp_system_radio_inst/openMSP430_0/watchdog_0/CLK
    SLICE_X39Y132        FDCE                                         r  omsp_system_radio_inst/openMSP430_0/watchdog_0/wdt_reset_reg/C
                         clock pessimism              0.278    -0.614    
    SLICE_X39Y132        FDCE (Remov_fdce_C_CLR)     -0.092    -0.706    omsp_system_radio_inst/openMSP430_0/watchdog_0/wdt_reset_reg
  -------------------------------------------------------------------
                         required time                          0.706    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_reset_por/data_sync_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dcm_clk0  {rise@0.000ns fall@25.000ns period=49.999ns})
  Destination:            omsp_system_radio_inst/openMSP430_0/watchdog_0/wdtifg_reg/CLR
                            (removal check against rising-edge clock dcm_clk0  {rise@0.000ns fall@25.000ns period=49.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dcm_clk0 rise@0.000ns - dcm_clk0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.141ns (29.081%)  route 0.344ns (70.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_clk0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.400     0.647    clk_48mhz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.729 r  mmcm/CLKOUT0
                         net (fo=1, routed)           0.495    -1.234    dcm_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.208 r  buf_sys_clock/O
                         net (fo=1285, routed)        0.556    -0.652    omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_reset_por/CLK
    SLICE_X39Y119        FDPE                                         r  omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_reset_por/data_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y119        FDPE (Prop_fdpe_C_Q)         0.141    -0.511 f  omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_reset_por/data_sync_reg[1]/Q
                         net (fo=3, routed)           0.344    -0.167    omsp_system_radio_inst/openMSP430_0/watchdog_0/Q[0]
    SLICE_X39Y132        FDCE                                         f  omsp_system_radio_inst/openMSP430_0/watchdog_0/wdtifg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dcm_clk0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.438     0.873    clk_48mhz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.289 r  mmcm/CLKOUT0
                         net (fo=1, routed)           0.540    -1.749    dcm_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.720 r  buf_sys_clock/O
                         net (fo=1285, routed)        0.827    -0.893    omsp_system_radio_inst/openMSP430_0/watchdog_0/CLK
    SLICE_X39Y132        FDCE                                         r  omsp_system_radio_inst/openMSP430_0/watchdog_0/wdtifg_reg/C
                         clock pessimism              0.278    -0.614    
    SLICE_X39Y132        FDCE (Remov_fdce_C_CLR)     -0.092    -0.706    omsp_system_radio_inst/openMSP430_0/watchdog_0/wdtifg_reg
  -------------------------------------------------------------------
                         required time                          0.706    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.623ns  (arrival time - required time)
  Source:                 omsp_system_radio_inst/openMSP430_0/watchdog_0/wdt_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by dcm_clk0  {rise@0.000ns fall@25.000ns period=49.999ns})
  Destination:            omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[0]/CLR
                            (removal check against rising-edge clock dcm_clk0  {rise@0.000ns fall@25.000ns period=49.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dcm_clk0 rise@0.000ns - dcm_clk0 rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.186ns (31.452%)  route 0.405ns (68.548%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_clk0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.400     0.647    clk_48mhz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.729 r  mmcm/CLKOUT0
                         net (fo=1, routed)           0.495    -1.234    dcm_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.208 r  buf_sys_clock/O
                         net (fo=1285, routed)        0.558    -0.650    omsp_system_radio_inst/openMSP430_0/watchdog_0/CLK
    SLICE_X39Y132        FDCE                                         r  omsp_system_radio_inst/openMSP430_0/watchdog_0/wdt_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y132        FDCE (Prop_fdce_C_Q)         0.141    -0.509 f  omsp_system_radio_inst/openMSP430_0/watchdog_0/wdt_reset_reg/Q
                         net (fo=1, routed)           0.190    -0.320    omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_reset_por/wdt_reset
    SLICE_X39Y132        LUT2 (Prop_lut2_I1_O)        0.045    -0.275 f  omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_reset_por/data_sync[1]_i_1/O
                         net (fo=2, routed)           0.216    -0.059    omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/AR[0]
    SLICE_X42Y133        FDCE                                         f  omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dcm_clk0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.438     0.873    clk_48mhz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.289 r  mmcm/CLKOUT0
                         net (fo=1, routed)           0.540    -1.749    dcm_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.720 r  buf_sys_clock/O
                         net (fo=1285, routed)        0.826    -0.894    omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/CLK
    SLICE_X42Y133        FDCE                                         r  omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[0]/C
                         clock pessimism              0.278    -0.615    
    SLICE_X42Y133        FDCE (Remov_fdce_C_CLR)     -0.067    -0.682    omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[0]
  -------------------------------------------------------------------
                         required time                          0.682    
                         arrival time                          -0.059    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.623ns  (arrival time - required time)
  Source:                 omsp_system_radio_inst/openMSP430_0/watchdog_0/wdt_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by dcm_clk0  {rise@0.000ns fall@25.000ns period=49.999ns})
  Destination:            omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]/CLR
                            (removal check against rising-edge clock dcm_clk0  {rise@0.000ns fall@25.000ns period=49.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dcm_clk0 rise@0.000ns - dcm_clk0 rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.186ns (31.452%)  route 0.405ns (68.548%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_clk0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.400     0.647    clk_48mhz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.729 r  mmcm/CLKOUT0
                         net (fo=1, routed)           0.495    -1.234    dcm_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.208 r  buf_sys_clock/O
                         net (fo=1285, routed)        0.558    -0.650    omsp_system_radio_inst/openMSP430_0/watchdog_0/CLK
    SLICE_X39Y132        FDCE                                         r  omsp_system_radio_inst/openMSP430_0/watchdog_0/wdt_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y132        FDCE (Prop_fdce_C_Q)         0.141    -0.509 f  omsp_system_radio_inst/openMSP430_0/watchdog_0/wdt_reset_reg/Q
                         net (fo=1, routed)           0.190    -0.320    omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_reset_por/wdt_reset
    SLICE_X39Y132        LUT2 (Prop_lut2_I1_O)        0.045    -0.275 f  omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_reset_por/data_sync[1]_i_1/O
                         net (fo=2, routed)           0.216    -0.059    omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/AR[0]
    SLICE_X42Y133        FDCE                                         f  omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dcm_clk0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.438     0.873    clk_48mhz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.289 r  mmcm/CLKOUT0
                         net (fo=1, routed)           0.540    -1.749    dcm_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.720 r  buf_sys_clock/O
                         net (fo=1285, routed)        0.826    -0.894    omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/CLK
    SLICE_X42Y133        FDCE                                         r  omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]/C
                         clock pessimism              0.278    -0.615    
    SLICE_X42Y133        FDCE (Remov_fdce_C_CLR)     -0.067    -0.682    omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]
  -------------------------------------------------------------------
                         required time                          0.682    
                         arrival time                          -0.059    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.675ns  (arrival time - required time)
  Source:                 omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dcm_clk0  {rise@0.000ns fall@25.000ns period=49.999ns})
  Destination:            omsp_system_radio_inst/uspi_conflash/transfer_bit_reg[0]/CLR
                            (removal check against rising-edge clock dcm_clk0  {rise@0.000ns fall@25.000ns period=49.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dcm_clk0 rise@0.000ns - dcm_clk0 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.209ns (33.680%)  route 0.412ns (66.320%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_clk0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.400     0.647    clk_48mhz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.729 r  mmcm/CLKOUT0
                         net (fo=1, routed)           0.495    -1.234    dcm_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.208 r  buf_sys_clock/O
                         net (fo=1285, routed)        0.559    -0.649    omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/CLK
    SLICE_X42Y133        FDCE                                         r  omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y133        FDCE (Prop_fdce_C_Q)         0.164    -0.485 r  omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]/Q
                         net (fo=3, routed)           0.246    -0.239    omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_1[0]
    SLICE_X42Y133        LUT1 (Prop_lut1_I0_O)        0.045    -0.194 f  omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/bcsctl1[5]_i_2/O
                         net (fo=1090, routed)        0.166    -0.029    omsp_system_radio_inst/uspi_conflash/puc_rst
    SLICE_X42Y132        FDCE                                         f  omsp_system_radio_inst/uspi_conflash/transfer_bit_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dcm_clk0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.438     0.873    clk_48mhz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.289 r  mmcm/CLKOUT0
                         net (fo=1, routed)           0.540    -1.749    dcm_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.720 r  buf_sys_clock/O
                         net (fo=1285, routed)        0.825    -0.895    omsp_system_radio_inst/uspi_conflash/CLK
    SLICE_X42Y132        FDCE                                         r  omsp_system_radio_inst/uspi_conflash/transfer_bit_reg[0]/C
                         clock pessimism              0.258    -0.636    
    SLICE_X42Y132        FDCE (Remov_fdce_C_CLR)     -0.067    -0.703    omsp_system_radio_inst/uspi_conflash/transfer_bit_reg[0]
  -------------------------------------------------------------------
                         required time                          0.703    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.675    

Slack (MET) :             0.675ns  (arrival time - required time)
  Source:                 omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dcm_clk0  {rise@0.000ns fall@25.000ns period=49.999ns})
  Destination:            omsp_system_radio_inst/uspi_conflash/transfer_bit_reg[2]/CLR
                            (removal check against rising-edge clock dcm_clk0  {rise@0.000ns fall@25.000ns period=49.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dcm_clk0 rise@0.000ns - dcm_clk0 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.209ns (33.680%)  route 0.412ns (66.320%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_clk0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.400     0.647    clk_48mhz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.729 r  mmcm/CLKOUT0
                         net (fo=1, routed)           0.495    -1.234    dcm_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.208 r  buf_sys_clock/O
                         net (fo=1285, routed)        0.559    -0.649    omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/CLK
    SLICE_X42Y133        FDCE                                         r  omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y133        FDCE (Prop_fdce_C_Q)         0.164    -0.485 r  omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]/Q
                         net (fo=3, routed)           0.246    -0.239    omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_1[0]
    SLICE_X42Y133        LUT1 (Prop_lut1_I0_O)        0.045    -0.194 f  omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/bcsctl1[5]_i_2/O
                         net (fo=1090, routed)        0.166    -0.029    omsp_system_radio_inst/uspi_conflash/puc_rst
    SLICE_X42Y132        FDCE                                         f  omsp_system_radio_inst/uspi_conflash/transfer_bit_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dcm_clk0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.438     0.873    clk_48mhz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.289 r  mmcm/CLKOUT0
                         net (fo=1, routed)           0.540    -1.749    dcm_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.720 r  buf_sys_clock/O
                         net (fo=1285, routed)        0.825    -0.895    omsp_system_radio_inst/uspi_conflash/CLK
    SLICE_X42Y132        FDCE                                         r  omsp_system_radio_inst/uspi_conflash/transfer_bit_reg[2]/C
                         clock pessimism              0.258    -0.636    
    SLICE_X42Y132        FDCE (Remov_fdce_C_CLR)     -0.067    -0.703    omsp_system_radio_inst/uspi_conflash/transfer_bit_reg[2]
  -------------------------------------------------------------------
                         required time                          0.703    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.675    

Slack (MET) :             0.675ns  (arrival time - required time)
  Source:                 omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dcm_clk0  {rise@0.000ns fall@25.000ns period=49.999ns})
  Destination:            omsp_system_radio_inst/uspi_conflash/transfer_bit_reg[3]/CLR
                            (removal check against rising-edge clock dcm_clk0  {rise@0.000ns fall@25.000ns period=49.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dcm_clk0 rise@0.000ns - dcm_clk0 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.209ns (33.680%)  route 0.412ns (66.320%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_clk0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.400     0.647    clk_48mhz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.729 r  mmcm/CLKOUT0
                         net (fo=1, routed)           0.495    -1.234    dcm_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.208 r  buf_sys_clock/O
                         net (fo=1285, routed)        0.559    -0.649    omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/CLK
    SLICE_X42Y133        FDCE                                         r  omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y133        FDCE (Prop_fdce_C_Q)         0.164    -0.485 r  omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]/Q
                         net (fo=3, routed)           0.246    -0.239    omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_1[0]
    SLICE_X42Y133        LUT1 (Prop_lut1_I0_O)        0.045    -0.194 f  omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/bcsctl1[5]_i_2/O
                         net (fo=1090, routed)        0.166    -0.029    omsp_system_radio_inst/uspi_conflash/puc_rst
    SLICE_X42Y132        FDCE                                         f  omsp_system_radio_inst/uspi_conflash/transfer_bit_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dcm_clk0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.438     0.873    clk_48mhz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.289 r  mmcm/CLKOUT0
                         net (fo=1, routed)           0.540    -1.749    dcm_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.720 r  buf_sys_clock/O
                         net (fo=1285, routed)        0.825    -0.895    omsp_system_radio_inst/uspi_conflash/CLK
    SLICE_X42Y132        FDCE                                         r  omsp_system_radio_inst/uspi_conflash/transfer_bit_reg[3]/C
                         clock pessimism              0.258    -0.636    
    SLICE_X42Y132        FDCE (Remov_fdce_C_CLR)     -0.067    -0.703    omsp_system_radio_inst/uspi_conflash/transfer_bit_reg[3]
  -------------------------------------------------------------------
                         required time                          0.703    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.675    

Slack (MET) :             0.688ns  (arrival time - required time)
  Source:                 omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dcm_clk0  {rise@0.000ns fall@25.000ns period=49.999ns})
  Destination:            omsp_system_radio_inst/uspi_conflash/clock_cnt_reg[2]/CLR
                            (removal check against rising-edge clock dcm_clk0  {rise@0.000ns fall@25.000ns period=49.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dcm_clk0 rise@0.000ns - dcm_clk0 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.209ns (34.288%)  route 0.401ns (65.712%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_clk0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.400     0.647    clk_48mhz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.729 r  mmcm/CLKOUT0
                         net (fo=1, routed)           0.495    -1.234    dcm_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.208 r  buf_sys_clock/O
                         net (fo=1285, routed)        0.559    -0.649    omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/CLK
    SLICE_X42Y133        FDCE                                         r  omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y133        FDCE (Prop_fdce_C_Q)         0.164    -0.485 r  omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]/Q
                         net (fo=3, routed)           0.246    -0.239    omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_1[0]
    SLICE_X42Y133        LUT1 (Prop_lut1_I0_O)        0.045    -0.194 f  omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/bcsctl1[5]_i_2/O
                         net (fo=1090, routed)        0.155    -0.040    omsp_system_radio_inst/uspi_conflash/puc_rst
    SLICE_X45Y133        FDCE                                         f  omsp_system_radio_inst/uspi_conflash/clock_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dcm_clk0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.438     0.873    clk_48mhz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.289 r  mmcm/CLKOUT0
                         net (fo=1, routed)           0.540    -1.749    dcm_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.720 r  buf_sys_clock/O
                         net (fo=1285, routed)        0.826    -0.894    omsp_system_radio_inst/uspi_conflash/CLK
    SLICE_X45Y133        FDCE                                         r  omsp_system_radio_inst/uspi_conflash/clock_cnt_reg[2]/C
                         clock pessimism              0.258    -0.635    
    SLICE_X45Y133        FDCE (Remov_fdce_C_CLR)     -0.092    -0.727    omsp_system_radio_inst/uspi_conflash/clock_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.727    
                         arrival time                          -0.040    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.688ns  (arrival time - required time)
  Source:                 omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dcm_clk0  {rise@0.000ns fall@25.000ns period=49.999ns})
  Destination:            omsp_system_radio_inst/uspi_conflash/clock_cnt_reg[4]/CLR
                            (removal check against rising-edge clock dcm_clk0  {rise@0.000ns fall@25.000ns period=49.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dcm_clk0 rise@0.000ns - dcm_clk0 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.209ns (34.288%)  route 0.401ns (65.712%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_clk0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.400     0.647    clk_48mhz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.729 r  mmcm/CLKOUT0
                         net (fo=1, routed)           0.495    -1.234    dcm_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.208 r  buf_sys_clock/O
                         net (fo=1285, routed)        0.559    -0.649    omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/CLK
    SLICE_X42Y133        FDCE                                         r  omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y133        FDCE (Prop_fdce_C_Q)         0.164    -0.485 r  omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]/Q
                         net (fo=3, routed)           0.246    -0.239    omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_1[0]
    SLICE_X42Y133        LUT1 (Prop_lut1_I0_O)        0.045    -0.194 f  omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/bcsctl1[5]_i_2/O
                         net (fo=1090, routed)        0.155    -0.040    omsp_system_radio_inst/uspi_conflash/puc_rst
    SLICE_X45Y133        FDCE                                         f  omsp_system_radio_inst/uspi_conflash/clock_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dcm_clk0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.438     0.873    clk_48mhz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.289 r  mmcm/CLKOUT0
                         net (fo=1, routed)           0.540    -1.749    dcm_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.720 r  buf_sys_clock/O
                         net (fo=1285, routed)        0.826    -0.894    omsp_system_radio_inst/uspi_conflash/CLK
    SLICE_X45Y133        FDCE                                         r  omsp_system_radio_inst/uspi_conflash/clock_cnt_reg[4]/C
                         clock pessimism              0.258    -0.635    
    SLICE_X45Y133        FDCE (Remov_fdce_C_CLR)     -0.092    -0.727    omsp_system_radio_inst/uspi_conflash/clock_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.727    
                         arrival time                          -0.040    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.688ns  (arrival time - required time)
  Source:                 omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dcm_clk0  {rise@0.000ns fall@25.000ns period=49.999ns})
  Destination:            omsp_system_radio_inst/uspi_conflash/clock_cnt_reg[5]/CLR
                            (removal check against rising-edge clock dcm_clk0  {rise@0.000ns fall@25.000ns period=49.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dcm_clk0 rise@0.000ns - dcm_clk0 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.209ns (34.288%)  route 0.401ns (65.712%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_clk0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.400     0.647    clk_48mhz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.729 r  mmcm/CLKOUT0
                         net (fo=1, routed)           0.495    -1.234    dcm_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.208 r  buf_sys_clock/O
                         net (fo=1285, routed)        0.559    -0.649    omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/CLK
    SLICE_X42Y133        FDCE                                         r  omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y133        FDCE (Prop_fdce_C_Q)         0.164    -0.485 r  omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]/Q
                         net (fo=3, routed)           0.246    -0.239    omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/data_sync_reg[1]_1[0]
    SLICE_X42Y133        LUT1 (Prop_lut1_I0_O)        0.045    -0.194 f  omsp_system_radio_inst/openMSP430_0/clock_module_0/sync_cell_puc/bcsctl1[5]_i_2/O
                         net (fo=1090, routed)        0.155    -0.040    omsp_system_radio_inst/uspi_conflash/puc_rst
    SLICE_X45Y133        FDCE                                         f  omsp_system_radio_inst/uspi_conflash/clock_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dcm_clk0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLOCK
    P15                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ibuf_clk_main/O
                         net (fo=2, routed)           0.438     0.873    clk_48mhz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.289 r  mmcm/CLKOUT0
                         net (fo=1, routed)           0.540    -1.749    dcm_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.720 r  buf_sys_clock/O
                         net (fo=1285, routed)        0.826    -0.894    omsp_system_radio_inst/uspi_conflash/CLK
    SLICE_X45Y133        FDCE                                         r  omsp_system_radio_inst/uspi_conflash/clock_cnt_reg[5]/C
                         clock pessimism              0.258    -0.635    
    SLICE_X45Y133        FDCE (Remov_fdce_C_CLR)     -0.092    -0.727    omsp_system_radio_inst/uspi_conflash/clock_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.727    
                         arrival time                          -0.040    
  -------------------------------------------------------------------
                         slack                                  0.688    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk_pll_i
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        1.795ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.795ns  (required time - arrival time)
  Source:                 leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/RESET
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        3.205ns  (logic 0.379ns (11.827%)  route 2.826ns (88.173%))
  Logic Levels:           0  
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y134                                     0.000     0.000 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
    SLICE_X53Y134        FDPE (Prop_fdpe_C_Q)         0.379     0.379 r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=31, routed)          2.826     3.205    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/in0
    PHY_CONTROL_X1Y2     PHY_CONTROL                                  r  leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/RESET
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    PHY_CONTROL_X1Y2     PHY_CONTROL                  0.000     5.000    leon3_system_1/mig_gen.gen_mig.ddrc/MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
                         output delay                -0.000     5.000    
  -------------------------------------------------------------------
                         required time                          5.000    
                         arrival time                          -3.205    
  -------------------------------------------------------------------
                         slack                                  1.795    





