% This file was created with JabRef 2.9.2.
% Encoding: Cp1252

@ARTICLE{Desnos_Memory_2016,
  author = {Desnos, Karol and Pelcat, Maxime and Nezan, Jean-Fran\c{c}ois and
	Aridhi, Slaheddine},
  title = {On Memory Reuse Between Inputs and Outputs of Dataflow Actors},
  journal = {ACM Transactions on Embedded Computing Systems},
  year = {2016},
  volume = {15},
  pages = {25},
  number = {30},
  month = {January},
  owner = {kdesnos},
  timestamp = {2016.02.09}
}

@INPROCEEDINGS{Desnos_Pre_2013,
  author = {Desnos, K. and Pelcat, M. and Nezan, J.-F. and Aridhi, S.},
  title = {Pre-and post-scheduling memory allocation strategies on {MPSoCs}},
  booktitle = {Electronic System Level Synthesis Conference (ESLsyn)},
  year = {2013},
  owner = {kdesnos},
  timestamp = {2013.12.16}
}

@INPROCEEDINGS{Desnos_Memory_2012,
  author = {Desnos, K. and Pelcat, M. and Nezan, J.-F. and Aridhi, S.},
  title = {Memory bounds for the distributed execution of a hierarchical Synchronous
	Data-Flow graph},
  booktitle = {Embedded Computer Systems: Architectures, Modeling, and Simulation
	(SAMOS XII), 2012 International Conference on},
  year = {2012},
  doi = {10.1109/SAMOS.2012.6404170},
  keywords = {Computational modeling;Context;Heuristic algorithms;Memory management;Resource
	management;Schedules;graph theory;multiprocessing systems;resource
	allocation;scheduling;software prototyping;system-on-chip;MPSoC;SDF
	graph description;distributed execution;graph theory problem;heuristic
	approach;hierarchical synchronous data-flow graph;maximum-weight
	clique problem;memory allocation constraint;multiprocessor system-on-chip;rapid
	prototyping process;shared memory requirement;task mapping;task scheduling;weighted
	graph;},
  owner = {kdesnos},
  timestamp = {2013.02.20}
}

@INPROCEEDINGS{Desnos_PiMM_2013,
  author = {Desnos, K. and Pelcat, M. and Nezan, J.-F. and Bhattacharyya, S.S.
	and Aridhi, S.},
  title = {{PiMM}: Parameterized and Interfaced Dataflow Meta-Model for {MPSoCs
	} Runtime Reconfiguration},
  booktitle = {Embedded Computer Systems: Architectures, Modeling, and Simulation
	(SAMOS XIII), 2013 International Conference on},
  year = {2013},
  pages = {41--48},
  organization = {IEEE},
  owner = {Karol},
  timestamp = {2014.07.06}
}

@INPROCEEDINGS{Geilen_Minimising_2005,
  author = {Geilen, Marc and Basten, Twan and Stuijk, Sander},
  title = {Minimising Buffer Requirements of Synchronous Dataflow Graphs with
	Model Checking},
  booktitle = {Design Automation Conference},
  year = {2005},
  pages = {819-824},
  address = {NY, USA},
  publisher = {ACM},
  acmid = {1065796},
  isbn = {1-59593-058-2},
  keywords = {buffering, model-checking, optimization, synchronous dataflow},
  location = {Anaheim, California, USA},
  owner = {kdesnos},
  timestamp = {2015.07.08}
}

@ARTICLE{Kwok_High_1997,
  author = {Kwok, Yu-Kwong},
  title = {High-performance algorithms for compile-time scheduling of parallel
	processors},
  year = {1997},
  owner = {kdesnos},
  timestamp = {2016.09.26}
}

@ARTICLE{Lee_Synchronous_1987,
  author = {Lee, E.A. and Messerschmitt, D.G.},
  title = {Synchronous data flow},
  journal = {Proceedings of the IEEE},
  year = {1987},
  volume = {75},
  pages = { 1235 - 1245},
  number = {9},
  month = {sept.},
  doi = {10.1109/PROC.1987.13876},
  issn = {0018-9219},
  owner = {kdesnos},
  timestamp = {2013.02.20}
}

@INPROCEEDINGS{Pelcat_Scalable_2009,
  author = {Pelcat, Maxime and Menuet, Pierrick and Aridhi, Slaheddine and Nezan,
	Jean-Fran{\c{c}}ois},
  title = {Scalable compile-time scheduler for multi-core architectures},
  booktitle = {Proceedings of the Conference on Design, Automation and Test in Europe},
  year = {2009},
  pages = {1552--1555},
  organization = {European Design and Automation Association},
  owner = {kdesnos},
  timestamp = {2016.09.26}
}

@INPROCEEDINGS{Piat_2009_Interface,
  author = {Piat, J. and Bhattacharyya, S.S. and Raulet, M.},
  title = {Interface-based hierarchy for synchronous data-flow graphs},
  booktitle = {SiPS Proceedings},
  year = {2009},
  doi = {10.1109/SIPS.2009.5336240},
  issn = {1520-6130},
  keywords = {DSP application programming;SDF graph;code generation;compile-time
	predictability property;computation model;data-flow programming;digital
	signal processing application;encapsulated subsystem;interface-based
	design hierarchy semantics;internal dataflow structure;iterative
	hierarchical representation construction;multiprocessor scheduling;optimization
	choice;synchronous data-flow graph;data encapsulation;data flow computing;data
	flow graphs;parallel programming;processor scheduling;program compilers;programming
	language semantics;signal processing;},
  owner = {kdesnos},
  timestamp = {2012.09.24}
}

@BOOK{Pino_hierarchical_1995,
  title = {A hierarchical multiprocessor scheduling framework for synchronous
	dataflow graphs},
  publisher = {Electronics Research Laboratory, College of Engineering, University
	of California},
  year = {1995},
  author = {Pino, J.L. and Bhattacharyya, S.S. and Lee, E.A.},
  owner = {kdesnos},
  timestamp = {2014.06.19}
}

@INPROCEEDINGS{Stuijk_SDF3_2006,
  author = {S. Stuijk and M. Geilen and T. Basten},
  title = {SDF3: SDF For Free},
  booktitle = {Sixth International Conference on Application of Concurrency to System
	Design (ACSD'06)},
  year = {2006},
  pages = {276-278},
  month = {June},
  doi = {10.1109/ACSD.2006.23},
  issn = {1550-4808},
  keywords = {Algorithm design and analysis;Digital signal processing;Fires;Libraries;Pipeline
	processing;Synchronous generators;System recovery;Testing;Visualization;Writing}
}

