\hypertarget{group___f_l_e_x_i_o___peripheral___access___layer}{}\doxysection{FLEXIO Peripheral Access Layer}
\label{group___f_l_e_x_i_o___peripheral___access___layer}\index{FLEXIO Peripheral Access Layer@{FLEXIO Peripheral Access Layer}}
Collaboration diagram for FLEXIO Peripheral Access Layer\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group___f_l_e_x_i_o___peripheral___access___layer}
\end{center}
\end{figure}
\doxysubsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group___f_l_e_x_i_o___register___masks}{FLEXIO Register Masks}}
\end{DoxyCompactItemize}
\doxysubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_f_l_e_x_i_o___type}{FLEXIO\+\_\+\+Type}}
\begin{DoxyCompactList}\small\item\em FLEXIO -\/ Register Layout Typedef. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___f_l_e_x_i_o___peripheral___access___layer_gaa94734dbae28741815d51536078cb652}{FLEXIO\+\_\+\+SHIFTCTL\+\_\+\+COUNT}}~4u
\begin{DoxyCompactList}\small\item\em FLEXIO -\/ Size of Registers Arrays. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___f_l_e_x_i_o___peripheral___access___layer_ga589d817ace86aa306a38b35bdfcf85b5}{FLEXIO\+\_\+\+SHIFTCFG\+\_\+\+COUNT}}~4u
\item 
\#define \mbox{\hyperlink{group___f_l_e_x_i_o___peripheral___access___layer_ga94759a6d0a800e1b6db8263fd03ffd26}{FLEXIO\+\_\+\+SHIFTBUF\+\_\+\+COUNT}}~4u
\item 
\#define \mbox{\hyperlink{group___f_l_e_x_i_o___peripheral___access___layer_ga3299dbdc80dd36a93f5b5902fd566a73}{FLEXIO\+\_\+\+SHIFTBUFBIS\+\_\+\+COUNT}}~4u
\item 
\#define \mbox{\hyperlink{group___f_l_e_x_i_o___peripheral___access___layer_ga21674dd608172db30db851b6ce014d86}{FLEXIO\+\_\+\+SHIFTBUFBYS\+\_\+\+COUNT}}~4u
\item 
\#define \mbox{\hyperlink{group___f_l_e_x_i_o___peripheral___access___layer_ga1074fc1e6d1d57fabb786734209ac775}{FLEXIO\+\_\+\+SHIFTBUFBBS\+\_\+\+COUNT}}~4u
\item 
\#define \mbox{\hyperlink{group___f_l_e_x_i_o___peripheral___access___layer_ga3290fd2e6e3c063a89827141f0d8f169}{FLEXIO\+\_\+\+TIMCTL\+\_\+\+COUNT}}~4u
\item 
\#define \mbox{\hyperlink{group___f_l_e_x_i_o___peripheral___access___layer_ga5fd2177e2394e6ea374d5074bfd2284e}{FLEXIO\+\_\+\+TIMCFG\+\_\+\+COUNT}}~4u
\item 
\#define \mbox{\hyperlink{group___f_l_e_x_i_o___peripheral___access___layer_gad43b95c740d12e20bb5804c0e310932a}{FLEXIO\+\_\+\+TIMCMP\+\_\+\+COUNT}}~4u
\item 
\#define \mbox{\hyperlink{group___f_l_e_x_i_o___peripheral___access___layer_ga265d64ca523dd3f14395054280c90100}{FLEXIO\+\_\+\+INSTANCE\+\_\+\+COUNT}}~(1u)
\begin{DoxyCompactList}\small\item\em Number of instances of the FLEXIO module. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___f_l_e_x_i_o___peripheral___access___layer_ga657c5c2bede2b43ecfb4bf396fa0ddcc}{FLEXIO\+\_\+\+BASE}}~(0x4005\+A000u)
\begin{DoxyCompactList}\small\item\em Peripheral FLEXIO base address. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___f_l_e_x_i_o___peripheral___access___layer_ga42b29f5cbbe7ec3b88557b2da6b47c44}{FLEXIO}}~((\mbox{\hyperlink{struct_f_l_e_x_i_o___type}{FLEXIO\+\_\+\+Type}} $\ast$)\mbox{\hyperlink{group___f_l_e_x_i_o___peripheral___access___layer_ga657c5c2bede2b43ecfb4bf396fa0ddcc}{FLEXIO\+\_\+\+BASE}})
\begin{DoxyCompactList}\small\item\em Peripheral FLEXIO base pointer. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___f_l_e_x_i_o___peripheral___access___layer_ga094d4c6da7bfc87ccf5ce63b4fa7e9ab}{FLEXIO\+\_\+\+BASE\+\_\+\+ADDRS}}~\{ \mbox{\hyperlink{group___f_l_e_x_i_o___peripheral___access___layer_ga657c5c2bede2b43ecfb4bf396fa0ddcc}{FLEXIO\+\_\+\+BASE}} \}
\begin{DoxyCompactList}\small\item\em Array initializer of FLEXIO peripheral base addresses. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___f_l_e_x_i_o___peripheral___access___layer_ga8dc3fff3fb50fd2fd9d2e879ead9c59d}{FLEXIO\+\_\+\+BASE\+\_\+\+PTRS}}~\{ \mbox{\hyperlink{group___f_l_e_x_i_o___peripheral___access___layer_ga42b29f5cbbe7ec3b88557b2da6b47c44}{FLEXIO}} \}
\begin{DoxyCompactList}\small\item\em Array initializer of FLEXIO peripheral base pointers. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___f_l_e_x_i_o___peripheral___access___layer_ga7726682b9017d2ddf035f8ca1776cc63}{FLEXIO\+\_\+\+IRQS\+\_\+\+ARR\+\_\+\+COUNT}}~(1u)
\begin{DoxyCompactList}\small\item\em Number of interrupt vector arrays for the FLEXIO module. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___f_l_e_x_i_o___peripheral___access___layer_ga106d62ccd2750f14df1a24f6dca59101}{FLEXIO\+\_\+\+IRQS\+\_\+\+CH\+\_\+\+COUNT}}~(1u)
\begin{DoxyCompactList}\small\item\em Number of interrupt channels for the FLEXIO module. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___f_l_e_x_i_o___peripheral___access___layer_gad1413d220005bcc97717e98dd6dbb518}{FLEXIO\+\_\+\+IRQS}}~\{ \mbox{\hyperlink{group___interrupt__vector__numbers___s32_k148_gga7e1129cd8a196f4284d41db3e82ad5c8ac27807042cb04d4f474cc5696c3732fa}{FLEXIO\+\_\+\+IRQn}} \}
\begin{DoxyCompactList}\small\item\em Interrupt vectors for the FLEXIO peripheral type. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef struct \mbox{\hyperlink{struct_f_l_e_x_i_o___type}{FLEXIO\+\_\+\+Type}} $\ast$ \mbox{\hyperlink{group___f_l_e_x_i_o___peripheral___access___layer_ga6f1ee2e33631c00d7a6013af76ed6887}{FLEXIO\+\_\+\+Mem\+Map\+Ptr}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___f_l_e_x_i_o___peripheral___access___layer_ga42b29f5cbbe7ec3b88557b2da6b47c44}\label{group___f_l_e_x_i_o___peripheral___access___layer_ga42b29f5cbbe7ec3b88557b2da6b47c44}} 
\index{FLEXIO Peripheral Access Layer@{FLEXIO Peripheral Access Layer}!FLEXIO@{FLEXIO}}
\index{FLEXIO@{FLEXIO}!FLEXIO Peripheral Access Layer@{FLEXIO Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{FLEXIO}{FLEXIO}}
{\footnotesize\ttfamily \#define FLEXIO~((\mbox{\hyperlink{struct_f_l_e_x_i_o___type}{FLEXIO\+\_\+\+Type}} $\ast$)\mbox{\hyperlink{group___f_l_e_x_i_o___peripheral___access___layer_ga657c5c2bede2b43ecfb4bf396fa0ddcc}{FLEXIO\+\_\+\+BASE}})}



Peripheral FLEXIO base pointer. 

\mbox{\Hypertarget{group___f_l_e_x_i_o___peripheral___access___layer_ga657c5c2bede2b43ecfb4bf396fa0ddcc}\label{group___f_l_e_x_i_o___peripheral___access___layer_ga657c5c2bede2b43ecfb4bf396fa0ddcc}} 
\index{FLEXIO Peripheral Access Layer@{FLEXIO Peripheral Access Layer}!FLEXIO\_BASE@{FLEXIO\_BASE}}
\index{FLEXIO\_BASE@{FLEXIO\_BASE}!FLEXIO Peripheral Access Layer@{FLEXIO Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{FLEXIO\_BASE}{FLEXIO\_BASE}}
{\footnotesize\ttfamily \#define FLEXIO\+\_\+\+BASE~(0x4005\+A000u)}



Peripheral FLEXIO base address. 

\mbox{\Hypertarget{group___f_l_e_x_i_o___peripheral___access___layer_ga094d4c6da7bfc87ccf5ce63b4fa7e9ab}\label{group___f_l_e_x_i_o___peripheral___access___layer_ga094d4c6da7bfc87ccf5ce63b4fa7e9ab}} 
\index{FLEXIO Peripheral Access Layer@{FLEXIO Peripheral Access Layer}!FLEXIO\_BASE\_ADDRS@{FLEXIO\_BASE\_ADDRS}}
\index{FLEXIO\_BASE\_ADDRS@{FLEXIO\_BASE\_ADDRS}!FLEXIO Peripheral Access Layer@{FLEXIO Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{FLEXIO\_BASE\_ADDRS}{FLEXIO\_BASE\_ADDRS}}
{\footnotesize\ttfamily \#define FLEXIO\+\_\+\+BASE\+\_\+\+ADDRS~\{ \mbox{\hyperlink{group___f_l_e_x_i_o___peripheral___access___layer_ga657c5c2bede2b43ecfb4bf396fa0ddcc}{FLEXIO\+\_\+\+BASE}} \}}



Array initializer of FLEXIO peripheral base addresses. 

\mbox{\Hypertarget{group___f_l_e_x_i_o___peripheral___access___layer_ga8dc3fff3fb50fd2fd9d2e879ead9c59d}\label{group___f_l_e_x_i_o___peripheral___access___layer_ga8dc3fff3fb50fd2fd9d2e879ead9c59d}} 
\index{FLEXIO Peripheral Access Layer@{FLEXIO Peripheral Access Layer}!FLEXIO\_BASE\_PTRS@{FLEXIO\_BASE\_PTRS}}
\index{FLEXIO\_BASE\_PTRS@{FLEXIO\_BASE\_PTRS}!FLEXIO Peripheral Access Layer@{FLEXIO Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{FLEXIO\_BASE\_PTRS}{FLEXIO\_BASE\_PTRS}}
{\footnotesize\ttfamily \#define FLEXIO\+\_\+\+BASE\+\_\+\+PTRS~\{ \mbox{\hyperlink{group___f_l_e_x_i_o___peripheral___access___layer_ga42b29f5cbbe7ec3b88557b2da6b47c44}{FLEXIO}} \}}



Array initializer of FLEXIO peripheral base pointers. 

\mbox{\Hypertarget{group___f_l_e_x_i_o___peripheral___access___layer_ga265d64ca523dd3f14395054280c90100}\label{group___f_l_e_x_i_o___peripheral___access___layer_ga265d64ca523dd3f14395054280c90100}} 
\index{FLEXIO Peripheral Access Layer@{FLEXIO Peripheral Access Layer}!FLEXIO\_INSTANCE\_COUNT@{FLEXIO\_INSTANCE\_COUNT}}
\index{FLEXIO\_INSTANCE\_COUNT@{FLEXIO\_INSTANCE\_COUNT}!FLEXIO Peripheral Access Layer@{FLEXIO Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{FLEXIO\_INSTANCE\_COUNT}{FLEXIO\_INSTANCE\_COUNT}}
{\footnotesize\ttfamily \#define FLEXIO\+\_\+\+INSTANCE\+\_\+\+COUNT~(1u)}



Number of instances of the FLEXIO module. 

\mbox{\Hypertarget{group___f_l_e_x_i_o___peripheral___access___layer_gad1413d220005bcc97717e98dd6dbb518}\label{group___f_l_e_x_i_o___peripheral___access___layer_gad1413d220005bcc97717e98dd6dbb518}} 
\index{FLEXIO Peripheral Access Layer@{FLEXIO Peripheral Access Layer}!FLEXIO\_IRQS@{FLEXIO\_IRQS}}
\index{FLEXIO\_IRQS@{FLEXIO\_IRQS}!FLEXIO Peripheral Access Layer@{FLEXIO Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{FLEXIO\_IRQS}{FLEXIO\_IRQS}}
{\footnotesize\ttfamily \#define FLEXIO\+\_\+\+IRQS~\{ \mbox{\hyperlink{group___interrupt__vector__numbers___s32_k148_gga7e1129cd8a196f4284d41db3e82ad5c8ac27807042cb04d4f474cc5696c3732fa}{FLEXIO\+\_\+\+IRQn}} \}}



Interrupt vectors for the FLEXIO peripheral type. 

\mbox{\Hypertarget{group___f_l_e_x_i_o___peripheral___access___layer_ga7726682b9017d2ddf035f8ca1776cc63}\label{group___f_l_e_x_i_o___peripheral___access___layer_ga7726682b9017d2ddf035f8ca1776cc63}} 
\index{FLEXIO Peripheral Access Layer@{FLEXIO Peripheral Access Layer}!FLEXIO\_IRQS\_ARR\_COUNT@{FLEXIO\_IRQS\_ARR\_COUNT}}
\index{FLEXIO\_IRQS\_ARR\_COUNT@{FLEXIO\_IRQS\_ARR\_COUNT}!FLEXIO Peripheral Access Layer@{FLEXIO Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{FLEXIO\_IRQS\_ARR\_COUNT}{FLEXIO\_IRQS\_ARR\_COUNT}}
{\footnotesize\ttfamily \#define FLEXIO\+\_\+\+IRQS\+\_\+\+ARR\+\_\+\+COUNT~(1u)}



Number of interrupt vector arrays for the FLEXIO module. 

\mbox{\Hypertarget{group___f_l_e_x_i_o___peripheral___access___layer_ga106d62ccd2750f14df1a24f6dca59101}\label{group___f_l_e_x_i_o___peripheral___access___layer_ga106d62ccd2750f14df1a24f6dca59101}} 
\index{FLEXIO Peripheral Access Layer@{FLEXIO Peripheral Access Layer}!FLEXIO\_IRQS\_CH\_COUNT@{FLEXIO\_IRQS\_CH\_COUNT}}
\index{FLEXIO\_IRQS\_CH\_COUNT@{FLEXIO\_IRQS\_CH\_COUNT}!FLEXIO Peripheral Access Layer@{FLEXIO Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{FLEXIO\_IRQS\_CH\_COUNT}{FLEXIO\_IRQS\_CH\_COUNT}}
{\footnotesize\ttfamily \#define FLEXIO\+\_\+\+IRQS\+\_\+\+CH\+\_\+\+COUNT~(1u)}



Number of interrupt channels for the FLEXIO module. 

\mbox{\Hypertarget{group___f_l_e_x_i_o___peripheral___access___layer_ga94759a6d0a800e1b6db8263fd03ffd26}\label{group___f_l_e_x_i_o___peripheral___access___layer_ga94759a6d0a800e1b6db8263fd03ffd26}} 
\index{FLEXIO Peripheral Access Layer@{FLEXIO Peripheral Access Layer}!FLEXIO\_SHIFTBUF\_COUNT@{FLEXIO\_SHIFTBUF\_COUNT}}
\index{FLEXIO\_SHIFTBUF\_COUNT@{FLEXIO\_SHIFTBUF\_COUNT}!FLEXIO Peripheral Access Layer@{FLEXIO Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{FLEXIO\_SHIFTBUF\_COUNT}{FLEXIO\_SHIFTBUF\_COUNT}}
{\footnotesize\ttfamily \#define FLEXIO\+\_\+\+SHIFTBUF\+\_\+\+COUNT~4u}

\mbox{\Hypertarget{group___f_l_e_x_i_o___peripheral___access___layer_ga1074fc1e6d1d57fabb786734209ac775}\label{group___f_l_e_x_i_o___peripheral___access___layer_ga1074fc1e6d1d57fabb786734209ac775}} 
\index{FLEXIO Peripheral Access Layer@{FLEXIO Peripheral Access Layer}!FLEXIO\_SHIFTBUFBBS\_COUNT@{FLEXIO\_SHIFTBUFBBS\_COUNT}}
\index{FLEXIO\_SHIFTBUFBBS\_COUNT@{FLEXIO\_SHIFTBUFBBS\_COUNT}!FLEXIO Peripheral Access Layer@{FLEXIO Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{FLEXIO\_SHIFTBUFBBS\_COUNT}{FLEXIO\_SHIFTBUFBBS\_COUNT}}
{\footnotesize\ttfamily \#define FLEXIO\+\_\+\+SHIFTBUFBBS\+\_\+\+COUNT~4u}

\mbox{\Hypertarget{group___f_l_e_x_i_o___peripheral___access___layer_ga3299dbdc80dd36a93f5b5902fd566a73}\label{group___f_l_e_x_i_o___peripheral___access___layer_ga3299dbdc80dd36a93f5b5902fd566a73}} 
\index{FLEXIO Peripheral Access Layer@{FLEXIO Peripheral Access Layer}!FLEXIO\_SHIFTBUFBIS\_COUNT@{FLEXIO\_SHIFTBUFBIS\_COUNT}}
\index{FLEXIO\_SHIFTBUFBIS\_COUNT@{FLEXIO\_SHIFTBUFBIS\_COUNT}!FLEXIO Peripheral Access Layer@{FLEXIO Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{FLEXIO\_SHIFTBUFBIS\_COUNT}{FLEXIO\_SHIFTBUFBIS\_COUNT}}
{\footnotesize\ttfamily \#define FLEXIO\+\_\+\+SHIFTBUFBIS\+\_\+\+COUNT~4u}

\mbox{\Hypertarget{group___f_l_e_x_i_o___peripheral___access___layer_ga21674dd608172db30db851b6ce014d86}\label{group___f_l_e_x_i_o___peripheral___access___layer_ga21674dd608172db30db851b6ce014d86}} 
\index{FLEXIO Peripheral Access Layer@{FLEXIO Peripheral Access Layer}!FLEXIO\_SHIFTBUFBYS\_COUNT@{FLEXIO\_SHIFTBUFBYS\_COUNT}}
\index{FLEXIO\_SHIFTBUFBYS\_COUNT@{FLEXIO\_SHIFTBUFBYS\_COUNT}!FLEXIO Peripheral Access Layer@{FLEXIO Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{FLEXIO\_SHIFTBUFBYS\_COUNT}{FLEXIO\_SHIFTBUFBYS\_COUNT}}
{\footnotesize\ttfamily \#define FLEXIO\+\_\+\+SHIFTBUFBYS\+\_\+\+COUNT~4u}

\mbox{\Hypertarget{group___f_l_e_x_i_o___peripheral___access___layer_ga589d817ace86aa306a38b35bdfcf85b5}\label{group___f_l_e_x_i_o___peripheral___access___layer_ga589d817ace86aa306a38b35bdfcf85b5}} 
\index{FLEXIO Peripheral Access Layer@{FLEXIO Peripheral Access Layer}!FLEXIO\_SHIFTCFG\_COUNT@{FLEXIO\_SHIFTCFG\_COUNT}}
\index{FLEXIO\_SHIFTCFG\_COUNT@{FLEXIO\_SHIFTCFG\_COUNT}!FLEXIO Peripheral Access Layer@{FLEXIO Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{FLEXIO\_SHIFTCFG\_COUNT}{FLEXIO\_SHIFTCFG\_COUNT}}
{\footnotesize\ttfamily \#define FLEXIO\+\_\+\+SHIFTCFG\+\_\+\+COUNT~4u}

\mbox{\Hypertarget{group___f_l_e_x_i_o___peripheral___access___layer_gaa94734dbae28741815d51536078cb652}\label{group___f_l_e_x_i_o___peripheral___access___layer_gaa94734dbae28741815d51536078cb652}} 
\index{FLEXIO Peripheral Access Layer@{FLEXIO Peripheral Access Layer}!FLEXIO\_SHIFTCTL\_COUNT@{FLEXIO\_SHIFTCTL\_COUNT}}
\index{FLEXIO\_SHIFTCTL\_COUNT@{FLEXIO\_SHIFTCTL\_COUNT}!FLEXIO Peripheral Access Layer@{FLEXIO Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{FLEXIO\_SHIFTCTL\_COUNT}{FLEXIO\_SHIFTCTL\_COUNT}}
{\footnotesize\ttfamily \#define FLEXIO\+\_\+\+SHIFTCTL\+\_\+\+COUNT~4u}



FLEXIO -\/ Size of Registers Arrays. 

\mbox{\Hypertarget{group___f_l_e_x_i_o___peripheral___access___layer_ga5fd2177e2394e6ea374d5074bfd2284e}\label{group___f_l_e_x_i_o___peripheral___access___layer_ga5fd2177e2394e6ea374d5074bfd2284e}} 
\index{FLEXIO Peripheral Access Layer@{FLEXIO Peripheral Access Layer}!FLEXIO\_TIMCFG\_COUNT@{FLEXIO\_TIMCFG\_COUNT}}
\index{FLEXIO\_TIMCFG\_COUNT@{FLEXIO\_TIMCFG\_COUNT}!FLEXIO Peripheral Access Layer@{FLEXIO Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{FLEXIO\_TIMCFG\_COUNT}{FLEXIO\_TIMCFG\_COUNT}}
{\footnotesize\ttfamily \#define FLEXIO\+\_\+\+TIMCFG\+\_\+\+COUNT~4u}

\mbox{\Hypertarget{group___f_l_e_x_i_o___peripheral___access___layer_gad43b95c740d12e20bb5804c0e310932a}\label{group___f_l_e_x_i_o___peripheral___access___layer_gad43b95c740d12e20bb5804c0e310932a}} 
\index{FLEXIO Peripheral Access Layer@{FLEXIO Peripheral Access Layer}!FLEXIO\_TIMCMP\_COUNT@{FLEXIO\_TIMCMP\_COUNT}}
\index{FLEXIO\_TIMCMP\_COUNT@{FLEXIO\_TIMCMP\_COUNT}!FLEXIO Peripheral Access Layer@{FLEXIO Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{FLEXIO\_TIMCMP\_COUNT}{FLEXIO\_TIMCMP\_COUNT}}
{\footnotesize\ttfamily \#define FLEXIO\+\_\+\+TIMCMP\+\_\+\+COUNT~4u}

\mbox{\Hypertarget{group___f_l_e_x_i_o___peripheral___access___layer_ga3290fd2e6e3c063a89827141f0d8f169}\label{group___f_l_e_x_i_o___peripheral___access___layer_ga3290fd2e6e3c063a89827141f0d8f169}} 
\index{FLEXIO Peripheral Access Layer@{FLEXIO Peripheral Access Layer}!FLEXIO\_TIMCTL\_COUNT@{FLEXIO\_TIMCTL\_COUNT}}
\index{FLEXIO\_TIMCTL\_COUNT@{FLEXIO\_TIMCTL\_COUNT}!FLEXIO Peripheral Access Layer@{FLEXIO Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{FLEXIO\_TIMCTL\_COUNT}{FLEXIO\_TIMCTL\_COUNT}}
{\footnotesize\ttfamily \#define FLEXIO\+\_\+\+TIMCTL\+\_\+\+COUNT~4u}



\doxysubsection{Typedef Documentation}
\mbox{\Hypertarget{group___f_l_e_x_i_o___peripheral___access___layer_ga6f1ee2e33631c00d7a6013af76ed6887}\label{group___f_l_e_x_i_o___peripheral___access___layer_ga6f1ee2e33631c00d7a6013af76ed6887}} 
\index{FLEXIO Peripheral Access Layer@{FLEXIO Peripheral Access Layer}!FLEXIO\_MemMapPtr@{FLEXIO\_MemMapPtr}}
\index{FLEXIO\_MemMapPtr@{FLEXIO\_MemMapPtr}!FLEXIO Peripheral Access Layer@{FLEXIO Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{FLEXIO\_MemMapPtr}{FLEXIO\_MemMapPtr}}
{\footnotesize\ttfamily typedef  struct \mbox{\hyperlink{struct_f_l_e_x_i_o___type}{FLEXIO\+\_\+\+Type}} $\ast$ \mbox{\hyperlink{group___f_l_e_x_i_o___peripheral___access___layer_ga6f1ee2e33631c00d7a6013af76ed6887}{FLEXIO\+\_\+\+Mem\+Map\+Ptr}}}

