// Seed: 537659049
module module_0;
  assign id_1 = id_1;
  assign {1'b0, 1, 1, id_1} = 1;
  wire id_2;
endmodule
module module_1 (
    input logic id_0,
    input logic id_1,
    input logic id_2
);
  assign id_4 = 1;
  always @(posedge id_4 * 1 - 1) begin
    if (id_4) begin
      id_4 <= {1, id_0};
    end else id_4 <= id_1;
  end
  assign id_4 = 1'b0;
  wire id_5;
  module_0(); id_6 :
  assert property (@(posedge id_2) id_1)
  else $display;
endmodule
