

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-fc80690a07466c1876745320413ad46fcb9c3275_modified_18.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,32 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:512,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-gpgpu_perfect_mem_data                    0 # no wait for data on scoreboard
-gpgpu_write_sched_order                    0 # write order in which warps were executed in file
-gpgpu_follow_defined_sched_order                    0 # follow sched order written in file
-gpgpu_print_stall_data                    0 # Print verbose stall data per cycle
-gpgpu_print_cout_statements                    0 # Print verbose stall data per cycle
-gpgpu_sched_all_warps                    0 # All schedulers see all warps
-gpgpu_reply_buffer                     1 # Replay instructions which could not be executed later
-gpgpu_reply_buffer_seperate_mem_comp                    0 # Replay instructions which could not be executed later
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    1 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      34 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,0,4,4,4,4,0,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     0 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                     fast # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    0 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_perfect_control                    0 # perfect control so that all control hazardsare resolved immediately
-gpgpu_pending_write_ignore                    0 # Ignore Pending Writes
-gpgpu_ignore_synchronization                    0 # Ignores synchronization (CAREFUL: may break execution)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         1,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2       1,1,200,4,4,TEX # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3      1,4,8,4,4,TENSOR # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         1,4,4,4,4,UDP # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=10:RCD=20:RAS=50:RP=20:RC=62: CL=20:WL=8:CDLR=9:WR=20:nbkgrp=4:CCDL=4:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_ptx_sim.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1905.0:1905.0:1905.0:3500.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               ../../../../hw_run/rodinia_2.0-ft/11.0/srad_v2-rodinia-2.0-ft/__data_matrix128x128_txt_0_127_0_127__5_2___data_result_matrix128x128_1_150_1_100__5_2_txt/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  4,2 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  4,2 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                  8,4 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                 20,8 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                  8,4 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                200,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                  8,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,2 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    10 # minimal delay between activation of rows in different banks
RCD                                    20 # row to column delay
RAS                                    50 # time needed to activate row
RP                                     20 # time needed to precharge (deactivate) row
RC                                     62 # row cycle time
CDLR                                    9 # switching from write to read (changes tWTR)
WR                                     20 # last data-in to row precharge
CL                                     20 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    4 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 32
addr_dec_mask[CHIP]  = 0000000000000f00 	high:12 low:8
addr_dec_mask[BK]    = 0000000000070080 	high:19 low:7
addr_dec_mask[ROW]   = 00000000fff80000 	high:32 low:19
addr_dec_mask[COL]   = 000000000000f07f 	high:16 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1905000000.000000:1905000000.000000:1905000000.000000:3500000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000052493438320:0.00000000052493438320:0.00000000052493438320:0.00000000028571428571
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007fc725700000,65536
Processing kernel ../../../../hw_run/rodinia_2.0-ft/11.0/srad_v2-rodinia-2.0-ft/__data_matrix128x128_txt_0_127_0_127__5_2___data_result_matrix128x128_1_150_1_100__5_2_txt/traces/kernel-1.traceg
-kernel name = _Z11srad_cuda_1PfS_S_S_S_S_iif
-kernel id = 1
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 6144
-nregs = 22
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fc75b000000
-local mem base_addr = 0x00007fc75d000000
-nvbit version = 1.4
-accelsim tracer version = 3
launching kernel command : ../../../../hw_run/rodinia_2.0-ft/11.0/srad_v2-rodinia-2.0-ft/__data_matrix128x128_txt_0_127_0_127__5_2___data_result_matrix128x128_1_150_1_100__5_2_txt/traces/kernel-1.traceg
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 1,4,0
thread block = 2,4,0
thread block = 3,4,0
thread block = 4,4,0
thread block = 5,4,0
thread block = 6,4,0
thread block = 7,4,0
thread block = 0,5,0
thread block = 1,5,0
thread block = 2,5,0
thread block = 3,5,0
thread block = 4,5,0
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 1: size 0
kernel_name = _Z11srad_cuda_1PfS_S_S_S_S_iif 
kernel_launch_uid = 1 
gpu_sim_cycle = 15255
gpu_sim_insn = 3718129
gpu_ipc =     243.7318
gpu_tot_sim_cycle = 15255
gpu_tot_stall_cycle = 47026
tot_cycles_exec_all_SM = 1381828
cycles_passed = 15255
gpu_tot_sim_insn = 3718129
gpu_tot_ipc =     243.7318
gpu_tot_issued_cta = 64
gpu_occupancy = 46.8144% 
gpu_tot_occupancy = 46.8144% 
max_total_param_size = 0
gpu_stall_dramfull = 3017
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.0266
partiton_level_parallism_total  =       1.0266
partiton_level_parallism_util =       6.6080
partiton_level_parallism_util_total  =       6.6080
L2_BW  =      75.3978 GB/Sec
L2_BW_total  =      75.3978 GB/Sec
gpu_total_sim_rate=286009

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 66352
	L1I_total_cache_misses = 15268
	L1I_total_cache_miss_rate = 0.2301
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 544, Miss = 526, Miss_rate = 0.967, Pending_hits = 0, Reservation_fails = 132
	L1D_cache_core[1]: Access = 528, Miss = 526, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 144
	L1D_cache_core[2]: Access = 528, Miss = 526, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 146
	L1D_cache_core[3]: Access = 528, Miss = 526, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 146
	L1D_cache_core[4]: Access = 528, Miss = 526, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 146
	L1D_cache_core[5]: Access = 544, Miss = 526, Miss_rate = 0.967, Pending_hits = 0, Reservation_fails = 130
	L1D_cache_core[6]: Access = 544, Miss = 526, Miss_rate = 0.967, Pending_hits = 0, Reservation_fails = 130
	L1D_cache_core[7]: Access = 544, Miss = 526, Miss_rate = 0.967, Pending_hits = 0, Reservation_fails = 132
	L1D_cache_core[8]: Access = 528, Miss = 512, Miss_rate = 0.970, Pending_hits = 0, Reservation_fails = 132
	L1D_cache_core[9]: Access = 512, Miss = 512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 148
	L1D_cache_core[10]: Access = 512, Miss = 512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 148
	L1D_cache_core[11]: Access = 512, Miss = 512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 146
	L1D_cache_core[12]: Access = 512, Miss = 512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 148
	L1D_cache_core[13]: Access = 528, Miss = 512, Miss_rate = 0.970, Pending_hits = 0, Reservation_fails = 132
	L1D_cache_core[14]: Access = 528, Miss = 512, Miss_rate = 0.970, Pending_hits = 0, Reservation_fails = 130
	L1D_cache_core[15]: Access = 528, Miss = 512, Miss_rate = 0.970, Pending_hits = 0, Reservation_fails = 132
	L1D_cache_core[16]: Access = 528, Miss = 512, Miss_rate = 0.970, Pending_hits = 0, Reservation_fails = 132
	L1D_cache_core[17]: Access = 512, Miss = 512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 148
	L1D_cache_core[18]: Access = 512, Miss = 512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 148
	L1D_cache_core[19]: Access = 512, Miss = 512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 148
	L1D_cache_core[20]: Access = 512, Miss = 512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 148
	L1D_cache_core[21]: Access = 528, Miss = 512, Miss_rate = 0.970, Pending_hits = 0, Reservation_fails = 132
	L1D_cache_core[22]: Access = 544, Miss = 526, Miss_rate = 0.967, Pending_hits = 0, Reservation_fails = 132
	L1D_cache_core[23]: Access = 544, Miss = 526, Miss_rate = 0.967, Pending_hits = 0, Reservation_fails = 130
	L1D_cache_core[24]: Access = 544, Miss = 526, Miss_rate = 0.967, Pending_hits = 0, Reservation_fails = 130
	L1D_cache_core[25]: Access = 528, Miss = 526, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 147
	L1D_cache_core[26]: Access = 528, Miss = 526, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 147
	L1D_cache_core[27]: Access = 528, Miss = 526, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 147
	L1D_cache_core[28]: Access = 528, Miss = 526, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 147
	L1D_cache_core[29]: Access = 544, Miss = 526, Miss_rate = 0.967, Pending_hits = 0, Reservation_fails = 132
	L1D_cache_core[30]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 52
	L1D_cache_core[31]: Access = 272, Miss = 256, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 50
	L1D_cache_core[32]: Access = 272, Miss = 256, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 50
	L1D_cache_core[33]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 52
	L1D_total_cache_accesses = 16896
	L1D_total_cache_misses = 16608
	L1D_total_cache_miss_rate = 0.9830
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 4394
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2320
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 300
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2016
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4094
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 51084
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 15268
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 14199
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8672
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10240
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 80551

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 300
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 4094
ctas_completed 64, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
261, 256, 256, 256, 256, 256, 256, 261, 261, 256, 256, 256, 256, 256, 256, 261, 
gpgpu_n_tot_thrd_icount = 3718129
gpgpu_n_tot_w_icount = 132544
gpgpu_n_stall_shd_mem = 9801
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4352
gpgpu_n_mem_write_global = 10240
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 90112
gpgpu_n_store_insn = 81920
gpgpu_n_shmem_insn = 204800
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 2077
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 7724
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:100175	W0_Idle:2305127	W0_Scoreboard:112374	W1:1366	W2:3406	W3:210	W4:174	W5:146	W6:78	W7:64	W8:44	W9:24	W10:6	W11:2	W12:4	W13:2	W14:768	W15:768	W16:320	W17:0	W18:0	W19:1	W20:2	W21:1	W22:3	W23:12	W24:22	W25:32	W26:39	W27:73	W28:471	W29:425	W30:4231	W31:875	W32:109205
single_issue_nums: WS0:33296	WS1:32976	WS2:32976	WS3:33296	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 34816 {8:4352,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 409600 {40:10240,}
traffic_breakdown_coretomem[INST_ACC_R] = 8552 {8:1069,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 174080 {40:4352,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 81920 {8:10240,}
traffic_breakdown_memtocore[INST_ACC_R] = 171040 {40:4276,}
ENTERING ACCELSIM HERE
maxmflatency = 452 
max_icnt2mem_latency = 177 
maxmrqlatency = 14 
max_icnt2sh_latency = 97 
averagemflatency = 219 
avg_icnt2mem_latency = 72 
avg_mrq_latency = 8 
avg_icnt2sh_latency = 20 
mrq_lat_table:48 	4 	1 	107 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	10639 	3953 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1022 	18 	9 	3952 	5343 	5272 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	4148 	3014 	2714 	2507 	1650 	559 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5266      5577      6043      6051         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5920      6261      6196      6067         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      6575      6583         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      6900      7223         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      7234      7550         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      7876      8190         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      8504      8826         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      9445      9137         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      7875      9772         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:     10100     11346         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:     11757     12083         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:     12492     12901         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:     13238     13588         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:     13899     14207         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:     14527         0         0         0         0         0         0         0         0         0         0         0         0         0      5958      5941 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0      5956      5950 
average row accesses per activate:
dram[0]:  4.000000  4.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.000000  8.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  4.000000 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  4.000000 
average row locality = 160/37 = 4.324324
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         4         4         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         4         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         4         4 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         4         4 
total dram reads = 160
min_bank_accesses = 0!
chip skew: 24/8 = 3.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       7413      7621      4113      4270    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       4473      3778      4308      3920    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       3085      6273    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       8708      6290    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       6172      7111    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       6597      6198    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       6115      6258    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       6311      6206    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       6170      6268    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       6498      6262    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       6147      6262    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       6411      6228    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       6150      6343    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       6554      6246    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       7445    none      none      none      none      none      none      none      none      none      none      none      none      none         316       310
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none         315       359
maximum mf latency per bank:
dram[0]:        222       233       315       323       300       338       304       355       312       358       313       356         0         0         0         0
dram[1]:        347       246       452       315       299       312       318       331       329       336       327       328         0         0         0         0
dram[2]:        224       235       295       318       318       352       322       368       328       371       335       369         0         0         0         0
dram[3]:        355       248       277       286       309       327       324       347       332       349       330       341         0         0         0         0
dram[4]:        217       333       289       306       293       305       265       272       273       301       277       303         0         0         0         0
dram[5]:        353       242       316       292       307       280       299       290       292       281       297       292         0         0         0         0
dram[6]:        213       240       291       306       295       307       267       285       278       321       279       335         0         0         0         0
dram[7]:        226       244       285       294       294       282       302       293       294       278       300       294         0         0         0         0
dram[8]:        237       234       266       321       299       326       279       273       294       289       291       292         0         0         0         0
dram[9]:        238       252       286       278       300       273       296       285       285       284       293       288         0         0         0         0
dram[10]:        239       230       268       310       301       315       294       284       304       291       308       295         0         0         0         0
dram[11]:        234       244       288       280       292       275       298       282       288       269       295       279         0         0         0         0
dram[12]:        242       233       288       303       292       318       293       356       301       338       296       358         0         0         0         0
dram[13]:        256       241       297       276       325       275       333       282       335       285       347       284         0         0         0         0
dram[14]:        235       235       448       306       444       309       366       369       355       360       353       371         0         0       319       315
dram[15]:        250       241       292       279       321       286       321       300       329       304       336       305         0         0       318       317
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=28026 n_nop=28006 n_act=4 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002284
n_activity=201 dram_eff=0.3184
bk0: 4a 27999i bk1: 4a 27998i bk2: 4a 27996i bk3: 4a 27994i bk4: 0a 28024i bk5: 0a 28025i bk6: 0a 28026i bk7: 0a 28026i bk8: 0a 28026i bk9: 0a 28026i bk10: 0a 28026i bk11: 0a 28026i bk12: 0a 28026i bk13: 0a 28026i bk14: 0a 28026i bk15: 0a 28027i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.156522
Bank_Level_Parallism_Col = 0.981000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.002284 
total_CMD = 28026 
util_bw = 64 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 27902 

BW Util Bottlenecks: 
RCDc_limit = 65 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28026 
n_nop = 28006 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 16 
Row_Bus_Util =  0.000143 
CoL_Bus_Util = 0.000571 
Either_Row_CoL_Bus_Util = 0.000714 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008706 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0087062
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=28026 n_nop=27998 n_act=4 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003425
n_activity=308 dram_eff=0.3117
bk0: 8a 27991i bk1: 8a 27990i bk2: 4a 27996i bk3: 4a 27995i bk4: 0a 28023i bk5: 0a 28024i bk6: 0a 28024i bk7: 0a 28025i bk8: 0a 28026i bk9: 0a 28026i bk10: 0a 28026i bk11: 0a 28026i bk12: 0a 28026i bk13: 0a 28027i bk14: 0a 28028i bk15: 0a 28028i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003425 
total_CMD = 28026 
util_bw = 96 
Wasted_Col = 80 
Wasted_Row = 0 
Idle = 27850 

BW Util Bottlenecks: 
RCDc_limit = 80 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28026 
n_nop = 27998 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 24 
Row_Bus_Util =  0.000143 
CoL_Bus_Util = 0.000856 
Either_Row_CoL_Bus_Util = 0.000999 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009063 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00906301
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=28026 n_nop=28012 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001713
n_activity=106 dram_eff=0.4528
bk0: 8a 27988i bk1: 4a 27995i bk2: 0a 28026i bk3: 0a 28026i bk4: 0a 28026i bk5: 0a 28026i bk6: 0a 28026i bk7: 0a 28026i bk8: 0a 28026i bk9: 0a 28026i bk10: 0a 28026i bk11: 0a 28026i bk12: 0a 28026i bk13: 0a 28026i bk14: 0a 28026i bk15: 0a 28026i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.306452
Bank_Level_Parallism_Col = 1.295082
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.295082 

BW Util details:
bwutil = 0.001713 
total_CMD = 28026 
util_bw = 48 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 27958 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28026 
n_nop = 28012 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000071 
CoL_Bus_Util = 0.000428 
Either_Row_CoL_Bus_Util = 0.000500 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004995 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00499536
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=28026 n_nop=28016 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001142
n_activity=124 dram_eff=0.2581
bk0: 4a 27998i bk1: 4a 27997i bk2: 0a 28025i bk3: 0a 28025i bk4: 0a 28025i bk5: 0a 28026i bk6: 0a 28026i bk7: 0a 28026i bk8: 0a 28026i bk9: 0a 28026i bk10: 0a 28026i bk11: 0a 28026i bk12: 0a 28026i bk13: 0a 28026i bk14: 0a 28026i bk15: 0a 28027i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001142 
total_CMD = 28026 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 27954 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28026 
n_nop = 28016 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000071 
CoL_Bus_Util = 0.000285 
Either_Row_CoL_Bus_Util = 0.000357 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004532 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00453151
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=28026 n_nop=28016 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001142
n_activity=124 dram_eff=0.2581
bk0: 4a 27998i bk1: 4a 27997i bk2: 0a 28025i bk3: 0a 28025i bk4: 0a 28025i bk5: 0a 28026i bk6: 0a 28026i bk7: 0a 28026i bk8: 0a 28026i bk9: 0a 28026i bk10: 0a 28026i bk11: 0a 28026i bk12: 0a 28026i bk13: 0a 28026i bk14: 0a 28026i bk15: 0a 28027i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001142 
total_CMD = 28026 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 27954 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28026 
n_nop = 28016 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000071 
CoL_Bus_Util = 0.000285 
Either_Row_CoL_Bus_Util = 0.000357 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004496 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00449583
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=28026 n_nop=28016 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001142
n_activity=124 dram_eff=0.2581
bk0: 4a 27998i bk1: 4a 27997i bk2: 0a 28025i bk3: 0a 28025i bk4: 0a 28025i bk5: 0a 28026i bk6: 0a 28026i bk7: 0a 28026i bk8: 0a 28026i bk9: 0a 28026i bk10: 0a 28026i bk11: 0a 28026i bk12: 0a 28026i bk13: 0a 28026i bk14: 0a 28026i bk15: 0a 28027i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001142 
total_CMD = 28026 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 27954 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28026 
n_nop = 28016 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000071 
CoL_Bus_Util = 0.000285 
Either_Row_CoL_Bus_Util = 0.000357 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004532 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00453151
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=28026 n_nop=28016 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001142
n_activity=124 dram_eff=0.2581
bk0: 4a 27998i bk1: 4a 27997i bk2: 0a 28025i bk3: 0a 28025i bk4: 0a 28025i bk5: 0a 28026i bk6: 0a 28026i bk7: 0a 28026i bk8: 0a 28026i bk9: 0a 28026i bk10: 0a 28026i bk11: 0a 28026i bk12: 0a 28026i bk13: 0a 28026i bk14: 0a 28026i bk15: 0a 28027i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001142 
total_CMD = 28026 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 27954 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28026 
n_nop = 28016 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000071 
CoL_Bus_Util = 0.000285 
Either_Row_CoL_Bus_Util = 0.000357 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004567 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00456719
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=28026 n_nop=28016 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001142
n_activity=124 dram_eff=0.2581
bk0: 4a 27997i bk1: 4a 27996i bk2: 0a 28024i bk3: 0a 28025i bk4: 0a 28025i bk5: 0a 28025i bk6: 0a 28026i bk7: 0a 28026i bk8: 0a 28026i bk9: 0a 28026i bk10: 0a 28026i bk11: 0a 28026i bk12: 0a 28027i bk13: 0a 28027i bk14: 0a 28027i bk15: 0a 28027i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001142 
total_CMD = 28026 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 27954 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28026 
n_nop = 28016 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000071 
CoL_Bus_Util = 0.000285 
Either_Row_CoL_Bus_Util = 0.000357 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004639 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00463855
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=28026 n_nop=28016 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001142
n_activity=124 dram_eff=0.2581
bk0: 4a 27998i bk1: 4a 27997i bk2: 0a 28025i bk3: 0a 28025i bk4: 0a 28025i bk5: 0a 28026i bk6: 0a 28026i bk7: 0a 28026i bk8: 0a 28026i bk9: 0a 28026i bk10: 0a 28026i bk11: 0a 28026i bk12: 0a 28026i bk13: 0a 28026i bk14: 0a 28026i bk15: 0a 28027i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001142 
total_CMD = 28026 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 27954 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28026 
n_nop = 28016 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000071 
CoL_Bus_Util = 0.000285 
Either_Row_CoL_Bus_Util = 0.000357 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004496 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00449583
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=28026 n_nop=28016 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001142
n_activity=124 dram_eff=0.2581
bk0: 4a 27998i bk1: 4a 27997i bk2: 0a 28025i bk3: 0a 28025i bk4: 0a 28025i bk5: 0a 28026i bk6: 0a 28026i bk7: 0a 28026i bk8: 0a 28026i bk9: 0a 28026i bk10: 0a 28026i bk11: 0a 28026i bk12: 0a 28026i bk13: 0a 28026i bk14: 0a 28026i bk15: 0a 28027i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001142 
total_CMD = 28026 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 27954 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28026 
n_nop = 28016 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000071 
CoL_Bus_Util = 0.000285 
Either_Row_CoL_Bus_Util = 0.000357 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004496 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00449583
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=28026 n_nop=28016 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001142
n_activity=124 dram_eff=0.2581
bk0: 4a 27998i bk1: 4a 27997i bk2: 0a 28025i bk3: 0a 28025i bk4: 0a 28025i bk5: 0a 28026i bk6: 0a 28026i bk7: 0a 28026i bk8: 0a 28026i bk9: 0a 28026i bk10: 0a 28026i bk11: 0a 28026i bk12: 0a 28026i bk13: 0a 28026i bk14: 0a 28026i bk15: 0a 28027i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001142 
total_CMD = 28026 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 27954 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28026 
n_nop = 28016 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000071 
CoL_Bus_Util = 0.000285 
Either_Row_CoL_Bus_Util = 0.000357 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004496 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00449583
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=28026 n_nop=28016 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001142
n_activity=124 dram_eff=0.2581
bk0: 4a 27998i bk1: 4a 27997i bk2: 0a 28025i bk3: 0a 28025i bk4: 0a 28025i bk5: 0a 28026i bk6: 0a 28026i bk7: 0a 28026i bk8: 0a 28026i bk9: 0a 28026i bk10: 0a 28026i bk11: 0a 28026i bk12: 0a 28026i bk13: 0a 28026i bk14: 0a 28026i bk15: 0a 28027i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001142 
total_CMD = 28026 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 27954 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28026 
n_nop = 28016 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000071 
CoL_Bus_Util = 0.000285 
Either_Row_CoL_Bus_Util = 0.000357 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004532 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00453151
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=28026 n_nop=28016 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001142
n_activity=124 dram_eff=0.2581
bk0: 4a 27998i bk1: 4a 27997i bk2: 0a 28025i bk3: 0a 28025i bk4: 0a 28025i bk5: 0a 28026i bk6: 0a 28026i bk7: 0a 28026i bk8: 0a 28026i bk9: 0a 28026i bk10: 0a 28026i bk11: 0a 28026i bk12: 0a 28026i bk13: 0a 28026i bk14: 0a 28026i bk15: 0a 28027i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001142 
total_CMD = 28026 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 27954 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28026 
n_nop = 28016 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000071 
CoL_Bus_Util = 0.000285 
Either_Row_CoL_Bus_Util = 0.000357 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004603 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00460287
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=28026 n_nop=28016 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001142
n_activity=124 dram_eff=0.2581
bk0: 4a 27998i bk1: 4a 27997i bk2: 0a 28025i bk3: 0a 28025i bk4: 0a 28025i bk5: 0a 28026i bk6: 0a 28026i bk7: 0a 28026i bk8: 0a 28026i bk9: 0a 28026i bk10: 0a 28026i bk11: 0a 28026i bk12: 0a 28026i bk13: 0a 28026i bk14: 0a 28026i bk15: 0a 28027i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001142 
total_CMD = 28026 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 27954 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28026 
n_nop = 28016 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000071 
CoL_Bus_Util = 0.000285 
Either_Row_CoL_Bus_Util = 0.000357 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004603 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00460287
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=28026 n_nop=28011 n_act=3 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001713
n_activity=155 dram_eff=0.3097
bk0: 4a 27995i bk1: 0a 28024i bk2: 0a 28025i bk3: 0a 28025i bk4: 0a 28025i bk5: 0a 28026i bk6: 0a 28026i bk7: 0a 28026i bk8: 0a 28026i bk9: 0a 28026i bk10: 0a 28026i bk11: 0a 28026i bk12: 0a 28027i bk13: 0a 28028i bk14: 4a 27996i bk15: 4a 27989i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.123711
Bank_Level_Parallism_Col = 1.127660
Bank_Level_Parallism_Ready = 1.250000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.127660 

BW Util details:
bwutil = 0.001713 
total_CMD = 28026 
util_bw = 48 
Wasted_Col = 58 
Wasted_Row = 0 
Idle = 27920 

BW Util Bottlenecks: 
RCDc_limit = 58 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28026 
n_nop = 28011 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 12 
Row_Bus_Util =  0.000107 
CoL_Bus_Util = 0.000428 
Either_Row_CoL_Bus_Util = 0.000535 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005459 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00545922
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=28026 n_nop=28016 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001142
n_activity=74 dram_eff=0.4324
bk0: 0a 28024i bk1: 0a 28026i bk2: 0a 28026i bk3: 0a 28026i bk4: 0a 28026i bk5: 0a 28026i bk6: 0a 28026i bk7: 0a 28026i bk8: 0a 28026i bk9: 0a 28026i bk10: 0a 28026i bk11: 0a 28026i bk12: 0a 28026i bk13: 0a 28027i bk14: 4a 27997i bk15: 4a 27981i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.673469
Bank_Level_Parallism_Col = 1.666667
Bank_Level_Parallism_Ready = 1.500000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.666667 

BW Util details:
bwutil = 0.001142 
total_CMD = 28026 
util_bw = 32 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 27974 

BW Util Bottlenecks: 
RCDc_limit = 28 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28026 
n_nop = 28016 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000071 
CoL_Bus_Util = 0.000285 
Either_Row_CoL_Bus_Util = 0.000357 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003390 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00338971

========= L2 cache stats =========
L2_cache_bank[0]: Access = 616, Miss = 324, Miss_rate = 0.526, Pending_hits = 12, Reservation_fails = 112
L2_cache_bank[1]: Access = 616, Miss = 324, Miss_rate = 0.526, Pending_hits = 12, Reservation_fails = 105
L2_cache_bank[2]: Access = 752, Miss = 328, Miss_rate = 0.436, Pending_hits = 24, Reservation_fails = 203
L2_cache_bank[3]: Access = 752, Miss = 328, Miss_rate = 0.436, Pending_hits = 24, Reservation_fails = 208
L2_cache_bank[4]: Access = 648, Miss = 328, Miss_rate = 0.506, Pending_hits = 24, Reservation_fails = 203
L2_cache_bank[5]: Access = 584, Miss = 324, Miss_rate = 0.555, Pending_hits = 12, Reservation_fails = 105
L2_cache_bank[6]: Access = 584, Miss = 324, Miss_rate = 0.555, Pending_hits = 12, Reservation_fails = 108
L2_cache_bank[7]: Access = 580, Miss = 324, Miss_rate = 0.559, Pending_hits = 12, Reservation_fails = 110
L2_cache_bank[8]: Access = 584, Miss = 324, Miss_rate = 0.555, Pending_hits = 12, Reservation_fails = 42
L2_cache_bank[9]: Access = 584, Miss = 324, Miss_rate = 0.555, Pending_hits = 12, Reservation_fails = 74
L2_cache_bank[10]: Access = 584, Miss = 324, Miss_rate = 0.555, Pending_hits = 12, Reservation_fails = 111
L2_cache_bank[11]: Access = 584, Miss = 324, Miss_rate = 0.555, Pending_hits = 12, Reservation_fails = 105
L2_cache_bank[12]: Access = 584, Miss = 324, Miss_rate = 0.555, Pending_hits = 12, Reservation_fails = 108
L2_cache_bank[13]: Access = 584, Miss = 324, Miss_rate = 0.555, Pending_hits = 12, Reservation_fails = 107
L2_cache_bank[14]: Access = 584, Miss = 324, Miss_rate = 0.555, Pending_hits = 12, Reservation_fails = 107
L2_cache_bank[15]: Access = 584, Miss = 324, Miss_rate = 0.555, Pending_hits = 12, Reservation_fails = 108
L2_cache_bank[16]: Access = 584, Miss = 324, Miss_rate = 0.555, Pending_hits = 12, Reservation_fails = 112
L2_cache_bank[17]: Access = 584, Miss = 324, Miss_rate = 0.555, Pending_hits = 12, Reservation_fails = 108
L2_cache_bank[18]: Access = 584, Miss = 324, Miss_rate = 0.555, Pending_hits = 12, Reservation_fails = 108
L2_cache_bank[19]: Access = 584, Miss = 324, Miss_rate = 0.555, Pending_hits = 12, Reservation_fails = 107
L2_cache_bank[20]: Access = 584, Miss = 324, Miss_rate = 0.555, Pending_hits = 12, Reservation_fails = 108
L2_cache_bank[21]: Access = 584, Miss = 324, Miss_rate = 0.555, Pending_hits = 12, Reservation_fails = 109
L2_cache_bank[22]: Access = 584, Miss = 324, Miss_rate = 0.555, Pending_hits = 12, Reservation_fails = 103
L2_cache_bank[23]: Access = 584, Miss = 324, Miss_rate = 0.555, Pending_hits = 12, Reservation_fails = 105
L2_cache_bank[24]: Access = 584, Miss = 324, Miss_rate = 0.555, Pending_hits = 12, Reservation_fails = 112
L2_cache_bank[25]: Access = 584, Miss = 324, Miss_rate = 0.555, Pending_hits = 12, Reservation_fails = 108
L2_cache_bank[26]: Access = 584, Miss = 324, Miss_rate = 0.555, Pending_hits = 12, Reservation_fails = 107
L2_cache_bank[27]: Access = 584, Miss = 324, Miss_rate = 0.555, Pending_hits = 12, Reservation_fails = 100
L2_cache_bank[28]: Access = 616, Miss = 328, Miss_rate = 0.532, Pending_hits = 12, Reservation_fails = 106
L2_cache_bank[29]: Access = 480, Miss = 324, Miss_rate = 0.675, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 480, Miss = 324, Miss_rate = 0.675, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 480, Miss = 324, Miss_rate = 0.675, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 18868
L2_total_cache_misses = 10384
L2_total_cache_miss_rate = 0.5503
L2_total_cache_pending_hits = 384
L2_total_cache_reservation_fails = 3309
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4320
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 24
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2556
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 7668
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3764
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 384
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 32
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3309
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 96
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 384
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4352
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10240
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4660
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3309
L2_cache_data_port_util = 0.017
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=18868
icnt_total_pkts_simt_to_mem=15661
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 15661
Req_Network_cycles = 15255
Req_Network_injected_packets_per_cycle =       1.0266 
Req_Network_conflicts_per_cycle =       0.2864
Req_Network_conflicts_per_cycle_util =       1.8505
Req_Bank_Level_Parallism =       6.6332
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.4051
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0568

Reply_Network_injected_packets_num = 18868
Reply_Network_cycles = 15255
Reply_Network_injected_packets_per_cycle =        1.2368
Reply_Network_conflicts_per_cycle =        0.9038
Reply_Network_conflicts_per_cycle_util =       2.6368
Reply_Bank_Level_Parallism =       3.6083
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.4218
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0364
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 13 sec (13 sec)
gpgpu_simulation_rate = 286009 (inst/sec)
gpgpu_simulation_rate = 1173 (cycle/sec)
gpgpu_silicon_slowdown = 1624040x
Processing kernel ../../../../hw_run/rodinia_2.0-ft/11.0/srad_v2-rodinia-2.0-ft/__data_matrix128x128_txt_0_127_0_127__5_2___data_result_matrix128x128_1_150_1_100__5_2_txt/traces/kernel-2.traceg
-kernel name = _Z11srad_cuda_2PfS_S_S_S_S_iiff
-kernel id = 2
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 5120
-nregs = 26
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fc75b000000
-local mem base_addr = 0x00007fc75d000000
-nvbit version = 1.4
-accelsim tracer version = 3
launching kernel command : ../../../../hw_run/rodinia_2.0-ft/11.0/srad_v2-rodinia-2.0-ft/__data_matrix128x128_txt_0_127_0_127__5_2___data_result_matrix128x128_1_150_1_100__5_2_txt/traces/kernel-2.traceg
GPGPU-Sim uArch: Shader 30 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 1,4,0
thread block = 2,4,0
thread block = 3,4,0
thread block = 4,4,0
thread block = 5,4,0
thread block = 6,4,0
thread block = 7,4,0
thread block = 0,5,0
thread block = 1,5,0
thread block = 2,5,0
thread block = 3,5,0
thread block = 4,5,0
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 2: size 0
kernel_name = _Z11srad_cuda_2PfS_S_S_S_S_iiff 
kernel_launch_uid = 2 
gpu_sim_cycle = 7449
gpu_sim_insn = 1329984
gpu_ipc =     178.5453
gpu_tot_sim_cycle = 22704
gpu_tot_stall_cycle = 62391
tot_cycles_exec_all_SM = 1670068
cycles_passed = 22704
gpu_tot_sim_insn = 5048113
gpu_tot_ipc =     222.3447
gpu_tot_issued_cta = 128
gpu_occupancy = 45.5610% 
gpu_tot_occupancy = 46.5982% 
max_total_param_size = 0
gpu_stall_dramfull = 3017
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.0818
partiton_level_parallism_total  =       1.3728
partiton_level_parallism_util =       8.8814
partiton_level_parallism_util_total  =       7.5724
L2_BW  =     127.3703 GB/Sec
L2_BW_total  =      92.4496 GB/Sec
gpu_total_sim_rate=265690

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 90992
	L1I_total_cache_misses = 15572
	L1I_total_cache_miss_rate = 0.1711
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1056, Miss = 974, Miss_rate = 0.922, Pending_hits = 0, Reservation_fails = 247
	L1D_cache_core[1]: Access = 1056, Miss = 974, Miss_rate = 0.922, Pending_hits = 0, Reservation_fails = 237
	L1D_cache_core[2]: Access = 1040, Miss = 974, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 229
	L1D_cache_core[3]: Access = 1056, Miss = 974, Miss_rate = 0.922, Pending_hits = 0, Reservation_fails = 240
	L1D_cache_core[4]: Access = 1040, Miss = 974, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 252
	L1D_cache_core[5]: Access = 1056, Miss = 974, Miss_rate = 0.922, Pending_hits = 0, Reservation_fails = 242
	L1D_cache_core[6]: Access = 1056, Miss = 974, Miss_rate = 0.922, Pending_hits = 0, Reservation_fails = 248
	L1D_cache_core[7]: Access = 1056, Miss = 974, Miss_rate = 0.922, Pending_hits = 0, Reservation_fails = 231
	L1D_cache_core[8]: Access = 1040, Miss = 960, Miss_rate = 0.923, Pending_hits = 0, Reservation_fails = 238
	L1D_cache_core[9]: Access = 1040, Miss = 960, Miss_rate = 0.923, Pending_hits = 0, Reservation_fails = 237
	L1D_cache_core[10]: Access = 1024, Miss = 960, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 254
	L1D_cache_core[11]: Access = 1040, Miss = 960, Miss_rate = 0.923, Pending_hits = 0, Reservation_fails = 216
	L1D_cache_core[12]: Access = 1024, Miss = 960, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 258
	L1D_cache_core[13]: Access = 1040, Miss = 960, Miss_rate = 0.923, Pending_hits = 0, Reservation_fails = 251
	L1D_cache_core[14]: Access = 1040, Miss = 960, Miss_rate = 0.923, Pending_hits = 0, Reservation_fails = 238
	L1D_cache_core[15]: Access = 1040, Miss = 960, Miss_rate = 0.923, Pending_hits = 0, Reservation_fails = 245
	L1D_cache_core[16]: Access = 1040, Miss = 960, Miss_rate = 0.923, Pending_hits = 0, Reservation_fails = 247
	L1D_cache_core[17]: Access = 1040, Miss = 960, Miss_rate = 0.923, Pending_hits = 0, Reservation_fails = 236
	L1D_cache_core[18]: Access = 1040, Miss = 974, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 255
	L1D_cache_core[19]: Access = 1056, Miss = 974, Miss_rate = 0.922, Pending_hits = 0, Reservation_fails = 244
	L1D_cache_core[20]: Access = 1040, Miss = 974, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 260
	L1D_cache_core[21]: Access = 1056, Miss = 974, Miss_rate = 0.922, Pending_hits = 0, Reservation_fails = 232
	L1D_cache_core[22]: Access = 1072, Miss = 988, Miss_rate = 0.922, Pending_hits = 0, Reservation_fails = 229
	L1D_cache_core[23]: Access = 1072, Miss = 988, Miss_rate = 0.922, Pending_hits = 0, Reservation_fails = 214
	L1D_cache_core[24]: Access = 1072, Miss = 988, Miss_rate = 0.922, Pending_hits = 0, Reservation_fails = 209
	L1D_cache_core[25]: Access = 1072, Miss = 988, Miss_rate = 0.922, Pending_hits = 0, Reservation_fails = 262
	L1D_cache_core[26]: Access = 784, Miss = 750, Miss_rate = 0.957, Pending_hits = 0, Reservation_fails = 197
	L1D_cache_core[27]: Access = 800, Miss = 750, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 191
	L1D_cache_core[28]: Access = 784, Miss = 750, Miss_rate = 0.957, Pending_hits = 0, Reservation_fails = 182
	L1D_cache_core[29]: Access = 800, Miss = 750, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 168
	L1D_cache_core[30]: Access = 768, Miss = 704, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 155
	L1D_cache_core[31]: Access = 784, Miss = 704, Miss_rate = 0.898, Pending_hits = 0, Reservation_fails = 161
	L1D_cache_core[32]: Access = 784, Miss = 704, Miss_rate = 0.898, Pending_hits = 0, Reservation_fails = 159
	L1D_cache_core[33]: Access = 768, Miss = 704, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 151
	L1D_total_cache_accesses = 33536
	L1D_total_cache_misses = 31056
	L1D_total_cache_miss_rate = 0.9260
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 7615
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.043
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 432
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14613
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3460
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6203
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3024
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4155
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 75420
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 15572
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 14484
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 24272
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 12288
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 105476

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 3460
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 4155
ctas_completed 128, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
357, 352, 352, 352, 352, 352, 352, 358, 357, 352, 352, 352, 352, 352, 352, 358, 
gpgpu_n_tot_thrd_icount = 5048113
gpgpu_n_tot_w_icount = 181760
gpgpu_n_stall_shd_mem = 15697
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 17792
gpgpu_n_mem_write_global = 12288
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 225280
gpgpu_n_store_insn = 98304
gpgpu_n_shmem_insn = 368640
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 2653
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 13044
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:135220	W0_Idle:2533292	W0_Scoreboard:338302	W1:1686	W2:5710	W3:210	W4:174	W5:146	W6:78	W7:64	W8:44	W9:24	W10:6	W11:2	W12:4	W13:2	W14:768	W15:896	W16:320	W17:0	W18:0	W19:1	W20:2	W21:1	W22:3	W23:12	W24:22	W25:32	W26:39	W27:73	W28:471	W29:425	W30:6215	W31:875	W32:148693
single_issue_nums: WS0:45584	WS1:45264	WS2:45264	WS3:45648	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 142336 {8:17792,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 491520 {40:12288,}
traffic_breakdown_coretomem[INST_ACC_R] = 8704 {8:1088,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 711680 {40:17792,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 98304 {8:12288,}
traffic_breakdown_memtocore[INST_ACC_R] = 174080 {40:4352,}
ENTERING ACCELSIM HERE
maxmflatency = 452 
max_icnt2mem_latency = 177 
maxmrqlatency = 14 
max_icnt2sh_latency = 155 
averagemflatency = 238 
avg_icnt2mem_latency = 56 
avg_mrq_latency = 8 
avg_icnt2sh_latency = 22 
mrq_lat_table:48 	4 	1 	107 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	21293 	8787 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1040 	19 	9 	7862 	12276 	9819 	143 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	9946 	5435 	4425 	3708 	3248 	3098 	220 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5266      5577      6043      6051         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5920      6261      6196      6067         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      6575      6583         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      6900      7223         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      7234      7550         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      7876      8190         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      8504      8826         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      9445      9137         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      7875      9772         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:     10100     11346         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:     11757     12083         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:     12492     12901         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:     13238     13588         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:     13899     14207         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:     14527         0         0         0         0         0         0         0         0         0         0         0         0         0      5958      5941 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0      5956      5950 
average row accesses per activate:
dram[0]:  4.000000  4.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.000000  8.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  4.000000 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  4.000000 
average row locality = 160/37 = 4.324324
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         4         4         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         4         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         4         4 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         4         4 
total dram reads = 160
min_bank_accesses = 0!
chip skew: 24/8 = 3.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      14077     14873     10137     10386    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       8461      7472     10390      9944    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       6452     13327    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:      16656     13753    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:      12812     13871    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:      14372     12968    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:      12678     13106    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:      13770     13511    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:      12907     13150    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:      14274     13120    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:      12781     12966    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:      14211     13537    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:      13119     13323    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:      14132     12990    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:      14222    none      none      none      none      none      none      none      none      none      none      none      none      none         316       310
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none         315       359
maximum mf latency per bank:
dram[0]:        263       374       315       323       309       441       309       442       312       449       313       446         0         0         0         0
dram[1]:        355       294       452       315       393       381       396       386       399       367       392       370         0         0         0         0
dram[2]:        270       343       295       318       353       415       355       418       332       415       357       417         0         0         0         0
dram[3]:        357       301       277       286       395       388       398       395       401       377       394       381         0         0         0         0
dram[4]:        269       333       289       306       294       352       304       347       280       356       302       353         0         0         0         0
dram[5]:        353       277       316       292       374       339       379       344       377       346       383       344         0         0         0         0
dram[6]:        272       307       291       306       308       405       302       404       287       398       304       406         0         0         0         0
dram[7]:        305       289       285       294       352       369       356       371       365       368       361       375         0         0         0         0
dram[8]:        269       303       266       321       313       382       321       383       322       378       325       386         0         0         0         0
dram[9]:        335       261       286       278       394       352       395       350       385       319       394       342         0         0         0         0
dram[10]:        264       265       268       310       304       335       316       338       317       331       318       341         0         0         0         0
dram[11]:        345       279       288       280       404       370       404       372       394       346       404       372         0         0         0         0
dram[12]:        348       326       288       303       408       409       431       395       395       395       418       408         0         0         0         0
dram[13]:        301       253       297       276       368       297       366       307       363       311       364       309         0         0         0         0
dram[14]:        317       344       448       306       444       412       380       411       365       405       388       407         0         0       319       315
dram[15]:        327       265       292       279       395       329       392       330       378       327       392       326         0         0       318       317
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=41712 n_nop=41692 n_act=4 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001534
n_activity=201 dram_eff=0.3184
bk0: 4a 41685i bk1: 4a 41684i bk2: 4a 41682i bk3: 4a 41680i bk4: 0a 41710i bk5: 0a 41711i bk6: 0a 41712i bk7: 0a 41712i bk8: 0a 41712i bk9: 0a 41712i bk10: 0a 41712i bk11: 0a 41712i bk12: 0a 41712i bk13: 0a 41712i bk14: 0a 41712i bk15: 0a 41713i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.156522
Bank_Level_Parallism_Col = 0.981000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001534 
total_CMD = 41712 
util_bw = 64 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 41588 

BW Util Bottlenecks: 
RCDc_limit = 65 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41712 
n_nop = 41692 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 16 
Row_Bus_Util =  0.000096 
CoL_Bus_Util = 0.000384 
Either_Row_CoL_Bus_Util = 0.000479 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005850 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00584964
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=41712 n_nop=41684 n_act=4 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002301
n_activity=308 dram_eff=0.3117
bk0: 8a 41677i bk1: 8a 41676i bk2: 4a 41682i bk3: 4a 41681i bk4: 0a 41709i bk5: 0a 41710i bk6: 0a 41710i bk7: 0a 41711i bk8: 0a 41712i bk9: 0a 41712i bk10: 0a 41712i bk11: 0a 41712i bk12: 0a 41712i bk13: 0a 41713i bk14: 0a 41714i bk15: 0a 41714i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002301 
total_CMD = 41712 
util_bw = 96 
Wasted_Col = 80 
Wasted_Row = 0 
Idle = 41536 

BW Util Bottlenecks: 
RCDc_limit = 80 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41712 
n_nop = 41684 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 24 
Row_Bus_Util =  0.000096 
CoL_Bus_Util = 0.000575 
Either_Row_CoL_Bus_Util = 0.000671 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006089 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00608937
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=41712 n_nop=41698 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001151
n_activity=106 dram_eff=0.4528
bk0: 8a 41674i bk1: 4a 41681i bk2: 0a 41712i bk3: 0a 41712i bk4: 0a 41712i bk5: 0a 41712i bk6: 0a 41712i bk7: 0a 41712i bk8: 0a 41712i bk9: 0a 41712i bk10: 0a 41712i bk11: 0a 41712i bk12: 0a 41712i bk13: 0a 41712i bk14: 0a 41712i bk15: 0a 41712i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.306452
Bank_Level_Parallism_Col = 1.295082
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.295082 

BW Util details:
bwutil = 0.001151 
total_CMD = 41712 
util_bw = 48 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 41644 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41712 
n_nop = 41698 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000048 
CoL_Bus_Util = 0.000288 
Either_Row_CoL_Bus_Util = 0.000336 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003356 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00335635
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=41712 n_nop=41702 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007672
n_activity=124 dram_eff=0.2581
bk0: 4a 41684i bk1: 4a 41683i bk2: 0a 41711i bk3: 0a 41711i bk4: 0a 41711i bk5: 0a 41712i bk6: 0a 41712i bk7: 0a 41712i bk8: 0a 41712i bk9: 0a 41712i bk10: 0a 41712i bk11: 0a 41712i bk12: 0a 41712i bk13: 0a 41712i bk14: 0a 41712i bk15: 0a 41713i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000767 
total_CMD = 41712 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 41640 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41712 
n_nop = 41702 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000048 
CoL_Bus_Util = 0.000192 
Either_Row_CoL_Bus_Util = 0.000240 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003045 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00304469
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=41712 n_nop=41702 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007672
n_activity=124 dram_eff=0.2581
bk0: 4a 41684i bk1: 4a 41683i bk2: 0a 41711i bk3: 0a 41711i bk4: 0a 41711i bk5: 0a 41712i bk6: 0a 41712i bk7: 0a 41712i bk8: 0a 41712i bk9: 0a 41712i bk10: 0a 41712i bk11: 0a 41712i bk12: 0a 41712i bk13: 0a 41712i bk14: 0a 41712i bk15: 0a 41713i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000767 
total_CMD = 41712 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 41640 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41712 
n_nop = 41702 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000048 
CoL_Bus_Util = 0.000192 
Either_Row_CoL_Bus_Util = 0.000240 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003021 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00302071
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=41712 n_nop=41702 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007672
n_activity=124 dram_eff=0.2581
bk0: 4a 41684i bk1: 4a 41683i bk2: 0a 41711i bk3: 0a 41711i bk4: 0a 41711i bk5: 0a 41712i bk6: 0a 41712i bk7: 0a 41712i bk8: 0a 41712i bk9: 0a 41712i bk10: 0a 41712i bk11: 0a 41712i bk12: 0a 41712i bk13: 0a 41712i bk14: 0a 41712i bk15: 0a 41713i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000767 
total_CMD = 41712 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 41640 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41712 
n_nop = 41702 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000048 
CoL_Bus_Util = 0.000192 
Either_Row_CoL_Bus_Util = 0.000240 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003045 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00304469
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=41712 n_nop=41702 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007672
n_activity=124 dram_eff=0.2581
bk0: 4a 41684i bk1: 4a 41683i bk2: 0a 41711i bk3: 0a 41711i bk4: 0a 41711i bk5: 0a 41712i bk6: 0a 41712i bk7: 0a 41712i bk8: 0a 41712i bk9: 0a 41712i bk10: 0a 41712i bk11: 0a 41712i bk12: 0a 41712i bk13: 0a 41712i bk14: 0a 41712i bk15: 0a 41713i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000767 
total_CMD = 41712 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 41640 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41712 
n_nop = 41702 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000048 
CoL_Bus_Util = 0.000192 
Either_Row_CoL_Bus_Util = 0.000240 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003069 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00306866
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=41712 n_nop=41702 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007672
n_activity=124 dram_eff=0.2581
bk0: 4a 41683i bk1: 4a 41682i bk2: 0a 41710i bk3: 0a 41711i bk4: 0a 41711i bk5: 0a 41711i bk6: 0a 41712i bk7: 0a 41712i bk8: 0a 41712i bk9: 0a 41712i bk10: 0a 41712i bk11: 0a 41712i bk12: 0a 41713i bk13: 0a 41713i bk14: 0a 41713i bk15: 0a 41713i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000767 
total_CMD = 41712 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 41640 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41712 
n_nop = 41702 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000048 
CoL_Bus_Util = 0.000192 
Either_Row_CoL_Bus_Util = 0.000240 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003117 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00311661
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=41712 n_nop=41702 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007672
n_activity=124 dram_eff=0.2581
bk0: 4a 41684i bk1: 4a 41683i bk2: 0a 41711i bk3: 0a 41711i bk4: 0a 41711i bk5: 0a 41712i bk6: 0a 41712i bk7: 0a 41712i bk8: 0a 41712i bk9: 0a 41712i bk10: 0a 41712i bk11: 0a 41712i bk12: 0a 41712i bk13: 0a 41712i bk14: 0a 41712i bk15: 0a 41713i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000767 
total_CMD = 41712 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 41640 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41712 
n_nop = 41702 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000048 
CoL_Bus_Util = 0.000192 
Either_Row_CoL_Bus_Util = 0.000240 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003021 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00302071
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=41712 n_nop=41702 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007672
n_activity=124 dram_eff=0.2581
bk0: 4a 41684i bk1: 4a 41683i bk2: 0a 41711i bk3: 0a 41711i bk4: 0a 41711i bk5: 0a 41712i bk6: 0a 41712i bk7: 0a 41712i bk8: 0a 41712i bk9: 0a 41712i bk10: 0a 41712i bk11: 0a 41712i bk12: 0a 41712i bk13: 0a 41712i bk14: 0a 41712i bk15: 0a 41713i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000767 
total_CMD = 41712 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 41640 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41712 
n_nop = 41702 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000048 
CoL_Bus_Util = 0.000192 
Either_Row_CoL_Bus_Util = 0.000240 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003021 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00302071
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=41712 n_nop=41702 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007672
n_activity=124 dram_eff=0.2581
bk0: 4a 41684i bk1: 4a 41683i bk2: 0a 41711i bk3: 0a 41711i bk4: 0a 41711i bk5: 0a 41712i bk6: 0a 41712i bk7: 0a 41712i bk8: 0a 41712i bk9: 0a 41712i bk10: 0a 41712i bk11: 0a 41712i bk12: 0a 41712i bk13: 0a 41712i bk14: 0a 41712i bk15: 0a 41713i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000767 
total_CMD = 41712 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 41640 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41712 
n_nop = 41702 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000048 
CoL_Bus_Util = 0.000192 
Either_Row_CoL_Bus_Util = 0.000240 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003021 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00302071
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=41712 n_nop=41702 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007672
n_activity=124 dram_eff=0.2581
bk0: 4a 41684i bk1: 4a 41683i bk2: 0a 41711i bk3: 0a 41711i bk4: 0a 41711i bk5: 0a 41712i bk6: 0a 41712i bk7: 0a 41712i bk8: 0a 41712i bk9: 0a 41712i bk10: 0a 41712i bk11: 0a 41712i bk12: 0a 41712i bk13: 0a 41712i bk14: 0a 41712i bk15: 0a 41713i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000767 
total_CMD = 41712 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 41640 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41712 
n_nop = 41702 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000048 
CoL_Bus_Util = 0.000192 
Either_Row_CoL_Bus_Util = 0.000240 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003045 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00304469
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=41712 n_nop=41702 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007672
n_activity=124 dram_eff=0.2581
bk0: 4a 41684i bk1: 4a 41683i bk2: 0a 41711i bk3: 0a 41711i bk4: 0a 41711i bk5: 0a 41712i bk6: 0a 41712i bk7: 0a 41712i bk8: 0a 41712i bk9: 0a 41712i bk10: 0a 41712i bk11: 0a 41712i bk12: 0a 41712i bk13: 0a 41712i bk14: 0a 41712i bk15: 0a 41713i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000767 
total_CMD = 41712 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 41640 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41712 
n_nop = 41702 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000048 
CoL_Bus_Util = 0.000192 
Either_Row_CoL_Bus_Util = 0.000240 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003093 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00309264
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=41712 n_nop=41702 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007672
n_activity=124 dram_eff=0.2581
bk0: 4a 41684i bk1: 4a 41683i bk2: 0a 41711i bk3: 0a 41711i bk4: 0a 41711i bk5: 0a 41712i bk6: 0a 41712i bk7: 0a 41712i bk8: 0a 41712i bk9: 0a 41712i bk10: 0a 41712i bk11: 0a 41712i bk12: 0a 41712i bk13: 0a 41712i bk14: 0a 41712i bk15: 0a 41713i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000767 
total_CMD = 41712 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 41640 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41712 
n_nop = 41702 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000048 
CoL_Bus_Util = 0.000192 
Either_Row_CoL_Bus_Util = 0.000240 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003093 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00309264
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=41712 n_nop=41697 n_act=3 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001151
n_activity=155 dram_eff=0.3097
bk0: 4a 41681i bk1: 0a 41710i bk2: 0a 41711i bk3: 0a 41711i bk4: 0a 41711i bk5: 0a 41712i bk6: 0a 41712i bk7: 0a 41712i bk8: 0a 41712i bk9: 0a 41712i bk10: 0a 41712i bk11: 0a 41712i bk12: 0a 41713i bk13: 0a 41714i bk14: 4a 41682i bk15: 4a 41675i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.123711
Bank_Level_Parallism_Col = 1.127660
Bank_Level_Parallism_Ready = 1.250000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.127660 

BW Util details:
bwutil = 0.001151 
total_CMD = 41712 
util_bw = 48 
Wasted_Col = 58 
Wasted_Row = 0 
Idle = 41606 

BW Util Bottlenecks: 
RCDc_limit = 58 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41712 
n_nop = 41697 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 12 
Row_Bus_Util =  0.000072 
CoL_Bus_Util = 0.000288 
Either_Row_CoL_Bus_Util = 0.000360 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003668 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00366801
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=41712 n_nop=41702 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007672
n_activity=74 dram_eff=0.4324
bk0: 0a 41710i bk1: 0a 41712i bk2: 0a 41712i bk3: 0a 41712i bk4: 0a 41712i bk5: 0a 41712i bk6: 0a 41712i bk7: 0a 41712i bk8: 0a 41712i bk9: 0a 41712i bk10: 0a 41712i bk11: 0a 41712i bk12: 0a 41712i bk13: 0a 41713i bk14: 4a 41683i bk15: 4a 41667i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.673469
Bank_Level_Parallism_Col = 1.666667
Bank_Level_Parallism_Ready = 1.500000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.666667 

BW Util details:
bwutil = 0.000767 
total_CMD = 41712 
util_bw = 32 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 41660 

BW Util Bottlenecks: 
RCDc_limit = 28 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41712 
n_nop = 41702 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000048 
CoL_Bus_Util = 0.000192 
Either_Row_CoL_Bus_Util = 0.000240 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002278 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00227752

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1128, Miss = 324, Miss_rate = 0.287, Pending_hits = 12, Reservation_fails = 112
L2_cache_bank[1]: Access = 1128, Miss = 324, Miss_rate = 0.287, Pending_hits = 12, Reservation_fails = 105
L2_cache_bank[2]: Access = 1264, Miss = 328, Miss_rate = 0.259, Pending_hits = 24, Reservation_fails = 203
L2_cache_bank[3]: Access = 1264, Miss = 328, Miss_rate = 0.259, Pending_hits = 24, Reservation_fails = 208
L2_cache_bank[4]: Access = 1200, Miss = 328, Miss_rate = 0.273, Pending_hits = 24, Reservation_fails = 203
L2_cache_bank[5]: Access = 1064, Miss = 324, Miss_rate = 0.305, Pending_hits = 12, Reservation_fails = 105
L2_cache_bank[6]: Access = 1064, Miss = 324, Miss_rate = 0.305, Pending_hits = 12, Reservation_fails = 108
L2_cache_bank[7]: Access = 1064, Miss = 324, Miss_rate = 0.305, Pending_hits = 12, Reservation_fails = 110
L2_cache_bank[8]: Access = 1064, Miss = 324, Miss_rate = 0.305, Pending_hits = 12, Reservation_fails = 42
L2_cache_bank[9]: Access = 1064, Miss = 324, Miss_rate = 0.305, Pending_hits = 12, Reservation_fails = 74
L2_cache_bank[10]: Access = 1064, Miss = 324, Miss_rate = 0.305, Pending_hits = 12, Reservation_fails = 111
L2_cache_bank[11]: Access = 1064, Miss = 324, Miss_rate = 0.305, Pending_hits = 12, Reservation_fails = 105
L2_cache_bank[12]: Access = 1064, Miss = 324, Miss_rate = 0.305, Pending_hits = 12, Reservation_fails = 108
L2_cache_bank[13]: Access = 1064, Miss = 324, Miss_rate = 0.305, Pending_hits = 12, Reservation_fails = 107
L2_cache_bank[14]: Access = 1064, Miss = 324, Miss_rate = 0.305, Pending_hits = 12, Reservation_fails = 107
L2_cache_bank[15]: Access = 1064, Miss = 324, Miss_rate = 0.305, Pending_hits = 12, Reservation_fails = 108
L2_cache_bank[16]: Access = 1064, Miss = 324, Miss_rate = 0.305, Pending_hits = 12, Reservation_fails = 112
L2_cache_bank[17]: Access = 1064, Miss = 324, Miss_rate = 0.305, Pending_hits = 12, Reservation_fails = 108
L2_cache_bank[18]: Access = 1064, Miss = 324, Miss_rate = 0.305, Pending_hits = 12, Reservation_fails = 108
L2_cache_bank[19]: Access = 1064, Miss = 324, Miss_rate = 0.305, Pending_hits = 12, Reservation_fails = 107
L2_cache_bank[20]: Access = 1064, Miss = 324, Miss_rate = 0.305, Pending_hits = 12, Reservation_fails = 108
L2_cache_bank[21]: Access = 1064, Miss = 324, Miss_rate = 0.305, Pending_hits = 12, Reservation_fails = 109
L2_cache_bank[22]: Access = 1064, Miss = 324, Miss_rate = 0.305, Pending_hits = 12, Reservation_fails = 103
L2_cache_bank[23]: Access = 1064, Miss = 324, Miss_rate = 0.305, Pending_hits = 12, Reservation_fails = 105
L2_cache_bank[24]: Access = 1064, Miss = 324, Miss_rate = 0.305, Pending_hits = 12, Reservation_fails = 112
L2_cache_bank[25]: Access = 1064, Miss = 324, Miss_rate = 0.305, Pending_hits = 12, Reservation_fails = 108
L2_cache_bank[26]: Access = 1064, Miss = 324, Miss_rate = 0.305, Pending_hits = 12, Reservation_fails = 107
L2_cache_bank[27]: Access = 1064, Miss = 324, Miss_rate = 0.305, Pending_hits = 12, Reservation_fails = 100
L2_cache_bank[28]: Access = 1096, Miss = 328, Miss_rate = 0.299, Pending_hits = 12, Reservation_fails = 106
L2_cache_bank[29]: Access = 960, Miss = 324, Miss_rate = 0.338, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 960, Miss = 324, Miss_rate = 0.338, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 960, Miss = 324, Miss_rate = 0.338, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 34432
L2_total_cache_misses = 10384
L2_total_cache_miss_rate = 0.3016
L2_total_cache_pending_hits = 384
L2_total_cache_reservation_fails = 3309
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 17760
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 24
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2064
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2556
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 7668
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3840
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 384
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 32
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3309
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 96
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 384
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 17792
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 12288
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4736
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3309
L2_cache_data_port_util = 0.033
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=34432
icnt_total_pkts_simt_to_mem=31168
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 31168
Req_Network_cycles = 22704
Req_Network_injected_packets_per_cycle =       1.3728 
Req_Network_conflicts_per_cycle =       0.3927
Req_Network_conflicts_per_cycle_util =       2.1707
Req_Bank_Level_Parallism =       7.5890
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.6228
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0595

Reply_Network_injected_packets_num = 34432
Reply_Network_cycles = 22704
Reply_Network_injected_packets_per_cycle =        1.5166
Reply_Network_conflicts_per_cycle =        1.2957
Reply_Network_conflicts_per_cycle_util =       4.1952
Reply_Bank_Level_Parallism =       4.9104
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.8088
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0446
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 19 sec (19 sec)
gpgpu_simulation_rate = 265690 (inst/sec)
gpgpu_simulation_rate = 1194 (cycle/sec)
gpgpu_silicon_slowdown = 1595477x
launching memcpy command : MemcpyHtoD,0x00007fc725760000,65536
Processing kernel ../../../../hw_run/rodinia_2.0-ft/11.0/srad_v2-rodinia-2.0-ft/__data_matrix128x128_txt_0_127_0_127__5_2___data_result_matrix128x128_1_150_1_100__5_2_txt/traces/kernel-3.traceg
-kernel name = _Z11srad_cuda_1PfS_S_S_S_S_iif
-kernel id = 3
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 6144
-nregs = 22
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fc75b000000
-local mem base_addr = 0x00007fc75d000000
-nvbit version = 1.4
-accelsim tracer version = 3
launching kernel command : ../../../../hw_run/rodinia_2.0-ft/11.0/srad_v2-rodinia-2.0-ft/__data_matrix128x128_txt_0_127_0_127__5_2___data_result_matrix128x128_1_150_1_100__5_2_txt/traces/kernel-3.traceg
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 1,4,0
thread block = 2,4,0
thread block = 3,4,0
thread block = 4,4,0
thread block = 5,4,0
thread block = 6,4,0
thread block = 7,4,0
thread block = 0,5,0
thread block = 1,5,0
thread block = 2,5,0
thread block = 3,5,0
thread block = 4,5,0
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 3: size 0
kernel_name = _Z11srad_cuda_1PfS_S_S_S_S_iif 
kernel_launch_uid = 3 
gpu_sim_cycle = 7883
gpu_sim_insn = 3719373
gpu_ipc =     471.8220
gpu_tot_sim_cycle = 30587
gpu_tot_stall_cycle = 98270
tot_cycles_exec_all_SM = 2027748
cycles_passed = 30587
gpu_tot_sim_insn = 8767486
gpu_tot_ipc =     286.6409
gpu_tot_issued_cta = 192
gpu_occupancy = 43.6448% 
gpu_tot_occupancy = 46.0773% 
max_total_param_size = 0
gpu_stall_dramfull = 3017
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.8511
partiton_level_parallism_total  =       1.4961
partiton_level_parallism_util =       9.2648
partiton_level_parallism_util_total  =       8.0408
L2_BW  =     112.8413 GB/Sec
L2_BW_total  =      97.7050 GB/Sec
gpu_total_sim_rate=350699

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 157344
	L1I_total_cache_misses = 15572
	L1I_total_cache_miss_rate = 0.0990
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1584, Miss = 1486, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 377
	L1D_cache_core[1]: Access = 1568, Miss = 1486, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 368
	L1D_cache_core[2]: Access = 1552, Miss = 1486, Miss_rate = 0.957, Pending_hits = 0, Reservation_fails = 361
	L1D_cache_core[3]: Access = 1568, Miss = 1486, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 369
	L1D_cache_core[4]: Access = 1552, Miss = 1486, Miss_rate = 0.957, Pending_hits = 0, Reservation_fails = 384
	L1D_cache_core[5]: Access = 1584, Miss = 1486, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 373
	L1D_cache_core[6]: Access = 1584, Miss = 1486, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 379
	L1D_cache_core[7]: Access = 1584, Miss = 1486, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 371
	L1D_cache_core[8]: Access = 1568, Miss = 1472, Miss_rate = 0.939, Pending_hits = 0, Reservation_fails = 370
	L1D_cache_core[9]: Access = 1552, Miss = 1472, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 369
	L1D_cache_core[10]: Access = 1536, Miss = 1472, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 383
	L1D_cache_core[11]: Access = 1552, Miss = 1472, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 344
	L1D_cache_core[12]: Access = 1536, Miss = 1472, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 390
	L1D_cache_core[13]: Access = 1568, Miss = 1472, Miss_rate = 0.939, Pending_hits = 0, Reservation_fails = 382
	L1D_cache_core[14]: Access = 1584, Miss = 1486, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 367
	L1D_cache_core[15]: Access = 1584, Miss = 1486, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 371
	L1D_cache_core[16]: Access = 1584, Miss = 1486, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 377
	L1D_cache_core[17]: Access = 1568, Miss = 1486, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 368
	L1D_cache_core[18]: Access = 1568, Miss = 1500, Miss_rate = 0.957, Pending_hits = 0, Reservation_fails = 387
	L1D_cache_core[19]: Access = 1584, Miss = 1500, Miss_rate = 0.947, Pending_hits = 0, Reservation_fails = 408
	L1D_cache_core[20]: Access = 1568, Miss = 1500, Miss_rate = 0.957, Pending_hits = 0, Reservation_fails = 390
	L1D_cache_core[21]: Access = 1600, Miss = 1500, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 364
	L1D_cache_core[22]: Access = 1328, Miss = 1244, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 295
	L1D_cache_core[23]: Access = 1344, Miss = 1244, Miss_rate = 0.926, Pending_hits = 0, Reservation_fails = 279
	L1D_cache_core[24]: Access = 1344, Miss = 1244, Miss_rate = 0.926, Pending_hits = 0, Reservation_fails = 274
	L1D_cache_core[25]: Access = 1328, Miss = 1244, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 329
	L1D_cache_core[26]: Access = 1328, Miss = 1276, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 329
	L1D_cache_core[27]: Access = 1328, Miss = 1276, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 321
	L1D_cache_core[28]: Access = 1312, Miss = 1276, Miss_rate = 0.973, Pending_hits = 0, Reservation_fails = 314
	L1D_cache_core[29]: Access = 1328, Miss = 1276, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 300
	L1D_cache_core[30]: Access = 1296, Miss = 1230, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 287
	L1D_cache_core[31]: Access = 1328, Miss = 1230, Miss_rate = 0.926, Pending_hits = 0, Reservation_fails = 291
	L1D_cache_core[32]: Access = 1328, Miss = 1230, Miss_rate = 0.926, Pending_hits = 0, Reservation_fails = 287
	L1D_cache_core[33]: Access = 1312, Miss = 1230, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 281
	L1D_total_cache_accesses = 50432
	L1D_total_cache_misses = 47664
	L1D_total_cache_miss_rate = 0.9451
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 11839
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.044
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 720
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16933
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3546
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 10251
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 5040
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 20480
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8293
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 141772
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 15572
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 14484
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 32944
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 22528
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 171828

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 3546
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 8293
ctas_completed 192, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
618, 608, 608, 608, 608, 608, 608, 619, 618, 608, 608, 608, 608, 608, 608, 619, 
gpgpu_n_tot_thrd_icount = 8767486
gpgpu_n_tot_w_icount = 314304
gpgpu_n_stall_shd_mem = 25852
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 22144
gpgpu_n_mem_write_global = 22528
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 315392
gpgpu_n_store_insn = 180224
gpgpu_n_shmem_insn = 573440
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 4796
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 21056
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:210589	W0_Idle:2760959	W0_Scoreboard:505591	W1:3002	W2:9030	W3:288	W4:300	W5:274	W6:204	W7:190	W8:140	W9:88	W10:74	W11:48	W12:36	W13:16	W14:1546	W15:1670	W16:646	W17:3	W18:5	W19:8	W20:18	W21:24	W22:37	W23:44	W24:70	W25:95	W26:102	W27:137	W28:918	W29:784	W30:10403	W31:1725	W32:257881
single_issue_nums: WS0:78880	WS1:78240	WS2:78240	WS3:78944	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 177152 {8:22144,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 901120 {40:22528,}
traffic_breakdown_coretomem[INST_ACC_R] = 8704 {8:1088,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 885760 {40:22144,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 180224 {8:22528,}
traffic_breakdown_memtocore[INST_ACC_R] = 174080 {40:4352,}
ENTERING ACCELSIM HERE
maxmflatency = 452 
max_icnt2mem_latency = 177 
maxmrqlatency = 14 
max_icnt2sh_latency = 155 
averagemflatency = 232 
avg_icnt2mem_latency = 55 
avg_mrq_latency = 7 
avg_icnt2sh_latency = 23 
mrq_lat_table:56 	4 	4 	112 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	32421 	12251 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1040 	19 	9 	11640 	21210 	11699 	143 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	13877 	7811 	6531 	6252 	5116 	4838 	247 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	15 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5266      5577      6043      6051         0         0         0         0         0         0         0         0         0         0      5410      5430 
dram[1]:      5920      6261      6196      6067         0         0         0         0         0         0         0         0         0         0      5402      5422 
dram[2]:      6575      6583         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      6900      7223         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      7234      7550         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      7876      8190         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      8504      8826         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      9445      9137         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      7875      9772         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:     10100     11346         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:     11757     12083         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:     12492     12901         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:     13238     13588         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:     13899     14207         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:     14527         0         0         0         0         0         0         0         0         0         0         0         0         0      5958      5941 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0      5956      5950 
average row accesses per activate:
dram[0]:  4.000000  4.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  4.000000 
dram[1]:  8.000000  8.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  4.000000 
dram[2]:  8.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  4.000000 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  4.000000 
average row locality = 176/41 = 4.292683
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         4         4         4         0         0         0         0         0         0         0         0         0         0         4         4 
dram[1]:         8         8         4         4         0         0         0         0         0         0         0         0         0         0         4         4 
dram[2]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         4         4 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         4         4 
total dram reads = 176
min_bank_accesses = 0!
chip skew: 32/8 = 4.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      17800     19210     13904     14752    none      none      none      none      none      none      none      none      none      none        4043      4524
dram[1]:      10538      9226     14614     13459    none      none      none      none      none      none      none      none      none      none        4389      3870
dram[2]:       8315     17440    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:      20700     17174    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:      16619     17512    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:      17976     17106    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:      16340     16585    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:      17224     17557    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:      16532     17424    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:      17877     16624    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:      16344     17268    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:      17959     17025    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:      16872     17395    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:      18054     16789    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:      17919    none      none      none      none      none      none      none      none      none      none      none      none      none        4111      4574
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none        4481      3898
maximum mf latency per bank:
dram[0]:        288       374       315       324       309       441       309       442       312       449       313       446       210       231       318       339
dram[1]:        355       294       452       315       393       381       396       386       399       367       392       370       236       237       332       332
dram[2]:        298       343       303       318       353       415       355       418       332       415       357       417       215       229       297       298
dram[3]:        357       301       315       286       395       388       398       395       401       377       394       381       236       239       313       255
dram[4]:        305       333       332       306       304       352       326       347       280       356       302       353       208       246       333       282
dram[5]:        353       342       316       333       374       339       379       344       377       346       383       344       236       243       297       340
dram[6]:        284       307       303       306       308       405       302       404       287       398       304       406       208       249       307       276
dram[7]:        305       335       285       330       352       369       356       371       365       368       361       375       234       245       265       338
dram[8]:        277       346       276       342       313       382       321       383       322       378       325       386       206       228       277       352
dram[9]:        335       273       286       278       394       352       395       350       385       319       394       342       236       243       264       274
dram[10]:        264       356       269       353       304       360       316       359       317       331       318       341       208       226       266       356
dram[11]:        345       279       288       280       404       370       404       372       394       346       404       372       232       245       287       264
dram[12]:        348       326       299       308       408       409       431       395       395       395       418       408       209       232       303       318
dram[13]:        306       295       307       295       368       298       366       307       363       311       364       309       242       243       305       282
dram[14]:        317       344       448       311       444       412       380       411       365       405       388       407       208       232       319       322
dram[15]:        327       267       309       279       395       329       392       330       378       327       392       326       239       239       318       317
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=56195 n_nop=56165 n_act=6 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001708
n_activity=299 dram_eff=0.3211
bk0: 4a 56166i bk1: 4a 56165i bk2: 4a 56164i bk3: 4a 56163i bk4: 0a 56193i bk5: 0a 56194i bk6: 0a 56195i bk7: 0a 56195i bk8: 0a 56195i bk9: 0a 56195i bk10: 0a 56195i bk11: 0a 56196i bk12: 0a 56196i bk13: 0a 56196i bk14: 4a 56172i bk15: 4a 56166i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.108571
Bank_Level_Parallism_Col = 0.981000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001708 
total_CMD = 56195 
util_bw = 96 
Wasted_Col = 96 
Wasted_Row = 0 
Idle = 56003 

BW Util Bottlenecks: 
RCDc_limit = 101 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56195 
n_nop = 56165 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 24 
Row_Bus_Util =  0.000107 
CoL_Bus_Util = 0.000427 
Either_Row_CoL_Bus_Util = 0.000534 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005588 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00558769
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=56195 n_nop=56157 n_act=6 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002278
n_activity=407 dram_eff=0.3145
bk0: 8a 56159i bk1: 8a 56158i bk2: 4a 56165i bk3: 4a 56164i bk4: 0a 56192i bk5: 0a 56193i bk6: 0a 56193i bk7: 0a 56194i bk8: 0a 56195i bk9: 0a 56195i bk10: 0a 56195i bk11: 0a 56195i bk12: 0a 56195i bk13: 0a 56196i bk14: 4a 56175i bk15: 4a 56167i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.812500
Row_Buffer_Locality_read = 0.812500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.004651
Bank_Level_Parallism_Col = 1.004785
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.004785 

BW Util details:
bwutil = 0.002278 
total_CMD = 56195 
util_bw = 128 
Wasted_Col = 114 
Wasted_Row = 0 
Idle = 55953 

BW Util Bottlenecks: 
RCDc_limit = 114 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56195 
n_nop = 56157 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 32 
Row_Bus_Util =  0.000107 
CoL_Bus_Util = 0.000569 
Either_Row_CoL_Bus_Util = 0.000676 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005623 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00562328
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=56195 n_nop=56181 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008542
n_activity=106 dram_eff=0.4528
bk0: 8a 56157i bk1: 4a 56164i bk2: 0a 56195i bk3: 0a 56195i bk4: 0a 56195i bk5: 0a 56195i bk6: 0a 56195i bk7: 0a 56195i bk8: 0a 56195i bk9: 0a 56195i bk10: 0a 56195i bk11: 0a 56195i bk12: 0a 56195i bk13: 0a 56195i bk14: 0a 56195i bk15: 0a 56195i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.306452
Bank_Level_Parallism_Col = 1.295082
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.295082 

BW Util details:
bwutil = 0.000854 
total_CMD = 56195 
util_bw = 48 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 56127 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56195 
n_nop = 56181 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000036 
CoL_Bus_Util = 0.000214 
Either_Row_CoL_Bus_Util = 0.000249 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002491 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00249132
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=56195 n_nop=56185 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005694
n_activity=124 dram_eff=0.2581
bk0: 4a 56167i bk1: 4a 56166i bk2: 0a 56194i bk3: 0a 56194i bk4: 0a 56194i bk5: 0a 56195i bk6: 0a 56195i bk7: 0a 56195i bk8: 0a 56195i bk9: 0a 56195i bk10: 0a 56195i bk11: 0a 56195i bk12: 0a 56195i bk13: 0a 56195i bk14: 0a 56195i bk15: 0a 56196i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000569 
total_CMD = 56195 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 56123 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56195 
n_nop = 56185 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000036 
CoL_Bus_Util = 0.000142 
Either_Row_CoL_Bus_Util = 0.000178 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002260 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00225999
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=56195 n_nop=56185 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005694
n_activity=124 dram_eff=0.2581
bk0: 4a 56167i bk1: 4a 56166i bk2: 0a 56194i bk3: 0a 56194i bk4: 0a 56194i bk5: 0a 56195i bk6: 0a 56195i bk7: 0a 56195i bk8: 0a 56195i bk9: 0a 56195i bk10: 0a 56195i bk11: 0a 56195i bk12: 0a 56195i bk13: 0a 56195i bk14: 0a 56195i bk15: 0a 56196i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000569 
total_CMD = 56195 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 56123 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56195 
n_nop = 56185 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000036 
CoL_Bus_Util = 0.000142 
Either_Row_CoL_Bus_Util = 0.000178 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002242 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00224219
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=56195 n_nop=56185 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005694
n_activity=124 dram_eff=0.2581
bk0: 4a 56167i bk1: 4a 56166i bk2: 0a 56194i bk3: 0a 56194i bk4: 0a 56194i bk5: 0a 56195i bk6: 0a 56195i bk7: 0a 56195i bk8: 0a 56195i bk9: 0a 56195i bk10: 0a 56195i bk11: 0a 56195i bk12: 0a 56195i bk13: 0a 56195i bk14: 0a 56195i bk15: 0a 56196i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000569 
total_CMD = 56195 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 56123 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56195 
n_nop = 56185 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000036 
CoL_Bus_Util = 0.000142 
Either_Row_CoL_Bus_Util = 0.000178 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002260 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00225999
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=56195 n_nop=56185 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005694
n_activity=124 dram_eff=0.2581
bk0: 4a 56167i bk1: 4a 56166i bk2: 0a 56194i bk3: 0a 56194i bk4: 0a 56194i bk5: 0a 56195i bk6: 0a 56195i bk7: 0a 56195i bk8: 0a 56195i bk9: 0a 56195i bk10: 0a 56195i bk11: 0a 56195i bk12: 0a 56195i bk13: 0a 56195i bk14: 0a 56195i bk15: 0a 56196i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000569 
total_CMD = 56195 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 56123 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56195 
n_nop = 56185 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000036 
CoL_Bus_Util = 0.000142 
Either_Row_CoL_Bus_Util = 0.000178 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002278 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00227778
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=56195 n_nop=56185 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005694
n_activity=124 dram_eff=0.2581
bk0: 4a 56166i bk1: 4a 56165i bk2: 0a 56193i bk3: 0a 56194i bk4: 0a 56194i bk5: 0a 56194i bk6: 0a 56195i bk7: 0a 56195i bk8: 0a 56195i bk9: 0a 56195i bk10: 0a 56195i bk11: 0a 56195i bk12: 0a 56196i bk13: 0a 56196i bk14: 0a 56196i bk15: 0a 56196i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000569 
total_CMD = 56195 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 56123 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56195 
n_nop = 56185 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000036 
CoL_Bus_Util = 0.000142 
Either_Row_CoL_Bus_Util = 0.000178 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002313 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00231337
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=56195 n_nop=56185 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005694
n_activity=124 dram_eff=0.2581
bk0: 4a 56167i bk1: 4a 56166i bk2: 0a 56194i bk3: 0a 56194i bk4: 0a 56194i bk5: 0a 56195i bk6: 0a 56195i bk7: 0a 56195i bk8: 0a 56195i bk9: 0a 56195i bk10: 0a 56195i bk11: 0a 56195i bk12: 0a 56195i bk13: 0a 56195i bk14: 0a 56195i bk15: 0a 56196i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000569 
total_CMD = 56195 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 56123 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56195 
n_nop = 56185 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000036 
CoL_Bus_Util = 0.000142 
Either_Row_CoL_Bus_Util = 0.000178 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002242 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00224219
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=56195 n_nop=56185 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005694
n_activity=124 dram_eff=0.2581
bk0: 4a 56167i bk1: 4a 56166i bk2: 0a 56194i bk3: 0a 56194i bk4: 0a 56194i bk5: 0a 56195i bk6: 0a 56195i bk7: 0a 56195i bk8: 0a 56195i bk9: 0a 56195i bk10: 0a 56195i bk11: 0a 56195i bk12: 0a 56195i bk13: 0a 56195i bk14: 0a 56195i bk15: 0a 56196i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000569 
total_CMD = 56195 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 56123 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56195 
n_nop = 56185 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000036 
CoL_Bus_Util = 0.000142 
Either_Row_CoL_Bus_Util = 0.000178 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002242 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00224219
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=56195 n_nop=56185 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005694
n_activity=124 dram_eff=0.2581
bk0: 4a 56167i bk1: 4a 56166i bk2: 0a 56194i bk3: 0a 56194i bk4: 0a 56194i bk5: 0a 56195i bk6: 0a 56195i bk7: 0a 56195i bk8: 0a 56195i bk9: 0a 56195i bk10: 0a 56195i bk11: 0a 56195i bk12: 0a 56195i bk13: 0a 56195i bk14: 0a 56195i bk15: 0a 56196i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000569 
total_CMD = 56195 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 56123 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56195 
n_nop = 56185 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000036 
CoL_Bus_Util = 0.000142 
Either_Row_CoL_Bus_Util = 0.000178 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002242 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00224219
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=56195 n_nop=56185 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005694
n_activity=124 dram_eff=0.2581
bk0: 4a 56167i bk1: 4a 56166i bk2: 0a 56194i bk3: 0a 56194i bk4: 0a 56194i bk5: 0a 56195i bk6: 0a 56195i bk7: 0a 56195i bk8: 0a 56195i bk9: 0a 56195i bk10: 0a 56195i bk11: 0a 56195i bk12: 0a 56195i bk13: 0a 56195i bk14: 0a 56195i bk15: 0a 56196i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000569 
total_CMD = 56195 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 56123 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56195 
n_nop = 56185 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000036 
CoL_Bus_Util = 0.000142 
Either_Row_CoL_Bus_Util = 0.000178 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002260 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00225999
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=56195 n_nop=56185 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005694
n_activity=124 dram_eff=0.2581
bk0: 4a 56167i bk1: 4a 56166i bk2: 0a 56194i bk3: 0a 56194i bk4: 0a 56194i bk5: 0a 56195i bk6: 0a 56195i bk7: 0a 56195i bk8: 0a 56195i bk9: 0a 56195i bk10: 0a 56195i bk11: 0a 56195i bk12: 0a 56195i bk13: 0a 56195i bk14: 0a 56195i bk15: 0a 56196i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000569 
total_CMD = 56195 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 56123 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56195 
n_nop = 56185 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000036 
CoL_Bus_Util = 0.000142 
Either_Row_CoL_Bus_Util = 0.000178 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002296 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00229558
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=56195 n_nop=56185 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005694
n_activity=124 dram_eff=0.2581
bk0: 4a 56167i bk1: 4a 56166i bk2: 0a 56194i bk3: 0a 56194i bk4: 0a 56194i bk5: 0a 56195i bk6: 0a 56195i bk7: 0a 56195i bk8: 0a 56195i bk9: 0a 56195i bk10: 0a 56195i bk11: 0a 56195i bk12: 0a 56195i bk13: 0a 56195i bk14: 0a 56195i bk15: 0a 56196i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000569 
total_CMD = 56195 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 56123 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56195 
n_nop = 56185 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000036 
CoL_Bus_Util = 0.000142 
Either_Row_CoL_Bus_Util = 0.000178 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002296 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00229558
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=56195 n_nop=56180 n_act=3 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008542
n_activity=155 dram_eff=0.3097
bk0: 4a 56164i bk1: 0a 56193i bk2: 0a 56194i bk3: 0a 56194i bk4: 0a 56194i bk5: 0a 56195i bk6: 0a 56195i bk7: 0a 56195i bk8: 0a 56195i bk9: 0a 56195i bk10: 0a 56195i bk11: 0a 56195i bk12: 0a 56196i bk13: 0a 56197i bk14: 4a 56165i bk15: 4a 56158i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.123711
Bank_Level_Parallism_Col = 1.127660
Bank_Level_Parallism_Ready = 1.250000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.127660 

BW Util details:
bwutil = 0.000854 
total_CMD = 56195 
util_bw = 48 
Wasted_Col = 58 
Wasted_Row = 0 
Idle = 56089 

BW Util Bottlenecks: 
RCDc_limit = 58 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56195 
n_nop = 56180 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 12 
Row_Bus_Util =  0.000053 
CoL_Bus_Util = 0.000214 
Either_Row_CoL_Bus_Util = 0.000267 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002723 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00272266
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=56195 n_nop=56185 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005694
n_activity=74 dram_eff=0.4324
bk0: 0a 56193i bk1: 0a 56195i bk2: 0a 56195i bk3: 0a 56195i bk4: 0a 56195i bk5: 0a 56195i bk6: 0a 56195i bk7: 0a 56195i bk8: 0a 56195i bk9: 0a 56195i bk10: 0a 56195i bk11: 0a 56195i bk12: 0a 56195i bk13: 0a 56196i bk14: 4a 56166i bk15: 4a 56150i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.673469
Bank_Level_Parallism_Col = 1.666667
Bank_Level_Parallism_Ready = 1.500000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.666667 

BW Util details:
bwutil = 0.000569 
total_CMD = 56195 
util_bw = 32 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 56143 

BW Util Bottlenecks: 
RCDc_limit = 28 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56195 
n_nop = 56185 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000036 
CoL_Bus_Util = 0.000142 
Either_Row_CoL_Bus_Util = 0.000178 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001691 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00169054

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1608, Miss = 644, Miss_rate = 0.400, Pending_hits = 12, Reservation_fails = 112
L2_cache_bank[1]: Access = 1608, Miss = 644, Miss_rate = 0.400, Pending_hits = 12, Reservation_fails = 105
L2_cache_bank[2]: Access = 1744, Miss = 648, Miss_rate = 0.372, Pending_hits = 24, Reservation_fails = 203
L2_cache_bank[3]: Access = 1744, Miss = 648, Miss_rate = 0.372, Pending_hits = 24, Reservation_fails = 208
L2_cache_bank[4]: Access = 1648, Miss = 648, Miss_rate = 0.393, Pending_hits = 24, Reservation_fails = 203
L2_cache_bank[5]: Access = 1512, Miss = 644, Miss_rate = 0.426, Pending_hits = 12, Reservation_fails = 105
L2_cache_bank[6]: Access = 1512, Miss = 644, Miss_rate = 0.426, Pending_hits = 12, Reservation_fails = 108
L2_cache_bank[7]: Access = 1512, Miss = 644, Miss_rate = 0.426, Pending_hits = 12, Reservation_fails = 110
L2_cache_bank[8]: Access = 1512, Miss = 644, Miss_rate = 0.426, Pending_hits = 12, Reservation_fails = 42
L2_cache_bank[9]: Access = 1512, Miss = 644, Miss_rate = 0.426, Pending_hits = 12, Reservation_fails = 74
L2_cache_bank[10]: Access = 1512, Miss = 644, Miss_rate = 0.426, Pending_hits = 12, Reservation_fails = 111
L2_cache_bank[11]: Access = 1512, Miss = 644, Miss_rate = 0.426, Pending_hits = 12, Reservation_fails = 105
L2_cache_bank[12]: Access = 1512, Miss = 644, Miss_rate = 0.426, Pending_hits = 12, Reservation_fails = 108
L2_cache_bank[13]: Access = 1512, Miss = 644, Miss_rate = 0.426, Pending_hits = 12, Reservation_fails = 107
L2_cache_bank[14]: Access = 1512, Miss = 644, Miss_rate = 0.426, Pending_hits = 12, Reservation_fails = 107
L2_cache_bank[15]: Access = 1512, Miss = 644, Miss_rate = 0.426, Pending_hits = 12, Reservation_fails = 108
L2_cache_bank[16]: Access = 1512, Miss = 644, Miss_rate = 0.426, Pending_hits = 12, Reservation_fails = 112
L2_cache_bank[17]: Access = 1512, Miss = 644, Miss_rate = 0.426, Pending_hits = 12, Reservation_fails = 108
L2_cache_bank[18]: Access = 1512, Miss = 644, Miss_rate = 0.426, Pending_hits = 12, Reservation_fails = 108
L2_cache_bank[19]: Access = 1512, Miss = 644, Miss_rate = 0.426, Pending_hits = 12, Reservation_fails = 107
L2_cache_bank[20]: Access = 1512, Miss = 644, Miss_rate = 0.426, Pending_hits = 12, Reservation_fails = 108
L2_cache_bank[21]: Access = 1512, Miss = 644, Miss_rate = 0.426, Pending_hits = 12, Reservation_fails = 109
L2_cache_bank[22]: Access = 1512, Miss = 644, Miss_rate = 0.426, Pending_hits = 12, Reservation_fails = 103
L2_cache_bank[23]: Access = 1512, Miss = 644, Miss_rate = 0.426, Pending_hits = 12, Reservation_fails = 105
L2_cache_bank[24]: Access = 1512, Miss = 644, Miss_rate = 0.426, Pending_hits = 12, Reservation_fails = 112
L2_cache_bank[25]: Access = 1512, Miss = 644, Miss_rate = 0.426, Pending_hits = 12, Reservation_fails = 108
L2_cache_bank[26]: Access = 1512, Miss = 644, Miss_rate = 0.426, Pending_hits = 12, Reservation_fails = 107
L2_cache_bank[27]: Access = 1512, Miss = 644, Miss_rate = 0.426, Pending_hits = 12, Reservation_fails = 100
L2_cache_bank[28]: Access = 1576, Miss = 648, Miss_rate = 0.411, Pending_hits = 12, Reservation_fails = 106
L2_cache_bank[29]: Access = 1440, Miss = 644, Miss_rate = 0.447, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 1440, Miss = 644, Miss_rate = 0.447, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 1440, Miss = 644, Miss_rate = 0.447, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 49024
L2_total_cache_misses = 20624
L2_total_cache_miss_rate = 0.4207
L2_total_cache_pending_hits = 384
L2_total_cache_reservation_fails = 3309
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 22096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 36
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2080
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5112
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 15336
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3840
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 384
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 32
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3309
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 96
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 384
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 22144
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 22528
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4736
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3309
L2_cache_data_port_util = 0.029
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=49024
icnt_total_pkts_simt_to_mem=45760
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 45760
Req_Network_cycles = 30587
Req_Network_injected_packets_per_cycle =       1.4961 
Req_Network_conflicts_per_cycle =       0.4016
Req_Network_conflicts_per_cycle_util =       2.1619
Req_Bank_Level_Parallism =       8.0535
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.5488
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0591

Reply_Network_injected_packets_num = 49024
Reply_Network_cycles = 30587
Reply_Network_injected_packets_per_cycle =        1.6028
Reply_Network_conflicts_per_cycle =        1.4976
Reply_Network_conflicts_per_cycle_util =       5.2851
Reply_Bank_Level_Parallism =       5.6564
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.9145
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0471
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 25 sec (25 sec)
gpgpu_simulation_rate = 350699 (inst/sec)
gpgpu_simulation_rate = 1223 (cycle/sec)
gpgpu_silicon_slowdown = 1557645x
Processing kernel ../../../../hw_run/rodinia_2.0-ft/11.0/srad_v2-rodinia-2.0-ft/__data_matrix128x128_txt_0_127_0_127__5_2___data_result_matrix128x128_1_150_1_100__5_2_txt/traces/kernel-4.traceg
-kernel name = _Z11srad_cuda_2PfS_S_S_S_S_iiff
-kernel id = 4
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 5120
-nregs = 26
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fc75b000000
-local mem base_addr = 0x00007fc75d000000
-nvbit version = 1.4
-accelsim tracer version = 3
launching kernel command : ../../../../hw_run/rodinia_2.0-ft/11.0/srad_v2-rodinia-2.0-ft/__data_matrix128x128_txt_0_127_0_127__5_2___data_result_matrix128x128_1_150_1_100__5_2_txt/traces/kernel-4.traceg
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 31 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 32 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 33 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 1,4,0
thread block = 2,4,0
thread block = 3,4,0
thread block = 4,4,0
thread block = 5,4,0
thread block = 6,4,0
thread block = 7,4,0
thread block = 0,5,0
thread block = 1,5,0
thread block = 2,5,0
thread block = 3,5,0
thread block = 4,5,0
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 4: size 0
kernel_name = _Z11srad_cuda_2PfS_S_S_S_S_iiff 
kernel_launch_uid = 4 
gpu_sim_cycle = 7295
gpu_sim_insn = 1329984
gpu_ipc =     182.3145
gpu_tot_sim_cycle = 37882
gpu_tot_stall_cycle = 113191
tot_cycles_exec_all_SM = 2302152
cycles_passed = 37882
gpu_tot_sim_insn = 10097470
gpu_tot_ipc =     266.5506
gpu_tot_issued_cta = 256
gpu_occupancy = 44.8787% 
gpu_tot_occupancy = 45.9345% 
max_total_param_size = 0
gpu_stall_dramfull = 3017
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.1231
partiton_level_parallism_total  =       1.6168
partiton_level_parallism_util =       9.7225
partiton_level_parallism_util_total  =       8.4086
L2_BW  =     129.4241 GB/Sec
L2_BW_total  =     103.8132 GB/Sec
gpu_total_sim_rate=325724

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 181984
	L1I_total_cache_misses = 15572
	L1I_total_cache_miss_rate = 0.0856
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2096, Miss = 1934, Miss_rate = 0.923, Pending_hits = 0, Reservation_fails = 504
	L1D_cache_core[1]: Access = 2096, Miss = 1934, Miss_rate = 0.923, Pending_hits = 0, Reservation_fails = 470
	L1D_cache_core[2]: Access = 2064, Miss = 1934, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 464
	L1D_cache_core[3]: Access = 2096, Miss = 1934, Miss_rate = 0.923, Pending_hits = 0, Reservation_fails = 462
	L1D_cache_core[4]: Access = 2064, Miss = 1934, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 478
	L1D_cache_core[5]: Access = 2096, Miss = 1934, Miss_rate = 0.923, Pending_hits = 0, Reservation_fails = 470
	L1D_cache_core[6]: Access = 2096, Miss = 1934, Miss_rate = 0.923, Pending_hits = 0, Reservation_fails = 490
	L1D_cache_core[7]: Access = 2096, Miss = 1934, Miss_rate = 0.923, Pending_hits = 0, Reservation_fails = 475
	L1D_cache_core[8]: Access = 2080, Miss = 1920, Miss_rate = 0.923, Pending_hits = 0, Reservation_fails = 460
	L1D_cache_core[9]: Access = 2080, Miss = 1920, Miss_rate = 0.923, Pending_hits = 0, Reservation_fails = 467
	L1D_cache_core[10]: Access = 2064, Miss = 1934, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 454
	L1D_cache_core[11]: Access = 2096, Miss = 1934, Miss_rate = 0.923, Pending_hits = 0, Reservation_fails = 466
	L1D_cache_core[12]: Access = 2064, Miss = 1934, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 493
	L1D_cache_core[13]: Access = 2096, Miss = 1934, Miss_rate = 0.923, Pending_hits = 0, Reservation_fails = 477
	L1D_cache_core[14]: Access = 2112, Miss = 1948, Miss_rate = 0.922, Pending_hits = 0, Reservation_fails = 459
	L1D_cache_core[15]: Access = 2112, Miss = 1948, Miss_rate = 0.922, Pending_hits = 0, Reservation_fails = 455
	L1D_cache_core[16]: Access = 2112, Miss = 1948, Miss_rate = 0.922, Pending_hits = 0, Reservation_fails = 464
	L1D_cache_core[17]: Access = 2112, Miss = 1948, Miss_rate = 0.922, Pending_hits = 0, Reservation_fails = 509
	L1D_cache_core[18]: Access = 1824, Miss = 1724, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 429
	L1D_cache_core[19]: Access = 1856, Miss = 1724, Miss_rate = 0.929, Pending_hits = 0, Reservation_fails = 455
	L1D_cache_core[20]: Access = 1824, Miss = 1724, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 426
	L1D_cache_core[21]: Access = 1856, Miss = 1724, Miss_rate = 0.929, Pending_hits = 0, Reservation_fails = 401
	L1D_cache_core[22]: Access = 1840, Miss = 1692, Miss_rate = 0.920, Pending_hits = 0, Reservation_fails = 397
	L1D_cache_core[23]: Access = 1856, Miss = 1692, Miss_rate = 0.912, Pending_hits = 0, Reservation_fails = 397
	L1D_cache_core[24]: Access = 1856, Miss = 1692, Miss_rate = 0.912, Pending_hits = 0, Reservation_fails = 387
	L1D_cache_core[25]: Access = 1840, Miss = 1692, Miss_rate = 0.920, Pending_hits = 0, Reservation_fails = 442
	L1D_cache_core[26]: Access = 1840, Miss = 1724, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 439
	L1D_cache_core[27]: Access = 1856, Miss = 1724, Miss_rate = 0.929, Pending_hits = 0, Reservation_fails = 424
	L1D_cache_core[28]: Access = 1824, Miss = 1724, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 428
	L1D_cache_core[29]: Access = 1856, Miss = 1724, Miss_rate = 0.929, Pending_hits = 0, Reservation_fails = 382
	L1D_cache_core[30]: Access = 1808, Miss = 1678, Miss_rate = 0.928, Pending_hits = 0, Reservation_fails = 384
	L1D_cache_core[31]: Access = 1840, Miss = 1678, Miss_rate = 0.912, Pending_hits = 0, Reservation_fails = 399
	L1D_cache_core[32]: Access = 1840, Miss = 1678, Miss_rate = 0.912, Pending_hits = 0, Reservation_fails = 397
	L1D_cache_core[33]: Access = 1824, Miss = 1678, Miss_rate = 0.920, Pending_hits = 0, Reservation_fails = 362
	L1D_total_cache_accesses = 67072
	L1D_total_cache_misses = 62112
	L1D_total_cache_miss_rate = 0.9260
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 15066
	L1D_cache_data_port_util = 0.009
	L1D_cache_fill_port_util = 0.062
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 864
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 29226
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6707
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 12406
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 6048
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4096
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 20480
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8359
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 166412
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 15572
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 14484
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 48544
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 24576
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 196468

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 6707
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 8359
ctas_completed 256, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
714, 704, 704, 704, 704, 704, 704, 716, 714, 704, 704, 704, 704, 704, 704, 716, 
gpgpu_n_tot_thrd_icount = 10097470
gpgpu_n_tot_w_icount = 363520
gpgpu_n_stall_shd_mem = 31730
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 35584
gpgpu_n_mem_write_global = 24576
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 450560
gpgpu_n_store_insn = 196608
gpgpu_n_shmem_insn = 737280
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 5372
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 26358
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:244899	W0_Idle:2956355	W0_Scoreboard:737351	W1:3322	W2:11334	W3:288	W4:300	W5:274	W6:204	W7:190	W8:140	W9:88	W10:74	W11:48	W12:36	W13:16	W14:1546	W15:1798	W16:646	W17:3	W18:5	W19:8	W20:18	W21:24	W22:37	W23:44	W24:70	W25:95	W26:102	W27:137	W28:918	W29:784	W30:12387	W31:1725	W32:297369
single_issue_nums: WS0:91168	WS1:90528	WS2:90528	WS3:91296	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 284672 {8:35584,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 983040 {40:24576,}
traffic_breakdown_coretomem[INST_ACC_R] = 8704 {8:1088,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1423360 {40:35584,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 196608 {8:24576,}
traffic_breakdown_memtocore[INST_ACC_R] = 174080 {40:4352,}
ENTERING ACCELSIM HERE
maxmflatency = 452 
max_icnt2mem_latency = 190 
maxmrqlatency = 14 
max_icnt2sh_latency = 155 
averagemflatency = 236 
avg_icnt2mem_latency = 54 
avg_mrq_latency = 7 
avg_icnt2sh_latency = 19 
mrq_lat_table:56 	4 	4 	112 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	43079 	17081 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1040 	19 	9 	15336 	26474 	16928 	1442 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	21285 	10926 	8068 	8253 	6264 	5117 	247 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	18 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5266      5577      6043      6051         0         0         0         0         0         0         0         0         0         0      5410      5430 
dram[1]:      5920      6261      6196      6067         0         0         0         0         0         0         0         0         0         0      5402      5422 
dram[2]:      6575      6583         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      6900      7223         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      7234      7550         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      7876      8190         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      8504      8826         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      9445      9137         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      7875      9772         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:     10100     11346         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:     11757     12083         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:     12492     12901         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:     13238     13588         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:     13899     14207         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:     14527         0         0         0         0         0         0         0         0         0         0         0         0         0      5958      5941 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0      5956      5950 
average row accesses per activate:
dram[0]:  4.000000  4.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  4.000000 
dram[1]:  8.000000  8.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  4.000000 
dram[2]:  8.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  4.000000 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  4.000000 
average row locality = 176/41 = 4.292683
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         4         4         4         0         0         0         0         0         0         0         0         0         0         4         4 
dram[1]:         8         8         4         4         0         0         0         0         0         0         0         0         0         0         4         4 
dram[2]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         4         4 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         4         4 
total dram reads = 176
min_bank_accesses = 0!
chip skew: 32/8 = 4.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      22371     23981     18098     19201    none      none      none      none      none      none      none      none      none      none       10074     10709
dram[1]:      12898     11736     19033     18218    none      none      none      none      none      none      none      none      none      none       10565      9991
dram[2]:      10469     21846    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:      25371     21711    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:      20838     21930    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:      22309     21351    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:      20545     21016    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:      21723     21706    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:      20716     21891    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:      22335     21065    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:      20521     21766    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:      22465     21546    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:      21101     21818    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:      22525     21168    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:      22137    none      none      none      none      none      none      none      none      none      none      none      none      none        8797      9368
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none        9298      8628
maximum mf latency per bank:
dram[0]:        388       393       337       391       342       441       341       442       312       449       313       446       266       284       318       339
dram[1]:        355       413       452       407       393       392       396       406       399       367       392       370       279       312       332       332
dram[2]:        378       360       336       356       353       415       355       418       332       415       357       417       268       286       297       298
dram[3]:        362       380       358       379       395       388       398       395       401       377       394       381       281       276       313       285
dram[4]:        352       359       356       366       344       364       349       366       280       356       302       353       274       269       333       282
dram[5]:        353       365       331       363       374       353       379       353       377       346       383       344       275       275       297       340
dram[6]:        354       362       358       368       346       405       345       404       287       398       304       406       277       272       307       276
dram[7]:        348       349       352       353       352       369       356       371       365       368       361       375       271       268       265       338
dram[8]:        329       367       326       369       316       382       321       383       322       378       325       386       273       268       277       352
dram[9]:        350       380       349       382       394       374       395       372       385       319       394       342       274       285       264       295
dram[10]:        330       369       324       372       312       367       323       371       317       331       318       341       268       270       266       356
dram[11]:        359       382       359       384       404       379       404       374       394       346       404       372       276       288       287       298
dram[12]:        349       362       344       368       408       409       431       395       395       395       418       408       272       260       303       318
dram[13]:        346       360       349       364       368       363       366       362       363       311       364       309       284       268       305       282
dram[14]:        353       365       448       370       444       412       380       411       365       405       388       407       274       254       319       322
dram[15]:        349       353       344       355       395       353       392       358       378       327       392       326       286       253       318       317
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=69598 n_nop=69568 n_act=6 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001379
n_activity=299 dram_eff=0.3211
bk0: 4a 69569i bk1: 4a 69568i bk2: 4a 69567i bk3: 4a 69566i bk4: 0a 69596i bk5: 0a 69597i bk6: 0a 69598i bk7: 0a 69598i bk8: 0a 69598i bk9: 0a 69598i bk10: 0a 69598i bk11: 0a 69599i bk12: 0a 69599i bk13: 0a 69599i bk14: 4a 69575i bk15: 4a 69569i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.108571
Bank_Level_Parallism_Col = 0.981000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001379 
total_CMD = 69598 
util_bw = 96 
Wasted_Col = 96 
Wasted_Row = 0 
Idle = 69406 

BW Util Bottlenecks: 
RCDc_limit = 101 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 69598 
n_nop = 69568 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 24 
Row_Bus_Util =  0.000086 
CoL_Bus_Util = 0.000345 
Either_Row_CoL_Bus_Util = 0.000431 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004512 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00451162
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=69598 n_nop=69560 n_act=6 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001839
n_activity=407 dram_eff=0.3145
bk0: 8a 69562i bk1: 8a 69561i bk2: 4a 69568i bk3: 4a 69567i bk4: 0a 69595i bk5: 0a 69596i bk6: 0a 69596i bk7: 0a 69597i bk8: 0a 69598i bk9: 0a 69598i bk10: 0a 69598i bk11: 0a 69598i bk12: 0a 69598i bk13: 0a 69599i bk14: 4a 69578i bk15: 4a 69570i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.812500
Row_Buffer_Locality_read = 0.812500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.004651
Bank_Level_Parallism_Col = 1.004785
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.004785 

BW Util details:
bwutil = 0.001839 
total_CMD = 69598 
util_bw = 128 
Wasted_Col = 114 
Wasted_Row = 0 
Idle = 69356 

BW Util Bottlenecks: 
RCDc_limit = 114 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 69598 
n_nop = 69560 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 32 
Row_Bus_Util =  0.000086 
CoL_Bus_Util = 0.000460 
Either_Row_CoL_Bus_Util = 0.000546 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004540 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00454036
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=69598 n_nop=69584 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006897
n_activity=106 dram_eff=0.4528
bk0: 8a 69560i bk1: 4a 69567i bk2: 0a 69598i bk3: 0a 69598i bk4: 0a 69598i bk5: 0a 69598i bk6: 0a 69598i bk7: 0a 69598i bk8: 0a 69598i bk9: 0a 69598i bk10: 0a 69598i bk11: 0a 69598i bk12: 0a 69598i bk13: 0a 69598i bk14: 0a 69598i bk15: 0a 69598i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.306452
Bank_Level_Parallism_Col = 1.295082
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.295082 

BW Util details:
bwutil = 0.000690 
total_CMD = 69598 
util_bw = 48 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 69530 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 69598 
n_nop = 69584 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000029 
CoL_Bus_Util = 0.000172 
Either_Row_CoL_Bus_Util = 0.000201 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002012 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00201155
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=69598 n_nop=69588 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004598
n_activity=124 dram_eff=0.2581
bk0: 4a 69570i bk1: 4a 69569i bk2: 0a 69597i bk3: 0a 69597i bk4: 0a 69597i bk5: 0a 69598i bk6: 0a 69598i bk7: 0a 69598i bk8: 0a 69598i bk9: 0a 69598i bk10: 0a 69598i bk11: 0a 69598i bk12: 0a 69598i bk13: 0a 69598i bk14: 0a 69598i bk15: 0a 69599i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000460 
total_CMD = 69598 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 69526 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 69598 
n_nop = 69588 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000029 
CoL_Bus_Util = 0.000115 
Either_Row_CoL_Bus_Util = 0.000144 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001825 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00182477
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=69598 n_nop=69588 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004598
n_activity=124 dram_eff=0.2581
bk0: 4a 69570i bk1: 4a 69569i bk2: 0a 69597i bk3: 0a 69597i bk4: 0a 69597i bk5: 0a 69598i bk6: 0a 69598i bk7: 0a 69598i bk8: 0a 69598i bk9: 0a 69598i bk10: 0a 69598i bk11: 0a 69598i bk12: 0a 69598i bk13: 0a 69598i bk14: 0a 69598i bk15: 0a 69599i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000460 
total_CMD = 69598 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 69526 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 69598 
n_nop = 69588 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000029 
CoL_Bus_Util = 0.000115 
Either_Row_CoL_Bus_Util = 0.000144 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001810 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0018104
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=69598 n_nop=69588 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004598
n_activity=124 dram_eff=0.2581
bk0: 4a 69570i bk1: 4a 69569i bk2: 0a 69597i bk3: 0a 69597i bk4: 0a 69597i bk5: 0a 69598i bk6: 0a 69598i bk7: 0a 69598i bk8: 0a 69598i bk9: 0a 69598i bk10: 0a 69598i bk11: 0a 69598i bk12: 0a 69598i bk13: 0a 69598i bk14: 0a 69598i bk15: 0a 69599i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000460 
total_CMD = 69598 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 69526 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 69598 
n_nop = 69588 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000029 
CoL_Bus_Util = 0.000115 
Either_Row_CoL_Bus_Util = 0.000144 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001825 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00182477
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=69598 n_nop=69588 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004598
n_activity=124 dram_eff=0.2581
bk0: 4a 69570i bk1: 4a 69569i bk2: 0a 69597i bk3: 0a 69597i bk4: 0a 69597i bk5: 0a 69598i bk6: 0a 69598i bk7: 0a 69598i bk8: 0a 69598i bk9: 0a 69598i bk10: 0a 69598i bk11: 0a 69598i bk12: 0a 69598i bk13: 0a 69598i bk14: 0a 69598i bk15: 0a 69599i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000460 
total_CMD = 69598 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 69526 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 69598 
n_nop = 69588 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000029 
CoL_Bus_Util = 0.000115 
Either_Row_CoL_Bus_Util = 0.000144 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001839 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00183913
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=69598 n_nop=69588 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004598
n_activity=124 dram_eff=0.2581
bk0: 4a 69569i bk1: 4a 69568i bk2: 0a 69596i bk3: 0a 69597i bk4: 0a 69597i bk5: 0a 69597i bk6: 0a 69598i bk7: 0a 69598i bk8: 0a 69598i bk9: 0a 69598i bk10: 0a 69598i bk11: 0a 69598i bk12: 0a 69599i bk13: 0a 69599i bk14: 0a 69599i bk15: 0a 69599i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000460 
total_CMD = 69598 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 69526 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 69598 
n_nop = 69588 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000029 
CoL_Bus_Util = 0.000115 
Either_Row_CoL_Bus_Util = 0.000144 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001868 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00186787
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=69598 n_nop=69588 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004598
n_activity=124 dram_eff=0.2581
bk0: 4a 69570i bk1: 4a 69569i bk2: 0a 69597i bk3: 0a 69597i bk4: 0a 69597i bk5: 0a 69598i bk6: 0a 69598i bk7: 0a 69598i bk8: 0a 69598i bk9: 0a 69598i bk10: 0a 69598i bk11: 0a 69598i bk12: 0a 69598i bk13: 0a 69598i bk14: 0a 69598i bk15: 0a 69599i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000460 
total_CMD = 69598 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 69526 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 69598 
n_nop = 69588 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000029 
CoL_Bus_Util = 0.000115 
Either_Row_CoL_Bus_Util = 0.000144 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001810 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0018104
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=69598 n_nop=69588 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004598
n_activity=124 dram_eff=0.2581
bk0: 4a 69570i bk1: 4a 69569i bk2: 0a 69597i bk3: 0a 69597i bk4: 0a 69597i bk5: 0a 69598i bk6: 0a 69598i bk7: 0a 69598i bk8: 0a 69598i bk9: 0a 69598i bk10: 0a 69598i bk11: 0a 69598i bk12: 0a 69598i bk13: 0a 69598i bk14: 0a 69598i bk15: 0a 69599i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000460 
total_CMD = 69598 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 69526 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 69598 
n_nop = 69588 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000029 
CoL_Bus_Util = 0.000115 
Either_Row_CoL_Bus_Util = 0.000144 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001810 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0018104
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=69598 n_nop=69588 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004598
n_activity=124 dram_eff=0.2581
bk0: 4a 69570i bk1: 4a 69569i bk2: 0a 69597i bk3: 0a 69597i bk4: 0a 69597i bk5: 0a 69598i bk6: 0a 69598i bk7: 0a 69598i bk8: 0a 69598i bk9: 0a 69598i bk10: 0a 69598i bk11: 0a 69598i bk12: 0a 69598i bk13: 0a 69598i bk14: 0a 69598i bk15: 0a 69599i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000460 
total_CMD = 69598 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 69526 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 69598 
n_nop = 69588 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000029 
CoL_Bus_Util = 0.000115 
Either_Row_CoL_Bus_Util = 0.000144 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001810 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0018104
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=69598 n_nop=69588 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004598
n_activity=124 dram_eff=0.2581
bk0: 4a 69570i bk1: 4a 69569i bk2: 0a 69597i bk3: 0a 69597i bk4: 0a 69597i bk5: 0a 69598i bk6: 0a 69598i bk7: 0a 69598i bk8: 0a 69598i bk9: 0a 69598i bk10: 0a 69598i bk11: 0a 69598i bk12: 0a 69598i bk13: 0a 69598i bk14: 0a 69598i bk15: 0a 69599i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000460 
total_CMD = 69598 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 69526 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 69598 
n_nop = 69588 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000029 
CoL_Bus_Util = 0.000115 
Either_Row_CoL_Bus_Util = 0.000144 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001825 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00182477
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=69598 n_nop=69588 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004598
n_activity=124 dram_eff=0.2581
bk0: 4a 69570i bk1: 4a 69569i bk2: 0a 69597i bk3: 0a 69597i bk4: 0a 69597i bk5: 0a 69598i bk6: 0a 69598i bk7: 0a 69598i bk8: 0a 69598i bk9: 0a 69598i bk10: 0a 69598i bk11: 0a 69598i bk12: 0a 69598i bk13: 0a 69598i bk14: 0a 69598i bk15: 0a 69599i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000460 
total_CMD = 69598 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 69526 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 69598 
n_nop = 69588 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000029 
CoL_Bus_Util = 0.000115 
Either_Row_CoL_Bus_Util = 0.000144 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001854 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0018535
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=69598 n_nop=69588 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004598
n_activity=124 dram_eff=0.2581
bk0: 4a 69570i bk1: 4a 69569i bk2: 0a 69597i bk3: 0a 69597i bk4: 0a 69597i bk5: 0a 69598i bk6: 0a 69598i bk7: 0a 69598i bk8: 0a 69598i bk9: 0a 69598i bk10: 0a 69598i bk11: 0a 69598i bk12: 0a 69598i bk13: 0a 69598i bk14: 0a 69598i bk15: 0a 69599i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000460 
total_CMD = 69598 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 69526 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 69598 
n_nop = 69588 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000029 
CoL_Bus_Util = 0.000115 
Either_Row_CoL_Bus_Util = 0.000144 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001854 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0018535
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=69598 n_nop=69583 n_act=3 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006897
n_activity=155 dram_eff=0.3097
bk0: 4a 69567i bk1: 0a 69596i bk2: 0a 69597i bk3: 0a 69597i bk4: 0a 69597i bk5: 0a 69598i bk6: 0a 69598i bk7: 0a 69598i bk8: 0a 69598i bk9: 0a 69598i bk10: 0a 69598i bk11: 0a 69598i bk12: 0a 69599i bk13: 0a 69600i bk14: 4a 69568i bk15: 4a 69561i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.123711
Bank_Level_Parallism_Col = 1.127660
Bank_Level_Parallism_Ready = 1.250000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.127660 

BW Util details:
bwutil = 0.000690 
total_CMD = 69598 
util_bw = 48 
Wasted_Col = 58 
Wasted_Row = 0 
Idle = 69492 

BW Util Bottlenecks: 
RCDc_limit = 58 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 69598 
n_nop = 69583 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 12 
Row_Bus_Util =  0.000043 
CoL_Bus_Util = 0.000172 
Either_Row_CoL_Bus_Util = 0.000216 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002198 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00219834
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=69598 n_nop=69588 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004598
n_activity=74 dram_eff=0.4324
bk0: 0a 69596i bk1: 0a 69598i bk2: 0a 69598i bk3: 0a 69598i bk4: 0a 69598i bk5: 0a 69598i bk6: 0a 69598i bk7: 0a 69598i bk8: 0a 69598i bk9: 0a 69598i bk10: 0a 69598i bk11: 0a 69598i bk12: 0a 69598i bk13: 0a 69599i bk14: 4a 69569i bk15: 4a 69553i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.673469
Bank_Level_Parallism_Col = 1.666667
Bank_Level_Parallism_Ready = 1.500000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.666667 

BW Util details:
bwutil = 0.000460 
total_CMD = 69598 
util_bw = 32 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 69546 

BW Util Bottlenecks: 
RCDc_limit = 28 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 69598 
n_nop = 69588 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000029 
CoL_Bus_Util = 0.000115 
Either_Row_CoL_Bus_Util = 0.000144 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001365 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00136498

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2120, Miss = 644, Miss_rate = 0.304, Pending_hits = 12, Reservation_fails = 112
L2_cache_bank[1]: Access = 2120, Miss = 644, Miss_rate = 0.304, Pending_hits = 12, Reservation_fails = 105
L2_cache_bank[2]: Access = 2256, Miss = 648, Miss_rate = 0.287, Pending_hits = 24, Reservation_fails = 203
L2_cache_bank[3]: Access = 2256, Miss = 648, Miss_rate = 0.287, Pending_hits = 24, Reservation_fails = 208
L2_cache_bank[4]: Access = 2128, Miss = 648, Miss_rate = 0.305, Pending_hits = 24, Reservation_fails = 203
L2_cache_bank[5]: Access = 1992, Miss = 644, Miss_rate = 0.323, Pending_hits = 12, Reservation_fails = 105
L2_cache_bank[6]: Access = 1992, Miss = 644, Miss_rate = 0.323, Pending_hits = 12, Reservation_fails = 108
L2_cache_bank[7]: Access = 1992, Miss = 644, Miss_rate = 0.323, Pending_hits = 12, Reservation_fails = 110
L2_cache_bank[8]: Access = 1992, Miss = 644, Miss_rate = 0.323, Pending_hits = 12, Reservation_fails = 42
L2_cache_bank[9]: Access = 1992, Miss = 644, Miss_rate = 0.323, Pending_hits = 12, Reservation_fails = 74
L2_cache_bank[10]: Access = 1992, Miss = 644, Miss_rate = 0.323, Pending_hits = 12, Reservation_fails = 111
L2_cache_bank[11]: Access = 1992, Miss = 644, Miss_rate = 0.323, Pending_hits = 12, Reservation_fails = 105
L2_cache_bank[12]: Access = 1992, Miss = 644, Miss_rate = 0.323, Pending_hits = 12, Reservation_fails = 108
L2_cache_bank[13]: Access = 1992, Miss = 644, Miss_rate = 0.323, Pending_hits = 12, Reservation_fails = 107
L2_cache_bank[14]: Access = 1992, Miss = 644, Miss_rate = 0.323, Pending_hits = 12, Reservation_fails = 107
L2_cache_bank[15]: Access = 1992, Miss = 644, Miss_rate = 0.323, Pending_hits = 12, Reservation_fails = 108
L2_cache_bank[16]: Access = 1992, Miss = 644, Miss_rate = 0.323, Pending_hits = 12, Reservation_fails = 112
L2_cache_bank[17]: Access = 1992, Miss = 644, Miss_rate = 0.323, Pending_hits = 12, Reservation_fails = 108
L2_cache_bank[18]: Access = 1992, Miss = 644, Miss_rate = 0.323, Pending_hits = 12, Reservation_fails = 108
L2_cache_bank[19]: Access = 1992, Miss = 644, Miss_rate = 0.323, Pending_hits = 12, Reservation_fails = 107
L2_cache_bank[20]: Access = 1992, Miss = 644, Miss_rate = 0.323, Pending_hits = 12, Reservation_fails = 108
L2_cache_bank[21]: Access = 1992, Miss = 644, Miss_rate = 0.323, Pending_hits = 12, Reservation_fails = 109
L2_cache_bank[22]: Access = 1992, Miss = 644, Miss_rate = 0.323, Pending_hits = 12, Reservation_fails = 103
L2_cache_bank[23]: Access = 1992, Miss = 644, Miss_rate = 0.323, Pending_hits = 12, Reservation_fails = 105
L2_cache_bank[24]: Access = 1992, Miss = 644, Miss_rate = 0.323, Pending_hits = 12, Reservation_fails = 112
L2_cache_bank[25]: Access = 1992, Miss = 644, Miss_rate = 0.323, Pending_hits = 12, Reservation_fails = 108
L2_cache_bank[26]: Access = 1992, Miss = 644, Miss_rate = 0.323, Pending_hits = 12, Reservation_fails = 107
L2_cache_bank[27]: Access = 1992, Miss = 644, Miss_rate = 0.323, Pending_hits = 12, Reservation_fails = 100
L2_cache_bank[28]: Access = 2056, Miss = 648, Miss_rate = 0.315, Pending_hits = 12, Reservation_fails = 106
L2_cache_bank[29]: Access = 1920, Miss = 644, Miss_rate = 0.335, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 1920, Miss = 644, Miss_rate = 0.335, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 1920, Miss = 644, Miss_rate = 0.335, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 64512
L2_total_cache_misses = 20624
L2_total_cache_miss_rate = 0.3197
L2_total_cache_pending_hits = 384
L2_total_cache_reservation_fails = 3309
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 35536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 36
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5112
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 15336
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3840
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 384
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 32
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3309
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 96
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 384
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 35584
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 24576
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4736
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3309
L2_cache_data_port_util = 0.036
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=64512
icnt_total_pkts_simt_to_mem=61248
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 61248
Req_Network_cycles = 37882
Req_Network_injected_packets_per_cycle =       1.6168 
Req_Network_conflicts_per_cycle =       0.4936
Req_Network_conflicts_per_cycle_util =       2.5704
Req_Bank_Level_Parallism =       8.4190
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.7935
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0605

Reply_Network_injected_packets_num = 64512
Reply_Network_cycles = 37882
Reply_Network_injected_packets_per_cycle =        1.7030
Reply_Network_conflicts_per_cycle =        1.5180
Reply_Network_conflicts_per_cycle_util =       5.5992
Reply_Bank_Level_Parallism =       6.2816
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.8504
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0501
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 31 sec (31 sec)
gpgpu_simulation_rate = 325724 (inst/sec)
gpgpu_simulation_rate = 1222 (cycle/sec)
gpgpu_silicon_slowdown = 1558919x
TOTAL CYCLES TAKEN 37882
tot_inst_exec 363520
ICNT_TO_MEM_count 0 ICNT_TO_MEM_cycles 0
ROP_DELAY_count 0 ROP_DELAY_cycle 0
ICNT_TO_L2_QUEUE_count 0 ICNT_TO_L2_QUEUE_cycles 0
L2_TO_DRAM_QUEUE_count 0 L2_TO_DRAM_QUEUE_cycle 0
DRAM_LATENCY_QUEUE_count 0 DRAM_LATENCY_QUEUE_cycle 0
DRAM_TO_L2_QUEUE_count 0 DRAM_TO_L2_QUEUE_cycle 0
DRAM_L2_FILL_QUEUE_count 0 DRAM_L2_FILL_QUEUE_cycle 0
L2_TO_ICNT_count 0 L2_TO_ICNT_cycle 0
CLUSTER_TO_SHADER_QUEUE_count 60160 CLUSTER_TO_SHADER_QUEUE_cycle 0
ICNT_TO_SHADER_count 60160 ICNT_TO_SHADER_cycles 1083153
CLUSTER_TO_SHADER_QUEUE_1_count 64512 CLUSTER_TO_SHADER_QUEUE_1_cycle 1550221
issued_inst_count 363520
SHADER_ICNT_PUSH 60160
mem_inst_issue 46080
comp_inst_issue 317440
mem_data_stall 557004
comp_data_stall 597346
ibuffer_stall 1245341
comp_str_stall 0
mem_str_stall 18884
other_stall1 0
other_stall2 0
other_stall3 0
tot_cycles_exec_all_SM 2302152
mem_data_stall_issue_irr 2664642
comp_data_stall_issue_irr 3020359
ibuffer_stall_issue_irr 4443659
comp_str_stall_issue_irr 366282
mem_str_stall_issue_irr 82577
other_stall_issue_irr1 0
other_stall_issue_irr2 0
other_stall_issue_irr3 0
shared_cycle_count 282856
constant_cycle_count 0
texture_cycle_count 0
memory_cycle_count 46582
shared_cycle_cycle 240210
constant_cycle_cycle 0
texture_cycle_cycle 0
memory_cycle_cycle 4403252
texture_issue_cycle 0
memory_issue_cycle 537703
pushed_from_shader_icnt_l2_icnt 0
tex_icnt_l2_queue 0
icnt_ROP_queue 0
l2_queue_pop 0
l2_queue_reply 0
l2_dram_push 0
l2_dram_rop 0
l2_icnt_push 0
l2_dram_queue_pop 0
push_in_dram 0
push_from_dram 0
dram_l2_reached 0
icnt_back_to_shader 1564788470
reached_shader_from_icnt 1095347
reach_tex_from_l2 0
reach_glob_from_icnt 0
reach_L1_from_tex 0
reached_global_from_glob 0
finish_inst 0
ROP_no_push_l2_queue_push 0
ROP_extra_cycles 0
l2_dram_rop_count 0
NO_INST_ISSUE 7265559
opp_for_ooo 37649
opp_for_mem 165540
dram_access_total 0
dram_write_req_total 0
dram_read_req_total 0
NUMBER OF MEM ISSUES 241536
MEMORY STALLS SUM 6252642
l2_cache_bank_access 166836 l2_cache_bank_miss 62016
l2_cache_access 166836 l2_cache_miss 62016
l2_pending 1536 l2_res_fail 13236
c_mem_resource_stall 0 s_mem_bk_conf 14898 gl_mem_resource_stall 68182 gl_mem_coal_stall 0 gl_mem_data_port_stall 0
icnt_creat_inj 0
icnt_creat_arrival 0
icnt_inj_arrival 0
icnt_creat_inj_READ_REQUEST 0
icnt_creat_arrival_READ_REQUEST 0
icnt_inj_arrival_READ_REQUEST 0
icnt_creat_inj_WRITE_REQUEST 0
icnt_creat_arrival_WRITE_REQUEST 0
icnt_inj_arrival_WRITE_REQUEST 0
icnt_creat_inj_READ_REPLY 0
icnt_creat_arrival_READ_REPLY 0
icnt_inj_arrival_READ_REPLY 0
icnt_creat_inj_WRITE_REPLY 0
icnt_creat_arrival_WRITE_REPLY 0
icnt_inj_arrival_WRITE_REPLY 0
icnt_mem_total_time_spend_Ishita 0
L2_FINAL_STATS_HERE
L2_cache_access_total_Ishita 166836
L2_cache_access_miss_Ishita 62016
L2_cache_access_pending_Ishita 1536
L2_cache_access_resfail_Ishita 26472
DRAM MEM_STATS_HERE
simple_dram_count 0
delay_tot_sum 0
hits_num_total 0
access_num_total 0
hits_read_num_total 0
read_num_total 0
hits_write_num_total 0
write_num_total 0
banks_1time_total 0
banks_acess_total_Ishita 0
banks_time_rw_total 0
banks_access_rw_total_Ishita 0
banks_time_ready_total 0
banks_access_ready_total_Ishita 0
average row locality 0 0 
tot_DRAM_reads 0
tot_DRAM_writes 0
bwutil_total 0
gpu_stall_dramfull_total 3017
gpu_stall_icnt2sh_total 0
icnt2mem_latency_tot 0
icnt2sh_latency_tot 0
n_act_tot 0
n_pre_tot 0
n_req_tot 0
n_wr_tot 0
total_dL1_misses 0
total_dL1_accesses 0
total_dL1_miss_rate 0
L2_total_cache_accesses 166836
L2_total_cache_misses 62016
L2_total_cache_miss_rate 0.371718
L2_total_cache_reservation_fails 13236
L1I_total_cache_accesses 496672
L1I_total_cache_misses 61984
L1I_total_cache_miss_rate 0.124799
L1I_total_cache_pending_hits 0
L1I_total_cache_reservation_fails 0
L1D_total_cache_accesses 167936
L1D_total_cache_misses 157440
L1D_total_cache_miss_rate 0.9375
L1D_total_cache_pending_hits 0
L1C_total_cache_accesses 0
L1C_total_cache_misses 0
NONE L1C_total_cache_miss_rate 0
L1D_total_cache_reservation_fails 38914
L1C_total_cache_pending_hits 0
L1C_total_cache_reservation_fails 0
L1T_total_cache_accesses 0
L1T_total_cache_misses 0
NONE L1T_total_cache_miss_rate 0
L1T_total_cache_pending_hits 0
L1T_total_cache_reservation_fails 0
comp_inst_finish_time -648149722
mem_inst_finish_time 1071758382
ibuffer_flush_count1 0
ibuffer_flush_count2 0
ibuffer_flush_count3 0
replay_flush_count 0
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***
