{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1534229280943 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1534229280946 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 14 14:48:00 2018 " "Processing started: Tue Aug 14 14:48:00 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1534229280946 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1534229280946 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 500W1200W -c 500W1200W " "Command: quartus_map --read_settings_files=on --write_settings_files=off 500W1200W -c 500W1200W" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1534229280946 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1534229282506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "redlaser_control.v 1 1 " "Found 1 design units, including 1 entities, in source file redlaser_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Red_Laser_Control " "Found entity 1: Red_Laser_Control" {  } { { "redlaser_control.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/redlaser_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534229282770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534229282770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ioppinteg_mult.v 1 1 " "Found 1 design units, including 1 entities, in source file ioppinteg_mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 ioppinteg_mult " "Found entity 1: ioppinteg_mult" {  } { { "ioppinteg_mult.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/ioppinteg_mult.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534229282779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534229282779 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "timing.v(937) " "Verilog HDL warning at timing.v(937): extended using \"x\" or \"z\"" {  } { { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 937 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1534229282792 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "timing.v(942) " "Verilog HDL warning at timing.v(942): extended using \"x\" or \"z\"" {  } { { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 942 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1534229282792 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "timing.v(1259) " "Verilog HDL information at timing.v(1259): always construct contains both blocking and non-blocking assignments" {  } { { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 1259 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1534229282793 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "timing.v(1824) " "Verilog HDL information at timing.v(1824): always construct contains both blocking and non-blocking assignments" {  } { { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 1824 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1534229282794 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ANG_DA_UPDATE ang_da_update timing.v(1233) " "Verilog HDL Declaration information at timing.v(1233): object \"ANG_DA_UPDATE\" differs only in case from object \"ang_da_update\" in the same scope" {  } { { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 1233 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1534229282802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timing.v 1 1 " "Found 1 design units, including 1 entities, in source file timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 timing " "Found entity 1: timing" {  } { { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 483 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534229282803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534229282803 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SPI_DACSET_WR spi_dacset_wr spi_ctrl.v(110) " "Verilog HDL Declaration information at spi_ctrl.v(110): object \"SPI_DACSET_WR\" differs only in case from object \"spi_dacset_wr\" in the same scope" {  } { { "spi_ctrl.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/spi_ctrl.v" 110 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1534229282817 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SPI_DACOFFSET_WR spi_dacoffset_wr spi_ctrl.v(111) " "Verilog HDL Declaration information at spi_ctrl.v(111): object \"SPI_DACOFFSET_WR\" differs only in case from object \"spi_dacoffset_wr\" in the same scope" {  } { { "spi_ctrl.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/spi_ctrl.v" 111 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1534229282818 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SPI_REG_WR spi_reg_wr spi_ctrl.v(112) " "Verilog HDL Declaration information at spi_ctrl.v(112): object \"SPI_REG_WR\" differs only in case from object \"spi_reg_wr\" in the same scope" {  } { { "spi_ctrl.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/spi_ctrl.v" 112 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1534229282818 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SPI_REG_RD spi_reg_rd spi_ctrl.v(113) " "Verilog HDL Declaration information at spi_ctrl.v(113): object \"SPI_REG_RD\" differs only in case from object \"spi_reg_rd\" in the same scope" {  } { { "spi_ctrl.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/spi_ctrl.v" 113 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1534229282818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_ctrl " "Found entity 1: spi_ctrl" {  } { { "spi_ctrl.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/spi_ctrl.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534229282819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534229282819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi.v 1 1 " "Found 1 design units, including 1 entities, in source file spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi " "Found entity 1: spi" {  } { { "spi.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/spi.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534229282829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534229282829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "address.v 0 0 " "Found 0 design units, including 0 entities, in source file address.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534229282838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_mult.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm_mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_mult " "Found entity 1: pwm_mult" {  } { { "pwm_mult.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/pwm_mult.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534229282847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534229282847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_div.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_div " "Found entity 1: pwm_div" {  } { { "pwm_div.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/pwm_div.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534229282855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534229282855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534229282865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534229282865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534229282874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534229282874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ccs_sw_ctl.v 1 1 " "Found 1 design units, including 1 entities, in source file ccs_sw_ctl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ccs_sw_ctl " "Found entity 1: ccs_sw_ctl" {  } { { "ccs_sw_ctl.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/ccs_sw_ctl.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534229282883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534229282883 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ang_spi_ctl.v(201) " "Verilog HDL information at ang_spi_ctl.v(201): always construct contains both blocking and non-blocking assignments" {  } { { "ang_spi_ctl.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/ang_spi_ctl.v" 201 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1534229282892 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SPI_REG_WR spi_reg_wr ang_spi_ctl.v(70) " "Verilog HDL Declaration information at ang_spi_ctl.v(70): object \"SPI_REG_WR\" differs only in case from object \"spi_reg_wr\" in the same scope" {  } { { "ang_spi_ctl.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/ang_spi_ctl.v" 70 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1534229282893 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SPI_REG_RD spi_reg_rd ang_spi_ctl.v(71) " "Verilog HDL Declaration information at ang_spi_ctl.v(71): object \"SPI_REG_RD\" differs only in case from object \"spi_reg_rd\" in the same scope" {  } { { "ang_spi_ctl.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/ang_spi_ctl.v" 71 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1534229282893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ang_spi_ctl.v 1 1 " "Found 1 design units, including 1 entities, in source file ang_spi_ctl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ang_spi_ctrl " "Found entity 1: ang_spi_ctrl" {  } { { "ang_spi_ctl.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/ang_spi_ctl.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534229282894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534229282894 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "wmt_detect.v(62) " "Verilog HDL information at wmt_detect.v(62): always construct contains both blocking and non-blocking assignments" {  } { { "wmt_detect.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/wmt_detect.v" 62 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1534229282903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wmt_detect.v 1 1 " "Found 1 design units, including 1 entities, in source file wmt_detect.v" { { "Info" "ISGN_ENTITY_NAME" "1 wmt_detect " "Found entity 1: wmt_detect" {  } { { "wmt_detect.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/wmt_detect.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534229282904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534229282904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ang_kdaset_mult.v 1 1 " "Found 1 design units, including 1 entities, in source file ang_kdaset_mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 ang_kdaset_mult " "Found entity 1: ang_kdaset_mult" {  } { { "ang_kdaset_mult.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/ang_kdaset_mult.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534229282913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534229282913 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "redlgt_req_flag timing.v(659) " "Verilog HDL Implicit Net warning at timing.v(659): created implicit net for \"redlgt_req_flag\"" {  } { { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 659 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1534229282913 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ccs3_da_nsync timing.v(1489) " "Verilog HDL Implicit Net warning at timing.v(1489): created implicit net for \"ccs3_da_nsync\"" {  } { { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 1489 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1534229282914 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ccs4_da_nsync timing.v(1489) " "Verilog HDL Implicit Net warning at timing.v(1489): created implicit net for \"ccs4_da_nsync\"" {  } { { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 1489 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1534229282914 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ccs5_da_nsync timing.v(1489) " "Verilog HDL Implicit Net warning at timing.v(1489): created implicit net for \"ccs5_da_nsync\"" {  } { { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 1489 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1534229282914 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ccs6_da_nsync timing.v(1489) " "Verilog HDL Implicit Net warning at timing.v(1489): created implicit net for \"ccs6_da_nsync\"" {  } { { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 1489 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1534229282914 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ccs3_ad_ncs timing.v(1491) " "Verilog HDL Implicit Net warning at timing.v(1491): created implicit net for \"ccs3_ad_ncs\"" {  } { { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 1491 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1534229282914 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ccs4_ad_ncs timing.v(1491) " "Verilog HDL Implicit Net warning at timing.v(1491): created implicit net for \"ccs4_ad_ncs\"" {  } { { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 1491 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1534229282914 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ccs5_ad_ncs timing.v(1491) " "Verilog HDL Implicit Net warning at timing.v(1491): created implicit net for \"ccs5_ad_ncs\"" {  } { { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 1491 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1534229282914 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ccs6_ad_ncs timing.v(1491) " "Verilog HDL Implicit Net warning at timing.v(1491): created implicit net for \"ccs6_ad_ncs\"" {  } { { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 1491 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1534229282914 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ccs3_sclk timing.v(1574) " "Verilog HDL Implicit Net warning at timing.v(1574): created implicit net for \"ccs3_sclk\"" {  } { { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 1574 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1534229282914 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ccs3_da_mosi timing.v(1575) " "Verilog HDL Implicit Net warning at timing.v(1575): created implicit net for \"ccs3_da_mosi\"" {  } { { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 1575 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1534229282914 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ccs3_ad_miso timing.v(1576) " "Verilog HDL Implicit Net warning at timing.v(1576): created implicit net for \"ccs3_ad_miso\"" {  } { { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 1576 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1534229282915 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ccs4_sclk timing.v(1592) " "Verilog HDL Implicit Net warning at timing.v(1592): created implicit net for \"ccs4_sclk\"" {  } { { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 1592 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1534229282915 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ccs4_da_mosi timing.v(1593) " "Verilog HDL Implicit Net warning at timing.v(1593): created implicit net for \"ccs4_da_mosi\"" {  } { { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 1593 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1534229282915 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ccs4_ad_miso timing.v(1594) " "Verilog HDL Implicit Net warning at timing.v(1594): created implicit net for \"ccs4_ad_miso\"" {  } { { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 1594 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1534229282915 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ccs5_sclk timing.v(1610) " "Verilog HDL Implicit Net warning at timing.v(1610): created implicit net for \"ccs5_sclk\"" {  } { { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 1610 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1534229282916 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ccs5_da_mosi timing.v(1611) " "Verilog HDL Implicit Net warning at timing.v(1611): created implicit net for \"ccs5_da_mosi\"" {  } { { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 1611 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1534229282916 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ccs5_ad_miso timing.v(1612) " "Verilog HDL Implicit Net warning at timing.v(1612): created implicit net for \"ccs5_ad_miso\"" {  } { { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 1612 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1534229282916 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ccs6_sclk timing.v(1628) " "Verilog HDL Implicit Net warning at timing.v(1628): created implicit net for \"ccs6_sclk\"" {  } { { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 1628 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1534229282916 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ccs6_da_mosi timing.v(1629) " "Verilog HDL Implicit Net warning at timing.v(1629): created implicit net for \"ccs6_da_mosi\"" {  } { { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 1629 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1534229282916 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ccs6_ad_miso timing.v(1630) " "Verilog HDL Implicit Net warning at timing.v(1630): created implicit net for \"ccs6_ad_miso\"" {  } { { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 1630 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1534229282917 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "timing " "Elaborating entity \"timing\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1534229283023 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ccs3_da_nsync timing.v(1489) " "Verilog HDL or VHDL warning at timing.v(1489): object \"ccs3_da_nsync\" assigned a value but never read" {  } { { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 1489 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1534229283038 "|timing"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ccs4_da_nsync timing.v(1489) " "Verilog HDL or VHDL warning at timing.v(1489): object \"ccs4_da_nsync\" assigned a value but never read" {  } { { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 1489 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1534229283038 "|timing"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ccs5_da_nsync timing.v(1489) " "Verilog HDL or VHDL warning at timing.v(1489): object \"ccs5_da_nsync\" assigned a value but never read" {  } { { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 1489 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1534229283038 "|timing"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ccs6_da_nsync timing.v(1489) " "Verilog HDL or VHDL warning at timing.v(1489): object \"ccs6_da_nsync\" assigned a value but never read" {  } { { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 1489 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1534229283038 "|timing"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ccs3_ad_ncs timing.v(1491) " "Verilog HDL or VHDL warning at timing.v(1491): object \"ccs3_ad_ncs\" assigned a value but never read" {  } { { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 1491 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1534229283039 "|timing"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ccs4_ad_ncs timing.v(1491) " "Verilog HDL or VHDL warning at timing.v(1491): object \"ccs4_ad_ncs\" assigned a value but never read" {  } { { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 1491 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1534229283039 "|timing"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ccs5_ad_ncs timing.v(1491) " "Verilog HDL or VHDL warning at timing.v(1491): object \"ccs5_ad_ncs\" assigned a value but never read" {  } { { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 1491 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1534229283039 "|timing"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ccs6_ad_ncs timing.v(1491) " "Verilog HDL or VHDL warning at timing.v(1491): object \"ccs6_ad_ncs\" assigned a value but never read" {  } { { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 1491 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1534229283039 "|timing"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "opp_limerr2_i timing.v(555) " "Verilog HDL warning at timing.v(555): object opp_limerr2_i used but never assigned" {  } { { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 555 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1534229283039 "|timing"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "ang_lgten_i timing.v(555) " "Verilog HDL warning at timing.v(555): object ang_lgten_i used but never assigned" {  } { { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 555 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1534229283039 "|timing"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "timing.v(1834) " "Verilog HDL Case Statement information at timing.v(1834): all case item expressions in this case statement are onehot" {  } { { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 1834 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1534229283113 "|timing"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "timing.v(1925) " "Verilog HDL Case Statement information at timing.v(1925): all case item expressions in this case statement are onehot" {  } { { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 1925 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1534229283115 "|timing"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "timing.v(3589) " "Verilog HDL Case Statement information at timing.v(3589): all case item expressions in this case statement are onehot" {  } { { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 3589 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1534229283169 "|timing"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "timing.v(3616) " "Verilog HDL Case Statement information at timing.v(3616): all case item expressions in this case statement are onehot" {  } { { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 3616 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1534229283170 "|timing"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "opp_limerr2_i 0 timing.v(555) " "Net \"opp_limerr2_i\" at timing.v(555) has no driver or initial value, using a default initial value '0'" {  } { { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 555 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1534229283241 "|timing"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ang_lgten_i 0 timing.v(555) " "Net \"ang_lgten_i\" at timing.v(555) has no driver or initial value, using a default initial value '0'" {  } { { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 555 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1534229283241 "|timing"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll1 " "Elaborating entity \"pll\" for hierarchy \"pll:pll1\"" {  } { { "timing.v" "pll1" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229284083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll1\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "C:/lxs/2_FPGA_800W_2018_8_14/pll.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229284675 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll1\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll1\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/pll.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1534229284705 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll1\|altpll:altpll_component " "Instantiated megafunction \"pll:pll1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229284709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229284709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229284709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229284709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229284709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229284709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 31250 " "Parameter \"inclk0_input_frequency\" = \"31250\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229284709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229284709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229284709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229284709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229284709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229284709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229284709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229284709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229284709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229284709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229284709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229284709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229284709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229284709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229284709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229284709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229284709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229284709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229284709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229284709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229284709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229284709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229284709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229284709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229284709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229284709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229284709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229284709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229284709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229284709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229284709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229284709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229284709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229284709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229284709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229284709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229284709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229284709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229284709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229284709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229284709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229284709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229284709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229284709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229284709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229284709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229284709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229284709 ""}  } { { "pll.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/pll.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1534229284709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534229284830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534229284830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll1\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll1\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229284834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Red_Laser_Control Red_Laser_Control:RED_LASER_Inst1 " "Elaborating entity \"Red_Laser_Control\" for hierarchy \"Red_Laser_Control:RED_LASER_Inst1\"" {  } { { "timing.v" "RED_LASER_Inst1" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229284883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wmt_detect wmt_detect:wmt_detect_inst " "Elaborating entity \"wmt_detect\" for hierarchy \"wmt_detect:wmt_detect_inst\"" {  } { { "timing.v" "wmt_detect_inst" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 1059 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229284903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm_mult pwm_mult:pwm_mult1 " "Elaborating entity \"pwm_mult\" for hierarchy \"pwm_mult:pwm_mult1\"" {  } { { "timing.v" "pwm_mult1" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 1076 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229284938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult pwm_mult:pwm_mult1\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"pwm_mult:pwm_mult1\|lpm_mult:lpm_mult_component\"" {  } { { "pwm_mult.v" "lpm_mult_component" { Text "C:/lxs/2_FPGA_800W_2018_8_14/pwm_mult.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229285158 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pwm_mult:pwm_mult1\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"pwm_mult:pwm_mult1\|lpm_mult:lpm_mult_component\"" {  } { { "pwm_mult.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/pwm_mult.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1534229285179 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pwm_mult:pwm_mult1\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"pwm_mult:pwm_mult1\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229285179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229285179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229285179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 21 " "Parameter \"lpm_widtha\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229285179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 7 " "Parameter \"lpm_widthb\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229285179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 28 " "Parameter \"lpm_widthp\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229285179 ""}  } { { "pwm_mult.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/pwm_mult.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1534229285179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9en.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9en.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9en " "Found entity 1: mult_9en" {  } { { "db/mult_9en.tdf" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/db/mult_9en.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534229285289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534229285289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_9en pwm_mult:pwm_mult1\|lpm_mult:lpm_mult_component\|mult_9en:auto_generated " "Elaborating entity \"mult_9en\" for hierarchy \"pwm_mult:pwm_mult1\|lpm_mult:lpm_mult_component\|mult_9en:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229285292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm_div pwm_div:pwm_div1 " "Elaborating entity \"pwm_div\" for hierarchy \"pwm_div:pwm_div1\"" {  } { { "timing.v" "pwm_div1" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 1077 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229285327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide pwm_div:pwm_div1\|lpm_divide:LPM_DIVIDE_component " "Elaborating entity \"lpm_divide\" for hierarchy \"pwm_div:pwm_div1\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "pwm_div.v" "LPM_DIVIDE_component" { Text "C:/lxs/2_FPGA_800W_2018_8_14/pwm_div.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229285762 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pwm_div:pwm_div1\|lpm_divide:LPM_DIVIDE_component " "Elaborated megafunction instantiation \"pwm_div:pwm_div1\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "pwm_div.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/pwm_div.v" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1534229285778 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pwm_div:pwm_div1\|lpm_divide:LPM_DIVIDE_component " "Instantiated megafunction \"pwm_div:pwm_div1\|lpm_divide:LPM_DIVIDE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation UNSIGNED " "Parameter \"lpm_drepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229285779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"lpm_hint\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229285779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation UNSIGNED " "Parameter \"lpm_nrepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229285779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229285779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 7 " "Parameter \"lpm_widthd\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229285779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 28 " "Parameter \"lpm_widthn\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229285779 ""}  } { { "pwm_div.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/pwm_div.v" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1534229285779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ups.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ups.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ups " "Found entity 1: lpm_divide_ups" {  } { { "db/lpm_divide_ups.tdf" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/db/lpm_divide_ups.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534229285878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534229285878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_ups pwm_div:pwm_div1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_ups:auto_generated " "Elaborating entity \"lpm_divide_ups\" for hierarchy \"pwm_div:pwm_div1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_ups:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_divide.tdf" 147 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229285882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_0mh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_0mh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_0mh " "Found entity 1: sign_div_unsign_0mh" {  } { { "db/sign_div_unsign_0mh.tdf" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/db/sign_div_unsign_0mh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534229285946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534229285946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_0mh pwm_div:pwm_div1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_ups:auto_generated\|sign_div_unsign_0mh:divider " "Elaborating entity \"sign_div_unsign_0mh\" for hierarchy \"pwm_div:pwm_div1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_ups:auto_generated\|sign_div_unsign_0mh:divider\"" {  } { { "db/lpm_divide_ups.tdf" "divider" { Text "C:/lxs/2_FPGA_800W_2018_8_14/db/lpm_divide_ups.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229285949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_k7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_k7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_k7f " "Found entity 1: alt_u_div_k7f" {  } { { "db/alt_u_div_k7f.tdf" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/db/alt_u_div_k7f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534229286038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534229286038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_k7f pwm_div:pwm_div1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_ups:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_k7f:divider " "Elaborating entity \"alt_u_div_k7f\" for hierarchy \"pwm_div:pwm_div1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_ups:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_k7f:divider\"" {  } { { "db/sign_div_unsign_0mh.tdf" "divider" { Text "C:/lxs/2_FPGA_800W_2018_8_14/db/sign_div_unsign_0mh.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229286042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534229286935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534229286935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_7pc pwm_div:pwm_div1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_ups:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_k7f:divider\|add_sub_7pc:add_sub_0 " "Elaborating entity \"add_sub_7pc\" for hierarchy \"pwm_div:pwm_div1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_ups:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_k7f:divider\|add_sub_7pc:add_sub_0\"" {  } { { "db/alt_u_div_k7f.tdf" "add_sub_0" { Text "C:/lxs/2_FPGA_800W_2018_8_14/db/alt_u_div_k7f.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229286938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534229287050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534229287050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_8pc pwm_div:pwm_div1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_ups:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_k7f:divider\|add_sub_8pc:add_sub_1 " "Elaborating entity \"add_sub_8pc\" for hierarchy \"pwm_div:pwm_div1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_ups:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_k7f:divider\|add_sub_8pc:add_sub_1\"" {  } { { "db/alt_u_div_k7f.tdf" "add_sub_1" { Text "C:/lxs/2_FPGA_800W_2018_8_14/db/alt_u_div_k7f.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229287053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ccs_sw_ctl ccs_sw_ctl:ccs_sw_ctl1 " "Elaborating entity \"ccs_sw_ctl\" for hierarchy \"ccs_sw_ctl:ccs_sw_ctl1\"" {  } { { "timing.v" "ccs_sw_ctl1" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 1163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229287068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi spi:ang_spi_inst1 " "Elaborating entity \"spi\" for hierarchy \"spi:ang_spi_inst1\"" {  } { { "timing.v" "ang_spi_inst1" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 1189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229287099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ang_spi_ctrl ang_spi_ctrl:ang_spi_ctrl1 " "Elaborating entity \"ang_spi_ctrl\" for hierarchy \"ang_spi_ctrl:ang_spi_ctrl1\"" {  } { { "timing.v" "ang_spi_ctrl1" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 1212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229287128 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ang_spi_ctl.v(207) " "Verilog HDL Case Statement information at ang_spi_ctl.v(207): all case item expressions in this case statement are onehot" {  } { { "ang_spi_ctl.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/ang_spi_ctl.v" 207 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1534229287130 "|timing|ang_spi_ctrl:ang_spi_ctrl1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ang_spi_ctl.v(238) " "Verilog HDL Case Statement information at ang_spi_ctl.v(238): all case item expressions in this case statement are onehot" {  } { { "ang_spi_ctl.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/ang_spi_ctl.v" 238 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1534229287131 "|timing|ang_spi_ctrl:ang_spi_ctrl1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ang_kdaset_mult ang_kdaset_mult:ang_kdaset_mult_inst " "Elaborating entity \"ang_kdaset_mult\" for hierarchy \"ang_kdaset_mult:ang_kdaset_mult_inst\"" {  } { { "timing.v" "ang_kdaset_mult_inst" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 1271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229287159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult ang_kdaset_mult:ang_kdaset_mult_inst\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"ang_kdaset_mult:ang_kdaset_mult_inst\|lpm_mult:lpm_mult_component\"" {  } { { "ang_kdaset_mult.v" "lpm_mult_component" { Text "C:/lxs/2_FPGA_800W_2018_8_14/ang_kdaset_mult.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229287190 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ang_kdaset_mult:ang_kdaset_mult_inst\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"ang_kdaset_mult:ang_kdaset_mult_inst\|lpm_mult:lpm_mult_component\"" {  } { { "ang_kdaset_mult.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/ang_kdaset_mult.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1534229287212 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ang_kdaset_mult:ang_kdaset_mult_inst\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"ang_kdaset_mult:ang_kdaset_mult_inst\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=9 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229287212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229287212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229287212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 11 " "Parameter \"lpm_widtha\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229287212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 12 " "Parameter \"lpm_widthb\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229287212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 23 " "Parameter \"lpm_widthp\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229287212 ""}  } { { "ang_kdaset_mult.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/ang_kdaset_mult.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1534229287212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jfn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jfn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jfn " "Found entity 1: mult_jfn" {  } { { "db/mult_jfn.tdf" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/db/mult_jfn.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534229287314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534229287314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_jfn ang_kdaset_mult:ang_kdaset_mult_inst\|lpm_mult:lpm_mult_component\|mult_jfn:auto_generated " "Elaborating entity \"mult_jfn\" for hierarchy \"ang_kdaset_mult:ang_kdaset_mult_inst\|lpm_mult:lpm_mult_component\|mult_jfn:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229287317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_ctrl spi_ctrl:spi_ctrl_inst " "Elaborating entity \"spi_ctrl\" for hierarchy \"spi_ctrl:spi_ctrl_inst\"" {  } { { "timing.v" "spi_ctrl_inst" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 1525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229287331 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "spi_ctrl.v(411) " "Verilog HDL Case Statement information at spi_ctrl.v(411): all case item expressions in this case statement are onehot" {  } { { "spi_ctrl.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/spi_ctrl.v" 411 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1534229287339 "|timing|spi_ctrl:spi_ctrl_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "spi_ctrl.v(456) " "Verilog HDL Case Statement information at spi_ctrl.v(456): all case item expressions in this case statement are onehot" {  } { { "spi_ctrl.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/spi_ctrl.v" 456 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1534229287340 "|timing|spi_ctrl:spi_ctrl_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:ccs1_ram " "Elaborating entity \"ram\" for hierarchy \"ram:ccs1_ram\"" {  } { { "timing.v" "ccs1_ram" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 2060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229287401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram:ccs1_ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram:ccs1_ram\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "altsyncram_component" { Text "C:/lxs/2_FPGA_800W_2018_8_14/ram.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229287679 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:ccs1_ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram:ccs1_ram\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/ram.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1534229287702 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:ccs1_ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram:ccs1_ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229287702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229287702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229287702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229287702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229287702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229287702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229287702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 96 " "Parameter \"numwords_a\" = \"96\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229287702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 96 " "Parameter \"numwords_b\" = \"96\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229287702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229287702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229287702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229287702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229287702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229287702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229287702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229287702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229287702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229287702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229287702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229287702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229287702 ""}  } { { "ram.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/ram.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1534229287702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n8s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n8s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n8s1 " "Found entity 1: altsyncram_n8s1" {  } { { "db/altsyncram_n8s1.tdf" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/db/altsyncram_n8s1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534229287811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534229287811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n8s1 ram:ccs1_ram\|altsyncram:altsyncram_component\|altsyncram_n8s1:auto_generated " "Elaborating entity \"altsyncram_n8s1\" for hierarchy \"ram:ccs1_ram\|altsyncram:altsyncram_component\|altsyncram_n8s1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229287814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ioppinteg_mult ioppinteg_mult:ioppinteg_mult_inst " "Elaborating entity \"ioppinteg_mult\" for hierarchy \"ioppinteg_mult:ioppinteg_mult_inst\"" {  } { { "timing.v" "ioppinteg_mult_inst" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 4022 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229288009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult ioppinteg_mult:ioppinteg_mult_inst\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"ioppinteg_mult:ioppinteg_mult_inst\|lpm_mult:lpm_mult_component\"" {  } { { "ioppinteg_mult.v" "lpm_mult_component" { Text "C:/lxs/2_FPGA_800W_2018_8_14/ioppinteg_mult.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229288036 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ioppinteg_mult:ioppinteg_mult_inst\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"ioppinteg_mult:ioppinteg_mult_inst\|lpm_mult:lpm_mult_component\"" {  } { { "ioppinteg_mult.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/ioppinteg_mult.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1534229288055 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ioppinteg_mult:ioppinteg_mult_inst\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"ioppinteg_mult:ioppinteg_mult_inst\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=9 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229288056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229288056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229288056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 16 " "Parameter \"lpm_widtha\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229288056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 16 " "Parameter \"lpm_widthb\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229288056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 32 " "Parameter \"lpm_widthp\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229288056 ""}  } { { "ioppinteg_mult.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/ioppinteg_mult.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1534229288056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_sfn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_sfn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_sfn " "Found entity 1: mult_sfn" {  } { { "db/mult_sfn.tdf" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/db/mult_sfn.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534229288155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534229288155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_sfn ioppinteg_mult:ioppinteg_mult_inst\|lpm_mult:lpm_mult_component\|mult_sfn:auto_generated " "Elaborating entity \"mult_sfn\" for hierarchy \"ioppinteg_mult:ioppinteg_mult_inst\|lpm_mult:lpm_mult_component\|mult_sfn:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534229288158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8u14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8u14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8u14 " "Found entity 1: altsyncram_8u14" {  } { { "db/altsyncram_8u14.tdf" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/db/altsyncram_8u14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534229291087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534229291087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rsc " "Found entity 1: mux_rsc" {  } { { "db/mux_rsc.tdf" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/db/mux_rsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534229291591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534229291591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534229291849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534229291849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1fi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1fi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1fi " "Found entity 1: cntr_1fi" {  } { { "db/cntr_1fi.tdf" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/db/cntr_1fi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534229292208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534229292208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/db/cmpr_qgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534229292332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534229292332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_g9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g9j " "Found entity 1: cntr_g9j" {  } { { "db/cntr_g9j.tdf" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/db/cntr_g9j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534229292523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534229292523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/db/cntr_egi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534229292748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534229292748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534229292865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534229292865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534229293042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534229293042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534229293163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534229293163 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1534229293402 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "27 " "Ignored 27 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "27 " "Ignored 27 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1534229295469 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1534229295469 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "10 " "10 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1534229309319 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "spi_ctrl.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/spi_ctrl.v" 400 -1 0 } } { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 946 -1 0 } } { "ang_spi_ctl.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/ang_spi_ctl.v" 32 -1 0 } } { "ang_spi_ctl.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/ang_spi_ctl.v" 33 -1 0 } } { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 3182 -1 0 } } { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 3581 -1 0 } } { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 805 -1 0 } } { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 3235 -1 0 } } { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 1821 -1 0 } } { "ang_spi_ctl.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/ang_spi_ctl.v" 50 -1 0 } } { "spi_ctrl.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/spi_ctrl.v" 82 -1 0 } } { "spi.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/spi.v" 78 -1 0 } } { "ang_spi_ctl.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/ang_spi_ctl.v" 34 -1 0 } } { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 1889 -1 0 } } { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 3234 -1 0 } } { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 1661 -1 0 } } { "ccs_sw_ctl.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/ccs_sw_ctl.v" 60 -1 0 } } { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 2887 -1 0 } } { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 2832 -1 0 } } { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 2942 -1 0 } } { "ang_spi_ctl.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/ang_spi_ctl.v" 197 -1 0 } } { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 1756 -1 0 } } { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 1327 -1 0 } } { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 4209 -1 0 } } { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 4159 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1534229309875 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1534229309877 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led_out1 GND " "Pin \"led_out1\" is stuck at GND" {  } { { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 551 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1534229315593 "|timing|led_out1"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1534229315593 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1534229316449 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "69 " "69 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1534229329504 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/lxs/2_FPGA_800W_2018_8_14/500W1200W.map.smsg " "Generated suppressed messages file C:/lxs/2_FPGA_800W_2018_8_14/500W1200W.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1534229330062 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 25 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 25 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1534229333287 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1534229333555 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1534229333555 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "red_laser_i " "No output dependent on input pin \"red_laser_i\"" {  } { { "timing.v" "" { Text "C:/lxs/2_FPGA_800W_2018_8_14/timing.v" 544 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1534229336071 "|timing|red_laser_i"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1534229336071 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10620 " "Implemented 10620 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Implemented 32 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1534229336081 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1534229336081 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1534229336081 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10401 " "Implemented 10401 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1534229336081 ""} { "Info" "ICUT_CUT_TM_RAMS" "137 " "Implemented 137 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1534229336081 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1534229336081 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "7 " "Implemented 7 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1534229336081 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1534229336081 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "705 " "Peak virtual memory: 705 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1534229336180 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 14 14:48:56 2018 " "Processing ended: Tue Aug 14 14:48:56 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1534229336180 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:56 " "Elapsed time: 00:00:56" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1534229336180 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:52 " "Total CPU time (on all processors): 00:00:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1534229336180 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1534229336180 ""}
