Loading plugins phase: Elapsed time ==> 0s.221ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\alvin\Desktop\ece445\deliverable\robot_kit_firmware.cydsn\robot_kit_firmware.cyprj -d CY8C4248LQI-BL583 -s C:\Users\alvin\Desktop\ece445\deliverable\robot_kit_firmware.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.828ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.123ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  robot_kit_firmware.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\alvin\Desktop\ece445\deliverable\robot_kit_firmware.cydsn\robot_kit_firmware.cyprj -dcpsoc3 robot_kit_firmware.v -verilog
======================================================================

======================================================================
Compiling:  robot_kit_firmware.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\alvin\Desktop\ece445\deliverable\robot_kit_firmware.cydsn\robot_kit_firmware.cyprj -dcpsoc3 robot_kit_firmware.v -verilog
======================================================================

======================================================================
Compiling:  robot_kit_firmware.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\alvin\Desktop\ece445\deliverable\robot_kit_firmware.cydsn\robot_kit_firmware.cyprj -dcpsoc3 -verilog robot_kit_firmware.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sun Dec 11 16:29:19 2016


======================================================================
Compiling:  robot_kit_firmware.v
Program  :   vpp
Options  :    -yv2 -q10 robot_kit_firmware.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sun Dec 11 16:29:19 2016

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\demux_v1_10\demux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Bus_Connect_v2_40\Bus_Connect_v2_40.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'robot_kit_firmware.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  robot_kit_firmware.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\alvin\Desktop\ece445\deliverable\robot_kit_firmware.cydsn\robot_kit_firmware.cyprj -dcpsoc3 -verilog robot_kit_firmware.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sun Dec 11 16:29:19 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\alvin\Desktop\ece445\deliverable\robot_kit_firmware.cydsn\codegentemp\robot_kit_firmware.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Users\alvin\Desktop\ece445\deliverable\robot_kit_firmware.cydsn\codegentemp\robot_kit_firmware.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Bus_Connect_v2_40\Bus_Connect_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  robot_kit_firmware.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\alvin\Desktop\ece445\deliverable\robot_kit_firmware.cydsn\robot_kit_firmware.cyprj -dcpsoc3 -verilog robot_kit_firmware.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sun Dec 11 16:29:20 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\alvin\Desktop\ece445\deliverable\robot_kit_firmware.cydsn\codegentemp\robot_kit_firmware.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Users\alvin\Desktop\ece445\deliverable\robot_kit_firmware.cydsn\codegentemp\robot_kit_firmware.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Bus_Connect_v2_40\Bus_Connect_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_310
	\ble:Net_55\
	\pwm:PWMUDB:km_run\
	\pwm:PWMUDB:ctrl_cmpmode2_2\
	\pwm:PWMUDB:ctrl_cmpmode2_1\
	\pwm:PWMUDB:ctrl_cmpmode2_0\
	\pwm:PWMUDB:ctrl_cmpmode1_2\
	\pwm:PWMUDB:ctrl_cmpmode1_1\
	\pwm:PWMUDB:ctrl_cmpmode1_0\
	\pwm:PWMUDB:capt_rising\
	\pwm:PWMUDB:capt_falling\
	\pwm:PWMUDB:trig_rise\
	\pwm:PWMUDB:trig_fall\
	\pwm:PWMUDB:sc_kill\
	\pwm:PWMUDB:min_kill\
	\pwm:PWMUDB:db_tc\
	\pwm:PWMUDB:dith_sel\
	\pwm:PWMUDB:compare2\
	Net_299
	Net_300
	Net_301
	\pwm:PWMUDB:MODULE_1:b_31\
	\pwm:PWMUDB:MODULE_1:b_30\
	\pwm:PWMUDB:MODULE_1:b_29\
	\pwm:PWMUDB:MODULE_1:b_28\
	\pwm:PWMUDB:MODULE_1:b_27\
	\pwm:PWMUDB:MODULE_1:b_26\
	\pwm:PWMUDB:MODULE_1:b_25\
	\pwm:PWMUDB:MODULE_1:b_24\
	\pwm:PWMUDB:MODULE_1:b_23\
	\pwm:PWMUDB:MODULE_1:b_22\
	\pwm:PWMUDB:MODULE_1:b_21\
	\pwm:PWMUDB:MODULE_1:b_20\
	\pwm:PWMUDB:MODULE_1:b_19\
	\pwm:PWMUDB:MODULE_1:b_18\
	\pwm:PWMUDB:MODULE_1:b_17\
	\pwm:PWMUDB:MODULE_1:b_16\
	\pwm:PWMUDB:MODULE_1:b_15\
	\pwm:PWMUDB:MODULE_1:b_14\
	\pwm:PWMUDB:MODULE_1:b_13\
	\pwm:PWMUDB:MODULE_1:b_12\
	\pwm:PWMUDB:MODULE_1:b_11\
	\pwm:PWMUDB:MODULE_1:b_10\
	\pwm:PWMUDB:MODULE_1:b_9\
	\pwm:PWMUDB:MODULE_1:b_8\
	\pwm:PWMUDB:MODULE_1:b_7\
	\pwm:PWMUDB:MODULE_1:b_6\
	\pwm:PWMUDB:MODULE_1:b_5\
	\pwm:PWMUDB:MODULE_1:b_4\
	\pwm:PWMUDB:MODULE_1:b_3\
	\pwm:PWMUDB:MODULE_1:b_2\
	\pwm:PWMUDB:MODULE_1:b_1\
	\pwm:PWMUDB:MODULE_1:b_0\
	\pwm:PWMUDB:MODULE_1:g2:a0:a_31\
	\pwm:PWMUDB:MODULE_1:g2:a0:a_30\
	\pwm:PWMUDB:MODULE_1:g2:a0:a_29\
	\pwm:PWMUDB:MODULE_1:g2:a0:a_28\
	\pwm:PWMUDB:MODULE_1:g2:a0:a_27\
	\pwm:PWMUDB:MODULE_1:g2:a0:a_26\
	\pwm:PWMUDB:MODULE_1:g2:a0:a_25\
	\pwm:PWMUDB:MODULE_1:g2:a0:a_24\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_31\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_30\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_29\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_28\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_27\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_26\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_25\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_24\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_23\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_22\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_21\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_20\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_19\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_18\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_17\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_16\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_15\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_14\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_13\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_12\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_11\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_10\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_9\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_8\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_7\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_6\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_5\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_4\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_3\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_2\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_1\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_0\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_31\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_30\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_29\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_28\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_27\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_26\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_25\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_24\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_23\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_22\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_21\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_20\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_19\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_18\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_17\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_16\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_15\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_14\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_13\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_12\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_11\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_10\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_9\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_8\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_7\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_6\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_5\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_4\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_3\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_2\
	\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	\pwm:Net_139\
	\pwm:Net_138\
	\pwm:Net_183\
	\pwm:Net_181\
	\demux_2:tmp__demux_2_0_reg\
	\demux_2:tmp__demux_2_2_reg\
	Net_2439
	Net_2441
	\demux_1:tmp__demux_1_0_reg\
	\demux_1:tmp__demux_1_2_reg\
	Net_2370
	Net_2372
	\left_control:control_bus_7\
	\left_control:control_bus_6\
	\left_control:control_bus_5\
	\left_control:control_bus_4\
	\left_control:control_bus_3\
	\left_control:control_bus_2\
	\right_control:control_bus_7\
	\right_control:control_bus_6\
	\right_control:control_bus_5\
	\right_control:control_bus_4\
	\right_control:control_bus_3\
	\right_control:control_bus_2\
	\IR_ADC:Net_3125\
	\IR_ADC:Net_3126\
	\Timer_2:TimerUDB:ctrl_ten\
	\Timer_2:TimerUDB:ctrl_cmode_0\
	\Timer_2:TimerUDB:ctrl_tmode_1\
	\Timer_2:TimerUDB:ctrl_tmode_0\
	\Timer_2:TimerUDB:ctrl_ic_1\
	\Timer_2:TimerUDB:ctrl_ic_0\
	Net_2825
	\Timer_2:TimerUDB:zeros_3\
	\Timer_2:TimerUDB:zeros_2\

    Synthesized names
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_31\
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_30\
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_29\
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_28\
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_27\
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_26\
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_25\
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_24\
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_23\
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_22\
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_21\
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_20\
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_19\
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_18\
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_17\
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_16\
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_15\
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_14\
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_13\
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_12\
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_11\
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_10\
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_9\
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_8\
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_7\
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_6\
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_5\
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_4\
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_3\
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_2\

Deleted 165 User equations/components.
Deleted 30 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__red_net_0
Aliasing tmpOE__blue_net_0 to tmpOE__red_net_0
Aliasing \pwm:Net_180\ to zero
Aliasing \pwm:PWMUDB:hwCapture\ to zero
Aliasing \pwm:Net_178\ to zero
Aliasing \pwm:PWMUDB:trig_out\ to tmpOE__red_net_0
Aliasing \pwm:PWMUDB:runmode_enable\\S\ to zero
Aliasing \pwm:Net_179\ to tmpOE__red_net_0
Aliasing \pwm:PWMUDB:ltch_kill_reg\\R\ to \pwm:PWMUDB:runmode_enable\\R\
Aliasing \pwm:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \pwm:PWMUDB:km_tc\ to zero
Aliasing \pwm:PWMUDB:min_kill_reg\\R\ to \pwm:PWMUDB:runmode_enable\\R\
Aliasing \pwm:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \pwm:PWMUDB:final_kill\ to tmpOE__red_net_0
Aliasing \pwm:PWMUDB:dith_count_1\\R\ to \pwm:PWMUDB:runmode_enable\\R\
Aliasing \pwm:PWMUDB:dith_count_1\\S\ to zero
Aliasing \pwm:PWMUDB:dith_count_0\\R\ to \pwm:PWMUDB:runmode_enable\\R\
Aliasing \pwm:PWMUDB:dith_count_0\\S\ to zero
Aliasing \pwm:PWMUDB:status_6\ to zero
Aliasing \pwm:PWMUDB:status_4\ to zero
Aliasing \pwm:PWMUDB:cmp2\ to zero
Aliasing \pwm:PWMUDB:cmp1_status_reg\\R\ to \pwm:PWMUDB:runmode_enable\\R\
Aliasing \pwm:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \pwm:PWMUDB:cmp2_status_reg\\R\ to \pwm:PWMUDB:runmode_enable\\R\
Aliasing \pwm:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \pwm:PWMUDB:final_kill_reg\\R\ to \pwm:PWMUDB:runmode_enable\\R\
Aliasing \pwm:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \pwm:PWMUDB:cs_addr_0\ to \pwm:PWMUDB:runmode_enable\\R\
Aliasing \pwm:PWMUDB:pwm1_i\ to zero
Aliasing \pwm:PWMUDB:pwm2_i\ to zero
Aliasing \pwm:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \pwm:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \pwm:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \pwm:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \pwm:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \pwm:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \pwm:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \pwm:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \pwm:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \pwm:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \pwm:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \pwm:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \pwm:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \pwm:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \pwm:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \pwm:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \pwm:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \pwm:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \pwm:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \pwm:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \pwm:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \pwm:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__red_net_0
Aliasing Net_189 to zero
Aliasing tmpOE__green_net_0 to tmpOE__red_net_0
Aliasing tmpOE__left_forward_net_0 to tmpOE__red_net_0
Aliasing tmpOE__left_backward_net_0 to tmpOE__red_net_0
Aliasing tmpOE__right_forward_net_0 to tmpOE__red_net_0
Aliasing tmpOE__right_backward_net_0 to tmpOE__red_net_0
Aliasing \left_speedcontroller:Net_75\ to zero
Aliasing \left_speedcontroller:Net_69\ to tmpOE__red_net_0
Aliasing \left_speedcontroller:Net_66\ to zero
Aliasing \left_speedcontroller:Net_82\ to zero
Aliasing \left_speedcontroller:Net_72\ to zero
Aliasing \right_speedcontroller:Net_81\ to \left_speedcontroller:Net_81\
Aliasing \right_speedcontroller:Net_75\ to zero
Aliasing \right_speedcontroller:Net_69\ to tmpOE__red_net_0
Aliasing \right_speedcontroller:Net_66\ to zero
Aliasing \right_speedcontroller:Net_82\ to zero
Aliasing \right_speedcontroller:Net_72\ to zero
Aliasing \left_control:clk\ to zero
Aliasing \left_control:rst\ to zero
Aliasing \right_control:clk\ to zero
Aliasing \right_control:rst\ to zero
Aliasing \IR_ADC:Net_3107\ to zero
Aliasing \IR_ADC:Net_3106\ to zero
Aliasing \IR_ADC:Net_3105\ to zero
Aliasing \IR_ADC:Net_3104\ to zero
Aliasing \IR_ADC:Net_3103\ to zero
Aliasing \IR_ADC:Net_3207_1\ to zero
Aliasing \IR_ADC:Net_3207_0\ to zero
Aliasing \IR_ADC:Net_3235\ to zero
Aliasing tmpOE__IR_pin1_net_0 to tmpOE__red_net_0
Aliasing tmpOE__IR_pin2_net_0 to tmpOE__red_net_0
Aliasing \LCD_display:tmpOE__LCDPort_net_6\ to tmpOE__red_net_0
Aliasing \LCD_display:tmpOE__LCDPort_net_5\ to tmpOE__red_net_0
Aliasing \LCD_display:tmpOE__LCDPort_net_4\ to tmpOE__red_net_0
Aliasing \LCD_display:tmpOE__LCDPort_net_3\ to tmpOE__red_net_0
Aliasing \LCD_display:tmpOE__LCDPort_net_2\ to tmpOE__red_net_0
Aliasing \LCD_display:tmpOE__LCDPort_net_1\ to tmpOE__red_net_0
Aliasing \LCD_display:tmpOE__LCDPort_net_0\ to tmpOE__red_net_0
Aliasing \Timer_1:Net_81\ to \pwm:Net_68\
Aliasing \Timer_1:Net_69\ to tmpOE__red_net_0
Aliasing \Timer_1:Net_66\ to \Timer_1:Net_75\
Aliasing \Timer_1:Net_82\ to \Timer_1:Net_75\
Aliasing \Timer_1:Net_72\ to \Timer_1:Net_75\
Aliasing tmpOE__ECHO_pin_net_0 to tmpOE__red_net_0
Aliasing tmpOE__TRIGGER_pin_net_0 to tmpOE__red_net_0
Aliasing Net_12 to zero
Aliasing \Timer_2:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \Timer_2:TimerUDB:trigger_enable\ to tmpOE__red_net_0
Aliasing \Timer_2:TimerUDB:status_6\ to zero
Aliasing \Timer_2:TimerUDB:status_5\ to zero
Aliasing \Timer_2:TimerUDB:status_4\ to zero
Aliasing \Timer_2:TimerUDB:status_0\ to \Timer_2:TimerUDB:tc_i\
Aliasing \pwm:PWMUDB:prevCompare1\\D\ to \pwm:PWMUDB:pwm_temp\
Aliasing \pwm:PWMUDB:tc_i_reg\\D\ to \pwm:PWMUDB:status_2\
Aliasing \Timer_2:TimerUDB:capture_last\\D\ to zero
Aliasing \Timer_2:TimerUDB:hwEnable_reg\\D\ to \Timer_2:TimerUDB:run_mode\
Aliasing \Timer_2:TimerUDB:capture_out_reg_i\\D\ to \Timer_2:TimerUDB:capt_fifo_load_int\
Removing Lhs of wire one[6] = tmpOE__red_net_0[1]
Removing Lhs of wire tmpOE__blue_net_0[9] = tmpOE__red_net_0[1]
Removing Lhs of wire \pwm:Net_68\[26] = Net_162[402]
Removing Lhs of wire \pwm:PWMUDB:ctrl_enable\[37] = \pwm:PWMUDB:control_7\[29]
Removing Lhs of wire \pwm:Net_180\[45] = zero[2]
Removing Lhs of wire \pwm:PWMUDB:hwCapture\[48] = zero[2]
Removing Lhs of wire \pwm:PWMUDB:hwEnable\[49] = \pwm:PWMUDB:control_7\[29]
Removing Lhs of wire \pwm:Net_178\[51] = zero[2]
Removing Lhs of wire \pwm:PWMUDB:trig_out\[54] = tmpOE__red_net_0[1]
Removing Lhs of wire \pwm:PWMUDB:runmode_enable\\R\[56] = \pwm:Net_186\[57]
Removing Lhs of wire \pwm:Net_186\[57] = zero[2]
Removing Lhs of wire \pwm:PWMUDB:runmode_enable\\S\[58] = zero[2]
Removing Lhs of wire \pwm:PWMUDB:final_enable\[59] = \pwm:PWMUDB:runmode_enable\[55]
Removing Lhs of wire \pwm:Net_179\[62] = tmpOE__red_net_0[1]
Removing Lhs of wire \pwm:PWMUDB:ltch_kill_reg\\R\[64] = zero[2]
Removing Lhs of wire \pwm:PWMUDB:ltch_kill_reg\\S\[65] = zero[2]
Removing Lhs of wire \pwm:PWMUDB:km_tc\[66] = zero[2]
Removing Lhs of wire \pwm:PWMUDB:min_kill_reg\\R\[67] = zero[2]
Removing Lhs of wire \pwm:PWMUDB:min_kill_reg\\S\[68] = zero[2]
Removing Lhs of wire \pwm:PWMUDB:final_kill\[71] = tmpOE__red_net_0[1]
Removing Lhs of wire \pwm:PWMUDB:add_vi_vv_MODGEN_1_1\[74] = \pwm:PWMUDB:MODULE_1:g2:a0:s_1\[361]
Removing Lhs of wire \pwm:PWMUDB:add_vi_vv_MODGEN_1_0\[76] = \pwm:PWMUDB:MODULE_1:g2:a0:s_0\[362]
Removing Lhs of wire \pwm:PWMUDB:dith_count_1\\R\[77] = zero[2]
Removing Lhs of wire \pwm:PWMUDB:dith_count_1\\S\[78] = zero[2]
Removing Lhs of wire \pwm:PWMUDB:dith_count_0\\R\[79] = zero[2]
Removing Lhs of wire \pwm:PWMUDB:dith_count_0\\S\[80] = zero[2]
Removing Lhs of wire \pwm:PWMUDB:status_6\[83] = zero[2]
Removing Rhs of wire \pwm:PWMUDB:status_5\[84] = \pwm:PWMUDB:final_kill_reg\[98]
Removing Lhs of wire \pwm:PWMUDB:status_4\[85] = zero[2]
Removing Rhs of wire \pwm:PWMUDB:status_3\[86] = \pwm:PWMUDB:fifo_full\[105]
Removing Rhs of wire \pwm:PWMUDB:status_1\[88] = \pwm:PWMUDB:cmp2_status_reg\[97]
Removing Rhs of wire \pwm:PWMUDB:status_0\[89] = \pwm:PWMUDB:cmp1_status_reg\[96]
Removing Lhs of wire \pwm:PWMUDB:cmp2_status\[94] = zero[2]
Removing Lhs of wire \pwm:PWMUDB:cmp2\[95] = zero[2]
Removing Lhs of wire \pwm:PWMUDB:cmp1_status_reg\\R\[99] = zero[2]
Removing Lhs of wire \pwm:PWMUDB:cmp1_status_reg\\S\[100] = zero[2]
Removing Lhs of wire \pwm:PWMUDB:cmp2_status_reg\\R\[101] = zero[2]
Removing Lhs of wire \pwm:PWMUDB:cmp2_status_reg\\S\[102] = zero[2]
Removing Lhs of wire \pwm:PWMUDB:final_kill_reg\\R\[103] = zero[2]
Removing Lhs of wire \pwm:PWMUDB:final_kill_reg\\S\[104] = zero[2]
Removing Lhs of wire \pwm:PWMUDB:cs_addr_2\[106] = \pwm:PWMUDB:tc_i\[61]
Removing Lhs of wire \pwm:PWMUDB:cs_addr_1\[107] = \pwm:PWMUDB:runmode_enable\[55]
Removing Lhs of wire \pwm:PWMUDB:cs_addr_0\[108] = zero[2]
Removing Lhs of wire \pwm:PWMUDB:compare1\[189] = \pwm:PWMUDB:cmp1_less\[160]
Removing Lhs of wire \pwm:PWMUDB:pwm1_i\[194] = zero[2]
Removing Lhs of wire \pwm:PWMUDB:pwm2_i\[196] = zero[2]
Removing Rhs of wire Net_111[199] = \pwm:PWMUDB:pwm_i_reg\[191]
Removing Lhs of wire \pwm:PWMUDB:pwm_temp\[202] = \pwm:PWMUDB:cmp1\[92]
Removing Lhs of wire \pwm:PWMUDB:MODULE_1:g2:a0:a_23\[243] = zero[2]
Removing Lhs of wire \pwm:PWMUDB:MODULE_1:g2:a0:a_22\[244] = zero[2]
Removing Lhs of wire \pwm:PWMUDB:MODULE_1:g2:a0:a_21\[245] = zero[2]
Removing Lhs of wire \pwm:PWMUDB:MODULE_1:g2:a0:a_20\[246] = zero[2]
Removing Lhs of wire \pwm:PWMUDB:MODULE_1:g2:a0:a_19\[247] = zero[2]
Removing Lhs of wire \pwm:PWMUDB:MODULE_1:g2:a0:a_18\[248] = zero[2]
Removing Lhs of wire \pwm:PWMUDB:MODULE_1:g2:a0:a_17\[249] = zero[2]
Removing Lhs of wire \pwm:PWMUDB:MODULE_1:g2:a0:a_16\[250] = zero[2]
Removing Lhs of wire \pwm:PWMUDB:MODULE_1:g2:a0:a_15\[251] = zero[2]
Removing Lhs of wire \pwm:PWMUDB:MODULE_1:g2:a0:a_14\[252] = zero[2]
Removing Lhs of wire \pwm:PWMUDB:MODULE_1:g2:a0:a_13\[253] = zero[2]
Removing Lhs of wire \pwm:PWMUDB:MODULE_1:g2:a0:a_12\[254] = zero[2]
Removing Lhs of wire \pwm:PWMUDB:MODULE_1:g2:a0:a_11\[255] = zero[2]
Removing Lhs of wire \pwm:PWMUDB:MODULE_1:g2:a0:a_10\[256] = zero[2]
Removing Lhs of wire \pwm:PWMUDB:MODULE_1:g2:a0:a_9\[257] = zero[2]
Removing Lhs of wire \pwm:PWMUDB:MODULE_1:g2:a0:a_8\[258] = zero[2]
Removing Lhs of wire \pwm:PWMUDB:MODULE_1:g2:a0:a_7\[259] = zero[2]
Removing Lhs of wire \pwm:PWMUDB:MODULE_1:g2:a0:a_6\[260] = zero[2]
Removing Lhs of wire \pwm:PWMUDB:MODULE_1:g2:a0:a_5\[261] = zero[2]
Removing Lhs of wire \pwm:PWMUDB:MODULE_1:g2:a0:a_4\[262] = zero[2]
Removing Lhs of wire \pwm:PWMUDB:MODULE_1:g2:a0:a_3\[263] = zero[2]
Removing Lhs of wire \pwm:PWMUDB:MODULE_1:g2:a0:a_2\[264] = zero[2]
Removing Lhs of wire \pwm:PWMUDB:MODULE_1:g2:a0:a_1\[265] = \pwm:PWMUDB:MODIN1_1\[266]
Removing Lhs of wire \pwm:PWMUDB:MODIN1_1\[266] = \pwm:PWMUDB:dith_count_1\[73]
Removing Lhs of wire \pwm:PWMUDB:MODULE_1:g2:a0:a_0\[267] = \pwm:PWMUDB:MODIN1_0\[268]
Removing Lhs of wire \pwm:PWMUDB:MODIN1_0\[268] = \pwm:PWMUDB:dith_count_0\[75]
Removing Lhs of wire \pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[400] = tmpOE__red_net_0[1]
Removing Lhs of wire \pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[401] = tmpOE__red_net_0[1]
Removing Lhs of wire Net_189[408] = zero[2]
Removing Lhs of wire tmpOE__green_net_0[411] = tmpOE__red_net_0[1]
Removing Lhs of wire tmpOE__left_forward_net_0[417] = tmpOE__red_net_0[1]
Removing Rhs of wire Net_2371[418] = \demux_1:tmp__demux_1_1_reg\[483]
Removing Lhs of wire tmpOE__left_backward_net_0[424] = tmpOE__red_net_0[1]
Removing Rhs of wire Net_2373[425] = \demux_1:tmp__demux_1_3_reg\[485]
Removing Lhs of wire tmpOE__right_forward_net_0[431] = tmpOE__red_net_0[1]
Removing Rhs of wire Net_2440[432] = \demux_2:tmp__demux_2_1_reg\[475]
Removing Lhs of wire tmpOE__right_backward_net_0[438] = tmpOE__red_net_0[1]
Removing Rhs of wire Net_2442[439] = \demux_2:tmp__demux_2_3_reg\[477]
Removing Lhs of wire \left_speedcontroller:Net_81\[445] = Net_953[457]
Removing Lhs of wire \left_speedcontroller:Net_75\[446] = zero[2]
Removing Lhs of wire \left_speedcontroller:Net_69\[447] = tmpOE__red_net_0[1]
Removing Lhs of wire \left_speedcontroller:Net_66\[448] = zero[2]
Removing Lhs of wire \left_speedcontroller:Net_82\[449] = zero[2]
Removing Lhs of wire \left_speedcontroller:Net_72\[450] = zero[2]
Removing Lhs of wire \right_speedcontroller:Net_81\[459] = Net_953[457]
Removing Lhs of wire \right_speedcontroller:Net_75\[460] = zero[2]
Removing Lhs of wire \right_speedcontroller:Net_69\[461] = tmpOE__red_net_0[1]
Removing Lhs of wire \right_speedcontroller:Net_66\[462] = zero[2]
Removing Lhs of wire \right_speedcontroller:Net_82\[463] = zero[2]
Removing Lhs of wire \right_speedcontroller:Net_72\[464] = zero[2]
Removing Rhs of wire Net_2444_1[473] = \right_control:control_out_1\[527]
Removing Rhs of wire Net_2444_1[473] = \right_control:control_1\[536]
Removing Rhs of wire Net_2444_0[474] = \right_control:control_out_0\[528]
Removing Rhs of wire Net_2444_0[474] = \right_control:control_0\[537]
Removing Rhs of wire Net_2437_1[481] = \left_control:control_out_1\[502]
Removing Rhs of wire Net_2437_1[481] = \left_control:control_1\[511]
Removing Rhs of wire Net_2437_0[482] = \left_control:control_out_0\[503]
Removing Rhs of wire Net_2437_0[482] = \left_control:control_0\[512]
Removing Lhs of wire \left_control:clk\[488] = zero[2]
Removing Lhs of wire \left_control:rst\[489] = zero[2]
Removing Lhs of wire \right_control:clk\[513] = zero[2]
Removing Lhs of wire \right_control:rst\[514] = zero[2]
Removing Lhs of wire \IR_ADC:Net_3107\[612] = zero[2]
Removing Lhs of wire \IR_ADC:Net_3106\[613] = zero[2]
Removing Lhs of wire \IR_ADC:Net_3105\[614] = zero[2]
Removing Lhs of wire \IR_ADC:Net_3104\[615] = zero[2]
Removing Lhs of wire \IR_ADC:Net_3103\[616] = zero[2]
Removing Lhs of wire \IR_ADC:Net_17\[661] = \IR_ADC:Net_1845\[540]
Removing Lhs of wire \IR_ADC:Net_3207_1\[683] = zero[2]
Removing Lhs of wire \IR_ADC:Net_3207_0\[684] = zero[2]
Removing Lhs of wire \IR_ADC:Net_3235\[685] = zero[2]
Removing Lhs of wire tmpOE__IR_pin1_net_0[754] = tmpOE__red_net_0[1]
Removing Rhs of wire Net_2827[760] = \Timer_2:TimerUDB:tc_reg_i\[851]
Removing Lhs of wire tmpOE__IR_pin2_net_0[764] = tmpOE__red_net_0[1]
Removing Lhs of wire \LCD_display:tmpOE__LCDPort_net_6\[770] = tmpOE__red_net_0[1]
Removing Lhs of wire \LCD_display:tmpOE__LCDPort_net_5\[771] = tmpOE__red_net_0[1]
Removing Lhs of wire \LCD_display:tmpOE__LCDPort_net_4\[772] = tmpOE__red_net_0[1]
Removing Lhs of wire \LCD_display:tmpOE__LCDPort_net_3\[773] = tmpOE__red_net_0[1]
Removing Lhs of wire \LCD_display:tmpOE__LCDPort_net_2\[774] = tmpOE__red_net_0[1]
Removing Lhs of wire \LCD_display:tmpOE__LCDPort_net_1\[775] = tmpOE__red_net_0[1]
Removing Lhs of wire \LCD_display:tmpOE__LCDPort_net_0\[776] = tmpOE__red_net_0[1]
Removing Lhs of wire \Timer_1:Net_81\[794] = Net_162[402]
Removing Lhs of wire \Timer_1:Net_75\[795] = Net_2684[806]
Removing Lhs of wire \Timer_1:Net_69\[796] = tmpOE__red_net_0[1]
Removing Lhs of wire \Timer_1:Net_66\[797] = Net_2684[806]
Removing Lhs of wire \Timer_1:Net_82\[798] = Net_2684[806]
Removing Lhs of wire \Timer_1:Net_72\[799] = Net_2684[806]
Removing Lhs of wire tmpOE__ECHO_pin_net_0[808] = tmpOE__red_net_0[1]
Removing Lhs of wire tmpOE__TRIGGER_pin_net_0[814] = tmpOE__red_net_0[1]
Removing Lhs of wire Net_12[819] = zero[2]
Removing Lhs of wire \Timer_2:TimerUDB:ctrl_enable\[833] = \Timer_2:TimerUDB:control_7\[825]
Removing Lhs of wire \Timer_2:TimerUDB:ctrl_cmode_1\[835] = zero[2]
Removing Rhs of wire \Timer_2:TimerUDB:timer_enable\[844] = \Timer_2:TimerUDB:runmode_enable\[856]
Removing Rhs of wire \Timer_2:TimerUDB:run_mode\[845] = \Timer_2:TimerUDB:hwEnable\[846]
Removing Lhs of wire \Timer_2:TimerUDB:run_mode\[845] = \Timer_2:TimerUDB:control_7\[825]
Removing Lhs of wire \Timer_2:TimerUDB:trigger_enable\[848] = tmpOE__red_net_0[1]
Removing Lhs of wire \Timer_2:TimerUDB:tc_i\[850] = \Timer_2:TimerUDB:status_tc\[847]
Removing Lhs of wire \Timer_2:TimerUDB:capt_fifo_load_int\[855] = \Timer_2:TimerUDB:capt_fifo_load\[843]
Removing Lhs of wire \Timer_2:TimerUDB:status_6\[858] = zero[2]
Removing Lhs of wire \Timer_2:TimerUDB:status_5\[859] = zero[2]
Removing Lhs of wire \Timer_2:TimerUDB:status_4\[860] = zero[2]
Removing Lhs of wire \Timer_2:TimerUDB:status_0\[861] = \Timer_2:TimerUDB:status_tc\[847]
Removing Lhs of wire \Timer_2:TimerUDB:status_1\[862] = \Timer_2:TimerUDB:capt_fifo_load\[843]
Removing Rhs of wire \Timer_2:TimerUDB:status_2\[863] = \Timer_2:TimerUDB:fifo_full\[864]
Removing Rhs of wire \Timer_2:TimerUDB:status_3\[865] = \Timer_2:TimerUDB:fifo_nempty\[866]
Removing Lhs of wire \Timer_2:TimerUDB:cs_addr_2\[869] = zero[2]
Removing Lhs of wire \Timer_2:TimerUDB:cs_addr_1\[870] = \Timer_2:TimerUDB:trig_reg\[857]
Removing Lhs of wire \Timer_2:TimerUDB:cs_addr_0\[871] = \Timer_2:TimerUDB:per_zero\[849]
Removing Lhs of wire \pwm:PWMUDB:prevCapture\\D\[953] = zero[2]
Removing Lhs of wire \pwm:PWMUDB:trig_last\\D\[954] = zero[2]
Removing Lhs of wire \pwm:PWMUDB:prevCompare1\\D\[960] = \pwm:PWMUDB:cmp1\[92]
Removing Lhs of wire \pwm:PWMUDB:cmp1_status_reg\\D\[961] = \pwm:PWMUDB:cmp1_status\[93]
Removing Lhs of wire \pwm:PWMUDB:cmp2_status_reg\\D\[962] = zero[2]
Removing Lhs of wire \pwm:PWMUDB:pwm_i_reg\\D\[964] = \pwm:PWMUDB:pwm_i\[192]
Removing Lhs of wire \pwm:PWMUDB:pwm1_i_reg\\D\[965] = zero[2]
Removing Lhs of wire \pwm:PWMUDB:pwm2_i_reg\\D\[966] = zero[2]
Removing Lhs of wire \pwm:PWMUDB:tc_i_reg\\D\[967] = \pwm:PWMUDB:status_2\[87]
Removing Lhs of wire \Timer_2:TimerUDB:capture_last\\D\[968] = zero[2]
Removing Lhs of wire \Timer_2:TimerUDB:tc_reg_i\\D\[969] = \Timer_2:TimerUDB:status_tc\[847]
Removing Lhs of wire \Timer_2:TimerUDB:hwEnable_reg\\D\[970] = \Timer_2:TimerUDB:control_7\[825]
Removing Lhs of wire \Timer_2:TimerUDB:capture_out_reg_i\\D\[971] = \Timer_2:TimerUDB:capt_fifo_load\[843]

------------------------------------------------------
Aliased 0 equations, 169 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__red_net_0' (cost = 0):
tmpOE__red_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\pwm:PWMUDB:cmp1\' (cost = 0):
\pwm:PWMUDB:cmp1\ <= (\pwm:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\pwm:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\pwm:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\pwm:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \pwm:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\pwm:PWMUDB:dith_count_1\ and \pwm:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Timer_2:TimerUDB:fifo_load_polarized\' (cost = 0):
\Timer_2:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\Timer_2:TimerUDB:timer_enable\' (cost = 0):
\Timer_2:TimerUDB:timer_enable\ <= (\Timer_2:TimerUDB:control_7\);


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\pwm:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\pwm:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \pwm:PWMUDB:dith_count_0\ and \pwm:PWMUDB:dith_count_1\)
	OR (not \pwm:PWMUDB:dith_count_1\ and \pwm:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 28 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \pwm:PWMUDB:final_capture\ to zero
Aliasing \pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \Timer_2:TimerUDB:capt_fifo_load\ to zero
Aliasing \pwm:PWMUDB:min_kill_reg\\D\ to tmpOE__red_net_0
Aliasing \pwm:PWMUDB:ltch_kill_reg\\D\ to tmpOE__red_net_0
Aliasing \pwm:PWMUDB:final_kill_reg\\D\ to zero
Removing Lhs of wire \pwm:PWMUDB:final_capture\[110] = zero[2]
Removing Lhs of wire \pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[371] = zero[2]
Removing Lhs of wire \pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[381] = zero[2]
Removing Lhs of wire \pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[391] = zero[2]
Removing Lhs of wire \Timer_2:TimerUDB:capt_fifo_load\[843] = zero[2]
Removing Lhs of wire \Timer_2:TimerUDB:trig_reg\[857] = \Timer_2:TimerUDB:control_7\[825]
Removing Lhs of wire \pwm:PWMUDB:min_kill_reg\\D\[952] = tmpOE__red_net_0[1]
Removing Lhs of wire \pwm:PWMUDB:runmode_enable\\D\[955] = \pwm:PWMUDB:control_7\[29]
Removing Lhs of wire \pwm:PWMUDB:ltch_kill_reg\\D\[957] = tmpOE__red_net_0[1]
Removing Lhs of wire \pwm:PWMUDB:final_kill_reg\\D\[963] = zero[2]

------------------------------------------------------
Aliased 0 equations, 10 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\alvin\Desktop\ece445\deliverable\robot_kit_firmware.cydsn\robot_kit_firmware.cyprj -dcpsoc3 robot_kit_firmware.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.328ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.3.0.9604, Family: PSoC3, Started at: Sunday, 11 December 2016 16:29:20
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\alvin\Desktop\ece445\deliverable\robot_kit_firmware.cydsn\robot_kit_firmware.cyprj -d CY8C4248LQI-BL583 robot_kit_firmware.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.016ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \pwm:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \pwm:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \pwm:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \pwm:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \pwm:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \pwm:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Timer_2:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \Timer_2:TimerUDB:capture_out_reg_i\ from registered to combinatorial
Assigning clock ble_LFCLK to clock LFCLK because it is a pass-through

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Fixed Function Clock 6: Automatic-assigning  clock 'IR_ADC_intClock'. Signal=\IR_ADC:Net_1845_ff6\
    Fixed Function Clock 7: Automatic-assigning  clock 'Clock_1'. Signal=Net_162_ff7
    Digital Clock 0: Automatic-assigning  clock 'Clock_1'. Fanout=1, Signal=Net_162_digital
    Fixed Function Clock 8: Automatic-assigning  clock 'Clock_2'. Signal=Net_953_ff8
    Fixed Function Clock 9: Automatic-assigning  clock 'Clock_2'. Signal=Net_953_ff9
    Digital Clock 1: Automatic-assigning  clock 'Clock_3'. Fanout=2, Signal=Net_2785_digital
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \pwm:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
    UDB Clk/Enable \Timer_2:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_1 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_1, EnableOut: Constant 1
    UDB Clk/Enable \Timer_2:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_1 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_1, EnableOut: Constant 1
</CYPRESSTAG>
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = red(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => red(0)__PA ,
            pad => red(0)_PAD );
        Properties:
        {
        }

    Pin : Name = blue(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => blue(0)__PA ,
            input => Net_79 ,
            pad => blue(0)_PAD );
        Properties:
        {
        }

    Pin : Name = green(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => green(0)__PA ,
            pad => green(0)_PAD );
        Properties:
        {
        }

    Pin : Name = left_forward(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => left_forward(0)__PA ,
            input => Net_2371 ,
            pad => left_forward(0)_PAD );
        Properties:
        {
        }

    Pin : Name = left_backward(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => left_backward(0)__PA ,
            input => Net_2373 ,
            pad => left_backward(0)_PAD );
        Properties:
        {
        }

    Pin : Name = right_forward(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => right_forward(0)__PA ,
            input => Net_2440 ,
            pad => right_forward(0)_PAD );
        Properties:
        {
        }

    Pin : Name = right_backward(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => right_backward(0)__PA ,
            input => Net_2442 ,
            pad => right_backward(0)_PAD );
        Properties:
        {
        }

    Pin : Name = IR_pin1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => IR_pin1(0)__PA ,
            analog_term => Net_2596 ,
            pad => IR_pin1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = IR_pin2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => IR_pin2(0)__PA ,
            analog_term => Net_2613 ,
            pad => IR_pin2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \LCD_display:LCDPort(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_display:LCDPort(0)\__PA ,
            pad => \LCD_display:LCDPort(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_display:LCDPort(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_display:LCDPort(1)\__PA ,
            pad => \LCD_display:LCDPort(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_display:LCDPort(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_display:LCDPort(2)\__PA ,
            pad => \LCD_display:LCDPort(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_display:LCDPort(3)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_display:LCDPort(3)\__PA ,
            pad => \LCD_display:LCDPort(3)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_display:LCDPort(4)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_display:LCDPort(4)\__PA ,
            pad => \LCD_display:LCDPort(4)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_display:LCDPort(5)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_display:LCDPort(5)\__PA ,
            pad => \LCD_display:LCDPort(5)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_display:LCDPort(6)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_display:LCDPort(6)\__PA ,
            pad => \LCD_display:LCDPort(6)_PAD\ );
        Properties:
        {
        }

    Pin : Name = ECHO_pin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ECHO_pin(0)__PA ,
            fb => Net_2684 ,
            pad => ECHO_pin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TRIGGER_pin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TRIGGER_pin(0)__PA ,
            pad => TRIGGER_pin(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\pwm:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \pwm:PWMUDB:runmode_enable\ * \pwm:PWMUDB:tc_i\
        );
        Output = \pwm:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=Net_79, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_111
        );
        Output = Net_79 (fanout=1)

    MacroCell: Name=Net_2440, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2443 * !Net_2444_1 * Net_2444_0
        );
        Output = Net_2440 (fanout=1)

    MacroCell: Name=Net_2442, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2443 * Net_2444_1 * Net_2444_0
        );
        Output = Net_2442 (fanout=1)

    MacroCell: Name=Net_2371, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2380 * !Net_2437_1 * Net_2437_0
        );
        Output = Net_2371 (fanout=1)

    MacroCell: Name=Net_2373, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2380 * Net_2437_1 * Net_2437_0
        );
        Output = Net_2373 (fanout=1)

    MacroCell: Name=\Timer_2:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_2:TimerUDB:control_7\ * \Timer_2:TimerUDB:per_zero\
        );
        Output = \Timer_2:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\pwm:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_162_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \pwm:PWMUDB:control_7\
        );
        Output = \pwm:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\pwm:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_162_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \pwm:PWMUDB:cmp1_less\
        );
        Output = \pwm:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\pwm:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_162_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\pwm:PWMUDB:prevCompare1\ * \pwm:PWMUDB:cmp1_less\
        );
        Output = \pwm:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_111, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_162_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \pwm:PWMUDB:runmode_enable\ * \pwm:PWMUDB:cmp1_less\
        );
        Output = Net_111 (fanout=1)

    MacroCell: Name=Net_2827, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2785_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_2:TimerUDB:control_7\ * \Timer_2:TimerUDB:per_zero\
        );
        Output = Net_2827 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\pwm:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_162_digital ,
            cs_addr_2 => \pwm:PWMUDB:tc_i\ ,
            cs_addr_1 => \pwm:PWMUDB:runmode_enable\ ,
            chain_out => \pwm:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \pwm:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\pwm:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_162_digital ,
            cs_addr_2 => \pwm:PWMUDB:tc_i\ ,
            cs_addr_1 => \pwm:PWMUDB:runmode_enable\ ,
            cl0_comb => \pwm:PWMUDB:cmp1_less\ ,
            z0_comb => \pwm:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \pwm:PWMUDB:status_3\ ,
            chain_in => \pwm:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \pwm:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\Timer_2:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => Net_2785_digital ,
            cs_addr_1 => \Timer_2:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_2:TimerUDB:per_zero\ ,
            chain_out => \Timer_2:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Timer_2:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\Timer_2:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => Net_2785_digital ,
            cs_addr_1 => \Timer_2:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_2:TimerUDB:per_zero\ ,
            z0_comb => \Timer_2:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Timer_2:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Timer_2:TimerUDB:status_2\ ,
            chain_in => \Timer_2:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer_2:TimerUDB:sT16:timerdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\pwm:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_162_digital ,
            status_3 => \pwm:PWMUDB:status_3\ ,
            status_2 => \pwm:PWMUDB:status_2\ ,
            status_0 => \pwm:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Timer_2:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => Net_2785_digital ,
            status_3 => \Timer_2:TimerUDB:status_3\ ,
            status_2 => \Timer_2:TimerUDB:status_2\ ,
            status_0 => \Timer_2:TimerUDB:status_tc\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\pwm:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_162_digital ,
            control_7 => \pwm:PWMUDB:control_7\ ,
            control_6 => \pwm:PWMUDB:control_6\ ,
            control_5 => \pwm:PWMUDB:control_5\ ,
            control_4 => \pwm:PWMUDB:control_4\ ,
            control_3 => \pwm:PWMUDB:control_3\ ,
            control_2 => \pwm:PWMUDB:control_2\ ,
            control_1 => \pwm:PWMUDB:control_1\ ,
            control_0 => \pwm:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\left_control:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \left_control:control_7\ ,
            control_6 => \left_control:control_6\ ,
            control_5 => \left_control:control_5\ ,
            control_4 => \left_control:control_4\ ,
            control_3 => \left_control:control_3\ ,
            control_2 => \left_control:control_2\ ,
            control_1 => Net_2437_1 ,
            control_0 => Net_2437_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\right_control:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \right_control:control_7\ ,
            control_6 => \right_control:control_6\ ,
            control_5 => \right_control:control_5\ ,
            control_4 => \right_control:control_4\ ,
            control_3 => \right_control:control_3\ ,
            control_2 => \right_control:control_2\ ,
            control_1 => Net_2444_1 ,
            control_0 => Net_2444_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Timer_2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_2785_digital ,
            control_7 => \Timer_2:TimerUDB:control_7\ ,
            control_6 => \Timer_2:TimerUDB:control_6\ ,
            control_5 => \Timer_2:TimerUDB:control_5\ ,
            control_4 => \Timer_2:TimerUDB:control_4\ ,
            control_3 => \Timer_2:TimerUDB:control_3\ ,
            control_2 => \Timer_2:TimerUDB:control_2\ ,
            control_1 => \Timer_2:TimerUDB:control_1\ ,
            control_0 => \Timer_2:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\ble:bless_isr\
        PORT MAP (
            interrupt => \ble:Net_15\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\IR_ADC:IRQ\
        PORT MAP (
            interrupt => \IR_ADC:Net_3112\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =isr_2
        PORT MAP (
            interrupt => Net_2827 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =isr_1
        PORT MAP (
            interrupt => Net_2687 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    2 :    2 :    4 : 50.00 %
Interrupts                    :    4 :   28 :   32 : 12.50 %
IO                            :   22 :   16 :   38 : 57.89 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CapSense                      :    0 :    1 :    1 :  0.00 %
Die Temp                      :    0 :    1 :    1 :  0.00 %
Serial Communication (SCB)    :    0 :    2 :    2 :  0.00 %
BLE                           :    1 :    0 :    1 : 100.00 %
DMA Channels                  :    0 :    8 :    8 :  0.00 %
Timer/Counter/PWM             :    3 :    1 :    4 : 75.00 %
UDB                           :      :      :      :        
  Macrocells                  :   12 :   20 :   32 : 37.50 %
  Unique P-terms              :   11 :   53 :   64 : 17.19 %
  Total P-terms               :   12 :      :      :        
  Datapath Cells              :    4 :    0 :    4 : 100.00 %
  Status Cells                :    2 :    2 :    4 : 50.00 %
    StatusI Registers         :    2 :      :      :        
  Control Cells               :    4 :    0 :    4 : 100.00 %
    Control Registers         :    4 :      :      :        
Comparator/Opamp              :    0 :    4 :    4 :  0.00 %
LP Comparator                 :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    1 :    0 :    1 : 100.00 %
DAC                           :      :      :      :        
  7-bit IDAC                  :    0 :    1 :    1 :  0.00 %
  8-bit IDAC                  :    0 :    1 :    1 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.035ms
Tech mapping phase: Elapsed time ==> 0s.071ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="Analog Placement">
Elapsed time ==> 0.1625176s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.347ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0065334 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_2596 {
    p3_5
  }
  Net: Net_2613 {
    p3_1
  }
  Net: \IR_ADC:Net_1851\ {
  }
  Net: \IR_ADC:Net_3113\ {
  }
  Net: \IR_ADC:Net_3227\ {
  }
  Net: \IR_ADC:mux_bus_minus_0\ {
  }
  Net: \IR_ADC:mux_bus_minus_1\ {
  }
  Net: \IR_ADC:mux_bus_minus_2\ {
  }
  Net: \IR_ADC:mux_bus_plus_2\ {
  }
  Net: \IR_ADC:muxout_plus\ {
    PASS0_sarmux_vplus
  }
  Net: AMuxNet::\IR_ADC:cy_psoc4_sarmux_8\_CYAMUXSIDE_A {
    PASS0_SARMUX0_sw5
    PASS0_SARMUX0_sw1
  }
  Net: \IR_ADC:muxout_minus\ {
    PASS0_sarmux_vminus
  }
  Net: AMuxNet::\IR_ADC:cy_psoc4_sarmux_8\_CYAMUXSIDE_B {
  }
}
Map of item to net {
  p3_5                                             -> Net_2596
  p3_1                                             -> Net_2613
  PASS0_sarmux_vplus                               -> \IR_ADC:muxout_plus\
  PASS0_SARMUX0_sw5                                -> AMuxNet::\IR_ADC:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
  PASS0_SARMUX0_sw1                                -> AMuxNet::\IR_ADC:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
  PASS0_sarmux_vminus                              -> \IR_ADC:muxout_minus\
}
Mux Info {
  Mux: \IR_ADC:cy_psoc4_sarmux_8\_CYAMUXSIDE_A {
     Mouth: \IR_ADC:muxout_plus\
     Guts:  AMuxNet::\IR_ADC:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
     IsSingleSwitching: False
     IsStaticSwitching: False
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   Net_2596
      Outer: PASS0_SARMUX0_sw5
      Inner: __open__
      Path {
        PASS0_SARMUX0_sw5
        p3_5
      }
    }
    Arm: 1 {
      Net:   Net_2613
      Outer: PASS0_SARMUX0_sw1
      Inner: __open__
      Path {
        PASS0_SARMUX0_sw1
        p3_1
      }
    }
  }
  Mux: \IR_ADC:cy_psoc4_sarmux_8\_CYAMUXSIDE_B {
     Mouth: \IR_ADC:muxout_minus\
     Guts:  AMuxNet::\IR_ADC:cy_psoc4_sarmux_8\_CYAMUXSIDE_B
     IsSingleSwitching: False
     IsStaticSwitching: False
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   \IR_ADC:Net_1851\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 1 {
      Net:   \IR_ADC:Net_1851\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
  }
}
Analog Code Generation phase: Elapsed time ==> 0s.026ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.3 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    6 :    2 :    8 :  75.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            3.33
                   Pterms :            2.00
               Macrocells :            2.00
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.030ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 101, final cost is 101 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          4 :       4.00 :       3.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\pwm:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_162_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \pwm:PWMUDB:control_7\
        );
        Output = \pwm:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\pwm:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \pwm:PWMUDB:runmode_enable\ * \pwm:PWMUDB:tc_i\
        );
        Output = \pwm:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_111, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_162_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \pwm:PWMUDB:runmode_enable\ * \pwm:PWMUDB:cmp1_less\
        );
        Output = Net_111 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_79, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_111
        );
        Output = Net_79 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\pwm:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_162_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \pwm:PWMUDB:cmp1_less\
        );
        Output = \pwm:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\pwm:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_162_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\pwm:PWMUDB:prevCompare1\ * \pwm:PWMUDB:cmp1_less\
        );
        Output = \pwm:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\pwm:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_162_digital ,
        cs_addr_2 => \pwm:PWMUDB:tc_i\ ,
        cs_addr_1 => \pwm:PWMUDB:runmode_enable\ ,
        cl0_comb => \pwm:PWMUDB:cmp1_less\ ,
        z0_comb => \pwm:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \pwm:PWMUDB:status_3\ ,
        chain_in => \pwm:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \pwm:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\pwm:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_162_digital ,
        status_3 => \pwm:PWMUDB:status_3\ ,
        status_2 => \pwm:PWMUDB:status_2\ ,
        status_0 => \pwm:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\pwm:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_162_digital ,
        control_7 => \pwm:PWMUDB:control_7\ ,
        control_6 => \pwm:PWMUDB:control_6\ ,
        control_5 => \pwm:PWMUDB:control_5\ ,
        control_4 => \pwm:PWMUDB:control_4\ ,
        control_3 => \pwm:PWMUDB:control_3\ ,
        control_2 => \pwm:PWMUDB:control_2\ ,
        control_1 => \pwm:PWMUDB:control_1\ ,
        control_0 => \pwm:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Timer_2:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_2:TimerUDB:control_7\ * \Timer_2:TimerUDB:per_zero\
        );
        Output = \Timer_2:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer_2:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => Net_2785_digital ,
        cs_addr_1 => \Timer_2:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_2:TimerUDB:per_zero\ ,
        chain_out => \Timer_2:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Timer_2:TimerUDB:sT16:timerdp:u1\

controlcell: Name =\Timer_2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_2785_digital ,
        control_7 => \Timer_2:TimerUDB:control_7\ ,
        control_6 => \Timer_2:TimerUDB:control_6\ ,
        control_5 => \Timer_2:TimerUDB:control_5\ ,
        control_4 => \Timer_2:TimerUDB:control_4\ ,
        control_3 => \Timer_2:TimerUDB:control_3\ ,
        control_2 => \Timer_2:TimerUDB:control_2\ ,
        control_1 => \Timer_2:TimerUDB:control_1\ ,
        control_0 => \Timer_2:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_2440, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2443 * !Net_2444_1 * Net_2444_0
        );
        Output = Net_2440 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_2442, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2443 * Net_2444_1 * Net_2444_0
        );
        Output = Net_2442 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\pwm:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_162_digital ,
        cs_addr_2 => \pwm:PWMUDB:tc_i\ ,
        cs_addr_1 => \pwm:PWMUDB:runmode_enable\ ,
        chain_out => \pwm:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \pwm:PWMUDB:sP16:pwmdp:u1\

controlcell: Name =\right_control:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \right_control:control_7\ ,
        control_6 => \right_control:control_6\ ,
        control_5 => \right_control:control_5\ ,
        control_4 => \right_control:control_4\ ,
        control_3 => \right_control:control_3\ ,
        control_2 => \right_control:control_2\ ,
        control_1 => Net_2444_1 ,
        control_0 => Net_2444_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=3, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_2827, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2785_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_2:TimerUDB:control_7\ * \Timer_2:TimerUDB:per_zero\
        );
        Output = Net_2827 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_2371, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2380 * !Net_2437_1 * Net_2437_0
        );
        Output = Net_2371 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_2373, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2380 * Net_2437_1 * Net_2437_0
        );
        Output = Net_2373 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Timer_2:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => Net_2785_digital ,
        cs_addr_1 => \Timer_2:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_2:TimerUDB:per_zero\ ,
        z0_comb => \Timer_2:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Timer_2:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Timer_2:TimerUDB:status_2\ ,
        chain_in => \Timer_2:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer_2:TimerUDB:sT16:timerdp:u0\

statusicell: Name =\Timer_2:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => Net_2785_digital ,
        status_3 => \Timer_2:TimerUDB:status_3\ ,
        status_2 => \Timer_2:TimerUDB:status_2\ ,
        status_0 => \Timer_2:TimerUDB:status_tc\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\left_control:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \left_control:control_7\ ,
        control_6 => \left_control:control_6\ ,
        control_5 => \left_control:control_5\ ,
        control_4 => \left_control:control_4\ ,
        control_3 => \left_control:control_3\ ,
        control_2 => \left_control:control_2\ ,
        control_1 => Net_2437_1 ,
        control_0 => Net_2437_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =isr_2
        PORT MAP (
            interrupt => Net_2827 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\ble:bless_isr\
        PORT MAP (
            interrupt => \ble:Net_15\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(15)] 
    interrupt: Name =\IR_ADC:IRQ\
        PORT MAP (
            interrupt => \IR_ADC:Net_3112\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(18)] 
    interrupt: Name =isr_1
        PORT MAP (
            interrupt => Net_2687 );
        Properties:
        {
            int_type = "10"
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=1]: 
Pin : Name = left_backward(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => left_backward(0)__PA ,
        input => Net_2373 ,
        pad => left_backward(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = left_forward(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => left_forward(0)__PA ,
        input => Net_2371 ,
        pad => left_forward(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = right_forward(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => right_forward(0)__PA ,
        input => Net_2440 ,
        pad => right_forward(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = right_backward(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => right_backward(0)__PA ,
        input => Net_2442 ,
        pad => right_backward(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=0]: 
Pin : Name = \LCD_display:LCDPort(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_display:LCDPort(0)\__PA ,
        pad => \LCD_display:LCDPort(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \LCD_display:LCDPort(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_display:LCDPort(1)\__PA ,
        pad => \LCD_display:LCDPort(1)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \LCD_display:LCDPort(2)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_display:LCDPort(2)\__PA ,
        pad => \LCD_display:LCDPort(2)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \LCD_display:LCDPort(3)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_display:LCDPort(3)\__PA ,
        pad => \LCD_display:LCDPort(3)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \LCD_display:LCDPort(4)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_display:LCDPort(4)\__PA ,
        pad => \LCD_display:LCDPort(4)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \LCD_display:LCDPort(5)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_display:LCDPort(5)\__PA ,
        pad => \LCD_display:LCDPort(5)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \LCD_display:LCDPort(6)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_display:LCDPort(6)\__PA ,
        pad => \LCD_display:LCDPort(6)_PAD\ );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=6]: 
Pin : Name = red(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => red(0)__PA ,
        pad => red(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=1]: 
Pin : Name = IR_pin2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => IR_pin2(0)__PA ,
        analog_term => Net_2613 ,
        pad => IR_pin2(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = ECHO_pin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ECHO_pin(0)__PA ,
        fb => Net_2684 ,
        pad => ECHO_pin(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = TRIGGER_pin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TRIGGER_pin(0)__PA ,
        pad => TRIGGER_pin(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = IR_pin1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => IR_pin1(0)__PA ,
        analog_term => Net_2596 ,
        pad => IR_pin1(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = green(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => green(0)__PA ,
        pad => green(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = blue(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => blue(0)__PA ,
        input => Net_79 ,
        pad => blue(0)_PAD );
    Properties:
    {
    }

Port 4 is empty
Port 5 is empty
Port 6 is empty
Clock group 0: 
    M0S8 Clock Block @ F(Clock,0): 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFCLK ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_EXTCLK ,
            sysclk => ClockBlock_SYSCLK ,
            eco => ClockBlock_ECO ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFCLK ,
            wco => ClockBlock_WCO ,
            dsi_in_0 => ClockBlock_Routed1 ,
            ff_div_6 => \IR_ADC:Net_1845_ff6\ ,
            ff_div_7 => Net_162_ff7 ,
            udb_div_0 => dclk_to_genclk ,
            ff_div_8 => Net_953_ff8 ,
            ff_div_9 => Net_953_ff9 ,
            udb_div_1 => dclk_to_genclk_1 );
        Properties:
        {
        }
PM group 0: empty
SPC group 0: empty
WDT group 0: empty
FSS group 0: empty
LP Comparator group 0: empty
Serial Communication (SCB) group 0: empty
CapSense group 0: empty
8-bit IDAC group 0: empty
7-bit IDAC group 0: empty
Timer/Counter/PWM group 0: 
    Tcpwm Block @ F(TCPWM,0): 
    m0s8tcpwmcell: Name =\right_speedcontroller:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_953_ff9 ,
            capture => zero ,
            count => tmpOE__red_net_0 ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_2366 ,
            tr_overflow => Net_2365 ,
            tr_compare_match => Net_2367 ,
            line_out => Net_2443 ,
            line_out_compl => Net_2368 ,
            interrupt => Net_2364 );
        Properties:
        {
            cy_registers = ""
        }
    Tcpwm Block @ F(TCPWM,1): 
    m0s8tcpwmcell: Name =\Timer_1:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_162_ff7 ,
            capture => Net_2684 ,
            count => tmpOE__red_net_0 ,
            reload => Net_2684 ,
            stop => Net_2684 ,
            start => Net_2684 ,
            tr_underflow => Net_2709 ,
            tr_overflow => Net_2708 ,
            tr_compare_match => Net_2710 ,
            line_out => Net_2711 ,
            line_out_compl => Net_2712 ,
            interrupt => Net_2687 );
        Properties:
        {
            cy_registers = ""
        }
    Tcpwm Block @ F(TCPWM,2): 
    m0s8tcpwmcell: Name =\left_speedcontroller:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_953_ff8 ,
            capture => zero ,
            count => tmpOE__red_net_0 ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_2310 ,
            tr_overflow => Net_2306 ,
            tr_compare_match => Net_2308 ,
            line_out => Net_2380 ,
            line_out_compl => Net_2309 ,
            interrupt => Net_2305 );
        Properties:
        {
            cy_registers = ""
        }
Comparator/Opamp group 0: empty
Die Temp group 0: empty
SAR ADC group 0: 
    PSoC4 SAR ADC @ F(SARADC,0): 
    p4sarcell: Name =\IR_ADC:cy_psoc4_sar\
        PORT MAP (
            vplus => \IR_ADC:muxout_plus\ ,
            vminus => \IR_ADC:muxout_minus\ ,
            vref => \IR_ADC:Net_3113\ ,
            ext_vref => \IR_ADC:Net_3227\ ,
            clock => \IR_ADC:Net_1845_ff6\ ,
            sample_done => Net_2598 ,
            chan_id_valid => \IR_ADC:Net_3108\ ,
            chan_id_3 => \IR_ADC:Net_3109_3\ ,
            chan_id_2 => \IR_ADC:Net_3109_2\ ,
            chan_id_1 => \IR_ADC:Net_3109_1\ ,
            chan_id_0 => \IR_ADC:Net_3109_0\ ,
            data_valid => \IR_ADC:Net_3110\ ,
            data_11 => \IR_ADC:Net_3111_11\ ,
            data_10 => \IR_ADC:Net_3111_10\ ,
            data_9 => \IR_ADC:Net_3111_9\ ,
            data_8 => \IR_ADC:Net_3111_8\ ,
            data_7 => \IR_ADC:Net_3111_7\ ,
            data_6 => \IR_ADC:Net_3111_6\ ,
            data_5 => \IR_ADC:Net_3111_5\ ,
            data_4 => \IR_ADC:Net_3111_4\ ,
            data_3 => \IR_ADC:Net_3111_3\ ,
            data_2 => \IR_ADC:Net_3111_2\ ,
            data_1 => \IR_ADC:Net_3111_1\ ,
            data_0 => \IR_ADC:Net_3111_0\ ,
            tr_sar_out => Net_2599 ,
            irq => \IR_ADC:Net_3112\ );
        Properties:
        {
            cy_registers = ""
        }
Segment LCD group 0: empty
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ F(CLK_GEN,0): 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
            gen_clk_out_0 => Net_162_digital ,
            gen_clk_in_0 => dclk_to_genclk ,
            gen_clk_out_1 => Net_2785_digital ,
            gen_clk_in_1 => dclk_to_genclk_1 );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
PASSBLOCK group 0: empty
ANAPUMP group 0: empty
BLE group 0: 
    BLE Block @ F(BLE,0): 
    p4blecell: Name =\ble:cy_m0s8_ble\
        PORT MAP (
            interrupt => \ble:Net_15\ ,
            rfctrl_extpa_en => Net_311 );
        Properties:
        {
            cy_registers = ""
        }
GANGED_PICU group 0: empty
WCO group 0: empty
M0S8DMAC group 0: empty

Blocks not positioned by the digital component placer:
    PSoC4 SAR Muxes @ <No Location>: 
    p4sarmuxcell: Name =\IR_ADC:cy_psoc4_sarmux_8\
        PORT MAP (
            muxin_plus_1 => Net_2613 ,
            muxin_plus_0 => Net_2596 ,
            muxin_minus_1 => \IR_ADC:mux_bus_minus_1\ ,
            muxin_minus_0 => \IR_ADC:mux_bus_minus_0\ ,
            cmn_neg_0 => \IR_ADC:Net_1851\ ,
            vout_plus => \IR_ADC:muxout_plus\ ,
            vout_minus => \IR_ADC:muxout_minus\ );
        Properties:
        {
            cy_registers = ""
            input_mode = "00"
            muxin_width = 2
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                          | 
Port | Pin | Fixed |      Type |       Drive Mode |                     Name | Connections
-----+-----+-------+-----------+------------------+--------------------------+-----------------
   0 |   1 |     * |      NONE |         CMOS_OUT |         left_backward(0) | In(Net_2373)
     |   2 |     * |      NONE |         CMOS_OUT |          left_forward(0) | In(Net_2371)
     |   3 |     * |      NONE |         CMOS_OUT |         right_forward(0) | In(Net_2440)
     |   4 |     * |      NONE |         CMOS_OUT |        right_backward(0) | In(Net_2442)
-----+-----+-------+-----------+------------------+--------------------------+-----------------
   1 |   0 |     * |      NONE |         CMOS_OUT | \LCD_display:LCDPort(0)\ | 
     |   1 |     * |      NONE |         CMOS_OUT | \LCD_display:LCDPort(1)\ | 
     |   2 |     * |      NONE |         CMOS_OUT | \LCD_display:LCDPort(2)\ | 
     |   3 |     * |      NONE |         CMOS_OUT | \LCD_display:LCDPort(3)\ | 
     |   4 |     * |      NONE |         CMOS_OUT | \LCD_display:LCDPort(4)\ | 
     |   5 |     * |      NONE |         CMOS_OUT | \LCD_display:LCDPort(5)\ | 
     |   6 |     * |      NONE |         CMOS_OUT | \LCD_display:LCDPort(6)\ | 
-----+-----+-------+-----------+------------------+--------------------------+-----------------
   2 |   6 |     * |      NONE |         CMOS_OUT |                   red(0) | 
-----+-----+-------+-----------+------------------+--------------------------+-----------------
   3 |   1 |     * |      NONE |      HI_Z_ANALOG |               IR_pin2(0) | Analog(Net_2613)
     |   2 |     * |      NONE |     HI_Z_DIGITAL |              ECHO_pin(0) | FB(Net_2684)
     |   3 |     * |      NONE |         CMOS_OUT |           TRIGGER_pin(0) | 
     |   5 |     * |      NONE |      HI_Z_ANALOG |               IR_pin1(0) | Analog(Net_2596)
     |   6 |     * |      NONE |         CMOS_OUT |                 green(0) | 
     |   7 |     * |      NONE |         CMOS_OUT |                  blue(0) | In(Net_79)
-----------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.004ms
Digital Placement phase: Elapsed time ==> 0s.522ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 0s.768ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.266ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.028ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in robot_kit_firmware_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.405ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.180ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 2s.654ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 2s.703ms
API generation phase: Elapsed time ==> 2s.469ms
Dependency generation phase: Elapsed time ==> 0s.021ms
Cleanup phase: Elapsed time ==> 0s.000ms
