    LOAD off    0x0000000000000000 vaddr 0x0000000000001000 paddr 0x0000000000001000 align 2**12
         filesz 0x0000000000000000 memsz 0x0000000000000100 flags rw-

Sections:
Idx Name          Size      VMA               LMA               File off  Algn
  0 .text         00000044  0000000000000000  0000000000000000  00001000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .bss          00000100  0000000000001000  0000000000001000  00002000  2**0
                  ALLOC
  2 .debug_aranges 00000030  0000000000000000  0000000000000000  00001050  2**4
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  3 .debug_info   0000002e  0000000000000000  0000000000000000  00001080  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  4 .debug_abbrev 00000014  0000000000000000  0000000000000000  000010ae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  5 .debug_line   000000b7  0000000000000000  0000000000000000  000010c2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  6 .debug_str    00000071  0000000000000000  0000000000000000  00001179  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0000000000000000 <_start>:
    * each spaced 64 bytes apart, writing into the cache lines.
    *
    * Then, we reset and write to the exact same memory locations again to simulate misses.
    */

    lui s1, %hi(memory)
   0:	000014b7          	lui	s1,0x1
    addi s1, s1, %lo(memory)
   4:	00048493          	addi	s1,s1,0 # 1000 <__DATA_BEGIN__>

    addi s2, s1, 0
   8:	00048913          	addi	s2,s1,0

    /* a1 = NLINES */
    /* t0 = i */
    li a1, 3
   c:	00300593          	addi	a1,zero,3
    li t0, 0
  10:	00000293          	addi	t0,zero,0

0000000000000014 <store_loop>:

store_loop:
    sw t0, 0(s2)
  14:	00592023          	sw	t0,0(s2)
    addi s2, s2, 64
  18:	04090913          	addi	s2,s2,64

    addi t0, t0, 1
  1c:	00128293          	addi	t0,t0,1
    bne a1, t0, store_loop
  20:	fe559ae3          	bne	a1,t0,14 <store_loop>

    addi s2, s1, 0
  24:	00048913          	addi	s2,s1,0
    li t0, 0
  28:	00000293          	addi	t0,zero,0

000000000000002c <load_loop>:

load_loop:
    lw t0, 0(s2)
  2c:	00092283          	lw	t0,0(s2)
    addi s2, s2, 64
  30:	04090913          	addi	s2,s2,64

    addi t0, t0, 1
  34:	00128293          	addi	t0,t0,1
    bne a1, t0, load_loop
  38:	fe559ae3          	bne	a1,t0,2c <load_loop>

    li a7, 0x2
  3c:	00200893          	addi	a7,zero,2
  40:	00000073          	ecall
