--------------------------------------------------------------------------------
Release 13.2 Trace  (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

/share/reconfig/xilinx/13.2/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 20 -u 64 -o
ordubr.twr ordubr.ncd ordubr.pcf

Design file:              ordubr.ncd
Physical constraint file: ordubr.pcf
Device,package,speed:     xc5vlx330,ff1760,-2 (PRODUCTION 1.73 2011-06-20, STEPPING level 0)
Report level:             verbose report, limited to 20 items per constraint
                          unconstrained path report, limited to 64 items

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 6.66666667 ns HIGH 50%;

 975962 paths analyzed, 7230 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.147ns.
--------------------------------------------------------------------------------
Slack:                  0.519ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fadd1_in0_r/register_4 (FF)
  Destination:          fadd1/xilinx_fadd_i/blk00000003/blk00000008 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.112ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fadd1_in0_r/register_4 to fadd1/xilinx_fadd_i/blk00000003/blk00000008
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y115.AQ     Tcko                  0.375   fadd1_in0_r/register<7>
                                                       fadd1_in0_r/register_4
    SLICE_X14Y118.C2     net (fanout=6)        1.420   fadd1_in0_r/register<4>
    SLICE_X14Y118.COUT   Topcyc                0.362   fadd1/xilinx_fadd_i/blk00000003/sig000001b4
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000233
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000ce
    SLICE_X14Y119.CIN    net (fanout=1)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000001b4
    SLICE_X14Y119.COUT   Tbyp                  0.091   fadd1/xilinx_fadd_i/blk00000003/sig000001c0
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000d2
    SLICE_X14Y120.CIN    net (fanout=1)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000001c0
    SLICE_X14Y120.COUT   Tbyp                  0.091   fadd1/xilinx_fadd_i/blk00000003/sig000001cc
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000d6
    SLICE_X14Y121.CIN    net (fanout=1)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000001cc
    SLICE_X14Y121.DMUX   Tcind                 0.287   fadd1/xilinx_fadd_i/blk00000003/sig000001d8
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000da
    SLICE_X18Y119.D2     net (fanout=57)       0.899   fadd1/xilinx_fadd_i/blk00000003/sig000001d8
    SLICE_X18Y119.D      Tilo                  0.086   fadd1/xilinx_fadd_i/blk00000003/sig000002ca
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000020b
    SLICE_X12Y120.A1     net (fanout=4)        0.950   fadd1/xilinx_fadd_i/blk00000003/sig000002ca
    SLICE_X12Y120.CMUX   Topac                 0.608   fadd1/xilinx_fadd_i/blk00000003/sig000000fd
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000020a
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000002c
    SLICE_X17Y119.B6     net (fanout=1)        0.382   fadd1/xilinx_fadd_i/blk00000003/sig000000b2
    SLICE_X17Y119.B      Tilo                  0.086   fadd1/xilinx_fadd_i/blk00000003/sig0000006c
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000240
    SLICE_X17Y119.C5     net (fanout=1)        0.316   fadd1/xilinx_fadd_i/blk00000003/sig000002f8
    SLICE_X17Y119.CLK    Tas                   0.159   fadd1/xilinx_fadd_i/blk00000003/sig0000006c
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000002e9
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000000b
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000008
    -------------------------------------------------  ---------------------------
    Total                                      6.112ns (2.145ns logic, 3.967ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack:                  0.575ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fadd1_in0_r/register_4 (FF)
  Destination:          fadd1/xilinx_fadd_i/blk00000003/blk00000008 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.056ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fadd1_in0_r/register_4 to fadd1/xilinx_fadd_i/blk00000003/blk00000008
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y115.AQ     Tcko                  0.375   fadd1_in0_r/register<7>
                                                       fadd1_in0_r/register_4
    SLICE_X14Y118.C2     net (fanout=6)        1.420   fadd1_in0_r/register<4>
    SLICE_X14Y118.COUT   Topcyc                0.362   fadd1/xilinx_fadd_i/blk00000003/sig000001b4
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000233
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000ce
    SLICE_X14Y119.CIN    net (fanout=1)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000001b4
    SLICE_X14Y119.COUT   Tbyp                  0.091   fadd1/xilinx_fadd_i/blk00000003/sig000001c0
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000d2
    SLICE_X14Y120.CIN    net (fanout=1)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000001c0
    SLICE_X14Y120.COUT   Tbyp                  0.091   fadd1/xilinx_fadd_i/blk00000003/sig000001cc
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000d6
    SLICE_X14Y121.CIN    net (fanout=1)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000001cc
    SLICE_X14Y121.DMUX   Tcind                 0.287   fadd1/xilinx_fadd_i/blk00000003/sig000001d8
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000da
    SLICE_X13Y118.C1     net (fanout=57)       0.966   fadd1/xilinx_fadd_i/blk00000003/sig000001d8
    SLICE_X13Y118.C      Tilo                  0.086   fadd1/xilinx_fadd_i/blk00000003/sig000002e0
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000222
    SLICE_X12Y119.A3     net (fanout=2)        0.506   fadd1/xilinx_fadd_i/blk00000003/sig000002e4
    SLICE_X12Y119.BMUX   Topab                 0.529   fadd1/xilinx_fadd_i/blk00000003/sig000000ad
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000002e8
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000029
    SLICE_X17Y119.A6     net (fanout=1)        0.516   fadd1/xilinx_fadd_i/blk00000003/sig000000a9
    SLICE_X17Y119.A      Tilo                  0.086   fadd1/xilinx_fadd_i/blk00000003/sig0000006c
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000023f
    SLICE_X17Y119.D1     net (fanout=1)        0.585   fadd1/xilinx_fadd_i/blk00000003/sig000002f6
    SLICE_X17Y119.CLK    Tas                   0.156   fadd1/xilinx_fadd_i/blk00000003/sig0000006c
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000002df
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000000b
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000008
    -------------------------------------------------  ---------------------------
    Total                                      6.056ns (2.063ns logic, 3.993ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack:                  0.609ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fadd1_in0_r/register_4 (FF)
  Destination:          fadd1/xilinx_fadd_i/blk00000003/blk00000008 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.022ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fadd1_in0_r/register_4 to fadd1/xilinx_fadd_i/blk00000003/blk00000008
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y115.AQ     Tcko                  0.375   fadd1_in0_r/register<7>
                                                       fadd1_in0_r/register_4
    SLICE_X14Y118.C2     net (fanout=6)        1.420   fadd1_in0_r/register<4>
    SLICE_X14Y118.COUT   Topcyc                0.272   fadd1/xilinx_fadd_i/blk00000003/sig000001b4
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000232
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000ce
    SLICE_X14Y119.CIN    net (fanout=1)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000001b4
    SLICE_X14Y119.COUT   Tbyp                  0.091   fadd1/xilinx_fadd_i/blk00000003/sig000001c0
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000d2
    SLICE_X14Y120.CIN    net (fanout=1)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000001c0
    SLICE_X14Y120.COUT   Tbyp                  0.091   fadd1/xilinx_fadd_i/blk00000003/sig000001cc
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000d6
    SLICE_X14Y121.CIN    net (fanout=1)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000001cc
    SLICE_X14Y121.DMUX   Tcind                 0.287   fadd1/xilinx_fadd_i/blk00000003/sig000001d8
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000da
    SLICE_X18Y119.D2     net (fanout=57)       0.899   fadd1/xilinx_fadd_i/blk00000003/sig000001d8
    SLICE_X18Y119.D      Tilo                  0.086   fadd1/xilinx_fadd_i/blk00000003/sig000002ca
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000020b
    SLICE_X12Y120.A1     net (fanout=4)        0.950   fadd1/xilinx_fadd_i/blk00000003/sig000002ca
    SLICE_X12Y120.CMUX   Topac                 0.608   fadd1/xilinx_fadd_i/blk00000003/sig000000fd
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000020a
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000002c
    SLICE_X17Y119.B6     net (fanout=1)        0.382   fadd1/xilinx_fadd_i/blk00000003/sig000000b2
    SLICE_X17Y119.B      Tilo                  0.086   fadd1/xilinx_fadd_i/blk00000003/sig0000006c
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000240
    SLICE_X17Y119.C5     net (fanout=1)        0.316   fadd1/xilinx_fadd_i/blk00000003/sig000002f8
    SLICE_X17Y119.CLK    Tas                   0.159   fadd1/xilinx_fadd_i/blk00000003/sig0000006c
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000002e9
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000000b
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000008
    -------------------------------------------------  ---------------------------
    Total                                      6.022ns (2.055ns logic, 3.967ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack:                  0.622ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fadd1_in0_r/register_4 (FF)
  Destination:          fadd1/xilinx_fadd_i/blk00000003/blk00000008 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.009ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fadd1_in0_r/register_4 to fadd1/xilinx_fadd_i/blk00000003/blk00000008
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y115.AQ     Tcko                  0.375   fadd1_in0_r/register<7>
                                                       fadd1_in0_r/register_4
    SLICE_X14Y118.C2     net (fanout=6)        1.420   fadd1_in0_r/register<4>
    SLICE_X14Y118.COUT   Topcyc                0.362   fadd1/xilinx_fadd_i/blk00000003/sig000001b4
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000233
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000ce
    SLICE_X14Y119.CIN    net (fanout=1)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000001b4
    SLICE_X14Y119.COUT   Tbyp                  0.091   fadd1/xilinx_fadd_i/blk00000003/sig000001c0
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000d2
    SLICE_X14Y120.CIN    net (fanout=1)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000001c0
    SLICE_X14Y120.COUT   Tbyp                  0.091   fadd1/xilinx_fadd_i/blk00000003/sig000001cc
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000d6
    SLICE_X14Y121.CIN    net (fanout=1)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000001cc
    SLICE_X14Y121.DMUX   Tcind                 0.287   fadd1/xilinx_fadd_i/blk00000003/sig000001d8
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000da
    SLICE_X13Y118.D1     net (fanout=57)       0.969   fadd1/xilinx_fadd_i/blk00000003/sig000001d8
    SLICE_X13Y118.D      Tilo                  0.086   fadd1/xilinx_fadd_i/blk00000003/sig000002e0
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000021e
    SLICE_X12Y119.B5     net (fanout=2)        0.473   fadd1/xilinx_fadd_i/blk00000003/sig000002e0
    SLICE_X12Y119.BMUX   Topbb                 0.512   fadd1/xilinx_fadd_i/blk00000003/sig000000ad
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000021d
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000029
    SLICE_X17Y119.A6     net (fanout=1)        0.516   fadd1/xilinx_fadd_i/blk00000003/sig000000a9
    SLICE_X17Y119.A      Tilo                  0.086   fadd1/xilinx_fadd_i/blk00000003/sig0000006c
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000023f
    SLICE_X17Y119.D1     net (fanout=1)        0.585   fadd1/xilinx_fadd_i/blk00000003/sig000002f6
    SLICE_X17Y119.CLK    Tas                   0.156   fadd1/xilinx_fadd_i/blk00000003/sig0000006c
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000002df
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000000b
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000008
    -------------------------------------------------  ---------------------------
    Total                                      6.009ns (2.046ns logic, 3.963ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack:                  0.665ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fadd1_in0_r/register_4 (FF)
  Destination:          fadd1/xilinx_fadd_i/blk00000003/blk00000008 (FF)
  Requirement:          6.666ns
  Data Path Delay:      5.966ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fadd1_in0_r/register_4 to fadd1/xilinx_fadd_i/blk00000003/blk00000008
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y115.AQ     Tcko                  0.375   fadd1_in0_r/register<7>
                                                       fadd1_in0_r/register_4
    SLICE_X14Y118.C2     net (fanout=6)        1.420   fadd1_in0_r/register<4>
    SLICE_X14Y118.COUT   Topcyc                0.272   fadd1/xilinx_fadd_i/blk00000003/sig000001b4
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000232
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000ce
    SLICE_X14Y119.CIN    net (fanout=1)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000001b4
    SLICE_X14Y119.COUT   Tbyp                  0.091   fadd1/xilinx_fadd_i/blk00000003/sig000001c0
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000d2
    SLICE_X14Y120.CIN    net (fanout=1)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000001c0
    SLICE_X14Y120.COUT   Tbyp                  0.091   fadd1/xilinx_fadd_i/blk00000003/sig000001cc
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000d6
    SLICE_X14Y121.CIN    net (fanout=1)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000001cc
    SLICE_X14Y121.DMUX   Tcind                 0.287   fadd1/xilinx_fadd_i/blk00000003/sig000001d8
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000da
    SLICE_X13Y118.C1     net (fanout=57)       0.966   fadd1/xilinx_fadd_i/blk00000003/sig000001d8
    SLICE_X13Y118.C      Tilo                  0.086   fadd1/xilinx_fadd_i/blk00000003/sig000002e0
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000222
    SLICE_X12Y119.A3     net (fanout=2)        0.506   fadd1/xilinx_fadd_i/blk00000003/sig000002e4
    SLICE_X12Y119.BMUX   Topab                 0.529   fadd1/xilinx_fadd_i/blk00000003/sig000000ad
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000002e8
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000029
    SLICE_X17Y119.A6     net (fanout=1)        0.516   fadd1/xilinx_fadd_i/blk00000003/sig000000a9
    SLICE_X17Y119.A      Tilo                  0.086   fadd1/xilinx_fadd_i/blk00000003/sig0000006c
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000023f
    SLICE_X17Y119.D1     net (fanout=1)        0.585   fadd1/xilinx_fadd_i/blk00000003/sig000002f6
    SLICE_X17Y119.CLK    Tas                   0.156   fadd1/xilinx_fadd_i/blk00000003/sig0000006c
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000002df
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000000b
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000008
    -------------------------------------------------  ---------------------------
    Total                                      5.966ns (1.973ns logic, 3.993ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack:                  0.669ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fadd1_in0_r/register_4 (FF)
  Destination:          fadd1/xilinx_fadd_i/blk00000003/blk00000008 (FF)
  Requirement:          6.666ns
  Data Path Delay:      5.962ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fadd1_in0_r/register_4 to fadd1/xilinx_fadd_i/blk00000003/blk00000008
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y115.AQ     Tcko                  0.375   fadd1_in0_r/register<7>
                                                       fadd1_in0_r/register_4
    SLICE_X14Y118.C2     net (fanout=6)        1.420   fadd1_in0_r/register<4>
    SLICE_X14Y118.COUT   Topcyc                0.362   fadd1/xilinx_fadd_i/blk00000003/sig000001b4
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000233
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000ce
    SLICE_X14Y119.CIN    net (fanout=1)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000001b4
    SLICE_X14Y119.COUT   Tbyp                  0.091   fadd1/xilinx_fadd_i/blk00000003/sig000001c0
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000d2
    SLICE_X14Y120.CIN    net (fanout=1)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000001c0
    SLICE_X14Y120.COUT   Tbyp                  0.091   fadd1/xilinx_fadd_i/blk00000003/sig000001cc
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000d6
    SLICE_X14Y121.CIN    net (fanout=1)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000001cc
    SLICE_X14Y121.DMUX   Tcind                 0.287   fadd1/xilinx_fadd_i/blk00000003/sig000001d8
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000da
    SLICE_X18Y119.D2     net (fanout=57)       0.899   fadd1/xilinx_fadd_i/blk00000003/sig000001d8
    SLICE_X18Y119.D      Tilo                  0.086   fadd1/xilinx_fadd_i/blk00000003/sig000002ca
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000020b
    SLICE_X12Y120.A1     net (fanout=4)        0.950   fadd1/xilinx_fadd_i/blk00000003/sig000002ca
    SLICE_X12Y120.AMUX   Topaa                 0.392   fadd1/xilinx_fadd_i/blk00000003/sig000000fd
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000020a
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000002c
    SLICE_X17Y119.B5     net (fanout=1)        0.448   fadd1/xilinx_fadd_i/blk00000003/sig000000af
    SLICE_X17Y119.B      Tilo                  0.086   fadd1/xilinx_fadd_i/blk00000003/sig0000006c
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000240
    SLICE_X17Y119.C5     net (fanout=1)        0.316   fadd1/xilinx_fadd_i/blk00000003/sig000002f8
    SLICE_X17Y119.CLK    Tas                   0.159   fadd1/xilinx_fadd_i/blk00000003/sig0000006c
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000002e9
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000000b
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000008
    -------------------------------------------------  ---------------------------
    Total                                      5.962ns (1.929ns logic, 4.033ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack:                  0.687ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fadd1_in0_r/register_4 (FF)
  Destination:          fadd1/xilinx_fadd_i/blk00000003/blk00000008 (FF)
  Requirement:          6.666ns
  Data Path Delay:      5.944ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fadd1_in0_r/register_4 to fadd1/xilinx_fadd_i/blk00000003/blk00000008
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y115.AQ     Tcko                  0.375   fadd1_in0_r/register<7>
                                                       fadd1_in0_r/register_4
    SLICE_X14Y118.C2     net (fanout=6)        1.420   fadd1_in0_r/register<4>
    SLICE_X14Y118.COUT   Topcyc                0.362   fadd1/xilinx_fadd_i/blk00000003/sig000001b4
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000233
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000ce
    SLICE_X14Y119.CIN    net (fanout=1)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000001b4
    SLICE_X14Y119.COUT   Tbyp                  0.091   fadd1/xilinx_fadd_i/blk00000003/sig000001c0
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000d2
    SLICE_X14Y120.CIN    net (fanout=1)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000001c0
    SLICE_X14Y120.COUT   Tbyp                  0.091   fadd1/xilinx_fadd_i/blk00000003/sig000001cc
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000d6
    SLICE_X14Y121.CIN    net (fanout=1)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000001cc
    SLICE_X14Y121.DMUX   Tcind                 0.287   fadd1/xilinx_fadd_i/blk00000003/sig000001d8
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000da
    SLICE_X13Y118.C1     net (fanout=57)       0.966   fadd1/xilinx_fadd_i/blk00000003/sig000001d8
    SLICE_X13Y118.C      Tilo                  0.086   fadd1/xilinx_fadd_i/blk00000003/sig000002e0
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000222
    SLICE_X12Y119.A3     net (fanout=2)        0.506   fadd1/xilinx_fadd_i/blk00000003/sig000002e4
    SLICE_X12Y119.COUT   Topcya                0.431   fadd1/xilinx_fadd_i/blk00000003/sig000000ad
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000002e8
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000029
    SLICE_X15Y119.C2     net (fanout=2)        0.830   fadd1/xilinx_fadd_i/blk00000003/sig000000ad
    SLICE_X15Y119.C      Tilo                  0.086   fadd1/xilinx_fadd_i/blk00000003/sig000002d2
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000002e1
    SLICE_X17Y119.C6     net (fanout=1)        0.254   fadd1/xilinx_fadd_i/blk00000003/sig00000347
    SLICE_X17Y119.CLK    Tas                   0.159   fadd1/xilinx_fadd_i/blk00000003/sig0000006c
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000002e9
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000000b
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000008
    -------------------------------------------------  ---------------------------
    Total                                      5.944ns (1.968ns logic, 3.976ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack:                  0.690ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fadd1_in0_r/register_4 (FF)
  Destination:          fadd1/xilinx_fadd_i/blk00000003/blk00000008 (FF)
  Requirement:          6.666ns
  Data Path Delay:      5.941ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fadd1_in0_r/register_4 to fadd1/xilinx_fadd_i/blk00000003/blk00000008
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y115.AQ     Tcko                  0.375   fadd1_in0_r/register<7>
                                                       fadd1_in0_r/register_4
    SLICE_X14Y118.C2     net (fanout=6)        1.420   fadd1_in0_r/register<4>
    SLICE_X14Y118.COUT   Topcyc                0.362   fadd1/xilinx_fadd_i/blk00000003/sig000001b4
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000233
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000ce
    SLICE_X14Y119.CIN    net (fanout=1)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000001b4
    SLICE_X14Y119.COUT   Tbyp                  0.091   fadd1/xilinx_fadd_i/blk00000003/sig000001c0
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000d2
    SLICE_X14Y120.CIN    net (fanout=1)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000001c0
    SLICE_X14Y120.COUT   Tbyp                  0.091   fadd1/xilinx_fadd_i/blk00000003/sig000001cc
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000d6
    SLICE_X14Y121.CIN    net (fanout=1)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000001cc
    SLICE_X14Y121.DMUX   Tcind                 0.287   fadd1/xilinx_fadd_i/blk00000003/sig000001d8
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000da
    SLICE_X13Y123.D2     net (fanout=57)       0.906   fadd1/xilinx_fadd_i/blk00000003/sig000001d8
    SLICE_X13Y123.D      Tilo                  0.086   fadd1/xilinx_fadd_i/blk00000003/sig0000009d
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000001f3
    SLICE_X12Y120.B3     net (fanout=5)        0.789   fadd1/xilinx_fadd_i/blk00000003/sig000002c4
    SLICE_X12Y120.CMUX   Topbc                 0.591   fadd1/xilinx_fadd_i/blk00000003/sig000000fd
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000001f0
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000002c
    SLICE_X17Y119.B6     net (fanout=1)        0.382   fadd1/xilinx_fadd_i/blk00000003/sig000000b2
    SLICE_X17Y119.B      Tilo                  0.086   fadd1/xilinx_fadd_i/blk00000003/sig0000006c
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000240
    SLICE_X17Y119.C5     net (fanout=1)        0.316   fadd1/xilinx_fadd_i/blk00000003/sig000002f8
    SLICE_X17Y119.CLK    Tas                   0.159   fadd1/xilinx_fadd_i/blk00000003/sig0000006c
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000002e9
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000000b
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000008
    -------------------------------------------------  ---------------------------
    Total                                      5.941ns (2.128ns logic, 3.813ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack:                  0.712ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fadd1_in0_r/register_4 (FF)
  Destination:          fadd1/xilinx_fadd_i/blk00000003/blk00000008 (FF)
  Requirement:          6.666ns
  Data Path Delay:      5.919ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fadd1_in0_r/register_4 to fadd1/xilinx_fadd_i/blk00000003/blk00000008
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y115.AQ     Tcko                  0.375   fadd1_in0_r/register<7>
                                                       fadd1_in0_r/register_4
    SLICE_X14Y118.C2     net (fanout=6)        1.420   fadd1_in0_r/register<4>
    SLICE_X14Y118.COUT   Topcyc                0.272   fadd1/xilinx_fadd_i/blk00000003/sig000001b4
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000232
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000ce
    SLICE_X14Y119.CIN    net (fanout=1)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000001b4
    SLICE_X14Y119.COUT   Tbyp                  0.091   fadd1/xilinx_fadd_i/blk00000003/sig000001c0
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000d2
    SLICE_X14Y120.CIN    net (fanout=1)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000001c0
    SLICE_X14Y120.COUT   Tbyp                  0.091   fadd1/xilinx_fadd_i/blk00000003/sig000001cc
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000d6
    SLICE_X14Y121.CIN    net (fanout=1)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000001cc
    SLICE_X14Y121.DMUX   Tcind                 0.287   fadd1/xilinx_fadd_i/blk00000003/sig000001d8
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000da
    SLICE_X13Y118.D1     net (fanout=57)       0.969   fadd1/xilinx_fadd_i/blk00000003/sig000001d8
    SLICE_X13Y118.D      Tilo                  0.086   fadd1/xilinx_fadd_i/blk00000003/sig000002e0
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000021e
    SLICE_X12Y119.B5     net (fanout=2)        0.473   fadd1/xilinx_fadd_i/blk00000003/sig000002e0
    SLICE_X12Y119.BMUX   Topbb                 0.512   fadd1/xilinx_fadd_i/blk00000003/sig000000ad
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000021d
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000029
    SLICE_X17Y119.A6     net (fanout=1)        0.516   fadd1/xilinx_fadd_i/blk00000003/sig000000a9
    SLICE_X17Y119.A      Tilo                  0.086   fadd1/xilinx_fadd_i/blk00000003/sig0000006c
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000023f
    SLICE_X17Y119.D1     net (fanout=1)        0.585   fadd1/xilinx_fadd_i/blk00000003/sig000002f6
    SLICE_X17Y119.CLK    Tas                   0.156   fadd1/xilinx_fadd_i/blk00000003/sig0000006c
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000002df
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000000b
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000008
    -------------------------------------------------  ---------------------------
    Total                                      5.919ns (1.956ns logic, 3.963ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack:                  0.733ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fadd1_in0_r/register_4 (FF)
  Destination:          fadd1/xilinx_fadd_i/blk00000003/blk00000008 (FF)
  Requirement:          6.666ns
  Data Path Delay:      5.898ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fadd1_in0_r/register_4 to fadd1/xilinx_fadd_i/blk00000003/blk00000008
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y115.AQ     Tcko                  0.375   fadd1_in0_r/register<7>
                                                       fadd1_in0_r/register_4
    SLICE_X14Y118.C2     net (fanout=6)        1.420   fadd1_in0_r/register<4>
    SLICE_X14Y118.COUT   Topcyc                0.362   fadd1/xilinx_fadd_i/blk00000003/sig000001b4
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000233
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000ce
    SLICE_X14Y119.CIN    net (fanout=1)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000001b4
    SLICE_X14Y119.COUT   Tbyp                  0.091   fadd1/xilinx_fadd_i/blk00000003/sig000001c0
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000d2
    SLICE_X14Y120.CIN    net (fanout=1)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000001c0
    SLICE_X14Y120.COUT   Tbyp                  0.091   fadd1/xilinx_fadd_i/blk00000003/sig000001cc
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000d6
    SLICE_X14Y121.CIN    net (fanout=1)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000001cc
    SLICE_X14Y121.DMUX   Tcind                 0.287   fadd1/xilinx_fadd_i/blk00000003/sig000001d8
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000da
    SLICE_X13Y118.D1     net (fanout=57)       0.969   fadd1/xilinx_fadd_i/blk00000003/sig000001d8
    SLICE_X13Y118.D      Tilo                  0.086   fadd1/xilinx_fadd_i/blk00000003/sig000002e0
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000021e
    SLICE_X12Y119.B5     net (fanout=2)        0.473   fadd1/xilinx_fadd_i/blk00000003/sig000002e0
    SLICE_X12Y119.COUT   Topcyb                0.415   fadd1/xilinx_fadd_i/blk00000003/sig000000ad
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000021d
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000029
    SLICE_X15Y119.C2     net (fanout=2)        0.830   fadd1/xilinx_fadd_i/blk00000003/sig000000ad
    SLICE_X15Y119.C      Tilo                  0.086   fadd1/xilinx_fadd_i/blk00000003/sig000002d2
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000002e1
    SLICE_X17Y119.C6     net (fanout=1)        0.254   fadd1/xilinx_fadd_i/blk00000003/sig00000347
    SLICE_X17Y119.CLK    Tas                   0.159   fadd1/xilinx_fadd_i/blk00000003/sig0000006c
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000002e9
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000000b
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000008
    -------------------------------------------------  ---------------------------
    Total                                      5.898ns (1.952ns logic, 3.946ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack:                  0.742ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fadd1_in1_r/register_26 (FF)
  Destination:          fadd1/xilinx_fadd_i/blk00000003/blk00000008 (FF)
  Requirement:          6.666ns
  Data Path Delay:      5.889ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fadd1_in1_r/register_26 to fadd1/xilinx_fadd_i/blk00000003/blk00000008
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y122.DQ     Tcko                  0.396   fadd1_in1_r/register<26>
                                                       fadd1_in1_r/register_26
    SLICE_X14Y121.B1     net (fanout=8)        1.380   fadd1_in1_r/register<26>
    SLICE_X14Y121.DMUX   Topbd                 0.627   fadd1/xilinx_fadd_i/blk00000003/sig000001d8
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000001f5
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000da
    SLICE_X18Y119.D2     net (fanout=57)       0.899   fadd1/xilinx_fadd_i/blk00000003/sig000001d8
    SLICE_X18Y119.D      Tilo                  0.086   fadd1/xilinx_fadd_i/blk00000003/sig000002ca
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000020b
    SLICE_X12Y120.A1     net (fanout=4)        0.950   fadd1/xilinx_fadd_i/blk00000003/sig000002ca
    SLICE_X12Y120.CMUX   Topac                 0.608   fadd1/xilinx_fadd_i/blk00000003/sig000000fd
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000020a
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000002c
    SLICE_X17Y119.B6     net (fanout=1)        0.382   fadd1/xilinx_fadd_i/blk00000003/sig000000b2
    SLICE_X17Y119.B      Tilo                  0.086   fadd1/xilinx_fadd_i/blk00000003/sig0000006c
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000240
    SLICE_X17Y119.C5     net (fanout=1)        0.316   fadd1/xilinx_fadd_i/blk00000003/sig000002f8
    SLICE_X17Y119.CLK    Tas                   0.159   fadd1/xilinx_fadd_i/blk00000003/sig0000006c
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000002e9
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000000b
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000008
    -------------------------------------------------  ---------------------------
    Total                                      5.889ns (1.962ns logic, 3.927ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack:                  0.743ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fadd1_in0_r/register_4 (FF)
  Destination:          fadd1/xilinx_fadd_i/blk00000003/blk00000008 (FF)
  Requirement:          6.666ns
  Data Path Delay:      5.888ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fadd1_in0_r/register_4 to fadd1/xilinx_fadd_i/blk00000003/blk00000008
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y115.AQ     Tcko                  0.375   fadd1_in0_r/register<7>
                                                       fadd1_in0_r/register_4
    SLICE_X14Y118.C2     net (fanout=6)        1.420   fadd1_in0_r/register<4>
    SLICE_X14Y118.COUT   Topcyc                0.362   fadd1/xilinx_fadd_i/blk00000003/sig000001b4
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000233
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000ce
    SLICE_X14Y119.CIN    net (fanout=1)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000001b4
    SLICE_X14Y119.COUT   Tbyp                  0.091   fadd1/xilinx_fadd_i/blk00000003/sig000001c0
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000d2
    SLICE_X14Y120.CIN    net (fanout=1)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000001c0
    SLICE_X14Y120.COUT   Tbyp                  0.091   fadd1/xilinx_fadd_i/blk00000003/sig000001cc
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000d6
    SLICE_X14Y121.CIN    net (fanout=1)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000001cc
    SLICE_X14Y121.DMUX   Tcind                 0.287   fadd1/xilinx_fadd_i/blk00000003/sig000001d8
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000da
    SLICE_X13Y118.C1     net (fanout=57)       0.966   fadd1/xilinx_fadd_i/blk00000003/sig000001d8
    SLICE_X13Y118.C      Tilo                  0.086   fadd1/xilinx_fadd_i/blk00000003/sig000002e0
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000222
    SLICE_X12Y119.A3     net (fanout=2)        0.506   fadd1/xilinx_fadd_i/blk00000003/sig000002e4
    SLICE_X12Y119.COUT   Topcya                0.431   fadd1/xilinx_fadd_i/blk00000003/sig000000ad
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000002e8
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000029
    SLICE_X12Y120.CIN    net (fanout=2)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000000ad
    SLICE_X12Y120.AMUX   Tcina                 0.264   fadd1/xilinx_fadd_i/blk00000003/sig000000fd
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000002c
    SLICE_X17Y119.B5     net (fanout=1)        0.448   fadd1/xilinx_fadd_i/blk00000003/sig000000af
    SLICE_X17Y119.B      Tilo                  0.086   fadd1/xilinx_fadd_i/blk00000003/sig0000006c
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000240
    SLICE_X17Y119.C5     net (fanout=1)        0.316   fadd1/xilinx_fadd_i/blk00000003/sig000002f8
    SLICE_X17Y119.CLK    Tas                   0.159   fadd1/xilinx_fadd_i/blk00000003/sig0000006c
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000002e9
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000000b
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000008
    -------------------------------------------------  ---------------------------
    Total                                      5.888ns (2.232ns logic, 3.656ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack:                  0.744ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fadd1_in0_r/register_1 (FF)
  Destination:          fadd1/xilinx_fadd_i/blk00000003/blk00000008 (FF)
  Requirement:          6.666ns
  Data Path Delay:      5.887ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fadd1_in0_r/register_1 to fadd1/xilinx_fadd_i/blk00000003/blk00000008
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y114.BQ     Tcko                  0.375   fadd1_in0_r/register<3>
                                                       fadd1_in0_r/register_1
    SLICE_X14Y118.A2     net (fanout=5)        1.119   fadd1_in0_r/register<1>
    SLICE_X14Y118.COUT   Topcya                0.438   fadd1/xilinx_fadd_i/blk00000003/sig000001b4
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000238
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000ce
    SLICE_X14Y119.CIN    net (fanout=1)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000001b4
    SLICE_X14Y119.COUT   Tbyp                  0.091   fadd1/xilinx_fadd_i/blk00000003/sig000001c0
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000d2
    SLICE_X14Y120.CIN    net (fanout=1)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000001c0
    SLICE_X14Y120.COUT   Tbyp                  0.091   fadd1/xilinx_fadd_i/blk00000003/sig000001cc
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000d6
    SLICE_X14Y121.CIN    net (fanout=1)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000001cc
    SLICE_X14Y121.DMUX   Tcind                 0.287   fadd1/xilinx_fadd_i/blk00000003/sig000001d8
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000da
    SLICE_X18Y119.D2     net (fanout=57)       0.899   fadd1/xilinx_fadd_i/blk00000003/sig000001d8
    SLICE_X18Y119.D      Tilo                  0.086   fadd1/xilinx_fadd_i/blk00000003/sig000002ca
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000020b
    SLICE_X12Y120.A1     net (fanout=4)        0.950   fadd1/xilinx_fadd_i/blk00000003/sig000002ca
    SLICE_X12Y120.CMUX   Topac                 0.608   fadd1/xilinx_fadd_i/blk00000003/sig000000fd
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000020a
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000002c
    SLICE_X17Y119.B6     net (fanout=1)        0.382   fadd1/xilinx_fadd_i/blk00000003/sig000000b2
    SLICE_X17Y119.B      Tilo                  0.086   fadd1/xilinx_fadd_i/blk00000003/sig0000006c
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000240
    SLICE_X17Y119.C5     net (fanout=1)        0.316   fadd1/xilinx_fadd_i/blk00000003/sig000002f8
    SLICE_X17Y119.CLK    Tas                   0.159   fadd1/xilinx_fadd_i/blk00000003/sig0000006c
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000002e9
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000000b
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000008
    -------------------------------------------------  ---------------------------
    Total                                      5.887ns (2.221ns logic, 3.666ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack:                  0.759ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fadd1_in0_r/register_4 (FF)
  Destination:          fadd1/xilinx_fadd_i/blk00000003/blk00000008 (FF)
  Requirement:          6.666ns
  Data Path Delay:      5.872ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fadd1_in0_r/register_4 to fadd1/xilinx_fadd_i/blk00000003/blk00000008
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y115.AQ     Tcko                  0.375   fadd1_in0_r/register<7>
                                                       fadd1_in0_r/register_4
    SLICE_X14Y118.C2     net (fanout=6)        1.420   fadd1_in0_r/register<4>
    SLICE_X14Y118.COUT   Topcyc                0.272   fadd1/xilinx_fadd_i/blk00000003/sig000001b4
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000232
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000ce
    SLICE_X14Y119.CIN    net (fanout=1)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000001b4
    SLICE_X14Y119.COUT   Tbyp                  0.091   fadd1/xilinx_fadd_i/blk00000003/sig000001c0
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000d2
    SLICE_X14Y120.CIN    net (fanout=1)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000001c0
    SLICE_X14Y120.COUT   Tbyp                  0.091   fadd1/xilinx_fadd_i/blk00000003/sig000001cc
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000d6
    SLICE_X14Y121.CIN    net (fanout=1)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000001cc
    SLICE_X14Y121.DMUX   Tcind                 0.287   fadd1/xilinx_fadd_i/blk00000003/sig000001d8
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000da
    SLICE_X18Y119.D2     net (fanout=57)       0.899   fadd1/xilinx_fadd_i/blk00000003/sig000001d8
    SLICE_X18Y119.D      Tilo                  0.086   fadd1/xilinx_fadd_i/blk00000003/sig000002ca
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000020b
    SLICE_X12Y120.A1     net (fanout=4)        0.950   fadd1/xilinx_fadd_i/blk00000003/sig000002ca
    SLICE_X12Y120.AMUX   Topaa                 0.392   fadd1/xilinx_fadd_i/blk00000003/sig000000fd
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000020a
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000002c
    SLICE_X17Y119.B5     net (fanout=1)        0.448   fadd1/xilinx_fadd_i/blk00000003/sig000000af
    SLICE_X17Y119.B      Tilo                  0.086   fadd1/xilinx_fadd_i/blk00000003/sig0000006c
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000240
    SLICE_X17Y119.C5     net (fanout=1)        0.316   fadd1/xilinx_fadd_i/blk00000003/sig000002f8
    SLICE_X17Y119.CLK    Tas                   0.159   fadd1/xilinx_fadd_i/blk00000003/sig0000006c
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000002e9
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000000b
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000008
    -------------------------------------------------  ---------------------------
    Total                                      5.872ns (1.839ns logic, 4.033ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack:                  0.761ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fadd1_in0_r/register_4 (FF)
  Destination:          fadd1/xilinx_fadd_i/blk00000003/blk00000008 (FF)
  Requirement:          6.666ns
  Data Path Delay:      5.870ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fadd1_in0_r/register_4 to fadd1/xilinx_fadd_i/blk00000003/blk00000008
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y115.AQ     Tcko                  0.375   fadd1_in0_r/register<7>
                                                       fadd1_in0_r/register_4
    SLICE_X14Y118.C2     net (fanout=6)        1.420   fadd1_in0_r/register<4>
    SLICE_X14Y118.COUT   Topcyc                0.362   fadd1/xilinx_fadd_i/blk00000003/sig000001b4
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000233
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000ce
    SLICE_X14Y119.CIN    net (fanout=1)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000001b4
    SLICE_X14Y119.COUT   Tbyp                  0.091   fadd1/xilinx_fadd_i/blk00000003/sig000001c0
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000d2
    SLICE_X14Y120.CIN    net (fanout=1)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000001c0
    SLICE_X14Y120.COUT   Tbyp                  0.091   fadd1/xilinx_fadd_i/blk00000003/sig000001cc
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000d6
    SLICE_X14Y121.CIN    net (fanout=1)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000001cc
    SLICE_X14Y121.DMUX   Tcind                 0.287   fadd1/xilinx_fadd_i/blk00000003/sig000001d8
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000da
    SLICE_X13Y118.C1     net (fanout=57)       0.966   fadd1/xilinx_fadd_i/blk00000003/sig000001d8
    SLICE_X13Y118.C      Tilo                  0.086   fadd1/xilinx_fadd_i/blk00000003/sig000002e0
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000222
    SLICE_X12Y119.A3     net (fanout=2)        0.506   fadd1/xilinx_fadd_i/blk00000003/sig000002e4
    SLICE_X12Y119.COUT   Topcya                0.431   fadd1/xilinx_fadd_i/blk00000003/sig000000ad
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000002e8
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000029
    SLICE_X12Y120.CIN    net (fanout=2)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000000ad
    SLICE_X12Y120.CMUX   Tcinc                 0.312   fadd1/xilinx_fadd_i/blk00000003/sig000000fd
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000002c
    SLICE_X17Y119.B6     net (fanout=1)        0.382   fadd1/xilinx_fadd_i/blk00000003/sig000000b2
    SLICE_X17Y119.B      Tilo                  0.086   fadd1/xilinx_fadd_i/blk00000003/sig0000006c
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000240
    SLICE_X17Y119.C5     net (fanout=1)        0.316   fadd1/xilinx_fadd_i/blk00000003/sig000002f8
    SLICE_X17Y119.CLK    Tas                   0.159   fadd1/xilinx_fadd_i/blk00000003/sig0000006c
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000002e9
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000000b
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000008
    -------------------------------------------------  ---------------------------
    Total                                      5.870ns (2.280ns logic, 3.590ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack:                  0.769ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fadd1_in0_r/register_1 (FF)
  Destination:          fadd1/xilinx_fadd_i/blk00000003/blk00000008 (FF)
  Requirement:          6.666ns
  Data Path Delay:      5.862ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fadd1_in0_r/register_1 to fadd1/xilinx_fadd_i/blk00000003/blk00000008
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y114.BQ     Tcko                  0.375   fadd1_in0_r/register<3>
                                                       fadd1_in0_r/register_1
    SLICE_X14Y118.A2     net (fanout=5)        1.119   fadd1_in0_r/register<1>
    SLICE_X14Y118.COUT   Topcya                0.413   fadd1/xilinx_fadd_i/blk00000003/sig000001b4
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000237
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000ce
    SLICE_X14Y119.CIN    net (fanout=1)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000001b4
    SLICE_X14Y119.COUT   Tbyp                  0.091   fadd1/xilinx_fadd_i/blk00000003/sig000001c0
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000d2
    SLICE_X14Y120.CIN    net (fanout=1)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000001c0
    SLICE_X14Y120.COUT   Tbyp                  0.091   fadd1/xilinx_fadd_i/blk00000003/sig000001cc
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000d6
    SLICE_X14Y121.CIN    net (fanout=1)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000001cc
    SLICE_X14Y121.DMUX   Tcind                 0.287   fadd1/xilinx_fadd_i/blk00000003/sig000001d8
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000da
    SLICE_X18Y119.D2     net (fanout=57)       0.899   fadd1/xilinx_fadd_i/blk00000003/sig000001d8
    SLICE_X18Y119.D      Tilo                  0.086   fadd1/xilinx_fadd_i/blk00000003/sig000002ca
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000020b
    SLICE_X12Y120.A1     net (fanout=4)        0.950   fadd1/xilinx_fadd_i/blk00000003/sig000002ca
    SLICE_X12Y120.CMUX   Topac                 0.608   fadd1/xilinx_fadd_i/blk00000003/sig000000fd
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000020a
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000002c
    SLICE_X17Y119.B6     net (fanout=1)        0.382   fadd1/xilinx_fadd_i/blk00000003/sig000000b2
    SLICE_X17Y119.B      Tilo                  0.086   fadd1/xilinx_fadd_i/blk00000003/sig0000006c
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000240
    SLICE_X17Y119.C5     net (fanout=1)        0.316   fadd1/xilinx_fadd_i/blk00000003/sig000002f8
    SLICE_X17Y119.CLK    Tas                   0.159   fadd1/xilinx_fadd_i/blk00000003/sig0000006c
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000002e9
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000000b
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000008
    -------------------------------------------------  ---------------------------
    Total                                      5.862ns (2.196ns logic, 3.666ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack:                  0.777ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fadd1_in0_r/register_4 (FF)
  Destination:          fadd1/xilinx_fadd_i/blk00000003/blk00000008 (FF)
  Requirement:          6.666ns
  Data Path Delay:      5.854ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fadd1_in0_r/register_4 to fadd1/xilinx_fadd_i/blk00000003/blk00000008
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y115.AQ     Tcko                  0.375   fadd1_in0_r/register<7>
                                                       fadd1_in0_r/register_4
    SLICE_X14Y118.C2     net (fanout=6)        1.420   fadd1_in0_r/register<4>
    SLICE_X14Y118.COUT   Topcyc                0.272   fadd1/xilinx_fadd_i/blk00000003/sig000001b4
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000232
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000ce
    SLICE_X14Y119.CIN    net (fanout=1)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000001b4
    SLICE_X14Y119.COUT   Tbyp                  0.091   fadd1/xilinx_fadd_i/blk00000003/sig000001c0
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000d2
    SLICE_X14Y120.CIN    net (fanout=1)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000001c0
    SLICE_X14Y120.COUT   Tbyp                  0.091   fadd1/xilinx_fadd_i/blk00000003/sig000001cc
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000d6
    SLICE_X14Y121.CIN    net (fanout=1)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000001cc
    SLICE_X14Y121.DMUX   Tcind                 0.287   fadd1/xilinx_fadd_i/blk00000003/sig000001d8
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000da
    SLICE_X13Y118.C1     net (fanout=57)       0.966   fadd1/xilinx_fadd_i/blk00000003/sig000001d8
    SLICE_X13Y118.C      Tilo                  0.086   fadd1/xilinx_fadd_i/blk00000003/sig000002e0
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000222
    SLICE_X12Y119.A3     net (fanout=2)        0.506   fadd1/xilinx_fadd_i/blk00000003/sig000002e4
    SLICE_X12Y119.COUT   Topcya                0.431   fadd1/xilinx_fadd_i/blk00000003/sig000000ad
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000002e8
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000029
    SLICE_X15Y119.C2     net (fanout=2)        0.830   fadd1/xilinx_fadd_i/blk00000003/sig000000ad
    SLICE_X15Y119.C      Tilo                  0.086   fadd1/xilinx_fadd_i/blk00000003/sig000002d2
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000002e1
    SLICE_X17Y119.C6     net (fanout=1)        0.254   fadd1/xilinx_fadd_i/blk00000003/sig00000347
    SLICE_X17Y119.CLK    Tas                   0.159   fadd1/xilinx_fadd_i/blk00000003/sig0000006c
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000002e9
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000000b
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000008
    -------------------------------------------------  ---------------------------
    Total                                      5.854ns (1.878ns logic, 3.976ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack:                  0.780ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fadd1_in0_r/register_4 (FF)
  Destination:          fadd1/xilinx_fadd_i/blk00000003/blk00000008 (FF)
  Requirement:          6.666ns
  Data Path Delay:      5.851ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fadd1_in0_r/register_4 to fadd1/xilinx_fadd_i/blk00000003/blk00000008
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y115.AQ     Tcko                  0.375   fadd1_in0_r/register<7>
                                                       fadd1_in0_r/register_4
    SLICE_X14Y118.C2     net (fanout=6)        1.420   fadd1_in0_r/register<4>
    SLICE_X14Y118.COUT   Topcyc                0.272   fadd1/xilinx_fadd_i/blk00000003/sig000001b4
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000232
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000ce
    SLICE_X14Y119.CIN    net (fanout=1)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000001b4
    SLICE_X14Y119.COUT   Tbyp                  0.091   fadd1/xilinx_fadd_i/blk00000003/sig000001c0
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000d2
    SLICE_X14Y120.CIN    net (fanout=1)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000001c0
    SLICE_X14Y120.COUT   Tbyp                  0.091   fadd1/xilinx_fadd_i/blk00000003/sig000001cc
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000d6
    SLICE_X14Y121.CIN    net (fanout=1)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000001cc
    SLICE_X14Y121.DMUX   Tcind                 0.287   fadd1/xilinx_fadd_i/blk00000003/sig000001d8
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000da
    SLICE_X13Y123.D2     net (fanout=57)       0.906   fadd1/xilinx_fadd_i/blk00000003/sig000001d8
    SLICE_X13Y123.D      Tilo                  0.086   fadd1/xilinx_fadd_i/blk00000003/sig0000009d
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000001f3
    SLICE_X12Y120.B3     net (fanout=5)        0.789   fadd1/xilinx_fadd_i/blk00000003/sig000002c4
    SLICE_X12Y120.CMUX   Topbc                 0.591   fadd1/xilinx_fadd_i/blk00000003/sig000000fd
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000001f0
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000002c
    SLICE_X17Y119.B6     net (fanout=1)        0.382   fadd1/xilinx_fadd_i/blk00000003/sig000000b2
    SLICE_X17Y119.B      Tilo                  0.086   fadd1/xilinx_fadd_i/blk00000003/sig0000006c
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000240
    SLICE_X17Y119.C5     net (fanout=1)        0.316   fadd1/xilinx_fadd_i/blk00000003/sig000002f8
    SLICE_X17Y119.CLK    Tas                   0.159   fadd1/xilinx_fadd_i/blk00000003/sig0000006c
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000002e9
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000000b
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000008
    -------------------------------------------------  ---------------------------
    Total                                      5.851ns (2.038ns logic, 3.813ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack:                  0.789ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fadd1_in0_r/register_4 (FF)
  Destination:          fadd1/xilinx_fadd_i/blk00000003/blk00000008 (FF)
  Requirement:          6.666ns
  Data Path Delay:      5.842ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fadd1_in0_r/register_4 to fadd1/xilinx_fadd_i/blk00000003/blk00000008
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y115.AQ     Tcko                  0.375   fadd1_in0_r/register<7>
                                                       fadd1_in0_r/register_4
    SLICE_X14Y118.C2     net (fanout=6)        1.420   fadd1_in0_r/register<4>
    SLICE_X14Y118.COUT   Topcyc                0.362   fadd1/xilinx_fadd_i/blk00000003/sig000001b4
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000233
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000ce
    SLICE_X14Y119.CIN    net (fanout=1)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000001b4
    SLICE_X14Y119.COUT   Tbyp                  0.091   fadd1/xilinx_fadd_i/blk00000003/sig000001c0
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000d2
    SLICE_X14Y120.CIN    net (fanout=1)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000001c0
    SLICE_X14Y120.COUT   Tbyp                  0.091   fadd1/xilinx_fadd_i/blk00000003/sig000001cc
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000d6
    SLICE_X14Y121.CIN    net (fanout=1)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000001cc
    SLICE_X14Y121.DMUX   Tcind                 0.287   fadd1/xilinx_fadd_i/blk00000003/sig000001d8
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000da
    SLICE_X13Y118.D1     net (fanout=57)       0.969   fadd1/xilinx_fadd_i/blk00000003/sig000001d8
    SLICE_X13Y118.D      Tilo                  0.086   fadd1/xilinx_fadd_i/blk00000003/sig000002e0
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000021e
    SLICE_X12Y119.B5     net (fanout=2)        0.473   fadd1/xilinx_fadd_i/blk00000003/sig000002e0
    SLICE_X12Y119.COUT   Topcyb                0.415   fadd1/xilinx_fadd_i/blk00000003/sig000000ad
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000021d
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000029
    SLICE_X12Y120.CIN    net (fanout=2)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000000ad
    SLICE_X12Y120.AMUX   Tcina                 0.264   fadd1/xilinx_fadd_i/blk00000003/sig000000fd
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000002c
    SLICE_X17Y119.B5     net (fanout=1)        0.448   fadd1/xilinx_fadd_i/blk00000003/sig000000af
    SLICE_X17Y119.B      Tilo                  0.086   fadd1/xilinx_fadd_i/blk00000003/sig0000006c
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000240
    SLICE_X17Y119.C5     net (fanout=1)        0.316   fadd1/xilinx_fadd_i/blk00000003/sig000002f8
    SLICE_X17Y119.CLK    Tas                   0.159   fadd1/xilinx_fadd_i/blk00000003/sig0000006c
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000002e9
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000000b
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000008
    -------------------------------------------------  ---------------------------
    Total                                      5.842ns (2.216ns logic, 3.626ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack:                  0.797ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fadd1_in0_r/register_4 (FF)
  Destination:          fadd1/xilinx_fadd_i/blk00000003/blk00000008 (FF)
  Requirement:          6.666ns
  Data Path Delay:      5.834ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 6.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fadd1_in0_r/register_4 to fadd1/xilinx_fadd_i/blk00000003/blk00000008
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y115.AQ     Tcko                  0.375   fadd1_in0_r/register<7>
                                                       fadd1_in0_r/register_4
    SLICE_X14Y118.C2     net (fanout=6)        1.420   fadd1_in0_r/register<4>
    SLICE_X14Y118.COUT   Topcyc                0.362   fadd1/xilinx_fadd_i/blk00000003/sig000001b4
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000233
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000ce
    SLICE_X14Y119.CIN    net (fanout=1)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000001b4
    SLICE_X14Y119.COUT   Tbyp                  0.091   fadd1/xilinx_fadd_i/blk00000003/sig000001c0
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000d2
    SLICE_X14Y120.CIN    net (fanout=1)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000001c0
    SLICE_X14Y120.COUT   Tbyp                  0.091   fadd1/xilinx_fadd_i/blk00000003/sig000001cc
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000d6
    SLICE_X14Y121.CIN    net (fanout=1)        0.000   fadd1/xilinx_fadd_i/blk00000003/sig000001cc
    SLICE_X14Y121.DMUX   Tcind                 0.287   fadd1/xilinx_fadd_i/blk00000003/sig000001d8
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000000da
    SLICE_X18Y119.D2     net (fanout=57)       0.899   fadd1/xilinx_fadd_i/blk00000003/sig000001d8
    SLICE_X18Y119.D      Tilo                  0.086   fadd1/xilinx_fadd_i/blk00000003/sig000002ca
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000020b
    SLICE_X12Y120.A1     net (fanout=4)        0.950   fadd1/xilinx_fadd_i/blk00000003/sig000002ca
    SLICE_X12Y120.BMUX   Topab                 0.529   fadd1/xilinx_fadd_i/blk00000003/sig000000fd
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000020a
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000002c
    SLICE_X15Y119.C6     net (fanout=1)        0.245   fadd1/xilinx_fadd_i/blk00000003/sig000000b1
    SLICE_X15Y119.C      Tilo                  0.086   fadd1/xilinx_fadd_i/blk00000003/sig000002d2
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000002e1
    SLICE_X17Y119.C6     net (fanout=1)        0.254   fadd1/xilinx_fadd_i/blk00000003/sig00000347
    SLICE_X17Y119.CLK    Tas                   0.159   fadd1/xilinx_fadd_i/blk00000003/sig0000006c
                                                       fadd1/xilinx_fadd_i/blk00000003/blk000002e9
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000000b
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000008
    -------------------------------------------------  ---------------------------
    Total                                      5.834ns (2.066ns logic, 3.768ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 6.66666667 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.516ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 2.150ns (465.116MHz) (Tdspper_P_PAT)
  Physical resource: fmul1/xilinx_fmul_i/blk00000003/blk00000047/CLK
  Logical resource: fmul1/xilinx_fmul_i/blk00000003/blk00000047/CLK
  Location pin: DSP48_X0Y45.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 5.266ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.666ns
  Low pulse: 3.333ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: fadd1/xilinx_fadd_i/rdy/CLK
  Logical resource: fmul1/xilinx_fmul_i/blk00000003/blk000000a4/CLK
  Location pin: SLICE_X0Y0.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 5.266ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.666ns
  High pulse: 3.333ns
  High pulse limit: 0.700ns (Twph)
  Physical resource: fadd1/xilinx_fadd_i/rdy/CLK
  Logical resource: fmul1/xilinx_fmul_i/blk00000003/blk000000a4/CLK
  Location pin: SLICE_X0Y0.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 5.266ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.666ns
  Low pulse: 3.333ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: fadd1/xilinx_fadd_i/rdy/CLK
  Logical resource: fadd1/xilinx_fadd_i/blk00000003/blk00000321/CLK
  Location pin: SLICE_X0Y0.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 5.266ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.666ns
  High pulse: 3.333ns
  High pulse limit: 0.700ns (Twph)
  Physical resource: fadd1/xilinx_fadd_i/rdy/CLK
  Logical resource: fadd1/xilinx_fadd_i/blk00000003/blk00000321/CLK
  Location pin: SLICE_X0Y0.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 5.266ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.666ns
  Low pulse: 3.333ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: fadd1/xilinx_fadd_i/blk00000003/sig000000b8/CLK
  Logical resource: fadd1/xilinx_fadd_i/blk00000003/blk0000032b/CLK
  Location pin: SLICE_X12Y123.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 5.266ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.666ns
  High pulse: 3.333ns
  High pulse limit: 0.700ns (Twph)
  Physical resource: fadd1/xilinx_fadd_i/blk00000003/sig000000b8/CLK
  Logical resource: fadd1/xilinx_fadd_i/blk00000003/blk0000032b/CLK
  Location pin: SLICE_X12Y123.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 5.266ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.666ns
  Low pulse: 3.333ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: fadd1/xilinx_fadd_i/blk00000003/sig000000b8/CLK
  Logical resource: fadd1/xilinx_fadd_i/blk00000003/blk0000032d/CLK
  Location pin: SLICE_X12Y123.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 5.266ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.666ns
  High pulse: 3.333ns
  High pulse limit: 0.700ns (Twph)
  Physical resource: fadd1/xilinx_fadd_i/blk00000003/sig000000b8/CLK
  Logical resource: fadd1/xilinx_fadd_i/blk00000003/blk0000032d/CLK
  Location pin: SLICE_X12Y123.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 5.266ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.666ns
  Low pulse: 3.333ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: fadd1/xilinx_fadd_i/blk00000003/sig00000169/CLK
  Logical resource: fadd1/xilinx_fadd_i/blk00000003/blk0000032f/CLK
  Location pin: SLICE_X12Y125.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 5.266ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.666ns
  High pulse: 3.333ns
  High pulse limit: 0.700ns (Twph)
  Physical resource: fadd1/xilinx_fadd_i/blk00000003/sig00000169/CLK
  Logical resource: fadd1/xilinx_fadd_i/blk00000003/blk0000032f/CLK
  Location pin: SLICE_X12Y125.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 5.266ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.666ns
  Low pulse: 3.333ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: fadd1/xilinx_fadd_i/blk00000003/sig00000169/CLK
  Logical resource: fadd1/xilinx_fadd_i/blk00000003/blk00000325/CLK
  Location pin: SLICE_X12Y125.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 5.266ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.666ns
  High pulse: 3.333ns
  High pulse limit: 0.700ns (Twph)
  Physical resource: fadd1/xilinx_fadd_i/blk00000003/sig00000169/CLK
  Logical resource: fadd1/xilinx_fadd_i/blk00000003/blk00000325/CLK
  Location pin: SLICE_X12Y125.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 5.266ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.666ns
  Low pulse: 3.333ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: fadd1/xilinx_fadd_i/blk00000003/sig00000169/CLK
  Logical resource: fadd1/xilinx_fadd_i/blk00000003/blk00000327/CLK
  Location pin: SLICE_X12Y125.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 5.266ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.666ns
  High pulse: 3.333ns
  High pulse limit: 0.700ns (Twph)
  Physical resource: fadd1/xilinx_fadd_i/blk00000003/sig00000169/CLK
  Logical resource: fadd1/xilinx_fadd_i/blk00000003/blk00000327/CLK
  Location pin: SLICE_X12Y125.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 5.266ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.666ns
  Low pulse: 3.333ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: fadd1/xilinx_fadd_i/blk00000003/sig00000169/CLK
  Logical resource: fadd1/xilinx_fadd_i/blk00000003/blk00000329/CLK
  Location pin: SLICE_X12Y125.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 5.266ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.666ns
  High pulse: 3.333ns
  High pulse limit: 0.700ns (Twph)
  Physical resource: fadd1/xilinx_fadd_i/blk00000003/sig00000169/CLK
  Logical resource: fadd1/xilinx_fadd_i/blk00000003/blk00000329/CLK
  Location pin: SLICE_X12Y125.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 5.266ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.666ns
  Low pulse: 3.333ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: fadd1/xilinx_fadd_i/blk00000003/sig0000017b/CLK
  Logical resource: fadd1/xilinx_fadd_i/blk00000003/blk0000031f/CLK
  Location pin: SLICE_X12Y128.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 5.266ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.666ns
  High pulse: 3.333ns
  High pulse limit: 0.700ns (Twph)
  Physical resource: fadd1/xilinx_fadd_i/blk00000003/sig0000017b/CLK
  Logical resource: fadd1/xilinx_fadd_i/blk00000003/blk0000031f/CLK
  Location pin: SLICE_X12Y128.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 5.266ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.666ns
  Low pulse: 3.333ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: fadd1/xilinx_fadd_i/blk00000003/sig0000017b/CLK
  Logical resource: fadd1/xilinx_fadd_i/blk00000003/blk00000323/CLK
  Location pin: SLICE_X12Y128.CLK
  Clock network: clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: Unconstrained path analysis 

 33 paths analyzed, 33 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.396ns.
--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               ordubr_fdiv1_out_20 (FF)
  Destination:          ordubr_fdiv1_out<23>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordubr_fdiv1_out_20 to ordubr_fdiv1_out<23>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y118.AQ     Tcko                  0.396   ordubr_fdiv1_out<23>
                                                       ordubr_fdiv1_out_20
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               ordubr_fdiv1_out_22 (FF)
  Destination:          ordubr_fdiv1_out<23>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordubr_fdiv1_out_22 to ordubr_fdiv1_out<23>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y118.CQ     Tcko                  0.396   ordubr_fdiv1_out<23>
                                                       ordubr_fdiv1_out_22
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               ordubr_fdiv1_out_21 (FF)
  Destination:          ordubr_fdiv1_out<23>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordubr_fdiv1_out_21 to ordubr_fdiv1_out<23>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y118.BQ     Tcko                  0.396   ordubr_fdiv1_out<23>
                                                       ordubr_fdiv1_out_21
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               ordubr_fdiv1_out_23 (FF)
  Destination:          ordubr_fdiv1_out<23>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordubr_fdiv1_out_23 to ordubr_fdiv1_out<23>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y118.DQ     Tcko                  0.396   ordubr_fdiv1_out<23>
                                                       ordubr_fdiv1_out_23
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ordubr_fdiv1_out_27 (FF)
  Destination:          ordubr_fdiv1_out<27>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordubr_fdiv1_out_27 to ordubr_fdiv1_out<27>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y121.DQ     Tcko                  0.375   ordubr_fdiv1_out<27>
                                                       ordubr_fdiv1_out_27
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ordubr_fdiv1_out_10 (FF)
  Destination:          ordubr_fdiv1_out<11>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordubr_fdiv1_out_10 to ordubr_fdiv1_out<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y113.CQ     Tcko                  0.375   ordubr_fdiv1_out<11>
                                                       ordubr_fdiv1_out_10
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ordubr_fdiv1_out_9 (FF)
  Destination:          ordubr_fdiv1_out<11>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordubr_fdiv1_out_9 to ordubr_fdiv1_out<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y113.BQ     Tcko                  0.375   ordubr_fdiv1_out<11>
                                                       ordubr_fdiv1_out_9
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ordubr_fdiv1_out_25 (FF)
  Destination:          ordubr_fdiv1_out<27>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordubr_fdiv1_out_25 to ordubr_fdiv1_out<27>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y121.BQ     Tcko                  0.375   ordubr_fdiv1_out<27>
                                                       ordubr_fdiv1_out_25
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ordubr_fdiv1_out_14 (FF)
  Destination:          ordubr_fdiv1_out<15>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordubr_fdiv1_out_14 to ordubr_fdiv1_out<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y111.CQ     Tcko                  0.375   ordubr_fdiv1_out<15>
                                                       ordubr_fdiv1_out_14
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ordubr_fdiv1_out_11 (FF)
  Destination:          ordubr_fdiv1_out<11>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordubr_fdiv1_out_11 to ordubr_fdiv1_out<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y113.DQ     Tcko                  0.375   ordubr_fdiv1_out<11>
                                                       ordubr_fdiv1_out_11
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ordubr_fdiv1_out_30 (FF)
  Destination:          ordubr_fdiv1_out<31>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordubr_fdiv1_out_30 to ordubr_fdiv1_out<31>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y121.CQ     Tcko                  0.375   ordubr_fdiv1_out<31>
                                                       ordubr_fdiv1_out_30
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ordubr_fdiv1_out_28 (FF)
  Destination:          ordubr_fdiv1_out<31>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordubr_fdiv1_out_28 to ordubr_fdiv1_out<31>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y121.AQ     Tcko                  0.375   ordubr_fdiv1_out<31>
                                                       ordubr_fdiv1_out_28
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ordubr_fdiv1_out_3 (FF)
  Destination:          ordubr_fdiv1_out<3>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordubr_fdiv1_out_3 to ordubr_fdiv1_out<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y110.DQ     Tcko                  0.375   ordubr_fdiv1_out<3>
                                                       ordubr_fdiv1_out_3
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ordubr_fdiv1_out_1 (FF)
  Destination:          ordubr_fdiv1_out<3>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordubr_fdiv1_out_1 to ordubr_fdiv1_out<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y110.BQ     Tcko                  0.375   ordubr_fdiv1_out<3>
                                                       ordubr_fdiv1_out_1
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ordubr_fdiv1_out_12 (FF)
  Destination:          ordubr_fdiv1_out<15>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordubr_fdiv1_out_12 to ordubr_fdiv1_out<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y111.AQ     Tcko                  0.375   ordubr_fdiv1_out<15>
                                                       ordubr_fdiv1_out_12
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ordubr_fdiv1_out_8 (FF)
  Destination:          ordubr_fdiv1_out<11>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordubr_fdiv1_out_8 to ordubr_fdiv1_out<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y113.AQ     Tcko                  0.375   ordubr_fdiv1_out<11>
                                                       ordubr_fdiv1_out_8
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ordubr_fdiv1_out_13 (FF)
  Destination:          ordubr_fdiv1_out<15>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordubr_fdiv1_out_13 to ordubr_fdiv1_out<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y111.BQ     Tcko                  0.375   ordubr_fdiv1_out<15>
                                                       ordubr_fdiv1_out_13
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ordubr_fdiv1_out_19 (FF)
  Destination:          ordubr_fdiv1_out<19>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordubr_fdiv1_out_19 to ordubr_fdiv1_out<19>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y112.DQ     Tcko                  0.375   ordubr_fdiv1_out<19>
                                                       ordubr_fdiv1_out_19
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ordubr_fdiv1_out_31 (FF)
  Destination:          ordubr_fdiv1_out<31>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordubr_fdiv1_out_31 to ordubr_fdiv1_out<31>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y121.DQ     Tcko                  0.375   ordubr_fdiv1_out<31>
                                                       ordubr_fdiv1_out_31
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ordubr_fdiv1_out_18 (FF)
  Destination:          ordubr_fdiv1_out<19>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordubr_fdiv1_out_18 to ordubr_fdiv1_out<19>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y112.CQ     Tcko                  0.375   ordubr_fdiv1_out<19>
                                                       ordubr_fdiv1_out_18
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ordubr_fdiv1_out_29 (FF)
  Destination:          ordubr_fdiv1_out<31>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordubr_fdiv1_out_29 to ordubr_fdiv1_out<31>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y121.BQ     Tcko                  0.375   ordubr_fdiv1_out<31>
                                                       ordubr_fdiv1_out_29
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ordubr_fdiv1_out_17 (FF)
  Destination:          ordubr_fdiv1_out<19>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordubr_fdiv1_out_17 to ordubr_fdiv1_out<19>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y112.BQ     Tcko                  0.375   ordubr_fdiv1_out<19>
                                                       ordubr_fdiv1_out_17
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ordubr_fdiv1_out_rdy_0 (FF)
  Destination:          ordubr_fdiv1_out_rdy<0>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordubr_fdiv1_out_rdy_0 to ordubr_fdiv1_out_rdy<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y115.AQ     Tcko                  0.375   ordubr_fdiv1_out_rdy<0>
                                                       ordubr_fdiv1_out_rdy_0
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ordubr_fdiv1_out_16 (FF)
  Destination:          ordubr_fdiv1_out<19>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordubr_fdiv1_out_16 to ordubr_fdiv1_out<19>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y112.AQ     Tcko                  0.375   ordubr_fdiv1_out<19>
                                                       ordubr_fdiv1_out_16
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ordubr_fdiv1_out_2 (FF)
  Destination:          ordubr_fdiv1_out<3>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordubr_fdiv1_out_2 to ordubr_fdiv1_out<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y110.CQ     Tcko                  0.375   ordubr_fdiv1_out<3>
                                                       ordubr_fdiv1_out_2
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ordubr_fdiv1_out_7 (FF)
  Destination:          ordubr_fdiv1_out<7>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordubr_fdiv1_out_7 to ordubr_fdiv1_out<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y110.DQ     Tcko                  0.375   ordubr_fdiv1_out<7>
                                                       ordubr_fdiv1_out_7
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ordubr_fdiv1_out_0 (FF)
  Destination:          ordubr_fdiv1_out<3>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordubr_fdiv1_out_0 to ordubr_fdiv1_out<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y110.AQ     Tcko                  0.375   ordubr_fdiv1_out<3>
                                                       ordubr_fdiv1_out_0
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ordubr_fdiv1_out_6 (FF)
  Destination:          ordubr_fdiv1_out<7>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordubr_fdiv1_out_6 to ordubr_fdiv1_out<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y110.CQ     Tcko                  0.375   ordubr_fdiv1_out<7>
                                                       ordubr_fdiv1_out_6
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ordubr_fdiv1_out_26 (FF)
  Destination:          ordubr_fdiv1_out<27>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordubr_fdiv1_out_26 to ordubr_fdiv1_out<27>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y121.CQ     Tcko                  0.375   ordubr_fdiv1_out<27>
                                                       ordubr_fdiv1_out_26
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ordubr_fdiv1_out_5 (FF)
  Destination:          ordubr_fdiv1_out<7>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordubr_fdiv1_out_5 to ordubr_fdiv1_out<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y110.BQ     Tcko                  0.375   ordubr_fdiv1_out<7>
                                                       ordubr_fdiv1_out_5
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ordubr_fdiv1_out_24 (FF)
  Destination:          ordubr_fdiv1_out<27>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordubr_fdiv1_out_24 to ordubr_fdiv1_out<27>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y121.AQ     Tcko                  0.375   ordubr_fdiv1_out<27>
                                                       ordubr_fdiv1_out_24
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ordubr_fdiv1_out_4 (FF)
  Destination:          ordubr_fdiv1_out<7>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordubr_fdiv1_out_4 to ordubr_fdiv1_out<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y110.AQ     Tcko                  0.375   ordubr_fdiv1_out<7>
                                                       ordubr_fdiv1_out_4
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ordubr_fdiv1_out_15 (FF)
  Destination:          ordubr_fdiv1_out<15>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordubr_fdiv1_out_15 to ordubr_fdiv1_out<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y111.DQ     Tcko                  0.375   ordubr_fdiv1_out<15>
                                                       ordubr_fdiv1_out_15
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
No constraints were found to generate data for the Data Sheet Report section.
Use the Advanced Analysis (-a) option or generate global constraints for each
clock, its pad to setup and clock to pad paths, and a pad to pad constraint.

Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 975995 paths, 0 nets, and 8466 connections

Design statistics:
   Minimum period:   6.147ns{1}   (Maximum frequency: 162.681MHz)
   Maximum combinational path delay:   0.396ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri May 11 09:33:21 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 781 MB



