
Robotic.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004230  08000198  08000198  00010198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001e8  080043c8  080043c8  000143c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080045b0  080045b0  000200f4  2**0
                  CONTENTS
  4 .ARM          00000008  080045b0  080045b0  000145b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080045b8  080045b8  000200f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080045b8  080045b8  000145b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080045bc  080045bc  000145bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000f4  20000000  080045c0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000018c  200000f4  080046b4  000200f4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000280  080046b4  00020280  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000200f4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020124  2**0
                  CONTENTS, READONLY
 13 .debug_info   000058f8  00000000  00000000  00020167  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001626  00000000  00000000  00025a5f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000530  00000000  00000000  00027088  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000003bd  00000000  00000000  000275b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00015996  00000000  00000000  00027975  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000705a  00000000  00000000  0003d30b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000832b8  00000000  00000000  00044365  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000016e4  00000000  00000000  000c7620  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000060  00000000  00000000  000c8d04  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	200000f4 	.word	0x200000f4
 80001b4:	00000000 	.word	0x00000000
 80001b8:	080043b0 	.word	0x080043b0

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	200000f8 	.word	0x200000f8
 80001d4:	080043b0 	.word	0x080043b0

080001d8 <__aeabi_dmul>:
 80001d8:	b570      	push	{r4, r5, r6, lr}
 80001da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80001de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80001e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80001e6:	bf1d      	ittte	ne
 80001e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80001ec:	ea94 0f0c 	teqne	r4, ip
 80001f0:	ea95 0f0c 	teqne	r5, ip
 80001f4:	f000 f8de 	bleq	80003b4 <__aeabi_dmul+0x1dc>
 80001f8:	442c      	add	r4, r5
 80001fa:	ea81 0603 	eor.w	r6, r1, r3
 80001fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000202:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000206:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800020a:	bf18      	it	ne
 800020c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000210:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000214:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000218:	d038      	beq.n	800028c <__aeabi_dmul+0xb4>
 800021a:	fba0 ce02 	umull	ip, lr, r0, r2
 800021e:	f04f 0500 	mov.w	r5, #0
 8000222:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000226:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800022a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800022e:	f04f 0600 	mov.w	r6, #0
 8000232:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000236:	f09c 0f00 	teq	ip, #0
 800023a:	bf18      	it	ne
 800023c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000240:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000244:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000248:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800024c:	d204      	bcs.n	8000258 <__aeabi_dmul+0x80>
 800024e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000252:	416d      	adcs	r5, r5
 8000254:	eb46 0606 	adc.w	r6, r6, r6
 8000258:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800025c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000260:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000264:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000268:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800026c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000270:	bf88      	it	hi
 8000272:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000276:	d81e      	bhi.n	80002b6 <__aeabi_dmul+0xde>
 8000278:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	bd70      	pop	{r4, r5, r6, pc}
 800028c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000290:	ea46 0101 	orr.w	r1, r6, r1
 8000294:	ea40 0002 	orr.w	r0, r0, r2
 8000298:	ea81 0103 	eor.w	r1, r1, r3
 800029c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80002a0:	bfc2      	ittt	gt
 80002a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80002a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80002aa:	bd70      	popgt	{r4, r5, r6, pc}
 80002ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80002b0:	f04f 0e00 	mov.w	lr, #0
 80002b4:	3c01      	subs	r4, #1
 80002b6:	f300 80ab 	bgt.w	8000410 <__aeabi_dmul+0x238>
 80002ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80002be:	bfde      	ittt	le
 80002c0:	2000      	movle	r0, #0
 80002c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80002c6:	bd70      	pople	{r4, r5, r6, pc}
 80002c8:	f1c4 0400 	rsb	r4, r4, #0
 80002cc:	3c20      	subs	r4, #32
 80002ce:	da35      	bge.n	800033c <__aeabi_dmul+0x164>
 80002d0:	340c      	adds	r4, #12
 80002d2:	dc1b      	bgt.n	800030c <__aeabi_dmul+0x134>
 80002d4:	f104 0414 	add.w	r4, r4, #20
 80002d8:	f1c4 0520 	rsb	r5, r4, #32
 80002dc:	fa00 f305 	lsl.w	r3, r0, r5
 80002e0:	fa20 f004 	lsr.w	r0, r0, r4
 80002e4:	fa01 f205 	lsl.w	r2, r1, r5
 80002e8:	ea40 0002 	orr.w	r0, r0, r2
 80002ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80002f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80002f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80002f8:	fa21 f604 	lsr.w	r6, r1, r4
 80002fc:	eb42 0106 	adc.w	r1, r2, r6
 8000300:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000304:	bf08      	it	eq
 8000306:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800030a:	bd70      	pop	{r4, r5, r6, pc}
 800030c:	f1c4 040c 	rsb	r4, r4, #12
 8000310:	f1c4 0520 	rsb	r5, r4, #32
 8000314:	fa00 f304 	lsl.w	r3, r0, r4
 8000318:	fa20 f005 	lsr.w	r0, r0, r5
 800031c:	fa01 f204 	lsl.w	r2, r1, r4
 8000320:	ea40 0002 	orr.w	r0, r0, r2
 8000324:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000328:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000334:	bf08      	it	eq
 8000336:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800033a:	bd70      	pop	{r4, r5, r6, pc}
 800033c:	f1c4 0520 	rsb	r5, r4, #32
 8000340:	fa00 f205 	lsl.w	r2, r0, r5
 8000344:	ea4e 0e02 	orr.w	lr, lr, r2
 8000348:	fa20 f304 	lsr.w	r3, r0, r4
 800034c:	fa01 f205 	lsl.w	r2, r1, r5
 8000350:	ea43 0302 	orr.w	r3, r3, r2
 8000354:	fa21 f004 	lsr.w	r0, r1, r4
 8000358:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800035c:	fa21 f204 	lsr.w	r2, r1, r4
 8000360:	ea20 0002 	bic.w	r0, r0, r2
 8000364:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000368:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800036c:	bf08      	it	eq
 800036e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000372:	bd70      	pop	{r4, r5, r6, pc}
 8000374:	f094 0f00 	teq	r4, #0
 8000378:	d10f      	bne.n	800039a <__aeabi_dmul+0x1c2>
 800037a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800037e:	0040      	lsls	r0, r0, #1
 8000380:	eb41 0101 	adc.w	r1, r1, r1
 8000384:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000388:	bf08      	it	eq
 800038a:	3c01      	subeq	r4, #1
 800038c:	d0f7      	beq.n	800037e <__aeabi_dmul+0x1a6>
 800038e:	ea41 0106 	orr.w	r1, r1, r6
 8000392:	f095 0f00 	teq	r5, #0
 8000396:	bf18      	it	ne
 8000398:	4770      	bxne	lr
 800039a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800039e:	0052      	lsls	r2, r2, #1
 80003a0:	eb43 0303 	adc.w	r3, r3, r3
 80003a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80003a8:	bf08      	it	eq
 80003aa:	3d01      	subeq	r5, #1
 80003ac:	d0f7      	beq.n	800039e <__aeabi_dmul+0x1c6>
 80003ae:	ea43 0306 	orr.w	r3, r3, r6
 80003b2:	4770      	bx	lr
 80003b4:	ea94 0f0c 	teq	r4, ip
 80003b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80003bc:	bf18      	it	ne
 80003be:	ea95 0f0c 	teqne	r5, ip
 80003c2:	d00c      	beq.n	80003de <__aeabi_dmul+0x206>
 80003c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003c8:	bf18      	it	ne
 80003ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003ce:	d1d1      	bne.n	8000374 <__aeabi_dmul+0x19c>
 80003d0:	ea81 0103 	eor.w	r1, r1, r3
 80003d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80003d8:	f04f 0000 	mov.w	r0, #0
 80003dc:	bd70      	pop	{r4, r5, r6, pc}
 80003de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003e2:	bf06      	itte	eq
 80003e4:	4610      	moveq	r0, r2
 80003e6:	4619      	moveq	r1, r3
 80003e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003ec:	d019      	beq.n	8000422 <__aeabi_dmul+0x24a>
 80003ee:	ea94 0f0c 	teq	r4, ip
 80003f2:	d102      	bne.n	80003fa <__aeabi_dmul+0x222>
 80003f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80003f8:	d113      	bne.n	8000422 <__aeabi_dmul+0x24a>
 80003fa:	ea95 0f0c 	teq	r5, ip
 80003fe:	d105      	bne.n	800040c <__aeabi_dmul+0x234>
 8000400:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000404:	bf1c      	itt	ne
 8000406:	4610      	movne	r0, r2
 8000408:	4619      	movne	r1, r3
 800040a:	d10a      	bne.n	8000422 <__aeabi_dmul+0x24a>
 800040c:	ea81 0103 	eor.w	r1, r1, r3
 8000410:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000414:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd70      	pop	{r4, r5, r6, pc}
 8000422:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000426:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800042a:	bd70      	pop	{r4, r5, r6, pc}

0800042c <__aeabi_drsub>:
 800042c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000430:	e002      	b.n	8000438 <__adddf3>
 8000432:	bf00      	nop

08000434 <__aeabi_dsub>:
 8000434:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000438 <__adddf3>:
 8000438:	b530      	push	{r4, r5, lr}
 800043a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800043e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000442:	ea94 0f05 	teq	r4, r5
 8000446:	bf08      	it	eq
 8000448:	ea90 0f02 	teqeq	r0, r2
 800044c:	bf1f      	itttt	ne
 800044e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000452:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000456:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800045a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800045e:	f000 80e2 	beq.w	8000626 <__adddf3+0x1ee>
 8000462:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000466:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800046a:	bfb8      	it	lt
 800046c:	426d      	neglt	r5, r5
 800046e:	dd0c      	ble.n	800048a <__adddf3+0x52>
 8000470:	442c      	add	r4, r5
 8000472:	ea80 0202 	eor.w	r2, r0, r2
 8000476:	ea81 0303 	eor.w	r3, r1, r3
 800047a:	ea82 0000 	eor.w	r0, r2, r0
 800047e:	ea83 0101 	eor.w	r1, r3, r1
 8000482:	ea80 0202 	eor.w	r2, r0, r2
 8000486:	ea81 0303 	eor.w	r3, r1, r3
 800048a:	2d36      	cmp	r5, #54	; 0x36
 800048c:	bf88      	it	hi
 800048e:	bd30      	pophi	{r4, r5, pc}
 8000490:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000494:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000498:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 800049c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80004a0:	d002      	beq.n	80004a8 <__adddf3+0x70>
 80004a2:	4240      	negs	r0, r0
 80004a4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004a8:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80004ac:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80004b0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80004b4:	d002      	beq.n	80004bc <__adddf3+0x84>
 80004b6:	4252      	negs	r2, r2
 80004b8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80004bc:	ea94 0f05 	teq	r4, r5
 80004c0:	f000 80a7 	beq.w	8000612 <__adddf3+0x1da>
 80004c4:	f1a4 0401 	sub.w	r4, r4, #1
 80004c8:	f1d5 0e20 	rsbs	lr, r5, #32
 80004cc:	db0d      	blt.n	80004ea <__adddf3+0xb2>
 80004ce:	fa02 fc0e 	lsl.w	ip, r2, lr
 80004d2:	fa22 f205 	lsr.w	r2, r2, r5
 80004d6:	1880      	adds	r0, r0, r2
 80004d8:	f141 0100 	adc.w	r1, r1, #0
 80004dc:	fa03 f20e 	lsl.w	r2, r3, lr
 80004e0:	1880      	adds	r0, r0, r2
 80004e2:	fa43 f305 	asr.w	r3, r3, r5
 80004e6:	4159      	adcs	r1, r3
 80004e8:	e00e      	b.n	8000508 <__adddf3+0xd0>
 80004ea:	f1a5 0520 	sub.w	r5, r5, #32
 80004ee:	f10e 0e20 	add.w	lr, lr, #32
 80004f2:	2a01      	cmp	r2, #1
 80004f4:	fa03 fc0e 	lsl.w	ip, r3, lr
 80004f8:	bf28      	it	cs
 80004fa:	f04c 0c02 	orrcs.w	ip, ip, #2
 80004fe:	fa43 f305 	asr.w	r3, r3, r5
 8000502:	18c0      	adds	r0, r0, r3
 8000504:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	d507      	bpl.n	800051e <__adddf3+0xe6>
 800050e:	f04f 0e00 	mov.w	lr, #0
 8000512:	f1dc 0c00 	rsbs	ip, ip, #0
 8000516:	eb7e 0000 	sbcs.w	r0, lr, r0
 800051a:	eb6e 0101 	sbc.w	r1, lr, r1
 800051e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000522:	d31b      	bcc.n	800055c <__adddf3+0x124>
 8000524:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000528:	d30c      	bcc.n	8000544 <__adddf3+0x10c>
 800052a:	0849      	lsrs	r1, r1, #1
 800052c:	ea5f 0030 	movs.w	r0, r0, rrx
 8000530:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000534:	f104 0401 	add.w	r4, r4, #1
 8000538:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800053c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000540:	f080 809a 	bcs.w	8000678 <__adddf3+0x240>
 8000544:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000548:	bf08      	it	eq
 800054a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800054e:	f150 0000 	adcs.w	r0, r0, #0
 8000552:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000556:	ea41 0105 	orr.w	r1, r1, r5
 800055a:	bd30      	pop	{r4, r5, pc}
 800055c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000560:	4140      	adcs	r0, r0
 8000562:	eb41 0101 	adc.w	r1, r1, r1
 8000566:	3c01      	subs	r4, #1
 8000568:	bf28      	it	cs
 800056a:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800056e:	d2e9      	bcs.n	8000544 <__adddf3+0x10c>
 8000570:	f091 0f00 	teq	r1, #0
 8000574:	bf04      	itt	eq
 8000576:	4601      	moveq	r1, r0
 8000578:	2000      	moveq	r0, #0
 800057a:	fab1 f381 	clz	r3, r1
 800057e:	bf08      	it	eq
 8000580:	3320      	addeq	r3, #32
 8000582:	f1a3 030b 	sub.w	r3, r3, #11
 8000586:	f1b3 0220 	subs.w	r2, r3, #32
 800058a:	da0c      	bge.n	80005a6 <__adddf3+0x16e>
 800058c:	320c      	adds	r2, #12
 800058e:	dd08      	ble.n	80005a2 <__adddf3+0x16a>
 8000590:	f102 0c14 	add.w	ip, r2, #20
 8000594:	f1c2 020c 	rsb	r2, r2, #12
 8000598:	fa01 f00c 	lsl.w	r0, r1, ip
 800059c:	fa21 f102 	lsr.w	r1, r1, r2
 80005a0:	e00c      	b.n	80005bc <__adddf3+0x184>
 80005a2:	f102 0214 	add.w	r2, r2, #20
 80005a6:	bfd8      	it	le
 80005a8:	f1c2 0c20 	rsble	ip, r2, #32
 80005ac:	fa01 f102 	lsl.w	r1, r1, r2
 80005b0:	fa20 fc0c 	lsr.w	ip, r0, ip
 80005b4:	bfdc      	itt	le
 80005b6:	ea41 010c 	orrle.w	r1, r1, ip
 80005ba:	4090      	lslle	r0, r2
 80005bc:	1ae4      	subs	r4, r4, r3
 80005be:	bfa2      	ittt	ge
 80005c0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80005c4:	4329      	orrge	r1, r5
 80005c6:	bd30      	popge	{r4, r5, pc}
 80005c8:	ea6f 0404 	mvn.w	r4, r4
 80005cc:	3c1f      	subs	r4, #31
 80005ce:	da1c      	bge.n	800060a <__adddf3+0x1d2>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc0e      	bgt.n	80005f2 <__adddf3+0x1ba>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0220 	rsb	r2, r4, #32
 80005dc:	fa20 f004 	lsr.w	r0, r0, r4
 80005e0:	fa01 f302 	lsl.w	r3, r1, r2
 80005e4:	ea40 0003 	orr.w	r0, r0, r3
 80005e8:	fa21 f304 	lsr.w	r3, r1, r4
 80005ec:	ea45 0103 	orr.w	r1, r5, r3
 80005f0:	bd30      	pop	{r4, r5, pc}
 80005f2:	f1c4 040c 	rsb	r4, r4, #12
 80005f6:	f1c4 0220 	rsb	r2, r4, #32
 80005fa:	fa20 f002 	lsr.w	r0, r0, r2
 80005fe:	fa01 f304 	lsl.w	r3, r1, r4
 8000602:	ea40 0003 	orr.w	r0, r0, r3
 8000606:	4629      	mov	r1, r5
 8000608:	bd30      	pop	{r4, r5, pc}
 800060a:	fa21 f004 	lsr.w	r0, r1, r4
 800060e:	4629      	mov	r1, r5
 8000610:	bd30      	pop	{r4, r5, pc}
 8000612:	f094 0f00 	teq	r4, #0
 8000616:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800061a:	bf06      	itte	eq
 800061c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000620:	3401      	addeq	r4, #1
 8000622:	3d01      	subne	r5, #1
 8000624:	e74e      	b.n	80004c4 <__adddf3+0x8c>
 8000626:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800062a:	bf18      	it	ne
 800062c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000630:	d029      	beq.n	8000686 <__adddf3+0x24e>
 8000632:	ea94 0f05 	teq	r4, r5
 8000636:	bf08      	it	eq
 8000638:	ea90 0f02 	teqeq	r0, r2
 800063c:	d005      	beq.n	800064a <__adddf3+0x212>
 800063e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000642:	bf04      	itt	eq
 8000644:	4619      	moveq	r1, r3
 8000646:	4610      	moveq	r0, r2
 8000648:	bd30      	pop	{r4, r5, pc}
 800064a:	ea91 0f03 	teq	r1, r3
 800064e:	bf1e      	ittt	ne
 8000650:	2100      	movne	r1, #0
 8000652:	2000      	movne	r0, #0
 8000654:	bd30      	popne	{r4, r5, pc}
 8000656:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800065a:	d105      	bne.n	8000668 <__adddf3+0x230>
 800065c:	0040      	lsls	r0, r0, #1
 800065e:	4149      	adcs	r1, r1
 8000660:	bf28      	it	cs
 8000662:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000666:	bd30      	pop	{r4, r5, pc}
 8000668:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 800066c:	bf3c      	itt	cc
 800066e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000672:	bd30      	popcc	{r4, r5, pc}
 8000674:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000678:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 800067c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000680:	f04f 0000 	mov.w	r0, #0
 8000684:	bd30      	pop	{r4, r5, pc}
 8000686:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800068a:	bf1a      	itte	ne
 800068c:	4619      	movne	r1, r3
 800068e:	4610      	movne	r0, r2
 8000690:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000694:	bf1c      	itt	ne
 8000696:	460b      	movne	r3, r1
 8000698:	4602      	movne	r2, r0
 800069a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800069e:	bf06      	itte	eq
 80006a0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80006a4:	ea91 0f03 	teqeq	r1, r3
 80006a8:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80006ac:	bd30      	pop	{r4, r5, pc}
 80006ae:	bf00      	nop

080006b0 <__aeabi_ui2d>:
 80006b0:	f090 0f00 	teq	r0, #0
 80006b4:	bf04      	itt	eq
 80006b6:	2100      	moveq	r1, #0
 80006b8:	4770      	bxeq	lr
 80006ba:	b530      	push	{r4, r5, lr}
 80006bc:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80006c0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80006c4:	f04f 0500 	mov.w	r5, #0
 80006c8:	f04f 0100 	mov.w	r1, #0
 80006cc:	e750      	b.n	8000570 <__adddf3+0x138>
 80006ce:	bf00      	nop

080006d0 <__aeabi_i2d>:
 80006d0:	f090 0f00 	teq	r0, #0
 80006d4:	bf04      	itt	eq
 80006d6:	2100      	moveq	r1, #0
 80006d8:	4770      	bxeq	lr
 80006da:	b530      	push	{r4, r5, lr}
 80006dc:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80006e0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80006e4:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80006e8:	bf48      	it	mi
 80006ea:	4240      	negmi	r0, r0
 80006ec:	f04f 0100 	mov.w	r1, #0
 80006f0:	e73e      	b.n	8000570 <__adddf3+0x138>
 80006f2:	bf00      	nop

080006f4 <__aeabi_f2d>:
 80006f4:	0042      	lsls	r2, r0, #1
 80006f6:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80006fa:	ea4f 0131 	mov.w	r1, r1, rrx
 80006fe:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000702:	bf1f      	itttt	ne
 8000704:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000708:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 800070c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000710:	4770      	bxne	lr
 8000712:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000716:	bf08      	it	eq
 8000718:	4770      	bxeq	lr
 800071a:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800071e:	bf04      	itt	eq
 8000720:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000724:	4770      	bxeq	lr
 8000726:	b530      	push	{r4, r5, lr}
 8000728:	f44f 7460 	mov.w	r4, #896	; 0x380
 800072c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	e71c      	b.n	8000570 <__adddf3+0x138>
 8000736:	bf00      	nop

08000738 <__aeabi_ul2d>:
 8000738:	ea50 0201 	orrs.w	r2, r0, r1
 800073c:	bf08      	it	eq
 800073e:	4770      	bxeq	lr
 8000740:	b530      	push	{r4, r5, lr}
 8000742:	f04f 0500 	mov.w	r5, #0
 8000746:	e00a      	b.n	800075e <__aeabi_l2d+0x16>

08000748 <__aeabi_l2d>:
 8000748:	ea50 0201 	orrs.w	r2, r0, r1
 800074c:	bf08      	it	eq
 800074e:	4770      	bxeq	lr
 8000750:	b530      	push	{r4, r5, lr}
 8000752:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000756:	d502      	bpl.n	800075e <__aeabi_l2d+0x16>
 8000758:	4240      	negs	r0, r0
 800075a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800075e:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000762:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000766:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800076a:	f43f aed8 	beq.w	800051e <__adddf3+0xe6>
 800076e:	f04f 0203 	mov.w	r2, #3
 8000772:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000776:	bf18      	it	ne
 8000778:	3203      	addne	r2, #3
 800077a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800077e:	bf18      	it	ne
 8000780:	3203      	addne	r2, #3
 8000782:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000786:	f1c2 0320 	rsb	r3, r2, #32
 800078a:	fa00 fc03 	lsl.w	ip, r0, r3
 800078e:	fa20 f002 	lsr.w	r0, r0, r2
 8000792:	fa01 fe03 	lsl.w	lr, r1, r3
 8000796:	ea40 000e 	orr.w	r0, r0, lr
 800079a:	fa21 f102 	lsr.w	r1, r1, r2
 800079e:	4414      	add	r4, r2
 80007a0:	e6bd      	b.n	800051e <__adddf3+0xe6>
 80007a2:	bf00      	nop

080007a4 <__gedf2>:
 80007a4:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 80007a8:	e006      	b.n	80007b8 <__cmpdf2+0x4>
 80007aa:	bf00      	nop

080007ac <__ledf2>:
 80007ac:	f04f 0c01 	mov.w	ip, #1
 80007b0:	e002      	b.n	80007b8 <__cmpdf2+0x4>
 80007b2:	bf00      	nop

080007b4 <__cmpdf2>:
 80007b4:	f04f 0c01 	mov.w	ip, #1
 80007b8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80007bc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80007c0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80007c4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80007c8:	bf18      	it	ne
 80007ca:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80007ce:	d01b      	beq.n	8000808 <__cmpdf2+0x54>
 80007d0:	b001      	add	sp, #4
 80007d2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80007d6:	bf0c      	ite	eq
 80007d8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80007dc:	ea91 0f03 	teqne	r1, r3
 80007e0:	bf02      	ittt	eq
 80007e2:	ea90 0f02 	teqeq	r0, r2
 80007e6:	2000      	moveq	r0, #0
 80007e8:	4770      	bxeq	lr
 80007ea:	f110 0f00 	cmn.w	r0, #0
 80007ee:	ea91 0f03 	teq	r1, r3
 80007f2:	bf58      	it	pl
 80007f4:	4299      	cmppl	r1, r3
 80007f6:	bf08      	it	eq
 80007f8:	4290      	cmpeq	r0, r2
 80007fa:	bf2c      	ite	cs
 80007fc:	17d8      	asrcs	r0, r3, #31
 80007fe:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000802:	f040 0001 	orr.w	r0, r0, #1
 8000806:	4770      	bx	lr
 8000808:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800080c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000810:	d102      	bne.n	8000818 <__cmpdf2+0x64>
 8000812:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000816:	d107      	bne.n	8000828 <__cmpdf2+0x74>
 8000818:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800081c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000820:	d1d6      	bne.n	80007d0 <__cmpdf2+0x1c>
 8000822:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000826:	d0d3      	beq.n	80007d0 <__cmpdf2+0x1c>
 8000828:	f85d 0b04 	ldr.w	r0, [sp], #4
 800082c:	4770      	bx	lr
 800082e:	bf00      	nop

08000830 <__aeabi_cdrcmple>:
 8000830:	4684      	mov	ip, r0
 8000832:	4610      	mov	r0, r2
 8000834:	4662      	mov	r2, ip
 8000836:	468c      	mov	ip, r1
 8000838:	4619      	mov	r1, r3
 800083a:	4663      	mov	r3, ip
 800083c:	e000      	b.n	8000840 <__aeabi_cdcmpeq>
 800083e:	bf00      	nop

08000840 <__aeabi_cdcmpeq>:
 8000840:	b501      	push	{r0, lr}
 8000842:	f7ff ffb7 	bl	80007b4 <__cmpdf2>
 8000846:	2800      	cmp	r0, #0
 8000848:	bf48      	it	mi
 800084a:	f110 0f00 	cmnmi.w	r0, #0
 800084e:	bd01      	pop	{r0, pc}

08000850 <__aeabi_dcmpeq>:
 8000850:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000854:	f7ff fff4 	bl	8000840 <__aeabi_cdcmpeq>
 8000858:	bf0c      	ite	eq
 800085a:	2001      	moveq	r0, #1
 800085c:	2000      	movne	r0, #0
 800085e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000862:	bf00      	nop

08000864 <__aeabi_dcmplt>:
 8000864:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000868:	f7ff ffea 	bl	8000840 <__aeabi_cdcmpeq>
 800086c:	bf34      	ite	cc
 800086e:	2001      	movcc	r0, #1
 8000870:	2000      	movcs	r0, #0
 8000872:	f85d fb08 	ldr.w	pc, [sp], #8
 8000876:	bf00      	nop

08000878 <__aeabi_dcmple>:
 8000878:	f84d ed08 	str.w	lr, [sp, #-8]!
 800087c:	f7ff ffe0 	bl	8000840 <__aeabi_cdcmpeq>
 8000880:	bf94      	ite	ls
 8000882:	2001      	movls	r0, #1
 8000884:	2000      	movhi	r0, #0
 8000886:	f85d fb08 	ldr.w	pc, [sp], #8
 800088a:	bf00      	nop

0800088c <__aeabi_dcmpge>:
 800088c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000890:	f7ff ffce 	bl	8000830 <__aeabi_cdrcmple>
 8000894:	bf94      	ite	ls
 8000896:	2001      	movls	r0, #1
 8000898:	2000      	movhi	r0, #0
 800089a:	f85d fb08 	ldr.w	pc, [sp], #8
 800089e:	bf00      	nop

080008a0 <__aeabi_dcmpgt>:
 80008a0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80008a4:	f7ff ffc4 	bl	8000830 <__aeabi_cdrcmple>
 80008a8:	bf34      	ite	cc
 80008aa:	2001      	movcc	r0, #1
 80008ac:	2000      	movcs	r0, #0
 80008ae:	f85d fb08 	ldr.w	pc, [sp], #8
 80008b2:	bf00      	nop

080008b4 <__aeabi_d2iz>:
 80008b4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80008b8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80008bc:	d215      	bcs.n	80008ea <__aeabi_d2iz+0x36>
 80008be:	d511      	bpl.n	80008e4 <__aeabi_d2iz+0x30>
 80008c0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80008c4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80008c8:	d912      	bls.n	80008f0 <__aeabi_d2iz+0x3c>
 80008ca:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80008ce:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80008d2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80008d6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80008da:	fa23 f002 	lsr.w	r0, r3, r2
 80008de:	bf18      	it	ne
 80008e0:	4240      	negne	r0, r0
 80008e2:	4770      	bx	lr
 80008e4:	f04f 0000 	mov.w	r0, #0
 80008e8:	4770      	bx	lr
 80008ea:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80008ee:	d105      	bne.n	80008fc <__aeabi_d2iz+0x48>
 80008f0:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 80008f4:	bf08      	it	eq
 80008f6:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 80008fa:	4770      	bx	lr
 80008fc:	f04f 0000 	mov.w	r0, #0
 8000900:	4770      	bx	lr
 8000902:	bf00      	nop

08000904 <__aeabi_d2f>:
 8000904:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000908:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 800090c:	bf24      	itt	cs
 800090e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000912:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000916:	d90d      	bls.n	8000934 <__aeabi_d2f+0x30>
 8000918:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800091c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000920:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000924:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000928:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 800092c:	bf08      	it	eq
 800092e:	f020 0001 	biceq.w	r0, r0, #1
 8000932:	4770      	bx	lr
 8000934:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000938:	d121      	bne.n	800097e <__aeabi_d2f+0x7a>
 800093a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 800093e:	bfbc      	itt	lt
 8000940:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000944:	4770      	bxlt	lr
 8000946:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800094a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 800094e:	f1c2 0218 	rsb	r2, r2, #24
 8000952:	f1c2 0c20 	rsb	ip, r2, #32
 8000956:	fa10 f30c 	lsls.w	r3, r0, ip
 800095a:	fa20 f002 	lsr.w	r0, r0, r2
 800095e:	bf18      	it	ne
 8000960:	f040 0001 	orrne.w	r0, r0, #1
 8000964:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000968:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 800096c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000970:	ea40 000c 	orr.w	r0, r0, ip
 8000974:	fa23 f302 	lsr.w	r3, r3, r2
 8000978:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800097c:	e7cc      	b.n	8000918 <__aeabi_d2f+0x14>
 800097e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000982:	d107      	bne.n	8000994 <__aeabi_d2f+0x90>
 8000984:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000988:	bf1e      	ittt	ne
 800098a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 800098e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000992:	4770      	bxne	lr
 8000994:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000998:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 800099c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80009a0:	4770      	bx	lr
 80009a2:	bf00      	nop

080009a4 <__aeabi_uldivmod>:
 80009a4:	b953      	cbnz	r3, 80009bc <__aeabi_uldivmod+0x18>
 80009a6:	b94a      	cbnz	r2, 80009bc <__aeabi_uldivmod+0x18>
 80009a8:	2900      	cmp	r1, #0
 80009aa:	bf08      	it	eq
 80009ac:	2800      	cmpeq	r0, #0
 80009ae:	bf1c      	itt	ne
 80009b0:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80009b4:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80009b8:	f000 b970 	b.w	8000c9c <__aeabi_idiv0>
 80009bc:	f1ad 0c08 	sub.w	ip, sp, #8
 80009c0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80009c4:	f000 f806 	bl	80009d4 <__udivmoddi4>
 80009c8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80009cc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80009d0:	b004      	add	sp, #16
 80009d2:	4770      	bx	lr

080009d4 <__udivmoddi4>:
 80009d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80009d8:	9e08      	ldr	r6, [sp, #32]
 80009da:	460d      	mov	r5, r1
 80009dc:	4604      	mov	r4, r0
 80009de:	460f      	mov	r7, r1
 80009e0:	2b00      	cmp	r3, #0
 80009e2:	d14a      	bne.n	8000a7a <__udivmoddi4+0xa6>
 80009e4:	428a      	cmp	r2, r1
 80009e6:	4694      	mov	ip, r2
 80009e8:	d965      	bls.n	8000ab6 <__udivmoddi4+0xe2>
 80009ea:	fab2 f382 	clz	r3, r2
 80009ee:	b143      	cbz	r3, 8000a02 <__udivmoddi4+0x2e>
 80009f0:	fa02 fc03 	lsl.w	ip, r2, r3
 80009f4:	f1c3 0220 	rsb	r2, r3, #32
 80009f8:	409f      	lsls	r7, r3
 80009fa:	fa20 f202 	lsr.w	r2, r0, r2
 80009fe:	4317      	orrs	r7, r2
 8000a00:	409c      	lsls	r4, r3
 8000a02:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000a06:	fa1f f58c 	uxth.w	r5, ip
 8000a0a:	fbb7 f1fe 	udiv	r1, r7, lr
 8000a0e:	0c22      	lsrs	r2, r4, #16
 8000a10:	fb0e 7711 	mls	r7, lr, r1, r7
 8000a14:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000a18:	fb01 f005 	mul.w	r0, r1, r5
 8000a1c:	4290      	cmp	r0, r2
 8000a1e:	d90a      	bls.n	8000a36 <__udivmoddi4+0x62>
 8000a20:	eb1c 0202 	adds.w	r2, ip, r2
 8000a24:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000a28:	f080 811c 	bcs.w	8000c64 <__udivmoddi4+0x290>
 8000a2c:	4290      	cmp	r0, r2
 8000a2e:	f240 8119 	bls.w	8000c64 <__udivmoddi4+0x290>
 8000a32:	3902      	subs	r1, #2
 8000a34:	4462      	add	r2, ip
 8000a36:	1a12      	subs	r2, r2, r0
 8000a38:	b2a4      	uxth	r4, r4
 8000a3a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000a3e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000a42:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000a46:	fb00 f505 	mul.w	r5, r0, r5
 8000a4a:	42a5      	cmp	r5, r4
 8000a4c:	d90a      	bls.n	8000a64 <__udivmoddi4+0x90>
 8000a4e:	eb1c 0404 	adds.w	r4, ip, r4
 8000a52:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000a56:	f080 8107 	bcs.w	8000c68 <__udivmoddi4+0x294>
 8000a5a:	42a5      	cmp	r5, r4
 8000a5c:	f240 8104 	bls.w	8000c68 <__udivmoddi4+0x294>
 8000a60:	4464      	add	r4, ip
 8000a62:	3802      	subs	r0, #2
 8000a64:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000a68:	1b64      	subs	r4, r4, r5
 8000a6a:	2100      	movs	r1, #0
 8000a6c:	b11e      	cbz	r6, 8000a76 <__udivmoddi4+0xa2>
 8000a6e:	40dc      	lsrs	r4, r3
 8000a70:	2300      	movs	r3, #0
 8000a72:	e9c6 4300 	strd	r4, r3, [r6]
 8000a76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000a7a:	428b      	cmp	r3, r1
 8000a7c:	d908      	bls.n	8000a90 <__udivmoddi4+0xbc>
 8000a7e:	2e00      	cmp	r6, #0
 8000a80:	f000 80ed 	beq.w	8000c5e <__udivmoddi4+0x28a>
 8000a84:	2100      	movs	r1, #0
 8000a86:	e9c6 0500 	strd	r0, r5, [r6]
 8000a8a:	4608      	mov	r0, r1
 8000a8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000a90:	fab3 f183 	clz	r1, r3
 8000a94:	2900      	cmp	r1, #0
 8000a96:	d149      	bne.n	8000b2c <__udivmoddi4+0x158>
 8000a98:	42ab      	cmp	r3, r5
 8000a9a:	d302      	bcc.n	8000aa2 <__udivmoddi4+0xce>
 8000a9c:	4282      	cmp	r2, r0
 8000a9e:	f200 80f8 	bhi.w	8000c92 <__udivmoddi4+0x2be>
 8000aa2:	1a84      	subs	r4, r0, r2
 8000aa4:	eb65 0203 	sbc.w	r2, r5, r3
 8000aa8:	2001      	movs	r0, #1
 8000aaa:	4617      	mov	r7, r2
 8000aac:	2e00      	cmp	r6, #0
 8000aae:	d0e2      	beq.n	8000a76 <__udivmoddi4+0xa2>
 8000ab0:	e9c6 4700 	strd	r4, r7, [r6]
 8000ab4:	e7df      	b.n	8000a76 <__udivmoddi4+0xa2>
 8000ab6:	b902      	cbnz	r2, 8000aba <__udivmoddi4+0xe6>
 8000ab8:	deff      	udf	#255	; 0xff
 8000aba:	fab2 f382 	clz	r3, r2
 8000abe:	2b00      	cmp	r3, #0
 8000ac0:	f040 8090 	bne.w	8000be4 <__udivmoddi4+0x210>
 8000ac4:	1a8a      	subs	r2, r1, r2
 8000ac6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000aca:	fa1f fe8c 	uxth.w	lr, ip
 8000ace:	2101      	movs	r1, #1
 8000ad0:	fbb2 f5f7 	udiv	r5, r2, r7
 8000ad4:	fb07 2015 	mls	r0, r7, r5, r2
 8000ad8:	0c22      	lsrs	r2, r4, #16
 8000ada:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000ade:	fb0e f005 	mul.w	r0, lr, r5
 8000ae2:	4290      	cmp	r0, r2
 8000ae4:	d908      	bls.n	8000af8 <__udivmoddi4+0x124>
 8000ae6:	eb1c 0202 	adds.w	r2, ip, r2
 8000aea:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000aee:	d202      	bcs.n	8000af6 <__udivmoddi4+0x122>
 8000af0:	4290      	cmp	r0, r2
 8000af2:	f200 80cb 	bhi.w	8000c8c <__udivmoddi4+0x2b8>
 8000af6:	4645      	mov	r5, r8
 8000af8:	1a12      	subs	r2, r2, r0
 8000afa:	b2a4      	uxth	r4, r4
 8000afc:	fbb2 f0f7 	udiv	r0, r2, r7
 8000b00:	fb07 2210 	mls	r2, r7, r0, r2
 8000b04:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000b08:	fb0e fe00 	mul.w	lr, lr, r0
 8000b0c:	45a6      	cmp	lr, r4
 8000b0e:	d908      	bls.n	8000b22 <__udivmoddi4+0x14e>
 8000b10:	eb1c 0404 	adds.w	r4, ip, r4
 8000b14:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000b18:	d202      	bcs.n	8000b20 <__udivmoddi4+0x14c>
 8000b1a:	45a6      	cmp	lr, r4
 8000b1c:	f200 80bb 	bhi.w	8000c96 <__udivmoddi4+0x2c2>
 8000b20:	4610      	mov	r0, r2
 8000b22:	eba4 040e 	sub.w	r4, r4, lr
 8000b26:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000b2a:	e79f      	b.n	8000a6c <__udivmoddi4+0x98>
 8000b2c:	f1c1 0720 	rsb	r7, r1, #32
 8000b30:	408b      	lsls	r3, r1
 8000b32:	fa22 fc07 	lsr.w	ip, r2, r7
 8000b36:	ea4c 0c03 	orr.w	ip, ip, r3
 8000b3a:	fa05 f401 	lsl.w	r4, r5, r1
 8000b3e:	fa20 f307 	lsr.w	r3, r0, r7
 8000b42:	40fd      	lsrs	r5, r7
 8000b44:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000b48:	4323      	orrs	r3, r4
 8000b4a:	fbb5 f8f9 	udiv	r8, r5, r9
 8000b4e:	fa1f fe8c 	uxth.w	lr, ip
 8000b52:	fb09 5518 	mls	r5, r9, r8, r5
 8000b56:	0c1c      	lsrs	r4, r3, #16
 8000b58:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000b5c:	fb08 f50e 	mul.w	r5, r8, lr
 8000b60:	42a5      	cmp	r5, r4
 8000b62:	fa02 f201 	lsl.w	r2, r2, r1
 8000b66:	fa00 f001 	lsl.w	r0, r0, r1
 8000b6a:	d90b      	bls.n	8000b84 <__udivmoddi4+0x1b0>
 8000b6c:	eb1c 0404 	adds.w	r4, ip, r4
 8000b70:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000b74:	f080 8088 	bcs.w	8000c88 <__udivmoddi4+0x2b4>
 8000b78:	42a5      	cmp	r5, r4
 8000b7a:	f240 8085 	bls.w	8000c88 <__udivmoddi4+0x2b4>
 8000b7e:	f1a8 0802 	sub.w	r8, r8, #2
 8000b82:	4464      	add	r4, ip
 8000b84:	1b64      	subs	r4, r4, r5
 8000b86:	b29d      	uxth	r5, r3
 8000b88:	fbb4 f3f9 	udiv	r3, r4, r9
 8000b8c:	fb09 4413 	mls	r4, r9, r3, r4
 8000b90:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000b94:	fb03 fe0e 	mul.w	lr, r3, lr
 8000b98:	45a6      	cmp	lr, r4
 8000b9a:	d908      	bls.n	8000bae <__udivmoddi4+0x1da>
 8000b9c:	eb1c 0404 	adds.w	r4, ip, r4
 8000ba0:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 8000ba4:	d26c      	bcs.n	8000c80 <__udivmoddi4+0x2ac>
 8000ba6:	45a6      	cmp	lr, r4
 8000ba8:	d96a      	bls.n	8000c80 <__udivmoddi4+0x2ac>
 8000baa:	3b02      	subs	r3, #2
 8000bac:	4464      	add	r4, ip
 8000bae:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000bb2:	fba3 9502 	umull	r9, r5, r3, r2
 8000bb6:	eba4 040e 	sub.w	r4, r4, lr
 8000bba:	42ac      	cmp	r4, r5
 8000bbc:	46c8      	mov	r8, r9
 8000bbe:	46ae      	mov	lr, r5
 8000bc0:	d356      	bcc.n	8000c70 <__udivmoddi4+0x29c>
 8000bc2:	d053      	beq.n	8000c6c <__udivmoddi4+0x298>
 8000bc4:	b156      	cbz	r6, 8000bdc <__udivmoddi4+0x208>
 8000bc6:	ebb0 0208 	subs.w	r2, r0, r8
 8000bca:	eb64 040e 	sbc.w	r4, r4, lr
 8000bce:	fa04 f707 	lsl.w	r7, r4, r7
 8000bd2:	40ca      	lsrs	r2, r1
 8000bd4:	40cc      	lsrs	r4, r1
 8000bd6:	4317      	orrs	r7, r2
 8000bd8:	e9c6 7400 	strd	r7, r4, [r6]
 8000bdc:	4618      	mov	r0, r3
 8000bde:	2100      	movs	r1, #0
 8000be0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000be4:	f1c3 0120 	rsb	r1, r3, #32
 8000be8:	fa02 fc03 	lsl.w	ip, r2, r3
 8000bec:	fa20 f201 	lsr.w	r2, r0, r1
 8000bf0:	fa25 f101 	lsr.w	r1, r5, r1
 8000bf4:	409d      	lsls	r5, r3
 8000bf6:	432a      	orrs	r2, r5
 8000bf8:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000bfc:	fa1f fe8c 	uxth.w	lr, ip
 8000c00:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c04:	fb07 1510 	mls	r5, r7, r0, r1
 8000c08:	0c11      	lsrs	r1, r2, #16
 8000c0a:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000c0e:	fb00 f50e 	mul.w	r5, r0, lr
 8000c12:	428d      	cmp	r5, r1
 8000c14:	fa04 f403 	lsl.w	r4, r4, r3
 8000c18:	d908      	bls.n	8000c2c <__udivmoddi4+0x258>
 8000c1a:	eb1c 0101 	adds.w	r1, ip, r1
 8000c1e:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000c22:	d22f      	bcs.n	8000c84 <__udivmoddi4+0x2b0>
 8000c24:	428d      	cmp	r5, r1
 8000c26:	d92d      	bls.n	8000c84 <__udivmoddi4+0x2b0>
 8000c28:	3802      	subs	r0, #2
 8000c2a:	4461      	add	r1, ip
 8000c2c:	1b49      	subs	r1, r1, r5
 8000c2e:	b292      	uxth	r2, r2
 8000c30:	fbb1 f5f7 	udiv	r5, r1, r7
 8000c34:	fb07 1115 	mls	r1, r7, r5, r1
 8000c38:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000c3c:	fb05 f10e 	mul.w	r1, r5, lr
 8000c40:	4291      	cmp	r1, r2
 8000c42:	d908      	bls.n	8000c56 <__udivmoddi4+0x282>
 8000c44:	eb1c 0202 	adds.w	r2, ip, r2
 8000c48:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000c4c:	d216      	bcs.n	8000c7c <__udivmoddi4+0x2a8>
 8000c4e:	4291      	cmp	r1, r2
 8000c50:	d914      	bls.n	8000c7c <__udivmoddi4+0x2a8>
 8000c52:	3d02      	subs	r5, #2
 8000c54:	4462      	add	r2, ip
 8000c56:	1a52      	subs	r2, r2, r1
 8000c58:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000c5c:	e738      	b.n	8000ad0 <__udivmoddi4+0xfc>
 8000c5e:	4631      	mov	r1, r6
 8000c60:	4630      	mov	r0, r6
 8000c62:	e708      	b.n	8000a76 <__udivmoddi4+0xa2>
 8000c64:	4639      	mov	r1, r7
 8000c66:	e6e6      	b.n	8000a36 <__udivmoddi4+0x62>
 8000c68:	4610      	mov	r0, r2
 8000c6a:	e6fb      	b.n	8000a64 <__udivmoddi4+0x90>
 8000c6c:	4548      	cmp	r0, r9
 8000c6e:	d2a9      	bcs.n	8000bc4 <__udivmoddi4+0x1f0>
 8000c70:	ebb9 0802 	subs.w	r8, r9, r2
 8000c74:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000c78:	3b01      	subs	r3, #1
 8000c7a:	e7a3      	b.n	8000bc4 <__udivmoddi4+0x1f0>
 8000c7c:	4645      	mov	r5, r8
 8000c7e:	e7ea      	b.n	8000c56 <__udivmoddi4+0x282>
 8000c80:	462b      	mov	r3, r5
 8000c82:	e794      	b.n	8000bae <__udivmoddi4+0x1da>
 8000c84:	4640      	mov	r0, r8
 8000c86:	e7d1      	b.n	8000c2c <__udivmoddi4+0x258>
 8000c88:	46d0      	mov	r8, sl
 8000c8a:	e77b      	b.n	8000b84 <__udivmoddi4+0x1b0>
 8000c8c:	3d02      	subs	r5, #2
 8000c8e:	4462      	add	r2, ip
 8000c90:	e732      	b.n	8000af8 <__udivmoddi4+0x124>
 8000c92:	4608      	mov	r0, r1
 8000c94:	e70a      	b.n	8000aac <__udivmoddi4+0xd8>
 8000c96:	4464      	add	r4, ip
 8000c98:	3802      	subs	r0, #2
 8000c9a:	e742      	b.n	8000b22 <__udivmoddi4+0x14e>

08000c9c <__aeabi_idiv0>:
 8000c9c:	4770      	bx	lr
 8000c9e:	bf00      	nop

08000ca0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ca4:	f001 fb82 	bl	80023ac <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ca8:	f000 f81a 	bl	8000ce0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000cac:	f000 f882 	bl	8000db4 <MX_GPIO_Init>
  USART2_Init();
 8000cb0:	f001 f930 	bl	8001f14 <USART2_Init>
  UART_Interrupt_Init();
 8000cb4:	f001 f9a8 	bl	8002008 <UART_Interrupt_Init>
  PID_Odom_Interrupt_Init();
 8000cb8:	f000 fb26 	bl	8001308 <PID_Odom_Interrupt_Init>
  Motors_Init();
 8000cbc:	f000 f97a 	bl	8000fb4 <Motors_Init>
  Encoders_Init();
 8000cc0:	f000 fd0c 	bl	80016dc <Encoders_Init>

  Reset_Encoders(&init_odom);
 8000cc4:	4804      	ldr	r0, [pc, #16]	; (8000cd8 <main+0x38>)
 8000cc6:	f000 ff61 	bl	8001b8c <Reset_Encoders>

  Set_Motor_Speed(0, 0);
 8000cca:	eddf 0a04 	vldr	s1, [pc, #16]	; 8000cdc <main+0x3c>
 8000cce:	ed9f 0a03 	vldr	s0, [pc, #12]	; 8000cdc <main+0x3c>
 8000cd2:	f000 fbd9 	bl	8001488 <Set_Motor_Speed>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000cd6:	e7fe      	b.n	8000cd6 <main+0x36>
 8000cd8:	20000000 	.word	0x20000000
 8000cdc:	00000000 	.word	0x00000000

08000ce0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	b094      	sub	sp, #80	; 0x50
 8000ce4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ce6:	f107 0320 	add.w	r3, r7, #32
 8000cea:	2230      	movs	r2, #48	; 0x30
 8000cec:	2100      	movs	r1, #0
 8000cee:	4618      	mov	r0, r3
 8000cf0:	f002 fa9c 	bl	800322c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000cf4:	f107 030c 	add.w	r3, r7, #12
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	601a      	str	r2, [r3, #0]
 8000cfc:	605a      	str	r2, [r3, #4]
 8000cfe:	609a      	str	r2, [r3, #8]
 8000d00:	60da      	str	r2, [r3, #12]
 8000d02:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d04:	2300      	movs	r3, #0
 8000d06:	60bb      	str	r3, [r7, #8]
 8000d08:	4b28      	ldr	r3, [pc, #160]	; (8000dac <SystemClock_Config+0xcc>)
 8000d0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d0c:	4a27      	ldr	r2, [pc, #156]	; (8000dac <SystemClock_Config+0xcc>)
 8000d0e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d12:	6413      	str	r3, [r2, #64]	; 0x40
 8000d14:	4b25      	ldr	r3, [pc, #148]	; (8000dac <SystemClock_Config+0xcc>)
 8000d16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d18:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d1c:	60bb      	str	r3, [r7, #8]
 8000d1e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000d20:	2300      	movs	r3, #0
 8000d22:	607b      	str	r3, [r7, #4]
 8000d24:	4b22      	ldr	r3, [pc, #136]	; (8000db0 <SystemClock_Config+0xd0>)
 8000d26:	681b      	ldr	r3, [r3, #0]
 8000d28:	4a21      	ldr	r2, [pc, #132]	; (8000db0 <SystemClock_Config+0xd0>)
 8000d2a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000d2e:	6013      	str	r3, [r2, #0]
 8000d30:	4b1f      	ldr	r3, [pc, #124]	; (8000db0 <SystemClock_Config+0xd0>)
 8000d32:	681b      	ldr	r3, [r3, #0]
 8000d34:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000d38:	607b      	str	r3, [r7, #4]
 8000d3a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000d3c:	2302      	movs	r3, #2
 8000d3e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000d40:	2301      	movs	r3, #1
 8000d42:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000d44:	2310      	movs	r3, #16
 8000d46:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000d48:	2302      	movs	r3, #2
 8000d4a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000d4c:	2300      	movs	r3, #0
 8000d4e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000d50:	2310      	movs	r3, #16
 8000d52:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000d54:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000d58:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000d5a:	2304      	movs	r3, #4
 8000d5c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000d5e:	2304      	movs	r3, #4
 8000d60:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d62:	f107 0320 	add.w	r3, r7, #32
 8000d66:	4618      	mov	r0, r3
 8000d68:	f001 fdfc 	bl	8002964 <HAL_RCC_OscConfig>
 8000d6c:	4603      	mov	r3, r0
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	d001      	beq.n	8000d76 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000d72:	f000 f879 	bl	8000e68 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d76:	230f      	movs	r3, #15
 8000d78:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000d7a:	2302      	movs	r3, #2
 8000d7c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000d7e:	2300      	movs	r3, #0
 8000d80:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000d82:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000d86:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000d88:	2300      	movs	r3, #0
 8000d8a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000d8c:	f107 030c 	add.w	r3, r7, #12
 8000d90:	2102      	movs	r1, #2
 8000d92:	4618      	mov	r0, r3
 8000d94:	f002 f85e 	bl	8002e54 <HAL_RCC_ClockConfig>
 8000d98:	4603      	mov	r3, r0
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d001      	beq.n	8000da2 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000d9e:	f000 f863 	bl	8000e68 <Error_Handler>
  }
}
 8000da2:	bf00      	nop
 8000da4:	3750      	adds	r7, #80	; 0x50
 8000da6:	46bd      	mov	sp, r7
 8000da8:	bd80      	pop	{r7, pc}
 8000daa:	bf00      	nop
 8000dac:	40023800 	.word	0x40023800
 8000db0:	40007000 	.word	0x40007000

08000db4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000db4:	b580      	push	{r7, lr}
 8000db6:	b08a      	sub	sp, #40	; 0x28
 8000db8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dba:	f107 0314 	add.w	r3, r7, #20
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	601a      	str	r2, [r3, #0]
 8000dc2:	605a      	str	r2, [r3, #4]
 8000dc4:	609a      	str	r2, [r3, #8]
 8000dc6:	60da      	str	r2, [r3, #12]
 8000dc8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000dca:	2300      	movs	r3, #0
 8000dcc:	613b      	str	r3, [r7, #16]
 8000dce:	4b24      	ldr	r3, [pc, #144]	; (8000e60 <MX_GPIO_Init+0xac>)
 8000dd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dd2:	4a23      	ldr	r2, [pc, #140]	; (8000e60 <MX_GPIO_Init+0xac>)
 8000dd4:	f043 0304 	orr.w	r3, r3, #4
 8000dd8:	6313      	str	r3, [r2, #48]	; 0x30
 8000dda:	4b21      	ldr	r3, [pc, #132]	; (8000e60 <MX_GPIO_Init+0xac>)
 8000ddc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dde:	f003 0304 	and.w	r3, r3, #4
 8000de2:	613b      	str	r3, [r7, #16]
 8000de4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000de6:	2300      	movs	r3, #0
 8000de8:	60fb      	str	r3, [r7, #12]
 8000dea:	4b1d      	ldr	r3, [pc, #116]	; (8000e60 <MX_GPIO_Init+0xac>)
 8000dec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dee:	4a1c      	ldr	r2, [pc, #112]	; (8000e60 <MX_GPIO_Init+0xac>)
 8000df0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000df4:	6313      	str	r3, [r2, #48]	; 0x30
 8000df6:	4b1a      	ldr	r3, [pc, #104]	; (8000e60 <MX_GPIO_Init+0xac>)
 8000df8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dfa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000dfe:	60fb      	str	r3, [r7, #12]
 8000e00:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e02:	2300      	movs	r3, #0
 8000e04:	60bb      	str	r3, [r7, #8]
 8000e06:	4b16      	ldr	r3, [pc, #88]	; (8000e60 <MX_GPIO_Init+0xac>)
 8000e08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e0a:	4a15      	ldr	r2, [pc, #84]	; (8000e60 <MX_GPIO_Init+0xac>)
 8000e0c:	f043 0301 	orr.w	r3, r3, #1
 8000e10:	6313      	str	r3, [r2, #48]	; 0x30
 8000e12:	4b13      	ldr	r3, [pc, #76]	; (8000e60 <MX_GPIO_Init+0xac>)
 8000e14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e16:	f003 0301 	and.w	r3, r3, #1
 8000e1a:	60bb      	str	r3, [r7, #8]
 8000e1c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e1e:	2300      	movs	r3, #0
 8000e20:	607b      	str	r3, [r7, #4]
 8000e22:	4b0f      	ldr	r3, [pc, #60]	; (8000e60 <MX_GPIO_Init+0xac>)
 8000e24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e26:	4a0e      	ldr	r2, [pc, #56]	; (8000e60 <MX_GPIO_Init+0xac>)
 8000e28:	f043 0302 	orr.w	r3, r3, #2
 8000e2c:	6313      	str	r3, [r2, #48]	; 0x30
 8000e2e:	4b0c      	ldr	r3, [pc, #48]	; (8000e60 <MX_GPIO_Init+0xac>)
 8000e30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e32:	f003 0302 	and.w	r3, r3, #2
 8000e36:	607b      	str	r3, [r7, #4]
 8000e38:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  //HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000e3a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000e3e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000e40:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000e44:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e46:	2300      	movs	r3, #0
 8000e48:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000e4a:	f107 0314 	add.w	r3, r7, #20
 8000e4e:	4619      	mov	r1, r3
 8000e50:	4804      	ldr	r0, [pc, #16]	; (8000e64 <MX_GPIO_Init+0xb0>)
 8000e52:	f001 fc03 	bl	800265c <HAL_GPIO_Init>
//  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
//  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000e56:	bf00      	nop
 8000e58:	3728      	adds	r7, #40	; 0x28
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	bd80      	pop	{r7, pc}
 8000e5e:	bf00      	nop
 8000e60:	40023800 	.word	0x40023800
 8000e64:	40020800 	.word	0x40020800

08000e68 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e68:	b480      	push	{r7}
 8000e6a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e6c:	b672      	cpsid	i
}
 8000e6e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e70:	e7fe      	b.n	8000e70 <Error_Handler+0x8>
	...

08000e74 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e74:	b480      	push	{r7}
 8000e76:	b085      	sub	sp, #20
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	f003 0307 	and.w	r3, r3, #7
 8000e82:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e84:	4b0c      	ldr	r3, [pc, #48]	; (8000eb8 <__NVIC_SetPriorityGrouping+0x44>)
 8000e86:	68db      	ldr	r3, [r3, #12]
 8000e88:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e8a:	68ba      	ldr	r2, [r7, #8]
 8000e8c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000e90:	4013      	ands	r3, r2
 8000e92:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000e94:	68fb      	ldr	r3, [r7, #12]
 8000e96:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e98:	68bb      	ldr	r3, [r7, #8]
 8000e9a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000e9c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000ea0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ea4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000ea6:	4a04      	ldr	r2, [pc, #16]	; (8000eb8 <__NVIC_SetPriorityGrouping+0x44>)
 8000ea8:	68bb      	ldr	r3, [r7, #8]
 8000eaa:	60d3      	str	r3, [r2, #12]
}
 8000eac:	bf00      	nop
 8000eae:	3714      	adds	r7, #20
 8000eb0:	46bd      	mov	sp, r7
 8000eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb6:	4770      	bx	lr
 8000eb8:	e000ed00 	.word	0xe000ed00

08000ebc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ebc:	b480      	push	{r7}
 8000ebe:	b083      	sub	sp, #12
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	4603      	mov	r3, r0
 8000ec4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ec6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	db0b      	blt.n	8000ee6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000ece:	79fb      	ldrb	r3, [r7, #7]
 8000ed0:	f003 021f 	and.w	r2, r3, #31
 8000ed4:	4907      	ldr	r1, [pc, #28]	; (8000ef4 <__NVIC_EnableIRQ+0x38>)
 8000ed6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000eda:	095b      	lsrs	r3, r3, #5
 8000edc:	2001      	movs	r0, #1
 8000ede:	fa00 f202 	lsl.w	r2, r0, r2
 8000ee2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000ee6:	bf00      	nop
 8000ee8:	370c      	adds	r7, #12
 8000eea:	46bd      	mov	sp, r7
 8000eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef0:	4770      	bx	lr
 8000ef2:	bf00      	nop
 8000ef4:	e000e100 	.word	0xe000e100

08000ef8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ef8:	b480      	push	{r7}
 8000efa:	b083      	sub	sp, #12
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	4603      	mov	r3, r0
 8000f00:	6039      	str	r1, [r7, #0]
 8000f02:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f04:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f08:	2b00      	cmp	r3, #0
 8000f0a:	db0a      	blt.n	8000f22 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f0c:	683b      	ldr	r3, [r7, #0]
 8000f0e:	b2da      	uxtb	r2, r3
 8000f10:	490c      	ldr	r1, [pc, #48]	; (8000f44 <__NVIC_SetPriority+0x4c>)
 8000f12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f16:	0112      	lsls	r2, r2, #4
 8000f18:	b2d2      	uxtb	r2, r2
 8000f1a:	440b      	add	r3, r1
 8000f1c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f20:	e00a      	b.n	8000f38 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f22:	683b      	ldr	r3, [r7, #0]
 8000f24:	b2da      	uxtb	r2, r3
 8000f26:	4908      	ldr	r1, [pc, #32]	; (8000f48 <__NVIC_SetPriority+0x50>)
 8000f28:	79fb      	ldrb	r3, [r7, #7]
 8000f2a:	f003 030f 	and.w	r3, r3, #15
 8000f2e:	3b04      	subs	r3, #4
 8000f30:	0112      	lsls	r2, r2, #4
 8000f32:	b2d2      	uxtb	r2, r2
 8000f34:	440b      	add	r3, r1
 8000f36:	761a      	strb	r2, [r3, #24]
}
 8000f38:	bf00      	nop
 8000f3a:	370c      	adds	r7, #12
 8000f3c:	46bd      	mov	sp, r7
 8000f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f42:	4770      	bx	lr
 8000f44:	e000e100 	.word	0xe000e100
 8000f48:	e000ed00 	.word	0xe000ed00

08000f4c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f4c:	b480      	push	{r7}
 8000f4e:	b089      	sub	sp, #36	; 0x24
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	60f8      	str	r0, [r7, #12]
 8000f54:	60b9      	str	r1, [r7, #8]
 8000f56:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f58:	68fb      	ldr	r3, [r7, #12]
 8000f5a:	f003 0307 	and.w	r3, r3, #7
 8000f5e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f60:	69fb      	ldr	r3, [r7, #28]
 8000f62:	f1c3 0307 	rsb	r3, r3, #7
 8000f66:	2b04      	cmp	r3, #4
 8000f68:	bf28      	it	cs
 8000f6a:	2304      	movcs	r3, #4
 8000f6c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f6e:	69fb      	ldr	r3, [r7, #28]
 8000f70:	3304      	adds	r3, #4
 8000f72:	2b06      	cmp	r3, #6
 8000f74:	d902      	bls.n	8000f7c <NVIC_EncodePriority+0x30>
 8000f76:	69fb      	ldr	r3, [r7, #28]
 8000f78:	3b03      	subs	r3, #3
 8000f7a:	e000      	b.n	8000f7e <NVIC_EncodePriority+0x32>
 8000f7c:	2300      	movs	r3, #0
 8000f7e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f80:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000f84:	69bb      	ldr	r3, [r7, #24]
 8000f86:	fa02 f303 	lsl.w	r3, r2, r3
 8000f8a:	43da      	mvns	r2, r3
 8000f8c:	68bb      	ldr	r3, [r7, #8]
 8000f8e:	401a      	ands	r2, r3
 8000f90:	697b      	ldr	r3, [r7, #20]
 8000f92:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000f94:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000f98:	697b      	ldr	r3, [r7, #20]
 8000f9a:	fa01 f303 	lsl.w	r3, r1, r3
 8000f9e:	43d9      	mvns	r1, r3
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fa4:	4313      	orrs	r3, r2
         );
}
 8000fa6:	4618      	mov	r0, r3
 8000fa8:	3724      	adds	r7, #36	; 0x24
 8000faa:	46bd      	mov	sp, r7
 8000fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb0:	4770      	bx	lr
	...

08000fb4 <Motors_Init>:
};

// TIM2 CH1 and CH2 configuration as PWM output
// Driver direction pins configuration
void Motors_Init()
{
 8000fb4:	b480      	push	{r7}
 8000fb6:	af00      	add	r7, sp, #0
	left_motor.Compute_PID = Compute_PID;
 8000fb8:	4ba8      	ldr	r3, [pc, #672]	; (800125c <Motors_Init+0x2a8>)
 8000fba:	4aa9      	ldr	r2, [pc, #676]	; (8001260 <Motors_Init+0x2ac>)
 8000fbc:	625a      	str	r2, [r3, #36]	; 0x24
	right_motor.Compute_PID = Compute_PID;
 8000fbe:	4ba9      	ldr	r3, [pc, #676]	; (8001264 <Motors_Init+0x2b0>)
 8000fc0:	4aa7      	ldr	r2, [pc, #668]	; (8001260 <Motors_Init+0x2ac>)
 8000fc2:	625a      	str	r2, [r3, #36]	; 0x24

	// Enabe GPIOA (PWM port), GPIOB and GPIOC clock source
	RCC->AHB1ENR |= ( RCC_AHB1ENR_GPIOAEN );
 8000fc4:	4ba8      	ldr	r3, [pc, #672]	; (8001268 <Motors_Init+0x2b4>)
 8000fc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fc8:	4aa7      	ldr	r2, [pc, #668]	; (8001268 <Motors_Init+0x2b4>)
 8000fca:	f043 0301 	orr.w	r3, r3, #1
 8000fce:	6313      	str	r3, [r2, #48]	; 0x30
	RCC->AHB1ENR |= ( RCC_AHB1ENR_GPIOBEN );
 8000fd0:	4ba5      	ldr	r3, [pc, #660]	; (8001268 <Motors_Init+0x2b4>)
 8000fd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fd4:	4aa4      	ldr	r2, [pc, #656]	; (8001268 <Motors_Init+0x2b4>)
 8000fd6:	f043 0302 	orr.w	r3, r3, #2
 8000fda:	6313      	str	r3, [r2, #48]	; 0x30
	RCC->AHB1ENR |= ( RCC_AHB1ENR_GPIOCEN );
 8000fdc:	4ba2      	ldr	r3, [pc, #648]	; (8001268 <Motors_Init+0x2b4>)
 8000fde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fe0:	4aa1      	ldr	r2, [pc, #644]	; (8001268 <Motors_Init+0x2b4>)
 8000fe2:	f043 0304 	orr.w	r3, r3, #4
 8000fe6:	6313      	str	r3, [r2, #48]	; 0x30

	// Enable TIM2 (PWM source) clock source - 84Mhz
	RCC->APB1ENR |= ( RCC_APB1ENR_TIM2EN );
 8000fe8:	4b9f      	ldr	r3, [pc, #636]	; (8001268 <Motors_Init+0x2b4>)
 8000fea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fec:	4a9e      	ldr	r2, [pc, #632]	; (8001268 <Motors_Init+0x2b4>)
 8000fee:	f043 0301 	orr.w	r3, r3, #1
 8000ff2:	6413      	str	r3, [r2, #64]	; 0x40

	// Set PWM source channel pins PA0 (CH1) and PA1 (CH2)
	// to alternate function mode AF1
	PWMA.port->MODER &= ~(0b11 << 2*PWMA.pin);
 8000ff4:	4b9d      	ldr	r3, [pc, #628]	; (800126c <Motors_Init+0x2b8>)
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	681a      	ldr	r2, [r3, #0]
 8000ffa:	4b9c      	ldr	r3, [pc, #624]	; (800126c <Motors_Init+0x2b8>)
 8000ffc:	791b      	ldrb	r3, [r3, #4]
 8000ffe:	005b      	lsls	r3, r3, #1
 8001000:	2103      	movs	r1, #3
 8001002:	fa01 f303 	lsl.w	r3, r1, r3
 8001006:	43db      	mvns	r3, r3
 8001008:	4619      	mov	r1, r3
 800100a:	4b98      	ldr	r3, [pc, #608]	; (800126c <Motors_Init+0x2b8>)
 800100c:	681b      	ldr	r3, [r3, #0]
 800100e:	400a      	ands	r2, r1
 8001010:	601a      	str	r2, [r3, #0]
	PWMA.port->MODER |=  (0b10 << 2*PWMA.pin);
 8001012:	4b96      	ldr	r3, [pc, #600]	; (800126c <Motors_Init+0x2b8>)
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	681a      	ldr	r2, [r3, #0]
 8001018:	4b94      	ldr	r3, [pc, #592]	; (800126c <Motors_Init+0x2b8>)
 800101a:	791b      	ldrb	r3, [r3, #4]
 800101c:	005b      	lsls	r3, r3, #1
 800101e:	2102      	movs	r1, #2
 8001020:	fa01 f303 	lsl.w	r3, r1, r3
 8001024:	4619      	mov	r1, r3
 8001026:	4b91      	ldr	r3, [pc, #580]	; (800126c <Motors_Init+0x2b8>)
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	430a      	orrs	r2, r1
 800102c:	601a      	str	r2, [r3, #0]
	PWMB.port->MODER &= ~(0b11 << 2*PWMB.pin);
 800102e:	4b90      	ldr	r3, [pc, #576]	; (8001270 <Motors_Init+0x2bc>)
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	681a      	ldr	r2, [r3, #0]
 8001034:	4b8e      	ldr	r3, [pc, #568]	; (8001270 <Motors_Init+0x2bc>)
 8001036:	791b      	ldrb	r3, [r3, #4]
 8001038:	005b      	lsls	r3, r3, #1
 800103a:	2103      	movs	r1, #3
 800103c:	fa01 f303 	lsl.w	r3, r1, r3
 8001040:	43db      	mvns	r3, r3
 8001042:	4619      	mov	r1, r3
 8001044:	4b8a      	ldr	r3, [pc, #552]	; (8001270 <Motors_Init+0x2bc>)
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	400a      	ands	r2, r1
 800104a:	601a      	str	r2, [r3, #0]
	PWMB.port->MODER |=  (0b10 << 2*PWMB.pin);
 800104c:	4b88      	ldr	r3, [pc, #544]	; (8001270 <Motors_Init+0x2bc>)
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	681a      	ldr	r2, [r3, #0]
 8001052:	4b87      	ldr	r3, [pc, #540]	; (8001270 <Motors_Init+0x2bc>)
 8001054:	791b      	ldrb	r3, [r3, #4]
 8001056:	005b      	lsls	r3, r3, #1
 8001058:	2102      	movs	r1, #2
 800105a:	fa01 f303 	lsl.w	r3, r1, r3
 800105e:	4619      	mov	r1, r3
 8001060:	4b83      	ldr	r3, [pc, #524]	; (8001270 <Motors_Init+0x2bc>)
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	430a      	orrs	r2, r1
 8001066:	601a      	str	r2, [r3, #0]

	PWMA.port->AFR[0] &= ~(0b1111 << 4*PWMA.pin);
 8001068:	4b80      	ldr	r3, [pc, #512]	; (800126c <Motors_Init+0x2b8>)
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	6a1a      	ldr	r2, [r3, #32]
 800106e:	4b7f      	ldr	r3, [pc, #508]	; (800126c <Motors_Init+0x2b8>)
 8001070:	791b      	ldrb	r3, [r3, #4]
 8001072:	009b      	lsls	r3, r3, #2
 8001074:	210f      	movs	r1, #15
 8001076:	fa01 f303 	lsl.w	r3, r1, r3
 800107a:	43db      	mvns	r3, r3
 800107c:	4619      	mov	r1, r3
 800107e:	4b7b      	ldr	r3, [pc, #492]	; (800126c <Motors_Init+0x2b8>)
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	400a      	ands	r2, r1
 8001084:	621a      	str	r2, [r3, #32]
	PWMA.port->AFR[0] |=  (0b0001 << 4*PWMA.pin);
 8001086:	4b79      	ldr	r3, [pc, #484]	; (800126c <Motors_Init+0x2b8>)
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	6a1a      	ldr	r2, [r3, #32]
 800108c:	4b77      	ldr	r3, [pc, #476]	; (800126c <Motors_Init+0x2b8>)
 800108e:	791b      	ldrb	r3, [r3, #4]
 8001090:	009b      	lsls	r3, r3, #2
 8001092:	2101      	movs	r1, #1
 8001094:	fa01 f303 	lsl.w	r3, r1, r3
 8001098:	4619      	mov	r1, r3
 800109a:	4b74      	ldr	r3, [pc, #464]	; (800126c <Motors_Init+0x2b8>)
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	430a      	orrs	r2, r1
 80010a0:	621a      	str	r2, [r3, #32]
	PWMB.port->AFR[0] &= ~(0b1111 << 4*PWMB.pin);
 80010a2:	4b73      	ldr	r3, [pc, #460]	; (8001270 <Motors_Init+0x2bc>)
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	6a1a      	ldr	r2, [r3, #32]
 80010a8:	4b71      	ldr	r3, [pc, #452]	; (8001270 <Motors_Init+0x2bc>)
 80010aa:	791b      	ldrb	r3, [r3, #4]
 80010ac:	009b      	lsls	r3, r3, #2
 80010ae:	210f      	movs	r1, #15
 80010b0:	fa01 f303 	lsl.w	r3, r1, r3
 80010b4:	43db      	mvns	r3, r3
 80010b6:	4619      	mov	r1, r3
 80010b8:	4b6d      	ldr	r3, [pc, #436]	; (8001270 <Motors_Init+0x2bc>)
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	400a      	ands	r2, r1
 80010be:	621a      	str	r2, [r3, #32]
	PWMB.port->AFR[0] |=  (0b0001 << 4*PWMB.pin);
 80010c0:	4b6b      	ldr	r3, [pc, #428]	; (8001270 <Motors_Init+0x2bc>)
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	6a1a      	ldr	r2, [r3, #32]
 80010c6:	4b6a      	ldr	r3, [pc, #424]	; (8001270 <Motors_Init+0x2bc>)
 80010c8:	791b      	ldrb	r3, [r3, #4]
 80010ca:	009b      	lsls	r3, r3, #2
 80010cc:	2101      	movs	r1, #1
 80010ce:	fa01 f303 	lsl.w	r3, r1, r3
 80010d2:	4619      	mov	r1, r3
 80010d4:	4b66      	ldr	r3, [pc, #408]	; (8001270 <Motors_Init+0x2bc>)
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	430a      	orrs	r2, r1
 80010da:	621a      	str	r2, [r3, #32]

	// Autoreload value determines the frequency of
	// the PWM signal - 84MHz -> 20kHz
	TIM2->PSC = 1 - 1;
 80010dc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80010e0:	2200      	movs	r2, #0
 80010e2:	629a      	str	r2, [r3, #40]	; 0x28
	TIM2->ARR = PWM_ARR;
 80010e4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80010e8:	f241 0267 	movw	r2, #4199	; 0x1067
 80010ec:	62da      	str	r2, [r3, #44]	; 0x2c

	// PWM mode 1 - channel is active as long as
	// TIM2->CNT < TIM2->CCR1 - during the timer period
	TIM2->CCMR1 &= ~(0b111 << TIM_CCMR1_OC1M_Pos | 0b111 << TIM_CCMR1_OC2M_Pos);
 80010ee:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80010f2:	699b      	ldr	r3, [r3, #24]
 80010f4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80010f8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80010fc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001100:	6193      	str	r3, [r2, #24]
	TIM2->CCMR1 |=  (0b110 << TIM_CCMR1_OC1M_Pos | 0b110 << TIM_CCMR1_OC2M_Pos);
 8001102:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001106:	699b      	ldr	r3, [r3, #24]
 8001108:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800110c:	f443 43c0 	orr.w	r3, r3, #24576	; 0x6000
 8001110:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001114:	6193      	str	r3, [r2, #24]

	// Enable preload for TIM2
	TIM2->CCMR1 |= (0b1 << TIM_CCMR1_OC1PE_Pos | 0b1 << TIM_CCMR1_OC2PE_Pos);
 8001116:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800111a:	699b      	ldr	r3, [r3, #24]
 800111c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001120:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001124:	f043 0308 	orr.w	r3, r3, #8
 8001128:	6193      	str	r3, [r2, #24]

	// Enable autoreload for TIM2
	TIM2->CR1 |= (0b1 << TIM_CR1_ARPE_Pos);
 800112a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001134:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001138:	6013      	str	r3, [r2, #0]

	// Enable automatic update of registers
	TIM2->EGR |= (0b1 << TIM_EGR_UG_Pos);
 800113a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800113e:	695b      	ldr	r3, [r3, #20]
 8001140:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001144:	f043 0301 	orr.w	r3, r3, #1
 8001148:	6153      	str	r3, [r2, #20]

	// Enable capture/compare as output
	// (PWM output to driver) for CH1 and CH2
	// Default falling edge mode
	TIM2->CCER |= (0b1 << TIM_CCER_CC1E_Pos | 0b1 << TIM_CCER_CC2E_Pos);
 800114a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800114e:	6a1b      	ldr	r3, [r3, #32]
 8001150:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001154:	f043 0311 	orr.w	r3, r3, #17
 8001158:	6213      	str	r3, [r2, #32]

	// Enable PWM generation in default edge aligned mode
	TIM2->CR1 |= (0b1 << TIM_CR1_CEN_Pos);
 800115a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001164:	f043 0301 	orr.w	r3, r3, #1
 8001168:	6013      	str	r3, [r2, #0]



	// Configure pins for driver direction as
	// general purpose output pins
	BI2.port->MODER &= ~(0b11 << 2*BI2.pin);
 800116a:	4b42      	ldr	r3, [pc, #264]	; (8001274 <Motors_Init+0x2c0>)
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	681a      	ldr	r2, [r3, #0]
 8001170:	4b40      	ldr	r3, [pc, #256]	; (8001274 <Motors_Init+0x2c0>)
 8001172:	791b      	ldrb	r3, [r3, #4]
 8001174:	005b      	lsls	r3, r3, #1
 8001176:	2103      	movs	r1, #3
 8001178:	fa01 f303 	lsl.w	r3, r1, r3
 800117c:	43db      	mvns	r3, r3
 800117e:	4619      	mov	r1, r3
 8001180:	4b3c      	ldr	r3, [pc, #240]	; (8001274 <Motors_Init+0x2c0>)
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	400a      	ands	r2, r1
 8001186:	601a      	str	r2, [r3, #0]
	BI2.port->MODER |=  (0b01 << 2*BI2.pin);
 8001188:	4b3a      	ldr	r3, [pc, #232]	; (8001274 <Motors_Init+0x2c0>)
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	681a      	ldr	r2, [r3, #0]
 800118e:	4b39      	ldr	r3, [pc, #228]	; (8001274 <Motors_Init+0x2c0>)
 8001190:	791b      	ldrb	r3, [r3, #4]
 8001192:	005b      	lsls	r3, r3, #1
 8001194:	2101      	movs	r1, #1
 8001196:	fa01 f303 	lsl.w	r3, r1, r3
 800119a:	4619      	mov	r1, r3
 800119c:	4b35      	ldr	r3, [pc, #212]	; (8001274 <Motors_Init+0x2c0>)
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	430a      	orrs	r2, r1
 80011a2:	601a      	str	r2, [r3, #0]

	BI1.port->MODER &= ~(0b11 << 2*BI1.pin);
 80011a4:	4b34      	ldr	r3, [pc, #208]	; (8001278 <Motors_Init+0x2c4>)
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	681a      	ldr	r2, [r3, #0]
 80011aa:	4b33      	ldr	r3, [pc, #204]	; (8001278 <Motors_Init+0x2c4>)
 80011ac:	791b      	ldrb	r3, [r3, #4]
 80011ae:	005b      	lsls	r3, r3, #1
 80011b0:	2103      	movs	r1, #3
 80011b2:	fa01 f303 	lsl.w	r3, r1, r3
 80011b6:	43db      	mvns	r3, r3
 80011b8:	4619      	mov	r1, r3
 80011ba:	4b2f      	ldr	r3, [pc, #188]	; (8001278 <Motors_Init+0x2c4>)
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	400a      	ands	r2, r1
 80011c0:	601a      	str	r2, [r3, #0]
	BI1.port->MODER |=  (0b01 << 2*BI1.pin);
 80011c2:	4b2d      	ldr	r3, [pc, #180]	; (8001278 <Motors_Init+0x2c4>)
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	681a      	ldr	r2, [r3, #0]
 80011c8:	4b2b      	ldr	r3, [pc, #172]	; (8001278 <Motors_Init+0x2c4>)
 80011ca:	791b      	ldrb	r3, [r3, #4]
 80011cc:	005b      	lsls	r3, r3, #1
 80011ce:	2101      	movs	r1, #1
 80011d0:	fa01 f303 	lsl.w	r3, r1, r3
 80011d4:	4619      	mov	r1, r3
 80011d6:	4b28      	ldr	r3, [pc, #160]	; (8001278 <Motors_Init+0x2c4>)
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	430a      	orrs	r2, r1
 80011dc:	601a      	str	r2, [r3, #0]

	AI1.port->MODER &= ~(0b11 << 2*AI1.pin);
 80011de:	4b27      	ldr	r3, [pc, #156]	; (800127c <Motors_Init+0x2c8>)
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	681a      	ldr	r2, [r3, #0]
 80011e4:	4b25      	ldr	r3, [pc, #148]	; (800127c <Motors_Init+0x2c8>)
 80011e6:	791b      	ldrb	r3, [r3, #4]
 80011e8:	005b      	lsls	r3, r3, #1
 80011ea:	2103      	movs	r1, #3
 80011ec:	fa01 f303 	lsl.w	r3, r1, r3
 80011f0:	43db      	mvns	r3, r3
 80011f2:	4619      	mov	r1, r3
 80011f4:	4b21      	ldr	r3, [pc, #132]	; (800127c <Motors_Init+0x2c8>)
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	400a      	ands	r2, r1
 80011fa:	601a      	str	r2, [r3, #0]
	AI1.port->MODER |=  (0b01 << 2*AI1.pin);
 80011fc:	4b1f      	ldr	r3, [pc, #124]	; (800127c <Motors_Init+0x2c8>)
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	681a      	ldr	r2, [r3, #0]
 8001202:	4b1e      	ldr	r3, [pc, #120]	; (800127c <Motors_Init+0x2c8>)
 8001204:	791b      	ldrb	r3, [r3, #4]
 8001206:	005b      	lsls	r3, r3, #1
 8001208:	2101      	movs	r1, #1
 800120a:	fa01 f303 	lsl.w	r3, r1, r3
 800120e:	4619      	mov	r1, r3
 8001210:	4b1a      	ldr	r3, [pc, #104]	; (800127c <Motors_Init+0x2c8>)
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	430a      	orrs	r2, r1
 8001216:	601a      	str	r2, [r3, #0]

	AI2.port->MODER &= ~(0b11 << 2*AI2.pin);
 8001218:	4b19      	ldr	r3, [pc, #100]	; (8001280 <Motors_Init+0x2cc>)
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	681a      	ldr	r2, [r3, #0]
 800121e:	4b18      	ldr	r3, [pc, #96]	; (8001280 <Motors_Init+0x2cc>)
 8001220:	791b      	ldrb	r3, [r3, #4]
 8001222:	005b      	lsls	r3, r3, #1
 8001224:	2103      	movs	r1, #3
 8001226:	fa01 f303 	lsl.w	r3, r1, r3
 800122a:	43db      	mvns	r3, r3
 800122c:	4619      	mov	r1, r3
 800122e:	4b14      	ldr	r3, [pc, #80]	; (8001280 <Motors_Init+0x2cc>)
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	400a      	ands	r2, r1
 8001234:	601a      	str	r2, [r3, #0]
	AI2.port->MODER |=  (0b01 << 2*AI2.pin);
 8001236:	4b12      	ldr	r3, [pc, #72]	; (8001280 <Motors_Init+0x2cc>)
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	681a      	ldr	r2, [r3, #0]
 800123c:	4b10      	ldr	r3, [pc, #64]	; (8001280 <Motors_Init+0x2cc>)
 800123e:	791b      	ldrb	r3, [r3, #4]
 8001240:	005b      	lsls	r3, r3, #1
 8001242:	2101      	movs	r1, #1
 8001244:	fa01 f303 	lsl.w	r3, r1, r3
 8001248:	4619      	mov	r1, r3
 800124a:	4b0d      	ldr	r3, [pc, #52]	; (8001280 <Motors_Init+0x2cc>)
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	430a      	orrs	r2, r1
 8001250:	601a      	str	r2, [r3, #0]

	// Configure pins for driver direction as
	// output push pull (reset state)
	BI2.port->OTYPER &=  ~(0b1 << BI2.pin);
 8001252:	4b08      	ldr	r3, [pc, #32]	; (8001274 <Motors_Init+0x2c0>)
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	685a      	ldr	r2, [r3, #4]
 8001258:	e014      	b.n	8001284 <Motors_Init+0x2d0>
 800125a:	bf00      	nop
 800125c:	20000044 	.word	0x20000044
 8001260:	080014b9 	.word	0x080014b9
 8001264:	2000006c 	.word	0x2000006c
 8001268:	40023800 	.word	0x40023800
 800126c:	20000034 	.word	0x20000034
 8001270:	2000003c 	.word	0x2000003c
 8001274:	20000014 	.word	0x20000014
 8001278:	2000001c 	.word	0x2000001c
 800127c:	2000002c 	.word	0x2000002c
 8001280:	20000024 	.word	0x20000024
 8001284:	4b1c      	ldr	r3, [pc, #112]	; (80012f8 <Motors_Init+0x344>)
 8001286:	791b      	ldrb	r3, [r3, #4]
 8001288:	4619      	mov	r1, r3
 800128a:	2301      	movs	r3, #1
 800128c:	408b      	lsls	r3, r1
 800128e:	43db      	mvns	r3, r3
 8001290:	4619      	mov	r1, r3
 8001292:	4b19      	ldr	r3, [pc, #100]	; (80012f8 <Motors_Init+0x344>)
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	400a      	ands	r2, r1
 8001298:	605a      	str	r2, [r3, #4]
	BI1.port->OTYPER &=  ~(0b1 << BI1.pin);
 800129a:	4b18      	ldr	r3, [pc, #96]	; (80012fc <Motors_Init+0x348>)
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	685a      	ldr	r2, [r3, #4]
 80012a0:	4b16      	ldr	r3, [pc, #88]	; (80012fc <Motors_Init+0x348>)
 80012a2:	791b      	ldrb	r3, [r3, #4]
 80012a4:	4619      	mov	r1, r3
 80012a6:	2301      	movs	r3, #1
 80012a8:	408b      	lsls	r3, r1
 80012aa:	43db      	mvns	r3, r3
 80012ac:	4619      	mov	r1, r3
 80012ae:	4b13      	ldr	r3, [pc, #76]	; (80012fc <Motors_Init+0x348>)
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	400a      	ands	r2, r1
 80012b4:	605a      	str	r2, [r3, #4]
	AI1.port->OTYPER &=  ~(0b1 << AI1.pin);
 80012b6:	4b12      	ldr	r3, [pc, #72]	; (8001300 <Motors_Init+0x34c>)
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	685a      	ldr	r2, [r3, #4]
 80012bc:	4b10      	ldr	r3, [pc, #64]	; (8001300 <Motors_Init+0x34c>)
 80012be:	791b      	ldrb	r3, [r3, #4]
 80012c0:	4619      	mov	r1, r3
 80012c2:	2301      	movs	r3, #1
 80012c4:	408b      	lsls	r3, r1
 80012c6:	43db      	mvns	r3, r3
 80012c8:	4619      	mov	r1, r3
 80012ca:	4b0d      	ldr	r3, [pc, #52]	; (8001300 <Motors_Init+0x34c>)
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	400a      	ands	r2, r1
 80012d0:	605a      	str	r2, [r3, #4]
	AI2.port->OTYPER &=  ~(0b1 << AI2.pin);
 80012d2:	4b0c      	ldr	r3, [pc, #48]	; (8001304 <Motors_Init+0x350>)
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	685a      	ldr	r2, [r3, #4]
 80012d8:	4b0a      	ldr	r3, [pc, #40]	; (8001304 <Motors_Init+0x350>)
 80012da:	791b      	ldrb	r3, [r3, #4]
 80012dc:	4619      	mov	r1, r3
 80012de:	2301      	movs	r3, #1
 80012e0:	408b      	lsls	r3, r1
 80012e2:	43db      	mvns	r3, r3
 80012e4:	4619      	mov	r1, r3
 80012e6:	4b07      	ldr	r3, [pc, #28]	; (8001304 <Motors_Init+0x350>)
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	400a      	ands	r2, r1
 80012ec:	605a      	str	r2, [r3, #4]
}
 80012ee:	bf00      	nop
 80012f0:	46bd      	mov	sp, r7
 80012f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f6:	4770      	bx	lr
 80012f8:	20000014 	.word	0x20000014
 80012fc:	2000001c 	.word	0x2000001c
 8001300:	2000002c 	.word	0x2000002c
 8001304:	20000024 	.word	0x20000024

08001308 <PID_Odom_Interrupt_Init>:

// Configures timer TIM11 with interrupt every 10ms which executes
// PID computation and updates odometry data
void PID_Odom_Interrupt_Init()
{
 8001308:	b580      	push	{r7, lr}
 800130a:	b082      	sub	sp, #8
 800130c:	af00      	add	r7, sp, #0
	// Lower priority than UART IRQHandler and UART buffer checking
	uint32_t tim10_pri_encoding = NVIC_EncodePriority(0, 1, 2);
 800130e:	2202      	movs	r2, #2
 8001310:	2101      	movs	r1, #1
 8001312:	2000      	movs	r0, #0
 8001314:	f7ff fe1a 	bl	8000f4c <NVIC_EncodePriority>
 8001318:	6078      	str	r0, [r7, #4]

	// Clock source for TIM10
	RCC->APB2ENR |= ( RCC_APB2ENR_TIM10EN );
 800131a:	4b16      	ldr	r3, [pc, #88]	; (8001374 <PID_Odom_Interrupt_Init+0x6c>)
 800131c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800131e:	4a15      	ldr	r2, [pc, #84]	; (8001374 <PID_Odom_Interrupt_Init+0x6c>)
 8001320:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001324:	6453      	str	r3, [r2, #68]	; 0x44

	// Clock setup for TIM10, 10ms
	TIM10->PSC = 13 - 1;
 8001326:	4b14      	ldr	r3, [pc, #80]	; (8001378 <PID_Odom_Interrupt_Init+0x70>)
 8001328:	220c      	movs	r2, #12
 800132a:	629a      	str	r2, [r3, #40]	; 0x28
	TIM10->ARR = 60000 - 1;
 800132c:	4b12      	ldr	r3, [pc, #72]	; (8001378 <PID_Odom_Interrupt_Init+0x70>)
 800132e:	f64e 225f 	movw	r2, #59999	; 0xea5f
 8001332:	62da      	str	r2, [r3, #44]	; 0x2c

	// Enable immediate update of register on counter
	TIM10->EGR |= ( TIM_EGR_UG );
 8001334:	4b10      	ldr	r3, [pc, #64]	; (8001378 <PID_Odom_Interrupt_Init+0x70>)
 8001336:	695b      	ldr	r3, [r3, #20]
 8001338:	4a0f      	ldr	r2, [pc, #60]	; (8001378 <PID_Odom_Interrupt_Init+0x70>)
 800133a:	f043 0301 	orr.w	r3, r3, #1
 800133e:	6153      	str	r3, [r2, #20]

	// Enable interrupts for TIM10
	TIM10->DIER |= ( TIM_DIER_UIE );
 8001340:	4b0d      	ldr	r3, [pc, #52]	; (8001378 <PID_Odom_Interrupt_Init+0x70>)
 8001342:	68db      	ldr	r3, [r3, #12]
 8001344:	4a0c      	ldr	r2, [pc, #48]	; (8001378 <PID_Odom_Interrupt_Init+0x70>)
 8001346:	f043 0301 	orr.w	r3, r3, #1
 800134a:	60d3      	str	r3, [r2, #12]

	// Enable counter for TIM10
	TIM10->CR1 |= ( TIM_CR1_CEN );
 800134c:	4b0a      	ldr	r3, [pc, #40]	; (8001378 <PID_Odom_Interrupt_Init+0x70>)
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	4a09      	ldr	r2, [pc, #36]	; (8001378 <PID_Odom_Interrupt_Init+0x70>)
 8001352:	f043 0301 	orr.w	r3, r3, #1
 8001356:	6013      	str	r3, [r2, #0]

	// Setup the NVIC to enable interrupts.
	NVIC_SetPriorityGrouping( 0 );
 8001358:	2000      	movs	r0, #0
 800135a:	f7ff fd8b 	bl	8000e74 <__NVIC_SetPriorityGrouping>
	NVIC_SetPriority( TIM1_UP_TIM10_IRQn, tim10_pri_encoding );
 800135e:	6879      	ldr	r1, [r7, #4]
 8001360:	2019      	movs	r0, #25
 8001362:	f7ff fdc9 	bl	8000ef8 <__NVIC_SetPriority>
	NVIC_EnableIRQ( TIM1_UP_TIM10_IRQn );
 8001366:	2019      	movs	r0, #25
 8001368:	f7ff fda8 	bl	8000ebc <__NVIC_EnableIRQ>
}
 800136c:	bf00      	nop
 800136e:	3708      	adds	r7, #8
 8001370:	46bd      	mov	sp, r7
 8001372:	bd80      	pop	{r7, pc}
 8001374:	40023800 	.word	0x40023800
 8001378:	40014400 	.word	0x40014400

0800137c <TIM1_UP_TIM10_IRQHandler>:

void TIM1_UP_TIM10_IRQHandler(void)
{;
 800137c:	b580      	push	{r7, lr}
 800137e:	b082      	sub	sp, #8
 8001380:	af00      	add	r7, sp, #0
	interrupt_counter += 10;
 8001382:	4b3b      	ldr	r3, [pc, #236]	; (8001470 <TIM1_UP_TIM10_IRQHandler+0xf4>)
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	330a      	adds	r3, #10
 8001388:	4a39      	ldr	r2, [pc, #228]	; (8001470 <TIM1_UP_TIM10_IRQHandler+0xf4>)
 800138a:	6013      	str	r3, [r2, #0]

	// Calculates new position and orientation based on encoder output
	// and sends odometry data via UART
	if( interrupt_counter % ODOM_TIME == 0 ){
 800138c:	4b38      	ldr	r3, [pc, #224]	; (8001470 <TIM1_UP_TIM10_IRQHandler+0xf4>)
 800138e:	6819      	ldr	r1, [r3, #0]
 8001390:	4b38      	ldr	r3, [pc, #224]	; (8001474 <TIM1_UP_TIM10_IRQHandler+0xf8>)
 8001392:	fba3 2301 	umull	r2, r3, r3, r1
 8001396:	091a      	lsrs	r2, r3, #4
 8001398:	4613      	mov	r3, r2
 800139a:	009b      	lsls	r3, r3, #2
 800139c:	4413      	add	r3, r2
 800139e:	009b      	lsls	r3, r3, #2
 80013a0:	1aca      	subs	r2, r1, r3
 80013a2:	2a00      	cmp	r2, #0
 80013a4:	d11b      	bne.n	80013de <TIM1_UP_TIM10_IRQHandler+0x62>
		//Send_Byte('2');
		sOdom_t* odom = Read_Encoders();
 80013a6:	f000 facb 	bl	8001940 <Read_Encoders>
 80013aa:	6078      	str	r0, [r7, #4]

		send_odom[0] = odom->x;
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	4a31      	ldr	r2, [pc, #196]	; (8001478 <TIM1_UP_TIM10_IRQHandler+0xfc>)
 80013b2:	6013      	str	r3, [r2, #0]
		send_odom[1] = odom->y;
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	685b      	ldr	r3, [r3, #4]
 80013b8:	4a2f      	ldr	r2, [pc, #188]	; (8001478 <TIM1_UP_TIM10_IRQHandler+0xfc>)
 80013ba:	6053      	str	r3, [r2, #4]
		send_odom[2] = odom->theta;
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	689b      	ldr	r3, [r3, #8]
 80013c0:	4a2d      	ldr	r2, [pc, #180]	; (8001478 <TIM1_UP_TIM10_IRQHandler+0xfc>)
 80013c2:	6093      	str	r3, [r2, #8]

		left_motor.current_speed = odom->left_speed;
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	68db      	ldr	r3, [r3, #12]
 80013c8:	4a2c      	ldr	r2, [pc, #176]	; (800147c <TIM1_UP_TIM10_IRQHandler+0x100>)
 80013ca:	6053      	str	r3, [r2, #4]
		right_motor.current_speed = odom->right_speed;
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	691b      	ldr	r3, [r3, #16]
 80013d0:	4a2b      	ldr	r2, [pc, #172]	; (8001480 <TIM1_UP_TIM10_IRQHandler+0x104>)
 80013d2:	6053      	str	r3, [r2, #4]

		Send_Command(ODOM_TRANSMIT, send_odom, sizeof(send_odom));
 80013d4:	220c      	movs	r2, #12
 80013d6:	4928      	ldr	r1, [pc, #160]	; (8001478 <TIM1_UP_TIM10_IRQHandler+0xfc>)
 80013d8:	204f      	movs	r0, #79	; 0x4f
 80013da:	f000 ff63 	bl	80022a4 <Send_Command>
	}

	// Calculates speed loop PID and sends the output to the driver
	if( interrupt_counter % PID_TIME == 0 ){
 80013de:	4b24      	ldr	r3, [pc, #144]	; (8001470 <TIM1_UP_TIM10_IRQHandler+0xf4>)
 80013e0:	6819      	ldr	r1, [r3, #0]
 80013e2:	4b24      	ldr	r3, [pc, #144]	; (8001474 <TIM1_UP_TIM10_IRQHandler+0xf8>)
 80013e4:	fba3 2301 	umull	r2, r3, r3, r1
 80013e8:	095a      	lsrs	r2, r3, #5
 80013ea:	4613      	mov	r3, r2
 80013ec:	009b      	lsls	r3, r3, #2
 80013ee:	4413      	add	r3, r2
 80013f0:	00db      	lsls	r3, r3, #3
 80013f2:	1aca      	subs	r2, r1, r3
 80013f4:	2a00      	cmp	r2, #0
 80013f6:	d130      	bne.n	800145a <TIM1_UP_TIM10_IRQHandler+0xde>
		//Send_Byte('4');
		left_motor.Compute_PID(&left_motor);
 80013f8:	4b20      	ldr	r3, [pc, #128]	; (800147c <TIM1_UP_TIM10_IRQHandler+0x100>)
 80013fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013fc:	481f      	ldr	r0, [pc, #124]	; (800147c <TIM1_UP_TIM10_IRQHandler+0x100>)
 80013fe:	4798      	blx	r3
		right_motor.Compute_PID(&right_motor);
 8001400:	4b1f      	ldr	r3, [pc, #124]	; (8001480 <TIM1_UP_TIM10_IRQHandler+0x104>)
 8001402:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001404:	481e      	ldr	r0, [pc, #120]	; (8001480 <TIM1_UP_TIM10_IRQHandler+0x104>)
 8001406:	4798      	blx	r3

		Set_Motor_Direction(left_motor.control_PWM, right_motor.control_PWM);
 8001408:	4b1c      	ldr	r3, [pc, #112]	; (800147c <TIM1_UP_TIM10_IRQHandler+0x100>)
 800140a:	edd3 7a02 	vldr	s15, [r3, #8]
 800140e:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8001412:	4b1b      	ldr	r3, [pc, #108]	; (8001480 <TIM1_UP_TIM10_IRQHandler+0x104>)
 8001414:	edd3 7a02 	vldr	s15, [r3, #8]
 8001418:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800141c:	ee17 1a90 	vmov	r1, s15
 8001420:	ee17 0a10 	vmov	r0, s14
 8001424:	f000 f8c6 	bl	80015b4 <Set_Motor_Direction>
		Set_Motor_PWM(abs(left_motor.control_PWM), abs(right_motor.control_PWM));
 8001428:	4b14      	ldr	r3, [pc, #80]	; (800147c <TIM1_UP_TIM10_IRQHandler+0x100>)
 800142a:	edd3 7a02 	vldr	s15, [r3, #8]
 800142e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001432:	ee17 3a90 	vmov	r3, s15
 8001436:	2b00      	cmp	r3, #0
 8001438:	bfb8      	it	lt
 800143a:	425b      	neglt	r3, r3
 800143c:	461a      	mov	r2, r3
 800143e:	4b10      	ldr	r3, [pc, #64]	; (8001480 <TIM1_UP_TIM10_IRQHandler+0x104>)
 8001440:	edd3 7a02 	vldr	s15, [r3, #8]
 8001444:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001448:	ee17 3a90 	vmov	r3, s15
 800144c:	2b00      	cmp	r3, #0
 800144e:	bfb8      	it	lt
 8001450:	425b      	neglt	r3, r3
 8001452:	4619      	mov	r1, r3
 8001454:	4610      	mov	r0, r2
 8001456:	f000 f8f7 	bl	8001648 <Set_Motor_PWM>
	}

	// Clears interrupt flag so that other interrupts can work
	TIM10->SR &= ~TIM_SR_UIF;
 800145a:	4b0a      	ldr	r3, [pc, #40]	; (8001484 <TIM1_UP_TIM10_IRQHandler+0x108>)
 800145c:	691b      	ldr	r3, [r3, #16]
 800145e:	4a09      	ldr	r2, [pc, #36]	; (8001484 <TIM1_UP_TIM10_IRQHandler+0x108>)
 8001460:	f023 0301 	bic.w	r3, r3, #1
 8001464:	6113      	str	r3, [r2, #16]
}
 8001466:	bf00      	nop
 8001468:	3708      	adds	r7, #8
 800146a:	46bd      	mov	sp, r7
 800146c:	bd80      	pop	{r7, pc}
 800146e:	bf00      	nop
 8001470:	2000011c 	.word	0x2000011c
 8001474:	cccccccd 	.word	0xcccccccd
 8001478:	20000120 	.word	0x20000120
 800147c:	20000044 	.word	0x20000044
 8001480:	2000006c 	.word	0x2000006c
 8001484:	40014400 	.word	0x40014400

08001488 <Set_Motor_Speed>:

// Sets target speed for speed loop
void Set_Motor_Speed(float left, float right)
{
 8001488:	b480      	push	{r7}
 800148a:	b083      	sub	sp, #12
 800148c:	af00      	add	r7, sp, #0
 800148e:	ed87 0a01 	vstr	s0, [r7, #4]
 8001492:	edc7 0a00 	vstr	s1, [r7]
	left_motor.target_speed = left;
 8001496:	4a06      	ldr	r2, [pc, #24]	; (80014b0 <Set_Motor_Speed+0x28>)
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	6013      	str	r3, [r2, #0]
	right_motor.target_speed = right;
 800149c:	4a05      	ldr	r2, [pc, #20]	; (80014b4 <Set_Motor_Speed+0x2c>)
 800149e:	683b      	ldr	r3, [r7, #0]
 80014a0:	6013      	str	r3, [r2, #0]
}
 80014a2:	bf00      	nop
 80014a4:	370c      	adds	r7, #12
 80014a6:	46bd      	mov	sp, r7
 80014a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ac:	4770      	bx	lr
 80014ae:	bf00      	nop
 80014b0:	20000044 	.word	0x20000044
 80014b4:	2000006c 	.word	0x2000006c

080014b8 <Compute_PID>:

// Updates PWM control for reaching and holding target speed
void Compute_PID(sMotor_t *self){
 80014b8:	b480      	push	{r7}
 80014ba:	b083      	sub	sp, #12
 80014bc:	af00      	add	r7, sp, #0
 80014be:	6078      	str	r0, [r7, #4]
	self->errors[2] = self->errors[1];
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	691a      	ldr	r2, [r3, #16]
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	615a      	str	r2, [r3, #20]
	self->errors[1] = self->errors[0];
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	68da      	ldr	r2, [r3, #12]
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	611a      	str	r2, [r3, #16]
	self->errors[0] = self->target_speed - self->current_speed;
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	ed93 7a00 	vldr	s14, [r3]
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	edd3 7a01 	vldr	s15, [r3, #4]
 80014dc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	edc3 7a03 	vstr	s15, [r3, #12]

	q0 = self->Kp + self->Kd/PID_TIME;
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	ed93 7a06 	vldr	s14, [r3, #24]
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	edd3 6a08 	vldr	s13, [r3, #32]
 80014f2:	ed9f 6a2c 	vldr	s12, [pc, #176]	; 80015a4 <Compute_PID+0xec>
 80014f6:	eec6 7a86 	vdiv.f32	s15, s13, s12
 80014fa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80014fe:	4b2a      	ldr	r3, [pc, #168]	; (80015a8 <Compute_PID+0xf0>)
 8001500:	edc3 7a00 	vstr	s15, [r3]
	q1 = self->Ki*PID_TIME - 2*self->Kd/PID_TIME - self->Kp;
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	edd3 7a07 	vldr	s15, [r3, #28]
 800150a:	ed9f 7a26 	vldr	s14, [pc, #152]	; 80015a4 <Compute_PID+0xec>
 800150e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	edd3 7a08 	vldr	s15, [r3, #32]
 8001518:	ee77 6aa7 	vadd.f32	s13, s15, s15
 800151c:	ed9f 6a21 	vldr	s12, [pc, #132]	; 80015a4 <Compute_PID+0xec>
 8001520:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8001524:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	edd3 7a06 	vldr	s15, [r3, #24]
 800152e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001532:	4b1e      	ldr	r3, [pc, #120]	; (80015ac <Compute_PID+0xf4>)
 8001534:	edc3 7a00 	vstr	s15, [r3]
	q2 = - self->Kd/PID_TIME;
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	edd3 7a08 	vldr	s15, [r3, #32]
 800153e:	eeb1 7a67 	vneg.f32	s14, s15
 8001542:	eddf 6a18 	vldr	s13, [pc, #96]	; 80015a4 <Compute_PID+0xec>
 8001546:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800154a:	4b19      	ldr	r3, [pc, #100]	; (80015b0 <Compute_PID+0xf8>)
 800154c:	edc3 7a00 	vstr	s15, [r3]

	self->control_PWM += q0 * self->errors[0] + q1 * self->errors[1] + q2 * self->errors[2];
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	ed93 7a02 	vldr	s14, [r3, #8]
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	edd3 6a03 	vldr	s13, [r3, #12]
 800155c:	4b12      	ldr	r3, [pc, #72]	; (80015a8 <Compute_PID+0xf0>)
 800155e:	edd3 7a00 	vldr	s15, [r3]
 8001562:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	ed93 6a04 	vldr	s12, [r3, #16]
 800156c:	4b0f      	ldr	r3, [pc, #60]	; (80015ac <Compute_PID+0xf4>)
 800156e:	edd3 7a00 	vldr	s15, [r3]
 8001572:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001576:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	ed93 6a05 	vldr	s12, [r3, #20]
 8001580:	4b0b      	ldr	r3, [pc, #44]	; (80015b0 <Compute_PID+0xf8>)
 8001582:	edd3 7a00 	vldr	s15, [r3]
 8001586:	ee66 7a27 	vmul.f32	s15, s12, s15
 800158a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800158e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	edc3 7a02 	vstr	s15, [r3, #8]
}
 8001598:	bf00      	nop
 800159a:	370c      	adds	r7, #12
 800159c:	46bd      	mov	sp, r7
 800159e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a2:	4770      	bx	lr
 80015a4:	42200000 	.word	0x42200000
 80015a8:	20000110 	.word	0x20000110
 80015ac:	20000114 	.word	0x20000114
 80015b0:	20000118 	.word	0x20000118

080015b4 <Set_Motor_Direction>:

// Changes motor direction based on sign of received speeds
void Set_Motor_Direction(int left, int right)
{
 80015b4:	b580      	push	{r7, lr}
 80015b6:	b082      	sub	sp, #8
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	6078      	str	r0, [r7, #4]
 80015bc:	6039      	str	r1, [r7, #0]
	if (left > 0){ // counter clockwise
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	dd0c      	ble.n	80015de <Set_Motor_Direction+0x2a>
		Set_Pin(AI1, 0);
 80015c4:	4b1c      	ldr	r3, [pc, #112]	; (8001638 <Set_Motor_Direction+0x84>)
 80015c6:	2200      	movs	r2, #0
 80015c8:	e893 0003 	ldmia.w	r3, {r0, r1}
 80015cc:	f000 f85f 	bl	800168e <Set_Pin>
		Set_Pin(AI2, 1);
 80015d0:	4b1a      	ldr	r3, [pc, #104]	; (800163c <Set_Motor_Direction+0x88>)
 80015d2:	2201      	movs	r2, #1
 80015d4:	e893 0003 	ldmia.w	r3, {r0, r1}
 80015d8:	f000 f859 	bl	800168e <Set_Pin>
 80015dc:	e00b      	b.n	80015f6 <Set_Motor_Direction+0x42>
	}
	else{ // clockwise
		Set_Pin(AI1, 1);
 80015de:	4b16      	ldr	r3, [pc, #88]	; (8001638 <Set_Motor_Direction+0x84>)
 80015e0:	2201      	movs	r2, #1
 80015e2:	e893 0003 	ldmia.w	r3, {r0, r1}
 80015e6:	f000 f852 	bl	800168e <Set_Pin>
		Set_Pin(AI2, 0);
 80015ea:	4b14      	ldr	r3, [pc, #80]	; (800163c <Set_Motor_Direction+0x88>)
 80015ec:	2200      	movs	r2, #0
 80015ee:	e893 0003 	ldmia.w	r3, {r0, r1}
 80015f2:	f000 f84c 	bl	800168e <Set_Pin>
	}

	if (right > 0){ // counter clockwise
 80015f6:	683b      	ldr	r3, [r7, #0]
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	dd0c      	ble.n	8001616 <Set_Motor_Direction+0x62>
		Set_Pin(BI1, 0);
 80015fc:	4b10      	ldr	r3, [pc, #64]	; (8001640 <Set_Motor_Direction+0x8c>)
 80015fe:	2200      	movs	r2, #0
 8001600:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001604:	f000 f843 	bl	800168e <Set_Pin>
		Set_Pin(BI2, 1);
 8001608:	4b0e      	ldr	r3, [pc, #56]	; (8001644 <Set_Motor_Direction+0x90>)
 800160a:	2201      	movs	r2, #1
 800160c:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001610:	f000 f83d 	bl	800168e <Set_Pin>
	}
	else{ // clockwise
		Set_Pin(BI1, 1);
		Set_Pin(BI2, 0);
	}
}
 8001614:	e00b      	b.n	800162e <Set_Motor_Direction+0x7a>
		Set_Pin(BI1, 1);
 8001616:	4b0a      	ldr	r3, [pc, #40]	; (8001640 <Set_Motor_Direction+0x8c>)
 8001618:	2201      	movs	r2, #1
 800161a:	e893 0003 	ldmia.w	r3, {r0, r1}
 800161e:	f000 f836 	bl	800168e <Set_Pin>
		Set_Pin(BI2, 0);
 8001622:	4b08      	ldr	r3, [pc, #32]	; (8001644 <Set_Motor_Direction+0x90>)
 8001624:	2200      	movs	r2, #0
 8001626:	e893 0003 	ldmia.w	r3, {r0, r1}
 800162a:	f000 f830 	bl	800168e <Set_Pin>
}
 800162e:	bf00      	nop
 8001630:	3708      	adds	r7, #8
 8001632:	46bd      	mov	sp, r7
 8001634:	bd80      	pop	{r7, pc}
 8001636:	bf00      	nop
 8001638:	2000002c 	.word	0x2000002c
 800163c:	20000024 	.word	0x20000024
 8001640:	2000001c 	.word	0x2000001c
 8001644:	20000014 	.word	0x20000014

08001648 <Set_Motor_PWM>:

// Sets motor PWM value caclulated in speed loop
void Set_Motor_PWM(unsigned int left, unsigned int right)
{
 8001648:	b480      	push	{r7}
 800164a:	b083      	sub	sp, #12
 800164c:	af00      	add	r7, sp, #0
 800164e:	6078      	str	r0, [r7, #4]
 8001650:	6039      	str	r1, [r7, #0]
	// CCR1 value determines the duty cycle of the
	// PWM signal, min - 0, max - PWM_ARR
	if (left > PWM_ARR) left = PWM_ARR;
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	f241 0267 	movw	r2, #4199	; 0x1067
 8001658:	4293      	cmp	r3, r2
 800165a:	d902      	bls.n	8001662 <Set_Motor_PWM+0x1a>
 800165c:	f241 0367 	movw	r3, #4199	; 0x1067
 8001660:	607b      	str	r3, [r7, #4]
	if (right > PWM_ARR) right = PWM_ARR;
 8001662:	683b      	ldr	r3, [r7, #0]
 8001664:	f241 0267 	movw	r2, #4199	; 0x1067
 8001668:	4293      	cmp	r3, r2
 800166a:	d902      	bls.n	8001672 <Set_Motor_PWM+0x2a>
 800166c:	f241 0367 	movw	r3, #4199	; 0x1067
 8001670:	603b      	str	r3, [r7, #0]

	// TODO check which motor is which
	TIM2->CCR1 = left;
 8001672:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	6353      	str	r3, [r2, #52]	; 0x34
	TIM2->CCR2 = right;
 800167a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800167e:	683b      	ldr	r3, [r7, #0]
 8001680:	6393      	str	r3, [r2, #56]	; 0x38
}
 8001682:	bf00      	nop
 8001684:	370c      	adds	r7, #12
 8001686:	46bd      	mov	sp, r7
 8001688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800168c:	4770      	bx	lr

0800168e <Set_Pin>:

// Sets or resets a pin
void Set_Pin(sOutput_t output, int value){
 800168e:	b480      	push	{r7}
 8001690:	b085      	sub	sp, #20
 8001692:	af00      	add	r7, sp, #0
 8001694:	f107 0308 	add.w	r3, r7, #8
 8001698:	e883 0003 	stmia.w	r3, {r0, r1}
 800169c:	607a      	str	r2, [r7, #4]
	if (value > 0) output.port->BSRR |= (0b1 << output.pin);
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	dd0a      	ble.n	80016ba <Set_Pin+0x2c>
 80016a4:	68bb      	ldr	r3, [r7, #8]
 80016a6:	699a      	ldr	r2, [r3, #24]
 80016a8:	7b3b      	ldrb	r3, [r7, #12]
 80016aa:	4619      	mov	r1, r3
 80016ac:	2301      	movs	r3, #1
 80016ae:	408b      	lsls	r3, r1
 80016b0:	4619      	mov	r1, r3
 80016b2:	68bb      	ldr	r3, [r7, #8]
 80016b4:	430a      	orrs	r2, r1
 80016b6:	619a      	str	r2, [r3, #24]
	else output.port->BSRR |= (0b1 << (output.pin + 16));
}
 80016b8:	e00a      	b.n	80016d0 <Set_Pin+0x42>
	else output.port->BSRR |= (0b1 << (output.pin + 16));
 80016ba:	68bb      	ldr	r3, [r7, #8]
 80016bc:	699a      	ldr	r2, [r3, #24]
 80016be:	7b3b      	ldrb	r3, [r7, #12]
 80016c0:	3310      	adds	r3, #16
 80016c2:	2101      	movs	r1, #1
 80016c4:	fa01 f303 	lsl.w	r3, r1, r3
 80016c8:	4619      	mov	r1, r3
 80016ca:	68bb      	ldr	r3, [r7, #8]
 80016cc:	430a      	orrs	r2, r1
 80016ce:	619a      	str	r2, [r3, #24]
}
 80016d0:	bf00      	nop
 80016d2:	3714      	adds	r7, #20
 80016d4:	46bd      	mov	sp, r7
 80016d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016da:	4770      	bx	lr

080016dc <Encoders_Init>:
float delta_right = 0;
float delta_distance = 0;
float delta_theta    = 0;


void Encoders_Init(){
 80016dc:	b480      	push	{r7}
 80016de:	af00      	add	r7, sp, #0

	// Enable clock for GPIOA (encoder output)
	RCC->AHB1ENR |= ( RCC_AHB1ENR_GPIOAEN );
 80016e0:	4b8f      	ldr	r3, [pc, #572]	; (8001920 <Encoders_Init+0x244>)
 80016e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016e4:	4a8e      	ldr	r2, [pc, #568]	; (8001920 <Encoders_Init+0x244>)
 80016e6:	f043 0301 	orr.w	r3, r3, #1
 80016ea:	6313      	str	r3, [r2, #48]	; 0x30

	// Clock source for TIM3
	RCC->APB1ENR |= ( RCC_APB1ENR_TIM3EN );
 80016ec:	4b8c      	ldr	r3, [pc, #560]	; (8001920 <Encoders_Init+0x244>)
 80016ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016f0:	4a8b      	ldr	r2, [pc, #556]	; (8001920 <Encoders_Init+0x244>)
 80016f2:	f043 0302 	orr.w	r3, r3, #2
 80016f6:	6413      	str	r3, [r2, #64]	; 0x40

	// Clock source for TIM1
	RCC->APB2ENR |= ( RCC_APB2ENR_TIM1EN );
 80016f8:	4b89      	ldr	r3, [pc, #548]	; (8001920 <Encoders_Init+0x244>)
 80016fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016fc:	4a88      	ldr	r2, [pc, #544]	; (8001920 <Encoders_Init+0x244>)
 80016fe:	f043 0301 	orr.w	r3, r3, #1
 8001702:	6453      	str	r3, [r2, #68]	; 0x44

	// Enable alternate function for PA6-9
	GPIOA->MODER &= ~(0b11 << 2*LEFTA.pin | 0b11 << 2*LEFTB.pin | \
 8001704:	4b87      	ldr	r3, [pc, #540]	; (8001924 <Encoders_Init+0x248>)
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	4a87      	ldr	r2, [pc, #540]	; (8001928 <Encoders_Init+0x24c>)
 800170a:	7912      	ldrb	r2, [r2, #4]
 800170c:	0052      	lsls	r2, r2, #1
 800170e:	2103      	movs	r1, #3
 8001710:	4091      	lsls	r1, r2
 8001712:	4a86      	ldr	r2, [pc, #536]	; (800192c <Encoders_Init+0x250>)
 8001714:	7912      	ldrb	r2, [r2, #4]
 8001716:	0052      	lsls	r2, r2, #1
 8001718:	2003      	movs	r0, #3
 800171a:	fa00 f202 	lsl.w	r2, r0, r2
 800171e:	4311      	orrs	r1, r2
					0b11 << 2*RIGHTA.pin | 0b11 << 2*RIGHTB.pin);
 8001720:	4a83      	ldr	r2, [pc, #524]	; (8001930 <Encoders_Init+0x254>)
 8001722:	7912      	ldrb	r2, [r2, #4]
 8001724:	0052      	lsls	r2, r2, #1
 8001726:	2003      	movs	r0, #3
 8001728:	fa00 f202 	lsl.w	r2, r0, r2
	GPIOA->MODER &= ~(0b11 << 2*LEFTA.pin | 0b11 << 2*LEFTB.pin | \
 800172c:	4311      	orrs	r1, r2
					0b11 << 2*RIGHTA.pin | 0b11 << 2*RIGHTB.pin);
 800172e:	4a81      	ldr	r2, [pc, #516]	; (8001934 <Encoders_Init+0x258>)
 8001730:	7912      	ldrb	r2, [r2, #4]
 8001732:	0052      	lsls	r2, r2, #1
 8001734:	2003      	movs	r0, #3
 8001736:	fa00 f202 	lsl.w	r2, r0, r2
 800173a:	430a      	orrs	r2, r1
	GPIOA->MODER &= ~(0b11 << 2*LEFTA.pin | 0b11 << 2*LEFTB.pin | \
 800173c:	43d2      	mvns	r2, r2
 800173e:	4611      	mov	r1, r2
 8001740:	4a78      	ldr	r2, [pc, #480]	; (8001924 <Encoders_Init+0x248>)
 8001742:	400b      	ands	r3, r1
 8001744:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |=  (0b10 << 2*LEFTA.pin | 0b10 << 2*LEFTB.pin | \
 8001746:	4b77      	ldr	r3, [pc, #476]	; (8001924 <Encoders_Init+0x248>)
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	4a77      	ldr	r2, [pc, #476]	; (8001928 <Encoders_Init+0x24c>)
 800174c:	7912      	ldrb	r2, [r2, #4]
 800174e:	0052      	lsls	r2, r2, #1
 8001750:	2102      	movs	r1, #2
 8001752:	4091      	lsls	r1, r2
 8001754:	4a75      	ldr	r2, [pc, #468]	; (800192c <Encoders_Init+0x250>)
 8001756:	7912      	ldrb	r2, [r2, #4]
 8001758:	0052      	lsls	r2, r2, #1
 800175a:	2002      	movs	r0, #2
 800175c:	fa00 f202 	lsl.w	r2, r0, r2
 8001760:	4311      	orrs	r1, r2
					0b10 << 2*RIGHTA.pin | 0b10 << 2*RIGHTB.pin);
 8001762:	4a73      	ldr	r2, [pc, #460]	; (8001930 <Encoders_Init+0x254>)
 8001764:	7912      	ldrb	r2, [r2, #4]
 8001766:	0052      	lsls	r2, r2, #1
 8001768:	2002      	movs	r0, #2
 800176a:	fa00 f202 	lsl.w	r2, r0, r2
	GPIOA->MODER |=  (0b10 << 2*LEFTA.pin | 0b10 << 2*LEFTB.pin | \
 800176e:	4311      	orrs	r1, r2
					0b10 << 2*RIGHTA.pin | 0b10 << 2*RIGHTB.pin);
 8001770:	4a70      	ldr	r2, [pc, #448]	; (8001934 <Encoders_Init+0x258>)
 8001772:	7912      	ldrb	r2, [r2, #4]
 8001774:	0052      	lsls	r2, r2, #1
 8001776:	2002      	movs	r0, #2
 8001778:	fa00 f202 	lsl.w	r2, r0, r2
 800177c:	430a      	orrs	r2, r1
 800177e:	4611      	mov	r1, r2
	GPIOA->MODER |=  (0b10 << 2*LEFTA.pin | 0b10 << 2*LEFTB.pin | \
 8001780:	4a68      	ldr	r2, [pc, #416]	; (8001924 <Encoders_Init+0x248>)
 8001782:	430b      	orrs	r3, r1
 8001784:	6013      	str	r3, [r2, #0]

	// Set AF2 for PA6 and PA7
	GPIOA->AFR[0] &= ~(0b1111 << 4*LEFTA.pin | 0b1111 << 4*LEFTB.pin);
 8001786:	4b67      	ldr	r3, [pc, #412]	; (8001924 <Encoders_Init+0x248>)
 8001788:	6a1b      	ldr	r3, [r3, #32]
 800178a:	4a67      	ldr	r2, [pc, #412]	; (8001928 <Encoders_Init+0x24c>)
 800178c:	7912      	ldrb	r2, [r2, #4]
 800178e:	0092      	lsls	r2, r2, #2
 8001790:	210f      	movs	r1, #15
 8001792:	4091      	lsls	r1, r2
 8001794:	4a65      	ldr	r2, [pc, #404]	; (800192c <Encoders_Init+0x250>)
 8001796:	7912      	ldrb	r2, [r2, #4]
 8001798:	0092      	lsls	r2, r2, #2
 800179a:	200f      	movs	r0, #15
 800179c:	fa00 f202 	lsl.w	r2, r0, r2
 80017a0:	430a      	orrs	r2, r1
 80017a2:	43d2      	mvns	r2, r2
 80017a4:	4611      	mov	r1, r2
 80017a6:	4a5f      	ldr	r2, [pc, #380]	; (8001924 <Encoders_Init+0x248>)
 80017a8:	400b      	ands	r3, r1
 80017aa:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |=  (0b0010 << 4*LEFTA.pin | 0b0010 << 4*LEFTB.pin);
 80017ac:	4b5d      	ldr	r3, [pc, #372]	; (8001924 <Encoders_Init+0x248>)
 80017ae:	6a1b      	ldr	r3, [r3, #32]
 80017b0:	4a5d      	ldr	r2, [pc, #372]	; (8001928 <Encoders_Init+0x24c>)
 80017b2:	7912      	ldrb	r2, [r2, #4]
 80017b4:	0092      	lsls	r2, r2, #2
 80017b6:	2102      	movs	r1, #2
 80017b8:	4091      	lsls	r1, r2
 80017ba:	4a5c      	ldr	r2, [pc, #368]	; (800192c <Encoders_Init+0x250>)
 80017bc:	7912      	ldrb	r2, [r2, #4]
 80017be:	0092      	lsls	r2, r2, #2
 80017c0:	2002      	movs	r0, #2
 80017c2:	fa00 f202 	lsl.w	r2, r0, r2
 80017c6:	430a      	orrs	r2, r1
 80017c8:	4611      	mov	r1, r2
 80017ca:	4a56      	ldr	r2, [pc, #344]	; (8001924 <Encoders_Init+0x248>)
 80017cc:	430b      	orrs	r3, r1
 80017ce:	6213      	str	r3, [r2, #32]

	// Set AF1 for PA8 and PA9
	// AFRH is a separate register, values are linked to pins 8-15
	GPIOA->AFR[1] &= ~(0b1111 << 4*(RIGHTA.pin - 8) | 0b1111 << 4*(RIGHTB.pin - 8));
 80017d0:	4b54      	ldr	r3, [pc, #336]	; (8001924 <Encoders_Init+0x248>)
 80017d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017d4:	4a56      	ldr	r2, [pc, #344]	; (8001930 <Encoders_Init+0x254>)
 80017d6:	7912      	ldrb	r2, [r2, #4]
 80017d8:	3a08      	subs	r2, #8
 80017da:	0092      	lsls	r2, r2, #2
 80017dc:	210f      	movs	r1, #15
 80017de:	4091      	lsls	r1, r2
 80017e0:	4a54      	ldr	r2, [pc, #336]	; (8001934 <Encoders_Init+0x258>)
 80017e2:	7912      	ldrb	r2, [r2, #4]
 80017e4:	3a08      	subs	r2, #8
 80017e6:	0092      	lsls	r2, r2, #2
 80017e8:	200f      	movs	r0, #15
 80017ea:	fa00 f202 	lsl.w	r2, r0, r2
 80017ee:	430a      	orrs	r2, r1
 80017f0:	43d2      	mvns	r2, r2
 80017f2:	4611      	mov	r1, r2
 80017f4:	4a4b      	ldr	r2, [pc, #300]	; (8001924 <Encoders_Init+0x248>)
 80017f6:	400b      	ands	r3, r1
 80017f8:	6253      	str	r3, [r2, #36]	; 0x24
	GPIOA->AFR[1] |=  (0b0001 << 4*(RIGHTA.pin - 8) | 0b0001 << 4*(RIGHTB.pin - 8));
 80017fa:	4b4a      	ldr	r3, [pc, #296]	; (8001924 <Encoders_Init+0x248>)
 80017fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017fe:	4a4c      	ldr	r2, [pc, #304]	; (8001930 <Encoders_Init+0x254>)
 8001800:	7912      	ldrb	r2, [r2, #4]
 8001802:	3a08      	subs	r2, #8
 8001804:	0092      	lsls	r2, r2, #2
 8001806:	2101      	movs	r1, #1
 8001808:	4091      	lsls	r1, r2
 800180a:	4a4a      	ldr	r2, [pc, #296]	; (8001934 <Encoders_Init+0x258>)
 800180c:	7912      	ldrb	r2, [r2, #4]
 800180e:	3a08      	subs	r2, #8
 8001810:	0092      	lsls	r2, r2, #2
 8001812:	2001      	movs	r0, #1
 8001814:	fa00 f202 	lsl.w	r2, r0, r2
 8001818:	430a      	orrs	r2, r1
 800181a:	4611      	mov	r1, r2
 800181c:	4a41      	ldr	r2, [pc, #260]	; (8001924 <Encoders_Init+0x248>)
 800181e:	430b      	orrs	r3, r1
 8001820:	6253      	str	r3, [r2, #36]	; 0x24

	// Clock setup for TIM1
	RIGHT.tim->PSC = 0;
 8001822:	4b45      	ldr	r3, [pc, #276]	; (8001938 <Encoders_Init+0x25c>)
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	2200      	movs	r2, #0
 8001828:	629a      	str	r2, [r3, #40]	; 0x28
	RIGHT.tim->ARR = 0xFFFF - 1;
 800182a:	4b43      	ldr	r3, [pc, #268]	; (8001938 <Encoders_Init+0x25c>)
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8001832:	62da      	str	r2, [r3, #44]	; 0x2c

	// Clock setup for TIM3
	LEFT.tim->PSC = 0;
 8001834:	4b41      	ldr	r3, [pc, #260]	; (800193c <Encoders_Init+0x260>)
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	2200      	movs	r2, #0
 800183a:	629a      	str	r2, [r3, #40]	; 0x28
	LEFT.tim->ARR = 0xFFFF - 1;
 800183c:	4b3f      	ldr	r3, [pc, #252]	; (800193c <Encoders_Init+0x260>)
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8001844:	62da      	str	r2, [r3, #44]	; 0x2c

	// Enable encoder quadrature mode for TIM1 and TIM3
	RIGHT.tim->SMCR &= ~(0b111 << 3*0);
 8001846:	4b3c      	ldr	r3, [pc, #240]	; (8001938 <Encoders_Init+0x25c>)
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	689a      	ldr	r2, [r3, #8]
 800184c:	4b3a      	ldr	r3, [pc, #232]	; (8001938 <Encoders_Init+0x25c>)
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	f022 0207 	bic.w	r2, r2, #7
 8001854:	609a      	str	r2, [r3, #8]
	RIGHT.tim->SMCR |=  (0b011 << 3*0);
 8001856:	4b38      	ldr	r3, [pc, #224]	; (8001938 <Encoders_Init+0x25c>)
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	689a      	ldr	r2, [r3, #8]
 800185c:	4b36      	ldr	r3, [pc, #216]	; (8001938 <Encoders_Init+0x25c>)
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	f042 0203 	orr.w	r2, r2, #3
 8001864:	609a      	str	r2, [r3, #8]

	LEFT.tim->SMCR &= ~(0b111 << 3*0);
 8001866:	4b35      	ldr	r3, [pc, #212]	; (800193c <Encoders_Init+0x260>)
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	689a      	ldr	r2, [r3, #8]
 800186c:	4b33      	ldr	r3, [pc, #204]	; (800193c <Encoders_Init+0x260>)
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	f022 0207 	bic.w	r2, r2, #7
 8001874:	609a      	str	r2, [r3, #8]
	LEFT.tim->SMCR |=  (0b011 << 3*0);
 8001876:	4b31      	ldr	r3, [pc, #196]	; (800193c <Encoders_Init+0x260>)
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	689a      	ldr	r2, [r3, #8]
 800187c:	4b2f      	ldr	r3, [pc, #188]	; (800193c <Encoders_Init+0x260>)
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	f042 0203 	orr.w	r2, r2, #3
 8001884:	609a      	str	r2, [r3, #8]

	// Set counting direction for TIM1 and TIM3
	RIGHT.tim->CCMR1 &= ~(0b11 << 0 | 0b11 << 8);
 8001886:	4b2c      	ldr	r3, [pc, #176]	; (8001938 <Encoders_Init+0x25c>)
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	699b      	ldr	r3, [r3, #24]
 800188c:	4a2a      	ldr	r2, [pc, #168]	; (8001938 <Encoders_Init+0x25c>)
 800188e:	6812      	ldr	r2, [r2, #0]
 8001890:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001894:	f023 0303 	bic.w	r3, r3, #3
 8001898:	6193      	str	r3, [r2, #24]
	RIGHT.tim->CCMR1 |=  (0b01 << 0 | 0b01 << 8);
 800189a:	4b27      	ldr	r3, [pc, #156]	; (8001938 <Encoders_Init+0x25c>)
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	699b      	ldr	r3, [r3, #24]
 80018a0:	4a25      	ldr	r2, [pc, #148]	; (8001938 <Encoders_Init+0x25c>)
 80018a2:	6812      	ldr	r2, [r2, #0]
 80018a4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80018a8:	f043 0301 	orr.w	r3, r3, #1
 80018ac:	6193      	str	r3, [r2, #24]

	LEFT.tim->CCMR1 &= ~(0b11 << 0 | 0b11 << 8);
 80018ae:	4b23      	ldr	r3, [pc, #140]	; (800193c <Encoders_Init+0x260>)
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	699b      	ldr	r3, [r3, #24]
 80018b4:	4a21      	ldr	r2, [pc, #132]	; (800193c <Encoders_Init+0x260>)
 80018b6:	6812      	ldr	r2, [r2, #0]
 80018b8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80018bc:	f023 0303 	bic.w	r3, r3, #3
 80018c0:	6193      	str	r3, [r2, #24]
	LEFT.tim->CCMR1 |=  (0b01 << 0 | 0b01 << 8);
 80018c2:	4b1e      	ldr	r3, [pc, #120]	; (800193c <Encoders_Init+0x260>)
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	699b      	ldr	r3, [r3, #24]
 80018c8:	4a1c      	ldr	r2, [pc, #112]	; (800193c <Encoders_Init+0x260>)
 80018ca:	6812      	ldr	r2, [r2, #0]
 80018cc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80018d0:	f043 0301 	orr.w	r3, r3, #1
 80018d4:	6193      	str	r3, [r2, #24]

	// Enable counter for TIM1 and TIM3
	RIGHT.tim->CR1 |= (1 << 0);
 80018d6:	4b18      	ldr	r3, [pc, #96]	; (8001938 <Encoders_Init+0x25c>)
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	681a      	ldr	r2, [r3, #0]
 80018dc:	4b16      	ldr	r3, [pc, #88]	; (8001938 <Encoders_Init+0x25c>)
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	f042 0201 	orr.w	r2, r2, #1
 80018e4:	601a      	str	r2, [r3, #0]
	LEFT.tim->CR1 |= (1 << 0);
 80018e6:	4b15      	ldr	r3, [pc, #84]	; (800193c <Encoders_Init+0x260>)
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	681a      	ldr	r2, [r3, #0]
 80018ec:	4b13      	ldr	r3, [pc, #76]	; (800193c <Encoders_Init+0x260>)
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	f042 0201 	orr.w	r2, r2, #1
 80018f4:	601a      	str	r2, [r3, #0]

	// Enable immediate update of register on counter
	RIGHT.tim->EGR |= (1 << 0);
 80018f6:	4b10      	ldr	r3, [pc, #64]	; (8001938 <Encoders_Init+0x25c>)
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	695a      	ldr	r2, [r3, #20]
 80018fc:	4b0e      	ldr	r3, [pc, #56]	; (8001938 <Encoders_Init+0x25c>)
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	f042 0201 	orr.w	r2, r2, #1
 8001904:	615a      	str	r2, [r3, #20]
	LEFT.tim->EGR |= (1 << 0);
 8001906:	4b0d      	ldr	r3, [pc, #52]	; (800193c <Encoders_Init+0x260>)
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	695a      	ldr	r2, [r3, #20]
 800190c:	4b0b      	ldr	r3, [pc, #44]	; (800193c <Encoders_Init+0x260>)
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	f042 0201 	orr.w	r2, r2, #1
 8001914:	615a      	str	r2, [r3, #20]
}
 8001916:	bf00      	nop
 8001918:	46bd      	mov	sp, r7
 800191a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191e:	4770      	bx	lr
 8001920:	40023800 	.word	0x40023800
 8001924:	40020000 	.word	0x40020000
 8001928:	20000094 	.word	0x20000094
 800192c:	2000009c 	.word	0x2000009c
 8001930:	200000a4 	.word	0x200000a4
 8001934:	200000ac 	.word	0x200000ac
 8001938:	200000b8 	.word	0x200000b8
 800193c:	200000b4 	.word	0x200000b4

08001940 <Read_Encoders>:

// Calculates current position and speeds based on encoder increment readings
sOdom_t* Read_Encoders(){
 8001940:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001944:	af00      	add	r7, sp, #0
	last_left_enc  = curr_left_enc;
 8001946:	4b84      	ldr	r3, [pc, #528]	; (8001b58 <Read_Encoders+0x218>)
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	4a84      	ldr	r2, [pc, #528]	; (8001b5c <Read_Encoders+0x21c>)
 800194c:	6013      	str	r3, [r2, #0]
	last_right_enc = curr_right_enc;
 800194e:	4b84      	ldr	r3, [pc, #528]	; (8001b60 <Read_Encoders+0x220>)
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	4a84      	ldr	r2, [pc, #528]	; (8001b64 <Read_Encoders+0x224>)
 8001954:	6013      	str	r3, [r2, #0]

	curr_left_enc  = LEFT.tim->CNT;
 8001956:	4b84      	ldr	r3, [pc, #528]	; (8001b68 <Read_Encoders+0x228>)
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800195c:	461a      	mov	r2, r3
 800195e:	4b7e      	ldr	r3, [pc, #504]	; (8001b58 <Read_Encoders+0x218>)
 8001960:	601a      	str	r2, [r3, #0]
	curr_right_enc = RIGHT.tim->CNT;
 8001962:	4b82      	ldr	r3, [pc, #520]	; (8001b6c <Read_Encoders+0x22c>)
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001968:	461a      	mov	r2, r3
 800196a:	4b7d      	ldr	r3, [pc, #500]	; (8001b60 <Read_Encoders+0x220>)
 800196c:	601a      	str	r2, [r3, #0]

	// The delta is calulated from increments fromm current and last encoder readings and converted to mm
	// The cast to int16_t ensures that a jump from 0 to 65535 and vice versa won't happen
	delta_left  = (int16_t)(curr_left_enc  - last_left_enc)  * INC_MM;
 800196e:	4b7a      	ldr	r3, [pc, #488]	; (8001b58 <Read_Encoders+0x218>)
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	b29a      	uxth	r2, r3
 8001974:	4b79      	ldr	r3, [pc, #484]	; (8001b5c <Read_Encoders+0x21c>)
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	b29b      	uxth	r3, r3
 800197a:	1ad3      	subs	r3, r2, r3
 800197c:	b29b      	uxth	r3, r3
 800197e:	b21b      	sxth	r3, r3
 8001980:	4618      	mov	r0, r3
 8001982:	f7fe fea5 	bl	80006d0 <__aeabi_i2d>
 8001986:	a372      	add	r3, pc, #456	; (adr r3, 8001b50 <Read_Encoders+0x210>)
 8001988:	e9d3 2300 	ldrd	r2, r3, [r3]
 800198c:	f7fe fc24 	bl	80001d8 <__aeabi_dmul>
 8001990:	4602      	mov	r2, r0
 8001992:	460b      	mov	r3, r1
 8001994:	4610      	mov	r0, r2
 8001996:	4619      	mov	r1, r3
 8001998:	f7fe ffb4 	bl	8000904 <__aeabi_d2f>
 800199c:	4603      	mov	r3, r0
 800199e:	4a74      	ldr	r2, [pc, #464]	; (8001b70 <Read_Encoders+0x230>)
 80019a0:	6013      	str	r3, [r2, #0]
	delta_right = (int16_t)(curr_right_enc - last_right_enc) * INC_MM;
 80019a2:	4b6f      	ldr	r3, [pc, #444]	; (8001b60 <Read_Encoders+0x220>)
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	b29a      	uxth	r2, r3
 80019a8:	4b6e      	ldr	r3, [pc, #440]	; (8001b64 <Read_Encoders+0x224>)
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	b29b      	uxth	r3, r3
 80019ae:	1ad3      	subs	r3, r2, r3
 80019b0:	b29b      	uxth	r3, r3
 80019b2:	b21b      	sxth	r3, r3
 80019b4:	4618      	mov	r0, r3
 80019b6:	f7fe fe8b 	bl	80006d0 <__aeabi_i2d>
 80019ba:	a365      	add	r3, pc, #404	; (adr r3, 8001b50 <Read_Encoders+0x210>)
 80019bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019c0:	f7fe fc0a 	bl	80001d8 <__aeabi_dmul>
 80019c4:	4602      	mov	r2, r0
 80019c6:	460b      	mov	r3, r1
 80019c8:	4610      	mov	r0, r2
 80019ca:	4619      	mov	r1, r3
 80019cc:	f7fe ff9a 	bl	8000904 <__aeabi_d2f>
 80019d0:	4603      	mov	r3, r0
 80019d2:	4a68      	ldr	r2, [pc, #416]	; (8001b74 <Read_Encoders+0x234>)
 80019d4:	6013      	str	r3, [r2, #0]

	// Distance traveled from last encoder reading
	delta_distance = (delta_left + delta_right) / 2;
 80019d6:	4b66      	ldr	r3, [pc, #408]	; (8001b70 <Read_Encoders+0x230>)
 80019d8:	ed93 7a00 	vldr	s14, [r3]
 80019dc:	4b65      	ldr	r3, [pc, #404]	; (8001b74 <Read_Encoders+0x234>)
 80019de:	edd3 7a00 	vldr	s15, [r3]
 80019e2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80019e6:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80019ea:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80019ee:	4b62      	ldr	r3, [pc, #392]	; (8001b78 <Read_Encoders+0x238>)
 80019f0:	edc3 7a00 	vstr	s15, [r3]
	// Change in orientation from last encoder reading
	delta_theta    = (delta_left - delta_right) / WHEEL_DISTANCE;
 80019f4:	4b5e      	ldr	r3, [pc, #376]	; (8001b70 <Read_Encoders+0x230>)
 80019f6:	ed93 7a00 	vldr	s14, [r3]
 80019fa:	4b5e      	ldr	r3, [pc, #376]	; (8001b74 <Read_Encoders+0x234>)
 80019fc:	edd3 7a00 	vldr	s15, [r3]
 8001a00:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001a04:	eddf 6a5d 	vldr	s13, [pc, #372]	; 8001b7c <Read_Encoders+0x23c>
 8001a08:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001a0c:	4b5c      	ldr	r3, [pc, #368]	; (8001b80 <Read_Encoders+0x240>)
 8001a0e:	edc3 7a00 	vstr	s15, [r3]

	// Updated odom data
	odom.x += delta_distance * cos(odom.theta + delta_theta/2);
 8001a12:	4b5c      	ldr	r3, [pc, #368]	; (8001b84 <Read_Encoders+0x244>)
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	4618      	mov	r0, r3
 8001a18:	f7fe fe6c 	bl	80006f4 <__aeabi_f2d>
 8001a1c:	4604      	mov	r4, r0
 8001a1e:	460d      	mov	r5, r1
 8001a20:	4b55      	ldr	r3, [pc, #340]	; (8001b78 <Read_Encoders+0x238>)
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	4618      	mov	r0, r3
 8001a26:	f7fe fe65 	bl	80006f4 <__aeabi_f2d>
 8001a2a:	4680      	mov	r8, r0
 8001a2c:	4689      	mov	r9, r1
 8001a2e:	4b55      	ldr	r3, [pc, #340]	; (8001b84 <Read_Encoders+0x244>)
 8001a30:	ed93 7a02 	vldr	s14, [r3, #8]
 8001a34:	4b52      	ldr	r3, [pc, #328]	; (8001b80 <Read_Encoders+0x240>)
 8001a36:	edd3 6a00 	vldr	s13, [r3]
 8001a3a:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 8001a3e:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8001a42:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a46:	ee17 0a90 	vmov	r0, s15
 8001a4a:	f7fe fe53 	bl	80006f4 <__aeabi_f2d>
 8001a4e:	4602      	mov	r2, r0
 8001a50:	460b      	mov	r3, r1
 8001a52:	ec43 2b10 	vmov	d0, r2, r3
 8001a56:	f001 fc17 	bl	8003288 <cos>
 8001a5a:	ec53 2b10 	vmov	r2, r3, d0
 8001a5e:	4640      	mov	r0, r8
 8001a60:	4649      	mov	r1, r9
 8001a62:	f7fe fbb9 	bl	80001d8 <__aeabi_dmul>
 8001a66:	4602      	mov	r2, r0
 8001a68:	460b      	mov	r3, r1
 8001a6a:	4620      	mov	r0, r4
 8001a6c:	4629      	mov	r1, r5
 8001a6e:	f7fe fce3 	bl	8000438 <__adddf3>
 8001a72:	4602      	mov	r2, r0
 8001a74:	460b      	mov	r3, r1
 8001a76:	4610      	mov	r0, r2
 8001a78:	4619      	mov	r1, r3
 8001a7a:	f7fe ff43 	bl	8000904 <__aeabi_d2f>
 8001a7e:	4603      	mov	r3, r0
 8001a80:	4a40      	ldr	r2, [pc, #256]	; (8001b84 <Read_Encoders+0x244>)
 8001a82:	6013      	str	r3, [r2, #0]
	odom.y += delta_distance * sin(odom.theta + delta_theta/2);
 8001a84:	4b3f      	ldr	r3, [pc, #252]	; (8001b84 <Read_Encoders+0x244>)
 8001a86:	685b      	ldr	r3, [r3, #4]
 8001a88:	4618      	mov	r0, r3
 8001a8a:	f7fe fe33 	bl	80006f4 <__aeabi_f2d>
 8001a8e:	4604      	mov	r4, r0
 8001a90:	460d      	mov	r5, r1
 8001a92:	4b39      	ldr	r3, [pc, #228]	; (8001b78 <Read_Encoders+0x238>)
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	4618      	mov	r0, r3
 8001a98:	f7fe fe2c 	bl	80006f4 <__aeabi_f2d>
 8001a9c:	4680      	mov	r8, r0
 8001a9e:	4689      	mov	r9, r1
 8001aa0:	4b38      	ldr	r3, [pc, #224]	; (8001b84 <Read_Encoders+0x244>)
 8001aa2:	ed93 7a02 	vldr	s14, [r3, #8]
 8001aa6:	4b36      	ldr	r3, [pc, #216]	; (8001b80 <Read_Encoders+0x240>)
 8001aa8:	edd3 6a00 	vldr	s13, [r3]
 8001aac:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 8001ab0:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8001ab4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ab8:	ee17 0a90 	vmov	r0, s15
 8001abc:	f7fe fe1a 	bl	80006f4 <__aeabi_f2d>
 8001ac0:	4602      	mov	r2, r0
 8001ac2:	460b      	mov	r3, r1
 8001ac4:	ec43 2b10 	vmov	d0, r2, r3
 8001ac8:	f001 fc32 	bl	8003330 <sin>
 8001acc:	ec53 2b10 	vmov	r2, r3, d0
 8001ad0:	4640      	mov	r0, r8
 8001ad2:	4649      	mov	r1, r9
 8001ad4:	f7fe fb80 	bl	80001d8 <__aeabi_dmul>
 8001ad8:	4602      	mov	r2, r0
 8001ada:	460b      	mov	r3, r1
 8001adc:	4620      	mov	r0, r4
 8001ade:	4629      	mov	r1, r5
 8001ae0:	f7fe fcaa 	bl	8000438 <__adddf3>
 8001ae4:	4602      	mov	r2, r0
 8001ae6:	460b      	mov	r3, r1
 8001ae8:	4610      	mov	r0, r2
 8001aea:	4619      	mov	r1, r3
 8001aec:	f7fe ff0a 	bl	8000904 <__aeabi_d2f>
 8001af0:	4603      	mov	r3, r0
 8001af2:	4a24      	ldr	r2, [pc, #144]	; (8001b84 <Read_Encoders+0x244>)
 8001af4:	6053      	str	r3, [r2, #4]
	odom.theta += delta_theta;
 8001af6:	4b23      	ldr	r3, [pc, #140]	; (8001b84 <Read_Encoders+0x244>)
 8001af8:	ed93 7a02 	vldr	s14, [r3, #8]
 8001afc:	4b20      	ldr	r3, [pc, #128]	; (8001b80 <Read_Encoders+0x240>)
 8001afe:	edd3 7a00 	vldr	s15, [r3]
 8001b02:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b06:	4b1f      	ldr	r3, [pc, #124]	; (8001b84 <Read_Encoders+0x244>)
 8001b08:	edc3 7a02 	vstr	s15, [r3, #8]
	odom.left_speed  = delta_left / ODOM_TIME * 1000; // mm/s
 8001b0c:	4b18      	ldr	r3, [pc, #96]	; (8001b70 <Read_Encoders+0x230>)
 8001b0e:	ed93 7a00 	vldr	s14, [r3]
 8001b12:	eef3 6a04 	vmov.f32	s13, #52	; 0x41a00000  20.0
 8001b16:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001b1a:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 8001b88 <Read_Encoders+0x248>
 8001b1e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001b22:	4b18      	ldr	r3, [pc, #96]	; (8001b84 <Read_Encoders+0x244>)
 8001b24:	edc3 7a03 	vstr	s15, [r3, #12]
	odom.right_speed = delta_right / ODOM_TIME * 1000; // mm/s
 8001b28:	4b12      	ldr	r3, [pc, #72]	; (8001b74 <Read_Encoders+0x234>)
 8001b2a:	ed93 7a00 	vldr	s14, [r3]
 8001b2e:	eef3 6a04 	vmov.f32	s13, #52	; 0x41a00000  20.0
 8001b32:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001b36:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8001b88 <Read_Encoders+0x248>
 8001b3a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001b3e:	4b11      	ldr	r3, [pc, #68]	; (8001b84 <Read_Encoders+0x244>)
 8001b40:	edc3 7a04 	vstr	s15, [r3, #16]

	return &odom;
 8001b44:	4b0f      	ldr	r3, [pc, #60]	; (8001b84 <Read_Encoders+0x244>)
}
 8001b46:	4618      	mov	r0, r3
 8001b48:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001b4c:	f3af 8000 	nop.w
 8001b50:	9b9dd5be 	.word	0x9b9dd5be
 8001b54:	3fb9c6f4 	.word	0x3fb9c6f4
 8001b58:	20000134 	.word	0x20000134
 8001b5c:	2000012c 	.word	0x2000012c
 8001b60:	20000138 	.word	0x20000138
 8001b64:	20000130 	.word	0x20000130
 8001b68:	200000b4 	.word	0x200000b4
 8001b6c:	200000b8 	.word	0x200000b8
 8001b70:	2000013c 	.word	0x2000013c
 8001b74:	20000140 	.word	0x20000140
 8001b78:	20000144 	.word	0x20000144
 8001b7c:	43160000 	.word	0x43160000
 8001b80:	20000148 	.word	0x20000148
 8001b84:	200000bc 	.word	0x200000bc
 8001b88:	447a0000 	.word	0x447a0000

08001b8c <Reset_Encoders>:

// Resets or initialized odometry data based on input parameter
void Reset_Encoders(sOdom_t* new_odom){
 8001b8c:	b480      	push	{r7}
 8001b8e:	b083      	sub	sp, #12
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	6078      	str	r0, [r7, #4]
	last_left_enc  = 0;
 8001b94:	4b12      	ldr	r3, [pc, #72]	; (8001be0 <Reset_Encoders+0x54>)
 8001b96:	2200      	movs	r2, #0
 8001b98:	601a      	str	r2, [r3, #0]
	last_right_enc = 0;
 8001b9a:	4b12      	ldr	r3, [pc, #72]	; (8001be4 <Reset_Encoders+0x58>)
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	601a      	str	r2, [r3, #0]
	curr_left_enc  = 0;
 8001ba0:	4b11      	ldr	r3, [pc, #68]	; (8001be8 <Reset_Encoders+0x5c>)
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	601a      	str	r2, [r3, #0]
	curr_right_enc = 0;
 8001ba6:	4b11      	ldr	r3, [pc, #68]	; (8001bec <Reset_Encoders+0x60>)
 8001ba8:	2200      	movs	r2, #0
 8001baa:	601a      	str	r2, [r3, #0]

	odom.x = new_odom->x;
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	4a0f      	ldr	r2, [pc, #60]	; (8001bf0 <Reset_Encoders+0x64>)
 8001bb2:	6013      	str	r3, [r2, #0]
	odom.y = new_odom->y;
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	685b      	ldr	r3, [r3, #4]
 8001bb8:	4a0d      	ldr	r2, [pc, #52]	; (8001bf0 <Reset_Encoders+0x64>)
 8001bba:	6053      	str	r3, [r2, #4]
	odom.theta = new_odom->theta;
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	689b      	ldr	r3, [r3, #8]
 8001bc0:	4a0b      	ldr	r2, [pc, #44]	; (8001bf0 <Reset_Encoders+0x64>)
 8001bc2:	6093      	str	r3, [r2, #8]
	odom.left_speed = 0;
 8001bc4:	4b0a      	ldr	r3, [pc, #40]	; (8001bf0 <Reset_Encoders+0x64>)
 8001bc6:	f04f 0200 	mov.w	r2, #0
 8001bca:	60da      	str	r2, [r3, #12]
	odom.right_speed = 0;
 8001bcc:	4b08      	ldr	r3, [pc, #32]	; (8001bf0 <Reset_Encoders+0x64>)
 8001bce:	f04f 0200 	mov.w	r2, #0
 8001bd2:	611a      	str	r2, [r3, #16]
}
 8001bd4:	bf00      	nop
 8001bd6:	370c      	adds	r7, #12
 8001bd8:	46bd      	mov	sp, r7
 8001bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bde:	4770      	bx	lr
 8001be0:	2000012c 	.word	0x2000012c
 8001be4:	20000130 	.word	0x20000130
 8001be8:	20000134 	.word	0x20000134
 8001bec:	20000138 	.word	0x20000138
 8001bf0:	200000bc 	.word	0x200000bc

08001bf4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	b082      	sub	sp, #8
 8001bf8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	607b      	str	r3, [r7, #4]
 8001bfe:	4b10      	ldr	r3, [pc, #64]	; (8001c40 <HAL_MspInit+0x4c>)
 8001c00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c02:	4a0f      	ldr	r2, [pc, #60]	; (8001c40 <HAL_MspInit+0x4c>)
 8001c04:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001c08:	6453      	str	r3, [r2, #68]	; 0x44
 8001c0a:	4b0d      	ldr	r3, [pc, #52]	; (8001c40 <HAL_MspInit+0x4c>)
 8001c0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c0e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001c12:	607b      	str	r3, [r7, #4]
 8001c14:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c16:	2300      	movs	r3, #0
 8001c18:	603b      	str	r3, [r7, #0]
 8001c1a:	4b09      	ldr	r3, [pc, #36]	; (8001c40 <HAL_MspInit+0x4c>)
 8001c1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c1e:	4a08      	ldr	r2, [pc, #32]	; (8001c40 <HAL_MspInit+0x4c>)
 8001c20:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c24:	6413      	str	r3, [r2, #64]	; 0x40
 8001c26:	4b06      	ldr	r3, [pc, #24]	; (8001c40 <HAL_MspInit+0x4c>)
 8001c28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c2a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c2e:	603b      	str	r3, [r7, #0]
 8001c30:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001c32:	2007      	movs	r0, #7
 8001c34:	f000 fcde 	bl	80025f4 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c38:	bf00      	nop
 8001c3a:	3708      	adds	r7, #8
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	bd80      	pop	{r7, pc}
 8001c40:	40023800 	.word	0x40023800

08001c44 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c44:	b480      	push	{r7}
 8001c46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001c48:	e7fe      	b.n	8001c48 <NMI_Handler+0x4>

08001c4a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c4a:	b480      	push	{r7}
 8001c4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c4e:	e7fe      	b.n	8001c4e <HardFault_Handler+0x4>

08001c50 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c50:	b480      	push	{r7}
 8001c52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c54:	e7fe      	b.n	8001c54 <MemManage_Handler+0x4>

08001c56 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c56:	b480      	push	{r7}
 8001c58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c5a:	e7fe      	b.n	8001c5a <BusFault_Handler+0x4>

08001c5c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c5c:	b480      	push	{r7}
 8001c5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c60:	e7fe      	b.n	8001c60 <UsageFault_Handler+0x4>

08001c62 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001c62:	b480      	push	{r7}
 8001c64:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001c66:	bf00      	nop
 8001c68:	46bd      	mov	sp, r7
 8001c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6e:	4770      	bx	lr

08001c70 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c70:	b480      	push	{r7}
 8001c72:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c74:	bf00      	nop
 8001c76:	46bd      	mov	sp, r7
 8001c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7c:	4770      	bx	lr

08001c7e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001c7e:	b480      	push	{r7}
 8001c80:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001c82:	bf00      	nop
 8001c84:	46bd      	mov	sp, r7
 8001c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c8a:	4770      	bx	lr

08001c8c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c90:	f000 fbde 	bl	8002450 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c94:	bf00      	nop
 8001c96:	bd80      	pop	{r7, pc}

08001c98 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001c98:	b480      	push	{r7}
 8001c9a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001c9c:	4b06      	ldr	r3, [pc, #24]	; (8001cb8 <SystemInit+0x20>)
 8001c9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001ca2:	4a05      	ldr	r2, [pc, #20]	; (8001cb8 <SystemInit+0x20>)
 8001ca4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001ca8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001cac:	bf00      	nop
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb4:	4770      	bx	lr
 8001cb6:	bf00      	nop
 8001cb8:	e000ed00 	.word	0xe000ed00

08001cbc <__NVIC_SetPriorityGrouping>:
{
 8001cbc:	b480      	push	{r7}
 8001cbe:	b085      	sub	sp, #20
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	f003 0307 	and.w	r3, r3, #7
 8001cca:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ccc:	4b0c      	ldr	r3, [pc, #48]	; (8001d00 <__NVIC_SetPriorityGrouping+0x44>)
 8001cce:	68db      	ldr	r3, [r3, #12]
 8001cd0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001cd2:	68ba      	ldr	r2, [r7, #8]
 8001cd4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001cd8:	4013      	ands	r3, r2
 8001cda:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ce0:	68bb      	ldr	r3, [r7, #8]
 8001ce2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001ce4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001ce8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001cec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001cee:	4a04      	ldr	r2, [pc, #16]	; (8001d00 <__NVIC_SetPriorityGrouping+0x44>)
 8001cf0:	68bb      	ldr	r3, [r7, #8]
 8001cf2:	60d3      	str	r3, [r2, #12]
}
 8001cf4:	bf00      	nop
 8001cf6:	3714      	adds	r7, #20
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cfe:	4770      	bx	lr
 8001d00:	e000ed00 	.word	0xe000ed00

08001d04 <__NVIC_EnableIRQ>:
{
 8001d04:	b480      	push	{r7}
 8001d06:	b083      	sub	sp, #12
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	4603      	mov	r3, r0
 8001d0c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	db0b      	blt.n	8001d2e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d16:	79fb      	ldrb	r3, [r7, #7]
 8001d18:	f003 021f 	and.w	r2, r3, #31
 8001d1c:	4907      	ldr	r1, [pc, #28]	; (8001d3c <__NVIC_EnableIRQ+0x38>)
 8001d1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d22:	095b      	lsrs	r3, r3, #5
 8001d24:	2001      	movs	r0, #1
 8001d26:	fa00 f202 	lsl.w	r2, r0, r2
 8001d2a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001d2e:	bf00      	nop
 8001d30:	370c      	adds	r7, #12
 8001d32:	46bd      	mov	sp, r7
 8001d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d38:	4770      	bx	lr
 8001d3a:	bf00      	nop
 8001d3c:	e000e100 	.word	0xe000e100

08001d40 <__NVIC_SetPriority>:
{
 8001d40:	b480      	push	{r7}
 8001d42:	b083      	sub	sp, #12
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	4603      	mov	r3, r0
 8001d48:	6039      	str	r1, [r7, #0]
 8001d4a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d4c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	db0a      	blt.n	8001d6a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d54:	683b      	ldr	r3, [r7, #0]
 8001d56:	b2da      	uxtb	r2, r3
 8001d58:	490c      	ldr	r1, [pc, #48]	; (8001d8c <__NVIC_SetPriority+0x4c>)
 8001d5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d5e:	0112      	lsls	r2, r2, #4
 8001d60:	b2d2      	uxtb	r2, r2
 8001d62:	440b      	add	r3, r1
 8001d64:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001d68:	e00a      	b.n	8001d80 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d6a:	683b      	ldr	r3, [r7, #0]
 8001d6c:	b2da      	uxtb	r2, r3
 8001d6e:	4908      	ldr	r1, [pc, #32]	; (8001d90 <__NVIC_SetPriority+0x50>)
 8001d70:	79fb      	ldrb	r3, [r7, #7]
 8001d72:	f003 030f 	and.w	r3, r3, #15
 8001d76:	3b04      	subs	r3, #4
 8001d78:	0112      	lsls	r2, r2, #4
 8001d7a:	b2d2      	uxtb	r2, r2
 8001d7c:	440b      	add	r3, r1
 8001d7e:	761a      	strb	r2, [r3, #24]
}
 8001d80:	bf00      	nop
 8001d82:	370c      	adds	r7, #12
 8001d84:	46bd      	mov	sp, r7
 8001d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8a:	4770      	bx	lr
 8001d8c:	e000e100 	.word	0xe000e100
 8001d90:	e000ed00 	.word	0xe000ed00

08001d94 <NVIC_EncodePriority>:
{
 8001d94:	b480      	push	{r7}
 8001d96:	b089      	sub	sp, #36	; 0x24
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	60f8      	str	r0, [r7, #12]
 8001d9c:	60b9      	str	r1, [r7, #8]
 8001d9e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001da0:	68fb      	ldr	r3, [r7, #12]
 8001da2:	f003 0307 	and.w	r3, r3, #7
 8001da6:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001da8:	69fb      	ldr	r3, [r7, #28]
 8001daa:	f1c3 0307 	rsb	r3, r3, #7
 8001dae:	2b04      	cmp	r3, #4
 8001db0:	bf28      	it	cs
 8001db2:	2304      	movcs	r3, #4
 8001db4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001db6:	69fb      	ldr	r3, [r7, #28]
 8001db8:	3304      	adds	r3, #4
 8001dba:	2b06      	cmp	r3, #6
 8001dbc:	d902      	bls.n	8001dc4 <NVIC_EncodePriority+0x30>
 8001dbe:	69fb      	ldr	r3, [r7, #28]
 8001dc0:	3b03      	subs	r3, #3
 8001dc2:	e000      	b.n	8001dc6 <NVIC_EncodePriority+0x32>
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001dc8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001dcc:	69bb      	ldr	r3, [r7, #24]
 8001dce:	fa02 f303 	lsl.w	r3, r2, r3
 8001dd2:	43da      	mvns	r2, r3
 8001dd4:	68bb      	ldr	r3, [r7, #8]
 8001dd6:	401a      	ands	r2, r3
 8001dd8:	697b      	ldr	r3, [r7, #20]
 8001dda:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ddc:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001de0:	697b      	ldr	r3, [r7, #20]
 8001de2:	fa01 f303 	lsl.w	r3, r1, r3
 8001de6:	43d9      	mvns	r1, r3
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001dec:	4313      	orrs	r3, r2
}
 8001dee:	4618      	mov	r0, r3
 8001df0:	3724      	adds	r7, #36	; 0x24
 8001df2:	46bd      	mov	sp, r7
 8001df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df8:	4770      	bx	lr

08001dfa <buffer_write>:
	volatile uint8_t head;
	volatile uint8_t tail;
}circular_buff;

static inline void buffer_write(circular_buff* buf, uint8_t x)
{
 8001dfa:	b480      	push	{r7}
 8001dfc:	b083      	sub	sp, #12
 8001dfe:	af00      	add	r7, sp, #0
 8001e00:	6078      	str	r0, [r7, #4]
 8001e02:	460b      	mov	r3, r1
 8001e04:	70fb      	strb	r3, [r7, #3]
	buf->buffer[buf->tail]=x;
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	685b      	ldr	r3, [r3, #4]
 8001e0a:	687a      	ldr	r2, [r7, #4]
 8001e0c:	7a52      	ldrb	r2, [r2, #9]
 8001e0e:	b2d2      	uxtb	r2, r2
 8001e10:	4413      	add	r3, r2
 8001e12:	78fa      	ldrb	r2, [r7, #3]
 8001e14:	701a      	strb	r2, [r3, #0]

	if ((buf->tail + 1) >= buf->len)
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	7a5b      	ldrb	r3, [r3, #9]
 8001e1a:	b2db      	uxtb	r3, r3
 8001e1c:	3301      	adds	r3, #1
 8001e1e:	687a      	ldr	r2, [r7, #4]
 8001e20:	7812      	ldrb	r2, [r2, #0]
 8001e22:	4293      	cmp	r3, r2
 8001e24:	db03      	blt.n	8001e2e <buffer_write+0x34>
		buf->tail = 0;
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	2200      	movs	r2, #0
 8001e2a:	725a      	strb	r2, [r3, #9]
	else
		buf->tail++;
}
 8001e2c:	e006      	b.n	8001e3c <buffer_write+0x42>
		buf->tail++;
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	7a5b      	ldrb	r3, [r3, #9]
 8001e32:	b2db      	uxtb	r3, r3
 8001e34:	3301      	adds	r3, #1
 8001e36:	b2da      	uxtb	r2, r3
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	725a      	strb	r2, [r3, #9]
}
 8001e3c:	bf00      	nop
 8001e3e:	370c      	adds	r7, #12
 8001e40:	46bd      	mov	sp, r7
 8001e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e46:	4770      	bx	lr

08001e48 <buffer_read>:

static inline uint8_t buffer_read(circular_buff* buf)
{
 8001e48:	b480      	push	{r7}
 8001e4a:	b085      	sub	sp, #20
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	6078      	str	r0, [r7, #4]
	if (buf->head == buf->tail)
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	7a1b      	ldrb	r3, [r3, #8]
 8001e54:	b2da      	uxtb	r2, r3
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	7a5b      	ldrb	r3, [r3, #9]
 8001e5a:	b2db      	uxtb	r3, r3
 8001e5c:	429a      	cmp	r2, r3
 8001e5e:	d101      	bne.n	8001e64 <buffer_read+0x1c>
		return '\0';
 8001e60:	2300      	movs	r3, #0
 8001e62:	e01b      	b.n	8001e9c <buffer_read+0x54>

	uint8_t read = buf->buffer[buf->head];
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	685b      	ldr	r3, [r3, #4]
 8001e68:	687a      	ldr	r2, [r7, #4]
 8001e6a:	7a12      	ldrb	r2, [r2, #8]
 8001e6c:	b2d2      	uxtb	r2, r2
 8001e6e:	4413      	add	r3, r2
 8001e70:	781b      	ldrb	r3, [r3, #0]
 8001e72:	73fb      	strb	r3, [r7, #15]

	if ((buf->head + 1) >= buf->len)
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	7a1b      	ldrb	r3, [r3, #8]
 8001e78:	b2db      	uxtb	r3, r3
 8001e7a:	3301      	adds	r3, #1
 8001e7c:	687a      	ldr	r2, [r7, #4]
 8001e7e:	7812      	ldrb	r2, [r2, #0]
 8001e80:	4293      	cmp	r3, r2
 8001e82:	db03      	blt.n	8001e8c <buffer_read+0x44>
		buf->head = 0;
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	2200      	movs	r2, #0
 8001e88:	721a      	strb	r2, [r3, #8]
 8001e8a:	e006      	b.n	8001e9a <buffer_read+0x52>
	else
		buf->head++;
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	7a1b      	ldrb	r3, [r3, #8]
 8001e90:	b2db      	uxtb	r3, r3
 8001e92:	3301      	adds	r3, #1
 8001e94:	b2da      	uxtb	r2, r3
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	721a      	strb	r2, [r3, #8]

	return read;
 8001e9a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e9c:	4618      	mov	r0, r3
 8001e9e:	3714      	adds	r7, #20
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea6:	4770      	bx	lr

08001ea8 <buffer_check>:

static inline uint8_t buffer_check(circular_buff* buf, uint8_t pos)
{
 8001ea8:	b480      	push	{r7}
 8001eaa:	b085      	sub	sp, #20
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	6078      	str	r0, [r7, #4]
 8001eb0:	460b      	mov	r3, r1
 8001eb2:	70fb      	strb	r3, [r7, #3]
	if ((buf->head == buf->tail) || (pos < buf->head && pos > buf->tail) || (pos < buf->tail && pos > buf->head))
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	7a1b      	ldrb	r3, [r3, #8]
 8001eb8:	b2da      	uxtb	r2, r3
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	7a5b      	ldrb	r3, [r3, #9]
 8001ebe:	b2db      	uxtb	r3, r3
 8001ec0:	429a      	cmp	r2, r3
 8001ec2:	d017      	beq.n	8001ef4 <buffer_check+0x4c>
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	7a1b      	ldrb	r3, [r3, #8]
 8001ec8:	b2db      	uxtb	r3, r3
 8001eca:	78fa      	ldrb	r2, [r7, #3]
 8001ecc:	429a      	cmp	r2, r3
 8001ece:	d205      	bcs.n	8001edc <buffer_check+0x34>
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	7a5b      	ldrb	r3, [r3, #9]
 8001ed4:	b2db      	uxtb	r3, r3
 8001ed6:	78fa      	ldrb	r2, [r7, #3]
 8001ed8:	429a      	cmp	r2, r3
 8001eda:	d80b      	bhi.n	8001ef4 <buffer_check+0x4c>
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	7a5b      	ldrb	r3, [r3, #9]
 8001ee0:	b2db      	uxtb	r3, r3
 8001ee2:	78fa      	ldrb	r2, [r7, #3]
 8001ee4:	429a      	cmp	r2, r3
 8001ee6:	d207      	bcs.n	8001ef8 <buffer_check+0x50>
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	7a1b      	ldrb	r3, [r3, #8]
 8001eec:	b2db      	uxtb	r3, r3
 8001eee:	78fa      	ldrb	r2, [r7, #3]
 8001ef0:	429a      	cmp	r2, r3
 8001ef2:	d901      	bls.n	8001ef8 <buffer_check+0x50>
		return '\0';
 8001ef4:	2300      	movs	r3, #0
 8001ef6:	e006      	b.n	8001f06 <buffer_check+0x5e>

	uint8_t read = buf->buffer[pos];
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	685a      	ldr	r2, [r3, #4]
 8001efc:	78fb      	ldrb	r3, [r7, #3]
 8001efe:	4413      	add	r3, r2
 8001f00:	781b      	ldrb	r3, [r3, #0]
 8001f02:	73fb      	strb	r3, [r7, #15]

	return read;
 8001f04:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f06:	4618      	mov	r0, r3
 8001f08:	3714      	adds	r7, #20
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f10:	4770      	bx	lr
	...

08001f14 <USART2_Init>:
	uint8_t u[4];
}convert_float;

// Initializes USART2 over pins PA2 and PA3 with interrupt handler
void USART2_Init()
{
 8001f14:	b580      	push	{r7, lr}
 8001f16:	b082      	sub	sp, #8
 8001f18:	af00      	add	r7, sp, #0
	uint32_t uartdiv = SystemCoreClock/2 / BAUDRATE;
 8001f1a:	4b28      	ldr	r3, [pc, #160]	; (8001fbc <USART2_Init+0xa8>)
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	4a28      	ldr	r2, [pc, #160]	; (8001fc0 <USART2_Init+0xac>)
 8001f20:	fba2 2303 	umull	r2, r3, r2, r3
 8001f24:	0c5b      	lsrs	r3, r3, #17
 8001f26:	607b      	str	r3, [r7, #4]
    uint32_t uart_pri_encoding = NVIC_EncodePriority( 0, 1, 0 );
 8001f28:	2200      	movs	r2, #0
 8001f2a:	2101      	movs	r1, #1
 8001f2c:	2000      	movs	r0, #0
 8001f2e:	f7ff ff31 	bl	8001d94 <NVIC_EncodePriority>
 8001f32:	6038      	str	r0, [r7, #0]

	// Enable clock for port A
	RCC->AHB1ENR |= ( RCC_AHB1ENR_GPIOAEN );
 8001f34:	4b23      	ldr	r3, [pc, #140]	; (8001fc4 <USART2_Init+0xb0>)
 8001f36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f38:	4a22      	ldr	r2, [pc, #136]	; (8001fc4 <USART2_Init+0xb0>)
 8001f3a:	f043 0301 	orr.w	r3, r3, #1
 8001f3e:	6313      	str	r3, [r2, #48]	; 0x30

	// Clock source for USART2
	RCC->APB1ENR |= ( RCC_APB1ENR_USART2EN );
 8001f40:	4b20      	ldr	r3, [pc, #128]	; (8001fc4 <USART2_Init+0xb0>)
 8001f42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f44:	4a1f      	ldr	r2, [pc, #124]	; (8001fc4 <USART2_Init+0xb0>)
 8001f46:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001f4a:	6413      	str	r3, [r2, #64]	; 0x40

	// PA2-3 AF7
	UART_Port->MODER &= ~(0b11 << 2*TX_Pin | 0b11 << 2*RX_PIN);
 8001f4c:	4b1e      	ldr	r3, [pc, #120]	; (8001fc8 <USART2_Init+0xb4>)
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	4a1d      	ldr	r2, [pc, #116]	; (8001fc8 <USART2_Init+0xb4>)
 8001f52:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001f56:	6013      	str	r3, [r2, #0]
	UART_Port->MODER |=  (0b10 << 2*TX_Pin | 0b10 << 2*RX_PIN);
 8001f58:	4b1b      	ldr	r3, [pc, #108]	; (8001fc8 <USART2_Init+0xb4>)
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	4a1a      	ldr	r2, [pc, #104]	; (8001fc8 <USART2_Init+0xb4>)
 8001f5e:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 8001f62:	6013      	str	r3, [r2, #0]

	UART_Port->AFR[0] &= ~(0b1111 << 4*TX_Pin | 0b1111 << 4*RX_PIN);
 8001f64:	4b18      	ldr	r3, [pc, #96]	; (8001fc8 <USART2_Init+0xb4>)
 8001f66:	6a1b      	ldr	r3, [r3, #32]
 8001f68:	4a17      	ldr	r2, [pc, #92]	; (8001fc8 <USART2_Init+0xb4>)
 8001f6a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001f6e:	6213      	str	r3, [r2, #32]
	UART_Port->AFR[0] |=  (0b0111 << 4*TX_Pin | 0b0111 << 4*RX_PIN);
 8001f70:	4b15      	ldr	r3, [pc, #84]	; (8001fc8 <USART2_Init+0xb4>)
 8001f72:	6a1b      	ldr	r3, [r3, #32]
 8001f74:	4a14      	ldr	r2, [pc, #80]	; (8001fc8 <USART2_Init+0xb4>)
 8001f76:	f443 43ee 	orr.w	r3, r3, #30464	; 0x7700
 8001f7a:	6213      	str	r3, [r2, #32]

    // Setup the NVIC to enable interrupts.
    NVIC_SetPriorityGrouping( 0 );
 8001f7c:	2000      	movs	r0, #0
 8001f7e:	f7ff fe9d 	bl	8001cbc <__NVIC_SetPriorityGrouping>
    // UART receive interrupts should be high priority.
    NVIC_SetPriority( USART2_IRQn, uart_pri_encoding );
 8001f82:	6839      	ldr	r1, [r7, #0]
 8001f84:	2026      	movs	r0, #38	; 0x26
 8001f86:	f7ff fedb 	bl	8001d40 <__NVIC_SetPriority>
    NVIC_EnableIRQ( USART2_IRQn );
 8001f8a:	2026      	movs	r0, #38	; 0x26
 8001f8c:	f7ff feba 	bl	8001d04 <__NVIC_EnableIRQ>

    // Set BaudRate to 115200
    USART2->BRR = ((uartdiv/16) << USART_BRR_DIV_Mantissa_Pos |
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	091b      	lsrs	r3, r3, #4
 8001f94:	011a      	lsls	r2, r3, #4
    			   (uartdiv%16) << USART_BRR_DIV_Fraction_Pos);
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	f003 030f 	and.w	r3, r3, #15
    USART2->BRR = ((uartdiv/16) << USART_BRR_DIV_Mantissa_Pos |
 8001f9c:	490b      	ldr	r1, [pc, #44]	; (8001fcc <USART2_Init+0xb8>)
 8001f9e:	4313      	orrs	r3, r2
 8001fa0:	608b      	str	r3, [r1, #8]

    USART2->CR1 |= (USART_CR1_RE | USART_CR1_TE | USART_CR1_UE | USART_CR1_RXNEIE);
 8001fa2:	4b0a      	ldr	r3, [pc, #40]	; (8001fcc <USART2_Init+0xb8>)
 8001fa4:	68db      	ldr	r3, [r3, #12]
 8001fa6:	4a09      	ldr	r2, [pc, #36]	; (8001fcc <USART2_Init+0xb8>)
 8001fa8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001fac:	f043 032c 	orr.w	r3, r3, #44	; 0x2c
 8001fb0:	60d3      	str	r3, [r2, #12]
}
 8001fb2:	bf00      	nop
 8001fb4:	3708      	adds	r7, #8
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	bd80      	pop	{r7, pc}
 8001fba:	bf00      	nop
 8001fbc:	200000d0 	.word	0x200000d0
 8001fc0:	91a2b3c5 	.word	0x91a2b3c5
 8001fc4:	40023800 	.word	0x40023800
 8001fc8:	40020000 	.word	0x40020000
 8001fcc:	40004400 	.word	0x40004400

08001fd0 <USART2_IRQHandler>:

// Interrupt handler for receiving data over UART
void USART2_IRQHandler(void)
{
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	af00      	add	r7, sp, #0
	if (USART2->SR & USART_SR_RXNE) {
 8001fd4:	4b09      	ldr	r3, [pc, #36]	; (8001ffc <USART2_IRQHandler+0x2c>)
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	f003 0320 	and.w	r3, r3, #32
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d00a      	beq.n	8001ff6 <USART2_IRQHandler+0x26>
	  c = USART2->DR;
 8001fe0:	4b06      	ldr	r3, [pc, #24]	; (8001ffc <USART2_IRQHandler+0x2c>)
 8001fe2:	685b      	ldr	r3, [r3, #4]
 8001fe4:	b2da      	uxtb	r2, r3
 8001fe6:	4b06      	ldr	r3, [pc, #24]	; (8002000 <USART2_IRQHandler+0x30>)
 8001fe8:	701a      	strb	r2, [r3, #0]
	  buffer_write(&in_buf, c);
 8001fea:	4b05      	ldr	r3, [pc, #20]	; (8002000 <USART2_IRQHandler+0x30>)
 8001fec:	781b      	ldrb	r3, [r3, #0]
 8001fee:	4619      	mov	r1, r3
 8001ff0:	4804      	ldr	r0, [pc, #16]	; (8002004 <USART2_IRQHandler+0x34>)
 8001ff2:	f7ff ff02 	bl	8001dfa <buffer_write>
	}
}
 8001ff6:	bf00      	nop
 8001ff8:	bd80      	pop	{r7, pc}
 8001ffa:	bf00      	nop
 8001ffc:	40004400 	.word	0x40004400
 8002000:	20000275 	.word	0x20000275
 8002004:	200000d4 	.word	0x200000d4

08002008 <UART_Interrupt_Init>:

// Configures timer TIM10 with interrupt every 1ms which check input buffer
void UART_Interrupt_Init()
{
 8002008:	b580      	push	{r7, lr}
 800200a:	b082      	sub	sp, #8
 800200c:	af00      	add	r7, sp, #0
	// Lower priority than UART IRQHandler, higher priority than PID
	uint32_t tim11_pri_encoding = NVIC_EncodePriority(0, 1, 1);
 800200e:	2201      	movs	r2, #1
 8002010:	2101      	movs	r1, #1
 8002012:	2000      	movs	r0, #0
 8002014:	f7ff febe 	bl	8001d94 <NVIC_EncodePriority>
 8002018:	6078      	str	r0, [r7, #4]

	// Clock source for TIM11
	RCC->APB2ENR |= ( RCC_APB2ENR_TIM11EN );
 800201a:	4b16      	ldr	r3, [pc, #88]	; (8002074 <UART_Interrupt_Init+0x6c>)
 800201c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800201e:	4a15      	ldr	r2, [pc, #84]	; (8002074 <UART_Interrupt_Init+0x6c>)
 8002020:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002024:	6453      	str	r3, [r2, #68]	; 0x44

	// Clock setup for TIM11, 1ms
	UART_Tim->PSC = 2 - 1;
 8002026:	4b14      	ldr	r3, [pc, #80]	; (8002078 <UART_Interrupt_Init+0x70>)
 8002028:	2201      	movs	r2, #1
 800202a:	629a      	str	r2, [r3, #40]	; 0x28
	UART_Tim->ARR = 42000 - 1;
 800202c:	4b12      	ldr	r3, [pc, #72]	; (8002078 <UART_Interrupt_Init+0x70>)
 800202e:	f24a 420f 	movw	r2, #41999	; 0xa40f
 8002032:	62da      	str	r2, [r3, #44]	; 0x2c

	// Enable immediate update of register on counter
	UART_Tim->EGR |= ( TIM_EGR_UG );
 8002034:	4b10      	ldr	r3, [pc, #64]	; (8002078 <UART_Interrupt_Init+0x70>)
 8002036:	695b      	ldr	r3, [r3, #20]
 8002038:	4a0f      	ldr	r2, [pc, #60]	; (8002078 <UART_Interrupt_Init+0x70>)
 800203a:	f043 0301 	orr.w	r3, r3, #1
 800203e:	6153      	str	r3, [r2, #20]

	// Enable interrupts for TIM11
	UART_Tim->DIER |= ( TIM_DIER_UIE );
 8002040:	4b0d      	ldr	r3, [pc, #52]	; (8002078 <UART_Interrupt_Init+0x70>)
 8002042:	68db      	ldr	r3, [r3, #12]
 8002044:	4a0c      	ldr	r2, [pc, #48]	; (8002078 <UART_Interrupt_Init+0x70>)
 8002046:	f043 0301 	orr.w	r3, r3, #1
 800204a:	60d3      	str	r3, [r2, #12]

	// Enable counter for TIM11
	UART_Tim->CR1 |= ( TIM_CR1_CEN );
 800204c:	4b0a      	ldr	r3, [pc, #40]	; (8002078 <UART_Interrupt_Init+0x70>)
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	4a09      	ldr	r2, [pc, #36]	; (8002078 <UART_Interrupt_Init+0x70>)
 8002052:	f043 0301 	orr.w	r3, r3, #1
 8002056:	6013      	str	r3, [r2, #0]

	// Enable interrupt
	NVIC_SetPriorityGrouping( 0 );
 8002058:	2000      	movs	r0, #0
 800205a:	f7ff fe2f 	bl	8001cbc <__NVIC_SetPriorityGrouping>
	NVIC_SetPriority( TIM1_TRG_COM_TIM11_IRQn, tim11_pri_encoding );
 800205e:	6879      	ldr	r1, [r7, #4]
 8002060:	201a      	movs	r0, #26
 8002062:	f7ff fe6d 	bl	8001d40 <__NVIC_SetPriority>
	NVIC_EnableIRQ( TIM1_TRG_COM_TIM11_IRQn );
 8002066:	201a      	movs	r0, #26
 8002068:	f7ff fe4c 	bl	8001d04 <__NVIC_EnableIRQ>
}
 800206c:	bf00      	nop
 800206e:	3708      	adds	r7, #8
 8002070:	46bd      	mov	sp, r7
 8002072:	bd80      	pop	{r7, pc}
 8002074:	40023800 	.word	0x40023800
 8002078:	40014800 	.word	0x40014800

0800207c <TIM1_TRG_COM_TIM11_IRQHandler>:

// Checks input buffer for messages from connected device
void TIM1_TRG_COM_TIM11_IRQHandler(void){
 800207c:	b580      	push	{r7, lr}
 800207e:	b082      	sub	sp, #8
 8002080:	af00      	add	r7, sp, #0

	uart_interrupt_counter++;
 8002082:	4b32      	ldr	r3, [pc, #200]	; (800214c <TIM1_TRG_COM_TIM11_IRQHandler+0xd0>)
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	3301      	adds	r3, #1
 8002088:	4a30      	ldr	r2, [pc, #192]	; (800214c <TIM1_TRG_COM_TIM11_IRQHandler+0xd0>)
 800208a:	6013      	str	r3, [r2, #0]

	if (uart_interrupt_counter % UART_TIME == 0){
 800208c:	4b2f      	ldr	r3, [pc, #188]	; (800214c <TIM1_TRG_COM_TIM11_IRQHandler+0xd0>)
 800208e:	6819      	ldr	r1, [r3, #0]
 8002090:	4b2f      	ldr	r3, [pc, #188]	; (8002150 <TIM1_TRG_COM_TIM11_IRQHandler+0xd4>)
 8002092:	fba3 2301 	umull	r2, r3, r3, r1
 8002096:	08da      	lsrs	r2, r3, #3
 8002098:	4613      	mov	r3, r2
 800209a:	009b      	lsls	r3, r3, #2
 800209c:	4413      	add	r3, r2
 800209e:	005b      	lsls	r3, r3, #1
 80020a0:	1aca      	subs	r2, r1, r3
 80020a2:	2a00      	cmp	r2, #0
 80020a4:	d147      	bne.n	8002136 <TIM1_TRG_COM_TIM11_IRQHandler+0xba>
		//Send_Byte('1');
		// TODO read buffer and discard message if it isn't valid
		uint8_t* recv = Read_Buffer();
 80020a6:	f000 f899 	bl	80021dc <Read_Buffer>
 80020aa:	6078      	str	r0, [r7, #4]
		if (*recv != null){
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	781a      	ldrb	r2, [r3, #0]
 80020b0:	4b28      	ldr	r3, [pc, #160]	; (8002154 <TIM1_TRG_COM_TIM11_IRQHandler+0xd8>)
 80020b2:	781b      	ldrb	r3, [r3, #0]
 80020b4:	429a      	cmp	r2, r3
 80020b6:	d03e      	beq.n	8002136 <TIM1_TRG_COM_TIM11_IRQHandler+0xba>
			switch(recv[1]){
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	3301      	adds	r3, #1
 80020bc:	781b      	ldrb	r3, [r3, #0]
 80020be:	2b49      	cmp	r3, #73	; 0x49
 80020c0:	d036      	beq.n	8002130 <TIM1_TRG_COM_TIM11_IRQHandler+0xb4>
 80020c2:	2b53      	cmp	r3, #83	; 0x53
 80020c4:	d136      	bne.n	8002134 <TIM1_TRG_COM_TIM11_IRQHandler+0xb8>
			case SPEED_RECEIVE:
				// left speed
				convert_float.u[0] = recv[3];
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	78da      	ldrb	r2, [r3, #3]
 80020ca:	4b23      	ldr	r3, [pc, #140]	; (8002158 <TIM1_TRG_COM_TIM11_IRQHandler+0xdc>)
 80020cc:	701a      	strb	r2, [r3, #0]
				convert_float.u[1] = recv[4];
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	791a      	ldrb	r2, [r3, #4]
 80020d2:	4b21      	ldr	r3, [pc, #132]	; (8002158 <TIM1_TRG_COM_TIM11_IRQHandler+0xdc>)
 80020d4:	705a      	strb	r2, [r3, #1]
				convert_float.u[2] = recv[5];
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	795a      	ldrb	r2, [r3, #5]
 80020da:	4b1f      	ldr	r3, [pc, #124]	; (8002158 <TIM1_TRG_COM_TIM11_IRQHandler+0xdc>)
 80020dc:	709a      	strb	r2, [r3, #2]
				convert_float.u[3] = recv[6];
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	799a      	ldrb	r2, [r3, #6]
 80020e2:	4b1d      	ldr	r3, [pc, #116]	; (8002158 <TIM1_TRG_COM_TIM11_IRQHandler+0xdc>)
 80020e4:	70da      	strb	r2, [r3, #3]

				left_speed = convert_float.f;
 80020e6:	4b1c      	ldr	r3, [pc, #112]	; (8002158 <TIM1_TRG_COM_TIM11_IRQHandler+0xdc>)
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	4a1c      	ldr	r2, [pc, #112]	; (800215c <TIM1_TRG_COM_TIM11_IRQHandler+0xe0>)
 80020ec:	6013      	str	r3, [r2, #0]

				// left speed
				convert_float.u[0] = recv[7];
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	79da      	ldrb	r2, [r3, #7]
 80020f2:	4b19      	ldr	r3, [pc, #100]	; (8002158 <TIM1_TRG_COM_TIM11_IRQHandler+0xdc>)
 80020f4:	701a      	strb	r2, [r3, #0]
				convert_float.u[1] = recv[8];
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	7a1a      	ldrb	r2, [r3, #8]
 80020fa:	4b17      	ldr	r3, [pc, #92]	; (8002158 <TIM1_TRG_COM_TIM11_IRQHandler+0xdc>)
 80020fc:	705a      	strb	r2, [r3, #1]
				convert_float.u[2] = recv[9];
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	7a5a      	ldrb	r2, [r3, #9]
 8002102:	4b15      	ldr	r3, [pc, #84]	; (8002158 <TIM1_TRG_COM_TIM11_IRQHandler+0xdc>)
 8002104:	709a      	strb	r2, [r3, #2]
				convert_float.u[3] = recv[10];
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	7a9a      	ldrb	r2, [r3, #10]
 800210a:	4b13      	ldr	r3, [pc, #76]	; (8002158 <TIM1_TRG_COM_TIM11_IRQHandler+0xdc>)
 800210c:	70da      	strb	r2, [r3, #3]

				right_speed = convert_float.f;
 800210e:	4b12      	ldr	r3, [pc, #72]	; (8002158 <TIM1_TRG_COM_TIM11_IRQHandler+0xdc>)
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	4a13      	ldr	r2, [pc, #76]	; (8002160 <TIM1_TRG_COM_TIM11_IRQHandler+0xe4>)
 8002114:	6013      	str	r3, [r2, #0]

				Set_Motor_Speed(left_speed, right_speed);
 8002116:	4b11      	ldr	r3, [pc, #68]	; (800215c <TIM1_TRG_COM_TIM11_IRQHandler+0xe0>)
 8002118:	edd3 7a00 	vldr	s15, [r3]
 800211c:	4b10      	ldr	r3, [pc, #64]	; (8002160 <TIM1_TRG_COM_TIM11_IRQHandler+0xe4>)
 800211e:	ed93 7a00 	vldr	s14, [r3]
 8002122:	eef0 0a47 	vmov.f32	s1, s14
 8002126:	eeb0 0a67 	vmov.f32	s0, s15
 800212a:	f7ff f9ad 	bl	8001488 <Set_Motor_Speed>
				break;
 800212e:	e002      	b.n	8002136 <TIM1_TRG_COM_TIM11_IRQHandler+0xba>
			case INIT_RECEIVE:
				break;
 8002130:	bf00      	nop
 8002132:	e000      	b.n	8002136 <TIM1_TRG_COM_TIM11_IRQHandler+0xba>
			default:
				break;
 8002134:	bf00      	nop
		}
		// TODO send acknowledge to the connected device
	}

	// Clears interrupt flag so that other interrupts can work
	UART_Tim->SR &= ~TIM_SR_UIF;
 8002136:	4b0b      	ldr	r3, [pc, #44]	; (8002164 <TIM1_TRG_COM_TIM11_IRQHandler+0xe8>)
 8002138:	691b      	ldr	r3, [r3, #16]
 800213a:	4a0a      	ldr	r2, [pc, #40]	; (8002164 <TIM1_TRG_COM_TIM11_IRQHandler+0xe8>)
 800213c:	f023 0301 	bic.w	r3, r3, #1
 8002140:	6113      	str	r3, [r2, #16]
}
 8002142:	bf00      	nop
 8002144:	3708      	adds	r7, #8
 8002146:	46bd      	mov	sp, r7
 8002148:	bd80      	pop	{r7, pc}
 800214a:	bf00      	nop
 800214c:	2000014c 	.word	0x2000014c
 8002150:	cccccccd 	.word	0xcccccccd
 8002154:	20000276 	.word	0x20000276
 8002158:	20000278 	.word	0x20000278
 800215c:	2000026c 	.word	0x2000026c
 8002160:	20000270 	.word	0x20000270
 8002164:	40014800 	.word	0x40014800

08002168 <Send_Byte>:

// Sends a character over UART to the connected device
void Send_Byte(uint8_t data)
{
 8002168:	b480      	push	{r7}
 800216a:	b083      	sub	sp, #12
 800216c:	af00      	add	r7, sp, #0
 800216e:	4603      	mov	r3, r0
 8002170:	71fb      	strb	r3, [r7, #7]
	while(!(USART2->SR & USART_SR_TXE)){};
 8002172:	bf00      	nop
 8002174:	4b07      	ldr	r3, [pc, #28]	; (8002194 <Send_Byte+0x2c>)
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800217c:	2b00      	cmp	r3, #0
 800217e:	d0f9      	beq.n	8002174 <Send_Byte+0xc>
	USART2->DR = data;
 8002180:	4a04      	ldr	r2, [pc, #16]	; (8002194 <Send_Byte+0x2c>)
 8002182:	79fb      	ldrb	r3, [r7, #7]
 8002184:	6053      	str	r3, [r2, #4]
}
 8002186:	bf00      	nop
 8002188:	370c      	adds	r7, #12
 800218a:	46bd      	mov	sp, r7
 800218c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002190:	4770      	bx	lr
 8002192:	bf00      	nop
 8002194:	40004400 	.word	0x40004400

08002198 <Send_Buffer>:

// Sends contents of output buffer to the connected device
void Send_Buffer()
{
 8002198:	b580      	push	{r7, lr}
 800219a:	af00      	add	r7, sp, #0
	send_data = buffer_read(&out_buf);
 800219c:	480d      	ldr	r0, [pc, #52]	; (80021d4 <Send_Buffer+0x3c>)
 800219e:	f7ff fe53 	bl	8001e48 <buffer_read>
 80021a2:	4603      	mov	r3, r0
 80021a4:	461a      	mov	r2, r3
 80021a6:	4b0c      	ldr	r3, [pc, #48]	; (80021d8 <Send_Buffer+0x40>)
 80021a8:	701a      	strb	r2, [r3, #0]

	while(send_data != '\0'){
 80021aa:	e00b      	b.n	80021c4 <Send_Buffer+0x2c>
		Send_Byte(send_data);
 80021ac:	4b0a      	ldr	r3, [pc, #40]	; (80021d8 <Send_Buffer+0x40>)
 80021ae:	781b      	ldrb	r3, [r3, #0]
 80021b0:	4618      	mov	r0, r3
 80021b2:	f7ff ffd9 	bl	8002168 <Send_Byte>
		send_data = buffer_read(&out_buf);
 80021b6:	4807      	ldr	r0, [pc, #28]	; (80021d4 <Send_Buffer+0x3c>)
 80021b8:	f7ff fe46 	bl	8001e48 <buffer_read>
 80021bc:	4603      	mov	r3, r0
 80021be:	461a      	mov	r2, r3
 80021c0:	4b05      	ldr	r3, [pc, #20]	; (80021d8 <Send_Buffer+0x40>)
 80021c2:	701a      	strb	r2, [r3, #0]
	while(send_data != '\0'){
 80021c4:	4b04      	ldr	r3, [pc, #16]	; (80021d8 <Send_Buffer+0x40>)
 80021c6:	781b      	ldrb	r3, [r3, #0]
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d1ef      	bne.n	80021ac <Send_Buffer+0x14>
	}
}
 80021cc:	bf00      	nop
 80021ce:	bf00      	nop
 80021d0:	bd80      	pop	{r7, pc}
 80021d2:	bf00      	nop
 80021d4:	200000e0 	.word	0x200000e0
 80021d8:	20000259 	.word	0x20000259

080021dc <Read_Buffer>:

// Returns a complete message from input buffer if it si valid
uint8_t* Read_Buffer()
{
 80021dc:	b590      	push	{r4, r7, lr}
 80021de:	b083      	sub	sp, #12
 80021e0:	af00      	add	r7, sp, #0
	first = buffer_check(&in_buf, in_buf.head);
 80021e2:	4b29      	ldr	r3, [pc, #164]	; (8002288 <Read_Buffer+0xac>)
 80021e4:	7a1b      	ldrb	r3, [r3, #8]
 80021e6:	b2db      	uxtb	r3, r3
 80021e8:	4619      	mov	r1, r3
 80021ea:	4827      	ldr	r0, [pc, #156]	; (8002288 <Read_Buffer+0xac>)
 80021ec:	f7ff fe5c 	bl	8001ea8 <buffer_check>
 80021f0:	4603      	mov	r3, r0
 80021f2:	461a      	mov	r2, r3
 80021f4:	4b25      	ldr	r3, [pc, #148]	; (800228c <Read_Buffer+0xb0>)
 80021f6:	701a      	strb	r2, [r3, #0]
	len   = buffer_check(&in_buf, in_buf.head + 2);
 80021f8:	4b23      	ldr	r3, [pc, #140]	; (8002288 <Read_Buffer+0xac>)
 80021fa:	7a1b      	ldrb	r3, [r3, #8]
 80021fc:	b2db      	uxtb	r3, r3
 80021fe:	3302      	adds	r3, #2
 8002200:	b2db      	uxtb	r3, r3
 8002202:	4619      	mov	r1, r3
 8002204:	4820      	ldr	r0, [pc, #128]	; (8002288 <Read_Buffer+0xac>)
 8002206:	f7ff fe4f 	bl	8001ea8 <buffer_check>
 800220a:	4603      	mov	r3, r0
 800220c:	461a      	mov	r2, r3
 800220e:	4b20      	ldr	r3, [pc, #128]	; (8002290 <Read_Buffer+0xb4>)
 8002210:	701a      	strb	r2, [r3, #0]
	last  = buffer_check(&in_buf, in_buf.head + len);
 8002212:	4b1d      	ldr	r3, [pc, #116]	; (8002288 <Read_Buffer+0xac>)
 8002214:	7a1b      	ldrb	r3, [r3, #8]
 8002216:	b2da      	uxtb	r2, r3
 8002218:	4b1d      	ldr	r3, [pc, #116]	; (8002290 <Read_Buffer+0xb4>)
 800221a:	781b      	ldrb	r3, [r3, #0]
 800221c:	4413      	add	r3, r2
 800221e:	b2db      	uxtb	r3, r3
 8002220:	4619      	mov	r1, r3
 8002222:	4819      	ldr	r0, [pc, #100]	; (8002288 <Read_Buffer+0xac>)
 8002224:	f7ff fe40 	bl	8001ea8 <buffer_check>
 8002228:	4603      	mov	r3, r0
 800222a:	461a      	mov	r2, r3
 800222c:	4b19      	ldr	r3, [pc, #100]	; (8002294 <Read_Buffer+0xb8>)
 800222e:	701a      	strb	r2, [r3, #0]
	if(first == START && last == STOP && len > 0){
 8002230:	4b16      	ldr	r3, [pc, #88]	; (800228c <Read_Buffer+0xb0>)
 8002232:	781b      	ldrb	r3, [r3, #0]
 8002234:	2bfa      	cmp	r3, #250	; 0xfa
 8002236:	d11c      	bne.n	8002272 <Read_Buffer+0x96>
 8002238:	4b16      	ldr	r3, [pc, #88]	; (8002294 <Read_Buffer+0xb8>)
 800223a:	781b      	ldrb	r3, [r3, #0]
 800223c:	2bfb      	cmp	r3, #251	; 0xfb
 800223e:	d118      	bne.n	8002272 <Read_Buffer+0x96>
 8002240:	4b13      	ldr	r3, [pc, #76]	; (8002290 <Read_Buffer+0xb4>)
 8002242:	781b      	ldrb	r3, [r3, #0]
 8002244:	2b00      	cmp	r3, #0
 8002246:	d014      	beq.n	8002272 <Read_Buffer+0x96>
		for(uint8_t i=0; i<len; i++)
 8002248:	2300      	movs	r3, #0
 800224a:	71fb      	strb	r3, [r7, #7]
 800224c:	e00a      	b.n	8002264 <Read_Buffer+0x88>
			recv_data[i] = buffer_read(&in_buf);
 800224e:	79fc      	ldrb	r4, [r7, #7]
 8002250:	480d      	ldr	r0, [pc, #52]	; (8002288 <Read_Buffer+0xac>)
 8002252:	f7ff fdf9 	bl	8001e48 <buffer_read>
 8002256:	4603      	mov	r3, r0
 8002258:	461a      	mov	r2, r3
 800225a:	4b0f      	ldr	r3, [pc, #60]	; (8002298 <Read_Buffer+0xbc>)
 800225c:	551a      	strb	r2, [r3, r4]
		for(uint8_t i=0; i<len; i++)
 800225e:	79fb      	ldrb	r3, [r7, #7]
 8002260:	3301      	adds	r3, #1
 8002262:	71fb      	strb	r3, [r7, #7]
 8002264:	4b0a      	ldr	r3, [pc, #40]	; (8002290 <Read_Buffer+0xb4>)
 8002266:	781b      	ldrb	r3, [r3, #0]
 8002268:	79fa      	ldrb	r2, [r7, #7]
 800226a:	429a      	cmp	r2, r3
 800226c:	d3ef      	bcc.n	800224e <Read_Buffer+0x72>
		return recv_data;
 800226e:	4b0a      	ldr	r3, [pc, #40]	; (8002298 <Read_Buffer+0xbc>)
 8002270:	e006      	b.n	8002280 <Read_Buffer+0xa4>
	}
	bad_msg_counter++;
 8002272:	4b0a      	ldr	r3, [pc, #40]	; (800229c <Read_Buffer+0xc0>)
 8002274:	781b      	ldrb	r3, [r3, #0]
 8002276:	3301      	adds	r3, #1
 8002278:	b2da      	uxtb	r2, r3
 800227a:	4b08      	ldr	r3, [pc, #32]	; (800229c <Read_Buffer+0xc0>)
 800227c:	701a      	strb	r2, [r3, #0]
	return &null;
 800227e:	4b08      	ldr	r3, [pc, #32]	; (80022a0 <Read_Buffer+0xc4>)
}
 8002280:	4618      	mov	r0, r3
 8002282:	370c      	adds	r7, #12
 8002284:	46bd      	mov	sp, r7
 8002286:	bd90      	pop	{r4, r7, pc}
 8002288:	200000d4 	.word	0x200000d4
 800228c:	20000255 	.word	0x20000255
 8002290:	20000256 	.word	0x20000256
 8002294:	20000257 	.word	0x20000257
 8002298:	2000025c 	.word	0x2000025c
 800229c:	20000274 	.word	0x20000274
 80022a0:	20000276 	.word	0x20000276

080022a4 <Send_Command>:

// Constructs a message and sends it through the output buffer to the connected device
void Send_Command(uint8_t code, float value[], uint8_t len)
{
 80022a4:	b580      	push	{r7, lr}
 80022a6:	b084      	sub	sp, #16
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	4603      	mov	r3, r0
 80022ac:	6039      	str	r1, [r7, #0]
 80022ae:	71fb      	strb	r3, [r7, #7]
 80022b0:	4613      	mov	r3, r2
 80022b2:	71bb      	strb	r3, [r7, #6]
	buffer_write(&out_buf, START);
 80022b4:	21fa      	movs	r1, #250	; 0xfa
 80022b6:	4825      	ldr	r0, [pc, #148]	; (800234c <Send_Command+0xa8>)
 80022b8:	f7ff fd9f 	bl	8001dfa <buffer_write>
	buffer_write(&out_buf, code);
 80022bc:	79fb      	ldrb	r3, [r7, #7]
 80022be:	4619      	mov	r1, r3
 80022c0:	4822      	ldr	r0, [pc, #136]	; (800234c <Send_Command+0xa8>)
 80022c2:	f7ff fd9a 	bl	8001dfa <buffer_write>
	buffer_write(&out_buf, len + 3);
 80022c6:	79bb      	ldrb	r3, [r7, #6]
 80022c8:	3303      	adds	r3, #3
 80022ca:	b2db      	uxtb	r3, r3
 80022cc:	4619      	mov	r1, r3
 80022ce:	481f      	ldr	r0, [pc, #124]	; (800234c <Send_Command+0xa8>)
 80022d0:	f7ff fd93 	bl	8001dfa <buffer_write>

	size = sizeof(value[0]);
 80022d4:	4b1e      	ldr	r3, [pc, #120]	; (8002350 <Send_Command+0xac>)
 80022d6:	2204      	movs	r2, #4
 80022d8:	701a      	strb	r2, [r3, #0]

	for(uint8_t i=0; i<len/size; i++){
 80022da:	2300      	movs	r3, #0
 80022dc:	73fb      	strb	r3, [r7, #15]
 80022de:	e021      	b.n	8002324 <Send_Command+0x80>
		convert_float.f = value[i];
 80022e0:	7bfb      	ldrb	r3, [r7, #15]
 80022e2:	009b      	lsls	r3, r3, #2
 80022e4:	683a      	ldr	r2, [r7, #0]
 80022e6:	4413      	add	r3, r2
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	4a1a      	ldr	r2, [pc, #104]	; (8002354 <Send_Command+0xb0>)
 80022ec:	6013      	str	r3, [r2, #0]

		buffer_write(&out_buf, convert_float.u[0]);
 80022ee:	4b19      	ldr	r3, [pc, #100]	; (8002354 <Send_Command+0xb0>)
 80022f0:	781b      	ldrb	r3, [r3, #0]
 80022f2:	4619      	mov	r1, r3
 80022f4:	4815      	ldr	r0, [pc, #84]	; (800234c <Send_Command+0xa8>)
 80022f6:	f7ff fd80 	bl	8001dfa <buffer_write>
		buffer_write(&out_buf, convert_float.u[1]);
 80022fa:	4b16      	ldr	r3, [pc, #88]	; (8002354 <Send_Command+0xb0>)
 80022fc:	785b      	ldrb	r3, [r3, #1]
 80022fe:	4619      	mov	r1, r3
 8002300:	4812      	ldr	r0, [pc, #72]	; (800234c <Send_Command+0xa8>)
 8002302:	f7ff fd7a 	bl	8001dfa <buffer_write>
		buffer_write(&out_buf, convert_float.u[2]);
 8002306:	4b13      	ldr	r3, [pc, #76]	; (8002354 <Send_Command+0xb0>)
 8002308:	789b      	ldrb	r3, [r3, #2]
 800230a:	4619      	mov	r1, r3
 800230c:	480f      	ldr	r0, [pc, #60]	; (800234c <Send_Command+0xa8>)
 800230e:	f7ff fd74 	bl	8001dfa <buffer_write>
		buffer_write(&out_buf, convert_float.u[3]);
 8002312:	4b10      	ldr	r3, [pc, #64]	; (8002354 <Send_Command+0xb0>)
 8002314:	78db      	ldrb	r3, [r3, #3]
 8002316:	4619      	mov	r1, r3
 8002318:	480c      	ldr	r0, [pc, #48]	; (800234c <Send_Command+0xa8>)
 800231a:	f7ff fd6e 	bl	8001dfa <buffer_write>
	for(uint8_t i=0; i<len/size; i++){
 800231e:	7bfb      	ldrb	r3, [r7, #15]
 8002320:	3301      	adds	r3, #1
 8002322:	73fb      	strb	r3, [r7, #15]
 8002324:	4b0a      	ldr	r3, [pc, #40]	; (8002350 <Send_Command+0xac>)
 8002326:	781b      	ldrb	r3, [r3, #0]
 8002328:	79ba      	ldrb	r2, [r7, #6]
 800232a:	fbb2 f3f3 	udiv	r3, r2, r3
 800232e:	b2db      	uxtb	r3, r3
 8002330:	7bfa      	ldrb	r2, [r7, #15]
 8002332:	429a      	cmp	r2, r3
 8002334:	d3d4      	bcc.n	80022e0 <Send_Command+0x3c>
	}

	buffer_write(&out_buf, STOP);
 8002336:	21fb      	movs	r1, #251	; 0xfb
 8002338:	4804      	ldr	r0, [pc, #16]	; (800234c <Send_Command+0xa8>)
 800233a:	f7ff fd5e 	bl	8001dfa <buffer_write>

	Send_Buffer();
 800233e:	f7ff ff2b 	bl	8002198 <Send_Buffer>
}
 8002342:	bf00      	nop
 8002344:	3710      	adds	r7, #16
 8002346:	46bd      	mov	sp, r7
 8002348:	bd80      	pop	{r7, pc}
 800234a:	bf00      	nop
 800234c:	200000e0 	.word	0x200000e0
 8002350:	20000258 	.word	0x20000258
 8002354:	20000278 	.word	0x20000278

08002358 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002358:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002390 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800235c:	f7ff fc9c 	bl	8001c98 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002360:	480c      	ldr	r0, [pc, #48]	; (8002394 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002362:	490d      	ldr	r1, [pc, #52]	; (8002398 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002364:	4a0d      	ldr	r2, [pc, #52]	; (800239c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002366:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002368:	e002      	b.n	8002370 <LoopCopyDataInit>

0800236a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800236a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800236c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800236e:	3304      	adds	r3, #4

08002370 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002370:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002372:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002374:	d3f9      	bcc.n	800236a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002376:	4a0a      	ldr	r2, [pc, #40]	; (80023a0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002378:	4c0a      	ldr	r4, [pc, #40]	; (80023a4 <LoopFillZerobss+0x22>)
  movs r3, #0
 800237a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800237c:	e001      	b.n	8002382 <LoopFillZerobss>

0800237e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800237e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002380:	3204      	adds	r2, #4

08002382 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002382:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002384:	d3fb      	bcc.n	800237e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002386:	f000 ff59 	bl	800323c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800238a:	f7fe fc89 	bl	8000ca0 <main>
  bx  lr    
 800238e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002390:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002394:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002398:	200000f4 	.word	0x200000f4
  ldr r2, =_sidata
 800239c:	080045c0 	.word	0x080045c0
  ldr r2, =_sbss
 80023a0:	200000f4 	.word	0x200000f4
  ldr r4, =_ebss
 80023a4:	20000280 	.word	0x20000280

080023a8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80023a8:	e7fe      	b.n	80023a8 <ADC_IRQHandler>
	...

080023ac <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80023b0:	4b0e      	ldr	r3, [pc, #56]	; (80023ec <HAL_Init+0x40>)
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	4a0d      	ldr	r2, [pc, #52]	; (80023ec <HAL_Init+0x40>)
 80023b6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80023ba:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80023bc:	4b0b      	ldr	r3, [pc, #44]	; (80023ec <HAL_Init+0x40>)
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	4a0a      	ldr	r2, [pc, #40]	; (80023ec <HAL_Init+0x40>)
 80023c2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80023c6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80023c8:	4b08      	ldr	r3, [pc, #32]	; (80023ec <HAL_Init+0x40>)
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	4a07      	ldr	r2, [pc, #28]	; (80023ec <HAL_Init+0x40>)
 80023ce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80023d2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80023d4:	2003      	movs	r0, #3
 80023d6:	f000 f90d 	bl	80025f4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80023da:	2000      	movs	r0, #0
 80023dc:	f000 f808 	bl	80023f0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80023e0:	f7ff fc08 	bl	8001bf4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80023e4:	2300      	movs	r3, #0
}
 80023e6:	4618      	mov	r0, r3
 80023e8:	bd80      	pop	{r7, pc}
 80023ea:	bf00      	nop
 80023ec:	40023c00 	.word	0x40023c00

080023f0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80023f0:	b580      	push	{r7, lr}
 80023f2:	b082      	sub	sp, #8
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80023f8:	4b12      	ldr	r3, [pc, #72]	; (8002444 <HAL_InitTick+0x54>)
 80023fa:	681a      	ldr	r2, [r3, #0]
 80023fc:	4b12      	ldr	r3, [pc, #72]	; (8002448 <HAL_InitTick+0x58>)
 80023fe:	781b      	ldrb	r3, [r3, #0]
 8002400:	4619      	mov	r1, r3
 8002402:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002406:	fbb3 f3f1 	udiv	r3, r3, r1
 800240a:	fbb2 f3f3 	udiv	r3, r2, r3
 800240e:	4618      	mov	r0, r3
 8002410:	f000 f917 	bl	8002642 <HAL_SYSTICK_Config>
 8002414:	4603      	mov	r3, r0
 8002416:	2b00      	cmp	r3, #0
 8002418:	d001      	beq.n	800241e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800241a:	2301      	movs	r3, #1
 800241c:	e00e      	b.n	800243c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	2b0f      	cmp	r3, #15
 8002422:	d80a      	bhi.n	800243a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002424:	2200      	movs	r2, #0
 8002426:	6879      	ldr	r1, [r7, #4]
 8002428:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800242c:	f000 f8ed 	bl	800260a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002430:	4a06      	ldr	r2, [pc, #24]	; (800244c <HAL_InitTick+0x5c>)
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002436:	2300      	movs	r3, #0
 8002438:	e000      	b.n	800243c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800243a:	2301      	movs	r3, #1
}
 800243c:	4618      	mov	r0, r3
 800243e:	3708      	adds	r7, #8
 8002440:	46bd      	mov	sp, r7
 8002442:	bd80      	pop	{r7, pc}
 8002444:	200000d0 	.word	0x200000d0
 8002448:	200000f0 	.word	0x200000f0
 800244c:	200000ec 	.word	0x200000ec

08002450 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002450:	b480      	push	{r7}
 8002452:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002454:	4b06      	ldr	r3, [pc, #24]	; (8002470 <HAL_IncTick+0x20>)
 8002456:	781b      	ldrb	r3, [r3, #0]
 8002458:	461a      	mov	r2, r3
 800245a:	4b06      	ldr	r3, [pc, #24]	; (8002474 <HAL_IncTick+0x24>)
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	4413      	add	r3, r2
 8002460:	4a04      	ldr	r2, [pc, #16]	; (8002474 <HAL_IncTick+0x24>)
 8002462:	6013      	str	r3, [r2, #0]
}
 8002464:	bf00      	nop
 8002466:	46bd      	mov	sp, r7
 8002468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246c:	4770      	bx	lr
 800246e:	bf00      	nop
 8002470:	200000f0 	.word	0x200000f0
 8002474:	2000027c 	.word	0x2000027c

08002478 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002478:	b480      	push	{r7}
 800247a:	af00      	add	r7, sp, #0
  return uwTick;
 800247c:	4b03      	ldr	r3, [pc, #12]	; (800248c <HAL_GetTick+0x14>)
 800247e:	681b      	ldr	r3, [r3, #0]
}
 8002480:	4618      	mov	r0, r3
 8002482:	46bd      	mov	sp, r7
 8002484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002488:	4770      	bx	lr
 800248a:	bf00      	nop
 800248c:	2000027c 	.word	0x2000027c

08002490 <__NVIC_SetPriorityGrouping>:
{
 8002490:	b480      	push	{r7}
 8002492:	b085      	sub	sp, #20
 8002494:	af00      	add	r7, sp, #0
 8002496:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	f003 0307 	and.w	r3, r3, #7
 800249e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80024a0:	4b0c      	ldr	r3, [pc, #48]	; (80024d4 <__NVIC_SetPriorityGrouping+0x44>)
 80024a2:	68db      	ldr	r3, [r3, #12]
 80024a4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80024a6:	68ba      	ldr	r2, [r7, #8]
 80024a8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80024ac:	4013      	ands	r3, r2
 80024ae:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80024b4:	68bb      	ldr	r3, [r7, #8]
 80024b6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80024b8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80024bc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80024c0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80024c2:	4a04      	ldr	r2, [pc, #16]	; (80024d4 <__NVIC_SetPriorityGrouping+0x44>)
 80024c4:	68bb      	ldr	r3, [r7, #8]
 80024c6:	60d3      	str	r3, [r2, #12]
}
 80024c8:	bf00      	nop
 80024ca:	3714      	adds	r7, #20
 80024cc:	46bd      	mov	sp, r7
 80024ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d2:	4770      	bx	lr
 80024d4:	e000ed00 	.word	0xe000ed00

080024d8 <__NVIC_GetPriorityGrouping>:
{
 80024d8:	b480      	push	{r7}
 80024da:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80024dc:	4b04      	ldr	r3, [pc, #16]	; (80024f0 <__NVIC_GetPriorityGrouping+0x18>)
 80024de:	68db      	ldr	r3, [r3, #12]
 80024e0:	0a1b      	lsrs	r3, r3, #8
 80024e2:	f003 0307 	and.w	r3, r3, #7
}
 80024e6:	4618      	mov	r0, r3
 80024e8:	46bd      	mov	sp, r7
 80024ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ee:	4770      	bx	lr
 80024f0:	e000ed00 	.word	0xe000ed00

080024f4 <__NVIC_SetPriority>:
{
 80024f4:	b480      	push	{r7}
 80024f6:	b083      	sub	sp, #12
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	4603      	mov	r3, r0
 80024fc:	6039      	str	r1, [r7, #0]
 80024fe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002500:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002504:	2b00      	cmp	r3, #0
 8002506:	db0a      	blt.n	800251e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002508:	683b      	ldr	r3, [r7, #0]
 800250a:	b2da      	uxtb	r2, r3
 800250c:	490c      	ldr	r1, [pc, #48]	; (8002540 <__NVIC_SetPriority+0x4c>)
 800250e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002512:	0112      	lsls	r2, r2, #4
 8002514:	b2d2      	uxtb	r2, r2
 8002516:	440b      	add	r3, r1
 8002518:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800251c:	e00a      	b.n	8002534 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800251e:	683b      	ldr	r3, [r7, #0]
 8002520:	b2da      	uxtb	r2, r3
 8002522:	4908      	ldr	r1, [pc, #32]	; (8002544 <__NVIC_SetPriority+0x50>)
 8002524:	79fb      	ldrb	r3, [r7, #7]
 8002526:	f003 030f 	and.w	r3, r3, #15
 800252a:	3b04      	subs	r3, #4
 800252c:	0112      	lsls	r2, r2, #4
 800252e:	b2d2      	uxtb	r2, r2
 8002530:	440b      	add	r3, r1
 8002532:	761a      	strb	r2, [r3, #24]
}
 8002534:	bf00      	nop
 8002536:	370c      	adds	r7, #12
 8002538:	46bd      	mov	sp, r7
 800253a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253e:	4770      	bx	lr
 8002540:	e000e100 	.word	0xe000e100
 8002544:	e000ed00 	.word	0xe000ed00

08002548 <NVIC_EncodePriority>:
{
 8002548:	b480      	push	{r7}
 800254a:	b089      	sub	sp, #36	; 0x24
 800254c:	af00      	add	r7, sp, #0
 800254e:	60f8      	str	r0, [r7, #12]
 8002550:	60b9      	str	r1, [r7, #8]
 8002552:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	f003 0307 	and.w	r3, r3, #7
 800255a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800255c:	69fb      	ldr	r3, [r7, #28]
 800255e:	f1c3 0307 	rsb	r3, r3, #7
 8002562:	2b04      	cmp	r3, #4
 8002564:	bf28      	it	cs
 8002566:	2304      	movcs	r3, #4
 8002568:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800256a:	69fb      	ldr	r3, [r7, #28]
 800256c:	3304      	adds	r3, #4
 800256e:	2b06      	cmp	r3, #6
 8002570:	d902      	bls.n	8002578 <NVIC_EncodePriority+0x30>
 8002572:	69fb      	ldr	r3, [r7, #28]
 8002574:	3b03      	subs	r3, #3
 8002576:	e000      	b.n	800257a <NVIC_EncodePriority+0x32>
 8002578:	2300      	movs	r3, #0
 800257a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800257c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002580:	69bb      	ldr	r3, [r7, #24]
 8002582:	fa02 f303 	lsl.w	r3, r2, r3
 8002586:	43da      	mvns	r2, r3
 8002588:	68bb      	ldr	r3, [r7, #8]
 800258a:	401a      	ands	r2, r3
 800258c:	697b      	ldr	r3, [r7, #20]
 800258e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002590:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002594:	697b      	ldr	r3, [r7, #20]
 8002596:	fa01 f303 	lsl.w	r3, r1, r3
 800259a:	43d9      	mvns	r1, r3
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025a0:	4313      	orrs	r3, r2
}
 80025a2:	4618      	mov	r0, r3
 80025a4:	3724      	adds	r7, #36	; 0x24
 80025a6:	46bd      	mov	sp, r7
 80025a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ac:	4770      	bx	lr
	...

080025b0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80025b0:	b580      	push	{r7, lr}
 80025b2:	b082      	sub	sp, #8
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	3b01      	subs	r3, #1
 80025bc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80025c0:	d301      	bcc.n	80025c6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80025c2:	2301      	movs	r3, #1
 80025c4:	e00f      	b.n	80025e6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80025c6:	4a0a      	ldr	r2, [pc, #40]	; (80025f0 <SysTick_Config+0x40>)
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	3b01      	subs	r3, #1
 80025cc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80025ce:	210f      	movs	r1, #15
 80025d0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80025d4:	f7ff ff8e 	bl	80024f4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80025d8:	4b05      	ldr	r3, [pc, #20]	; (80025f0 <SysTick_Config+0x40>)
 80025da:	2200      	movs	r2, #0
 80025dc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80025de:	4b04      	ldr	r3, [pc, #16]	; (80025f0 <SysTick_Config+0x40>)
 80025e0:	2207      	movs	r2, #7
 80025e2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80025e4:	2300      	movs	r3, #0
}
 80025e6:	4618      	mov	r0, r3
 80025e8:	3708      	adds	r7, #8
 80025ea:	46bd      	mov	sp, r7
 80025ec:	bd80      	pop	{r7, pc}
 80025ee:	bf00      	nop
 80025f0:	e000e010 	.word	0xe000e010

080025f4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025f4:	b580      	push	{r7, lr}
 80025f6:	b082      	sub	sp, #8
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80025fc:	6878      	ldr	r0, [r7, #4]
 80025fe:	f7ff ff47 	bl	8002490 <__NVIC_SetPriorityGrouping>
}
 8002602:	bf00      	nop
 8002604:	3708      	adds	r7, #8
 8002606:	46bd      	mov	sp, r7
 8002608:	bd80      	pop	{r7, pc}

0800260a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800260a:	b580      	push	{r7, lr}
 800260c:	b086      	sub	sp, #24
 800260e:	af00      	add	r7, sp, #0
 8002610:	4603      	mov	r3, r0
 8002612:	60b9      	str	r1, [r7, #8]
 8002614:	607a      	str	r2, [r7, #4]
 8002616:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002618:	2300      	movs	r3, #0
 800261a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800261c:	f7ff ff5c 	bl	80024d8 <__NVIC_GetPriorityGrouping>
 8002620:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002622:	687a      	ldr	r2, [r7, #4]
 8002624:	68b9      	ldr	r1, [r7, #8]
 8002626:	6978      	ldr	r0, [r7, #20]
 8002628:	f7ff ff8e 	bl	8002548 <NVIC_EncodePriority>
 800262c:	4602      	mov	r2, r0
 800262e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002632:	4611      	mov	r1, r2
 8002634:	4618      	mov	r0, r3
 8002636:	f7ff ff5d 	bl	80024f4 <__NVIC_SetPriority>
}
 800263a:	bf00      	nop
 800263c:	3718      	adds	r7, #24
 800263e:	46bd      	mov	sp, r7
 8002640:	bd80      	pop	{r7, pc}

08002642 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002642:	b580      	push	{r7, lr}
 8002644:	b082      	sub	sp, #8
 8002646:	af00      	add	r7, sp, #0
 8002648:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800264a:	6878      	ldr	r0, [r7, #4]
 800264c:	f7ff ffb0 	bl	80025b0 <SysTick_Config>
 8002650:	4603      	mov	r3, r0
}
 8002652:	4618      	mov	r0, r3
 8002654:	3708      	adds	r7, #8
 8002656:	46bd      	mov	sp, r7
 8002658:	bd80      	pop	{r7, pc}
	...

0800265c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800265c:	b480      	push	{r7}
 800265e:	b089      	sub	sp, #36	; 0x24
 8002660:	af00      	add	r7, sp, #0
 8002662:	6078      	str	r0, [r7, #4]
 8002664:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002666:	2300      	movs	r3, #0
 8002668:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800266a:	2300      	movs	r3, #0
 800266c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800266e:	2300      	movs	r3, #0
 8002670:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002672:	2300      	movs	r3, #0
 8002674:	61fb      	str	r3, [r7, #28]
 8002676:	e159      	b.n	800292c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002678:	2201      	movs	r2, #1
 800267a:	69fb      	ldr	r3, [r7, #28]
 800267c:	fa02 f303 	lsl.w	r3, r2, r3
 8002680:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002682:	683b      	ldr	r3, [r7, #0]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	697a      	ldr	r2, [r7, #20]
 8002688:	4013      	ands	r3, r2
 800268a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800268c:	693a      	ldr	r2, [r7, #16]
 800268e:	697b      	ldr	r3, [r7, #20]
 8002690:	429a      	cmp	r2, r3
 8002692:	f040 8148 	bne.w	8002926 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002696:	683b      	ldr	r3, [r7, #0]
 8002698:	685b      	ldr	r3, [r3, #4]
 800269a:	f003 0303 	and.w	r3, r3, #3
 800269e:	2b01      	cmp	r3, #1
 80026a0:	d005      	beq.n	80026ae <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80026a2:	683b      	ldr	r3, [r7, #0]
 80026a4:	685b      	ldr	r3, [r3, #4]
 80026a6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80026aa:	2b02      	cmp	r3, #2
 80026ac:	d130      	bne.n	8002710 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	689b      	ldr	r3, [r3, #8]
 80026b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80026b4:	69fb      	ldr	r3, [r7, #28]
 80026b6:	005b      	lsls	r3, r3, #1
 80026b8:	2203      	movs	r2, #3
 80026ba:	fa02 f303 	lsl.w	r3, r2, r3
 80026be:	43db      	mvns	r3, r3
 80026c0:	69ba      	ldr	r2, [r7, #24]
 80026c2:	4013      	ands	r3, r2
 80026c4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80026c6:	683b      	ldr	r3, [r7, #0]
 80026c8:	68da      	ldr	r2, [r3, #12]
 80026ca:	69fb      	ldr	r3, [r7, #28]
 80026cc:	005b      	lsls	r3, r3, #1
 80026ce:	fa02 f303 	lsl.w	r3, r2, r3
 80026d2:	69ba      	ldr	r2, [r7, #24]
 80026d4:	4313      	orrs	r3, r2
 80026d6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	69ba      	ldr	r2, [r7, #24]
 80026dc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	685b      	ldr	r3, [r3, #4]
 80026e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80026e4:	2201      	movs	r2, #1
 80026e6:	69fb      	ldr	r3, [r7, #28]
 80026e8:	fa02 f303 	lsl.w	r3, r2, r3
 80026ec:	43db      	mvns	r3, r3
 80026ee:	69ba      	ldr	r2, [r7, #24]
 80026f0:	4013      	ands	r3, r2
 80026f2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80026f4:	683b      	ldr	r3, [r7, #0]
 80026f6:	685b      	ldr	r3, [r3, #4]
 80026f8:	091b      	lsrs	r3, r3, #4
 80026fa:	f003 0201 	and.w	r2, r3, #1
 80026fe:	69fb      	ldr	r3, [r7, #28]
 8002700:	fa02 f303 	lsl.w	r3, r2, r3
 8002704:	69ba      	ldr	r2, [r7, #24]
 8002706:	4313      	orrs	r3, r2
 8002708:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	69ba      	ldr	r2, [r7, #24]
 800270e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002710:	683b      	ldr	r3, [r7, #0]
 8002712:	685b      	ldr	r3, [r3, #4]
 8002714:	f003 0303 	and.w	r3, r3, #3
 8002718:	2b03      	cmp	r3, #3
 800271a:	d017      	beq.n	800274c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	68db      	ldr	r3, [r3, #12]
 8002720:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002722:	69fb      	ldr	r3, [r7, #28]
 8002724:	005b      	lsls	r3, r3, #1
 8002726:	2203      	movs	r2, #3
 8002728:	fa02 f303 	lsl.w	r3, r2, r3
 800272c:	43db      	mvns	r3, r3
 800272e:	69ba      	ldr	r2, [r7, #24]
 8002730:	4013      	ands	r3, r2
 8002732:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002734:	683b      	ldr	r3, [r7, #0]
 8002736:	689a      	ldr	r2, [r3, #8]
 8002738:	69fb      	ldr	r3, [r7, #28]
 800273a:	005b      	lsls	r3, r3, #1
 800273c:	fa02 f303 	lsl.w	r3, r2, r3
 8002740:	69ba      	ldr	r2, [r7, #24]
 8002742:	4313      	orrs	r3, r2
 8002744:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	69ba      	ldr	r2, [r7, #24]
 800274a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800274c:	683b      	ldr	r3, [r7, #0]
 800274e:	685b      	ldr	r3, [r3, #4]
 8002750:	f003 0303 	and.w	r3, r3, #3
 8002754:	2b02      	cmp	r3, #2
 8002756:	d123      	bne.n	80027a0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002758:	69fb      	ldr	r3, [r7, #28]
 800275a:	08da      	lsrs	r2, r3, #3
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	3208      	adds	r2, #8
 8002760:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002764:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002766:	69fb      	ldr	r3, [r7, #28]
 8002768:	f003 0307 	and.w	r3, r3, #7
 800276c:	009b      	lsls	r3, r3, #2
 800276e:	220f      	movs	r2, #15
 8002770:	fa02 f303 	lsl.w	r3, r2, r3
 8002774:	43db      	mvns	r3, r3
 8002776:	69ba      	ldr	r2, [r7, #24]
 8002778:	4013      	ands	r3, r2
 800277a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800277c:	683b      	ldr	r3, [r7, #0]
 800277e:	691a      	ldr	r2, [r3, #16]
 8002780:	69fb      	ldr	r3, [r7, #28]
 8002782:	f003 0307 	and.w	r3, r3, #7
 8002786:	009b      	lsls	r3, r3, #2
 8002788:	fa02 f303 	lsl.w	r3, r2, r3
 800278c:	69ba      	ldr	r2, [r7, #24]
 800278e:	4313      	orrs	r3, r2
 8002790:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002792:	69fb      	ldr	r3, [r7, #28]
 8002794:	08da      	lsrs	r2, r3, #3
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	3208      	adds	r2, #8
 800279a:	69b9      	ldr	r1, [r7, #24]
 800279c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80027a6:	69fb      	ldr	r3, [r7, #28]
 80027a8:	005b      	lsls	r3, r3, #1
 80027aa:	2203      	movs	r2, #3
 80027ac:	fa02 f303 	lsl.w	r3, r2, r3
 80027b0:	43db      	mvns	r3, r3
 80027b2:	69ba      	ldr	r2, [r7, #24]
 80027b4:	4013      	ands	r3, r2
 80027b6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80027b8:	683b      	ldr	r3, [r7, #0]
 80027ba:	685b      	ldr	r3, [r3, #4]
 80027bc:	f003 0203 	and.w	r2, r3, #3
 80027c0:	69fb      	ldr	r3, [r7, #28]
 80027c2:	005b      	lsls	r3, r3, #1
 80027c4:	fa02 f303 	lsl.w	r3, r2, r3
 80027c8:	69ba      	ldr	r2, [r7, #24]
 80027ca:	4313      	orrs	r3, r2
 80027cc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	69ba      	ldr	r2, [r7, #24]
 80027d2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80027d4:	683b      	ldr	r3, [r7, #0]
 80027d6:	685b      	ldr	r3, [r3, #4]
 80027d8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80027dc:	2b00      	cmp	r3, #0
 80027de:	f000 80a2 	beq.w	8002926 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80027e2:	2300      	movs	r3, #0
 80027e4:	60fb      	str	r3, [r7, #12]
 80027e6:	4b57      	ldr	r3, [pc, #348]	; (8002944 <HAL_GPIO_Init+0x2e8>)
 80027e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027ea:	4a56      	ldr	r2, [pc, #344]	; (8002944 <HAL_GPIO_Init+0x2e8>)
 80027ec:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80027f0:	6453      	str	r3, [r2, #68]	; 0x44
 80027f2:	4b54      	ldr	r3, [pc, #336]	; (8002944 <HAL_GPIO_Init+0x2e8>)
 80027f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027f6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80027fa:	60fb      	str	r3, [r7, #12]
 80027fc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80027fe:	4a52      	ldr	r2, [pc, #328]	; (8002948 <HAL_GPIO_Init+0x2ec>)
 8002800:	69fb      	ldr	r3, [r7, #28]
 8002802:	089b      	lsrs	r3, r3, #2
 8002804:	3302      	adds	r3, #2
 8002806:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800280a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800280c:	69fb      	ldr	r3, [r7, #28]
 800280e:	f003 0303 	and.w	r3, r3, #3
 8002812:	009b      	lsls	r3, r3, #2
 8002814:	220f      	movs	r2, #15
 8002816:	fa02 f303 	lsl.w	r3, r2, r3
 800281a:	43db      	mvns	r3, r3
 800281c:	69ba      	ldr	r2, [r7, #24]
 800281e:	4013      	ands	r3, r2
 8002820:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	4a49      	ldr	r2, [pc, #292]	; (800294c <HAL_GPIO_Init+0x2f0>)
 8002826:	4293      	cmp	r3, r2
 8002828:	d019      	beq.n	800285e <HAL_GPIO_Init+0x202>
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	4a48      	ldr	r2, [pc, #288]	; (8002950 <HAL_GPIO_Init+0x2f4>)
 800282e:	4293      	cmp	r3, r2
 8002830:	d013      	beq.n	800285a <HAL_GPIO_Init+0x1fe>
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	4a47      	ldr	r2, [pc, #284]	; (8002954 <HAL_GPIO_Init+0x2f8>)
 8002836:	4293      	cmp	r3, r2
 8002838:	d00d      	beq.n	8002856 <HAL_GPIO_Init+0x1fa>
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	4a46      	ldr	r2, [pc, #280]	; (8002958 <HAL_GPIO_Init+0x2fc>)
 800283e:	4293      	cmp	r3, r2
 8002840:	d007      	beq.n	8002852 <HAL_GPIO_Init+0x1f6>
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	4a45      	ldr	r2, [pc, #276]	; (800295c <HAL_GPIO_Init+0x300>)
 8002846:	4293      	cmp	r3, r2
 8002848:	d101      	bne.n	800284e <HAL_GPIO_Init+0x1f2>
 800284a:	2304      	movs	r3, #4
 800284c:	e008      	b.n	8002860 <HAL_GPIO_Init+0x204>
 800284e:	2307      	movs	r3, #7
 8002850:	e006      	b.n	8002860 <HAL_GPIO_Init+0x204>
 8002852:	2303      	movs	r3, #3
 8002854:	e004      	b.n	8002860 <HAL_GPIO_Init+0x204>
 8002856:	2302      	movs	r3, #2
 8002858:	e002      	b.n	8002860 <HAL_GPIO_Init+0x204>
 800285a:	2301      	movs	r3, #1
 800285c:	e000      	b.n	8002860 <HAL_GPIO_Init+0x204>
 800285e:	2300      	movs	r3, #0
 8002860:	69fa      	ldr	r2, [r7, #28]
 8002862:	f002 0203 	and.w	r2, r2, #3
 8002866:	0092      	lsls	r2, r2, #2
 8002868:	4093      	lsls	r3, r2
 800286a:	69ba      	ldr	r2, [r7, #24]
 800286c:	4313      	orrs	r3, r2
 800286e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002870:	4935      	ldr	r1, [pc, #212]	; (8002948 <HAL_GPIO_Init+0x2ec>)
 8002872:	69fb      	ldr	r3, [r7, #28]
 8002874:	089b      	lsrs	r3, r3, #2
 8002876:	3302      	adds	r3, #2
 8002878:	69ba      	ldr	r2, [r7, #24]
 800287a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800287e:	4b38      	ldr	r3, [pc, #224]	; (8002960 <HAL_GPIO_Init+0x304>)
 8002880:	689b      	ldr	r3, [r3, #8]
 8002882:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002884:	693b      	ldr	r3, [r7, #16]
 8002886:	43db      	mvns	r3, r3
 8002888:	69ba      	ldr	r2, [r7, #24]
 800288a:	4013      	ands	r3, r2
 800288c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800288e:	683b      	ldr	r3, [r7, #0]
 8002890:	685b      	ldr	r3, [r3, #4]
 8002892:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002896:	2b00      	cmp	r3, #0
 8002898:	d003      	beq.n	80028a2 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800289a:	69ba      	ldr	r2, [r7, #24]
 800289c:	693b      	ldr	r3, [r7, #16]
 800289e:	4313      	orrs	r3, r2
 80028a0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80028a2:	4a2f      	ldr	r2, [pc, #188]	; (8002960 <HAL_GPIO_Init+0x304>)
 80028a4:	69bb      	ldr	r3, [r7, #24]
 80028a6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80028a8:	4b2d      	ldr	r3, [pc, #180]	; (8002960 <HAL_GPIO_Init+0x304>)
 80028aa:	68db      	ldr	r3, [r3, #12]
 80028ac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028ae:	693b      	ldr	r3, [r7, #16]
 80028b0:	43db      	mvns	r3, r3
 80028b2:	69ba      	ldr	r2, [r7, #24]
 80028b4:	4013      	ands	r3, r2
 80028b6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80028b8:	683b      	ldr	r3, [r7, #0]
 80028ba:	685b      	ldr	r3, [r3, #4]
 80028bc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d003      	beq.n	80028cc <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80028c4:	69ba      	ldr	r2, [r7, #24]
 80028c6:	693b      	ldr	r3, [r7, #16]
 80028c8:	4313      	orrs	r3, r2
 80028ca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80028cc:	4a24      	ldr	r2, [pc, #144]	; (8002960 <HAL_GPIO_Init+0x304>)
 80028ce:	69bb      	ldr	r3, [r7, #24]
 80028d0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80028d2:	4b23      	ldr	r3, [pc, #140]	; (8002960 <HAL_GPIO_Init+0x304>)
 80028d4:	685b      	ldr	r3, [r3, #4]
 80028d6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028d8:	693b      	ldr	r3, [r7, #16]
 80028da:	43db      	mvns	r3, r3
 80028dc:	69ba      	ldr	r2, [r7, #24]
 80028de:	4013      	ands	r3, r2
 80028e0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80028e2:	683b      	ldr	r3, [r7, #0]
 80028e4:	685b      	ldr	r3, [r3, #4]
 80028e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d003      	beq.n	80028f6 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80028ee:	69ba      	ldr	r2, [r7, #24]
 80028f0:	693b      	ldr	r3, [r7, #16]
 80028f2:	4313      	orrs	r3, r2
 80028f4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80028f6:	4a1a      	ldr	r2, [pc, #104]	; (8002960 <HAL_GPIO_Init+0x304>)
 80028f8:	69bb      	ldr	r3, [r7, #24]
 80028fa:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80028fc:	4b18      	ldr	r3, [pc, #96]	; (8002960 <HAL_GPIO_Init+0x304>)
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002902:	693b      	ldr	r3, [r7, #16]
 8002904:	43db      	mvns	r3, r3
 8002906:	69ba      	ldr	r2, [r7, #24]
 8002908:	4013      	ands	r3, r2
 800290a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800290c:	683b      	ldr	r3, [r7, #0]
 800290e:	685b      	ldr	r3, [r3, #4]
 8002910:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002914:	2b00      	cmp	r3, #0
 8002916:	d003      	beq.n	8002920 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002918:	69ba      	ldr	r2, [r7, #24]
 800291a:	693b      	ldr	r3, [r7, #16]
 800291c:	4313      	orrs	r3, r2
 800291e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002920:	4a0f      	ldr	r2, [pc, #60]	; (8002960 <HAL_GPIO_Init+0x304>)
 8002922:	69bb      	ldr	r3, [r7, #24]
 8002924:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002926:	69fb      	ldr	r3, [r7, #28]
 8002928:	3301      	adds	r3, #1
 800292a:	61fb      	str	r3, [r7, #28]
 800292c:	69fb      	ldr	r3, [r7, #28]
 800292e:	2b0f      	cmp	r3, #15
 8002930:	f67f aea2 	bls.w	8002678 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002934:	bf00      	nop
 8002936:	bf00      	nop
 8002938:	3724      	adds	r7, #36	; 0x24
 800293a:	46bd      	mov	sp, r7
 800293c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002940:	4770      	bx	lr
 8002942:	bf00      	nop
 8002944:	40023800 	.word	0x40023800
 8002948:	40013800 	.word	0x40013800
 800294c:	40020000 	.word	0x40020000
 8002950:	40020400 	.word	0x40020400
 8002954:	40020800 	.word	0x40020800
 8002958:	40020c00 	.word	0x40020c00
 800295c:	40021000 	.word	0x40021000
 8002960:	40013c00 	.word	0x40013c00

08002964 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002964:	b580      	push	{r7, lr}
 8002966:	b086      	sub	sp, #24
 8002968:	af00      	add	r7, sp, #0
 800296a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	2b00      	cmp	r3, #0
 8002970:	d101      	bne.n	8002976 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002972:	2301      	movs	r3, #1
 8002974:	e267      	b.n	8002e46 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	f003 0301 	and.w	r3, r3, #1
 800297e:	2b00      	cmp	r3, #0
 8002980:	d075      	beq.n	8002a6e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002982:	4b88      	ldr	r3, [pc, #544]	; (8002ba4 <HAL_RCC_OscConfig+0x240>)
 8002984:	689b      	ldr	r3, [r3, #8]
 8002986:	f003 030c 	and.w	r3, r3, #12
 800298a:	2b04      	cmp	r3, #4
 800298c:	d00c      	beq.n	80029a8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800298e:	4b85      	ldr	r3, [pc, #532]	; (8002ba4 <HAL_RCC_OscConfig+0x240>)
 8002990:	689b      	ldr	r3, [r3, #8]
 8002992:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002996:	2b08      	cmp	r3, #8
 8002998:	d112      	bne.n	80029c0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800299a:	4b82      	ldr	r3, [pc, #520]	; (8002ba4 <HAL_RCC_OscConfig+0x240>)
 800299c:	685b      	ldr	r3, [r3, #4]
 800299e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80029a2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80029a6:	d10b      	bne.n	80029c0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80029a8:	4b7e      	ldr	r3, [pc, #504]	; (8002ba4 <HAL_RCC_OscConfig+0x240>)
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d05b      	beq.n	8002a6c <HAL_RCC_OscConfig+0x108>
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	685b      	ldr	r3, [r3, #4]
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d157      	bne.n	8002a6c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80029bc:	2301      	movs	r3, #1
 80029be:	e242      	b.n	8002e46 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	685b      	ldr	r3, [r3, #4]
 80029c4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80029c8:	d106      	bne.n	80029d8 <HAL_RCC_OscConfig+0x74>
 80029ca:	4b76      	ldr	r3, [pc, #472]	; (8002ba4 <HAL_RCC_OscConfig+0x240>)
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	4a75      	ldr	r2, [pc, #468]	; (8002ba4 <HAL_RCC_OscConfig+0x240>)
 80029d0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80029d4:	6013      	str	r3, [r2, #0]
 80029d6:	e01d      	b.n	8002a14 <HAL_RCC_OscConfig+0xb0>
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	685b      	ldr	r3, [r3, #4]
 80029dc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80029e0:	d10c      	bne.n	80029fc <HAL_RCC_OscConfig+0x98>
 80029e2:	4b70      	ldr	r3, [pc, #448]	; (8002ba4 <HAL_RCC_OscConfig+0x240>)
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	4a6f      	ldr	r2, [pc, #444]	; (8002ba4 <HAL_RCC_OscConfig+0x240>)
 80029e8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80029ec:	6013      	str	r3, [r2, #0]
 80029ee:	4b6d      	ldr	r3, [pc, #436]	; (8002ba4 <HAL_RCC_OscConfig+0x240>)
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	4a6c      	ldr	r2, [pc, #432]	; (8002ba4 <HAL_RCC_OscConfig+0x240>)
 80029f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80029f8:	6013      	str	r3, [r2, #0]
 80029fa:	e00b      	b.n	8002a14 <HAL_RCC_OscConfig+0xb0>
 80029fc:	4b69      	ldr	r3, [pc, #420]	; (8002ba4 <HAL_RCC_OscConfig+0x240>)
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	4a68      	ldr	r2, [pc, #416]	; (8002ba4 <HAL_RCC_OscConfig+0x240>)
 8002a02:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002a06:	6013      	str	r3, [r2, #0]
 8002a08:	4b66      	ldr	r3, [pc, #408]	; (8002ba4 <HAL_RCC_OscConfig+0x240>)
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	4a65      	ldr	r2, [pc, #404]	; (8002ba4 <HAL_RCC_OscConfig+0x240>)
 8002a0e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002a12:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	685b      	ldr	r3, [r3, #4]
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d013      	beq.n	8002a44 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a1c:	f7ff fd2c 	bl	8002478 <HAL_GetTick>
 8002a20:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a22:	e008      	b.n	8002a36 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002a24:	f7ff fd28 	bl	8002478 <HAL_GetTick>
 8002a28:	4602      	mov	r2, r0
 8002a2a:	693b      	ldr	r3, [r7, #16]
 8002a2c:	1ad3      	subs	r3, r2, r3
 8002a2e:	2b64      	cmp	r3, #100	; 0x64
 8002a30:	d901      	bls.n	8002a36 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002a32:	2303      	movs	r3, #3
 8002a34:	e207      	b.n	8002e46 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a36:	4b5b      	ldr	r3, [pc, #364]	; (8002ba4 <HAL_RCC_OscConfig+0x240>)
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d0f0      	beq.n	8002a24 <HAL_RCC_OscConfig+0xc0>
 8002a42:	e014      	b.n	8002a6e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a44:	f7ff fd18 	bl	8002478 <HAL_GetTick>
 8002a48:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002a4a:	e008      	b.n	8002a5e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002a4c:	f7ff fd14 	bl	8002478 <HAL_GetTick>
 8002a50:	4602      	mov	r2, r0
 8002a52:	693b      	ldr	r3, [r7, #16]
 8002a54:	1ad3      	subs	r3, r2, r3
 8002a56:	2b64      	cmp	r3, #100	; 0x64
 8002a58:	d901      	bls.n	8002a5e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002a5a:	2303      	movs	r3, #3
 8002a5c:	e1f3      	b.n	8002e46 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002a5e:	4b51      	ldr	r3, [pc, #324]	; (8002ba4 <HAL_RCC_OscConfig+0x240>)
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d1f0      	bne.n	8002a4c <HAL_RCC_OscConfig+0xe8>
 8002a6a:	e000      	b.n	8002a6e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a6c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	f003 0302 	and.w	r3, r3, #2
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d063      	beq.n	8002b42 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002a7a:	4b4a      	ldr	r3, [pc, #296]	; (8002ba4 <HAL_RCC_OscConfig+0x240>)
 8002a7c:	689b      	ldr	r3, [r3, #8]
 8002a7e:	f003 030c 	and.w	r3, r3, #12
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d00b      	beq.n	8002a9e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002a86:	4b47      	ldr	r3, [pc, #284]	; (8002ba4 <HAL_RCC_OscConfig+0x240>)
 8002a88:	689b      	ldr	r3, [r3, #8]
 8002a8a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002a8e:	2b08      	cmp	r3, #8
 8002a90:	d11c      	bne.n	8002acc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002a92:	4b44      	ldr	r3, [pc, #272]	; (8002ba4 <HAL_RCC_OscConfig+0x240>)
 8002a94:	685b      	ldr	r3, [r3, #4]
 8002a96:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d116      	bne.n	8002acc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002a9e:	4b41      	ldr	r3, [pc, #260]	; (8002ba4 <HAL_RCC_OscConfig+0x240>)
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	f003 0302 	and.w	r3, r3, #2
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d005      	beq.n	8002ab6 <HAL_RCC_OscConfig+0x152>
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	68db      	ldr	r3, [r3, #12]
 8002aae:	2b01      	cmp	r3, #1
 8002ab0:	d001      	beq.n	8002ab6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002ab2:	2301      	movs	r3, #1
 8002ab4:	e1c7      	b.n	8002e46 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ab6:	4b3b      	ldr	r3, [pc, #236]	; (8002ba4 <HAL_RCC_OscConfig+0x240>)
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	691b      	ldr	r3, [r3, #16]
 8002ac2:	00db      	lsls	r3, r3, #3
 8002ac4:	4937      	ldr	r1, [pc, #220]	; (8002ba4 <HAL_RCC_OscConfig+0x240>)
 8002ac6:	4313      	orrs	r3, r2
 8002ac8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002aca:	e03a      	b.n	8002b42 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	68db      	ldr	r3, [r3, #12]
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d020      	beq.n	8002b16 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002ad4:	4b34      	ldr	r3, [pc, #208]	; (8002ba8 <HAL_RCC_OscConfig+0x244>)
 8002ad6:	2201      	movs	r2, #1
 8002ad8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ada:	f7ff fccd 	bl	8002478 <HAL_GetTick>
 8002ade:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ae0:	e008      	b.n	8002af4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002ae2:	f7ff fcc9 	bl	8002478 <HAL_GetTick>
 8002ae6:	4602      	mov	r2, r0
 8002ae8:	693b      	ldr	r3, [r7, #16]
 8002aea:	1ad3      	subs	r3, r2, r3
 8002aec:	2b02      	cmp	r3, #2
 8002aee:	d901      	bls.n	8002af4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002af0:	2303      	movs	r3, #3
 8002af2:	e1a8      	b.n	8002e46 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002af4:	4b2b      	ldr	r3, [pc, #172]	; (8002ba4 <HAL_RCC_OscConfig+0x240>)
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	f003 0302 	and.w	r3, r3, #2
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d0f0      	beq.n	8002ae2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b00:	4b28      	ldr	r3, [pc, #160]	; (8002ba4 <HAL_RCC_OscConfig+0x240>)
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	691b      	ldr	r3, [r3, #16]
 8002b0c:	00db      	lsls	r3, r3, #3
 8002b0e:	4925      	ldr	r1, [pc, #148]	; (8002ba4 <HAL_RCC_OscConfig+0x240>)
 8002b10:	4313      	orrs	r3, r2
 8002b12:	600b      	str	r3, [r1, #0]
 8002b14:	e015      	b.n	8002b42 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002b16:	4b24      	ldr	r3, [pc, #144]	; (8002ba8 <HAL_RCC_OscConfig+0x244>)
 8002b18:	2200      	movs	r2, #0
 8002b1a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b1c:	f7ff fcac 	bl	8002478 <HAL_GetTick>
 8002b20:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b22:	e008      	b.n	8002b36 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002b24:	f7ff fca8 	bl	8002478 <HAL_GetTick>
 8002b28:	4602      	mov	r2, r0
 8002b2a:	693b      	ldr	r3, [r7, #16]
 8002b2c:	1ad3      	subs	r3, r2, r3
 8002b2e:	2b02      	cmp	r3, #2
 8002b30:	d901      	bls.n	8002b36 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002b32:	2303      	movs	r3, #3
 8002b34:	e187      	b.n	8002e46 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b36:	4b1b      	ldr	r3, [pc, #108]	; (8002ba4 <HAL_RCC_OscConfig+0x240>)
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	f003 0302 	and.w	r3, r3, #2
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d1f0      	bne.n	8002b24 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	f003 0308 	and.w	r3, r3, #8
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d036      	beq.n	8002bbc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	695b      	ldr	r3, [r3, #20]
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d016      	beq.n	8002b84 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002b56:	4b15      	ldr	r3, [pc, #84]	; (8002bac <HAL_RCC_OscConfig+0x248>)
 8002b58:	2201      	movs	r2, #1
 8002b5a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b5c:	f7ff fc8c 	bl	8002478 <HAL_GetTick>
 8002b60:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002b62:	e008      	b.n	8002b76 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002b64:	f7ff fc88 	bl	8002478 <HAL_GetTick>
 8002b68:	4602      	mov	r2, r0
 8002b6a:	693b      	ldr	r3, [r7, #16]
 8002b6c:	1ad3      	subs	r3, r2, r3
 8002b6e:	2b02      	cmp	r3, #2
 8002b70:	d901      	bls.n	8002b76 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002b72:	2303      	movs	r3, #3
 8002b74:	e167      	b.n	8002e46 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002b76:	4b0b      	ldr	r3, [pc, #44]	; (8002ba4 <HAL_RCC_OscConfig+0x240>)
 8002b78:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002b7a:	f003 0302 	and.w	r3, r3, #2
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d0f0      	beq.n	8002b64 <HAL_RCC_OscConfig+0x200>
 8002b82:	e01b      	b.n	8002bbc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002b84:	4b09      	ldr	r3, [pc, #36]	; (8002bac <HAL_RCC_OscConfig+0x248>)
 8002b86:	2200      	movs	r2, #0
 8002b88:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b8a:	f7ff fc75 	bl	8002478 <HAL_GetTick>
 8002b8e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002b90:	e00e      	b.n	8002bb0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002b92:	f7ff fc71 	bl	8002478 <HAL_GetTick>
 8002b96:	4602      	mov	r2, r0
 8002b98:	693b      	ldr	r3, [r7, #16]
 8002b9a:	1ad3      	subs	r3, r2, r3
 8002b9c:	2b02      	cmp	r3, #2
 8002b9e:	d907      	bls.n	8002bb0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002ba0:	2303      	movs	r3, #3
 8002ba2:	e150      	b.n	8002e46 <HAL_RCC_OscConfig+0x4e2>
 8002ba4:	40023800 	.word	0x40023800
 8002ba8:	42470000 	.word	0x42470000
 8002bac:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002bb0:	4b88      	ldr	r3, [pc, #544]	; (8002dd4 <HAL_RCC_OscConfig+0x470>)
 8002bb2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002bb4:	f003 0302 	and.w	r3, r3, #2
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d1ea      	bne.n	8002b92 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	f003 0304 	and.w	r3, r3, #4
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	f000 8097 	beq.w	8002cf8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002bca:	2300      	movs	r3, #0
 8002bcc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002bce:	4b81      	ldr	r3, [pc, #516]	; (8002dd4 <HAL_RCC_OscConfig+0x470>)
 8002bd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bd2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d10f      	bne.n	8002bfa <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002bda:	2300      	movs	r3, #0
 8002bdc:	60bb      	str	r3, [r7, #8]
 8002bde:	4b7d      	ldr	r3, [pc, #500]	; (8002dd4 <HAL_RCC_OscConfig+0x470>)
 8002be0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002be2:	4a7c      	ldr	r2, [pc, #496]	; (8002dd4 <HAL_RCC_OscConfig+0x470>)
 8002be4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002be8:	6413      	str	r3, [r2, #64]	; 0x40
 8002bea:	4b7a      	ldr	r3, [pc, #488]	; (8002dd4 <HAL_RCC_OscConfig+0x470>)
 8002bec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002bf2:	60bb      	str	r3, [r7, #8]
 8002bf4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002bf6:	2301      	movs	r3, #1
 8002bf8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002bfa:	4b77      	ldr	r3, [pc, #476]	; (8002dd8 <HAL_RCC_OscConfig+0x474>)
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d118      	bne.n	8002c38 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002c06:	4b74      	ldr	r3, [pc, #464]	; (8002dd8 <HAL_RCC_OscConfig+0x474>)
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	4a73      	ldr	r2, [pc, #460]	; (8002dd8 <HAL_RCC_OscConfig+0x474>)
 8002c0c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002c10:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002c12:	f7ff fc31 	bl	8002478 <HAL_GetTick>
 8002c16:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c18:	e008      	b.n	8002c2c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c1a:	f7ff fc2d 	bl	8002478 <HAL_GetTick>
 8002c1e:	4602      	mov	r2, r0
 8002c20:	693b      	ldr	r3, [r7, #16]
 8002c22:	1ad3      	subs	r3, r2, r3
 8002c24:	2b02      	cmp	r3, #2
 8002c26:	d901      	bls.n	8002c2c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002c28:	2303      	movs	r3, #3
 8002c2a:	e10c      	b.n	8002e46 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c2c:	4b6a      	ldr	r3, [pc, #424]	; (8002dd8 <HAL_RCC_OscConfig+0x474>)
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d0f0      	beq.n	8002c1a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	689b      	ldr	r3, [r3, #8]
 8002c3c:	2b01      	cmp	r3, #1
 8002c3e:	d106      	bne.n	8002c4e <HAL_RCC_OscConfig+0x2ea>
 8002c40:	4b64      	ldr	r3, [pc, #400]	; (8002dd4 <HAL_RCC_OscConfig+0x470>)
 8002c42:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c44:	4a63      	ldr	r2, [pc, #396]	; (8002dd4 <HAL_RCC_OscConfig+0x470>)
 8002c46:	f043 0301 	orr.w	r3, r3, #1
 8002c4a:	6713      	str	r3, [r2, #112]	; 0x70
 8002c4c:	e01c      	b.n	8002c88 <HAL_RCC_OscConfig+0x324>
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	689b      	ldr	r3, [r3, #8]
 8002c52:	2b05      	cmp	r3, #5
 8002c54:	d10c      	bne.n	8002c70 <HAL_RCC_OscConfig+0x30c>
 8002c56:	4b5f      	ldr	r3, [pc, #380]	; (8002dd4 <HAL_RCC_OscConfig+0x470>)
 8002c58:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c5a:	4a5e      	ldr	r2, [pc, #376]	; (8002dd4 <HAL_RCC_OscConfig+0x470>)
 8002c5c:	f043 0304 	orr.w	r3, r3, #4
 8002c60:	6713      	str	r3, [r2, #112]	; 0x70
 8002c62:	4b5c      	ldr	r3, [pc, #368]	; (8002dd4 <HAL_RCC_OscConfig+0x470>)
 8002c64:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c66:	4a5b      	ldr	r2, [pc, #364]	; (8002dd4 <HAL_RCC_OscConfig+0x470>)
 8002c68:	f043 0301 	orr.w	r3, r3, #1
 8002c6c:	6713      	str	r3, [r2, #112]	; 0x70
 8002c6e:	e00b      	b.n	8002c88 <HAL_RCC_OscConfig+0x324>
 8002c70:	4b58      	ldr	r3, [pc, #352]	; (8002dd4 <HAL_RCC_OscConfig+0x470>)
 8002c72:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c74:	4a57      	ldr	r2, [pc, #348]	; (8002dd4 <HAL_RCC_OscConfig+0x470>)
 8002c76:	f023 0301 	bic.w	r3, r3, #1
 8002c7a:	6713      	str	r3, [r2, #112]	; 0x70
 8002c7c:	4b55      	ldr	r3, [pc, #340]	; (8002dd4 <HAL_RCC_OscConfig+0x470>)
 8002c7e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c80:	4a54      	ldr	r2, [pc, #336]	; (8002dd4 <HAL_RCC_OscConfig+0x470>)
 8002c82:	f023 0304 	bic.w	r3, r3, #4
 8002c86:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	689b      	ldr	r3, [r3, #8]
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d015      	beq.n	8002cbc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c90:	f7ff fbf2 	bl	8002478 <HAL_GetTick>
 8002c94:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c96:	e00a      	b.n	8002cae <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002c98:	f7ff fbee 	bl	8002478 <HAL_GetTick>
 8002c9c:	4602      	mov	r2, r0
 8002c9e:	693b      	ldr	r3, [r7, #16]
 8002ca0:	1ad3      	subs	r3, r2, r3
 8002ca2:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ca6:	4293      	cmp	r3, r2
 8002ca8:	d901      	bls.n	8002cae <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002caa:	2303      	movs	r3, #3
 8002cac:	e0cb      	b.n	8002e46 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002cae:	4b49      	ldr	r3, [pc, #292]	; (8002dd4 <HAL_RCC_OscConfig+0x470>)
 8002cb0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002cb2:	f003 0302 	and.w	r3, r3, #2
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d0ee      	beq.n	8002c98 <HAL_RCC_OscConfig+0x334>
 8002cba:	e014      	b.n	8002ce6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002cbc:	f7ff fbdc 	bl	8002478 <HAL_GetTick>
 8002cc0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002cc2:	e00a      	b.n	8002cda <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002cc4:	f7ff fbd8 	bl	8002478 <HAL_GetTick>
 8002cc8:	4602      	mov	r2, r0
 8002cca:	693b      	ldr	r3, [r7, #16]
 8002ccc:	1ad3      	subs	r3, r2, r3
 8002cce:	f241 3288 	movw	r2, #5000	; 0x1388
 8002cd2:	4293      	cmp	r3, r2
 8002cd4:	d901      	bls.n	8002cda <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002cd6:	2303      	movs	r3, #3
 8002cd8:	e0b5      	b.n	8002e46 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002cda:	4b3e      	ldr	r3, [pc, #248]	; (8002dd4 <HAL_RCC_OscConfig+0x470>)
 8002cdc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002cde:	f003 0302 	and.w	r3, r3, #2
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d1ee      	bne.n	8002cc4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002ce6:	7dfb      	ldrb	r3, [r7, #23]
 8002ce8:	2b01      	cmp	r3, #1
 8002cea:	d105      	bne.n	8002cf8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002cec:	4b39      	ldr	r3, [pc, #228]	; (8002dd4 <HAL_RCC_OscConfig+0x470>)
 8002cee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cf0:	4a38      	ldr	r2, [pc, #224]	; (8002dd4 <HAL_RCC_OscConfig+0x470>)
 8002cf2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002cf6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	699b      	ldr	r3, [r3, #24]
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	f000 80a1 	beq.w	8002e44 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002d02:	4b34      	ldr	r3, [pc, #208]	; (8002dd4 <HAL_RCC_OscConfig+0x470>)
 8002d04:	689b      	ldr	r3, [r3, #8]
 8002d06:	f003 030c 	and.w	r3, r3, #12
 8002d0a:	2b08      	cmp	r3, #8
 8002d0c:	d05c      	beq.n	8002dc8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	699b      	ldr	r3, [r3, #24]
 8002d12:	2b02      	cmp	r3, #2
 8002d14:	d141      	bne.n	8002d9a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d16:	4b31      	ldr	r3, [pc, #196]	; (8002ddc <HAL_RCC_OscConfig+0x478>)
 8002d18:	2200      	movs	r2, #0
 8002d1a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d1c:	f7ff fbac 	bl	8002478 <HAL_GetTick>
 8002d20:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002d22:	e008      	b.n	8002d36 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002d24:	f7ff fba8 	bl	8002478 <HAL_GetTick>
 8002d28:	4602      	mov	r2, r0
 8002d2a:	693b      	ldr	r3, [r7, #16]
 8002d2c:	1ad3      	subs	r3, r2, r3
 8002d2e:	2b02      	cmp	r3, #2
 8002d30:	d901      	bls.n	8002d36 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002d32:	2303      	movs	r3, #3
 8002d34:	e087      	b.n	8002e46 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002d36:	4b27      	ldr	r3, [pc, #156]	; (8002dd4 <HAL_RCC_OscConfig+0x470>)
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d1f0      	bne.n	8002d24 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	69da      	ldr	r2, [r3, #28]
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	6a1b      	ldr	r3, [r3, #32]
 8002d4a:	431a      	orrs	r2, r3
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d50:	019b      	lsls	r3, r3, #6
 8002d52:	431a      	orrs	r2, r3
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d58:	085b      	lsrs	r3, r3, #1
 8002d5a:	3b01      	subs	r3, #1
 8002d5c:	041b      	lsls	r3, r3, #16
 8002d5e:	431a      	orrs	r2, r3
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d64:	061b      	lsls	r3, r3, #24
 8002d66:	491b      	ldr	r1, [pc, #108]	; (8002dd4 <HAL_RCC_OscConfig+0x470>)
 8002d68:	4313      	orrs	r3, r2
 8002d6a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002d6c:	4b1b      	ldr	r3, [pc, #108]	; (8002ddc <HAL_RCC_OscConfig+0x478>)
 8002d6e:	2201      	movs	r2, #1
 8002d70:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d72:	f7ff fb81 	bl	8002478 <HAL_GetTick>
 8002d76:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d78:	e008      	b.n	8002d8c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002d7a:	f7ff fb7d 	bl	8002478 <HAL_GetTick>
 8002d7e:	4602      	mov	r2, r0
 8002d80:	693b      	ldr	r3, [r7, #16]
 8002d82:	1ad3      	subs	r3, r2, r3
 8002d84:	2b02      	cmp	r3, #2
 8002d86:	d901      	bls.n	8002d8c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002d88:	2303      	movs	r3, #3
 8002d8a:	e05c      	b.n	8002e46 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d8c:	4b11      	ldr	r3, [pc, #68]	; (8002dd4 <HAL_RCC_OscConfig+0x470>)
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d0f0      	beq.n	8002d7a <HAL_RCC_OscConfig+0x416>
 8002d98:	e054      	b.n	8002e44 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d9a:	4b10      	ldr	r3, [pc, #64]	; (8002ddc <HAL_RCC_OscConfig+0x478>)
 8002d9c:	2200      	movs	r2, #0
 8002d9e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002da0:	f7ff fb6a 	bl	8002478 <HAL_GetTick>
 8002da4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002da6:	e008      	b.n	8002dba <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002da8:	f7ff fb66 	bl	8002478 <HAL_GetTick>
 8002dac:	4602      	mov	r2, r0
 8002dae:	693b      	ldr	r3, [r7, #16]
 8002db0:	1ad3      	subs	r3, r2, r3
 8002db2:	2b02      	cmp	r3, #2
 8002db4:	d901      	bls.n	8002dba <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002db6:	2303      	movs	r3, #3
 8002db8:	e045      	b.n	8002e46 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002dba:	4b06      	ldr	r3, [pc, #24]	; (8002dd4 <HAL_RCC_OscConfig+0x470>)
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d1f0      	bne.n	8002da8 <HAL_RCC_OscConfig+0x444>
 8002dc6:	e03d      	b.n	8002e44 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	699b      	ldr	r3, [r3, #24]
 8002dcc:	2b01      	cmp	r3, #1
 8002dce:	d107      	bne.n	8002de0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002dd0:	2301      	movs	r3, #1
 8002dd2:	e038      	b.n	8002e46 <HAL_RCC_OscConfig+0x4e2>
 8002dd4:	40023800 	.word	0x40023800
 8002dd8:	40007000 	.word	0x40007000
 8002ddc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002de0:	4b1b      	ldr	r3, [pc, #108]	; (8002e50 <HAL_RCC_OscConfig+0x4ec>)
 8002de2:	685b      	ldr	r3, [r3, #4]
 8002de4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	699b      	ldr	r3, [r3, #24]
 8002dea:	2b01      	cmp	r3, #1
 8002dec:	d028      	beq.n	8002e40 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002df8:	429a      	cmp	r2, r3
 8002dfa:	d121      	bne.n	8002e40 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e06:	429a      	cmp	r2, r3
 8002e08:	d11a      	bne.n	8002e40 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002e0a:	68fa      	ldr	r2, [r7, #12]
 8002e0c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002e10:	4013      	ands	r3, r2
 8002e12:	687a      	ldr	r2, [r7, #4]
 8002e14:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002e16:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002e18:	4293      	cmp	r3, r2
 8002e1a:	d111      	bne.n	8002e40 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e26:	085b      	lsrs	r3, r3, #1
 8002e28:	3b01      	subs	r3, #1
 8002e2a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002e2c:	429a      	cmp	r2, r3
 8002e2e:	d107      	bne.n	8002e40 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e3a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002e3c:	429a      	cmp	r2, r3
 8002e3e:	d001      	beq.n	8002e44 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002e40:	2301      	movs	r3, #1
 8002e42:	e000      	b.n	8002e46 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002e44:	2300      	movs	r3, #0
}
 8002e46:	4618      	mov	r0, r3
 8002e48:	3718      	adds	r7, #24
 8002e4a:	46bd      	mov	sp, r7
 8002e4c:	bd80      	pop	{r7, pc}
 8002e4e:	bf00      	nop
 8002e50:	40023800 	.word	0x40023800

08002e54 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002e54:	b580      	push	{r7, lr}
 8002e56:	b084      	sub	sp, #16
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	6078      	str	r0, [r7, #4]
 8002e5c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d101      	bne.n	8002e68 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002e64:	2301      	movs	r3, #1
 8002e66:	e0cc      	b.n	8003002 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002e68:	4b68      	ldr	r3, [pc, #416]	; (800300c <HAL_RCC_ClockConfig+0x1b8>)
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	f003 0307 	and.w	r3, r3, #7
 8002e70:	683a      	ldr	r2, [r7, #0]
 8002e72:	429a      	cmp	r2, r3
 8002e74:	d90c      	bls.n	8002e90 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e76:	4b65      	ldr	r3, [pc, #404]	; (800300c <HAL_RCC_ClockConfig+0x1b8>)
 8002e78:	683a      	ldr	r2, [r7, #0]
 8002e7a:	b2d2      	uxtb	r2, r2
 8002e7c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e7e:	4b63      	ldr	r3, [pc, #396]	; (800300c <HAL_RCC_ClockConfig+0x1b8>)
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	f003 0307 	and.w	r3, r3, #7
 8002e86:	683a      	ldr	r2, [r7, #0]
 8002e88:	429a      	cmp	r2, r3
 8002e8a:	d001      	beq.n	8002e90 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002e8c:	2301      	movs	r3, #1
 8002e8e:	e0b8      	b.n	8003002 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	f003 0302 	and.w	r3, r3, #2
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d020      	beq.n	8002ede <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	f003 0304 	and.w	r3, r3, #4
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d005      	beq.n	8002eb4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002ea8:	4b59      	ldr	r3, [pc, #356]	; (8003010 <HAL_RCC_ClockConfig+0x1bc>)
 8002eaa:	689b      	ldr	r3, [r3, #8]
 8002eac:	4a58      	ldr	r2, [pc, #352]	; (8003010 <HAL_RCC_ClockConfig+0x1bc>)
 8002eae:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002eb2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	f003 0308 	and.w	r3, r3, #8
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d005      	beq.n	8002ecc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002ec0:	4b53      	ldr	r3, [pc, #332]	; (8003010 <HAL_RCC_ClockConfig+0x1bc>)
 8002ec2:	689b      	ldr	r3, [r3, #8]
 8002ec4:	4a52      	ldr	r2, [pc, #328]	; (8003010 <HAL_RCC_ClockConfig+0x1bc>)
 8002ec6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002eca:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002ecc:	4b50      	ldr	r3, [pc, #320]	; (8003010 <HAL_RCC_ClockConfig+0x1bc>)
 8002ece:	689b      	ldr	r3, [r3, #8]
 8002ed0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	689b      	ldr	r3, [r3, #8]
 8002ed8:	494d      	ldr	r1, [pc, #308]	; (8003010 <HAL_RCC_ClockConfig+0x1bc>)
 8002eda:	4313      	orrs	r3, r2
 8002edc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	f003 0301 	and.w	r3, r3, #1
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d044      	beq.n	8002f74 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	685b      	ldr	r3, [r3, #4]
 8002eee:	2b01      	cmp	r3, #1
 8002ef0:	d107      	bne.n	8002f02 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ef2:	4b47      	ldr	r3, [pc, #284]	; (8003010 <HAL_RCC_ClockConfig+0x1bc>)
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d119      	bne.n	8002f32 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002efe:	2301      	movs	r3, #1
 8002f00:	e07f      	b.n	8003002 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	685b      	ldr	r3, [r3, #4]
 8002f06:	2b02      	cmp	r3, #2
 8002f08:	d003      	beq.n	8002f12 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002f0e:	2b03      	cmp	r3, #3
 8002f10:	d107      	bne.n	8002f22 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f12:	4b3f      	ldr	r3, [pc, #252]	; (8003010 <HAL_RCC_ClockConfig+0x1bc>)
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d109      	bne.n	8002f32 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f1e:	2301      	movs	r3, #1
 8002f20:	e06f      	b.n	8003002 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f22:	4b3b      	ldr	r3, [pc, #236]	; (8003010 <HAL_RCC_ClockConfig+0x1bc>)
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	f003 0302 	and.w	r3, r3, #2
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d101      	bne.n	8002f32 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f2e:	2301      	movs	r3, #1
 8002f30:	e067      	b.n	8003002 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002f32:	4b37      	ldr	r3, [pc, #220]	; (8003010 <HAL_RCC_ClockConfig+0x1bc>)
 8002f34:	689b      	ldr	r3, [r3, #8]
 8002f36:	f023 0203 	bic.w	r2, r3, #3
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	685b      	ldr	r3, [r3, #4]
 8002f3e:	4934      	ldr	r1, [pc, #208]	; (8003010 <HAL_RCC_ClockConfig+0x1bc>)
 8002f40:	4313      	orrs	r3, r2
 8002f42:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002f44:	f7ff fa98 	bl	8002478 <HAL_GetTick>
 8002f48:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f4a:	e00a      	b.n	8002f62 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002f4c:	f7ff fa94 	bl	8002478 <HAL_GetTick>
 8002f50:	4602      	mov	r2, r0
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	1ad3      	subs	r3, r2, r3
 8002f56:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f5a:	4293      	cmp	r3, r2
 8002f5c:	d901      	bls.n	8002f62 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002f5e:	2303      	movs	r3, #3
 8002f60:	e04f      	b.n	8003002 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f62:	4b2b      	ldr	r3, [pc, #172]	; (8003010 <HAL_RCC_ClockConfig+0x1bc>)
 8002f64:	689b      	ldr	r3, [r3, #8]
 8002f66:	f003 020c 	and.w	r2, r3, #12
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	685b      	ldr	r3, [r3, #4]
 8002f6e:	009b      	lsls	r3, r3, #2
 8002f70:	429a      	cmp	r2, r3
 8002f72:	d1eb      	bne.n	8002f4c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002f74:	4b25      	ldr	r3, [pc, #148]	; (800300c <HAL_RCC_ClockConfig+0x1b8>)
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	f003 0307 	and.w	r3, r3, #7
 8002f7c:	683a      	ldr	r2, [r7, #0]
 8002f7e:	429a      	cmp	r2, r3
 8002f80:	d20c      	bcs.n	8002f9c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f82:	4b22      	ldr	r3, [pc, #136]	; (800300c <HAL_RCC_ClockConfig+0x1b8>)
 8002f84:	683a      	ldr	r2, [r7, #0]
 8002f86:	b2d2      	uxtb	r2, r2
 8002f88:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f8a:	4b20      	ldr	r3, [pc, #128]	; (800300c <HAL_RCC_ClockConfig+0x1b8>)
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	f003 0307 	and.w	r3, r3, #7
 8002f92:	683a      	ldr	r2, [r7, #0]
 8002f94:	429a      	cmp	r2, r3
 8002f96:	d001      	beq.n	8002f9c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002f98:	2301      	movs	r3, #1
 8002f9a:	e032      	b.n	8003002 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	f003 0304 	and.w	r3, r3, #4
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d008      	beq.n	8002fba <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002fa8:	4b19      	ldr	r3, [pc, #100]	; (8003010 <HAL_RCC_ClockConfig+0x1bc>)
 8002faa:	689b      	ldr	r3, [r3, #8]
 8002fac:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	68db      	ldr	r3, [r3, #12]
 8002fb4:	4916      	ldr	r1, [pc, #88]	; (8003010 <HAL_RCC_ClockConfig+0x1bc>)
 8002fb6:	4313      	orrs	r3, r2
 8002fb8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	f003 0308 	and.w	r3, r3, #8
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d009      	beq.n	8002fda <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002fc6:	4b12      	ldr	r3, [pc, #72]	; (8003010 <HAL_RCC_ClockConfig+0x1bc>)
 8002fc8:	689b      	ldr	r3, [r3, #8]
 8002fca:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	691b      	ldr	r3, [r3, #16]
 8002fd2:	00db      	lsls	r3, r3, #3
 8002fd4:	490e      	ldr	r1, [pc, #56]	; (8003010 <HAL_RCC_ClockConfig+0x1bc>)
 8002fd6:	4313      	orrs	r3, r2
 8002fd8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002fda:	f000 f821 	bl	8003020 <HAL_RCC_GetSysClockFreq>
 8002fde:	4602      	mov	r2, r0
 8002fe0:	4b0b      	ldr	r3, [pc, #44]	; (8003010 <HAL_RCC_ClockConfig+0x1bc>)
 8002fe2:	689b      	ldr	r3, [r3, #8]
 8002fe4:	091b      	lsrs	r3, r3, #4
 8002fe6:	f003 030f 	and.w	r3, r3, #15
 8002fea:	490a      	ldr	r1, [pc, #40]	; (8003014 <HAL_RCC_ClockConfig+0x1c0>)
 8002fec:	5ccb      	ldrb	r3, [r1, r3]
 8002fee:	fa22 f303 	lsr.w	r3, r2, r3
 8002ff2:	4a09      	ldr	r2, [pc, #36]	; (8003018 <HAL_RCC_ClockConfig+0x1c4>)
 8002ff4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002ff6:	4b09      	ldr	r3, [pc, #36]	; (800301c <HAL_RCC_ClockConfig+0x1c8>)
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	4618      	mov	r0, r3
 8002ffc:	f7ff f9f8 	bl	80023f0 <HAL_InitTick>

  return HAL_OK;
 8003000:	2300      	movs	r3, #0
}
 8003002:	4618      	mov	r0, r3
 8003004:	3710      	adds	r7, #16
 8003006:	46bd      	mov	sp, r7
 8003008:	bd80      	pop	{r7, pc}
 800300a:	bf00      	nop
 800300c:	40023c00 	.word	0x40023c00
 8003010:	40023800 	.word	0x40023800
 8003014:	080043c8 	.word	0x080043c8
 8003018:	200000d0 	.word	0x200000d0
 800301c:	200000ec 	.word	0x200000ec

08003020 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003020:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003024:	b094      	sub	sp, #80	; 0x50
 8003026:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003028:	2300      	movs	r3, #0
 800302a:	647b      	str	r3, [r7, #68]	; 0x44
 800302c:	2300      	movs	r3, #0
 800302e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003030:	2300      	movs	r3, #0
 8003032:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8003034:	2300      	movs	r3, #0
 8003036:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003038:	4b79      	ldr	r3, [pc, #484]	; (8003220 <HAL_RCC_GetSysClockFreq+0x200>)
 800303a:	689b      	ldr	r3, [r3, #8]
 800303c:	f003 030c 	and.w	r3, r3, #12
 8003040:	2b08      	cmp	r3, #8
 8003042:	d00d      	beq.n	8003060 <HAL_RCC_GetSysClockFreq+0x40>
 8003044:	2b08      	cmp	r3, #8
 8003046:	f200 80e1 	bhi.w	800320c <HAL_RCC_GetSysClockFreq+0x1ec>
 800304a:	2b00      	cmp	r3, #0
 800304c:	d002      	beq.n	8003054 <HAL_RCC_GetSysClockFreq+0x34>
 800304e:	2b04      	cmp	r3, #4
 8003050:	d003      	beq.n	800305a <HAL_RCC_GetSysClockFreq+0x3a>
 8003052:	e0db      	b.n	800320c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003054:	4b73      	ldr	r3, [pc, #460]	; (8003224 <HAL_RCC_GetSysClockFreq+0x204>)
 8003056:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8003058:	e0db      	b.n	8003212 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800305a:	4b73      	ldr	r3, [pc, #460]	; (8003228 <HAL_RCC_GetSysClockFreq+0x208>)
 800305c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800305e:	e0d8      	b.n	8003212 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003060:	4b6f      	ldr	r3, [pc, #444]	; (8003220 <HAL_RCC_GetSysClockFreq+0x200>)
 8003062:	685b      	ldr	r3, [r3, #4]
 8003064:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003068:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800306a:	4b6d      	ldr	r3, [pc, #436]	; (8003220 <HAL_RCC_GetSysClockFreq+0x200>)
 800306c:	685b      	ldr	r3, [r3, #4]
 800306e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003072:	2b00      	cmp	r3, #0
 8003074:	d063      	beq.n	800313e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003076:	4b6a      	ldr	r3, [pc, #424]	; (8003220 <HAL_RCC_GetSysClockFreq+0x200>)
 8003078:	685b      	ldr	r3, [r3, #4]
 800307a:	099b      	lsrs	r3, r3, #6
 800307c:	2200      	movs	r2, #0
 800307e:	63bb      	str	r3, [r7, #56]	; 0x38
 8003080:	63fa      	str	r2, [r7, #60]	; 0x3c
 8003082:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003084:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003088:	633b      	str	r3, [r7, #48]	; 0x30
 800308a:	2300      	movs	r3, #0
 800308c:	637b      	str	r3, [r7, #52]	; 0x34
 800308e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8003092:	4622      	mov	r2, r4
 8003094:	462b      	mov	r3, r5
 8003096:	f04f 0000 	mov.w	r0, #0
 800309a:	f04f 0100 	mov.w	r1, #0
 800309e:	0159      	lsls	r1, r3, #5
 80030a0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80030a4:	0150      	lsls	r0, r2, #5
 80030a6:	4602      	mov	r2, r0
 80030a8:	460b      	mov	r3, r1
 80030aa:	4621      	mov	r1, r4
 80030ac:	1a51      	subs	r1, r2, r1
 80030ae:	6139      	str	r1, [r7, #16]
 80030b0:	4629      	mov	r1, r5
 80030b2:	eb63 0301 	sbc.w	r3, r3, r1
 80030b6:	617b      	str	r3, [r7, #20]
 80030b8:	f04f 0200 	mov.w	r2, #0
 80030bc:	f04f 0300 	mov.w	r3, #0
 80030c0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80030c4:	4659      	mov	r1, fp
 80030c6:	018b      	lsls	r3, r1, #6
 80030c8:	4651      	mov	r1, sl
 80030ca:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80030ce:	4651      	mov	r1, sl
 80030d0:	018a      	lsls	r2, r1, #6
 80030d2:	4651      	mov	r1, sl
 80030d4:	ebb2 0801 	subs.w	r8, r2, r1
 80030d8:	4659      	mov	r1, fp
 80030da:	eb63 0901 	sbc.w	r9, r3, r1
 80030de:	f04f 0200 	mov.w	r2, #0
 80030e2:	f04f 0300 	mov.w	r3, #0
 80030e6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80030ea:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80030ee:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80030f2:	4690      	mov	r8, r2
 80030f4:	4699      	mov	r9, r3
 80030f6:	4623      	mov	r3, r4
 80030f8:	eb18 0303 	adds.w	r3, r8, r3
 80030fc:	60bb      	str	r3, [r7, #8]
 80030fe:	462b      	mov	r3, r5
 8003100:	eb49 0303 	adc.w	r3, r9, r3
 8003104:	60fb      	str	r3, [r7, #12]
 8003106:	f04f 0200 	mov.w	r2, #0
 800310a:	f04f 0300 	mov.w	r3, #0
 800310e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003112:	4629      	mov	r1, r5
 8003114:	024b      	lsls	r3, r1, #9
 8003116:	4621      	mov	r1, r4
 8003118:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800311c:	4621      	mov	r1, r4
 800311e:	024a      	lsls	r2, r1, #9
 8003120:	4610      	mov	r0, r2
 8003122:	4619      	mov	r1, r3
 8003124:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003126:	2200      	movs	r2, #0
 8003128:	62bb      	str	r3, [r7, #40]	; 0x28
 800312a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800312c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003130:	f7fd fc38 	bl	80009a4 <__aeabi_uldivmod>
 8003134:	4602      	mov	r2, r0
 8003136:	460b      	mov	r3, r1
 8003138:	4613      	mov	r3, r2
 800313a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800313c:	e058      	b.n	80031f0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800313e:	4b38      	ldr	r3, [pc, #224]	; (8003220 <HAL_RCC_GetSysClockFreq+0x200>)
 8003140:	685b      	ldr	r3, [r3, #4]
 8003142:	099b      	lsrs	r3, r3, #6
 8003144:	2200      	movs	r2, #0
 8003146:	4618      	mov	r0, r3
 8003148:	4611      	mov	r1, r2
 800314a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800314e:	623b      	str	r3, [r7, #32]
 8003150:	2300      	movs	r3, #0
 8003152:	627b      	str	r3, [r7, #36]	; 0x24
 8003154:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003158:	4642      	mov	r2, r8
 800315a:	464b      	mov	r3, r9
 800315c:	f04f 0000 	mov.w	r0, #0
 8003160:	f04f 0100 	mov.w	r1, #0
 8003164:	0159      	lsls	r1, r3, #5
 8003166:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800316a:	0150      	lsls	r0, r2, #5
 800316c:	4602      	mov	r2, r0
 800316e:	460b      	mov	r3, r1
 8003170:	4641      	mov	r1, r8
 8003172:	ebb2 0a01 	subs.w	sl, r2, r1
 8003176:	4649      	mov	r1, r9
 8003178:	eb63 0b01 	sbc.w	fp, r3, r1
 800317c:	f04f 0200 	mov.w	r2, #0
 8003180:	f04f 0300 	mov.w	r3, #0
 8003184:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003188:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800318c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003190:	ebb2 040a 	subs.w	r4, r2, sl
 8003194:	eb63 050b 	sbc.w	r5, r3, fp
 8003198:	f04f 0200 	mov.w	r2, #0
 800319c:	f04f 0300 	mov.w	r3, #0
 80031a0:	00eb      	lsls	r3, r5, #3
 80031a2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80031a6:	00e2      	lsls	r2, r4, #3
 80031a8:	4614      	mov	r4, r2
 80031aa:	461d      	mov	r5, r3
 80031ac:	4643      	mov	r3, r8
 80031ae:	18e3      	adds	r3, r4, r3
 80031b0:	603b      	str	r3, [r7, #0]
 80031b2:	464b      	mov	r3, r9
 80031b4:	eb45 0303 	adc.w	r3, r5, r3
 80031b8:	607b      	str	r3, [r7, #4]
 80031ba:	f04f 0200 	mov.w	r2, #0
 80031be:	f04f 0300 	mov.w	r3, #0
 80031c2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80031c6:	4629      	mov	r1, r5
 80031c8:	028b      	lsls	r3, r1, #10
 80031ca:	4621      	mov	r1, r4
 80031cc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80031d0:	4621      	mov	r1, r4
 80031d2:	028a      	lsls	r2, r1, #10
 80031d4:	4610      	mov	r0, r2
 80031d6:	4619      	mov	r1, r3
 80031d8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80031da:	2200      	movs	r2, #0
 80031dc:	61bb      	str	r3, [r7, #24]
 80031de:	61fa      	str	r2, [r7, #28]
 80031e0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80031e4:	f7fd fbde 	bl	80009a4 <__aeabi_uldivmod>
 80031e8:	4602      	mov	r2, r0
 80031ea:	460b      	mov	r3, r1
 80031ec:	4613      	mov	r3, r2
 80031ee:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80031f0:	4b0b      	ldr	r3, [pc, #44]	; (8003220 <HAL_RCC_GetSysClockFreq+0x200>)
 80031f2:	685b      	ldr	r3, [r3, #4]
 80031f4:	0c1b      	lsrs	r3, r3, #16
 80031f6:	f003 0303 	and.w	r3, r3, #3
 80031fa:	3301      	adds	r3, #1
 80031fc:	005b      	lsls	r3, r3, #1
 80031fe:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8003200:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003202:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003204:	fbb2 f3f3 	udiv	r3, r2, r3
 8003208:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800320a:	e002      	b.n	8003212 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800320c:	4b05      	ldr	r3, [pc, #20]	; (8003224 <HAL_RCC_GetSysClockFreq+0x204>)
 800320e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003210:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003212:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8003214:	4618      	mov	r0, r3
 8003216:	3750      	adds	r7, #80	; 0x50
 8003218:	46bd      	mov	sp, r7
 800321a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800321e:	bf00      	nop
 8003220:	40023800 	.word	0x40023800
 8003224:	00f42400 	.word	0x00f42400
 8003228:	007a1200 	.word	0x007a1200

0800322c <memset>:
 800322c:	4402      	add	r2, r0
 800322e:	4603      	mov	r3, r0
 8003230:	4293      	cmp	r3, r2
 8003232:	d100      	bne.n	8003236 <memset+0xa>
 8003234:	4770      	bx	lr
 8003236:	f803 1b01 	strb.w	r1, [r3], #1
 800323a:	e7f9      	b.n	8003230 <memset+0x4>

0800323c <__libc_init_array>:
 800323c:	b570      	push	{r4, r5, r6, lr}
 800323e:	4d0d      	ldr	r5, [pc, #52]	; (8003274 <__libc_init_array+0x38>)
 8003240:	4c0d      	ldr	r4, [pc, #52]	; (8003278 <__libc_init_array+0x3c>)
 8003242:	1b64      	subs	r4, r4, r5
 8003244:	10a4      	asrs	r4, r4, #2
 8003246:	2600      	movs	r6, #0
 8003248:	42a6      	cmp	r6, r4
 800324a:	d109      	bne.n	8003260 <__libc_init_array+0x24>
 800324c:	4d0b      	ldr	r5, [pc, #44]	; (800327c <__libc_init_array+0x40>)
 800324e:	4c0c      	ldr	r4, [pc, #48]	; (8003280 <__libc_init_array+0x44>)
 8003250:	f001 f8ae 	bl	80043b0 <_init>
 8003254:	1b64      	subs	r4, r4, r5
 8003256:	10a4      	asrs	r4, r4, #2
 8003258:	2600      	movs	r6, #0
 800325a:	42a6      	cmp	r6, r4
 800325c:	d105      	bne.n	800326a <__libc_init_array+0x2e>
 800325e:	bd70      	pop	{r4, r5, r6, pc}
 8003260:	f855 3b04 	ldr.w	r3, [r5], #4
 8003264:	4798      	blx	r3
 8003266:	3601      	adds	r6, #1
 8003268:	e7ee      	b.n	8003248 <__libc_init_array+0xc>
 800326a:	f855 3b04 	ldr.w	r3, [r5], #4
 800326e:	4798      	blx	r3
 8003270:	3601      	adds	r6, #1
 8003272:	e7f2      	b.n	800325a <__libc_init_array+0x1e>
 8003274:	080045b8 	.word	0x080045b8
 8003278:	080045b8 	.word	0x080045b8
 800327c:	080045b8 	.word	0x080045b8
 8003280:	080045bc 	.word	0x080045bc
 8003284:	00000000 	.word	0x00000000

08003288 <cos>:
 8003288:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800328a:	ec53 2b10 	vmov	r2, r3, d0
 800328e:	4826      	ldr	r0, [pc, #152]	; (8003328 <cos+0xa0>)
 8003290:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8003294:	4281      	cmp	r1, r0
 8003296:	dc06      	bgt.n	80032a6 <cos+0x1e>
 8003298:	ed9f 1b21 	vldr	d1, [pc, #132]	; 8003320 <cos+0x98>
 800329c:	b005      	add	sp, #20
 800329e:	f85d eb04 	ldr.w	lr, [sp], #4
 80032a2:	f000 b89d 	b.w	80033e0 <__kernel_cos>
 80032a6:	4821      	ldr	r0, [pc, #132]	; (800332c <cos+0xa4>)
 80032a8:	4281      	cmp	r1, r0
 80032aa:	dd09      	ble.n	80032c0 <cos+0x38>
 80032ac:	ee10 0a10 	vmov	r0, s0
 80032b0:	4619      	mov	r1, r3
 80032b2:	f7fd f8bf 	bl	8000434 <__aeabi_dsub>
 80032b6:	ec41 0b10 	vmov	d0, r0, r1
 80032ba:	b005      	add	sp, #20
 80032bc:	f85d fb04 	ldr.w	pc, [sp], #4
 80032c0:	4668      	mov	r0, sp
 80032c2:	f000 fa15 	bl	80036f0 <__ieee754_rem_pio2>
 80032c6:	f000 0003 	and.w	r0, r0, #3
 80032ca:	2801      	cmp	r0, #1
 80032cc:	d00b      	beq.n	80032e6 <cos+0x5e>
 80032ce:	2802      	cmp	r0, #2
 80032d0:	d016      	beq.n	8003300 <cos+0x78>
 80032d2:	b9e0      	cbnz	r0, 800330e <cos+0x86>
 80032d4:	ed9d 1b02 	vldr	d1, [sp, #8]
 80032d8:	ed9d 0b00 	vldr	d0, [sp]
 80032dc:	f000 f880 	bl	80033e0 <__kernel_cos>
 80032e0:	ec51 0b10 	vmov	r0, r1, d0
 80032e4:	e7e7      	b.n	80032b6 <cos+0x2e>
 80032e6:	ed9d 1b02 	vldr	d1, [sp, #8]
 80032ea:	ed9d 0b00 	vldr	d0, [sp]
 80032ee:	f000 f93f 	bl	8003570 <__kernel_sin>
 80032f2:	ec53 2b10 	vmov	r2, r3, d0
 80032f6:	ee10 0a10 	vmov	r0, s0
 80032fa:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 80032fe:	e7da      	b.n	80032b6 <cos+0x2e>
 8003300:	ed9d 1b02 	vldr	d1, [sp, #8]
 8003304:	ed9d 0b00 	vldr	d0, [sp]
 8003308:	f000 f86a 	bl	80033e0 <__kernel_cos>
 800330c:	e7f1      	b.n	80032f2 <cos+0x6a>
 800330e:	ed9d 1b02 	vldr	d1, [sp, #8]
 8003312:	ed9d 0b00 	vldr	d0, [sp]
 8003316:	2001      	movs	r0, #1
 8003318:	f000 f92a 	bl	8003570 <__kernel_sin>
 800331c:	e7e0      	b.n	80032e0 <cos+0x58>
 800331e:	bf00      	nop
	...
 8003328:	3fe921fb 	.word	0x3fe921fb
 800332c:	7fefffff 	.word	0x7fefffff

08003330 <sin>:
 8003330:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8003332:	ec53 2b10 	vmov	r2, r3, d0
 8003336:	4828      	ldr	r0, [pc, #160]	; (80033d8 <sin+0xa8>)
 8003338:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800333c:	4281      	cmp	r1, r0
 800333e:	dc07      	bgt.n	8003350 <sin+0x20>
 8003340:	ed9f 1b23 	vldr	d1, [pc, #140]	; 80033d0 <sin+0xa0>
 8003344:	2000      	movs	r0, #0
 8003346:	b005      	add	sp, #20
 8003348:	f85d eb04 	ldr.w	lr, [sp], #4
 800334c:	f000 b910 	b.w	8003570 <__kernel_sin>
 8003350:	4822      	ldr	r0, [pc, #136]	; (80033dc <sin+0xac>)
 8003352:	4281      	cmp	r1, r0
 8003354:	dd09      	ble.n	800336a <sin+0x3a>
 8003356:	ee10 0a10 	vmov	r0, s0
 800335a:	4619      	mov	r1, r3
 800335c:	f7fd f86a 	bl	8000434 <__aeabi_dsub>
 8003360:	ec41 0b10 	vmov	d0, r0, r1
 8003364:	b005      	add	sp, #20
 8003366:	f85d fb04 	ldr.w	pc, [sp], #4
 800336a:	4668      	mov	r0, sp
 800336c:	f000 f9c0 	bl	80036f0 <__ieee754_rem_pio2>
 8003370:	f000 0003 	and.w	r0, r0, #3
 8003374:	2801      	cmp	r0, #1
 8003376:	d00c      	beq.n	8003392 <sin+0x62>
 8003378:	2802      	cmp	r0, #2
 800337a:	d011      	beq.n	80033a0 <sin+0x70>
 800337c:	b9f0      	cbnz	r0, 80033bc <sin+0x8c>
 800337e:	ed9d 1b02 	vldr	d1, [sp, #8]
 8003382:	ed9d 0b00 	vldr	d0, [sp]
 8003386:	2001      	movs	r0, #1
 8003388:	f000 f8f2 	bl	8003570 <__kernel_sin>
 800338c:	ec51 0b10 	vmov	r0, r1, d0
 8003390:	e7e6      	b.n	8003360 <sin+0x30>
 8003392:	ed9d 1b02 	vldr	d1, [sp, #8]
 8003396:	ed9d 0b00 	vldr	d0, [sp]
 800339a:	f000 f821 	bl	80033e0 <__kernel_cos>
 800339e:	e7f5      	b.n	800338c <sin+0x5c>
 80033a0:	ed9d 1b02 	vldr	d1, [sp, #8]
 80033a4:	ed9d 0b00 	vldr	d0, [sp]
 80033a8:	2001      	movs	r0, #1
 80033aa:	f000 f8e1 	bl	8003570 <__kernel_sin>
 80033ae:	ec53 2b10 	vmov	r2, r3, d0
 80033b2:	ee10 0a10 	vmov	r0, s0
 80033b6:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 80033ba:	e7d1      	b.n	8003360 <sin+0x30>
 80033bc:	ed9d 1b02 	vldr	d1, [sp, #8]
 80033c0:	ed9d 0b00 	vldr	d0, [sp]
 80033c4:	f000 f80c 	bl	80033e0 <__kernel_cos>
 80033c8:	e7f1      	b.n	80033ae <sin+0x7e>
 80033ca:	bf00      	nop
 80033cc:	f3af 8000 	nop.w
	...
 80033d8:	3fe921fb 	.word	0x3fe921fb
 80033dc:	7fefffff 	.word	0x7fefffff

080033e0 <__kernel_cos>:
 80033e0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80033e4:	ec57 6b10 	vmov	r6, r7, d0
 80033e8:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 80033ec:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 80033f0:	ed8d 1b00 	vstr	d1, [sp]
 80033f4:	da07      	bge.n	8003406 <__kernel_cos+0x26>
 80033f6:	ee10 0a10 	vmov	r0, s0
 80033fa:	4639      	mov	r1, r7
 80033fc:	f7fd fa5a 	bl	80008b4 <__aeabi_d2iz>
 8003400:	2800      	cmp	r0, #0
 8003402:	f000 8088 	beq.w	8003516 <__kernel_cos+0x136>
 8003406:	4632      	mov	r2, r6
 8003408:	463b      	mov	r3, r7
 800340a:	4630      	mov	r0, r6
 800340c:	4639      	mov	r1, r7
 800340e:	f7fc fee3 	bl	80001d8 <__aeabi_dmul>
 8003412:	4b51      	ldr	r3, [pc, #324]	; (8003558 <__kernel_cos+0x178>)
 8003414:	2200      	movs	r2, #0
 8003416:	4604      	mov	r4, r0
 8003418:	460d      	mov	r5, r1
 800341a:	f7fc fedd 	bl	80001d8 <__aeabi_dmul>
 800341e:	a340      	add	r3, pc, #256	; (adr r3, 8003520 <__kernel_cos+0x140>)
 8003420:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003424:	4682      	mov	sl, r0
 8003426:	468b      	mov	fp, r1
 8003428:	4620      	mov	r0, r4
 800342a:	4629      	mov	r1, r5
 800342c:	f7fc fed4 	bl	80001d8 <__aeabi_dmul>
 8003430:	a33d      	add	r3, pc, #244	; (adr r3, 8003528 <__kernel_cos+0x148>)
 8003432:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003436:	f7fc ffff 	bl	8000438 <__adddf3>
 800343a:	4622      	mov	r2, r4
 800343c:	462b      	mov	r3, r5
 800343e:	f7fc fecb 	bl	80001d8 <__aeabi_dmul>
 8003442:	a33b      	add	r3, pc, #236	; (adr r3, 8003530 <__kernel_cos+0x150>)
 8003444:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003448:	f7fc fff4 	bl	8000434 <__aeabi_dsub>
 800344c:	4622      	mov	r2, r4
 800344e:	462b      	mov	r3, r5
 8003450:	f7fc fec2 	bl	80001d8 <__aeabi_dmul>
 8003454:	a338      	add	r3, pc, #224	; (adr r3, 8003538 <__kernel_cos+0x158>)
 8003456:	e9d3 2300 	ldrd	r2, r3, [r3]
 800345a:	f7fc ffed 	bl	8000438 <__adddf3>
 800345e:	4622      	mov	r2, r4
 8003460:	462b      	mov	r3, r5
 8003462:	f7fc feb9 	bl	80001d8 <__aeabi_dmul>
 8003466:	a336      	add	r3, pc, #216	; (adr r3, 8003540 <__kernel_cos+0x160>)
 8003468:	e9d3 2300 	ldrd	r2, r3, [r3]
 800346c:	f7fc ffe2 	bl	8000434 <__aeabi_dsub>
 8003470:	4622      	mov	r2, r4
 8003472:	462b      	mov	r3, r5
 8003474:	f7fc feb0 	bl	80001d8 <__aeabi_dmul>
 8003478:	a333      	add	r3, pc, #204	; (adr r3, 8003548 <__kernel_cos+0x168>)
 800347a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800347e:	f7fc ffdb 	bl	8000438 <__adddf3>
 8003482:	4622      	mov	r2, r4
 8003484:	462b      	mov	r3, r5
 8003486:	f7fc fea7 	bl	80001d8 <__aeabi_dmul>
 800348a:	4622      	mov	r2, r4
 800348c:	462b      	mov	r3, r5
 800348e:	f7fc fea3 	bl	80001d8 <__aeabi_dmul>
 8003492:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003496:	4604      	mov	r4, r0
 8003498:	460d      	mov	r5, r1
 800349a:	4630      	mov	r0, r6
 800349c:	4639      	mov	r1, r7
 800349e:	f7fc fe9b 	bl	80001d8 <__aeabi_dmul>
 80034a2:	460b      	mov	r3, r1
 80034a4:	4602      	mov	r2, r0
 80034a6:	4629      	mov	r1, r5
 80034a8:	4620      	mov	r0, r4
 80034aa:	f7fc ffc3 	bl	8000434 <__aeabi_dsub>
 80034ae:	4b2b      	ldr	r3, [pc, #172]	; (800355c <__kernel_cos+0x17c>)
 80034b0:	4598      	cmp	r8, r3
 80034b2:	4606      	mov	r6, r0
 80034b4:	460f      	mov	r7, r1
 80034b6:	dc10      	bgt.n	80034da <__kernel_cos+0xfa>
 80034b8:	4602      	mov	r2, r0
 80034ba:	460b      	mov	r3, r1
 80034bc:	4650      	mov	r0, sl
 80034be:	4659      	mov	r1, fp
 80034c0:	f7fc ffb8 	bl	8000434 <__aeabi_dsub>
 80034c4:	460b      	mov	r3, r1
 80034c6:	4926      	ldr	r1, [pc, #152]	; (8003560 <__kernel_cos+0x180>)
 80034c8:	4602      	mov	r2, r0
 80034ca:	2000      	movs	r0, #0
 80034cc:	f7fc ffb2 	bl	8000434 <__aeabi_dsub>
 80034d0:	ec41 0b10 	vmov	d0, r0, r1
 80034d4:	b003      	add	sp, #12
 80034d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80034da:	4b22      	ldr	r3, [pc, #136]	; (8003564 <__kernel_cos+0x184>)
 80034dc:	4920      	ldr	r1, [pc, #128]	; (8003560 <__kernel_cos+0x180>)
 80034de:	4598      	cmp	r8, r3
 80034e0:	bfcc      	ite	gt
 80034e2:	4d21      	ldrgt	r5, [pc, #132]	; (8003568 <__kernel_cos+0x188>)
 80034e4:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 80034e8:	2400      	movs	r4, #0
 80034ea:	4622      	mov	r2, r4
 80034ec:	462b      	mov	r3, r5
 80034ee:	2000      	movs	r0, #0
 80034f0:	f7fc ffa0 	bl	8000434 <__aeabi_dsub>
 80034f4:	4622      	mov	r2, r4
 80034f6:	4680      	mov	r8, r0
 80034f8:	4689      	mov	r9, r1
 80034fa:	462b      	mov	r3, r5
 80034fc:	4650      	mov	r0, sl
 80034fe:	4659      	mov	r1, fp
 8003500:	f7fc ff98 	bl	8000434 <__aeabi_dsub>
 8003504:	4632      	mov	r2, r6
 8003506:	463b      	mov	r3, r7
 8003508:	f7fc ff94 	bl	8000434 <__aeabi_dsub>
 800350c:	4602      	mov	r2, r0
 800350e:	460b      	mov	r3, r1
 8003510:	4640      	mov	r0, r8
 8003512:	4649      	mov	r1, r9
 8003514:	e7da      	b.n	80034cc <__kernel_cos+0xec>
 8003516:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 8003550 <__kernel_cos+0x170>
 800351a:	e7db      	b.n	80034d4 <__kernel_cos+0xf4>
 800351c:	f3af 8000 	nop.w
 8003520:	be8838d4 	.word	0xbe8838d4
 8003524:	bda8fae9 	.word	0xbda8fae9
 8003528:	bdb4b1c4 	.word	0xbdb4b1c4
 800352c:	3e21ee9e 	.word	0x3e21ee9e
 8003530:	809c52ad 	.word	0x809c52ad
 8003534:	3e927e4f 	.word	0x3e927e4f
 8003538:	19cb1590 	.word	0x19cb1590
 800353c:	3efa01a0 	.word	0x3efa01a0
 8003540:	16c15177 	.word	0x16c15177
 8003544:	3f56c16c 	.word	0x3f56c16c
 8003548:	5555554c 	.word	0x5555554c
 800354c:	3fa55555 	.word	0x3fa55555
 8003550:	00000000 	.word	0x00000000
 8003554:	3ff00000 	.word	0x3ff00000
 8003558:	3fe00000 	.word	0x3fe00000
 800355c:	3fd33332 	.word	0x3fd33332
 8003560:	3ff00000 	.word	0x3ff00000
 8003564:	3fe90000 	.word	0x3fe90000
 8003568:	3fd20000 	.word	0x3fd20000
 800356c:	00000000 	.word	0x00000000

08003570 <__kernel_sin>:
 8003570:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003574:	ed2d 8b04 	vpush	{d8-d9}
 8003578:	eeb0 8a41 	vmov.f32	s16, s2
 800357c:	eef0 8a61 	vmov.f32	s17, s3
 8003580:	ec55 4b10 	vmov	r4, r5, d0
 8003584:	b083      	sub	sp, #12
 8003586:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800358a:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800358e:	9001      	str	r0, [sp, #4]
 8003590:	da06      	bge.n	80035a0 <__kernel_sin+0x30>
 8003592:	ee10 0a10 	vmov	r0, s0
 8003596:	4629      	mov	r1, r5
 8003598:	f7fd f98c 	bl	80008b4 <__aeabi_d2iz>
 800359c:	2800      	cmp	r0, #0
 800359e:	d051      	beq.n	8003644 <__kernel_sin+0xd4>
 80035a0:	4622      	mov	r2, r4
 80035a2:	462b      	mov	r3, r5
 80035a4:	4620      	mov	r0, r4
 80035a6:	4629      	mov	r1, r5
 80035a8:	f7fc fe16 	bl	80001d8 <__aeabi_dmul>
 80035ac:	4682      	mov	sl, r0
 80035ae:	468b      	mov	fp, r1
 80035b0:	4602      	mov	r2, r0
 80035b2:	460b      	mov	r3, r1
 80035b4:	4620      	mov	r0, r4
 80035b6:	4629      	mov	r1, r5
 80035b8:	f7fc fe0e 	bl	80001d8 <__aeabi_dmul>
 80035bc:	a341      	add	r3, pc, #260	; (adr r3, 80036c4 <__kernel_sin+0x154>)
 80035be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035c2:	4680      	mov	r8, r0
 80035c4:	4689      	mov	r9, r1
 80035c6:	4650      	mov	r0, sl
 80035c8:	4659      	mov	r1, fp
 80035ca:	f7fc fe05 	bl	80001d8 <__aeabi_dmul>
 80035ce:	a33f      	add	r3, pc, #252	; (adr r3, 80036cc <__kernel_sin+0x15c>)
 80035d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035d4:	f7fc ff2e 	bl	8000434 <__aeabi_dsub>
 80035d8:	4652      	mov	r2, sl
 80035da:	465b      	mov	r3, fp
 80035dc:	f7fc fdfc 	bl	80001d8 <__aeabi_dmul>
 80035e0:	a33c      	add	r3, pc, #240	; (adr r3, 80036d4 <__kernel_sin+0x164>)
 80035e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035e6:	f7fc ff27 	bl	8000438 <__adddf3>
 80035ea:	4652      	mov	r2, sl
 80035ec:	465b      	mov	r3, fp
 80035ee:	f7fc fdf3 	bl	80001d8 <__aeabi_dmul>
 80035f2:	a33a      	add	r3, pc, #232	; (adr r3, 80036dc <__kernel_sin+0x16c>)
 80035f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035f8:	f7fc ff1c 	bl	8000434 <__aeabi_dsub>
 80035fc:	4652      	mov	r2, sl
 80035fe:	465b      	mov	r3, fp
 8003600:	f7fc fdea 	bl	80001d8 <__aeabi_dmul>
 8003604:	a337      	add	r3, pc, #220	; (adr r3, 80036e4 <__kernel_sin+0x174>)
 8003606:	e9d3 2300 	ldrd	r2, r3, [r3]
 800360a:	f7fc ff15 	bl	8000438 <__adddf3>
 800360e:	9b01      	ldr	r3, [sp, #4]
 8003610:	4606      	mov	r6, r0
 8003612:	460f      	mov	r7, r1
 8003614:	b9eb      	cbnz	r3, 8003652 <__kernel_sin+0xe2>
 8003616:	4602      	mov	r2, r0
 8003618:	460b      	mov	r3, r1
 800361a:	4650      	mov	r0, sl
 800361c:	4659      	mov	r1, fp
 800361e:	f7fc fddb 	bl	80001d8 <__aeabi_dmul>
 8003622:	a325      	add	r3, pc, #148	; (adr r3, 80036b8 <__kernel_sin+0x148>)
 8003624:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003628:	f7fc ff04 	bl	8000434 <__aeabi_dsub>
 800362c:	4642      	mov	r2, r8
 800362e:	464b      	mov	r3, r9
 8003630:	f7fc fdd2 	bl	80001d8 <__aeabi_dmul>
 8003634:	4602      	mov	r2, r0
 8003636:	460b      	mov	r3, r1
 8003638:	4620      	mov	r0, r4
 800363a:	4629      	mov	r1, r5
 800363c:	f7fc fefc 	bl	8000438 <__adddf3>
 8003640:	4604      	mov	r4, r0
 8003642:	460d      	mov	r5, r1
 8003644:	ec45 4b10 	vmov	d0, r4, r5
 8003648:	b003      	add	sp, #12
 800364a:	ecbd 8b04 	vpop	{d8-d9}
 800364e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003652:	4b1b      	ldr	r3, [pc, #108]	; (80036c0 <__kernel_sin+0x150>)
 8003654:	ec51 0b18 	vmov	r0, r1, d8
 8003658:	2200      	movs	r2, #0
 800365a:	f7fc fdbd 	bl	80001d8 <__aeabi_dmul>
 800365e:	4632      	mov	r2, r6
 8003660:	ec41 0b19 	vmov	d9, r0, r1
 8003664:	463b      	mov	r3, r7
 8003666:	4640      	mov	r0, r8
 8003668:	4649      	mov	r1, r9
 800366a:	f7fc fdb5 	bl	80001d8 <__aeabi_dmul>
 800366e:	4602      	mov	r2, r0
 8003670:	460b      	mov	r3, r1
 8003672:	ec51 0b19 	vmov	r0, r1, d9
 8003676:	f7fc fedd 	bl	8000434 <__aeabi_dsub>
 800367a:	4652      	mov	r2, sl
 800367c:	465b      	mov	r3, fp
 800367e:	f7fc fdab 	bl	80001d8 <__aeabi_dmul>
 8003682:	ec53 2b18 	vmov	r2, r3, d8
 8003686:	f7fc fed5 	bl	8000434 <__aeabi_dsub>
 800368a:	a30b      	add	r3, pc, #44	; (adr r3, 80036b8 <__kernel_sin+0x148>)
 800368c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003690:	4606      	mov	r6, r0
 8003692:	460f      	mov	r7, r1
 8003694:	4640      	mov	r0, r8
 8003696:	4649      	mov	r1, r9
 8003698:	f7fc fd9e 	bl	80001d8 <__aeabi_dmul>
 800369c:	4602      	mov	r2, r0
 800369e:	460b      	mov	r3, r1
 80036a0:	4630      	mov	r0, r6
 80036a2:	4639      	mov	r1, r7
 80036a4:	f7fc fec8 	bl	8000438 <__adddf3>
 80036a8:	4602      	mov	r2, r0
 80036aa:	460b      	mov	r3, r1
 80036ac:	4620      	mov	r0, r4
 80036ae:	4629      	mov	r1, r5
 80036b0:	f7fc fec0 	bl	8000434 <__aeabi_dsub>
 80036b4:	e7c4      	b.n	8003640 <__kernel_sin+0xd0>
 80036b6:	bf00      	nop
 80036b8:	55555549 	.word	0x55555549
 80036bc:	3fc55555 	.word	0x3fc55555
 80036c0:	3fe00000 	.word	0x3fe00000
 80036c4:	5acfd57c 	.word	0x5acfd57c
 80036c8:	3de5d93a 	.word	0x3de5d93a
 80036cc:	8a2b9ceb 	.word	0x8a2b9ceb
 80036d0:	3e5ae5e6 	.word	0x3e5ae5e6
 80036d4:	57b1fe7d 	.word	0x57b1fe7d
 80036d8:	3ec71de3 	.word	0x3ec71de3
 80036dc:	19c161d5 	.word	0x19c161d5
 80036e0:	3f2a01a0 	.word	0x3f2a01a0
 80036e4:	1110f8a6 	.word	0x1110f8a6
 80036e8:	3f811111 	.word	0x3f811111
 80036ec:	00000000 	.word	0x00000000

080036f0 <__ieee754_rem_pio2>:
 80036f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80036f4:	ed2d 8b02 	vpush	{d8}
 80036f8:	ec55 4b10 	vmov	r4, r5, d0
 80036fc:	4bca      	ldr	r3, [pc, #808]	; (8003a28 <__ieee754_rem_pio2+0x338>)
 80036fe:	b08b      	sub	sp, #44	; 0x2c
 8003700:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 8003704:	4598      	cmp	r8, r3
 8003706:	4682      	mov	sl, r0
 8003708:	9502      	str	r5, [sp, #8]
 800370a:	dc08      	bgt.n	800371e <__ieee754_rem_pio2+0x2e>
 800370c:	2200      	movs	r2, #0
 800370e:	2300      	movs	r3, #0
 8003710:	ed80 0b00 	vstr	d0, [r0]
 8003714:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8003718:	f04f 0b00 	mov.w	fp, #0
 800371c:	e028      	b.n	8003770 <__ieee754_rem_pio2+0x80>
 800371e:	4bc3      	ldr	r3, [pc, #780]	; (8003a2c <__ieee754_rem_pio2+0x33c>)
 8003720:	4598      	cmp	r8, r3
 8003722:	dc78      	bgt.n	8003816 <__ieee754_rem_pio2+0x126>
 8003724:	9b02      	ldr	r3, [sp, #8]
 8003726:	4ec2      	ldr	r6, [pc, #776]	; (8003a30 <__ieee754_rem_pio2+0x340>)
 8003728:	2b00      	cmp	r3, #0
 800372a:	ee10 0a10 	vmov	r0, s0
 800372e:	a3b0      	add	r3, pc, #704	; (adr r3, 80039f0 <__ieee754_rem_pio2+0x300>)
 8003730:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003734:	4629      	mov	r1, r5
 8003736:	dd39      	ble.n	80037ac <__ieee754_rem_pio2+0xbc>
 8003738:	f7fc fe7c 	bl	8000434 <__aeabi_dsub>
 800373c:	45b0      	cmp	r8, r6
 800373e:	4604      	mov	r4, r0
 8003740:	460d      	mov	r5, r1
 8003742:	d01b      	beq.n	800377c <__ieee754_rem_pio2+0x8c>
 8003744:	a3ac      	add	r3, pc, #688	; (adr r3, 80039f8 <__ieee754_rem_pio2+0x308>)
 8003746:	e9d3 2300 	ldrd	r2, r3, [r3]
 800374a:	f7fc fe73 	bl	8000434 <__aeabi_dsub>
 800374e:	4602      	mov	r2, r0
 8003750:	460b      	mov	r3, r1
 8003752:	e9ca 2300 	strd	r2, r3, [sl]
 8003756:	4620      	mov	r0, r4
 8003758:	4629      	mov	r1, r5
 800375a:	f7fc fe6b 	bl	8000434 <__aeabi_dsub>
 800375e:	a3a6      	add	r3, pc, #664	; (adr r3, 80039f8 <__ieee754_rem_pio2+0x308>)
 8003760:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003764:	f7fc fe66 	bl	8000434 <__aeabi_dsub>
 8003768:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800376c:	f04f 0b01 	mov.w	fp, #1
 8003770:	4658      	mov	r0, fp
 8003772:	b00b      	add	sp, #44	; 0x2c
 8003774:	ecbd 8b02 	vpop	{d8}
 8003778:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800377c:	a3a0      	add	r3, pc, #640	; (adr r3, 8003a00 <__ieee754_rem_pio2+0x310>)
 800377e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003782:	f7fc fe57 	bl	8000434 <__aeabi_dsub>
 8003786:	a3a0      	add	r3, pc, #640	; (adr r3, 8003a08 <__ieee754_rem_pio2+0x318>)
 8003788:	e9d3 2300 	ldrd	r2, r3, [r3]
 800378c:	4604      	mov	r4, r0
 800378e:	460d      	mov	r5, r1
 8003790:	f7fc fe50 	bl	8000434 <__aeabi_dsub>
 8003794:	4602      	mov	r2, r0
 8003796:	460b      	mov	r3, r1
 8003798:	e9ca 2300 	strd	r2, r3, [sl]
 800379c:	4620      	mov	r0, r4
 800379e:	4629      	mov	r1, r5
 80037a0:	f7fc fe48 	bl	8000434 <__aeabi_dsub>
 80037a4:	a398      	add	r3, pc, #608	; (adr r3, 8003a08 <__ieee754_rem_pio2+0x318>)
 80037a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037aa:	e7db      	b.n	8003764 <__ieee754_rem_pio2+0x74>
 80037ac:	f7fc fe44 	bl	8000438 <__adddf3>
 80037b0:	45b0      	cmp	r8, r6
 80037b2:	4604      	mov	r4, r0
 80037b4:	460d      	mov	r5, r1
 80037b6:	d016      	beq.n	80037e6 <__ieee754_rem_pio2+0xf6>
 80037b8:	a38f      	add	r3, pc, #572	; (adr r3, 80039f8 <__ieee754_rem_pio2+0x308>)
 80037ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037be:	f7fc fe3b 	bl	8000438 <__adddf3>
 80037c2:	4602      	mov	r2, r0
 80037c4:	460b      	mov	r3, r1
 80037c6:	e9ca 2300 	strd	r2, r3, [sl]
 80037ca:	4620      	mov	r0, r4
 80037cc:	4629      	mov	r1, r5
 80037ce:	f7fc fe31 	bl	8000434 <__aeabi_dsub>
 80037d2:	a389      	add	r3, pc, #548	; (adr r3, 80039f8 <__ieee754_rem_pio2+0x308>)
 80037d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037d8:	f7fc fe2e 	bl	8000438 <__adddf3>
 80037dc:	f04f 3bff 	mov.w	fp, #4294967295	; 0xffffffff
 80037e0:	e9ca 0102 	strd	r0, r1, [sl, #8]
 80037e4:	e7c4      	b.n	8003770 <__ieee754_rem_pio2+0x80>
 80037e6:	a386      	add	r3, pc, #536	; (adr r3, 8003a00 <__ieee754_rem_pio2+0x310>)
 80037e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037ec:	f7fc fe24 	bl	8000438 <__adddf3>
 80037f0:	a385      	add	r3, pc, #532	; (adr r3, 8003a08 <__ieee754_rem_pio2+0x318>)
 80037f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037f6:	4604      	mov	r4, r0
 80037f8:	460d      	mov	r5, r1
 80037fa:	f7fc fe1d 	bl	8000438 <__adddf3>
 80037fe:	4602      	mov	r2, r0
 8003800:	460b      	mov	r3, r1
 8003802:	e9ca 2300 	strd	r2, r3, [sl]
 8003806:	4620      	mov	r0, r4
 8003808:	4629      	mov	r1, r5
 800380a:	f7fc fe13 	bl	8000434 <__aeabi_dsub>
 800380e:	a37e      	add	r3, pc, #504	; (adr r3, 8003a08 <__ieee754_rem_pio2+0x318>)
 8003810:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003814:	e7e0      	b.n	80037d8 <__ieee754_rem_pio2+0xe8>
 8003816:	4b87      	ldr	r3, [pc, #540]	; (8003a34 <__ieee754_rem_pio2+0x344>)
 8003818:	4598      	cmp	r8, r3
 800381a:	f300 80d8 	bgt.w	80039ce <__ieee754_rem_pio2+0x2de>
 800381e:	f000 f96d 	bl	8003afc <fabs>
 8003822:	ec55 4b10 	vmov	r4, r5, d0
 8003826:	ee10 0a10 	vmov	r0, s0
 800382a:	a379      	add	r3, pc, #484	; (adr r3, 8003a10 <__ieee754_rem_pio2+0x320>)
 800382c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003830:	4629      	mov	r1, r5
 8003832:	f7fc fcd1 	bl	80001d8 <__aeabi_dmul>
 8003836:	4b80      	ldr	r3, [pc, #512]	; (8003a38 <__ieee754_rem_pio2+0x348>)
 8003838:	2200      	movs	r2, #0
 800383a:	f7fc fdfd 	bl	8000438 <__adddf3>
 800383e:	f7fd f839 	bl	80008b4 <__aeabi_d2iz>
 8003842:	4683      	mov	fp, r0
 8003844:	f7fc ff44 	bl	80006d0 <__aeabi_i2d>
 8003848:	4602      	mov	r2, r0
 800384a:	460b      	mov	r3, r1
 800384c:	ec43 2b18 	vmov	d8, r2, r3
 8003850:	a367      	add	r3, pc, #412	; (adr r3, 80039f0 <__ieee754_rem_pio2+0x300>)
 8003852:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003856:	f7fc fcbf 	bl	80001d8 <__aeabi_dmul>
 800385a:	4602      	mov	r2, r0
 800385c:	460b      	mov	r3, r1
 800385e:	4620      	mov	r0, r4
 8003860:	4629      	mov	r1, r5
 8003862:	f7fc fde7 	bl	8000434 <__aeabi_dsub>
 8003866:	a364      	add	r3, pc, #400	; (adr r3, 80039f8 <__ieee754_rem_pio2+0x308>)
 8003868:	e9d3 2300 	ldrd	r2, r3, [r3]
 800386c:	4606      	mov	r6, r0
 800386e:	460f      	mov	r7, r1
 8003870:	ec51 0b18 	vmov	r0, r1, d8
 8003874:	f7fc fcb0 	bl	80001d8 <__aeabi_dmul>
 8003878:	f1bb 0f1f 	cmp.w	fp, #31
 800387c:	4604      	mov	r4, r0
 800387e:	460d      	mov	r5, r1
 8003880:	dc0d      	bgt.n	800389e <__ieee754_rem_pio2+0x1ae>
 8003882:	4b6e      	ldr	r3, [pc, #440]	; (8003a3c <__ieee754_rem_pio2+0x34c>)
 8003884:	f10b 32ff 	add.w	r2, fp, #4294967295	; 0xffffffff
 8003888:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800388c:	4543      	cmp	r3, r8
 800388e:	d006      	beq.n	800389e <__ieee754_rem_pio2+0x1ae>
 8003890:	4622      	mov	r2, r4
 8003892:	462b      	mov	r3, r5
 8003894:	4630      	mov	r0, r6
 8003896:	4639      	mov	r1, r7
 8003898:	f7fc fdcc 	bl	8000434 <__aeabi_dsub>
 800389c:	e00e      	b.n	80038bc <__ieee754_rem_pio2+0x1cc>
 800389e:	462b      	mov	r3, r5
 80038a0:	4622      	mov	r2, r4
 80038a2:	4630      	mov	r0, r6
 80038a4:	4639      	mov	r1, r7
 80038a6:	f7fc fdc5 	bl	8000434 <__aeabi_dsub>
 80038aa:	ea4f 5328 	mov.w	r3, r8, asr #20
 80038ae:	9303      	str	r3, [sp, #12]
 80038b0:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80038b4:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 80038b8:	2b10      	cmp	r3, #16
 80038ba:	dc02      	bgt.n	80038c2 <__ieee754_rem_pio2+0x1d2>
 80038bc:	e9ca 0100 	strd	r0, r1, [sl]
 80038c0:	e039      	b.n	8003936 <__ieee754_rem_pio2+0x246>
 80038c2:	a34f      	add	r3, pc, #316	; (adr r3, 8003a00 <__ieee754_rem_pio2+0x310>)
 80038c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038c8:	ec51 0b18 	vmov	r0, r1, d8
 80038cc:	f7fc fc84 	bl	80001d8 <__aeabi_dmul>
 80038d0:	4604      	mov	r4, r0
 80038d2:	460d      	mov	r5, r1
 80038d4:	4602      	mov	r2, r0
 80038d6:	460b      	mov	r3, r1
 80038d8:	4630      	mov	r0, r6
 80038da:	4639      	mov	r1, r7
 80038dc:	f7fc fdaa 	bl	8000434 <__aeabi_dsub>
 80038e0:	4602      	mov	r2, r0
 80038e2:	460b      	mov	r3, r1
 80038e4:	4680      	mov	r8, r0
 80038e6:	4689      	mov	r9, r1
 80038e8:	4630      	mov	r0, r6
 80038ea:	4639      	mov	r1, r7
 80038ec:	f7fc fda2 	bl	8000434 <__aeabi_dsub>
 80038f0:	4622      	mov	r2, r4
 80038f2:	462b      	mov	r3, r5
 80038f4:	f7fc fd9e 	bl	8000434 <__aeabi_dsub>
 80038f8:	a343      	add	r3, pc, #268	; (adr r3, 8003a08 <__ieee754_rem_pio2+0x318>)
 80038fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038fe:	4604      	mov	r4, r0
 8003900:	460d      	mov	r5, r1
 8003902:	ec51 0b18 	vmov	r0, r1, d8
 8003906:	f7fc fc67 	bl	80001d8 <__aeabi_dmul>
 800390a:	4622      	mov	r2, r4
 800390c:	462b      	mov	r3, r5
 800390e:	f7fc fd91 	bl	8000434 <__aeabi_dsub>
 8003912:	4602      	mov	r2, r0
 8003914:	460b      	mov	r3, r1
 8003916:	4604      	mov	r4, r0
 8003918:	460d      	mov	r5, r1
 800391a:	4640      	mov	r0, r8
 800391c:	4649      	mov	r1, r9
 800391e:	f7fc fd89 	bl	8000434 <__aeabi_dsub>
 8003922:	9a03      	ldr	r2, [sp, #12]
 8003924:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8003928:	1ad3      	subs	r3, r2, r3
 800392a:	2b31      	cmp	r3, #49	; 0x31
 800392c:	dc24      	bgt.n	8003978 <__ieee754_rem_pio2+0x288>
 800392e:	e9ca 0100 	strd	r0, r1, [sl]
 8003932:	4646      	mov	r6, r8
 8003934:	464f      	mov	r7, r9
 8003936:	e9da 8900 	ldrd	r8, r9, [sl]
 800393a:	4630      	mov	r0, r6
 800393c:	4642      	mov	r2, r8
 800393e:	464b      	mov	r3, r9
 8003940:	4639      	mov	r1, r7
 8003942:	f7fc fd77 	bl	8000434 <__aeabi_dsub>
 8003946:	462b      	mov	r3, r5
 8003948:	4622      	mov	r2, r4
 800394a:	f7fc fd73 	bl	8000434 <__aeabi_dsub>
 800394e:	9b02      	ldr	r3, [sp, #8]
 8003950:	2b00      	cmp	r3, #0
 8003952:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8003956:	f6bf af0b 	bge.w	8003770 <__ieee754_rem_pio2+0x80>
 800395a:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800395e:	f8ca 3004 	str.w	r3, [sl, #4]
 8003962:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8003966:	f8ca 8000 	str.w	r8, [sl]
 800396a:	f8ca 0008 	str.w	r0, [sl, #8]
 800396e:	f8ca 300c 	str.w	r3, [sl, #12]
 8003972:	f1cb 0b00 	rsb	fp, fp, #0
 8003976:	e6fb      	b.n	8003770 <__ieee754_rem_pio2+0x80>
 8003978:	a327      	add	r3, pc, #156	; (adr r3, 8003a18 <__ieee754_rem_pio2+0x328>)
 800397a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800397e:	ec51 0b18 	vmov	r0, r1, d8
 8003982:	f7fc fc29 	bl	80001d8 <__aeabi_dmul>
 8003986:	4604      	mov	r4, r0
 8003988:	460d      	mov	r5, r1
 800398a:	4602      	mov	r2, r0
 800398c:	460b      	mov	r3, r1
 800398e:	4640      	mov	r0, r8
 8003990:	4649      	mov	r1, r9
 8003992:	f7fc fd4f 	bl	8000434 <__aeabi_dsub>
 8003996:	4602      	mov	r2, r0
 8003998:	460b      	mov	r3, r1
 800399a:	4606      	mov	r6, r0
 800399c:	460f      	mov	r7, r1
 800399e:	4640      	mov	r0, r8
 80039a0:	4649      	mov	r1, r9
 80039a2:	f7fc fd47 	bl	8000434 <__aeabi_dsub>
 80039a6:	4622      	mov	r2, r4
 80039a8:	462b      	mov	r3, r5
 80039aa:	f7fc fd43 	bl	8000434 <__aeabi_dsub>
 80039ae:	a31c      	add	r3, pc, #112	; (adr r3, 8003a20 <__ieee754_rem_pio2+0x330>)
 80039b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039b4:	4604      	mov	r4, r0
 80039b6:	460d      	mov	r5, r1
 80039b8:	ec51 0b18 	vmov	r0, r1, d8
 80039bc:	f7fc fc0c 	bl	80001d8 <__aeabi_dmul>
 80039c0:	4622      	mov	r2, r4
 80039c2:	462b      	mov	r3, r5
 80039c4:	f7fc fd36 	bl	8000434 <__aeabi_dsub>
 80039c8:	4604      	mov	r4, r0
 80039ca:	460d      	mov	r5, r1
 80039cc:	e760      	b.n	8003890 <__ieee754_rem_pio2+0x1a0>
 80039ce:	4b1c      	ldr	r3, [pc, #112]	; (8003a40 <__ieee754_rem_pio2+0x350>)
 80039d0:	4598      	cmp	r8, r3
 80039d2:	dd37      	ble.n	8003a44 <__ieee754_rem_pio2+0x354>
 80039d4:	ee10 2a10 	vmov	r2, s0
 80039d8:	462b      	mov	r3, r5
 80039da:	4620      	mov	r0, r4
 80039dc:	4629      	mov	r1, r5
 80039de:	f7fc fd29 	bl	8000434 <__aeabi_dsub>
 80039e2:	e9ca 0102 	strd	r0, r1, [sl, #8]
 80039e6:	e9ca 0100 	strd	r0, r1, [sl]
 80039ea:	e695      	b.n	8003718 <__ieee754_rem_pio2+0x28>
 80039ec:	f3af 8000 	nop.w
 80039f0:	54400000 	.word	0x54400000
 80039f4:	3ff921fb 	.word	0x3ff921fb
 80039f8:	1a626331 	.word	0x1a626331
 80039fc:	3dd0b461 	.word	0x3dd0b461
 8003a00:	1a600000 	.word	0x1a600000
 8003a04:	3dd0b461 	.word	0x3dd0b461
 8003a08:	2e037073 	.word	0x2e037073
 8003a0c:	3ba3198a 	.word	0x3ba3198a
 8003a10:	6dc9c883 	.word	0x6dc9c883
 8003a14:	3fe45f30 	.word	0x3fe45f30
 8003a18:	2e000000 	.word	0x2e000000
 8003a1c:	3ba3198a 	.word	0x3ba3198a
 8003a20:	252049c1 	.word	0x252049c1
 8003a24:	397b839a 	.word	0x397b839a
 8003a28:	3fe921fb 	.word	0x3fe921fb
 8003a2c:	4002d97b 	.word	0x4002d97b
 8003a30:	3ff921fb 	.word	0x3ff921fb
 8003a34:	413921fb 	.word	0x413921fb
 8003a38:	3fe00000 	.word	0x3fe00000
 8003a3c:	080043d8 	.word	0x080043d8
 8003a40:	7fefffff 	.word	0x7fefffff
 8003a44:	ea4f 5628 	mov.w	r6, r8, asr #20
 8003a48:	f2a6 4616 	subw	r6, r6, #1046	; 0x416
 8003a4c:	eba8 5106 	sub.w	r1, r8, r6, lsl #20
 8003a50:	4620      	mov	r0, r4
 8003a52:	460d      	mov	r5, r1
 8003a54:	f7fc ff2e 	bl	80008b4 <__aeabi_d2iz>
 8003a58:	f7fc fe3a 	bl	80006d0 <__aeabi_i2d>
 8003a5c:	4602      	mov	r2, r0
 8003a5e:	460b      	mov	r3, r1
 8003a60:	4620      	mov	r0, r4
 8003a62:	4629      	mov	r1, r5
 8003a64:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8003a68:	f7fc fce4 	bl	8000434 <__aeabi_dsub>
 8003a6c:	4b21      	ldr	r3, [pc, #132]	; (8003af4 <__ieee754_rem_pio2+0x404>)
 8003a6e:	2200      	movs	r2, #0
 8003a70:	f7fc fbb2 	bl	80001d8 <__aeabi_dmul>
 8003a74:	460d      	mov	r5, r1
 8003a76:	4604      	mov	r4, r0
 8003a78:	f7fc ff1c 	bl	80008b4 <__aeabi_d2iz>
 8003a7c:	f7fc fe28 	bl	80006d0 <__aeabi_i2d>
 8003a80:	4602      	mov	r2, r0
 8003a82:	460b      	mov	r3, r1
 8003a84:	4620      	mov	r0, r4
 8003a86:	4629      	mov	r1, r5
 8003a88:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8003a8c:	f7fc fcd2 	bl	8000434 <__aeabi_dsub>
 8003a90:	4b18      	ldr	r3, [pc, #96]	; (8003af4 <__ieee754_rem_pio2+0x404>)
 8003a92:	2200      	movs	r2, #0
 8003a94:	f7fc fba0 	bl	80001d8 <__aeabi_dmul>
 8003a98:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8003a9c:	f10d 0828 	add.w	r8, sp, #40	; 0x28
 8003aa0:	2703      	movs	r7, #3
 8003aa2:	2400      	movs	r4, #0
 8003aa4:	2500      	movs	r5, #0
 8003aa6:	e978 0102 	ldrd	r0, r1, [r8, #-8]!
 8003aaa:	4622      	mov	r2, r4
 8003aac:	462b      	mov	r3, r5
 8003aae:	46b9      	mov	r9, r7
 8003ab0:	3f01      	subs	r7, #1
 8003ab2:	f7fc fecd 	bl	8000850 <__aeabi_dcmpeq>
 8003ab6:	2800      	cmp	r0, #0
 8003ab8:	d1f5      	bne.n	8003aa6 <__ieee754_rem_pio2+0x3b6>
 8003aba:	4b0f      	ldr	r3, [pc, #60]	; (8003af8 <__ieee754_rem_pio2+0x408>)
 8003abc:	9301      	str	r3, [sp, #4]
 8003abe:	2302      	movs	r3, #2
 8003ac0:	9300      	str	r3, [sp, #0]
 8003ac2:	4632      	mov	r2, r6
 8003ac4:	464b      	mov	r3, r9
 8003ac6:	4651      	mov	r1, sl
 8003ac8:	a804      	add	r0, sp, #16
 8003aca:	f000 f821 	bl	8003b10 <__kernel_rem_pio2>
 8003ace:	9b02      	ldr	r3, [sp, #8]
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	4683      	mov	fp, r0
 8003ad4:	f6bf ae4c 	bge.w	8003770 <__ieee754_rem_pio2+0x80>
 8003ad8:	e9da 2100 	ldrd	r2, r1, [sl]
 8003adc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8003ae0:	e9ca 2300 	strd	r2, r3, [sl]
 8003ae4:	e9da 2102 	ldrd	r2, r1, [sl, #8]
 8003ae8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8003aec:	e9ca 2302 	strd	r2, r3, [sl, #8]
 8003af0:	e73f      	b.n	8003972 <__ieee754_rem_pio2+0x282>
 8003af2:	bf00      	nop
 8003af4:	41700000 	.word	0x41700000
 8003af8:	08004458 	.word	0x08004458

08003afc <fabs>:
 8003afc:	ec51 0b10 	vmov	r0, r1, d0
 8003b00:	ee10 2a10 	vmov	r2, s0
 8003b04:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8003b08:	ec43 2b10 	vmov	d0, r2, r3
 8003b0c:	4770      	bx	lr
	...

08003b10 <__kernel_rem_pio2>:
 8003b10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003b14:	ed2d 8b02 	vpush	{d8}
 8003b18:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 8003b1c:	f112 0f14 	cmn.w	r2, #20
 8003b20:	9306      	str	r3, [sp, #24]
 8003b22:	9104      	str	r1, [sp, #16]
 8003b24:	4bc2      	ldr	r3, [pc, #776]	; (8003e30 <__kernel_rem_pio2+0x320>)
 8003b26:	99a4      	ldr	r1, [sp, #656]	; 0x290
 8003b28:	9009      	str	r0, [sp, #36]	; 0x24
 8003b2a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8003b2e:	9300      	str	r3, [sp, #0]
 8003b30:	9b06      	ldr	r3, [sp, #24]
 8003b32:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 8003b36:	bfa8      	it	ge
 8003b38:	1ed4      	subge	r4, r2, #3
 8003b3a:	9305      	str	r3, [sp, #20]
 8003b3c:	bfb2      	itee	lt
 8003b3e:	2400      	movlt	r4, #0
 8003b40:	2318      	movge	r3, #24
 8003b42:	fb94 f4f3 	sdivge	r4, r4, r3
 8003b46:	f06f 0317 	mvn.w	r3, #23
 8003b4a:	fb04 3303 	mla	r3, r4, r3, r3
 8003b4e:	eb03 0a02 	add.w	sl, r3, r2
 8003b52:	9b00      	ldr	r3, [sp, #0]
 8003b54:	9a05      	ldr	r2, [sp, #20]
 8003b56:	ed9f 8bb2 	vldr	d8, [pc, #712]	; 8003e20 <__kernel_rem_pio2+0x310>
 8003b5a:	eb03 0802 	add.w	r8, r3, r2
 8003b5e:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 8003b60:	1aa7      	subs	r7, r4, r2
 8003b62:	ae20      	add	r6, sp, #128	; 0x80
 8003b64:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8003b68:	2500      	movs	r5, #0
 8003b6a:	4545      	cmp	r5, r8
 8003b6c:	dd13      	ble.n	8003b96 <__kernel_rem_pio2+0x86>
 8003b6e:	9b06      	ldr	r3, [sp, #24]
 8003b70:	aa20      	add	r2, sp, #128	; 0x80
 8003b72:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 8003b76:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 8003b7a:	f04f 0800 	mov.w	r8, #0
 8003b7e:	9b00      	ldr	r3, [sp, #0]
 8003b80:	4598      	cmp	r8, r3
 8003b82:	dc31      	bgt.n	8003be8 <__kernel_rem_pio2+0xd8>
 8003b84:	ed9f 7ba6 	vldr	d7, [pc, #664]	; 8003e20 <__kernel_rem_pio2+0x310>
 8003b88:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8003b8c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8003b90:	462f      	mov	r7, r5
 8003b92:	2600      	movs	r6, #0
 8003b94:	e01b      	b.n	8003bce <__kernel_rem_pio2+0xbe>
 8003b96:	42ef      	cmn	r7, r5
 8003b98:	d407      	bmi.n	8003baa <__kernel_rem_pio2+0x9a>
 8003b9a:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8003b9e:	f7fc fd97 	bl	80006d0 <__aeabi_i2d>
 8003ba2:	e8e6 0102 	strd	r0, r1, [r6], #8
 8003ba6:	3501      	adds	r5, #1
 8003ba8:	e7df      	b.n	8003b6a <__kernel_rem_pio2+0x5a>
 8003baa:	ec51 0b18 	vmov	r0, r1, d8
 8003bae:	e7f8      	b.n	8003ba2 <__kernel_rem_pio2+0x92>
 8003bb0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003bb4:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8003bb8:	f7fc fb0e 	bl	80001d8 <__aeabi_dmul>
 8003bbc:	4602      	mov	r2, r0
 8003bbe:	460b      	mov	r3, r1
 8003bc0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003bc4:	f7fc fc38 	bl	8000438 <__adddf3>
 8003bc8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003bcc:	3601      	adds	r6, #1
 8003bce:	9b05      	ldr	r3, [sp, #20]
 8003bd0:	429e      	cmp	r6, r3
 8003bd2:	f1a7 0708 	sub.w	r7, r7, #8
 8003bd6:	ddeb      	ble.n	8003bb0 <__kernel_rem_pio2+0xa0>
 8003bd8:	ed9d 7b02 	vldr	d7, [sp, #8]
 8003bdc:	f108 0801 	add.w	r8, r8, #1
 8003be0:	ecab 7b02 	vstmia	fp!, {d7}
 8003be4:	3508      	adds	r5, #8
 8003be6:	e7ca      	b.n	8003b7e <__kernel_rem_pio2+0x6e>
 8003be8:	9b00      	ldr	r3, [sp, #0]
 8003bea:	aa0c      	add	r2, sp, #48	; 0x30
 8003bec:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8003bf0:	930b      	str	r3, [sp, #44]	; 0x2c
 8003bf2:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 8003bf4:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8003bf8:	9c00      	ldr	r4, [sp, #0]
 8003bfa:	930a      	str	r3, [sp, #40]	; 0x28
 8003bfc:	00e3      	lsls	r3, r4, #3
 8003bfe:	9308      	str	r3, [sp, #32]
 8003c00:	ab98      	add	r3, sp, #608	; 0x260
 8003c02:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8003c06:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 8003c0a:	f10d 0830 	add.w	r8, sp, #48	; 0x30
 8003c0e:	ab70      	add	r3, sp, #448	; 0x1c0
 8003c10:	eb03 05c4 	add.w	r5, r3, r4, lsl #3
 8003c14:	46c3      	mov	fp, r8
 8003c16:	46a1      	mov	r9, r4
 8003c18:	f1b9 0f00 	cmp.w	r9, #0
 8003c1c:	f1a5 0508 	sub.w	r5, r5, #8
 8003c20:	dc77      	bgt.n	8003d12 <__kernel_rem_pio2+0x202>
 8003c22:	ec47 6b10 	vmov	d0, r6, r7
 8003c26:	4650      	mov	r0, sl
 8003c28:	f000 fac2 	bl	80041b0 <scalbn>
 8003c2c:	ec57 6b10 	vmov	r6, r7, d0
 8003c30:	2200      	movs	r2, #0
 8003c32:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8003c36:	ee10 0a10 	vmov	r0, s0
 8003c3a:	4639      	mov	r1, r7
 8003c3c:	f7fc facc 	bl	80001d8 <__aeabi_dmul>
 8003c40:	ec41 0b10 	vmov	d0, r0, r1
 8003c44:	f000 fb34 	bl	80042b0 <floor>
 8003c48:	4b7a      	ldr	r3, [pc, #488]	; (8003e34 <__kernel_rem_pio2+0x324>)
 8003c4a:	ec51 0b10 	vmov	r0, r1, d0
 8003c4e:	2200      	movs	r2, #0
 8003c50:	f7fc fac2 	bl	80001d8 <__aeabi_dmul>
 8003c54:	4602      	mov	r2, r0
 8003c56:	460b      	mov	r3, r1
 8003c58:	4630      	mov	r0, r6
 8003c5a:	4639      	mov	r1, r7
 8003c5c:	f7fc fbea 	bl	8000434 <__aeabi_dsub>
 8003c60:	460f      	mov	r7, r1
 8003c62:	4606      	mov	r6, r0
 8003c64:	f7fc fe26 	bl	80008b4 <__aeabi_d2iz>
 8003c68:	9002      	str	r0, [sp, #8]
 8003c6a:	f7fc fd31 	bl	80006d0 <__aeabi_i2d>
 8003c6e:	4602      	mov	r2, r0
 8003c70:	460b      	mov	r3, r1
 8003c72:	4630      	mov	r0, r6
 8003c74:	4639      	mov	r1, r7
 8003c76:	f7fc fbdd 	bl	8000434 <__aeabi_dsub>
 8003c7a:	f1ba 0f00 	cmp.w	sl, #0
 8003c7e:	4606      	mov	r6, r0
 8003c80:	460f      	mov	r7, r1
 8003c82:	dd6d      	ble.n	8003d60 <__kernel_rem_pio2+0x250>
 8003c84:	1e61      	subs	r1, r4, #1
 8003c86:	ab0c      	add	r3, sp, #48	; 0x30
 8003c88:	9d02      	ldr	r5, [sp, #8]
 8003c8a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8003c8e:	f1ca 0018 	rsb	r0, sl, #24
 8003c92:	fa43 f200 	asr.w	r2, r3, r0
 8003c96:	4415      	add	r5, r2
 8003c98:	4082      	lsls	r2, r0
 8003c9a:	1a9b      	subs	r3, r3, r2
 8003c9c:	aa0c      	add	r2, sp, #48	; 0x30
 8003c9e:	9502      	str	r5, [sp, #8]
 8003ca0:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8003ca4:	f1ca 0217 	rsb	r2, sl, #23
 8003ca8:	fa43 fb02 	asr.w	fp, r3, r2
 8003cac:	f1bb 0f00 	cmp.w	fp, #0
 8003cb0:	dd65      	ble.n	8003d7e <__kernel_rem_pio2+0x26e>
 8003cb2:	9b02      	ldr	r3, [sp, #8]
 8003cb4:	2200      	movs	r2, #0
 8003cb6:	3301      	adds	r3, #1
 8003cb8:	9302      	str	r3, [sp, #8]
 8003cba:	4615      	mov	r5, r2
 8003cbc:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8003cc0:	4294      	cmp	r4, r2
 8003cc2:	f300 809f 	bgt.w	8003e04 <__kernel_rem_pio2+0x2f4>
 8003cc6:	f1ba 0f00 	cmp.w	sl, #0
 8003cca:	dd07      	ble.n	8003cdc <__kernel_rem_pio2+0x1cc>
 8003ccc:	f1ba 0f01 	cmp.w	sl, #1
 8003cd0:	f000 80c1 	beq.w	8003e56 <__kernel_rem_pio2+0x346>
 8003cd4:	f1ba 0f02 	cmp.w	sl, #2
 8003cd8:	f000 80c7 	beq.w	8003e6a <__kernel_rem_pio2+0x35a>
 8003cdc:	f1bb 0f02 	cmp.w	fp, #2
 8003ce0:	d14d      	bne.n	8003d7e <__kernel_rem_pio2+0x26e>
 8003ce2:	4632      	mov	r2, r6
 8003ce4:	463b      	mov	r3, r7
 8003ce6:	4954      	ldr	r1, [pc, #336]	; (8003e38 <__kernel_rem_pio2+0x328>)
 8003ce8:	2000      	movs	r0, #0
 8003cea:	f7fc fba3 	bl	8000434 <__aeabi_dsub>
 8003cee:	4606      	mov	r6, r0
 8003cf0:	460f      	mov	r7, r1
 8003cf2:	2d00      	cmp	r5, #0
 8003cf4:	d043      	beq.n	8003d7e <__kernel_rem_pio2+0x26e>
 8003cf6:	4650      	mov	r0, sl
 8003cf8:	ed9f 0b4b 	vldr	d0, [pc, #300]	; 8003e28 <__kernel_rem_pio2+0x318>
 8003cfc:	f000 fa58 	bl	80041b0 <scalbn>
 8003d00:	4630      	mov	r0, r6
 8003d02:	4639      	mov	r1, r7
 8003d04:	ec53 2b10 	vmov	r2, r3, d0
 8003d08:	f7fc fb94 	bl	8000434 <__aeabi_dsub>
 8003d0c:	4606      	mov	r6, r0
 8003d0e:	460f      	mov	r7, r1
 8003d10:	e035      	b.n	8003d7e <__kernel_rem_pio2+0x26e>
 8003d12:	4b4a      	ldr	r3, [pc, #296]	; (8003e3c <__kernel_rem_pio2+0x32c>)
 8003d14:	2200      	movs	r2, #0
 8003d16:	4630      	mov	r0, r6
 8003d18:	4639      	mov	r1, r7
 8003d1a:	f7fc fa5d 	bl	80001d8 <__aeabi_dmul>
 8003d1e:	f7fc fdc9 	bl	80008b4 <__aeabi_d2iz>
 8003d22:	f7fc fcd5 	bl	80006d0 <__aeabi_i2d>
 8003d26:	4602      	mov	r2, r0
 8003d28:	460b      	mov	r3, r1
 8003d2a:	ec43 2b18 	vmov	d8, r2, r3
 8003d2e:	4b44      	ldr	r3, [pc, #272]	; (8003e40 <__kernel_rem_pio2+0x330>)
 8003d30:	2200      	movs	r2, #0
 8003d32:	f7fc fa51 	bl	80001d8 <__aeabi_dmul>
 8003d36:	4602      	mov	r2, r0
 8003d38:	460b      	mov	r3, r1
 8003d3a:	4630      	mov	r0, r6
 8003d3c:	4639      	mov	r1, r7
 8003d3e:	f7fc fb79 	bl	8000434 <__aeabi_dsub>
 8003d42:	f7fc fdb7 	bl	80008b4 <__aeabi_d2iz>
 8003d46:	e9d5 2300 	ldrd	r2, r3, [r5]
 8003d4a:	f84b 0b04 	str.w	r0, [fp], #4
 8003d4e:	ec51 0b18 	vmov	r0, r1, d8
 8003d52:	f7fc fb71 	bl	8000438 <__adddf3>
 8003d56:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
 8003d5a:	4606      	mov	r6, r0
 8003d5c:	460f      	mov	r7, r1
 8003d5e:	e75b      	b.n	8003c18 <__kernel_rem_pio2+0x108>
 8003d60:	d106      	bne.n	8003d70 <__kernel_rem_pio2+0x260>
 8003d62:	1e63      	subs	r3, r4, #1
 8003d64:	aa0c      	add	r2, sp, #48	; 0x30
 8003d66:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d6a:	ea4f 5be3 	mov.w	fp, r3, asr #23
 8003d6e:	e79d      	b.n	8003cac <__kernel_rem_pio2+0x19c>
 8003d70:	4b34      	ldr	r3, [pc, #208]	; (8003e44 <__kernel_rem_pio2+0x334>)
 8003d72:	2200      	movs	r2, #0
 8003d74:	f7fc fd8a 	bl	800088c <__aeabi_dcmpge>
 8003d78:	2800      	cmp	r0, #0
 8003d7a:	d140      	bne.n	8003dfe <__kernel_rem_pio2+0x2ee>
 8003d7c:	4683      	mov	fp, r0
 8003d7e:	2200      	movs	r2, #0
 8003d80:	2300      	movs	r3, #0
 8003d82:	4630      	mov	r0, r6
 8003d84:	4639      	mov	r1, r7
 8003d86:	f7fc fd63 	bl	8000850 <__aeabi_dcmpeq>
 8003d8a:	2800      	cmp	r0, #0
 8003d8c:	f000 80c1 	beq.w	8003f12 <__kernel_rem_pio2+0x402>
 8003d90:	1e65      	subs	r5, r4, #1
 8003d92:	462b      	mov	r3, r5
 8003d94:	2200      	movs	r2, #0
 8003d96:	9900      	ldr	r1, [sp, #0]
 8003d98:	428b      	cmp	r3, r1
 8003d9a:	da6d      	bge.n	8003e78 <__kernel_rem_pio2+0x368>
 8003d9c:	2a00      	cmp	r2, #0
 8003d9e:	f000 808a 	beq.w	8003eb6 <__kernel_rem_pio2+0x3a6>
 8003da2:	ab0c      	add	r3, sp, #48	; 0x30
 8003da4:	f1aa 0a18 	sub.w	sl, sl, #24
 8003da8:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	f000 80ae 	beq.w	8003f0e <__kernel_rem_pio2+0x3fe>
 8003db2:	4650      	mov	r0, sl
 8003db4:	ed9f 0b1c 	vldr	d0, [pc, #112]	; 8003e28 <__kernel_rem_pio2+0x318>
 8003db8:	f000 f9fa 	bl	80041b0 <scalbn>
 8003dbc:	1c6b      	adds	r3, r5, #1
 8003dbe:	00da      	lsls	r2, r3, #3
 8003dc0:	9205      	str	r2, [sp, #20]
 8003dc2:	ec57 6b10 	vmov	r6, r7, d0
 8003dc6:	aa70      	add	r2, sp, #448	; 0x1c0
 8003dc8:	f8df 9070 	ldr.w	r9, [pc, #112]	; 8003e3c <__kernel_rem_pio2+0x32c>
 8003dcc:	eb02 0ac3 	add.w	sl, r2, r3, lsl #3
 8003dd0:	462c      	mov	r4, r5
 8003dd2:	f04f 0800 	mov.w	r8, #0
 8003dd6:	2c00      	cmp	r4, #0
 8003dd8:	f280 80d4 	bge.w	8003f84 <__kernel_rem_pio2+0x474>
 8003ddc:	462c      	mov	r4, r5
 8003dde:	2c00      	cmp	r4, #0
 8003de0:	f2c0 8102 	blt.w	8003fe8 <__kernel_rem_pio2+0x4d8>
 8003de4:	4b18      	ldr	r3, [pc, #96]	; (8003e48 <__kernel_rem_pio2+0x338>)
 8003de6:	461e      	mov	r6, r3
 8003de8:	ab70      	add	r3, sp, #448	; 0x1c0
 8003dea:	eb03 08c4 	add.w	r8, r3, r4, lsl #3
 8003dee:	1b2b      	subs	r3, r5, r4
 8003df0:	f04f 0900 	mov.w	r9, #0
 8003df4:	f04f 0a00 	mov.w	sl, #0
 8003df8:	2700      	movs	r7, #0
 8003dfa:	9306      	str	r3, [sp, #24]
 8003dfc:	e0e6      	b.n	8003fcc <__kernel_rem_pio2+0x4bc>
 8003dfe:	f04f 0b02 	mov.w	fp, #2
 8003e02:	e756      	b.n	8003cb2 <__kernel_rem_pio2+0x1a2>
 8003e04:	f8d8 3000 	ldr.w	r3, [r8]
 8003e08:	bb05      	cbnz	r5, 8003e4c <__kernel_rem_pio2+0x33c>
 8003e0a:	b123      	cbz	r3, 8003e16 <__kernel_rem_pio2+0x306>
 8003e0c:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 8003e10:	f8c8 3000 	str.w	r3, [r8]
 8003e14:	2301      	movs	r3, #1
 8003e16:	3201      	adds	r2, #1
 8003e18:	f108 0804 	add.w	r8, r8, #4
 8003e1c:	461d      	mov	r5, r3
 8003e1e:	e74f      	b.n	8003cc0 <__kernel_rem_pio2+0x1b0>
	...
 8003e2c:	3ff00000 	.word	0x3ff00000
 8003e30:	080045a0 	.word	0x080045a0
 8003e34:	40200000 	.word	0x40200000
 8003e38:	3ff00000 	.word	0x3ff00000
 8003e3c:	3e700000 	.word	0x3e700000
 8003e40:	41700000 	.word	0x41700000
 8003e44:	3fe00000 	.word	0x3fe00000
 8003e48:	08004560 	.word	0x08004560
 8003e4c:	1acb      	subs	r3, r1, r3
 8003e4e:	f8c8 3000 	str.w	r3, [r8]
 8003e52:	462b      	mov	r3, r5
 8003e54:	e7df      	b.n	8003e16 <__kernel_rem_pio2+0x306>
 8003e56:	1e62      	subs	r2, r4, #1
 8003e58:	ab0c      	add	r3, sp, #48	; 0x30
 8003e5a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003e5e:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8003e62:	a90c      	add	r1, sp, #48	; 0x30
 8003e64:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8003e68:	e738      	b.n	8003cdc <__kernel_rem_pio2+0x1cc>
 8003e6a:	1e62      	subs	r2, r4, #1
 8003e6c:	ab0c      	add	r3, sp, #48	; 0x30
 8003e6e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003e72:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8003e76:	e7f4      	b.n	8003e62 <__kernel_rem_pio2+0x352>
 8003e78:	a90c      	add	r1, sp, #48	; 0x30
 8003e7a:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8003e7e:	3b01      	subs	r3, #1
 8003e80:	430a      	orrs	r2, r1
 8003e82:	e788      	b.n	8003d96 <__kernel_rem_pio2+0x286>
 8003e84:	3301      	adds	r3, #1
 8003e86:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8003e8a:	2900      	cmp	r1, #0
 8003e8c:	d0fa      	beq.n	8003e84 <__kernel_rem_pio2+0x374>
 8003e8e:	9a08      	ldr	r2, [sp, #32]
 8003e90:	f502 7218 	add.w	r2, r2, #608	; 0x260
 8003e94:	446a      	add	r2, sp
 8003e96:	3a98      	subs	r2, #152	; 0x98
 8003e98:	9208      	str	r2, [sp, #32]
 8003e9a:	9a06      	ldr	r2, [sp, #24]
 8003e9c:	a920      	add	r1, sp, #128	; 0x80
 8003e9e:	18a2      	adds	r2, r4, r2
 8003ea0:	18e3      	adds	r3, r4, r3
 8003ea2:	f104 0801 	add.w	r8, r4, #1
 8003ea6:	eb01 05c2 	add.w	r5, r1, r2, lsl #3
 8003eaa:	9302      	str	r3, [sp, #8]
 8003eac:	9b02      	ldr	r3, [sp, #8]
 8003eae:	4543      	cmp	r3, r8
 8003eb0:	da04      	bge.n	8003ebc <__kernel_rem_pio2+0x3ac>
 8003eb2:	461c      	mov	r4, r3
 8003eb4:	e6a2      	b.n	8003bfc <__kernel_rem_pio2+0xec>
 8003eb6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8003eb8:	2301      	movs	r3, #1
 8003eba:	e7e4      	b.n	8003e86 <__kernel_rem_pio2+0x376>
 8003ebc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003ebe:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8003ec2:	f7fc fc05 	bl	80006d0 <__aeabi_i2d>
 8003ec6:	e8e5 0102 	strd	r0, r1, [r5], #8
 8003eca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003ecc:	46ab      	mov	fp, r5
 8003ece:	461c      	mov	r4, r3
 8003ed0:	f04f 0900 	mov.w	r9, #0
 8003ed4:	2600      	movs	r6, #0
 8003ed6:	2700      	movs	r7, #0
 8003ed8:	9b05      	ldr	r3, [sp, #20]
 8003eda:	4599      	cmp	r9, r3
 8003edc:	dd06      	ble.n	8003eec <__kernel_rem_pio2+0x3dc>
 8003ede:	9b08      	ldr	r3, [sp, #32]
 8003ee0:	e8e3 6702 	strd	r6, r7, [r3], #8
 8003ee4:	f108 0801 	add.w	r8, r8, #1
 8003ee8:	9308      	str	r3, [sp, #32]
 8003eea:	e7df      	b.n	8003eac <__kernel_rem_pio2+0x39c>
 8003eec:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 8003ef0:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 8003ef4:	f7fc f970 	bl	80001d8 <__aeabi_dmul>
 8003ef8:	4602      	mov	r2, r0
 8003efa:	460b      	mov	r3, r1
 8003efc:	4630      	mov	r0, r6
 8003efe:	4639      	mov	r1, r7
 8003f00:	f7fc fa9a 	bl	8000438 <__adddf3>
 8003f04:	f109 0901 	add.w	r9, r9, #1
 8003f08:	4606      	mov	r6, r0
 8003f0a:	460f      	mov	r7, r1
 8003f0c:	e7e4      	b.n	8003ed8 <__kernel_rem_pio2+0x3c8>
 8003f0e:	3d01      	subs	r5, #1
 8003f10:	e747      	b.n	8003da2 <__kernel_rem_pio2+0x292>
 8003f12:	ec47 6b10 	vmov	d0, r6, r7
 8003f16:	f1ca 0000 	rsb	r0, sl, #0
 8003f1a:	f000 f949 	bl	80041b0 <scalbn>
 8003f1e:	ec57 6b10 	vmov	r6, r7, d0
 8003f22:	4ba0      	ldr	r3, [pc, #640]	; (80041a4 <__kernel_rem_pio2+0x694>)
 8003f24:	ee10 0a10 	vmov	r0, s0
 8003f28:	2200      	movs	r2, #0
 8003f2a:	4639      	mov	r1, r7
 8003f2c:	f7fc fcae 	bl	800088c <__aeabi_dcmpge>
 8003f30:	b1f8      	cbz	r0, 8003f72 <__kernel_rem_pio2+0x462>
 8003f32:	4b9d      	ldr	r3, [pc, #628]	; (80041a8 <__kernel_rem_pio2+0x698>)
 8003f34:	2200      	movs	r2, #0
 8003f36:	4630      	mov	r0, r6
 8003f38:	4639      	mov	r1, r7
 8003f3a:	f7fc f94d 	bl	80001d8 <__aeabi_dmul>
 8003f3e:	f7fc fcb9 	bl	80008b4 <__aeabi_d2iz>
 8003f42:	4680      	mov	r8, r0
 8003f44:	f7fc fbc4 	bl	80006d0 <__aeabi_i2d>
 8003f48:	4b96      	ldr	r3, [pc, #600]	; (80041a4 <__kernel_rem_pio2+0x694>)
 8003f4a:	2200      	movs	r2, #0
 8003f4c:	f7fc f944 	bl	80001d8 <__aeabi_dmul>
 8003f50:	460b      	mov	r3, r1
 8003f52:	4602      	mov	r2, r0
 8003f54:	4639      	mov	r1, r7
 8003f56:	4630      	mov	r0, r6
 8003f58:	f7fc fa6c 	bl	8000434 <__aeabi_dsub>
 8003f5c:	f7fc fcaa 	bl	80008b4 <__aeabi_d2iz>
 8003f60:	1c65      	adds	r5, r4, #1
 8003f62:	ab0c      	add	r3, sp, #48	; 0x30
 8003f64:	f10a 0a18 	add.w	sl, sl, #24
 8003f68:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8003f6c:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 8003f70:	e71f      	b.n	8003db2 <__kernel_rem_pio2+0x2a2>
 8003f72:	4630      	mov	r0, r6
 8003f74:	4639      	mov	r1, r7
 8003f76:	f7fc fc9d 	bl	80008b4 <__aeabi_d2iz>
 8003f7a:	ab0c      	add	r3, sp, #48	; 0x30
 8003f7c:	4625      	mov	r5, r4
 8003f7e:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8003f82:	e716      	b.n	8003db2 <__kernel_rem_pio2+0x2a2>
 8003f84:	ab0c      	add	r3, sp, #48	; 0x30
 8003f86:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8003f8a:	f7fc fba1 	bl	80006d0 <__aeabi_i2d>
 8003f8e:	4632      	mov	r2, r6
 8003f90:	463b      	mov	r3, r7
 8003f92:	f7fc f921 	bl	80001d8 <__aeabi_dmul>
 8003f96:	4642      	mov	r2, r8
 8003f98:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 8003f9c:	464b      	mov	r3, r9
 8003f9e:	4630      	mov	r0, r6
 8003fa0:	4639      	mov	r1, r7
 8003fa2:	f7fc f919 	bl	80001d8 <__aeabi_dmul>
 8003fa6:	3c01      	subs	r4, #1
 8003fa8:	4606      	mov	r6, r0
 8003faa:	460f      	mov	r7, r1
 8003fac:	e713      	b.n	8003dd6 <__kernel_rem_pio2+0x2c6>
 8003fae:	e8f8 2302 	ldrd	r2, r3, [r8], #8
 8003fb2:	e8f6 0102 	ldrd	r0, r1, [r6], #8
 8003fb6:	f7fc f90f 	bl	80001d8 <__aeabi_dmul>
 8003fba:	4602      	mov	r2, r0
 8003fbc:	460b      	mov	r3, r1
 8003fbe:	4648      	mov	r0, r9
 8003fc0:	4651      	mov	r1, sl
 8003fc2:	f7fc fa39 	bl	8000438 <__adddf3>
 8003fc6:	3701      	adds	r7, #1
 8003fc8:	4681      	mov	r9, r0
 8003fca:	468a      	mov	sl, r1
 8003fcc:	9b00      	ldr	r3, [sp, #0]
 8003fce:	429f      	cmp	r7, r3
 8003fd0:	dc02      	bgt.n	8003fd8 <__kernel_rem_pio2+0x4c8>
 8003fd2:	9b06      	ldr	r3, [sp, #24]
 8003fd4:	429f      	cmp	r7, r3
 8003fd6:	ddea      	ble.n	8003fae <__kernel_rem_pio2+0x49e>
 8003fd8:	9a06      	ldr	r2, [sp, #24]
 8003fda:	ab48      	add	r3, sp, #288	; 0x120
 8003fdc:	eb03 06c2 	add.w	r6, r3, r2, lsl #3
 8003fe0:	e9c6 9a00 	strd	r9, sl, [r6]
 8003fe4:	3c01      	subs	r4, #1
 8003fe6:	e6fa      	b.n	8003dde <__kernel_rem_pio2+0x2ce>
 8003fe8:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 8003fea:	2b02      	cmp	r3, #2
 8003fec:	dc0b      	bgt.n	8004006 <__kernel_rem_pio2+0x4f6>
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	dc39      	bgt.n	8004066 <__kernel_rem_pio2+0x556>
 8003ff2:	d05d      	beq.n	80040b0 <__kernel_rem_pio2+0x5a0>
 8003ff4:	9b02      	ldr	r3, [sp, #8]
 8003ff6:	f003 0007 	and.w	r0, r3, #7
 8003ffa:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 8003ffe:	ecbd 8b02 	vpop	{d8}
 8004002:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004006:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 8004008:	2b03      	cmp	r3, #3
 800400a:	d1f3      	bne.n	8003ff4 <__kernel_rem_pio2+0x4e4>
 800400c:	9b05      	ldr	r3, [sp, #20]
 800400e:	9500      	str	r5, [sp, #0]
 8004010:	f503 7318 	add.w	r3, r3, #608	; 0x260
 8004014:	eb0d 0403 	add.w	r4, sp, r3
 8004018:	f5a4 74a4 	sub.w	r4, r4, #328	; 0x148
 800401c:	46a2      	mov	sl, r4
 800401e:	9b00      	ldr	r3, [sp, #0]
 8004020:	2b00      	cmp	r3, #0
 8004022:	f1aa 0a08 	sub.w	sl, sl, #8
 8004026:	dc69      	bgt.n	80040fc <__kernel_rem_pio2+0x5ec>
 8004028:	46aa      	mov	sl, r5
 800402a:	f1ba 0f01 	cmp.w	sl, #1
 800402e:	f1a4 0408 	sub.w	r4, r4, #8
 8004032:	f300 8083 	bgt.w	800413c <__kernel_rem_pio2+0x62c>
 8004036:	9c05      	ldr	r4, [sp, #20]
 8004038:	ab48      	add	r3, sp, #288	; 0x120
 800403a:	441c      	add	r4, r3
 800403c:	2000      	movs	r0, #0
 800403e:	2100      	movs	r1, #0
 8004040:	2d01      	cmp	r5, #1
 8004042:	f300 809a 	bgt.w	800417a <__kernel_rem_pio2+0x66a>
 8004046:	e9dd 7848 	ldrd	r7, r8, [sp, #288]	; 0x120
 800404a:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	; 0x128
 800404e:	f1bb 0f00 	cmp.w	fp, #0
 8004052:	f040 8098 	bne.w	8004186 <__kernel_rem_pio2+0x676>
 8004056:	9b04      	ldr	r3, [sp, #16]
 8004058:	e9c3 7800 	strd	r7, r8, [r3]
 800405c:	e9c3 5602 	strd	r5, r6, [r3, #8]
 8004060:	e9c3 0104 	strd	r0, r1, [r3, #16]
 8004064:	e7c6      	b.n	8003ff4 <__kernel_rem_pio2+0x4e4>
 8004066:	9e05      	ldr	r6, [sp, #20]
 8004068:	ab48      	add	r3, sp, #288	; 0x120
 800406a:	441e      	add	r6, r3
 800406c:	462c      	mov	r4, r5
 800406e:	2000      	movs	r0, #0
 8004070:	2100      	movs	r1, #0
 8004072:	2c00      	cmp	r4, #0
 8004074:	da33      	bge.n	80040de <__kernel_rem_pio2+0x5ce>
 8004076:	f1bb 0f00 	cmp.w	fp, #0
 800407a:	d036      	beq.n	80040ea <__kernel_rem_pio2+0x5da>
 800407c:	4602      	mov	r2, r0
 800407e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8004082:	9c04      	ldr	r4, [sp, #16]
 8004084:	e9c4 2300 	strd	r2, r3, [r4]
 8004088:	4602      	mov	r2, r0
 800408a:	460b      	mov	r3, r1
 800408c:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 8004090:	f7fc f9d0 	bl	8000434 <__aeabi_dsub>
 8004094:	ae4a      	add	r6, sp, #296	; 0x128
 8004096:	2401      	movs	r4, #1
 8004098:	42a5      	cmp	r5, r4
 800409a:	da29      	bge.n	80040f0 <__kernel_rem_pio2+0x5e0>
 800409c:	f1bb 0f00 	cmp.w	fp, #0
 80040a0:	d002      	beq.n	80040a8 <__kernel_rem_pio2+0x598>
 80040a2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80040a6:	4619      	mov	r1, r3
 80040a8:	9b04      	ldr	r3, [sp, #16]
 80040aa:	e9c3 0102 	strd	r0, r1, [r3, #8]
 80040ae:	e7a1      	b.n	8003ff4 <__kernel_rem_pio2+0x4e4>
 80040b0:	9c05      	ldr	r4, [sp, #20]
 80040b2:	ab48      	add	r3, sp, #288	; 0x120
 80040b4:	441c      	add	r4, r3
 80040b6:	2000      	movs	r0, #0
 80040b8:	2100      	movs	r1, #0
 80040ba:	2d00      	cmp	r5, #0
 80040bc:	da09      	bge.n	80040d2 <__kernel_rem_pio2+0x5c2>
 80040be:	f1bb 0f00 	cmp.w	fp, #0
 80040c2:	d002      	beq.n	80040ca <__kernel_rem_pio2+0x5ba>
 80040c4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80040c8:	4619      	mov	r1, r3
 80040ca:	9b04      	ldr	r3, [sp, #16]
 80040cc:	e9c3 0100 	strd	r0, r1, [r3]
 80040d0:	e790      	b.n	8003ff4 <__kernel_rem_pio2+0x4e4>
 80040d2:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 80040d6:	f7fc f9af 	bl	8000438 <__adddf3>
 80040da:	3d01      	subs	r5, #1
 80040dc:	e7ed      	b.n	80040ba <__kernel_rem_pio2+0x5aa>
 80040de:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 80040e2:	f7fc f9a9 	bl	8000438 <__adddf3>
 80040e6:	3c01      	subs	r4, #1
 80040e8:	e7c3      	b.n	8004072 <__kernel_rem_pio2+0x562>
 80040ea:	4602      	mov	r2, r0
 80040ec:	460b      	mov	r3, r1
 80040ee:	e7c8      	b.n	8004082 <__kernel_rem_pio2+0x572>
 80040f0:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 80040f4:	f7fc f9a0 	bl	8000438 <__adddf3>
 80040f8:	3401      	adds	r4, #1
 80040fa:	e7cd      	b.n	8004098 <__kernel_rem_pio2+0x588>
 80040fc:	e9da 8900 	ldrd	r8, r9, [sl]
 8004100:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 8004104:	9b00      	ldr	r3, [sp, #0]
 8004106:	3b01      	subs	r3, #1
 8004108:	9300      	str	r3, [sp, #0]
 800410a:	4632      	mov	r2, r6
 800410c:	463b      	mov	r3, r7
 800410e:	4640      	mov	r0, r8
 8004110:	4649      	mov	r1, r9
 8004112:	f7fc f991 	bl	8000438 <__adddf3>
 8004116:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800411a:	4602      	mov	r2, r0
 800411c:	460b      	mov	r3, r1
 800411e:	4640      	mov	r0, r8
 8004120:	4649      	mov	r1, r9
 8004122:	f7fc f987 	bl	8000434 <__aeabi_dsub>
 8004126:	4632      	mov	r2, r6
 8004128:	463b      	mov	r3, r7
 800412a:	f7fc f985 	bl	8000438 <__adddf3>
 800412e:	ed9d 7b06 	vldr	d7, [sp, #24]
 8004132:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8004136:	ed8a 7b00 	vstr	d7, [sl]
 800413a:	e770      	b.n	800401e <__kernel_rem_pio2+0x50e>
 800413c:	e9d4 8900 	ldrd	r8, r9, [r4]
 8004140:	e9d4 6702 	ldrd	r6, r7, [r4, #8]
 8004144:	4640      	mov	r0, r8
 8004146:	4632      	mov	r2, r6
 8004148:	463b      	mov	r3, r7
 800414a:	4649      	mov	r1, r9
 800414c:	f7fc f974 	bl	8000438 <__adddf3>
 8004150:	e9cd 0100 	strd	r0, r1, [sp]
 8004154:	4602      	mov	r2, r0
 8004156:	460b      	mov	r3, r1
 8004158:	4640      	mov	r0, r8
 800415a:	4649      	mov	r1, r9
 800415c:	f7fc f96a 	bl	8000434 <__aeabi_dsub>
 8004160:	4632      	mov	r2, r6
 8004162:	463b      	mov	r3, r7
 8004164:	f7fc f968 	bl	8000438 <__adddf3>
 8004168:	ed9d 7b00 	vldr	d7, [sp]
 800416c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8004170:	ed84 7b00 	vstr	d7, [r4]
 8004174:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8004178:	e757      	b.n	800402a <__kernel_rem_pio2+0x51a>
 800417a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800417e:	f7fc f95b 	bl	8000438 <__adddf3>
 8004182:	3d01      	subs	r5, #1
 8004184:	e75c      	b.n	8004040 <__kernel_rem_pio2+0x530>
 8004186:	9b04      	ldr	r3, [sp, #16]
 8004188:	9a04      	ldr	r2, [sp, #16]
 800418a:	601f      	str	r7, [r3, #0]
 800418c:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 8004190:	605c      	str	r4, [r3, #4]
 8004192:	609d      	str	r5, [r3, #8]
 8004194:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8004198:	60d3      	str	r3, [r2, #12]
 800419a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800419e:	6110      	str	r0, [r2, #16]
 80041a0:	6153      	str	r3, [r2, #20]
 80041a2:	e727      	b.n	8003ff4 <__kernel_rem_pio2+0x4e4>
 80041a4:	41700000 	.word	0x41700000
 80041a8:	3e700000 	.word	0x3e700000
 80041ac:	00000000 	.word	0x00000000

080041b0 <scalbn>:
 80041b0:	b570      	push	{r4, r5, r6, lr}
 80041b2:	ec55 4b10 	vmov	r4, r5, d0
 80041b6:	f3c5 510a 	ubfx	r1, r5, #20, #11
 80041ba:	4606      	mov	r6, r0
 80041bc:	462b      	mov	r3, r5
 80041be:	b999      	cbnz	r1, 80041e8 <scalbn+0x38>
 80041c0:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80041c4:	4323      	orrs	r3, r4
 80041c6:	d03f      	beq.n	8004248 <scalbn+0x98>
 80041c8:	4b35      	ldr	r3, [pc, #212]	; (80042a0 <scalbn+0xf0>)
 80041ca:	4629      	mov	r1, r5
 80041cc:	ee10 0a10 	vmov	r0, s0
 80041d0:	2200      	movs	r2, #0
 80041d2:	f7fc f801 	bl	80001d8 <__aeabi_dmul>
 80041d6:	4b33      	ldr	r3, [pc, #204]	; (80042a4 <scalbn+0xf4>)
 80041d8:	429e      	cmp	r6, r3
 80041da:	4604      	mov	r4, r0
 80041dc:	460d      	mov	r5, r1
 80041de:	da10      	bge.n	8004202 <scalbn+0x52>
 80041e0:	a327      	add	r3, pc, #156	; (adr r3, 8004280 <scalbn+0xd0>)
 80041e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041e6:	e01f      	b.n	8004228 <scalbn+0x78>
 80041e8:	f240 72ff 	movw	r2, #2047	; 0x7ff
 80041ec:	4291      	cmp	r1, r2
 80041ee:	d10c      	bne.n	800420a <scalbn+0x5a>
 80041f0:	ee10 2a10 	vmov	r2, s0
 80041f4:	4620      	mov	r0, r4
 80041f6:	4629      	mov	r1, r5
 80041f8:	f7fc f91e 	bl	8000438 <__adddf3>
 80041fc:	4604      	mov	r4, r0
 80041fe:	460d      	mov	r5, r1
 8004200:	e022      	b.n	8004248 <scalbn+0x98>
 8004202:	460b      	mov	r3, r1
 8004204:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8004208:	3936      	subs	r1, #54	; 0x36
 800420a:	f24c 3250 	movw	r2, #50000	; 0xc350
 800420e:	4296      	cmp	r6, r2
 8004210:	dd0d      	ble.n	800422e <scalbn+0x7e>
 8004212:	2d00      	cmp	r5, #0
 8004214:	a11c      	add	r1, pc, #112	; (adr r1, 8004288 <scalbn+0xd8>)
 8004216:	e9d1 0100 	ldrd	r0, r1, [r1]
 800421a:	da02      	bge.n	8004222 <scalbn+0x72>
 800421c:	a11c      	add	r1, pc, #112	; (adr r1, 8004290 <scalbn+0xe0>)
 800421e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004222:	a319      	add	r3, pc, #100	; (adr r3, 8004288 <scalbn+0xd8>)
 8004224:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004228:	f7fb ffd6 	bl	80001d8 <__aeabi_dmul>
 800422c:	e7e6      	b.n	80041fc <scalbn+0x4c>
 800422e:	1872      	adds	r2, r6, r1
 8004230:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8004234:	428a      	cmp	r2, r1
 8004236:	dcec      	bgt.n	8004212 <scalbn+0x62>
 8004238:	2a00      	cmp	r2, #0
 800423a:	dd08      	ble.n	800424e <scalbn+0x9e>
 800423c:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8004240:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8004244:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8004248:	ec45 4b10 	vmov	d0, r4, r5
 800424c:	bd70      	pop	{r4, r5, r6, pc}
 800424e:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8004252:	da08      	bge.n	8004266 <scalbn+0xb6>
 8004254:	2d00      	cmp	r5, #0
 8004256:	a10a      	add	r1, pc, #40	; (adr r1, 8004280 <scalbn+0xd0>)
 8004258:	e9d1 0100 	ldrd	r0, r1, [r1]
 800425c:	dac0      	bge.n	80041e0 <scalbn+0x30>
 800425e:	a10e      	add	r1, pc, #56	; (adr r1, 8004298 <scalbn+0xe8>)
 8004260:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004264:	e7bc      	b.n	80041e0 <scalbn+0x30>
 8004266:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800426a:	3236      	adds	r2, #54	; 0x36
 800426c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8004270:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8004274:	4620      	mov	r0, r4
 8004276:	4b0c      	ldr	r3, [pc, #48]	; (80042a8 <scalbn+0xf8>)
 8004278:	2200      	movs	r2, #0
 800427a:	e7d5      	b.n	8004228 <scalbn+0x78>
 800427c:	f3af 8000 	nop.w
 8004280:	c2f8f359 	.word	0xc2f8f359
 8004284:	01a56e1f 	.word	0x01a56e1f
 8004288:	8800759c 	.word	0x8800759c
 800428c:	7e37e43c 	.word	0x7e37e43c
 8004290:	8800759c 	.word	0x8800759c
 8004294:	fe37e43c 	.word	0xfe37e43c
 8004298:	c2f8f359 	.word	0xc2f8f359
 800429c:	81a56e1f 	.word	0x81a56e1f
 80042a0:	43500000 	.word	0x43500000
 80042a4:	ffff3cb0 	.word	0xffff3cb0
 80042a8:	3c900000 	.word	0x3c900000
 80042ac:	00000000 	.word	0x00000000

080042b0 <floor>:
 80042b0:	ec51 0b10 	vmov	r0, r1, d0
 80042b4:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80042b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80042bc:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
 80042c0:	2e13      	cmp	r6, #19
 80042c2:	ee10 5a10 	vmov	r5, s0
 80042c6:	ee10 8a10 	vmov	r8, s0
 80042ca:	460c      	mov	r4, r1
 80042cc:	dc31      	bgt.n	8004332 <floor+0x82>
 80042ce:	2e00      	cmp	r6, #0
 80042d0:	da14      	bge.n	80042fc <floor+0x4c>
 80042d2:	a333      	add	r3, pc, #204	; (adr r3, 80043a0 <floor+0xf0>)
 80042d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042d8:	f7fc f8ae 	bl	8000438 <__adddf3>
 80042dc:	2200      	movs	r2, #0
 80042de:	2300      	movs	r3, #0
 80042e0:	f7fc fade 	bl	80008a0 <__aeabi_dcmpgt>
 80042e4:	b138      	cbz	r0, 80042f6 <floor+0x46>
 80042e6:	2c00      	cmp	r4, #0
 80042e8:	da53      	bge.n	8004392 <floor+0xe2>
 80042ea:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 80042ee:	4325      	orrs	r5, r4
 80042f0:	d052      	beq.n	8004398 <floor+0xe8>
 80042f2:	4c2d      	ldr	r4, [pc, #180]	; (80043a8 <floor+0xf8>)
 80042f4:	2500      	movs	r5, #0
 80042f6:	4621      	mov	r1, r4
 80042f8:	4628      	mov	r0, r5
 80042fa:	e024      	b.n	8004346 <floor+0x96>
 80042fc:	4f2b      	ldr	r7, [pc, #172]	; (80043ac <floor+0xfc>)
 80042fe:	4137      	asrs	r7, r6
 8004300:	ea01 0307 	and.w	r3, r1, r7
 8004304:	4303      	orrs	r3, r0
 8004306:	d01e      	beq.n	8004346 <floor+0x96>
 8004308:	a325      	add	r3, pc, #148	; (adr r3, 80043a0 <floor+0xf0>)
 800430a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800430e:	f7fc f893 	bl	8000438 <__adddf3>
 8004312:	2200      	movs	r2, #0
 8004314:	2300      	movs	r3, #0
 8004316:	f7fc fac3 	bl	80008a0 <__aeabi_dcmpgt>
 800431a:	2800      	cmp	r0, #0
 800431c:	d0eb      	beq.n	80042f6 <floor+0x46>
 800431e:	2c00      	cmp	r4, #0
 8004320:	bfbe      	ittt	lt
 8004322:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8004326:	4133      	asrlt	r3, r6
 8004328:	18e4      	addlt	r4, r4, r3
 800432a:	ea24 0407 	bic.w	r4, r4, r7
 800432e:	2500      	movs	r5, #0
 8004330:	e7e1      	b.n	80042f6 <floor+0x46>
 8004332:	2e33      	cmp	r6, #51	; 0x33
 8004334:	dd0b      	ble.n	800434e <floor+0x9e>
 8004336:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800433a:	d104      	bne.n	8004346 <floor+0x96>
 800433c:	ee10 2a10 	vmov	r2, s0
 8004340:	460b      	mov	r3, r1
 8004342:	f7fc f879 	bl	8000438 <__adddf3>
 8004346:	ec41 0b10 	vmov	d0, r0, r1
 800434a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800434e:	f2a3 4313 	subw	r3, r3, #1043	; 0x413
 8004352:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8004356:	40df      	lsrs	r7, r3
 8004358:	4238      	tst	r0, r7
 800435a:	d0f4      	beq.n	8004346 <floor+0x96>
 800435c:	a310      	add	r3, pc, #64	; (adr r3, 80043a0 <floor+0xf0>)
 800435e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004362:	f7fc f869 	bl	8000438 <__adddf3>
 8004366:	2200      	movs	r2, #0
 8004368:	2300      	movs	r3, #0
 800436a:	f7fc fa99 	bl	80008a0 <__aeabi_dcmpgt>
 800436e:	2800      	cmp	r0, #0
 8004370:	d0c1      	beq.n	80042f6 <floor+0x46>
 8004372:	2c00      	cmp	r4, #0
 8004374:	da0a      	bge.n	800438c <floor+0xdc>
 8004376:	2e14      	cmp	r6, #20
 8004378:	d101      	bne.n	800437e <floor+0xce>
 800437a:	3401      	adds	r4, #1
 800437c:	e006      	b.n	800438c <floor+0xdc>
 800437e:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8004382:	2301      	movs	r3, #1
 8004384:	40b3      	lsls	r3, r6
 8004386:	441d      	add	r5, r3
 8004388:	45a8      	cmp	r8, r5
 800438a:	d8f6      	bhi.n	800437a <floor+0xca>
 800438c:	ea25 0507 	bic.w	r5, r5, r7
 8004390:	e7b1      	b.n	80042f6 <floor+0x46>
 8004392:	2500      	movs	r5, #0
 8004394:	462c      	mov	r4, r5
 8004396:	e7ae      	b.n	80042f6 <floor+0x46>
 8004398:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 800439c:	e7ab      	b.n	80042f6 <floor+0x46>
 800439e:	bf00      	nop
 80043a0:	8800759c 	.word	0x8800759c
 80043a4:	7e37e43c 	.word	0x7e37e43c
 80043a8:	bff00000 	.word	0xbff00000
 80043ac:	000fffff 	.word	0x000fffff

080043b0 <_init>:
 80043b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80043b2:	bf00      	nop
 80043b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80043b6:	bc08      	pop	{r3}
 80043b8:	469e      	mov	lr, r3
 80043ba:	4770      	bx	lr

080043bc <_fini>:
 80043bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80043be:	bf00      	nop
 80043c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80043c2:	bc08      	pop	{r3}
 80043c4:	469e      	mov	lr, r3
 80043c6:	4770      	bx	lr
