{"Hyung-Taek Lim": [0.9997695982456207, ["Challenges in a future IP/ethernet-based in-car network for real-time applications", ["Hyung-Taek Lim", "Lars Volker", "Daniel Herrscher"], "https://doi.org/10.1145/2024724.2024727", "dac", 2011]], "Donghwa Shin": [0.9275272041559219, ["Dynamic voltage scaling of OLED displays", ["Donghwa Shin", "Younghyun Kim", "Naehyuck Chang", "Massoud Pedram"], "https://doi.org/10.1145/2024724.2024737", "dac", 2011]], "Younghyun Kim": [0.998327910900116, ["Dynamic voltage scaling of OLED displays", ["Donghwa Shin", "Younghyun Kim", "Naehyuck Chang", "Massoud Pedram"], "https://doi.org/10.1145/2024724.2024737", "dac", 2011]], "Naehyuck Chang": [0.999998927116394, ["Dynamic voltage scaling of OLED displays", ["Donghwa Shin", "Younghyun Kim", "Naehyuck Chang", "Massoud Pedram"], "https://doi.org/10.1145/2024724.2024737", "dac", 2011]], "Hyunsun Park": [0.9976388067007065, ["Power management of hybrid DRAM/PRAM-based main memory", ["Hyunsun Park", "Sungjoo Yoo", "Sunggu Lee"], "https://doi.org/10.1145/2024724.2024738", "dac", 2011]], "Sungjoo Yoo": [1, ["Power management of hybrid DRAM/PRAM-based main memory", ["Hyunsun Park", "Sungjoo Yoo", "Sunggu Lee"], "https://doi.org/10.1145/2024724.2024738", "dac", 2011], ["FlexiBuffer: reducing leakage power in on-chip network routers", ["Gwangsun Kim", "John Kim", "Sungjoo Yoo"], "https://doi.org/10.1145/2024724.2024932", "dac", 2011], ["Matching cache access behavior and bit error pattern for high performance low Vcc L1 cache", ["Young-Geun Choi", "Sungjoo Yoo", "Sunggu Lee", "Jung Ho Ahn"], "https://doi.org/10.1145/2024724.2024940", "dac", 2011]], "Sunggu Lee": [0.9173676669597626, ["Power management of hybrid DRAM/PRAM-based main memory", ["Hyunsun Park", "Sungjoo Yoo", "Sunggu Lee"], "https://doi.org/10.1145/2024724.2024738", "dac", 2011], ["Matching cache access behavior and bit error pattern for high performance low Vcc L1 cache", ["Young-Geun Choi", "Sungjoo Yoo", "Sunggu Lee", "Jung Ho Ahn"], "https://doi.org/10.1145/2024724.2024940", "dac", 2011]], "Inhak Han": [0.9402397572994232, ["Thermal signature: a simple yet accurate thermal index for floorplan optimization", ["Jaeha Kung", "Inhak Han", "Sachin S. Sapatnekar", "Youngsoo Shin"], "https://doi.org/10.1145/2024724.2024748", "dac", 2011]], "Youngsoo Shin": [0.9997629821300507, ["Thermal signature: a simple yet accurate thermal index for floorplan optimization", ["Jaeha Kung", "Inhak Han", "Sachin S. Sapatnekar", "Youngsoo Shin"], "https://doi.org/10.1145/2024724.2024748", "dac", 2011]], "Yooseong Kim": [0.9955826252698898, ["CuMAPz: a tool to analyze memory access patterns in CUDA", ["Yooseong Kim", "Aviral Shrivastava"], "https://doi.org/10.1145/2024724.2024754", "dac", 2011]], "Moongon Jung": [0.9774841517210007, ["TSV stress-aware full-chip mechanical reliability analysis and optimization for 3D IC", ["Moongon Jung", "Joydeep Mitra", "David Z. Pan", "Sung Kyu Lim"], "https://doi.org/10.1145/2024724.2024767", "dac", 2011]], "Sung Kyu Lim": [0.9975332617759705, ["TSV stress-aware full-chip mechanical reliability analysis and optimization for 3D IC", ["Moongon Jung", "Joydeep Mitra", "David Z. Pan", "Sung Kyu Lim"], "https://doi.org/10.1145/2024724.2024767", "dac", 2011], ["Full-chip TSV-to-TSV coupling analysis and optimization in 3D IC", ["Chang Liu", "Taigon Song", "Jonghyun Cho", "Joohee Kim", "Joungho Kim", "Sung Kyu Lim"], "https://doi.org/10.1145/2024724.2024900", "dac", 2011]], "Hoeseok Yang": [0.9946398288011551, ["Thermal-aware system analysis and software synthesis for embedded multi-processors", ["Lothar Thiele", "Lars Schor", "Hoeseok Yang", "Iuliana Bacivarov"], "https://doi.org/10.1145/2024724.2024786", "dac", 2011]], "Jounghyuk Suh": [0.9991379380226135, ["Programmable analog device array (PANDA): a platform for transistor-level analog reconfigurability", ["Rui Zheng", "Jounghyuk Suh", "Cheng Xu", "Nagib Hakim", "Bertan Bakkaloglu", "Yu Cao"], "https://doi.org/10.1145/2024724.2024801", "dac", 2011]], "Dukyoung Yun": [0.9999893605709076, ["Simulation environment configuration for parallel simulation of multicore embedded systems", ["Dukyoung Yun", "Jinwoo Kim", "Sungchan Kim", "Soonhoi Ha"], "https://doi.org/10.1145/2024724.2024808", "dac", 2011]], "Jinwoo Kim": [0.7019595056772232, ["Simulation environment configuration for parallel simulation of multicore embedded systems", ["Dukyoung Yun", "Jinwoo Kim", "Sungchan Kim", "Soonhoi Ha"], "https://doi.org/10.1145/2024724.2024808", "dac", 2011]], "Sungchan Kim": [0.9540324807167053, ["Simulation environment configuration for parallel simulation of multicore embedded systems", ["Dukyoung Yun", "Jinwoo Kim", "Sungchan Kim", "Soonhoi Ha"], "https://doi.org/10.1145/2024724.2024808", "dac", 2011]], "Soonhoi Ha": [1, ["Simulation environment configuration for parallel simulation of multicore embedded systems", ["Dukyoung Yun", "Jinwoo Kim", "Sungchan Kim", "Soonhoi Ha"], "https://doi.org/10.1145/2024724.2024808", "dac", 2011]], "Jaeyong Chung": [0.9440060257911682, ["Testability driven statistical path selection", ["Jaeyong Chung", "Jinjun Xiong", "Vladimir Zolotov", "Jacob A. Abraham"], "https://doi.org/10.1145/2024724.2024822", "dac", 2011]], "Seokjoong Kim": [0.9997496604919434, ["Leakage-aware redundancy for reliable sub-threshold memories", ["Seokjoong Kim", "Matthew R. Guthaus"], "https://doi.org/10.1145/2024724.2024826", "dac", 2011]], "Jae-Seok Yang": [0.9992186725139618, ["Layout aware line-edge roughness modeling and poly optimization for leakage minimization", ["Yongchan Ban", "Jae-Seok Yang"], "https://doi.org/10.1145/2024724.2024828", "dac", 2011]], "Jaeha Kim": [0.9453411847352982, ["Global convergence analysis of mixed-signal systems", ["Sangho Youn", "Jaeha Kim", "Mark Horowitz"], "https://doi.org/10.1145/2024724.2024841", "dac", 2011]], "Deokjin Joo": [0.9996521174907684, ["WaveMin: a fine-grained clock buffer polarity assignment combined with buffer sizing", ["Deokjin Joo", "Taewhan Kim"], "https://doi.org/10.1145/2024724.2024846", "dac", 2011]], "Taewhan Kim": [1, ["WaveMin: a fine-grained clock buffer polarity assignment combined with buffer sizing", ["Deokjin Joo", "Taewhan Kim"], "https://doi.org/10.1145/2024724.2024846", "dac", 2011]], "Yoon Seok Yang": [0.9519332945346832, ["Energy-efficient MIMO detection using unequal error protection for embedded joint decoding system", ["Yoon Seok Yang", "Pankaj Bhagawat", "Gwan Choi"], "https://doi.org/10.1145/2024724.2024859", "dac", 2011]], "Sungho Park": [0.9052879363298416, ["An algorithm-architecture co-design framework for gridding reconstruction using FPGAs", ["Srinidhi Kestur", "Kevin M. Irick", "Sungho Park", "Ahmed Al-Maashri", "Vijaykrishnan Narayanan", "Chaitali Chakrabarti"], "https://doi.org/10.1145/2024724.2024860", "dac", 2011]], "Byungchul Hong": [0.9989297986030579, ["Emulation based high-accuracy throughput estimation for high-speed connectivities: case study of USB2.0", ["Byungchul Hong", "Chulho Shin", "Daehyup Ko"], "https://doi.org/10.1145/2024724.2024864", "dac", 2011]], "Chulho Shin": [0.9676777720451355, ["Emulation based high-accuracy throughput estimation for high-speed connectivities: case study of USB2.0", ["Byungchul Hong", "Chulho Shin", "Daehyup Ko"], "https://doi.org/10.1145/2024724.2024864", "dac", 2011]], "Daehyup Ko": [0.9999476075172424, ["Emulation based high-accuracy throughput estimation for high-speed connectivities: case study of USB2.0", ["Byungchul Hong", "Chulho Shin", "Daehyup Ko"], "https://doi.org/10.1145/2024724.2024864", "dac", 2011]], "Yongtae Kim": [0.943389967083931, ["High effective-resolution built-in jitter characterization with quantization noise shaping", ["Leyi Yin", "Yongtae Kim", "Peng Li"], "https://doi.org/10.1145/2024724.2024896", "dac", 2011]], "Chi-Hu Wang": [0.7064159959554672, ["A low-cost wireless interface with no external antenna and crystal oscillator for cm-range contactless testing", ["Chin-Fu Li", "Chi-Ying Lee", "Chen-Hsing Wang", "Shu-Lin Chang", "Li-Ming Denq", "Chun-Chuan Chi", "Hsuan-Jung Hsu", "Ming-Yi Chu", "Jing-Jia Liou", "Shi-Yu Huang", "Po-Chiun Huang", "Hsi-Pin Ma", "Jenn-Chyou Bor", "Cheng-Wen Wu", "Ching-Cheng Tien", "Chi-Hu Wang", "Yung-Sheng Kuo", "Chih-Tsun Huang", "Tien-Yu Chang"], "https://doi.org/10.1145/2024724.2024897", "dac", 2011]], "Jonghyun Cho": [0.9977583885192871, ["Full-chip TSV-to-TSV coupling analysis and optimization in 3D IC", ["Chang Liu", "Taigon Song", "Jonghyun Cho", "Joohee Kim", "Joungho Kim", "Sung Kyu Lim"], "https://doi.org/10.1145/2024724.2024900", "dac", 2011]], "Joohee Kim": [0.9503184705972672, ["Full-chip TSV-to-TSV coupling analysis and optimization in 3D IC", ["Chang Liu", "Taigon Song", "Jonghyun Cho", "Joohee Kim", "Joungho Kim", "Sung Kyu Lim"], "https://doi.org/10.1145/2024724.2024900", "dac", 2011]], "Joungho Kim": [0.9821521788835526, ["Full-chip TSV-to-TSV coupling analysis and optimization in 3D IC", ["Chang Liu", "Taigon Song", "Jonghyun Cho", "Joohee Kim", "Joungho Kim", "Sung Kyu Lim"], "https://doi.org/10.1145/2024724.2024900", "dac", 2011]], "Gwangsun Kim": [0.9631667882204056, ["FlexiBuffer: reducing leakage power in on-chip network routers", ["Gwangsun Kim", "John Kim", "Sungjoo Yoo"], "https://doi.org/10.1145/2024724.2024932", "dac", 2011]], "John Kim": [1, ["FlexiBuffer: reducing leakage power in on-chip network routers", ["Gwangsun Kim", "John Kim", "Sungjoo Yoo"], "https://doi.org/10.1145/2024724.2024932", "dac", 2011]], "Seung Eun Lee": [0.9998411685228348, ["Buffer-integrated-Cache: a cost-effective SRAM architecture for handheld and embedded platforms", ["Carlos Flores Fajardo", "Zhen Fang", "Ravi Iyer", "German Fabila Garcia", "Seung Eun Lee", "Li Zhao"], "https://doi.org/10.1145/2024724.2024938", "dac", 2011]], "Young-Geun Choi": [0.9996499717235565, ["Matching cache access behavior and bit error pattern for high performance low Vcc L1 cache", ["Young-Geun Choi", "Sungjoo Yoo", "Sunggu Lee", "Jung Ho Ahn"], "https://doi.org/10.1145/2024724.2024940", "dac", 2011]], "Jung Ho Ahn": [0.9047387540340424, ["Matching cache access behavior and bit error pattern for high performance low Vcc L1 cache", ["Young-Geun Choi", "Sungjoo Yoo", "Sunggu Lee", "Jung Ho Ahn"], "https://doi.org/10.1145/2024724.2024940", "dac", 2011]], "Mingoo Seok": [0.985820859670639, ["Pipeline strategy for improving optimal energy efficiency in ultra-low voltage design", ["Mingoo Seok", "Dongsuk Jeon", "Chaitali Chakrabarti", "David T. Blaauw", "Dennis Sylvester"], "https://doi.org/10.1145/2024724.2024943", "dac", 2011]], "Dongsuk Jeon": [0.9646786153316498, ["Pipeline strategy for improving optimal energy efficiency in ultra-low voltage design", ["Mingoo Seok", "Dongsuk Jeon", "Chaitali Chakrabarti", "David T. Blaauw", "Dennis Sylvester"], "https://doi.org/10.1145/2024724.2024943", "dac", 2011]]}