{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1731192501455 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731192501459 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 09 17:48:21 2024 " "Processing started: Sat Nov 09 17:48:21 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731192501459 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731192501459 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project -c project " "Command: quartus_map --read_settings_files=on --write_settings_files=off project -c project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731192501460 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1731192501823 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../rtl/milestone1.sv " "Can't analyze file -- file ../rtl/milestone1.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1731192509577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alina/downloads/proj_test/hardware-image-decompressor/rtl/clock_100_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/alina/downloads/proj_test/hardware-image-decompressor/rtl/clock_100_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_100_PLL " "Found entity 1: Clock_100_PLL" {  } { { "../rtl/Clock_100_PLL.v" "" { Text "C:/Users/alina/Downloads/proj_test/Hardware-Image-Decompressor/rtl/Clock_100_PLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731192509628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731192509628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alina/downloads/proj_test/hardware-image-decompressor/rtl/convert_hex_to_seven_segment.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/alina/downloads/proj_test/hardware-image-decompressor/rtl/convert_hex_to_seven_segment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 convert_hex_to_seven_segment " "Found entity 1: convert_hex_to_seven_segment" {  } { { "../rtl/convert_hex_to_seven_segment.sv" "" { Text "C:/Users/alina/Downloads/proj_test/Hardware-Image-Decompressor/rtl/convert_hex_to_seven_segment.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731192509636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731192509636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alina/downloads/proj_test/hardware-image-decompressor/rtl/project.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/alina/downloads/proj_test/hardware-image-decompressor/rtl/project.sv" { { "Info" "ISGN_ENTITY_NAME" "1 project " "Found entity 1: project" {  } { { "../rtl/project.sv" "" { Text "C:/Users/alina/Downloads/proj_test/Hardware-Image-Decompressor/rtl/project.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731192509653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731192509653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alina/downloads/proj_test/hardware-image-decompressor/rtl/uart_receive_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/alina/downloads/proj_test/hardware-image-decompressor/rtl/uart_receive_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_receive_controller " "Found entity 1: UART_receive_controller" {  } { { "../rtl/UART_receive_controller.sv" "" { Text "C:/Users/alina/Downloads/proj_test/Hardware-Image-Decompressor/rtl/UART_receive_controller.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731192509674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731192509674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alina/downloads/proj_test/hardware-image-decompressor/rtl/sram_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/alina/downloads/proj_test/hardware-image-decompressor/rtl/sram_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM_controller " "Found entity 1: SRAM_controller" {  } { { "../rtl/SRAM_controller.sv" "" { Text "C:/Users/alina/Downloads/proj_test/Hardware-Image-Decompressor/rtl/SRAM_controller.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731192509692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731192509692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alina/downloads/proj_test/hardware-image-decompressor/rtl/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/alina/downloads/proj_test/hardware-image-decompressor/rtl/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_controller " "Found entity 1: VGA_controller" {  } { { "../rtl/VGA_controller.sv" "" { Text "C:/Users/alina/Downloads/proj_test/Hardware-Image-Decompressor/rtl/VGA_controller.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731192509715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731192509715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alina/downloads/proj_test/hardware-image-decompressor/rtl/pb_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/alina/downloads/proj_test/hardware-image-decompressor/rtl/pb_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PB_controller " "Found entity 1: PB_controller" {  } { { "../rtl/PB_controller.sv" "" { Text "C:/Users/alina/Downloads/proj_test/Hardware-Image-Decompressor/rtl/PB_controller.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731192509731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731192509731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alina/downloads/proj_test/hardware-image-decompressor/rtl/uart_sram_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/alina/downloads/proj_test/hardware-image-decompressor/rtl/uart_sram_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_SRAM_interface " "Found entity 1: UART_SRAM_interface" {  } { { "../rtl/UART_SRAM_interface.sv" "" { Text "C:/Users/alina/Downloads/proj_test/Hardware-Image-Decompressor/rtl/UART_SRAM_interface.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731192509740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731192509740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alina/downloads/proj_test/hardware-image-decompressor/rtl/vga_sram_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/alina/downloads/proj_test/hardware-image-decompressor/rtl/vga_sram_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_SRAM_interface " "Found entity 1: VGA_SRAM_interface" {  } { { "../rtl/VGA_SRAM_interface.sv" "" { Text "C:/Users/alina/Downloads/proj_test/Hardware-Image-Decompressor/rtl/VGA_SRAM_interface.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731192509761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731192509761 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "project " "Elaborating entity \"project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1731192509818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PB_controller PB_controller:PB_unit " "Elaborating entity \"PB_controller\" for hierarchy \"PB_controller:PB_unit\"" {  } { { "../rtl/project.sv" "PB_unit" { Text "C:/Users/alina/Downloads/proj_test/Hardware-Image-Decompressor/rtl/project.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731192509858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SRAM_interface VGA_SRAM_interface:VGA_unit " "Elaborating entity \"VGA_SRAM_interface\" for hierarchy \"VGA_SRAM_interface:VGA_unit\"" {  } { { "../rtl/project.sv" "VGA_unit" { Text "C:/Users/alina/Downloads/proj_test/Hardware-Image-Decompressor/rtl/project.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731192509866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_controller VGA_SRAM_interface:VGA_unit\|VGA_controller:VGA_unit " "Elaborating entity \"VGA_controller\" for hierarchy \"VGA_SRAM_interface:VGA_unit\|VGA_controller:VGA_unit\"" {  } { { "../rtl/VGA_SRAM_interface.sv" "VGA_unit" { Text "C:/Users/alina/Downloads/proj_test/Hardware-Image-Decompressor/rtl/VGA_SRAM_interface.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731192509882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_SRAM_interface UART_SRAM_interface:UART_unit " "Elaborating entity \"UART_SRAM_interface\" for hierarchy \"UART_SRAM_interface:UART_unit\"" {  } { { "../rtl/project.sv" "UART_unit" { Text "C:/Users/alina/Downloads/proj_test/Hardware-Image-Decompressor/rtl/project.sv" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731192509892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_receive_controller UART_SRAM_interface:UART_unit\|UART_receive_controller:UART_RX " "Elaborating entity \"UART_receive_controller\" for hierarchy \"UART_SRAM_interface:UART_unit\|UART_receive_controller:UART_RX\"" {  } { { "../rtl/UART_SRAM_interface.sv" "UART_RX" { Text "C:/Users/alina/Downloads/proj_test/Hardware-Image-Decompressor/rtl/UART_SRAM_interface.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731192509902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM_controller SRAM_controller:SRAM_unit " "Elaborating entity \"SRAM_controller\" for hierarchy \"SRAM_controller:SRAM_unit\"" {  } { { "../rtl/project.sv" "SRAM_unit" { Text "C:/Users/alina/Downloads/proj_test/Hardware-Image-Decompressor/rtl/project.sv" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731192509911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_100_PLL SRAM_controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst " "Elaborating entity \"Clock_100_PLL\" for hierarchy \"SRAM_controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\"" {  } { { "../rtl/SRAM_controller.sv" "Clock_100_PLL_inst" { Text "C:/Users/alina/Downloads/proj_test/Hardware-Image-Decompressor/rtl/SRAM_controller.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731192509917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll SRAM_controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"SRAM_controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\"" {  } { { "../rtl/Clock_100_PLL.v" "altpll_component" { Text "C:/Users/alina/Downloads/proj_test/Hardware-Image-Decompressor/rtl/Clock_100_PLL.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731192510163 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SRAM_controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"SRAM_controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\"" {  } { { "../rtl/Clock_100_PLL.v" "" { Text "C:/Users/alina/Downloads/proj_test/Hardware-Image-Decompressor/rtl/Clock_100_PLL.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731192510172 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SRAM_controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component " "Instantiated megafunction \"SRAM_controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731192510173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731192510173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731192510173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731192510173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731192510173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731192510173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731192510173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731192510173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=Clock_100_PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=Clock_100_PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731192510173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731192510173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731192510173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731192510173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731192510173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731192510173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731192510173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731192510173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731192510173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731192510173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731192510173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731192510173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731192510173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731192510173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731192510173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731192510173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731192510173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731192510173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731192510173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731192510173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731192510173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731192510173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731192510173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731192510173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731192510173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731192510173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731192510173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731192510173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731192510173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731192510173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731192510173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731192510173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731192510173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731192510173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731192510173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731192510173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731192510173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731192510173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731192510173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731192510173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731192510173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731192510173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731192510173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731192510173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731192510173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731192510173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731192510173 ""}  } { { "../rtl/Clock_100_PLL.v" "" { Text "C:/Users/alina/Downloads/proj_test/Hardware-Image-Decompressor/rtl/Clock_100_PLL.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1731192510173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clock_100_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clock_100_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_100_PLL_altpll " "Found entity 1: Clock_100_PLL_altpll" {  } { { "db/clock_100_pll_altpll.v" "" { Text "C:/Users/alina/Downloads/proj_test/Hardware-Image-Decompressor/syn/db/clock_100_pll_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731192510233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731192510233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_100_PLL_altpll SRAM_controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\|Clock_100_PLL_altpll:auto_generated " "Elaborating entity \"Clock_100_PLL_altpll\" for hierarchy \"SRAM_controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\|Clock_100_PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731192510233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convert_hex_to_seven_segment convert_hex_to_seven_segment:unit7 " "Elaborating entity \"convert_hex_to_seven_segment\" for hierarchy \"convert_hex_to_seven_segment:unit7\"" {  } { { "../rtl/project.sv" "unit7" { Text "C:/Users/alina/Downloads/proj_test/Hardware-Image-Decompressor/rtl/project.sv" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731192510256 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "M1_unit upsample_plus_csc " "Node instance \"M1_unit\" instantiates undefined entity \"upsample_plus_csc\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../rtl/project.sv" "M1_unit" { Text "C:/Users/alina/Downloads/proj_test/Hardware-Image-Decompressor/rtl/project.sv" 165 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1731192510266 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4726 " "Peak virtual memory: 4726 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731192510415 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Nov 09 17:48:30 2024 " "Processing ended: Sat Nov 09 17:48:30 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731192510415 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731192510415 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731192510415 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1731192510415 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1731192511080 ""}
