From 653b7d55c9d0c377c562f704eb3f6ae9f76eb9ac Mon Sep 17 00:00:00 2001
From: SangeethaRao <sangeetha.rao@intel.com>
Date: Wed, 10 Jun 2015 13:14:34 -0500
Subject: [PATCH 037/213] pci: Updated X9 PCIe driver to use the correct L0
 LTSSM value for DW core

Signed-off-by: SangeethaRao <sangeetha.rao@intel.com>
---
 drivers/pci/host/pcie-axxia.c | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/drivers/pci/host/pcie-axxia.c b/drivers/pci/host/pcie-axxia.c
index 1c0b12c..4e6a092 100644
--- a/drivers/pci/host/pcie-axxia.c
+++ b/drivers/pci/host/pcie-axxia.c
@@ -362,7 +362,7 @@ int axxia_pcie_link_up(struct pcie_port *pp)
 
 	axxia_cc_gpreg_readl(pp, PEI_SII_PWR_MGMT_REG, &smlh_state);
 	smlh_state = (smlh_state & PEI_SMLH_LINK_STATE) >> 4;
-	if (smlh_state != 0xb) {
+	if (smlh_state != 0x11) {
 		pr_info("smlh_state = 0x%x\n", smlh_state);
 		pr_err("PCIe LINK IS NOT UP\n");
 		return 0;
-- 
1.9.1

