=====
SETUP
-4.479
20.946
16.466
clk_ibuf
0.000
4.230
core/IR_1_s0
6.501
6.733
core/mcode/SetEI_Z_s0
7.790
8.345
core/mcode/mcycles_d_2_s9
9.358
9.729
n82_s16
10.499
10.870
core/RegAddrA_0_s18
10.878
11.249
core/RegAddrA_0_s11
11.254
11.771
core/n1853_s5
12.464
12.917
core/RegAddrA_0_s9
13.577
13.948
core/RegAddrA_0_s7
13.952
14.323
core/regs/RegsL_RegsL_0_0_s1
15.021
15.538
core/ID16[0]_1_s
16.198
16.747
core/ID16[1]_1_s
16.747
16.782
core/ID16[2]_1_s
16.782
16.818
core/ID16[3]_1_s
16.818
16.853
core/ID16[4]_1_s
16.853
16.888
core/ID16[5]_1_s
16.888
16.923
core/ID16[6]_1_s
16.923
16.958
core/ID16[7]_1_s
16.958
16.994
core/ID16[8]_1_s
16.994
17.029
core/ID16[9]_1_s
17.029
17.064
core/ID16[10]_1_s
17.064
17.099
core/ID16[11]_1_s
17.099
17.134
core/ID16[12]_1_s
17.134
17.170
core/ID16[13]_1_s
17.170
17.205
core/ID16[14]_1_s
17.205
17.675
core/n1853_s6
17.833
18.350
core/n1853_s3
18.764
19.135
core/n1853_s1
19.305
19.676
core/n1853_s0
20.575
20.946
core/IncDecZ_s0
20.946
=====
SETUP
-4.473
20.939
16.466
clk_ibuf
0.000
4.230
core/IR_6_s0
6.501
6.733
core/n358_s2
7.524
8.079
core/mcode/Set_Addr_To_Z_1_s29
9.294
9.843
core/mcode/Set_Addr_To_Z_1_s37
9.846
10.308
core/n147_s7
10.482
11.052
core/mcode/tstates_1_s5
11.225
11.678
core/last_tstate_s19
12.533
13.088
core/last_tstate_s17
13.485
13.938
core/mcode/tstates_0_s0
14.189
14.738
core/last_tstate_s34
14.741
15.112
core/last_tstate_s31
15.112
15.215
core/last_tstate_s13
15.215
15.318
core/F_1_s11
16.057
16.510
core/F_1_s8
17.436
17.953
core/F_1_s7
18.367
18.922
core/F_1_s5
19.339
19.888
core/F_4_s6
20.062
20.611
core/F_4_s0
20.939
=====
SETUP
-4.393
20.860
16.467
clk_ibuf
0.000
4.230
core/IR_1_s0
6.501
6.733
core/mcode/SetEI_Z_s0
7.790
8.345
core/mcode/mcycles_d_2_s9
9.358
9.729
n82_s16
10.499
10.870
core/RegAddrA_0_s18
10.878
11.249
core/RegAddrA_0_s11
11.254
11.771
core/n1853_s5
12.464
12.917
core/RegAddrA_0_s9
13.577
13.948
core/RegAddrA_0_s7
13.952
14.323
core/regs/RegsL_RegsL_0_0_s1
15.021
15.538
core/ID16[0]_1_s
16.198
16.747
core/ID16[1]_1_s
16.747
16.782
core/ID16[2]_1_s
16.782
16.818
core/ID16[3]_1_s
16.818
16.853
core/ID16[4]_1_s
16.853
16.888
core/ID16[5]_1_s
16.888
16.923
core/ID16[6]_1_s
16.923
16.958
core/ID16[7]_1_s
16.958
16.994
core/ID16[8]_1_s
16.994
17.029
core/ID16[9]_1_s
17.029
17.064
core/ID16[10]_1_s
17.064
17.099
core/ID16[11]_1_s
17.099
17.569
core/RegDIH_3_s2
18.258
18.711
core/RegDIH_3_s0
19.395
19.848
core/regs/RegsH_RegsH_0_0_s1
20.860
=====
SETUP
-4.156
20.622
16.466
clk_ibuf
0.000
4.230
core/IR_0_s0
6.501
6.733
core/n3350_s1
7.723
8.240
core/n374_s12
10.266
10.719
core/n374_s8
11.132
11.649
core/n977_s10
12.310
12.859
core/n977_s6
12.860
13.377
core/n1840_s3
14.287
14.842
core/n440_s13
15.108
15.625
core/n444_s11
16.837
17.088
core/n970_s6
18.049
18.604
core/n970_s3
19.017
19.566
core/n970_s0
19.567
19.938
core/A_11_s0
20.622
=====
SETUP
-4.082
20.548
16.466
clk_ibuf
0.000
4.230
core/IR_6_s0
6.501
6.733
core/n358_s2
7.524
8.079
core/mcode/Set_Addr_To_Z_1_s29
9.294
9.843
core/mcode/Set_Addr_To_Z_1_s37
9.846
10.308
core/n147_s7
10.482
11.052
core/mcode/tstates_1_s5
11.225
11.678
core/last_tstate_s19
12.533
13.088
core/last_tstate_s17
13.485
13.938
core/mcode/tstates_0_s0
14.189
14.738
core/last_tstate_s34
14.741
15.112
core/last_tstate_s31
15.112
15.215
core/last_tstate_s13
15.215
15.318
core/n1254_s12
16.305
16.822
core/F_6_s3
17.418
17.988
core/F_6_s2
18.160
18.613
core/F_7_s6
19.035
19.584
core/F_2_s7
19.758
20.220
core/F_2_s0
20.548
=====
SETUP
-4.074
20.541
16.467
clk_ibuf
0.000
4.230
core/IR_1_s0
6.501
6.733
core/mcode/SetEI_Z_s0
7.790
8.345
core/mcode/mcycles_d_2_s9
9.358
9.729
n82_s16
10.499
10.870
core/RegAddrA_0_s18
10.878
11.249
core/RegAddrA_0_s11
11.254
11.771
core/n1853_s5
12.464
12.917
core/RegAddrA_0_s9
13.577
13.948
core/RegAddrA_0_s7
13.952
14.323
core/regs/RegsL_RegsL_0_0_s1
15.021
15.538
core/ID16[0]_1_s
16.198
16.747
core/ID16[1]_1_s
16.747
16.782
core/ID16[2]_1_s
16.782
16.818
core/ID16[3]_1_s
16.818
16.853
core/ID16[4]_1_s
16.853
16.888
core/ID16[5]_1_s
16.888
16.923
core/ID16[6]_1_s
16.923
16.958
core/ID16[7]_1_s
16.958
16.994
core/ID16[8]_1_s
16.994
17.029
core/ID16[9]_1_s
17.029
17.064
core/ID16[10]_1_s
17.064
17.099
core/ID16[11]_1_s
17.099
17.569
core/RegDIH_3_s2
18.258
18.711
core/RegDIH_3_s0
19.395
19.848
core/regs/RegsH_RegsH_0_0_s
20.541
=====
SETUP
-3.999
20.465
16.466
clk_ibuf
0.000
4.230
core/IR_0_s0
6.501
6.733
core/n3350_s1
7.723
8.240
core/n374_s12
10.266
10.719
core/n374_s8
11.132
11.649
core/n977_s10
12.310
12.859
core/n977_s6
12.860
13.377
core/n1840_s3
14.287
14.842
core/n440_s13
15.108
15.625
core/n455_s11
16.837
17.088
core/n981_s7
17.491
18.046
core/n981_s2
18.443
18.992
core/n981_s0
18.993
19.510
core/A_0_s0
20.465
=====
SETUP
-3.997
20.464
16.467
clk_ibuf
0.000
4.230
core/IR_1_s0
6.501
6.733
core/mcode/SetEI_Z_s0
7.790
8.345
core/mcode/mcycles_d_2_s9
9.358
9.729
n82_s16
10.499
10.870
core/RegAddrA_0_s18
10.878
11.249
core/RegAddrA_0_s11
11.254
11.771
core/n1853_s5
12.464
12.917
core/RegAddrA_0_s9
13.577
13.948
core/RegAddrA_0_s7
13.952
14.323
core/regs/RegsL_RegsL_0_0_s1
15.021
15.538
core/ID16[0]_1_s
16.198
16.747
core/ID16[1]_1_s
16.747
16.782
core/ID16[2]_1_s
16.782
16.818
core/ID16[3]_1_s
16.818
16.853
core/ID16[4]_1_s
16.853
16.888
core/ID16[5]_1_s
16.888
16.923
core/ID16[6]_1_s
16.923
16.958
core/ID16[7]_1_s
16.958
16.994
core/ID16[8]_1_s
16.994
17.029
core/ID16[9]_1_s
17.029
17.064
core/ID16[10]_1_s
17.064
17.099
core/ID16[11]_1_s
17.099
17.569
core/RegDIH_3_s2
18.258
18.711
core/RegDIH_3_s0
19.395
19.848
core/regs/RegsH_RegsH_0_0_s0
20.464
=====
SETUP
-3.868
20.334
16.466
clk_ibuf
0.000
4.230
core/IR_0_s0
6.501
6.733
core/n3350_s1
7.723
8.240
core/n374_s12
10.266
10.719
core/n374_s8
11.132
11.649
core/n977_s10
12.310
12.859
core/n977_s6
12.860
13.377
core/n1840_s3
14.287
14.842
core/n440_s13
15.108
15.625
core/n447_s11
16.346
16.597
core/n973_s6
17.258
17.813
core/n973_s1
18.210
18.759
core/n973_s0
18.932
19.303
core/A_8_s0
20.334
=====
SETUP
-3.779
20.246
16.466
clk_ibuf
0.000
4.230
core/IR_6_s0
6.501
6.733
core/n358_s2
7.524
8.079
core/mcode/Set_Addr_To_Z_1_s29
9.294
9.843
core/mcode/Set_Addr_To_Z_1_s37
9.846
10.308
core/n147_s7
10.482
11.052
core/mcode/tstates_1_s5
11.225
11.678
core/last_tstate_s19
12.533
13.088
core/last_tstate_s17
13.485
13.938
core/mcode/tstates_0_s0
14.189
14.738
core/last_tstate_s34
14.741
15.112
core/last_tstate_s31
15.112
15.215
core/last_tstate_s13
15.215
15.318
core/F_1_s11
16.057
16.510
core/F_1_s8
17.436
17.953
core/F_1_s7
18.367
18.922
core/F_1_s5
19.339
19.888
core/F_1_s0
20.246
=====
SETUP
-3.622
20.089
16.467
clk_ibuf
0.000
4.230
core/IR_1_s0
6.501
6.733
core/mcode/SetEI_Z_s0
7.790
8.345
core/mcode/mcycles_d_2_s9
9.358
9.729
n82_s16
10.499
10.870
core/RegAddrA_0_s18
10.878
11.249
core/RegAddrA_0_s11
11.254
11.771
core/n1853_s5
12.464
12.917
core/RegAddrA_0_s9
13.577
13.948
core/RegAddrA_0_s7
13.952
14.323
core/regs/RegsL_RegsL_0_0_s1
15.021
15.538
core/ID16[0]_1_s
16.198
16.747
core/ID16[1]_1_s
16.747
16.782
core/ID16[2]_1_s
16.782
16.818
core/ID16[3]_1_s
16.818
17.288
core/RegDIL_3_s1
17.296
17.851
core/RegDIL_3_s0
18.535
19.052
core/regs/RegsL_RegsL_0_0_s0
20.089
=====
SETUP
-3.622
20.089
16.467
clk_ibuf
0.000
4.230
core/IR_1_s0
6.501
6.733
core/mcode/SetEI_Z_s0
7.790
8.345
core/mcode/mcycles_d_2_s9
9.358
9.729
n82_s16
10.499
10.870
core/RegAddrA_0_s18
10.878
11.249
core/RegAddrA_0_s11
11.254
11.771
core/n1853_s5
12.464
12.917
core/RegAddrA_0_s9
13.577
13.948
core/RegAddrA_0_s7
13.952
14.323
core/regs/RegsL_RegsL_0_0_s1
15.021
15.538
core/ID16[0]_1_s
16.198
16.747
core/ID16[1]_1_s
16.747
16.782
core/ID16[2]_1_s
16.782
16.818
core/ID16[3]_1_s
16.818
17.288
core/RegDIL_3_s1
17.296
17.851
core/RegDIL_3_s0
18.535
19.052
core/regs/RegsL_RegsL_0_0_s
20.089
=====
SETUP
-3.616
20.083
16.466
clk_ibuf
0.000
4.230
core/IR_0_s0
6.501
6.733
core/n3350_s1
7.723
8.240
core/n374_s12
10.266
10.719
core/n374_s8
11.132
11.649
core/n977_s10
12.310
12.859
core/n977_s6
12.860
13.377
core/n1840_s3
14.287
14.842
core/n440_s13
15.108
15.625
core/n442_s11
16.599
16.850
core/n968_s8
17.103
17.620
core/n968_s3
18.017
18.566
core/n968_s0
18.739
19.294
core/A_13_s0
20.083
=====
SETUP
-3.610
20.076
16.466
clk_ibuf
0.000
4.230
core/IR_6_s0
6.501
6.733
core/n358_s2
7.524
8.079
core/mcode/Set_Addr_To_Z_1_s29
9.294
9.843
core/mcode/Set_Addr_To_Z_1_s37
9.846
10.308
core/n147_s7
10.482
11.052
core/mcode/tstates_1_s5
11.225
11.678
core/last_tstate_s19
12.533
13.088
core/last_tstate_s17
13.485
13.938
core/mcode/tstates_0_s0
14.189
14.738
core/last_tstate_s34
14.741
15.112
core/last_tstate_s31
15.112
15.215
core/last_tstate_s13
15.215
15.318
core/n1254_s12
16.305
16.854
core/n1451_s28
17.036
17.606
core/n1451_s17
17.778
18.333
core/n1451_s11
18.580
18.951
core/n1451_s8
18.956
19.526
core/n1451_s6
19.527
20.076
core/F_2_s0
20.076
=====
SETUP
-3.570
20.036
16.467
clk_ibuf
0.000
4.230
core/IR_1_s0
6.501
6.733
core/mcode/SetEI_Z_s0
7.790
8.345
core/mcode/mcycles_d_2_s9
9.358
9.729
n82_s16
10.499
10.870
core/RegAddrA_0_s18
10.878
11.249
core/RegAddrA_0_s11
11.254
11.771
core/n1853_s5
12.464
12.917
core/RegAddrA_0_s9
13.577
13.948
core/RegAddrA_0_s7
13.952
14.323
core/regs/RegsL_RegsL_0_0_s1
15.021
15.538
core/ID16[0]_1_s
16.198
16.747
core/ID16[1]_1_s
16.747
16.782
core/ID16[2]_1_s
16.782
16.818
core/ID16[3]_1_s
16.818
16.853
core/ID16[4]_1_s
16.853
16.888
core/ID16[5]_1_s
16.888
16.923
core/ID16[6]_1_s
16.923
16.958
core/ID16[7]_1_s
16.958
16.994
core/ID16[8]_1_s
16.994
17.029
core/ID16[9]_1_s
17.029
17.064
core/ID16[10]_1_s
17.064
17.099
core/ID16[11]_1_s
17.099
17.134
core/ID16[12]_1_s
17.134
17.170
core/ID16[13]_1_s
17.170
17.205
core/ID16[14]_1_s
17.205
17.675
core/RegDIH_6_s1
18.363
18.825
core/RegDIH_6_s0
18.827
19.344
core/regs/RegsH_RegsH_0_1_s1
20.036
=====
SETUP
-3.549
20.016
16.466
clk_ibuf
0.000
4.230
core/IR_6_s0
6.501
6.733
core/n358_s2
7.524
8.079
core/mcode/Set_Addr_To_Z_1_s29
9.294
9.843
core/mcode/Set_Addr_To_Z_1_s37
9.846
10.308
core/n147_s7
10.482
11.052
core/mcode/tstates_1_s5
11.225
11.678
core/last_tstate_s19
12.533
13.088
core/last_tstate_s17
13.485
13.938
core/mcode/tstates_0_s0
14.189
14.738
core/last_tstate_s34
14.741
15.112
core/last_tstate_s31
15.112
15.215
core/last_tstate_s13
15.215
15.318
core/F_1_s11
16.057
16.510
core/F_1_s8
17.436
17.953
core/F_5_s7
18.367
18.916
core/F_5_s6
19.088
19.658
core/F_5_s0
20.016
=====
SETUP
-3.545
20.011
16.467
clk_ibuf
0.000
4.230
core/IR_1_s0
6.501
6.733
core/mcode/SetEI_Z_s0
7.790
8.345
core/mcode/mcycles_d_2_s9
9.358
9.729
n82_s16
10.499
10.870
core/RegAddrA_0_s18
10.878
11.249
core/RegAddrA_0_s11
11.254
11.771
core/n1853_s5
12.464
12.917
core/RegAddrA_0_s9
13.577
13.948
core/RegAddrA_0_s7
13.952
14.323
core/regs/RegsL_RegsL_0_0_s1
15.021
15.538
core/ID16[0]_1_s
16.198
16.747
core/ID16[1]_1_s
16.747
16.782
core/ID16[2]_1_s
16.782
16.818
core/ID16[3]_1_s
16.818
16.853
core/ID16[4]_1_s
16.853
16.888
core/ID16[5]_1_s
16.888
16.923
core/ID16[6]_1_s
16.923
17.393
core/RegDIL_6_s1
17.839
18.301
core/RegDIL_6_s0
18.302
18.819
core/regs/RegsL_RegsL_0_1_s1
20.011
=====
SETUP
-3.544
20.011
16.467
clk_ibuf
0.000
4.230
core/IR_1_s0
6.501
6.733
core/mcode/SetEI_Z_s0
7.790
8.345
core/mcode/mcycles_d_2_s9
9.358
9.729
n82_s16
10.499
10.870
core/RegAddrA_0_s18
10.878
11.249
core/RegAddrA_0_s11
11.254
11.771
core/n1853_s5
12.464
12.917
core/RegAddrA_0_s9
13.577
13.948
core/RegAddrA_0_s7
13.952
14.323
core/regs/RegsL_RegsL_0_0_s1
15.021
15.538
core/ID16[0]_1_s
16.198
16.747
core/ID16[1]_1_s
16.747
16.782
core/ID16[2]_1_s
16.782
16.818
core/ID16[3]_1_s
16.818
16.853
core/ID16[4]_1_s
16.853
16.888
core/ID16[5]_1_s
16.888
16.923
core/ID16[6]_1_s
16.923
16.958
core/ID16[7]_1_s
16.958
16.994
core/ID16[8]_1_s
16.994
17.029
core/ID16[9]_1_s
17.029
17.064
core/ID16[10]_1_s
17.064
17.099
core/ID16[11]_1_s
17.099
17.134
core/ID16[12]_1_s
17.134
17.170
core/ID16[13]_1_s
17.170
17.205
core/ID16[14]_1_s
17.205
17.240
core/ID16[15]_1_s
17.240
17.710
core/RegDIH_7_s2
17.885
18.338
core/RegDIH_7_s0
18.585
19.102
core/regs/RegsH_RegsH_0_1_s0
20.011
=====
SETUP
-3.537
20.003
16.467
clk_ibuf
0.000
4.230
core/IR_1_s0
6.501
6.733
core/mcode/SetEI_Z_s0
7.790
8.345
core/mcode/mcycles_d_2_s9
9.358
9.729
n82_s16
10.499
10.870
core/RegAddrA_0_s18
10.878
11.249
core/RegAddrA_0_s11
11.254
11.771
core/n1853_s5
12.464
12.917
core/RegAddrA_0_s9
13.577
13.948
core/RegAddrA_0_s7
13.952
14.323
core/regs/RegsL_RegsL_0_0_s1
15.021
15.538
core/ID16[0]_1_s
16.198
16.747
core/ID16[1]_1_s
16.747
16.782
core/ID16[2]_1_s
16.782
16.818
core/ID16[3]_1_s
16.818
16.853
core/ID16[4]_1_s
16.853
16.888
core/ID16[5]_1_s
16.888
16.923
core/ID16[6]_1_s
16.923
16.958
core/ID16[7]_1_s
16.958
16.994
core/ID16[8]_1_s
16.994
17.029
core/ID16[9]_1_s
17.029
17.064
core/ID16[10]_1_s
17.064
17.099
core/ID16[11]_1_s
17.099
17.134
core/ID16[12]_1_s
17.134
17.170
core/ID16[13]_1_s
17.170
17.640
core/RegDIH_5_s2
18.041
18.611
core/RegDIH_5_s0
18.783
19.338
core/regs/RegsH_RegsH_0_1_s0
20.003
=====
SETUP
-3.530
19.996
16.467
clk_ibuf
0.000
4.230
core/IR_1_s0
6.501
6.733
core/mcode/SetEI_Z_s0
7.790
8.345
core/mcode/mcycles_d_2_s9
9.358
9.729
n82_s16
10.499
10.870
core/RegAddrA_0_s18
10.878
11.249
core/RegAddrA_0_s11
11.254
11.771
core/n1853_s5
12.464
12.917
core/RegAddrA_0_s9
13.577
13.948
core/RegAddrA_0_s7
13.952
14.323
core/regs/RegsL_RegsL_0_0_s1
15.021
15.538
core/ID16[0]_1_s
16.198
16.747
core/ID16[1]_1_s
16.747
16.782
core/ID16[2]_1_s
16.782
16.818
core/ID16[3]_1_s
16.818
17.288
core/RegDIL_3_s1
17.296
17.851
core/RegDIL_3_s0
18.535
19.052
core/regs/RegsL_RegsL_0_0_s1
19.996
=====
SETUP
-3.418
19.884
16.466
clk_ibuf
0.000
4.230
core/IR_0_s0
6.501
6.733
core/n3350_s1
7.723
8.240
core/n374_s12
10.266
10.719
core/n374_s8
11.132
11.649
core/n977_s10
12.310
12.859
core/n977_s6
12.860
13.377
core/n1840_s3
14.287
14.842
core/n440_s13
15.108
15.625
core/n443_s11
16.814
17.083
core/n969_s6
17.261
17.714
core/n969_s2
18.127
18.676
core/n969_s0
18.849
19.366
core/A_12_s0
19.884
=====
SETUP
-3.395
19.861
16.467
clk_ibuf
0.000
4.230
core/IR_1_s0
6.501
6.733
core/mcode/SetEI_Z_s0
7.790
8.345
core/mcode/mcycles_d_2_s9
9.358
9.729
n82_s16
10.499
10.870
core/RegAddrA_0_s18
10.878
11.249
core/RegAddrA_0_s11
11.254
11.771
core/n1853_s5
12.464
12.917
core/RegAddrA_0_s9
13.577
13.948
core/RegAddrA_0_s7
13.952
14.323
core/regs/RegsL_RegsL_0_0_s1
15.021
15.538
core/ID16[0]_1_s
16.198
16.747
core/ID16[1]_1_s
16.747
16.782
core/ID16[2]_1_s
16.782
16.818
core/ID16[3]_1_s
16.818
16.853
core/ID16[4]_1_s
16.853
17.323
core/RegDIL_4_s1
17.498
17.960
core/RegDIL_4_s0
18.132
18.687
core/regs/RegsL_RegsL_0_1_s1
19.861
=====
SETUP
-3.337
19.804
16.466
clk_ibuf
0.000
4.230
core/IR_6_s0
6.501
6.733
core/n358_s2
7.524
8.079
core/mcode/Set_Addr_To_Z_1_s29
9.294
9.843
core/mcode/Set_Addr_To_Z_1_s37
9.846
10.308
core/n147_s7
10.482
11.052
core/mcode/tstates_1_s5
11.225
11.678
core/last_tstate_s19
12.533
13.088
core/last_tstate_s17
13.485
13.938
core/mcode/tstates_0_s0
14.189
14.738
core/last_tstate_s34
14.741
15.112
core/last_tstate_s31
15.112
15.215
core/last_tstate_s13
15.215
15.318
core/F_1_s11
16.057
16.510
core/F_1_s8
17.436
17.953
core/F_5_s7
18.367
18.916
core/F_5_s6
19.088
19.658
core/F_3_s0
19.804
=====
SETUP
-3.334
19.800
16.466
clk_ibuf
0.000
4.230
core/IR_0_s0
6.501
6.733
core/n3350_s1
7.723
8.240
core/n374_s12
10.266
10.719
core/n374_s8
11.132
11.649
core/n977_s10
12.310
12.859
core/n977_s6
12.860
13.377
core/n1840_s3
14.287
14.842
core/n440_s13
15.108
15.625
core/n451_s11
16.837
17.106
core/n977_s7
17.284
17.854
core/n977_s3
18.027
18.576
core/n977_s0
18.577
19.132
core/A_4_s0
19.800
=====
SETUP
-3.323
19.789
16.466
clk_ibuf
0.000
4.230
core/IR_0_s0
6.501
6.733
core/n3350_s1
7.723
8.240
core/n374_s12
10.266
10.719
core/n374_s8
11.132
11.649
core/n977_s10
12.310
12.859
core/n977_s6
12.860
13.377
core/n1840_s3
14.287
14.842
core/n440_s13
15.108
15.625
core/n445_s11
16.837
17.106
core/n971_s6
17.284
17.746
core/n971_s1
17.747
18.264
core/n971_s0
18.754
19.271
core/A_10_s0
19.789
=====
HOLD
0.427
5.075
4.649
clk_ibuf
0.000
3.126
core/R_5_s0
4.638
4.840
core/n983_s0
4.843
5.075
core/R_5_s0
5.075
=====
HOLD
0.428
5.077
4.649
clk_ibuf
0.000
3.126
core/R_1_s0
4.638
4.840
core/n987_s0
4.845
5.077
core/R_1_s0
5.077
=====
HOLD
0.428
5.077
4.649
clk_ibuf
0.000
3.126
core/R_4_s0
4.638
4.840
core/n984_s0
4.845
5.077
core/R_4_s0
5.077
=====
HOLD
0.542
5.191
4.649
clk_ibuf
0.000
3.126
core/R_6_s0
4.638
4.839
core/n982_s0
4.959
5.191
core/R_6_s0
5.191
=====
HOLD
0.552
5.201
4.649
clk_ibuf
0.000
3.126
core/ACC_0_s0
4.638
4.839
core/I_0_s0
5.201
=====
HOLD
0.554
5.202
4.649
clk_ibuf
0.000
3.126
core/PC_3_s0
4.638
4.839
core/HaltPC_3_s0
5.202
=====
HOLD
0.554
5.202
4.649
clk_ibuf
0.000
3.126
core/PC_8_s0
4.638
4.839
core/HaltPC_8_s0
5.202
=====
HOLD
0.554
5.203
4.649
clk_ibuf
0.000
3.126
core/PC_7_s0
4.638
4.840
core/HaltPC_7_s0
5.203
=====
HOLD
0.555
5.204
4.649
clk_ibuf
0.000
3.126
core/ACC_3_s0
4.638
4.839
core/Ap_3_s0
5.204
=====
HOLD
0.557
5.206
4.649
clk_ibuf
0.000
3.126
core/ACC_0_s0
4.638
4.839
core/Ap_0_s0
5.206
=====
HOLD
0.557
5.206
4.649
clk_ibuf
0.000
3.126
core/Alternate_s1
4.638
4.840
core/n1606_s2
4.842
5.206
core/Alternate_s1
5.206
=====
HOLD
0.559
5.207
4.649
clk_ibuf
0.000
3.126
core/tstate_2_s0
4.638
4.839
core/n2447_s2
4.975
5.207
core/tstate_3_s0
5.207
=====
HOLD
0.559
5.208
4.649
clk_ibuf
0.000
3.126
core/ACC_2_s0
4.638
4.839
core/n986_s0
4.976
5.208
core/R_2_s0
5.208
=====
HOLD
0.559
5.208
4.649
clk_ibuf
0.000
3.126
core/ACC_2_s0
4.638
4.839
core/Ap_2_s0
5.208
=====
HOLD
0.559
5.208
4.649
clk_ibuf
0.000
3.126
core/tstate_1_s0
4.638
4.839
core/n2448_s2
4.976
5.208
core/tstate_2_s0
5.208
=====
HOLD
0.560
5.209
4.649
clk_ibuf
0.000
3.126
core/R_0_s0
4.638
4.840
core/n988_s0
4.845
5.209
core/R_0_s0
5.209
=====
HOLD
0.560
5.209
4.649
clk_ibuf
0.000
3.126
core/R_3_s0
4.638
4.840
core/n985_s0
4.845
5.209
core/R_3_s0
5.209
=====
HOLD
0.562
5.210
4.649
clk_ibuf
0.000
3.126
core/tstate_3_s0
4.638
4.839
core/n2446_s2
4.978
5.210
core/tstate_4_s0
5.210
=====
HOLD
0.564
5.213
4.649
clk_ibuf
0.000
3.126
core/PC_1_s0
4.638
4.839
core/HaltPC_1_s0
5.213
=====
HOLD
0.613
5.262
4.649
clk_ibuf
0.000
3.126
core/tstate_0_s0
4.638
4.839
core/n2449_s1
4.972
5.262
core/tstate_1_s0
5.262
=====
HOLD
0.616
5.264
4.649
clk_ibuf
0.000
3.126
core/IR_3_s0
4.638
4.839
core/n1196_s8
4.970
5.202
core/n1196_s5
5.202
5.254
core/TmpAddr_3_s0
5.264
=====
HOLD
0.626
5.275
4.649
clk_ibuf
0.000
3.126
core/mcycle_6_s0
4.638
4.839
core/n2394_s2
4.985
5.275
core/mcycle_0_s0
5.275
=====
HOLD
0.658
5.306
4.649
clk_ibuf
0.000
3.126
core/Auto_Wait_t2_s0
4.638
4.839
core/n2247_s2
4.962
5.306
core/Auto_Wait_t1_s0
5.306
=====
HOLD
0.659
5.308
4.649
clk_ibuf
0.000
3.126
core/tstate_5_s0
4.638
4.839
core/n2444_s2
4.964
5.308
core/tstate_6_s0
5.308
=====
HOLD
0.664
5.313
4.649
clk_ibuf
0.000
3.126
core/Auto_Wait_t1_s0
4.638
4.839
core/n2249_s1
4.969
5.313
core/Auto_Wait_t2_s0
5.313
