#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Apr 17 11:02:27 2019
# Process ID: 146108
# Current directory: D:/Projects/vivado/lab9_mux/lab9_mux.runs/synth_1
# Command line: vivado.exe -log mux_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source mux_wrapper.tcl
# Log file: D:/Projects/vivado/lab9_mux/lab9_mux.runs/synth_1/mux_wrapper.vds
# Journal file: D:/Projects/vivado/lab9_mux/lab9_mux.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source mux_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projects/vivado/IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.4/data/ip'.
Command: synth_design -top mux_wrapper -part xc7a100tfgg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 145588 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 349.297 ; gain = 98.781
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mux_wrapper' [D:/Projects/vivado/lab9_mux/lab9_mux.srcs/sources_1/bd/mux/hdl/mux_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'mux' [D:/Projects/vivado/lab9_mux/lab9_mux.srcs/sources_1/bd/mux/synth/mux.v:13]
INFO: [Synth 8-638] synthesizing module 'mux_AND_GATE_0_1' [D:/Projects/vivado/lab9_mux/lab9_mux.runs/synth_1/.Xil/Vivado-146108-Wycer/realtime/mux_AND_GATE_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'mux_AND_GATE_0_1' (1#1) [D:/Projects/vivado/lab9_mux/lab9_mux.runs/synth_1/.Xil/Vivado-146108-Wycer/realtime/mux_AND_GATE_0_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'mux_AND_GATE_1_0' [D:/Projects/vivado/lab9_mux/lab9_mux.runs/synth_1/.Xil/Vivado-146108-Wycer/realtime/mux_AND_GATE_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'mux_AND_GATE_1_0' (2#1) [D:/Projects/vivado/lab9_mux/lab9_mux.runs/synth_1/.Xil/Vivado-146108-Wycer/realtime/mux_AND_GATE_1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'mux_NOT_GATE_0_0' [D:/Projects/vivado/lab9_mux/lab9_mux.runs/synth_1/.Xil/Vivado-146108-Wycer/realtime/mux_NOT_GATE_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'mux_NOT_GATE_0_0' (3#1) [D:/Projects/vivado/lab9_mux/lab9_mux.runs/synth_1/.Xil/Vivado-146108-Wycer/realtime/mux_NOT_GATE_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'mux_OR_GATE_0_0' [D:/Projects/vivado/lab9_mux/lab9_mux.runs/synth_1/.Xil/Vivado-146108-Wycer/realtime/mux_OR_GATE_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'mux_OR_GATE_0_0' (4#1) [D:/Projects/vivado/lab9_mux/lab9_mux.runs/synth_1/.Xil/Vivado-146108-Wycer/realtime/mux_OR_GATE_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'mux' (5#1) [D:/Projects/vivado/lab9_mux/lab9_mux.srcs/sources_1/bd/mux/synth/mux.v:13]
INFO: [Synth 8-256] done synthesizing module 'mux_wrapper' (6#1) [D:/Projects/vivado/lab9_mux/lab9_mux.srcs/sources_1/bd/mux/hdl/mux_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 401.473 ; gain = 150.957
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 401.473 ; gain = 150.957
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Projects/vivado/lab9_mux/lab9_mux.runs/synth_1/.Xil/Vivado-146108-Wycer/dcp4/mux_NOT_GATE_0_0_in_context.xdc] for cell 'mux_i/NOT_GATE_0'
Finished Parsing XDC File [D:/Projects/vivado/lab9_mux/lab9_mux.runs/synth_1/.Xil/Vivado-146108-Wycer/dcp4/mux_NOT_GATE_0_0_in_context.xdc] for cell 'mux_i/NOT_GATE_0'
Parsing XDC File [D:/Projects/vivado/lab9_mux/lab9_mux.runs/synth_1/.Xil/Vivado-146108-Wycer/dcp5/mux_AND_GATE_0_1_in_context.xdc] for cell 'mux_i/AND_GATE_0'
Finished Parsing XDC File [D:/Projects/vivado/lab9_mux/lab9_mux.runs/synth_1/.Xil/Vivado-146108-Wycer/dcp5/mux_AND_GATE_0_1_in_context.xdc] for cell 'mux_i/AND_GATE_0'
Parsing XDC File [D:/Projects/vivado/lab9_mux/lab9_mux.runs/synth_1/.Xil/Vivado-146108-Wycer/dcp6/mux_AND_GATE_0_1_in_context.xdc] for cell 'mux_i/AND_GATE_1'
Finished Parsing XDC File [D:/Projects/vivado/lab9_mux/lab9_mux.runs/synth_1/.Xil/Vivado-146108-Wycer/dcp6/mux_AND_GATE_0_1_in_context.xdc] for cell 'mux_i/AND_GATE_1'
Parsing XDC File [D:/Projects/vivado/lab9_mux/lab9_mux.runs/synth_1/.Xil/Vivado-146108-Wycer/dcp7/mux_OR_GATE_0_0_in_context.xdc] for cell 'mux_i/OR_GATE_0'
Finished Parsing XDC File [D:/Projects/vivado/lab9_mux/lab9_mux.runs/synth_1/.Xil/Vivado-146108-Wycer/dcp7/mux_OR_GATE_0_0_in_context.xdc] for cell 'mux_i/OR_GATE_0'
Parsing XDC File [D:/Projects/vivado/lab9_mux/lab9_mux.srcs/constrs_1/new/mux.xdc]
Finished Parsing XDC File [D:/Projects/vivado/lab9_mux/lab9_mux.srcs/constrs_1/new/mux.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Projects/vivado/lab9_mux/lab9_mux.srcs/constrs_1/new/mux.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mux_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mux_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/Projects/vivado/lab9_mux/lab9_mux.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Projects/vivado/lab9_mux/lab9_mux.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 677.348 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 677.348 ; gain = 426.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 677.348 ; gain = 426.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for mux_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mux_i/AND_GATE_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mux_i/AND_GATE_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mux_i/NOT_GATE_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mux_i/OR_GATE_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 677.348 ; gain = 426.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 677.348 ; gain = 426.832
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 677.348 ; gain = 426.832
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 728.461 ; gain = 477.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 728.461 ; gain = 477.945
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 737.992 ; gain = 487.477
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 737.992 ; gain = 487.477
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 737.992 ; gain = 487.477
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 737.992 ; gain = 487.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 737.992 ; gain = 487.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 737.992 ; gain = 487.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 737.992 ; gain = 487.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |mux_AND_GATE_0_1 |         1|
|2     |mux_AND_GATE_1_0 |         1|
|3     |mux_NOT_GATE_0_0 |         1|
|4     |mux_OR_GATE_0_0  |         1|
+------+-----------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |mux_AND_GATE_0_1 |     1|
|2     |mux_AND_GATE_1_0 |     1|
|3     |mux_NOT_GATE_0_0 |     1|
|4     |mux_OR_GATE_0_0  |     1|
|5     |IBUF             |     3|
|6     |OBUF             |     1|
+------+-----------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     8|
|2     |  mux_i  |mux    |     4|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 737.992 ; gain = 487.477
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 737.992 ; gain = 211.602
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 737.992 ; gain = 487.477
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 746.871 ; gain = 507.828
INFO: [Common 17-1381] The checkpoint 'D:/Projects/vivado/lab9_mux/lab9_mux.runs/synth_1/mux_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mux_wrapper_utilization_synth.rpt -pb mux_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 747.273 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Apr 17 11:03:01 2019...
