;
;  Test INR r and DCR r instructions
;
;  First set register values
;
; MVI B,DE
dep 100 06
dep 101 DE
; MVI C,AD
dep 102 0E
dep 103 AD
; MVI D,BE
dep 104 16
dep 105 BE
; MVI E,EF
dep 106 1E
dep 107 EF
; MVI H,10
dep 108 26
dep 109 10
; MVI L,10
dep 10A 2E
dep 10B 01
; MVI M,12
dep 10C 36
dep 10D 12
; MVI A,34
dep 10E 3E
dep 10F 34
go 100
step
step
step
step
step
step
step
step
;
; INR B
dep 110 04
; INR C
dep 111 0C
; INR D
dep 112 14
; INR E
dep 113 1C
; INR H
dep 114 24
; INR L
dep 115 2C
; LXI H,1001
dep 116 21
dep 117 01
dep 118 10
; INR M
dep 119 34
; INR A
dep 11A 3C
; DCR B
dep 11B 05
; DCR C
dep 11C 0D
; DCR D
dep 11D 15
; DCR E
dep 11E 1D
; DCR H
dep 11F 25
; DCR L
dep 120 2D
; LXI H,1001
dep 121 21
dep 122 01
dep 123 10
; DCR M
dep 124 35
; DCR A
dep 125 3D
;
;  Initial register values
;  Verify INR B
step
; Verify that B is DF, flags are S
reg
;  Verify INR C
step
; Verify that C is AE, flags are S
reg
;  Verify INR D
step
; Verify that D is BF, flags are S
reg
;  Verify INR E
step
; Verify that E is F0, flags are S,A,P
reg
;  Verify INR H
step
; Verify that H is 11, flags are P
reg
;  Verify INR L
step
; Verify that L is 2, flags are all clear
reg
; Restore HL
step
;  Verify INR M
step
; Verify that location 1001 is 13, flags are clear
dump 0FF0
reg
;  Verify INR A
step
; Verify that A is 35, flags are P
reg
;  Verify DCR B
step
; Verify that B is DE, flags are S&P
reg
;  Verify DCR C
step
; Verify that C is AD, flags are S
reg
;  Verify DCR D
step
; Verify that D is BE, flags are S&P
reg
;  Verify DCR E
step
; Verify that E is EF, flags are S&A
reg
;  Verify DCR H
step
; Verify that H is 0F, flags are A&P
reg
;  Verify DCR L
step
; Verify that L is 00, flags are Z&P
reg
; Restore HL
step
;  Verify DCR M
step
; Verify that location 1001 is 12, flags are P
dump 0FF0
reg
;  Verify DCR A
step
; Verify that A is 34, flags are clear
reg
;
quit
