## RISC-V biweekly news 
 Editor: 宋威，郭雄飞，黄柏玮 <br>
1.[RV32E support for GNU toolchain/Qemu](https://groups.google.com/a/groups.riscv.org/d/msgid/sw-dev/CA%2ByXCZBevqzCeLU5p69qqp55h00gZFNdHo3ZEtyk_LcPPOH%3DCQ%40mail.gmail.com)<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;RV32E的toolchain已经开始在github上review了。除了Andes以外，ETH也会针对Pulpino v2 发布 RV32E的toolchain和SDK。
<br>
<br>
2.[Compatibily test group formed](https://groups.google.com/a/groups.riscv.org/d/msgid/sw-dev/36d9e3da-824d-c588-3c97-b520a0430e14%40codasip.com?utm_medium=email&utm_source=footer)
<br>
<br>
3.lowRISC [minion-v0.4 tutorial](http://www.lowrisc.org/docs/minion-v0.4/) is online.<br>
<br>
4.Pulpino v2 news<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Frank在pulpino的mailing list里公布了Pulpino v2的一些细节，预计八月会发布。<br>
<br>
5.[glibc port1 submitted to upstream](https://groups.google.com/a/groups.riscv.org/d/msgid/sw-dev/mhng-67c86d52-9383-4720-a928-469545d399cb%40palmer-si-x1c4)<br>
<br>
6. [Linux being upstreamed](https://groups.google.com/a/groups.riscv.org/d/msgid/patches/20170614183048.11040-12-palmer%40dabbelt.com)<br>
<br>
7. Sodor update progress in GSoc(https://codelec.github.io/gsoc/gsoc1/)<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Google summer of code里，有一个project来自Fossi foundation. Kritik 和他的mentor Stefan & Chris正在把教育用的Sodor更新到最新版。<br>
<br>
8. [Edmont conte's blog about chisel](http://blog.edmondcote.com/)<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;一个关於chisel的blog，有在学chisel的可以参考。
 
### Interesting technical discussion: 

1.[Cache maintenance instruction](https://groups.google.com/a/groups.riscv.org/d/msgid/isa-dev/fea83558-920d-4d62-a584-b7df5bac24aa%40groups.riscv.org?utm_medium=email&utm_source=footer)<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;很多人正在讨论RISC-V要不要有特定的Cache instructions，有人认为可以不用，用syscall就好，而且使用cache instruction 會太 implementation-specfic。
但也有人看法不同。Mailing list里正在激烈的讨论。

### Marketing Update:
1.[Trace support for RISC-V from Ultrasoc and IP vendors](https://l.facebook.com/l.php?u=https%3A%2F%2Fwww.realwire.com%2Freleases%2FUltraSoC-announces-industrys-first-processor-trace-support-for-RISC-V&h=ATOb8W_GSfnRziv-VnDwLSREzJtfJW_LOR6pKL7LNwaJG39wf7PBbya8-xfkfK0gVXV6COYnR7ZW-8kUR_HOaVN__vO-8CVLT_ctrLXKILiDkZ07wYf59V_nXmc91C30eL8jdwOQWFPR8zWtRQ)

2.[RISC-V implementation considerations at DAC 2017](http://www2.dac.com/events/eventdetails.aspx?id=223-23)

3.[Ada on RISC-V core](http://blog.adacore.com/ada-on-the-first-risc-v-microcontroller)





