Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Sep 23 19:58:54 2025
| Host         : PC-OSCAR running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file DesignP1_wrapper_control_sets_placed.rpt
| Design       : DesignP1_wrapper
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    70 |
|    Minimum number of control sets                        |    70 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   208 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    70 |
| >= 0 to < 4        |    10 |
| >= 4 to < 6        |    12 |
| >= 6 to < 8        |     7 |
| >= 8 to < 10       |     8 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    29 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             261 |           86 |
| No           | No                    | Yes                    |              29 |            8 |
| No           | Yes                   | No                     |             322 |          121 |
| Yes          | No                    | No                     |             211 |           60 |
| Yes          | No                    | Yes                    |              15 |            8 |
| Yes          | Yes                   | No                     |             666 |          219 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                        Clock Signal                        |                                                                                                Enable Signal                                                                                               |                                                                Set/Reset Signal                                                                | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  DesignP1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                            | DesignP1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1                 |                1 |              1 |         1.00 |
|  DesignP1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | DesignP1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | DesignP1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0 |                1 |              1 |         1.00 |
|  DesignP1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | DesignP1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | DesignP1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_0    |                1 |              1 |         1.00 |
|  DesignP1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | DesignP1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                      | DesignP1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset                                                                                |                1 |              1 |         1.00 |
| ~DesignP1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                            | DesignP1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                           |                1 |              1 |         1.00 |
| ~DesignP1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | DesignP1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                          | DesignP1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D                                                                               |                1 |              1 |         1.00 |
|  DesignP1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | DesignP1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | DesignP1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                 |                1 |              1 |         1.00 |
|  DesignP1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | DesignP1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | DesignP1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0 |                1 |              1 |         1.00 |
|  DesignP1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | DesignP1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                        | DesignP1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                         |                1 |              2 |         2.00 |
|  DesignP1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                            |                                                                                                                                                |                2 |              3 |         1.50 |
|  DesignP1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                            | DesignP1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                              |                1 |              4 |         4.00 |
|  DesignP1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | DesignP1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        |                                                                                                                                                |                1 |              4 |         4.00 |
|  DesignP1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | DesignP1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL                                                                                                                                                          | DesignP1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                       |                1 |              4 |         4.00 |
|  DesignP1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | DesignP1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0                                                                                                                                                     | DesignP1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                       |                1 |              4 |         4.00 |
|  DesignP1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                            | DesignP1_i/rst_clk_wiz_1_100M/U0/bus_struct_reset[0]                                                                                           |                1 |              4 |         4.00 |
|  DesignP1_i/clk_wiz_1/inst/clk_out1                        | DesignP1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                     | DesignP1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                            |                1 |              4 |         4.00 |
|  DesignP1_i/clk_wiz_1/inst/clk_out1                        | DesignP1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                       |                                                                                                                                                |                1 |              4 |         4.00 |
| ~DesignP1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                            | DesignP1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                       |                1 |              4 |         4.00 |
|  DesignP1_i/clk_wiz_1/inst/clk_out1                        | DesignP1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                       | DesignP1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                              |                1 |              4 |         4.00 |
|  DesignP1_i/clk_wiz_1/inst/clk_out1                        | DesignP1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                         | DesignP1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                |                2 |              4 |         2.00 |
|  DesignP1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                            | DesignP1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                               |                2 |              5 |         2.50 |
|  DesignP1_i/clk_wiz_1/inst/clk_out1                        | DesignP1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                           | DesignP1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                2 |              5 |         2.50 |
|  DesignP1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                            | DesignP1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                           |                3 |              6 |         2.00 |
|  DesignP1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                            | DesignP1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                           |                2 |              6 |         3.00 |
|  DesignP1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | DesignP1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sample_1                                                                                                                                    |                                                                                                                                                |                2 |              6 |         3.00 |
|  DesignP1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | DesignP1_i/mdm_1/U0/Use_E2.BSCAN_I/sel                                                                                                                                                                     |                                                                                                                                                |                2 |              6 |         3.00 |
|  DesignP1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | DesignP1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_2                                                                                                                                                      |                                                                                                                                                |                2 |              6 |         3.00 |
|  DesignP1_i/clk_wiz_1/inst/clk_out1                        | DesignP1_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                            | DesignP1_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                         |                1 |              6 |         6.00 |
|  DesignP1_i/clk_wiz_1/inst/clk_out1                        | DesignP1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                       | DesignP1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                           |                1 |              7 |         7.00 |
|  DesignP1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | DesignP1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_10                                                                                                                                  |                                                                                                                                                |                1 |              8 |         8.00 |
| ~DesignP1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | DesignP1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                |                                                                                                                                                |                2 |              8 |         4.00 |
|  DesignP1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | DesignP1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0 |                                                                                                                                                |                7 |              8 |         1.14 |
|  DesignP1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | DesignP1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                |                                                                                                                                                |                3 |              8 |         2.67 |
|  DesignP1_i/clk_wiz_1/inst/clk_out1                        | DesignP1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                |                                                                                                                                                |                1 |              8 |         8.00 |
|  DesignP1_i/clk_wiz_1/inst/clk_out1                        | DesignP1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                          |                                                                                                                                                |                1 |              8 |         8.00 |
|  DesignP1_i/clk_wiz_1/inst/clk_out1                        | DesignP1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                              | DesignP1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                            |                3 |              8 |         2.67 |
|  DesignP1_i/clk_wiz_1/inst/clk_out1                        | DesignP1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                |                                                                                                                                                |                3 |              9 |         3.00 |
|  DesignP1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                            | DesignP1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                            |                4 |             10 |         2.50 |
|  DesignP1_i/clk_wiz_1/inst/clk_out1                        | DesignP1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                | DesignP1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[32]_i_1_n_0                                      |                2 |             10 |         5.00 |
|  DesignP1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | DesignP1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg                                                                                          |                                                                                                                                                |                3 |             10 |         3.33 |
|  DesignP1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                            | DesignP1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                  |                4 |             11 |         2.75 |
|  DesignP1_i/clk_wiz_1/inst/clk_out1                        | DesignP1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                  | DesignP1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                              |                3 |             16 |         5.33 |
|  DesignP1_i/clk_wiz_1/inst/clk_out1                        | DesignP1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/E[0]                                                                                                | DesignP1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                6 |             16 |         2.67 |
|  DesignP1_i/clk_wiz_1/inst/clk_out1                        | DesignP1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                  | DesignP1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                              |                3 |             17 |         5.67 |
|  DesignP1_i/clk_wiz_1/inst/clk_out1                        | DesignP1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                         | DesignP1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                  |                4 |             19 |         4.75 |
|  DesignP1_i/clk_wiz_1/inst/clk_out1                        | DesignP1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         | DesignP1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                6 |             20 |         3.33 |
|  DesignP1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                            | DesignP1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_4                                                                                          |                5 |             23 |         4.60 |
|  DesignP1_i/clk_wiz_1/inst/clk_out1                        | DesignP1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                       | DesignP1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                 |                7 |             28 |         4.00 |
|  DesignP1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                            | DesignP1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                 |               11 |             30 |         2.73 |
|  DesignP1_i/clk_wiz_1/inst/clk_out1                        | DesignP1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         |                                                                                                                                                |                6 |             32 |         5.33 |
|  DesignP1_i/clk_wiz_1/inst/clk_out1                        | DesignP1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                           | DesignP1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                       |               12 |             32 |         2.67 |
|  DesignP1_i/clk_wiz_1/inst/clk_out1                        | DesignP1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                          | DesignP1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                8 |             32 |         4.00 |
|  DesignP1_i/clk_wiz_1/inst/clk_out1                        | DesignP1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[1].Gen_Sel_DFF/if_fetch_in_progress_reg[0]                                                   | DesignP1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                7 |             32 |         4.57 |
|  DesignP1_i/clk_wiz_1/inst/clk_out1                        | DesignP1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                 | DesignP1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                              |               15 |             32 |         2.13 |
|  DesignP1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | DesignP1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK                                                                     |                                                                                                                                                |               15 |             32 |         2.13 |
|  DesignP1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                            | DesignP1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0                                                       |                6 |             32 |         5.33 |
|  DesignP1_i/clk_wiz_1/inst/clk_out1                        | DesignP1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                | DesignP1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                9 |             32 |         3.56 |
|  DesignP1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                            | DesignP1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                              |               10 |             32 |         3.20 |
|  DesignP1_i/clk_wiz_1/inst/clk_out1                        | DesignP1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                    | DesignP1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                8 |             32 |         4.00 |
|  DesignP1_i/clk_wiz_1/inst/clk_out1                        | DesignP1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         | DesignP1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                   |               11 |             32 |         2.91 |
|  DesignP1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                            | DesignP1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/wb_dlmb_valid_read_data0                                                         |               12 |             32 |         2.67 |
|  DesignP1_i/clk_wiz_1/inst/clk_out1                        | DesignP1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                               |                                                                                                                                                |                8 |             33 |         4.12 |
|  DesignP1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | DesignP1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                      |                                                                                                                                                |               11 |             47 |         4.27 |
|  DesignP1_i/clk_wiz_1/inst/clk_out1                        | DesignP1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                           | DesignP1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               26 |             59 |         2.27 |
|  DesignP1_i/clk_wiz_1/inst/clk_out1                        | DesignP1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7/Performance_Debug_Control.dbg_freeze_nohalt_reg                     |                                                                                                                                                |               10 |             75 |         7.50 |
|  DesignP1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                            |                                                                                                                                                |               24 |             80 |         3.33 |
|  DesignP1_i/clk_wiz_1/inst/clk_out1                        | DesignP1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_GPR_Wr                                                                                                                           |                                                                                                                                                |               16 |            128 |         8.00 |
|  DesignP1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                            | DesignP1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               65 |            150 |         2.31 |
|  DesignP1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                            |                                                                                                                                                |               64 |            195 |         3.05 |
|  DesignP1_i/clk_wiz_1/inst/clk_out1                        | DesignP1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                          | DesignP1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               80 |            218 |         2.72 |
+------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


