#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Wed Mar  5 22:17:00 2025
# Process ID: 49940
# Current directory: F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11708 F:\CoursesFilesAndMisc\25S1S2_AI_Chips_and_Systems_TA\ai_exp_teach_exp1\ai_chip_exp.xpr
# Log file: F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/vivado.log
# Journal file: F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/ai_chip_exp.xpr
INFO: [Project 1-313] Project file moved from 'F:/25.02.28 AI Chip 2025/ai_chip_exp' since last save.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/ai_chip_exp.gen/sources_1', nor could it be found using path 'F:/25.02.28 AI Chip 2025/ai_chip_exp/ai_chip_exp.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/HardwareDev/Xilinx/Vivado/2021.1/data/ip'.
add_files {F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/core/ALU.v F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/sim/MUL8_sim.v F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/core/ImmGen.v F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/core/REG_ID_EX.v F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/core/REG_MEM_WB.v F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/core/RV32core.v F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/common/add_32.v F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/core/REG_IF_ID.v F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/core/RV32core_modified.v F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/core/ID_stage.v F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/core/RAM_B.v F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/core/EXE_stage.v F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/core/IF_stage.v F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/core/REG_EX_MEM.v F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/core/ROM_D.v F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/core/WB_stage.v F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/common/cmp_32.v F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/core/MUL.v F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/common/MULT8.v F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/common/MULT4.V F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/core/ALU_Bubble.v F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/core/VecDot.v F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/core/MEM_stage.v F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/common/REG32.v F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/core/MEM_Bubble.v F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/core/Regs.v F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/sim/core_sim.v F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/core/HazardDetectionUnit.v F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/core/EXE_stage_modified.v F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/core/CtrlUnit.v F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/common/MUX2T1_32.v F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/common/MUX4T1_32.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/core/ALU_Bubble.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/core/MEM_Bubble.v] -no_script -reset -force -quiet
remove_files  {F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/core/ALU_Bubble.v F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/core/MEM_Bubble.v}
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'RV32core'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/ai_chip_exp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/HardwareDev/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/HardwareDev/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/ai_chip_exp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'RV32core' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/ai_chip_exp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RV32core_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/core/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/core/CtrlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CtrlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/core/EXE_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/core/HazardDetectionUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardDetectionUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/core/ID_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_stage
INFO: [VRFC 10-2458] undeclared symbol memAccType_ID, assumed default net type wire [F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/core/ID_stage.v:94]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/core/IF_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/core/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/core/MEM_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/common/MUX2T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/common/MUX4T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/core/RAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_B
WARNING: [VRFC 10-965] invalid size of integer constant literal [F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/core/RAM_B.v:88]
WARNING: [VRFC 10-965] invalid size of integer constant literal [F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/core/RAM_B.v:89]
WARNING: [VRFC 10-965] invalid size of integer constant literal [F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/core/RAM_B.v:90]
WARNING: [VRFC 10-965] invalid size of integer constant literal [F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/core/RAM_B.v:91]
WARNING: [VRFC 10-965] invalid size of integer constant literal [F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/core/RAM_B.v:92]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/common/REG32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/core/REG_EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/core/REG_ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/core/REG_IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/core/REG_MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/core/ROM_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_D
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/core/Regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regs
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/core/WB_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/common/add_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/common/cmp_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cmp_32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/core/RV32core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32core
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/ai_chip_exp.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/ai_chip_exp.sim/sim_1/behav/xsim'
"xelab -wto 0f3d2dac1d5a4bc2a9b84ef45cbb9110 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot RV32core_behav xil_defaultlib.RV32core xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/HardwareDev/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 0f3d2dac1d5a4bc2a9b84ef45cbb9110 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot RV32core_behav xil_defaultlib.RV32core xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'regWrite_MEM' on this module [F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/core/RV32core.v:69]
ERROR: [VRFC 10-3180] cannot find port 'dataToReg_EXE' on this module [F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/core/RV32core.v:68]
ERROR: [VRFC 10-3180] cannot find port 'dataToReg_MEM' on this module [F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/core/RV32core.v:67]
ERROR: [VRFC 10-3180] cannot find port 'memWrite_EXE' on this module [F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/core/RV32core.v:66]
ERROR: [VRFC 10-3180] cannot find port 'regWrite_EXE' on this module [F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/core/RV32core.v:65]
ERROR: [VRFC 10-3180] cannot find port 'rs2Addr_EXE' on this module [F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/core/RV32core.v:64]
ERROR: [VRFC 10-3180] cannot find port 'rdAddr_MEM' on this module [F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/core/RV32core.v:63]
ERROR: [VRFC 10-3180] cannot find port 'rdAddr_EXE' on this module [F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/core/RV32core.v:62]
ERROR: [VRFC 10-3180] cannot find port 'dataWriteback_MEM' on this module [F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/core/RV32core.v:60]
ERROR: [VRFC 10-3180] cannot find port 'ALUout_EXE' on this module [F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/core/RV32core.v:57]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/ai_chip_exp.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/ai_chip_exp.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1494.938 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'RV32core'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/ai_chip_exp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/HardwareDev/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/HardwareDev/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/ai_chip_exp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'RV32core' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/ai_chip_exp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RV32core_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/ai_chip_exp.sim/sim_1/behav/xsim'
"xelab -wto 0f3d2dac1d5a4bc2a9b84ef45cbb9110 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot RV32core_behav xil_defaultlib.RV32core xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/HardwareDev/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 0f3d2dac1d5a4bc2a9b84ef45cbb9110 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot RV32core_behav xil_defaultlib.RV32core xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'regWrite_MEM' on this module [F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/core/RV32core.v:69]
ERROR: [VRFC 10-3180] cannot find port 'dataToReg_EXE' on this module [F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/core/RV32core.v:68]
ERROR: [VRFC 10-3180] cannot find port 'dataToReg_MEM' on this module [F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/core/RV32core.v:67]
ERROR: [VRFC 10-3180] cannot find port 'memWrite_EXE' on this module [F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/core/RV32core.v:66]
ERROR: [VRFC 10-3180] cannot find port 'regWrite_EXE' on this module [F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/core/RV32core.v:65]
ERROR: [VRFC 10-3180] cannot find port 'rs2Addr_EXE' on this module [F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/core/RV32core.v:64]
ERROR: [VRFC 10-3180] cannot find port 'rdAddr_MEM' on this module [F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/core/RV32core.v:63]
ERROR: [VRFC 10-3180] cannot find port 'rdAddr_EXE' on this module [F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/core/RV32core.v:62]
ERROR: [VRFC 10-3180] cannot find port 'dataWriteback_MEM' on this module [F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/core/RV32core.v:60]
ERROR: [VRFC 10-3180] cannot find port 'ALUout_EXE' on this module [F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/core/RV32core.v:57]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/ai_chip_exp.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/ai_chip_exp.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property top RV32core_modified [current_fileset]
update_compile_order -fileset sources_1
set_property top core_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'core_sim'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/ai_chip_exp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/HardwareDev/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/HardwareDev/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/ai_chip_exp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'core_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/ai_chip_exp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj core_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/core/EXE_stage_modified.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_stage_modified
INFO: [VRFC 10-2458] undeclared symbol rs2Addr_EXE, assumed default net type wire [F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/core/EXE_stage_modified.v:85]
INFO: [VRFC 10-2458] undeclared symbol dataToReg_EXE, assumed default net type wire [F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/core/EXE_stage_modified.v:90]
INFO: [VRFC 10-2458] undeclared symbol memWrite_EXE, assumed default net type wire [F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/core/EXE_stage_modified.v:92]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/common/MULT4.V" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUL4
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/common/MULT8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUL8
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/core/RV32core_modified.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32core_modified
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/core/VecDot.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VecDot
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/sim/core_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_sim
INFO: [VRFC 10-2458] undeclared symbol memWrite_ID, assumed default net type wire [F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/sim/core_sim.v:39]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/ai_chip_exp.sim/sim_1/behav/xsim'
"xelab -wto 0f3d2dac1d5a4bc2a9b84ef45cbb9110 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/HardwareDev/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 0f3d2dac1d5a4bc2a9b84ef45cbb9110 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'rs2Addr_out' [F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/core/EXE_stage_modified.v:85]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'EN' [F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/core/EXE_stage_modified.v:127]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ena' [F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/core/RAM_B.v:66]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rsta' [F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/core/RAM_B.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'regcea' [F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/core/RAM_B.v:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sleep' [F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/core/RAM_B.v:75]
WARNING: [VRFC 10-5021] port 'injectsbiterra' is not connected on this instance [F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/core/RAM_B.v:50]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REG32
Compiling module xil_defaultlib.add_32
Compiling module xil_defaultlib.MUX2T1_32
Compiling module xil_defaultlib.ROM_D
Compiling module xil_defaultlib.IF_stage
Compiling module xil_defaultlib.REG_IF_ID
Compiling module xil_defaultlib.CtrlUnit
Compiling module xil_defaultlib.Regs
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.MUX4T1_32
Compiling module xil_defaultlib.cmp_32
Compiling module xil_defaultlib.HazardDetectionUnit
Compiling module xil_defaultlib.ID_stage
Compiling module xil_defaultlib.REG_ID_EX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MUL4
Compiling module xil_defaultlib.MUL8
Compiling module xil_defaultlib.VecDot
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=0,ME...
Compiling module xpm.xpm_memory_spram(MEMORY_SIZE=819...
Compiling module xil_defaultlib.RAM_B
Compiling module xil_defaultlib.EXE_stage_modified
Compiling module xil_defaultlib.REG_MEM_WB
Compiling module xil_defaultlib.WB_stage
Compiling module xil_defaultlib.RV32core_modified
Compiling module xil_defaultlib.core_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot core_sim_behav

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/ai_chip_exp.sim/sim_1/behav/xsim/xsim.dir/core_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Mar  5 22:45:02 2025...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1494.938 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/ai_chip_exp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "core_sim_behav -key {Behavioral:sim_1:Functional:core_sim} -tclbatch {core_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source core_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'core_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 1494.938 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
export_ip_user_files -of_objects  [get_files F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/core/RV32core.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/core/MEM_stage.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/core/EXE_stage.v] -no_script -reset -force -quiet
remove_files  {F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/core/RV32core.v F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/core/MEM_stage.v F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/core/EXE_stage.v}
export_ip_user_files -of_objects  [get_files F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/sim/MUL8_sim.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/core/MUL.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/core/REG_EX_MEM.v] -no_script -reset -force -quiet
remove_files  {F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/sim/MUL8_sim.v F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/core/MUL.v F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/core/REG_EX_MEM.v}
update_compile_order -fileset sources_1
update_files -from_files F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/core/RV32core.v -to_files F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/core/RV32core_modified.v -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/core/RV32core_modified.v' with file 'F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/core/RV32core.v'.
update_compile_order -fileset sources_1
update_files -from_files F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/core/EXE_stage.v -to_files F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/core/EXE_stage_modified.v -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/core/EXE_stage_modified.v' with file 'F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/core/EXE_stage.v'.
add_files -norecurse {F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/core/REG_EX_WB.v F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/core/EXE_stage.v}
WARNING: [filemgmt 56-12] File 'F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/core/EXE_stage.v' cannot be added to the project because it already exists in the project, skipping this file
update_compile_order -fileset sources_1
set_property top RV32core [current_fileset]
move_files -fileset sim_1 [get_files  F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/sim/core_sim.v]
export_ip_user_files -of_objects  [get_files F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/core/REG_MEM_WB.v] -no_script -reset -force -quiet
remove_files  F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/core/REG_MEM_WB.v
remove_files  F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/core/REG_MEM_WB.v
WARNING: [Vivado 12-818] No files matched 'F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/core/REG_MEM_WB.v'
remove_files  F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/core/REG_MEM_WB.v
WARNING: [Vivado 12-818] No files matched 'F:/CoursesFilesAndMisc/25S1S2_AI_Chips_and_Systems_TA/ai_exp_teach_exp1/code/core/REG_MEM_WB.v'
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Wed Mar  5 23:35:24 2025...
