Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sat May 18 00:56:30 2024
| Host         : DESKTOP-N21QB96 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ELE_432_Top_Module_timing_summary_routed.rpt -pb ELE_432_Top_Module_timing_summary_routed.pb -rpx ELE_432_Top_Module_timing_summary_routed.rpx -warn_on_violation
| Design       : ELE_432_Top_Module
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (15068)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (31111)
5. checking no_input_delay (2)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (15068)
----------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 15066 register/latch pins with no clock driven by root clock pin: Div_Clk/counter_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (31111)
----------------------------------------------------
 There are 31111 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                31126          inf        0.000                      0                31126           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay         31126 Endpoints
Min Delay         31126 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FFT/adr2_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FFT/InputReal_Shift_reg[173][12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        44.490ns  (logic 6.614ns (14.866%)  route 37.876ns (85.134%))
  Logic Levels:           8  (DSP48E1=2 FDRE=1 LUT5=4 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y19         FDRE                         0.000     0.000 r  FFT/adr2_reg[4]/C
    SLICE_X50Y19         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  FFT/adr2_reg[4]/Q
                         net (fo=73, routed)          3.186     3.704    FFT/rom/p_0_out__4_1
    SLICE_X60Y17         LUT6 (Prop_lut6_I1_O)        0.124     3.828 r  FFT/rom/p_1_out_i_39/O
                         net (fo=3, routed)           0.584     4.411    FFT/rom/p_1_out_i_39_n_0
    SLICE_X59Y17         LUT5 (Prop_lut5_I0_O)        0.124     4.535 r  FFT/rom/p_0_out_inferred__1/p_1_out__0_i_9/O
                         net (fo=2, routed)           0.816     5.351    FFT/out_real3[3]
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_B[3]_P[22])
                                                      3.656     9.007 r  FFT/p_0_out__3/P[22]
                         net (fo=26, routed)          1.773    10.780    FFT/p_0_out__3_n_83
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_C[36]_P[22])
                                                      1.820    12.600 r  FFT/p_1_out__3/P[22]
                         net (fo=256, routed)        29.625    42.225    FFT/p_1_out__3_n_83
    SLICE_X81Y181        LUT5 (Prop_lut5_I4_O)        0.124    42.349 r  FFT/InputReal_Shift[173][12]_i_3/O
                         net (fo=1, routed)           0.877    43.226    FFT/InputReal_Shift[173][12]_i_3_n_0
    SLICE_X81Y181        LUT5 (Prop_lut5_I0_O)        0.124    43.350 r  FFT/InputReal_Shift[173][12]_i_2/O
                         net (fo=1, routed)           1.016    44.366    FFT/InputReal_Shift[173][12]_i_2_n_0
    SLICE_X79Y181        LUT5 (Prop_lut5_I4_O)        0.124    44.490 r  FFT/InputReal_Shift[173][12]_i_1/O
                         net (fo=1, routed)           0.000    44.490    FFT/InputReal_Shift[173][12]_i_1_n_0
    SLICE_X79Y181        FDRE                                         r  FFT/InputReal_Shift_reg[173][12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FFT/adr2_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FFT/InputReal_Shift_reg[161][12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        44.236ns  (logic 6.614ns (14.952%)  route 37.622ns (85.048%))
  Logic Levels:           8  (DSP48E1=2 FDRE=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y19         FDRE                         0.000     0.000 r  FFT/adr2_reg[4]/C
    SLICE_X50Y19         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  FFT/adr2_reg[4]/Q
                         net (fo=73, routed)          3.186     3.704    FFT/rom/p_0_out__4_1
    SLICE_X60Y17         LUT6 (Prop_lut6_I1_O)        0.124     3.828 r  FFT/rom/p_1_out_i_39/O
                         net (fo=3, routed)           0.584     4.411    FFT/rom/p_1_out_i_39_n_0
    SLICE_X59Y17         LUT5 (Prop_lut5_I0_O)        0.124     4.535 r  FFT/rom/p_0_out_inferred__1/p_1_out__0_i_9/O
                         net (fo=2, routed)           0.816     5.351    FFT/out_real3[3]
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_B[3]_P[22])
                                                      3.656     9.007 r  FFT/p_0_out__3/P[22]
                         net (fo=26, routed)          1.773    10.780    FFT/p_0_out__3_n_83
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_C[36]_P[22])
                                                      1.820    12.600 r  FFT/p_1_out__3/P[22]
                         net (fo=256, routed)        29.918    42.518    FFT/p_1_out__3_n_83
    SLICE_X80Y184        LUT6 (Prop_lut6_I0_O)        0.124    42.642 r  FFT/InputReal_Shift[161][12]_i_10/O
                         net (fo=1, routed)           0.737    43.379    FFT/InputReal_Shift[161][12]_i_10_n_0
    SLICE_X80Y184        LUT6 (Prop_lut6_I1_O)        0.124    43.503 r  FFT/InputReal_Shift[161][12]_i_4/O
                         net (fo=1, routed)           0.608    44.112    FFT/InputReal_Shift[161][12]_i_4_n_0
    SLICE_X77Y184        LUT5 (Prop_lut5_I4_O)        0.124    44.236 r  FFT/InputReal_Shift[161][12]_i_2/O
                         net (fo=1, routed)           0.000    44.236    FFT/InputReal_Shift[161][12]_i_2_n_0
    SLICE_X77Y184        FDRE                                         r  FFT/InputReal_Shift_reg[161][12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FFT/adr2_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FFT/InputReal_Shift_reg[165][12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        44.078ns  (logic 6.614ns (15.005%)  route 37.464ns (84.995%))
  Logic Levels:           8  (DSP48E1=2 FDRE=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y19         FDRE                         0.000     0.000 r  FFT/adr2_reg[4]/C
    SLICE_X50Y19         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  FFT/adr2_reg[4]/Q
                         net (fo=73, routed)          3.186     3.704    FFT/rom/p_0_out__4_1
    SLICE_X60Y17         LUT6 (Prop_lut6_I1_O)        0.124     3.828 r  FFT/rom/p_1_out_i_39/O
                         net (fo=3, routed)           0.584     4.411    FFT/rom/p_1_out_i_39_n_0
    SLICE_X59Y17         LUT5 (Prop_lut5_I0_O)        0.124     4.535 r  FFT/rom/p_0_out_inferred__1/p_1_out__0_i_9/O
                         net (fo=2, routed)           0.816     5.351    FFT/out_real3[3]
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_B[3]_P[22])
                                                      3.656     9.007 r  FFT/p_0_out__3/P[22]
                         net (fo=26, routed)          1.773    10.780    FFT/p_0_out__3_n_83
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_C[36]_P[22])
                                                      1.820    12.600 r  FFT/p_1_out__3/P[22]
                         net (fo=256, routed)        29.478    42.078    FFT/p_1_out__3_n_83
    SLICE_X79Y188        LUT6 (Prop_lut6_I0_O)        0.124    42.202 r  FFT/InputReal_Shift[165][12]_i_10/O
                         net (fo=1, routed)           0.844    43.046    FFT/InputReal_Shift[165][12]_i_10_n_0
    SLICE_X79Y188        LUT6 (Prop_lut6_I1_O)        0.124    43.170 r  FFT/InputReal_Shift[165][12]_i_4/O
                         net (fo=1, routed)           0.784    43.954    FFT/InputReal_Shift[165][12]_i_4_n_0
    SLICE_X77Y185        LUT5 (Prop_lut5_I4_O)        0.124    44.078 r  FFT/InputReal_Shift[165][12]_i_2/O
                         net (fo=1, routed)           0.000    44.078    FFT/InputReal_Shift[165][12]_i_2_n_0
    SLICE_X77Y185        FDRE                                         r  FFT/InputReal_Shift_reg[165][12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FFT/adr2_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FFT/InputReal_Shift_reg[162][12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        44.068ns  (logic 6.614ns (15.009%)  route 37.454ns (84.991%))
  Logic Levels:           8  (DSP48E1=2 FDRE=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y19         FDRE                         0.000     0.000 r  FFT/adr2_reg[4]/C
    SLICE_X50Y19         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  FFT/adr2_reg[4]/Q
                         net (fo=73, routed)          3.186     3.704    FFT/rom/p_0_out__4_1
    SLICE_X60Y17         LUT6 (Prop_lut6_I1_O)        0.124     3.828 r  FFT/rom/p_1_out_i_39/O
                         net (fo=3, routed)           0.584     4.411    FFT/rom/p_1_out_i_39_n_0
    SLICE_X59Y17         LUT5 (Prop_lut5_I0_O)        0.124     4.535 r  FFT/rom/p_0_out_inferred__1/p_1_out__0_i_9/O
                         net (fo=2, routed)           0.816     5.351    FFT/out_real3[3]
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_B[3]_P[22])
                                                      3.656     9.007 r  FFT/p_0_out__3/P[22]
                         net (fo=26, routed)          1.773    10.780    FFT/p_0_out__3_n_83
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_C[36]_P[22])
                                                      1.820    12.600 r  FFT/p_1_out__3/P[22]
                         net (fo=256, routed)        29.757    42.357    FFT/p_1_out__3_n_83
    SLICE_X79Y189        LUT6 (Prop_lut6_I0_O)        0.124    42.481 r  FFT/InputReal_Shift[162][12]_i_10/O
                         net (fo=1, routed)           0.869    43.350    FFT/InputReal_Shift[162][12]_i_10_n_0
    SLICE_X79Y189        LUT6 (Prop_lut6_I1_O)        0.124    43.474 r  FFT/InputReal_Shift[162][12]_i_4/O
                         net (fo=1, routed)           0.469    43.944    FFT/InputReal_Shift[162][12]_i_4_n_0
    SLICE_X76Y187        LUT5 (Prop_lut5_I4_O)        0.124    44.068 r  FFT/InputReal_Shift[162][12]_i_2/O
                         net (fo=1, routed)           0.000    44.068    FFT/InputReal_Shift[162][12]_i_2_n_0
    SLICE_X76Y187        FDRE                                         r  FFT/InputReal_Shift_reg[162][12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FFT/adr2_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FFT/InputReal_Shift_reg[167][12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        43.906ns  (logic 6.614ns (15.064%)  route 37.292ns (84.936%))
  Logic Levels:           8  (DSP48E1=2 FDRE=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y19         FDRE                         0.000     0.000 r  FFT/adr2_reg[4]/C
    SLICE_X50Y19         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  FFT/adr2_reg[4]/Q
                         net (fo=73, routed)          3.186     3.704    FFT/rom/p_0_out__4_1
    SLICE_X60Y17         LUT6 (Prop_lut6_I1_O)        0.124     3.828 r  FFT/rom/p_1_out_i_39/O
                         net (fo=3, routed)           0.584     4.411    FFT/rom/p_1_out_i_39_n_0
    SLICE_X59Y17         LUT5 (Prop_lut5_I0_O)        0.124     4.535 r  FFT/rom/p_0_out_inferred__1/p_1_out__0_i_9/O
                         net (fo=2, routed)           0.816     5.351    FFT/out_real3[3]
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_B[3]_P[22])
                                                      3.656     9.007 r  FFT/p_0_out__3/P[22]
                         net (fo=26, routed)          1.773    10.780    FFT/p_0_out__3_n_83
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_C[36]_P[22])
                                                      1.820    12.600 r  FFT/p_1_out__3/P[22]
                         net (fo=256, routed)        29.297    41.897    FFT/p_1_out__3_n_83
    SLICE_X74Y190        LUT6 (Prop_lut6_I0_O)        0.124    42.021 r  FFT/InputReal_Shift[167][12]_i_10/O
                         net (fo=1, routed)           0.843    42.863    FFT/InputReal_Shift[167][12]_i_10_n_0
    SLICE_X74Y190        LUT6 (Prop_lut6_I1_O)        0.124    42.987 r  FFT/InputReal_Shift[167][12]_i_4/O
                         net (fo=1, routed)           0.794    43.782    FFT/InputReal_Shift[167][12]_i_4_n_0
    SLICE_X75Y185        LUT5 (Prop_lut5_I4_O)        0.124    43.906 r  FFT/InputReal_Shift[167][12]_i_2/O
                         net (fo=1, routed)           0.000    43.906    FFT/InputReal_Shift[167][12]_i_2_n_0
    SLICE_X75Y185        FDRE                                         r  FFT/InputReal_Shift_reg[167][12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FFT/adr2_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FFT/InputReal_Shift_reg[169][12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        43.476ns  (logic 6.614ns (15.213%)  route 36.862ns (84.787%))
  Logic Levels:           8  (DSP48E1=2 FDRE=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y19         FDRE                         0.000     0.000 r  FFT/adr2_reg[4]/C
    SLICE_X50Y19         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  FFT/adr2_reg[4]/Q
                         net (fo=73, routed)          3.186     3.704    FFT/rom/p_0_out__4_1
    SLICE_X60Y17         LUT6 (Prop_lut6_I1_O)        0.124     3.828 r  FFT/rom/p_1_out_i_39/O
                         net (fo=3, routed)           0.584     4.411    FFT/rom/p_1_out_i_39_n_0
    SLICE_X59Y17         LUT5 (Prop_lut5_I0_O)        0.124     4.535 r  FFT/rom/p_0_out_inferred__1/p_1_out__0_i_9/O
                         net (fo=2, routed)           0.816     5.351    FFT/out_real3[3]
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_B[3]_P[22])
                                                      3.656     9.007 r  FFT/p_0_out__3/P[22]
                         net (fo=26, routed)          1.773    10.780    FFT/p_0_out__3_n_83
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_C[36]_P[22])
                                                      1.820    12.600 r  FFT/p_1_out__3/P[22]
                         net (fo=256, routed)        29.064    41.664    FFT/p_1_out__3_n_83
    SLICE_X77Y188        LUT6 (Prop_lut6_I0_O)        0.124    41.788 r  FFT/InputReal_Shift[169][12]_i_10/O
                         net (fo=1, routed)           0.845    42.634    FFT/InputReal_Shift[169][12]_i_10_n_0
    SLICE_X77Y188        LUT6 (Prop_lut6_I1_O)        0.124    42.758 r  FFT/InputReal_Shift[169][12]_i_4/O
                         net (fo=1, routed)           0.594    43.352    FFT/InputReal_Shift[169][12]_i_4_n_0
    SLICE_X77Y186        LUT5 (Prop_lut5_I4_O)        0.124    43.476 r  FFT/InputReal_Shift[169][12]_i_2/O
                         net (fo=1, routed)           0.000    43.476    FFT/InputReal_Shift[169][12]_i_2_n_0
    SLICE_X77Y186        FDRE                                         r  FFT/InputReal_Shift_reg[169][12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FFT/adr2_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FFT/InputReal_Shift_reg[172][12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        43.198ns  (logic 6.614ns (15.311%)  route 36.584ns (84.689%))
  Logic Levels:           8  (DSP48E1=2 FDRE=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y19         FDRE                         0.000     0.000 r  FFT/adr2_reg[4]/C
    SLICE_X50Y19         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  FFT/adr2_reg[4]/Q
                         net (fo=73, routed)          3.186     3.704    FFT/rom/p_0_out__4_1
    SLICE_X60Y17         LUT6 (Prop_lut6_I1_O)        0.124     3.828 r  FFT/rom/p_1_out_i_39/O
                         net (fo=3, routed)           0.584     4.411    FFT/rom/p_1_out_i_39_n_0
    SLICE_X59Y17         LUT5 (Prop_lut5_I0_O)        0.124     4.535 r  FFT/rom/p_0_out_inferred__1/p_1_out__0_i_9/O
                         net (fo=2, routed)           0.816     5.351    FFT/out_real3[3]
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_B[3]_P[22])
                                                      3.656     9.007 r  FFT/p_0_out__3/P[22]
                         net (fo=26, routed)          1.773    10.780    FFT/p_0_out__3_n_83
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_C[36]_P[22])
                                                      1.820    12.600 r  FFT/p_1_out__3/P[22]
                         net (fo=256, routed)        29.438    42.038    FFT/p_1_out__3_n_83
    SLICE_X80Y175        LUT6 (Prop_lut6_I0_O)        0.124    42.162 r  FFT/InputReal_Shift[172][12]_i_10/O
                         net (fo=1, routed)           0.286    42.449    FFT/InputReal_Shift[172][12]_i_10_n_0
    SLICE_X80Y175        LUT6 (Prop_lut6_I1_O)        0.124    42.573 r  FFT/InputReal_Shift[172][12]_i_4/O
                         net (fo=1, routed)           0.501    43.074    FFT/InputReal_Shift[172][12]_i_4_n_0
    SLICE_X79Y179        LUT5 (Prop_lut5_I4_O)        0.124    43.198 r  FFT/InputReal_Shift[172][12]_i_2/O
                         net (fo=1, routed)           0.000    43.198    FFT/InputReal_Shift[172][12]_i_2_n_0
    SLICE_X79Y179        FDRE                                         r  FFT/InputReal_Shift_reg[172][12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FFT/adr2_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FFT/InputReal_Shift_reg[170][12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        43.161ns  (logic 6.614ns (15.324%)  route 36.547ns (84.676%))
  Logic Levels:           8  (DSP48E1=2 FDRE=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y19         FDRE                         0.000     0.000 r  FFT/adr2_reg[4]/C
    SLICE_X50Y19         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  FFT/adr2_reg[4]/Q
                         net (fo=73, routed)          3.186     3.704    FFT/rom/p_0_out__4_1
    SLICE_X60Y17         LUT6 (Prop_lut6_I1_O)        0.124     3.828 r  FFT/rom/p_1_out_i_39/O
                         net (fo=3, routed)           0.584     4.411    FFT/rom/p_1_out_i_39_n_0
    SLICE_X59Y17         LUT5 (Prop_lut5_I0_O)        0.124     4.535 r  FFT/rom/p_0_out_inferred__1/p_1_out__0_i_9/O
                         net (fo=2, routed)           0.816     5.351    FFT/out_real3[3]
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_B[3]_P[22])
                                                      3.656     9.007 r  FFT/p_0_out__3/P[22]
                         net (fo=26, routed)          1.773    10.780    FFT/p_0_out__3_n_83
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_C[36]_P[22])
                                                      1.820    12.600 r  FFT/p_1_out__3/P[22]
                         net (fo=256, routed)        28.668    41.268    FFT/p_1_out__3_n_83
    SLICE_X68Y185        LUT6 (Prop_lut6_I0_O)        0.124    41.392 r  FFT/InputReal_Shift[170][12]_i_10/O
                         net (fo=1, routed)           0.853    42.245    FFT/InputReal_Shift[170][12]_i_10_n_0
    SLICE_X68Y185        LUT6 (Prop_lut6_I1_O)        0.124    42.369 r  FFT/InputReal_Shift[170][12]_i_4/O
                         net (fo=1, routed)           0.668    43.037    FFT/InputReal_Shift[170][12]_i_4_n_0
    SLICE_X73Y185        LUT5 (Prop_lut5_I4_O)        0.124    43.161 r  FFT/InputReal_Shift[170][12]_i_2/O
                         net (fo=1, routed)           0.000    43.161    FFT/InputReal_Shift[170][12]_i_2_n_0
    SLICE_X73Y185        FDRE                                         r  FFT/InputReal_Shift_reg[170][12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FFT/adr2_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FFT/InputReal_Shift_reg[164][12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        43.121ns  (logic 6.614ns (15.338%)  route 36.507ns (84.662%))
  Logic Levels:           8  (DSP48E1=2 FDRE=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y19         FDRE                         0.000     0.000 r  FFT/adr2_reg[4]/C
    SLICE_X50Y19         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  FFT/adr2_reg[4]/Q
                         net (fo=73, routed)          3.186     3.704    FFT/rom/p_0_out__4_1
    SLICE_X60Y17         LUT6 (Prop_lut6_I1_O)        0.124     3.828 r  FFT/rom/p_1_out_i_39/O
                         net (fo=3, routed)           0.584     4.411    FFT/rom/p_1_out_i_39_n_0
    SLICE_X59Y17         LUT5 (Prop_lut5_I0_O)        0.124     4.535 r  FFT/rom/p_0_out_inferred__1/p_1_out__0_i_9/O
                         net (fo=2, routed)           0.816     5.351    FFT/out_real3[3]
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_B[3]_P[22])
                                                      3.656     9.007 r  FFT/p_0_out__3/P[22]
                         net (fo=26, routed)          1.773    10.780    FFT/p_0_out__3_n_83
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_C[36]_P[22])
                                                      1.820    12.600 r  FFT/p_1_out__3/P[22]
                         net (fo=256, routed)        29.504    42.104    FFT/p_1_out__3_n_83
    SLICE_X78Y188        LUT6 (Prop_lut6_I0_O)        0.124    42.228 r  FFT/InputReal_Shift[164][12]_i_10/O
                         net (fo=1, routed)           0.161    42.389    FFT/InputReal_Shift[164][12]_i_10_n_0
    SLICE_X78Y188        LUT6 (Prop_lut6_I1_O)        0.124    42.513 r  FFT/InputReal_Shift[164][12]_i_4/O
                         net (fo=1, routed)           0.483    42.997    FFT/InputReal_Shift[164][12]_i_4_n_0
    SLICE_X78Y188        LUT5 (Prop_lut5_I4_O)        0.124    43.121 r  FFT/InputReal_Shift[164][12]_i_2/O
                         net (fo=1, routed)           0.000    43.121    FFT/InputReal_Shift[164][12]_i_2_n_0
    SLICE_X78Y188        FDRE                                         r  FFT/InputReal_Shift_reg[164][12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FFT/adr2_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FFT/InputReal_Shift_reg[166][12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        42.829ns  (logic 6.614ns (15.443%)  route 36.215ns (84.557%))
  Logic Levels:           8  (DSP48E1=2 FDRE=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y19         FDRE                         0.000     0.000 r  FFT/adr2_reg[4]/C
    SLICE_X50Y19         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  FFT/adr2_reg[4]/Q
                         net (fo=73, routed)          3.186     3.704    FFT/rom/p_0_out__4_1
    SLICE_X60Y17         LUT6 (Prop_lut6_I1_O)        0.124     3.828 r  FFT/rom/p_1_out_i_39/O
                         net (fo=3, routed)           0.584     4.411    FFT/rom/p_1_out_i_39_n_0
    SLICE_X59Y17         LUT5 (Prop_lut5_I0_O)        0.124     4.535 r  FFT/rom/p_0_out_inferred__1/p_1_out__0_i_9/O
                         net (fo=2, routed)           0.816     5.351    FFT/out_real3[3]
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_B[3]_P[22])
                                                      3.656     9.007 r  FFT/p_0_out__3/P[22]
                         net (fo=26, routed)          1.773    10.780    FFT/p_0_out__3_n_83
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_C[36]_P[22])
                                                      1.820    12.600 r  FFT/p_1_out__3/P[22]
                         net (fo=256, routed)        29.127    41.727    FFT/p_1_out__3_n_83
    SLICE_X72Y188        LUT6 (Prop_lut6_I0_O)        0.124    41.851 r  FFT/InputReal_Shift[166][12]_i_10/O
                         net (fo=1, routed)           0.158    42.009    FFT/InputReal_Shift[166][12]_i_10_n_0
    SLICE_X72Y188        LUT6 (Prop_lut6_I1_O)        0.124    42.133 r  FFT/InputReal_Shift[166][12]_i_4/O
                         net (fo=1, routed)           0.572    42.705    FFT/InputReal_Shift[166][12]_i_4_n_0
    SLICE_X73Y186        LUT5 (Prop_lut5_I4_O)        0.124    42.829 r  FFT/InputReal_Shift[166][12]_i_2/O
                         net (fo=1, routed)           0.000    42.829    FFT/InputReal_Shift[166][12]_i_2_n_0
    SLICE_X73Y186        FDRE                                         r  FFT/InputReal_Shift_reg[166][12]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ic/temp_reg[9][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ic/temp_reg[10][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.128ns (65.123%)  route 0.069ns (34.877%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y37         FDRE                         0.000     0.000 r  ic/temp_reg[9][0]/C
    SLICE_X65Y37         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  ic/temp_reg[9][0]/Q
                         net (fo=2, routed)           0.069     0.197    ic/real_9[0]
    SLICE_X65Y37         FDRE                                         r  ic/temp_reg[10][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ic/temp_reg[9][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ic/temp_reg[10][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.198ns  (logic 0.128ns (64.596%)  route 0.070ns (35.404%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y38         FDRE                         0.000     0.000 r  ic/temp_reg[9][1]/C
    SLICE_X57Y38         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  ic/temp_reg[9][1]/Q
                         net (fo=2, routed)           0.070     0.198    ic/real_9[1]
    SLICE_X57Y38         FDRE                                         r  ic/temp_reg[10][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FFT/InputReal_Shift_reg[141][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FFT/bar_114_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.141ns (58.692%)  route 0.099ns (41.308%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y148         FDRE                         0.000     0.000 r  FFT/InputReal_Shift_reg[141][2]/C
    SLICE_X7Y148         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FFT/InputReal_Shift_reg[141][2]/Q
                         net (fo=5, routed)           0.099     0.240    FFT/InputReal_Shift_reg_n_0_[141][2]
    SLICE_X6Y148         FDRE                                         r  FFT/bar_114_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ic/temp_reg[94][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ic/temp_reg[95][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y142        FDRE                         0.000     0.000 r  ic/temp_reg[94][4]/C
    SLICE_X15Y142        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ic/temp_reg[94][4]/Q
                         net (fo=2, routed)           0.099     0.240    ic/real_94[4]
    SLICE_X12Y143        FDRE                                         r  ic/temp_reg[95][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FFT/InputImag_Shift_reg[216][5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FFT/ibar_39_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.128ns (52.785%)  route 0.114ns (47.215%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y115        FDRE                         0.000     0.000 r  FFT/InputImag_Shift_reg[216][5]/C
    SLICE_X40Y115        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  FFT/InputImag_Shift_reg[216][5]/Q
                         net (fo=5, routed)           0.114     0.242    FFT/InputImag_Shift_reg[216][5]
    SLICE_X38Y115        FDRE                                         r  FFT/ibar_39_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ic/temp_reg[99][5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ic/temp_reg[100][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.243ns  (logic 0.128ns (52.568%)  route 0.115ns (47.432%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y191        FDRE                         0.000     0.000 r  ic/temp_reg[99][5]/C
    SLICE_X20Y191        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  ic/temp_reg[99][5]/Q
                         net (fo=2, routed)           0.115     0.243    ic/real_99[5]
    SLICE_X20Y191        FDRE                                         r  ic/temp_reg[100][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mic/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.mem_src_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Mic/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][1]_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.128ns (52.338%)  route 0.117ns (47.662%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y0          FDRE                         0.000     0.000 r  Mic/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.mem_src_reg[1]/C
    SLICE_X79Y0          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Mic/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.mem_src_reg[1]/Q
                         net (fo=1, routed)           0.117     0.245    Mic/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/mem_src[1]
    SLICE_X80Y0          SRL16E                                       r  Mic/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][1]_srl2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ic/temp_reg[252][6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ic/temp_reg[253][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.906%)  route 0.119ns (48.094%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDRE                         0.000     0.000 r  ic/temp_reg[252][6]/C
    SLICE_X48Y91         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  ic/temp_reg[252][6]/Q
                         net (fo=2, routed)           0.119     0.247    ic/real_252[6]
    SLICE_X46Y91         FDRE                                         r  ic/temp_reg[253][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FFT/bar_2_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/bar_2_real_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.186ns (74.990%)  route 0.062ns (25.010%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y151        FDRE                         0.000     0.000 r  FFT/bar_2_reg[2]/C
    SLICE_X20Y151        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FFT/bar_2_reg[2]/Q
                         net (fo=2, routed)           0.062     0.203    bar_2_real[2]
    SLICE_X21Y151        LUT6 (Prop_lut6_I5_O)        0.045     0.248 r  VGA_i_19/O
                         net (fo=1, routed)           0.000     0.248    VGA/bar_2_real[2]
    SLICE_X21Y151        FDRE                                         r  VGA/bar_2_real_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FFT/ibar_45_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/bar_45_imag_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.186ns (74.990%)  route 0.062ns (25.010%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y157        FDRE                         0.000     0.000 r  FFT/ibar_45_reg[2]/C
    SLICE_X52Y157        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FFT/ibar_45_reg[2]/Q
                         net (fo=2, routed)           0.062     0.203    bar_45_imag[2]
    SLICE_X53Y157        LUT6 (Prop_lut6_I5_O)        0.045     0.248 r  VGA_i_1216/O
                         net (fo=1, routed)           0.000     0.248    VGA/bar_45_imag[2]
    SLICE_X53Y157        FDRE                                         r  VGA/bar_45_imag_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------





