report number csl tr 81 223 institution stanford university computer systems laboratory title mips a vlsi processor architecture author hennessy john l author jouppi norman author baskett forest author gill john date november 1981 abstract mips is a new single chip vlsi processor architecture it attempts to achieve high performance with the use of a simplified instruction set similar to those found in microengines the processor is a fast pipelined engine without pipeline interlocks software solutions to several traditional hardware problems such as providing pipeline interlocks are used ftp reports stanford edu pub cstr reports csl tr 81 223 csl tr 81 223 pdf
