/* Copyright (c) 2025 Ainekko, Co. */
/* SPDX-License-Identifier: Apache-2.0 */
/*                                                                         */
// From commit d0bbdbd6add47a4b421136ed2f1c74492fc2d8ec in esperanto-soc repository

CSR_SLAM_TABLE_START(reconfig_noc_pshire_low_os, 0, R_SP_PSHIRE_REGBUS_BASEADDR)
    {
        PCIE_NOC_BRIDGE_P0_P0_M_3_6_AM_ADBASE_MEM_MAIN0_TOL3_S_SR_MAIN0_TOL3_S_MAP_R_512G_8M__512G_16M__8M_3_0_ADDRESS,
        PCIE_NOC_BRIDGE_P0_P0_M_3_6_AM_ADBASE_MEM_MAIN0_TOL3_S_SR_MAIN0_TOL3_S_MAP_R_512G_8M__512G_16M__8M_3_0_DI_FIELD_MASK,
        0
    },
    {
        PCIE_NOC_BRIDGE_P0_P0_M_3_6_AM_ADBASE_MEM_MAIN0_TOL3_S_SR_MAIN0_TOL3_S_MAP_R_512G_16M__512G_32M__16M_4_0_ADDRESS,
        PCIE_NOC_BRIDGE_P0_P0_M_3_6_AM_ADBASE_MEM_MAIN0_TOL3_S_SR_MAIN0_TOL3_S_MAP_R_512G_16M__512G_32M__16M_4_0_DI_FIELD_MASK,
        0
    },
    {
        PCIE_NOC_BRIDGE_P0_P0_M_3_6_AM_ADBASE_MEM_MAIN0_TOL3_S_SR_MAIN0_TOL3_S_MAP_R_512G_32M__512G_64M__32M_5_0_ADDRESS,
        PCIE_NOC_BRIDGE_P0_P0_M_3_6_AM_ADBASE_MEM_MAIN0_TOL3_S_SR_MAIN0_TOL3_S_MAP_R_512G_32M__512G_64M__32M_5_0_DI_FIELD_MASK,
        0
    },
    {
        PCIE_NOC_BRIDGE_P0_P0_M_3_6_AM_ADBASE_MEM_MAIN0_TOL3_S_SR_MAIN0_TOL3_S_MAP_R_512G_64M__512G_128M__64M_6_0_ADDRESS,
        PCIE_NOC_BRIDGE_P0_P0_M_3_6_AM_ADBASE_MEM_MAIN0_TOL3_S_SR_MAIN0_TOL3_S_MAP_R_512G_64M__512G_128M__64M_6_0_DI_FIELD_MASK,
        0
    },
    {
        PCIE_NOC_BRIDGE_P0_P0_M_3_6_AM_ADBASE_MEM_MAIN0_TOL3_S_SR_MAIN0_TOL3_S_MAP_R_512G_128M__512G_256M__128M_7_0_ADDRESS,
        PCIE_NOC_BRIDGE_P0_P0_M_3_6_AM_ADBASE_MEM_MAIN0_TOL3_S_SR_MAIN0_TOL3_S_MAP_R_512G_128M__512G_256M__128M_7_0_DI_FIELD_MASK,
        0
    },
    {
        PCIE_NOC_BRIDGE_P0_P0_M_3_6_AM_ADBASE_MEM_MAIN0_TOL3_S_SR_MAIN0_TOL3_S_MAP_R_512G_256M__512G_512M__256M_8_0_ADDRESS,
        PCIE_NOC_BRIDGE_P0_P0_M_3_6_AM_ADBASE_MEM_MAIN0_TOL3_S_SR_MAIN0_TOL3_S_MAP_R_512G_256M__512G_512M__256M_8_0_DI_FIELD_MASK,
        0
    },
    {
        PCIE_NOC_BRIDGE_P0_P0_M_3_6_AM_ADBASE_MEM_MAIN0_TOL3_S_SR_MAIN0_TOL3_S_MAP_R_512G_512M__513G__512M_9_0_ADDRESS,
        PCIE_NOC_BRIDGE_P0_P0_M_3_6_AM_ADBASE_MEM_MAIN0_TOL3_S_SR_MAIN0_TOL3_S_MAP_R_512G_512M__513G__512M_9_0_DI_FIELD_MASK,
        0
    },
    {
        PCIE_NOC_BRIDGE_P0_P0_M_3_6_AM_ADBASE_MEM_MAIN0_TOL3_S_SR_MAIN0_TOL3_S_MAP_R_513G__514G__1G_10_0_ADDRESS,
        PCIE_NOC_BRIDGE_P0_P0_M_3_6_AM_ADBASE_MEM_MAIN0_TOL3_S_SR_MAIN0_TOL3_S_MAP_R_513G__514G__1G_10_0_DI_FIELD_MASK,
        0
    },
    {
        PCIE_NOC_BRIDGE_P0_P0_M_3_6_AM_ADBASE_MEM_MAIN0_TOL3_S_SR_MAIN0_TOL3_S_MAP_R_514G__516G__2G_11_0_ADDRESS,
        PCIE_NOC_BRIDGE_P0_P0_M_3_6_AM_ADBASE_MEM_MAIN0_TOL3_S_SR_MAIN0_TOL3_S_MAP_R_514G__516G__2G_11_0_DI_FIELD_MASK,
        0
    },

    {
        PCIE_NOC_BRIDGE_P0_P0_M_3_6_AM_ADBASE_MEM_MAIN0_TOSYS_S_SR_MAIN0_TOSYS_S_MAP_R_768G_8M__768G_16M__8M_8_0_ADDRESS,
        PCIE_NOC_BRIDGE_P0_P0_M_3_6_AM_ADBASE_MEM_MAIN0_TOSYS_S_SR_MAIN0_TOSYS_S_MAP_R_768G_8M__768G_16M__8M_8_0_DI_FIELD_MASK,
        0
    },
    {
        PCIE_NOC_BRIDGE_P0_P0_M_3_6_AM_ADBASE_MEM_MAIN0_TOSYS_S_SR_MAIN0_TOSYS_S_MAP_R_768G_16M__768G_32M__16M_9_0_ADDRESS,
        PCIE_NOC_BRIDGE_P0_P0_M_3_6_AM_ADBASE_MEM_MAIN0_TOSYS_S_SR_MAIN0_TOSYS_S_MAP_R_768G_16M__768G_32M__16M_9_0_DI_FIELD_MASK,
        0
    },
    {
        PCIE_NOC_BRIDGE_P0_P0_M_3_6_AM_ADBASE_MEM_MAIN0_TOSYS_S_SR_MAIN0_TOSYS_S_MAP_R_768G_32M__768G_64M__32M_10_0_ADDRESS,
        PCIE_NOC_BRIDGE_P0_P0_M_3_6_AM_ADBASE_MEM_MAIN0_TOSYS_S_SR_MAIN0_TOSYS_S_MAP_R_768G_32M__768G_64M__32M_10_0_DI_FIELD_MASK,
        0
    },
    {
        PCIE_NOC_BRIDGE_P0_P0_M_3_6_AM_ADBASE_MEM_MAIN0_TOSYS_S_SR_MAIN0_TOSYS_S_MAP_R_768G_64M__768G_128M__64M_11_0_ADDRESS,
        PCIE_NOC_BRIDGE_P0_P0_M_3_6_AM_ADBASE_MEM_MAIN0_TOSYS_S_SR_MAIN0_TOSYS_S_MAP_R_768G_64M__768G_128M__64M_11_0_DI_FIELD_MASK,
        0
    },
    {
        PCIE_NOC_BRIDGE_P0_P0_M_3_6_AM_ADBASE_MEM_MAIN0_TOSYS_S_SR_MAIN0_TOSYS_S_MAP_R_768G_128M__768G_256M__128M_12_0_ADDRESS,
        PCIE_NOC_BRIDGE_P0_P0_M_3_6_AM_ADBASE_MEM_MAIN0_TOSYS_S_SR_MAIN0_TOSYS_S_MAP_R_768G_128M__768G_256M__128M_12_0_DI_FIELD_MASK,
        0
    },
    {
        PCIE_NOC_BRIDGE_P0_P0_M_3_6_AM_ADBASE_MEM_MAIN0_TOSYS_S_SR_MAIN0_TOSYS_S_MAP_R_768G_256M__768G_512M__256M_13_0_ADDRESS,
        PCIE_NOC_BRIDGE_P0_P0_M_3_6_AM_ADBASE_MEM_MAIN0_TOSYS_S_SR_MAIN0_TOSYS_S_MAP_R_768G_256M__768G_512M__256M_13_0_DI_FIELD_MASK,
        0
    },
    {
        PCIE_NOC_BRIDGE_P0_P0_M_3_6_AM_ADBASE_MEM_MAIN0_TOSYS_S_SR_MAIN0_TOSYS_S_MAP_R_768G_512M__769G__512M_14_0_ADDRESS,
        PCIE_NOC_BRIDGE_P0_P0_M_3_6_AM_ADBASE_MEM_MAIN0_TOSYS_S_SR_MAIN0_TOSYS_S_MAP_R_768G_512M__769G__512M_14_0_DI_FIELD_MASK,
        0
    },
    {
        PCIE_NOC_BRIDGE_P0_P0_M_3_6_AM_ADBASE_MEM_MAIN0_TOSYS_S_SR_MAIN0_TOSYS_S_MAP_R_769G__770G__1G_15_0_ADDRESS,
        PCIE_NOC_BRIDGE_P0_P0_M_3_6_AM_ADBASE_MEM_MAIN0_TOSYS_S_SR_MAIN0_TOSYS_S_MAP_R_769G__770G__1G_15_0_DI_FIELD_MASK,
        0
    },
    {
        PCIE_NOC_BRIDGE_P0_P0_M_3_6_AM_ADBASE_MEM_MAIN0_TOSYS_S_SR_MAIN0_TOSYS_S_MAP_R_770G__772G__2G_16_0_ADDRESS,
        PCIE_NOC_BRIDGE_P0_P0_M_3_6_AM_ADBASE_MEM_MAIN0_TOSYS_S_SR_MAIN0_TOSYS_S_MAP_R_770G__772G__2G_16_0_DI_FIELD_MASK,
        0
    },
CSR_SLAM_TABLE_END(reconfig_noc_pshire_low_os)

