
rak_lora_test6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000138  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b818  08000138  08000138  00001138  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000354  0800b950  0800b950  0000c950  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bca4  0800bca4  0000d014  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800bca4  0800bca4  0000cca4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bcac  0800bcac  0000d014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bcac  0800bcac  0000ccac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800bcb0  0800bcb0  0000ccb0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000014  20000000  0800bcb4  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000670  20000014  0800bcc8  0000d014  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000684  0800bcc8  0000d684  2**0
                  ALLOC
 11 .ARM.attributes 0000002a  00000000  00000000  0000d014  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002145b  00000000  00000000  0000d03e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000059f7  00000000  00000000  0002e499  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001e10  00000000  00000000  00033e90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000168f  00000000  00000000  00035ca0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001f7b3  00000000  00000000  0003732f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00022090  00000000  00000000  00056ae2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000b2196  00000000  00000000  00078b72  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0012ad08  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007924  00000000  00000000  0012ad4c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005a  00000000  00000000  00132670  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000138 <__do_global_dtors_aux>:
 8000138:	b510      	push	{r4, lr}
 800013a:	4c05      	ldr	r4, [pc, #20]	@ (8000150 <__do_global_dtors_aux+0x18>)
 800013c:	7823      	ldrb	r3, [r4, #0]
 800013e:	b933      	cbnz	r3, 800014e <__do_global_dtors_aux+0x16>
 8000140:	4b04      	ldr	r3, [pc, #16]	@ (8000154 <__do_global_dtors_aux+0x1c>)
 8000142:	b113      	cbz	r3, 800014a <__do_global_dtors_aux+0x12>
 8000144:	4804      	ldr	r0, [pc, #16]	@ (8000158 <__do_global_dtors_aux+0x20>)
 8000146:	f3af 8000 	nop.w
 800014a:	2301      	movs	r3, #1
 800014c:	7023      	strb	r3, [r4, #0]
 800014e:	bd10      	pop	{r4, pc}
 8000150:	20000014 	.word	0x20000014
 8000154:	00000000 	.word	0x00000000
 8000158:	0800b938 	.word	0x0800b938

0800015c <frame_dummy>:
 800015c:	b508      	push	{r3, lr}
 800015e:	4b03      	ldr	r3, [pc, #12]	@ (800016c <frame_dummy+0x10>)
 8000160:	b11b      	cbz	r3, 800016a <frame_dummy+0xe>
 8000162:	4903      	ldr	r1, [pc, #12]	@ (8000170 <frame_dummy+0x14>)
 8000164:	4803      	ldr	r0, [pc, #12]	@ (8000174 <frame_dummy+0x18>)
 8000166:	f3af 8000 	nop.w
 800016a:	bd08      	pop	{r3, pc}
 800016c:	00000000 	.word	0x00000000
 8000170:	20000018 	.word	0x20000018
 8000174:	0800b938 	.word	0x0800b938

08000178 <strlen>:
 8000178:	4603      	mov	r3, r0
 800017a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800017e:	2a00      	cmp	r2, #0
 8000180:	d1fb      	bne.n	800017a <strlen+0x2>
 8000182:	1a18      	subs	r0, r3, r0
 8000184:	3801      	subs	r0, #1
 8000186:	4770      	bx	lr

08000188 <__aeabi_uldivmod>:
 8000188:	b953      	cbnz	r3, 80001a0 <__aeabi_uldivmod+0x18>
 800018a:	b94a      	cbnz	r2, 80001a0 <__aeabi_uldivmod+0x18>
 800018c:	2900      	cmp	r1, #0
 800018e:	bf08      	it	eq
 8000190:	2800      	cmpeq	r0, #0
 8000192:	bf1c      	itt	ne
 8000194:	f04f 31ff 	movne.w	r1, #4294967295
 8000198:	f04f 30ff 	movne.w	r0, #4294967295
 800019c:	f000 b988 	b.w	80004b0 <__aeabi_idiv0>
 80001a0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001a4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001a8:	f000 f806 	bl	80001b8 <__udivmoddi4>
 80001ac:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001b0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001b4:	b004      	add	sp, #16
 80001b6:	4770      	bx	lr

080001b8 <__udivmoddi4>:
 80001b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001bc:	9d08      	ldr	r5, [sp, #32]
 80001be:	468e      	mov	lr, r1
 80001c0:	4604      	mov	r4, r0
 80001c2:	4688      	mov	r8, r1
 80001c4:	2b00      	cmp	r3, #0
 80001c6:	d14a      	bne.n	800025e <__udivmoddi4+0xa6>
 80001c8:	428a      	cmp	r2, r1
 80001ca:	4617      	mov	r7, r2
 80001cc:	d962      	bls.n	8000294 <__udivmoddi4+0xdc>
 80001ce:	fab2 f682 	clz	r6, r2
 80001d2:	b14e      	cbz	r6, 80001e8 <__udivmoddi4+0x30>
 80001d4:	f1c6 0320 	rsb	r3, r6, #32
 80001d8:	fa01 f806 	lsl.w	r8, r1, r6
 80001dc:	fa20 f303 	lsr.w	r3, r0, r3
 80001e0:	40b7      	lsls	r7, r6
 80001e2:	ea43 0808 	orr.w	r8, r3, r8
 80001e6:	40b4      	lsls	r4, r6
 80001e8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80001ec:	fa1f fc87 	uxth.w	ip, r7
 80001f0:	fbb8 f1fe 	udiv	r1, r8, lr
 80001f4:	0c23      	lsrs	r3, r4, #16
 80001f6:	fb0e 8811 	mls	r8, lr, r1, r8
 80001fa:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80001fe:	fb01 f20c 	mul.w	r2, r1, ip
 8000202:	429a      	cmp	r2, r3
 8000204:	d909      	bls.n	800021a <__udivmoddi4+0x62>
 8000206:	18fb      	adds	r3, r7, r3
 8000208:	f101 30ff 	add.w	r0, r1, #4294967295
 800020c:	f080 80ea 	bcs.w	80003e4 <__udivmoddi4+0x22c>
 8000210:	429a      	cmp	r2, r3
 8000212:	f240 80e7 	bls.w	80003e4 <__udivmoddi4+0x22c>
 8000216:	3902      	subs	r1, #2
 8000218:	443b      	add	r3, r7
 800021a:	1a9a      	subs	r2, r3, r2
 800021c:	b2a3      	uxth	r3, r4
 800021e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000222:	fb0e 2210 	mls	r2, lr, r0, r2
 8000226:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800022a:	fb00 fc0c 	mul.w	ip, r0, ip
 800022e:	459c      	cmp	ip, r3
 8000230:	d909      	bls.n	8000246 <__udivmoddi4+0x8e>
 8000232:	18fb      	adds	r3, r7, r3
 8000234:	f100 32ff 	add.w	r2, r0, #4294967295
 8000238:	f080 80d6 	bcs.w	80003e8 <__udivmoddi4+0x230>
 800023c:	459c      	cmp	ip, r3
 800023e:	f240 80d3 	bls.w	80003e8 <__udivmoddi4+0x230>
 8000242:	443b      	add	r3, r7
 8000244:	3802      	subs	r0, #2
 8000246:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800024a:	eba3 030c 	sub.w	r3, r3, ip
 800024e:	2100      	movs	r1, #0
 8000250:	b11d      	cbz	r5, 800025a <__udivmoddi4+0xa2>
 8000252:	40f3      	lsrs	r3, r6
 8000254:	2200      	movs	r2, #0
 8000256:	e9c5 3200 	strd	r3, r2, [r5]
 800025a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800025e:	428b      	cmp	r3, r1
 8000260:	d905      	bls.n	800026e <__udivmoddi4+0xb6>
 8000262:	b10d      	cbz	r5, 8000268 <__udivmoddi4+0xb0>
 8000264:	e9c5 0100 	strd	r0, r1, [r5]
 8000268:	2100      	movs	r1, #0
 800026a:	4608      	mov	r0, r1
 800026c:	e7f5      	b.n	800025a <__udivmoddi4+0xa2>
 800026e:	fab3 f183 	clz	r1, r3
 8000272:	2900      	cmp	r1, #0
 8000274:	d146      	bne.n	8000304 <__udivmoddi4+0x14c>
 8000276:	4573      	cmp	r3, lr
 8000278:	d302      	bcc.n	8000280 <__udivmoddi4+0xc8>
 800027a:	4282      	cmp	r2, r0
 800027c:	f200 8105 	bhi.w	800048a <__udivmoddi4+0x2d2>
 8000280:	1a84      	subs	r4, r0, r2
 8000282:	eb6e 0203 	sbc.w	r2, lr, r3
 8000286:	2001      	movs	r0, #1
 8000288:	4690      	mov	r8, r2
 800028a:	2d00      	cmp	r5, #0
 800028c:	d0e5      	beq.n	800025a <__udivmoddi4+0xa2>
 800028e:	e9c5 4800 	strd	r4, r8, [r5]
 8000292:	e7e2      	b.n	800025a <__udivmoddi4+0xa2>
 8000294:	2a00      	cmp	r2, #0
 8000296:	f000 8090 	beq.w	80003ba <__udivmoddi4+0x202>
 800029a:	fab2 f682 	clz	r6, r2
 800029e:	2e00      	cmp	r6, #0
 80002a0:	f040 80a4 	bne.w	80003ec <__udivmoddi4+0x234>
 80002a4:	1a8a      	subs	r2, r1, r2
 80002a6:	0c03      	lsrs	r3, r0, #16
 80002a8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002ac:	b280      	uxth	r0, r0
 80002ae:	b2bc      	uxth	r4, r7
 80002b0:	2101      	movs	r1, #1
 80002b2:	fbb2 fcfe 	udiv	ip, r2, lr
 80002b6:	fb0e 221c 	mls	r2, lr, ip, r2
 80002ba:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002be:	fb04 f20c 	mul.w	r2, r4, ip
 80002c2:	429a      	cmp	r2, r3
 80002c4:	d907      	bls.n	80002d6 <__udivmoddi4+0x11e>
 80002c6:	18fb      	adds	r3, r7, r3
 80002c8:	f10c 38ff 	add.w	r8, ip, #4294967295
 80002cc:	d202      	bcs.n	80002d4 <__udivmoddi4+0x11c>
 80002ce:	429a      	cmp	r2, r3
 80002d0:	f200 80e0 	bhi.w	8000494 <__udivmoddi4+0x2dc>
 80002d4:	46c4      	mov	ip, r8
 80002d6:	1a9b      	subs	r3, r3, r2
 80002d8:	fbb3 f2fe 	udiv	r2, r3, lr
 80002dc:	fb0e 3312 	mls	r3, lr, r2, r3
 80002e0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80002e4:	fb02 f404 	mul.w	r4, r2, r4
 80002e8:	429c      	cmp	r4, r3
 80002ea:	d907      	bls.n	80002fc <__udivmoddi4+0x144>
 80002ec:	18fb      	adds	r3, r7, r3
 80002ee:	f102 30ff 	add.w	r0, r2, #4294967295
 80002f2:	d202      	bcs.n	80002fa <__udivmoddi4+0x142>
 80002f4:	429c      	cmp	r4, r3
 80002f6:	f200 80ca 	bhi.w	800048e <__udivmoddi4+0x2d6>
 80002fa:	4602      	mov	r2, r0
 80002fc:	1b1b      	subs	r3, r3, r4
 80002fe:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000302:	e7a5      	b.n	8000250 <__udivmoddi4+0x98>
 8000304:	f1c1 0620 	rsb	r6, r1, #32
 8000308:	408b      	lsls	r3, r1
 800030a:	fa22 f706 	lsr.w	r7, r2, r6
 800030e:	431f      	orrs	r7, r3
 8000310:	fa0e f401 	lsl.w	r4, lr, r1
 8000314:	fa20 f306 	lsr.w	r3, r0, r6
 8000318:	fa2e fe06 	lsr.w	lr, lr, r6
 800031c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000320:	4323      	orrs	r3, r4
 8000322:	fa00 f801 	lsl.w	r8, r0, r1
 8000326:	fa1f fc87 	uxth.w	ip, r7
 800032a:	fbbe f0f9 	udiv	r0, lr, r9
 800032e:	0c1c      	lsrs	r4, r3, #16
 8000330:	fb09 ee10 	mls	lr, r9, r0, lr
 8000334:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000338:	fb00 fe0c 	mul.w	lr, r0, ip
 800033c:	45a6      	cmp	lr, r4
 800033e:	fa02 f201 	lsl.w	r2, r2, r1
 8000342:	d909      	bls.n	8000358 <__udivmoddi4+0x1a0>
 8000344:	193c      	adds	r4, r7, r4
 8000346:	f100 3aff 	add.w	sl, r0, #4294967295
 800034a:	f080 809c 	bcs.w	8000486 <__udivmoddi4+0x2ce>
 800034e:	45a6      	cmp	lr, r4
 8000350:	f240 8099 	bls.w	8000486 <__udivmoddi4+0x2ce>
 8000354:	3802      	subs	r0, #2
 8000356:	443c      	add	r4, r7
 8000358:	eba4 040e 	sub.w	r4, r4, lr
 800035c:	fa1f fe83 	uxth.w	lr, r3
 8000360:	fbb4 f3f9 	udiv	r3, r4, r9
 8000364:	fb09 4413 	mls	r4, r9, r3, r4
 8000368:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 800036c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000370:	45a4      	cmp	ip, r4
 8000372:	d908      	bls.n	8000386 <__udivmoddi4+0x1ce>
 8000374:	193c      	adds	r4, r7, r4
 8000376:	f103 3eff 	add.w	lr, r3, #4294967295
 800037a:	f080 8082 	bcs.w	8000482 <__udivmoddi4+0x2ca>
 800037e:	45a4      	cmp	ip, r4
 8000380:	d97f      	bls.n	8000482 <__udivmoddi4+0x2ca>
 8000382:	3b02      	subs	r3, #2
 8000384:	443c      	add	r4, r7
 8000386:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800038a:	eba4 040c 	sub.w	r4, r4, ip
 800038e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000392:	4564      	cmp	r4, ip
 8000394:	4673      	mov	r3, lr
 8000396:	46e1      	mov	r9, ip
 8000398:	d362      	bcc.n	8000460 <__udivmoddi4+0x2a8>
 800039a:	d05f      	beq.n	800045c <__udivmoddi4+0x2a4>
 800039c:	b15d      	cbz	r5, 80003b6 <__udivmoddi4+0x1fe>
 800039e:	ebb8 0203 	subs.w	r2, r8, r3
 80003a2:	eb64 0409 	sbc.w	r4, r4, r9
 80003a6:	fa04 f606 	lsl.w	r6, r4, r6
 80003aa:	fa22 f301 	lsr.w	r3, r2, r1
 80003ae:	431e      	orrs	r6, r3
 80003b0:	40cc      	lsrs	r4, r1
 80003b2:	e9c5 6400 	strd	r6, r4, [r5]
 80003b6:	2100      	movs	r1, #0
 80003b8:	e74f      	b.n	800025a <__udivmoddi4+0xa2>
 80003ba:	fbb1 fcf2 	udiv	ip, r1, r2
 80003be:	0c01      	lsrs	r1, r0, #16
 80003c0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80003c4:	b280      	uxth	r0, r0
 80003c6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80003ca:	463b      	mov	r3, r7
 80003cc:	4638      	mov	r0, r7
 80003ce:	463c      	mov	r4, r7
 80003d0:	46b8      	mov	r8, r7
 80003d2:	46be      	mov	lr, r7
 80003d4:	2620      	movs	r6, #32
 80003d6:	fbb1 f1f7 	udiv	r1, r1, r7
 80003da:	eba2 0208 	sub.w	r2, r2, r8
 80003de:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80003e2:	e766      	b.n	80002b2 <__udivmoddi4+0xfa>
 80003e4:	4601      	mov	r1, r0
 80003e6:	e718      	b.n	800021a <__udivmoddi4+0x62>
 80003e8:	4610      	mov	r0, r2
 80003ea:	e72c      	b.n	8000246 <__udivmoddi4+0x8e>
 80003ec:	f1c6 0220 	rsb	r2, r6, #32
 80003f0:	fa2e f302 	lsr.w	r3, lr, r2
 80003f4:	40b7      	lsls	r7, r6
 80003f6:	40b1      	lsls	r1, r6
 80003f8:	fa20 f202 	lsr.w	r2, r0, r2
 80003fc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000400:	430a      	orrs	r2, r1
 8000402:	fbb3 f8fe 	udiv	r8, r3, lr
 8000406:	b2bc      	uxth	r4, r7
 8000408:	fb0e 3318 	mls	r3, lr, r8, r3
 800040c:	0c11      	lsrs	r1, r2, #16
 800040e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000412:	fb08 f904 	mul.w	r9, r8, r4
 8000416:	40b0      	lsls	r0, r6
 8000418:	4589      	cmp	r9, r1
 800041a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800041e:	b280      	uxth	r0, r0
 8000420:	d93e      	bls.n	80004a0 <__udivmoddi4+0x2e8>
 8000422:	1879      	adds	r1, r7, r1
 8000424:	f108 3cff 	add.w	ip, r8, #4294967295
 8000428:	d201      	bcs.n	800042e <__udivmoddi4+0x276>
 800042a:	4589      	cmp	r9, r1
 800042c:	d81f      	bhi.n	800046e <__udivmoddi4+0x2b6>
 800042e:	eba1 0109 	sub.w	r1, r1, r9
 8000432:	fbb1 f9fe 	udiv	r9, r1, lr
 8000436:	fb09 f804 	mul.w	r8, r9, r4
 800043a:	fb0e 1119 	mls	r1, lr, r9, r1
 800043e:	b292      	uxth	r2, r2
 8000440:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000444:	4542      	cmp	r2, r8
 8000446:	d229      	bcs.n	800049c <__udivmoddi4+0x2e4>
 8000448:	18ba      	adds	r2, r7, r2
 800044a:	f109 31ff 	add.w	r1, r9, #4294967295
 800044e:	d2c4      	bcs.n	80003da <__udivmoddi4+0x222>
 8000450:	4542      	cmp	r2, r8
 8000452:	d2c2      	bcs.n	80003da <__udivmoddi4+0x222>
 8000454:	f1a9 0102 	sub.w	r1, r9, #2
 8000458:	443a      	add	r2, r7
 800045a:	e7be      	b.n	80003da <__udivmoddi4+0x222>
 800045c:	45f0      	cmp	r8, lr
 800045e:	d29d      	bcs.n	800039c <__udivmoddi4+0x1e4>
 8000460:	ebbe 0302 	subs.w	r3, lr, r2
 8000464:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000468:	3801      	subs	r0, #1
 800046a:	46e1      	mov	r9, ip
 800046c:	e796      	b.n	800039c <__udivmoddi4+0x1e4>
 800046e:	eba7 0909 	sub.w	r9, r7, r9
 8000472:	4449      	add	r1, r9
 8000474:	f1a8 0c02 	sub.w	ip, r8, #2
 8000478:	fbb1 f9fe 	udiv	r9, r1, lr
 800047c:	fb09 f804 	mul.w	r8, r9, r4
 8000480:	e7db      	b.n	800043a <__udivmoddi4+0x282>
 8000482:	4673      	mov	r3, lr
 8000484:	e77f      	b.n	8000386 <__udivmoddi4+0x1ce>
 8000486:	4650      	mov	r0, sl
 8000488:	e766      	b.n	8000358 <__udivmoddi4+0x1a0>
 800048a:	4608      	mov	r0, r1
 800048c:	e6fd      	b.n	800028a <__udivmoddi4+0xd2>
 800048e:	443b      	add	r3, r7
 8000490:	3a02      	subs	r2, #2
 8000492:	e733      	b.n	80002fc <__udivmoddi4+0x144>
 8000494:	f1ac 0c02 	sub.w	ip, ip, #2
 8000498:	443b      	add	r3, r7
 800049a:	e71c      	b.n	80002d6 <__udivmoddi4+0x11e>
 800049c:	4649      	mov	r1, r9
 800049e:	e79c      	b.n	80003da <__udivmoddi4+0x222>
 80004a0:	eba1 0109 	sub.w	r1, r1, r9
 80004a4:	46c4      	mov	ip, r8
 80004a6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004aa:	fb09 f804 	mul.w	r8, r9, r4
 80004ae:	e7c4      	b.n	800043a <__udivmoddi4+0x282>

080004b0 <__aeabi_idiv0>:
 80004b0:	4770      	bx	lr
 80004b2:	bf00      	nop

080004b4 <LL_AHB1_GRP1_EnableClock>:
  *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1
  *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
  * @retval None
  */
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 80004b4:	b480      	push	{r7}
 80004b6:	b085      	sub	sp, #20
 80004b8:	af00      	add	r7, sp, #0
 80004ba:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 80004bc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80004c0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80004c2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80004c6:	687b      	ldr	r3, [r7, #4]
 80004c8:	4313      	orrs	r3, r2
 80004ca:	648b      	str	r3, [r1, #72]	@ 0x48
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80004cc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80004d0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80004d2:	687b      	ldr	r3, [r7, #4]
 80004d4:	4013      	ands	r3, r2
 80004d6:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80004d8:	68fb      	ldr	r3, [r7, #12]
}
 80004da:	bf00      	nop
 80004dc:	3714      	adds	r7, #20
 80004de:	46bd      	mov	sp, r7
 80004e0:	bc80      	pop	{r7}
 80004e2:	4770      	bx	lr

080004e4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80004e4:	b580      	push	{r7, lr}
 80004e6:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80004e8:	2004      	movs	r0, #4
 80004ea:	f7ff ffe3 	bl	80004b4 <LL_AHB1_GRP1_EnableClock>
  __HAL_RCC_DMA1_CLK_ENABLE();
 80004ee:	2001      	movs	r0, #1
 80004f0:	f7ff ffe0 	bl	80004b4 <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80004f4:	2200      	movs	r2, #0
 80004f6:	2100      	movs	r1, #0
 80004f8:	200b      	movs	r0, #11
 80004fa:	f001 fa96 	bl	8001a2a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80004fe:	200b      	movs	r0, #11
 8000500:	f001 faad 	bl	8001a5e <HAL_NVIC_EnableIRQ>

}
 8000504:	bf00      	nop
 8000506:	bd80      	pop	{r7, pc}

08000508 <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
  *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000508:	b480      	push	{r7}
 800050a:	b085      	sub	sp, #20
 800050c:	af00      	add	r7, sp, #0
 800050e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000510:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000514:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000516:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800051a:	687b      	ldr	r3, [r7, #4]
 800051c:	4313      	orrs	r3, r2
 800051e:	64cb      	str	r3, [r1, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000520:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000524:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000526:	687b      	ldr	r3, [r7, #4]
 8000528:	4013      	ands	r3, r2
 800052a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800052c:	68fb      	ldr	r3, [r7, #12]
}
 800052e:	bf00      	nop
 8000530:	3714      	adds	r7, #20
 8000532:	46bd      	mov	sp, r7
 8000534:	bc80      	pop	{r7}
 8000536:	4770      	bx	lr

08000538 <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 8000538:	b580      	push	{r7, lr}
 800053a:	b086      	sub	sp, #24
 800053c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800053e:	1d3b      	adds	r3, r7, #4
 8000540:	2200      	movs	r2, #0
 8000542:	601a      	str	r2, [r3, #0]
 8000544:	605a      	str	r2, [r3, #4]
 8000546:	609a      	str	r2, [r3, #8]
 8000548:	60da      	str	r2, [r3, #12]
 800054a:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800054c:	2002      	movs	r0, #2
 800054e:	f7ff ffdb 	bl	8000508 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000552:	2001      	movs	r0, #1
 8000554:	f7ff ffd8 	bl	8000508 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000558:	2080      	movs	r0, #128	@ 0x80
 800055a:	f7ff ffd5 	bl	8000508 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800055e:	2004      	movs	r0, #4
 8000560:	f7ff ffd2 	bl	8000508 <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_Port, RF_SW_CTRL2_Pin, GPIO_PIN_RESET);
 8000564:	2200      	movs	r2, #0
 8000566:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800056a:	4826      	ldr	r0, [pc, #152]	@ (8000604 <MX_GPIO_Init+0xcc>)
 800056c:	f002 f8ac 	bl	80026c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_Port, RF_SW_CTRL1_Pin, GPIO_PIN_RESET);
 8000570:	2200      	movs	r2, #0
 8000572:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000576:	4824      	ldr	r0, [pc, #144]	@ (8000608 <MX_GPIO_Init+0xd0>)
 8000578:	f002 f8a6 	bl	80026c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB3 PB4 PB5 PB6
                           PB7 PB0 PB2 PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 800057c:	f241 03fd 	movw	r3, #4349	@ 0x10fd
 8000580:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_7|GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000582:	2303      	movs	r3, #3
 8000584:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000586:	2300      	movs	r3, #0
 8000588:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800058a:	1d3b      	adds	r3, r7, #4
 800058c:	4619      	mov	r1, r3
 800058e:	481d      	ldr	r0, [pc, #116]	@ (8000604 <MX_GPIO_Init+0xcc>)
 8000590:	f001 fe6c 	bl	800226c <HAL_GPIO_Init>

  /*Configure GPIO pin : RF_SW_CTRL2_Pin */
  GPIO_InitStruct.Pin = RF_SW_CTRL2_Pin;
 8000594:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000598:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800059a:	2301      	movs	r3, #1
 800059c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800059e:	2300      	movs	r3, #0
 80005a0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80005a2:	2303      	movs	r3, #3
 80005a4:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(RF_SW_CTRL2_GPIO_Port, &GPIO_InitStruct);
 80005a6:	1d3b      	adds	r3, r7, #4
 80005a8:	4619      	mov	r1, r3
 80005aa:	4816      	ldr	r0, [pc, #88]	@ (8000604 <MX_GPIO_Init+0xcc>)
 80005ac:	f001 fe5e 	bl	800226c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA4 PA5
                           PA6 PA7 PA8 PA9
                           PA10 PA11 PA12 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5
 80005b0:	f649 73f3 	movw	r3, #40947	@ 0x9ff3
 80005b4:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80005b6:	2303      	movs	r3, #3
 80005b8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005ba:	2300      	movs	r3, #0
 80005bc:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005be:	1d3b      	adds	r3, r7, #4
 80005c0:	4619      	mov	r1, r3
 80005c2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80005c6:	f001 fe51 	bl	800226c <HAL_GPIO_Init>

  /*Configure GPIO pin : PH3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 80005ca:	2308      	movs	r3, #8
 80005cc:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80005ce:	2303      	movs	r3, #3
 80005d0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005d2:	2300      	movs	r3, #0
 80005d4:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80005d6:	1d3b      	adds	r3, r7, #4
 80005d8:	4619      	mov	r1, r3
 80005da:	480c      	ldr	r0, [pc, #48]	@ (800060c <MX_GPIO_Init+0xd4>)
 80005dc:	f001 fe46 	bl	800226c <HAL_GPIO_Init>

  /*Configure GPIO pin : RF_SW_CTRL1_Pin */
  GPIO_InitStruct.Pin = RF_SW_CTRL1_Pin;
 80005e0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80005e4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005e6:	2301      	movs	r3, #1
 80005e8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005ea:	2300      	movs	r3, #0
 80005ec:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005ee:	2300      	movs	r3, #0
 80005f0:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(RF_SW_CTRL1_GPIO_Port, &GPIO_InitStruct);
 80005f2:	1d3b      	adds	r3, r7, #4
 80005f4:	4619      	mov	r1, r3
 80005f6:	4804      	ldr	r0, [pc, #16]	@ (8000608 <MX_GPIO_Init+0xd0>)
 80005f8:	f001 fe38 	bl	800226c <HAL_GPIO_Init>

}
 80005fc:	bf00      	nop
 80005fe:	3718      	adds	r7, #24
 8000600:	46bd      	mov	sp, r7
 8000602:	bd80      	pop	{r7, pc}
 8000604:	48000400 	.word	0x48000400
 8000608:	48000800 	.word	0x48000800
 800060c:	48001c00 	.word	0x48001c00

08000610 <LL_RCC_LSE_SetDriveCapability>:
  *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
  *         @arg @ref LL_RCC_LSEDRIVE_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)
{
 8000610:	b480      	push	{r7}
 8000612:	b083      	sub	sp, #12
 8000614:	af00      	add	r7, sp, #0
 8000616:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 8000618:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800061c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000620:	f023 0218 	bic.w	r2, r3, #24
 8000624:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000628:	687b      	ldr	r3, [r7, #4]
 800062a:	4313      	orrs	r3, r2
 800062c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8000630:	bf00      	nop
 8000632:	370c      	adds	r7, #12
 8000634:	46bd      	mov	sp, r7
 8000636:	bc80      	pop	{r7}
 8000638:	4770      	bx	lr
	...

0800063c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800063c:	b580      	push	{r7, lr}
 800063e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000640:	f001 f8e8 	bl	8001814 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000644:	f000 f812 	bl	800066c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000648:	f7ff ff76 	bl	8000538 <MX_GPIO_Init>
//  MX_DMA_Init();
  MX_USART2_UART_Init();
 800064c:	f000 feb4 	bl	80013b8 <MX_USART2_UART_Init>
  MX_SubGHz_Phy_Init();
 8000650:	f00a f80f 	bl	800a672 <MX_SubGHz_Phy_Init>
  /* USER CODE BEGIN 2 */

  RadioInit();
 8000654:	f000 f8bc 	bl	80007d0 <RadioInit>

//  Radio.Send((uint8_t*)5,1);
  Radio.Rx(RX_TIMOUT_VALUE);
 8000658:	4b03      	ldr	r3, [pc, #12]	@ (8000668 <main+0x2c>)
 800065a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800065c:	f247 5030 	movw	r0, #30000	@ 0x7530
 8000660:	4798      	blx	r3
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000662:	bf00      	nop
 8000664:	e7fd      	b.n	8000662 <main+0x26>
 8000666:	bf00      	nop
 8000668:	0800bb64 	.word	0x0800bb64

0800066c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800066c:	b580      	push	{r7, lr}
 800066e:	b09a      	sub	sp, #104	@ 0x68
 8000670:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000672:	f107 0320 	add.w	r3, r7, #32
 8000676:	2248      	movs	r2, #72	@ 0x48
 8000678:	2100      	movs	r1, #0
 800067a:	4618      	mov	r0, r3
 800067c:	f00b f930 	bl	800b8e0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000680:	f107 0308 	add.w	r3, r7, #8
 8000684:	2200      	movs	r2, #0
 8000686:	601a      	str	r2, [r3, #0]
 8000688:	605a      	str	r2, [r3, #4]
 800068a:	609a      	str	r2, [r3, #8]
 800068c:	60da      	str	r2, [r3, #12]
 800068e:	611a      	str	r2, [r3, #16]
 8000690:	615a      	str	r2, [r3, #20]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000692:	f002 f831 	bl	80026f8 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8000696:	2000      	movs	r0, #0
 8000698:	f7ff ffba 	bl	8000610 <LL_RCC_LSE_SetDriveCapability>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800069c:	4b1f      	ldr	r3, [pc, #124]	@ (800071c <SystemClock_Config+0xb0>)
 800069e:	681b      	ldr	r3, [r3, #0]
 80006a0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80006a4:	4a1d      	ldr	r2, [pc, #116]	@ (800071c <SystemClock_Config+0xb0>)
 80006a6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80006aa:	6013      	str	r3, [r2, #0]
 80006ac:	4b1b      	ldr	r3, [pc, #108]	@ (800071c <SystemClock_Config+0xb0>)
 80006ae:	681b      	ldr	r3, [r3, #0]
 80006b0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80006b4:	607b      	str	r3, [r7, #4]
 80006b6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 80006b8:	2324      	movs	r3, #36	@ 0x24
 80006ba:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80006bc:	2381      	movs	r3, #129	@ 0x81
 80006be:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80006c0:	2301      	movs	r3, #1
 80006c2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 80006c4:	2300      	movs	r3, #0
 80006c6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_11;
 80006c8:	23b0      	movs	r3, #176	@ 0xb0
 80006ca:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80006cc:	2300      	movs	r3, #0
 80006ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006d0:	f107 0320 	add.w	r3, r7, #32
 80006d4:	4618      	mov	r0, r3
 80006d6:	f002 fab9 	bl	8002c4c <HAL_RCC_OscConfig>
 80006da:	4603      	mov	r3, r0
 80006dc:	2b00      	cmp	r3, #0
 80006de:	d001      	beq.n	80006e4 <SystemClock_Config+0x78>
  {
    Error_Handler();
 80006e0:	f000 f81e 	bl	8000720 <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK3|RCC_CLOCKTYPE_HCLK
 80006e4:	234f      	movs	r3, #79	@ 0x4f
 80006e6:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_SYSCLK|RCC_CLOCKTYPE_PCLK1
                              |RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80006e8:	2300      	movs	r3, #0
 80006ea:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006ec:	2300      	movs	r3, #0
 80006ee:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80006f0:	2300      	movs	r3, #0
 80006f2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006f4:	2300      	movs	r3, #0
 80006f6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLK3Divider = RCC_SYSCLK_DIV1;
 80006f8:	2300      	movs	r3, #0
 80006fa:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80006fc:	f107 0308 	add.w	r3, r7, #8
 8000700:	2102      	movs	r1, #2
 8000702:	4618      	mov	r0, r3
 8000704:	f002 fe24 	bl	8003350 <HAL_RCC_ClockConfig>
 8000708:	4603      	mov	r3, r0
 800070a:	2b00      	cmp	r3, #0
 800070c:	d001      	beq.n	8000712 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 800070e:	f000 f807 	bl	8000720 <Error_Handler>
  }
}
 8000712:	bf00      	nop
 8000714:	3768      	adds	r7, #104	@ 0x68
 8000716:	46bd      	mov	sp, r7
 8000718:	bd80      	pop	{r7, pc}
 800071a:	bf00      	nop
 800071c:	58000400 	.word	0x58000400

08000720 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000720:	b480      	push	{r7}
 8000722:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000724:	b672      	cpsid	i
}
 8000726:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000728:	bf00      	nop
 800072a:	e7fd      	b.n	8000728 <Error_Handler+0x8>

0800072c <OnTxDone>:
int16_t rssiVal;
int8_t snrVal;


void OnTxDone(void)
{
 800072c:	b480      	push	{r7}
 800072e:	af00      	add	r7, sp, #0
	txDone=1;
 8000730:	4b03      	ldr	r3, [pc, #12]	@ (8000740 <OnTxDone+0x14>)
 8000732:	2201      	movs	r2, #1
 8000734:	701a      	strb	r2, [r3, #0]
}
 8000736:	bf00      	nop
 8000738:	46bd      	mov	sp, r7
 800073a:	bc80      	pop	{r7}
 800073c:	4770      	bx	lr
 800073e:	bf00      	nop
 8000740:	20000033 	.word	0x20000033

08000744 <OnRxDone>:

void OnRxDone(uint8_t *payload, uint16_t size, int16_t rssi, int8_t snr)
{
 8000744:	b480      	push	{r7}
 8000746:	b085      	sub	sp, #20
 8000748:	af00      	add	r7, sp, #0
 800074a:	60f8      	str	r0, [r7, #12]
 800074c:	4608      	mov	r0, r1
 800074e:	4611      	mov	r1, r2
 8000750:	461a      	mov	r2, r3
 8000752:	4603      	mov	r3, r0
 8000754:	817b      	strh	r3, [r7, #10]
 8000756:	460b      	mov	r3, r1
 8000758:	813b      	strh	r3, [r7, #8]
 800075a:	4613      	mov	r3, r2
 800075c:	71fb      	strb	r3, [r7, #7]
	rssiVal=rssi;
 800075e:	4a07      	ldr	r2, [pc, #28]	@ (800077c <OnRxDone+0x38>)
 8000760:	893b      	ldrh	r3, [r7, #8]
 8000762:	8013      	strh	r3, [r2, #0]
	snrVal=snr;
 8000764:	4a06      	ldr	r2, [pc, #24]	@ (8000780 <OnRxDone+0x3c>)
 8000766:	79fb      	ldrb	r3, [r7, #7]
 8000768:	7013      	strb	r3, [r2, #0]
   // memcpy(message,payload,20);
    rxDone=1;
 800076a:	4b06      	ldr	r3, [pc, #24]	@ (8000784 <OnRxDone+0x40>)
 800076c:	2201      	movs	r2, #1
 800076e:	701a      	strb	r2, [r3, #0]

}
 8000770:	bf00      	nop
 8000772:	3714      	adds	r7, #20
 8000774:	46bd      	mov	sp, r7
 8000776:	bc80      	pop	{r7}
 8000778:	4770      	bx	lr
 800077a:	bf00      	nop
 800077c:	20000036 	.word	0x20000036
 8000780:	20000038 	.word	0x20000038
 8000784:	20000030 	.word	0x20000030

08000788 <OnTxTimeout>:

void OnTxTimeout(void)
{
 8000788:	b480      	push	{r7}
 800078a:	af00      	add	r7, sp, #0
	txTimout=1;
 800078c:	4b03      	ldr	r3, [pc, #12]	@ (800079c <OnTxTimeout+0x14>)
 800078e:	2201      	movs	r2, #1
 8000790:	701a      	strb	r2, [r3, #0]

}
 8000792:	bf00      	nop
 8000794:	46bd      	mov	sp, r7
 8000796:	bc80      	pop	{r7}
 8000798:	4770      	bx	lr
 800079a:	bf00      	nop
 800079c:	20000032 	.word	0x20000032

080007a0 <OnRxTimeout>:


void OnRxTimeout(void)
{
 80007a0:	b480      	push	{r7}
 80007a2:	af00      	add	r7, sp, #0
	rxTimout=1;
 80007a4:	4b03      	ldr	r3, [pc, #12]	@ (80007b4 <OnRxTimeout+0x14>)
 80007a6:	2201      	movs	r2, #1
 80007a8:	701a      	strb	r2, [r3, #0]
}
 80007aa:	bf00      	nop
 80007ac:	46bd      	mov	sp, r7
 80007ae:	bc80      	pop	{r7}
 80007b0:	4770      	bx	lr
 80007b2:	bf00      	nop
 80007b4:	20000031 	.word	0x20000031

080007b8 <OnRxError>:

void OnRxError(void)
{
 80007b8:	b480      	push	{r7}
 80007ba:	af00      	add	r7, sp, #0

	rxerror=1;
 80007bc:	4b03      	ldr	r3, [pc, #12]	@ (80007cc <OnRxError+0x14>)
 80007be:	2201      	movs	r2, #1
 80007c0:	701a      	strb	r2, [r3, #0]
}
 80007c2:	bf00      	nop
 80007c4:	46bd      	mov	sp, r7
 80007c6:	bc80      	pop	{r7}
 80007c8:	4770      	bx	lr
 80007ca:	bf00      	nop
 80007cc:	20000034 	.word	0x20000034

080007d0 <RadioInit>:



void RadioInit(void) {
 80007d0:	b590      	push	{r4, r7, lr}
 80007d2:	b08b      	sub	sp, #44	@ 0x2c
 80007d4:	af0a      	add	r7, sp, #40	@ 0x28
    static RadioEvents_t RadioEvents;  // Make sure it's static or global

    // Assign the callback functions
    RadioEvents.TxDone = OnTxDone;
 80007d6:	4b2a      	ldr	r3, [pc, #168]	@ (8000880 <RadioInit+0xb0>)
 80007d8:	4a2a      	ldr	r2, [pc, #168]	@ (8000884 <RadioInit+0xb4>)
 80007da:	601a      	str	r2, [r3, #0]
    RadioEvents.RxDone = OnRxDone;
 80007dc:	4b28      	ldr	r3, [pc, #160]	@ (8000880 <RadioInit+0xb0>)
 80007de:	4a2a      	ldr	r2, [pc, #168]	@ (8000888 <RadioInit+0xb8>)
 80007e0:	609a      	str	r2, [r3, #8]
    RadioEvents.TxTimeout = OnTxTimeout;
 80007e2:	4b27      	ldr	r3, [pc, #156]	@ (8000880 <RadioInit+0xb0>)
 80007e4:	4a29      	ldr	r2, [pc, #164]	@ (800088c <RadioInit+0xbc>)
 80007e6:	605a      	str	r2, [r3, #4]
    RadioEvents.RxTimeout = OnRxTimeout;
 80007e8:	4b25      	ldr	r3, [pc, #148]	@ (8000880 <RadioInit+0xb0>)
 80007ea:	4a29      	ldr	r2, [pc, #164]	@ (8000890 <RadioInit+0xc0>)
 80007ec:	60da      	str	r2, [r3, #12]
    RadioEvents.RxError = OnRxError;
 80007ee:	4b24      	ldr	r3, [pc, #144]	@ (8000880 <RadioInit+0xb0>)
 80007f0:	4a28      	ldr	r2, [pc, #160]	@ (8000894 <RadioInit+0xc4>)
 80007f2:	611a      	str	r2, [r3, #16]

    // Initialize the radio with the events
    Radio.Init(&RadioEvents);
 80007f4:	4b28      	ldr	r3, [pc, #160]	@ (8000898 <RadioInit+0xc8>)
 80007f6:	681b      	ldr	r3, [r3, #0]
 80007f8:	4821      	ldr	r0, [pc, #132]	@ (8000880 <RadioInit+0xb0>)
 80007fa:	4798      	blx	r3

    Radio.SetChannel(RF_FREQUENCY);
 80007fc:	4b26      	ldr	r3, [pc, #152]	@ (8000898 <RadioInit+0xc8>)
 80007fe:	68db      	ldr	r3, [r3, #12]
 8000800:	4826      	ldr	r0, [pc, #152]	@ (800089c <RadioInit+0xcc>)
 8000802:	4798      	blx	r3

    Radio.SetTxConfig(MODEM_LORA,TX_OUTPUT_POWER,0,LORA_BANDWIDTH,LORA_SPREADING_FACTOR,LORA_CODINGRATE,
 8000804:	4b24      	ldr	r3, [pc, #144]	@ (8000898 <RadioInit+0xc8>)
 8000806:	69dc      	ldr	r4, [r3, #28]
 8000808:	f242 7310 	movw	r3, #10000	@ 0x2710
 800080c:	9308      	str	r3, [sp, #32]
 800080e:	2300      	movs	r3, #0
 8000810:	9307      	str	r3, [sp, #28]
 8000812:	2300      	movs	r3, #0
 8000814:	9306      	str	r3, [sp, #24]
 8000816:	2300      	movs	r3, #0
 8000818:	9305      	str	r3, [sp, #20]
 800081a:	2301      	movs	r3, #1
 800081c:	9304      	str	r3, [sp, #16]
 800081e:	2300      	movs	r3, #0
 8000820:	9303      	str	r3, [sp, #12]
 8000822:	2308      	movs	r3, #8
 8000824:	9302      	str	r3, [sp, #8]
 8000826:	2301      	movs	r3, #1
 8000828:	9301      	str	r3, [sp, #4]
 800082a:	2307      	movs	r3, #7
 800082c:	9300      	str	r3, [sp, #0]
 800082e:	2300      	movs	r3, #0
 8000830:	2200      	movs	r2, #0
 8000832:	2116      	movs	r1, #22
 8000834:	2001      	movs	r0, #1
 8000836:	47a0      	blx	r4
    		LORA_PREAMBLE_LENGTH,LORA_FIX_LENGTH_PAYLOAD_ON,true,0,0,LORA_IQ_INVERSION_ON,TX_TIMOUT_VALUE);

    Radio.SetRxConfig(MODEM_LORA,LORA_BANDWIDTH,LORA_SPREADING_FACTOR,LORA_CODINGRATE,0,
 8000838:	4b17      	ldr	r3, [pc, #92]	@ (8000898 <RadioInit+0xc8>)
 800083a:	699c      	ldr	r4, [r3, #24]
 800083c:	2301      	movs	r3, #1
 800083e:	9309      	str	r3, [sp, #36]	@ 0x24
 8000840:	2300      	movs	r3, #0
 8000842:	9308      	str	r3, [sp, #32]
 8000844:	2300      	movs	r3, #0
 8000846:	9307      	str	r3, [sp, #28]
 8000848:	2300      	movs	r3, #0
 800084a:	9306      	str	r3, [sp, #24]
 800084c:	2301      	movs	r3, #1
 800084e:	9305      	str	r3, [sp, #20]
 8000850:	2300      	movs	r3, #0
 8000852:	9304      	str	r3, [sp, #16]
 8000854:	2300      	movs	r3, #0
 8000856:	9303      	str	r3, [sp, #12]
 8000858:	2305      	movs	r3, #5
 800085a:	9302      	str	r3, [sp, #8]
 800085c:	2308      	movs	r3, #8
 800085e:	9301      	str	r3, [sp, #4]
 8000860:	2300      	movs	r3, #0
 8000862:	9300      	str	r3, [sp, #0]
 8000864:	2301      	movs	r3, #1
 8000866:	2207      	movs	r2, #7
 8000868:	2100      	movs	r1, #0
 800086a:	2001      	movs	r0, #1
 800086c:	47a0      	blx	r4
    		LORA_PREAMBLE_LENGTH,LORA_SYMBOL_TIMEOUT,LORA_FIX_LENGTH_PAYLOAD_ON,0,true,0,0,LORA_IQ_INVERSION_ON,true);

    Radio.SetMaxPayloadLength(MODEM_LORA,MAX_APP_BUFFEE_SIZE);
 800086e:	4b0a      	ldr	r3, [pc, #40]	@ (8000898 <RadioInit+0xc8>)
 8000870:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000872:	21ff      	movs	r1, #255	@ 0xff
 8000874:	2001      	movs	r0, #1
 8000876:	4798      	blx	r3

}
 8000878:	bf00      	nop
 800087a:	3704      	adds	r7, #4
 800087c:	46bd      	mov	sp, r7
 800087e:	bd90      	pop	{r4, r7, pc}
 8000880:	2000003c 	.word	0x2000003c
 8000884:	0800072d 	.word	0x0800072d
 8000888:	08000745 	.word	0x08000745
 800088c:	08000789 	.word	0x08000789
 8000890:	080007a1 	.word	0x080007a1
 8000894:	080007b9 	.word	0x080007b9
 8000898:	0800bb64 	.word	0x0800bb64
 800089c:	3689cac0 	.word	0x3689cac0

080008a0 <LL_RCC_EnableRTC>:
  * @brief  Enable RTC
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
 80008a0:	b480      	push	{r7}
 80008a2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 80008a4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80008a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80008ac:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80008b0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80008b4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 80008b8:	bf00      	nop
 80008ba:	46bd      	mov	sp, r7
 80008bc:	bc80      	pop	{r7}
 80008be:	4770      	bx	lr

080008c0 <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_DAC
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 80008c0:	b480      	push	{r7}
 80008c2:	b085      	sub	sp, #20
 80008c4:	af00      	add	r7, sp, #0
 80008c6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 80008c8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80008cc:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80008ce:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	4313      	orrs	r3, r2
 80008d6:	658b      	str	r3, [r1, #88]	@ 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 80008d8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80008dc:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80008de:	687b      	ldr	r3, [r7, #4]
 80008e0:	4013      	ands	r3, r2
 80008e2:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80008e4:	68fb      	ldr	r3, [r7, #12]
}
 80008e6:	bf00      	nop
 80008e8:	3714      	adds	r7, #20
 80008ea:	46bd      	mov	sp, r7
 80008ec:	bc80      	pop	{r7}
 80008ee:	4770      	bx	lr

080008f0 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 80008f0:	b580      	push	{r7, lr}
 80008f2:	b08c      	sub	sp, #48	@ 0x30
 80008f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_AlarmTypeDef sAlarm = {0};
 80008f6:	1d3b      	adds	r3, r7, #4
 80008f8:	222c      	movs	r2, #44	@ 0x2c
 80008fa:	2100      	movs	r1, #0
 80008fc:	4618      	mov	r0, r3
 80008fe:	f00a ffef 	bl	800b8e0 <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000902:	4b22      	ldr	r3, [pc, #136]	@ (800098c <MX_RTC_Init+0x9c>)
 8000904:	4a22      	ldr	r2, [pc, #136]	@ (8000990 <MX_RTC_Init+0xa0>)
 8000906:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_PREDIV_A;
 8000908:	4b20      	ldr	r3, [pc, #128]	@ (800098c <MX_RTC_Init+0x9c>)
 800090a:	221f      	movs	r2, #31
 800090c:	609a      	str	r2, [r3, #8]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800090e:	4b1f      	ldr	r3, [pc, #124]	@ (800098c <MX_RTC_Init+0x9c>)
 8000910:	2200      	movs	r2, #0
 8000912:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8000914:	4b1d      	ldr	r3, [pc, #116]	@ (800098c <MX_RTC_Init+0x9c>)
 8000916:	2200      	movs	r2, #0
 8000918:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800091a:	4b1c      	ldr	r3, [pc, #112]	@ (800098c <MX_RTC_Init+0x9c>)
 800091c:	2200      	movs	r2, #0
 800091e:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000920:	4b1a      	ldr	r3, [pc, #104]	@ (800098c <MX_RTC_Init+0x9c>)
 8000922:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000926:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 8000928:	4b18      	ldr	r3, [pc, #96]	@ (800098c <MX_RTC_Init+0x9c>)
 800092a:	2200      	movs	r2, #0
 800092c:	621a      	str	r2, [r3, #32]
  hrtc.Init.BinMode = RTC_BINARY_ONLY;
 800092e:	4b17      	ldr	r3, [pc, #92]	@ (800098c <MX_RTC_Init+0x9c>)
 8000930:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000934:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000936:	4815      	ldr	r0, [pc, #84]	@ (800098c <MX_RTC_Init+0x9c>)
 8000938:	f003 f9c6 	bl	8003cc8 <HAL_RTC_Init>
 800093c:	4603      	mov	r3, r0
 800093e:	2b00      	cmp	r3, #0
 8000940:	d001      	beq.n	8000946 <MX_RTC_Init+0x56>
  {
    Error_Handler();
 8000942:	f7ff feed 	bl	8000720 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  if (HAL_RTCEx_SetSSRU_IT(&hrtc) != HAL_OK)
 8000946:	4811      	ldr	r0, [pc, #68]	@ (800098c <MX_RTC_Init+0x9c>)
 8000948:	f003 fcbc 	bl	80042c4 <HAL_RTCEx_SetSSRU_IT>
 800094c:	4603      	mov	r3, r0
 800094e:	2b00      	cmp	r3, #0
 8000950:	d001      	beq.n	8000956 <MX_RTC_Init+0x66>
  {
    Error_Handler();
 8000952:	f7ff fee5 	bl	8000720 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.BinaryAutoClr = RTC_ALARMSUBSECONDBIN_AUTOCLR_NO;
 8000956:	2300      	movs	r3, #0
 8000958:	623b      	str	r3, [r7, #32]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 800095a:	2300      	movs	r3, #0
 800095c:	60bb      	str	r3, [r7, #8]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 800095e:	2300      	movs	r3, #0
 8000960:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDBINMASK_NONE;
 8000962:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8000966:	61fb      	str	r3, [r7, #28]
  sAlarm.Alarm = RTC_ALARM_A;
 8000968:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800096c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, 0) != HAL_OK)
 800096e:	1d3b      	adds	r3, r7, #4
 8000970:	2200      	movs	r2, #0
 8000972:	4619      	mov	r1, r3
 8000974:	4805      	ldr	r0, [pc, #20]	@ (800098c <MX_RTC_Init+0x9c>)
 8000976:	f003 fa29 	bl	8003dcc <HAL_RTC_SetAlarm_IT>
 800097a:	4603      	mov	r3, r0
 800097c:	2b00      	cmp	r3, #0
 800097e:	d001      	beq.n	8000984 <MX_RTC_Init+0x94>
  {
    Error_Handler();
 8000980:	f7ff fece 	bl	8000720 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000984:	bf00      	nop
 8000986:	3730      	adds	r7, #48	@ 0x30
 8000988:	46bd      	mov	sp, r7
 800098a:	bd80      	pop	{r7, pc}
 800098c:	20000058 	.word	0x20000058
 8000990:	40002800 	.word	0x40002800

08000994 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8000994:	b580      	push	{r7, lr}
 8000996:	b090      	sub	sp, #64	@ 0x40
 8000998:	af00      	add	r7, sp, #0
 800099a:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800099c:	f107 0308 	add.w	r3, r7, #8
 80009a0:	2238      	movs	r2, #56	@ 0x38
 80009a2:	2100      	movs	r1, #0
 80009a4:	4618      	mov	r0, r3
 80009a6:	f00a ff9b 	bl	800b8e0 <memset>
  if(rtcHandle->Instance==RTC)
 80009aa:	687b      	ldr	r3, [r7, #4]
 80009ac:	681b      	ldr	r3, [r3, #0]
 80009ae:	4a16      	ldr	r2, [pc, #88]	@ (8000a08 <HAL_RTC_MspInit+0x74>)
 80009b0:	4293      	cmp	r3, r2
 80009b2:	d125      	bne.n	8000a00 <HAL_RTC_MspInit+0x6c>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80009b4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80009b8:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80009ba:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80009be:	63fb      	str	r3, [r7, #60]	@ 0x3c

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80009c0:	f107 0308 	add.w	r3, r7, #8
 80009c4:	4618      	mov	r0, r3
 80009c6:	f003 f865 	bl	8003a94 <HAL_RCCEx_PeriphCLKConfig>
 80009ca:	4603      	mov	r3, r0
 80009cc:	2b00      	cmp	r3, #0
 80009ce:	d001      	beq.n	80009d4 <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 80009d0:	f7ff fea6 	bl	8000720 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 80009d4:	f7ff ff64 	bl	80008a0 <LL_RCC_EnableRTC>
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 80009d8:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 80009dc:	f7ff ff70 	bl	80008c0 <LL_APB1_GRP1_EnableClock>

    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(TAMP_STAMP_LSECSS_SSRU_IRQn, 0, 0);
 80009e0:	2200      	movs	r2, #0
 80009e2:	2100      	movs	r1, #0
 80009e4:	2002      	movs	r0, #2
 80009e6:	f001 f820 	bl	8001a2a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TAMP_STAMP_LSECSS_SSRU_IRQn);
 80009ea:	2002      	movs	r0, #2
 80009ec:	f001 f837 	bl	8001a5e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 80009f0:	2200      	movs	r2, #0
 80009f2:	2100      	movs	r1, #0
 80009f4:	202a      	movs	r0, #42	@ 0x2a
 80009f6:	f001 f818 	bl	8001a2a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 80009fa:	202a      	movs	r0, #42	@ 0x2a
 80009fc:	f001 f82f 	bl	8001a5e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8000a00:	bf00      	nop
 8000a02:	3740      	adds	r7, #64	@ 0x40
 8000a04:	46bd      	mov	sp, r7
 8000a06:	bd80      	pop	{r7, pc}
 8000a08:	40002800 	.word	0x40002800

08000a0c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a0c:	b480      	push	{r7}
 8000a0e:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a10:	bf00      	nop
 8000a12:	46bd      	mov	sp, r7
 8000a14:	bc80      	pop	{r7}
 8000a16:	4770      	bx	lr

08000a18 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a18:	b480      	push	{r7}
 8000a1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000a1c:	bf00      	nop
 8000a1e:	e7fd      	b.n	8000a1c <NMI_Handler+0x4>

08000a20 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a20:	b480      	push	{r7}
 8000a22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a24:	bf00      	nop
 8000a26:	e7fd      	b.n	8000a24 <HardFault_Handler+0x4>

08000a28 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a28:	b480      	push	{r7}
 8000a2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a2c:	bf00      	nop
 8000a2e:	e7fd      	b.n	8000a2c <MemManage_Handler+0x4>

08000a30 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a30:	b480      	push	{r7}
 8000a32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a34:	bf00      	nop
 8000a36:	e7fd      	b.n	8000a34 <BusFault_Handler+0x4>

08000a38 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a38:	b480      	push	{r7}
 8000a3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a3c:	bf00      	nop
 8000a3e:	e7fd      	b.n	8000a3c <UsageFault_Handler+0x4>

08000a40 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000a40:	b480      	push	{r7}
 8000a42:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000a44:	bf00      	nop
 8000a46:	46bd      	mov	sp, r7
 8000a48:	bc80      	pop	{r7}
 8000a4a:	4770      	bx	lr

08000a4c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a4c:	b480      	push	{r7}
 8000a4e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a50:	bf00      	nop
 8000a52:	46bd      	mov	sp, r7
 8000a54:	bc80      	pop	{r7}
 8000a56:	4770      	bx	lr

08000a58 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000a58:	b480      	push	{r7}
 8000a5a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000a5c:	bf00      	nop
 8000a5e:	46bd      	mov	sp, r7
 8000a60:	bc80      	pop	{r7}
 8000a62:	4770      	bx	lr

08000a64 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a64:	b480      	push	{r7}
 8000a66:	af00      	add	r7, sp, #0

  /* USER CODE END SysTick_IRQn 0 */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a68:	bf00      	nop
 8000a6a:	46bd      	mov	sp, r7
 8000a6c:	bc80      	pop	{r7}
 8000a6e:	4770      	bx	lr

08000a70 <TAMP_STAMP_LSECSS_SSRU_IRQHandler>:

/**
  * @brief This function handles RTC Tamper, RTC TimeStamp, LSECSS and RTC SSRU Interrupts.
  */
void TAMP_STAMP_LSECSS_SSRU_IRQHandler(void)
{
 8000a70:	b580      	push	{r7, lr}
 8000a72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TAMP_STAMP_LSECSS_SSRU_IRQn 0 */

  /* USER CODE END TAMP_STAMP_LSECSS_SSRU_IRQn 0 */
  HAL_RTCEx_SSRUIRQHandler(&hrtc);
 8000a74:	4802      	ldr	r0, [pc, #8]	@ (8000a80 <TAMP_STAMP_LSECSS_SSRU_IRQHandler+0x10>)
 8000a76:	f003 fc61 	bl	800433c <HAL_RTCEx_SSRUIRQHandler>
  /* USER CODE BEGIN TAMP_STAMP_LSECSS_SSRU_IRQn 1 */

  /* USER CODE END TAMP_STAMP_LSECSS_SSRU_IRQn 1 */
}
 8000a7a:	bf00      	nop
 8000a7c:	bd80      	pop	{r7, pc}
 8000a7e:	bf00      	nop
 8000a80:	20000058 	.word	0x20000058

08000a84 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 Channel 1 Interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000a84:	b580      	push	{r7, lr}
 8000a86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8000a88:	4802      	ldr	r0, [pc, #8]	@ (8000a94 <DMA1_Channel1_IRQHandler+0x10>)
 8000a8a:	f001 fa7f 	bl	8001f8c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000a8e:	bf00      	nop
 8000a90:	bd80      	pop	{r7, pc}
 8000a92:	bf00      	nop
 8000a94:	20000138 	.word	0x20000138

08000a98 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 Interrupt.
  */
void USART2_IRQHandler(void)
{
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000a9c:	4802      	ldr	r0, [pc, #8]	@ (8000aa8 <USART2_IRQHandler+0x10>)
 8000a9e:	f004 faa7 	bl	8004ff0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000aa2:	bf00      	nop
 8000aa4:	bd80      	pop	{r7, pc}
 8000aa6:	bf00      	nop
 8000aa8:	200000a4 	.word	0x200000a4

08000aac <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC Alarms (A and B) Interrupt.
  */
void RTC_Alarm_IRQHandler(void)
{
 8000aac:	b580      	push	{r7, lr}
 8000aae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8000ab0:	4802      	ldr	r0, [pc, #8]	@ (8000abc <RTC_Alarm_IRQHandler+0x10>)
 8000ab2:	f003 faf3 	bl	800409c <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 8000ab6:	bf00      	nop
 8000ab8:	bd80      	pop	{r7, pc}
 8000aba:	bf00      	nop
 8000abc:	20000058 	.word	0x20000058

08000ac0 <SUBGHZ_Radio_IRQHandler>:

/**
  * @brief This function handles SUBGHZ Radio Interrupt.
  */
void SUBGHZ_Radio_IRQHandler(void)
{
 8000ac0:	b580      	push	{r7, lr}
 8000ac2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 0 */

  /* USER CODE END SUBGHZ_Radio_IRQn 0 */
  HAL_SUBGHZ_IRQHandler(&hsubghz);
 8000ac4:	4802      	ldr	r0, [pc, #8]	@ (8000ad0 <SUBGHZ_Radio_IRQHandler+0x10>)
 8000ac6:	f003 ffa7 	bl	8004a18 <HAL_SUBGHZ_IRQHandler>
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 1 */

  /* USER CODE END SUBGHZ_Radio_IRQn 1 */
}
 8000aca:	bf00      	nop
 8000acc:	bd80      	pop	{r7, pc}
 8000ace:	bf00      	nop
 8000ad0:	20000090 	.word	0x20000090

08000ad4 <LL_AHB2_GRP1_EnableClock>:
{
 8000ad4:	b480      	push	{r7}
 8000ad6:	b085      	sub	sp, #20
 8000ad8:	af00      	add	r7, sp, #0
 8000ada:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000adc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000ae0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000ae2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	4313      	orrs	r3, r2
 8000aea:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000aec:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000af0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	4013      	ands	r3, r2
 8000af6:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000af8:	68fb      	ldr	r3, [r7, #12]
}
 8000afa:	bf00      	nop
 8000afc:	3714      	adds	r7, #20
 8000afe:	46bd      	mov	sp, r7
 8000b00:	bc80      	pop	{r7}
 8000b02:	4770      	bx	lr

08000b04 <BSP_RADIO_Init>:
/**
  * @brief  Init Radio Switch
  * @retval BSP status
  */
int32_t BSP_RADIO_Init(void)
{
 8000b04:	b580      	push	{r7, lr}
 8000b06:	b086      	sub	sp, #24
 8000b08:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  gpio_init_structure = {0};
 8000b0a:	1d3b      	adds	r3, r7, #4
 8000b0c:	2200      	movs	r2, #0
 8000b0e:	601a      	str	r2, [r3, #0]
 8000b10:	605a      	str	r2, [r3, #4]
 8000b12:	609a      	str	r2, [r3, #8]
 8000b14:	60da      	str	r2, [r3, #12]
 8000b16:	611a      	str	r2, [r3, #16]

  /* Enable the Radio Switch Clock */
  RF_SW_CTRL3_GPIO_CLK_ENABLE();
 8000b18:	2004      	movs	r0, #4
 8000b1a:	f7ff ffdb 	bl	8000ad4 <LL_AHB2_GRP1_EnableClock>

  /* Configure the Radio Switch pin */
  gpio_init_structure.Pin   = RF_SW_CTRL1_PIN;
 8000b1e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000b22:	607b      	str	r3, [r7, #4]
  gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8000b24:	2301      	movs	r3, #1
 8000b26:	60bb      	str	r3, [r7, #8]
  gpio_init_structure.Pull  = GPIO_NOPULL;
 8000b28:	2300      	movs	r3, #0
 8000b2a:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b2c:	2303      	movs	r3, #3
 8000b2e:	613b      	str	r3, [r7, #16]

  HAL_GPIO_Init(RF_SW_CTRL1_GPIO_PORT, &gpio_init_structure);
 8000b30:	1d3b      	adds	r3, r7, #4
 8000b32:	4619      	mov	r1, r3
 8000b34:	4813      	ldr	r0, [pc, #76]	@ (8000b84 <BSP_RADIO_Init+0x80>)
 8000b36:	f001 fb99 	bl	800226c <HAL_GPIO_Init>

  gpio_init_structure.Pin = RF_SW_CTRL2_PIN;
 8000b3a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000b3e:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(RF_SW_CTRL2_GPIO_PORT, &gpio_init_structure);
 8000b40:	1d3b      	adds	r3, r7, #4
 8000b42:	4619      	mov	r1, r3
 8000b44:	4810      	ldr	r0, [pc, #64]	@ (8000b88 <BSP_RADIO_Init+0x84>)
 8000b46:	f001 fb91 	bl	800226c <HAL_GPIO_Init>

  gpio_init_structure.Pin = RF_SW_CTRL3_PIN;
 8000b4a:	2308      	movs	r3, #8
 8000b4c:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(RF_SW_CTRL3_GPIO_PORT, &gpio_init_structure);
 8000b4e:	1d3b      	adds	r3, r7, #4
 8000b50:	4619      	mov	r1, r3
 8000b52:	480d      	ldr	r0, [pc, #52]	@ (8000b88 <BSP_RADIO_Init+0x84>)
 8000b54:	f001 fb8a 	bl	800226c <HAL_GPIO_Init>

  HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET);
 8000b58:	2200      	movs	r2, #0
 8000b5a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000b5e:	480a      	ldr	r0, [pc, #40]	@ (8000b88 <BSP_RADIO_Init+0x84>)
 8000b60:	f001 fdb2 	bl	80026c8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET);
 8000b64:	2200      	movs	r2, #0
 8000b66:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000b6a:	4806      	ldr	r0, [pc, #24]	@ (8000b84 <BSP_RADIO_Init+0x80>)
 8000b6c:	f001 fdac 	bl	80026c8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_RESET);
 8000b70:	2200      	movs	r2, #0
 8000b72:	2108      	movs	r1, #8
 8000b74:	4804      	ldr	r0, [pc, #16]	@ (8000b88 <BSP_RADIO_Init+0x84>)
 8000b76:	f001 fda7 	bl	80026c8 <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 8000b7a:	2300      	movs	r3, #0
}
 8000b7c:	4618      	mov	r0, r3
 8000b7e:	3718      	adds	r7, #24
 8000b80:	46bd      	mov	sp, r7
 8000b82:	bd80      	pop	{r7, pc}
 8000b84:	48000400 	.word	0x48000400
 8000b88:	48000800 	.word	0x48000800

08000b8c <BSP_RADIO_ConfigRFSwitch>:
  *           @arg RADIO_SWITCH_RFO_LP
  *           @arg RADIO_SWITCH_RFO_HP
  * @retval BSP status
  */
int32_t BSP_RADIO_ConfigRFSwitch(BSP_RADIO_Switch_TypeDef Config)
{
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	b082      	sub	sp, #8
 8000b90:	af00      	add	r7, sp, #0
 8000b92:	4603      	mov	r3, r0
 8000b94:	71fb      	strb	r3, [r7, #7]
  switch (Config)
 8000b96:	79fb      	ldrb	r3, [r7, #7]
 8000b98:	2b03      	cmp	r3, #3
 8000b9a:	d853      	bhi.n	8000c44 <BSP_RADIO_ConfigRFSwitch+0xb8>
 8000b9c:	a201      	add	r2, pc, #4	@ (adr r2, 8000ba4 <BSP_RADIO_ConfigRFSwitch+0x18>)
 8000b9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ba2:	bf00      	nop
 8000ba4:	08000bb5 	.word	0x08000bb5
 8000ba8:	08000bd9 	.word	0x08000bd9
 8000bac:	08000bfd 	.word	0x08000bfd
 8000bb0:	08000c21 	.word	0x08000c21
  {
    case RADIO_SWITCH_OFF:
    {
      /* Turn off switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_RESET);
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	2108      	movs	r1, #8
 8000bb8:	4825      	ldr	r0, [pc, #148]	@ (8000c50 <BSP_RADIO_ConfigRFSwitch+0xc4>)
 8000bba:	f001 fd85 	bl	80026c8 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET);
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000bc4:	4823      	ldr	r0, [pc, #140]	@ (8000c54 <BSP_RADIO_ConfigRFSwitch+0xc8>)
 8000bc6:	f001 fd7f 	bl	80026c8 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET);
 8000bca:	2200      	movs	r2, #0
 8000bcc:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000bd0:	481f      	ldr	r0, [pc, #124]	@ (8000c50 <BSP_RADIO_ConfigRFSwitch+0xc4>)
 8000bd2:	f001 fd79 	bl	80026c8 <HAL_GPIO_WritePin>
      break;
 8000bd6:	e036      	b.n	8000c46 <BSP_RADIO_ConfigRFSwitch+0xba>
    }
    case RADIO_SWITCH_RX:
    {
      /*Turns On in Rx Mode the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_SET);
 8000bd8:	2201      	movs	r2, #1
 8000bda:	2108      	movs	r1, #8
 8000bdc:	481c      	ldr	r0, [pc, #112]	@ (8000c50 <BSP_RADIO_ConfigRFSwitch+0xc4>)
 8000bde:	f001 fd73 	bl	80026c8 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_SET);
 8000be2:	2201      	movs	r2, #1
 8000be4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000be8:	481a      	ldr	r0, [pc, #104]	@ (8000c54 <BSP_RADIO_ConfigRFSwitch+0xc8>)
 8000bea:	f001 fd6d 	bl	80026c8 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET);
 8000bee:	2200      	movs	r2, #0
 8000bf0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000bf4:	4816      	ldr	r0, [pc, #88]	@ (8000c50 <BSP_RADIO_ConfigRFSwitch+0xc4>)
 8000bf6:	f001 fd67 	bl	80026c8 <HAL_GPIO_WritePin>
      break;
 8000bfa:	e024      	b.n	8000c46 <BSP_RADIO_ConfigRFSwitch+0xba>
    }
    case RADIO_SWITCH_RFO_LP:
    {
      /*Turns On in Tx Low Power the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_SET);
 8000bfc:	2201      	movs	r2, #1
 8000bfe:	2108      	movs	r1, #8
 8000c00:	4813      	ldr	r0, [pc, #76]	@ (8000c50 <BSP_RADIO_ConfigRFSwitch+0xc4>)
 8000c02:	f001 fd61 	bl	80026c8 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_SET);
 8000c06:	2201      	movs	r2, #1
 8000c08:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000c0c:	4811      	ldr	r0, [pc, #68]	@ (8000c54 <BSP_RADIO_ConfigRFSwitch+0xc8>)
 8000c0e:	f001 fd5b 	bl	80026c8 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_SET);
 8000c12:	2201      	movs	r2, #1
 8000c14:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000c18:	480d      	ldr	r0, [pc, #52]	@ (8000c50 <BSP_RADIO_ConfigRFSwitch+0xc4>)
 8000c1a:	f001 fd55 	bl	80026c8 <HAL_GPIO_WritePin>
      break;
 8000c1e:	e012      	b.n	8000c46 <BSP_RADIO_ConfigRFSwitch+0xba>
    }
    case RADIO_SWITCH_RFO_HP:
    {
      /*Turns On in Tx High Power the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_SET);
 8000c20:	2201      	movs	r2, #1
 8000c22:	2108      	movs	r1, #8
 8000c24:	480a      	ldr	r0, [pc, #40]	@ (8000c50 <BSP_RADIO_ConfigRFSwitch+0xc4>)
 8000c26:	f001 fd4f 	bl	80026c8 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET);
 8000c2a:	2200      	movs	r2, #0
 8000c2c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000c30:	4808      	ldr	r0, [pc, #32]	@ (8000c54 <BSP_RADIO_ConfigRFSwitch+0xc8>)
 8000c32:	f001 fd49 	bl	80026c8 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_SET);
 8000c36:	2201      	movs	r2, #1
 8000c38:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000c3c:	4804      	ldr	r0, [pc, #16]	@ (8000c50 <BSP_RADIO_ConfigRFSwitch+0xc4>)
 8000c3e:	f001 fd43 	bl	80026c8 <HAL_GPIO_WritePin>
      break;
 8000c42:	e000      	b.n	8000c46 <BSP_RADIO_ConfigRFSwitch+0xba>
    }
    default:
      break;
 8000c44:	bf00      	nop
  }

  return BSP_ERROR_NONE;
 8000c46:	2300      	movs	r3, #0
}
 8000c48:	4618      	mov	r0, r3
 8000c4a:	3708      	adds	r7, #8
 8000c4c:	46bd      	mov	sp, r7
 8000c4e:	bd80      	pop	{r7, pc}
 8000c50:	48000800 	.word	0x48000800
 8000c54:	48000400 	.word	0x48000400

08000c58 <BSP_RADIO_GetTxConfig>:
  *  RADIO_CONF_RFO_LP_HP
  *  RADIO_CONF_RFO_LP
  *  RADIO_CONF_RFO_HP
  */
int32_t BSP_RADIO_GetTxConfig(void)
{
 8000c58:	b480      	push	{r7}
 8000c5a:	af00      	add	r7, sp, #0
  return RADIO_CONF_RFO_LP_HP;
 8000c5c:	2300      	movs	r3, #0
}
 8000c5e:	4618      	mov	r0, r3
 8000c60:	46bd      	mov	sp, r7
 8000c62:	bc80      	pop	{r7}
 8000c64:	4770      	bx	lr

08000c66 <BSP_RADIO_IsTCXO>:
  * @retval
  *  RADIO_CONF_TCXO_NOT_SUPPORTED
  *  RADIO_CONF_TCXO_SUPPORTED
  */
int32_t BSP_RADIO_IsTCXO(void)
{
 8000c66:	b480      	push	{r7}
 8000c68:	af00      	add	r7, sp, #0
  return RADIO_CONF_TCXO_NOT_SUPPORTED;
 8000c6a:	2300      	movs	r3, #0
}
 8000c6c:	4618      	mov	r0, r3
 8000c6e:	46bd      	mov	sp, r7
 8000c70:	bc80      	pop	{r7}
 8000c72:	4770      	bx	lr

08000c74 <BSP_RADIO_IsDCDC>:
  * @retval
  *  RADIO_CONF_DCDC_NOT_SUPPORTED
  *  RADIO_CONF_DCDC_SUPPORTED
  */
int32_t BSP_RADIO_IsDCDC(void)
{
 8000c74:	b480      	push	{r7}
 8000c76:	af00      	add	r7, sp, #0
  return RADIO_CONF_DCDC_SUPPORTED;
 8000c78:	2301      	movs	r3, #1
}
 8000c7a:	4618      	mov	r0, r3
 8000c7c:	46bd      	mov	sp, r7
 8000c7e:	bc80      	pop	{r7}
 8000c80:	4770      	bx	lr

08000c82 <BSP_RADIO_GetRFOMaxPowerConfig>:
  * @retval
  *    RADIO_CONF_RFO_LP_MAX_15_dBm for LP mode
  *    RADIO_CONF_RFO_HP_MAX_22_dBm for HP mode
  */
int32_t BSP_RADIO_GetRFOMaxPowerConfig(BSP_RADIO_RFOMaxPowerConfig_TypeDef Config)
{
 8000c82:	b480      	push	{r7}
 8000c84:	b085      	sub	sp, #20
 8000c86:	af00      	add	r7, sp, #0
 8000c88:	4603      	mov	r3, r0
 8000c8a:	71fb      	strb	r3, [r7, #7]
  int32_t ret;

  if(Config == RADIO_RFO_LP_MAXPOWER)
 8000c8c:	79fb      	ldrb	r3, [r7, #7]
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	d102      	bne.n	8000c98 <BSP_RADIO_GetRFOMaxPowerConfig+0x16>
  {
    ret = RADIO_CONF_RFO_LP_MAX_15_dBm;
 8000c92:	230f      	movs	r3, #15
 8000c94:	60fb      	str	r3, [r7, #12]
 8000c96:	e001      	b.n	8000c9c <BSP_RADIO_GetRFOMaxPowerConfig+0x1a>
  }
  else
  {
    ret = RADIO_CONF_RFO_HP_MAX_22_dBm;
 8000c98:	2316      	movs	r3, #22
 8000c9a:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8000c9c:	68fb      	ldr	r3, [r7, #12]
}
 8000c9e:	4618      	mov	r0, r3
 8000ca0:	3714      	adds	r7, #20
 8000ca2:	46bd      	mov	sp, r7
 8000ca4:	bc80      	pop	{r7}
 8000ca6:	4770      	bx	lr

08000ca8 <LL_APB3_GRP1_EnableClock>:
  * @param  Periphs This parameter can be a combination of the following values:
  *         @arg @ref LL_APB3_GRP1_PERIPH_SUBGHZSPI
  * @retval None
  */
__STATIC_INLINE void LL_APB3_GRP1_EnableClock(uint32_t Periphs)
{
 8000ca8:	b480      	push	{r7}
 8000caa:	b085      	sub	sp, #20
 8000cac:	af00      	add	r7, sp, #0
 8000cae:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB3ENR, Periphs);
 8000cb0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000cb4:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8000cb6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	4313      	orrs	r3, r2
 8000cbe:	664b      	str	r3, [r1, #100]	@ 0x64
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB3ENR, Periphs);
 8000cc0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000cc4:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	4013      	ands	r3, r2
 8000cca:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000ccc:	68fb      	ldr	r3, [r7, #12]
}
 8000cce:	bf00      	nop
 8000cd0:	3714      	adds	r7, #20
 8000cd2:	46bd      	mov	sp, r7
 8000cd4:	bc80      	pop	{r7}
 8000cd6:	4770      	bx	lr

08000cd8 <MX_SUBGHZ_Init>:

SUBGHZ_HandleTypeDef hsubghz;

/* SUBGHZ init function */
void MX_SUBGHZ_Init(void)
{
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	af00      	add	r7, sp, #0
  /* USER CODE END SUBGHZ_Init 0 */

  /* USER CODE BEGIN SUBGHZ_Init 1 */

  /* USER CODE END SUBGHZ_Init 1 */
  hsubghz.Init.BaudratePrescaler = SUBGHZSPI_BAUDRATEPRESCALER_4;
 8000cdc:	4b06      	ldr	r3, [pc, #24]	@ (8000cf8 <MX_SUBGHZ_Init+0x20>)
 8000cde:	2208      	movs	r2, #8
 8000ce0:	601a      	str	r2, [r3, #0]
  if (HAL_SUBGHZ_Init(&hsubghz) != HAL_OK)
 8000ce2:	4805      	ldr	r0, [pc, #20]	@ (8000cf8 <MX_SUBGHZ_Init+0x20>)
 8000ce4:	f003 fc16 	bl	8004514 <HAL_SUBGHZ_Init>
 8000ce8:	4603      	mov	r3, r0
 8000cea:	2b00      	cmp	r3, #0
 8000cec:	d001      	beq.n	8000cf2 <MX_SUBGHZ_Init+0x1a>
  {
    Error_Handler();
 8000cee:	f7ff fd17 	bl	8000720 <Error_Handler>
  }
  /* USER CODE BEGIN SUBGHZ_Init 2 */

  /* USER CODE END SUBGHZ_Init 2 */

}
 8000cf2:	bf00      	nop
 8000cf4:	bd80      	pop	{r7, pc}
 8000cf6:	bf00      	nop
 8000cf8:	20000090 	.word	0x20000090

08000cfc <HAL_SUBGHZ_MspInit>:

void HAL_SUBGHZ_MspInit(SUBGHZ_HandleTypeDef* subghzHandle)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	b082      	sub	sp, #8
 8000d00:	af00      	add	r7, sp, #0
 8000d02:	6078      	str	r0, [r7, #4]

  /* USER CODE BEGIN SUBGHZ_MspInit 0 */

  /* USER CODE END SUBGHZ_MspInit 0 */
    /* SUBGHZ clock enable */
    __HAL_RCC_SUBGHZSPI_CLK_ENABLE();
 8000d04:	2001      	movs	r0, #1
 8000d06:	f7ff ffcf 	bl	8000ca8 <LL_APB3_GRP1_EnableClock>

    /* SUBGHZ interrupt Init */
    HAL_NVIC_SetPriority(SUBGHZ_Radio_IRQn, 0, 0);
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	2100      	movs	r1, #0
 8000d0e:	2032      	movs	r0, #50	@ 0x32
 8000d10:	f000 fe8b 	bl	8001a2a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SUBGHZ_Radio_IRQn);
 8000d14:	2032      	movs	r0, #50	@ 0x32
 8000d16:	f000 fea2 	bl	8001a5e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SUBGHZ_MspInit 1 */

  /* USER CODE END SUBGHZ_MspInit 1 */
}
 8000d1a:	bf00      	nop
 8000d1c:	3708      	adds	r7, #8
 8000d1e:	46bd      	mov	sp, r7
 8000d20:	bd80      	pop	{r7, pc}

08000d22 <LL_RCC_SetClkAfterWakeFromStop>:
{
 8000d22:	b480      	push	{r7}
 8000d24:	b083      	sub	sp, #12
 8000d26:	af00      	add	r7, sp, #0
 8000d28:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Clock);
 8000d2a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000d2e:	689b      	ldr	r3, [r3, #8]
 8000d30:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8000d34:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	4313      	orrs	r3, r2
 8000d3c:	608b      	str	r3, [r1, #8]
}
 8000d3e:	bf00      	nop
 8000d40:	370c      	adds	r7, #12
 8000d42:	46bd      	mov	sp, r7
 8000d44:	bc80      	pop	{r7}
 8000d46:	4770      	bx	lr

08000d48 <SystemApp_Init>:

/* USER CODE END PFP */

/* Exported functions ---------------------------------------------------------*/
void SystemApp_Init(void)
{
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SystemApp_Init_1 */

  /* USER CODE END SystemApp_Init_1 */

  /* Ensure that MSI is wake-up system clock */
  __HAL_RCC_WAKEUPSTOP_CLK_CONFIG(RCC_STOP_WAKEUPCLOCK_MSI);
 8000d4c:	2000      	movs	r0, #0
 8000d4e:	f7ff ffe8 	bl	8000d22 <LL_RCC_SetClkAfterWakeFromStop>

  /*Initialize timer and RTC*/
  UTIL_TIMER_Init();
 8000d52:	f00a f8a1 	bl	800ae98 <UTIL_TIMER_Init>
  SYS_TimerInitialisedFlag = 1;
 8000d56:	4b0a      	ldr	r3, [pc, #40]	@ (8000d80 <SystemApp_Init+0x38>)
 8000d58:	2201      	movs	r2, #1
 8000d5a:	701a      	strb	r2, [r3, #0]
  /* Initializes the SW probes pins and the monitor RF pins via Alternate Function */
  DBG_Init();
 8000d5c:	f000 f898 	bl	8000e90 <DBG_Init>

  /*Initialize the terminal */
  UTIL_ADV_TRACE_Init();
 8000d60:	f00a fb2a 	bl	800b3b8 <UTIL_ADV_TRACE_Init>
  UTIL_ADV_TRACE_RegisterTimeStampFunction(TimestampNow);
 8000d64:	4807      	ldr	r0, [pc, #28]	@ (8000d84 <SystemApp_Init+0x3c>)
 8000d66:	f00a fbc3 	bl	800b4f0 <UTIL_ADV_TRACE_RegisterTimeStampFunction>

  /*Set verbose LEVEL*/
  UTIL_ADV_TRACE_SetVerboseLevel(VERBOSE_LEVEL);
 8000d6a:	2002      	movs	r0, #2
 8000d6c:	f00a fbce 	bl	800b50c <UTIL_ADV_TRACE_SetVerboseLevel>

  /*Init low power manager*/
  UTIL_LPM_Init();
 8000d70:	f009 fd10 	bl	800a794 <UTIL_LPM_Init>
  /* Disable Stand-by mode */
  UTIL_LPM_SetOffMode((1 << CFG_LPM_APPLI_Id), UTIL_LPM_DISABLE);
 8000d74:	2101      	movs	r1, #1
 8000d76:	2001      	movs	r0, #1
 8000d78:	f009 fd4c 	bl	800a814 <UTIL_LPM_SetOffMode>
#endif /* LOW_POWER_DISABLE */

  /* USER CODE BEGIN SystemApp_Init_2 */

  /* USER CODE END SystemApp_Init_2 */
}
 8000d7c:	bf00      	nop
 8000d7e:	bd80      	pop	{r7, pc}
 8000d80:	2000009c 	.word	0x2000009c
 8000d84:	08000d89 	.word	0x08000d89

08000d88 <TimestampNow>:
/* USER CODE END EF */

/* Private functions ---------------------------------------------------------*/

static void TimestampNow(uint8_t *buff, uint16_t *size)
{
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	b086      	sub	sp, #24
 8000d8c:	af02      	add	r7, sp, #8
 8000d8e:	6078      	str	r0, [r7, #4]
 8000d90:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN TimestampNow_1 */

  /* USER CODE END TimestampNow_1 */
  SysTime_t curtime = SysTimeGet();
 8000d92:	f107 0308 	add.w	r3, r7, #8
 8000d96:	4618      	mov	r0, r3
 8000d98:	f009 fde0 	bl	800a95c <SysTimeGet>
  tiny_snprintf_like((char *)buff, MAX_TS_SIZE, "%ds%03d:", curtime.Seconds, curtime.SubSeconds);
 8000d9c:	68bb      	ldr	r3, [r7, #8]
 8000d9e:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8000da2:	9200      	str	r2, [sp, #0]
 8000da4:	4a07      	ldr	r2, [pc, #28]	@ (8000dc4 <TimestampNow+0x3c>)
 8000da6:	2110      	movs	r1, #16
 8000da8:	6878      	ldr	r0, [r7, #4]
 8000daa:	f000 f81d 	bl	8000de8 <tiny_snprintf_like>
  *size = strlen((char *)buff);
 8000dae:	6878      	ldr	r0, [r7, #4]
 8000db0:	f7ff f9e2 	bl	8000178 <strlen>
 8000db4:	4603      	mov	r3, r0
 8000db6:	b29a      	uxth	r2, r3
 8000db8:	683b      	ldr	r3, [r7, #0]
 8000dba:	801a      	strh	r2, [r3, #0]
  /* USER CODE BEGIN TimestampNow_2 */

  /* USER CODE END TimestampNow_2 */
}
 8000dbc:	bf00      	nop
 8000dbe:	3710      	adds	r7, #16
 8000dc0:	46bd      	mov	sp, r7
 8000dc2:	bd80      	pop	{r7, pc}
 8000dc4:	0800b950 	.word	0x0800b950

08000dc8 <UTIL_ADV_TRACE_PreSendHook>:

/* Disable StopMode when traces need to be printed */
void UTIL_ADV_TRACE_PreSendHook(void)
{
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UTIL_ADV_TRACE_PreSendHook_1 */

  /* USER CODE END UTIL_ADV_TRACE_PreSendHook_1 */
  UTIL_LPM_SetStopMode((1 << CFG_LPM_UART_TX_Id), UTIL_LPM_DISABLE);
 8000dcc:	2101      	movs	r1, #1
 8000dce:	2002      	movs	r0, #2
 8000dd0:	f009 fcf0 	bl	800a7b4 <UTIL_LPM_SetStopMode>
  /* USER CODE BEGIN UTIL_ADV_TRACE_PreSendHook_2 */

  /* USER CODE END UTIL_ADV_TRACE_PreSendHook_2 */
}
 8000dd4:	bf00      	nop
 8000dd6:	bd80      	pop	{r7, pc}

08000dd8 <UTIL_ADV_TRACE_PostSendHook>:
/* Re-enable StopMode when traces have been printed */
void UTIL_ADV_TRACE_PostSendHook(void)
{
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UTIL_LPM_SetStopMode_1 */

  /* USER CODE END UTIL_LPM_SetStopMode_1 */
  UTIL_LPM_SetStopMode((1 << CFG_LPM_UART_TX_Id), UTIL_LPM_ENABLE);
 8000ddc:	2100      	movs	r1, #0
 8000dde:	2002      	movs	r0, #2
 8000de0:	f009 fce8 	bl	800a7b4 <UTIL_LPM_SetStopMode>
  /* USER CODE BEGIN UTIL_LPM_SetStopMode_2 */

  /* USER CODE END UTIL_LPM_SetStopMode_2 */
}
 8000de4:	bf00      	nop
 8000de6:	bd80      	pop	{r7, pc}

08000de8 <tiny_snprintf_like>:

static void tiny_snprintf_like(char *buf, uint32_t maxsize, const char *strFormat, ...)
{
 8000de8:	b40c      	push	{r2, r3}
 8000dea:	b580      	push	{r7, lr}
 8000dec:	b084      	sub	sp, #16
 8000dee:	af00      	add	r7, sp, #0
 8000df0:	6078      	str	r0, [r7, #4]
 8000df2:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN tiny_snprintf_like_1 */

  /* USER CODE END tiny_snprintf_like_1 */
  va_list vaArgs;
  va_start(vaArgs, strFormat);
 8000df4:	f107 031c 	add.w	r3, r7, #28
 8000df8:	60fb      	str	r3, [r7, #12]
  UTIL_ADV_TRACE_VSNPRINTF(buf, maxsize, strFormat, vaArgs);
 8000dfa:	6839      	ldr	r1, [r7, #0]
 8000dfc:	68fb      	ldr	r3, [r7, #12]
 8000dfe:	69ba      	ldr	r2, [r7, #24]
 8000e00:	6878      	ldr	r0, [r7, #4]
 8000e02:	f009 fef7 	bl	800abf4 <tiny_vsnprintf_like>
  va_end(vaArgs);
  /* USER CODE BEGIN tiny_snprintf_like_2 */

  /* USER CODE END tiny_snprintf_like_2 */
}
 8000e06:	bf00      	nop
 8000e08:	3710      	adds	r7, #16
 8000e0a:	46bd      	mov	sp, r7
 8000e0c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000e10:	b002      	add	sp, #8
 8000e12:	4770      	bx	lr

08000e14 <HAL_InitTick>:

/**
  * @note This function overwrites the __weak one from HAL
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e14:	b480      	push	{r7}
 8000e16:	b083      	sub	sp, #12
 8000e18:	af00      	add	r7, sp, #0
 8000e1a:	6078      	str	r0, [r7, #4]
  /*Don't enable SysTick if TIMER_IF is based on other counters (e.g. RTC) */
  /* USER CODE BEGIN HAL_InitTick_1 */

  /* USER CODE END HAL_InitTick_1 */
  return HAL_OK;
 8000e1c:	2300      	movs	r3, #0
  /* USER CODE BEGIN HAL_InitTick_2 */

  /* USER CODE END HAL_InitTick_2 */
}
 8000e1e:	4618      	mov	r0, r3
 8000e20:	370c      	adds	r7, #12
 8000e22:	46bd      	mov	sp, r7
 8000e24:	bc80      	pop	{r7}
 8000e26:	4770      	bx	lr

08000e28 <HAL_GetTick>:

/**
  * @note This function overwrites the __weak one from HAL
  */
uint32_t HAL_GetTick(void)
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b082      	sub	sp, #8
 8000e2c:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 8000e2e:	2300      	movs	r3, #0
 8000e30:	607b      	str	r3, [r7, #4]
  /* TIMER_IF can be based on other counter the SysTick e.g. RTC */
  /* USER CODE BEGIN HAL_GetTick_1 */

  /* USER CODE END HAL_GetTick_1 */
  if (SYS_TimerInitialisedFlag == 0)
 8000e32:	4b06      	ldr	r3, [pc, #24]	@ (8000e4c <HAL_GetTick+0x24>)
 8000e34:	781b      	ldrb	r3, [r3, #0]
 8000e36:	2b00      	cmp	r3, #0
 8000e38:	d002      	beq.n	8000e40 <HAL_GetTick+0x18>

    /* USER CODE END HAL_GetTick_EarlyCall */
  }
  else
  {
    ret = TIMER_IF_GetTimerValue();
 8000e3a:	f000 f8f9 	bl	8001030 <TIMER_IF_GetTimerValue>
 8000e3e:	6078      	str	r0, [r7, #4]
  }
  /* USER CODE BEGIN HAL_GetTick_2 */

  /* USER CODE END HAL_GetTick_2 */
  return ret;
 8000e40:	687b      	ldr	r3, [r7, #4]
}
 8000e42:	4618      	mov	r0, r3
 8000e44:	3708      	adds	r7, #8
 8000e46:	46bd      	mov	sp, r7
 8000e48:	bd80      	pop	{r7, pc}
 8000e4a:	bf00      	nop
 8000e4c:	2000009c 	.word	0x2000009c

08000e50 <HAL_Delay>:

/**
  * @note This function overwrites the __weak one from HAL
  */
void HAL_Delay(__IO uint32_t Delay)
{
 8000e50:	b580      	push	{r7, lr}
 8000e52:	b082      	sub	sp, #8
 8000e54:	af00      	add	r7, sp, #0
 8000e56:	6078      	str	r0, [r7, #4]
  /* TIMER_IF can be based on other counter the SysTick e.g. RTC */
  /* USER CODE BEGIN HAL_Delay_1 */

  /* USER CODE END HAL_Delay_1 */
  TIMER_IF_DelayMs(Delay);
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	4618      	mov	r0, r3
 8000e5c:	f000 f96f 	bl	800113e <TIMER_IF_DelayMs>
  /* USER CODE BEGIN HAL_Delay_2 */

  /* USER CODE END HAL_Delay_2 */
}
 8000e60:	bf00      	nop
 8000e62:	3708      	adds	r7, #8
 8000e64:	46bd      	mov	sp, r7
 8000e66:	bd80      	pop	{r7, pc}

08000e68 <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 8000e68:	b480      	push	{r7}
 8000e6a:	b083      	sub	sp, #12
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8000e70:	4b06      	ldr	r3, [pc, #24]	@ (8000e8c <LL_EXTI_EnableIT_32_63+0x24>)
 8000e72:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8000e76:	4905      	ldr	r1, [pc, #20]	@ (8000e8c <LL_EXTI_EnableIT_32_63+0x24>)
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	4313      	orrs	r3, r2
 8000e7c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8000e80:	bf00      	nop
 8000e82:	370c      	adds	r7, #12
 8000e84:	46bd      	mov	sp, r7
 8000e86:	bc80      	pop	{r7}
 8000e88:	4770      	bx	lr
 8000e8a:	bf00      	nop
 8000e8c:	58000800 	.word	0x58000800

08000e90 <DBG_Init>:

/**
  * @brief Initializes the SW probes pins and the monitor RF pins via Alternate Function
  */
void DBG_Init(void)
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	af00      	add	r7, sp, #0
  HAL_DBGMCU_DisableDBGSleepMode();
  HAL_DBGMCU_DisableDBGStopMode();
  HAL_DBGMCU_DisableDBGStandbyMode();
#elif defined (DEBUGGER_ENABLED) && ( DEBUGGER_ENABLED == 1 )
  /*Debug power up request wakeup CBDGPWRUPREQ*/
  LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_46);
 8000e94:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8000e98:	f7ff ffe6 	bl	8000e68 <LL_EXTI_EnableIT_32_63>
  /* Disabled HAL_DBGMCU_  */
  HAL_DBGMCU_EnableDBGSleepMode();
 8000e9c:	f000 fcda 	bl	8001854 <HAL_DBGMCU_EnableDBGSleepMode>
  HAL_DBGMCU_EnableDBGStopMode();
 8000ea0:	f000 fcde 	bl	8001860 <HAL_DBGMCU_EnableDBGStopMode>
  HAL_DBGMCU_EnableDBGStandbyMode();
 8000ea4:	f000 fce2 	bl	800186c <HAL_DBGMCU_EnableDBGStandbyMode>
#endif /* DEBUG_RF_BUSY_ENABLED */

  /* USER CODE BEGIN DBG_Init_3 */

  /* USER CODE END DBG_Init_3 */
}
 8000ea8:	bf00      	nop
 8000eaa:	bd80      	pop	{r7, pc}

08000eac <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000eac:	b480      	push	{r7}
 8000eae:	af00      	add	r7, sp, #0

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
#endif
}
 8000eb0:	bf00      	nop
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	bc80      	pop	{r7}
 8000eb6:	4770      	bx	lr

08000eb8 <LL_RTC_TIME_GetSubSecond>:
  * @param  RTCx RTC Instance
  * @retval If binary mode is none, Value between Min_Data=0x0 and Max_Data=0x7FFF
  *         else Value between Min_Data=0x0 and Max_Data=0xFFFFFFFF
  */
__STATIC_INLINE uint32_t LL_RTC_TIME_GetSubSecond(RTC_TypeDef *RTCx)
{
 8000eb8:	b480      	push	{r7}
 8000eba:	b083      	sub	sp, #12
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RTCx->SSR, RTC_SSR_SS));
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	689b      	ldr	r3, [r3, #8]
}
 8000ec4:	4618      	mov	r0, r3
 8000ec6:	370c      	adds	r7, #12
 8000ec8:	46bd      	mov	sp, r7
 8000eca:	bc80      	pop	{r7}
 8000ecc:	4770      	bx	lr
	...

08000ed0 <TIMER_IF_Init>:

/* USER CODE END PFP */

/* Exported functions ---------------------------------------------------------*/
UTIL_TIMER_Status_t TIMER_IF_Init(void)
{
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	b082      	sub	sp, #8
 8000ed4:	af00      	add	r7, sp, #0
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 8000ed6:	2300      	movs	r3, #0
 8000ed8:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN TIMER_IF_Init */

  /* USER CODE END TIMER_IF_Init */
  if (RTC_Initialized == false)
 8000eda:	4b14      	ldr	r3, [pc, #80]	@ (8000f2c <TIMER_IF_Init+0x5c>)
 8000edc:	781b      	ldrb	r3, [r3, #0]
 8000ede:	f083 0301 	eor.w	r3, r3, #1
 8000ee2:	b2db      	uxtb	r3, r3
 8000ee4:	2b00      	cmp	r3, #0
 8000ee6:	d01b      	beq.n	8000f20 <TIMER_IF_Init+0x50>
  {
    hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 8000ee8:	4b11      	ldr	r3, [pc, #68]	@ (8000f30 <TIMER_IF_Init+0x60>)
 8000eea:	f04f 32ff 	mov.w	r2, #4294967295
 8000eee:	631a      	str	r2, [r3, #48]	@ 0x30
    /*Init RTC*/
    MX_RTC_Init();
 8000ef0:	f7ff fcfe 	bl	80008f0 <MX_RTC_Init>
    /*Stop Timer */
    TIMER_IF_StopTimer();
 8000ef4:	f000 f856 	bl	8000fa4 <TIMER_IF_StopTimer>
    /** DeActivate the Alarm A enabled by STM32CubeMX during MX_RTC_Init() */
    HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 8000ef8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000efc:	480c      	ldr	r0, [pc, #48]	@ (8000f30 <TIMER_IF_Init+0x60>)
 8000efe:	f003 f871 	bl	8003fe4 <HAL_RTC_DeactivateAlarm>
    /*overload RTC feature enable*/
    hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 8000f02:	4b0b      	ldr	r3, [pc, #44]	@ (8000f30 <TIMER_IF_Init+0x60>)
 8000f04:	f04f 32ff 	mov.w	r2, #4294967295
 8000f08:	631a      	str	r2, [r3, #48]	@ 0x30

    /*Enable Direct Read of the calendar registers (not through Shadow) */
    HAL_RTCEx_EnableBypassShadow(&hrtc);
 8000f0a:	4809      	ldr	r0, [pc, #36]	@ (8000f30 <TIMER_IF_Init+0x60>)
 8000f0c:	f003 f9a8 	bl	8004260 <HAL_RTCEx_EnableBypassShadow>
    /*Initialize MSB ticks*/
    TIMER_IF_BkUp_Write_MSBticks(0);
 8000f10:	2000      	movs	r0, #0
 8000f12:	f000 f9d3 	bl	80012bc <TIMER_IF_BkUp_Write_MSBticks>

    TIMER_IF_SetTimerContext();
 8000f16:	f000 f85f 	bl	8000fd8 <TIMER_IF_SetTimerContext>

    /* Register a task to associate to UTIL_TIMER_Irq() interrupt */
    UTIL_TIMER_IRQ_MAP_INIT();

    RTC_Initialized = true;
 8000f1a:	4b04      	ldr	r3, [pc, #16]	@ (8000f2c <TIMER_IF_Init+0x5c>)
 8000f1c:	2201      	movs	r2, #1
 8000f1e:	701a      	strb	r2, [r3, #0]
  }

  /* USER CODE BEGIN TIMER_IF_Init_Last */

  /* USER CODE END TIMER_IF_Init_Last */
  return ret;
 8000f20:	79fb      	ldrb	r3, [r7, #7]
}
 8000f22:	4618      	mov	r0, r3
 8000f24:	3708      	adds	r7, #8
 8000f26:	46bd      	mov	sp, r7
 8000f28:	bd80      	pop	{r7, pc}
 8000f2a:	bf00      	nop
 8000f2c:	2000009d 	.word	0x2000009d
 8000f30:	20000058 	.word	0x20000058

08000f34 <TIMER_IF_StartTimer>:

UTIL_TIMER_Status_t TIMER_IF_StartTimer(uint32_t timeout)
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b08e      	sub	sp, #56	@ 0x38
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 8000f3c:	2300      	movs	r3, #0
 8000f3e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  /* USER CODE BEGIN TIMER_IF_StartTimer */

  /* USER CODE END TIMER_IF_StartTimer */
  RTC_AlarmTypeDef sAlarm = {0};
 8000f42:	f107 0308 	add.w	r3, r7, #8
 8000f46:	222c      	movs	r2, #44	@ 0x2c
 8000f48:	2100      	movs	r1, #0
 8000f4a:	4618      	mov	r0, r3
 8000f4c:	f00a fcc8 	bl	800b8e0 <memset>
  /*Stop timer if one is already started*/
  TIMER_IF_StopTimer();
 8000f50:	f000 f828 	bl	8000fa4 <TIMER_IF_StopTimer>
  timeout += RtcTimerContext;
 8000f54:	4b11      	ldr	r3, [pc, #68]	@ (8000f9c <TIMER_IF_StartTimer+0x68>)
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	687a      	ldr	r2, [r7, #4]
 8000f5a:	4413      	add	r3, r2
 8000f5c:	607b      	str	r3, [r7, #4]

  TIMER_IF_DBG_PRINTF("Start timer: time=%d, alarm=%d\n\r",  GetTimerTicks(), timeout);
  /* starts timer*/
  sAlarm.BinaryAutoClr = RTC_ALARMSUBSECONDBIN_AUTOCLR_NO;
 8000f5e:	2300      	movs	r3, #0
 8000f60:	627b      	str	r3, [r7, #36]	@ 0x24
  sAlarm.AlarmTime.SubSeconds = UINT32_MAX - timeout;
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	43db      	mvns	r3, r3
 8000f66:	60fb      	str	r3, [r7, #12]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8000f68:	2300      	movs	r3, #0
 8000f6a:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDBINMASK_NONE;
 8000f6c:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8000f70:	623b      	str	r3, [r7, #32]
  sAlarm.Alarm = RTC_ALARM_A;
 8000f72:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000f76:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8000f78:	f107 0308 	add.w	r3, r7, #8
 8000f7c:	2201      	movs	r2, #1
 8000f7e:	4619      	mov	r1, r3
 8000f80:	4807      	ldr	r0, [pc, #28]	@ (8000fa0 <TIMER_IF_StartTimer+0x6c>)
 8000f82:	f002 ff23 	bl	8003dcc <HAL_RTC_SetAlarm_IT>
 8000f86:	4603      	mov	r3, r0
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	d001      	beq.n	8000f90 <TIMER_IF_StartTimer+0x5c>
  {
    Error_Handler();
 8000f8c:	f7ff fbc8 	bl	8000720 <Error_Handler>
  }
  /* USER CODE BEGIN TIMER_IF_StartTimer_Last */

  /* USER CODE END TIMER_IF_StartTimer_Last */
  return ret;
 8000f90:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
}
 8000f94:	4618      	mov	r0, r3
 8000f96:	3738      	adds	r7, #56	@ 0x38
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	bd80      	pop	{r7, pc}
 8000f9c:	200000a0 	.word	0x200000a0
 8000fa0:	20000058 	.word	0x20000058

08000fa4 <TIMER_IF_StopTimer>:

UTIL_TIMER_Status_t TIMER_IF_StopTimer(void)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b082      	sub	sp, #8
 8000fa8:	af00      	add	r7, sp, #0
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 8000faa:	2300      	movs	r3, #0
 8000fac:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN TIMER_IF_StopTimer */

  /* USER CODE END TIMER_IF_StopTimer */
  /* Clear RTC Alarm Flag */
  __HAL_RTC_ALARM_CLEAR_FLAG(&hrtc, RTC_FLAG_ALRAF);
 8000fae:	4b08      	ldr	r3, [pc, #32]	@ (8000fd0 <TIMER_IF_StopTimer+0x2c>)
 8000fb0:	2201      	movs	r2, #1
 8000fb2:	65da      	str	r2, [r3, #92]	@ 0x5c
  /* Disable the Alarm A interrupt */
  HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 8000fb4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000fb8:	4806      	ldr	r0, [pc, #24]	@ (8000fd4 <TIMER_IF_StopTimer+0x30>)
 8000fba:	f003 f813 	bl	8003fe4 <HAL_RTC_DeactivateAlarm>
  /*overload RTC feature enable*/
  hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 8000fbe:	4b05      	ldr	r3, [pc, #20]	@ (8000fd4 <TIMER_IF_StopTimer+0x30>)
 8000fc0:	f04f 32ff 	mov.w	r2, #4294967295
 8000fc4:	631a      	str	r2, [r3, #48]	@ 0x30
  /* USER CODE BEGIN TIMER_IF_StopTimer_Last */

  /* USER CODE END TIMER_IF_StopTimer_Last */
  return ret;
 8000fc6:	79fb      	ldrb	r3, [r7, #7]
}
 8000fc8:	4618      	mov	r0, r3
 8000fca:	3708      	adds	r7, #8
 8000fcc:	46bd      	mov	sp, r7
 8000fce:	bd80      	pop	{r7, pc}
 8000fd0:	40002800 	.word	0x40002800
 8000fd4:	20000058 	.word	0x20000058

08000fd8 <TIMER_IF_SetTimerContext>:

uint32_t TIMER_IF_SetTimerContext(void)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	af00      	add	r7, sp, #0
  /*store time context*/
  RtcTimerContext = GetTimerTicks();
 8000fdc:	f000 f98e 	bl	80012fc <GetTimerTicks>
 8000fe0:	4603      	mov	r3, r0
 8000fe2:	4a03      	ldr	r2, [pc, #12]	@ (8000ff0 <TIMER_IF_SetTimerContext+0x18>)
 8000fe4:	6013      	str	r3, [r2, #0]

  /* USER CODE END TIMER_IF_SetTimerContext */

  TIMER_IF_DBG_PRINTF("TIMER_IF_SetTimerContext=%d\n\r", RtcTimerContext);
  /*return time context*/
  return RtcTimerContext;
 8000fe6:	4b02      	ldr	r3, [pc, #8]	@ (8000ff0 <TIMER_IF_SetTimerContext+0x18>)
 8000fe8:	681b      	ldr	r3, [r3, #0]
}
 8000fea:	4618      	mov	r0, r3
 8000fec:	bd80      	pop	{r7, pc}
 8000fee:	bf00      	nop
 8000ff0:	200000a0 	.word	0x200000a0

08000ff4 <TIMER_IF_GetTimerContext>:

uint32_t TIMER_IF_GetTimerContext(void)
{
 8000ff4:	b480      	push	{r7}
 8000ff6:	af00      	add	r7, sp, #0

  /* USER CODE END TIMER_IF_GetTimerContext */

  TIMER_IF_DBG_PRINTF("TIMER_IF_GetTimerContext=%d\n\r", RtcTimerContext);
  /*return time context*/
  return RtcTimerContext;
 8000ff8:	4b02      	ldr	r3, [pc, #8]	@ (8001004 <TIMER_IF_GetTimerContext+0x10>)
 8000ffa:	681b      	ldr	r3, [r3, #0]
}
 8000ffc:	4618      	mov	r0, r3
 8000ffe:	46bd      	mov	sp, r7
 8001000:	bc80      	pop	{r7}
 8001002:	4770      	bx	lr
 8001004:	200000a0 	.word	0x200000a0

08001008 <TIMER_IF_GetTimerElapsedTime>:

uint32_t TIMER_IF_GetTimerElapsedTime(void)
{
 8001008:	b580      	push	{r7, lr}
 800100a:	b082      	sub	sp, #8
 800100c:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 800100e:	2300      	movs	r3, #0
 8001010:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetTimerElapsedTime */

  /* USER CODE END TIMER_IF_GetTimerElapsedTime */
  ret = ((uint32_t)(GetTimerTicks() - RtcTimerContext));
 8001012:	f000 f973 	bl	80012fc <GetTimerTicks>
 8001016:	4602      	mov	r2, r0
 8001018:	4b04      	ldr	r3, [pc, #16]	@ (800102c <TIMER_IF_GetTimerElapsedTime+0x24>)
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	1ad3      	subs	r3, r2, r3
 800101e:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetTimerElapsedTime_Last */

  /* USER CODE END TIMER_IF_GetTimerElapsedTime_Last */
  return ret;
 8001020:	687b      	ldr	r3, [r7, #4]
}
 8001022:	4618      	mov	r0, r3
 8001024:	3708      	adds	r7, #8
 8001026:	46bd      	mov	sp, r7
 8001028:	bd80      	pop	{r7, pc}
 800102a:	bf00      	nop
 800102c:	200000a0 	.word	0x200000a0

08001030 <TIMER_IF_GetTimerValue>:

uint32_t TIMER_IF_GetTimerValue(void)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b082      	sub	sp, #8
 8001034:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 8001036:	2300      	movs	r3, #0
 8001038:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetTimerValue */

  /* USER CODE END TIMER_IF_GetTimerValue */
  if (RTC_Initialized == true)
 800103a:	4b06      	ldr	r3, [pc, #24]	@ (8001054 <TIMER_IF_GetTimerValue+0x24>)
 800103c:	781b      	ldrb	r3, [r3, #0]
 800103e:	2b00      	cmp	r3, #0
 8001040:	d002      	beq.n	8001048 <TIMER_IF_GetTimerValue+0x18>
  {
    ret = GetTimerTicks();
 8001042:	f000 f95b 	bl	80012fc <GetTimerTicks>
 8001046:	6078      	str	r0, [r7, #4]
  }
  /* USER CODE BEGIN TIMER_IF_GetTimerValue_Last */

  /* USER CODE END TIMER_IF_GetTimerValue_Last */
  return ret;
 8001048:	687b      	ldr	r3, [r7, #4]
}
 800104a:	4618      	mov	r0, r3
 800104c:	3708      	adds	r7, #8
 800104e:	46bd      	mov	sp, r7
 8001050:	bd80      	pop	{r7, pc}
 8001052:	bf00      	nop
 8001054:	2000009d 	.word	0x2000009d

08001058 <TIMER_IF_GetMinimumTimeout>:

uint32_t TIMER_IF_GetMinimumTimeout(void)
{
 8001058:	b480      	push	{r7}
 800105a:	b083      	sub	sp, #12
 800105c:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 800105e:	2300      	movs	r3, #0
 8001060:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetMinimumTimeout */

  /* USER CODE END TIMER_IF_GetMinimumTimeout */
  ret = (MIN_ALARM_DELAY);
 8001062:	2303      	movs	r3, #3
 8001064:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetMinimumTimeout_Last */

  /* USER CODE END TIMER_IF_GetMinimumTimeout_Last */
  return ret;
 8001066:	687b      	ldr	r3, [r7, #4]
}
 8001068:	4618      	mov	r0, r3
 800106a:	370c      	adds	r7, #12
 800106c:	46bd      	mov	sp, r7
 800106e:	bc80      	pop	{r7}
 8001070:	4770      	bx	lr

08001072 <TIMER_IF_Convert_ms2Tick>:

uint32_t TIMER_IF_Convert_ms2Tick(uint32_t timeMilliSec)
{
 8001072:	b5b0      	push	{r4, r5, r7, lr}
 8001074:	b084      	sub	sp, #16
 8001076:	af00      	add	r7, sp, #0
 8001078:	6078      	str	r0, [r7, #4]
  uint32_t ret = 0;
 800107a:	2100      	movs	r1, #0
 800107c:	60f9      	str	r1, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick */

  /* USER CODE END TIMER_IF_Convert_ms2Tick */
  ret = ((uint32_t)((((uint64_t) timeMilliSec) << RTC_N_PREDIV_S) / 1000));
 800107e:	6879      	ldr	r1, [r7, #4]
 8001080:	2000      	movs	r0, #0
 8001082:	460a      	mov	r2, r1
 8001084:	4603      	mov	r3, r0
 8001086:	0d95      	lsrs	r5, r2, #22
 8001088:	0294      	lsls	r4, r2, #10
 800108a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800108e:	f04f 0300 	mov.w	r3, #0
 8001092:	4620      	mov	r0, r4
 8001094:	4629      	mov	r1, r5
 8001096:	f7ff f877 	bl	8000188 <__aeabi_uldivmod>
 800109a:	4602      	mov	r2, r0
 800109c:	460b      	mov	r3, r1
 800109e:	4613      	mov	r3, r2
 80010a0:	60fb      	str	r3, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick_Last */

  /* USER CODE END TIMER_IF_Convert_ms2Tick_Last */
  return ret;
 80010a2:	68fb      	ldr	r3, [r7, #12]
}
 80010a4:	4618      	mov	r0, r3
 80010a6:	3710      	adds	r7, #16
 80010a8:	46bd      	mov	sp, r7
 80010aa:	bdb0      	pop	{r4, r5, r7, pc}

080010ac <TIMER_IF_Convert_Tick2ms>:

uint32_t TIMER_IF_Convert_Tick2ms(uint32_t tick)
{
 80010ac:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 80010b0:	b085      	sub	sp, #20
 80010b2:	af00      	add	r7, sp, #0
 80010b4:	6078      	str	r0, [r7, #4]
  uint32_t ret = 0;
 80010b6:	2100      	movs	r1, #0
 80010b8:	60f9      	str	r1, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_Convert_Tick2ms */

  /* USER CODE END TIMER_IF_Convert_Tick2ms */
  ret = ((uint32_t)((((uint64_t)(tick)) * 1000) >> RTC_N_PREDIV_S));
 80010ba:	6879      	ldr	r1, [r7, #4]
 80010bc:	2000      	movs	r0, #0
 80010be:	460c      	mov	r4, r1
 80010c0:	4605      	mov	r5, r0
 80010c2:	4620      	mov	r0, r4
 80010c4:	4629      	mov	r1, r5
 80010c6:	f04f 0a00 	mov.w	sl, #0
 80010ca:	f04f 0b00 	mov.w	fp, #0
 80010ce:	ea4f 1b41 	mov.w	fp, r1, lsl #5
 80010d2:	ea4b 6bd0 	orr.w	fp, fp, r0, lsr #27
 80010d6:	ea4f 1a40 	mov.w	sl, r0, lsl #5
 80010da:	4650      	mov	r0, sl
 80010dc:	4659      	mov	r1, fp
 80010de:	1b02      	subs	r2, r0, r4
 80010e0:	eb61 0305 	sbc.w	r3, r1, r5
 80010e4:	f04f 0000 	mov.w	r0, #0
 80010e8:	f04f 0100 	mov.w	r1, #0
 80010ec:	0099      	lsls	r1, r3, #2
 80010ee:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 80010f2:	0090      	lsls	r0, r2, #2
 80010f4:	4602      	mov	r2, r0
 80010f6:	460b      	mov	r3, r1
 80010f8:	eb12 0804 	adds.w	r8, r2, r4
 80010fc:	eb43 0905 	adc.w	r9, r3, r5
 8001100:	f04f 0200 	mov.w	r2, #0
 8001104:	f04f 0300 	mov.w	r3, #0
 8001108:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800110c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001110:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001114:	4690      	mov	r8, r2
 8001116:	4699      	mov	r9, r3
 8001118:	4640      	mov	r0, r8
 800111a:	4649      	mov	r1, r9
 800111c:	f04f 0200 	mov.w	r2, #0
 8001120:	f04f 0300 	mov.w	r3, #0
 8001124:	0a82      	lsrs	r2, r0, #10
 8001126:	ea42 5281 	orr.w	r2, r2, r1, lsl #22
 800112a:	0a8b      	lsrs	r3, r1, #10
 800112c:	4613      	mov	r3, r2
 800112e:	60fb      	str	r3, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_Convert_Tick2ms_Last */

  /* USER CODE END TIMER_IF_Convert_Tick2ms_Last */
  return ret;
 8001130:	68fb      	ldr	r3, [r7, #12]
}
 8001132:	4618      	mov	r0, r3
 8001134:	3714      	adds	r7, #20
 8001136:	46bd      	mov	sp, r7
 8001138:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 800113c:	4770      	bx	lr

0800113e <TIMER_IF_DelayMs>:

void TIMER_IF_DelayMs(uint32_t delay)
{
 800113e:	b580      	push	{r7, lr}
 8001140:	b084      	sub	sp, #16
 8001142:	af00      	add	r7, sp, #0
 8001144:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_DelayMs */

  /* USER CODE END TIMER_IF_DelayMs */
  uint32_t delayTicks = TIMER_IF_Convert_ms2Tick(delay);
 8001146:	6878      	ldr	r0, [r7, #4]
 8001148:	f7ff ff93 	bl	8001072 <TIMER_IF_Convert_ms2Tick>
 800114c:	60f8      	str	r0, [r7, #12]
  uint32_t timeout = GetTimerTicks();
 800114e:	f000 f8d5 	bl	80012fc <GetTimerTicks>
 8001152:	60b8      	str	r0, [r7, #8]

  /* Wait delay ms */
  while (((GetTimerTicks() - timeout)) < delayTicks)
 8001154:	e000      	b.n	8001158 <TIMER_IF_DelayMs+0x1a>
  {
    __NOP();
 8001156:	bf00      	nop
  while (((GetTimerTicks() - timeout)) < delayTicks)
 8001158:	f000 f8d0 	bl	80012fc <GetTimerTicks>
 800115c:	4602      	mov	r2, r0
 800115e:	68bb      	ldr	r3, [r7, #8]
 8001160:	1ad3      	subs	r3, r2, r3
 8001162:	68fa      	ldr	r2, [r7, #12]
 8001164:	429a      	cmp	r2, r3
 8001166:	d8f6      	bhi.n	8001156 <TIMER_IF_DelayMs+0x18>
  }
  /* USER CODE BEGIN TIMER_IF_DelayMs_Last */

  /* USER CODE END TIMER_IF_DelayMs_Last */
}
 8001168:	bf00      	nop
 800116a:	bf00      	nop
 800116c:	3710      	adds	r7, #16
 800116e:	46bd      	mov	sp, r7
 8001170:	bd80      	pop	{r7, pc}

08001172 <HAL_RTC_AlarmAEventCallback>:

void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 8001172:	b580      	push	{r7, lr}
 8001174:	b082      	sub	sp, #8
 8001176:	af00      	add	r7, sp, #0
 8001178:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_RTC_AlarmAEventCallback */

  /* USER CODE END HAL_RTC_AlarmAEventCallback */
  UTIL_TIMER_IRQ_MAP_PROCESS();
 800117a:	f009 ffdb 	bl	800b134 <UTIL_TIMER_IRQ_Handler>
  /* USER CODE BEGIN HAL_RTC_AlarmAEventCallback_Last */

  /* USER CODE END HAL_RTC_AlarmAEventCallback_Last */
}
 800117e:	bf00      	nop
 8001180:	3708      	adds	r7, #8
 8001182:	46bd      	mov	sp, r7
 8001184:	bd80      	pop	{r7, pc}

08001186 <HAL_RTCEx_SSRUEventCallback>:

void HAL_RTCEx_SSRUEventCallback(RTC_HandleTypeDef *hrtc)
{
 8001186:	b580      	push	{r7, lr}
 8001188:	b084      	sub	sp, #16
 800118a:	af00      	add	r7, sp, #0
 800118c:	6078      	str	r0, [r7, #4]

  /* USER CODE END HAL_RTCEx_SSRUEventCallback */
  /*called every 48 days with 1024 ticks per seconds*/
  TIMER_IF_DBG_PRINTF(">>Handler SSRUnderflow at %d\n\r", GetTimerTicks());
  /*Increment MSBticks*/
  uint32_t MSB_ticks = TIMER_IF_BkUp_Read_MSBticks();
 800118e:	f000 f8a5 	bl	80012dc <TIMER_IF_BkUp_Read_MSBticks>
 8001192:	60f8      	str	r0, [r7, #12]
  TIMER_IF_BkUp_Write_MSBticks(MSB_ticks + 1);
 8001194:	68fb      	ldr	r3, [r7, #12]
 8001196:	3301      	adds	r3, #1
 8001198:	4618      	mov	r0, r3
 800119a:	f000 f88f 	bl	80012bc <TIMER_IF_BkUp_Write_MSBticks>
  /* USER CODE BEGIN HAL_RTCEx_SSRUEventCallback_Last */

  /* USER CODE END HAL_RTCEx_SSRUEventCallback_Last */
}
 800119e:	bf00      	nop
 80011a0:	3710      	adds	r7, #16
 80011a2:	46bd      	mov	sp, r7
 80011a4:	bd80      	pop	{r7, pc}

080011a6 <TIMER_IF_GetTime>:

uint32_t TIMER_IF_GetTime(uint16_t *mSeconds)
{
 80011a6:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80011aa:	b08c      	sub	sp, #48	@ 0x30
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	6178      	str	r0, [r7, #20]
  uint32_t seconds = 0;
 80011b0:	2300      	movs	r3, #0
 80011b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* USER CODE BEGIN TIMER_IF_GetTime */

  /* USER CODE END TIMER_IF_GetTime */
  uint64_t ticks;
  uint32_t timerValueLsb = GetTimerTicks();
 80011b4:	f000 f8a2 	bl	80012fc <GetTimerTicks>
 80011b8:	62b8      	str	r0, [r7, #40]	@ 0x28
  uint32_t timerValueMSB = TIMER_IF_BkUp_Read_MSBticks();
 80011ba:	f000 f88f 	bl	80012dc <TIMER_IF_BkUp_Read_MSBticks>
 80011be:	6278      	str	r0, [r7, #36]	@ 0x24

  ticks = (((uint64_t) timerValueMSB) << 32) + timerValueLsb;
 80011c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011c2:	2200      	movs	r2, #0
 80011c4:	60bb      	str	r3, [r7, #8]
 80011c6:	60fa      	str	r2, [r7, #12]
 80011c8:	f04f 0200 	mov.w	r2, #0
 80011cc:	f04f 0300 	mov.w	r3, #0
 80011d0:	68b9      	ldr	r1, [r7, #8]
 80011d2:	000b      	movs	r3, r1
 80011d4:	2200      	movs	r2, #0
 80011d6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80011d8:	2000      	movs	r0, #0
 80011da:	460c      	mov	r4, r1
 80011dc:	4605      	mov	r5, r0
 80011de:	eb12 0804 	adds.w	r8, r2, r4
 80011e2:	eb43 0905 	adc.w	r9, r3, r5
 80011e6:	e9c7 8906 	strd	r8, r9, [r7, #24]

  seconds = (uint32_t)(ticks >> RTC_N_PREDIV_S);
 80011ea:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80011ee:	f04f 0200 	mov.w	r2, #0
 80011f2:	f04f 0300 	mov.w	r3, #0
 80011f6:	0a82      	lsrs	r2, r0, #10
 80011f8:	ea42 5281 	orr.w	r2, r2, r1, lsl #22
 80011fc:	0a8b      	lsrs	r3, r1, #10
 80011fe:	4613      	mov	r3, r2
 8001200:	62fb      	str	r3, [r7, #44]	@ 0x2c

  ticks = (uint32_t) ticks & RTC_PREDIV_S;
 8001202:	69bb      	ldr	r3, [r7, #24]
 8001204:	2200      	movs	r2, #0
 8001206:	603b      	str	r3, [r7, #0]
 8001208:	607a      	str	r2, [r7, #4]
 800120a:	683b      	ldr	r3, [r7, #0]
 800120c:	f3c3 0a09 	ubfx	sl, r3, #0, #10
 8001210:	f04f 0b00 	mov.w	fp, #0
 8001214:	e9c7 ab06 	strd	sl, fp, [r7, #24]

  *mSeconds = TIMER_IF_Convert_Tick2ms(ticks);
 8001218:	69bb      	ldr	r3, [r7, #24]
 800121a:	4618      	mov	r0, r3
 800121c:	f7ff ff46 	bl	80010ac <TIMER_IF_Convert_Tick2ms>
 8001220:	4603      	mov	r3, r0
 8001222:	b29a      	uxth	r2, r3
 8001224:	697b      	ldr	r3, [r7, #20]
 8001226:	801a      	strh	r2, [r3, #0]

  /* USER CODE BEGIN TIMER_IF_GetTime_Last */

  /* USER CODE END TIMER_IF_GetTime_Last */
  return seconds;
 8001228:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 800122a:	4618      	mov	r0, r3
 800122c:	3730      	adds	r7, #48	@ 0x30
 800122e:	46bd      	mov	sp, r7
 8001230:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08001234 <TIMER_IF_BkUp_Write_Seconds>:

void TIMER_IF_BkUp_Write_Seconds(uint32_t Seconds)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	b082      	sub	sp, #8
 8001238:	af00      	add	r7, sp, #0
 800123a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_Seconds */

  /* USER CODE END TIMER_IF_BkUp_Write_Seconds */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_SECONDS, Seconds);
 800123c:	687a      	ldr	r2, [r7, #4]
 800123e:	2100      	movs	r1, #0
 8001240:	4803      	ldr	r0, [pc, #12]	@ (8001250 <TIMER_IF_BkUp_Write_Seconds+0x1c>)
 8001242:	f003 f89f 	bl	8004384 <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_Seconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_Seconds_Last */
}
 8001246:	bf00      	nop
 8001248:	3708      	adds	r7, #8
 800124a:	46bd      	mov	sp, r7
 800124c:	bd80      	pop	{r7, pc}
 800124e:	bf00      	nop
 8001250:	20000058 	.word	0x20000058

08001254 <TIMER_IF_BkUp_Write_SubSeconds>:

void TIMER_IF_BkUp_Write_SubSeconds(uint32_t SubSeconds)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	b082      	sub	sp, #8
 8001258:	af00      	add	r7, sp, #0
 800125a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_SubSeconds */

  /* USER CODE END TIMER_IF_BkUp_Write_SubSeconds */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_SUBSECONDS, SubSeconds);
 800125c:	687a      	ldr	r2, [r7, #4]
 800125e:	2101      	movs	r1, #1
 8001260:	4803      	ldr	r0, [pc, #12]	@ (8001270 <TIMER_IF_BkUp_Write_SubSeconds+0x1c>)
 8001262:	f003 f88f 	bl	8004384 <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_SubSeconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_SubSeconds_Last */
}
 8001266:	bf00      	nop
 8001268:	3708      	adds	r7, #8
 800126a:	46bd      	mov	sp, r7
 800126c:	bd80      	pop	{r7, pc}
 800126e:	bf00      	nop
 8001270:	20000058 	.word	0x20000058

08001274 <TIMER_IF_BkUp_Read_Seconds>:

uint32_t TIMER_IF_BkUp_Read_Seconds(void)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	b082      	sub	sp, #8
 8001278:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 800127a:	2300      	movs	r3, #0
 800127c:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_Seconds */

  /* USER CODE END TIMER_IF_BkUp_Read_Seconds */
  ret = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_SECONDS);
 800127e:	2100      	movs	r1, #0
 8001280:	4804      	ldr	r0, [pc, #16]	@ (8001294 <TIMER_IF_BkUp_Read_Seconds+0x20>)
 8001282:	f003 f897 	bl	80043b4 <HAL_RTCEx_BKUPRead>
 8001286:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_Seconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_Seconds_Last */
  return ret;
 8001288:	687b      	ldr	r3, [r7, #4]
}
 800128a:	4618      	mov	r0, r3
 800128c:	3708      	adds	r7, #8
 800128e:	46bd      	mov	sp, r7
 8001290:	bd80      	pop	{r7, pc}
 8001292:	bf00      	nop
 8001294:	20000058 	.word	0x20000058

08001298 <TIMER_IF_BkUp_Read_SubSeconds>:

uint32_t TIMER_IF_BkUp_Read_SubSeconds(void)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	b082      	sub	sp, #8
 800129c:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 800129e:	2300      	movs	r3, #0
 80012a0:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_SubSeconds */

  /* USER CODE END TIMER_IF_BkUp_Read_SubSeconds */
  ret = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_SUBSECONDS);
 80012a2:	2101      	movs	r1, #1
 80012a4:	4804      	ldr	r0, [pc, #16]	@ (80012b8 <TIMER_IF_BkUp_Read_SubSeconds+0x20>)
 80012a6:	f003 f885 	bl	80043b4 <HAL_RTCEx_BKUPRead>
 80012aa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_SubSeconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_SubSeconds_Last */
  return ret;
 80012ac:	687b      	ldr	r3, [r7, #4]
}
 80012ae:	4618      	mov	r0, r3
 80012b0:	3708      	adds	r7, #8
 80012b2:	46bd      	mov	sp, r7
 80012b4:	bd80      	pop	{r7, pc}
 80012b6:	bf00      	nop
 80012b8:	20000058 	.word	0x20000058

080012bc <TIMER_IF_BkUp_Write_MSBticks>:

/* USER CODE END EF */

/* Private functions ---------------------------------------------------------*/
static void TIMER_IF_BkUp_Write_MSBticks(uint32_t MSBticks)
{
 80012bc:	b580      	push	{r7, lr}
 80012be:	b082      	sub	sp, #8
 80012c0:	af00      	add	r7, sp, #0
 80012c2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_MSBticks */

  /* USER CODE END TIMER_IF_BkUp_Write_MSBticks */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_MSBTICKS, MSBticks);
 80012c4:	687a      	ldr	r2, [r7, #4]
 80012c6:	2102      	movs	r1, #2
 80012c8:	4803      	ldr	r0, [pc, #12]	@ (80012d8 <TIMER_IF_BkUp_Write_MSBticks+0x1c>)
 80012ca:	f003 f85b 	bl	8004384 <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_MSBticks_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_MSBticks_Last */
}
 80012ce:	bf00      	nop
 80012d0:	3708      	adds	r7, #8
 80012d2:	46bd      	mov	sp, r7
 80012d4:	bd80      	pop	{r7, pc}
 80012d6:	bf00      	nop
 80012d8:	20000058 	.word	0x20000058

080012dc <TIMER_IF_BkUp_Read_MSBticks>:

static uint32_t TIMER_IF_BkUp_Read_MSBticks(void)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	b082      	sub	sp, #8
 80012e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_MSBticks */

  /* USER CODE END TIMER_IF_BkUp_Read_MSBticks */
  uint32_t MSBticks;
  MSBticks = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_MSBTICKS);
 80012e2:	2102      	movs	r1, #2
 80012e4:	4804      	ldr	r0, [pc, #16]	@ (80012f8 <TIMER_IF_BkUp_Read_MSBticks+0x1c>)
 80012e6:	f003 f865 	bl	80043b4 <HAL_RTCEx_BKUPRead>
 80012ea:	6078      	str	r0, [r7, #4]
  return MSBticks;
 80012ec:	687b      	ldr	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_MSBticks_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_MSBticks_Last */
}
 80012ee:	4618      	mov	r0, r3
 80012f0:	3708      	adds	r7, #8
 80012f2:	46bd      	mov	sp, r7
 80012f4:	bd80      	pop	{r7, pc}
 80012f6:	bf00      	nop
 80012f8:	20000058 	.word	0x20000058

080012fc <GetTimerTicks>:

static inline uint32_t GetTimerTicks(void)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b082      	sub	sp, #8
 8001300:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GetTimerTicks */

  /* USER CODE END GetTimerTicks */
  uint32_t ssr = LL_RTC_TIME_GetSubSecond(RTC);
 8001302:	480b      	ldr	r0, [pc, #44]	@ (8001330 <GetTimerTicks+0x34>)
 8001304:	f7ff fdd8 	bl	8000eb8 <LL_RTC_TIME_GetSubSecond>
 8001308:	6078      	str	r0, [r7, #4]
  /* read twice to make sure value it valid*/
  while (ssr != LL_RTC_TIME_GetSubSecond(RTC))
 800130a:	e003      	b.n	8001314 <GetTimerTicks+0x18>
  {
    ssr = LL_RTC_TIME_GetSubSecond(RTC);
 800130c:	4808      	ldr	r0, [pc, #32]	@ (8001330 <GetTimerTicks+0x34>)
 800130e:	f7ff fdd3 	bl	8000eb8 <LL_RTC_TIME_GetSubSecond>
 8001312:	6078      	str	r0, [r7, #4]
  while (ssr != LL_RTC_TIME_GetSubSecond(RTC))
 8001314:	4806      	ldr	r0, [pc, #24]	@ (8001330 <GetTimerTicks+0x34>)
 8001316:	f7ff fdcf 	bl	8000eb8 <LL_RTC_TIME_GetSubSecond>
 800131a:	4602      	mov	r2, r0
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	4293      	cmp	r3, r2
 8001320:	d1f4      	bne.n	800130c <GetTimerTicks+0x10>
  }
  return UINT32_MAX - ssr;
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	43db      	mvns	r3, r3
  /* USER CODE BEGIN GetTimerTicks_Last */

  /* USER CODE END GetTimerTicks_Last */
}
 8001326:	4618      	mov	r0, r3
 8001328:	3708      	adds	r7, #8
 800132a:	46bd      	mov	sp, r7
 800132c:	bd80      	pop	{r7, pc}
 800132e:	bf00      	nop
 8001330:	40002800 	.word	0x40002800

08001334 <LL_AHB2_GRP1_EnableClock>:
{
 8001334:	b480      	push	{r7}
 8001336:	b085      	sub	sp, #20
 8001338:	af00      	add	r7, sp, #0
 800133a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 800133c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001340:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001342:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	4313      	orrs	r3, r2
 800134a:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800134c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001350:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	4013      	ands	r3, r2
 8001356:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001358:	68fb      	ldr	r3, [r7, #12]
}
 800135a:	bf00      	nop
 800135c:	3714      	adds	r7, #20
 800135e:	46bd      	mov	sp, r7
 8001360:	bc80      	pop	{r7}
 8001362:	4770      	bx	lr

08001364 <LL_APB1_GRP1_EnableClock>:
{
 8001364:	b480      	push	{r7}
 8001366:	b085      	sub	sp, #20
 8001368:	af00      	add	r7, sp, #0
 800136a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 800136c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001370:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001372:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	4313      	orrs	r3, r2
 800137a:	658b      	str	r3, [r1, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 800137c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001380:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	4013      	ands	r3, r2
 8001386:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001388:	68fb      	ldr	r3, [r7, #12]
}
 800138a:	bf00      	nop
 800138c:	3714      	adds	r7, #20
 800138e:	46bd      	mov	sp, r7
 8001390:	bc80      	pop	{r7}
 8001392:	4770      	bx	lr

08001394 <LL_APB1_GRP1_DisableClock>:
{
 8001394:	b480      	push	{r7}
 8001396:	b083      	sub	sp, #12
 8001398:	af00      	add	r7, sp, #0
 800139a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1ENR1, Periphs);
 800139c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80013a0:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	43db      	mvns	r3, r3
 80013a6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80013aa:	4013      	ands	r3, r2
 80013ac:	658b      	str	r3, [r1, #88]	@ 0x58
}
 80013ae:	bf00      	nop
 80013b0:	370c      	adds	r7, #12
 80013b2:	46bd      	mov	sp, r7
 80013b4:	bc80      	pop	{r7}
 80013b6:	4770      	bx	lr

080013b8 <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80013b8:	b580      	push	{r7, lr}
 80013ba:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80013bc:	4b22      	ldr	r3, [pc, #136]	@ (8001448 <MX_USART2_UART_Init+0x90>)
 80013be:	4a23      	ldr	r2, [pc, #140]	@ (800144c <MX_USART2_UART_Init+0x94>)
 80013c0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80013c2:	4b21      	ldr	r3, [pc, #132]	@ (8001448 <MX_USART2_UART_Init+0x90>)
 80013c4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80013c8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80013ca:	4b1f      	ldr	r3, [pc, #124]	@ (8001448 <MX_USART2_UART_Init+0x90>)
 80013cc:	2200      	movs	r2, #0
 80013ce:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80013d0:	4b1d      	ldr	r3, [pc, #116]	@ (8001448 <MX_USART2_UART_Init+0x90>)
 80013d2:	2200      	movs	r2, #0
 80013d4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80013d6:	4b1c      	ldr	r3, [pc, #112]	@ (8001448 <MX_USART2_UART_Init+0x90>)
 80013d8:	2200      	movs	r2, #0
 80013da:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80013dc:	4b1a      	ldr	r3, [pc, #104]	@ (8001448 <MX_USART2_UART_Init+0x90>)
 80013de:	220c      	movs	r2, #12
 80013e0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80013e2:	4b19      	ldr	r3, [pc, #100]	@ (8001448 <MX_USART2_UART_Init+0x90>)
 80013e4:	2200      	movs	r2, #0
 80013e6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80013e8:	4b17      	ldr	r3, [pc, #92]	@ (8001448 <MX_USART2_UART_Init+0x90>)
 80013ea:	2200      	movs	r2, #0
 80013ec:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80013ee:	4b16      	ldr	r3, [pc, #88]	@ (8001448 <MX_USART2_UART_Init+0x90>)
 80013f0:	2200      	movs	r2, #0
 80013f2:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80013f4:	4b14      	ldr	r3, [pc, #80]	@ (8001448 <MX_USART2_UART_Init+0x90>)
 80013f6:	2200      	movs	r2, #0
 80013f8:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80013fa:	4b13      	ldr	r3, [pc, #76]	@ (8001448 <MX_USART2_UART_Init+0x90>)
 80013fc:	2200      	movs	r2, #0
 80013fe:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001400:	4811      	ldr	r0, [pc, #68]	@ (8001448 <MX_USART2_UART_Init+0x90>)
 8001402:	f003 fcd8 	bl	8004db6 <HAL_UART_Init>
 8001406:	4603      	mov	r3, r0
 8001408:	2b00      	cmp	r3, #0
 800140a:	d001      	beq.n	8001410 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 800140c:	f7ff f988 	bl	8000720 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001410:	2100      	movs	r1, #0
 8001412:	480d      	ldr	r0, [pc, #52]	@ (8001448 <MX_USART2_UART_Init+0x90>)
 8001414:	f005 fe01 	bl	800701a <HAL_UARTEx_SetTxFifoThreshold>
 8001418:	4603      	mov	r3, r0
 800141a:	2b00      	cmp	r3, #0
 800141c:	d001      	beq.n	8001422 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 800141e:	f7ff f97f 	bl	8000720 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001422:	2100      	movs	r1, #0
 8001424:	4808      	ldr	r0, [pc, #32]	@ (8001448 <MX_USART2_UART_Init+0x90>)
 8001426:	f005 fe36 	bl	8007096 <HAL_UARTEx_SetRxFifoThreshold>
 800142a:	4603      	mov	r3, r0
 800142c:	2b00      	cmp	r3, #0
 800142e:	d001      	beq.n	8001434 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8001430:	f7ff f976 	bl	8000720 <Error_Handler>
  }
  if (HAL_UARTEx_EnableFifoMode(&huart2) != HAL_OK)
 8001434:	4804      	ldr	r0, [pc, #16]	@ (8001448 <MX_USART2_UART_Init+0x90>)
 8001436:	f005 fdb5 	bl	8006fa4 <HAL_UARTEx_EnableFifoMode>
 800143a:	4603      	mov	r3, r0
 800143c:	2b00      	cmp	r3, #0
 800143e:	d001      	beq.n	8001444 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8001440:	f7ff f96e 	bl	8000720 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001444:	bf00      	nop
 8001446:	bd80      	pop	{r7, pc}
 8001448:	200000a4 	.word	0x200000a4
 800144c:	40004400 	.word	0x40004400

08001450 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	b096      	sub	sp, #88	@ 0x58
 8001454:	af00      	add	r7, sp, #0
 8001456:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001458:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 800145c:	2200      	movs	r2, #0
 800145e:	601a      	str	r2, [r3, #0]
 8001460:	605a      	str	r2, [r3, #4]
 8001462:	609a      	str	r2, [r3, #8]
 8001464:	60da      	str	r2, [r3, #12]
 8001466:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001468:	f107 030c 	add.w	r3, r7, #12
 800146c:	2238      	movs	r2, #56	@ 0x38
 800146e:	2100      	movs	r1, #0
 8001470:	4618      	mov	r0, r3
 8001472:	f00a fa35 	bl	800b8e0 <memset>
  if(uartHandle->Instance==USART2)
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	4a2f      	ldr	r2, [pc, #188]	@ (8001538 <HAL_UART_MspInit+0xe8>)
 800147c:	4293      	cmp	r3, r2
 800147e:	d157      	bne.n	8001530 <HAL_UART_MspInit+0xe0>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001480:	2302      	movs	r3, #2
 8001482:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001484:	f44f 2340 	mov.w	r3, #786432	@ 0xc0000
 8001488:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800148a:	f107 030c 	add.w	r3, r7, #12
 800148e:	4618      	mov	r0, r3
 8001490:	f002 fb00 	bl	8003a94 <HAL_RCCEx_PeriphCLKConfig>
 8001494:	4603      	mov	r3, r0
 8001496:	2b00      	cmp	r3, #0
 8001498:	d001      	beq.n	800149e <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800149a:	f7ff f941 	bl	8000720 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800149e:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 80014a2:	f7ff ff5f 	bl	8001364 <LL_APB1_GRP1_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014a6:	2001      	movs	r0, #1
 80014a8:	f7ff ff44 	bl	8001334 <LL_AHB2_GRP1_EnableClock>
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80014ac:	230c      	movs	r3, #12
 80014ae:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014b0:	2302      	movs	r3, #2
 80014b2:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014b4:	2300      	movs	r3, #0
 80014b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014b8:	2300      	movs	r3, #0
 80014ba:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80014bc:	2307      	movs	r3, #7
 80014be:	657b      	str	r3, [r7, #84]	@ 0x54
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014c0:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80014c4:	4619      	mov	r1, r3
 80014c6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80014ca:	f000 fecf 	bl	800226c <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel1;
 80014ce:	4b1b      	ldr	r3, [pc, #108]	@ (800153c <HAL_UART_MspInit+0xec>)
 80014d0:	4a1b      	ldr	r2, [pc, #108]	@ (8001540 <HAL_UART_MspInit+0xf0>)
 80014d2:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 80014d4:	4b19      	ldr	r3, [pc, #100]	@ (800153c <HAL_UART_MspInit+0xec>)
 80014d6:	2214      	movs	r2, #20
 80014d8:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80014da:	4b18      	ldr	r3, [pc, #96]	@ (800153c <HAL_UART_MspInit+0xec>)
 80014dc:	2210      	movs	r2, #16
 80014de:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80014e0:	4b16      	ldr	r3, [pc, #88]	@ (800153c <HAL_UART_MspInit+0xec>)
 80014e2:	2200      	movs	r2, #0
 80014e4:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80014e6:	4b15      	ldr	r3, [pc, #84]	@ (800153c <HAL_UART_MspInit+0xec>)
 80014e8:	2280      	movs	r2, #128	@ 0x80
 80014ea:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80014ec:	4b13      	ldr	r3, [pc, #76]	@ (800153c <HAL_UART_MspInit+0xec>)
 80014ee:	2200      	movs	r2, #0
 80014f0:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80014f2:	4b12      	ldr	r3, [pc, #72]	@ (800153c <HAL_UART_MspInit+0xec>)
 80014f4:	2200      	movs	r2, #0
 80014f6:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 80014f8:	4b10      	ldr	r3, [pc, #64]	@ (800153c <HAL_UART_MspInit+0xec>)
 80014fa:	2200      	movs	r2, #0
 80014fc:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80014fe:	4b0f      	ldr	r3, [pc, #60]	@ (800153c <HAL_UART_MspInit+0xec>)
 8001500:	2200      	movs	r2, #0
 8001502:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8001504:	480d      	ldr	r0, [pc, #52]	@ (800153c <HAL_UART_MspInit+0xec>)
 8001506:	f000 fac7 	bl	8001a98 <HAL_DMA_Init>
 800150a:	4603      	mov	r3, r0
 800150c:	2b00      	cmp	r3, #0
 800150e:	d001      	beq.n	8001514 <HAL_UART_MspInit+0xc4>
    {
      Error_Handler();
 8001510:	f7ff f906 	bl	8000720 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	4a09      	ldr	r2, [pc, #36]	@ (800153c <HAL_UART_MspInit+0xec>)
 8001518:	67da      	str	r2, [r3, #124]	@ 0x7c
 800151a:	4a08      	ldr	r2, [pc, #32]	@ (800153c <HAL_UART_MspInit+0xec>)
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001520:	2200      	movs	r2, #0
 8001522:	2100      	movs	r1, #0
 8001524:	2025      	movs	r0, #37	@ 0x25
 8001526:	f000 fa80 	bl	8001a2a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800152a:	2025      	movs	r0, #37	@ 0x25
 800152c:	f000 fa97 	bl	8001a5e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001530:	bf00      	nop
 8001532:	3758      	adds	r7, #88	@ 0x58
 8001534:	46bd      	mov	sp, r7
 8001536:	bd80      	pop	{r7, pc}
 8001538:	40004400 	.word	0x40004400
 800153c:	20000138 	.word	0x20000138
 8001540:	40020008 	.word	0x40020008

08001544 <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{
 8001544:	b580      	push	{r7, lr}
 8001546:	b082      	sub	sp, #8
 8001548:	af00      	add	r7, sp, #0
 800154a:	6078      	str	r0, [r7, #4]

  if(uartHandle->Instance==USART2)
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	4a0b      	ldr	r2, [pc, #44]	@ (8001580 <HAL_UART_MspDeInit+0x3c>)
 8001552:	4293      	cmp	r3, r2
 8001554:	d110      	bne.n	8001578 <HAL_UART_MspDeInit+0x34>
  {
  /* USER CODE BEGIN USART2_MspDeInit 0 */

  /* USER CODE END USART2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART2_CLK_DISABLE();
 8001556:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 800155a:	f7ff ff1b 	bl	8001394 <LL_APB1_GRP1_DisableClock>

    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 800155e:	210c      	movs	r1, #12
 8001560:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001564:	f000 ffe2 	bl	800252c <HAL_GPIO_DeInit>

    /* USART2 DMA DeInit */
    HAL_DMA_DeInit(uartHandle->hdmatx);
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800156c:	4618      	mov	r0, r3
 800156e:	f000 fb3b 	bl	8001be8 <HAL_DMA_DeInit>

    /* USART2 interrupt Deinit */
    HAL_NVIC_DisableIRQ(USART2_IRQn);
 8001572:	2025      	movs	r0, #37	@ 0x25
 8001574:	f000 fa81 	bl	8001a7a <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN USART2_MspDeInit 1 */

  /* USER CODE END USART2_MspDeInit 1 */
  }
}
 8001578:	bf00      	nop
 800157a:	3708      	adds	r7, #8
 800157c:	46bd      	mov	sp, r7
 800157e:	bd80      	pop	{r7, pc}
 8001580:	40004400 	.word	0x40004400

08001584 <LL_APB1_GRP1_ForceReset>:
{
 8001584:	b480      	push	{r7}
 8001586:	b083      	sub	sp, #12
 8001588:	af00      	add	r7, sp, #0
 800158a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1RSTR1, Periphs);
 800158c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001590:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001592:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	4313      	orrs	r3, r2
 800159a:	638b      	str	r3, [r1, #56]	@ 0x38
}
 800159c:	bf00      	nop
 800159e:	370c      	adds	r7, #12
 80015a0:	46bd      	mov	sp, r7
 80015a2:	bc80      	pop	{r7}
 80015a4:	4770      	bx	lr

080015a6 <LL_APB1_GRP1_ReleaseReset>:
{
 80015a6:	b480      	push	{r7}
 80015a8:	b083      	sub	sp, #12
 80015aa:	af00      	add	r7, sp, #0
 80015ac:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1RSTR1, Periphs);
 80015ae:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80015b2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	43db      	mvns	r3, r3
 80015b8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80015bc:	4013      	ands	r3, r2
 80015be:	638b      	str	r3, [r1, #56]	@ 0x38
}
 80015c0:	bf00      	nop
 80015c2:	370c      	adds	r7, #12
 80015c4:	46bd      	mov	sp, r7
 80015c6:	bc80      	pop	{r7}
 80015c8:	4770      	bx	lr
	...

080015cc <LL_EXTI_EnableIT_0_31>:
{
 80015cc:	b480      	push	{r7}
 80015ce:	b083      	sub	sp, #12
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 80015d4:	4b06      	ldr	r3, [pc, #24]	@ (80015f0 <LL_EXTI_EnableIT_0_31+0x24>)
 80015d6:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 80015da:	4905      	ldr	r1, [pc, #20]	@ (80015f0 <LL_EXTI_EnableIT_0_31+0x24>)
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	4313      	orrs	r3, r2
 80015e0:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
}
 80015e4:	bf00      	nop
 80015e6:	370c      	adds	r7, #12
 80015e8:	46bd      	mov	sp, r7
 80015ea:	bc80      	pop	{r7}
 80015ec:	4770      	bx	lr
 80015ee:	bf00      	nop
 80015f0:	58000800 	.word	0x58000800

080015f4 <vcom_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

UTIL_ADV_TRACE_Status_t vcom_Init(void (*cb)(void *))
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	b082      	sub	sp, #8
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN vcom_Init_1 */

  /* USER CODE END vcom_Init_1 */
  TxCpltCallback = cb;
 80015fc:	4a07      	ldr	r2, [pc, #28]	@ (800161c <vcom_Init+0x28>)
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	6013      	str	r3, [r2, #0]
  MX_DMA_Init();
 8001602:	f7fe ff6f 	bl	80004e4 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001606:	f7ff fed7 	bl	80013b8 <MX_USART2_UART_Init>
  LL_EXTI_EnableIT_0_31(LL_EXTI_LINE_27);
 800160a:	f04f 6000 	mov.w	r0, #134217728	@ 0x8000000
 800160e:	f7ff ffdd 	bl	80015cc <LL_EXTI_EnableIT_0_31>
  return UTIL_ADV_TRACE_OK;
 8001612:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_Init_2 */

  /* USER CODE END vcom_Init_2 */
}
 8001614:	4618      	mov	r0, r3
 8001616:	3708      	adds	r7, #8
 8001618:	46bd      	mov	sp, r7
 800161a:	bd80      	pop	{r7, pc}
 800161c:	2000019c 	.word	0x2000019c

08001620 <vcom_DeInit>:

UTIL_ADV_TRACE_Status_t vcom_DeInit(void)
{
 8001620:	b580      	push	{r7, lr}
 8001622:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN vcom_DeInit_1 */

  /* USER CODE END vcom_DeInit_1 */
  /* ##-1- Reset peripherals ################################################## */
  __HAL_RCC_USART2_FORCE_RESET();
 8001624:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8001628:	f7ff ffac 	bl	8001584 <LL_APB1_GRP1_ForceReset>
  __HAL_RCC_USART2_RELEASE_RESET();
 800162c:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8001630:	f7ff ffb9 	bl	80015a6 <LL_APB1_GRP1_ReleaseReset>

  /* ##-2- MspDeInit ################################################## */
  HAL_UART_MspDeInit(&huart2);
 8001634:	4804      	ldr	r0, [pc, #16]	@ (8001648 <vcom_DeInit+0x28>)
 8001636:	f7ff ff85 	bl	8001544 <HAL_UART_MspDeInit>

  /* ##-3- Disable the NVIC for DMA ########################################### */
  /* USER CODE BEGIN 1 */
  HAL_NVIC_DisableIRQ(DMA1_Channel5_IRQn);
 800163a:	200f      	movs	r0, #15
 800163c:	f000 fa1d 	bl	8001a7a <HAL_NVIC_DisableIRQ>

  return UTIL_ADV_TRACE_OK;
 8001640:	2300      	movs	r3, #0
  /* USER CODE END 1 */
  /* USER CODE BEGIN vcom_DeInit_2 */

  /* USER CODE END vcom_DeInit_2 */
}
 8001642:	4618      	mov	r0, r3
 8001644:	bd80      	pop	{r7, pc}
 8001646:	bf00      	nop
 8001648:	200000a4 	.word	0x200000a4

0800164c <vcom_Trace_DMA>:

  /* USER CODE END vcom_Trace_2 */
}

UTIL_ADV_TRACE_Status_t vcom_Trace_DMA(uint8_t *p_data, uint16_t size)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	b082      	sub	sp, #8
 8001650:	af00      	add	r7, sp, #0
 8001652:	6078      	str	r0, [r7, #4]
 8001654:	460b      	mov	r3, r1
 8001656:	807b      	strh	r3, [r7, #2]
  /* USER CODE BEGIN vcom_Trace_DMA_1 */

  /* USER CODE END vcom_Trace_DMA_1 */
  HAL_UART_Transmit_DMA(&huart2, p_data, size);
 8001658:	887b      	ldrh	r3, [r7, #2]
 800165a:	461a      	mov	r2, r3
 800165c:	6879      	ldr	r1, [r7, #4]
 800165e:	4804      	ldr	r0, [pc, #16]	@ (8001670 <vcom_Trace_DMA+0x24>)
 8001660:	f003 fc46 	bl	8004ef0 <HAL_UART_Transmit_DMA>
  return UTIL_ADV_TRACE_OK;
 8001664:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_Trace_DMA_2 */

  /* USER CODE END vcom_Trace_DMA_2 */
}
 8001666:	4618      	mov	r0, r3
 8001668:	3708      	adds	r7, #8
 800166a:	46bd      	mov	sp, r7
 800166c:	bd80      	pop	{r7, pc}
 800166e:	bf00      	nop
 8001670:	200000a4 	.word	0x200000a4

08001674 <vcom_ReceiveInit>:

UTIL_ADV_TRACE_Status_t vcom_ReceiveInit(void (*RxCb)(uint8_t *rxChar, uint16_t size, uint8_t error))
{
 8001674:	b580      	push	{r7, lr}
 8001676:	b084      	sub	sp, #16
 8001678:	af00      	add	r7, sp, #0
 800167a:	6078      	str	r0, [r7, #4]

  /* USER CODE END vcom_ReceiveInit_1 */
  UART_WakeUpTypeDef WakeUpSelection;

  /*record call back*/
  RxCpltCallback = RxCb;
 800167c:	4a19      	ldr	r2, [pc, #100]	@ (80016e4 <vcom_ReceiveInit+0x70>)
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	6013      	str	r3, [r2, #0]

  /*Set wakeUp event on start bit*/
  WakeUpSelection.WakeUpEvent = UART_WAKEUP_ON_STARTBIT;
 8001682:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8001686:	60bb      	str	r3, [r7, #8]

  HAL_UARTEx_StopModeWakeUpSourceConfig(&huart2, WakeUpSelection);
 8001688:	f107 0308 	add.w	r3, r7, #8
 800168c:	e893 0006 	ldmia.w	r3, {r1, r2}
 8001690:	4815      	ldr	r0, [pc, #84]	@ (80016e8 <vcom_ReceiveInit+0x74>)
 8001692:	f005 fbfa 	bl	8006e8a <HAL_UARTEx_StopModeWakeUpSourceConfig>

  /* Make sure that no UART transfer is on-going */
  while (__HAL_UART_GET_FLAG(&huart2, USART_ISR_BUSY) == SET);
 8001696:	bf00      	nop
 8001698:	4b13      	ldr	r3, [pc, #76]	@ (80016e8 <vcom_ReceiveInit+0x74>)
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	69db      	ldr	r3, [r3, #28]
 800169e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80016a2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80016a6:	d0f7      	beq.n	8001698 <vcom_ReceiveInit+0x24>

  /* Make sure that UART is ready to receive)   */
  while (__HAL_UART_GET_FLAG(&huart2, USART_ISR_REACK) == RESET);
 80016a8:	bf00      	nop
 80016aa:	4b0f      	ldr	r3, [pc, #60]	@ (80016e8 <vcom_ReceiveInit+0x74>)
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	69db      	ldr	r3, [r3, #28]
 80016b0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80016b4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80016b8:	d1f7      	bne.n	80016aa <vcom_ReceiveInit+0x36>

  /* Enable USART interrupt */
  __HAL_UART_ENABLE_IT(&huart2, UART_IT_WUF);
 80016ba:	4b0b      	ldr	r3, [pc, #44]	@ (80016e8 <vcom_ReceiveInit+0x74>)
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	689a      	ldr	r2, [r3, #8]
 80016c0:	4b09      	ldr	r3, [pc, #36]	@ (80016e8 <vcom_ReceiveInit+0x74>)
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	f442 0280 	orr.w	r2, r2, #4194304	@ 0x400000
 80016c8:	609a      	str	r2, [r3, #8]

  /*Enable wakeup from stop mode*/
  HAL_UARTEx_EnableStopMode(&huart2);
 80016ca:	4807      	ldr	r0, [pc, #28]	@ (80016e8 <vcom_ReceiveInit+0x74>)
 80016cc:	f005 fc38 	bl	8006f40 <HAL_UARTEx_EnableStopMode>

  /*Start LPUART receive on IT*/
  HAL_UART_Receive_IT(&huart2, &charRx, 1);
 80016d0:	2201      	movs	r2, #1
 80016d2:	4906      	ldr	r1, [pc, #24]	@ (80016ec <vcom_ReceiveInit+0x78>)
 80016d4:	4804      	ldr	r0, [pc, #16]	@ (80016e8 <vcom_ReceiveInit+0x74>)
 80016d6:	f003 fbbf 	bl	8004e58 <HAL_UART_Receive_IT>

  return UTIL_ADV_TRACE_OK;
 80016da:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_ReceiveInit_2 */

  /* USER CODE END vcom_ReceiveInit_2 */
}
 80016dc:	4618      	mov	r0, r3
 80016de:	3710      	adds	r7, #16
 80016e0:	46bd      	mov	sp, r7
 80016e2:	bd80      	pop	{r7, pc}
 80016e4:	200001a0 	.word	0x200001a0
 80016e8:	200000a4 	.word	0x200000a4
 80016ec:	20000198 	.word	0x20000198

080016f0 <HAL_UART_TxCpltCallback>:

  /* USER CODE END vcom_Resume_2 */
}

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	b082      	sub	sp, #8
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_UART_TxCpltCallback_1 */

  /* USER CODE END HAL_UART_TxCpltCallback_1 */
  /* buffer transmission complete*/
  if (huart->Instance == USART2)
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	4a05      	ldr	r2, [pc, #20]	@ (8001714 <HAL_UART_TxCpltCallback+0x24>)
 80016fe:	4293      	cmp	r3, r2
 8001700:	d103      	bne.n	800170a <HAL_UART_TxCpltCallback+0x1a>
  {
    TxCpltCallback(NULL);
 8001702:	4b05      	ldr	r3, [pc, #20]	@ (8001718 <HAL_UART_TxCpltCallback+0x28>)
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	2000      	movs	r0, #0
 8001708:	4798      	blx	r3
  }
  /* USER CODE BEGIN HAL_UART_TxCpltCallback_2 */

  /* USER CODE END HAL_UART_TxCpltCallback_2 */
}
 800170a:	bf00      	nop
 800170c:	3708      	adds	r7, #8
 800170e:	46bd      	mov	sp, r7
 8001710:	bd80      	pop	{r7, pc}
 8001712:	bf00      	nop
 8001714:	40004400 	.word	0x40004400
 8001718:	2000019c 	.word	0x2000019c

0800171c <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	b082      	sub	sp, #8
 8001720:	af00      	add	r7, sp, #0
 8001722:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_UART_RxCpltCallback_1 */

  /* USER CODE END HAL_UART_RxCpltCallback_1 */
  if (huart->Instance == USART2)
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	4a0d      	ldr	r2, [pc, #52]	@ (8001760 <HAL_UART_RxCpltCallback+0x44>)
 800172a:	4293      	cmp	r3, r2
 800172c:	d113      	bne.n	8001756 <HAL_UART_RxCpltCallback+0x3a>
  {
    if ((NULL != RxCpltCallback) && (HAL_UART_ERROR_NONE == huart->ErrorCode))
 800172e:	4b0d      	ldr	r3, [pc, #52]	@ (8001764 <HAL_UART_RxCpltCallback+0x48>)
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	2b00      	cmp	r3, #0
 8001734:	d00a      	beq.n	800174c <HAL_UART_RxCpltCallback+0x30>
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800173c:	2b00      	cmp	r3, #0
 800173e:	d105      	bne.n	800174c <HAL_UART_RxCpltCallback+0x30>
    {
      RxCpltCallback(&charRx, 1, 0);
 8001740:	4b08      	ldr	r3, [pc, #32]	@ (8001764 <HAL_UART_RxCpltCallback+0x48>)
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	2200      	movs	r2, #0
 8001746:	2101      	movs	r1, #1
 8001748:	4807      	ldr	r0, [pc, #28]	@ (8001768 <HAL_UART_RxCpltCallback+0x4c>)
 800174a:	4798      	blx	r3
    }
    HAL_UART_Receive_IT(huart, &charRx, 1);
 800174c:	2201      	movs	r2, #1
 800174e:	4906      	ldr	r1, [pc, #24]	@ (8001768 <HAL_UART_RxCpltCallback+0x4c>)
 8001750:	6878      	ldr	r0, [r7, #4]
 8001752:	f003 fb81 	bl	8004e58 <HAL_UART_Receive_IT>
  }
  /* USER CODE BEGIN HAL_UART_RxCpltCallback_2 */

  /* USER CODE END HAL_UART_RxCpltCallback_2 */
}
 8001756:	bf00      	nop
 8001758:	3708      	adds	r7, #8
 800175a:	46bd      	mov	sp, r7
 800175c:	bd80      	pop	{r7, pc}
 800175e:	bf00      	nop
 8001760:	40004400 	.word	0x40004400
 8001764:	200001a0 	.word	0x200001a0
 8001768:	20000198 	.word	0x20000198

0800176c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800176c:	480d      	ldr	r0, [pc, #52]	@ (80017a4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800176e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001770:	f7ff fb9c 	bl	8000eac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001774:	480c      	ldr	r0, [pc, #48]	@ (80017a8 <LoopForever+0x6>)
  ldr r1, =_edata
 8001776:	490d      	ldr	r1, [pc, #52]	@ (80017ac <LoopForever+0xa>)
  ldr r2, =_sidata
 8001778:	4a0d      	ldr	r2, [pc, #52]	@ (80017b0 <LoopForever+0xe>)
  movs r3, #0
 800177a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800177c:	e002      	b.n	8001784 <LoopCopyDataInit>

0800177e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800177e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001780:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001782:	3304      	adds	r3, #4

08001784 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001784:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001786:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001788:	d3f9      	bcc.n	800177e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800178a:	4a0a      	ldr	r2, [pc, #40]	@ (80017b4 <LoopForever+0x12>)
  ldr r4, =_ebss
 800178c:	4c0a      	ldr	r4, [pc, #40]	@ (80017b8 <LoopForever+0x16>)
  movs r3, #0
 800178e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001790:	e001      	b.n	8001796 <LoopFillZerobss>

08001792 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001792:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001794:	3204      	adds	r2, #4

08001796 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001796:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001798:	d3fb      	bcc.n	8001792 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800179a:	f00a f8a9 	bl	800b8f0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800179e:	f7fe ff4d 	bl	800063c <main>

080017a2 <LoopForever>:

LoopForever:
    b LoopForever
 80017a2:	e7fe      	b.n	80017a2 <LoopForever>
  ldr   r0, =_estack
 80017a4:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 80017a8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80017ac:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 80017b0:	0800bcb4 	.word	0x0800bcb4
  ldr r2, =_sbss
 80017b4:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 80017b8:	20000684 	.word	0x20000684

080017bc <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80017bc:	e7fe      	b.n	80017bc <ADC_IRQHandler>
	...

080017c0 <LL_DBGMCU_EnableDBGSleepMode>:
  * @brief  Enable the CPU1 Debug Module during SLEEP mode
  * @rmtoll DBGMCU_CR    DBG_SLEEP     LL_DBGMCU_EnableDBGSleepMode
  * @retval None
  */
__STATIC_INLINE void LL_DBGMCU_EnableDBGSleepMode(void)
{
 80017c0:	b480      	push	{r7}
 80017c2:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 80017c4:	4b04      	ldr	r3, [pc, #16]	@ (80017d8 <LL_DBGMCU_EnableDBGSleepMode+0x18>)
 80017c6:	685b      	ldr	r3, [r3, #4]
 80017c8:	4a03      	ldr	r2, [pc, #12]	@ (80017d8 <LL_DBGMCU_EnableDBGSleepMode+0x18>)
 80017ca:	f043 0301 	orr.w	r3, r3, #1
 80017ce:	6053      	str	r3, [r2, #4]
}
 80017d0:	bf00      	nop
 80017d2:	46bd      	mov	sp, r7
 80017d4:	bc80      	pop	{r7}
 80017d6:	4770      	bx	lr
 80017d8:	e0042000 	.word	0xe0042000

080017dc <LL_DBGMCU_EnableDBGStopMode>:
  *        in Stop mode even when this bit is enabled
  * @rmtoll DBGMCU_CR    DBG_STOP      LL_DBGMCU_EnableDBGStopMode
  * @retval None
  */
__STATIC_INLINE void LL_DBGMCU_EnableDBGStopMode(void)
{
 80017dc:	b480      	push	{r7}
 80017de:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 80017e0:	4b04      	ldr	r3, [pc, #16]	@ (80017f4 <LL_DBGMCU_EnableDBGStopMode+0x18>)
 80017e2:	685b      	ldr	r3, [r3, #4]
 80017e4:	4a03      	ldr	r2, [pc, #12]	@ (80017f4 <LL_DBGMCU_EnableDBGStopMode+0x18>)
 80017e6:	f043 0302 	orr.w	r3, r3, #2
 80017ea:	6053      	str	r3, [r2, #4]
}
 80017ec:	bf00      	nop
 80017ee:	46bd      	mov	sp, r7
 80017f0:	bc80      	pop	{r7}
 80017f2:	4770      	bx	lr
 80017f4:	e0042000 	.word	0xe0042000

080017f8 <LL_DBGMCU_EnableDBGStandbyMode>:
  *        in Standby mode even when this bit is enabled
  * @rmtoll DBGMCU_CR    DBG_STANDBY   LL_DBGMCU_EnableDBGStandbyMode
  * @retval None
  */
__STATIC_INLINE void LL_DBGMCU_EnableDBGStandbyMode(void)
{
 80017f8:	b480      	push	{r7}
 80017fa:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 80017fc:	4b04      	ldr	r3, [pc, #16]	@ (8001810 <LL_DBGMCU_EnableDBGStandbyMode+0x18>)
 80017fe:	685b      	ldr	r3, [r3, #4]
 8001800:	4a03      	ldr	r2, [pc, #12]	@ (8001810 <LL_DBGMCU_EnableDBGStandbyMode+0x18>)
 8001802:	f043 0304 	orr.w	r3, r3, #4
 8001806:	6053      	str	r3, [r2, #4]
}
 8001808:	bf00      	nop
 800180a:	46bd      	mov	sp, r7
 800180c:	bc80      	pop	{r7}
 800180e:	4770      	bx	lr
 8001810:	e0042000 	.word	0xe0042000

08001814 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001814:	b580      	push	{r7, lr}
 8001816:	b082      	sub	sp, #8
 8001818:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800181a:	2300      	movs	r3, #0
 800181c:	71fb      	strb	r3, [r7, #7]
#endif /* PREFETCH_ENABLE */

#ifdef CORE_CM0PLUS
#else
  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800181e:	2003      	movs	r0, #3
 8001820:	f000 f8f8 	bl	8001a14 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(DUAL_CORE) && defined(CORE_CM0PLUS)
  SystemCoreClock = HAL_RCC_GetHCLK2Freq();
#else
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8001824:	f001 ff58 	bl	80036d8 <HAL_RCC_GetHCLKFreq>
 8001828:	4603      	mov	r3, r0
 800182a:	4a09      	ldr	r2, [pc, #36]	@ (8001850 <HAL_Init+0x3c>)
 800182c:	6013      	str	r3, [r2, #0]
#endif

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800182e:	200f      	movs	r0, #15
 8001830:	f7ff faf0 	bl	8000e14 <HAL_InitTick>
 8001834:	4603      	mov	r3, r0
 8001836:	2b00      	cmp	r3, #0
 8001838:	d002      	beq.n	8001840 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 800183a:	2301      	movs	r3, #1
 800183c:	71fb      	strb	r3, [r7, #7]
 800183e:	e001      	b.n	8001844 <HAL_Init+0x30>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001840:	f7ff f8e4 	bl	8000a0c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001844:	79fb      	ldrb	r3, [r7, #7]
}
 8001846:	4618      	mov	r0, r3
 8001848:	3708      	adds	r7, #8
 800184a:	46bd      	mov	sp, r7
 800184c:	bd80      	pop	{r7, pc}
 800184e:	bf00      	nop
 8001850:	20000000 	.word	0x20000000

08001854 <HAL_DBGMCU_EnableDBGSleepMode>:
/**
  * @brief  Enable the CPU1 Debug Module during SLEEP mode
  * @retval None
  */
void HAL_DBGMCU_EnableDBGSleepMode(void)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	af00      	add	r7, sp, #0
  LL_DBGMCU_EnableDBGSleepMode();
 8001858:	f7ff ffb2 	bl	80017c0 <LL_DBGMCU_EnableDBGSleepMode>
}
 800185c:	bf00      	nop
 800185e:	bd80      	pop	{r7, pc}

08001860 <HAL_DBGMCU_EnableDBGStopMode>:
  * @note  This functionality does not influence CPU2 operation, CPU2 cannot be debugged
  *        in Stop mode even when this bit is enabled
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStopMode(void)
{
 8001860:	b580      	push	{r7, lr}
 8001862:	af00      	add	r7, sp, #0
  LL_DBGMCU_EnableDBGStopMode();
 8001864:	f7ff ffba 	bl	80017dc <LL_DBGMCU_EnableDBGStopMode>
}
 8001868:	bf00      	nop
 800186a:	bd80      	pop	{r7, pc}

0800186c <HAL_DBGMCU_EnableDBGStandbyMode>:
  * @note  This functionality does not influence CPU2 operation, CPU2 cannot be debugged
  *        in Standby mode even when this bit is enabled
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStandbyMode(void)
{
 800186c:	b580      	push	{r7, lr}
 800186e:	af00      	add	r7, sp, #0
  LL_DBGMCU_EnableDBGStandbyMode();
 8001870:	f7ff ffc2 	bl	80017f8 <LL_DBGMCU_EnableDBGStandbyMode>
}
 8001874:	bf00      	nop
 8001876:	bd80      	pop	{r7, pc}

08001878 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001878:	b480      	push	{r7}
 800187a:	b085      	sub	sp, #20
 800187c:	af00      	add	r7, sp, #0
 800187e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	f003 0307 	and.w	r3, r3, #7
 8001886:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001888:	4b0c      	ldr	r3, [pc, #48]	@ (80018bc <__NVIC_SetPriorityGrouping+0x44>)
 800188a:	68db      	ldr	r3, [r3, #12]
 800188c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800188e:	68ba      	ldr	r2, [r7, #8]
 8001890:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001894:	4013      	ands	r3, r2
 8001896:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001898:	68fb      	ldr	r3, [r7, #12]
 800189a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800189c:	68bb      	ldr	r3, [r7, #8]
 800189e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80018a0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80018a4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80018a8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80018aa:	4a04      	ldr	r2, [pc, #16]	@ (80018bc <__NVIC_SetPriorityGrouping+0x44>)
 80018ac:	68bb      	ldr	r3, [r7, #8]
 80018ae:	60d3      	str	r3, [r2, #12]
}
 80018b0:	bf00      	nop
 80018b2:	3714      	adds	r7, #20
 80018b4:	46bd      	mov	sp, r7
 80018b6:	bc80      	pop	{r7}
 80018b8:	4770      	bx	lr
 80018ba:	bf00      	nop
 80018bc:	e000ed00 	.word	0xe000ed00

080018c0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80018c0:	b480      	push	{r7}
 80018c2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80018c4:	4b04      	ldr	r3, [pc, #16]	@ (80018d8 <__NVIC_GetPriorityGrouping+0x18>)
 80018c6:	68db      	ldr	r3, [r3, #12]
 80018c8:	0a1b      	lsrs	r3, r3, #8
 80018ca:	f003 0307 	and.w	r3, r3, #7
}
 80018ce:	4618      	mov	r0, r3
 80018d0:	46bd      	mov	sp, r7
 80018d2:	bc80      	pop	{r7}
 80018d4:	4770      	bx	lr
 80018d6:	bf00      	nop
 80018d8:	e000ed00 	.word	0xe000ed00

080018dc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018dc:	b480      	push	{r7}
 80018de:	b083      	sub	sp, #12
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	4603      	mov	r3, r0
 80018e4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	db0b      	blt.n	8001906 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80018ee:	79fb      	ldrb	r3, [r7, #7]
 80018f0:	f003 021f 	and.w	r2, r3, #31
 80018f4:	4906      	ldr	r1, [pc, #24]	@ (8001910 <__NVIC_EnableIRQ+0x34>)
 80018f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018fa:	095b      	lsrs	r3, r3, #5
 80018fc:	2001      	movs	r0, #1
 80018fe:	fa00 f202 	lsl.w	r2, r0, r2
 8001902:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001906:	bf00      	nop
 8001908:	370c      	adds	r7, #12
 800190a:	46bd      	mov	sp, r7
 800190c:	bc80      	pop	{r7}
 800190e:	4770      	bx	lr
 8001910:	e000e100 	.word	0xe000e100

08001914 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001914:	b480      	push	{r7}
 8001916:	b083      	sub	sp, #12
 8001918:	af00      	add	r7, sp, #0
 800191a:	4603      	mov	r3, r0
 800191c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800191e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001922:	2b00      	cmp	r3, #0
 8001924:	db12      	blt.n	800194c <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001926:	79fb      	ldrb	r3, [r7, #7]
 8001928:	f003 021f 	and.w	r2, r3, #31
 800192c:	490a      	ldr	r1, [pc, #40]	@ (8001958 <__NVIC_DisableIRQ+0x44>)
 800192e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001932:	095b      	lsrs	r3, r3, #5
 8001934:	2001      	movs	r0, #1
 8001936:	fa00 f202 	lsl.w	r2, r0, r2
 800193a:	3320      	adds	r3, #32
 800193c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001940:	f3bf 8f4f 	dsb	sy
}
 8001944:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001946:	f3bf 8f6f 	isb	sy
}
 800194a:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 800194c:	bf00      	nop
 800194e:	370c      	adds	r7, #12
 8001950:	46bd      	mov	sp, r7
 8001952:	bc80      	pop	{r7}
 8001954:	4770      	bx	lr
 8001956:	bf00      	nop
 8001958:	e000e100 	.word	0xe000e100

0800195c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800195c:	b480      	push	{r7}
 800195e:	b083      	sub	sp, #12
 8001960:	af00      	add	r7, sp, #0
 8001962:	4603      	mov	r3, r0
 8001964:	6039      	str	r1, [r7, #0]
 8001966:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001968:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800196c:	2b00      	cmp	r3, #0
 800196e:	db0a      	blt.n	8001986 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001970:	683b      	ldr	r3, [r7, #0]
 8001972:	b2da      	uxtb	r2, r3
 8001974:	490c      	ldr	r1, [pc, #48]	@ (80019a8 <__NVIC_SetPriority+0x4c>)
 8001976:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800197a:	0112      	lsls	r2, r2, #4
 800197c:	b2d2      	uxtb	r2, r2
 800197e:	440b      	add	r3, r1
 8001980:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001984:	e00a      	b.n	800199c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001986:	683b      	ldr	r3, [r7, #0]
 8001988:	b2da      	uxtb	r2, r3
 800198a:	4908      	ldr	r1, [pc, #32]	@ (80019ac <__NVIC_SetPriority+0x50>)
 800198c:	79fb      	ldrb	r3, [r7, #7]
 800198e:	f003 030f 	and.w	r3, r3, #15
 8001992:	3b04      	subs	r3, #4
 8001994:	0112      	lsls	r2, r2, #4
 8001996:	b2d2      	uxtb	r2, r2
 8001998:	440b      	add	r3, r1
 800199a:	761a      	strb	r2, [r3, #24]
}
 800199c:	bf00      	nop
 800199e:	370c      	adds	r7, #12
 80019a0:	46bd      	mov	sp, r7
 80019a2:	bc80      	pop	{r7}
 80019a4:	4770      	bx	lr
 80019a6:	bf00      	nop
 80019a8:	e000e100 	.word	0xe000e100
 80019ac:	e000ed00 	.word	0xe000ed00

080019b0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019b0:	b480      	push	{r7}
 80019b2:	b089      	sub	sp, #36	@ 0x24
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	60f8      	str	r0, [r7, #12]
 80019b8:	60b9      	str	r1, [r7, #8]
 80019ba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80019bc:	68fb      	ldr	r3, [r7, #12]
 80019be:	f003 0307 	and.w	r3, r3, #7
 80019c2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80019c4:	69fb      	ldr	r3, [r7, #28]
 80019c6:	f1c3 0307 	rsb	r3, r3, #7
 80019ca:	2b04      	cmp	r3, #4
 80019cc:	bf28      	it	cs
 80019ce:	2304      	movcs	r3, #4
 80019d0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80019d2:	69fb      	ldr	r3, [r7, #28]
 80019d4:	3304      	adds	r3, #4
 80019d6:	2b06      	cmp	r3, #6
 80019d8:	d902      	bls.n	80019e0 <NVIC_EncodePriority+0x30>
 80019da:	69fb      	ldr	r3, [r7, #28]
 80019dc:	3b03      	subs	r3, #3
 80019de:	e000      	b.n	80019e2 <NVIC_EncodePriority+0x32>
 80019e0:	2300      	movs	r3, #0
 80019e2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019e4:	f04f 32ff 	mov.w	r2, #4294967295
 80019e8:	69bb      	ldr	r3, [r7, #24]
 80019ea:	fa02 f303 	lsl.w	r3, r2, r3
 80019ee:	43da      	mvns	r2, r3
 80019f0:	68bb      	ldr	r3, [r7, #8]
 80019f2:	401a      	ands	r2, r3
 80019f4:	697b      	ldr	r3, [r7, #20]
 80019f6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80019f8:	f04f 31ff 	mov.w	r1, #4294967295
 80019fc:	697b      	ldr	r3, [r7, #20]
 80019fe:	fa01 f303 	lsl.w	r3, r1, r3
 8001a02:	43d9      	mvns	r1, r3
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a08:	4313      	orrs	r3, r2
         );
}
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	3724      	adds	r7, #36	@ 0x24
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	bc80      	pop	{r7}
 8001a12:	4770      	bx	lr

08001a14 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	b082      	sub	sp, #8
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a1c:	6878      	ldr	r0, [r7, #4]
 8001a1e:	f7ff ff2b 	bl	8001878 <__NVIC_SetPriorityGrouping>
}
 8001a22:	bf00      	nop
 8001a24:	3708      	adds	r7, #8
 8001a26:	46bd      	mov	sp, r7
 8001a28:	bd80      	pop	{r7, pc}

08001a2a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a2a:	b580      	push	{r7, lr}
 8001a2c:	b086      	sub	sp, #24
 8001a2e:	af00      	add	r7, sp, #0
 8001a30:	4603      	mov	r3, r0
 8001a32:	60b9      	str	r1, [r7, #8]
 8001a34:	607a      	str	r2, [r7, #4]
 8001a36:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001a38:	f7ff ff42 	bl	80018c0 <__NVIC_GetPriorityGrouping>
 8001a3c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a3e:	687a      	ldr	r2, [r7, #4]
 8001a40:	68b9      	ldr	r1, [r7, #8]
 8001a42:	6978      	ldr	r0, [r7, #20]
 8001a44:	f7ff ffb4 	bl	80019b0 <NVIC_EncodePriority>
 8001a48:	4602      	mov	r2, r0
 8001a4a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a4e:	4611      	mov	r1, r2
 8001a50:	4618      	mov	r0, r3
 8001a52:	f7ff ff83 	bl	800195c <__NVIC_SetPriority>
}
 8001a56:	bf00      	nop
 8001a58:	3718      	adds	r7, #24
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	bd80      	pop	{r7, pc}

08001a5e <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *          to the appropriate CMSIS device file (stm32wlxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a5e:	b580      	push	{r7, lr}
 8001a60:	b082      	sub	sp, #8
 8001a62:	af00      	add	r7, sp, #0
 8001a64:	4603      	mov	r3, r0
 8001a66:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001a68:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a6c:	4618      	mov	r0, r3
 8001a6e:	f7ff ff35 	bl	80018dc <__NVIC_EnableIRQ>
}
 8001a72:	bf00      	nop
 8001a74:	3708      	adds	r7, #8
 8001a76:	46bd      	mov	sp, r7
 8001a78:	bd80      	pop	{r7, pc}

08001a7a <HAL_NVIC_DisableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *          to the appropriate CMSIS device file (stm32wlxxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001a7a:	b580      	push	{r7, lr}
 8001a7c:	b082      	sub	sp, #8
 8001a7e:	af00      	add	r7, sp, #0
 8001a80:	4603      	mov	r3, r0
 8001a82:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8001a84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a88:	4618      	mov	r0, r3
 8001a8a:	f7ff ff43 	bl	8001914 <__NVIC_DisableIRQ>
}
 8001a8e:	bf00      	nop
 8001a90:	3708      	adds	r7, #8
 8001a92:	46bd      	mov	sp, r7
 8001a94:	bd80      	pop	{r7, pc}
	...

08001a98 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	b082      	sub	sp, #8
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d101      	bne.n	8001aaa <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8001aa6:	2301      	movs	r3, #1
 8001aa8:	e08e      	b.n	8001bc8 <HAL_DMA_Init+0x130>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	461a      	mov	r2, r3
 8001ab0:	4b47      	ldr	r3, [pc, #284]	@ (8001bd0 <HAL_DMA_Init+0x138>)
 8001ab2:	429a      	cmp	r2, r3
 8001ab4:	d80f      	bhi.n	8001ad6 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	461a      	mov	r2, r3
 8001abc:	4b45      	ldr	r3, [pc, #276]	@ (8001bd4 <HAL_DMA_Init+0x13c>)
 8001abe:	4413      	add	r3, r2
 8001ac0:	4a45      	ldr	r2, [pc, #276]	@ (8001bd8 <HAL_DMA_Init+0x140>)
 8001ac2:	fba2 2303 	umull	r2, r3, r2, r3
 8001ac6:	091b      	lsrs	r3, r3, #4
 8001ac8:	009a      	lsls	r2, r3, #2
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	4a42      	ldr	r2, [pc, #264]	@ (8001bdc <HAL_DMA_Init+0x144>)
 8001ad2:	641a      	str	r2, [r3, #64]	@ 0x40
 8001ad4:	e00e      	b.n	8001af4 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	461a      	mov	r2, r3
 8001adc:	4b40      	ldr	r3, [pc, #256]	@ (8001be0 <HAL_DMA_Init+0x148>)
 8001ade:	4413      	add	r3, r2
 8001ae0:	4a3d      	ldr	r2, [pc, #244]	@ (8001bd8 <HAL_DMA_Init+0x140>)
 8001ae2:	fba2 2303 	umull	r2, r3, r2, r3
 8001ae6:	091b      	lsrs	r3, r3, #4
 8001ae8:	009a      	lsls	r2, r3, #2
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	4a3c      	ldr	r2, [pc, #240]	@ (8001be4 <HAL_DMA_Init+0x14c>)
 8001af2:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	2202      	movs	r2, #2
 8001af8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	687a      	ldr	r2, [r7, #4]
 8001b04:	6812      	ldr	r2, [r2, #0]
 8001b06:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8001b0a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001b0e:	6013      	str	r3, [r2, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	6819      	ldr	r1, [r3, #0]
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	689a      	ldr	r2, [r3, #8]
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	68db      	ldr	r3, [r3, #12]
 8001b1e:	431a      	orrs	r2, r3
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	691b      	ldr	r3, [r3, #16]
 8001b24:	431a      	orrs	r2, r3
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	695b      	ldr	r3, [r3, #20]
 8001b2a:	431a      	orrs	r2, r3
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	699b      	ldr	r3, [r3, #24]
 8001b30:	431a      	orrs	r2, r3
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	69db      	ldr	r3, [r3, #28]
 8001b36:	431a      	orrs	r2, r3
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	6a1b      	ldr	r3, [r3, #32]
 8001b3c:	431a      	orrs	r2, r3
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	430a      	orrs	r2, r1
 8001b44:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8001b46:	6878      	ldr	r0, [r7, #4]
 8001b48:	f000 fb24 	bl	8002194 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	689b      	ldr	r3, [r3, #8]
 8001b50:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001b54:	d102      	bne.n	8001b5c <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	2200      	movs	r2, #0
 8001b5a:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	685a      	ldr	r2, [r3, #4]
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001b64:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001b68:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b6e:	687a      	ldr	r2, [r7, #4]
 8001b70:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001b72:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	685b      	ldr	r3, [r3, #4]
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d010      	beq.n	8001b9e <HAL_DMA_Init+0x106>
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	685b      	ldr	r3, [r3, #4]
 8001b80:	2b04      	cmp	r3, #4
 8001b82:	d80c      	bhi.n	8001b9e <HAL_DMA_Init+0x106>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8001b84:	6878      	ldr	r0, [r7, #4]
 8001b86:	f000 fb4d 	bl	8002224 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001b8e:	2200      	movs	r2, #0
 8001b90:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b96:	687a      	ldr	r2, [r7, #4]
 8001b98:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001b9a:	605a      	str	r2, [r3, #4]
 8001b9c:	e008      	b.n	8001bb0 <HAL_DMA_Init+0x118>
  }
  else
  {
    hdma->DMAmuxRequestGen = NULL;
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = NULL;
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	2200      	movs	r2, #0
 8001bae:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	2201      	movs	r2, #1
 8001bba:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8001bc6:	2300      	movs	r3, #0
}
 8001bc8:	4618      	mov	r0, r3
 8001bca:	3708      	adds	r7, #8
 8001bcc:	46bd      	mov	sp, r7
 8001bce:	bd80      	pop	{r7, pc}
 8001bd0:	40020407 	.word	0x40020407
 8001bd4:	bffdfff8 	.word	0xbffdfff8
 8001bd8:	cccccccd 	.word	0xcccccccd
 8001bdc:	40020000 	.word	0x40020000
 8001be0:	bffdfbf8 	.word	0xbffdfbf8
 8001be4:	40020400 	.word	0x40020400

08001be8 <HAL_DMA_DeInit>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8001be8:	b580      	push	{r7, lr}
 8001bea:	b082      	sub	sp, #8
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (NULL == hdma)
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d101      	bne.n	8001bfa <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8001bf6:	2301      	movs	r3, #1
 8001bf8:	e07b      	b.n	8001cf2 <HAL_DMA_DeInit+0x10a>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	681a      	ldr	r2, [r3, #0]
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	f022 0201 	bic.w	r2, r2, #1
 8001c08:	601a      	str	r2, [r3, #0]

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	461a      	mov	r2, r3
 8001c10:	4b3a      	ldr	r3, [pc, #232]	@ (8001cfc <HAL_DMA_DeInit+0x114>)
 8001c12:	429a      	cmp	r2, r3
 8001c14:	d80f      	bhi.n	8001c36 <HAL_DMA_DeInit+0x4e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	461a      	mov	r2, r3
 8001c1c:	4b38      	ldr	r3, [pc, #224]	@ (8001d00 <HAL_DMA_DeInit+0x118>)
 8001c1e:	4413      	add	r3, r2
 8001c20:	4a38      	ldr	r2, [pc, #224]	@ (8001d04 <HAL_DMA_DeInit+0x11c>)
 8001c22:	fba2 2303 	umull	r2, r3, r2, r3
 8001c26:	091b      	lsrs	r3, r3, #4
 8001c28:	009a      	lsls	r2, r3, #2
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	4a35      	ldr	r2, [pc, #212]	@ (8001d08 <HAL_DMA_DeInit+0x120>)
 8001c32:	641a      	str	r2, [r3, #64]	@ 0x40
 8001c34:	e00e      	b.n	8001c54 <HAL_DMA_DeInit+0x6c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	461a      	mov	r2, r3
 8001c3c:	4b33      	ldr	r3, [pc, #204]	@ (8001d0c <HAL_DMA_DeInit+0x124>)
 8001c3e:	4413      	add	r3, r2
 8001c40:	4a30      	ldr	r2, [pc, #192]	@ (8001d04 <HAL_DMA_DeInit+0x11c>)
 8001c42:	fba2 2303 	umull	r2, r3, r2, r3
 8001c46:	091b      	lsrs	r3, r3, #4
 8001c48:	009a      	lsls	r2, r3, #2
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	4a2f      	ldr	r2, [pc, #188]	@ (8001d10 <HAL_DMA_DeInit+0x128>)
 8001c52:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Reset DMA Channel control register */
  hdma->Instance->CCR = 0U;
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	2200      	movs	r2, #0
 8001c5a:	601a      	str	r2, [r3, #0]

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c60:	f003 021c 	and.w	r2, r3, #28
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c68:	2101      	movs	r1, #1
 8001c6a:	fa01 f202 	lsl.w	r2, r1, r2
 8001c6e:	605a      	str	r2, [r3, #4]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask */

  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8001c70:	6878      	ldr	r0, [r7, #4]
 8001c72:	f000 fa8f 	bl	8002194 <DMA_CalcDMAMUXChannelBaseAndMask>

  /* Reset the DMAMUX channel that corresponds to the DMA channel */
  hdma->DMAmuxChannel->CCR = 0U;
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001c7a:	2200      	movs	r2, #0
 8001c7c:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c82:	687a      	ldr	r2, [r7, #4]
 8001c84:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001c86:	605a      	str	r2, [r3, #4]

  /* Reset Request generator parameters if any */
  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	685b      	ldr	r3, [r3, #4]
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d00f      	beq.n	8001cb0 <HAL_DMA_DeInit+0xc8>
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	685b      	ldr	r3, [r3, #4]
 8001c94:	2b04      	cmp	r3, #4
 8001c96:	d80b      	bhi.n	8001cb0 <HAL_DMA_DeInit+0xc8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8001c98:	6878      	ldr	r0, [r7, #4]
 8001c9a:	f000 fac3 	bl	8002224 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ca2:	2200      	movs	r2, #0
 8001ca4:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001caa:	687a      	ldr	r2, [r7, #4]
 8001cac:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001cae:	605a      	str	r2, [r3, #4]
  }

  hdma->DMAmuxRequestGen = NULL;
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	655a      	str	r2, [r3, #84]	@ 0x54
  hdma->DMAmuxRequestGenStatus = NULL;
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	2200      	movs	r2, #0
 8001cba:	659a      	str	r2, [r3, #88]	@ 0x58
  hdma->DMAmuxRequestGenStatusMask = 0U;
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdma->XferHalfCpltCallback = NULL;
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	2200      	movs	r2, #0
 8001ccc:	631a      	str	r2, [r3, #48]	@ 0x30
  hdma->XferErrorCallback = NULL;
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	635a      	str	r2, [r3, #52]	@ 0x34
  hdma->XferAbortCallback = NULL;
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	2200      	movs	r2, #0
 8001cd8:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	2200      	movs	r2, #0
 8001cde:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	2200      	movs	r2, #0
 8001ce4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	2200      	movs	r2, #0
 8001cec:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8001cf0:	2300      	movs	r3, #0
}
 8001cf2:	4618      	mov	r0, r3
 8001cf4:	3708      	adds	r7, #8
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	bd80      	pop	{r7, pc}
 8001cfa:	bf00      	nop
 8001cfc:	40020407 	.word	0x40020407
 8001d00:	bffdfff8 	.word	0xbffdfff8
 8001d04:	cccccccd 	.word	0xcccccccd
 8001d08:	40020000 	.word	0x40020000
 8001d0c:	bffdfbf8 	.word	0xbffdfbf8
 8001d10:	40020400 	.word	0x40020400

08001d14 <HAL_DMA_Start_IT>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001d14:	b580      	push	{r7, lr}
 8001d16:	b086      	sub	sp, #24
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	60f8      	str	r0, [r7, #12]
 8001d1c:	60b9      	str	r1, [r7, #8]
 8001d1e:	607a      	str	r2, [r7, #4]
 8001d20:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001d22:	2300      	movs	r3, #0
 8001d24:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001d2c:	2b01      	cmp	r3, #1
 8001d2e:	d101      	bne.n	8001d34 <HAL_DMA_Start_IT+0x20>
 8001d30:	2302      	movs	r3, #2
 8001d32:	e069      	b.n	8001e08 <HAL_DMA_Start_IT+0xf4>
 8001d34:	68fb      	ldr	r3, [r7, #12]
 8001d36:	2201      	movs	r2, #1
 8001d38:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (hdma->State == HAL_DMA_STATE_READY)
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001d42:	b2db      	uxtb	r3, r3
 8001d44:	2b01      	cmp	r3, #1
 8001d46:	d155      	bne.n	8001df4 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	2202      	movs	r2, #2
 8001d4c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	2200      	movs	r2, #0
 8001d54:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	681a      	ldr	r2, [r3, #0]
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	f022 0201 	bic.w	r2, r2, #1
 8001d64:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001d66:	683b      	ldr	r3, [r7, #0]
 8001d68:	687a      	ldr	r2, [r7, #4]
 8001d6a:	68b9      	ldr	r1, [r7, #8]
 8001d6c:	68f8      	ldr	r0, [r7, #12]
 8001d6e:	f000 f9d3 	bl	8002118 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8001d72:	68fb      	ldr	r3, [r7, #12]
 8001d74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d008      	beq.n	8001d8c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	681a      	ldr	r2, [r3, #0]
 8001d80:	68fb      	ldr	r3, [r7, #12]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	f042 020e 	orr.w	r2, r2, #14
 8001d88:	601a      	str	r2, [r3, #0]
 8001d8a:	e00f      	b.n	8001dac <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	681a      	ldr	r2, [r3, #0]
 8001d92:	68fb      	ldr	r3, [r7, #12]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	f022 0204 	bic.w	r2, r2, #4
 8001d9a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	681a      	ldr	r2, [r3, #0]
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	f042 020a 	orr.w	r2, r2, #10
 8001daa:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d007      	beq.n	8001dca <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001dbe:	681a      	ldr	r2, [r3, #0]
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001dc4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001dc8:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != NULL)
 8001dca:	68fb      	ldr	r3, [r7, #12]
 8001dcc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d007      	beq.n	8001de2 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001dd6:	681a      	ldr	r2, [r3, #0]
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ddc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001de0:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	681a      	ldr	r2, [r3, #0]
 8001de8:	68fb      	ldr	r3, [r7, #12]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	f042 0201 	orr.w	r2, r2, #1
 8001df0:	601a      	str	r2, [r3, #0]
 8001df2:	e008      	b.n	8001e06 <HAL_DMA_Start_IT+0xf2>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	2280      	movs	r2, #128	@ 0x80
 8001df8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001dfa:	68fb      	ldr	r3, [r7, #12]
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Return error status */
    status = HAL_ERROR;
 8001e02:	2301      	movs	r3, #1
 8001e04:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8001e06:	7dfb      	ldrb	r3, [r7, #23]
}
 8001e08:	4618      	mov	r0, r3
 8001e0a:	3718      	adds	r7, #24
 8001e0c:	46bd      	mov	sp, r7
 8001e0e:	bd80      	pop	{r7, pc}

08001e10 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001e10:	b480      	push	{r7}
 8001e12:	b083      	sub	sp, #12
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d101      	bne.n	8001e22 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8001e1e:	2301      	movs	r3, #1
 8001e20:	e04f      	b.n	8001ec2 <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001e28:	b2db      	uxtb	r3, r3
 8001e2a:	2b02      	cmp	r3, #2
 8001e2c:	d008      	beq.n	8001e40 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	2204      	movs	r2, #4
 8001e32:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	2200      	movs	r2, #0
 8001e38:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001e3c:	2301      	movs	r3, #1
 8001e3e:	e040      	b.n	8001ec2 <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	681a      	ldr	r2, [r3, #0]
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	f022 020e 	bic.w	r2, r2, #14
 8001e4e:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001e54:	681a      	ldr	r2, [r3, #0]
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001e5a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001e5e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	681a      	ldr	r2, [r3, #0]
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	f022 0201 	bic.w	r2, r2, #1
 8001e6e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e74:	f003 021c 	and.w	r2, r3, #28
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e7c:	2101      	movs	r1, #1
 8001e7e:	fa01 f202 	lsl.w	r2, r1, r2
 8001e82:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e88:	687a      	ldr	r2, [r7, #4]
 8001e8a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001e8c:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != NULL)
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d00c      	beq.n	8001eb0 <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e9a:	681a      	ldr	r2, [r3, #0]
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ea0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001ea4:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001eaa:	687a      	ldr	r2, [r7, #4]
 8001eac:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001eae:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	2201      	movs	r2, #1
 8001eb4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	2200      	movs	r2, #0
 8001ebc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }

  return HAL_OK;
 8001ec0:	2300      	movs	r3, #0
}
 8001ec2:	4618      	mov	r0, r3
 8001ec4:	370c      	adds	r7, #12
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	bc80      	pop	{r7}
 8001eca:	4770      	bx	lr

08001ecc <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	b084      	sub	sp, #16
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001ed4:	2300      	movs	r3, #0
 8001ed6:	73fb      	strb	r3, [r7, #15]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001ede:	b2db      	uxtb	r3, r3
 8001ee0:	2b02      	cmp	r3, #2
 8001ee2:	d005      	beq.n	8001ef0 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	2204      	movs	r2, #4
 8001ee8:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8001eea:	2301      	movs	r3, #1
 8001eec:	73fb      	strb	r3, [r7, #15]
 8001eee:	e047      	b.n	8001f80 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	681a      	ldr	r2, [r3, #0]
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	f022 020e 	bic.w	r2, r2, #14
 8001efe:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	681a      	ldr	r2, [r3, #0]
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	f022 0201 	bic.w	r2, r2, #1
 8001f0e:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001f14:	681a      	ldr	r2, [r3, #0]
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001f1a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001f1e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f24:	f003 021c 	and.w	r2, r3, #28
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f2c:	2101      	movs	r1, #1
 8001f2e:	fa01 f202 	lsl.w	r2, r1, r2
 8001f32:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f38:	687a      	ldr	r2, [r7, #4]
 8001f3a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001f3c:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != NULL)
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d00c      	beq.n	8001f60 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f4a:	681a      	ldr	r2, [r3, #0]
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f50:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001f54:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f5a:	687a      	ldr	r2, [r7, #4]
 8001f5c:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001f5e:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	2201      	movs	r2, #1
 8001f64:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d003      	beq.n	8001f80 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f7c:	6878      	ldr	r0, [r7, #4]
 8001f7e:	4798      	blx	r3
    }
  }
  return status;
 8001f80:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f82:	4618      	mov	r0, r3
 8001f84:	3710      	adds	r7, #16
 8001f86:	46bd      	mov	sp, r7
 8001f88:	bd80      	pop	{r7, pc}
	...

08001f8c <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	b084      	sub	sp, #16
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fa8:	f003 031c 	and.w	r3, r3, #28
 8001fac:	2204      	movs	r2, #4
 8001fae:	409a      	lsls	r2, r3
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	4013      	ands	r3, r2
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d027      	beq.n	8002008 <HAL_DMA_IRQHandler+0x7c>
 8001fb8:	68bb      	ldr	r3, [r7, #8]
 8001fba:	f003 0304 	and.w	r3, r3, #4
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d022      	beq.n	8002008 <HAL_DMA_IRQHandler+0x7c>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	f003 0320 	and.w	r3, r3, #32
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d107      	bne.n	8001fe0 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	681a      	ldr	r2, [r3, #0]
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	f022 0204 	bic.w	r2, r2, #4
 8001fde:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fe4:	f003 021c 	and.w	r2, r3, #28
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fec:	2104      	movs	r1, #4
 8001fee:	fa01 f202 	lsl.w	r2, r1, r2
 8001ff2:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	f000 8081 	beq.w	8002100 <HAL_DMA_IRQHandler+0x174>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002002:	6878      	ldr	r0, [r7, #4]
 8002004:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 8002006:	e07b      	b.n	8002100 <HAL_DMA_IRQHandler+0x174>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800200c:	f003 031c 	and.w	r3, r3, #28
 8002010:	2202      	movs	r2, #2
 8002012:	409a      	lsls	r2, r3
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	4013      	ands	r3, r2
 8002018:	2b00      	cmp	r3, #0
 800201a:	d03d      	beq.n	8002098 <HAL_DMA_IRQHandler+0x10c>
 800201c:	68bb      	ldr	r3, [r7, #8]
 800201e:	f003 0302 	and.w	r3, r3, #2
 8002022:	2b00      	cmp	r3, #0
 8002024:	d038      	beq.n	8002098 <HAL_DMA_IRQHandler+0x10c>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	f003 0320 	and.w	r3, r3, #32
 8002030:	2b00      	cmp	r3, #0
 8002032:	d10b      	bne.n	800204c <HAL_DMA_IRQHandler+0xc0>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	681a      	ldr	r2, [r3, #0]
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	f022 020a 	bic.w	r2, r2, #10
 8002042:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	2201      	movs	r2, #1
 8002048:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	461a      	mov	r2, r3
 8002052:	4b2e      	ldr	r3, [pc, #184]	@ (800210c <HAL_DMA_IRQHandler+0x180>)
 8002054:	429a      	cmp	r2, r3
 8002056:	d909      	bls.n	800206c <HAL_DMA_IRQHandler+0xe0>
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800205c:	f003 031c 	and.w	r3, r3, #28
 8002060:	4a2b      	ldr	r2, [pc, #172]	@ (8002110 <HAL_DMA_IRQHandler+0x184>)
 8002062:	2102      	movs	r1, #2
 8002064:	fa01 f303 	lsl.w	r3, r1, r3
 8002068:	6053      	str	r3, [r2, #4]
 800206a:	e008      	b.n	800207e <HAL_DMA_IRQHandler+0xf2>
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002070:	f003 031c 	and.w	r3, r3, #28
 8002074:	4a27      	ldr	r2, [pc, #156]	@ (8002114 <HAL_DMA_IRQHandler+0x188>)
 8002076:	2102      	movs	r1, #2
 8002078:	fa01 f303 	lsl.w	r3, r1, r3
 800207c:	6053      	str	r3, [r2, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	2200      	movs	r2, #0
 8002082:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

      if (hdma->XferCpltCallback != NULL)
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800208a:	2b00      	cmp	r3, #0
 800208c:	d038      	beq.n	8002100 <HAL_DMA_IRQHandler+0x174>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002092:	6878      	ldr	r0, [r7, #4]
 8002094:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 8002096:	e033      	b.n	8002100 <HAL_DMA_IRQHandler+0x174>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800209c:	f003 031c 	and.w	r3, r3, #28
 80020a0:	2208      	movs	r2, #8
 80020a2:	409a      	lsls	r2, r3
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	4013      	ands	r3, r2
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d02a      	beq.n	8002102 <HAL_DMA_IRQHandler+0x176>
 80020ac:	68bb      	ldr	r3, [r7, #8]
 80020ae:	f003 0308 	and.w	r3, r3, #8
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d025      	beq.n	8002102 <HAL_DMA_IRQHandler+0x176>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	681a      	ldr	r2, [r3, #0]
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	f022 020e 	bic.w	r2, r2, #14
 80020c4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020ca:	f003 021c 	and.w	r2, r3, #28
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020d2:	2101      	movs	r1, #1
 80020d4:	fa01 f202 	lsl.w	r2, r1, r2
 80020d8:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	2201      	movs	r2, #1
 80020de:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	2201      	movs	r2, #1
 80020e4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	2200      	movs	r2, #0
 80020ec:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d004      	beq.n	8002102 <HAL_DMA_IRQHandler+0x176>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80020fc:	6878      	ldr	r0, [r7, #4]
 80020fe:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8002100:	bf00      	nop
 8002102:	bf00      	nop
}
 8002104:	3710      	adds	r7, #16
 8002106:	46bd      	mov	sp, r7
 8002108:	bd80      	pop	{r7, pc}
 800210a:	bf00      	nop
 800210c:	40020080 	.word	0x40020080
 8002110:	40020400 	.word	0x40020400
 8002114:	40020000 	.word	0x40020000

08002118 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002118:	b480      	push	{r7}
 800211a:	b085      	sub	sp, #20
 800211c:	af00      	add	r7, sp, #0
 800211e:	60f8      	str	r0, [r7, #12]
 8002120:	60b9      	str	r1, [r7, #8]
 8002122:	607a      	str	r2, [r7, #4]
 8002124:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800212a:	68fa      	ldr	r2, [r7, #12]
 800212c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800212e:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != NULL)
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002134:	2b00      	cmp	r3, #0
 8002136:	d004      	beq.n	8002142 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800213c:	68fa      	ldr	r2, [r7, #12]
 800213e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002140:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002146:	f003 021c 	and.w	r2, r3, #28
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800214e:	2101      	movs	r1, #1
 8002150:	fa01 f202 	lsl.w	r2, r1, r2
 8002154:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	683a      	ldr	r2, [r7, #0]
 800215c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	689b      	ldr	r3, [r3, #8]
 8002162:	2b10      	cmp	r3, #16
 8002164:	d108      	bne.n	8002178 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	687a      	ldr	r2, [r7, #4]
 800216c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	68ba      	ldr	r2, [r7, #8]
 8002174:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002176:	e007      	b.n	8002188 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	68ba      	ldr	r2, [r7, #8]
 800217e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	687a      	ldr	r2, [r7, #4]
 8002186:	60da      	str	r2, [r3, #12]
}
 8002188:	bf00      	nop
 800218a:	3714      	adds	r7, #20
 800218c:	46bd      	mov	sp, r7
 800218e:	bc80      	pop	{r7}
 8002190:	4770      	bx	lr
	...

08002194 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002194:	b480      	push	{r7}
 8002196:	b085      	sub	sp, #20
 8002198:	af00      	add	r7, sp, #0
 800219a:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	461a      	mov	r2, r3
 80021a2:	4b1c      	ldr	r3, [pc, #112]	@ (8002214 <DMA_CalcDMAMUXChannelBaseAndMask+0x80>)
 80021a4:	429a      	cmp	r2, r3
 80021a6:	d813      	bhi.n	80021d0 <DMA_CalcDMAMUXChannelBaseAndMask+0x3c>
  {
    /* DMA1 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021ac:	089b      	lsrs	r3, r3, #2
 80021ae:	009b      	lsls	r3, r3, #2
 80021b0:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80021b4:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 80021b8:	687a      	ldr	r2, [r7, #4]
 80021ba:	6493      	str	r3, [r2, #72]	@ 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	b2db      	uxtb	r3, r3
 80021c2:	3b08      	subs	r3, #8
 80021c4:	4a14      	ldr	r2, [pc, #80]	@ (8002218 <DMA_CalcDMAMUXChannelBaseAndMask+0x84>)
 80021c6:	fba2 2303 	umull	r2, r3, r2, r3
 80021ca:	091b      	lsrs	r3, r3, #4
 80021cc:	60fb      	str	r3, [r7, #12]
 80021ce:	e011      	b.n	80021f4 <DMA_CalcDMAMUXChannelBaseAndMask+0x60>
  }
  else
  {
    /* DMA2 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021d4:	089b      	lsrs	r3, r3, #2
 80021d6:	009a      	lsls	r2, r3, #2
 80021d8:	4b10      	ldr	r3, [pc, #64]	@ (800221c <DMA_CalcDMAMUXChannelBaseAndMask+0x88>)
 80021da:	4413      	add	r3, r2
 80021dc:	687a      	ldr	r2, [r7, #4]
 80021de:	6493      	str	r3, [r2, #72]	@ 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	b2db      	uxtb	r3, r3
 80021e6:	3b08      	subs	r3, #8
 80021e8:	4a0b      	ldr	r2, [pc, #44]	@ (8002218 <DMA_CalcDMAMUXChannelBaseAndMask+0x84>)
 80021ea:	fba2 2303 	umull	r2, r3, r2, r3
 80021ee:	091b      	lsrs	r3, r3, #4
 80021f0:	3307      	adds	r3, #7
 80021f2:	60fb      	str	r3, [r7, #12]
  }

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	4a0a      	ldr	r2, [pc, #40]	@ (8002220 <DMA_CalcDMAMUXChannelBaseAndMask+0x8c>)
 80021f8:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	f003 031f 	and.w	r3, r3, #31
 8002200:	2201      	movs	r2, #1
 8002202:	409a      	lsls	r2, r3
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8002208:	bf00      	nop
 800220a:	3714      	adds	r7, #20
 800220c:	46bd      	mov	sp, r7
 800220e:	bc80      	pop	{r7}
 8002210:	4770      	bx	lr
 8002212:	bf00      	nop
 8002214:	40020407 	.word	0x40020407
 8002218:	cccccccd 	.word	0xcccccccd
 800221c:	4002081c 	.word	0x4002081c
 8002220:	40020880 	.word	0x40020880

08002224 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002224:	b480      	push	{r7}
 8002226:	b085      	sub	sp, #20
 8002228:	af00      	add	r7, sp, #0
 800222a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	685b      	ldr	r3, [r3, #4]
 8002230:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002234:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8002236:	68fa      	ldr	r2, [r7, #12]
 8002238:	4b0a      	ldr	r3, [pc, #40]	@ (8002264 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800223a:	4413      	add	r3, r2
 800223c:	009b      	lsls	r3, r3, #2
 800223e:	461a      	mov	r2, r3
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	4a08      	ldr	r2, [pc, #32]	@ (8002268 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8002248:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	3b01      	subs	r3, #1
 800224e:	f003 0303 	and.w	r3, r3, #3
 8002252:	2201      	movs	r2, #1
 8002254:	409a      	lsls	r2, r3
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 800225a:	bf00      	nop
 800225c:	3714      	adds	r7, #20
 800225e:	46bd      	mov	sp, r7
 8002260:	bc80      	pop	{r7}
 8002262:	4770      	bx	lr
 8002264:	1000823f 	.word	0x1000823f
 8002268:	40020940 	.word	0x40020940

0800226c <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800226c:	b480      	push	{r7}
 800226e:	b087      	sub	sp, #28
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
 8002274:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002276:	2300      	movs	r3, #0
 8002278:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800227a:	e140      	b.n	80024fe <HAL_GPIO_Init+0x292>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800227c:	683b      	ldr	r3, [r7, #0]
 800227e:	681a      	ldr	r2, [r3, #0]
 8002280:	2101      	movs	r1, #1
 8002282:	697b      	ldr	r3, [r7, #20]
 8002284:	fa01 f303 	lsl.w	r3, r1, r3
 8002288:	4013      	ands	r3, r2
 800228a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	2b00      	cmp	r3, #0
 8002290:	f000 8132 	beq.w	80024f8 <HAL_GPIO_Init+0x28c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002294:	683b      	ldr	r3, [r7, #0]
 8002296:	685b      	ldr	r3, [r3, #4]
 8002298:	f003 0303 	and.w	r3, r3, #3
 800229c:	2b01      	cmp	r3, #1
 800229e:	d005      	beq.n	80022ac <HAL_GPIO_Init+0x40>
 80022a0:	683b      	ldr	r3, [r7, #0]
 80022a2:	685b      	ldr	r3, [r3, #4]
 80022a4:	f003 0303 	and.w	r3, r3, #3
 80022a8:	2b02      	cmp	r3, #2
 80022aa:	d130      	bne.n	800230e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	689b      	ldr	r3, [r3, #8]
 80022b0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80022b2:	697b      	ldr	r3, [r7, #20]
 80022b4:	005b      	lsls	r3, r3, #1
 80022b6:	2203      	movs	r2, #3
 80022b8:	fa02 f303 	lsl.w	r3, r2, r3
 80022bc:	43db      	mvns	r3, r3
 80022be:	693a      	ldr	r2, [r7, #16]
 80022c0:	4013      	ands	r3, r2
 80022c2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80022c4:	683b      	ldr	r3, [r7, #0]
 80022c6:	68da      	ldr	r2, [r3, #12]
 80022c8:	697b      	ldr	r3, [r7, #20]
 80022ca:	005b      	lsls	r3, r3, #1
 80022cc:	fa02 f303 	lsl.w	r3, r2, r3
 80022d0:	693a      	ldr	r2, [r7, #16]
 80022d2:	4313      	orrs	r3, r2
 80022d4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	693a      	ldr	r2, [r7, #16]
 80022da:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	685b      	ldr	r3, [r3, #4]
 80022e0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80022e2:	2201      	movs	r2, #1
 80022e4:	697b      	ldr	r3, [r7, #20]
 80022e6:	fa02 f303 	lsl.w	r3, r2, r3
 80022ea:	43db      	mvns	r3, r3
 80022ec:	693a      	ldr	r2, [r7, #16]
 80022ee:	4013      	ands	r3, r2
 80022f0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80022f2:	683b      	ldr	r3, [r7, #0]
 80022f4:	685b      	ldr	r3, [r3, #4]
 80022f6:	091b      	lsrs	r3, r3, #4
 80022f8:	f003 0201 	and.w	r2, r3, #1
 80022fc:	697b      	ldr	r3, [r7, #20]
 80022fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002302:	693a      	ldr	r2, [r7, #16]
 8002304:	4313      	orrs	r3, r2
 8002306:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	693a      	ldr	r2, [r7, #16]
 800230c:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800230e:	683b      	ldr	r3, [r7, #0]
 8002310:	685b      	ldr	r3, [r3, #4]
 8002312:	f003 0303 	and.w	r3, r3, #3
 8002316:	2b03      	cmp	r3, #3
 8002318:	d017      	beq.n	800234a <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	68db      	ldr	r3, [r3, #12]
 800231e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002320:	697b      	ldr	r3, [r7, #20]
 8002322:	005b      	lsls	r3, r3, #1
 8002324:	2203      	movs	r2, #3
 8002326:	fa02 f303 	lsl.w	r3, r2, r3
 800232a:	43db      	mvns	r3, r3
 800232c:	693a      	ldr	r2, [r7, #16]
 800232e:	4013      	ands	r3, r2
 8002330:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002332:	683b      	ldr	r3, [r7, #0]
 8002334:	689a      	ldr	r2, [r3, #8]
 8002336:	697b      	ldr	r3, [r7, #20]
 8002338:	005b      	lsls	r3, r3, #1
 800233a:	fa02 f303 	lsl.w	r3, r2, r3
 800233e:	693a      	ldr	r2, [r7, #16]
 8002340:	4313      	orrs	r3, r2
 8002342:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	693a      	ldr	r2, [r7, #16]
 8002348:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800234a:	683b      	ldr	r3, [r7, #0]
 800234c:	685b      	ldr	r3, [r3, #4]
 800234e:	f003 0303 	and.w	r3, r3, #3
 8002352:	2b02      	cmp	r3, #2
 8002354:	d123      	bne.n	800239e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002356:	697b      	ldr	r3, [r7, #20]
 8002358:	08da      	lsrs	r2, r3, #3
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	3208      	adds	r2, #8
 800235e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002362:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002364:	697b      	ldr	r3, [r7, #20]
 8002366:	f003 0307 	and.w	r3, r3, #7
 800236a:	009b      	lsls	r3, r3, #2
 800236c:	220f      	movs	r2, #15
 800236e:	fa02 f303 	lsl.w	r3, r2, r3
 8002372:	43db      	mvns	r3, r3
 8002374:	693a      	ldr	r2, [r7, #16]
 8002376:	4013      	ands	r3, r2
 8002378:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800237a:	683b      	ldr	r3, [r7, #0]
 800237c:	691a      	ldr	r2, [r3, #16]
 800237e:	697b      	ldr	r3, [r7, #20]
 8002380:	f003 0307 	and.w	r3, r3, #7
 8002384:	009b      	lsls	r3, r3, #2
 8002386:	fa02 f303 	lsl.w	r3, r2, r3
 800238a:	693a      	ldr	r2, [r7, #16]
 800238c:	4313      	orrs	r3, r2
 800238e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002390:	697b      	ldr	r3, [r7, #20]
 8002392:	08da      	lsrs	r2, r3, #3
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	3208      	adds	r2, #8
 8002398:	6939      	ldr	r1, [r7, #16]
 800239a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80023a4:	697b      	ldr	r3, [r7, #20]
 80023a6:	005b      	lsls	r3, r3, #1
 80023a8:	2203      	movs	r2, #3
 80023aa:	fa02 f303 	lsl.w	r3, r2, r3
 80023ae:	43db      	mvns	r3, r3
 80023b0:	693a      	ldr	r2, [r7, #16]
 80023b2:	4013      	ands	r3, r2
 80023b4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80023b6:	683b      	ldr	r3, [r7, #0]
 80023b8:	685b      	ldr	r3, [r3, #4]
 80023ba:	f003 0203 	and.w	r2, r3, #3
 80023be:	697b      	ldr	r3, [r7, #20]
 80023c0:	005b      	lsls	r3, r3, #1
 80023c2:	fa02 f303 	lsl.w	r3, r2, r3
 80023c6:	693a      	ldr	r2, [r7, #16]
 80023c8:	4313      	orrs	r3, r2
 80023ca:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	693a      	ldr	r2, [r7, #16]
 80023d0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80023d2:	683b      	ldr	r3, [r7, #0]
 80023d4:	685b      	ldr	r3, [r3, #4]
 80023d6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80023da:	2b00      	cmp	r3, #0
 80023dc:	f000 808c 	beq.w	80024f8 <HAL_GPIO_Init+0x28c>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 80023e0:	4a4e      	ldr	r2, [pc, #312]	@ (800251c <HAL_GPIO_Init+0x2b0>)
 80023e2:	697b      	ldr	r3, [r7, #20]
 80023e4:	089b      	lsrs	r3, r3, #2
 80023e6:	3302      	adds	r3, #2
 80023e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80023ec:	613b      	str	r3, [r7, #16]
        temp &= ~(0x07uL << (4U * (position & 0x03U)));
 80023ee:	697b      	ldr	r3, [r7, #20]
 80023f0:	f003 0303 	and.w	r3, r3, #3
 80023f4:	009b      	lsls	r3, r3, #2
 80023f6:	2207      	movs	r2, #7
 80023f8:	fa02 f303 	lsl.w	r3, r2, r3
 80023fc:	43db      	mvns	r3, r3
 80023fe:	693a      	ldr	r2, [r7, #16]
 8002400:	4013      	ands	r3, r2
 8002402:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800240a:	d00d      	beq.n	8002428 <HAL_GPIO_Init+0x1bc>
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	4a44      	ldr	r2, [pc, #272]	@ (8002520 <HAL_GPIO_Init+0x2b4>)
 8002410:	4293      	cmp	r3, r2
 8002412:	d007      	beq.n	8002424 <HAL_GPIO_Init+0x1b8>
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	4a43      	ldr	r2, [pc, #268]	@ (8002524 <HAL_GPIO_Init+0x2b8>)
 8002418:	4293      	cmp	r3, r2
 800241a:	d101      	bne.n	8002420 <HAL_GPIO_Init+0x1b4>
 800241c:	2302      	movs	r3, #2
 800241e:	e004      	b.n	800242a <HAL_GPIO_Init+0x1be>
 8002420:	2307      	movs	r3, #7
 8002422:	e002      	b.n	800242a <HAL_GPIO_Init+0x1be>
 8002424:	2301      	movs	r3, #1
 8002426:	e000      	b.n	800242a <HAL_GPIO_Init+0x1be>
 8002428:	2300      	movs	r3, #0
 800242a:	697a      	ldr	r2, [r7, #20]
 800242c:	f002 0203 	and.w	r2, r2, #3
 8002430:	0092      	lsls	r2, r2, #2
 8002432:	4093      	lsls	r3, r2
 8002434:	693a      	ldr	r2, [r7, #16]
 8002436:	4313      	orrs	r3, r2
 8002438:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800243a:	4938      	ldr	r1, [pc, #224]	@ (800251c <HAL_GPIO_Init+0x2b0>)
 800243c:	697b      	ldr	r3, [r7, #20]
 800243e:	089b      	lsrs	r3, r3, #2
 8002440:	3302      	adds	r3, #2
 8002442:	693a      	ldr	r2, [r7, #16]
 8002444:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002448:	4b37      	ldr	r3, [pc, #220]	@ (8002528 <HAL_GPIO_Init+0x2bc>)
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	43db      	mvns	r3, r3
 8002452:	693a      	ldr	r2, [r7, #16]
 8002454:	4013      	ands	r3, r2
 8002456:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002458:	683b      	ldr	r3, [r7, #0]
 800245a:	685b      	ldr	r3, [r3, #4]
 800245c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002460:	2b00      	cmp	r3, #0
 8002462:	d003      	beq.n	800246c <HAL_GPIO_Init+0x200>
        {
          temp |= iocurrent;
 8002464:	693a      	ldr	r2, [r7, #16]
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	4313      	orrs	r3, r2
 800246a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800246c:	4a2e      	ldr	r2, [pc, #184]	@ (8002528 <HAL_GPIO_Init+0x2bc>)
 800246e:	693b      	ldr	r3, [r7, #16]
 8002470:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8002472:	4b2d      	ldr	r3, [pc, #180]	@ (8002528 <HAL_GPIO_Init+0x2bc>)
 8002474:	685b      	ldr	r3, [r3, #4]
 8002476:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	43db      	mvns	r3, r3
 800247c:	693a      	ldr	r2, [r7, #16]
 800247e:	4013      	ands	r3, r2
 8002480:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002482:	683b      	ldr	r3, [r7, #0]
 8002484:	685b      	ldr	r3, [r3, #4]
 8002486:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800248a:	2b00      	cmp	r3, #0
 800248c:	d003      	beq.n	8002496 <HAL_GPIO_Init+0x22a>
        {
          temp |= iocurrent;
 800248e:	693a      	ldr	r2, [r7, #16]
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	4313      	orrs	r3, r2
 8002494:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002496:	4a24      	ldr	r2, [pc, #144]	@ (8002528 <HAL_GPIO_Init+0x2bc>)
 8002498:	693b      	ldr	r3, [r7, #16]
 800249a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        temp = EXTI->C2IMR1;
#else
        temp = EXTI->IMR1;
 800249c:	4b22      	ldr	r3, [pc, #136]	@ (8002528 <HAL_GPIO_Init+0x2bc>)
 800249e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80024a2:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	43db      	mvns	r3, r3
 80024a8:	693a      	ldr	r2, [r7, #16]
 80024aa:	4013      	ands	r3, r2
 80024ac:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80024ae:	683b      	ldr	r3, [r7, #0]
 80024b0:	685b      	ldr	r3, [r3, #4]
 80024b2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d003      	beq.n	80024c2 <HAL_GPIO_Init+0x256>
        {
          temp |= iocurrent;
 80024ba:	693a      	ldr	r2, [r7, #16]
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	4313      	orrs	r3, r2
 80024c0:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 = temp;
#else
        EXTI->IMR1 = temp;
 80024c2:	4a19      	ldr	r2, [pc, #100]	@ (8002528 <HAL_GPIO_Init+0x2bc>)
 80024c4:	693b      	ldr	r3, [r7, #16]
 80024c6:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
#endif /* CORE_CM0PLUS */

#ifdef CORE_CM0PLUS
        temp = EXTI->C2EMR1;
#else
        temp = EXTI->EMR1;
 80024ca:	4b17      	ldr	r3, [pc, #92]	@ (8002528 <HAL_GPIO_Init+0x2bc>)
 80024cc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80024d0:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	43db      	mvns	r3, r3
 80024d6:	693a      	ldr	r2, [r7, #16]
 80024d8:	4013      	ands	r3, r2
 80024da:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80024dc:	683b      	ldr	r3, [r7, #0]
 80024de:	685b      	ldr	r3, [r3, #4]
 80024e0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d003      	beq.n	80024f0 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 80024e8:	693a      	ldr	r2, [r7, #16]
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	4313      	orrs	r3, r2
 80024ee:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2EMR1 = temp;
#else
        EXTI->EMR1 = temp;
 80024f0:	4a0d      	ldr	r2, [pc, #52]	@ (8002528 <HAL_GPIO_Init+0x2bc>)
 80024f2:	693b      	ldr	r3, [r7, #16]
 80024f4:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
#endif /* CORE_CM0PLUS */
      }
    }

    position++;
 80024f8:	697b      	ldr	r3, [r7, #20]
 80024fa:	3301      	adds	r3, #1
 80024fc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80024fe:	683b      	ldr	r3, [r7, #0]
 8002500:	681a      	ldr	r2, [r3, #0]
 8002502:	697b      	ldr	r3, [r7, #20]
 8002504:	fa22 f303 	lsr.w	r3, r2, r3
 8002508:	2b00      	cmp	r3, #0
 800250a:	f47f aeb7 	bne.w	800227c <HAL_GPIO_Init+0x10>
  }
}
 800250e:	bf00      	nop
 8002510:	bf00      	nop
 8002512:	371c      	adds	r7, #28
 8002514:	46bd      	mov	sp, r7
 8002516:	bc80      	pop	{r7}
 8002518:	4770      	bx	lr
 800251a:	bf00      	nop
 800251c:	40010000 	.word	0x40010000
 8002520:	48000400 	.word	0x48000400
 8002524:	48000800 	.word	0x48000800
 8002528:	58000800 	.word	0x58000800

0800252c <HAL_GPIO_DeInit>:
  * @param GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800252c:	b480      	push	{r7}
 800252e:	b087      	sub	sp, #28
 8002530:	af00      	add	r7, sp, #0
 8002532:	6078      	str	r0, [r7, #4]
 8002534:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002536:	2300      	movs	r3, #0
 8002538:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 800253a:	e0af      	b.n	800269c <HAL_GPIO_DeInit+0x170>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 800253c:	2201      	movs	r2, #1
 800253e:	697b      	ldr	r3, [r7, #20]
 8002540:	fa02 f303 	lsl.w	r3, r2, r3
 8002544:	683a      	ldr	r2, [r7, #0]
 8002546:	4013      	ands	r3, r2
 8002548:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 800254a:	693b      	ldr	r3, [r7, #16]
 800254c:	2b00      	cmp	r3, #0
 800254e:	f000 80a2 	beq.w	8002696 <HAL_GPIO_DeInit+0x16a>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8002552:	4a59      	ldr	r2, [pc, #356]	@ (80026b8 <HAL_GPIO_DeInit+0x18c>)
 8002554:	697b      	ldr	r3, [r7, #20]
 8002556:	089b      	lsrs	r3, r3, #2
 8002558:	3302      	adds	r3, #2
 800255a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800255e:	60fb      	str	r3, [r7, #12]
      tmp &= (0x07uL << (4U * (position & 0x03U)));
 8002560:	697b      	ldr	r3, [r7, #20]
 8002562:	f003 0303 	and.w	r3, r3, #3
 8002566:	009b      	lsls	r3, r3, #2
 8002568:	2207      	movs	r2, #7
 800256a:	fa02 f303 	lsl.w	r3, r2, r3
 800256e:	68fa      	ldr	r2, [r7, #12]
 8002570:	4013      	ands	r3, r2
 8002572:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800257a:	d00d      	beq.n	8002598 <HAL_GPIO_DeInit+0x6c>
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	4a4f      	ldr	r2, [pc, #316]	@ (80026bc <HAL_GPIO_DeInit+0x190>)
 8002580:	4293      	cmp	r3, r2
 8002582:	d007      	beq.n	8002594 <HAL_GPIO_DeInit+0x68>
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	4a4e      	ldr	r2, [pc, #312]	@ (80026c0 <HAL_GPIO_DeInit+0x194>)
 8002588:	4293      	cmp	r3, r2
 800258a:	d101      	bne.n	8002590 <HAL_GPIO_DeInit+0x64>
 800258c:	2302      	movs	r3, #2
 800258e:	e004      	b.n	800259a <HAL_GPIO_DeInit+0x6e>
 8002590:	2307      	movs	r3, #7
 8002592:	e002      	b.n	800259a <HAL_GPIO_DeInit+0x6e>
 8002594:	2301      	movs	r3, #1
 8002596:	e000      	b.n	800259a <HAL_GPIO_DeInit+0x6e>
 8002598:	2300      	movs	r3, #0
 800259a:	697a      	ldr	r2, [r7, #20]
 800259c:	f002 0203 	and.w	r2, r2, #3
 80025a0:	0092      	lsls	r2, r2, #2
 80025a2:	4093      	lsls	r3, r2
 80025a4:	68fa      	ldr	r2, [r7, #12]
 80025a6:	429a      	cmp	r2, r3
 80025a8:	d136      	bne.n	8002618 <HAL_GPIO_DeInit+0xec>
        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 &= ~(iocurrent);
        EXTI->C2EMR1 &= ~(iocurrent);
#else
        EXTI->IMR1 &= ~(iocurrent);
 80025aa:	4b46      	ldr	r3, [pc, #280]	@ (80026c4 <HAL_GPIO_DeInit+0x198>)
 80025ac:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 80025b0:	693b      	ldr	r3, [r7, #16]
 80025b2:	43db      	mvns	r3, r3
 80025b4:	4943      	ldr	r1, [pc, #268]	@ (80026c4 <HAL_GPIO_DeInit+0x198>)
 80025b6:	4013      	ands	r3, r2
 80025b8:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
        EXTI->EMR1 &= ~(iocurrent);
 80025bc:	4b41      	ldr	r3, [pc, #260]	@ (80026c4 <HAL_GPIO_DeInit+0x198>)
 80025be:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 80025c2:	693b      	ldr	r3, [r7, #16]
 80025c4:	43db      	mvns	r3, r3
 80025c6:	493f      	ldr	r1, [pc, #252]	@ (80026c4 <HAL_GPIO_DeInit+0x198>)
 80025c8:	4013      	ands	r3, r2
 80025ca:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* CORE_CM0PLUS */

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 80025ce:	4b3d      	ldr	r3, [pc, #244]	@ (80026c4 <HAL_GPIO_DeInit+0x198>)
 80025d0:	681a      	ldr	r2, [r3, #0]
 80025d2:	693b      	ldr	r3, [r7, #16]
 80025d4:	43db      	mvns	r3, r3
 80025d6:	493b      	ldr	r1, [pc, #236]	@ (80026c4 <HAL_GPIO_DeInit+0x198>)
 80025d8:	4013      	ands	r3, r2
 80025da:	600b      	str	r3, [r1, #0]
        EXTI->FTSR1 &= ~(iocurrent);
 80025dc:	4b39      	ldr	r3, [pc, #228]	@ (80026c4 <HAL_GPIO_DeInit+0x198>)
 80025de:	685a      	ldr	r2, [r3, #4]
 80025e0:	693b      	ldr	r3, [r7, #16]
 80025e2:	43db      	mvns	r3, r3
 80025e4:	4937      	ldr	r1, [pc, #220]	@ (80026c4 <HAL_GPIO_DeInit+0x198>)
 80025e6:	4013      	ands	r3, r2
 80025e8:	604b      	str	r3, [r1, #4]

        /* Clear EXTICR configuration */
        tmp = 0x07uL << (4u * (position & 0x03U));
 80025ea:	697b      	ldr	r3, [r7, #20]
 80025ec:	f003 0303 	and.w	r3, r3, #3
 80025f0:	009b      	lsls	r3, r3, #2
 80025f2:	2207      	movs	r2, #7
 80025f4:	fa02 f303 	lsl.w	r3, r2, r3
 80025f8:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 80025fa:	4a2f      	ldr	r2, [pc, #188]	@ (80026b8 <HAL_GPIO_DeInit+0x18c>)
 80025fc:	697b      	ldr	r3, [r7, #20]
 80025fe:	089b      	lsrs	r3, r3, #2
 8002600:	3302      	adds	r3, #2
 8002602:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	43da      	mvns	r2, r3
 800260a:	482b      	ldr	r0, [pc, #172]	@ (80026b8 <HAL_GPIO_DeInit+0x18c>)
 800260c:	697b      	ldr	r3, [r7, #20]
 800260e:	089b      	lsrs	r3, r3, #2
 8002610:	400a      	ands	r2, r1
 8002612:	3302      	adds	r3, #2
 8002614:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681a      	ldr	r2, [r3, #0]
 800261c:	697b      	ldr	r3, [r7, #20]
 800261e:	005b      	lsls	r3, r3, #1
 8002620:	2103      	movs	r1, #3
 8002622:	fa01 f303 	lsl.w	r3, r1, r3
 8002626:	431a      	orrs	r2, r3
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((position & 0x07U) * 4U)) ;
 800262c:	697b      	ldr	r3, [r7, #20]
 800262e:	08da      	lsrs	r2, r3, #3
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	3208      	adds	r2, #8
 8002634:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8002638:	697b      	ldr	r3, [r7, #20]
 800263a:	f003 0307 	and.w	r3, r3, #7
 800263e:	009b      	lsls	r3, r3, #2
 8002640:	220f      	movs	r2, #15
 8002642:	fa02 f303 	lsl.w	r3, r2, r3
 8002646:	43db      	mvns	r3, r3
 8002648:	697a      	ldr	r2, [r7, #20]
 800264a:	08d2      	lsrs	r2, r2, #3
 800264c:	4019      	ands	r1, r3
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	3208      	adds	r2, #8
 8002652:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	689a      	ldr	r2, [r3, #8]
 800265a:	697b      	ldr	r3, [r7, #20]
 800265c:	005b      	lsls	r3, r3, #1
 800265e:	2103      	movs	r1, #3
 8002660:	fa01 f303 	lsl.w	r3, r1, r3
 8002664:	43db      	mvns	r3, r3
 8002666:	401a      	ands	r2, r3
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	685a      	ldr	r2, [r3, #4]
 8002670:	2101      	movs	r1, #1
 8002672:	697b      	ldr	r3, [r7, #20]
 8002674:	fa01 f303 	lsl.w	r3, r1, r3
 8002678:	43db      	mvns	r3, r3
 800267a:	401a      	ands	r2, r3
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	68da      	ldr	r2, [r3, #12]
 8002684:	697b      	ldr	r3, [r7, #20]
 8002686:	005b      	lsls	r3, r3, #1
 8002688:	2103      	movs	r1, #3
 800268a:	fa01 f303 	lsl.w	r3, r1, r3
 800268e:	43db      	mvns	r3, r3
 8002690:	401a      	ands	r2, r3
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	60da      	str	r2, [r3, #12]
    }

    position++;
 8002696:	697b      	ldr	r3, [r7, #20]
 8002698:	3301      	adds	r3, #1
 800269a:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 800269c:	683a      	ldr	r2, [r7, #0]
 800269e:	697b      	ldr	r3, [r7, #20]
 80026a0:	fa22 f303 	lsr.w	r3, r2, r3
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	f47f af49 	bne.w	800253c <HAL_GPIO_DeInit+0x10>
  }
}
 80026aa:	bf00      	nop
 80026ac:	bf00      	nop
 80026ae:	371c      	adds	r7, #28
 80026b0:	46bd      	mov	sp, r7
 80026b2:	bc80      	pop	{r7}
 80026b4:	4770      	bx	lr
 80026b6:	bf00      	nop
 80026b8:	40010000 	.word	0x40010000
 80026bc:	48000400 	.word	0x48000400
 80026c0:	48000800 	.word	0x48000800
 80026c4:	58000800 	.word	0x58000800

080026c8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80026c8:	b480      	push	{r7}
 80026ca:	b083      	sub	sp, #12
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	6078      	str	r0, [r7, #4]
 80026d0:	460b      	mov	r3, r1
 80026d2:	807b      	strh	r3, [r7, #2]
 80026d4:	4613      	mov	r3, r2
 80026d6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80026d8:	787b      	ldrb	r3, [r7, #1]
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d003      	beq.n	80026e6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80026de:	887a      	ldrh	r2, [r7, #2]
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80026e4:	e002      	b.n	80026ec <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80026e6:	887a      	ldrh	r2, [r7, #2]
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80026ec:	bf00      	nop
 80026ee:	370c      	adds	r7, #12
 80026f0:	46bd      	mov	sp, r7
 80026f2:	bc80      	pop	{r7}
 80026f4:	4770      	bx	lr
	...

080026f8 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         backup domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80026f8:	b480      	push	{r7}
 80026fa:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80026fc:	4b04      	ldr	r3, [pc, #16]	@ (8002710 <HAL_PWR_EnableBkUpAccess+0x18>)
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	4a03      	ldr	r2, [pc, #12]	@ (8002710 <HAL_PWR_EnableBkUpAccess+0x18>)
 8002702:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002706:	6013      	str	r3, [r2, #0]
}
 8002708:	bf00      	nop
 800270a:	46bd      	mov	sp, r7
 800270c:	bc80      	pop	{r7}
 800270e:	4770      	bx	lr
 8002710:	58000400 	.word	0x58000400

08002714 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWPWR_REGULATOR_VOLTAGE_SCALE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002714:	b480      	push	{r7}
 8002716:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8002718:	4b03      	ldr	r3, [pc, #12]	@ (8002728 <HAL_PWREx_GetVoltageRange+0x14>)
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
}
 8002720:	4618      	mov	r0, r3
 8002722:	46bd      	mov	sp, r7
 8002724:	bc80      	pop	{r7}
 8002726:	4770      	bx	lr
 8002728:	58000400 	.word	0x58000400

0800272c <LL_PWR_IsEnabledBkUpAccess>:
  * @brief  Check if the backup domain is enabled
  * @rmtoll CR1          DBP           LL_PWR_IsEnabledBkUpAccess
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsEnabledBkUpAccess(void)
{
 800272c:	b480      	push	{r7}
 800272e:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)) ? 1UL : 0UL);
 8002730:	4b06      	ldr	r3, [pc, #24]	@ (800274c <LL_PWR_IsEnabledBkUpAccess+0x20>)
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002738:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800273c:	d101      	bne.n	8002742 <LL_PWR_IsEnabledBkUpAccess+0x16>
 800273e:	2301      	movs	r3, #1
 8002740:	e000      	b.n	8002744 <LL_PWR_IsEnabledBkUpAccess+0x18>
 8002742:	2300      	movs	r3, #0
}
 8002744:	4618      	mov	r0, r3
 8002746:	46bd      	mov	sp, r7
 8002748:	bc80      	pop	{r7}
 800274a:	4770      	bx	lr
 800274c:	58000400 	.word	0x58000400

08002750 <LL_RCC_HSE_EnableTcxo>:
{
 8002750:	b480      	push	{r7}
 8002752:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 8002754:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800275e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002762:	6013      	str	r3, [r2, #0]
}
 8002764:	bf00      	nop
 8002766:	46bd      	mov	sp, r7
 8002768:	bc80      	pop	{r7}
 800276a:	4770      	bx	lr

0800276c <LL_RCC_HSE_DisableTcxo>:
{
 800276c:	b480      	push	{r7}
 800276e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 8002770:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800277a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800277e:	6013      	str	r3, [r2, #0]
}
 8002780:	bf00      	nop
 8002782:	46bd      	mov	sp, r7
 8002784:	bc80      	pop	{r7}
 8002786:	4770      	bx	lr

08002788 <LL_RCC_HSE_IsEnabledDiv2>:
{
 8002788:	b480      	push	{r7}
 800278a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 800278c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002796:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800279a:	d101      	bne.n	80027a0 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 800279c:	2301      	movs	r3, #1
 800279e:	e000      	b.n	80027a2 <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 80027a0:	2300      	movs	r3, #0
}
 80027a2:	4618      	mov	r0, r3
 80027a4:	46bd      	mov	sp, r7
 80027a6:	bc80      	pop	{r7}
 80027a8:	4770      	bx	lr

080027aa <LL_RCC_HSE_Enable>:
{
 80027aa:	b480      	push	{r7}
 80027ac:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 80027ae:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80027b8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80027bc:	6013      	str	r3, [r2, #0]
}
 80027be:	bf00      	nop
 80027c0:	46bd      	mov	sp, r7
 80027c2:	bc80      	pop	{r7}
 80027c4:	4770      	bx	lr

080027c6 <LL_RCC_HSE_Disable>:
{
 80027c6:	b480      	push	{r7}
 80027c8:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 80027ca:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80027d4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80027d8:	6013      	str	r3, [r2, #0]
}
 80027da:	bf00      	nop
 80027dc:	46bd      	mov	sp, r7
 80027de:	bc80      	pop	{r7}
 80027e0:	4770      	bx	lr

080027e2 <LL_RCC_HSE_IsReady>:
{
 80027e2:	b480      	push	{r7}
 80027e4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 80027e6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027f0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80027f4:	d101      	bne.n	80027fa <LL_RCC_HSE_IsReady+0x18>
 80027f6:	2301      	movs	r3, #1
 80027f8:	e000      	b.n	80027fc <LL_RCC_HSE_IsReady+0x1a>
 80027fa:	2300      	movs	r3, #0
}
 80027fc:	4618      	mov	r0, r3
 80027fe:	46bd      	mov	sp, r7
 8002800:	bc80      	pop	{r7}
 8002802:	4770      	bx	lr

08002804 <LL_RCC_HSI_Enable>:
{
 8002804:	b480      	push	{r7}
 8002806:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8002808:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002812:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002816:	6013      	str	r3, [r2, #0]
}
 8002818:	bf00      	nop
 800281a:	46bd      	mov	sp, r7
 800281c:	bc80      	pop	{r7}
 800281e:	4770      	bx	lr

08002820 <LL_RCC_HSI_Disable>:
{
 8002820:	b480      	push	{r7}
 8002822:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8002824:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800282e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002832:	6013      	str	r3, [r2, #0]
}
 8002834:	bf00      	nop
 8002836:	46bd      	mov	sp, r7
 8002838:	bc80      	pop	{r7}
 800283a:	4770      	bx	lr

0800283c <LL_RCC_HSI_IsReady>:
{
 800283c:	b480      	push	{r7}
 800283e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8002840:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800284a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800284e:	d101      	bne.n	8002854 <LL_RCC_HSI_IsReady+0x18>
 8002850:	2301      	movs	r3, #1
 8002852:	e000      	b.n	8002856 <LL_RCC_HSI_IsReady+0x1a>
 8002854:	2300      	movs	r3, #0
}
 8002856:	4618      	mov	r0, r3
 8002858:	46bd      	mov	sp, r7
 800285a:	bc80      	pop	{r7}
 800285c:	4770      	bx	lr

0800285e <LL_RCC_HSI_SetCalibTrimming>:
{
 800285e:	b480      	push	{r7}
 8002860:	b083      	sub	sp, #12
 8002862:	af00      	add	r7, sp, #0
 8002864:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8002866:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800286a:	685b      	ldr	r3, [r3, #4]
 800286c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	061b      	lsls	r3, r3, #24
 8002874:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002878:	4313      	orrs	r3, r2
 800287a:	604b      	str	r3, [r1, #4]
}
 800287c:	bf00      	nop
 800287e:	370c      	adds	r7, #12
 8002880:	46bd      	mov	sp, r7
 8002882:	bc80      	pop	{r7}
 8002884:	4770      	bx	lr

08002886 <LL_RCC_LSE_IsReady>:
{
 8002886:	b480      	push	{r7}
 8002888:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800288a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800288e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002892:	f003 0302 	and.w	r3, r3, #2
 8002896:	2b02      	cmp	r3, #2
 8002898:	d101      	bne.n	800289e <LL_RCC_LSE_IsReady+0x18>
 800289a:	2301      	movs	r3, #1
 800289c:	e000      	b.n	80028a0 <LL_RCC_LSE_IsReady+0x1a>
 800289e:	2300      	movs	r3, #0
}
 80028a0:	4618      	mov	r0, r3
 80028a2:	46bd      	mov	sp, r7
 80028a4:	bc80      	pop	{r7}
 80028a6:	4770      	bx	lr

080028a8 <LL_RCC_LSI_Enable>:
{
 80028a8:	b480      	push	{r7}
 80028aa:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSION);
 80028ac:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80028b0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80028b4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80028b8:	f043 0301 	orr.w	r3, r3, #1
 80028bc:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 80028c0:	bf00      	nop
 80028c2:	46bd      	mov	sp, r7
 80028c4:	bc80      	pop	{r7}
 80028c6:	4770      	bx	lr

080028c8 <LL_RCC_LSI_Disable>:
{
 80028c8:	b480      	push	{r7}
 80028ca:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 80028cc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80028d0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80028d4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80028d8:	f023 0301 	bic.w	r3, r3, #1
 80028dc:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 80028e0:	bf00      	nop
 80028e2:	46bd      	mov	sp, r7
 80028e4:	bc80      	pop	{r7}
 80028e6:	4770      	bx	lr

080028e8 <LL_RCC_LSI_IsReady>:
{
 80028e8:	b480      	push	{r7}
 80028ea:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY)) ? 1UL : 0UL);
 80028ec:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80028f0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80028f4:	f003 0302 	and.w	r3, r3, #2
 80028f8:	2b02      	cmp	r3, #2
 80028fa:	d101      	bne.n	8002900 <LL_RCC_LSI_IsReady+0x18>
 80028fc:	2301      	movs	r3, #1
 80028fe:	e000      	b.n	8002902 <LL_RCC_LSI_IsReady+0x1a>
 8002900:	2300      	movs	r3, #0
}
 8002902:	4618      	mov	r0, r3
 8002904:	46bd      	mov	sp, r7
 8002906:	bc80      	pop	{r7}
 8002908:	4770      	bx	lr

0800290a <LL_RCC_MSI_Enable>:
{
 800290a:	b480      	push	{r7}
 800290c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 800290e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002918:	f043 0301 	orr.w	r3, r3, #1
 800291c:	6013      	str	r3, [r2, #0]
}
 800291e:	bf00      	nop
 8002920:	46bd      	mov	sp, r7
 8002922:	bc80      	pop	{r7}
 8002924:	4770      	bx	lr

08002926 <LL_RCC_MSI_Disable>:
{
 8002926:	b480      	push	{r7}
 8002928:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 800292a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002934:	f023 0301 	bic.w	r3, r3, #1
 8002938:	6013      	str	r3, [r2, #0]
}
 800293a:	bf00      	nop
 800293c:	46bd      	mov	sp, r7
 800293e:	bc80      	pop	{r7}
 8002940:	4770      	bx	lr

08002942 <LL_RCC_MSI_IsReady>:
{
 8002942:	b480      	push	{r7}
 8002944:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8002946:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	f003 0302 	and.w	r3, r3, #2
 8002950:	2b02      	cmp	r3, #2
 8002952:	d101      	bne.n	8002958 <LL_RCC_MSI_IsReady+0x16>
 8002954:	2301      	movs	r3, #1
 8002956:	e000      	b.n	800295a <LL_RCC_MSI_IsReady+0x18>
 8002958:	2300      	movs	r3, #0
}
 800295a:	4618      	mov	r0, r3
 800295c:	46bd      	mov	sp, r7
 800295e:	bc80      	pop	{r7}
 8002960:	4770      	bx	lr

08002962 <LL_RCC_MSI_IsEnabledRangeSelect>:
{
 8002962:	b480      	push	{r7}
 8002964:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == (RCC_CR_MSIRGSEL)) ? 1UL : 0UL);
 8002966:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	f003 0308 	and.w	r3, r3, #8
 8002970:	2b08      	cmp	r3, #8
 8002972:	d101      	bne.n	8002978 <LL_RCC_MSI_IsEnabledRangeSelect+0x16>
 8002974:	2301      	movs	r3, #1
 8002976:	e000      	b.n	800297a <LL_RCC_MSI_IsEnabledRangeSelect+0x18>
 8002978:	2300      	movs	r3, #0
}
 800297a:	4618      	mov	r0, r3
 800297c:	46bd      	mov	sp, r7
 800297e:	bc80      	pop	{r7}
 8002980:	4770      	bx	lr

08002982 <LL_RCC_MSI_GetRange>:
{
 8002982:	b480      	push	{r7}
 8002984:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_MSIRANGE));
 8002986:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8002990:	4618      	mov	r0, r3
 8002992:	46bd      	mov	sp, r7
 8002994:	bc80      	pop	{r7}
 8002996:	4770      	bx	lr

08002998 <LL_RCC_MSI_GetRangeAfterStandby>:
{
 8002998:	b480      	push	{r7}
 800299a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 800299c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80029a0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80029a4:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
}
 80029a8:	4618      	mov	r0, r3
 80029aa:	46bd      	mov	sp, r7
 80029ac:	bc80      	pop	{r7}
 80029ae:	4770      	bx	lr

080029b0 <LL_RCC_MSI_SetCalibTrimming>:
{
 80029b0:	b480      	push	{r7}
 80029b2:	b083      	sub	sp, #12
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 80029b8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80029bc:	685b      	ldr	r3, [r3, #4]
 80029be:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	021b      	lsls	r3, r3, #8
 80029c6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80029ca:	4313      	orrs	r3, r2
 80029cc:	604b      	str	r3, [r1, #4]
}
 80029ce:	bf00      	nop
 80029d0:	370c      	adds	r7, #12
 80029d2:	46bd      	mov	sp, r7
 80029d4:	bc80      	pop	{r7}
 80029d6:	4770      	bx	lr

080029d8 <LL_RCC_SetSysClkSource>:
{
 80029d8:	b480      	push	{r7}
 80029da:	b083      	sub	sp, #12
 80029dc:	af00      	add	r7, sp, #0
 80029de:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 80029e0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80029e4:	689b      	ldr	r3, [r3, #8]
 80029e6:	f023 0203 	bic.w	r2, r3, #3
 80029ea:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	4313      	orrs	r3, r2
 80029f2:	608b      	str	r3, [r1, #8]
}
 80029f4:	bf00      	nop
 80029f6:	370c      	adds	r7, #12
 80029f8:	46bd      	mov	sp, r7
 80029fa:	bc80      	pop	{r7}
 80029fc:	4770      	bx	lr

080029fe <LL_RCC_GetSysClkSource>:
{
 80029fe:	b480      	push	{r7}
 8002a00:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8002a02:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002a06:	689b      	ldr	r3, [r3, #8]
 8002a08:	f003 030c 	and.w	r3, r3, #12
}
 8002a0c:	4618      	mov	r0, r3
 8002a0e:	46bd      	mov	sp, r7
 8002a10:	bc80      	pop	{r7}
 8002a12:	4770      	bx	lr

08002a14 <LL_RCC_SetAHBPrescaler>:
{
 8002a14:	b480      	push	{r7}
 8002a16:	b083      	sub	sp, #12
 8002a18:	af00      	add	r7, sp, #0
 8002a1a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8002a1c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002a20:	689b      	ldr	r3, [r3, #8]
 8002a22:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002a26:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	4313      	orrs	r3, r2
 8002a2e:	608b      	str	r3, [r1, #8]
}
 8002a30:	bf00      	nop
 8002a32:	370c      	adds	r7, #12
 8002a34:	46bd      	mov	sp, r7
 8002a36:	bc80      	pop	{r7}
 8002a38:	4770      	bx	lr

08002a3a <LL_RCC_SetAHB3Prescaler>:
{
 8002a3a:	b480      	push	{r7}
 8002a3c:	b083      	sub	sp, #12
 8002a3e:	af00      	add	r7, sp, #0
 8002a40:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 8002a42:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002a46:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8002a4a:	f023 020f 	bic.w	r2, r3, #15
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	091b      	lsrs	r3, r3, #4
 8002a52:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002a56:	4313      	orrs	r3, r2
 8002a58:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 8002a5c:	bf00      	nop
 8002a5e:	370c      	adds	r7, #12
 8002a60:	46bd      	mov	sp, r7
 8002a62:	bc80      	pop	{r7}
 8002a64:	4770      	bx	lr

08002a66 <LL_RCC_SetAPB1Prescaler>:
{
 8002a66:	b480      	push	{r7}
 8002a68:	b083      	sub	sp, #12
 8002a6a:	af00      	add	r7, sp, #0
 8002a6c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8002a6e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002a72:	689b      	ldr	r3, [r3, #8]
 8002a74:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002a78:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	4313      	orrs	r3, r2
 8002a80:	608b      	str	r3, [r1, #8]
}
 8002a82:	bf00      	nop
 8002a84:	370c      	adds	r7, #12
 8002a86:	46bd      	mov	sp, r7
 8002a88:	bc80      	pop	{r7}
 8002a8a:	4770      	bx	lr

08002a8c <LL_RCC_SetAPB2Prescaler>:
{
 8002a8c:	b480      	push	{r7}
 8002a8e:	b083      	sub	sp, #12
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8002a94:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002a98:	689b      	ldr	r3, [r3, #8]
 8002a9a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002a9e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	4313      	orrs	r3, r2
 8002aa6:	608b      	str	r3, [r1, #8]
}
 8002aa8:	bf00      	nop
 8002aaa:	370c      	adds	r7, #12
 8002aac:	46bd      	mov	sp, r7
 8002aae:	bc80      	pop	{r7}
 8002ab0:	4770      	bx	lr

08002ab2 <LL_RCC_GetAHBPrescaler>:
{
 8002ab2:	b480      	push	{r7}
 8002ab4:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8002ab6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002aba:	689b      	ldr	r3, [r3, #8]
 8002abc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8002ac0:	4618      	mov	r0, r3
 8002ac2:	46bd      	mov	sp, r7
 8002ac4:	bc80      	pop	{r7}
 8002ac6:	4770      	bx	lr

08002ac8 <LL_RCC_GetAHB3Prescaler>:
{
 8002ac8:	b480      	push	{r7}
 8002aca:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 8002acc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002ad0:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8002ad4:	011b      	lsls	r3, r3, #4
 8002ad6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8002ada:	4618      	mov	r0, r3
 8002adc:	46bd      	mov	sp, r7
 8002ade:	bc80      	pop	{r7}
 8002ae0:	4770      	bx	lr

08002ae2 <LL_RCC_GetAPB1Prescaler>:
{
 8002ae2:	b480      	push	{r7}
 8002ae4:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8002ae6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002aea:	689b      	ldr	r3, [r3, #8]
 8002aec:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
}
 8002af0:	4618      	mov	r0, r3
 8002af2:	46bd      	mov	sp, r7
 8002af4:	bc80      	pop	{r7}
 8002af6:	4770      	bx	lr

08002af8 <LL_RCC_GetAPB2Prescaler>:
{
 8002af8:	b480      	push	{r7}
 8002afa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8002afc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002b00:	689b      	ldr	r3, [r3, #8]
 8002b02:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
}
 8002b06:	4618      	mov	r0, r3
 8002b08:	46bd      	mov	sp, r7
 8002b0a:	bc80      	pop	{r7}
 8002b0c:	4770      	bx	lr

08002b0e <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8002b0e:	b480      	push	{r7}
 8002b10:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8002b12:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002b1c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002b20:	6013      	str	r3, [r2, #0]
}
 8002b22:	bf00      	nop
 8002b24:	46bd      	mov	sp, r7
 8002b26:	bc80      	pop	{r7}
 8002b28:	4770      	bx	lr

08002b2a <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 8002b2a:	b480      	push	{r7}
 8002b2c:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8002b2e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002b38:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002b3c:	6013      	str	r3, [r2, #0]
}
 8002b3e:	bf00      	nop
 8002b40:	46bd      	mov	sp, r7
 8002b42:	bc80      	pop	{r7}
 8002b44:	4770      	bx	lr

08002b46 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8002b46:	b480      	push	{r7}
 8002b48:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8002b4a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b54:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002b58:	d101      	bne.n	8002b5e <LL_RCC_PLL_IsReady+0x18>
 8002b5a:	2301      	movs	r3, #1
 8002b5c:	e000      	b.n	8002b60 <LL_RCC_PLL_IsReady+0x1a>
 8002b5e:	2300      	movs	r3, #0
}
 8002b60:	4618      	mov	r0, r3
 8002b62:	46bd      	mov	sp, r7
 8002b64:	bc80      	pop	{r7}
 8002b66:	4770      	bx	lr

08002b68 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8002b68:	b480      	push	{r7}
 8002b6a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8002b6c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002b70:	68db      	ldr	r3, [r3, #12]
 8002b72:	0a1b      	lsrs	r3, r3, #8
 8002b74:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 8002b78:	4618      	mov	r0, r3
 8002b7a:	46bd      	mov	sp, r7
 8002b7c:	bc80      	pop	{r7}
 8002b7e:	4770      	bx	lr

08002b80 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 8002b80:	b480      	push	{r7}
 8002b82:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8002b84:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002b88:	68db      	ldr	r3, [r3, #12]
 8002b8a:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
}
 8002b8e:	4618      	mov	r0, r3
 8002b90:	46bd      	mov	sp, r7
 8002b92:	bc80      	pop	{r7}
 8002b94:	4770      	bx	lr

08002b96 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8002b96:	b480      	push	{r7}
 8002b98:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8002b9a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002b9e:	68db      	ldr	r3, [r3, #12]
 8002ba0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
 8002ba4:	4618      	mov	r0, r3
 8002ba6:	46bd      	mov	sp, r7
 8002ba8:	bc80      	pop	{r7}
 8002baa:	4770      	bx	lr

08002bac <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8002bac:	b480      	push	{r7}
 8002bae:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8002bb0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002bb4:	68db      	ldr	r3, [r3, #12]
 8002bb6:	f003 0303 	and.w	r3, r3, #3
}
 8002bba:	4618      	mov	r0, r3
 8002bbc:	46bd      	mov	sp, r7
 8002bbe:	bc80      	pop	{r7}
 8002bc0:	4770      	bx	lr

08002bc2 <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 8002bc2:	b480      	push	{r7}
 8002bc4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 8002bc6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002bca:	689b      	ldr	r3, [r3, #8]
 8002bcc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002bd0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002bd4:	d101      	bne.n	8002bda <LL_RCC_IsActiveFlag_HPRE+0x18>
 8002bd6:	2301      	movs	r3, #1
 8002bd8:	e000      	b.n	8002bdc <LL_RCC_IsActiveFlag_HPRE+0x1a>
 8002bda:	2300      	movs	r3, #0
}
 8002bdc:	4618      	mov	r0, r3
 8002bde:	46bd      	mov	sp, r7
 8002be0:	bc80      	pop	{r7}
 8002be2:	4770      	bx	lr

08002be4 <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK3 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 8002be4:	b480      	push	{r7}
 8002be6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 8002be8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002bec:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8002bf0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002bf4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002bf8:	d101      	bne.n	8002bfe <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 8002bfa:	2301      	movs	r3, #1
 8002bfc:	e000      	b.n	8002c00 <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 8002bfe:	2300      	movs	r3, #0
}
 8002c00:	4618      	mov	r0, r3
 8002c02:	46bd      	mov	sp, r7
 8002c04:	bc80      	pop	{r7}
 8002c06:	4770      	bx	lr

08002c08 <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 8002c08:	b480      	push	{r7}
 8002c0a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 8002c0c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002c10:	689b      	ldr	r3, [r3, #8]
 8002c12:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c16:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002c1a:	d101      	bne.n	8002c20 <LL_RCC_IsActiveFlag_PPRE1+0x18>
 8002c1c:	2301      	movs	r3, #1
 8002c1e:	e000      	b.n	8002c22 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 8002c20:	2300      	movs	r3, #0
}
 8002c22:	4618      	mov	r0, r3
 8002c24:	46bd      	mov	sp, r7
 8002c26:	bc80      	pop	{r7}
 8002c28:	4770      	bx	lr

08002c2a <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 8002c2a:	b480      	push	{r7}
 8002c2c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 8002c2e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002c32:	689b      	ldr	r3, [r3, #8]
 8002c34:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002c38:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002c3c:	d101      	bne.n	8002c42 <LL_RCC_IsActiveFlag_PPRE2+0x18>
 8002c3e:	2301      	movs	r3, #1
 8002c40:	e000      	b.n	8002c44 <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 8002c42:	2300      	movs	r3, #0
}
 8002c44:	4618      	mov	r0, r3
 8002c46:	46bd      	mov	sp, r7
 8002c48:	bc80      	pop	{r7}
 8002c4a:	4770      	bx	lr

08002c4c <HAL_RCC_OscConfig>:
  *         contains the configuration information for the RCC Oscillators.
  * @note   The PLL is not disabled when used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002c4c:	b580      	push	{r7, lr}
 8002c4e:	b088      	sub	sp, #32
 8002c50:	af00      	add	r7, sp, #0
 8002c52:	6078      	str	r0, [r7, #4]
  uint32_t sysclk_source;
  uint32_t pll_config;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d101      	bne.n	8002c5e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002c5a:	2301      	movs	r3, #1
 8002c5c:	e36f      	b.n	800333e <HAL_RCC_OscConfig+0x6f2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002c5e:	f7ff fece 	bl	80029fe <LL_RCC_GetSysClkSource>
 8002c62:	61f8      	str	r0, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002c64:	f7ff ffa2 	bl	8002bac <LL_RCC_PLL_GetMainSource>
 8002c68:	61b8      	str	r0, [r7, #24]

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	f003 0320 	and.w	r3, r3, #32
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	f000 80c4 	beq.w	8002e00 <HAL_RCC_OscConfig+0x1b4>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSI_CALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8002c78:	69fb      	ldr	r3, [r7, #28]
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d005      	beq.n	8002c8a <HAL_RCC_OscConfig+0x3e>
 8002c7e:	69fb      	ldr	r3, [r7, #28]
 8002c80:	2b0c      	cmp	r3, #12
 8002c82:	d176      	bne.n	8002d72 <HAL_RCC_OscConfig+0x126>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002c84:	69bb      	ldr	r3, [r7, #24]
 8002c86:	2b01      	cmp	r3, #1
 8002c88:	d173      	bne.n	8002d72 <HAL_RCC_OscConfig+0x126>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	6a1b      	ldr	r3, [r3, #32]
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d101      	bne.n	8002c96 <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 8002c92:	2301      	movs	r3, #1
 8002c94:	e353      	b.n	800333e <HAL_RCC_OscConfig+0x6f2>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB3 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002c9a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	f003 0308 	and.w	r3, r3, #8
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d005      	beq.n	8002cb4 <HAL_RCC_OscConfig+0x68>
 8002ca8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002cb2:	e006      	b.n	8002cc2 <HAL_RCC_OscConfig+0x76>
 8002cb4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002cb8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002cbc:	091b      	lsrs	r3, r3, #4
 8002cbe:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002cc2:	4293      	cmp	r3, r2
 8002cc4:	d222      	bcs.n	8002d0c <HAL_RCC_OscConfig+0xc0>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cca:	4618      	mov	r0, r3
 8002ccc:	f000 fd3c 	bl	8003748 <RCC_SetFlashLatencyFromMSIRange>
 8002cd0:	4603      	mov	r3, r0
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d001      	beq.n	8002cda <HAL_RCC_OscConfig+0x8e>
          {
            return HAL_ERROR;
 8002cd6:	2301      	movs	r3, #1
 8002cd8:	e331      	b.n	800333e <HAL_RCC_OscConfig+0x6f2>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002cda:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002ce4:	f043 0308 	orr.w	r3, r3, #8
 8002ce8:	6013      	str	r3, [r2, #0]
 8002cea:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cf8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002cfc:	4313      	orrs	r3, r2
 8002cfe:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d04:	4618      	mov	r0, r3
 8002d06:	f7ff fe53 	bl	80029b0 <LL_RCC_MSI_SetCalibTrimming>
 8002d0a:	e021      	b.n	8002d50 <HAL_RCC_OscConfig+0x104>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range. */
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002d0c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002d16:	f043 0308 	orr.w	r3, r3, #8
 8002d1a:	6013      	str	r3, [r2, #0]
 8002d1c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d2a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002d2e:	4313      	orrs	r3, r2
 8002d30:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d36:	4618      	mov	r0, r3
 8002d38:	f7ff fe3a 	bl	80029b0 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d40:	4618      	mov	r0, r3
 8002d42:	f000 fd01 	bl	8003748 <RCC_SetFlashLatencyFromMSIRange>
 8002d46:	4603      	mov	r3, r0
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d001      	beq.n	8002d50 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_ERROR;
 8002d4c:	2301      	movs	r3, #1
 8002d4e:	e2f6      	b.n	800333e <HAL_RCC_OscConfig+0x6f2>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8002d50:	f000 fcc2 	bl	80036d8 <HAL_RCC_GetHCLKFreq>
 8002d54:	4603      	mov	r3, r0
 8002d56:	4aa7      	ldr	r2, [pc, #668]	@ (8002ff4 <HAL_RCC_OscConfig+0x3a8>)
 8002d58:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings */
        status = HAL_InitTick(uwTickPrio);
 8002d5a:	4ba7      	ldr	r3, [pc, #668]	@ (8002ff8 <HAL_RCC_OscConfig+0x3ac>)
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	4618      	mov	r0, r3
 8002d60:	f7fe f858 	bl	8000e14 <HAL_InitTick>
 8002d64:	4603      	mov	r3, r0
 8002d66:	74fb      	strb	r3, [r7, #19]
        if (status != HAL_OK)
 8002d68:	7cfb      	ldrb	r3, [r7, #19]
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d047      	beq.n	8002dfe <HAL_RCC_OscConfig+0x1b2>
        {
          return status;
 8002d6e:	7cfb      	ldrb	r3, [r7, #19]
 8002d70:	e2e5      	b.n	800333e <HAL_RCC_OscConfig+0x6f2>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	6a1b      	ldr	r3, [r3, #32]
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d02c      	beq.n	8002dd4 <HAL_RCC_OscConfig+0x188>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002d7a:	f7ff fdc6 	bl	800290a <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002d7e:	f7fe f853 	bl	8000e28 <HAL_GetTick>
 8002d82:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 8002d84:	e008      	b.n	8002d98 <HAL_RCC_OscConfig+0x14c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002d86:	f7fe f84f 	bl	8000e28 <HAL_GetTick>
 8002d8a:	4602      	mov	r2, r0
 8002d8c:	697b      	ldr	r3, [r7, #20]
 8002d8e:	1ad3      	subs	r3, r2, r3
 8002d90:	2b02      	cmp	r3, #2
 8002d92:	d901      	bls.n	8002d98 <HAL_RCC_OscConfig+0x14c>
          {
            return HAL_TIMEOUT;
 8002d94:	2303      	movs	r3, #3
 8002d96:	e2d2      	b.n	800333e <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_MSI_IsReady() == 0U)
 8002d98:	f7ff fdd3 	bl	8002942 <LL_RCC_MSI_IsReady>
 8002d9c:	4603      	mov	r3, r0
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d0f1      	beq.n	8002d86 <HAL_RCC_OscConfig+0x13a>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range. */
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002da2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002dac:	f043 0308 	orr.w	r3, r3, #8
 8002db0:	6013      	str	r3, [r2, #0]
 8002db2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002dc0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002dc4:	4313      	orrs	r3, r2
 8002dc6:	600b      	str	r3, [r1, #0]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value. */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dcc:	4618      	mov	r0, r3
 8002dce:	f7ff fdef 	bl	80029b0 <LL_RCC_MSI_SetCalibTrimming>
 8002dd2:	e015      	b.n	8002e00 <HAL_RCC_OscConfig+0x1b4>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002dd4:	f7ff fda7 	bl	8002926 <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002dd8:	f7fe f826 	bl	8000e28 <HAL_GetTick>
 8002ddc:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 8002dde:	e008      	b.n	8002df2 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002de0:	f7fe f822 	bl	8000e28 <HAL_GetTick>
 8002de4:	4602      	mov	r2, r0
 8002de6:	697b      	ldr	r3, [r7, #20]
 8002de8:	1ad3      	subs	r3, r2, r3
 8002dea:	2b02      	cmp	r3, #2
 8002dec:	d901      	bls.n	8002df2 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8002dee:	2303      	movs	r3, #3
 8002df0:	e2a5      	b.n	800333e <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_MSI_IsReady() != 0U)
 8002df2:	f7ff fda6 	bl	8002942 <LL_RCC_MSI_IsReady>
 8002df6:	4603      	mov	r3, r0
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d1f1      	bne.n	8002de0 <HAL_RCC_OscConfig+0x194>
 8002dfc:	e000      	b.n	8002e00 <HAL_RCC_OscConfig+0x1b4>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8002dfe:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	f003 0301 	and.w	r3, r3, #1
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d058      	beq.n	8002ebe <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8002e0c:	69fb      	ldr	r3, [r7, #28]
 8002e0e:	2b08      	cmp	r3, #8
 8002e10:	d005      	beq.n	8002e1e <HAL_RCC_OscConfig+0x1d2>
 8002e12:	69fb      	ldr	r3, [r7, #28]
 8002e14:	2b0c      	cmp	r3, #12
 8002e16:	d108      	bne.n	8002e2a <HAL_RCC_OscConfig+0x1de>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002e18:	69bb      	ldr	r3, [r7, #24]
 8002e1a:	2b03      	cmp	r3, #3
 8002e1c:	d105      	bne.n	8002e2a <HAL_RCC_OscConfig+0x1de>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	685b      	ldr	r3, [r3, #4]
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d14b      	bne.n	8002ebe <HAL_RCC_OscConfig+0x272>
      {
        return HAL_ERROR;
 8002e26:	2301      	movs	r3, #1
 8002e28:	e289      	b.n	800333e <HAL_RCC_OscConfig+0x6f2>
      /* Set the new HSE configuration ---------------------------------------*/
      /* Check HSE division factor */
      assert_param(IS_RCC_HSEDIV(RCC_OscInitStruct->HSEDiv));

      /* Set HSE division factor */
      MODIFY_REG(RCC->CR, RCC_CR_HSEPRE, RCC_OscInitStruct->HSEDiv);
 8002e2a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	689b      	ldr	r3, [r3, #8]
 8002e38:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002e3c:	4313      	orrs	r3, r2
 8002e3e:	600b      	str	r3, [r1, #0]

      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	685b      	ldr	r3, [r3, #4]
 8002e44:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002e48:	d102      	bne.n	8002e50 <HAL_RCC_OscConfig+0x204>
 8002e4a:	f7ff fcae 	bl	80027aa <LL_RCC_HSE_Enable>
 8002e4e:	e00d      	b.n	8002e6c <HAL_RCC_OscConfig+0x220>
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	685b      	ldr	r3, [r3, #4]
 8002e54:	f5b3 1f04 	cmp.w	r3, #2162688	@ 0x210000
 8002e58:	d104      	bne.n	8002e64 <HAL_RCC_OscConfig+0x218>
 8002e5a:	f7ff fc79 	bl	8002750 <LL_RCC_HSE_EnableTcxo>
 8002e5e:	f7ff fca4 	bl	80027aa <LL_RCC_HSE_Enable>
 8002e62:	e003      	b.n	8002e6c <HAL_RCC_OscConfig+0x220>
 8002e64:	f7ff fcaf 	bl	80027c6 <LL_RCC_HSE_Disable>
 8002e68:	f7ff fc80 	bl	800276c <LL_RCC_HSE_DisableTcxo>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	685b      	ldr	r3, [r3, #4]
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d012      	beq.n	8002e9a <HAL_RCC_OscConfig+0x24e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e74:	f7fd ffd8 	bl	8000e28 <HAL_GetTick>
 8002e78:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 8002e7a:	e008      	b.n	8002e8e <HAL_RCC_OscConfig+0x242>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002e7c:	f7fd ffd4 	bl	8000e28 <HAL_GetTick>
 8002e80:	4602      	mov	r2, r0
 8002e82:	697b      	ldr	r3, [r7, #20]
 8002e84:	1ad3      	subs	r3, r2, r3
 8002e86:	2b64      	cmp	r3, #100	@ 0x64
 8002e88:	d901      	bls.n	8002e8e <HAL_RCC_OscConfig+0x242>
          {
            return HAL_TIMEOUT;
 8002e8a:	2303      	movs	r3, #3
 8002e8c:	e257      	b.n	800333e <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSE_IsReady() == 0U)
 8002e8e:	f7ff fca8 	bl	80027e2 <LL_RCC_HSE_IsReady>
 8002e92:	4603      	mov	r3, r0
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d0f1      	beq.n	8002e7c <HAL_RCC_OscConfig+0x230>
 8002e98:	e011      	b.n	8002ebe <HAL_RCC_OscConfig+0x272>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e9a:	f7fd ffc5 	bl	8000e28 <HAL_GetTick>
 8002e9e:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 8002ea0:	e008      	b.n	8002eb4 <HAL_RCC_OscConfig+0x268>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ea2:	f7fd ffc1 	bl	8000e28 <HAL_GetTick>
 8002ea6:	4602      	mov	r2, r0
 8002ea8:	697b      	ldr	r3, [r7, #20]
 8002eaa:	1ad3      	subs	r3, r2, r3
 8002eac:	2b64      	cmp	r3, #100	@ 0x64
 8002eae:	d901      	bls.n	8002eb4 <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 8002eb0:	2303      	movs	r3, #3
 8002eb2:	e244      	b.n	800333e <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSE_IsReady() != 0U)
 8002eb4:	f7ff fc95 	bl	80027e2 <LL_RCC_HSE_IsReady>
 8002eb8:	4603      	mov	r3, r0
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d1f1      	bne.n	8002ea2 <HAL_RCC_OscConfig+0x256>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	f003 0302 	and.w	r3, r3, #2
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d046      	beq.n	8002f58 <HAL_RCC_OscConfig+0x30c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8002eca:	69fb      	ldr	r3, [r7, #28]
 8002ecc:	2b04      	cmp	r3, #4
 8002ece:	d005      	beq.n	8002edc <HAL_RCC_OscConfig+0x290>
 8002ed0:	69fb      	ldr	r3, [r7, #28]
 8002ed2:	2b0c      	cmp	r3, #12
 8002ed4:	d10e      	bne.n	8002ef4 <HAL_RCC_OscConfig+0x2a8>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002ed6:	69bb      	ldr	r3, [r7, #24]
 8002ed8:	2b02      	cmp	r3, #2
 8002eda:	d10b      	bne.n	8002ef4 <HAL_RCC_OscConfig+0x2a8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	691b      	ldr	r3, [r3, #16]
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d101      	bne.n	8002ee8 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 8002ee4:	2301      	movs	r3, #1
 8002ee6:	e22a      	b.n	800333e <HAL_RCC_OscConfig+0x6f2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	695b      	ldr	r3, [r3, #20]
 8002eec:	4618      	mov	r0, r3
 8002eee:	f7ff fcb6 	bl	800285e <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8002ef2:	e031      	b.n	8002f58 <HAL_RCC_OscConfig+0x30c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	691b      	ldr	r3, [r3, #16]
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d019      	beq.n	8002f30 <HAL_RCC_OscConfig+0x2e4>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002efc:	f7ff fc82 	bl	8002804 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f00:	f7fd ff92 	bl	8000e28 <HAL_GetTick>
 8002f04:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 8002f06:	e008      	b.n	8002f1a <HAL_RCC_OscConfig+0x2ce>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002f08:	f7fd ff8e 	bl	8000e28 <HAL_GetTick>
 8002f0c:	4602      	mov	r2, r0
 8002f0e:	697b      	ldr	r3, [r7, #20]
 8002f10:	1ad3      	subs	r3, r2, r3
 8002f12:	2b02      	cmp	r3, #2
 8002f14:	d901      	bls.n	8002f1a <HAL_RCC_OscConfig+0x2ce>
          {
            return HAL_TIMEOUT;
 8002f16:	2303      	movs	r3, #3
 8002f18:	e211      	b.n	800333e <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSI_IsReady() == 0U)
 8002f1a:	f7ff fc8f 	bl	800283c <LL_RCC_HSI_IsReady>
 8002f1e:	4603      	mov	r3, r0
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d0f1      	beq.n	8002f08 <HAL_RCC_OscConfig+0x2bc>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	695b      	ldr	r3, [r3, #20]
 8002f28:	4618      	mov	r0, r3
 8002f2a:	f7ff fc98 	bl	800285e <LL_RCC_HSI_SetCalibTrimming>
 8002f2e:	e013      	b.n	8002f58 <HAL_RCC_OscConfig+0x30c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002f30:	f7ff fc76 	bl	8002820 <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f34:	f7fd ff78 	bl	8000e28 <HAL_GetTick>
 8002f38:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 8002f3a:	e008      	b.n	8002f4e <HAL_RCC_OscConfig+0x302>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002f3c:	f7fd ff74 	bl	8000e28 <HAL_GetTick>
 8002f40:	4602      	mov	r2, r0
 8002f42:	697b      	ldr	r3, [r7, #20]
 8002f44:	1ad3      	subs	r3, r2, r3
 8002f46:	2b02      	cmp	r3, #2
 8002f48:	d901      	bls.n	8002f4e <HAL_RCC_OscConfig+0x302>
          {
            return HAL_TIMEOUT;
 8002f4a:	2303      	movs	r3, #3
 8002f4c:	e1f7      	b.n	800333e <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSI_IsReady() != 0U)
 8002f4e:	f7ff fc75 	bl	800283c <LL_RCC_HSI_IsReady>
 8002f52:	4603      	mov	r3, r0
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d1f1      	bne.n	8002f3c <HAL_RCC_OscConfig+0x2f0>
      }
    }
  }

  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	f003 0308 	and.w	r3, r3, #8
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d06e      	beq.n	8003042 <HAL_RCC_OscConfig+0x3f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	699b      	ldr	r3, [r3, #24]
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d056      	beq.n	800301a <HAL_RCC_OscConfig+0x3ce>
    {
      uint32_t csr_temp = RCC->CSR;
 8002f6c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002f70:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002f74:	60fb      	str	r3, [r7, #12]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPRE))
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	69da      	ldr	r2, [r3, #28]
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	f003 0310 	and.w	r3, r3, #16
 8002f80:	429a      	cmp	r2, r3
 8002f82:	d031      	beq.n	8002fe8 <HAL_RCC_OscConfig+0x39c>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	f003 0302 	and.w	r3, r3, #2
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d006      	beq.n	8002f9c <HAL_RCC_OscConfig+0x350>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d101      	bne.n	8002f9c <HAL_RCC_OscConfig+0x350>
        {
          /* If LSIRDY is set while LSION is not enabled,
             LSIPRE can't be updated */
          return HAL_ERROR;
 8002f98:	2301      	movs	r3, #1
 8002f9a:	e1d0      	b.n	800333e <HAL_RCC_OscConfig+0x6f2>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPRE */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	f003 0301 	and.w	r3, r3, #1
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d013      	beq.n	8002fce <HAL_RCC_OscConfig+0x382>
        {
          __HAL_RCC_LSI_DISABLE();
 8002fa6:	f7ff fc8f 	bl	80028c8 <LL_RCC_LSI_Disable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002faa:	f7fd ff3d 	bl	8000e28 <HAL_GetTick>
 8002fae:	6178      	str	r0, [r7, #20]

          /* Wait till LSI is disabled */
          while (LL_RCC_LSI_IsReady() != 0U)
 8002fb0:	e008      	b.n	8002fc4 <HAL_RCC_OscConfig+0x378>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002fb2:	f7fd ff39 	bl	8000e28 <HAL_GetTick>
 8002fb6:	4602      	mov	r2, r0
 8002fb8:	697b      	ldr	r3, [r7, #20]
 8002fba:	1ad3      	subs	r3, r2, r3
 8002fbc:	2b11      	cmp	r3, #17
 8002fbe:	d901      	bls.n	8002fc4 <HAL_RCC_OscConfig+0x378>
            {
              return HAL_TIMEOUT;
 8002fc0:	2303      	movs	r3, #3
 8002fc2:	e1bc      	b.n	800333e <HAL_RCC_OscConfig+0x6f2>
          while (LL_RCC_LSI_IsReady() != 0U)
 8002fc4:	f7ff fc90 	bl	80028e8 <LL_RCC_LSI_IsReady>
 8002fc8:	4603      	mov	r3, r0
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d1f1      	bne.n	8002fb2 <HAL_RCC_OscConfig+0x366>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPRE, RCC_OscInitStruct->LSIDiv);
 8002fce:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002fd2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002fd6:	f023 0210 	bic.w	r2, r3, #16
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	69db      	ldr	r3, [r3, #28]
 8002fde:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002fe2:	4313      	orrs	r3, r2
 8002fe4:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
      }

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002fe8:	f7ff fc5e 	bl	80028a8 <LL_RCC_LSI_Enable>

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002fec:	f7fd ff1c 	bl	8000e28 <HAL_GetTick>
 8002ff0:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (LL_RCC_LSI_IsReady() == 0U)
 8002ff2:	e00c      	b.n	800300e <HAL_RCC_OscConfig+0x3c2>
 8002ff4:	20000000 	.word	0x20000000
 8002ff8:	20000004 	.word	0x20000004
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002ffc:	f7fd ff14 	bl	8000e28 <HAL_GetTick>
 8003000:	4602      	mov	r2, r0
 8003002:	697b      	ldr	r3, [r7, #20]
 8003004:	1ad3      	subs	r3, r2, r3
 8003006:	2b11      	cmp	r3, #17
 8003008:	d901      	bls.n	800300e <HAL_RCC_OscConfig+0x3c2>
        {
          return HAL_TIMEOUT;
 800300a:	2303      	movs	r3, #3
 800300c:	e197      	b.n	800333e <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSI_IsReady() == 0U)
 800300e:	f7ff fc6b 	bl	80028e8 <LL_RCC_LSI_IsReady>
 8003012:	4603      	mov	r3, r0
 8003014:	2b00      	cmp	r3, #0
 8003016:	d0f1      	beq.n	8002ffc <HAL_RCC_OscConfig+0x3b0>
 8003018:	e013      	b.n	8003042 <HAL_RCC_OscConfig+0x3f6>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800301a:	f7ff fc55 	bl	80028c8 <LL_RCC_LSI_Disable>

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800301e:	f7fd ff03 	bl	8000e28 <HAL_GetTick>
 8003022:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (LL_RCC_LSI_IsReady() != 0U)
 8003024:	e008      	b.n	8003038 <HAL_RCC_OscConfig+0x3ec>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003026:	f7fd feff 	bl	8000e28 <HAL_GetTick>
 800302a:	4602      	mov	r2, r0
 800302c:	697b      	ldr	r3, [r7, #20]
 800302e:	1ad3      	subs	r3, r2, r3
 8003030:	2b11      	cmp	r3, #17
 8003032:	d901      	bls.n	8003038 <HAL_RCC_OscConfig+0x3ec>
        {
          return HAL_TIMEOUT;
 8003034:	2303      	movs	r3, #3
 8003036:	e182      	b.n	800333e <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSI_IsReady() != 0U)
 8003038:	f7ff fc56 	bl	80028e8 <LL_RCC_LSI_IsReady>
 800303c:	4603      	mov	r3, r0
 800303e:	2b00      	cmp	r3, #0
 8003040:	d1f1      	bne.n	8003026 <HAL_RCC_OscConfig+0x3da>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	f003 0304 	and.w	r3, r3, #4
 800304a:	2b00      	cmp	r3, #0
 800304c:	f000 80d8 	beq.w	8003200 <HAL_RCC_OscConfig+0x5b4>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8003050:	f7ff fb6c 	bl	800272c <LL_PWR_IsEnabledBkUpAccess>
 8003054:	4603      	mov	r3, r0
 8003056:	2b00      	cmp	r3, #0
 8003058:	d113      	bne.n	8003082 <HAL_RCC_OscConfig+0x436>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 800305a:	f7ff fb4d 	bl	80026f8 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800305e:	f7fd fee3 	bl	8000e28 <HAL_GetTick>
 8003062:	6178      	str	r0, [r7, #20]

      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8003064:	e008      	b.n	8003078 <HAL_RCC_OscConfig+0x42c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003066:	f7fd fedf 	bl	8000e28 <HAL_GetTick>
 800306a:	4602      	mov	r2, r0
 800306c:	697b      	ldr	r3, [r7, #20]
 800306e:	1ad3      	subs	r3, r2, r3
 8003070:	2b02      	cmp	r3, #2
 8003072:	d901      	bls.n	8003078 <HAL_RCC_OscConfig+0x42c>
        {
          return HAL_TIMEOUT;
 8003074:	2303      	movs	r3, #3
 8003076:	e162      	b.n	800333e <HAL_RCC_OscConfig+0x6f2>
      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8003078:	f7ff fb58 	bl	800272c <LL_PWR_IsEnabledBkUpAccess>
 800307c:	4603      	mov	r3, r0
 800307e:	2b00      	cmp	r3, #0
 8003080:	d0f1      	beq.n	8003066 <HAL_RCC_OscConfig+0x41a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	68db      	ldr	r3, [r3, #12]
 8003086:	2b00      	cmp	r3, #0
 8003088:	d07b      	beq.n	8003182 <HAL_RCC_OscConfig+0x536>
    {
      /* Enable LSE bypasss (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS)
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	68db      	ldr	r3, [r3, #12]
 800308e:	2b85      	cmp	r3, #133	@ 0x85
 8003090:	d003      	beq.n	800309a <HAL_RCC_OscConfig+0x44e>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS_RTC_ONLY))
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	68db      	ldr	r3, [r3, #12]
 8003096:	2b05      	cmp	r3, #5
 8003098:	d109      	bne.n	80030ae <HAL_RCC_OscConfig+0x462>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800309a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800309e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80030a2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80030a6:	f043 0304 	orr.w	r3, r3, #4
 80030aa:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80030ae:	f7fd febb 	bl	8000e28 <HAL_GetTick>
 80030b2:	6178      	str	r0, [r7, #20]

      /* LSE oscillator enable */
      SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80030b4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80030b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80030bc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80030c0:	f043 0301 	orr.w	r3, r3, #1
 80030c4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 80030c8:	e00a      	b.n	80030e0 <HAL_RCC_OscConfig+0x494>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80030ca:	f7fd fead 	bl	8000e28 <HAL_GetTick>
 80030ce:	4602      	mov	r2, r0
 80030d0:	697b      	ldr	r3, [r7, #20]
 80030d2:	1ad3      	subs	r3, r2, r3
 80030d4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80030d8:	4293      	cmp	r3, r2
 80030da:	d901      	bls.n	80030e0 <HAL_RCC_OscConfig+0x494>
        {
          return HAL_TIMEOUT;
 80030dc:	2303      	movs	r3, #3
 80030de:	e12e      	b.n	800333e <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSE_IsReady() == 0U)
 80030e0:	f7ff fbd1 	bl	8002886 <LL_RCC_LSE_IsReady>
 80030e4:	4603      	mov	r3, r0
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d0ef      	beq.n	80030ca <HAL_RCC_OscConfig+0x47e>
        }
      }

      /* Enable LSE system clock (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	68db      	ldr	r3, [r3, #12]
 80030ee:	2b81      	cmp	r3, #129	@ 0x81
 80030f0:	d003      	beq.n	80030fa <HAL_RCC_OscConfig+0x4ae>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS))
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	68db      	ldr	r3, [r3, #12]
 80030f6:	2b85      	cmp	r3, #133	@ 0x85
 80030f8:	d121      	bne.n	800313e <HAL_RCC_OscConfig+0x4f2>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030fa:	f7fd fe95 	bl	8000e28 <HAL_GetTick>
 80030fe:	6178      	str	r0, [r7, #20]

        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8003100:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003104:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003108:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800310c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003110:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8003114:	e00a      	b.n	800312c <HAL_RCC_OscConfig+0x4e0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003116:	f7fd fe87 	bl	8000e28 <HAL_GetTick>
 800311a:	4602      	mov	r2, r0
 800311c:	697b      	ldr	r3, [r7, #20]
 800311e:	1ad3      	subs	r3, r2, r3
 8003120:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003124:	4293      	cmp	r3, r2
 8003126:	d901      	bls.n	800312c <HAL_RCC_OscConfig+0x4e0>
          {
            return HAL_TIMEOUT;
 8003128:	2303      	movs	r3, #3
 800312a:	e108      	b.n	800333e <HAL_RCC_OscConfig+0x6f2>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 800312c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003130:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003134:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003138:	2b00      	cmp	r3, #0
 800313a:	d0ec      	beq.n	8003116 <HAL_RCC_OscConfig+0x4ca>
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 800313c:	e060      	b.n	8003200 <HAL_RCC_OscConfig+0x5b4>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800313e:	f7fd fe73 	bl	8000e28 <HAL_GetTick>
 8003142:	6178      	str	r0, [r7, #20]

        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8003144:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003148:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800314c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003150:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003154:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8003158:	e00a      	b.n	8003170 <HAL_RCC_OscConfig+0x524>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800315a:	f7fd fe65 	bl	8000e28 <HAL_GetTick>
 800315e:	4602      	mov	r2, r0
 8003160:	697b      	ldr	r3, [r7, #20]
 8003162:	1ad3      	subs	r3, r2, r3
 8003164:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003168:	4293      	cmp	r3, r2
 800316a:	d901      	bls.n	8003170 <HAL_RCC_OscConfig+0x524>
          {
            return HAL_TIMEOUT;
 800316c:	2303      	movs	r3, #3
 800316e:	e0e6      	b.n	800333e <HAL_RCC_OscConfig+0x6f2>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8003170:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003174:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003178:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800317c:	2b00      	cmp	r3, #0
 800317e:	d1ec      	bne.n	800315a <HAL_RCC_OscConfig+0x50e>
 8003180:	e03e      	b.n	8003200 <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003182:	f7fd fe51 	bl	8000e28 <HAL_GetTick>
 8003186:	6178      	str	r0, [r7, #20]

      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8003188:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800318c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003190:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003194:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003198:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

      /* Wait till LSESYSRDY is cleared */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800319c:	e00a      	b.n	80031b4 <HAL_RCC_OscConfig+0x568>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800319e:	f7fd fe43 	bl	8000e28 <HAL_GetTick>
 80031a2:	4602      	mov	r2, r0
 80031a4:	697b      	ldr	r3, [r7, #20]
 80031a6:	1ad3      	subs	r3, r2, r3
 80031a8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80031ac:	4293      	cmp	r3, r2
 80031ae:	d901      	bls.n	80031b4 <HAL_RCC_OscConfig+0x568>
        {
          return HAL_TIMEOUT;
 80031b0:	2303      	movs	r3, #3
 80031b2:	e0c4      	b.n	800333e <HAL_RCC_OscConfig+0x6f2>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80031b4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80031b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80031bc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d1ec      	bne.n	800319e <HAL_RCC_OscConfig+0x552>
        }
      }

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80031c4:	f7fd fe30 	bl	8000e28 <HAL_GetTick>
 80031c8:	6178      	str	r0, [r7, #20]

      /* LSE oscillator disable */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80031ca:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80031ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80031d2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80031d6:	f023 0301 	bic.w	r3, r3, #1
 80031da:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 80031de:	e00a      	b.n	80031f6 <HAL_RCC_OscConfig+0x5aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80031e0:	f7fd fe22 	bl	8000e28 <HAL_GetTick>
 80031e4:	4602      	mov	r2, r0
 80031e6:	697b      	ldr	r3, [r7, #20]
 80031e8:	1ad3      	subs	r3, r2, r3
 80031ea:	f241 3288 	movw	r2, #5000	@ 0x1388
 80031ee:	4293      	cmp	r3, r2
 80031f0:	d901      	bls.n	80031f6 <HAL_RCC_OscConfig+0x5aa>
        {
          return HAL_TIMEOUT;
 80031f2:	2303      	movs	r3, #3
 80031f4:	e0a3      	b.n	800333e <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSE_IsReady() != 0U)
 80031f6:	f7ff fb46 	bl	8002886 <LL_RCC_LSE_IsReady>
 80031fa:	4603      	mov	r3, r0
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d1ef      	bne.n	80031e0 <HAL_RCC_OscConfig+0x594>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003204:	2b00      	cmp	r3, #0
 8003206:	f000 8099 	beq.w	800333c <HAL_RCC_OscConfig+0x6f0>
  {
    /* Check if the PLL is used as system clock or not */
    if (sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800320a:	69fb      	ldr	r3, [r7, #28]
 800320c:	2b0c      	cmp	r3, #12
 800320e:	d06c      	beq.n	80032ea <HAL_RCC_OscConfig+0x69e>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003214:	2b02      	cmp	r3, #2
 8003216:	d14b      	bne.n	80032b0 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003218:	f7ff fc87 	bl	8002b2a <LL_RCC_PLL_Disable>

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800321c:	f7fd fe04 	bl	8000e28 <HAL_GetTick>
 8003220:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() != 0U)
 8003222:	e008      	b.n	8003236 <HAL_RCC_OscConfig+0x5ea>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003224:	f7fd fe00 	bl	8000e28 <HAL_GetTick>
 8003228:	4602      	mov	r2, r0
 800322a:	697b      	ldr	r3, [r7, #20]
 800322c:	1ad3      	subs	r3, r2, r3
 800322e:	2b0a      	cmp	r3, #10
 8003230:	d901      	bls.n	8003236 <HAL_RCC_OscConfig+0x5ea>
          {
            return HAL_TIMEOUT;
 8003232:	2303      	movs	r3, #3
 8003234:	e083      	b.n	800333e <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() != 0U)
 8003236:	f7ff fc86 	bl	8002b46 <LL_RCC_PLL_IsReady>
 800323a:	4603      	mov	r3, r0
 800323c:	2b00      	cmp	r3, #0
 800323e:	d1f1      	bne.n	8003224 <HAL_RCC_OscConfig+0x5d8>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003240:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003244:	68da      	ldr	r2, [r3, #12]
 8003246:	4b40      	ldr	r3, [pc, #256]	@ (8003348 <HAL_RCC_OscConfig+0x6fc>)
 8003248:	4013      	ands	r3, r2
 800324a:	687a      	ldr	r2, [r7, #4]
 800324c:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 800324e:	687a      	ldr	r2, [r7, #4]
 8003250:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003252:	4311      	orrs	r1, r2
 8003254:	687a      	ldr	r2, [r7, #4]
 8003256:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003258:	0212      	lsls	r2, r2, #8
 800325a:	4311      	orrs	r1, r2
 800325c:	687a      	ldr	r2, [r7, #4]
 800325e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003260:	4311      	orrs	r1, r2
 8003262:	687a      	ldr	r2, [r7, #4]
 8003264:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003266:	4311      	orrs	r1, r2
 8003268:	687a      	ldr	r2, [r7, #4]
 800326a:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 800326c:	430a      	orrs	r2, r1
 800326e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003272:	4313      	orrs	r3, r2
 8003274:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003276:	f7ff fc4a 	bl	8002b0e <LL_RCC_PLL_Enable>

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800327a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800327e:	68db      	ldr	r3, [r3, #12]
 8003280:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003284:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003288:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800328a:	f7fd fdcd 	bl	8000e28 <HAL_GetTick>
 800328e:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() == 0U)
 8003290:	e008      	b.n	80032a4 <HAL_RCC_OscConfig+0x658>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003292:	f7fd fdc9 	bl	8000e28 <HAL_GetTick>
 8003296:	4602      	mov	r2, r0
 8003298:	697b      	ldr	r3, [r7, #20]
 800329a:	1ad3      	subs	r3, r2, r3
 800329c:	2b0a      	cmp	r3, #10
 800329e:	d901      	bls.n	80032a4 <HAL_RCC_OscConfig+0x658>
          {
            return HAL_TIMEOUT;
 80032a0:	2303      	movs	r3, #3
 80032a2:	e04c      	b.n	800333e <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() == 0U)
 80032a4:	f7ff fc4f 	bl	8002b46 <LL_RCC_PLL_IsReady>
 80032a8:	4603      	mov	r3, r0
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d0f1      	beq.n	8003292 <HAL_RCC_OscConfig+0x646>
 80032ae:	e045      	b.n	800333c <HAL_RCC_OscConfig+0x6f0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80032b0:	f7ff fc3b 	bl	8002b2a <LL_RCC_PLL_Disable>

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032b4:	f7fd fdb8 	bl	8000e28 <HAL_GetTick>
 80032b8:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is disabled */
        while (LL_RCC_PLL_IsReady() != 0U)
 80032ba:	e008      	b.n	80032ce <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032bc:	f7fd fdb4 	bl	8000e28 <HAL_GetTick>
 80032c0:	4602      	mov	r2, r0
 80032c2:	697b      	ldr	r3, [r7, #20]
 80032c4:	1ad3      	subs	r3, r2, r3
 80032c6:	2b0a      	cmp	r3, #10
 80032c8:	d901      	bls.n	80032ce <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 80032ca:	2303      	movs	r3, #3
 80032cc:	e037      	b.n	800333e <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() != 0U)
 80032ce:	f7ff fc3a 	bl	8002b46 <LL_RCC_PLL_IsReady>
 80032d2:	4603      	mov	r3, r0
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d1f1      	bne.n	80032bc <HAL_RCC_OscConfig+0x670>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 80032d8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80032dc:	68da      	ldr	r2, [r3, #12]
 80032de:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80032e2:	4b1a      	ldr	r3, [pc, #104]	@ (800334c <HAL_RCC_OscConfig+0x700>)
 80032e4:	4013      	ands	r3, r2
 80032e6:	60cb      	str	r3, [r1, #12]
 80032e8:	e028      	b.n	800333c <HAL_RCC_OscConfig+0x6f0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032ee:	2b01      	cmp	r3, #1
 80032f0:	d101      	bne.n	80032f6 <HAL_RCC_OscConfig+0x6aa>
      {
        return HAL_ERROR;
 80032f2:	2301      	movs	r3, #1
 80032f4:	e023      	b.n	800333e <HAL_RCC_OscConfig+0x6f2>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80032f6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80032fa:	68db      	ldr	r3, [r3, #12]
 80032fc:	61bb      	str	r3, [r7, #24]
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource)
 80032fe:	69bb      	ldr	r3, [r7, #24]
 8003300:	f003 0203 	and.w	r2, r3, #3
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003308:	429a      	cmp	r2, r3
 800330a:	d115      	bne.n	8003338 <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)   != RCC_OscInitStruct->PLL.PLLM)
 800330c:	69bb      	ldr	r3, [r7, #24]
 800330e:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003316:	429a      	cmp	r2, r3
 8003318:	d10e      	bne.n	8003338 <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)   != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos))
 800331a:	69bb      	ldr	r3, [r7, #24]
 800331c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003324:	021b      	lsls	r3, r3, #8
 8003326:	429a      	cmp	r2, r3
 8003328:	d106      	bne.n	8003338 <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)   != RCC_OscInitStruct->PLL.PLLR))
 800332a:	69bb      	ldr	r3, [r7, #24]
 800332c:	f003 4260 	and.w	r2, r3, #3758096384	@ 0xe0000000
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003334:	429a      	cmp	r2, r3
 8003336:	d001      	beq.n	800333c <HAL_RCC_OscConfig+0x6f0>
        {
          return HAL_ERROR;
 8003338:	2301      	movs	r3, #1
 800333a:	e000      	b.n	800333e <HAL_RCC_OscConfig+0x6f2>
        }
      }
    }
  }
  return HAL_OK;
 800333c:	2300      	movs	r3, #0
}
 800333e:	4618      	mov	r0, r3
 8003340:	3720      	adds	r7, #32
 8003342:	46bd      	mov	sp, r7
 8003344:	bd80      	pop	{r7, pc}
 8003346:	bf00      	nop
 8003348:	11c1808c 	.word	0x11c1808c
 800334c:	eefefffc 	.word	0xeefefffc

08003350 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003350:	b580      	push	{r7, lr}
 8003352:	b084      	sub	sp, #16
 8003354:	af00      	add	r7, sp, #0
 8003356:	6078      	str	r0, [r7, #4]
 8003358:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	2b00      	cmp	r3, #0
 800335e:	d101      	bne.n	8003364 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003360:	2301      	movs	r3, #1
 8003362:	e10f      	b.n	8003584 <HAL_RCC_ClockConfig+0x234>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK3) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003364:	4b89      	ldr	r3, [pc, #548]	@ (800358c <HAL_RCC_ClockConfig+0x23c>)
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	f003 0307 	and.w	r3, r3, #7
 800336c:	683a      	ldr	r2, [r7, #0]
 800336e:	429a      	cmp	r2, r3
 8003370:	d91b      	bls.n	80033aa <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003372:	4b86      	ldr	r3, [pc, #536]	@ (800358c <HAL_RCC_ClockConfig+0x23c>)
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	f023 0207 	bic.w	r2, r3, #7
 800337a:	4984      	ldr	r1, [pc, #528]	@ (800358c <HAL_RCC_ClockConfig+0x23c>)
 800337c:	683b      	ldr	r3, [r7, #0]
 800337e:	4313      	orrs	r3, r2
 8003380:	600b      	str	r3, [r1, #0]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003382:	f7fd fd51 	bl	8000e28 <HAL_GetTick>
 8003386:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003388:	e008      	b.n	800339c <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800338a:	f7fd fd4d 	bl	8000e28 <HAL_GetTick>
 800338e:	4602      	mov	r2, r0
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	1ad3      	subs	r3, r2, r3
 8003394:	2b02      	cmp	r3, #2
 8003396:	d901      	bls.n	800339c <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 8003398:	2303      	movs	r3, #3
 800339a:	e0f3      	b.n	8003584 <HAL_RCC_ClockConfig+0x234>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800339c:	4b7b      	ldr	r3, [pc, #492]	@ (800358c <HAL_RCC_ClockConfig+0x23c>)
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	f003 0307 	and.w	r3, r3, #7
 80033a4:	683a      	ldr	r2, [r7, #0]
 80033a6:	429a      	cmp	r2, r3
 80033a8:	d1ef      	bne.n	800338a <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	f003 0302 	and.w	r3, r3, #2
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d016      	beq.n	80033e4 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	689b      	ldr	r3, [r3, #8]
 80033ba:	4618      	mov	r0, r3
 80033bc:	f7ff fb2a 	bl	8002a14 <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80033c0:	f7fd fd32 	bl	8000e28 <HAL_GetTick>
 80033c4:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 80033c6:	e008      	b.n	80033da <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80033c8:	f7fd fd2e 	bl	8000e28 <HAL_GetTick>
 80033cc:	4602      	mov	r2, r0
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	1ad3      	subs	r3, r2, r3
 80033d2:	2b02      	cmp	r3, #2
 80033d4:	d901      	bls.n	80033da <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 80033d6:	2303      	movs	r3, #3
 80033d8:	e0d4      	b.n	8003584 <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 80033da:	f7ff fbf2 	bl	8002bc2 <LL_RCC_IsActiveFlag_HPRE>
 80033de:	4603      	mov	r3, r0
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d0f1      	beq.n	80033c8 <HAL_RCC_ClockConfig+0x78>
    }
  }
#endif /* DUAL_CORE */

  /*-------------------------- HCLK3 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK3) == RCC_CLOCKTYPE_HCLK3)
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d016      	beq.n	800341e <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK3Divider));
    LL_RCC_SetAHB3Prescaler(RCC_ClkInitStruct->AHBCLK3Divider);
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	695b      	ldr	r3, [r3, #20]
 80033f4:	4618      	mov	r0, r3
 80033f6:	f7ff fb20 	bl	8002a3a <LL_RCC_SetAHB3Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80033fa:	f7fd fd15 	bl	8000e28 <HAL_GetTick>
 80033fe:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8003400:	e008      	b.n	8003414 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8003402:	f7fd fd11 	bl	8000e28 <HAL_GetTick>
 8003406:	4602      	mov	r2, r0
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	1ad3      	subs	r3, r2, r3
 800340c:	2b02      	cmp	r3, #2
 800340e:	d901      	bls.n	8003414 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 8003410:	2303      	movs	r3, #3
 8003412:	e0b7      	b.n	8003584 <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8003414:	f7ff fbe6 	bl	8002be4 <LL_RCC_IsActiveFlag_SHDHPRE>
 8003418:	4603      	mov	r3, r0
 800341a:	2b00      	cmp	r3, #0
 800341c:	d0f1      	beq.n	8003402 <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	f003 0304 	and.w	r3, r3, #4
 8003426:	2b00      	cmp	r3, #0
 8003428:	d016      	beq.n	8003458 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	68db      	ldr	r3, [r3, #12]
 800342e:	4618      	mov	r0, r3
 8003430:	f7ff fb19 	bl	8002a66 <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8003434:	f7fd fcf8 	bl	8000e28 <HAL_GetTick>
 8003438:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 800343a:	e008      	b.n	800344e <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800343c:	f7fd fcf4 	bl	8000e28 <HAL_GetTick>
 8003440:	4602      	mov	r2, r0
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	1ad3      	subs	r3, r2, r3
 8003446:	2b02      	cmp	r3, #2
 8003448:	d901      	bls.n	800344e <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 800344a:	2303      	movs	r3, #3
 800344c:	e09a      	b.n	8003584 <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 800344e:	f7ff fbdb 	bl	8002c08 <LL_RCC_IsActiveFlag_PPRE1>
 8003452:	4603      	mov	r3, r0
 8003454:	2b00      	cmp	r3, #0
 8003456:	d0f1      	beq.n	800343c <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	f003 0308 	and.w	r3, r3, #8
 8003460:	2b00      	cmp	r3, #0
 8003462:	d017      	beq.n	8003494 <HAL_RCC_ClockConfig+0x144>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	691b      	ldr	r3, [r3, #16]
 8003468:	00db      	lsls	r3, r3, #3
 800346a:	4618      	mov	r0, r3
 800346c:	f7ff fb0e 	bl	8002a8c <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8003470:	f7fd fcda 	bl	8000e28 <HAL_GetTick>
 8003474:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8003476:	e008      	b.n	800348a <HAL_RCC_ClockConfig+0x13a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8003478:	f7fd fcd6 	bl	8000e28 <HAL_GetTick>
 800347c:	4602      	mov	r2, r0
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	1ad3      	subs	r3, r2, r3
 8003482:	2b02      	cmp	r3, #2
 8003484:	d901      	bls.n	800348a <HAL_RCC_ClockConfig+0x13a>
      {
        return HAL_TIMEOUT;
 8003486:	2303      	movs	r3, #3
 8003488:	e07c      	b.n	8003584 <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 800348a:	f7ff fbce 	bl	8002c2a <LL_RCC_IsActiveFlag_PPRE2>
 800348e:	4603      	mov	r3, r0
 8003490:	2b00      	cmp	r3, #0
 8003492:	d0f1      	beq.n	8003478 <HAL_RCC_ClockConfig+0x128>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	f003 0301 	and.w	r3, r3, #1
 800349c:	2b00      	cmp	r3, #0
 800349e:	d043      	beq.n	8003528 <HAL_RCC_ClockConfig+0x1d8>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	685b      	ldr	r3, [r3, #4]
 80034a4:	2b02      	cmp	r3, #2
 80034a6:	d106      	bne.n	80034b6 <HAL_RCC_ClockConfig+0x166>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 80034a8:	f7ff f99b 	bl	80027e2 <LL_RCC_HSE_IsReady>
 80034ac:	4603      	mov	r3, r0
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d11e      	bne.n	80034f0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80034b2:	2301      	movs	r3, #1
 80034b4:	e066      	b.n	8003584 <HAL_RCC_ClockConfig+0x234>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	685b      	ldr	r3, [r3, #4]
 80034ba:	2b03      	cmp	r3, #3
 80034bc:	d106      	bne.n	80034cc <HAL_RCC_ClockConfig+0x17c>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 80034be:	f7ff fb42 	bl	8002b46 <LL_RCC_PLL_IsReady>
 80034c2:	4603      	mov	r3, r0
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d113      	bne.n	80034f0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80034c8:	2301      	movs	r3, #1
 80034ca:	e05b      	b.n	8003584 <HAL_RCC_ClockConfig+0x234>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	685b      	ldr	r3, [r3, #4]
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d106      	bne.n	80034e2 <HAL_RCC_ClockConfig+0x192>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 80034d4:	f7ff fa35 	bl	8002942 <LL_RCC_MSI_IsReady>
 80034d8:	4603      	mov	r3, r0
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d108      	bne.n	80034f0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80034de:	2301      	movs	r3, #1
 80034e0:	e050      	b.n	8003584 <HAL_RCC_ClockConfig+0x234>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 80034e2:	f7ff f9ab 	bl	800283c <LL_RCC_HSI_IsReady>
 80034e6:	4603      	mov	r3, r0
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d101      	bne.n	80034f0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80034ec:	2301      	movs	r3, #1
 80034ee:	e049      	b.n	8003584 <HAL_RCC_ClockConfig+0x234>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	685b      	ldr	r3, [r3, #4]
 80034f4:	4618      	mov	r0, r3
 80034f6:	f7ff fa6f 	bl	80029d8 <LL_RCC_SetSysClkSource>

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80034fa:	f7fd fc95 	bl	8000e28 <HAL_GetTick>
 80034fe:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003500:	e00a      	b.n	8003518 <HAL_RCC_ClockConfig+0x1c8>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003502:	f7fd fc91 	bl	8000e28 <HAL_GetTick>
 8003506:	4602      	mov	r2, r0
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	1ad3      	subs	r3, r2, r3
 800350c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003510:	4293      	cmp	r3, r2
 8003512:	d901      	bls.n	8003518 <HAL_RCC_ClockConfig+0x1c8>
      {
        return HAL_TIMEOUT;
 8003514:	2303      	movs	r3, #3
 8003516:	e035      	b.n	8003584 <HAL_RCC_ClockConfig+0x234>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003518:	f7ff fa71 	bl	80029fe <LL_RCC_GetSysClkSource>
 800351c:	4602      	mov	r2, r0
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	685b      	ldr	r3, [r3, #4]
 8003522:	009b      	lsls	r3, r3, #2
 8003524:	429a      	cmp	r2, r3
 8003526:	d1ec      	bne.n	8003502 <HAL_RCC_ClockConfig+0x1b2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003528:	4b18      	ldr	r3, [pc, #96]	@ (800358c <HAL_RCC_ClockConfig+0x23c>)
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	f003 0307 	and.w	r3, r3, #7
 8003530:	683a      	ldr	r2, [r7, #0]
 8003532:	429a      	cmp	r2, r3
 8003534:	d21b      	bcs.n	800356e <HAL_RCC_ClockConfig+0x21e>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003536:	4b15      	ldr	r3, [pc, #84]	@ (800358c <HAL_RCC_ClockConfig+0x23c>)
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	f023 0207 	bic.w	r2, r3, #7
 800353e:	4913      	ldr	r1, [pc, #76]	@ (800358c <HAL_RCC_ClockConfig+0x23c>)
 8003540:	683b      	ldr	r3, [r7, #0]
 8003542:	4313      	orrs	r3, r2
 8003544:	600b      	str	r3, [r1, #0]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003546:	f7fd fc6f 	bl	8000e28 <HAL_GetTick>
 800354a:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800354c:	e008      	b.n	8003560 <HAL_RCC_ClockConfig+0x210>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800354e:	f7fd fc6b 	bl	8000e28 <HAL_GetTick>
 8003552:	4602      	mov	r2, r0
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	1ad3      	subs	r3, r2, r3
 8003558:	2b02      	cmp	r3, #2
 800355a:	d901      	bls.n	8003560 <HAL_RCC_ClockConfig+0x210>
      {
        return HAL_TIMEOUT;
 800355c:	2303      	movs	r3, #3
 800355e:	e011      	b.n	8003584 <HAL_RCC_ClockConfig+0x234>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003560:	4b0a      	ldr	r3, [pc, #40]	@ (800358c <HAL_RCC_ClockConfig+0x23c>)
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	f003 0307 	and.w	r3, r3, #7
 8003568:	683a      	ldr	r2, [r7, #0]
 800356a:	429a      	cmp	r2, r3
 800356c:	d1ef      	bne.n	800354e <HAL_RCC_ClockConfig+0x1fe>
  }

  /*--------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 800356e:	f000 f8b3 	bl	80036d8 <HAL_RCC_GetHCLKFreq>
 8003572:	4603      	mov	r3, r0
 8003574:	4a06      	ldr	r2, [pc, #24]	@ (8003590 <HAL_RCC_ClockConfig+0x240>)
 8003576:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  return HAL_InitTick(uwTickPrio);
 8003578:	4b06      	ldr	r3, [pc, #24]	@ (8003594 <HAL_RCC_ClockConfig+0x244>)
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	4618      	mov	r0, r3
 800357e:	f7fd fc49 	bl	8000e14 <HAL_InitTick>
 8003582:	4603      	mov	r3, r0
}
 8003584:	4618      	mov	r0, r3
 8003586:	3710      	adds	r7, #16
 8003588:	46bd      	mov	sp, r7
 800358a:	bd80      	pop	{r7, pc}
 800358c:	58004000 	.word	0x58004000
 8003590:	20000000 	.word	0x20000000
 8003594:	20000004 	.word	0x20000004

08003598 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003598:	b590      	push	{r4, r7, lr}
 800359a:	b087      	sub	sp, #28
 800359c:	af00      	add	r7, sp, #0
  uint32_t sysclk_source;
  uint32_t pllsource;
  uint32_t sysclockfreq = 0U;
 800359e:	2300      	movs	r3, #0
 80035a0:	617b      	str	r3, [r7, #20]
  uint32_t msifreq = 0U;
 80035a2:	2300      	movs	r3, #0
 80035a4:	613b      	str	r3, [r7, #16]
  uint32_t pllinputfreq;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80035a6:	f7ff fa2a 	bl	80029fe <LL_RCC_GetSysClkSource>
 80035aa:	60b8      	str	r0, [r7, #8]
  pllsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80035ac:	f7ff fafe 	bl	8002bac <LL_RCC_PLL_GetMainSource>
 80035b0:	6078      	str	r0, [r7, #4]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80035b2:	68bb      	ldr	r3, [r7, #8]
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d005      	beq.n	80035c4 <HAL_RCC_GetSysClockFreq+0x2c>
 80035b8:	68bb      	ldr	r3, [r7, #8]
 80035ba:	2b0c      	cmp	r3, #12
 80035bc:	d139      	bne.n	8003632 <HAL_RCC_GetSysClockFreq+0x9a>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pllsource == RCC_PLLSOURCE_MSI)))
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	2b01      	cmp	r3, #1
 80035c2:	d136      	bne.n	8003632 <HAL_RCC_GetSysClockFreq+0x9a>
  {
    /* MSI or PLL with MSI source used as system clock source */
    /* Retrieve MSI frequency range in Hz */
    msifreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 80035c4:	f7ff f9cd 	bl	8002962 <LL_RCC_MSI_IsEnabledRangeSelect>
 80035c8:	4603      	mov	r3, r0
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d115      	bne.n	80035fa <HAL_RCC_GetSysClockFreq+0x62>
 80035ce:	f7ff f9c8 	bl	8002962 <LL_RCC_MSI_IsEnabledRangeSelect>
 80035d2:	4603      	mov	r3, r0
 80035d4:	2b01      	cmp	r3, #1
 80035d6:	d106      	bne.n	80035e6 <HAL_RCC_GetSysClockFreq+0x4e>
 80035d8:	f7ff f9d3 	bl	8002982 <LL_RCC_MSI_GetRange>
 80035dc:	4603      	mov	r3, r0
 80035de:	0a1b      	lsrs	r3, r3, #8
 80035e0:	f003 030f 	and.w	r3, r3, #15
 80035e4:	e005      	b.n	80035f2 <HAL_RCC_GetSysClockFreq+0x5a>
 80035e6:	f7ff f9d7 	bl	8002998 <LL_RCC_MSI_GetRangeAfterStandby>
 80035ea:	4603      	mov	r3, r0
 80035ec:	0a1b      	lsrs	r3, r3, #8
 80035ee:	f003 030f 	and.w	r3, r3, #15
 80035f2:	4a36      	ldr	r2, [pc, #216]	@ (80036cc <HAL_RCC_GetSysClockFreq+0x134>)
 80035f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80035f8:	e014      	b.n	8003624 <HAL_RCC_GetSysClockFreq+0x8c>
 80035fa:	f7ff f9b2 	bl	8002962 <LL_RCC_MSI_IsEnabledRangeSelect>
 80035fe:	4603      	mov	r3, r0
 8003600:	2b01      	cmp	r3, #1
 8003602:	d106      	bne.n	8003612 <HAL_RCC_GetSysClockFreq+0x7a>
 8003604:	f7ff f9bd 	bl	8002982 <LL_RCC_MSI_GetRange>
 8003608:	4603      	mov	r3, r0
 800360a:	091b      	lsrs	r3, r3, #4
 800360c:	f003 030f 	and.w	r3, r3, #15
 8003610:	e005      	b.n	800361e <HAL_RCC_GetSysClockFreq+0x86>
 8003612:	f7ff f9c1 	bl	8002998 <LL_RCC_MSI_GetRangeAfterStandby>
 8003616:	4603      	mov	r3, r0
 8003618:	091b      	lsrs	r3, r3, #4
 800361a:	f003 030f 	and.w	r3, r3, #15
 800361e:	4a2b      	ldr	r2, [pc, #172]	@ (80036cc <HAL_RCC_GetSysClockFreq+0x134>)
 8003620:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003624:	613b      	str	r3, [r7, #16]
                                     ((LL_RCC_MSI_IsEnabledRangeSelect() == 1U) ?
                                      LL_RCC_MSI_GetRange() :
                                      LL_RCC_MSI_GetRangeAfterStandby()));

    /* Get SYSCLK source */
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8003626:	68bb      	ldr	r3, [r7, #8]
 8003628:	2b00      	cmp	r3, #0
 800362a:	d115      	bne.n	8003658 <HAL_RCC_GetSysClockFreq+0xc0>
    {
      /* MSI used as system clock source */
      sysclockfreq = msifreq;
 800362c:	693b      	ldr	r3, [r7, #16]
 800362e:	617b      	str	r3, [r7, #20]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8003630:	e012      	b.n	8003658 <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003632:	68bb      	ldr	r3, [r7, #8]
 8003634:	2b04      	cmp	r3, #4
 8003636:	d102      	bne.n	800363e <HAL_RCC_GetSysClockFreq+0xa6>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003638:	4b25      	ldr	r3, [pc, #148]	@ (80036d0 <HAL_RCC_GetSysClockFreq+0x138>)
 800363a:	617b      	str	r3, [r7, #20]
 800363c:	e00c      	b.n	8003658 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 800363e:	68bb      	ldr	r3, [r7, #8]
 8003640:	2b08      	cmp	r3, #8
 8003642:	d109      	bne.n	8003658 <HAL_RCC_GetSysClockFreq+0xc0>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8003644:	f7ff f8a0 	bl	8002788 <LL_RCC_HSE_IsEnabledDiv2>
 8003648:	4603      	mov	r3, r0
 800364a:	2b01      	cmp	r3, #1
 800364c:	d102      	bne.n	8003654 <HAL_RCC_GetSysClockFreq+0xbc>
    {
      sysclockfreq = HSE_VALUE / 2U;
 800364e:	4b20      	ldr	r3, [pc, #128]	@ (80036d0 <HAL_RCC_GetSysClockFreq+0x138>)
 8003650:	617b      	str	r3, [r7, #20]
 8003652:	e001      	b.n	8003658 <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 8003654:	4b1f      	ldr	r3, [pc, #124]	@ (80036d4 <HAL_RCC_GetSysClockFreq+0x13c>)
 8003656:	617b      	str	r3, [r7, #20]
  else
  {
    /* Nothing to do */
  }

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003658:	f7ff f9d1 	bl	80029fe <LL_RCC_GetSysClkSource>
 800365c:	4603      	mov	r3, r0
 800365e:	2b0c      	cmp	r3, #12
 8003660:	d12f      	bne.n	80036c2 <HAL_RCC_GetSysClockFreq+0x12a>
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 8003662:	f7ff faa3 	bl	8002bac <LL_RCC_PLL_GetMainSource>
 8003666:	6078      	str	r0, [r7, #4]

    switch (pllsource)
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	2b02      	cmp	r3, #2
 800366c:	d003      	beq.n	8003676 <HAL_RCC_GetSysClockFreq+0xde>
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	2b03      	cmp	r3, #3
 8003672:	d003      	beq.n	800367c <HAL_RCC_GetSysClockFreq+0xe4>
 8003674:	e00d      	b.n	8003692 <HAL_RCC_GetSysClockFreq+0xfa>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 8003676:	4b16      	ldr	r3, [pc, #88]	@ (80036d0 <HAL_RCC_GetSysClockFreq+0x138>)
 8003678:	60fb      	str	r3, [r7, #12]
        break;
 800367a:	e00d      	b.n	8003698 <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 800367c:	f7ff f884 	bl	8002788 <LL_RCC_HSE_IsEnabledDiv2>
 8003680:	4603      	mov	r3, r0
 8003682:	2b01      	cmp	r3, #1
 8003684:	d102      	bne.n	800368c <HAL_RCC_GetSysClockFreq+0xf4>
        {
          pllinputfreq = HSE_VALUE / 2U;
 8003686:	4b12      	ldr	r3, [pc, #72]	@ (80036d0 <HAL_RCC_GetSysClockFreq+0x138>)
 8003688:	60fb      	str	r3, [r7, #12]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 800368a:	e005      	b.n	8003698 <HAL_RCC_GetSysClockFreq+0x100>
          pllinputfreq = HSE_VALUE;
 800368c:	4b11      	ldr	r3, [pc, #68]	@ (80036d4 <HAL_RCC_GetSysClockFreq+0x13c>)
 800368e:	60fb      	str	r3, [r7, #12]
        break;
 8003690:	e002      	b.n	8003698 <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = msifreq;
 8003692:	693b      	ldr	r3, [r7, #16]
 8003694:	60fb      	str	r3, [r7, #12]
        break;
 8003696:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8003698:	f7ff fa66 	bl	8002b68 <LL_RCC_PLL_GetN>
 800369c:	4602      	mov	r2, r0
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	fb03 f402 	mul.w	r4, r3, r2
 80036a4:	f7ff fa77 	bl	8002b96 <LL_RCC_PLL_GetDivider>
 80036a8:	4603      	mov	r3, r0
 80036aa:	091b      	lsrs	r3, r3, #4
 80036ac:	3301      	adds	r3, #1
 80036ae:	fbb4 f4f3 	udiv	r4, r4, r3
 80036b2:	f7ff fa65 	bl	8002b80 <LL_RCC_PLL_GetR>
 80036b6:	4603      	mov	r3, r0
 80036b8:	0f5b      	lsrs	r3, r3, #29
 80036ba:	3301      	adds	r3, #1
 80036bc:	fbb4 f3f3 	udiv	r3, r4, r3
 80036c0:	617b      	str	r3, [r7, #20]
                                             LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 80036c2:	697b      	ldr	r3, [r7, #20]
}
 80036c4:	4618      	mov	r0, r3
 80036c6:	371c      	adds	r7, #28
 80036c8:	46bd      	mov	sp, r7
 80036ca:	bd90      	pop	{r4, r7, pc}
 80036cc:	0800baac 	.word	0x0800baac
 80036d0:	00f42400 	.word	0x00f42400
 80036d4:	01e84800 	.word	0x01e84800

080036d8 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80036d8:	b598      	push	{r3, r4, r7, lr}
 80036da:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency --------------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 80036dc:	f7ff ff5c 	bl	8003598 <HAL_RCC_GetSysClockFreq>
 80036e0:	4604      	mov	r4, r0
 80036e2:	f7ff f9e6 	bl	8002ab2 <LL_RCC_GetAHBPrescaler>
 80036e6:	4603      	mov	r3, r0
 80036e8:	091b      	lsrs	r3, r3, #4
 80036ea:	f003 030f 	and.w	r3, r3, #15
 80036ee:	4a03      	ldr	r2, [pc, #12]	@ (80036fc <HAL_RCC_GetHCLKFreq+0x24>)
 80036f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80036f4:	fbb4 f3f3 	udiv	r3, r4, r3
}
 80036f8:	4618      	mov	r0, r3
 80036fa:	bd98      	pop	{r3, r4, r7, pc}
 80036fc:	0800ba4c 	.word	0x0800ba4c

08003700 <HAL_RCC_GetPCLK1Freq>:
/**
  * @brief  Return the PCLK1 frequency.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003700:	b598      	push	{r3, r4, r7, lr}
 8003702:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8003704:	f7ff ffe8 	bl	80036d8 <HAL_RCC_GetHCLKFreq>
 8003708:	4604      	mov	r4, r0
 800370a:	f7ff f9ea 	bl	8002ae2 <LL_RCC_GetAPB1Prescaler>
 800370e:	4603      	mov	r3, r0
 8003710:	0a1b      	lsrs	r3, r3, #8
 8003712:	4a03      	ldr	r2, [pc, #12]	@ (8003720 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003714:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003718:	fa24 f303 	lsr.w	r3, r4, r3
}
 800371c:	4618      	mov	r0, r3
 800371e:	bd98      	pop	{r3, r4, r7, pc}
 8003720:	0800ba8c 	.word	0x0800ba8c

08003724 <HAL_RCC_GetPCLK2Freq>:
/**
  * @brief  Return the PCLK2 frequency.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003724:	b598      	push	{r3, r4, r7, lr}
 8003726:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 8003728:	f7ff ffd6 	bl	80036d8 <HAL_RCC_GetHCLKFreq>
 800372c:	4604      	mov	r4, r0
 800372e:	f7ff f9e3 	bl	8002af8 <LL_RCC_GetAPB2Prescaler>
 8003732:	4603      	mov	r3, r0
 8003734:	0adb      	lsrs	r3, r3, #11
 8003736:	4a03      	ldr	r2, [pc, #12]	@ (8003744 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003738:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800373c:	fa24 f303 	lsr.w	r3, r4, r3
}
 8003740:	4618      	mov	r0, r3
 8003742:	bd98      	pop	{r3, r4, r7, pc}
 8003744:	0800ba8c 	.word	0x0800ba8c

08003748 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 8003748:	b590      	push	{r4, r7, lr}
 800374a:	b085      	sub	sp, #20
 800374c:	af00      	add	r7, sp, #0
 800374e:	6078      	str	r0, [r7, #4]
  uint32_t flash_clksrcfreq;
  uint32_t msifreq;

  /* MSI frequency range in Hz */
  msifreq           = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGESEL_RUN, MSI_Range);
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	091b      	lsrs	r3, r3, #4
 8003754:	f003 030f 	and.w	r3, r3, #15
 8003758:	4a10      	ldr	r2, [pc, #64]	@ (800379c <RCC_SetFlashLatencyFromMSIRange+0x54>)
 800375a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800375e:	60fb      	str	r3, [r7, #12]
  flash_clksrcfreq  = __LL_RCC_CALC_HCLK3_FREQ(msifreq, LL_RCC_GetAHB3Prescaler());
 8003760:	f7ff f9b2 	bl	8002ac8 <LL_RCC_GetAHB3Prescaler>
 8003764:	4603      	mov	r3, r0
 8003766:	091b      	lsrs	r3, r3, #4
 8003768:	f003 030f 	and.w	r3, r3, #15
 800376c:	4a0c      	ldr	r2, [pc, #48]	@ (80037a0 <RCC_SetFlashLatencyFromMSIRange+0x58>)
 800376e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003772:	68fa      	ldr	r2, [r7, #12]
 8003774:	fbb2 f3f3 	udiv	r3, r2, r3
 8003778:	60bb      	str	r3, [r7, #8]

  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 800377a:	68bb      	ldr	r3, [r7, #8]
 800377c:	4a09      	ldr	r2, [pc, #36]	@ (80037a4 <RCC_SetFlashLatencyFromMSIRange+0x5c>)
 800377e:	fba2 2303 	umull	r2, r3, r2, r3
 8003782:	0c9c      	lsrs	r4, r3, #18
 8003784:	f7fe ffc6 	bl	8002714 <HAL_PWREx_GetVoltageRange>
 8003788:	4603      	mov	r3, r0
 800378a:	4619      	mov	r1, r3
 800378c:	4620      	mov	r0, r4
 800378e:	f000 f80b 	bl	80037a8 <RCC_SetFlashLatency>
 8003792:	4603      	mov	r3, r0
}
 8003794:	4618      	mov	r0, r3
 8003796:	3714      	adds	r7, #20
 8003798:	46bd      	mov	sp, r7
 800379a:	bd90      	pop	{r4, r7, pc}
 800379c:	0800baac 	.word	0x0800baac
 80037a0:	0800ba4c 	.word	0x0800ba4c
 80037a4:	431bde83 	.word	0x431bde83

080037a8 <RCC_SetFlashLatency>:
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE1   Regulator voltage output range 1 mode
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE2   Regulator voltage output range 2 mode
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 80037a8:	b580      	push	{r7, lr}
 80037aa:	b08e      	sub	sp, #56	@ 0x38
 80037ac:	af00      	add	r7, sp, #0
 80037ae:	6078      	str	r0, [r7, #4]
 80037b0:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK3) range in MHz for VCORE range1 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS1[] = {18, 36, 48};
 80037b2:	4a3a      	ldr	r2, [pc, #232]	@ (800389c <RCC_SetFlashLatency+0xf4>)
 80037b4:	f107 0320 	add.w	r3, r7, #32
 80037b8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80037bc:	6018      	str	r0, [r3, #0]
 80037be:	3304      	adds	r3, #4
 80037c0:	8019      	strh	r1, [r3, #0]

  /* Flash Clock source (HCLK3) range in MHz for VCORE range2 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS2[] = {6, 12, 16};
 80037c2:	4a37      	ldr	r2, [pc, #220]	@ (80038a0 <RCC_SetFlashLatency+0xf8>)
 80037c4:	f107 0318 	add.w	r3, r7, #24
 80037c8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80037cc:	6018      	str	r0, [r3, #0]
 80037ce:	3304      	adds	r3, #4
 80037d0:	8019      	strh	r1, [r3, #0]

  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2};
 80037d2:	4a34      	ldr	r2, [pc, #208]	@ (80038a4 <RCC_SetFlashLatency+0xfc>)
 80037d4:	f107 030c 	add.w	r3, r7, #12
 80037d8:	ca07      	ldmia	r2, {r0, r1, r2}
 80037da:	e883 0007 	stmia.w	r3, {r0, r1, r2}

  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 80037de:	2300      	movs	r3, #0
 80037e0:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tickstart;

  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 80037e2:	683b      	ldr	r3, [r7, #0]
 80037e4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80037e8:	d11b      	bne.n	8003822 <RCC_SetFlashLatency+0x7a>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 80037ea:	2300      	movs	r3, #0
 80037ec:	633b      	str	r3, [r7, #48]	@ 0x30
 80037ee:	e014      	b.n	800381a <RCC_SetFlashLatency+0x72>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 80037f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037f2:	005b      	lsls	r3, r3, #1
 80037f4:	3338      	adds	r3, #56	@ 0x38
 80037f6:	443b      	add	r3, r7
 80037f8:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 80037fc:	461a      	mov	r2, r3
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	4293      	cmp	r3, r2
 8003802:	d807      	bhi.n	8003814 <RCC_SetFlashLatency+0x6c>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8003804:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003806:	009b      	lsls	r3, r3, #2
 8003808:	3338      	adds	r3, #56	@ 0x38
 800380a:	443b      	add	r3, r7
 800380c:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8003810:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003812:	e021      	b.n	8003858 <RCC_SetFlashLatency+0xb0>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8003814:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003816:	3301      	adds	r3, #1
 8003818:	633b      	str	r3, [r7, #48]	@ 0x30
 800381a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800381c:	2b02      	cmp	r3, #2
 800381e:	d9e7      	bls.n	80037f0 <RCC_SetFlashLatency+0x48>
 8003820:	e01a      	b.n	8003858 <RCC_SetFlashLatency+0xb0>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8003822:	2300      	movs	r3, #0
 8003824:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003826:	e014      	b.n	8003852 <RCC_SetFlashLatency+0xaa>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 8003828:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800382a:	005b      	lsls	r3, r3, #1
 800382c:	3338      	adds	r3, #56	@ 0x38
 800382e:	443b      	add	r3, r7
 8003830:	f833 3c20 	ldrh.w	r3, [r3, #-32]
 8003834:	461a      	mov	r2, r3
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	4293      	cmp	r3, r2
 800383a:	d807      	bhi.n	800384c <RCC_SetFlashLatency+0xa4>
      {
        latency = FLASH_LATENCY_RANGE[index];
 800383c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800383e:	009b      	lsls	r3, r3, #2
 8003840:	3338      	adds	r3, #56	@ 0x38
 8003842:	443b      	add	r3, r7
 8003844:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8003848:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800384a:	e005      	b.n	8003858 <RCC_SetFlashLatency+0xb0>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 800384c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800384e:	3301      	adds	r3, #1
 8003850:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003852:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003854:	2b02      	cmp	r3, #2
 8003856:	d9e7      	bls.n	8003828 <RCC_SetFlashLatency+0x80>
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003858:	4b13      	ldr	r3, [pc, #76]	@ (80038a8 <RCC_SetFlashLatency+0x100>)
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	f023 0207 	bic.w	r2, r3, #7
 8003860:	4911      	ldr	r1, [pc, #68]	@ (80038a8 <RCC_SetFlashLatency+0x100>)
 8003862:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003864:	4313      	orrs	r3, r2
 8003866:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8003868:	f7fd fade 	bl	8000e28 <HAL_GetTick>
 800386c:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 800386e:	e008      	b.n	8003882 <RCC_SetFlashLatency+0xda>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8003870:	f7fd fada 	bl	8000e28 <HAL_GetTick>
 8003874:	4602      	mov	r2, r0
 8003876:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003878:	1ad3      	subs	r3, r2, r3
 800387a:	2b02      	cmp	r3, #2
 800387c:	d901      	bls.n	8003882 <RCC_SetFlashLatency+0xda>
    {
      return HAL_TIMEOUT;
 800387e:	2303      	movs	r3, #3
 8003880:	e007      	b.n	8003892 <RCC_SetFlashLatency+0xea>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8003882:	4b09      	ldr	r3, [pc, #36]	@ (80038a8 <RCC_SetFlashLatency+0x100>)
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	f003 0307 	and.w	r3, r3, #7
 800388a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800388c:	429a      	cmp	r2, r3
 800388e:	d1ef      	bne.n	8003870 <RCC_SetFlashLatency+0xc8>
    }
  }
  return HAL_OK;
 8003890:	2300      	movs	r3, #0
}
 8003892:	4618      	mov	r0, r3
 8003894:	3738      	adds	r7, #56	@ 0x38
 8003896:	46bd      	mov	sp, r7
 8003898:	bd80      	pop	{r7, pc}
 800389a:	bf00      	nop
 800389c:	0800b95c 	.word	0x0800b95c
 80038a0:	0800b964 	.word	0x0800b964
 80038a4:	0800b96c 	.word	0x0800b96c
 80038a8:	58004000 	.word	0x58004000

080038ac <LL_RCC_LSE_IsReady>:
{
 80038ac:	b480      	push	{r7}
 80038ae:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 80038b0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80038b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80038b8:	f003 0302 	and.w	r3, r3, #2
 80038bc:	2b02      	cmp	r3, #2
 80038be:	d101      	bne.n	80038c4 <LL_RCC_LSE_IsReady+0x18>
 80038c0:	2301      	movs	r3, #1
 80038c2:	e000      	b.n	80038c6 <LL_RCC_LSE_IsReady+0x1a>
 80038c4:	2300      	movs	r3, #0
}
 80038c6:	4618      	mov	r0, r3
 80038c8:	46bd      	mov	sp, r7
 80038ca:	bc80      	pop	{r7}
 80038cc:	4770      	bx	lr

080038ce <LL_RCC_SetUSARTClockSource>:
{
 80038ce:	b480      	push	{r7}
 80038d0:	b083      	sub	sp, #12
 80038d2:	af00      	add	r7, sp, #0
 80038d4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16), (USARTxSource & 0x0000FFFFU));
 80038d6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80038da:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	0c1b      	lsrs	r3, r3, #16
 80038e2:	43db      	mvns	r3, r3
 80038e4:	401a      	ands	r2, r3
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	b29b      	uxth	r3, r3
 80038ea:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80038ee:	4313      	orrs	r3, r2
 80038f0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80038f4:	bf00      	nop
 80038f6:	370c      	adds	r7, #12
 80038f8:	46bd      	mov	sp, r7
 80038fa:	bc80      	pop	{r7}
 80038fc:	4770      	bx	lr

080038fe <LL_RCC_SetI2SClockSource>:
{
 80038fe:	b480      	push	{r7}
 8003900:	b083      	sub	sp, #12
 8003902:	af00      	add	r7, sp, #0
 8003904:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_I2S2SEL, I2SxSource);
 8003906:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800390a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800390e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003912:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	4313      	orrs	r3, r2
 800391a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800391e:	bf00      	nop
 8003920:	370c      	adds	r7, #12
 8003922:	46bd      	mov	sp, r7
 8003924:	bc80      	pop	{r7}
 8003926:	4770      	bx	lr

08003928 <LL_RCC_SetLPUARTClockSource>:
{
 8003928:	b480      	push	{r7}
 800392a:	b083      	sub	sp, #12
 800392c:	af00      	add	r7, sp, #0
 800392e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 8003930:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003934:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003938:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800393c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	4313      	orrs	r3, r2
 8003944:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8003948:	bf00      	nop
 800394a:	370c      	adds	r7, #12
 800394c:	46bd      	mov	sp, r7
 800394e:	bc80      	pop	{r7}
 8003950:	4770      	bx	lr

08003952 <LL_RCC_SetI2CClockSource>:
{
 8003952:	b480      	push	{r7}
 8003954:	b083      	sub	sp, #12
 8003956:	af00      	add	r7, sp, #0
 8003958:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 800395a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800395e:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	091b      	lsrs	r3, r3, #4
 8003966:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 800396a:	43db      	mvns	r3, r3
 800396c:	401a      	ands	r2, r3
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	011b      	lsls	r3, r3, #4
 8003972:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 8003976:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800397a:	4313      	orrs	r3, r2
 800397c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8003980:	bf00      	nop
 8003982:	370c      	adds	r7, #12
 8003984:	46bd      	mov	sp, r7
 8003986:	bc80      	pop	{r7}
 8003988:	4770      	bx	lr

0800398a <LL_RCC_SetLPTIMClockSource>:
{
 800398a:	b480      	push	{r7}
 800398c:	b083      	sub	sp, #12
 800398e:	af00      	add	r7, sp, #0
 8003990:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 8003992:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003996:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	0c1b      	lsrs	r3, r3, #16
 800399e:	041b      	lsls	r3, r3, #16
 80039a0:	43db      	mvns	r3, r3
 80039a2:	401a      	ands	r2, r3
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	041b      	lsls	r3, r3, #16
 80039a8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80039ac:	4313      	orrs	r3, r2
 80039ae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80039b2:	bf00      	nop
 80039b4:	370c      	adds	r7, #12
 80039b6:	46bd      	mov	sp, r7
 80039b8:	bc80      	pop	{r7}
 80039ba:	4770      	bx	lr

080039bc <LL_RCC_SetRNGClockSource>:
{
 80039bc:	b480      	push	{r7}
 80039be:	b083      	sub	sp, #12
 80039c0:	af00      	add	r7, sp, #0
 80039c2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 80039c4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80039c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80039cc:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 80039d0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	4313      	orrs	r3, r2
 80039d8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80039dc:	bf00      	nop
 80039de:	370c      	adds	r7, #12
 80039e0:	46bd      	mov	sp, r7
 80039e2:	bc80      	pop	{r7}
 80039e4:	4770      	bx	lr

080039e6 <LL_RCC_SetADCClockSource>:
{
 80039e6:	b480      	push	{r7}
 80039e8:	b083      	sub	sp, #12
 80039ea:	af00      	add	r7, sp, #0
 80039ec:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 80039ee:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80039f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80039f6:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80039fa:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	4313      	orrs	r3, r2
 8003a02:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8003a06:	bf00      	nop
 8003a08:	370c      	adds	r7, #12
 8003a0a:	46bd      	mov	sp, r7
 8003a0c:	bc80      	pop	{r7}
 8003a0e:	4770      	bx	lr

08003a10 <LL_RCC_SetRTCClockSource>:
{
 8003a10:	b480      	push	{r7}
 8003a12:	b083      	sub	sp, #12
 8003a14:	af00      	add	r7, sp, #0
 8003a16:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 8003a18:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003a1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a20:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003a24:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	4313      	orrs	r3, r2
 8003a2c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8003a30:	bf00      	nop
 8003a32:	370c      	adds	r7, #12
 8003a34:	46bd      	mov	sp, r7
 8003a36:	bc80      	pop	{r7}
 8003a38:	4770      	bx	lr

08003a3a <LL_RCC_GetRTCClockSource>:
{
 8003a3a:	b480      	push	{r7}
 8003a3c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 8003a3e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003a42:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a46:	f403 7340 	and.w	r3, r3, #768	@ 0x300
}
 8003a4a:	4618      	mov	r0, r3
 8003a4c:	46bd      	mov	sp, r7
 8003a4e:	bc80      	pop	{r7}
 8003a50:	4770      	bx	lr

08003a52 <LL_RCC_ForceBackupDomainReset>:
{
 8003a52:	b480      	push	{r7}
 8003a54:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8003a56:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003a5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a5e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003a62:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a66:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8003a6a:	bf00      	nop
 8003a6c:	46bd      	mov	sp, r7
 8003a6e:	bc80      	pop	{r7}
 8003a70:	4770      	bx	lr

08003a72 <LL_RCC_ReleaseBackupDomainReset>:
{
 8003a72:	b480      	push	{r7}
 8003a74:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8003a76:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003a7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a7e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003a82:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003a86:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8003a8a:	bf00      	nop
 8003a8c:	46bd      	mov	sp, r7
 8003a8e:	bc80      	pop	{r7}
 8003a90:	4770      	bx	lr
	...

08003a94 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003a94:	b580      	push	{r7, lr}
 8003a96:	b086      	sub	sp, #24
 8003a98:	af00      	add	r7, sp, #0
 8003a9a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister = 0;
 8003a9c:	2300      	movs	r3, #0
 8003a9e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;   /* Intermediate status */
 8003aa0:	2300      	movs	r3, #0
 8003aa2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 8003aa4:	2300      	movs	r3, #0
 8003aa6:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d058      	beq.n	8003b66 <HAL_RCCEx_PeriphCLKConfig+0xd2>
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));


    /* Enable write access to Backup domain */
    HAL_PWR_EnableBkUpAccess();
 8003ab4:	f7fe fe20 	bl	80026f8 <HAL_PWR_EnableBkUpAccess>

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003ab8:	f7fd f9b6 	bl	8000e28 <HAL_GetTick>
 8003abc:	60f8      	str	r0, [r7, #12]

    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 8003abe:	e009      	b.n	8003ad4 <HAL_RCCEx_PeriphCLKConfig+0x40>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003ac0:	f7fd f9b2 	bl	8000e28 <HAL_GetTick>
 8003ac4:	4602      	mov	r2, r0
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	1ad3      	subs	r3, r2, r3
 8003aca:	2b02      	cmp	r3, #2
 8003acc:	d902      	bls.n	8003ad4 <HAL_RCCEx_PeriphCLKConfig+0x40>
      {
        ret = HAL_TIMEOUT;
 8003ace:	2303      	movs	r3, #3
 8003ad0:	74fb      	strb	r3, [r7, #19]
        break;
 8003ad2:	e006      	b.n	8003ae2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 8003ad4:	4b7b      	ldr	r3, [pc, #492]	@ (8003cc4 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003adc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003ae0:	d1ee      	bne.n	8003ac0 <HAL_RCCEx_PeriphCLKConfig+0x2c>
      }
    }

    if (ret == HAL_OK)
 8003ae2:	7cfb      	ldrb	r3, [r7, #19]
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d13c      	bne.n	8003b62 <HAL_RCCEx_PeriphCLKConfig+0xce>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if (LL_RCC_GetRTCClockSource() != PeriphClkInit->RTCClockSelection)
 8003ae8:	f7ff ffa7 	bl	8003a3a <LL_RCC_GetRTCClockSource>
 8003aec:	4602      	mov	r2, r0
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003af2:	429a      	cmp	r2, r3
 8003af4:	d00f      	beq.n	8003b16 <HAL_RCCEx_PeriphCLKConfig+0x82>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003af6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003afa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003afe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003b02:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003b04:	f7ff ffa5 	bl	8003a52 <LL_RCC_ForceBackupDomainReset>
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003b08:	f7ff ffb3 	bl	8003a72 <LL_RCC_ReleaseBackupDomainReset>

        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003b0c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003b10:	697b      	ldr	r3, [r7, #20]
 8003b12:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSERDY))
 8003b16:	697b      	ldr	r3, [r7, #20]
 8003b18:	f003 0302 	and.w	r3, r3, #2
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d014      	beq.n	8003b4a <HAL_RCCEx_PeriphCLKConfig+0xb6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b20:	f7fd f982 	bl	8000e28 <HAL_GetTick>
 8003b24:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while (LL_RCC_LSE_IsReady() != 1U)
 8003b26:	e00b      	b.n	8003b40 <HAL_RCCEx_PeriphCLKConfig+0xac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b28:	f7fd f97e 	bl	8000e28 <HAL_GetTick>
 8003b2c:	4602      	mov	r2, r0
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	1ad3      	subs	r3, r2, r3
 8003b32:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b36:	4293      	cmp	r3, r2
 8003b38:	d902      	bls.n	8003b40 <HAL_RCCEx_PeriphCLKConfig+0xac>
          {
            ret = HAL_TIMEOUT;
 8003b3a:	2303      	movs	r3, #3
 8003b3c:	74fb      	strb	r3, [r7, #19]
            break;
 8003b3e:	e004      	b.n	8003b4a <HAL_RCCEx_PeriphCLKConfig+0xb6>
        while (LL_RCC_LSE_IsReady() != 1U)
 8003b40:	f7ff feb4 	bl	80038ac <LL_RCC_LSE_IsReady>
 8003b44:	4603      	mov	r3, r0
 8003b46:	2b01      	cmp	r3, #1
 8003b48:	d1ee      	bne.n	8003b28 <HAL_RCCEx_PeriphCLKConfig+0x94>
          }
        }
      }

      if (ret == HAL_OK)
 8003b4a:	7cfb      	ldrb	r3, [r7, #19]
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d105      	bne.n	8003b5c <HAL_RCCEx_PeriphCLKConfig+0xc8>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003b54:	4618      	mov	r0, r3
 8003b56:	f7ff ff5b 	bl	8003a10 <LL_RCC_SetRTCClockSource>
 8003b5a:	e004      	b.n	8003b66 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003b5c:	7cfb      	ldrb	r3, [r7, #19]
 8003b5e:	74bb      	strb	r3, [r7, #18]
 8003b60:	e001      	b.n	8003b66 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b62:	7cfb      	ldrb	r3, [r7, #19]
 8003b64:	74bb      	strb	r3, [r7, #18]
    }

  }

  /*-------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	f003 0301 	and.w	r3, r3, #1
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d004      	beq.n	8003b7c <HAL_RCCEx_PeriphCLKConfig+0xe8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	685b      	ldr	r3, [r3, #4]
 8003b76:	4618      	mov	r0, r3
 8003b78:	f7ff fea9 	bl	80038ce <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	f003 0302 	and.w	r3, r3, #2
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d004      	beq.n	8003b92 <HAL_RCCEx_PeriphCLKConfig+0xfe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	689b      	ldr	r3, [r3, #8]
 8003b8c:	4618      	mov	r0, r3
 8003b8e:	f7ff fe9e 	bl	80038ce <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	f003 0320 	and.w	r3, r3, #32
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d004      	beq.n	8003ba8 <HAL_RCCEx_PeriphCLKConfig+0x114>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	691b      	ldr	r3, [r3, #16]
 8003ba2:	4618      	mov	r0, r3
 8003ba4:	f7ff fec0 	bl	8003928 <LL_RCC_SetLPUARTClockSource>
  }

  /*-------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d004      	beq.n	8003bbe <HAL_RCCEx_PeriphCLKConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	6a1b      	ldr	r3, [r3, #32]
 8003bb8:	4618      	mov	r0, r3
 8003bba:	f7ff fee6 	bl	800398a <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d004      	beq.n	8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));

    /* Configure the LPTIM2 clock source */
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bce:	4618      	mov	r0, r3
 8003bd0:	f7ff fedb 	bl	800398a <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == (RCC_PERIPHCLK_LPTIM3))
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d004      	beq.n	8003bea <HAL_RCCEx_PeriphCLKConfig+0x156>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLKSOURCE(PeriphClkInit->Lptim3ClockSelection));

    /* Configure the LPTIM3 clock source */
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003be4:	4618      	mov	r0, r3
 8003be6:	f7ff fed0 	bl	800398a <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d004      	beq.n	8003c00 <HAL_RCCEx_PeriphCLKConfig+0x16c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	695b      	ldr	r3, [r3, #20]
 8003bfa:	4618      	mov	r0, r3
 8003bfc:	f7ff fea9 	bl	8003952 <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d004      	beq.n	8003c16 <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	699b      	ldr	r3, [r3, #24]
 8003c10:	4618      	mov	r0, r3
 8003c12:	f7ff fe9e 	bl	8003952 <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d004      	beq.n	8003c2c <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	69db      	ldr	r3, [r3, #28]
 8003c26:	4618      	mov	r0, r3
 8003c28:	f7ff fe93 	bl	8003952 <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == (RCC_PERIPHCLK_I2S2))
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	f003 0310 	and.w	r3, r3, #16
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d011      	beq.n	8003c5c <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	68db      	ldr	r3, [r3, #12]
 8003c3c:	4618      	mov	r0, r3
 8003c3e:	f7ff fe5e 	bl	80038fe <LL_RCC_SetI2SClockSource>

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	68db      	ldr	r3, [r3, #12]
 8003c46:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003c4a:	d107      	bne.n	8003c5c <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      /* Enable RCC_PLL_I2S2CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_I2S2CLK);
 8003c4c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003c50:	68db      	ldr	r3, [r3, #12]
 8003c52:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003c56:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003c5a:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d010      	beq.n	8003c8a <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c6c:	4618      	mov	r0, r3
 8003c6e:	f7ff fea5 	bl	80039bc <LL_RCC_SetRNGClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d107      	bne.n	8003c8a <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 8003c7a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003c7e:	68db      	ldr	r3, [r3, #12]
 8003c80:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003c84:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003c88:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d011      	beq.n	8003cba <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c9a:	4618      	mov	r0, r3
 8003c9c:	f7ff fea3 	bl	80039e6 <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ca4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003ca8:	d107      	bne.n	8003cba <HAL_RCCEx_PeriphCLKConfig+0x226>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8003caa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003cae:	68db      	ldr	r3, [r3, #12]
 8003cb0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003cb4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003cb8:	60d3      	str	r3, [r2, #12]
    }
  }

  return status;
 8003cba:	7cbb      	ldrb	r3, [r7, #18]
}
 8003cbc:	4618      	mov	r0, r3
 8003cbe:	3718      	adds	r7, #24
 8003cc0:	46bd      	mov	sp, r7
 8003cc2:	bd80      	pop	{r7, pc}
 8003cc4:	58000400 	.word	0x58000400

08003cc8 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8003cc8:	b580      	push	{r7, lr}
 8003cca:	b084      	sub	sp, #16
 8003ccc:	af00      	add	r7, sp, #0
 8003cce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8003cd0:	2301      	movs	r3, #1
 8003cd2:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d071      	beq.n	8003dbe <HAL_RTC_Init+0xf6>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else
    if (hrtc->State == HAL_RTC_STATE_RESET)
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8003ce0:	b2db      	uxtb	r3, r3
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d106      	bne.n	8003cf4 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	2200      	movs	r2, #0
 8003cea:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8003cee:	6878      	ldr	r0, [r7, #4]
 8003cf0:	f7fc fe50 	bl	8000994 <HAL_RTC_MspInit>
    }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	2202      	movs	r2, #2
 8003cf8:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

    /* Check if the calendar has been not initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8003cfc:	4b32      	ldr	r3, [pc, #200]	@ (8003dc8 <HAL_RTC_Init+0x100>)
 8003cfe:	68db      	ldr	r3, [r3, #12]
 8003d00:	f003 0310 	and.w	r3, r3, #16
 8003d04:	2b10      	cmp	r3, #16
 8003d06:	d051      	beq.n	8003dac <HAL_RTC_Init+0xe4>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003d08:	4b2f      	ldr	r3, [pc, #188]	@ (8003dc8 <HAL_RTC_Init+0x100>)
 8003d0a:	22ca      	movs	r2, #202	@ 0xca
 8003d0c:	625a      	str	r2, [r3, #36]	@ 0x24
 8003d0e:	4b2e      	ldr	r3, [pc, #184]	@ (8003dc8 <HAL_RTC_Init+0x100>)
 8003d10:	2253      	movs	r2, #83	@ 0x53
 8003d12:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 8003d14:	6878      	ldr	r0, [r7, #4]
 8003d16:	f000 fa11 	bl	800413c <RTC_EnterInitMode>
 8003d1a:	4603      	mov	r3, r0
 8003d1c:	73fb      	strb	r3, [r7, #15]
      if (status == HAL_OK)
 8003d1e:	7bfb      	ldrb	r3, [r7, #15]
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d13f      	bne.n	8003da4 <HAL_RTC_Init+0xdc>
      {
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        CLEAR_BIT(RTC->CR, (RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE));
 8003d24:	4b28      	ldr	r3, [pc, #160]	@ (8003dc8 <HAL_RTC_Init+0x100>)
 8003d26:	699b      	ldr	r3, [r3, #24]
 8003d28:	4a27      	ldr	r2, [pc, #156]	@ (8003dc8 <HAL_RTC_Init+0x100>)
 8003d2a:	f023 638e 	bic.w	r3, r3, #74448896	@ 0x4700000
 8003d2e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003d32:	6193      	str	r3, [r2, #24]
        /* Set RTC_CR register */
        SET_BIT(RTC->CR, (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity));
 8003d34:	4b24      	ldr	r3, [pc, #144]	@ (8003dc8 <HAL_RTC_Init+0x100>)
 8003d36:	699a      	ldr	r2, [r3, #24]
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	6859      	ldr	r1, [r3, #4]
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	691b      	ldr	r3, [r3, #16]
 8003d40:	4319      	orrs	r1, r3
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	699b      	ldr	r3, [r3, #24]
 8003d46:	430b      	orrs	r3, r1
 8003d48:	491f      	ldr	r1, [pc, #124]	@ (8003dc8 <HAL_RTC_Init+0x100>)
 8003d4a:	4313      	orrs	r3, r2
 8003d4c:	618b      	str	r3, [r1, #24]

        /* Configure the RTC PRER */
        WRITE_REG(RTC->PRER, ((hrtc->Init.SynchPrediv) | (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos)));
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	68da      	ldr	r2, [r3, #12]
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	689b      	ldr	r3, [r3, #8]
 8003d56:	041b      	lsls	r3, r3, #16
 8003d58:	491b      	ldr	r1, [pc, #108]	@ (8003dc8 <HAL_RTC_Init+0x100>)
 8003d5a:	4313      	orrs	r3, r2
 8003d5c:	610b      	str	r3, [r1, #16]

        /* Configure the Binary mode */
        MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
 8003d5e:	4b1a      	ldr	r3, [pc, #104]	@ (8003dc8 <HAL_RTC_Init+0x100>)
 8003d60:	68db      	ldr	r3, [r3, #12]
 8003d62:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d6e:	430b      	orrs	r3, r1
 8003d70:	4915      	ldr	r1, [pc, #84]	@ (8003dc8 <HAL_RTC_Init+0x100>)
 8003d72:	4313      	orrs	r3, r2
 8003d74:	60cb      	str	r3, [r1, #12]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 8003d76:	6878      	ldr	r0, [r7, #4]
 8003d78:	f000 fa14 	bl	80041a4 <RTC_ExitInitMode>
 8003d7c:	4603      	mov	r3, r0
 8003d7e:	73fb      	strb	r3, [r7, #15]
        if (status == HAL_OK)
 8003d80:	7bfb      	ldrb	r3, [r7, #15]
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d10e      	bne.n	8003da4 <HAL_RTC_Init+0xdc>
        {
          MODIFY_REG(RTC->CR, \
 8003d86:	4b10      	ldr	r3, [pc, #64]	@ (8003dc8 <HAL_RTC_Init+0x100>)
 8003d88:	699b      	ldr	r3, [r3, #24]
 8003d8a:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	6a19      	ldr	r1, [r3, #32]
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	69db      	ldr	r3, [r3, #28]
 8003d96:	4319      	orrs	r1, r3
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	695b      	ldr	r3, [r3, #20]
 8003d9c:	430b      	orrs	r3, r1
 8003d9e:	490a      	ldr	r1, [pc, #40]	@ (8003dc8 <HAL_RTC_Init+0x100>)
 8003da0:	4313      	orrs	r3, r2
 8003da2:	618b      	str	r3, [r1, #24]
                    hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
        }
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003da4:	4b08      	ldr	r3, [pc, #32]	@ (8003dc8 <HAL_RTC_Init+0x100>)
 8003da6:	22ff      	movs	r2, #255	@ 0xff
 8003da8:	625a      	str	r2, [r3, #36]	@ 0x24
 8003daa:	e001      	b.n	8003db0 <HAL_RTC_Init+0xe8>
    }
    else
    {
      /* Calendar is already initialized */
      /* Set flag to OK */
      status = HAL_OK;
 8003dac:	2300      	movs	r3, #0
 8003dae:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8003db0:	7bfb      	ldrb	r3, [r7, #15]
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d103      	bne.n	8003dbe <HAL_RTC_Init+0xf6>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	2201      	movs	r2, #1
 8003dba:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    }
  }

  return status;
 8003dbe:	7bfb      	ldrb	r3, [r7, #15]
}
 8003dc0:	4618      	mov	r0, r3
 8003dc2:	3710      	adds	r7, #16
 8003dc4:	46bd      	mov	sp, r7
 8003dc6:	bd80      	pop	{r7, pc}
 8003dc8:	40002800 	.word	0x40002800

08003dcc <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary format
  *             @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8003dcc:	b590      	push	{r4, r7, lr}
 8003dce:	b087      	sub	sp, #28
 8003dd0:	af00      	add	r7, sp, #0
 8003dd2:	60f8      	str	r0, [r7, #12]
 8003dd4:	60b9      	str	r1, [r7, #8]
 8003dd6:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0;
 8003dd8:	2300      	movs	r3, #0
 8003dda:	617b      	str	r3, [r7, #20]
  uint32_t binaryMode;

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8003de2:	2b01      	cmp	r3, #1
 8003de4:	d101      	bne.n	8003dea <HAL_RTC_SetAlarm_IT+0x1e>
 8003de6:	2302      	movs	r3, #2
 8003de8:	e0f3      	b.n	8003fd2 <HAL_RTC_SetAlarm_IT+0x206>
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	2201      	movs	r2, #1
 8003dee:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
  hrtc->State = HAL_RTC_STATE_BUSY;
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	2202      	movs	r2, #2
 8003df6:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    assert_param((sAlarm->AlarmSubSecondMask >> RTC_ALRMASSR_MASKSS_Pos) <= (8U + (READ_BIT(RTC->ICSR, RTC_ICSR_BCDU) >> RTC_ICSR_BCDU_Pos)));
  }
#endif

  /* Get Binary mode (32-bit free-running counter configuration) */
  binaryMode = READ_BIT(RTC->ICSR, RTC_ICSR_BIN);
 8003dfa:	4b78      	ldr	r3, [pc, #480]	@ (8003fdc <HAL_RTC_SetAlarm_IT+0x210>)
 8003dfc:	68db      	ldr	r3, [r3, #12]
 8003dfe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003e02:	613b      	str	r3, [r7, #16]

  if (binaryMode != RTC_BINARY_ONLY)
 8003e04:	693b      	ldr	r3, [r7, #16]
 8003e06:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003e0a:	d06a      	beq.n	8003ee2 <HAL_RTC_SetAlarm_IT+0x116>
  {
    if (Format == RTC_FORMAT_BIN)
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d13a      	bne.n	8003e88 <HAL_RTC_SetAlarm_IT+0xbc>
    {
      if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 8003e12:	4b72      	ldr	r3, [pc, #456]	@ (8003fdc <HAL_RTC_SetAlarm_IT+0x210>)
 8003e14:	699b      	ldr	r3, [r3, #24]
 8003e16:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d102      	bne.n	8003e24 <HAL_RTC_SetAlarm_IT+0x58>
        assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
        assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
      }
      else
      {
        sAlarm->AlarmTime.TimeFormat = 0x00U;
 8003e1e:	68bb      	ldr	r3, [r7, #8]
 8003e20:	2200      	movs	r2, #0
 8003e22:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sAlarm->AlarmTime.Hours));
      }
      assert_param(IS_RTC_MINUTES(sAlarm->AlarmTime.Minutes));
      assert_param(IS_RTC_SECONDS(sAlarm->AlarmTime.Seconds));

      if( sAlarm->AlarmMask != RTC_ALARMMASK_DATEWEEKDAY )
 8003e24:	68bb      	ldr	r3, [r7, #8]
 8003e26:	695b      	ldr	r3, [r3, #20]
 8003e28:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
        {
          assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
        }
      }

      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8003e2c:	68bb      	ldr	r3, [r7, #8]
 8003e2e:	781b      	ldrb	r3, [r3, #0]
 8003e30:	4618      	mov	r0, r3
 8003e32:	f000 f9f5 	bl	8004220 <RTC_ByteToBcd2>
 8003e36:	4603      	mov	r3, r0
 8003e38:	041c      	lsls	r4, r3, #16
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8003e3a:	68bb      	ldr	r3, [r7, #8]
 8003e3c:	785b      	ldrb	r3, [r3, #1]
 8003e3e:	4618      	mov	r0, r3
 8003e40:	f000 f9ee 	bl	8004220 <RTC_ByteToBcd2>
 8003e44:	4603      	mov	r3, r0
 8003e46:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8003e48:	431c      	orrs	r4, r3
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8003e4a:	68bb      	ldr	r3, [r7, #8]
 8003e4c:	789b      	ldrb	r3, [r3, #2]
 8003e4e:	4618      	mov	r0, r3
 8003e50:	f000 f9e6 	bl	8004220 <RTC_ByteToBcd2>
 8003e54:	4603      	mov	r3, r0
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8003e56:	ea44 0203 	orr.w	r2, r4, r3
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8003e5a:	68bb      	ldr	r3, [r7, #8]
 8003e5c:	78db      	ldrb	r3, [r3, #3]
 8003e5e:	059b      	lsls	r3, r3, #22
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8003e60:	ea42 0403 	orr.w	r4, r2, r3
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8003e64:	68bb      	ldr	r3, [r7, #8]
 8003e66:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003e6a:	4618      	mov	r0, r3
 8003e6c:	f000 f9d8 	bl	8004220 <RTC_ByteToBcd2>
 8003e70:	4603      	mov	r3, r0
 8003e72:	061b      	lsls	r3, r3, #24
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8003e74:	ea44 0203 	orr.w	r2, r4, r3
                ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8003e78:	68bb      	ldr	r3, [r7, #8]
 8003e7a:	6a1b      	ldr	r3, [r3, #32]
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8003e7c:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmMask));
 8003e7e:	68bb      	ldr	r3, [r7, #8]
 8003e80:	695b      	ldr	r3, [r3, #20]
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8003e82:	4313      	orrs	r3, r2
 8003e84:	617b      	str	r3, [r7, #20]
 8003e86:	e02c      	b.n	8003ee2 <HAL_RTC_SetAlarm_IT+0x116>
    }
    else /* Format BCD */
    {
      if( sAlarm->AlarmMask != RTC_ALARMMASK_ALL )
 8003e88:	68bb      	ldr	r3, [r7, #8]
 8003e8a:	695b      	ldr	r3, [r3, #20]
 8003e8c:	f1b3 3f80 	cmp.w	r3, #2155905152	@ 0x80808080
 8003e90:	d00d      	beq.n	8003eae <HAL_RTC_SetAlarm_IT+0xe2>
      {
        if( sAlarm->AlarmMask != RTC_ALARMMASK_HOURS )
 8003e92:	68bb      	ldr	r3, [r7, #8]
 8003e94:	695b      	ldr	r3, [r3, #20]
 8003e96:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003e9a:	d008      	beq.n	8003eae <HAL_RTC_SetAlarm_IT+0xe2>
        {
          if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 8003e9c:	4b4f      	ldr	r3, [pc, #316]	@ (8003fdc <HAL_RTC_SetAlarm_IT+0x210>)
 8003e9e:	699b      	ldr	r3, [r3, #24]
 8003ea0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d102      	bne.n	8003eae <HAL_RTC_SetAlarm_IT+0xe2>
            assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
            assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
          }
          else
          {
            sAlarm->AlarmTime.TimeFormat = 0x00U;
 8003ea8:	68bb      	ldr	r3, [r7, #8]
 8003eaa:	2200      	movs	r2, #0
 8003eac:	70da      	strb	r2, [r3, #3]
        {
          assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
        }
      }
#endif /* USE_FULL_ASSERT */
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8003eae:	68bb      	ldr	r3, [r7, #8]
 8003eb0:	781b      	ldrb	r3, [r3, #0]
 8003eb2:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8003eb4:	68bb      	ldr	r3, [r7, #8]
 8003eb6:	785b      	ldrb	r3, [r3, #1]
 8003eb8:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8003eba:	4313      	orrs	r3, r2
                ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8003ebc:	68ba      	ldr	r2, [r7, #8]
 8003ebe:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8003ec0:	431a      	orrs	r2, r3
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8003ec2:	68bb      	ldr	r3, [r7, #8]
 8003ec4:	78db      	ldrb	r3, [r3, #3]
 8003ec6:	059b      	lsls	r3, r3, #22
                ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8003ec8:	431a      	orrs	r2, r3
                ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8003eca:	68bb      	ldr	r3, [r7, #8]
 8003ecc:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003ed0:	061b      	lsls	r3, r3, #24
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8003ed2:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8003ed4:	68bb      	ldr	r3, [r7, #8]
 8003ed6:	6a1b      	ldr	r3, [r3, #32]
                ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8003ed8:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmMask));
 8003eda:	68bb      	ldr	r3, [r7, #8]
 8003edc:	695b      	ldr	r3, [r3, #20]
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8003ede:	4313      	orrs	r3, r2
 8003ee0:	617b      	str	r3, [r7, #20]

    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003ee2:	4b3e      	ldr	r3, [pc, #248]	@ (8003fdc <HAL_RTC_SetAlarm_IT+0x210>)
 8003ee4:	22ca      	movs	r2, #202	@ 0xca
 8003ee6:	625a      	str	r2, [r3, #36]	@ 0x24
 8003ee8:	4b3c      	ldr	r3, [pc, #240]	@ (8003fdc <HAL_RTC_SetAlarm_IT+0x210>)
 8003eea:	2253      	movs	r2, #83	@ 0x53
 8003eec:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Configure the Alarm register */
  if (sAlarm->Alarm == RTC_ALARM_A)
 8003eee:	68bb      	ldr	r3, [r7, #8]
 8003ef0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ef2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003ef6:	d12c      	bne.n	8003f52 <HAL_RTC_SetAlarm_IT+0x186>
  {
    /* Disable the Alarm A interrupt */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 8003ef8:	4b38      	ldr	r3, [pc, #224]	@ (8003fdc <HAL_RTC_SetAlarm_IT+0x210>)
 8003efa:	699b      	ldr	r3, [r3, #24]
 8003efc:	4a37      	ldr	r2, [pc, #220]	@ (8003fdc <HAL_RTC_SetAlarm_IT+0x210>)
 8003efe:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003f02:	6193      	str	r3, [r2, #24]
    /* Clear flag alarm A */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 8003f04:	4b35      	ldr	r3, [pc, #212]	@ (8003fdc <HAL_RTC_SetAlarm_IT+0x210>)
 8003f06:	2201      	movs	r2, #1
 8003f08:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (binaryMode == RTC_BINARY_ONLY)
 8003f0a:	693b      	ldr	r3, [r7, #16]
 8003f0c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003f10:	d107      	bne.n	8003f22 <HAL_RTC_SetAlarm_IT+0x156>
    {
      RTC->ALRMASSR = sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr;
 8003f12:	68bb      	ldr	r3, [r7, #8]
 8003f14:	699a      	ldr	r2, [r3, #24]
 8003f16:	68bb      	ldr	r3, [r7, #8]
 8003f18:	69db      	ldr	r3, [r3, #28]
 8003f1a:	4930      	ldr	r1, [pc, #192]	@ (8003fdc <HAL_RTC_SetAlarm_IT+0x210>)
 8003f1c:	4313      	orrs	r3, r2
 8003f1e:	644b      	str	r3, [r1, #68]	@ 0x44
 8003f20:	e006      	b.n	8003f30 <HAL_RTC_SetAlarm_IT+0x164>
    }
    else
    {
      WRITE_REG(RTC->ALRMAR, tmpreg);
 8003f22:	4a2e      	ldr	r2, [pc, #184]	@ (8003fdc <HAL_RTC_SetAlarm_IT+0x210>)
 8003f24:	697b      	ldr	r3, [r7, #20]
 8003f26:	6413      	str	r3, [r2, #64]	@ 0x40
      WRITE_REG(RTC->ALRMASSR, sAlarm->AlarmSubSecondMask);
 8003f28:	4a2c      	ldr	r2, [pc, #176]	@ (8003fdc <HAL_RTC_SetAlarm_IT+0x210>)
 8003f2a:	68bb      	ldr	r3, [r7, #8]
 8003f2c:	699b      	ldr	r3, [r3, #24]
 8003f2e:	6453      	str	r3, [r2, #68]	@ 0x44
    }

    WRITE_REG(RTC->ALRABINR, sAlarm->AlarmTime.SubSeconds);
 8003f30:	4a2a      	ldr	r2, [pc, #168]	@ (8003fdc <HAL_RTC_SetAlarm_IT+0x210>)
 8003f32:	68bb      	ldr	r3, [r7, #8]
 8003f34:	685b      	ldr	r3, [r3, #4]
 8003f36:	6713      	str	r3, [r2, #112]	@ 0x70

    /* Store in the handle the Alarm A enabled */
    SET_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRAMF);
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f3c:	f043 0201 	orr.w	r2, r3, #1
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Configure the Alarm interrupt */
    SET_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 8003f44:	4b25      	ldr	r3, [pc, #148]	@ (8003fdc <HAL_RTC_SetAlarm_IT+0x210>)
 8003f46:	699b      	ldr	r3, [r3, #24]
 8003f48:	4a24      	ldr	r2, [pc, #144]	@ (8003fdc <HAL_RTC_SetAlarm_IT+0x210>)
 8003f4a:	f443 5388 	orr.w	r3, r3, #4352	@ 0x1100
 8003f4e:	6193      	str	r3, [r2, #24]
 8003f50:	e02b      	b.n	8003faa <HAL_RTC_SetAlarm_IT+0x1de>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 8003f52:	4b22      	ldr	r3, [pc, #136]	@ (8003fdc <HAL_RTC_SetAlarm_IT+0x210>)
 8003f54:	699b      	ldr	r3, [r3, #24]
 8003f56:	4a21      	ldr	r2, [pc, #132]	@ (8003fdc <HAL_RTC_SetAlarm_IT+0x210>)
 8003f58:	f423 5308 	bic.w	r3, r3, #8704	@ 0x2200
 8003f5c:	6193      	str	r3, [r2, #24]
    /* Clear flag alarm B */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 8003f5e:	4b1f      	ldr	r3, [pc, #124]	@ (8003fdc <HAL_RTC_SetAlarm_IT+0x210>)
 8003f60:	2202      	movs	r2, #2
 8003f62:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (binaryMode == RTC_BINARY_ONLY)
 8003f64:	693b      	ldr	r3, [r7, #16]
 8003f66:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003f6a:	d107      	bne.n	8003f7c <HAL_RTC_SetAlarm_IT+0x1b0>
    {
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr);
 8003f6c:	68bb      	ldr	r3, [r7, #8]
 8003f6e:	699a      	ldr	r2, [r3, #24]
 8003f70:	68bb      	ldr	r3, [r7, #8]
 8003f72:	69db      	ldr	r3, [r3, #28]
 8003f74:	4919      	ldr	r1, [pc, #100]	@ (8003fdc <HAL_RTC_SetAlarm_IT+0x210>)
 8003f76:	4313      	orrs	r3, r2
 8003f78:	64cb      	str	r3, [r1, #76]	@ 0x4c
 8003f7a:	e006      	b.n	8003f8a <HAL_RTC_SetAlarm_IT+0x1be>
    }
    else
    {
      WRITE_REG(RTC->ALRMBR, tmpreg);
 8003f7c:	4a17      	ldr	r2, [pc, #92]	@ (8003fdc <HAL_RTC_SetAlarm_IT+0x210>)
 8003f7e:	697b      	ldr	r3, [r7, #20]
 8003f80:	6493      	str	r3, [r2, #72]	@ 0x48
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask);
 8003f82:	4a16      	ldr	r2, [pc, #88]	@ (8003fdc <HAL_RTC_SetAlarm_IT+0x210>)
 8003f84:	68bb      	ldr	r3, [r7, #8]
 8003f86:	699b      	ldr	r3, [r3, #24]
 8003f88:	64d3      	str	r3, [r2, #76]	@ 0x4c
    }

    WRITE_REG(RTC->ALRBBINR, sAlarm->AlarmTime.SubSeconds);
 8003f8a:	4a14      	ldr	r2, [pc, #80]	@ (8003fdc <HAL_RTC_SetAlarm_IT+0x210>)
 8003f8c:	68bb      	ldr	r3, [r7, #8]
 8003f8e:	685b      	ldr	r3, [r3, #4]
 8003f90:	6753      	str	r3, [r2, #116]	@ 0x74

    /* Store in the handle the Alarm B enabled */
    SET_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRBMF);
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f96:	f043 0202 	orr.w	r2, r3, #2
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Configure the Alarm interrupt */
    SET_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 8003f9e:	4b0f      	ldr	r3, [pc, #60]	@ (8003fdc <HAL_RTC_SetAlarm_IT+0x210>)
 8003fa0:	699b      	ldr	r3, [r3, #24]
 8003fa2:	4a0e      	ldr	r2, [pc, #56]	@ (8003fdc <HAL_RTC_SetAlarm_IT+0x210>)
 8003fa4:	f443 5308 	orr.w	r3, r3, #8704	@ 0x2200
 8003fa8:	6193      	str	r3, [r2, #24]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8003faa:	4b0d      	ldr	r3, [pc, #52]	@ (8003fe0 <HAL_RTC_SetAlarm_IT+0x214>)
 8003fac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003fb0:	4a0b      	ldr	r2, [pc, #44]	@ (8003fe0 <HAL_RTC_SetAlarm_IT+0x214>)
 8003fb2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003fb6:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003fba:	4b08      	ldr	r3, [pc, #32]	@ (8003fdc <HAL_RTC_SetAlarm_IT+0x210>)
 8003fbc:	22ff      	movs	r2, #255	@ 0xff
 8003fbe:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	2201      	movs	r2, #1
 8003fc4:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	2200      	movs	r2, #0
 8003fcc:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8003fd0:	2300      	movs	r3, #0
}
 8003fd2:	4618      	mov	r0, r3
 8003fd4:	371c      	adds	r7, #28
 8003fd6:	46bd      	mov	sp, r7
 8003fd8:	bd90      	pop	{r4, r7, pc}
 8003fda:	bf00      	nop
 8003fdc:	40002800 	.word	0x40002800
 8003fe0:	58000800 	.word	0x58000800

08003fe4 <HAL_RTC_DeactivateAlarm>:
  *            @arg RTC_ALARM_A:  AlarmA
  *            @arg RTC_ALARM_B:  AlarmB
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_DeactivateAlarm(RTC_HandleTypeDef *hrtc, uint32_t Alarm)
{
 8003fe4:	b480      	push	{r7}
 8003fe6:	b083      	sub	sp, #12
 8003fe8:	af00      	add	r7, sp, #0
 8003fea:	6078      	str	r0, [r7, #4]
 8003fec:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_RTC_ALARM(Alarm));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8003ff4:	2b01      	cmp	r3, #1
 8003ff6:	d101      	bne.n	8003ffc <HAL_RTC_DeactivateAlarm+0x18>
 8003ff8:	2302      	movs	r3, #2
 8003ffa:	e048      	b.n	800408e <HAL_RTC_DeactivateAlarm+0xaa>
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	2201      	movs	r2, #1
 8004000:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	2202      	movs	r2, #2
 8004008:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800400c:	4b22      	ldr	r3, [pc, #136]	@ (8004098 <HAL_RTC_DeactivateAlarm+0xb4>)
 800400e:	22ca      	movs	r2, #202	@ 0xca
 8004010:	625a      	str	r2, [r3, #36]	@ 0x24
 8004012:	4b21      	ldr	r3, [pc, #132]	@ (8004098 <HAL_RTC_DeactivateAlarm+0xb4>)
 8004014:	2253      	movs	r2, #83	@ 0x53
 8004016:	625a      	str	r2, [r3, #36]	@ 0x24

  if (Alarm == RTC_ALARM_A)
 8004018:	683b      	ldr	r3, [r7, #0]
 800401a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800401e:	d115      	bne.n	800404c <HAL_RTC_DeactivateAlarm+0x68>
  {
    /* AlarmA, In case of interrupt mode is used, the interrupt source must disabled */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 8004020:	4b1d      	ldr	r3, [pc, #116]	@ (8004098 <HAL_RTC_DeactivateAlarm+0xb4>)
 8004022:	699b      	ldr	r3, [r3, #24]
 8004024:	4a1c      	ldr	r2, [pc, #112]	@ (8004098 <HAL_RTC_DeactivateAlarm+0xb4>)
 8004026:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800402a:	6193      	str	r3, [r2, #24]

    /* AlarmA, Clear SSCLR */
    CLEAR_BIT(RTC->ALRMASSR, RTC_ALRMASSR_SSCLR);
 800402c:	4b1a      	ldr	r3, [pc, #104]	@ (8004098 <HAL_RTC_DeactivateAlarm+0xb4>)
 800402e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004030:	4a19      	ldr	r2, [pc, #100]	@ (8004098 <HAL_RTC_DeactivateAlarm+0xb4>)
 8004032:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004036:	6453      	str	r3, [r2, #68]	@ 0x44

    /* Store in the handle the Alarm A disabled */
    CLEAR_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRAMF);
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800403c:	f023 0201 	bic.w	r2, r3, #1
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Clear AlarmA flag */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 8004044:	4b14      	ldr	r3, [pc, #80]	@ (8004098 <HAL_RTC_DeactivateAlarm+0xb4>)
 8004046:	2201      	movs	r2, #1
 8004048:	65da      	str	r2, [r3, #92]	@ 0x5c
 800404a:	e014      	b.n	8004076 <HAL_RTC_DeactivateAlarm+0x92>
  }
  else
  {
    /* AlarmB, In case of interrupt mode is used, the interrupt source must disabled */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 800404c:	4b12      	ldr	r3, [pc, #72]	@ (8004098 <HAL_RTC_DeactivateAlarm+0xb4>)
 800404e:	699b      	ldr	r3, [r3, #24]
 8004050:	4a11      	ldr	r2, [pc, #68]	@ (8004098 <HAL_RTC_DeactivateAlarm+0xb4>)
 8004052:	f423 5308 	bic.w	r3, r3, #8704	@ 0x2200
 8004056:	6193      	str	r3, [r2, #24]

    /* AlarmB, Clear SSCLR */
    CLEAR_BIT(RTC->ALRMBSSR, RTC_ALRMBSSR_SSCLR);
 8004058:	4b0f      	ldr	r3, [pc, #60]	@ (8004098 <HAL_RTC_DeactivateAlarm+0xb4>)
 800405a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800405c:	4a0e      	ldr	r2, [pc, #56]	@ (8004098 <HAL_RTC_DeactivateAlarm+0xb4>)
 800405e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004062:	64d3      	str	r3, [r2, #76]	@ 0x4c

    /* Store in the handle the Alarm B disabled */
    CLEAR_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRBMF);
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004068:	f023 0202 	bic.w	r2, r3, #2
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Clear AlarmB flag */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 8004070:	4b09      	ldr	r3, [pc, #36]	@ (8004098 <HAL_RTC_DeactivateAlarm+0xb4>)
 8004072:	2202      	movs	r2, #2
 8004074:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004076:	4b08      	ldr	r3, [pc, #32]	@ (8004098 <HAL_RTC_DeactivateAlarm+0xb4>)
 8004078:	22ff      	movs	r2, #255	@ 0xff
 800407a:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	2201      	movs	r2, #1
 8004080:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	2200      	movs	r2, #0
 8004088:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 800408c:	2300      	movs	r3, #0
}
 800408e:	4618      	mov	r0, r3
 8004090:	370c      	adds	r7, #12
 8004092:	46bd      	mov	sp, r7
 8004094:	bc80      	pop	{r7}
 8004096:	4770      	bx	lr
 8004098:	40002800 	.word	0x40002800

0800409c <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 800409c:	b580      	push	{r7, lr}
 800409e:	b084      	sub	sp, #16
 80040a0:	af00      	add	r7, sp, #0
 80040a2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = READ_REG(RTC->MISR) & READ_REG(hrtc->IsEnabled.RtcFeatures);
 80040a4:	4b11      	ldr	r3, [pc, #68]	@ (80040ec <HAL_RTC_AlarmIRQHandler+0x50>)
 80040a6:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040ac:	4013      	ands	r3, r2
 80040ae:	60fb      	str	r3, [r7, #12]

  if ((tmp & RTC_MISR_ALRAMF) != 0U)
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	f003 0301 	and.w	r3, r3, #1
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d005      	beq.n	80040c6 <HAL_RTC_AlarmIRQHandler+0x2a>
  {
    /* Clear the AlarmA interrupt pending bit */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 80040ba:	4b0c      	ldr	r3, [pc, #48]	@ (80040ec <HAL_RTC_AlarmIRQHandler+0x50>)
 80040bc:	2201      	movs	r2, #1
 80040be:	65da      	str	r2, [r3, #92]	@ 0x5c

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call Compare Match registered Callback */
    hrtc->AlarmAEventCallback(hrtc);
#else
    HAL_RTC_AlarmAEventCallback(hrtc);
 80040c0:	6878      	ldr	r0, [r7, #4]
 80040c2:	f7fd f856 	bl	8001172 <HAL_RTC_AlarmAEventCallback>
#endif
  }

  if ((tmp & RTC_MISR_ALRBMF) != 0U)
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	f003 0302 	and.w	r3, r3, #2
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d005      	beq.n	80040dc <HAL_RTC_AlarmIRQHandler+0x40>
  {
    /* Clear the AlarmB interrupt pending bit */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 80040d0:	4b06      	ldr	r3, [pc, #24]	@ (80040ec <HAL_RTC_AlarmIRQHandler+0x50>)
 80040d2:	2202      	movs	r2, #2
 80040d4:	65da      	str	r2, [r3, #92]	@ 0x5c

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call Compare Match registered Callback */
    hrtc->AlarmBEventCallback(hrtc);
#else
    HAL_RTCEx_AlarmBEventCallback(hrtc);
 80040d6:	6878      	ldr	r0, [r7, #4]
 80040d8:	f000 f94a 	bl	8004370 <HAL_RTCEx_AlarmBEventCallback>
#endif
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	2201      	movs	r2, #1
 80040e0:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
}
 80040e4:	bf00      	nop
 80040e6:	3710      	adds	r7, #16
 80040e8:	46bd      	mov	sp, r7
 80040ea:	bd80      	pop	{r7, pc}
 80040ec:	40002800 	.word	0x40002800

080040f0 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80040f0:	b580      	push	{r7, lr}
 80040f2:	b084      	sub	sp, #16
 80040f4:	af00      	add	r7, sp, #0
 80040f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  UNUSED(hrtc);
  /* Clear RSF flag */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_RSF);
 80040f8:	4b0f      	ldr	r3, [pc, #60]	@ (8004138 <HAL_RTC_WaitForSynchro+0x48>)
 80040fa:	68db      	ldr	r3, [r3, #12]
 80040fc:	4a0e      	ldr	r2, [pc, #56]	@ (8004138 <HAL_RTC_WaitForSynchro+0x48>)
 80040fe:	f023 0320 	bic.w	r3, r3, #32
 8004102:	60d3      	str	r3, [r2, #12]

  tickstart = HAL_GetTick();
 8004104:	f7fc fe90 	bl	8000e28 <HAL_GetTick>
 8004108:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 800410a:	e009      	b.n	8004120 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800410c:	f7fc fe8c 	bl	8000e28 <HAL_GetTick>
 8004110:	4602      	mov	r2, r0
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	1ad3      	subs	r3, r2, r3
 8004116:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800411a:	d901      	bls.n	8004120 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 800411c:	2303      	movs	r3, #3
 800411e:	e006      	b.n	800412e <HAL_RTC_WaitForSynchro+0x3e>
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 8004120:	4b05      	ldr	r3, [pc, #20]	@ (8004138 <HAL_RTC_WaitForSynchro+0x48>)
 8004122:	68db      	ldr	r3, [r3, #12]
 8004124:	f003 0320 	and.w	r3, r3, #32
 8004128:	2b00      	cmp	r3, #0
 800412a:	d0ef      	beq.n	800410c <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 800412c:	2300      	movs	r3, #0
}
 800412e:	4618      	mov	r0, r3
 8004130:	3710      	adds	r7, #16
 8004132:	46bd      	mov	sp, r7
 8004134:	bd80      	pop	{r7, pc}
 8004136:	bf00      	nop
 8004138:	40002800 	.word	0x40002800

0800413c <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800413c:	b580      	push	{r7, lr}
 800413e:	b084      	sub	sp, #16
 8004140:	af00      	add	r7, sp, #0
 8004142:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004144:	2300      	movs	r3, #0
 8004146:	73fb      	strb	r3, [r7, #15]

  UNUSED(hrtc);
  /* Check if the Initialization mode is set */
  if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 8004148:	4b15      	ldr	r3, [pc, #84]	@ (80041a0 <RTC_EnterInitMode+0x64>)
 800414a:	68db      	ldr	r3, [r3, #12]
 800414c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004150:	2b00      	cmp	r3, #0
 8004152:	d120      	bne.n	8004196 <RTC_EnterInitMode+0x5a>
  {
    /* Set the Initialization mode */
    SET_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8004154:	4b12      	ldr	r3, [pc, #72]	@ (80041a0 <RTC_EnterInitMode+0x64>)
 8004156:	68db      	ldr	r3, [r3, #12]
 8004158:	4a11      	ldr	r2, [pc, #68]	@ (80041a0 <RTC_EnterInitMode+0x64>)
 800415a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800415e:	60d3      	str	r3, [r2, #12]

    tickstart = HAL_GetTick();
 8004160:	f7fc fe62 	bl	8000e28 <HAL_GetTick>
 8004164:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8004166:	e00d      	b.n	8004184 <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8004168:	f7fc fe5e 	bl	8000e28 <HAL_GetTick>
 800416c:	4602      	mov	r2, r0
 800416e:	68bb      	ldr	r3, [r7, #8]
 8004170:	1ad3      	subs	r3, r2, r3
 8004172:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004176:	d905      	bls.n	8004184 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 8004178:	2303      	movs	r3, #3
 800417a:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	2203      	movs	r2, #3
 8004180:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8004184:	4b06      	ldr	r3, [pc, #24]	@ (80041a0 <RTC_EnterInitMode+0x64>)
 8004186:	68db      	ldr	r3, [r3, #12]
 8004188:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800418c:	2b00      	cmp	r3, #0
 800418e:	d102      	bne.n	8004196 <RTC_EnterInitMode+0x5a>
 8004190:	7bfb      	ldrb	r3, [r7, #15]
 8004192:	2b03      	cmp	r3, #3
 8004194:	d1e8      	bne.n	8004168 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return status;
 8004196:	7bfb      	ldrb	r3, [r7, #15]
}
 8004198:	4618      	mov	r0, r3
 800419a:	3710      	adds	r7, #16
 800419c:	46bd      	mov	sp, r7
 800419e:	bd80      	pop	{r7, pc}
 80041a0:	40002800 	.word	0x40002800

080041a4 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80041a4:	b580      	push	{r7, lr}
 80041a6:	b084      	sub	sp, #16
 80041a8:	af00      	add	r7, sp, #0
 80041aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80041ac:	2300      	movs	r3, #0
 80041ae:	73fb      	strb	r3, [r7, #15]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 80041b0:	4b1a      	ldr	r3, [pc, #104]	@ (800421c <RTC_ExitInitMode+0x78>)
 80041b2:	68db      	ldr	r3, [r3, #12]
 80041b4:	4a19      	ldr	r2, [pc, #100]	@ (800421c <RTC_ExitInitMode+0x78>)
 80041b6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80041ba:	60d3      	str	r3, [r2, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 80041bc:	4b17      	ldr	r3, [pc, #92]	@ (800421c <RTC_ExitInitMode+0x78>)
 80041be:	699b      	ldr	r3, [r3, #24]
 80041c0:	f003 0320 	and.w	r3, r3, #32
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d10c      	bne.n	80041e2 <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80041c8:	6878      	ldr	r0, [r7, #4]
 80041ca:	f7ff ff91 	bl	80040f0 <HAL_RTC_WaitForSynchro>
 80041ce:	4603      	mov	r3, r0
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d01e      	beq.n	8004212 <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	2203      	movs	r2, #3
 80041d8:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
      status = HAL_TIMEOUT;
 80041dc:	2303      	movs	r3, #3
 80041de:	73fb      	strb	r3, [r7, #15]
 80041e0:	e017      	b.n	8004212 <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80041e2:	4b0e      	ldr	r3, [pc, #56]	@ (800421c <RTC_ExitInitMode+0x78>)
 80041e4:	699b      	ldr	r3, [r3, #24]
 80041e6:	4a0d      	ldr	r2, [pc, #52]	@ (800421c <RTC_ExitInitMode+0x78>)
 80041e8:	f023 0320 	bic.w	r3, r3, #32
 80041ec:	6193      	str	r3, [r2, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80041ee:	6878      	ldr	r0, [r7, #4]
 80041f0:	f7ff ff7e 	bl	80040f0 <HAL_RTC_WaitForSynchro>
 80041f4:	4603      	mov	r3, r0
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d005      	beq.n	8004206 <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	2203      	movs	r2, #3
 80041fe:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
      status = HAL_TIMEOUT;
 8004202:	2303      	movs	r3, #3
 8004204:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8004206:	4b05      	ldr	r3, [pc, #20]	@ (800421c <RTC_ExitInitMode+0x78>)
 8004208:	699b      	ldr	r3, [r3, #24]
 800420a:	4a04      	ldr	r2, [pc, #16]	@ (800421c <RTC_ExitInitMode+0x78>)
 800420c:	f043 0320 	orr.w	r3, r3, #32
 8004210:	6193      	str	r3, [r2, #24]
  }

  return status;
 8004212:	7bfb      	ldrb	r3, [r7, #15]
}
 8004214:	4618      	mov	r0, r3
 8004216:	3710      	adds	r7, #16
 8004218:	46bd      	mov	sp, r7
 800421a:	bd80      	pop	{r7, pc}
 800421c:	40002800 	.word	0x40002800

08004220 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8004220:	b480      	push	{r7}
 8004222:	b085      	sub	sp, #20
 8004224:	af00      	add	r7, sp, #0
 8004226:	4603      	mov	r3, r0
 8004228:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800422a:	2300      	movs	r3, #0
 800422c:	60fb      	str	r3, [r7, #12]
  uint8_t tmp_Value = Value;
 800422e:	79fb      	ldrb	r3, [r7, #7]
 8004230:	72fb      	strb	r3, [r7, #11]

  while (tmp_Value >= 10U)
 8004232:	e005      	b.n	8004240 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	3301      	adds	r3, #1
 8004238:	60fb      	str	r3, [r7, #12]
    tmp_Value -= 10U;
 800423a:	7afb      	ldrb	r3, [r7, #11]
 800423c:	3b0a      	subs	r3, #10
 800423e:	72fb      	strb	r3, [r7, #11]
  while (tmp_Value >= 10U)
 8004240:	7afb      	ldrb	r3, [r7, #11]
 8004242:	2b09      	cmp	r3, #9
 8004244:	d8f6      	bhi.n	8004234 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | tmp_Value);
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	b2db      	uxtb	r3, r3
 800424a:	011b      	lsls	r3, r3, #4
 800424c:	b2da      	uxtb	r2, r3
 800424e:	7afb      	ldrb	r3, [r7, #11]
 8004250:	4313      	orrs	r3, r2
 8004252:	b2db      	uxtb	r3, r3
}
 8004254:	4618      	mov	r0, r3
 8004256:	3714      	adds	r7, #20
 8004258:	46bd      	mov	sp, r7
 800425a:	bc80      	pop	{r7}
 800425c:	4770      	bx	lr
	...

08004260 <HAL_RTCEx_EnableBypassShadow>:
  *         directly from the Calendar counter.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_EnableBypassShadow(RTC_HandleTypeDef *hrtc)
{
 8004260:	b480      	push	{r7}
 8004262:	b083      	sub	sp, #12
 8004264:	af00      	add	r7, sp, #0
 8004266:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800426e:	2b01      	cmp	r3, #1
 8004270:	d101      	bne.n	8004276 <HAL_RTCEx_EnableBypassShadow+0x16>
 8004272:	2302      	movs	r3, #2
 8004274:	e01f      	b.n	80042b6 <HAL_RTCEx_EnableBypassShadow+0x56>
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	2201      	movs	r2, #1
 800427a:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	2202      	movs	r2, #2
 8004282:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004286:	4b0e      	ldr	r3, [pc, #56]	@ (80042c0 <HAL_RTCEx_EnableBypassShadow+0x60>)
 8004288:	22ca      	movs	r2, #202	@ 0xca
 800428a:	625a      	str	r2, [r3, #36]	@ 0x24
 800428c:	4b0c      	ldr	r3, [pc, #48]	@ (80042c0 <HAL_RTCEx_EnableBypassShadow+0x60>)
 800428e:	2253      	movs	r2, #83	@ 0x53
 8004290:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the BYPSHAD bit */
  SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8004292:	4b0b      	ldr	r3, [pc, #44]	@ (80042c0 <HAL_RTCEx_EnableBypassShadow+0x60>)
 8004294:	699b      	ldr	r3, [r3, #24]
 8004296:	4a0a      	ldr	r2, [pc, #40]	@ (80042c0 <HAL_RTCEx_EnableBypassShadow+0x60>)
 8004298:	f043 0320 	orr.w	r3, r3, #32
 800429c:	6193      	str	r3, [r2, #24]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800429e:	4b08      	ldr	r3, [pc, #32]	@ (80042c0 <HAL_RTCEx_EnableBypassShadow+0x60>)
 80042a0:	22ff      	movs	r2, #255	@ 0xff
 80042a2:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	2201      	movs	r2, #1
 80042a8:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	2200      	movs	r2, #0
 80042b0:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 80042b4:	2300      	movs	r3, #0
}
 80042b6:	4618      	mov	r0, r3
 80042b8:	370c      	adds	r7, #12
 80042ba:	46bd      	mov	sp, r7
 80042bc:	bc80      	pop	{r7}
 80042be:	4770      	bx	lr
 80042c0:	40002800 	.word	0x40002800

080042c4 <HAL_RTCEx_SetSSRU_IT>:
  * @brief  Set SSR Underflow detection with Interrupt.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetSSRU_IT(RTC_HandleTypeDef *hrtc)
{
 80042c4:	b480      	push	{r7}
 80042c6:	b083      	sub	sp, #12
 80042c8:	af00      	add	r7, sp, #0
 80042ca:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80042d2:	2b01      	cmp	r3, #1
 80042d4:	d101      	bne.n	80042da <HAL_RTCEx_SetSSRU_IT+0x16>
 80042d6:	2302      	movs	r3, #2
 80042d8:	e027      	b.n	800432a <HAL_RTCEx_SetSSRU_IT+0x66>
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	2201      	movs	r2, #1
 80042de:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	2202      	movs	r2, #2
 80042e6:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80042ea:	4b12      	ldr	r3, [pc, #72]	@ (8004334 <HAL_RTCEx_SetSSRU_IT+0x70>)
 80042ec:	22ca      	movs	r2, #202	@ 0xca
 80042ee:	625a      	str	r2, [r3, #36]	@ 0x24
 80042f0:	4b10      	ldr	r3, [pc, #64]	@ (8004334 <HAL_RTCEx_SetSSRU_IT+0x70>)
 80042f2:	2253      	movs	r2, #83	@ 0x53
 80042f4:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enable IT SSRU */
  __HAL_RTC_SSRU_ENABLE_IT(hrtc, RTC_IT_SSRU);
 80042f6:	4b0f      	ldr	r3, [pc, #60]	@ (8004334 <HAL_RTCEx_SetSSRU_IT+0x70>)
 80042f8:	699b      	ldr	r3, [r3, #24]
 80042fa:	4a0e      	ldr	r2, [pc, #56]	@ (8004334 <HAL_RTCEx_SetSSRU_IT+0x70>)
 80042fc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004300:	6193      	str	r3, [r2, #24]

  /* RTC SSRU Interrupt Configuration: EXTI configuration */
  __HAL_RTC_SSRU_EXTI_ENABLE_IT();
 8004302:	4b0d      	ldr	r3, [pc, #52]	@ (8004338 <HAL_RTCEx_SetSSRU_IT+0x74>)
 8004304:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004308:	4a0b      	ldr	r2, [pc, #44]	@ (8004338 <HAL_RTCEx_SetSSRU_IT+0x74>)
 800430a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800430e:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004312:	4b08      	ldr	r3, [pc, #32]	@ (8004334 <HAL_RTCEx_SetSSRU_IT+0x70>)
 8004314:	22ff      	movs	r2, #255	@ 0xff
 8004316:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	2201      	movs	r2, #1
 800431c:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	2200      	movs	r2, #0
 8004324:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8004328:	2300      	movs	r3, #0
}
 800432a:	4618      	mov	r0, r3
 800432c:	370c      	adds	r7, #12
 800432e:	46bd      	mov	sp, r7
 8004330:	bc80      	pop	{r7}
 8004332:	4770      	bx	lr
 8004334:	40002800 	.word	0x40002800
 8004338:	58000800 	.word	0x58000800

0800433c <HAL_RTCEx_SSRUIRQHandler>:
  * @brief  Handle SSR underflow interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTCEx_SSRUIRQHandler(RTC_HandleTypeDef *hrtc)
{
 800433c:	b580      	push	{r7, lr}
 800433e:	b082      	sub	sp, #8
 8004340:	af00      	add	r7, sp, #0
 8004342:	6078      	str	r0, [r7, #4]
  if ((RTC->MISR & RTC_MISR_SSRUMF) != 0u)
 8004344:	4b09      	ldr	r3, [pc, #36]	@ (800436c <HAL_RTCEx_SSRUIRQHandler+0x30>)
 8004346:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004348:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800434c:	2b00      	cmp	r3, #0
 800434e:	d005      	beq.n	800435c <HAL_RTCEx_SSRUIRQHandler+0x20>
  {
    /* Immediately clear flags */
    RTC->SCR = RTC_SCR_CSSRUF;
 8004350:	4b06      	ldr	r3, [pc, #24]	@ (800436c <HAL_RTCEx_SSRUIRQHandler+0x30>)
 8004352:	2240      	movs	r2, #64	@ 0x40
 8004354:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* SSRU callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call SSRUEvent registered Callback */
    hrtc->SSRUEventCallback(hrtc);
#else
    HAL_RTCEx_SSRUEventCallback(hrtc);
 8004356:	6878      	ldr	r0, [r7, #4]
 8004358:	f7fc ff15 	bl	8001186 <HAL_RTCEx_SSRUEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	2201      	movs	r2, #1
 8004360:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
}
 8004364:	bf00      	nop
 8004366:	3708      	adds	r7, #8
 8004368:	46bd      	mov	sp, r7
 800436a:	bd80      	pop	{r7, pc}
 800436c:	40002800 	.word	0x40002800

08004370 <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 8004370:	b480      	push	{r7}
 8004372:	b083      	sub	sp, #12
 8004374:	af00      	add	r7, sp, #0
 8004376:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 8004378:	bf00      	nop
 800437a:	370c      	adds	r7, #12
 800437c:	46bd      	mov	sp, r7
 800437e:	bc80      	pop	{r7}
 8004380:	4770      	bx	lr
	...

08004384 <HAL_RTCEx_BKUPWrite>:
  *          This parameter can be RTC_BKP_DRx where x can be from 0 to RTC_BACKUP_NB
  * @param  Data Data to be written in the specified Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 8004384:	b480      	push	{r7}
 8004386:	b087      	sub	sp, #28
 8004388:	af00      	add	r7, sp, #0
 800438a:	60f8      	str	r0, [r7, #12]
 800438c:	60b9      	str	r1, [r7, #8]
 800438e:	607a      	str	r2, [r7, #4]

  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (TAMP->BKP0R);
 8004390:	4b07      	ldr	r3, [pc, #28]	@ (80043b0 <HAL_RTCEx_BKUPWrite+0x2c>)
 8004392:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 8004394:	68bb      	ldr	r3, [r7, #8]
 8004396:	009b      	lsls	r3, r3, #2
 8004398:	697a      	ldr	r2, [r7, #20]
 800439a:	4413      	add	r3, r2
 800439c:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 800439e:	697b      	ldr	r3, [r7, #20]
 80043a0:	687a      	ldr	r2, [r7, #4]
 80043a2:	601a      	str	r2, [r3, #0]
}
 80043a4:	bf00      	nop
 80043a6:	371c      	adds	r7, #28
 80043a8:	46bd      	mov	sp, r7
 80043aa:	bc80      	pop	{r7}
 80043ac:	4770      	bx	lr
 80043ae:	bf00      	nop
 80043b0:	4000b100 	.word	0x4000b100

080043b4 <HAL_RTCEx_BKUPRead>:
  * @param  BackupRegister RTC Backup data Register number.
  *          This parameter can be RTC_BKP_DRx where x can be from 0 to RTC_BACKUP_NB
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 80043b4:	b480      	push	{r7}
 80043b6:	b085      	sub	sp, #20
 80043b8:	af00      	add	r7, sp, #0
 80043ba:	6078      	str	r0, [r7, #4]
 80043bc:	6039      	str	r1, [r7, #0]

  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (TAMP->BKP0R);
 80043be:	4b07      	ldr	r3, [pc, #28]	@ (80043dc <HAL_RTCEx_BKUPRead+0x28>)
 80043c0:	60fb      	str	r3, [r7, #12]
  tmp += (BackupRegister * 4U);
 80043c2:	683b      	ldr	r3, [r7, #0]
 80043c4:	009b      	lsls	r3, r3, #2
 80043c6:	68fa      	ldr	r2, [r7, #12]
 80043c8:	4413      	add	r3, r2
 80043ca:	60fb      	str	r3, [r7, #12]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	681b      	ldr	r3, [r3, #0]
}
 80043d0:	4618      	mov	r0, r3
 80043d2:	3714      	adds	r7, #20
 80043d4:	46bd      	mov	sp, r7
 80043d6:	bc80      	pop	{r7}
 80043d8:	4770      	bx	lr
 80043da:	bf00      	nop
 80043dc:	4000b100 	.word	0x4000b100

080043e0 <LL_PWR_SetRadioBusyTrigger>:
  *         @arg @ref LL_PWR_RADIO_BUSY_TRIGGER_NONE
  *         @arg @ref LL_PWR_RADIO_BUSY_TRIGGER_WU_IT
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRadioBusyTrigger(uint32_t RadioBusyTrigger)
{
 80043e0:	b480      	push	{r7}
 80043e2:	b083      	sub	sp, #12
 80043e4:	af00      	add	r7, sp, #0
 80043e6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR3, PWR_CR3_EWRFBUSY, RadioBusyTrigger);
 80043e8:	4b06      	ldr	r3, [pc, #24]	@ (8004404 <LL_PWR_SetRadioBusyTrigger+0x24>)
 80043ea:	689b      	ldr	r3, [r3, #8]
 80043ec:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80043f0:	4904      	ldr	r1, [pc, #16]	@ (8004404 <LL_PWR_SetRadioBusyTrigger+0x24>)
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	4313      	orrs	r3, r2
 80043f6:	608b      	str	r3, [r1, #8]
}
 80043f8:	bf00      	nop
 80043fa:	370c      	adds	r7, #12
 80043fc:	46bd      	mov	sp, r7
 80043fe:	bc80      	pop	{r7}
 8004400:	4770      	bx	lr
 8004402:	bf00      	nop
 8004404:	58000400 	.word	0x58000400

08004408 <LL_PWR_UnselectSUBGHZSPI_NSS>:
  * @brief  Set sub-GHz radio SPI NSS at logical level high.
  * @rmtoll SUBGHZSPICR  NSS           LL_PWR_UnselectSUBGHZSPI_NSS
  * @retval None
  */
__STATIC_INLINE void LL_PWR_UnselectSUBGHZSPI_NSS(void)
{
 8004408:	b480      	push	{r7}
 800440a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 800440c:	4b05      	ldr	r3, [pc, #20]	@ (8004424 <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 800440e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004412:	4a04      	ldr	r2, [pc, #16]	@ (8004424 <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 8004414:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004418:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800441c:	bf00      	nop
 800441e:	46bd      	mov	sp, r7
 8004420:	bc80      	pop	{r7}
 8004422:	4770      	bx	lr
 8004424:	58000400 	.word	0x58000400

08004428 <LL_PWR_SelectSUBGHZSPI_NSS>:
  * @brief  Set sub-GHz radio SPI NSS at logical level low.
  * @rmtoll SUBGHZSPICR  NSS           LL_PWR_SelectSUBGHZSPI_NSS
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SelectSUBGHZSPI_NSS(void)
{
 8004428:	b480      	push	{r7}
 800442a:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 800442c:	4b05      	ldr	r3, [pc, #20]	@ (8004444 <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 800442e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004432:	4a04      	ldr	r2, [pc, #16]	@ (8004444 <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 8004434:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8004438:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800443c:	bf00      	nop
 800443e:	46bd      	mov	sp, r7
 8004440:	bc80      	pop	{r7}
 8004442:	4770      	bx	lr
 8004444:	58000400 	.word	0x58000400

08004448 <LL_PWR_ClearFlag_RFBUSY>:
  * @brief  Clear radio busy flag
  * @rmtoll SCR          CRFBUSYF      LL_PWR_ClearFlag_RFBUSY
  * @retval None
  */
__STATIC_INLINE void LL_PWR_ClearFlag_RFBUSY(void)
{
 8004448:	b480      	push	{r7}
 800444a:	af00      	add	r7, sp, #0
  WRITE_REG(PWR->SCR, PWR_SCR_CWRFBUSYF);
 800444c:	4b03      	ldr	r3, [pc, #12]	@ (800445c <LL_PWR_ClearFlag_RFBUSY+0x14>)
 800444e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004452:	619a      	str	r2, [r3, #24]
}
 8004454:	bf00      	nop
 8004456:	46bd      	mov	sp, r7
 8004458:	bc80      	pop	{r7}
 800445a:	4770      	bx	lr
 800445c:	58000400 	.word	0x58000400

08004460 <LL_PWR_IsActiveFlag_RFBUSYS>:
  *         @ref LL_PWR_IsActiveFlag_RFBUSY()
  * @rmtoll SR2          RFBUSYS       LL_PWR_IsActiveFlag_RFBUSYS
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_RFBUSYS(void)
{
 8004460:	b480      	push	{r7}
 8004462:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYS) == (PWR_SR2_RFBUSYS)) ? 1UL : 0UL);
 8004464:	4b06      	ldr	r3, [pc, #24]	@ (8004480 <LL_PWR_IsActiveFlag_RFBUSYS+0x20>)
 8004466:	695b      	ldr	r3, [r3, #20]
 8004468:	f003 0302 	and.w	r3, r3, #2
 800446c:	2b02      	cmp	r3, #2
 800446e:	d101      	bne.n	8004474 <LL_PWR_IsActiveFlag_RFBUSYS+0x14>
 8004470:	2301      	movs	r3, #1
 8004472:	e000      	b.n	8004476 <LL_PWR_IsActiveFlag_RFBUSYS+0x16>
 8004474:	2300      	movs	r3, #0
}
 8004476:	4618      	mov	r0, r3
 8004478:	46bd      	mov	sp, r7
 800447a:	bc80      	pop	{r7}
 800447c:	4770      	bx	lr
 800447e:	bf00      	nop
 8004480:	58000400 	.word	0x58000400

08004484 <LL_PWR_IsActiveFlag_RFBUSYMS>:
  *         @ref LL_PWR_IsActiveFlag_RFBUSY()
  * @rmtoll SR2          RFBUSYMS      LL_PWR_IsActiveFlag_RFBUSYMS
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_RFBUSYMS(void)
{
 8004484:	b480      	push	{r7}
 8004486:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYMS) == (PWR_SR2_RFBUSYMS)) ? 1UL : 0UL);
 8004488:	4b06      	ldr	r3, [pc, #24]	@ (80044a4 <LL_PWR_IsActiveFlag_RFBUSYMS+0x20>)
 800448a:	695b      	ldr	r3, [r3, #20]
 800448c:	f003 0304 	and.w	r3, r3, #4
 8004490:	2b04      	cmp	r3, #4
 8004492:	d101      	bne.n	8004498 <LL_PWR_IsActiveFlag_RFBUSYMS+0x14>
 8004494:	2301      	movs	r3, #1
 8004496:	e000      	b.n	800449a <LL_PWR_IsActiveFlag_RFBUSYMS+0x16>
 8004498:	2300      	movs	r3, #0
}
 800449a:	4618      	mov	r0, r3
 800449c:	46bd      	mov	sp, r7
 800449e:	bc80      	pop	{r7}
 80044a0:	4770      	bx	lr
 80044a2:	bf00      	nop
 80044a4:	58000400 	.word	0x58000400

080044a8 <LL_RCC_RF_DisableReset>:
{
 80044a8:	b480      	push	{r7}
 80044aa:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_RFRST);
 80044ac:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80044b0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80044b4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80044b8:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80044bc:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 80044c0:	bf00      	nop
 80044c2:	46bd      	mov	sp, r7
 80044c4:	bc80      	pop	{r7}
 80044c6:	4770      	bx	lr

080044c8 <LL_RCC_IsRFUnderReset>:
{
 80044c8:	b480      	push	{r7}
 80044ca:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_RFRSTF) == (RCC_CSR_RFRSTF)) ? 1UL : 0UL);
 80044cc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80044d0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80044d4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80044d8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80044dc:	d101      	bne.n	80044e2 <LL_RCC_IsRFUnderReset+0x1a>
 80044de:	2301      	movs	r3, #1
 80044e0:	e000      	b.n	80044e4 <LL_RCC_IsRFUnderReset+0x1c>
 80044e2:	2300      	movs	r3, #0
}
 80044e4:	4618      	mov	r0, r3
 80044e6:	46bd      	mov	sp, r7
 80044e8:	bc80      	pop	{r7}
 80044ea:	4770      	bx	lr

080044ec <LL_EXTI_EnableIT_32_63>:
{
 80044ec:	b480      	push	{r7}
 80044ee:	b083      	sub	sp, #12
 80044f0:	af00      	add	r7, sp, #0
 80044f2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 80044f4:	4b06      	ldr	r3, [pc, #24]	@ (8004510 <LL_EXTI_EnableIT_32_63+0x24>)
 80044f6:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 80044fa:	4905      	ldr	r1, [pc, #20]	@ (8004510 <LL_EXTI_EnableIT_32_63+0x24>)
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	4313      	orrs	r3, r2
 8004500:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8004504:	bf00      	nop
 8004506:	370c      	adds	r7, #12
 8004508:	46bd      	mov	sp, r7
 800450a:	bc80      	pop	{r7}
 800450c:	4770      	bx	lr
 800450e:	bf00      	nop
 8004510:	58000800 	.word	0x58000800

08004514 <HAL_SUBGHZ_Init>:
  *         set the state to HAL_SUBGHZ_STATE_RESET_RF_READY with __HAL_SUBGHZ_RESET_HANDLE_STATE_RF_READY
  *         to avoid the reset of Radio peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SUBGHZ_Init(SUBGHZ_HandleTypeDef *hsubghz)
{
 8004514:	b580      	push	{r7, lr}
 8004516:	b084      	sub	sp, #16
 8004518:	af00      	add	r7, sp, #0
 800451a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;
  HAL_SUBGHZ_StateTypeDef subghz_state;

  /* Check the hsubghz handle allocation */
  if (hsubghz == NULL)
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	2b00      	cmp	r3, #0
 8004520:	d103      	bne.n	800452a <HAL_SUBGHZ_Init+0x16>
  {
    status = HAL_ERROR;
 8004522:	2301      	movs	r3, #1
 8004524:	73fb      	strb	r3, [r7, #15]
    return status;
 8004526:	7bfb      	ldrb	r3, [r7, #15]
 8004528:	e052      	b.n	80045d0 <HAL_SUBGHZ_Init+0xbc>
  }
  else
  {
    status = HAL_OK;
 800452a:	2300      	movs	r3, #0
 800452c:	73fb      	strb	r3, [r7, #15]
  }

  assert_param(IS_SUBGHZSPI_BAUDRATE_PRESCALER(hsubghz->Init.BaudratePrescaler));

  subghz_state = hsubghz->State;
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	799b      	ldrb	r3, [r3, #6]
 8004532:	73bb      	strb	r3, [r7, #14]
  if ((subghz_state == HAL_SUBGHZ_STATE_RESET) ||
 8004534:	7bbb      	ldrb	r3, [r7, #14]
 8004536:	2b00      	cmp	r3, #0
 8004538:	d002      	beq.n	8004540 <HAL_SUBGHZ_Init+0x2c>
 800453a:	7bbb      	ldrb	r3, [r7, #14]
 800453c:	2b03      	cmp	r3, #3
 800453e:	d109      	bne.n	8004554 <HAL_SUBGHZ_Init+0x40>
      (subghz_state == HAL_SUBGHZ_STATE_RESET_RF_READY))
  {
    /* Allocate lock resource and initialize it */
    hsubghz->Lock = HAL_UNLOCKED;
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	2200      	movs	r2, #0
 8004544:	715a      	strb	r2, [r3, #5]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hsubghz->MspInitCallback(hsubghz);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SUBGHZ_MspInit(hsubghz);
 8004546:	6878      	ldr	r0, [r7, #4]
 8004548:	f7fc fbd8 	bl	8000cfc <HAL_SUBGHZ_MspInit>
#if defined(CORE_CM0PLUS)
    /* Enable EXTI 44 : Radio IRQ ITs for CPU2 */
    LL_C2_EXTI_EnableIT_32_63(LL_EXTI_LINE_44);
#else
    /* Enable EXTI 44 : Radio IRQ ITs for CPU1 */
    LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_44);
 800454c:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8004550:	f7ff ffcc 	bl	80044ec <LL_EXTI_EnableIT_32_63>
#endif /* CORE_CM0PLUS */
  }

  if (subghz_state == HAL_SUBGHZ_STATE_RESET)
 8004554:	7bbb      	ldrb	r3, [r7, #14]
 8004556:	2b00      	cmp	r3, #0
 8004558:	d126      	bne.n	80045a8 <HAL_SUBGHZ_Init+0x94>
  {
    /* Reinitialize Radio peripheral only if SUBGHZ is in full RESET state */
    hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	2202      	movs	r2, #2
 800455e:	719a      	strb	r2, [r3, #6]

    /* De-asserts the reset signal of the Radio peripheral */
    LL_RCC_RF_DisableReset();
 8004560:	f7ff ffa2 	bl	80044a8 <LL_RCC_RF_DisableReset>

    /* Verify that Radio in reset status flag is set */
    count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8004564:	4b1c      	ldr	r3, [pc, #112]	@ (80045d8 <HAL_SUBGHZ_Init+0xc4>)
 8004566:	681a      	ldr	r2, [r3, #0]
 8004568:	4613      	mov	r3, r2
 800456a:	00db      	lsls	r3, r3, #3
 800456c:	1a9b      	subs	r3, r3, r2
 800456e:	009b      	lsls	r3, r3, #2
 8004570:	0cdb      	lsrs	r3, r3, #19
 8004572:	2264      	movs	r2, #100	@ 0x64
 8004574:	fb02 f303 	mul.w	r3, r2, r3
 8004578:	60bb      	str	r3, [r7, #8]

    do
    {
      if (count == 0U)
 800457a:	68bb      	ldr	r3, [r7, #8]
 800457c:	2b00      	cmp	r3, #0
 800457e:	d105      	bne.n	800458c <HAL_SUBGHZ_Init+0x78>
      {
        status  = HAL_ERROR;
 8004580:	2301      	movs	r3, #1
 8004582:	73fb      	strb	r3, [r7, #15]
        hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	2201      	movs	r2, #1
 8004588:	609a      	str	r2, [r3, #8]
        break;
 800458a:	e007      	b.n	800459c <HAL_SUBGHZ_Init+0x88>
      }
      count--;
 800458c:	68bb      	ldr	r3, [r7, #8]
 800458e:	3b01      	subs	r3, #1
 8004590:	60bb      	str	r3, [r7, #8]
    } while (LL_RCC_IsRFUnderReset() != 0UL);
 8004592:	f7ff ff99 	bl	80044c8 <LL_RCC_IsRFUnderReset>
 8004596:	4603      	mov	r3, r0
 8004598:	2b00      	cmp	r3, #0
 800459a:	d1ee      	bne.n	800457a <HAL_SUBGHZ_Init+0x66>

    /* Asserts the reset signal of the Radio peripheral */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 800459c:	f7ff ff34 	bl	8004408 <LL_PWR_UnselectSUBGHZSPI_NSS>
#if defined(CORE_CM0PLUS)
    /* Enable wakeup signal of the Radio peripheral */
    LL_C2_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
#else
    /* Enable wakeup signal of the Radio peripheral */
    LL_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
 80045a0:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 80045a4:	f7ff ff1c 	bl	80043e0 <LL_PWR_SetRadioBusyTrigger>
#endif /* CORE_CM0PLUS */
  }

  /* Clear Pending Flag */
  LL_PWR_ClearFlag_RFBUSY();
 80045a8:	f7ff ff4e 	bl	8004448 <LL_PWR_ClearFlag_RFBUSY>

  if (status == HAL_OK)
 80045ac:	7bfb      	ldrb	r3, [r7, #15]
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d10a      	bne.n	80045c8 <HAL_SUBGHZ_Init+0xb4>
  {
    /* Initialize SUBGHZSPI Peripheral */
    SUBGHZSPI_Init(hsubghz->Init.BaudratePrescaler);
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	4618      	mov	r0, r3
 80045b8:	f000 fabc 	bl	8004b34 <SUBGHZSPI_Init>

    hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	2201      	movs	r2, #1
 80045c0:	711a      	strb	r2, [r3, #4]
    hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_NONE;
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	2200      	movs	r2, #0
 80045c6:	609a      	str	r2, [r3, #8]
  }

  hsubghz->State = HAL_SUBGHZ_STATE_READY;
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	2201      	movs	r2, #1
 80045cc:	719a      	strb	r2, [r3, #6]

  return status;
 80045ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80045d0:	4618      	mov	r0, r3
 80045d2:	3710      	adds	r7, #16
 80045d4:	46bd      	mov	sp, r7
 80045d6:	bd80      	pop	{r7, pc}
 80045d8:	20000000 	.word	0x20000000

080045dc <HAL_SUBGHZ_WriteRegisters>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_WriteRegisters(SUBGHZ_HandleTypeDef *hsubghz,
                                            uint16_t Address,
                                            uint8_t *pBuffer,
                                            uint16_t Size)
{
 80045dc:	b580      	push	{r7, lr}
 80045de:	b086      	sub	sp, #24
 80045e0:	af00      	add	r7, sp, #0
 80045e2:	60f8      	str	r0, [r7, #12]
 80045e4:	607a      	str	r2, [r7, #4]
 80045e6:	461a      	mov	r2, r3
 80045e8:	460b      	mov	r3, r1
 80045ea:	817b      	strh	r3, [r7, #10]
 80045ec:	4613      	mov	r3, r2
 80045ee:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	799b      	ldrb	r3, [r3, #6]
 80045f4:	b2db      	uxtb	r3, r3
 80045f6:	2b01      	cmp	r3, #1
 80045f8:	d14a      	bne.n	8004690 <HAL_SUBGHZ_WriteRegisters+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	795b      	ldrb	r3, [r3, #5]
 80045fe:	2b01      	cmp	r3, #1
 8004600:	d101      	bne.n	8004606 <HAL_SUBGHZ_WriteRegisters+0x2a>
 8004602:	2302      	movs	r3, #2
 8004604:	e045      	b.n	8004692 <HAL_SUBGHZ_WriteRegisters+0xb6>
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	2201      	movs	r2, #1
 800460a:	715a      	strb	r2, [r3, #5]

    hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	2202      	movs	r2, #2
 8004610:	719a      	strb	r2, [r3, #6]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8004612:	68f8      	ldr	r0, [r7, #12]
 8004614:	f000 fb5c 	bl	8004cd0 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8004618:	f7ff ff06 	bl	8004428 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_REGISTER);
 800461c:	210d      	movs	r1, #13
 800461e:	68f8      	ldr	r0, [r7, #12]
 8004620:	f000 faa8 	bl	8004b74 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 8004624:	897b      	ldrh	r3, [r7, #10]
 8004626:	0a1b      	lsrs	r3, r3, #8
 8004628:	b29b      	uxth	r3, r3
 800462a:	b2db      	uxtb	r3, r3
 800462c:	4619      	mov	r1, r3
 800462e:	68f8      	ldr	r0, [r7, #12]
 8004630:	f000 faa0 	bl	8004b74 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 8004634:	897b      	ldrh	r3, [r7, #10]
 8004636:	b2db      	uxtb	r3, r3
 8004638:	4619      	mov	r1, r3
 800463a:	68f8      	ldr	r0, [r7, #12]
 800463c:	f000 fa9a 	bl	8004b74 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8004640:	2300      	movs	r3, #0
 8004642:	82bb      	strh	r3, [r7, #20]
 8004644:	e00a      	b.n	800465c <HAL_SUBGHZ_WriteRegisters+0x80>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8004646:	8abb      	ldrh	r3, [r7, #20]
 8004648:	687a      	ldr	r2, [r7, #4]
 800464a:	4413      	add	r3, r2
 800464c:	781b      	ldrb	r3, [r3, #0]
 800464e:	4619      	mov	r1, r3
 8004650:	68f8      	ldr	r0, [r7, #12]
 8004652:	f000 fa8f 	bl	8004b74 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8004656:	8abb      	ldrh	r3, [r7, #20]
 8004658:	3301      	adds	r3, #1
 800465a:	82bb      	strh	r3, [r7, #20]
 800465c:	8aba      	ldrh	r2, [r7, #20]
 800465e:	893b      	ldrh	r3, [r7, #8]
 8004660:	429a      	cmp	r2, r3
 8004662:	d3f0      	bcc.n	8004646 <HAL_SUBGHZ_WriteRegisters+0x6a>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8004664:	f7ff fed0 	bl	8004408 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8004668:	68f8      	ldr	r0, [r7, #12]
 800466a:	f000 fb55 	bl	8004d18 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	689b      	ldr	r3, [r3, #8]
 8004672:	2b00      	cmp	r3, #0
 8004674:	d002      	beq.n	800467c <HAL_SUBGHZ_WriteRegisters+0xa0>
    {
      status = HAL_ERROR;
 8004676:	2301      	movs	r3, #1
 8004678:	75fb      	strb	r3, [r7, #23]
 800467a:	e001      	b.n	8004680 <HAL_SUBGHZ_WriteRegisters+0xa4>
    }
    else
    {
      status = HAL_OK;
 800467c:	2300      	movs	r3, #0
 800467e:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	2201      	movs	r2, #1
 8004684:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	2200      	movs	r2, #0
 800468a:	715a      	strb	r2, [r3, #5]

    return status;
 800468c:	7dfb      	ldrb	r3, [r7, #23]
 800468e:	e000      	b.n	8004692 <HAL_SUBGHZ_WriteRegisters+0xb6>
  }
  else
  {
    return HAL_BUSY;
 8004690:	2302      	movs	r3, #2
  }
}
 8004692:	4618      	mov	r0, r3
 8004694:	3718      	adds	r7, #24
 8004696:	46bd      	mov	sp, r7
 8004698:	bd80      	pop	{r7, pc}

0800469a <HAL_SUBGHZ_ReadRegisters>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ReadRegisters(SUBGHZ_HandleTypeDef *hsubghz,
                                           uint16_t Address,
                                           uint8_t *pBuffer,
                                           uint16_t Size)
{
 800469a:	b580      	push	{r7, lr}
 800469c:	b088      	sub	sp, #32
 800469e:	af00      	add	r7, sp, #0
 80046a0:	60f8      	str	r0, [r7, #12]
 80046a2:	607a      	str	r2, [r7, #4]
 80046a4:	461a      	mov	r2, r3
 80046a6:	460b      	mov	r3, r1
 80046a8:	817b      	strh	r3, [r7, #10]
 80046aa:	4613      	mov	r3, r2
 80046ac:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	799b      	ldrb	r3, [r3, #6]
 80046b6:	b2db      	uxtb	r3, r3
 80046b8:	2b01      	cmp	r3, #1
 80046ba:	d14a      	bne.n	8004752 <HAL_SUBGHZ_ReadRegisters+0xb8>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	795b      	ldrb	r3, [r3, #5]
 80046c0:	2b01      	cmp	r3, #1
 80046c2:	d101      	bne.n	80046c8 <HAL_SUBGHZ_ReadRegisters+0x2e>
 80046c4:	2302      	movs	r3, #2
 80046c6:	e045      	b.n	8004754 <HAL_SUBGHZ_ReadRegisters+0xba>
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	2201      	movs	r2, #1
 80046cc:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 80046ce:	68f8      	ldr	r0, [r7, #12]
 80046d0:	f000 fafe 	bl	8004cd0 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 80046d4:	f7ff fea8 	bl	8004428 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_REGISTER);
 80046d8:	211d      	movs	r1, #29
 80046da:	68f8      	ldr	r0, [r7, #12]
 80046dc:	f000 fa4a 	bl	8004b74 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 80046e0:	897b      	ldrh	r3, [r7, #10]
 80046e2:	0a1b      	lsrs	r3, r3, #8
 80046e4:	b29b      	uxth	r3, r3
 80046e6:	b2db      	uxtb	r3, r3
 80046e8:	4619      	mov	r1, r3
 80046ea:	68f8      	ldr	r0, [r7, #12]
 80046ec:	f000 fa42 	bl	8004b74 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 80046f0:	897b      	ldrh	r3, [r7, #10]
 80046f2:	b2db      	uxtb	r3, r3
 80046f4:	4619      	mov	r1, r3
 80046f6:	68f8      	ldr	r0, [r7, #12]
 80046f8:	f000 fa3c 	bl	8004b74 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0U);
 80046fc:	2100      	movs	r1, #0
 80046fe:	68f8      	ldr	r0, [r7, #12]
 8004700:	f000 fa38 	bl	8004b74 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8004704:	2300      	movs	r3, #0
 8004706:	82fb      	strh	r3, [r7, #22]
 8004708:	e009      	b.n	800471e <HAL_SUBGHZ_ReadRegisters+0x84>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 800470a:	69b9      	ldr	r1, [r7, #24]
 800470c:	68f8      	ldr	r0, [r7, #12]
 800470e:	f000 fa87 	bl	8004c20 <SUBGHZSPI_Receive>
      pData++;
 8004712:	69bb      	ldr	r3, [r7, #24]
 8004714:	3301      	adds	r3, #1
 8004716:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 8004718:	8afb      	ldrh	r3, [r7, #22]
 800471a:	3301      	adds	r3, #1
 800471c:	82fb      	strh	r3, [r7, #22]
 800471e:	8afa      	ldrh	r2, [r7, #22]
 8004720:	893b      	ldrh	r3, [r7, #8]
 8004722:	429a      	cmp	r2, r3
 8004724:	d3f1      	bcc.n	800470a <HAL_SUBGHZ_ReadRegisters+0x70>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8004726:	f7ff fe6f 	bl	8004408 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 800472a:	68f8      	ldr	r0, [r7, #12]
 800472c:	f000 faf4 	bl	8004d18 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	689b      	ldr	r3, [r3, #8]
 8004734:	2b00      	cmp	r3, #0
 8004736:	d002      	beq.n	800473e <HAL_SUBGHZ_ReadRegisters+0xa4>
    {
      status = HAL_ERROR;
 8004738:	2301      	movs	r3, #1
 800473a:	77fb      	strb	r3, [r7, #31]
 800473c:	e001      	b.n	8004742 <HAL_SUBGHZ_ReadRegisters+0xa8>
    }
    else
    {
      status = HAL_OK;
 800473e:	2300      	movs	r3, #0
 8004740:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	2201      	movs	r2, #1
 8004746:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	2200      	movs	r2, #0
 800474c:	715a      	strb	r2, [r3, #5]

    return status;
 800474e:	7ffb      	ldrb	r3, [r7, #31]
 8004750:	e000      	b.n	8004754 <HAL_SUBGHZ_ReadRegisters+0xba>
  }
  else
  {
    return HAL_BUSY;
 8004752:	2302      	movs	r3, #2
  }
}
 8004754:	4618      	mov	r0, r3
 8004756:	3720      	adds	r7, #32
 8004758:	46bd      	mov	sp, r7
 800475a:	bd80      	pop	{r7, pc}

0800475c <HAL_SUBGHZ_ExecSetCmd>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ExecSetCmd(SUBGHZ_HandleTypeDef *hsubghz,
                                        SUBGHZ_RadioSetCmd_t Command,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 800475c:	b580      	push	{r7, lr}
 800475e:	b086      	sub	sp, #24
 8004760:	af00      	add	r7, sp, #0
 8004762:	60f8      	str	r0, [r7, #12]
 8004764:	607a      	str	r2, [r7, #4]
 8004766:	461a      	mov	r2, r3
 8004768:	460b      	mov	r3, r1
 800476a:	72fb      	strb	r3, [r7, #11]
 800476c:	4613      	mov	r3, r2
 800476e:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  /* LORA Modulation not available on STM32WLx4xx devices */
  assert_param(IS_SUBGHZ_MODULATION_SUPPORTED(Command, pBuffer[0U]));

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	799b      	ldrb	r3, [r3, #6]
 8004774:	b2db      	uxtb	r3, r3
 8004776:	2b01      	cmp	r3, #1
 8004778:	d14a      	bne.n	8004810 <HAL_SUBGHZ_ExecSetCmd+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	795b      	ldrb	r3, [r3, #5]
 800477e:	2b01      	cmp	r3, #1
 8004780:	d101      	bne.n	8004786 <HAL_SUBGHZ_ExecSetCmd+0x2a>
 8004782:	2302      	movs	r3, #2
 8004784:	e045      	b.n	8004812 <HAL_SUBGHZ_ExecSetCmd+0xb6>
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	2201      	movs	r2, #1
 800478a:	715a      	strb	r2, [r3, #5]

    /* Need to wakeup Radio if already in Sleep at startup */
    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 800478c:	68f8      	ldr	r0, [r7, #12]
 800478e:	f000 fa9f 	bl	8004cd0 <SUBGHZ_CheckDeviceReady>

    if ((Command == RADIO_SET_SLEEP) || (Command == RADIO_SET_RXDUTYCYCLE))
 8004792:	7afb      	ldrb	r3, [r7, #11]
 8004794:	2b84      	cmp	r3, #132	@ 0x84
 8004796:	d002      	beq.n	800479e <HAL_SUBGHZ_ExecSetCmd+0x42>
 8004798:	7afb      	ldrb	r3, [r7, #11]
 800479a:	2b94      	cmp	r3, #148	@ 0x94
 800479c:	d103      	bne.n	80047a6 <HAL_SUBGHZ_ExecSetCmd+0x4a>
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	2201      	movs	r2, #1
 80047a2:	711a      	strb	r2, [r3, #4]
 80047a4:	e002      	b.n	80047ac <HAL_SUBGHZ_ExecSetCmd+0x50>
    }
    else
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_DISABLE;
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	2200      	movs	r2, #0
 80047aa:	711a      	strb	r2, [r3, #4]
    }

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 80047ac:	f7ff fe3c 	bl	8004428 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 80047b0:	7afb      	ldrb	r3, [r7, #11]
 80047b2:	4619      	mov	r1, r3
 80047b4:	68f8      	ldr	r0, [r7, #12]
 80047b6:	f000 f9dd 	bl	8004b74 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 80047ba:	2300      	movs	r3, #0
 80047bc:	82bb      	strh	r3, [r7, #20]
 80047be:	e00a      	b.n	80047d6 <HAL_SUBGHZ_ExecSetCmd+0x7a>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 80047c0:	8abb      	ldrh	r3, [r7, #20]
 80047c2:	687a      	ldr	r2, [r7, #4]
 80047c4:	4413      	add	r3, r2
 80047c6:	781b      	ldrb	r3, [r3, #0]
 80047c8:	4619      	mov	r1, r3
 80047ca:	68f8      	ldr	r0, [r7, #12]
 80047cc:	f000 f9d2 	bl	8004b74 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 80047d0:	8abb      	ldrh	r3, [r7, #20]
 80047d2:	3301      	adds	r3, #1
 80047d4:	82bb      	strh	r3, [r7, #20]
 80047d6:	8aba      	ldrh	r2, [r7, #20]
 80047d8:	893b      	ldrh	r3, [r7, #8]
 80047da:	429a      	cmp	r2, r3
 80047dc:	d3f0      	bcc.n	80047c0 <HAL_SUBGHZ_ExecSetCmd+0x64>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 80047de:	f7ff fe13 	bl	8004408 <LL_PWR_UnselectSUBGHZSPI_NSS>

    if (Command != RADIO_SET_SLEEP)
 80047e2:	7afb      	ldrb	r3, [r7, #11]
 80047e4:	2b84      	cmp	r3, #132	@ 0x84
 80047e6:	d002      	beq.n	80047ee <HAL_SUBGHZ_ExecSetCmd+0x92>
    {
      (void)SUBGHZ_WaitOnBusy(hsubghz);
 80047e8:	68f8      	ldr	r0, [r7, #12]
 80047ea:	f000 fa95 	bl	8004d18 <SUBGHZ_WaitOnBusy>
    }

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	689b      	ldr	r3, [r3, #8]
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d002      	beq.n	80047fc <HAL_SUBGHZ_ExecSetCmd+0xa0>
    {
      status = HAL_ERROR;
 80047f6:	2301      	movs	r3, #1
 80047f8:	75fb      	strb	r3, [r7, #23]
 80047fa:	e001      	b.n	8004800 <HAL_SUBGHZ_ExecSetCmd+0xa4>
    }
    else
    {
      status = HAL_OK;
 80047fc:	2300      	movs	r3, #0
 80047fe:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	2201      	movs	r2, #1
 8004804:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	2200      	movs	r2, #0
 800480a:	715a      	strb	r2, [r3, #5]

    return status;
 800480c:	7dfb      	ldrb	r3, [r7, #23]
 800480e:	e000      	b.n	8004812 <HAL_SUBGHZ_ExecSetCmd+0xb6>
  }
  else
  {
    return HAL_BUSY;
 8004810:	2302      	movs	r3, #2
  }
}
 8004812:	4618      	mov	r0, r3
 8004814:	3718      	adds	r7, #24
 8004816:	46bd      	mov	sp, r7
 8004818:	bd80      	pop	{r7, pc}

0800481a <HAL_SUBGHZ_ExecGetCmd>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ExecGetCmd(SUBGHZ_HandleTypeDef *hsubghz,
                                        SUBGHZ_RadioGetCmd_t Command,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 800481a:	b580      	push	{r7, lr}
 800481c:	b088      	sub	sp, #32
 800481e:	af00      	add	r7, sp, #0
 8004820:	60f8      	str	r0, [r7, #12]
 8004822:	607a      	str	r2, [r7, #4]
 8004824:	461a      	mov	r2, r3
 8004826:	460b      	mov	r3, r1
 8004828:	72fb      	strb	r3, [r7, #11]
 800482a:	4613      	mov	r3, r2
 800482c:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	799b      	ldrb	r3, [r3, #6]
 8004836:	b2db      	uxtb	r3, r3
 8004838:	2b01      	cmp	r3, #1
 800483a:	d13d      	bne.n	80048b8 <HAL_SUBGHZ_ExecGetCmd+0x9e>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	795b      	ldrb	r3, [r3, #5]
 8004840:	2b01      	cmp	r3, #1
 8004842:	d101      	bne.n	8004848 <HAL_SUBGHZ_ExecGetCmd+0x2e>
 8004844:	2302      	movs	r3, #2
 8004846:	e038      	b.n	80048ba <HAL_SUBGHZ_ExecGetCmd+0xa0>
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	2201      	movs	r2, #1
 800484c:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 800484e:	68f8      	ldr	r0, [r7, #12]
 8004850:	f000 fa3e 	bl	8004cd0 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8004854:	f7ff fde8 	bl	8004428 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 8004858:	7afb      	ldrb	r3, [r7, #11]
 800485a:	4619      	mov	r1, r3
 800485c:	68f8      	ldr	r0, [r7, #12]
 800485e:	f000 f989 	bl	8004b74 <SUBGHZSPI_Transmit>

    /* Use to flush the Status (First byte) receive from SUBGHZ as not use */
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 8004862:	2100      	movs	r1, #0
 8004864:	68f8      	ldr	r0, [r7, #12]
 8004866:	f000 f985 	bl	8004b74 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 800486a:	2300      	movs	r3, #0
 800486c:	82fb      	strh	r3, [r7, #22]
 800486e:	e009      	b.n	8004884 <HAL_SUBGHZ_ExecGetCmd+0x6a>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8004870:	69b9      	ldr	r1, [r7, #24]
 8004872:	68f8      	ldr	r0, [r7, #12]
 8004874:	f000 f9d4 	bl	8004c20 <SUBGHZSPI_Receive>
      pData++;
 8004878:	69bb      	ldr	r3, [r7, #24]
 800487a:	3301      	adds	r3, #1
 800487c:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 800487e:	8afb      	ldrh	r3, [r7, #22]
 8004880:	3301      	adds	r3, #1
 8004882:	82fb      	strh	r3, [r7, #22]
 8004884:	8afa      	ldrh	r2, [r7, #22]
 8004886:	893b      	ldrh	r3, [r7, #8]
 8004888:	429a      	cmp	r2, r3
 800488a:	d3f1      	bcc.n	8004870 <HAL_SUBGHZ_ExecGetCmd+0x56>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 800488c:	f7ff fdbc 	bl	8004408 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8004890:	68f8      	ldr	r0, [r7, #12]
 8004892:	f000 fa41 	bl	8004d18 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	689b      	ldr	r3, [r3, #8]
 800489a:	2b00      	cmp	r3, #0
 800489c:	d002      	beq.n	80048a4 <HAL_SUBGHZ_ExecGetCmd+0x8a>
    {
      status = HAL_ERROR;
 800489e:	2301      	movs	r3, #1
 80048a0:	77fb      	strb	r3, [r7, #31]
 80048a2:	e001      	b.n	80048a8 <HAL_SUBGHZ_ExecGetCmd+0x8e>
    }
    else
    {
      status = HAL_OK;
 80048a4:	2300      	movs	r3, #0
 80048a6:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	2201      	movs	r2, #1
 80048ac:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	2200      	movs	r2, #0
 80048b2:	715a      	strb	r2, [r3, #5]

    return status;
 80048b4:	7ffb      	ldrb	r3, [r7, #31]
 80048b6:	e000      	b.n	80048ba <HAL_SUBGHZ_ExecGetCmd+0xa0>
  }
  else
  {
    return HAL_BUSY;
 80048b8:	2302      	movs	r3, #2
  }
}
 80048ba:	4618      	mov	r0, r3
 80048bc:	3720      	adds	r7, #32
 80048be:	46bd      	mov	sp, r7
 80048c0:	bd80      	pop	{r7, pc}

080048c2 <HAL_SUBGHZ_WriteBuffer>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_WriteBuffer(SUBGHZ_HandleTypeDef *hsubghz,
                                         uint8_t Offset,
                                         uint8_t *pBuffer,
                                         uint16_t Size)
{
 80048c2:	b580      	push	{r7, lr}
 80048c4:	b086      	sub	sp, #24
 80048c6:	af00      	add	r7, sp, #0
 80048c8:	60f8      	str	r0, [r7, #12]
 80048ca:	607a      	str	r2, [r7, #4]
 80048cc:	461a      	mov	r2, r3
 80048ce:	460b      	mov	r3, r1
 80048d0:	72fb      	strb	r3, [r7, #11]
 80048d2:	4613      	mov	r3, r2
 80048d4:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	799b      	ldrb	r3, [r3, #6]
 80048da:	b2db      	uxtb	r3, r3
 80048dc:	2b01      	cmp	r3, #1
 80048de:	d13e      	bne.n	800495e <HAL_SUBGHZ_WriteBuffer+0x9c>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	795b      	ldrb	r3, [r3, #5]
 80048e4:	2b01      	cmp	r3, #1
 80048e6:	d101      	bne.n	80048ec <HAL_SUBGHZ_WriteBuffer+0x2a>
 80048e8:	2302      	movs	r3, #2
 80048ea:	e039      	b.n	8004960 <HAL_SUBGHZ_WriteBuffer+0x9e>
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	2201      	movs	r2, #1
 80048f0:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 80048f2:	68f8      	ldr	r0, [r7, #12]
 80048f4:	f000 f9ec 	bl	8004cd0 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 80048f8:	f7ff fd96 	bl	8004428 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_BUFFER);
 80048fc:	210e      	movs	r1, #14
 80048fe:	68f8      	ldr	r0, [r7, #12]
 8004900:	f000 f938 	bl	8004b74 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 8004904:	7afb      	ldrb	r3, [r7, #11]
 8004906:	4619      	mov	r1, r3
 8004908:	68f8      	ldr	r0, [r7, #12]
 800490a:	f000 f933 	bl	8004b74 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 800490e:	2300      	movs	r3, #0
 8004910:	82bb      	strh	r3, [r7, #20]
 8004912:	e00a      	b.n	800492a <HAL_SUBGHZ_WriteBuffer+0x68>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8004914:	8abb      	ldrh	r3, [r7, #20]
 8004916:	687a      	ldr	r2, [r7, #4]
 8004918:	4413      	add	r3, r2
 800491a:	781b      	ldrb	r3, [r3, #0]
 800491c:	4619      	mov	r1, r3
 800491e:	68f8      	ldr	r0, [r7, #12]
 8004920:	f000 f928 	bl	8004b74 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8004924:	8abb      	ldrh	r3, [r7, #20]
 8004926:	3301      	adds	r3, #1
 8004928:	82bb      	strh	r3, [r7, #20]
 800492a:	8aba      	ldrh	r2, [r7, #20]
 800492c:	893b      	ldrh	r3, [r7, #8]
 800492e:	429a      	cmp	r2, r3
 8004930:	d3f0      	bcc.n	8004914 <HAL_SUBGHZ_WriteBuffer+0x52>
    }
    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8004932:	f7ff fd69 	bl	8004408 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8004936:	68f8      	ldr	r0, [r7, #12]
 8004938:	f000 f9ee 	bl	8004d18 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	689b      	ldr	r3, [r3, #8]
 8004940:	2b00      	cmp	r3, #0
 8004942:	d002      	beq.n	800494a <HAL_SUBGHZ_WriteBuffer+0x88>
    {
      status = HAL_ERROR;
 8004944:	2301      	movs	r3, #1
 8004946:	75fb      	strb	r3, [r7, #23]
 8004948:	e001      	b.n	800494e <HAL_SUBGHZ_WriteBuffer+0x8c>
    }
    else
    {
      status = HAL_OK;
 800494a:	2300      	movs	r3, #0
 800494c:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	2201      	movs	r2, #1
 8004952:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	2200      	movs	r2, #0
 8004958:	715a      	strb	r2, [r3, #5]

    return status;
 800495a:	7dfb      	ldrb	r3, [r7, #23]
 800495c:	e000      	b.n	8004960 <HAL_SUBGHZ_WriteBuffer+0x9e>
  }
  else
  {
    return HAL_BUSY;
 800495e:	2302      	movs	r3, #2
  }
}
 8004960:	4618      	mov	r0, r3
 8004962:	3718      	adds	r7, #24
 8004964:	46bd      	mov	sp, r7
 8004966:	bd80      	pop	{r7, pc}

08004968 <HAL_SUBGHZ_ReadBuffer>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ReadBuffer(SUBGHZ_HandleTypeDef *hsubghz,
                                        uint8_t Offset,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 8004968:	b580      	push	{r7, lr}
 800496a:	b088      	sub	sp, #32
 800496c:	af00      	add	r7, sp, #0
 800496e:	60f8      	str	r0, [r7, #12]
 8004970:	607a      	str	r2, [r7, #4]
 8004972:	461a      	mov	r2, r3
 8004974:	460b      	mov	r3, r1
 8004976:	72fb      	strb	r3, [r7, #11]
 8004978:	4613      	mov	r3, r2
 800497a:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	799b      	ldrb	r3, [r3, #6]
 8004984:	b2db      	uxtb	r3, r3
 8004986:	2b01      	cmp	r3, #1
 8004988:	d141      	bne.n	8004a0e <HAL_SUBGHZ_ReadBuffer+0xa6>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	795b      	ldrb	r3, [r3, #5]
 800498e:	2b01      	cmp	r3, #1
 8004990:	d101      	bne.n	8004996 <HAL_SUBGHZ_ReadBuffer+0x2e>
 8004992:	2302      	movs	r3, #2
 8004994:	e03c      	b.n	8004a10 <HAL_SUBGHZ_ReadBuffer+0xa8>
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	2201      	movs	r2, #1
 800499a:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 800499c:	68f8      	ldr	r0, [r7, #12]
 800499e:	f000 f997 	bl	8004cd0 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 80049a2:	f7ff fd41 	bl	8004428 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_BUFFER);
 80049a6:	211e      	movs	r1, #30
 80049a8:	68f8      	ldr	r0, [r7, #12]
 80049aa:	f000 f8e3 	bl	8004b74 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 80049ae:	7afb      	ldrb	r3, [r7, #11]
 80049b0:	4619      	mov	r1, r3
 80049b2:	68f8      	ldr	r0, [r7, #12]
 80049b4:	f000 f8de 	bl	8004b74 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 80049b8:	2100      	movs	r1, #0
 80049ba:	68f8      	ldr	r0, [r7, #12]
 80049bc:	f000 f8da 	bl	8004b74 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 80049c0:	2300      	movs	r3, #0
 80049c2:	82fb      	strh	r3, [r7, #22]
 80049c4:	e009      	b.n	80049da <HAL_SUBGHZ_ReadBuffer+0x72>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 80049c6:	69b9      	ldr	r1, [r7, #24]
 80049c8:	68f8      	ldr	r0, [r7, #12]
 80049ca:	f000 f929 	bl	8004c20 <SUBGHZSPI_Receive>
      pData++;
 80049ce:	69bb      	ldr	r3, [r7, #24]
 80049d0:	3301      	adds	r3, #1
 80049d2:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 80049d4:	8afb      	ldrh	r3, [r7, #22]
 80049d6:	3301      	adds	r3, #1
 80049d8:	82fb      	strh	r3, [r7, #22]
 80049da:	8afa      	ldrh	r2, [r7, #22]
 80049dc:	893b      	ldrh	r3, [r7, #8]
 80049de:	429a      	cmp	r2, r3
 80049e0:	d3f1      	bcc.n	80049c6 <HAL_SUBGHZ_ReadBuffer+0x5e>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 80049e2:	f7ff fd11 	bl	8004408 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 80049e6:	68f8      	ldr	r0, [r7, #12]
 80049e8:	f000 f996 	bl	8004d18 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	689b      	ldr	r3, [r3, #8]
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d002      	beq.n	80049fa <HAL_SUBGHZ_ReadBuffer+0x92>
    {
      status = HAL_ERROR;
 80049f4:	2301      	movs	r3, #1
 80049f6:	77fb      	strb	r3, [r7, #31]
 80049f8:	e001      	b.n	80049fe <HAL_SUBGHZ_ReadBuffer+0x96>
    }
    else
    {
      status = HAL_OK;
 80049fa:	2300      	movs	r3, #0
 80049fc:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	2201      	movs	r2, #1
 8004a02:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	2200      	movs	r2, #0
 8004a08:	715a      	strb	r2, [r3, #5]

    return status;
 8004a0a:	7ffb      	ldrb	r3, [r7, #31]
 8004a0c:	e000      	b.n	8004a10 <HAL_SUBGHZ_ReadBuffer+0xa8>
  }
  else
  {
    return HAL_BUSY;
 8004a0e:	2302      	movs	r3, #2
  }
}
 8004a10:	4618      	mov	r0, r3
 8004a12:	3720      	adds	r7, #32
 8004a14:	46bd      	mov	sp, r7
 8004a16:	bd80      	pop	{r7, pc}

08004a18 <HAL_SUBGHZ_IRQHandler>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *               the configuration information for the specified SUBGHZ module.
  * @retval None
  */
void HAL_SUBGHZ_IRQHandler(SUBGHZ_HandleTypeDef *hsubghz)
{
 8004a18:	b580      	push	{r7, lr}
 8004a1a:	b084      	sub	sp, #16
 8004a1c:	af00      	add	r7, sp, #0
 8004a1e:	6078      	str	r0, [r7, #4]
  uint8_t tmpisr[2U] = {0U};
 8004a20:	2300      	movs	r3, #0
 8004a22:	81bb      	strh	r3, [r7, #12]
  uint16_t itsource;

  /* Retrieve Interrupts from SUBGHZ Irq Register */
  (void)HAL_SUBGHZ_ExecGetCmd(hsubghz, RADIO_GET_IRQSTATUS, tmpisr, 2U);
 8004a24:	f107 020c 	add.w	r2, r7, #12
 8004a28:	2302      	movs	r3, #2
 8004a2a:	2112      	movs	r1, #18
 8004a2c:	6878      	ldr	r0, [r7, #4]
 8004a2e:	f7ff fef4 	bl	800481a <HAL_SUBGHZ_ExecGetCmd>
  itsource = tmpisr[0U];
 8004a32:	7b3b      	ldrb	r3, [r7, #12]
 8004a34:	81fb      	strh	r3, [r7, #14]
  itsource = (itsource << 8U) | tmpisr[1U];
 8004a36:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004a3a:	021b      	lsls	r3, r3, #8
 8004a3c:	b21a      	sxth	r2, r3
 8004a3e:	7b7b      	ldrb	r3, [r7, #13]
 8004a40:	b21b      	sxth	r3, r3
 8004a42:	4313      	orrs	r3, r2
 8004a44:	b21b      	sxth	r3, r3
 8004a46:	81fb      	strh	r3, [r7, #14]

  /* Clear SUBGHZ Irq Register */
  (void)HAL_SUBGHZ_ExecSetCmd(hsubghz, RADIO_CLR_IRQSTATUS, tmpisr, 2U);
 8004a48:	f107 020c 	add.w	r2, r7, #12
 8004a4c:	2302      	movs	r3, #2
 8004a4e:	2102      	movs	r1, #2
 8004a50:	6878      	ldr	r0, [r7, #4]
 8004a52:	f7ff fe83 	bl	800475c <HAL_SUBGHZ_ExecSetCmd>

  /* Packet transmission completed Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_TX_CPLT) != RESET)
 8004a56:	89fb      	ldrh	r3, [r7, #14]
 8004a58:	f003 0301 	and.w	r3, r3, #1
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d002      	beq.n	8004a66 <HAL_SUBGHZ_IRQHandler+0x4e>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->TxCpltCallback(hsubghz);
#else
    HAL_SUBGHZ_TxCpltCallback(hsubghz);
 8004a60:	6878      	ldr	r0, [r7, #4]
 8004a62:	f005 fc2b 	bl	800a2bc <HAL_SUBGHZ_TxCpltCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Packet received Interrupt */
  if ((SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_CPLT) != RESET) && \
 8004a66:	89fb      	ldrh	r3, [r7, #14]
 8004a68:	085b      	lsrs	r3, r3, #1
 8004a6a:	f003 0301 	and.w	r3, r3, #1
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d008      	beq.n	8004a84 <HAL_SUBGHZ_IRQHandler+0x6c>
      (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CRC_ERROR) == RESET))
 8004a72:	89fb      	ldrh	r3, [r7, #14]
 8004a74:	099b      	lsrs	r3, r3, #6
 8004a76:	f003 0301 	and.w	r3, r3, #1
  if ((SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_CPLT) != RESET) && \
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d102      	bne.n	8004a84 <HAL_SUBGHZ_IRQHandler+0x6c>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->RxCpltCallback(hsubghz);
#else
    HAL_SUBGHZ_RxCpltCallback(hsubghz);
 8004a7e:	6878      	ldr	r0, [r7, #4]
 8004a80:	f005 fc2a 	bl	800a2d8 <HAL_SUBGHZ_RxCpltCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Preamble Detected Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_PREAMBLE_DETECTED) != RESET)
 8004a84:	89fb      	ldrh	r3, [r7, #14]
 8004a86:	089b      	lsrs	r3, r3, #2
 8004a88:	f003 0301 	and.w	r3, r3, #1
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d002      	beq.n	8004a96 <HAL_SUBGHZ_IRQHandler+0x7e>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->PreambleDetectedCallback(hsubghz);
#else
    HAL_SUBGHZ_PreambleDetectedCallback(hsubghz);
 8004a90:	6878      	ldr	r0, [r7, #4]
 8004a92:	f005 fc79 	bl	800a388 <HAL_SUBGHZ_PreambleDetectedCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /*  Valid sync word detected Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_SYNCWORD_VALID) != RESET)
 8004a96:	89fb      	ldrh	r3, [r7, #14]
 8004a98:	08db      	lsrs	r3, r3, #3
 8004a9a:	f003 0301 	and.w	r3, r3, #1
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d002      	beq.n	8004aa8 <HAL_SUBGHZ_IRQHandler+0x90>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->SyncWordValidCallback(hsubghz);
#else
    HAL_SUBGHZ_SyncWordValidCallback(hsubghz);
 8004aa2:	6878      	ldr	r0, [r7, #4]
 8004aa4:	f005 fc7e 	bl	800a3a4 <HAL_SUBGHZ_SyncWordValidCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Valid LoRa header received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_VALID) != RESET)
 8004aa8:	89fb      	ldrh	r3, [r7, #14]
 8004aaa:	091b      	lsrs	r3, r3, #4
 8004aac:	f003 0301 	and.w	r3, r3, #1
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d002      	beq.n	8004aba <HAL_SUBGHZ_IRQHandler+0xa2>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->HeaderValidCallback(hsubghz);
#else
    HAL_SUBGHZ_HeaderValidCallback(hsubghz);
 8004ab4:	6878      	ldr	r0, [r7, #4]
 8004ab6:	f005 fc83 	bl	800a3c0 <HAL_SUBGHZ_HeaderValidCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* LoRa header CRC error Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_ERROR) != RESET)
 8004aba:	89fb      	ldrh	r3, [r7, #14]
 8004abc:	095b      	lsrs	r3, r3, #5
 8004abe:	f003 0301 	and.w	r3, r3, #1
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d002      	beq.n	8004acc <HAL_SUBGHZ_IRQHandler+0xb4>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->HeaderErrorCallback(hsubghz);
#else
    HAL_SUBGHZ_HeaderErrorCallback(hsubghz);
 8004ac6:	6878      	ldr	r0, [r7, #4]
 8004ac8:	f005 fc50 	bl	800a36c <HAL_SUBGHZ_HeaderErrorCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Wrong CRC received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CRC_ERROR) != RESET)
 8004acc:	89fb      	ldrh	r3, [r7, #14]
 8004ace:	099b      	lsrs	r3, r3, #6
 8004ad0:	f003 0301 	and.w	r3, r3, #1
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d002      	beq.n	8004ade <HAL_SUBGHZ_IRQHandler+0xc6>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->CRCErrorCallback(hsubghz);
#else
    HAL_SUBGHZ_CRCErrorCallback(hsubghz);
 8004ad8:	6878      	ldr	r0, [r7, #4]
 8004ada:	f005 fc0b 	bl	800a2f4 <HAL_SUBGHZ_CRCErrorCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Channel activity detection finished Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_DONE) != RESET)
 8004ade:	89fb      	ldrh	r3, [r7, #14]
 8004ae0:	09db      	lsrs	r3, r3, #7
 8004ae2:	f003 0301 	and.w	r3, r3, #1
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d00e      	beq.n	8004b08 <HAL_SUBGHZ_IRQHandler+0xf0>
    {
      hsubghz->CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_CLEAR);
    }
#else
    /* Channel activity Detected Interrupt */
    if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_ACTIVITY_DETECTED) != RESET)
 8004aea:	89fb      	ldrh	r3, [r7, #14]
 8004aec:	0a1b      	lsrs	r3, r3, #8
 8004aee:	f003 0301 	and.w	r3, r3, #1
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d004      	beq.n	8004b00 <HAL_SUBGHZ_IRQHandler+0xe8>
    {
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_DETECTED);
 8004af6:	2101      	movs	r1, #1
 8004af8:	6878      	ldr	r0, [r7, #4]
 8004afa:	f005 fc09 	bl	800a310 <HAL_SUBGHZ_CADStatusCallback>
 8004afe:	e003      	b.n	8004b08 <HAL_SUBGHZ_IRQHandler+0xf0>
    }
    else
    {
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_CLEAR);
 8004b00:	2100      	movs	r1, #0
 8004b02:	6878      	ldr	r0, [r7, #4]
 8004b04:	f005 fc04 	bl	800a310 <HAL_SUBGHZ_CADStatusCallback>
    }
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Rx or Tx Timeout Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_TX_TIMEOUT) != RESET)
 8004b08:	89fb      	ldrh	r3, [r7, #14]
 8004b0a:	0a5b      	lsrs	r3, r3, #9
 8004b0c:	f003 0301 	and.w	r3, r3, #1
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d002      	beq.n	8004b1a <HAL_SUBGHZ_IRQHandler+0x102>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->RxTxTimeoutCallback(hsubghz);
#else
    HAL_SUBGHZ_RxTxTimeoutCallback(hsubghz);
 8004b14:	6878      	ldr	r0, [r7, #4]
 8004b16:	f005 fc19 	bl	800a34c <HAL_SUBGHZ_RxTxTimeoutCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* LR_FHSS Hop interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_LR_FHSS_HOP) != RESET)
 8004b1a:	89fb      	ldrh	r3, [r7, #14]
 8004b1c:	0b9b      	lsrs	r3, r3, #14
 8004b1e:	f003 0301 	and.w	r3, r3, #1
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d002      	beq.n	8004b2c <HAL_SUBGHZ_IRQHandler+0x114>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->LrFhssHopCallback(hsubghz);
#else
    HAL_SUBGHZ_LrFhssHopCallback(hsubghz);
 8004b26:	6878      	ldr	r0, [r7, #4]
 8004b28:	f005 fc58 	bl	800a3dc <HAL_SUBGHZ_LrFhssHopCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }
}
 8004b2c:	bf00      	nop
 8004b2e:	3710      	adds	r7, #16
 8004b30:	46bd      	mov	sp, r7
 8004b32:	bd80      	pop	{r7, pc}

08004b34 <SUBGHZSPI_Init>:
  * @brief  Initializes the SUBGHZSPI peripheral
  * @param  BaudratePrescaler SPI Baudrate prescaler
  * @retval None
  */
void SUBGHZSPI_Init(uint32_t BaudratePrescaler)
{
 8004b34:	b480      	push	{r7}
 8004b36:	b083      	sub	sp, #12
 8004b38:	af00      	add	r7, sp, #0
 8004b3a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SUBGHZ_ALL_INSTANCE(SUBGHZSPI));

  /* Disable SUBGHZSPI Peripheral */
  CLEAR_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 8004b3c:	4b0c      	ldr	r3, [pc, #48]	@ (8004b70 <SUBGHZSPI_Init+0x3c>)
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	4a0b      	ldr	r2, [pc, #44]	@ (8004b70 <SUBGHZSPI_Init+0x3c>)
 8004b42:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004b46:	6013      	str	r3, [r2, #0]
   *       NSS management: Internal (Done with External bit inside PWR        *
   *  Communication speed: BaudratePrescaler                             *
   *            First bit: MSB                                                *
   *      CRC calculation: Disable                                            *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR1, (SPI_CR1_MSTR | SPI_CR1_SSI | BaudratePrescaler | SPI_CR1_SSM));
 8004b48:	4a09      	ldr	r2, [pc, #36]	@ (8004b70 <SUBGHZSPI_Init+0x3c>)
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	f443 7341 	orr.w	r3, r3, #772	@ 0x304
 8004b50:	6013      	str	r3, [r2, #0]
   *            Data Size: 8bits                                              *
   *              TI Mode: Disable                                            *
   *            NSS Pulse: Disable                                            *
   *    Rx FIFO Threshold: 8bits                                              *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR2, (SPI_CR2_FRXTH |  SPI_CR2_DS_0 | SPI_CR2_DS_1 | SPI_CR2_DS_2));
 8004b52:	4b07      	ldr	r3, [pc, #28]	@ (8004b70 <SUBGHZSPI_Init+0x3c>)
 8004b54:	f44f 52b8 	mov.w	r2, #5888	@ 0x1700
 8004b58:	605a      	str	r2, [r3, #4]

  /* Enable SUBGHZSPI Peripheral */
  SET_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 8004b5a:	4b05      	ldr	r3, [pc, #20]	@ (8004b70 <SUBGHZSPI_Init+0x3c>)
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	4a04      	ldr	r2, [pc, #16]	@ (8004b70 <SUBGHZSPI_Init+0x3c>)
 8004b60:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004b64:	6013      	str	r3, [r2, #0]
}
 8004b66:	bf00      	nop
 8004b68:	370c      	adds	r7, #12
 8004b6a:	46bd      	mov	sp, r7
 8004b6c:	bc80      	pop	{r7}
 8004b6e:	4770      	bx	lr
 8004b70:	58010000 	.word	0x58010000

08004b74 <SUBGHZSPI_Transmit>:
  * @param  Data  data to transmit
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Transmit(SUBGHZ_HandleTypeDef *hsubghz,
                                     uint8_t Data)
{
 8004b74:	b480      	push	{r7}
 8004b76:	b087      	sub	sp, #28
 8004b78:	af00      	add	r7, sp, #0
 8004b7a:	6078      	str	r0, [r7, #4]
 8004b7c:	460b      	mov	r3, r1
 8004b7e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8004b80:	2300      	movs	r3, #0
 8004b82:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8004b84:	4b23      	ldr	r3, [pc, #140]	@ (8004c14 <SUBGHZSPI_Transmit+0xa0>)
 8004b86:	681a      	ldr	r2, [r3, #0]
 8004b88:	4613      	mov	r3, r2
 8004b8a:	00db      	lsls	r3, r3, #3
 8004b8c:	1a9b      	subs	r3, r3, r2
 8004b8e:	009b      	lsls	r3, r3, #2
 8004b90:	0cdb      	lsrs	r3, r3, #19
 8004b92:	2264      	movs	r2, #100	@ 0x64
 8004b94:	fb02 f303 	mul.w	r3, r2, r3
 8004b98:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d105      	bne.n	8004bac <SUBGHZSPI_Transmit+0x38>
    {
      status = HAL_ERROR;
 8004ba0:	2301      	movs	r3, #1
 8004ba2:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	2201      	movs	r2, #1
 8004ba8:	609a      	str	r2, [r3, #8]
      break;
 8004baa:	e008      	b.n	8004bbe <SUBGHZSPI_Transmit+0x4a>
    }
    count--;
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	3b01      	subs	r3, #1
 8004bb0:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 8004bb2:	4b19      	ldr	r3, [pc, #100]	@ (8004c18 <SUBGHZSPI_Transmit+0xa4>)
 8004bb4:	689b      	ldr	r3, [r3, #8]
 8004bb6:	f003 0302 	and.w	r3, r3, #2
 8004bba:	2b02      	cmp	r3, #2
 8004bbc:	d1ed      	bne.n	8004b9a <SUBGHZSPI_Transmit+0x26>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 8004bbe:	4b17      	ldr	r3, [pc, #92]	@ (8004c1c <SUBGHZSPI_Transmit+0xa8>)
 8004bc0:	613b      	str	r3, [r7, #16]
  *spidr = Data;
 8004bc2:	693b      	ldr	r3, [r7, #16]
 8004bc4:	78fa      	ldrb	r2, [r7, #3]
 8004bc6:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = Data;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8004bc8:	4b12      	ldr	r3, [pc, #72]	@ (8004c14 <SUBGHZSPI_Transmit+0xa0>)
 8004bca:	681a      	ldr	r2, [r3, #0]
 8004bcc:	4613      	mov	r3, r2
 8004bce:	00db      	lsls	r3, r3, #3
 8004bd0:	1a9b      	subs	r3, r3, r2
 8004bd2:	009b      	lsls	r3, r3, #2
 8004bd4:	0cdb      	lsrs	r3, r3, #19
 8004bd6:	2264      	movs	r2, #100	@ 0x64
 8004bd8:	fb02 f303 	mul.w	r3, r2, r3
 8004bdc:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d105      	bne.n	8004bf0 <SUBGHZSPI_Transmit+0x7c>
    {
      status = HAL_ERROR;
 8004be4:	2301      	movs	r3, #1
 8004be6:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	2201      	movs	r2, #1
 8004bec:	609a      	str	r2, [r3, #8]
      break;
 8004bee:	e008      	b.n	8004c02 <SUBGHZSPI_Transmit+0x8e>
    }
    count--;
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	3b01      	subs	r3, #1
 8004bf4:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 8004bf6:	4b08      	ldr	r3, [pc, #32]	@ (8004c18 <SUBGHZSPI_Transmit+0xa4>)
 8004bf8:	689b      	ldr	r3, [r3, #8]
 8004bfa:	f003 0301 	and.w	r3, r3, #1
 8004bfe:	2b01      	cmp	r3, #1
 8004c00:	d1ed      	bne.n	8004bde <SUBGHZSPI_Transmit+0x6a>

  /* Flush Rx data */
  READ_REG(SUBGHZSPI->DR);
 8004c02:	4b05      	ldr	r3, [pc, #20]	@ (8004c18 <SUBGHZSPI_Transmit+0xa4>)
 8004c04:	68db      	ldr	r3, [r3, #12]

  return status;
 8004c06:	7dfb      	ldrb	r3, [r7, #23]
}
 8004c08:	4618      	mov	r0, r3
 8004c0a:	371c      	adds	r7, #28
 8004c0c:	46bd      	mov	sp, r7
 8004c0e:	bc80      	pop	{r7}
 8004c10:	4770      	bx	lr
 8004c12:	bf00      	nop
 8004c14:	20000000 	.word	0x20000000
 8004c18:	58010000 	.word	0x58010000
 8004c1c:	5801000c 	.word	0x5801000c

08004c20 <SUBGHZSPI_Receive>:
  * @param  pData  pointer on data to receive
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Receive(SUBGHZ_HandleTypeDef *hsubghz,
                                    uint8_t *pData)
{
 8004c20:	b480      	push	{r7}
 8004c22:	b087      	sub	sp, #28
 8004c24:	af00      	add	r7, sp, #0
 8004c26:	6078      	str	r0, [r7, #4]
 8004c28:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004c2a:	2300      	movs	r3, #0
 8004c2c:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8004c2e:	4b25      	ldr	r3, [pc, #148]	@ (8004cc4 <SUBGHZSPI_Receive+0xa4>)
 8004c30:	681a      	ldr	r2, [r3, #0]
 8004c32:	4613      	mov	r3, r2
 8004c34:	00db      	lsls	r3, r3, #3
 8004c36:	1a9b      	subs	r3, r3, r2
 8004c38:	009b      	lsls	r3, r3, #2
 8004c3a:	0cdb      	lsrs	r3, r3, #19
 8004c3c:	2264      	movs	r2, #100	@ 0x64
 8004c3e:	fb02 f303 	mul.w	r3, r2, r3
 8004c42:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d105      	bne.n	8004c56 <SUBGHZSPI_Receive+0x36>
    {
      status = HAL_ERROR;
 8004c4a:	2301      	movs	r3, #1
 8004c4c:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	2201      	movs	r2, #1
 8004c52:	609a      	str	r2, [r3, #8]
      break;
 8004c54:	e008      	b.n	8004c68 <SUBGHZSPI_Receive+0x48>
    }
    count--;
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	3b01      	subs	r3, #1
 8004c5a:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 8004c5c:	4b1a      	ldr	r3, [pc, #104]	@ (8004cc8 <SUBGHZSPI_Receive+0xa8>)
 8004c5e:	689b      	ldr	r3, [r3, #8]
 8004c60:	f003 0302 	and.w	r3, r3, #2
 8004c64:	2b02      	cmp	r3, #2
 8004c66:	d1ed      	bne.n	8004c44 <SUBGHZSPI_Receive+0x24>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 8004c68:	4b18      	ldr	r3, [pc, #96]	@ (8004ccc <SUBGHZSPI_Receive+0xac>)
 8004c6a:	613b      	str	r3, [r7, #16]
  *spidr = SUBGHZ_DUMMY_DATA;
 8004c6c:	693b      	ldr	r3, [r7, #16]
 8004c6e:	22ff      	movs	r2, #255	@ 0xff
 8004c70:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = SUBGHZ_DUMMY_DATA;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8004c72:	4b14      	ldr	r3, [pc, #80]	@ (8004cc4 <SUBGHZSPI_Receive+0xa4>)
 8004c74:	681a      	ldr	r2, [r3, #0]
 8004c76:	4613      	mov	r3, r2
 8004c78:	00db      	lsls	r3, r3, #3
 8004c7a:	1a9b      	subs	r3, r3, r2
 8004c7c:	009b      	lsls	r3, r3, #2
 8004c7e:	0cdb      	lsrs	r3, r3, #19
 8004c80:	2264      	movs	r2, #100	@ 0x64
 8004c82:	fb02 f303 	mul.w	r3, r2, r3
 8004c86:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d105      	bne.n	8004c9a <SUBGHZSPI_Receive+0x7a>
    {
      status = HAL_ERROR;
 8004c8e:	2301      	movs	r3, #1
 8004c90:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	2201      	movs	r2, #1
 8004c96:	609a      	str	r2, [r3, #8]
      break;
 8004c98:	e008      	b.n	8004cac <SUBGHZSPI_Receive+0x8c>
    }
    count--;
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	3b01      	subs	r3, #1
 8004c9e:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 8004ca0:	4b09      	ldr	r3, [pc, #36]	@ (8004cc8 <SUBGHZSPI_Receive+0xa8>)
 8004ca2:	689b      	ldr	r3, [r3, #8]
 8004ca4:	f003 0301 	and.w	r3, r3, #1
 8004ca8:	2b01      	cmp	r3, #1
 8004caa:	d1ed      	bne.n	8004c88 <SUBGHZSPI_Receive+0x68>

  /* Retrieve pData */
  *pData = (uint8_t)(READ_REG(SUBGHZSPI->DR));
 8004cac:	4b06      	ldr	r3, [pc, #24]	@ (8004cc8 <SUBGHZSPI_Receive+0xa8>)
 8004cae:	68db      	ldr	r3, [r3, #12]
 8004cb0:	b2da      	uxtb	r2, r3
 8004cb2:	683b      	ldr	r3, [r7, #0]
 8004cb4:	701a      	strb	r2, [r3, #0]

  return status;
 8004cb6:	7dfb      	ldrb	r3, [r7, #23]
}
 8004cb8:	4618      	mov	r0, r3
 8004cba:	371c      	adds	r7, #28
 8004cbc:	46bd      	mov	sp, r7
 8004cbe:	bc80      	pop	{r7}
 8004cc0:	4770      	bx	lr
 8004cc2:	bf00      	nop
 8004cc4:	20000000 	.word	0x20000000
 8004cc8:	58010000 	.word	0x58010000
 8004ccc:	5801000c 	.word	0x5801000c

08004cd0 <SUBGHZ_CheckDeviceReady>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_CheckDeviceReady(SUBGHZ_HandleTypeDef *hsubghz)
{
 8004cd0:	b580      	push	{r7, lr}
 8004cd2:	b084      	sub	sp, #16
 8004cd4:	af00      	add	r7, sp, #0
 8004cd6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count;

  /* Wakeup radio in case of sleep mode: Select-Unselect radio */
  if (hsubghz->DeepSleep == SUBGHZ_DEEP_SLEEP_ENABLE)
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	791b      	ldrb	r3, [r3, #4]
 8004cdc:	2b01      	cmp	r3, #1
 8004cde:	d111      	bne.n	8004d04 <SUBGHZ_CheckDeviceReady+0x34>
  {
    /* Initialize NSS switch Delay */
    count  = SUBGHZ_NSS_LOOP_TIME;
 8004ce0:	4b0c      	ldr	r3, [pc, #48]	@ (8004d14 <SUBGHZ_CheckDeviceReady+0x44>)
 8004ce2:	681a      	ldr	r2, [r3, #0]
 8004ce4:	4613      	mov	r3, r2
 8004ce6:	005b      	lsls	r3, r3, #1
 8004ce8:	4413      	add	r3, r2
 8004cea:	00db      	lsls	r3, r3, #3
 8004cec:	0c1b      	lsrs	r3, r3, #16
 8004cee:	60fb      	str	r3, [r7, #12]

    /* NSS = 0; */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8004cf0:	f7ff fb9a 	bl	8004428 <LL_PWR_SelectSUBGHZSPI_NSS>

    /* Wait Radio wakeup */
    do
    {
      count--;
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	3b01      	subs	r3, #1
 8004cf8:	60fb      	str	r3, [r7, #12]
    } while (count != 0UL);
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d1f9      	bne.n	8004cf4 <SUBGHZ_CheckDeviceReady+0x24>

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8004d00:	f7ff fb82 	bl	8004408 <LL_PWR_UnselectSUBGHZSPI_NSS>
  }
  return (SUBGHZ_WaitOnBusy(hsubghz));
 8004d04:	6878      	ldr	r0, [r7, #4]
 8004d06:	f000 f807 	bl	8004d18 <SUBGHZ_WaitOnBusy>
 8004d0a:	4603      	mov	r3, r0
}
 8004d0c:	4618      	mov	r0, r3
 8004d0e:	3710      	adds	r7, #16
 8004d10:	46bd      	mov	sp, r7
 8004d12:	bd80      	pop	{r7, pc}
 8004d14:	20000000 	.word	0x20000000

08004d18 <SUBGHZ_WaitOnBusy>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_WaitOnBusy(SUBGHZ_HandleTypeDef *hsubghz)
{
 8004d18:	b580      	push	{r7, lr}
 8004d1a:	b086      	sub	sp, #24
 8004d1c:	af00      	add	r7, sp, #0
 8004d1e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;
  uint32_t mask;

  status = HAL_OK;
 8004d20:	2300      	movs	r3, #0
 8004d22:	75fb      	strb	r3, [r7, #23]
  count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_RFBUSY_LOOP_TIME;
 8004d24:	4b12      	ldr	r3, [pc, #72]	@ (8004d70 <SUBGHZ_WaitOnBusy+0x58>)
 8004d26:	681a      	ldr	r2, [r3, #0]
 8004d28:	4613      	mov	r3, r2
 8004d2a:	005b      	lsls	r3, r3, #1
 8004d2c:	4413      	add	r3, r2
 8004d2e:	00db      	lsls	r3, r3, #3
 8004d30:	0d1b      	lsrs	r3, r3, #20
 8004d32:	2264      	movs	r2, #100	@ 0x64
 8004d34:	fb02 f303 	mul.w	r3, r2, r3
 8004d38:	60fb      	str	r3, [r7, #12]

  /* Wait until Busy signal is set */
  do
  {
    mask = LL_PWR_IsActiveFlag_RFBUSYMS();
 8004d3a:	f7ff fba3 	bl	8004484 <LL_PWR_IsActiveFlag_RFBUSYMS>
 8004d3e:	6138      	str	r0, [r7, #16]

    if (count == 0U)
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d105      	bne.n	8004d52 <SUBGHZ_WaitOnBusy+0x3a>
    {
      status  = HAL_ERROR;
 8004d46:	2301      	movs	r3, #1
 8004d48:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_RF_BUSY;
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	2202      	movs	r2, #2
 8004d4e:	609a      	str	r2, [r3, #8]
      break;
 8004d50:	e009      	b.n	8004d66 <SUBGHZ_WaitOnBusy+0x4e>
    }
    count--;
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	3b01      	subs	r3, #1
 8004d56:	60fb      	str	r3, [r7, #12]
  } while ((LL_PWR_IsActiveFlag_RFBUSYS()& mask) == 1UL);
 8004d58:	f7ff fb82 	bl	8004460 <LL_PWR_IsActiveFlag_RFBUSYS>
 8004d5c:	4602      	mov	r2, r0
 8004d5e:	693b      	ldr	r3, [r7, #16]
 8004d60:	4013      	ands	r3, r2
 8004d62:	2b01      	cmp	r3, #1
 8004d64:	d0e9      	beq.n	8004d3a <SUBGHZ_WaitOnBusy+0x22>

  return status;
 8004d66:	7dfb      	ldrb	r3, [r7, #23]
}
 8004d68:	4618      	mov	r0, r3
 8004d6a:	3718      	adds	r7, #24
 8004d6c:	46bd      	mov	sp, r7
 8004d6e:	bd80      	pop	{r7, pc}
 8004d70:	20000000 	.word	0x20000000

08004d74 <LL_RCC_GetUSARTClockSource>:
{
 8004d74:	b480      	push	{r7}
 8004d76:	b083      	sub	sp, #12
 8004d78:	af00      	add	r7, sp, #0
 8004d7a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16));
 8004d7c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004d80:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	401a      	ands	r2, r3
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	041b      	lsls	r3, r3, #16
 8004d8c:	4313      	orrs	r3, r2
}
 8004d8e:	4618      	mov	r0, r3
 8004d90:	370c      	adds	r7, #12
 8004d92:	46bd      	mov	sp, r7
 8004d94:	bc80      	pop	{r7}
 8004d96:	4770      	bx	lr

08004d98 <LL_RCC_GetLPUARTClockSource>:
{
 8004d98:	b480      	push	{r7}
 8004d9a:	b083      	sub	sp, #12
 8004d9c:	af00      	add	r7, sp, #0
 8004d9e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 8004da0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004da4:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	4013      	ands	r3, r2
}
 8004dac:	4618      	mov	r0, r3
 8004dae:	370c      	adds	r7, #12
 8004db0:	46bd      	mov	sp, r7
 8004db2:	bc80      	pop	{r7}
 8004db4:	4770      	bx	lr

08004db6 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004db6:	b580      	push	{r7, lr}
 8004db8:	b082      	sub	sp, #8
 8004dba:	af00      	add	r7, sp, #0
 8004dbc:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d101      	bne.n	8004dc8 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004dc4:	2301      	movs	r3, #1
 8004dc6:	e042      	b.n	8004e4e <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d106      	bne.n	8004de0 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	2200      	movs	r2, #0
 8004dd6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004dda:	6878      	ldr	r0, [r7, #4]
 8004ddc:	f7fc fb38 	bl	8001450 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	2224      	movs	r2, #36	@ 0x24
 8004de4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	681a      	ldr	r2, [r3, #0]
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	f022 0201 	bic.w	r2, r2, #1
 8004df6:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d002      	beq.n	8004e06 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8004e00:	6878      	ldr	r0, [r7, #4]
 8004e02:	f000 feab 	bl	8005b5c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004e06:	6878      	ldr	r0, [r7, #4]
 8004e08:	f000 fc34 	bl	8005674 <UART_SetConfig>
 8004e0c:	4603      	mov	r3, r0
 8004e0e:	2b01      	cmp	r3, #1
 8004e10:	d101      	bne.n	8004e16 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8004e12:	2301      	movs	r3, #1
 8004e14:	e01b      	b.n	8004e4e <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	685a      	ldr	r2, [r3, #4]
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004e24:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	689a      	ldr	r2, [r3, #8]
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004e34:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	681a      	ldr	r2, [r3, #0]
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	f042 0201 	orr.w	r2, r2, #1
 8004e44:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004e46:	6878      	ldr	r0, [r7, #4]
 8004e48:	f000 ff29 	bl	8005c9e <UART_CheckIdleState>
 8004e4c:	4603      	mov	r3, r0
}
 8004e4e:	4618      	mov	r0, r3
 8004e50:	3708      	adds	r7, #8
 8004e52:	46bd      	mov	sp, r7
 8004e54:	bd80      	pop	{r7, pc}
	...

08004e58 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004e58:	b580      	push	{r7, lr}
 8004e5a:	b08a      	sub	sp, #40	@ 0x28
 8004e5c:	af00      	add	r7, sp, #0
 8004e5e:	60f8      	str	r0, [r7, #12]
 8004e60:	60b9      	str	r1, [r7, #8]
 8004e62:	4613      	mov	r3, r2
 8004e64:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004e6c:	2b20      	cmp	r3, #32
 8004e6e:	d137      	bne.n	8004ee0 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8004e70:	68bb      	ldr	r3, [r7, #8]
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d002      	beq.n	8004e7c <HAL_UART_Receive_IT+0x24>
 8004e76:	88fb      	ldrh	r3, [r7, #6]
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d101      	bne.n	8004e80 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8004e7c:	2301      	movs	r3, #1
 8004e7e:	e030      	b.n	8004ee2 <HAL_UART_Receive_IT+0x8a>
      }
    }

#endif /* CORE_CM0PLUS */
    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	2200      	movs	r2, #0
 8004e84:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	4a18      	ldr	r2, [pc, #96]	@ (8004eec <HAL_UART_Receive_IT+0x94>)
 8004e8c:	4293      	cmp	r3, r2
 8004e8e:	d01f      	beq.n	8004ed0 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	685b      	ldr	r3, [r3, #4]
 8004e96:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d018      	beq.n	8004ed0 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ea4:	697b      	ldr	r3, [r7, #20]
 8004ea6:	e853 3f00 	ldrex	r3, [r3]
 8004eaa:	613b      	str	r3, [r7, #16]
   return(result);
 8004eac:	693b      	ldr	r3, [r7, #16]
 8004eae:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004eb2:	627b      	str	r3, [r7, #36]	@ 0x24
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	461a      	mov	r2, r3
 8004eba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ebc:	623b      	str	r3, [r7, #32]
 8004ebe:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ec0:	69f9      	ldr	r1, [r7, #28]
 8004ec2:	6a3a      	ldr	r2, [r7, #32]
 8004ec4:	e841 2300 	strex	r3, r2, [r1]
 8004ec8:	61bb      	str	r3, [r7, #24]
   return(result);
 8004eca:	69bb      	ldr	r3, [r7, #24]
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d1e6      	bne.n	8004e9e <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8004ed0:	88fb      	ldrh	r3, [r7, #6]
 8004ed2:	461a      	mov	r2, r3
 8004ed4:	68b9      	ldr	r1, [r7, #8]
 8004ed6:	68f8      	ldr	r0, [r7, #12]
 8004ed8:	f000 fffe 	bl	8005ed8 <UART_Start_Receive_IT>
 8004edc:	4603      	mov	r3, r0
 8004ede:	e000      	b.n	8004ee2 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004ee0:	2302      	movs	r3, #2
  }
}
 8004ee2:	4618      	mov	r0, r3
 8004ee4:	3728      	adds	r7, #40	@ 0x28
 8004ee6:	46bd      	mov	sp, r7
 8004ee8:	bd80      	pop	{r7, pc}
 8004eea:	bf00      	nop
 8004eec:	40008000 	.word	0x40008000

08004ef0 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8004ef0:	b580      	push	{r7, lr}
 8004ef2:	b08a      	sub	sp, #40	@ 0x28
 8004ef4:	af00      	add	r7, sp, #0
 8004ef6:	60f8      	str	r0, [r7, #12]
 8004ef8:	60b9      	str	r1, [r7, #8]
 8004efa:	4613      	mov	r3, r2
 8004efc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f04:	2b20      	cmp	r3, #32
 8004f06:	d167      	bne.n	8004fd8 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8004f08:	68bb      	ldr	r3, [r7, #8]
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d002      	beq.n	8004f14 <HAL_UART_Transmit_DMA+0x24>
 8004f0e:	88fb      	ldrh	r3, [r7, #6]
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d101      	bne.n	8004f18 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 8004f14:	2301      	movs	r3, #1
 8004f16:	e060      	b.n	8004fda <HAL_UART_Transmit_DMA+0xea>
        return  HAL_ERROR;
      }
    }

#endif /* CORE_CM0PLUS */
    huart->pTxBuffPtr  = pData;
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	68ba      	ldr	r2, [r7, #8]
 8004f1c:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	88fa      	ldrh	r2, [r7, #6]
 8004f22:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	88fa      	ldrh	r2, [r7, #6]
 8004f2a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	2200      	movs	r2, #0
 8004f32:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	2221      	movs	r2, #33	@ 0x21
 8004f3a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d028      	beq.n	8004f98 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004f4a:	4a26      	ldr	r2, [pc, #152]	@ (8004fe4 <HAL_UART_Transmit_DMA+0xf4>)
 8004f4c:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004f52:	4a25      	ldr	r2, [pc, #148]	@ (8004fe8 <HAL_UART_Transmit_DMA+0xf8>)
 8004f54:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004f5a:	4a24      	ldr	r2, [pc, #144]	@ (8004fec <HAL_UART_Transmit_DMA+0xfc>)
 8004f5c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004f62:	2200      	movs	r2, #0
 8004f64:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004f6e:	4619      	mov	r1, r3
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	3328      	adds	r3, #40	@ 0x28
 8004f76:	461a      	mov	r2, r3
 8004f78:	88fb      	ldrh	r3, [r7, #6]
 8004f7a:	f7fc fecb 	bl	8001d14 <HAL_DMA_Start_IT>
 8004f7e:	4603      	mov	r3, r0
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d009      	beq.n	8004f98 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	2210      	movs	r2, #16
 8004f88:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	2220      	movs	r2, #32
 8004f90:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 8004f94:	2301      	movs	r3, #1
 8004f96:	e020      	b.n	8004fda <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	2240      	movs	r2, #64	@ 0x40
 8004f9e:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	3308      	adds	r3, #8
 8004fa6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fa8:	697b      	ldr	r3, [r7, #20]
 8004faa:	e853 3f00 	ldrex	r3, [r3]
 8004fae:	613b      	str	r3, [r7, #16]
   return(result);
 8004fb0:	693b      	ldr	r3, [r7, #16]
 8004fb2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004fb6:	627b      	str	r3, [r7, #36]	@ 0x24
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	3308      	adds	r3, #8
 8004fbe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004fc0:	623a      	str	r2, [r7, #32]
 8004fc2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fc4:	69f9      	ldr	r1, [r7, #28]
 8004fc6:	6a3a      	ldr	r2, [r7, #32]
 8004fc8:	e841 2300 	strex	r3, r2, [r1]
 8004fcc:	61bb      	str	r3, [r7, #24]
   return(result);
 8004fce:	69bb      	ldr	r3, [r7, #24]
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d1e5      	bne.n	8004fa0 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 8004fd4:	2300      	movs	r3, #0
 8004fd6:	e000      	b.n	8004fda <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8004fd8:	2302      	movs	r3, #2
  }
}
 8004fda:	4618      	mov	r0, r3
 8004fdc:	3728      	adds	r7, #40	@ 0x28
 8004fde:	46bd      	mov	sp, r7
 8004fe0:	bd80      	pop	{r7, pc}
 8004fe2:	bf00      	nop
 8004fe4:	08006263 	.word	0x08006263
 8004fe8:	080062fd 	.word	0x080062fd
 8004fec:	08006319 	.word	0x08006319

08004ff0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004ff0:	b580      	push	{r7, lr}
 8004ff2:	b0ba      	sub	sp, #232	@ 0xe8
 8004ff4:	af00      	add	r7, sp, #0
 8004ff6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	69db      	ldr	r3, [r3, #28]
 8004ffe:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	689b      	ldr	r3, [r3, #8]
 8005012:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8005016:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800501a:	f640 030f 	movw	r3, #2063	@ 0x80f
 800501e:	4013      	ands	r3, r2
 8005020:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8005024:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005028:	2b00      	cmp	r3, #0
 800502a:	d11b      	bne.n	8005064 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800502c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005030:	f003 0320 	and.w	r3, r3, #32
 8005034:	2b00      	cmp	r3, #0
 8005036:	d015      	beq.n	8005064 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8005038:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800503c:	f003 0320 	and.w	r3, r3, #32
 8005040:	2b00      	cmp	r3, #0
 8005042:	d105      	bne.n	8005050 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8005044:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005048:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800504c:	2b00      	cmp	r3, #0
 800504e:	d009      	beq.n	8005064 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005054:	2b00      	cmp	r3, #0
 8005056:	f000 82e3 	beq.w	8005620 <HAL_UART_IRQHandler+0x630>
      {
        huart->RxISR(huart);
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800505e:	6878      	ldr	r0, [r7, #4]
 8005060:	4798      	blx	r3
      }
      return;
 8005062:	e2dd      	b.n	8005620 <HAL_UART_IRQHandler+0x630>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8005064:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005068:	2b00      	cmp	r3, #0
 800506a:	f000 8123 	beq.w	80052b4 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800506e:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8005072:	4b8d      	ldr	r3, [pc, #564]	@ (80052a8 <HAL_UART_IRQHandler+0x2b8>)
 8005074:	4013      	ands	r3, r2
 8005076:	2b00      	cmp	r3, #0
 8005078:	d106      	bne.n	8005088 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800507a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800507e:	4b8b      	ldr	r3, [pc, #556]	@ (80052ac <HAL_UART_IRQHandler+0x2bc>)
 8005080:	4013      	ands	r3, r2
 8005082:	2b00      	cmp	r3, #0
 8005084:	f000 8116 	beq.w	80052b4 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005088:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800508c:	f003 0301 	and.w	r3, r3, #1
 8005090:	2b00      	cmp	r3, #0
 8005092:	d011      	beq.n	80050b8 <HAL_UART_IRQHandler+0xc8>
 8005094:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005098:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800509c:	2b00      	cmp	r3, #0
 800509e:	d00b      	beq.n	80050b8 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	2201      	movs	r2, #1
 80050a6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80050ae:	f043 0201 	orr.w	r2, r3, #1
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80050b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80050bc:	f003 0302 	and.w	r3, r3, #2
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d011      	beq.n	80050e8 <HAL_UART_IRQHandler+0xf8>
 80050c4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80050c8:	f003 0301 	and.w	r3, r3, #1
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d00b      	beq.n	80050e8 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	2202      	movs	r2, #2
 80050d6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80050de:	f043 0204 	orr.w	r2, r3, #4
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80050e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80050ec:	f003 0304 	and.w	r3, r3, #4
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d011      	beq.n	8005118 <HAL_UART_IRQHandler+0x128>
 80050f4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80050f8:	f003 0301 	and.w	r3, r3, #1
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d00b      	beq.n	8005118 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	2204      	movs	r2, #4
 8005106:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800510e:	f043 0202 	orr.w	r2, r3, #2
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8005118:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800511c:	f003 0308 	and.w	r3, r3, #8
 8005120:	2b00      	cmp	r3, #0
 8005122:	d017      	beq.n	8005154 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8005124:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005128:	f003 0320 	and.w	r3, r3, #32
 800512c:	2b00      	cmp	r3, #0
 800512e:	d105      	bne.n	800513c <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8005130:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8005134:	4b5c      	ldr	r3, [pc, #368]	@ (80052a8 <HAL_UART_IRQHandler+0x2b8>)
 8005136:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8005138:	2b00      	cmp	r3, #0
 800513a:	d00b      	beq.n	8005154 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	2208      	movs	r2, #8
 8005142:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800514a:	f043 0208 	orr.w	r2, r3, #8
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005154:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005158:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800515c:	2b00      	cmp	r3, #0
 800515e:	d012      	beq.n	8005186 <HAL_UART_IRQHandler+0x196>
 8005160:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005164:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005168:	2b00      	cmp	r3, #0
 800516a:	d00c      	beq.n	8005186 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005174:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800517c:	f043 0220 	orr.w	r2, r3, #32
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800518c:	2b00      	cmp	r3, #0
 800518e:	f000 8249 	beq.w	8005624 <HAL_UART_IRQHandler+0x634>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8005192:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005196:	f003 0320 	and.w	r3, r3, #32
 800519a:	2b00      	cmp	r3, #0
 800519c:	d013      	beq.n	80051c6 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800519e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80051a2:	f003 0320 	and.w	r3, r3, #32
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d105      	bne.n	80051b6 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80051aa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80051ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d007      	beq.n	80051c6 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d003      	beq.n	80051c6 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80051c2:	6878      	ldr	r0, [r7, #4]
 80051c4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80051cc:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	689b      	ldr	r3, [r3, #8]
 80051d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80051da:	2b40      	cmp	r3, #64	@ 0x40
 80051dc:	d005      	beq.n	80051ea <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80051de:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80051e2:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d054      	beq.n	8005294 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80051ea:	6878      	ldr	r0, [r7, #4]
 80051ec:	f000 ffd4 	bl	8006198 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	689b      	ldr	r3, [r3, #8]
 80051f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80051fa:	2b40      	cmp	r3, #64	@ 0x40
 80051fc:	d146      	bne.n	800528c <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	3308      	adds	r3, #8
 8005204:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005208:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800520c:	e853 3f00 	ldrex	r3, [r3]
 8005210:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005214:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005218:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800521c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	3308      	adds	r3, #8
 8005226:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800522a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800522e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005232:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8005236:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800523a:	e841 2300 	strex	r3, r2, [r1]
 800523e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005242:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005246:	2b00      	cmp	r3, #0
 8005248:	d1d9      	bne.n	80051fe <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005250:	2b00      	cmp	r3, #0
 8005252:	d017      	beq.n	8005284 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800525a:	4a15      	ldr	r2, [pc, #84]	@ (80052b0 <HAL_UART_IRQHandler+0x2c0>)
 800525c:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005264:	4618      	mov	r0, r3
 8005266:	f7fc fe31 	bl	8001ecc <HAL_DMA_Abort_IT>
 800526a:	4603      	mov	r3, r0
 800526c:	2b00      	cmp	r3, #0
 800526e:	d019      	beq.n	80052a4 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005276:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005278:	687a      	ldr	r2, [r7, #4]
 800527a:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800527e:	4610      	mov	r0, r2
 8005280:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005282:	e00f      	b.n	80052a4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005284:	6878      	ldr	r0, [r7, #4]
 8005286:	f000 f9e0 	bl	800564a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800528a:	e00b      	b.n	80052a4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800528c:	6878      	ldr	r0, [r7, #4]
 800528e:	f000 f9dc 	bl	800564a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005292:	e007      	b.n	80052a4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005294:	6878      	ldr	r0, [r7, #4]
 8005296:	f000 f9d8 	bl	800564a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	2200      	movs	r2, #0
 800529e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 80052a2:	e1bf      	b.n	8005624 <HAL_UART_IRQHandler+0x634>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80052a4:	bf00      	nop
    return;
 80052a6:	e1bd      	b.n	8005624 <HAL_UART_IRQHandler+0x634>
 80052a8:	10000001 	.word	0x10000001
 80052ac:	04000120 	.word	0x04000120
 80052b0:	08006399 	.word	0x08006399

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80052b8:	2b01      	cmp	r3, #1
 80052ba:	f040 8153 	bne.w	8005564 <HAL_UART_IRQHandler+0x574>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80052be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80052c2:	f003 0310 	and.w	r3, r3, #16
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	f000 814c 	beq.w	8005564 <HAL_UART_IRQHandler+0x574>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80052cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80052d0:	f003 0310 	and.w	r3, r3, #16
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	f000 8145 	beq.w	8005564 <HAL_UART_IRQHandler+0x574>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	2210      	movs	r2, #16
 80052e0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	689b      	ldr	r3, [r3, #8]
 80052e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80052ec:	2b40      	cmp	r3, #64	@ 0x40
 80052ee:	f040 80bb 	bne.w	8005468 <HAL_UART_IRQHandler+0x478>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	685b      	ldr	r3, [r3, #4]
 80052fc:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005300:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005304:	2b00      	cmp	r3, #0
 8005306:	f000 818f 	beq.w	8005628 <HAL_UART_IRQHandler+0x638>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005310:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005314:	429a      	cmp	r2, r3
 8005316:	f080 8187 	bcs.w	8005628 <HAL_UART_IRQHandler+0x638>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005320:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	f003 0320 	and.w	r3, r3, #32
 8005332:	2b00      	cmp	r3, #0
 8005334:	f040 8087 	bne.w	8005446 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005340:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005344:	e853 3f00 	ldrex	r3, [r3]
 8005348:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800534c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005350:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005354:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	461a      	mov	r2, r3
 800535e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8005362:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005366:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800536a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800536e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005372:	e841 2300 	strex	r3, r2, [r1]
 8005376:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800537a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800537e:	2b00      	cmp	r3, #0
 8005380:	d1da      	bne.n	8005338 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	3308      	adds	r3, #8
 8005388:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800538a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800538c:	e853 3f00 	ldrex	r3, [r3]
 8005390:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005392:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005394:	f023 0301 	bic.w	r3, r3, #1
 8005398:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	3308      	adds	r3, #8
 80053a2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80053a6:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80053aa:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053ac:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80053ae:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80053b2:	e841 2300 	strex	r3, r2, [r1]
 80053b6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80053b8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d1e1      	bne.n	8005382 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	3308      	adds	r3, #8
 80053c4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053c6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80053c8:	e853 3f00 	ldrex	r3, [r3]
 80053cc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80053ce:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80053d0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80053d4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	3308      	adds	r3, #8
 80053de:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80053e2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80053e4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053e6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80053e8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80053ea:	e841 2300 	strex	r3, r2, [r1]
 80053ee:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80053f0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d1e3      	bne.n	80053be <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	2220      	movs	r2, #32
 80053fa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	2200      	movs	r2, #0
 8005402:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800540a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800540c:	e853 3f00 	ldrex	r3, [r3]
 8005410:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005412:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005414:	f023 0310 	bic.w	r3, r3, #16
 8005418:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	461a      	mov	r2, r3
 8005422:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005426:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005428:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800542a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800542c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800542e:	e841 2300 	strex	r3, r2, [r1]
 8005432:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005434:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005436:	2b00      	cmp	r3, #0
 8005438:	d1e4      	bne.n	8005404 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005440:	4618      	mov	r0, r3
 8005442:	f7fc fce5 	bl	8001e10 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	2202      	movs	r2, #2
 800544a:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005458:	b29b      	uxth	r3, r3
 800545a:	1ad3      	subs	r3, r2, r3
 800545c:	b29b      	uxth	r3, r3
 800545e:	4619      	mov	r1, r3
 8005460:	6878      	ldr	r0, [r7, #4]
 8005462:	f000 f8fb 	bl	800565c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005466:	e0df      	b.n	8005628 <HAL_UART_IRQHandler+0x638>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005474:	b29b      	uxth	r3, r3
 8005476:	1ad3      	subs	r3, r2, r3
 8005478:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005482:	b29b      	uxth	r3, r3
 8005484:	2b00      	cmp	r3, #0
 8005486:	f000 80d1 	beq.w	800562c <HAL_UART_IRQHandler+0x63c>
          && (nb_rx_data > 0U))
 800548a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800548e:	2b00      	cmp	r3, #0
 8005490:	f000 80cc 	beq.w	800562c <HAL_UART_IRQHandler+0x63c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800549a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800549c:	e853 3f00 	ldrex	r3, [r3]
 80054a0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80054a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80054a4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80054a8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	461a      	mov	r2, r3
 80054b2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80054b6:	647b      	str	r3, [r7, #68]	@ 0x44
 80054b8:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054ba:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80054bc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80054be:	e841 2300 	strex	r3, r2, [r1]
 80054c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80054c4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d1e4      	bne.n	8005494 <HAL_UART_IRQHandler+0x4a4>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	3308      	adds	r3, #8
 80054d0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054d4:	e853 3f00 	ldrex	r3, [r3]
 80054d8:	623b      	str	r3, [r7, #32]
   return(result);
 80054da:	6a3b      	ldr	r3, [r7, #32]
 80054dc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80054e0:	f023 0301 	bic.w	r3, r3, #1
 80054e4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	3308      	adds	r3, #8
 80054ee:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80054f2:	633a      	str	r2, [r7, #48]	@ 0x30
 80054f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054f6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80054f8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80054fa:	e841 2300 	strex	r3, r2, [r1]
 80054fe:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005500:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005502:	2b00      	cmp	r3, #0
 8005504:	d1e1      	bne.n	80054ca <HAL_UART_IRQHandler+0x4da>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	2220      	movs	r2, #32
 800550a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	2200      	movs	r2, #0
 8005512:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	2200      	movs	r2, #0
 8005518:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005520:	693b      	ldr	r3, [r7, #16]
 8005522:	e853 3f00 	ldrex	r3, [r3]
 8005526:	60fb      	str	r3, [r7, #12]
   return(result);
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	f023 0310 	bic.w	r3, r3, #16
 800552e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	461a      	mov	r2, r3
 8005538:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800553c:	61fb      	str	r3, [r7, #28]
 800553e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005540:	69b9      	ldr	r1, [r7, #24]
 8005542:	69fa      	ldr	r2, [r7, #28]
 8005544:	e841 2300 	strex	r3, r2, [r1]
 8005548:	617b      	str	r3, [r7, #20]
   return(result);
 800554a:	697b      	ldr	r3, [r7, #20]
 800554c:	2b00      	cmp	r3, #0
 800554e:	d1e4      	bne.n	800551a <HAL_UART_IRQHandler+0x52a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	2202      	movs	r2, #2
 8005554:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005556:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800555a:	4619      	mov	r1, r3
 800555c:	6878      	ldr	r0, [r7, #4]
 800555e:	f000 f87d 	bl	800565c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005562:	e063      	b.n	800562c <HAL_UART_IRQHandler+0x63c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8005564:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005568:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800556c:	2b00      	cmp	r3, #0
 800556e:	d00e      	beq.n	800558e <HAL_UART_IRQHandler+0x59e>
 8005570:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005574:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005578:	2b00      	cmp	r3, #0
 800557a:	d008      	beq.n	800558e <HAL_UART_IRQHandler+0x59e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8005584:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8005586:	6878      	ldr	r0, [r7, #4]
 8005588:	f001 fc64 	bl	8006e54 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800558c:	e051      	b.n	8005632 <HAL_UART_IRQHandler+0x642>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800558e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005592:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005596:	2b00      	cmp	r3, #0
 8005598:	d014      	beq.n	80055c4 <HAL_UART_IRQHandler+0x5d4>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800559a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800559e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d105      	bne.n	80055b2 <HAL_UART_IRQHandler+0x5c2>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80055a6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80055aa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d008      	beq.n	80055c4 <HAL_UART_IRQHandler+0x5d4>
  {
    if (huart->TxISR != NULL)
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d03a      	beq.n	8005630 <HAL_UART_IRQHandler+0x640>
    {
      huart->TxISR(huart);
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80055be:	6878      	ldr	r0, [r7, #4]
 80055c0:	4798      	blx	r3
    }
    return;
 80055c2:	e035      	b.n	8005630 <HAL_UART_IRQHandler+0x640>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80055c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80055c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d009      	beq.n	80055e4 <HAL_UART_IRQHandler+0x5f4>
 80055d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80055d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d003      	beq.n	80055e4 <HAL_UART_IRQHandler+0x5f4>
  {
    UART_EndTransmit_IT(huart);
 80055dc:	6878      	ldr	r0, [r7, #4]
 80055de:	f000 fef1 	bl	80063c4 <UART_EndTransmit_IT>
    return;
 80055e2:	e026      	b.n	8005632 <HAL_UART_IRQHandler+0x642>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80055e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80055e8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d009      	beq.n	8005604 <HAL_UART_IRQHandler+0x614>
 80055f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80055f4:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d003      	beq.n	8005604 <HAL_UART_IRQHandler+0x614>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80055fc:	6878      	ldr	r0, [r7, #4]
 80055fe:	f001 fc3b 	bl	8006e78 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005602:	e016      	b.n	8005632 <HAL_UART_IRQHandler+0x642>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8005604:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005608:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800560c:	2b00      	cmp	r3, #0
 800560e:	d010      	beq.n	8005632 <HAL_UART_IRQHandler+0x642>
 8005610:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005614:	2b00      	cmp	r3, #0
 8005616:	da0c      	bge.n	8005632 <HAL_UART_IRQHandler+0x642>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8005618:	6878      	ldr	r0, [r7, #4]
 800561a:	f001 fc24 	bl	8006e66 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800561e:	e008      	b.n	8005632 <HAL_UART_IRQHandler+0x642>
      return;
 8005620:	bf00      	nop
 8005622:	e006      	b.n	8005632 <HAL_UART_IRQHandler+0x642>
    return;
 8005624:	bf00      	nop
 8005626:	e004      	b.n	8005632 <HAL_UART_IRQHandler+0x642>
      return;
 8005628:	bf00      	nop
 800562a:	e002      	b.n	8005632 <HAL_UART_IRQHandler+0x642>
      return;
 800562c:	bf00      	nop
 800562e:	e000      	b.n	8005632 <HAL_UART_IRQHandler+0x642>
    return;
 8005630:	bf00      	nop
  }
}
 8005632:	37e8      	adds	r7, #232	@ 0xe8
 8005634:	46bd      	mov	sp, r7
 8005636:	bd80      	pop	{r7, pc}

08005638 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005638:	b480      	push	{r7}
 800563a:	b083      	sub	sp, #12
 800563c:	af00      	add	r7, sp, #0
 800563e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8005640:	bf00      	nop
 8005642:	370c      	adds	r7, #12
 8005644:	46bd      	mov	sp, r7
 8005646:	bc80      	pop	{r7}
 8005648:	4770      	bx	lr

0800564a <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800564a:	b480      	push	{r7}
 800564c:	b083      	sub	sp, #12
 800564e:	af00      	add	r7, sp, #0
 8005650:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8005652:	bf00      	nop
 8005654:	370c      	adds	r7, #12
 8005656:	46bd      	mov	sp, r7
 8005658:	bc80      	pop	{r7}
 800565a:	4770      	bx	lr

0800565c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800565c:	b480      	push	{r7}
 800565e:	b083      	sub	sp, #12
 8005660:	af00      	add	r7, sp, #0
 8005662:	6078      	str	r0, [r7, #4]
 8005664:	460b      	mov	r3, r1
 8005666:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005668:	bf00      	nop
 800566a:	370c      	adds	r7, #12
 800566c:	46bd      	mov	sp, r7
 800566e:	bc80      	pop	{r7}
 8005670:	4770      	bx	lr
	...

08005674 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005674:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005678:	b08c      	sub	sp, #48	@ 0x30
 800567a:	af00      	add	r7, sp, #0
 800567c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800567e:	2300      	movs	r3, #0
 8005680:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005684:	697b      	ldr	r3, [r7, #20]
 8005686:	689a      	ldr	r2, [r3, #8]
 8005688:	697b      	ldr	r3, [r7, #20]
 800568a:	691b      	ldr	r3, [r3, #16]
 800568c:	431a      	orrs	r2, r3
 800568e:	697b      	ldr	r3, [r7, #20]
 8005690:	695b      	ldr	r3, [r3, #20]
 8005692:	431a      	orrs	r2, r3
 8005694:	697b      	ldr	r3, [r7, #20]
 8005696:	69db      	ldr	r3, [r3, #28]
 8005698:	4313      	orrs	r3, r2
 800569a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800569c:	697b      	ldr	r3, [r7, #20]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	681a      	ldr	r2, [r3, #0]
 80056a2:	4b94      	ldr	r3, [pc, #592]	@ (80058f4 <UART_SetConfig+0x280>)
 80056a4:	4013      	ands	r3, r2
 80056a6:	697a      	ldr	r2, [r7, #20]
 80056a8:	6812      	ldr	r2, [r2, #0]
 80056aa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80056ac:	430b      	orrs	r3, r1
 80056ae:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80056b0:	697b      	ldr	r3, [r7, #20]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	685b      	ldr	r3, [r3, #4]
 80056b6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80056ba:	697b      	ldr	r3, [r7, #20]
 80056bc:	68da      	ldr	r2, [r3, #12]
 80056be:	697b      	ldr	r3, [r7, #20]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	430a      	orrs	r2, r1
 80056c4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80056c6:	697b      	ldr	r3, [r7, #20]
 80056c8:	699b      	ldr	r3, [r3, #24]
 80056ca:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80056cc:	697b      	ldr	r3, [r7, #20]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	4a89      	ldr	r2, [pc, #548]	@ (80058f8 <UART_SetConfig+0x284>)
 80056d2:	4293      	cmp	r3, r2
 80056d4:	d004      	beq.n	80056e0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80056d6:	697b      	ldr	r3, [r7, #20]
 80056d8:	6a1b      	ldr	r3, [r3, #32]
 80056da:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80056dc:	4313      	orrs	r3, r2
 80056de:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80056e0:	697b      	ldr	r3, [r7, #20]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	689b      	ldr	r3, [r3, #8]
 80056e6:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 80056ea:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 80056ee:	697a      	ldr	r2, [r7, #20]
 80056f0:	6812      	ldr	r2, [r2, #0]
 80056f2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80056f4:	430b      	orrs	r3, r1
 80056f6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80056f8:	697b      	ldr	r3, [r7, #20]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056fe:	f023 010f 	bic.w	r1, r3, #15
 8005702:	697b      	ldr	r3, [r7, #20]
 8005704:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005706:	697b      	ldr	r3, [r7, #20]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	430a      	orrs	r2, r1
 800570c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800570e:	697b      	ldr	r3, [r7, #20]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	4a7a      	ldr	r2, [pc, #488]	@ (80058fc <UART_SetConfig+0x288>)
 8005714:	4293      	cmp	r3, r2
 8005716:	d127      	bne.n	8005768 <UART_SetConfig+0xf4>
 8005718:	2003      	movs	r0, #3
 800571a:	f7ff fb2b 	bl	8004d74 <LL_RCC_GetUSARTClockSource>
 800571e:	4603      	mov	r3, r0
 8005720:	f5a3 3340 	sub.w	r3, r3, #196608	@ 0x30000
 8005724:	2b03      	cmp	r3, #3
 8005726:	d81b      	bhi.n	8005760 <UART_SetConfig+0xec>
 8005728:	a201      	add	r2, pc, #4	@ (adr r2, 8005730 <UART_SetConfig+0xbc>)
 800572a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800572e:	bf00      	nop
 8005730:	08005741 	.word	0x08005741
 8005734:	08005751 	.word	0x08005751
 8005738:	08005749 	.word	0x08005749
 800573c:	08005759 	.word	0x08005759
 8005740:	2301      	movs	r3, #1
 8005742:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005746:	e080      	b.n	800584a <UART_SetConfig+0x1d6>
 8005748:	2302      	movs	r3, #2
 800574a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800574e:	e07c      	b.n	800584a <UART_SetConfig+0x1d6>
 8005750:	2304      	movs	r3, #4
 8005752:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005756:	e078      	b.n	800584a <UART_SetConfig+0x1d6>
 8005758:	2308      	movs	r3, #8
 800575a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800575e:	e074      	b.n	800584a <UART_SetConfig+0x1d6>
 8005760:	2310      	movs	r3, #16
 8005762:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005766:	e070      	b.n	800584a <UART_SetConfig+0x1d6>
 8005768:	697b      	ldr	r3, [r7, #20]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	4a64      	ldr	r2, [pc, #400]	@ (8005900 <UART_SetConfig+0x28c>)
 800576e:	4293      	cmp	r3, r2
 8005770:	d138      	bne.n	80057e4 <UART_SetConfig+0x170>
 8005772:	200c      	movs	r0, #12
 8005774:	f7ff fafe 	bl	8004d74 <LL_RCC_GetUSARTClockSource>
 8005778:	4603      	mov	r3, r0
 800577a:	f5a3 2340 	sub.w	r3, r3, #786432	@ 0xc0000
 800577e:	2b0c      	cmp	r3, #12
 8005780:	d82c      	bhi.n	80057dc <UART_SetConfig+0x168>
 8005782:	a201      	add	r2, pc, #4	@ (adr r2, 8005788 <UART_SetConfig+0x114>)
 8005784:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005788:	080057bd 	.word	0x080057bd
 800578c:	080057dd 	.word	0x080057dd
 8005790:	080057dd 	.word	0x080057dd
 8005794:	080057dd 	.word	0x080057dd
 8005798:	080057cd 	.word	0x080057cd
 800579c:	080057dd 	.word	0x080057dd
 80057a0:	080057dd 	.word	0x080057dd
 80057a4:	080057dd 	.word	0x080057dd
 80057a8:	080057c5 	.word	0x080057c5
 80057ac:	080057dd 	.word	0x080057dd
 80057b0:	080057dd 	.word	0x080057dd
 80057b4:	080057dd 	.word	0x080057dd
 80057b8:	080057d5 	.word	0x080057d5
 80057bc:	2300      	movs	r3, #0
 80057be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80057c2:	e042      	b.n	800584a <UART_SetConfig+0x1d6>
 80057c4:	2302      	movs	r3, #2
 80057c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80057ca:	e03e      	b.n	800584a <UART_SetConfig+0x1d6>
 80057cc:	2304      	movs	r3, #4
 80057ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80057d2:	e03a      	b.n	800584a <UART_SetConfig+0x1d6>
 80057d4:	2308      	movs	r3, #8
 80057d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80057da:	e036      	b.n	800584a <UART_SetConfig+0x1d6>
 80057dc:	2310      	movs	r3, #16
 80057de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80057e2:	e032      	b.n	800584a <UART_SetConfig+0x1d6>
 80057e4:	697b      	ldr	r3, [r7, #20]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	4a43      	ldr	r2, [pc, #268]	@ (80058f8 <UART_SetConfig+0x284>)
 80057ea:	4293      	cmp	r3, r2
 80057ec:	d12a      	bne.n	8005844 <UART_SetConfig+0x1d0>
 80057ee:	f44f 6040 	mov.w	r0, #3072	@ 0xc00
 80057f2:	f7ff fad1 	bl	8004d98 <LL_RCC_GetLPUARTClockSource>
 80057f6:	4603      	mov	r3, r0
 80057f8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80057fc:	d01a      	beq.n	8005834 <UART_SetConfig+0x1c0>
 80057fe:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005802:	d81b      	bhi.n	800583c <UART_SetConfig+0x1c8>
 8005804:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005808:	d00c      	beq.n	8005824 <UART_SetConfig+0x1b0>
 800580a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800580e:	d815      	bhi.n	800583c <UART_SetConfig+0x1c8>
 8005810:	2b00      	cmp	r3, #0
 8005812:	d003      	beq.n	800581c <UART_SetConfig+0x1a8>
 8005814:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005818:	d008      	beq.n	800582c <UART_SetConfig+0x1b8>
 800581a:	e00f      	b.n	800583c <UART_SetConfig+0x1c8>
 800581c:	2300      	movs	r3, #0
 800581e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005822:	e012      	b.n	800584a <UART_SetConfig+0x1d6>
 8005824:	2302      	movs	r3, #2
 8005826:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800582a:	e00e      	b.n	800584a <UART_SetConfig+0x1d6>
 800582c:	2304      	movs	r3, #4
 800582e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005832:	e00a      	b.n	800584a <UART_SetConfig+0x1d6>
 8005834:	2308      	movs	r3, #8
 8005836:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800583a:	e006      	b.n	800584a <UART_SetConfig+0x1d6>
 800583c:	2310      	movs	r3, #16
 800583e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005842:	e002      	b.n	800584a <UART_SetConfig+0x1d6>
 8005844:	2310      	movs	r3, #16
 8005846:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800584a:	697b      	ldr	r3, [r7, #20]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	4a2a      	ldr	r2, [pc, #168]	@ (80058f8 <UART_SetConfig+0x284>)
 8005850:	4293      	cmp	r3, r2
 8005852:	f040 80a4 	bne.w	800599e <UART_SetConfig+0x32a>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005856:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800585a:	2b08      	cmp	r3, #8
 800585c:	d823      	bhi.n	80058a6 <UART_SetConfig+0x232>
 800585e:	a201      	add	r2, pc, #4	@ (adr r2, 8005864 <UART_SetConfig+0x1f0>)
 8005860:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005864:	08005889 	.word	0x08005889
 8005868:	080058a7 	.word	0x080058a7
 800586c:	08005891 	.word	0x08005891
 8005870:	080058a7 	.word	0x080058a7
 8005874:	08005897 	.word	0x08005897
 8005878:	080058a7 	.word	0x080058a7
 800587c:	080058a7 	.word	0x080058a7
 8005880:	080058a7 	.word	0x080058a7
 8005884:	0800589f 	.word	0x0800589f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005888:	f7fd ff3a 	bl	8003700 <HAL_RCC_GetPCLK1Freq>
 800588c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800588e:	e010      	b.n	80058b2 <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005890:	4b1c      	ldr	r3, [pc, #112]	@ (8005904 <UART_SetConfig+0x290>)
 8005892:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005894:	e00d      	b.n	80058b2 <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005896:	f7fd fe7f 	bl	8003598 <HAL_RCC_GetSysClockFreq>
 800589a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800589c:	e009      	b.n	80058b2 <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800589e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80058a2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80058a4:	e005      	b.n	80058b2 <UART_SetConfig+0x23e>
      default:
        pclk = 0U;
 80058a6:	2300      	movs	r3, #0
 80058a8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80058aa:	2301      	movs	r3, #1
 80058ac:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80058b0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80058b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	f000 8137 	beq.w	8005b28 <UART_SetConfig+0x4b4>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80058ba:	697b      	ldr	r3, [r7, #20]
 80058bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058be:	4a12      	ldr	r2, [pc, #72]	@ (8005908 <UART_SetConfig+0x294>)
 80058c0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80058c4:	461a      	mov	r2, r3
 80058c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058c8:	fbb3 f3f2 	udiv	r3, r3, r2
 80058cc:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80058ce:	697b      	ldr	r3, [r7, #20]
 80058d0:	685a      	ldr	r2, [r3, #4]
 80058d2:	4613      	mov	r3, r2
 80058d4:	005b      	lsls	r3, r3, #1
 80058d6:	4413      	add	r3, r2
 80058d8:	69ba      	ldr	r2, [r7, #24]
 80058da:	429a      	cmp	r2, r3
 80058dc:	d305      	bcc.n	80058ea <UART_SetConfig+0x276>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80058de:	697b      	ldr	r3, [r7, #20]
 80058e0:	685b      	ldr	r3, [r3, #4]
 80058e2:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80058e4:	69ba      	ldr	r2, [r7, #24]
 80058e6:	429a      	cmp	r2, r3
 80058e8:	d910      	bls.n	800590c <UART_SetConfig+0x298>
      {
        ret = HAL_ERROR;
 80058ea:	2301      	movs	r3, #1
 80058ec:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80058f0:	e11a      	b.n	8005b28 <UART_SetConfig+0x4b4>
 80058f2:	bf00      	nop
 80058f4:	cfff69f3 	.word	0xcfff69f3
 80058f8:	40008000 	.word	0x40008000
 80058fc:	40013800 	.word	0x40013800
 8005900:	40004400 	.word	0x40004400
 8005904:	00f42400 	.word	0x00f42400
 8005908:	0800bb3c 	.word	0x0800bb3c
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800590c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800590e:	2200      	movs	r2, #0
 8005910:	60bb      	str	r3, [r7, #8]
 8005912:	60fa      	str	r2, [r7, #12]
 8005914:	697b      	ldr	r3, [r7, #20]
 8005916:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005918:	4a8e      	ldr	r2, [pc, #568]	@ (8005b54 <UART_SetConfig+0x4e0>)
 800591a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800591e:	b29b      	uxth	r3, r3
 8005920:	2200      	movs	r2, #0
 8005922:	603b      	str	r3, [r7, #0]
 8005924:	607a      	str	r2, [r7, #4]
 8005926:	e9d7 2300 	ldrd	r2, r3, [r7]
 800592a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800592e:	f7fa fc2b 	bl	8000188 <__aeabi_uldivmod>
 8005932:	4602      	mov	r2, r0
 8005934:	460b      	mov	r3, r1
 8005936:	4610      	mov	r0, r2
 8005938:	4619      	mov	r1, r3
 800593a:	f04f 0200 	mov.w	r2, #0
 800593e:	f04f 0300 	mov.w	r3, #0
 8005942:	020b      	lsls	r3, r1, #8
 8005944:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8005948:	0202      	lsls	r2, r0, #8
 800594a:	6979      	ldr	r1, [r7, #20]
 800594c:	6849      	ldr	r1, [r1, #4]
 800594e:	0849      	lsrs	r1, r1, #1
 8005950:	2000      	movs	r0, #0
 8005952:	460c      	mov	r4, r1
 8005954:	4605      	mov	r5, r0
 8005956:	eb12 0804 	adds.w	r8, r2, r4
 800595a:	eb43 0905 	adc.w	r9, r3, r5
 800595e:	697b      	ldr	r3, [r7, #20]
 8005960:	685b      	ldr	r3, [r3, #4]
 8005962:	2200      	movs	r2, #0
 8005964:	469a      	mov	sl, r3
 8005966:	4693      	mov	fp, r2
 8005968:	4652      	mov	r2, sl
 800596a:	465b      	mov	r3, fp
 800596c:	4640      	mov	r0, r8
 800596e:	4649      	mov	r1, r9
 8005970:	f7fa fc0a 	bl	8000188 <__aeabi_uldivmod>
 8005974:	4602      	mov	r2, r0
 8005976:	460b      	mov	r3, r1
 8005978:	4613      	mov	r3, r2
 800597a:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800597c:	6a3b      	ldr	r3, [r7, #32]
 800597e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005982:	d308      	bcc.n	8005996 <UART_SetConfig+0x322>
 8005984:	6a3b      	ldr	r3, [r7, #32]
 8005986:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800598a:	d204      	bcs.n	8005996 <UART_SetConfig+0x322>
        {
          huart->Instance->BRR = usartdiv;
 800598c:	697b      	ldr	r3, [r7, #20]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	6a3a      	ldr	r2, [r7, #32]
 8005992:	60da      	str	r2, [r3, #12]
 8005994:	e0c8      	b.n	8005b28 <UART_SetConfig+0x4b4>
        }
        else
        {
          ret = HAL_ERROR;
 8005996:	2301      	movs	r3, #1
 8005998:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800599c:	e0c4      	b.n	8005b28 <UART_SetConfig+0x4b4>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800599e:	697b      	ldr	r3, [r7, #20]
 80059a0:	69db      	ldr	r3, [r3, #28]
 80059a2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80059a6:	d167      	bne.n	8005a78 <UART_SetConfig+0x404>
  {
    switch (clocksource)
 80059a8:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80059ac:	2b08      	cmp	r3, #8
 80059ae:	d828      	bhi.n	8005a02 <UART_SetConfig+0x38e>
 80059b0:	a201      	add	r2, pc, #4	@ (adr r2, 80059b8 <UART_SetConfig+0x344>)
 80059b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059b6:	bf00      	nop
 80059b8:	080059dd 	.word	0x080059dd
 80059bc:	080059e5 	.word	0x080059e5
 80059c0:	080059ed 	.word	0x080059ed
 80059c4:	08005a03 	.word	0x08005a03
 80059c8:	080059f3 	.word	0x080059f3
 80059cc:	08005a03 	.word	0x08005a03
 80059d0:	08005a03 	.word	0x08005a03
 80059d4:	08005a03 	.word	0x08005a03
 80059d8:	080059fb 	.word	0x080059fb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80059dc:	f7fd fe90 	bl	8003700 <HAL_RCC_GetPCLK1Freq>
 80059e0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80059e2:	e014      	b.n	8005a0e <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80059e4:	f7fd fe9e 	bl	8003724 <HAL_RCC_GetPCLK2Freq>
 80059e8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80059ea:	e010      	b.n	8005a0e <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80059ec:	4b5a      	ldr	r3, [pc, #360]	@ (8005b58 <UART_SetConfig+0x4e4>)
 80059ee:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80059f0:	e00d      	b.n	8005a0e <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80059f2:	f7fd fdd1 	bl	8003598 <HAL_RCC_GetSysClockFreq>
 80059f6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80059f8:	e009      	b.n	8005a0e <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80059fa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80059fe:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005a00:	e005      	b.n	8005a0e <UART_SetConfig+0x39a>
      default:
        pclk = 0U;
 8005a02:	2300      	movs	r3, #0
 8005a04:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8005a06:	2301      	movs	r3, #1
 8005a08:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005a0c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005a0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	f000 8089 	beq.w	8005b28 <UART_SetConfig+0x4b4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005a16:	697b      	ldr	r3, [r7, #20]
 8005a18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a1a:	4a4e      	ldr	r2, [pc, #312]	@ (8005b54 <UART_SetConfig+0x4e0>)
 8005a1c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005a20:	461a      	mov	r2, r3
 8005a22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a24:	fbb3 f3f2 	udiv	r3, r3, r2
 8005a28:	005a      	lsls	r2, r3, #1
 8005a2a:	697b      	ldr	r3, [r7, #20]
 8005a2c:	685b      	ldr	r3, [r3, #4]
 8005a2e:	085b      	lsrs	r3, r3, #1
 8005a30:	441a      	add	r2, r3
 8005a32:	697b      	ldr	r3, [r7, #20]
 8005a34:	685b      	ldr	r3, [r3, #4]
 8005a36:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a3a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005a3c:	6a3b      	ldr	r3, [r7, #32]
 8005a3e:	2b0f      	cmp	r3, #15
 8005a40:	d916      	bls.n	8005a70 <UART_SetConfig+0x3fc>
 8005a42:	6a3b      	ldr	r3, [r7, #32]
 8005a44:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005a48:	d212      	bcs.n	8005a70 <UART_SetConfig+0x3fc>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005a4a:	6a3b      	ldr	r3, [r7, #32]
 8005a4c:	b29b      	uxth	r3, r3
 8005a4e:	f023 030f 	bic.w	r3, r3, #15
 8005a52:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005a54:	6a3b      	ldr	r3, [r7, #32]
 8005a56:	085b      	lsrs	r3, r3, #1
 8005a58:	b29b      	uxth	r3, r3
 8005a5a:	f003 0307 	and.w	r3, r3, #7
 8005a5e:	b29a      	uxth	r2, r3
 8005a60:	8bfb      	ldrh	r3, [r7, #30]
 8005a62:	4313      	orrs	r3, r2
 8005a64:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8005a66:	697b      	ldr	r3, [r7, #20]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	8bfa      	ldrh	r2, [r7, #30]
 8005a6c:	60da      	str	r2, [r3, #12]
 8005a6e:	e05b      	b.n	8005b28 <UART_SetConfig+0x4b4>
      }
      else
      {
        ret = HAL_ERROR;
 8005a70:	2301      	movs	r3, #1
 8005a72:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005a76:	e057      	b.n	8005b28 <UART_SetConfig+0x4b4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005a78:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005a7c:	2b08      	cmp	r3, #8
 8005a7e:	d828      	bhi.n	8005ad2 <UART_SetConfig+0x45e>
 8005a80:	a201      	add	r2, pc, #4	@ (adr r2, 8005a88 <UART_SetConfig+0x414>)
 8005a82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a86:	bf00      	nop
 8005a88:	08005aad 	.word	0x08005aad
 8005a8c:	08005ab5 	.word	0x08005ab5
 8005a90:	08005abd 	.word	0x08005abd
 8005a94:	08005ad3 	.word	0x08005ad3
 8005a98:	08005ac3 	.word	0x08005ac3
 8005a9c:	08005ad3 	.word	0x08005ad3
 8005aa0:	08005ad3 	.word	0x08005ad3
 8005aa4:	08005ad3 	.word	0x08005ad3
 8005aa8:	08005acb 	.word	0x08005acb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005aac:	f7fd fe28 	bl	8003700 <HAL_RCC_GetPCLK1Freq>
 8005ab0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005ab2:	e014      	b.n	8005ade <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005ab4:	f7fd fe36 	bl	8003724 <HAL_RCC_GetPCLK2Freq>
 8005ab8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005aba:	e010      	b.n	8005ade <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005abc:	4b26      	ldr	r3, [pc, #152]	@ (8005b58 <UART_SetConfig+0x4e4>)
 8005abe:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005ac0:	e00d      	b.n	8005ade <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005ac2:	f7fd fd69 	bl	8003598 <HAL_RCC_GetSysClockFreq>
 8005ac6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005ac8:	e009      	b.n	8005ade <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005aca:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005ace:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005ad0:	e005      	b.n	8005ade <UART_SetConfig+0x46a>
      default:
        pclk = 0U;
 8005ad2:	2300      	movs	r3, #0
 8005ad4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8005ad6:	2301      	movs	r3, #1
 8005ad8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005adc:	bf00      	nop
    }

    if (pclk != 0U)
 8005ade:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d021      	beq.n	8005b28 <UART_SetConfig+0x4b4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005ae4:	697b      	ldr	r3, [r7, #20]
 8005ae6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ae8:	4a1a      	ldr	r2, [pc, #104]	@ (8005b54 <UART_SetConfig+0x4e0>)
 8005aea:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005aee:	461a      	mov	r2, r3
 8005af0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005af2:	fbb3 f2f2 	udiv	r2, r3, r2
 8005af6:	697b      	ldr	r3, [r7, #20]
 8005af8:	685b      	ldr	r3, [r3, #4]
 8005afa:	085b      	lsrs	r3, r3, #1
 8005afc:	441a      	add	r2, r3
 8005afe:	697b      	ldr	r3, [r7, #20]
 8005b00:	685b      	ldr	r3, [r3, #4]
 8005b02:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b06:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005b08:	6a3b      	ldr	r3, [r7, #32]
 8005b0a:	2b0f      	cmp	r3, #15
 8005b0c:	d909      	bls.n	8005b22 <UART_SetConfig+0x4ae>
 8005b0e:	6a3b      	ldr	r3, [r7, #32]
 8005b10:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005b14:	d205      	bcs.n	8005b22 <UART_SetConfig+0x4ae>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005b16:	6a3b      	ldr	r3, [r7, #32]
 8005b18:	b29a      	uxth	r2, r3
 8005b1a:	697b      	ldr	r3, [r7, #20]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	60da      	str	r2, [r3, #12]
 8005b20:	e002      	b.n	8005b28 <UART_SetConfig+0x4b4>
      }
      else
      {
        ret = HAL_ERROR;
 8005b22:	2301      	movs	r3, #1
 8005b24:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8005b28:	697b      	ldr	r3, [r7, #20]
 8005b2a:	2201      	movs	r2, #1
 8005b2c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8005b30:	697b      	ldr	r3, [r7, #20]
 8005b32:	2201      	movs	r2, #1
 8005b34:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005b38:	697b      	ldr	r3, [r7, #20]
 8005b3a:	2200      	movs	r2, #0
 8005b3c:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8005b3e:	697b      	ldr	r3, [r7, #20]
 8005b40:	2200      	movs	r2, #0
 8005b42:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8005b44:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8005b48:	4618      	mov	r0, r3
 8005b4a:	3730      	adds	r7, #48	@ 0x30
 8005b4c:	46bd      	mov	sp, r7
 8005b4e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005b52:	bf00      	nop
 8005b54:	0800bb3c 	.word	0x0800bb3c
 8005b58:	00f42400 	.word	0x00f42400

08005b5c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005b5c:	b480      	push	{r7}
 8005b5e:	b083      	sub	sp, #12
 8005b60:	af00      	add	r7, sp, #0
 8005b62:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b68:	f003 0308 	and.w	r3, r3, #8
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	d00a      	beq.n	8005b86 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	685b      	ldr	r3, [r3, #4]
 8005b76:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	430a      	orrs	r2, r1
 8005b84:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b8a:	f003 0301 	and.w	r3, r3, #1
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d00a      	beq.n	8005ba8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	685b      	ldr	r3, [r3, #4]
 8005b98:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	430a      	orrs	r2, r1
 8005ba6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bac:	f003 0302 	and.w	r3, r3, #2
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d00a      	beq.n	8005bca <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	685b      	ldr	r3, [r3, #4]
 8005bba:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	430a      	orrs	r2, r1
 8005bc8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bce:	f003 0304 	and.w	r3, r3, #4
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d00a      	beq.n	8005bec <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	685b      	ldr	r3, [r3, #4]
 8005bdc:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	430a      	orrs	r2, r1
 8005bea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bf0:	f003 0310 	and.w	r3, r3, #16
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d00a      	beq.n	8005c0e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	689b      	ldr	r3, [r3, #8]
 8005bfe:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	430a      	orrs	r2, r1
 8005c0c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c12:	f003 0320 	and.w	r3, r3, #32
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d00a      	beq.n	8005c30 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	689b      	ldr	r3, [r3, #8]
 8005c20:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	430a      	orrs	r2, r1
 8005c2e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c34:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d01a      	beq.n	8005c72 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	685b      	ldr	r3, [r3, #4]
 8005c42:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	430a      	orrs	r2, r1
 8005c50:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c56:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005c5a:	d10a      	bne.n	8005c72 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	685b      	ldr	r3, [r3, #4]
 8005c62:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	430a      	orrs	r2, r1
 8005c70:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c76:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d00a      	beq.n	8005c94 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	685b      	ldr	r3, [r3, #4]
 8005c84:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	430a      	orrs	r2, r1
 8005c92:	605a      	str	r2, [r3, #4]
  }
}
 8005c94:	bf00      	nop
 8005c96:	370c      	adds	r7, #12
 8005c98:	46bd      	mov	sp, r7
 8005c9a:	bc80      	pop	{r7}
 8005c9c:	4770      	bx	lr

08005c9e <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005c9e:	b580      	push	{r7, lr}
 8005ca0:	b086      	sub	sp, #24
 8005ca2:	af02      	add	r7, sp, #8
 8005ca4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	2200      	movs	r2, #0
 8005caa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005cae:	f7fb f8bb 	bl	8000e28 <HAL_GetTick>
 8005cb2:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	f003 0308 	and.w	r3, r3, #8
 8005cbe:	2b08      	cmp	r3, #8
 8005cc0:	d10e      	bne.n	8005ce0 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005cc2:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005cc6:	9300      	str	r3, [sp, #0]
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	2200      	movs	r2, #0
 8005ccc:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005cd0:	6878      	ldr	r0, [r7, #4]
 8005cd2:	f000 f832 	bl	8005d3a <UART_WaitOnFlagUntilTimeout>
 8005cd6:	4603      	mov	r3, r0
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d001      	beq.n	8005ce0 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005cdc:	2303      	movs	r3, #3
 8005cde:	e028      	b.n	8005d32 <UART_CheckIdleState+0x94>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	f003 0304 	and.w	r3, r3, #4
 8005cea:	2b04      	cmp	r3, #4
 8005cec:	d10e      	bne.n	8005d0c <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005cee:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005cf2:	9300      	str	r3, [sp, #0]
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	2200      	movs	r2, #0
 8005cf8:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005cfc:	6878      	ldr	r0, [r7, #4]
 8005cfe:	f000 f81c 	bl	8005d3a <UART_WaitOnFlagUntilTimeout>
 8005d02:	4603      	mov	r3, r0
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d001      	beq.n	8005d0c <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005d08:	2303      	movs	r3, #3
 8005d0a:	e012      	b.n	8005d32 <UART_CheckIdleState+0x94>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	2220      	movs	r2, #32
 8005d10:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	2220      	movs	r2, #32
 8005d18:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	2200      	movs	r2, #0
 8005d20:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	2200      	movs	r2, #0
 8005d26:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	2200      	movs	r2, #0
 8005d2c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005d30:	2300      	movs	r3, #0
}
 8005d32:	4618      	mov	r0, r3
 8005d34:	3710      	adds	r7, #16
 8005d36:	46bd      	mov	sp, r7
 8005d38:	bd80      	pop	{r7, pc}

08005d3a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005d3a:	b580      	push	{r7, lr}
 8005d3c:	b09c      	sub	sp, #112	@ 0x70
 8005d3e:	af00      	add	r7, sp, #0
 8005d40:	60f8      	str	r0, [r7, #12]
 8005d42:	60b9      	str	r1, [r7, #8]
 8005d44:	603b      	str	r3, [r7, #0]
 8005d46:	4613      	mov	r3, r2
 8005d48:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005d4a:	e0af      	b.n	8005eac <UART_WaitOnFlagUntilTimeout+0x172>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005d4c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005d4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d52:	f000 80ab 	beq.w	8005eac <UART_WaitOnFlagUntilTimeout+0x172>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005d56:	f7fb f867 	bl	8000e28 <HAL_GetTick>
 8005d5a:	4602      	mov	r2, r0
 8005d5c:	683b      	ldr	r3, [r7, #0]
 8005d5e:	1ad3      	subs	r3, r2, r3
 8005d60:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8005d62:	429a      	cmp	r2, r3
 8005d64:	d302      	bcc.n	8005d6c <UART_WaitOnFlagUntilTimeout+0x32>
 8005d66:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d140      	bne.n	8005dee <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d72:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005d74:	e853 3f00 	ldrex	r3, [r3]
 8005d78:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8005d7a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005d7c:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 8005d80:	667b      	str	r3, [r7, #100]	@ 0x64
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	461a      	mov	r2, r3
 8005d88:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005d8a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005d8c:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d8e:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8005d90:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8005d92:	e841 2300 	strex	r3, r2, [r1]
 8005d96:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8005d98:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d1e6      	bne.n	8005d6c <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	3308      	adds	r3, #8
 8005da4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005da6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005da8:	e853 3f00 	ldrex	r3, [r3]
 8005dac:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005dae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005db0:	f023 0301 	bic.w	r3, r3, #1
 8005db4:	663b      	str	r3, [r7, #96]	@ 0x60
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	3308      	adds	r3, #8
 8005dbc:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8005dbe:	64ba      	str	r2, [r7, #72]	@ 0x48
 8005dc0:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005dc2:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8005dc4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005dc6:	e841 2300 	strex	r3, r2, [r1]
 8005dca:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8005dcc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d1e5      	bne.n	8005d9e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	2220      	movs	r2, #32
 8005dd6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        huart->RxState = HAL_UART_STATE_READY;
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	2220      	movs	r2, #32
 8005dde:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        __HAL_UNLOCK(huart);
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	2200      	movs	r2, #0
 8005de6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

        return HAL_TIMEOUT;
 8005dea:	2303      	movs	r3, #3
 8005dec:	e06f      	b.n	8005ece <UART_WaitOnFlagUntilTimeout+0x194>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	f003 0304 	and.w	r3, r3, #4
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d057      	beq.n	8005eac <UART_WaitOnFlagUntilTimeout+0x172>
 8005dfc:	68bb      	ldr	r3, [r7, #8]
 8005dfe:	2b80      	cmp	r3, #128	@ 0x80
 8005e00:	d054      	beq.n	8005eac <UART_WaitOnFlagUntilTimeout+0x172>
 8005e02:	68bb      	ldr	r3, [r7, #8]
 8005e04:	2b40      	cmp	r3, #64	@ 0x40
 8005e06:	d051      	beq.n	8005eac <UART_WaitOnFlagUntilTimeout+0x172>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	69db      	ldr	r3, [r3, #28]
 8005e0e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005e12:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005e16:	d149      	bne.n	8005eac <UART_WaitOnFlagUntilTimeout+0x172>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005e20:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e2a:	e853 3f00 	ldrex	r3, [r3]
 8005e2e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005e30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e32:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 8005e36:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	461a      	mov	r2, r3
 8005e3e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005e40:	637b      	str	r3, [r7, #52]	@ 0x34
 8005e42:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e44:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005e46:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005e48:	e841 2300 	strex	r3, r2, [r1]
 8005e4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8005e4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d1e6      	bne.n	8005e22 <UART_WaitOnFlagUntilTimeout+0xe8>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	3308      	adds	r3, #8
 8005e5a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e5c:	697b      	ldr	r3, [r7, #20]
 8005e5e:	e853 3f00 	ldrex	r3, [r3]
 8005e62:	613b      	str	r3, [r7, #16]
   return(result);
 8005e64:	693b      	ldr	r3, [r7, #16]
 8005e66:	f023 0301 	bic.w	r3, r3, #1
 8005e6a:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	3308      	adds	r3, #8
 8005e72:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8005e74:	623a      	str	r2, [r7, #32]
 8005e76:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e78:	69f9      	ldr	r1, [r7, #28]
 8005e7a:	6a3a      	ldr	r2, [r7, #32]
 8005e7c:	e841 2300 	strex	r3, r2, [r1]
 8005e80:	61bb      	str	r3, [r7, #24]
   return(result);
 8005e82:	69bb      	ldr	r3, [r7, #24]
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d1e5      	bne.n	8005e54 <UART_WaitOnFlagUntilTimeout+0x11a>

          huart->gState = HAL_UART_STATE_READY;
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	2220      	movs	r2, #32
 8005e8c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
          huart->RxState = HAL_UART_STATE_READY;
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	2220      	movs	r2, #32
 8005e94:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	2220      	movs	r2, #32
 8005e9c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	2200      	movs	r2, #0
 8005ea4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8005ea8:	2303      	movs	r3, #3
 8005eaa:	e010      	b.n	8005ece <UART_WaitOnFlagUntilTimeout+0x194>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	69da      	ldr	r2, [r3, #28]
 8005eb2:	68bb      	ldr	r3, [r7, #8]
 8005eb4:	4013      	ands	r3, r2
 8005eb6:	68ba      	ldr	r2, [r7, #8]
 8005eb8:	429a      	cmp	r2, r3
 8005eba:	bf0c      	ite	eq
 8005ebc:	2301      	moveq	r3, #1
 8005ebe:	2300      	movne	r3, #0
 8005ec0:	b2db      	uxtb	r3, r3
 8005ec2:	461a      	mov	r2, r3
 8005ec4:	79fb      	ldrb	r3, [r7, #7]
 8005ec6:	429a      	cmp	r2, r3
 8005ec8:	f43f af40 	beq.w	8005d4c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005ecc:	2300      	movs	r3, #0
}
 8005ece:	4618      	mov	r0, r3
 8005ed0:	3770      	adds	r7, #112	@ 0x70
 8005ed2:	46bd      	mov	sp, r7
 8005ed4:	bd80      	pop	{r7, pc}
	...

08005ed8 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005ed8:	b480      	push	{r7}
 8005eda:	b0a3      	sub	sp, #140	@ 0x8c
 8005edc:	af00      	add	r7, sp, #0
 8005ede:	60f8      	str	r0, [r7, #12]
 8005ee0:	60b9      	str	r1, [r7, #8]
 8005ee2:	4613      	mov	r3, r2
 8005ee4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	68ba      	ldr	r2, [r7, #8]
 8005eea:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	88fa      	ldrh	r2, [r7, #6]
 8005ef0:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	88fa      	ldrh	r2, [r7, #6]
 8005ef8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	2200      	movs	r2, #0
 8005f00:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	689b      	ldr	r3, [r3, #8]
 8005f06:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005f0a:	d10e      	bne.n	8005f2a <UART_Start_Receive_IT+0x52>
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	691b      	ldr	r3, [r3, #16]
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d105      	bne.n	8005f20 <UART_Start_Receive_IT+0x48>
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8005f1a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8005f1e:	e02d      	b.n	8005f7c <UART_Start_Receive_IT+0xa4>
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	22ff      	movs	r2, #255	@ 0xff
 8005f24:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8005f28:	e028      	b.n	8005f7c <UART_Start_Receive_IT+0xa4>
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	689b      	ldr	r3, [r3, #8]
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d10d      	bne.n	8005f4e <UART_Start_Receive_IT+0x76>
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	691b      	ldr	r3, [r3, #16]
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d104      	bne.n	8005f44 <UART_Start_Receive_IT+0x6c>
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	22ff      	movs	r2, #255	@ 0xff
 8005f3e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8005f42:	e01b      	b.n	8005f7c <UART_Start_Receive_IT+0xa4>
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	227f      	movs	r2, #127	@ 0x7f
 8005f48:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8005f4c:	e016      	b.n	8005f7c <UART_Start_Receive_IT+0xa4>
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	689b      	ldr	r3, [r3, #8]
 8005f52:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005f56:	d10d      	bne.n	8005f74 <UART_Start_Receive_IT+0x9c>
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	691b      	ldr	r3, [r3, #16]
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d104      	bne.n	8005f6a <UART_Start_Receive_IT+0x92>
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	227f      	movs	r2, #127	@ 0x7f
 8005f64:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8005f68:	e008      	b.n	8005f7c <UART_Start_Receive_IT+0xa4>
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	223f      	movs	r2, #63	@ 0x3f
 8005f6e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8005f72:	e003      	b.n	8005f7c <UART_Start_Receive_IT+0xa4>
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	2200      	movs	r2, #0
 8005f78:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	2200      	movs	r2, #0
 8005f80:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	2222      	movs	r2, #34	@ 0x22
 8005f88:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	3308      	adds	r3, #8
 8005f92:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f94:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005f96:	e853 3f00 	ldrex	r3, [r3]
 8005f9a:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8005f9c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005f9e:	f043 0301 	orr.w	r3, r3, #1
 8005fa2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	3308      	adds	r3, #8
 8005fac:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8005fb0:	673a      	str	r2, [r7, #112]	@ 0x70
 8005fb2:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fb4:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8005fb6:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8005fb8:	e841 2300 	strex	r3, r2, [r1]
 8005fbc:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 8005fbe:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	d1e3      	bne.n	8005f8c <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005fc8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005fcc:	d14f      	bne.n	800606e <UART_Start_Receive_IT+0x196>
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8005fd4:	88fa      	ldrh	r2, [r7, #6]
 8005fd6:	429a      	cmp	r2, r3
 8005fd8:	d349      	bcc.n	800606e <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	689b      	ldr	r3, [r3, #8]
 8005fde:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005fe2:	d107      	bne.n	8005ff4 <UART_Start_Receive_IT+0x11c>
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	691b      	ldr	r3, [r3, #16]
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	d103      	bne.n	8005ff4 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	4a46      	ldr	r2, [pc, #280]	@ (8006108 <UART_Start_Receive_IT+0x230>)
 8005ff0:	675a      	str	r2, [r3, #116]	@ 0x74
 8005ff2:	e002      	b.n	8005ffa <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	4a45      	ldr	r2, [pc, #276]	@ (800610c <UART_Start_Receive_IT+0x234>)
 8005ff8:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	691b      	ldr	r3, [r3, #16]
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d01a      	beq.n	8006038 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006008:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800600a:	e853 3f00 	ldrex	r3, [r3]
 800600e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8006010:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006012:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006016:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	461a      	mov	r2, r3
 8006020:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8006024:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006026:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006028:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800602a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800602c:	e841 2300 	strex	r3, r2, [r1]
 8006030:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8006032:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006034:	2b00      	cmp	r3, #0
 8006036:	d1e4      	bne.n	8006002 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	3308      	adds	r3, #8
 800603e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006040:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006042:	e853 3f00 	ldrex	r3, [r3]
 8006046:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006048:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800604a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800604e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	3308      	adds	r3, #8
 8006056:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8006058:	64ba      	str	r2, [r7, #72]	@ 0x48
 800605a:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800605c:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800605e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006060:	e841 2300 	strex	r3, r2, [r1]
 8006064:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8006066:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006068:	2b00      	cmp	r3, #0
 800606a:	d1e5      	bne.n	8006038 <UART_Start_Receive_IT+0x160>
 800606c:	e046      	b.n	80060fc <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	689b      	ldr	r3, [r3, #8]
 8006072:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006076:	d107      	bne.n	8006088 <UART_Start_Receive_IT+0x1b0>
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	691b      	ldr	r3, [r3, #16]
 800607c:	2b00      	cmp	r3, #0
 800607e:	d103      	bne.n	8006088 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	4a23      	ldr	r2, [pc, #140]	@ (8006110 <UART_Start_Receive_IT+0x238>)
 8006084:	675a      	str	r2, [r3, #116]	@ 0x74
 8006086:	e002      	b.n	800608e <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	4a22      	ldr	r2, [pc, #136]	@ (8006114 <UART_Start_Receive_IT+0x23c>)
 800608c:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	691b      	ldr	r3, [r3, #16]
 8006092:	2b00      	cmp	r3, #0
 8006094:	d019      	beq.n	80060ca <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800609c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800609e:	e853 3f00 	ldrex	r3, [r3]
 80060a2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80060a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060a6:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 80060aa:	677b      	str	r3, [r7, #116]	@ 0x74
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	461a      	mov	r2, r3
 80060b2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80060b4:	637b      	str	r3, [r7, #52]	@ 0x34
 80060b6:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060b8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80060ba:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80060bc:	e841 2300 	strex	r3, r2, [r1]
 80060c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80060c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d1e6      	bne.n	8006096 <UART_Start_Receive_IT+0x1be>
 80060c8:	e018      	b.n	80060fc <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060d0:	697b      	ldr	r3, [r7, #20]
 80060d2:	e853 3f00 	ldrex	r3, [r3]
 80060d6:	613b      	str	r3, [r7, #16]
   return(result);
 80060d8:	693b      	ldr	r3, [r7, #16]
 80060da:	f043 0320 	orr.w	r3, r3, #32
 80060de:	67bb      	str	r3, [r7, #120]	@ 0x78
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	461a      	mov	r2, r3
 80060e6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80060e8:	623b      	str	r3, [r7, #32]
 80060ea:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060ec:	69f9      	ldr	r1, [r7, #28]
 80060ee:	6a3a      	ldr	r2, [r7, #32]
 80060f0:	e841 2300 	strex	r3, r2, [r1]
 80060f4:	61bb      	str	r3, [r7, #24]
   return(result);
 80060f6:	69bb      	ldr	r3, [r7, #24]
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	d1e6      	bne.n	80060ca <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 80060fc:	2300      	movs	r3, #0
}
 80060fe:	4618      	mov	r0, r3
 8006100:	378c      	adds	r7, #140	@ 0x8c
 8006102:	46bd      	mov	sp, r7
 8006104:	bc80      	pop	{r7}
 8006106:	4770      	bx	lr
 8006108:	08006aed 	.word	0x08006aed
 800610c:	0800678d 	.word	0x0800678d
 8006110:	080065d5 	.word	0x080065d5
 8006114:	0800641d 	.word	0x0800641d

08006118 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8006118:	b480      	push	{r7}
 800611a:	b08f      	sub	sp, #60	@ 0x3c
 800611c:	af00      	add	r7, sp, #0
 800611e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006126:	6a3b      	ldr	r3, [r7, #32]
 8006128:	e853 3f00 	ldrex	r3, [r3]
 800612c:	61fb      	str	r3, [r7, #28]
   return(result);
 800612e:	69fb      	ldr	r3, [r7, #28]
 8006130:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8006134:	637b      	str	r3, [r7, #52]	@ 0x34
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	461a      	mov	r2, r3
 800613c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800613e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006140:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006142:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006144:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006146:	e841 2300 	strex	r3, r2, [r1]
 800614a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800614c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800614e:	2b00      	cmp	r3, #0
 8006150:	d1e6      	bne.n	8006120 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	3308      	adds	r3, #8
 8006158:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	e853 3f00 	ldrex	r3, [r3]
 8006160:	60bb      	str	r3, [r7, #8]
   return(result);
 8006162:	68bb      	ldr	r3, [r7, #8]
 8006164:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8006168:	633b      	str	r3, [r7, #48]	@ 0x30
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	3308      	adds	r3, #8
 8006170:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006172:	61ba      	str	r2, [r7, #24]
 8006174:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006176:	6979      	ldr	r1, [r7, #20]
 8006178:	69ba      	ldr	r2, [r7, #24]
 800617a:	e841 2300 	strex	r3, r2, [r1]
 800617e:	613b      	str	r3, [r7, #16]
   return(result);
 8006180:	693b      	ldr	r3, [r7, #16]
 8006182:	2b00      	cmp	r3, #0
 8006184:	d1e5      	bne.n	8006152 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	2220      	movs	r2, #32
 800618a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 800618e:	bf00      	nop
 8006190:	373c      	adds	r7, #60	@ 0x3c
 8006192:	46bd      	mov	sp, r7
 8006194:	bc80      	pop	{r7}
 8006196:	4770      	bx	lr

08006198 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006198:	b480      	push	{r7}
 800619a:	b095      	sub	sp, #84	@ 0x54
 800619c:	af00      	add	r7, sp, #0
 800619e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80061a8:	e853 3f00 	ldrex	r3, [r3]
 80061ac:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80061ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061b0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80061b4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	461a      	mov	r2, r3
 80061bc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80061be:	643b      	str	r3, [r7, #64]	@ 0x40
 80061c0:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061c2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80061c4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80061c6:	e841 2300 	strex	r3, r2, [r1]
 80061ca:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80061cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d1e6      	bne.n	80061a0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	3308      	adds	r3, #8
 80061d8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061da:	6a3b      	ldr	r3, [r7, #32]
 80061dc:	e853 3f00 	ldrex	r3, [r3]
 80061e0:	61fb      	str	r3, [r7, #28]
   return(result);
 80061e2:	69fb      	ldr	r3, [r7, #28]
 80061e4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80061e8:	f023 0301 	bic.w	r3, r3, #1
 80061ec:	64bb      	str	r3, [r7, #72]	@ 0x48
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	3308      	adds	r3, #8
 80061f4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80061f6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80061f8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061fa:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80061fc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80061fe:	e841 2300 	strex	r3, r2, [r1]
 8006202:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006204:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006206:	2b00      	cmp	r3, #0
 8006208:	d1e3      	bne.n	80061d2 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800620e:	2b01      	cmp	r3, #1
 8006210:	d118      	bne.n	8006244 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	e853 3f00 	ldrex	r3, [r3]
 800621e:	60bb      	str	r3, [r7, #8]
   return(result);
 8006220:	68bb      	ldr	r3, [r7, #8]
 8006222:	f023 0310 	bic.w	r3, r3, #16
 8006226:	647b      	str	r3, [r7, #68]	@ 0x44
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	461a      	mov	r2, r3
 800622e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006230:	61bb      	str	r3, [r7, #24]
 8006232:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006234:	6979      	ldr	r1, [r7, #20]
 8006236:	69ba      	ldr	r2, [r7, #24]
 8006238:	e841 2300 	strex	r3, r2, [r1]
 800623c:	613b      	str	r3, [r7, #16]
   return(result);
 800623e:	693b      	ldr	r3, [r7, #16]
 8006240:	2b00      	cmp	r3, #0
 8006242:	d1e6      	bne.n	8006212 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	2220      	movs	r2, #32
 8006248:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	2200      	movs	r2, #0
 8006250:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	2200      	movs	r2, #0
 8006256:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8006258:	bf00      	nop
 800625a:	3754      	adds	r7, #84	@ 0x54
 800625c:	46bd      	mov	sp, r7
 800625e:	bc80      	pop	{r7}
 8006260:	4770      	bx	lr

08006262 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8006262:	b580      	push	{r7, lr}
 8006264:	b090      	sub	sp, #64	@ 0x40
 8006266:	af00      	add	r7, sp, #0
 8006268:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800626e:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	f003 0320 	and.w	r3, r3, #32
 800627a:	2b00      	cmp	r3, #0
 800627c:	d137      	bne.n	80062ee <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 800627e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006280:	2200      	movs	r2, #0
 8006282:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006286:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	3308      	adds	r3, #8
 800628c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800628e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006290:	e853 3f00 	ldrex	r3, [r3]
 8006294:	623b      	str	r3, [r7, #32]
   return(result);
 8006296:	6a3b      	ldr	r3, [r7, #32]
 8006298:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800629c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800629e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	3308      	adds	r3, #8
 80062a4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80062a6:	633a      	str	r2, [r7, #48]	@ 0x30
 80062a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062aa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80062ac:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80062ae:	e841 2300 	strex	r3, r2, [r1]
 80062b2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80062b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d1e5      	bne.n	8006286 <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80062ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062c0:	693b      	ldr	r3, [r7, #16]
 80062c2:	e853 3f00 	ldrex	r3, [r3]
 80062c6:	60fb      	str	r3, [r7, #12]
   return(result);
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80062ce:	637b      	str	r3, [r7, #52]	@ 0x34
 80062d0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	461a      	mov	r2, r3
 80062d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80062d8:	61fb      	str	r3, [r7, #28]
 80062da:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062dc:	69b9      	ldr	r1, [r7, #24]
 80062de:	69fa      	ldr	r2, [r7, #28]
 80062e0:	e841 2300 	strex	r3, r2, [r1]
 80062e4:	617b      	str	r3, [r7, #20]
   return(result);
 80062e6:	697b      	ldr	r3, [r7, #20]
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	d1e6      	bne.n	80062ba <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80062ec:	e002      	b.n	80062f4 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 80062ee:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80062f0:	f7fb f9fe 	bl	80016f0 <HAL_UART_TxCpltCallback>
}
 80062f4:	bf00      	nop
 80062f6:	3740      	adds	r7, #64	@ 0x40
 80062f8:	46bd      	mov	sp, r7
 80062fa:	bd80      	pop	{r7, pc}

080062fc <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80062fc:	b580      	push	{r7, lr}
 80062fe:	b084      	sub	sp, #16
 8006300:	af00      	add	r7, sp, #0
 8006302:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006308:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800630a:	68f8      	ldr	r0, [r7, #12]
 800630c:	f7ff f994 	bl	8005638 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006310:	bf00      	nop
 8006312:	3710      	adds	r7, #16
 8006314:	46bd      	mov	sp, r7
 8006316:	bd80      	pop	{r7, pc}

08006318 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8006318:	b580      	push	{r7, lr}
 800631a:	b086      	sub	sp, #24
 800631c:	af00      	add	r7, sp, #0
 800631e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006324:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8006326:	697b      	ldr	r3, [r7, #20]
 8006328:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800632c:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800632e:	697b      	ldr	r3, [r7, #20]
 8006330:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006334:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8006336:	697b      	ldr	r3, [r7, #20]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	689b      	ldr	r3, [r3, #8]
 800633c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006340:	2b80      	cmp	r3, #128	@ 0x80
 8006342:	d109      	bne.n	8006358 <UART_DMAError+0x40>
 8006344:	693b      	ldr	r3, [r7, #16]
 8006346:	2b21      	cmp	r3, #33	@ 0x21
 8006348:	d106      	bne.n	8006358 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800634a:	697b      	ldr	r3, [r7, #20]
 800634c:	2200      	movs	r2, #0
 800634e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 8006352:	6978      	ldr	r0, [r7, #20]
 8006354:	f7ff fee0 	bl	8006118 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8006358:	697b      	ldr	r3, [r7, #20]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	689b      	ldr	r3, [r3, #8]
 800635e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006362:	2b40      	cmp	r3, #64	@ 0x40
 8006364:	d109      	bne.n	800637a <UART_DMAError+0x62>
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	2b22      	cmp	r3, #34	@ 0x22
 800636a:	d106      	bne.n	800637a <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800636c:	697b      	ldr	r3, [r7, #20]
 800636e:	2200      	movs	r2, #0
 8006370:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 8006374:	6978      	ldr	r0, [r7, #20]
 8006376:	f7ff ff0f 	bl	8006198 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800637a:	697b      	ldr	r3, [r7, #20]
 800637c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006380:	f043 0210 	orr.w	r2, r3, #16
 8006384:	697b      	ldr	r3, [r7, #20]
 8006386:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800638a:	6978      	ldr	r0, [r7, #20]
 800638c:	f7ff f95d 	bl	800564a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006390:	bf00      	nop
 8006392:	3718      	adds	r7, #24
 8006394:	46bd      	mov	sp, r7
 8006396:	bd80      	pop	{r7, pc}

08006398 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006398:	b580      	push	{r7, lr}
 800639a:	b084      	sub	sp, #16
 800639c:	af00      	add	r7, sp, #0
 800639e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063a4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	2200      	movs	r2, #0
 80063aa:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	2200      	movs	r2, #0
 80063b2:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80063b6:	68f8      	ldr	r0, [r7, #12]
 80063b8:	f7ff f947 	bl	800564a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80063bc:	bf00      	nop
 80063be:	3710      	adds	r7, #16
 80063c0:	46bd      	mov	sp, r7
 80063c2:	bd80      	pop	{r7, pc}

080063c4 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80063c4:	b580      	push	{r7, lr}
 80063c6:	b088      	sub	sp, #32
 80063c8:	af00      	add	r7, sp, #0
 80063ca:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	e853 3f00 	ldrex	r3, [r3]
 80063d8:	60bb      	str	r3, [r7, #8]
   return(result);
 80063da:	68bb      	ldr	r3, [r7, #8]
 80063dc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80063e0:	61fb      	str	r3, [r7, #28]
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	461a      	mov	r2, r3
 80063e8:	69fb      	ldr	r3, [r7, #28]
 80063ea:	61bb      	str	r3, [r7, #24]
 80063ec:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063ee:	6979      	ldr	r1, [r7, #20]
 80063f0:	69ba      	ldr	r2, [r7, #24]
 80063f2:	e841 2300 	strex	r3, r2, [r1]
 80063f6:	613b      	str	r3, [r7, #16]
   return(result);
 80063f8:	693b      	ldr	r3, [r7, #16]
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d1e6      	bne.n	80063cc <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	2220      	movs	r2, #32
 8006402:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	2200      	movs	r2, #0
 800640a:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800640c:	6878      	ldr	r0, [r7, #4]
 800640e:	f7fb f96f 	bl	80016f0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006412:	bf00      	nop
 8006414:	3720      	adds	r7, #32
 8006416:	46bd      	mov	sp, r7
 8006418:	bd80      	pop	{r7, pc}
	...

0800641c <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800641c:	b580      	push	{r7, lr}
 800641e:	b09c      	sub	sp, #112	@ 0x70
 8006420:	af00      	add	r7, sp, #0
 8006422:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800642a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006434:	2b22      	cmp	r3, #34	@ 0x22
 8006436:	f040 80be 	bne.w	80065b6 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006440:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8006444:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8006448:	b2d9      	uxtb	r1, r3
 800644a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800644e:	b2da      	uxtb	r2, r3
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006454:	400a      	ands	r2, r1
 8006456:	b2d2      	uxtb	r2, r2
 8006458:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800645e:	1c5a      	adds	r2, r3, #1
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800646a:	b29b      	uxth	r3, r3
 800646c:	3b01      	subs	r3, #1
 800646e:	b29a      	uxth	r2, r3
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800647c:	b29b      	uxth	r3, r3
 800647e:	2b00      	cmp	r3, #0
 8006480:	f040 80a1 	bne.w	80065c6 <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800648a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800648c:	e853 3f00 	ldrex	r3, [r3]
 8006490:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006492:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006494:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006498:	66bb      	str	r3, [r7, #104]	@ 0x68
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	461a      	mov	r2, r3
 80064a0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80064a2:	65bb      	str	r3, [r7, #88]	@ 0x58
 80064a4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064a6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80064a8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80064aa:	e841 2300 	strex	r3, r2, [r1]
 80064ae:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80064b0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d1e6      	bne.n	8006484 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	3308      	adds	r3, #8
 80064bc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064c0:	e853 3f00 	ldrex	r3, [r3]
 80064c4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80064c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80064c8:	f023 0301 	bic.w	r3, r3, #1
 80064cc:	667b      	str	r3, [r7, #100]	@ 0x64
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	3308      	adds	r3, #8
 80064d4:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80064d6:	647a      	str	r2, [r7, #68]	@ 0x44
 80064d8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064da:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80064dc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80064de:	e841 2300 	strex	r3, r2, [r1]
 80064e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80064e4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	d1e5      	bne.n	80064b6 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	2220      	movs	r2, #32
 80064ee:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	2200      	movs	r2, #0
 80064f6:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	2200      	movs	r2, #0
 80064fc:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	4a33      	ldr	r2, [pc, #204]	@ (80065d0 <UART_RxISR_8BIT+0x1b4>)
 8006504:	4293      	cmp	r3, r2
 8006506:	d01f      	beq.n	8006548 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	685b      	ldr	r3, [r3, #4]
 800650e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006512:	2b00      	cmp	r3, #0
 8006514:	d018      	beq.n	8006548 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800651c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800651e:	e853 3f00 	ldrex	r3, [r3]
 8006522:	623b      	str	r3, [r7, #32]
   return(result);
 8006524:	6a3b      	ldr	r3, [r7, #32]
 8006526:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800652a:	663b      	str	r3, [r7, #96]	@ 0x60
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	461a      	mov	r2, r3
 8006532:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006534:	633b      	str	r3, [r7, #48]	@ 0x30
 8006536:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006538:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800653a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800653c:	e841 2300 	strex	r3, r2, [r1]
 8006540:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006542:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006544:	2b00      	cmp	r3, #0
 8006546:	d1e6      	bne.n	8006516 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800654c:	2b01      	cmp	r3, #1
 800654e:	d12e      	bne.n	80065ae <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	2200      	movs	r2, #0
 8006554:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800655c:	693b      	ldr	r3, [r7, #16]
 800655e:	e853 3f00 	ldrex	r3, [r3]
 8006562:	60fb      	str	r3, [r7, #12]
   return(result);
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	f023 0310 	bic.w	r3, r3, #16
 800656a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	461a      	mov	r2, r3
 8006572:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006574:	61fb      	str	r3, [r7, #28]
 8006576:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006578:	69b9      	ldr	r1, [r7, #24]
 800657a:	69fa      	ldr	r2, [r7, #28]
 800657c:	e841 2300 	strex	r3, r2, [r1]
 8006580:	617b      	str	r3, [r7, #20]
   return(result);
 8006582:	697b      	ldr	r3, [r7, #20]
 8006584:	2b00      	cmp	r3, #0
 8006586:	d1e6      	bne.n	8006556 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	69db      	ldr	r3, [r3, #28]
 800658e:	f003 0310 	and.w	r3, r3, #16
 8006592:	2b10      	cmp	r3, #16
 8006594:	d103      	bne.n	800659e <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	2210      	movs	r2, #16
 800659c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80065a4:	4619      	mov	r1, r3
 80065a6:	6878      	ldr	r0, [r7, #4]
 80065a8:	f7ff f858 	bl	800565c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80065ac:	e00b      	b.n	80065c6 <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 80065ae:	6878      	ldr	r0, [r7, #4]
 80065b0:	f7fb f8b4 	bl	800171c <HAL_UART_RxCpltCallback>
}
 80065b4:	e007      	b.n	80065c6 <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	699a      	ldr	r2, [r3, #24]
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	f042 0208 	orr.w	r2, r2, #8
 80065c4:	619a      	str	r2, [r3, #24]
}
 80065c6:	bf00      	nop
 80065c8:	3770      	adds	r7, #112	@ 0x70
 80065ca:	46bd      	mov	sp, r7
 80065cc:	bd80      	pop	{r7, pc}
 80065ce:	bf00      	nop
 80065d0:	40008000 	.word	0x40008000

080065d4 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80065d4:	b580      	push	{r7, lr}
 80065d6:	b09c      	sub	sp, #112	@ 0x70
 80065d8:	af00      	add	r7, sp, #0
 80065da:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80065e2:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80065ec:	2b22      	cmp	r3, #34	@ 0x22
 80065ee:	f040 80be 	bne.w	800676e <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065f8:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006600:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8006602:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8006606:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800660a:	4013      	ands	r3, r2
 800660c:	b29a      	uxth	r2, r3
 800660e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006610:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006616:	1c9a      	adds	r2, r3, #2
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006622:	b29b      	uxth	r3, r3
 8006624:	3b01      	subs	r3, #1
 8006626:	b29a      	uxth	r2, r3
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006634:	b29b      	uxth	r3, r3
 8006636:	2b00      	cmp	r3, #0
 8006638:	f040 80a1 	bne.w	800677e <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006642:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006644:	e853 3f00 	ldrex	r3, [r3]
 8006648:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800664a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800664c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006650:	667b      	str	r3, [r7, #100]	@ 0x64
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	461a      	mov	r2, r3
 8006658:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800665a:	657b      	str	r3, [r7, #84]	@ 0x54
 800665c:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800665e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8006660:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006662:	e841 2300 	strex	r3, r2, [r1]
 8006666:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8006668:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800666a:	2b00      	cmp	r3, #0
 800666c:	d1e6      	bne.n	800663c <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	3308      	adds	r3, #8
 8006674:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006676:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006678:	e853 3f00 	ldrex	r3, [r3]
 800667c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800667e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006680:	f023 0301 	bic.w	r3, r3, #1
 8006684:	663b      	str	r3, [r7, #96]	@ 0x60
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	3308      	adds	r3, #8
 800668c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800668e:	643a      	str	r2, [r7, #64]	@ 0x40
 8006690:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006692:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006694:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006696:	e841 2300 	strex	r3, r2, [r1]
 800669a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800669c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d1e5      	bne.n	800666e <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	2220      	movs	r2, #32
 80066a6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	2200      	movs	r2, #0
 80066ae:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	2200      	movs	r2, #0
 80066b4:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	4a33      	ldr	r2, [pc, #204]	@ (8006788 <UART_RxISR_16BIT+0x1b4>)
 80066bc:	4293      	cmp	r3, r2
 80066be:	d01f      	beq.n	8006700 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	685b      	ldr	r3, [r3, #4]
 80066c6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	d018      	beq.n	8006700 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066d4:	6a3b      	ldr	r3, [r7, #32]
 80066d6:	e853 3f00 	ldrex	r3, [r3]
 80066da:	61fb      	str	r3, [r7, #28]
   return(result);
 80066dc:	69fb      	ldr	r3, [r7, #28]
 80066de:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80066e2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	461a      	mov	r2, r3
 80066ea:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80066ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80066ee:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066f0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80066f2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80066f4:	e841 2300 	strex	r3, r2, [r1]
 80066f8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80066fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d1e6      	bne.n	80066ce <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006704:	2b01      	cmp	r3, #1
 8006706:	d12e      	bne.n	8006766 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	2200      	movs	r2, #0
 800670c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	e853 3f00 	ldrex	r3, [r3]
 800671a:	60bb      	str	r3, [r7, #8]
   return(result);
 800671c:	68bb      	ldr	r3, [r7, #8]
 800671e:	f023 0310 	bic.w	r3, r3, #16
 8006722:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	461a      	mov	r2, r3
 800672a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800672c:	61bb      	str	r3, [r7, #24]
 800672e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006730:	6979      	ldr	r1, [r7, #20]
 8006732:	69ba      	ldr	r2, [r7, #24]
 8006734:	e841 2300 	strex	r3, r2, [r1]
 8006738:	613b      	str	r3, [r7, #16]
   return(result);
 800673a:	693b      	ldr	r3, [r7, #16]
 800673c:	2b00      	cmp	r3, #0
 800673e:	d1e6      	bne.n	800670e <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	69db      	ldr	r3, [r3, #28]
 8006746:	f003 0310 	and.w	r3, r3, #16
 800674a:	2b10      	cmp	r3, #16
 800674c:	d103      	bne.n	8006756 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	2210      	movs	r2, #16
 8006754:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800675c:	4619      	mov	r1, r3
 800675e:	6878      	ldr	r0, [r7, #4]
 8006760:	f7fe ff7c 	bl	800565c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006764:	e00b      	b.n	800677e <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8006766:	6878      	ldr	r0, [r7, #4]
 8006768:	f7fa ffd8 	bl	800171c <HAL_UART_RxCpltCallback>
}
 800676c:	e007      	b.n	800677e <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	699a      	ldr	r2, [r3, #24]
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	f042 0208 	orr.w	r2, r2, #8
 800677c:	619a      	str	r2, [r3, #24]
}
 800677e:	bf00      	nop
 8006780:	3770      	adds	r7, #112	@ 0x70
 8006782:	46bd      	mov	sp, r7
 8006784:	bd80      	pop	{r7, pc}
 8006786:	bf00      	nop
 8006788:	40008000 	.word	0x40008000

0800678c <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800678c:	b580      	push	{r7, lr}
 800678e:	b0ac      	sub	sp, #176	@ 0xb0
 8006790:	af00      	add	r7, sp, #0
 8006792:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800679a:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	69db      	ldr	r3, [r3, #28]
 80067a4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	689b      	ldr	r3, [r3, #8]
 80067b8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80067c2:	2b22      	cmp	r3, #34	@ 0x22
 80067c4:	f040 8182 	bne.w	8006acc <UART_RxISR_8BIT_FIFOEN+0x340>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80067ce:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80067d2:	e125      	b.n	8006a20 <UART_RxISR_8BIT_FIFOEN+0x294>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067da:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80067de:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 80067e2:	b2d9      	uxtb	r1, r3
 80067e4:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 80067e8:	b2da      	uxtb	r2, r3
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80067ee:	400a      	ands	r2, r1
 80067f0:	b2d2      	uxtb	r2, r2
 80067f2:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80067f8:	1c5a      	adds	r2, r3, #1
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006804:	b29b      	uxth	r3, r3
 8006806:	3b01      	subs	r3, #1
 8006808:	b29a      	uxth	r2, r3
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	69db      	ldr	r3, [r3, #28]
 8006816:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800681a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800681e:	f003 0307 	and.w	r3, r3, #7
 8006822:	2b00      	cmp	r3, #0
 8006824:	d053      	beq.n	80068ce <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006826:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800682a:	f003 0301 	and.w	r3, r3, #1
 800682e:	2b00      	cmp	r3, #0
 8006830:	d011      	beq.n	8006856 <UART_RxISR_8BIT_FIFOEN+0xca>
 8006832:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8006836:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800683a:	2b00      	cmp	r3, #0
 800683c:	d00b      	beq.n	8006856 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	2201      	movs	r2, #1
 8006844:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800684c:	f043 0201 	orr.w	r2, r3, #1
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006856:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800685a:	f003 0302 	and.w	r3, r3, #2
 800685e:	2b00      	cmp	r3, #0
 8006860:	d011      	beq.n	8006886 <UART_RxISR_8BIT_FIFOEN+0xfa>
 8006862:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006866:	f003 0301 	and.w	r3, r3, #1
 800686a:	2b00      	cmp	r3, #0
 800686c:	d00b      	beq.n	8006886 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	2202      	movs	r2, #2
 8006874:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800687c:	f043 0204 	orr.w	r2, r3, #4
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006886:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800688a:	f003 0304 	and.w	r3, r3, #4
 800688e:	2b00      	cmp	r3, #0
 8006890:	d011      	beq.n	80068b6 <UART_RxISR_8BIT_FIFOEN+0x12a>
 8006892:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006896:	f003 0301 	and.w	r3, r3, #1
 800689a:	2b00      	cmp	r3, #0
 800689c:	d00b      	beq.n	80068b6 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	2204      	movs	r2, #4
 80068a4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80068ac:	f043 0202 	orr.w	r2, r3, #2
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80068bc:	2b00      	cmp	r3, #0
 80068be:	d006      	beq.n	80068ce <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80068c0:	6878      	ldr	r0, [r7, #4]
 80068c2:	f7fe fec2 	bl	800564a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	2200      	movs	r2, #0
 80068ca:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80068d4:	b29b      	uxth	r3, r3
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	f040 80a2 	bne.w	8006a20 <UART_RxISR_8BIT_FIFOEN+0x294>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068e2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80068e4:	e853 3f00 	ldrex	r3, [r3]
 80068e8:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 80068ea:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80068ec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80068f0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	461a      	mov	r2, r3
 80068fa:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80068fe:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006900:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006902:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8006904:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8006906:	e841 2300 	strex	r3, r2, [r1]
 800690a:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 800690c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800690e:	2b00      	cmp	r3, #0
 8006910:	d1e4      	bne.n	80068dc <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	3308      	adds	r3, #8
 8006918:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800691a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800691c:	e853 3f00 	ldrex	r3, [r3]
 8006920:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 8006922:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006924:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006928:	f023 0301 	bic.w	r3, r3, #1
 800692c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	3308      	adds	r3, #8
 8006936:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800693a:	66ba      	str	r2, [r7, #104]	@ 0x68
 800693c:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800693e:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8006940:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8006942:	e841 2300 	strex	r3, r2, [r1]
 8006946:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8006948:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800694a:	2b00      	cmp	r3, #0
 800694c:	d1e1      	bne.n	8006912 <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	2220      	movs	r2, #32
 8006952:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	2200      	movs	r2, #0
 800695a:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	2200      	movs	r2, #0
 8006960:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	4a5f      	ldr	r2, [pc, #380]	@ (8006ae4 <UART_RxISR_8BIT_FIFOEN+0x358>)
 8006968:	4293      	cmp	r3, r2
 800696a:	d021      	beq.n	80069b0 <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	685b      	ldr	r3, [r3, #4]
 8006972:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006976:	2b00      	cmp	r3, #0
 8006978:	d01a      	beq.n	80069b0 <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006980:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006982:	e853 3f00 	ldrex	r3, [r3]
 8006986:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8006988:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800698a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800698e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	461a      	mov	r2, r3
 8006998:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800699c:	657b      	str	r3, [r7, #84]	@ 0x54
 800699e:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069a0:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80069a2:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80069a4:	e841 2300 	strex	r3, r2, [r1]
 80069a8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80069aa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	d1e4      	bne.n	800697a <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80069b4:	2b01      	cmp	r3, #1
 80069b6:	d130      	bne.n	8006a1a <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	2200      	movs	r2, #0
 80069bc:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80069c6:	e853 3f00 	ldrex	r3, [r3]
 80069ca:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80069cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069ce:	f023 0310 	bic.w	r3, r3, #16
 80069d2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	461a      	mov	r2, r3
 80069dc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80069e0:	643b      	str	r3, [r7, #64]	@ 0x40
 80069e2:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069e4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80069e6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80069e8:	e841 2300 	strex	r3, r2, [r1]
 80069ec:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80069ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d1e4      	bne.n	80069be <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	69db      	ldr	r3, [r3, #28]
 80069fa:	f003 0310 	and.w	r3, r3, #16
 80069fe:	2b10      	cmp	r3, #16
 8006a00:	d103      	bne.n	8006a0a <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	2210      	movs	r2, #16
 8006a08:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006a10:	4619      	mov	r1, r3
 8006a12:	6878      	ldr	r0, [r7, #4]
 8006a14:	f7fe fe22 	bl	800565c <HAL_UARTEx_RxEventCallback>
 8006a18:	e002      	b.n	8006a20 <UART_RxISR_8BIT_FIFOEN+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8006a1a:	6878      	ldr	r0, [r7, #4]
 8006a1c:	f7fa fe7e 	bl	800171c <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8006a20:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	d006      	beq.n	8006a36 <UART_RxISR_8BIT_FIFOEN+0x2aa>
 8006a28:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006a2c:	f003 0320 	and.w	r3, r3, #32
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	f47f aecf 	bne.w	80067d4 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006a3c:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8006a40:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	d049      	beq.n	8006adc <UART_RxISR_8BIT_FIFOEN+0x350>
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8006a4e:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 8006a52:	429a      	cmp	r2, r3
 8006a54:	d242      	bcs.n	8006adc <UART_RxISR_8BIT_FIFOEN+0x350>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	3308      	adds	r3, #8
 8006a5c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a5e:	6a3b      	ldr	r3, [r7, #32]
 8006a60:	e853 3f00 	ldrex	r3, [r3]
 8006a64:	61fb      	str	r3, [r7, #28]
   return(result);
 8006a66:	69fb      	ldr	r3, [r7, #28]
 8006a68:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006a6c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	3308      	adds	r3, #8
 8006a76:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8006a7a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006a7c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a7e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006a80:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006a82:	e841 2300 	strex	r3, r2, [r1]
 8006a86:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006a88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d1e3      	bne.n	8006a56 <UART_RxISR_8BIT_FIFOEN+0x2ca>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	4a15      	ldr	r2, [pc, #84]	@ (8006ae8 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 8006a92:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	e853 3f00 	ldrex	r3, [r3]
 8006aa0:	60bb      	str	r3, [r7, #8]
   return(result);
 8006aa2:	68bb      	ldr	r3, [r7, #8]
 8006aa4:	f043 0320 	orr.w	r3, r3, #32
 8006aa8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	461a      	mov	r2, r3
 8006ab2:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8006ab6:	61bb      	str	r3, [r7, #24]
 8006ab8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006aba:	6979      	ldr	r1, [r7, #20]
 8006abc:	69ba      	ldr	r2, [r7, #24]
 8006abe:	e841 2300 	strex	r3, r2, [r1]
 8006ac2:	613b      	str	r3, [r7, #16]
   return(result);
 8006ac4:	693b      	ldr	r3, [r7, #16]
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	d1e4      	bne.n	8006a94 <UART_RxISR_8BIT_FIFOEN+0x308>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006aca:	e007      	b.n	8006adc <UART_RxISR_8BIT_FIFOEN+0x350>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	699a      	ldr	r2, [r3, #24]
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	f042 0208 	orr.w	r2, r2, #8
 8006ada:	619a      	str	r2, [r3, #24]
}
 8006adc:	bf00      	nop
 8006ade:	37b0      	adds	r7, #176	@ 0xb0
 8006ae0:	46bd      	mov	sp, r7
 8006ae2:	bd80      	pop	{r7, pc}
 8006ae4:	40008000 	.word	0x40008000
 8006ae8:	0800641d 	.word	0x0800641d

08006aec <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8006aec:	b580      	push	{r7, lr}
 8006aee:	b0ae      	sub	sp, #184	@ 0xb8
 8006af0:	af00      	add	r7, sp, #0
 8006af2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8006afa:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	69db      	ldr	r3, [r3, #28]
 8006b04:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	689b      	ldr	r3, [r3, #8]
 8006b18:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006b22:	2b22      	cmp	r3, #34	@ 0x22
 8006b24:	f040 8186 	bne.w	8006e34 <UART_RxISR_16BIT_FIFOEN+0x348>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8006b2e:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8006b32:	e129      	b.n	8006d88 <UART_RxISR_16BIT_FIFOEN+0x29c>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b3a:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006b42:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 8006b46:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 8006b4a:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 8006b4e:	4013      	ands	r3, r2
 8006b50:	b29a      	uxth	r2, r3
 8006b52:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006b56:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006b5c:	1c9a      	adds	r2, r3, #2
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006b68:	b29b      	uxth	r3, r3
 8006b6a:	3b01      	subs	r3, #1
 8006b6c:	b29a      	uxth	r2, r3
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	69db      	ldr	r3, [r3, #28]
 8006b7a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8006b7e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8006b82:	f003 0307 	and.w	r3, r3, #7
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d053      	beq.n	8006c32 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006b8a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8006b8e:	f003 0301 	and.w	r3, r3, #1
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	d011      	beq.n	8006bba <UART_RxISR_16BIT_FIFOEN+0xce>
 8006b96:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006b9a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	d00b      	beq.n	8006bba <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	2201      	movs	r2, #1
 8006ba8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006bb0:	f043 0201 	orr.w	r2, r3, #1
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006bba:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8006bbe:	f003 0302 	and.w	r3, r3, #2
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d011      	beq.n	8006bea <UART_RxISR_16BIT_FIFOEN+0xfe>
 8006bc6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006bca:	f003 0301 	and.w	r3, r3, #1
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	d00b      	beq.n	8006bea <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	2202      	movs	r2, #2
 8006bd8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006be0:	f043 0204 	orr.w	r2, r3, #4
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006bea:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8006bee:	f003 0304 	and.w	r3, r3, #4
 8006bf2:	2b00      	cmp	r3, #0
 8006bf4:	d011      	beq.n	8006c1a <UART_RxISR_16BIT_FIFOEN+0x12e>
 8006bf6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006bfa:	f003 0301 	and.w	r3, r3, #1
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	d00b      	beq.n	8006c1a <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	2204      	movs	r2, #4
 8006c08:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c10:	f043 0202 	orr.w	r2, r3, #2
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	d006      	beq.n	8006c32 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006c24:	6878      	ldr	r0, [r7, #4]
 8006c26:	f7fe fd10 	bl	800564a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	2200      	movs	r2, #0
 8006c2e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006c38:	b29b      	uxth	r3, r3
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	f040 80a4 	bne.w	8006d88 <UART_RxISR_16BIT_FIFOEN+0x29c>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c46:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006c48:	e853 3f00 	ldrex	r3, [r3]
 8006c4c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8006c4e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006c50:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006c54:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	461a      	mov	r2, r3
 8006c5e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006c62:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006c66:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c68:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006c6a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006c6e:	e841 2300 	strex	r3, r2, [r1]
 8006c72:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006c74:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	d1e2      	bne.n	8006c40 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	3308      	adds	r3, #8
 8006c80:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c82:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006c84:	e853 3f00 	ldrex	r3, [r3]
 8006c88:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006c8a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006c8c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006c90:	f023 0301 	bic.w	r3, r3, #1
 8006c94:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	3308      	adds	r3, #8
 8006c9e:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8006ca2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006ca4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ca6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006ca8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006caa:	e841 2300 	strex	r3, r2, [r1]
 8006cae:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006cb0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	d1e1      	bne.n	8006c7a <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	2220      	movs	r2, #32
 8006cba:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	2200      	movs	r2, #0
 8006cc2:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	2200      	movs	r2, #0
 8006cc8:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	4a5f      	ldr	r2, [pc, #380]	@ (8006e4c <UART_RxISR_16BIT_FIFOEN+0x360>)
 8006cd0:	4293      	cmp	r3, r2
 8006cd2:	d021      	beq.n	8006d18 <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	685b      	ldr	r3, [r3, #4]
 8006cda:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	d01a      	beq.n	8006d18 <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ce8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006cea:	e853 3f00 	ldrex	r3, [r3]
 8006cee:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006cf0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006cf2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006cf6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	461a      	mov	r2, r3
 8006d00:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006d04:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006d06:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d08:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006d0a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006d0c:	e841 2300 	strex	r3, r2, [r1]
 8006d10:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006d12:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006d14:	2b00      	cmp	r3, #0
 8006d16:	d1e4      	bne.n	8006ce2 <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006d1c:	2b01      	cmp	r3, #1
 8006d1e:	d130      	bne.n	8006d82 <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	2200      	movs	r2, #0
 8006d24:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d2e:	e853 3f00 	ldrex	r3, [r3]
 8006d32:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006d34:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006d36:	f023 0310 	bic.w	r3, r3, #16
 8006d3a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	461a      	mov	r2, r3
 8006d44:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8006d48:	647b      	str	r3, [r7, #68]	@ 0x44
 8006d4a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d4c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006d4e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006d50:	e841 2300 	strex	r3, r2, [r1]
 8006d54:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006d56:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	d1e4      	bne.n	8006d26 <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	69db      	ldr	r3, [r3, #28]
 8006d62:	f003 0310 	and.w	r3, r3, #16
 8006d66:	2b10      	cmp	r3, #16
 8006d68:	d103      	bne.n	8006d72 <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	2210      	movs	r2, #16
 8006d70:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006d78:	4619      	mov	r1, r3
 8006d7a:	6878      	ldr	r0, [r7, #4]
 8006d7c:	f7fe fc6e 	bl	800565c <HAL_UARTEx_RxEventCallback>
 8006d80:	e002      	b.n	8006d88 <UART_RxISR_16BIT_FIFOEN+0x29c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8006d82:	6878      	ldr	r0, [r7, #4]
 8006d84:	f7fa fcca 	bl	800171c <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8006d88:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 8006d8c:	2b00      	cmp	r3, #0
 8006d8e:	d006      	beq.n	8006d9e <UART_RxISR_16BIT_FIFOEN+0x2b2>
 8006d90:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8006d94:	f003 0320 	and.w	r3, r3, #32
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	f47f aecb 	bne.w	8006b34 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006da4:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8006da8:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	d049      	beq.n	8006e44 <UART_RxISR_16BIT_FIFOEN+0x358>
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8006db6:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 8006dba:	429a      	cmp	r2, r3
 8006dbc:	d242      	bcs.n	8006e44 <UART_RxISR_16BIT_FIFOEN+0x358>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	3308      	adds	r3, #8
 8006dc4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006dc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dc8:	e853 3f00 	ldrex	r3, [r3]
 8006dcc:	623b      	str	r3, [r7, #32]
   return(result);
 8006dce:	6a3b      	ldr	r3, [r7, #32]
 8006dd0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006dd4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	3308      	adds	r3, #8
 8006dde:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8006de2:	633a      	str	r2, [r7, #48]	@ 0x30
 8006de4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006de6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006de8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006dea:	e841 2300 	strex	r3, r2, [r1]
 8006dee:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006df0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	d1e3      	bne.n	8006dbe <UART_RxISR_16BIT_FIFOEN+0x2d2>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	4a15      	ldr	r2, [pc, #84]	@ (8006e50 <UART_RxISR_16BIT_FIFOEN+0x364>)
 8006dfa:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e02:	693b      	ldr	r3, [r7, #16]
 8006e04:	e853 3f00 	ldrex	r3, [r3]
 8006e08:	60fb      	str	r3, [r7, #12]
   return(result);
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	f043 0320 	orr.w	r3, r3, #32
 8006e10:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	461a      	mov	r2, r3
 8006e1a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006e1e:	61fb      	str	r3, [r7, #28]
 8006e20:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e22:	69b9      	ldr	r1, [r7, #24]
 8006e24:	69fa      	ldr	r2, [r7, #28]
 8006e26:	e841 2300 	strex	r3, r2, [r1]
 8006e2a:	617b      	str	r3, [r7, #20]
   return(result);
 8006e2c:	697b      	ldr	r3, [r7, #20]
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	d1e4      	bne.n	8006dfc <UART_RxISR_16BIT_FIFOEN+0x310>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006e32:	e007      	b.n	8006e44 <UART_RxISR_16BIT_FIFOEN+0x358>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	699a      	ldr	r2, [r3, #24]
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	f042 0208 	orr.w	r2, r2, #8
 8006e42:	619a      	str	r2, [r3, #24]
}
 8006e44:	bf00      	nop
 8006e46:	37b8      	adds	r7, #184	@ 0xb8
 8006e48:	46bd      	mov	sp, r7
 8006e4a:	bd80      	pop	{r7, pc}
 8006e4c:	40008000 	.word	0x40008000
 8006e50:	080065d5 	.word	0x080065d5

08006e54 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8006e54:	b480      	push	{r7}
 8006e56:	b083      	sub	sp, #12
 8006e58:	af00      	add	r7, sp, #0
 8006e5a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8006e5c:	bf00      	nop
 8006e5e:	370c      	adds	r7, #12
 8006e60:	46bd      	mov	sp, r7
 8006e62:	bc80      	pop	{r7}
 8006e64:	4770      	bx	lr

08006e66 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8006e66:	b480      	push	{r7}
 8006e68:	b083      	sub	sp, #12
 8006e6a:	af00      	add	r7, sp, #0
 8006e6c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8006e6e:	bf00      	nop
 8006e70:	370c      	adds	r7, #12
 8006e72:	46bd      	mov	sp, r7
 8006e74:	bc80      	pop	{r7}
 8006e76:	4770      	bx	lr

08006e78 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8006e78:	b480      	push	{r7}
 8006e7a:	b083      	sub	sp, #12
 8006e7c:	af00      	add	r7, sp, #0
 8006e7e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8006e80:	bf00      	nop
 8006e82:	370c      	adds	r7, #12
 8006e84:	46bd      	mov	sp, r7
 8006e86:	bc80      	pop	{r7}
 8006e88:	4770      	bx	lr

08006e8a <HAL_UARTEx_StopModeWakeUpSourceConfig>:
  *          @arg @ref UART_WAKEUP_ON_STARTBIT
  *          @arg @ref UART_WAKEUP_ON_READDATA_NONEMPTY
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_StopModeWakeUpSourceConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelection)
{
 8006e8a:	b580      	push	{r7, lr}
 8006e8c:	b088      	sub	sp, #32
 8006e8e:	af02      	add	r7, sp, #8
 8006e90:	60f8      	str	r0, [r7, #12]
 8006e92:	1d3b      	adds	r3, r7, #4
 8006e94:	e883 0006 	stmia.w	r3, {r1, r2}
  HAL_StatusTypeDef status = HAL_OK;
 8006e98:	2300      	movs	r3, #0
 8006e9a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_UART_WAKEUP_FROMSTOP_INSTANCE(huart->Instance));
  /* check the wake-up selection parameter */
  assert_param(IS_UART_WAKEUP_SELECTION(WakeUpSelection.WakeUpEvent));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006ea2:	2b01      	cmp	r3, #1
 8006ea4:	d101      	bne.n	8006eaa <HAL_UARTEx_StopModeWakeUpSourceConfig+0x20>
 8006ea6:	2302      	movs	r3, #2
 8006ea8:	e046      	b.n	8006f38 <HAL_UARTEx_StopModeWakeUpSourceConfig+0xae>
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	2201      	movs	r2, #1
 8006eae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006eb2:	68fb      	ldr	r3, [r7, #12]
 8006eb4:	2224      	movs	r2, #36	@ 0x24
 8006eb6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	681a      	ldr	r2, [r3, #0]
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	f022 0201 	bic.w	r2, r2, #1
 8006ec8:	601a      	str	r2, [r3, #0]

  /* Set the wake-up selection scheme */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_WUS, WakeUpSelection.WakeUpEvent);
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	689b      	ldr	r3, [r3, #8]
 8006ed0:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8006ed4:	687a      	ldr	r2, [r7, #4]
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	430a      	orrs	r2, r1
 8006edc:	609a      	str	r2, [r3, #8]

  if (WakeUpSelection.WakeUpEvent == UART_WAKEUP_ON_ADDRESS)
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	d105      	bne.n	8006ef0 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x66>
  {
    UARTEx_Wakeup_AddressConfig(huart, WakeUpSelection);
 8006ee4:	1d3b      	adds	r3, r7, #4
 8006ee6:	e893 0006 	ldmia.w	r3, {r1, r2}
 8006eea:	68f8      	ldr	r0, [r7, #12]
 8006eec:	f000 f911 	bl	8007112 <UARTEx_Wakeup_AddressConfig>
  }

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	681a      	ldr	r2, [r3, #0]
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	f042 0201 	orr.w	r2, r2, #1
 8006efe:	601a      	str	r2, [r3, #0]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006f00:	f7f9 ff92 	bl	8000e28 <HAL_GetTick>
 8006f04:	6138      	str	r0, [r7, #16]

  /* Wait until REACK flag is set */
  if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006f06:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006f0a:	9300      	str	r3, [sp, #0]
 8006f0c:	693b      	ldr	r3, [r7, #16]
 8006f0e:	2200      	movs	r2, #0
 8006f10:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006f14:	68f8      	ldr	r0, [r7, #12]
 8006f16:	f7fe ff10 	bl	8005d3a <UART_WaitOnFlagUntilTimeout>
 8006f1a:	4603      	mov	r3, r0
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	d002      	beq.n	8006f26 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x9c>
  {
    status = HAL_TIMEOUT;
 8006f20:	2303      	movs	r3, #3
 8006f22:	75fb      	strb	r3, [r7, #23]
 8006f24:	e003      	b.n	8006f2e <HAL_UARTEx_StopModeWakeUpSourceConfig+0xa4>
  }
  else
  {
    /* Initialize the UART State */
    huart->gState = HAL_UART_STATE_READY;
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	2220      	movs	r2, #32
 8006f2a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  }

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	2200      	movs	r2, #0
 8006f32:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return status;
 8006f36:	7dfb      	ldrb	r3, [r7, #23]
}
 8006f38:	4618      	mov	r0, r3
 8006f3a:	3718      	adds	r7, #24
 8006f3c:	46bd      	mov	sp, r7
 8006f3e:	bd80      	pop	{r7, pc}

08006f40 <HAL_UARTEx_EnableStopMode>:
  * @note The UART is able to wake up the MCU from Stop 1 mode as long as UART clock is HSI or LSE.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_EnableStopMode(UART_HandleTypeDef *huart)
{
 8006f40:	b480      	push	{r7}
 8006f42:	b089      	sub	sp, #36	@ 0x24
 8006f44:	af00      	add	r7, sp, #0
 8006f46:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(huart);
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006f4e:	2b01      	cmp	r3, #1
 8006f50:	d101      	bne.n	8006f56 <HAL_UARTEx_EnableStopMode+0x16>
 8006f52:	2302      	movs	r3, #2
 8006f54:	e021      	b.n	8006f9a <HAL_UARTEx_EnableStopMode+0x5a>
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	2201      	movs	r2, #1
 8006f5a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  /* Set UESM bit */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_UESM);
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	e853 3f00 	ldrex	r3, [r3]
 8006f6a:	60bb      	str	r3, [r7, #8]
   return(result);
 8006f6c:	68bb      	ldr	r3, [r7, #8]
 8006f6e:	f043 0302 	orr.w	r3, r3, #2
 8006f72:	61fb      	str	r3, [r7, #28]
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	461a      	mov	r2, r3
 8006f7a:	69fb      	ldr	r3, [r7, #28]
 8006f7c:	61bb      	str	r3, [r7, #24]
 8006f7e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f80:	6979      	ldr	r1, [r7, #20]
 8006f82:	69ba      	ldr	r2, [r7, #24]
 8006f84:	e841 2300 	strex	r3, r2, [r1]
 8006f88:	613b      	str	r3, [r7, #16]
   return(result);
 8006f8a:	693b      	ldr	r3, [r7, #16]
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	d1e6      	bne.n	8006f5e <HAL_UARTEx_EnableStopMode+0x1e>

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	2200      	movs	r2, #0
 8006f94:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006f98:	2300      	movs	r3, #0
}
 8006f9a:	4618      	mov	r0, r3
 8006f9c:	3724      	adds	r7, #36	@ 0x24
 8006f9e:	46bd      	mov	sp, r7
 8006fa0:	bc80      	pop	{r7}
 8006fa2:	4770      	bx	lr

08006fa4 <HAL_UARTEx_EnableFifoMode>:
  * @brief  Enable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_EnableFifoMode(UART_HandleTypeDef *huart)
{
 8006fa4:	b580      	push	{r7, lr}
 8006fa6:	b084      	sub	sp, #16
 8006fa8:	af00      	add	r7, sp, #0
 8006faa:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006fb2:	2b01      	cmp	r3, #1
 8006fb4:	d101      	bne.n	8006fba <HAL_UARTEx_EnableFifoMode+0x16>
 8006fb6:	2302      	movs	r3, #2
 8006fb8:	e02b      	b.n	8007012 <HAL_UARTEx_EnableFifoMode+0x6e>
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	2201      	movs	r2, #1
 8006fbe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	2224      	movs	r2, #36	@ 0x24
 8006fc6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	681a      	ldr	r2, [r3, #0]
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	f022 0201 	bic.w	r2, r2, #1
 8006fe0:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  SET_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006fe8:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_ENABLE;
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8006ff0:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	68fa      	ldr	r2, [r7, #12]
 8006ff8:	601a      	str	r2, [r3, #0]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006ffa:	6878      	ldr	r0, [r7, #4]
 8006ffc:	f000 f8ac 	bl	8007158 <UARTEx_SetNbDataToProcess>

  huart->gState = HAL_UART_STATE_READY;
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	2220      	movs	r2, #32
 8007004:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	2200      	movs	r2, #0
 800700c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007010:	2300      	movs	r3, #0
}
 8007012:	4618      	mov	r0, r3
 8007014:	3710      	adds	r7, #16
 8007016:	46bd      	mov	sp, r7
 8007018:	bd80      	pop	{r7, pc}

0800701a <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800701a:	b580      	push	{r7, lr}
 800701c:	b084      	sub	sp, #16
 800701e:	af00      	add	r7, sp, #0
 8007020:	6078      	str	r0, [r7, #4]
 8007022:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800702a:	2b01      	cmp	r3, #1
 800702c:	d101      	bne.n	8007032 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800702e:	2302      	movs	r3, #2
 8007030:	e02d      	b.n	800708e <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	2201      	movs	r2, #1
 8007036:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	2224      	movs	r2, #36	@ 0x24
 800703e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	681a      	ldr	r2, [r3, #0]
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	f022 0201 	bic.w	r2, r2, #1
 8007058:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	689b      	ldr	r3, [r3, #8]
 8007060:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	683a      	ldr	r2, [r7, #0]
 800706a:	430a      	orrs	r2, r1
 800706c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800706e:	6878      	ldr	r0, [r7, #4]
 8007070:	f000 f872 	bl	8007158 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	68fa      	ldr	r2, [r7, #12]
 800707a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	2220      	movs	r2, #32
 8007080:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	2200      	movs	r2, #0
 8007088:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800708c:	2300      	movs	r3, #0
}
 800708e:	4618      	mov	r0, r3
 8007090:	3710      	adds	r7, #16
 8007092:	46bd      	mov	sp, r7
 8007094:	bd80      	pop	{r7, pc}

08007096 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007096:	b580      	push	{r7, lr}
 8007098:	b084      	sub	sp, #16
 800709a:	af00      	add	r7, sp, #0
 800709c:	6078      	str	r0, [r7, #4]
 800709e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80070a6:	2b01      	cmp	r3, #1
 80070a8:	d101      	bne.n	80070ae <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80070aa:	2302      	movs	r3, #2
 80070ac:	e02d      	b.n	800710a <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	2201      	movs	r2, #1
 80070b2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	2224      	movs	r2, #36	@ 0x24
 80070ba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	681a      	ldr	r2, [r3, #0]
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	f022 0201 	bic.w	r2, r2, #1
 80070d4:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	689b      	ldr	r3, [r3, #8]
 80070dc:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	683a      	ldr	r2, [r7, #0]
 80070e6:	430a      	orrs	r2, r1
 80070e8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80070ea:	6878      	ldr	r0, [r7, #4]
 80070ec:	f000 f834 	bl	8007158 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	68fa      	ldr	r2, [r7, #12]
 80070f6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	2220      	movs	r2, #32
 80070fc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	2200      	movs	r2, #0
 8007104:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007108:	2300      	movs	r3, #0
}
 800710a:	4618      	mov	r0, r3
 800710c:	3710      	adds	r7, #16
 800710e:	46bd      	mov	sp, r7
 8007110:	bd80      	pop	{r7, pc}

08007112 <UARTEx_Wakeup_AddressConfig>:
  * @param huart           UART handle.
  * @param WakeUpSelection UART wake up from stop mode parameters.
  * @retval None
  */
static void UARTEx_Wakeup_AddressConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelection)
{
 8007112:	b480      	push	{r7}
 8007114:	b085      	sub	sp, #20
 8007116:	af00      	add	r7, sp, #0
 8007118:	60f8      	str	r0, [r7, #12]
 800711a:	1d3b      	adds	r3, r7, #4
 800711c:	e883 0006 	stmia.w	r3, {r1, r2}
  assert_param(IS_UART_ADDRESSLENGTH_DETECT(WakeUpSelection.AddressLength));

  /* Set the USART address length */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADDM7, WakeUpSelection.AddressLength);
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	685b      	ldr	r3, [r3, #4]
 8007126:	f023 0210 	bic.w	r2, r3, #16
 800712a:	893b      	ldrh	r3, [r7, #8]
 800712c:	4619      	mov	r1, r3
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	430a      	orrs	r2, r1
 8007134:	605a      	str	r2, [r3, #4]

  /* Set the USART address node */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADD, ((uint32_t)WakeUpSelection.Address << UART_CR2_ADDRESS_LSB_POS));
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	685b      	ldr	r3, [r3, #4]
 800713c:	f023 417f 	bic.w	r1, r3, #4278190080	@ 0xff000000
 8007140:	7abb      	ldrb	r3, [r7, #10]
 8007142:	061a      	lsls	r2, r3, #24
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	430a      	orrs	r2, r1
 800714a:	605a      	str	r2, [r3, #4]
}
 800714c:	bf00      	nop
 800714e:	3714      	adds	r7, #20
 8007150:	46bd      	mov	sp, r7
 8007152:	bc80      	pop	{r7}
 8007154:	4770      	bx	lr
	...

08007158 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007158:	b480      	push	{r7}
 800715a:	b085      	sub	sp, #20
 800715c:	af00      	add	r7, sp, #0
 800715e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007164:	2b00      	cmp	r3, #0
 8007166:	d108      	bne.n	800717a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	2201      	movs	r2, #1
 800716c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	2201      	movs	r2, #1
 8007174:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8007178:	e031      	b.n	80071de <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800717a:	2308      	movs	r3, #8
 800717c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800717e:	2308      	movs	r3, #8
 8007180:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	689b      	ldr	r3, [r3, #8]
 8007188:	0e5b      	lsrs	r3, r3, #25
 800718a:	b2db      	uxtb	r3, r3
 800718c:	f003 0307 	and.w	r3, r3, #7
 8007190:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	689b      	ldr	r3, [r3, #8]
 8007198:	0f5b      	lsrs	r3, r3, #29
 800719a:	b2db      	uxtb	r3, r3
 800719c:	f003 0307 	and.w	r3, r3, #7
 80071a0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80071a2:	7bbb      	ldrb	r3, [r7, #14]
 80071a4:	7b3a      	ldrb	r2, [r7, #12]
 80071a6:	4910      	ldr	r1, [pc, #64]	@ (80071e8 <UARTEx_SetNbDataToProcess+0x90>)
 80071a8:	5c8a      	ldrb	r2, [r1, r2]
 80071aa:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80071ae:	7b3a      	ldrb	r2, [r7, #12]
 80071b0:	490e      	ldr	r1, [pc, #56]	@ (80071ec <UARTEx_SetNbDataToProcess+0x94>)
 80071b2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80071b4:	fb93 f3f2 	sdiv	r3, r3, r2
 80071b8:	b29a      	uxth	r2, r3
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80071c0:	7bfb      	ldrb	r3, [r7, #15]
 80071c2:	7b7a      	ldrb	r2, [r7, #13]
 80071c4:	4908      	ldr	r1, [pc, #32]	@ (80071e8 <UARTEx_SetNbDataToProcess+0x90>)
 80071c6:	5c8a      	ldrb	r2, [r1, r2]
 80071c8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80071cc:	7b7a      	ldrb	r2, [r7, #13]
 80071ce:	4907      	ldr	r1, [pc, #28]	@ (80071ec <UARTEx_SetNbDataToProcess+0x94>)
 80071d0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80071d2:	fb93 f3f2 	sdiv	r3, r3, r2
 80071d6:	b29a      	uxth	r2, r3
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80071de:	bf00      	nop
 80071e0:	3714      	adds	r7, #20
 80071e2:	46bd      	mov	sp, r7
 80071e4:	bc80      	pop	{r7}
 80071e6:	4770      	bx	lr
 80071e8:	0800bb54 	.word	0x0800bb54
 80071ec:	0800bb5c 	.word	0x0800bb5c

080071f0 <RadioInit>:
TimerEvent_t RxTimeoutTimer;

/* Private  functions ---------------------------------------------------------*/

static void RadioInit( RadioEvents_t *events )
{
 80071f0:	b580      	push	{r7, lr}
 80071f2:	b084      	sub	sp, #16
 80071f4:	af02      	add	r7, sp, #8
 80071f6:	6078      	str	r0, [r7, #4]
    RadioEvents = events;
 80071f8:	4a24      	ldr	r2, [pc, #144]	@ (800728c <RadioInit+0x9c>)
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	6013      	str	r3, [r2, #0]

    SubgRf.RxContinuous = false;
 80071fe:	4b24      	ldr	r3, [pc, #144]	@ (8007290 <RadioInit+0xa0>)
 8007200:	2200      	movs	r2, #0
 8007202:	705a      	strb	r2, [r3, #1]
    SubgRf.TxTimeout = 0;
 8007204:	4b22      	ldr	r3, [pc, #136]	@ (8007290 <RadioInit+0xa0>)
 8007206:	2200      	movs	r2, #0
 8007208:	605a      	str	r2, [r3, #4]
    SubgRf.RxTimeout = 0;
 800720a:	4b21      	ldr	r3, [pc, #132]	@ (8007290 <RadioInit+0xa0>)
 800720c:	2200      	movs	r2, #0
 800720e:	609a      	str	r2, [r3, #8]
    /*See STM32WL Errata: RadioSetRxDutyCycle*/
    SubgRf.RxDcPreambleDetectTimeout = 0;
 8007210:	4b1f      	ldr	r3, [pc, #124]	@ (8007290 <RadioInit+0xa0>)
 8007212:	2200      	movs	r2, #0
 8007214:	659a      	str	r2, [r3, #88]	@ 0x58
#if( RADIO_LR_FHSS_IS_ON == 1 )
    SubgRf.lr_fhss.is_lr_fhss_on = false;
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    SUBGRF_Init( RadioOnDioIrq );
 8007216:	481f      	ldr	r0, [pc, #124]	@ (8007294 <RadioInit+0xa4>)
 8007218:	f001 ffc6 	bl	80091a8 <SUBGRF_Init>
    /*SubgRf.publicNetwork set to false*/
    SubgRf.PublicNetwork.Current = false;
 800721c:	4b1c      	ldr	r3, [pc, #112]	@ (8007290 <RadioInit+0xa0>)
 800721e:	2200      	movs	r2, #0
 8007220:	735a      	strb	r2, [r3, #13]
    SubgRf.PublicNetwork.Previous = false;
 8007222:	4b1b      	ldr	r3, [pc, #108]	@ (8007290 <RadioInit+0xa0>)
 8007224:	2200      	movs	r2, #0
 8007226:	731a      	strb	r2, [r3, #12]

    RADIO_IRQ_PROCESS_INIT();

    SUBGRF_SetRegulatorMode( );
 8007228:	f002 fa5c 	bl	80096e4 <SUBGRF_SetRegulatorMode>

    SUBGRF_SetBufferBaseAddress( 0x00, 0x00 );
 800722c:	2100      	movs	r1, #0
 800722e:	2000      	movs	r0, #0
 8007230:	f002 fe28 	bl	8009e84 <SUBGRF_SetBufferBaseAddress>
    SUBGRF_SetTxParams( RFO_LP, 0, RADIO_RAMP_200_US );
 8007234:	2204      	movs	r2, #4
 8007236:	2100      	movs	r1, #0
 8007238:	2001      	movs	r0, #1
 800723a:	f002 fbeb 	bl	8009a14 <SUBGRF_SetTxParams>
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, IRQ_RADIO_ALL, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 800723e:	2300      	movs	r3, #0
 8007240:	2200      	movs	r2, #0
 8007242:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8007246:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 800724a:	f002 fb1b 	bl	8009884 <SUBGRF_SetDioIrqParams>

    RadioSleep();
 800724e:	f000 fe99 	bl	8007f84 <RadioSleep>
    // Initialize driver timeout timers
    TimerInit( &TxTimeoutTimer, RadioOnTxTimeoutIrq );
 8007252:	2300      	movs	r3, #0
 8007254:	9300      	str	r3, [sp, #0]
 8007256:	4b10      	ldr	r3, [pc, #64]	@ (8007298 <RadioInit+0xa8>)
 8007258:	2200      	movs	r2, #0
 800725a:	f04f 31ff 	mov.w	r1, #4294967295
 800725e:	480f      	ldr	r0, [pc, #60]	@ (800729c <RadioInit+0xac>)
 8007260:	f003 fe2a 	bl	800aeb8 <UTIL_TIMER_Create>
    TimerInit( &RxTimeoutTimer, RadioOnRxTimeoutIrq );
 8007264:	2300      	movs	r3, #0
 8007266:	9300      	str	r3, [sp, #0]
 8007268:	4b0d      	ldr	r3, [pc, #52]	@ (80072a0 <RadioInit+0xb0>)
 800726a:	2200      	movs	r2, #0
 800726c:	f04f 31ff 	mov.w	r1, #4294967295
 8007270:	480c      	ldr	r0, [pc, #48]	@ (80072a4 <RadioInit+0xb4>)
 8007272:	f003 fe21 	bl	800aeb8 <UTIL_TIMER_Create>
    TimerStop( &TxTimeoutTimer );
 8007276:	4809      	ldr	r0, [pc, #36]	@ (800729c <RadioInit+0xac>)
 8007278:	f003 fec2 	bl	800b000 <UTIL_TIMER_Stop>
    TimerStop( &RxTimeoutTimer );
 800727c:	4809      	ldr	r0, [pc, #36]	@ (80072a4 <RadioInit+0xb4>)
 800727e:	f003 febf 	bl	800b000 <UTIL_TIMER_Stop>
}
 8007282:	bf00      	nop
 8007284:	3708      	adds	r7, #8
 8007286:	46bd      	mov	sp, r7
 8007288:	bd80      	pop	{r7, pc}
 800728a:	bf00      	nop
 800728c:	200002a4 	.word	0x200002a4
 8007290:	200002a8 	.word	0x200002a8
 8007294:	08008379 	.word	0x08008379
 8007298:	08008301 	.word	0x08008301
 800729c:	20000304 	.word	0x20000304
 80072a0:	08008315 	.word	0x08008315
 80072a4:	2000031c 	.word	0x2000031c

080072a8 <RadioGetStatus>:

static RadioState_t RadioGetStatus( void )
{
 80072a8:	b580      	push	{r7, lr}
 80072aa:	af00      	add	r7, sp, #0
    switch( SUBGRF_GetOperatingMode( ) )
 80072ac:	f001 ffc4 	bl	8009238 <SUBGRF_GetOperatingMode>
 80072b0:	4603      	mov	r3, r0
 80072b2:	2b07      	cmp	r3, #7
 80072b4:	d00a      	beq.n	80072cc <RadioGetStatus+0x24>
 80072b6:	2b07      	cmp	r3, #7
 80072b8:	dc0a      	bgt.n	80072d0 <RadioGetStatus+0x28>
 80072ba:	2b04      	cmp	r3, #4
 80072bc:	d002      	beq.n	80072c4 <RadioGetStatus+0x1c>
 80072be:	2b05      	cmp	r3, #5
 80072c0:	d002      	beq.n	80072c8 <RadioGetStatus+0x20>
 80072c2:	e005      	b.n	80072d0 <RadioGetStatus+0x28>
    {
        case MODE_TX:
            return RF_TX_RUNNING;
 80072c4:	2302      	movs	r3, #2
 80072c6:	e004      	b.n	80072d2 <RadioGetStatus+0x2a>
        case MODE_RX:
            return RF_RX_RUNNING;
 80072c8:	2301      	movs	r3, #1
 80072ca:	e002      	b.n	80072d2 <RadioGetStatus+0x2a>
        case MODE_CAD:
            return RF_CAD;
 80072cc:	2303      	movs	r3, #3
 80072ce:	e000      	b.n	80072d2 <RadioGetStatus+0x2a>
        default:
            return RF_IDLE;
 80072d0:	2300      	movs	r3, #0
    }
}
 80072d2:	4618      	mov	r0, r3
 80072d4:	bd80      	pop	{r7, pc}
	...

080072d8 <RadioSetModem>:

static void RadioSetModem( RadioModems_t modem )
{
 80072d8:	b580      	push	{r7, lr}
 80072da:	b082      	sub	sp, #8
 80072dc:	af00      	add	r7, sp, #0
 80072de:	4603      	mov	r3, r0
 80072e0:	71fb      	strb	r3, [r7, #7]
    SubgRf.Modem = modem;
 80072e2:	4a2a      	ldr	r2, [pc, #168]	@ (800738c <RadioSetModem+0xb4>)
 80072e4:	79fb      	ldrb	r3, [r7, #7]
 80072e6:	7013      	strb	r3, [r2, #0]
    RFW_SetRadioModem( modem );
 80072e8:	79fb      	ldrb	r3, [r7, #7]
 80072ea:	4618      	mov	r0, r3
 80072ec:	f003 f9b7 	bl	800a65e <RFW_SetRadioModem>
    switch( modem )
 80072f0:	79fb      	ldrb	r3, [r7, #7]
 80072f2:	2b05      	cmp	r3, #5
 80072f4:	d80e      	bhi.n	8007314 <RadioSetModem+0x3c>
 80072f6:	a201      	add	r2, pc, #4	@ (adr r2, 80072fc <RadioSetModem+0x24>)
 80072f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80072fc:	08007323 	.word	0x08007323
 8007300:	08007331 	.word	0x08007331
 8007304:	08007315 	.word	0x08007315
 8007308:	08007357 	.word	0x08007357
 800730c:	08007365 	.word	0x08007365
 8007310:	08007373 	.word	0x08007373
    {
    default:
    case MODEM_MSK:
        SUBGRF_SetPacketType( PACKET_TYPE_GMSK );
 8007314:	2003      	movs	r0, #3
 8007316:	f002 fb57 	bl	80099c8 <SUBGRF_SetPacketType>
        // When switching to GFSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 800731a:	4b1c      	ldr	r3, [pc, #112]	@ (800738c <RadioSetModem+0xb4>)
 800731c:	2200      	movs	r2, #0
 800731e:	735a      	strb	r2, [r3, #13]
        break;
 8007320:	e02f      	b.n	8007382 <RadioSetModem+0xaa>
    case MODEM_FSK:
        SUBGRF_SetPacketType( PACKET_TYPE_GFSK );
 8007322:	2000      	movs	r0, #0
 8007324:	f002 fb50 	bl	80099c8 <SUBGRF_SetPacketType>
        // When switching to GFSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 8007328:	4b18      	ldr	r3, [pc, #96]	@ (800738c <RadioSetModem+0xb4>)
 800732a:	2200      	movs	r2, #0
 800732c:	735a      	strb	r2, [r3, #13]
        break;
 800732e:	e028      	b.n	8007382 <RadioSetModem+0xaa>
    case MODEM_LORA:
        SUBGRF_SetPacketType( PACKET_TYPE_LORA );
 8007330:	2001      	movs	r0, #1
 8007332:	f002 fb49 	bl	80099c8 <SUBGRF_SetPacketType>
        // Public/Private network register is reset when switching modems
        if( SubgRf.PublicNetwork.Current != SubgRf.PublicNetwork.Previous )
 8007336:	4b15      	ldr	r3, [pc, #84]	@ (800738c <RadioSetModem+0xb4>)
 8007338:	7b5a      	ldrb	r2, [r3, #13]
 800733a:	4b14      	ldr	r3, [pc, #80]	@ (800738c <RadioSetModem+0xb4>)
 800733c:	7b1b      	ldrb	r3, [r3, #12]
 800733e:	429a      	cmp	r2, r3
 8007340:	d01e      	beq.n	8007380 <RadioSetModem+0xa8>
        {
            SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous;
 8007342:	4b12      	ldr	r3, [pc, #72]	@ (800738c <RadioSetModem+0xb4>)
 8007344:	7b1a      	ldrb	r2, [r3, #12]
 8007346:	4b11      	ldr	r3, [pc, #68]	@ (800738c <RadioSetModem+0xb4>)
 8007348:	735a      	strb	r2, [r3, #13]
            RadioSetPublicNetwork( SubgRf.PublicNetwork.Current );
 800734a:	4b10      	ldr	r3, [pc, #64]	@ (800738c <RadioSetModem+0xb4>)
 800734c:	7b5b      	ldrb	r3, [r3, #13]
 800734e:	4618      	mov	r0, r3
 8007350:	f000 ffa0 	bl	8008294 <RadioSetPublicNetwork>
        }
        break;
 8007354:	e014      	b.n	8007380 <RadioSetModem+0xa8>
    case MODEM_BPSK:
        SUBGRF_SetPacketType( PACKET_TYPE_BPSK );
 8007356:	2002      	movs	r0, #2
 8007358:	f002 fb36 	bl	80099c8 <SUBGRF_SetPacketType>
        // When switching to BPSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 800735c:	4b0b      	ldr	r3, [pc, #44]	@ (800738c <RadioSetModem+0xb4>)
 800735e:	2200      	movs	r2, #0
 8007360:	735a      	strb	r2, [r3, #13]
        break;
 8007362:	e00e      	b.n	8007382 <RadioSetModem+0xaa>
#if (RADIO_SIGFOX_ENABLE == 1)
    case MODEM_SIGFOX_TX:
        SUBGRF_SetPacketType( PACKET_TYPE_BPSK );
 8007364:	2002      	movs	r0, #2
 8007366:	f002 fb2f 	bl	80099c8 <SUBGRF_SetPacketType>
        // When switching to BPSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 800736a:	4b08      	ldr	r3, [pc, #32]	@ (800738c <RadioSetModem+0xb4>)
 800736c:	2200      	movs	r2, #0
 800736e:	735a      	strb	r2, [r3, #13]
        break;
 8007370:	e007      	b.n	8007382 <RadioSetModem+0xaa>
    case MODEM_SIGFOX_RX:
        SUBGRF_SetPacketType( PACKET_TYPE_GFSK );
 8007372:	2000      	movs	r0, #0
 8007374:	f002 fb28 	bl	80099c8 <SUBGRF_SetPacketType>
        // When switching to GFSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 8007378:	4b04      	ldr	r3, [pc, #16]	@ (800738c <RadioSetModem+0xb4>)
 800737a:	2200      	movs	r2, #0
 800737c:	735a      	strb	r2, [r3, #13]
        break;
 800737e:	e000      	b.n	8007382 <RadioSetModem+0xaa>
        break;
 8007380:	bf00      	nop
#endif /*RADIO_SIGFOX_ENABLE == 1*/
    }
}
 8007382:	bf00      	nop
 8007384:	3708      	adds	r7, #8
 8007386:	46bd      	mov	sp, r7
 8007388:	bd80      	pop	{r7, pc}
 800738a:	bf00      	nop
 800738c:	200002a8 	.word	0x200002a8

08007390 <RadioSetChannel>:

static void RadioSetChannel( uint32_t freq )
{
 8007390:	b580      	push	{r7, lr}
 8007392:	b082      	sub	sp, #8
 8007394:	af00      	add	r7, sp, #0
 8007396:	6078      	str	r0, [r7, #4]
    SUBGRF_SetRfFrequency( freq );
 8007398:	6878      	ldr	r0, [r7, #4]
 800739a:	f002 facf 	bl	800993c <SUBGRF_SetRfFrequency>
}
 800739e:	bf00      	nop
 80073a0:	3708      	adds	r7, #8
 80073a2:	46bd      	mov	sp, r7
 80073a4:	bd80      	pop	{r7, pc}

080073a6 <RadioIsChannelFree>:

static bool RadioIsChannelFree( uint32_t freq, uint32_t rxBandwidth, int16_t rssiThresh, uint32_t maxCarrierSenseTime )
{
 80073a6:	b580      	push	{r7, lr}
 80073a8:	b090      	sub	sp, #64	@ 0x40
 80073aa:	af0a      	add	r7, sp, #40	@ 0x28
 80073ac:	60f8      	str	r0, [r7, #12]
 80073ae:	60b9      	str	r1, [r7, #8]
 80073b0:	603b      	str	r3, [r7, #0]
 80073b2:	4613      	mov	r3, r2
 80073b4:	80fb      	strh	r3, [r7, #6]
    bool status = true;
 80073b6:	2301      	movs	r3, #1
 80073b8:	75fb      	strb	r3, [r7, #23]
    int16_t rssi = 0;
 80073ba:	2300      	movs	r3, #0
 80073bc:	82bb      	strh	r3, [r7, #20]
    uint32_t carrierSenseTime = 0;
 80073be:	2300      	movs	r3, #0
 80073c0:	613b      	str	r3, [r7, #16]

    RadioStandby( );
 80073c2:	f000 fdf2 	bl	8007faa <RadioStandby>

    RadioSetModem( MODEM_FSK );
 80073c6:	2000      	movs	r0, #0
 80073c8:	f7ff ff86 	bl	80072d8 <RadioSetModem>

    RadioSetChannel( freq );
 80073cc:	68f8      	ldr	r0, [r7, #12]
 80073ce:	f7ff ffdf 	bl	8007390 <RadioSetChannel>

    // Set Rx bandwidth. Other parameters are not used.
    RadioSetRxConfig( MODEM_FSK, rxBandwidth, 600, 0, rxBandwidth, 3, 0, false,
 80073d2:	2301      	movs	r3, #1
 80073d4:	9309      	str	r3, [sp, #36]	@ 0x24
 80073d6:	2300      	movs	r3, #0
 80073d8:	9308      	str	r3, [sp, #32]
 80073da:	2300      	movs	r3, #0
 80073dc:	9307      	str	r3, [sp, #28]
 80073de:	2300      	movs	r3, #0
 80073e0:	9306      	str	r3, [sp, #24]
 80073e2:	2300      	movs	r3, #0
 80073e4:	9305      	str	r3, [sp, #20]
 80073e6:	2300      	movs	r3, #0
 80073e8:	9304      	str	r3, [sp, #16]
 80073ea:	2300      	movs	r3, #0
 80073ec:	9303      	str	r3, [sp, #12]
 80073ee:	2300      	movs	r3, #0
 80073f0:	9302      	str	r3, [sp, #8]
 80073f2:	2303      	movs	r3, #3
 80073f4:	9301      	str	r3, [sp, #4]
 80073f6:	68bb      	ldr	r3, [r7, #8]
 80073f8:	9300      	str	r3, [sp, #0]
 80073fa:	2300      	movs	r3, #0
 80073fc:	f44f 7216 	mov.w	r2, #600	@ 0x258
 8007400:	68b9      	ldr	r1, [r7, #8]
 8007402:	2000      	movs	r0, #0
 8007404:	f000 f83c 	bl	8007480 <RadioSetRxConfig>
                      0, false, 0, 0, false, true );
    RadioRx( 0 );
 8007408:	2000      	movs	r0, #0
 800740a:	f000 fdd5 	bl	8007fb8 <RadioRx>

    RADIO_DELAY_MS( RadioGetWakeupTime( ) );
 800740e:	f000 ff6f 	bl	80082f0 <RadioGetWakeupTime>
 8007412:	4603      	mov	r3, r0
 8007414:	4618      	mov	r0, r3
 8007416:	f7f9 fd1b 	bl	8000e50 <HAL_Delay>

    carrierSenseTime = TimerGetCurrentTime( );
 800741a:	f003 ff0b 	bl	800b234 <UTIL_TIMER_GetCurrentTime>
 800741e:	6138      	str	r0, [r7, #16]

    // Perform carrier sense for maxCarrierSenseTime
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 8007420:	e00d      	b.n	800743e <RadioIsChannelFree+0x98>
    {
        rssi = RadioRssi( MODEM_FSK );
 8007422:	2000      	movs	r0, #0
 8007424:	f000 feb6 	bl	8008194 <RadioRssi>
 8007428:	4603      	mov	r3, r0
 800742a:	82bb      	strh	r3, [r7, #20]

        if( rssi > rssiThresh )
 800742c:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8007430:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007434:	429a      	cmp	r2, r3
 8007436:	dd02      	ble.n	800743e <RadioIsChannelFree+0x98>
        {
            status = false;
 8007438:	2300      	movs	r3, #0
 800743a:	75fb      	strb	r3, [r7, #23]
            break;
 800743c:	e006      	b.n	800744c <RadioIsChannelFree+0xa6>
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 800743e:	6938      	ldr	r0, [r7, #16]
 8007440:	f003 ff0a 	bl	800b258 <UTIL_TIMER_GetElapsedTime>
 8007444:	4602      	mov	r2, r0
 8007446:	683b      	ldr	r3, [r7, #0]
 8007448:	4293      	cmp	r3, r2
 800744a:	d8ea      	bhi.n	8007422 <RadioIsChannelFree+0x7c>
        }
    }
    RadioStandby( );
 800744c:	f000 fdad 	bl	8007faa <RadioStandby>

    return status;
 8007450:	7dfb      	ldrb	r3, [r7, #23]
}
 8007452:	4618      	mov	r0, r3
 8007454:	3718      	adds	r7, #24
 8007456:	46bd      	mov	sp, r7
 8007458:	bd80      	pop	{r7, pc}

0800745a <RadioRandom>:

static uint32_t RadioRandom( void )
{
 800745a:	b580      	push	{r7, lr}
 800745c:	b082      	sub	sp, #8
 800745e:	af00      	add	r7, sp, #0
    uint32_t rnd = 0;
 8007460:	2300      	movs	r3, #0
 8007462:	607b      	str	r3, [r7, #4]

    /*
     * Radio setup for random number generation
     */
    // Disable modem interrupts
    SUBGRF_SetDioIrqParams( IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 8007464:	2300      	movs	r3, #0
 8007466:	2200      	movs	r2, #0
 8007468:	2100      	movs	r1, #0
 800746a:	2000      	movs	r0, #0
 800746c:	f002 fa0a 	bl	8009884 <SUBGRF_SetDioIrqParams>

    rnd = SUBGRF_GetRandom();
 8007470:	f001 ffb3 	bl	80093da <SUBGRF_GetRandom>
 8007474:	6078      	str	r0, [r7, #4]

    return rnd;
 8007476:	687b      	ldr	r3, [r7, #4]
}
 8007478:	4618      	mov	r0, r3
 800747a:	3708      	adds	r7, #8
 800747c:	46bd      	mov	sp, r7
 800747e:	bd80      	pop	{r7, pc}

08007480 <RadioSetRxConfig>:
                              uint32_t bandwidthAfc, uint16_t preambleLen,
                              uint16_t symbTimeout, bool fixLen,
                              uint8_t payloadLen,
                              bool crcOn, bool freqHopOn, uint8_t hopPeriod,
                              bool iqInverted, bool rxContinuous )
{
 8007480:	b580      	push	{r7, lr}
 8007482:	b08a      	sub	sp, #40	@ 0x28
 8007484:	af00      	add	r7, sp, #0
 8007486:	60b9      	str	r1, [r7, #8]
 8007488:	607a      	str	r2, [r7, #4]
 800748a:	461a      	mov	r2, r3
 800748c:	4603      	mov	r3, r0
 800748e:	73fb      	strb	r3, [r7, #15]
 8007490:	4613      	mov	r3, r2
 8007492:	73bb      	strb	r3, [r7, #14]
#if (RADIO_SIGFOX_ENABLE == 1)
    uint8_t modReg;
#endif
    SubgRf.RxContinuous = rxContinuous;
 8007494:	4ab9      	ldr	r2, [pc, #740]	@ (800777c <RadioSetRxConfig+0x2fc>)
 8007496:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 800749a:	7053      	strb	r3, [r2, #1]
    RFW_DeInit();
 800749c:	f003 f89d 	bl	800a5da <RFW_DeInit>
    if( rxContinuous == true )
 80074a0:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 80074a4:	2b00      	cmp	r3, #0
 80074a6:	d001      	beq.n	80074ac <RadioSetRxConfig+0x2c>
    {
        symbTimeout = 0;
 80074a8:	2300      	movs	r3, #0
 80074aa:	873b      	strh	r3, [r7, #56]	@ 0x38
    }
    if( fixLen == true )
 80074ac:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 80074b0:	2b00      	cmp	r3, #0
 80074b2:	d004      	beq.n	80074be <RadioSetRxConfig+0x3e>
    {
        MaxPayloadLength = payloadLen;
 80074b4:	4ab2      	ldr	r2, [pc, #712]	@ (8007780 <RadioSetRxConfig+0x300>)
 80074b6:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 80074ba:	7013      	strb	r3, [r2, #0]
 80074bc:	e002      	b.n	80074c4 <RadioSetRxConfig+0x44>
    }
    else
    {
        MaxPayloadLength = 0xFF;
 80074be:	4bb0      	ldr	r3, [pc, #704]	@ (8007780 <RadioSetRxConfig+0x300>)
 80074c0:	22ff      	movs	r2, #255	@ 0xff
 80074c2:	701a      	strb	r2, [r3, #0]
    }

    switch( modem )
 80074c4:	7bfb      	ldrb	r3, [r7, #15]
 80074c6:	2b05      	cmp	r3, #5
 80074c8:	d009      	beq.n	80074de <RadioSetRxConfig+0x5e>
 80074ca:	2b05      	cmp	r3, #5
 80074cc:	f300 81d7 	bgt.w	800787e <RadioSetRxConfig+0x3fe>
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	f000 80bf 	beq.w	8007654 <RadioSetRxConfig+0x1d4>
 80074d6:	2b01      	cmp	r3, #1
 80074d8:	f000 8124 	beq.w	8007724 <RadioSetRxConfig+0x2a4>
            // Timeout Max, Timeout handled directly in SetRx function
            SubgRf.RxTimeout = 0xFFFF;

            break;
        default:
            break;
 80074dc:	e1cf      	b.n	800787e <RadioSetRxConfig+0x3fe>
            SUBGRF_SetStopRxTimerOnPreambleDetect( true );
 80074de:	2001      	movs	r0, #1
 80074e0:	f002 f8c2 	bl	8009668 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 80074e4:	4ba5      	ldr	r3, [pc, #660]	@ (800777c <RadioSetRxConfig+0x2fc>)
 80074e6:	2200      	movs	r2, #0
 80074e8:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 80074ec:	4aa3      	ldr	r2, [pc, #652]	@ (800777c <RadioSetRxConfig+0x2fc>)
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	63d3      	str	r3, [r2, #60]	@ 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_05;
 80074f2:	4ba2      	ldr	r3, [pc, #648]	@ (800777c <RadioSetRxConfig+0x2fc>)
 80074f4:	2209      	movs	r2, #9
 80074f6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            SubgRf.ModulationParams.Params.Gfsk.Fdev = 800;
 80074fa:	4ba0      	ldr	r3, [pc, #640]	@ (800777c <RadioSetRxConfig+0x2fc>)
 80074fc:	f44f 7248 	mov.w	r2, #800	@ 0x320
 8007500:	641a      	str	r2, [r3, #64]	@ 0x40
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 8007502:	68b8      	ldr	r0, [r7, #8]
 8007504:	f002 ff9c 	bl	800a440 <SUBGRF_GetFskBandwidthRegValue>
 8007508:	4603      	mov	r3, r0
 800750a:	461a      	mov	r2, r3
 800750c:	4b9b      	ldr	r3, [pc, #620]	@ (800777c <RadioSetRxConfig+0x2fc>)
 800750e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8007512:	4b9a      	ldr	r3, [pc, #616]	@ (800777c <RadioSetRxConfig+0x2fc>)
 8007514:	2200      	movs	r2, #0
 8007516:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 8007518:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800751a:	00db      	lsls	r3, r3, #3
 800751c:	b29a      	uxth	r2, r3
 800751e:	4b97      	ldr	r3, [pc, #604]	@ (800777c <RadioSetRxConfig+0x2fc>)
 8007520:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_OFF;
 8007522:	4b96      	ldr	r3, [pc, #600]	@ (800777c <RadioSetRxConfig+0x2fc>)
 8007524:	2200      	movs	r2, #0
 8007526:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 2 << 3; // convert byte into bit
 8007528:	4b94      	ldr	r3, [pc, #592]	@ (800777c <RadioSetRxConfig+0x2fc>)
 800752a:	2210      	movs	r2, #16
 800752c:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 800752e:	4b93      	ldr	r3, [pc, #588]	@ (800777c <RadioSetRxConfig+0x2fc>)
 8007530:	2200      	movs	r2, #0
 8007532:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = RADIO_PACKET_FIXED_LENGTH;
 8007534:	4b91      	ldr	r3, [pc, #580]	@ (800777c <RadioSetRxConfig+0x2fc>)
 8007536:	2200      	movs	r2, #0
 8007538:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 800753a:	4b91      	ldr	r3, [pc, #580]	@ (8007780 <RadioSetRxConfig+0x300>)
 800753c:	781a      	ldrb	r2, [r3, #0]
 800753e:	4b8f      	ldr	r3, [pc, #572]	@ (800777c <RadioSetRxConfig+0x2fc>)
 8007540:	759a      	strb	r2, [r3, #22]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 8007542:	4b8e      	ldr	r3, [pc, #568]	@ (800777c <RadioSetRxConfig+0x2fc>)
 8007544:	2201      	movs	r2, #1
 8007546:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREE_OFF;
 8007548:	4b8c      	ldr	r3, [pc, #560]	@ (800777c <RadioSetRxConfig+0x2fc>)
 800754a:	2200      	movs	r2, #0
 800754c:	761a      	strb	r2, [r3, #24]
            RadioSetModem( MODEM_SIGFOX_RX );
 800754e:	2005      	movs	r0, #5
 8007550:	f7ff fec2 	bl	80072d8 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8007554:	488b      	ldr	r0, [pc, #556]	@ (8007784 <RadioSetRxConfig+0x304>)
 8007556:	f002 fb2b 	bl	8009bb0 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800755a:	488b      	ldr	r0, [pc, #556]	@ (8007788 <RadioSetRxConfig+0x308>)
 800755c:	f002 fbf6 	bl	8009d4c <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){0xB2, 0x27, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 8007560:	4a8a      	ldr	r2, [pc, #552]	@ (800778c <RadioSetRxConfig+0x30c>)
 8007562:	f107 031c 	add.w	r3, r7, #28
 8007566:	e892 0003 	ldmia.w	r2, {r0, r1}
 800756a:	e883 0003 	stmia.w	r3, {r0, r1}
 800756e:	f107 031c 	add.w	r3, r7, #28
 8007572:	4618      	mov	r0, r3
 8007574:	f001 feaf 	bl	80092d6 <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 8007578:	f240 10ff 	movw	r0, #511	@ 0x1ff
 800757c:	f001 fefa 	bl	8009374 <SUBGRF_SetWhiteningSeed>
            modReg= RadioRead(SUBGHZ_AGCGFORSTCFGR);
 8007580:	f640 00b8 	movw	r0, #2232	@ 0x8b8
 8007584:	f000 fe24 	bl	80081d0 <RadioRead>
 8007588:	4603      	mov	r3, r0
 800758a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            modReg&=RADIO_BIT_MASK(4);
 800758e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007592:	f023 0310 	bic.w	r3, r3, #16
 8007596:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            RadioWrite(SUBGHZ_AGCGFORSTCFGR, modReg);
 800759a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800759e:	4619      	mov	r1, r3
 80075a0:	f640 00b8 	movw	r0, #2232	@ 0x8b8
 80075a4:	f000 fe02 	bl	80081ac <RadioWrite>
            RadioWrite(SUBGHZ_AGCGFORSTPOWTHR, 0x4 );
 80075a8:	2104      	movs	r1, #4
 80075aa:	f640 00b9 	movw	r0, #2233	@ 0x8b9
 80075ae:	f000 fdfd 	bl	80081ac <RadioWrite>
            modReg= RadioRead(SUBGHZ_AGCRSSICTL0R);
 80075b2:	f640 009b 	movw	r0, #2203	@ 0x89b
 80075b6:	f000 fe0b 	bl	80081d0 <RadioRead>
 80075ba:	4603      	mov	r3, r0
 80075bc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            modReg&=( RADIO_BIT_MASK(2) & RADIO_BIT_MASK(3) & RADIO_BIT_MASK(4) );
 80075c0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80075c4:	f023 031c 	bic.w	r3, r3, #28
 80075c8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            RadioWrite(SUBGHZ_AGCRSSICTL0R, (modReg| (0x1<<3) ) );
 80075cc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80075d0:	f043 0308 	orr.w	r3, r3, #8
 80075d4:	b2db      	uxtb	r3, r3
 80075d6:	4619      	mov	r1, r3
 80075d8:	f640 009b 	movw	r0, #2203	@ 0x89b
 80075dc:	f000 fde6 	bl	80081ac <RadioWrite>
            modReg= RadioRead(SUBGHZ_GAFCR);
 80075e0:	f240 60d1 	movw	r0, #1745	@ 0x6d1
 80075e4:	f000 fdf4 	bl	80081d0 <RadioRead>
 80075e8:	4603      	mov	r3, r0
 80075ea:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            modReg&=( RADIO_BIT_MASK(3) & RADIO_BIT_MASK(4) );
 80075ee:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80075f2:	f023 0318 	bic.w	r3, r3, #24
 80075f6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            RadioWrite(SUBGHZ_GAFCR, (modReg| (0x3<<3) ));
 80075fa:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80075fe:	f043 0318 	orr.w	r3, r3, #24
 8007602:	b2db      	uxtb	r3, r3
 8007604:	4619      	mov	r1, r3
 8007606:	f240 60d1 	movw	r0, #1745	@ 0x6d1
 800760a:	f000 fdcf 	bl	80081ac <RadioWrite>
            modReg= RadioRead(SUBGHZ_GBSYNCR);
 800760e:	f240 60ac 	movw	r0, #1708	@ 0x6ac
 8007612:	f000 fddd 	bl	80081d0 <RadioRead>
 8007616:	4603      	mov	r3, r0
 8007618:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            modReg&=( RADIO_BIT_MASK(4) & RADIO_BIT_MASK(5) & RADIO_BIT_MASK(6) );
 800761c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007620:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007624:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            RadioWrite(SUBGHZ_GBSYNCR, (modReg| (0x5<<4) ));
 8007628:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800762c:	f043 0350 	orr.w	r3, r3, #80	@ 0x50
 8007630:	b2db      	uxtb	r3, r3
 8007632:	4619      	mov	r1, r3
 8007634:	f240 60ac 	movw	r0, #1708	@ 0x6ac
 8007638:	f000 fdb8 	bl	80081ac <RadioWrite>
            SubgRf.RxTimeout = ( uint32_t )(( symbTimeout * 8 * 1000 ) /datarate);
 800763c:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800763e:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 8007642:	fb02 f303 	mul.w	r3, r2, r3
 8007646:	461a      	mov	r2, r3
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	fbb2 f3f3 	udiv	r3, r2, r3
 800764e:	4a4b      	ldr	r2, [pc, #300]	@ (800777c <RadioSetRxConfig+0x2fc>)
 8007650:	6093      	str	r3, [r2, #8]
            break;
 8007652:	e115      	b.n	8007880 <RadioSetRxConfig+0x400>
            SUBGRF_SetStopRxTimerOnPreambleDetect( false );
 8007654:	2000      	movs	r0, #0
 8007656:	f002 f807 	bl	8009668 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 800765a:	4b48      	ldr	r3, [pc, #288]	@ (800777c <RadioSetRxConfig+0x2fc>)
 800765c:	2200      	movs	r2, #0
 800765e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 8007662:	4a46      	ldr	r2, [pc, #280]	@ (800777c <RadioSetRxConfig+0x2fc>)
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	63d3      	str	r3, [r2, #60]	@ 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 8007668:	4b44      	ldr	r3, [pc, #272]	@ (800777c <RadioSetRxConfig+0x2fc>)
 800766a:	220b      	movs	r2, #11
 800766c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 8007670:	68b8      	ldr	r0, [r7, #8]
 8007672:	f002 fee5 	bl	800a440 <SUBGRF_GetFskBandwidthRegValue>
 8007676:	4603      	mov	r3, r0
 8007678:	461a      	mov	r2, r3
 800767a:	4b40      	ldr	r3, [pc, #256]	@ (800777c <RadioSetRxConfig+0x2fc>)
 800767c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8007680:	4b3e      	ldr	r3, [pc, #248]	@ (800777c <RadioSetRxConfig+0x2fc>)
 8007682:	2200      	movs	r2, #0
 8007684:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 8007686:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8007688:	00db      	lsls	r3, r3, #3
 800768a:	b29a      	uxth	r2, r3
 800768c:	4b3b      	ldr	r3, [pc, #236]	@ (800777c <RadioSetRxConfig+0x2fc>)
 800768e:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 8007690:	4b3a      	ldr	r3, [pc, #232]	@ (800777c <RadioSetRxConfig+0x2fc>)
 8007692:	2204      	movs	r2, #4
 8007694:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3; // convert byte into bit
 8007696:	4b39      	ldr	r3, [pc, #228]	@ (800777c <RadioSetRxConfig+0x2fc>)
 8007698:	2218      	movs	r2, #24
 800769a:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 800769c:	4b37      	ldr	r3, [pc, #220]	@ (800777c <RadioSetRxConfig+0x2fc>)
 800769e:	2200      	movs	r2, #0
 80076a0:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 80076a2:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 80076a6:	f083 0301 	eor.w	r3, r3, #1
 80076aa:	b2db      	uxtb	r3, r3
 80076ac:	461a      	mov	r2, r3
 80076ae:	4b33      	ldr	r3, [pc, #204]	@ (800777c <RadioSetRxConfig+0x2fc>)
 80076b0:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 80076b2:	4b33      	ldr	r3, [pc, #204]	@ (8007780 <RadioSetRxConfig+0x300>)
 80076b4:	781a      	ldrb	r2, [r3, #0]
 80076b6:	4b31      	ldr	r3, [pc, #196]	@ (800777c <RadioSetRxConfig+0x2fc>)
 80076b8:	759a      	strb	r2, [r3, #22]
            if( crcOn == true )
 80076ba:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 80076be:	2b00      	cmp	r3, #0
 80076c0:	d003      	beq.n	80076ca <RadioSetRxConfig+0x24a>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 80076c2:	4b2e      	ldr	r3, [pc, #184]	@ (800777c <RadioSetRxConfig+0x2fc>)
 80076c4:	22f2      	movs	r2, #242	@ 0xf2
 80076c6:	75da      	strb	r2, [r3, #23]
 80076c8:	e002      	b.n	80076d0 <RadioSetRxConfig+0x250>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 80076ca:	4b2c      	ldr	r3, [pc, #176]	@ (800777c <RadioSetRxConfig+0x2fc>)
 80076cc:	2201      	movs	r2, #1
 80076ce:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 80076d0:	4b2a      	ldr	r3, [pc, #168]	@ (800777c <RadioSetRxConfig+0x2fc>)
 80076d2:	2201      	movs	r2, #1
 80076d4:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 80076d6:	f000 fc68 	bl	8007faa <RadioStandby>
            RadioSetModem( MODEM_FSK );
 80076da:	2000      	movs	r0, #0
 80076dc:	f7ff fdfc 	bl	80072d8 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 80076e0:	4828      	ldr	r0, [pc, #160]	@ (8007784 <RadioSetRxConfig+0x304>)
 80076e2:	f002 fa65 	bl	8009bb0 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80076e6:	4828      	ldr	r0, [pc, #160]	@ (8007788 <RadioSetRxConfig+0x308>)
 80076e8:	f002 fb30 	bl	8009d4c <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 80076ec:	4a28      	ldr	r2, [pc, #160]	@ (8007790 <RadioSetRxConfig+0x310>)
 80076ee:	f107 0314 	add.w	r3, r7, #20
 80076f2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80076f6:	e883 0003 	stmia.w	r3, {r0, r1}
 80076fa:	f107 0314 	add.w	r3, r7, #20
 80076fe:	4618      	mov	r0, r3
 8007700:	f001 fde9 	bl	80092d6 <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 8007704:	f240 10ff 	movw	r0, #511	@ 0x1ff
 8007708:	f001 fe34 	bl	8009374 <SUBGRF_SetWhiteningSeed>
            SubgRf.RxTimeout = ( uint32_t )(( symbTimeout * 8 * 1000 ) /datarate);
 800770c:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800770e:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 8007712:	fb02 f303 	mul.w	r3, r2, r3
 8007716:	461a      	mov	r2, r3
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	fbb2 f3f3 	udiv	r3, r2, r3
 800771e:	4a17      	ldr	r2, [pc, #92]	@ (800777c <RadioSetRxConfig+0x2fc>)
 8007720:	6093      	str	r3, [r2, #8]
            break;
 8007722:	e0ad      	b.n	8007880 <RadioSetRxConfig+0x400>
            SUBGRF_SetStopRxTimerOnPreambleDetect( false );
 8007724:	2000      	movs	r0, #0
 8007726:	f001 ff9f 	bl	8009668 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 800772a:	4b14      	ldr	r3, [pc, #80]	@ (800777c <RadioSetRxConfig+0x2fc>)
 800772c:	2201      	movs	r2, #1
 800772e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t )datarate;
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	b2da      	uxtb	r2, r3
 8007736:	4b11      	ldr	r3, [pc, #68]	@ (800777c <RadioSetRxConfig+0x2fc>)
 8007738:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth = Bandwidths[bandwidth];
 800773c:	4a15      	ldr	r2, [pc, #84]	@ (8007794 <RadioSetRxConfig+0x314>)
 800773e:	68bb      	ldr	r3, [r7, #8]
 8007740:	4413      	add	r3, r2
 8007742:	781a      	ldrb	r2, [r3, #0]
 8007744:	4b0d      	ldr	r3, [pc, #52]	@ (800777c <RadioSetRxConfig+0x2fc>)
 8007746:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t )coderate;
 800774a:	4a0c      	ldr	r2, [pc, #48]	@ (800777c <RadioSetRxConfig+0x2fc>)
 800774c:	7bbb      	ldrb	r3, [r7, #14]
 800774e:	f882 3052 	strb.w	r3, [r2, #82]	@ 0x52
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8007752:	68bb      	ldr	r3, [r7, #8]
 8007754:	2b00      	cmp	r3, #0
 8007756:	d105      	bne.n	8007764 <RadioSetRxConfig+0x2e4>
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	2b0b      	cmp	r3, #11
 800775c:	d008      	beq.n	8007770 <RadioSetRxConfig+0x2f0>
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	2b0c      	cmp	r3, #12
 8007762:	d005      	beq.n	8007770 <RadioSetRxConfig+0x2f0>
 8007764:	68bb      	ldr	r3, [r7, #8]
 8007766:	2b01      	cmp	r3, #1
 8007768:	d116      	bne.n	8007798 <RadioSetRxConfig+0x318>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	2b0c      	cmp	r3, #12
 800776e:	d113      	bne.n	8007798 <RadioSetRxConfig+0x318>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 8007770:	4b02      	ldr	r3, [pc, #8]	@ (800777c <RadioSetRxConfig+0x2fc>)
 8007772:	2201      	movs	r2, #1
 8007774:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
 8007778:	e012      	b.n	80077a0 <RadioSetRxConfig+0x320>
 800777a:	bf00      	nop
 800777c:	200002a8 	.word	0x200002a8
 8007780:	20000008 	.word	0x20000008
 8007784:	200002e0 	.word	0x200002e0
 8007788:	200002b6 	.word	0x200002b6
 800778c:	0800b978 	.word	0x0800b978
 8007790:	0800b980 	.word	0x0800b980
 8007794:	0800bbf0 	.word	0x0800bbf0
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 8007798:	4b3b      	ldr	r3, [pc, #236]	@ (8007888 <RadioSetRxConfig+0x408>)
 800779a:	2200      	movs	r2, #0
 800779c:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 80077a0:	4b39      	ldr	r3, [pc, #228]	@ (8007888 <RadioSetRxConfig+0x408>)
 80077a2:	2201      	movs	r2, #1
 80077a4:	739a      	strb	r2, [r3, #14]
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 80077a6:	4b38      	ldr	r3, [pc, #224]	@ (8007888 <RadioSetRxConfig+0x408>)
 80077a8:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80077ac:	2b05      	cmp	r3, #5
 80077ae:	d004      	beq.n	80077ba <RadioSetRxConfig+0x33a>
                ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF6 ) )
 80077b0:	4b35      	ldr	r3, [pc, #212]	@ (8007888 <RadioSetRxConfig+0x408>)
 80077b2:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 80077b6:	2b06      	cmp	r3, #6
 80077b8:	d10a      	bne.n	80077d0 <RadioSetRxConfig+0x350>
                if( preambleLen < 12 )
 80077ba:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 80077bc:	2b0b      	cmp	r3, #11
 80077be:	d803      	bhi.n	80077c8 <RadioSetRxConfig+0x348>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = 12;
 80077c0:	4b31      	ldr	r3, [pc, #196]	@ (8007888 <RadioSetRxConfig+0x408>)
 80077c2:	220c      	movs	r2, #12
 80077c4:	839a      	strh	r2, [r3, #28]
                if( preambleLen < 12 )
 80077c6:	e006      	b.n	80077d6 <RadioSetRxConfig+0x356>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 80077c8:	4a2f      	ldr	r2, [pc, #188]	@ (8007888 <RadioSetRxConfig+0x408>)
 80077ca:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 80077cc:	8393      	strh	r3, [r2, #28]
                if( preambleLen < 12 )
 80077ce:	e002      	b.n	80077d6 <RadioSetRxConfig+0x356>
                SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 80077d0:	4a2d      	ldr	r2, [pc, #180]	@ (8007888 <RadioSetRxConfig+0x408>)
 80077d2:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 80077d4:	8393      	strh	r3, [r2, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 80077d6:	f897 203c 	ldrb.w	r2, [r7, #60]	@ 0x3c
 80077da:	4b2b      	ldr	r3, [pc, #172]	@ (8007888 <RadioSetRxConfig+0x408>)
 80077dc:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 80077de:	4b2b      	ldr	r3, [pc, #172]	@ (800788c <RadioSetRxConfig+0x40c>)
 80077e0:	781a      	ldrb	r2, [r3, #0]
 80077e2:	4b29      	ldr	r3, [pc, #164]	@ (8007888 <RadioSetRxConfig+0x408>)
 80077e4:	77da      	strb	r2, [r3, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 80077e6:	f897 2044 	ldrb.w	r2, [r7, #68]	@ 0x44
 80077ea:	4b27      	ldr	r3, [pc, #156]	@ (8007888 <RadioSetRxConfig+0x408>)
 80077ec:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 80077f0:	f897 2050 	ldrb.w	r2, [r7, #80]	@ 0x50
 80077f4:	4b24      	ldr	r3, [pc, #144]	@ (8007888 <RadioSetRxConfig+0x408>)
 80077f6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
            RadioStandby( );
 80077fa:	f000 fbd6 	bl	8007faa <RadioStandby>
            RadioSetModem( MODEM_LORA );
 80077fe:	2001      	movs	r0, #1
 8007800:	f7ff fd6a 	bl	80072d8 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8007804:	4822      	ldr	r0, [pc, #136]	@ (8007890 <RadioSetRxConfig+0x410>)
 8007806:	f002 f9d3 	bl	8009bb0 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800780a:	4822      	ldr	r0, [pc, #136]	@ (8007894 <RadioSetRxConfig+0x414>)
 800780c:	f002 fa9e 	bl	8009d4c <SUBGRF_SetPacketParams>
            SUBGRF_SetLoRaSymbNumTimeout( symbTimeout );
 8007810:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8007812:	b2db      	uxtb	r3, r3
 8007814:	4618      	mov	r0, r3
 8007816:	f001 ff36 	bl	8009686 <SUBGRF_SetLoRaSymbNumTimeout>
            SUBGRF_WriteRegister(SUBGHZ_AGCCFG,SUBGRF_ReadRegister(SUBGHZ_AGCCFG)&0x1);
 800781a:	f640 00a3 	movw	r0, #2211	@ 0x8a3
 800781e:	f002 fbfd 	bl	800a01c <SUBGRF_ReadRegister>
 8007822:	4603      	mov	r3, r0
 8007824:	f003 0301 	and.w	r3, r3, #1
 8007828:	b2db      	uxtb	r3, r3
 800782a:	4619      	mov	r1, r3
 800782c:	f640 00a3 	movw	r0, #2211	@ 0x8a3
 8007830:	f002 fbd2 	bl	8009fd8 <SUBGRF_WriteRegister>
            if( SubgRf.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 8007834:	4b14      	ldr	r3, [pc, #80]	@ (8007888 <RadioSetRxConfig+0x408>)
 8007836:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800783a:	2b01      	cmp	r3, #1
 800783c:	d10d      	bne.n	800785a <RadioSetRxConfig+0x3da>
                SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) & ~( 1 << 2 ) );
 800783e:	f240 7036 	movw	r0, #1846	@ 0x736
 8007842:	f002 fbeb 	bl	800a01c <SUBGRF_ReadRegister>
 8007846:	4603      	mov	r3, r0
 8007848:	f023 0304 	bic.w	r3, r3, #4
 800784c:	b2db      	uxtb	r3, r3
 800784e:	4619      	mov	r1, r3
 8007850:	f240 7036 	movw	r0, #1846	@ 0x736
 8007854:	f002 fbc0 	bl	8009fd8 <SUBGRF_WriteRegister>
 8007858:	e00c      	b.n	8007874 <RadioSetRxConfig+0x3f4>
                SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) | ( 1 << 2 ) );
 800785a:	f240 7036 	movw	r0, #1846	@ 0x736
 800785e:	f002 fbdd 	bl	800a01c <SUBGRF_ReadRegister>
 8007862:	4603      	mov	r3, r0
 8007864:	f043 0304 	orr.w	r3, r3, #4
 8007868:	b2db      	uxtb	r3, r3
 800786a:	4619      	mov	r1, r3
 800786c:	f240 7036 	movw	r0, #1846	@ 0x736
 8007870:	f002 fbb2 	bl	8009fd8 <SUBGRF_WriteRegister>
            SubgRf.RxTimeout = 0xFFFF;
 8007874:	4b04      	ldr	r3, [pc, #16]	@ (8007888 <RadioSetRxConfig+0x408>)
 8007876:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800787a:	609a      	str	r2, [r3, #8]
            break;
 800787c:	e000      	b.n	8007880 <RadioSetRxConfig+0x400>
            break;
 800787e:	bf00      	nop
    }
}
 8007880:	bf00      	nop
 8007882:	3728      	adds	r7, #40	@ 0x28
 8007884:	46bd      	mov	sp, r7
 8007886:	bd80      	pop	{r7, pc}
 8007888:	200002a8 	.word	0x200002a8
 800788c:	20000008 	.word	0x20000008
 8007890:	200002e0 	.word	0x200002e0
 8007894:	200002b6 	.word	0x200002b6

08007898 <RadioSetTxConfig>:
static void RadioSetTxConfig( RadioModems_t modem, int8_t power, uint32_t fdev,
                              uint32_t bandwidth, uint32_t datarate,
                              uint8_t coderate, uint16_t preambleLen,
                              bool fixLen, bool crcOn, bool freqHopOn,
                              uint8_t hopPeriod, bool iqInverted, uint32_t timeout )
{
 8007898:	b580      	push	{r7, lr}
 800789a:	b086      	sub	sp, #24
 800789c:	af00      	add	r7, sp, #0
 800789e:	60ba      	str	r2, [r7, #8]
 80078a0:	607b      	str	r3, [r7, #4]
 80078a2:	4603      	mov	r3, r0
 80078a4:	73fb      	strb	r3, [r7, #15]
 80078a6:	460b      	mov	r3, r1
 80078a8:	73bb      	strb	r3, [r7, #14]
#if( RADIO_LR_FHSS_IS_ON == 1 )
    /*disable LrFhss*/
    SubgRf.lr_fhss.is_lr_fhss_on = false;
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    RFW_DeInit();
 80078aa:	f002 fe96 	bl	800a5da <RFW_DeInit>
    switch( modem )
 80078ae:	7bfb      	ldrb	r3, [r7, #15]
 80078b0:	2b04      	cmp	r3, #4
 80078b2:	f000 80c7 	beq.w	8007a44 <RadioSetTxConfig+0x1ac>
 80078b6:	2b04      	cmp	r3, #4
 80078b8:	f300 80d6 	bgt.w	8007a68 <RadioSetTxConfig+0x1d0>
 80078bc:	2b00      	cmp	r3, #0
 80078be:	d002      	beq.n	80078c6 <RadioSetTxConfig+0x2e>
 80078c0:	2b01      	cmp	r3, #1
 80078c2:	d059      	beq.n	8007978 <RadioSetTxConfig+0xe0>
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
            break;
#endif /*RADIO_SIGFOX_ENABLE == 1*/
        default:
            break;
 80078c4:	e0d0      	b.n	8007a68 <RadioSetTxConfig+0x1d0>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 80078c6:	4b77      	ldr	r3, [pc, #476]	@ (8007aa4 <RadioSetTxConfig+0x20c>)
 80078c8:	2200      	movs	r2, #0
 80078ca:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 80078ce:	4a75      	ldr	r2, [pc, #468]	@ (8007aa4 <RadioSetTxConfig+0x20c>)
 80078d0:	6a3b      	ldr	r3, [r7, #32]
 80078d2:	63d3      	str	r3, [r2, #60]	@ 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 80078d4:	4b73      	ldr	r3, [pc, #460]	@ (8007aa4 <RadioSetTxConfig+0x20c>)
 80078d6:	220b      	movs	r2, #11
 80078d8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 80078dc:	6878      	ldr	r0, [r7, #4]
 80078de:	f002 fdaf 	bl	800a440 <SUBGRF_GetFskBandwidthRegValue>
 80078e2:	4603      	mov	r3, r0
 80078e4:	461a      	mov	r2, r3
 80078e6:	4b6f      	ldr	r3, [pc, #444]	@ (8007aa4 <RadioSetTxConfig+0x20c>)
 80078e8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
            SubgRf.ModulationParams.Params.Gfsk.Fdev = fdev;
 80078ec:	4a6d      	ldr	r2, [pc, #436]	@ (8007aa4 <RadioSetTxConfig+0x20c>)
 80078ee:	68bb      	ldr	r3, [r7, #8]
 80078f0:	6413      	str	r3, [r2, #64]	@ 0x40
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 80078f2:	4b6c      	ldr	r3, [pc, #432]	@ (8007aa4 <RadioSetTxConfig+0x20c>)
 80078f4:	2200      	movs	r2, #0
 80078f6:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 80078f8:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80078fa:	00db      	lsls	r3, r3, #3
 80078fc:	b29a      	uxth	r2, r3
 80078fe:	4b69      	ldr	r3, [pc, #420]	@ (8007aa4 <RadioSetTxConfig+0x20c>)
 8007900:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 8007902:	4b68      	ldr	r3, [pc, #416]	@ (8007aa4 <RadioSetTxConfig+0x20c>)
 8007904:	2204      	movs	r2, #4
 8007906:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3 ; // convert byte into bit
 8007908:	4b66      	ldr	r3, [pc, #408]	@ (8007aa4 <RadioSetTxConfig+0x20c>)
 800790a:	2218      	movs	r2, #24
 800790c:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 800790e:	4b65      	ldr	r3, [pc, #404]	@ (8007aa4 <RadioSetTxConfig+0x20c>)
 8007910:	2200      	movs	r2, #0
 8007912:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 8007914:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8007918:	f083 0301 	eor.w	r3, r3, #1
 800791c:	b2db      	uxtb	r3, r3
 800791e:	461a      	mov	r2, r3
 8007920:	4b60      	ldr	r3, [pc, #384]	@ (8007aa4 <RadioSetTxConfig+0x20c>)
 8007922:	755a      	strb	r2, [r3, #21]
            if( crcOn == true )
 8007924:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8007928:	2b00      	cmp	r3, #0
 800792a:	d003      	beq.n	8007934 <RadioSetTxConfig+0x9c>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 800792c:	4b5d      	ldr	r3, [pc, #372]	@ (8007aa4 <RadioSetTxConfig+0x20c>)
 800792e:	22f2      	movs	r2, #242	@ 0xf2
 8007930:	75da      	strb	r2, [r3, #23]
 8007932:	e002      	b.n	800793a <RadioSetTxConfig+0xa2>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 8007934:	4b5b      	ldr	r3, [pc, #364]	@ (8007aa4 <RadioSetTxConfig+0x20c>)
 8007936:	2201      	movs	r2, #1
 8007938:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 800793a:	4b5a      	ldr	r3, [pc, #360]	@ (8007aa4 <RadioSetTxConfig+0x20c>)
 800793c:	2201      	movs	r2, #1
 800793e:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 8007940:	f000 fb33 	bl	8007faa <RadioStandby>
            RadioSetModem(  MODEM_FSK  );
 8007944:	2000      	movs	r0, #0
 8007946:	f7ff fcc7 	bl	80072d8 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 800794a:	4857      	ldr	r0, [pc, #348]	@ (8007aa8 <RadioSetTxConfig+0x210>)
 800794c:	f002 f930 	bl	8009bb0 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8007950:	4856      	ldr	r0, [pc, #344]	@ (8007aac <RadioSetTxConfig+0x214>)
 8007952:	f002 f9fb 	bl	8009d4c <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 8007956:	4a56      	ldr	r2, [pc, #344]	@ (8007ab0 <RadioSetTxConfig+0x218>)
 8007958:	f107 0310 	add.w	r3, r7, #16
 800795c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8007960:	e883 0003 	stmia.w	r3, {r0, r1}
 8007964:	f107 0310 	add.w	r3, r7, #16
 8007968:	4618      	mov	r0, r3
 800796a:	f001 fcb4 	bl	80092d6 <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 800796e:	f240 10ff 	movw	r0, #511	@ 0x1ff
 8007972:	f001 fcff 	bl	8009374 <SUBGRF_SetWhiteningSeed>
            break;
 8007976:	e078      	b.n	8007a6a <RadioSetTxConfig+0x1d2>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 8007978:	4b4a      	ldr	r3, [pc, #296]	@ (8007aa4 <RadioSetTxConfig+0x20c>)
 800797a:	2201      	movs	r2, #1
 800797c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) datarate;
 8007980:	6a3b      	ldr	r3, [r7, #32]
 8007982:	b2da      	uxtb	r2, r3
 8007984:	4b47      	ldr	r3, [pc, #284]	@ (8007aa4 <RadioSetTxConfig+0x20c>)
 8007986:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth =  Bandwidths[bandwidth];
 800798a:	4a4a      	ldr	r2, [pc, #296]	@ (8007ab4 <RadioSetTxConfig+0x21c>)
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	4413      	add	r3, r2
 8007990:	781a      	ldrb	r2, [r3, #0]
 8007992:	4b44      	ldr	r3, [pc, #272]	@ (8007aa4 <RadioSetTxConfig+0x20c>)
 8007994:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate= ( RadioLoRaCodingRates_t )coderate;
 8007998:	4a42      	ldr	r2, [pc, #264]	@ (8007aa4 <RadioSetTxConfig+0x20c>)
 800799a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800799e:	f882 3052 	strb.w	r3, [r2, #82]	@ 0x52
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	2b00      	cmp	r3, #0
 80079a6:	d105      	bne.n	80079b4 <RadioSetTxConfig+0x11c>
 80079a8:	6a3b      	ldr	r3, [r7, #32]
 80079aa:	2b0b      	cmp	r3, #11
 80079ac:	d008      	beq.n	80079c0 <RadioSetTxConfig+0x128>
 80079ae:	6a3b      	ldr	r3, [r7, #32]
 80079b0:	2b0c      	cmp	r3, #12
 80079b2:	d005      	beq.n	80079c0 <RadioSetTxConfig+0x128>
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	2b01      	cmp	r3, #1
 80079b8:	d107      	bne.n	80079ca <RadioSetTxConfig+0x132>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 80079ba:	6a3b      	ldr	r3, [r7, #32]
 80079bc:	2b0c      	cmp	r3, #12
 80079be:	d104      	bne.n	80079ca <RadioSetTxConfig+0x132>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 80079c0:	4b38      	ldr	r3, [pc, #224]	@ (8007aa4 <RadioSetTxConfig+0x20c>)
 80079c2:	2201      	movs	r2, #1
 80079c4:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
 80079c8:	e003      	b.n	80079d2 <RadioSetTxConfig+0x13a>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 80079ca:	4b36      	ldr	r3, [pc, #216]	@ (8007aa4 <RadioSetTxConfig+0x20c>)
 80079cc:	2200      	movs	r2, #0
 80079ce:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 80079d2:	4b34      	ldr	r3, [pc, #208]	@ (8007aa4 <RadioSetTxConfig+0x20c>)
 80079d4:	2201      	movs	r2, #1
 80079d6:	739a      	strb	r2, [r3, #14]
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 80079d8:	4b32      	ldr	r3, [pc, #200]	@ (8007aa4 <RadioSetTxConfig+0x20c>)
 80079da:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80079de:	2b05      	cmp	r3, #5
 80079e0:	d004      	beq.n	80079ec <RadioSetTxConfig+0x154>
                ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF6 ) )
 80079e2:	4b30      	ldr	r3, [pc, #192]	@ (8007aa4 <RadioSetTxConfig+0x20c>)
 80079e4:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 80079e8:	2b06      	cmp	r3, #6
 80079ea:	d10a      	bne.n	8007a02 <RadioSetTxConfig+0x16a>
                if( preambleLen < 12 )
 80079ec:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80079ee:	2b0b      	cmp	r3, #11
 80079f0:	d803      	bhi.n	80079fa <RadioSetTxConfig+0x162>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = 12;
 80079f2:	4b2c      	ldr	r3, [pc, #176]	@ (8007aa4 <RadioSetTxConfig+0x20c>)
 80079f4:	220c      	movs	r2, #12
 80079f6:	839a      	strh	r2, [r3, #28]
                if( preambleLen < 12 )
 80079f8:	e006      	b.n	8007a08 <RadioSetTxConfig+0x170>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 80079fa:	4a2a      	ldr	r2, [pc, #168]	@ (8007aa4 <RadioSetTxConfig+0x20c>)
 80079fc:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80079fe:	8393      	strh	r3, [r2, #28]
                if( preambleLen < 12 )
 8007a00:	e002      	b.n	8007a08 <RadioSetTxConfig+0x170>
                SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 8007a02:	4a28      	ldr	r2, [pc, #160]	@ (8007aa4 <RadioSetTxConfig+0x20c>)
 8007a04:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8007a06:	8393      	strh	r3, [r2, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 8007a08:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8007a0c:	4b25      	ldr	r3, [pc, #148]	@ (8007aa4 <RadioSetTxConfig+0x20c>)
 8007a0e:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 8007a10:	4b29      	ldr	r3, [pc, #164]	@ (8007ab8 <RadioSetTxConfig+0x220>)
 8007a12:	781a      	ldrb	r2, [r3, #0]
 8007a14:	4b23      	ldr	r3, [pc, #140]	@ (8007aa4 <RadioSetTxConfig+0x20c>)
 8007a16:	77da      	strb	r2, [r3, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 8007a18:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8007a1c:	4b21      	ldr	r3, [pc, #132]	@ (8007aa4 <RadioSetTxConfig+0x20c>)
 8007a1e:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 8007a22:	f897 203c 	ldrb.w	r2, [r7, #60]	@ 0x3c
 8007a26:	4b1f      	ldr	r3, [pc, #124]	@ (8007aa4 <RadioSetTxConfig+0x20c>)
 8007a28:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
            RadioStandby( );
 8007a2c:	f000 fabd 	bl	8007faa <RadioStandby>
            RadioSetModem( MODEM_LORA );
 8007a30:	2001      	movs	r0, #1
 8007a32:	f7ff fc51 	bl	80072d8 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8007a36:	481c      	ldr	r0, [pc, #112]	@ (8007aa8 <RadioSetTxConfig+0x210>)
 8007a38:	f002 f8ba 	bl	8009bb0 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8007a3c:	481b      	ldr	r0, [pc, #108]	@ (8007aac <RadioSetTxConfig+0x214>)
 8007a3e:	f002 f985 	bl	8009d4c <SUBGRF_SetPacketParams>
            break;
 8007a42:	e012      	b.n	8007a6a <RadioSetTxConfig+0x1d2>
            RadioSetModem(MODEM_SIGFOX_TX);
 8007a44:	2004      	movs	r0, #4
 8007a46:	f7ff fc47 	bl	80072d8 <RadioSetModem>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_BPSK;
 8007a4a:	4b16      	ldr	r3, [pc, #88]	@ (8007aa4 <RadioSetTxConfig+0x20c>)
 8007a4c:	2202      	movs	r2, #2
 8007a4e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Bpsk.BitRate           = datarate;
 8007a52:	4a14      	ldr	r2, [pc, #80]	@ (8007aa4 <RadioSetTxConfig+0x20c>)
 8007a54:	6a3b      	ldr	r3, [r7, #32]
 8007a56:	6493      	str	r3, [r2, #72]	@ 0x48
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
 8007a58:	4b12      	ldr	r3, [pc, #72]	@ (8007aa4 <RadioSetTxConfig+0x20c>)
 8007a5a:	2216      	movs	r2, #22
 8007a5c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8007a60:	4811      	ldr	r0, [pc, #68]	@ (8007aa8 <RadioSetTxConfig+0x210>)
 8007a62:	f002 f8a5 	bl	8009bb0 <SUBGRF_SetModulationParams>
            break;
 8007a66:	e000      	b.n	8007a6a <RadioSetTxConfig+0x1d2>
            break;
 8007a68:	bf00      	nop
    }

    SubgRf.AntSwitchPaSelect = SUBGRF_SetRfTxPower( power );
 8007a6a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007a6e:	4618      	mov	r0, r3
 8007a70:	f002 fbe8 	bl	800a244 <SUBGRF_SetRfTxPower>
 8007a74:	4603      	mov	r3, r0
 8007a76:	461a      	mov	r2, r3
 8007a78:	4b0a      	ldr	r3, [pc, #40]	@ (8007aa4 <RadioSetTxConfig+0x20c>)
 8007a7a:	f883 2056 	strb.w	r2, [r3, #86]	@ 0x56
    /* WORKAROUND - Trimming the output voltage power_ldo to 3.3V */
    SUBGRF_WriteRegister(REG_DRV_CTRL, 0x7 << 1);
 8007a7e:	210e      	movs	r1, #14
 8007a80:	f640 101f 	movw	r0, #2335	@ 0x91f
 8007a84:	f002 faa8 	bl	8009fd8 <SUBGRF_WriteRegister>
    RFW_SetAntSwitch( SubgRf.AntSwitchPaSelect );
 8007a88:	4b06      	ldr	r3, [pc, #24]	@ (8007aa4 <RadioSetTxConfig+0x20c>)
 8007a8a:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 8007a8e:	4618      	mov	r0, r3
 8007a90:	f002 fdb7 	bl	800a602 <RFW_SetAntSwitch>
    SubgRf.TxTimeout = timeout;
 8007a94:	4a03      	ldr	r2, [pc, #12]	@ (8007aa4 <RadioSetTxConfig+0x20c>)
 8007a96:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007a98:	6053      	str	r3, [r2, #4]
}
 8007a9a:	bf00      	nop
 8007a9c:	3718      	adds	r7, #24
 8007a9e:	46bd      	mov	sp, r7
 8007aa0:	bd80      	pop	{r7, pc}
 8007aa2:	bf00      	nop
 8007aa4:	200002a8 	.word	0x200002a8
 8007aa8:	200002e0 	.word	0x200002e0
 8007aac:	200002b6 	.word	0x200002b6
 8007ab0:	0800b980 	.word	0x0800b980
 8007ab4:	0800bbf0 	.word	0x0800bbf0
 8007ab8:	20000008 	.word	0x20000008

08007abc <RadioCheckRfFrequency>:

static bool RadioCheckRfFrequency( uint32_t frequency )
{
 8007abc:	b480      	push	{r7}
 8007abe:	b083      	sub	sp, #12
 8007ac0:	af00      	add	r7, sp, #0
 8007ac2:	6078      	str	r0, [r7, #4]
    return true;
 8007ac4:	2301      	movs	r3, #1
}
 8007ac6:	4618      	mov	r0, r3
 8007ac8:	370c      	adds	r7, #12
 8007aca:	46bd      	mov	sp, r7
 8007acc:	bc80      	pop	{r7}
 8007ace:	4770      	bx	lr

08007ad0 <RadioGetLoRaBandwidthInHz>:

static uint32_t RadioGetLoRaBandwidthInHz( RadioLoRaBandwidths_t bw )
{
 8007ad0:	b480      	push	{r7}
 8007ad2:	b085      	sub	sp, #20
 8007ad4:	af00      	add	r7, sp, #0
 8007ad6:	4603      	mov	r3, r0
 8007ad8:	71fb      	strb	r3, [r7, #7]
    uint32_t bandwidthInHz = 0;
 8007ada:	2300      	movs	r3, #0
 8007adc:	60fb      	str	r3, [r7, #12]

    switch( bw )
 8007ade:	79fb      	ldrb	r3, [r7, #7]
 8007ae0:	2b0a      	cmp	r3, #10
 8007ae2:	d83e      	bhi.n	8007b62 <RadioGetLoRaBandwidthInHz+0x92>
 8007ae4:	a201      	add	r2, pc, #4	@ (adr r2, 8007aec <RadioGetLoRaBandwidthInHz+0x1c>)
 8007ae6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007aea:	bf00      	nop
 8007aec:	08007b19 	.word	0x08007b19
 8007af0:	08007b29 	.word	0x08007b29
 8007af4:	08007b39 	.word	0x08007b39
 8007af8:	08007b49 	.word	0x08007b49
 8007afc:	08007b51 	.word	0x08007b51
 8007b00:	08007b57 	.word	0x08007b57
 8007b04:	08007b5d 	.word	0x08007b5d
 8007b08:	08007b63 	.word	0x08007b63
 8007b0c:	08007b21 	.word	0x08007b21
 8007b10:	08007b31 	.word	0x08007b31
 8007b14:	08007b41 	.word	0x08007b41
    {
    case LORA_BW_007:
        bandwidthInHz = 7812UL;
 8007b18:	f641 6384 	movw	r3, #7812	@ 0x1e84
 8007b1c:	60fb      	str	r3, [r7, #12]
        break;
 8007b1e:	e020      	b.n	8007b62 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_010:
        bandwidthInHz = 10417UL;
 8007b20:	f642 03b1 	movw	r3, #10417	@ 0x28b1
 8007b24:	60fb      	str	r3, [r7, #12]
        break;
 8007b26:	e01c      	b.n	8007b62 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_015:
        bandwidthInHz = 15625UL;
 8007b28:	f643 5309 	movw	r3, #15625	@ 0x3d09
 8007b2c:	60fb      	str	r3, [r7, #12]
        break;
 8007b2e:	e018      	b.n	8007b62 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_020:
        bandwidthInHz = 20833UL;
 8007b30:	f245 1361 	movw	r3, #20833	@ 0x5161
 8007b34:	60fb      	str	r3, [r7, #12]
        break;
 8007b36:	e014      	b.n	8007b62 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_031:
        bandwidthInHz = 31250UL;
 8007b38:	f647 2312 	movw	r3, #31250	@ 0x7a12
 8007b3c:	60fb      	str	r3, [r7, #12]
        break;
 8007b3e:	e010      	b.n	8007b62 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_041:
        bandwidthInHz = 41667UL;
 8007b40:	f24a 23c3 	movw	r3, #41667	@ 0xa2c3
 8007b44:	60fb      	str	r3, [r7, #12]
        break;
 8007b46:	e00c      	b.n	8007b62 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_062:
        bandwidthInHz = 62500UL;
 8007b48:	f24f 4324 	movw	r3, #62500	@ 0xf424
 8007b4c:	60fb      	str	r3, [r7, #12]
        break;
 8007b4e:	e008      	b.n	8007b62 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_125:
        bandwidthInHz = 125000UL;
 8007b50:	4b07      	ldr	r3, [pc, #28]	@ (8007b70 <RadioGetLoRaBandwidthInHz+0xa0>)
 8007b52:	60fb      	str	r3, [r7, #12]
        break;
 8007b54:	e005      	b.n	8007b62 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_250:
        bandwidthInHz = 250000UL;
 8007b56:	4b07      	ldr	r3, [pc, #28]	@ (8007b74 <RadioGetLoRaBandwidthInHz+0xa4>)
 8007b58:	60fb      	str	r3, [r7, #12]
        break;
 8007b5a:	e002      	b.n	8007b62 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_500:
        bandwidthInHz = 500000UL;
 8007b5c:	4b06      	ldr	r3, [pc, #24]	@ (8007b78 <RadioGetLoRaBandwidthInHz+0xa8>)
 8007b5e:	60fb      	str	r3, [r7, #12]
        break;
 8007b60:	bf00      	nop
    }

    return bandwidthInHz;
 8007b62:	68fb      	ldr	r3, [r7, #12]
}
 8007b64:	4618      	mov	r0, r3
 8007b66:	3714      	adds	r7, #20
 8007b68:	46bd      	mov	sp, r7
 8007b6a:	bc80      	pop	{r7}
 8007b6c:	4770      	bx	lr
 8007b6e:	bf00      	nop
 8007b70:	0001e848 	.word	0x0001e848
 8007b74:	0003d090 	.word	0x0003d090
 8007b78:	0007a120 	.word	0x0007a120

08007b7c <RadioGetGfskTimeOnAirNumerator>:

static uint32_t RadioGetGfskTimeOnAirNumerator( uint32_t datarate, uint8_t coderate,
                                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                                bool crcOn )
{
 8007b7c:	b480      	push	{r7}
 8007b7e:	b083      	sub	sp, #12
 8007b80:	af00      	add	r7, sp, #0
 8007b82:	6078      	str	r0, [r7, #4]
 8007b84:	4608      	mov	r0, r1
 8007b86:	4611      	mov	r1, r2
 8007b88:	461a      	mov	r2, r3
 8007b8a:	4603      	mov	r3, r0
 8007b8c:	70fb      	strb	r3, [r7, #3]
 8007b8e:	460b      	mov	r3, r1
 8007b90:	803b      	strh	r3, [r7, #0]
 8007b92:	4613      	mov	r3, r2
 8007b94:	70bb      	strb	r3, [r7, #2]
    return ( preambleLen << 3 ) +
 8007b96:	883b      	ldrh	r3, [r7, #0]
 8007b98:	00db      	lsls	r3, r3, #3
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 8007b9a:	78ba      	ldrb	r2, [r7, #2]
 8007b9c:	f082 0201 	eor.w	r2, r2, #1
 8007ba0:	b2d2      	uxtb	r2, r2
 8007ba2:	2a00      	cmp	r2, #0
 8007ba4:	d001      	beq.n	8007baa <RadioGetGfskTimeOnAirNumerator+0x2e>
 8007ba6:	2208      	movs	r2, #8
 8007ba8:	e000      	b.n	8007bac <RadioGetGfskTimeOnAirNumerator+0x30>
 8007baa:	2200      	movs	r2, #0
    return ( preambleLen << 3 ) +
 8007bac:	4413      	add	r3, r2
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 8007bae:	f103 0218 	add.w	r2, r3, #24
           ( ( payloadLen + ( ( crcOn == true ) ? 2 : 0 ) ) << 3 );
 8007bb2:	7c3b      	ldrb	r3, [r7, #16]
 8007bb4:	7d39      	ldrb	r1, [r7, #20]
 8007bb6:	2900      	cmp	r1, #0
 8007bb8:	d001      	beq.n	8007bbe <RadioGetGfskTimeOnAirNumerator+0x42>
 8007bba:	2102      	movs	r1, #2
 8007bbc:	e000      	b.n	8007bc0 <RadioGetGfskTimeOnAirNumerator+0x44>
 8007bbe:	2100      	movs	r1, #0
 8007bc0:	440b      	add	r3, r1
 8007bc2:	00db      	lsls	r3, r3, #3
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 8007bc4:	4413      	add	r3, r2
}
 8007bc6:	4618      	mov	r0, r3
 8007bc8:	370c      	adds	r7, #12
 8007bca:	46bd      	mov	sp, r7
 8007bcc:	bc80      	pop	{r7}
 8007bce:	4770      	bx	lr

08007bd0 <RadioGetLoRaTimeOnAirNumerator>:

static uint32_t RadioGetLoRaTimeOnAirNumerator( uint32_t bandwidth,
                                                uint32_t datarate, uint8_t coderate,
                                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                                bool crcOn )
{
 8007bd0:	b480      	push	{r7}
 8007bd2:	b08b      	sub	sp, #44	@ 0x2c
 8007bd4:	af00      	add	r7, sp, #0
 8007bd6:	60f8      	str	r0, [r7, #12]
 8007bd8:	60b9      	str	r1, [r7, #8]
 8007bda:	4611      	mov	r1, r2
 8007bdc:	461a      	mov	r2, r3
 8007bde:	460b      	mov	r3, r1
 8007be0:	71fb      	strb	r3, [r7, #7]
 8007be2:	4613      	mov	r3, r2
 8007be4:	80bb      	strh	r3, [r7, #4]
    int32_t crDenom           = coderate + 4;
 8007be6:	79fb      	ldrb	r3, [r7, #7]
 8007be8:	3304      	adds	r3, #4
 8007bea:	617b      	str	r3, [r7, #20]
    bool    lowDatareOptimize = false;
 8007bec:	2300      	movs	r3, #0
 8007bee:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    // Ensure that the preamble length is at least 12 symbols when using SF5 or SF6
    if( ( datarate == 5 ) || ( datarate == 6 ) )
 8007bf2:	68bb      	ldr	r3, [r7, #8]
 8007bf4:	2b05      	cmp	r3, #5
 8007bf6:	d002      	beq.n	8007bfe <RadioGetLoRaTimeOnAirNumerator+0x2e>
 8007bf8:	68bb      	ldr	r3, [r7, #8]
 8007bfa:	2b06      	cmp	r3, #6
 8007bfc:	d104      	bne.n	8007c08 <RadioGetLoRaTimeOnAirNumerator+0x38>
    {
        if( preambleLen < 12 )
 8007bfe:	88bb      	ldrh	r3, [r7, #4]
 8007c00:	2b0b      	cmp	r3, #11
 8007c02:	d801      	bhi.n	8007c08 <RadioGetLoRaTimeOnAirNumerator+0x38>
        {
            preambleLen = 12;
 8007c04:	230c      	movs	r3, #12
 8007c06:	80bb      	strh	r3, [r7, #4]
        }
    }

    if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8007c08:	68fb      	ldr	r3, [r7, #12]
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	d105      	bne.n	8007c1a <RadioGetLoRaTimeOnAirNumerator+0x4a>
 8007c0e:	68bb      	ldr	r3, [r7, #8]
 8007c10:	2b0b      	cmp	r3, #11
 8007c12:	d008      	beq.n	8007c26 <RadioGetLoRaTimeOnAirNumerator+0x56>
 8007c14:	68bb      	ldr	r3, [r7, #8]
 8007c16:	2b0c      	cmp	r3, #12
 8007c18:	d005      	beq.n	8007c26 <RadioGetLoRaTimeOnAirNumerator+0x56>
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	2b01      	cmp	r3, #1
 8007c1e:	d105      	bne.n	8007c2c <RadioGetLoRaTimeOnAirNumerator+0x5c>
        ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 8007c20:	68bb      	ldr	r3, [r7, #8]
 8007c22:	2b0c      	cmp	r3, #12
 8007c24:	d102      	bne.n	8007c2c <RadioGetLoRaTimeOnAirNumerator+0x5c>
    {
        lowDatareOptimize = true;
 8007c26:	2301      	movs	r3, #1
 8007c28:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    int32_t ceilDenominator;
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 8007c2c:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8007c30:	00db      	lsls	r3, r3, #3
                            ( crcOn ? 16 : 0 ) -
 8007c32:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8007c36:	2a00      	cmp	r2, #0
 8007c38:	d001      	beq.n	8007c3e <RadioGetLoRaTimeOnAirNumerator+0x6e>
 8007c3a:	2210      	movs	r2, #16
 8007c3c:	e000      	b.n	8007c40 <RadioGetLoRaTimeOnAirNumerator+0x70>
 8007c3e:	2200      	movs	r2, #0
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 8007c40:	4413      	add	r3, r2
 8007c42:	461a      	mov	r2, r3
                            ( 4 * datarate ) +
 8007c44:	68bb      	ldr	r3, [r7, #8]
 8007c46:	009b      	lsls	r3, r3, #2
                            ( crcOn ? 16 : 0 ) -
 8007c48:	1ad3      	subs	r3, r2, r3
                            ( fixLen ? 0 : 20 );
 8007c4a:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8007c4e:	2a00      	cmp	r2, #0
 8007c50:	d001      	beq.n	8007c56 <RadioGetLoRaTimeOnAirNumerator+0x86>
 8007c52:	2200      	movs	r2, #0
 8007c54:	e000      	b.n	8007c58 <RadioGetLoRaTimeOnAirNumerator+0x88>
 8007c56:	2214      	movs	r2, #20
                            ( 4 * datarate ) +
 8007c58:	4413      	add	r3, r2
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 8007c5a:	61fb      	str	r3, [r7, #28]

    if( datarate <= 6 )
 8007c5c:	68bb      	ldr	r3, [r7, #8]
 8007c5e:	2b06      	cmp	r3, #6
 8007c60:	d803      	bhi.n	8007c6a <RadioGetLoRaTimeOnAirNumerator+0x9a>
    {
        ceilDenominator = 4 * datarate;
 8007c62:	68bb      	ldr	r3, [r7, #8]
 8007c64:	009b      	lsls	r3, r3, #2
 8007c66:	623b      	str	r3, [r7, #32]
 8007c68:	e00e      	b.n	8007c88 <RadioGetLoRaTimeOnAirNumerator+0xb8>
    }
    else
    {
        ceilNumerator += 8;
 8007c6a:	69fb      	ldr	r3, [r7, #28]
 8007c6c:	3308      	adds	r3, #8
 8007c6e:	61fb      	str	r3, [r7, #28]

        if( lowDatareOptimize == true )
 8007c70:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007c74:	2b00      	cmp	r3, #0
 8007c76:	d004      	beq.n	8007c82 <RadioGetLoRaTimeOnAirNumerator+0xb2>
        {
            ceilDenominator = 4 * ( datarate - 2 );
 8007c78:	68bb      	ldr	r3, [r7, #8]
 8007c7a:	3b02      	subs	r3, #2
 8007c7c:	009b      	lsls	r3, r3, #2
 8007c7e:	623b      	str	r3, [r7, #32]
 8007c80:	e002      	b.n	8007c88 <RadioGetLoRaTimeOnAirNumerator+0xb8>
        }
        else
        {
            ceilDenominator = 4 * datarate;
 8007c82:	68bb      	ldr	r3, [r7, #8]
 8007c84:	009b      	lsls	r3, r3, #2
 8007c86:	623b      	str	r3, [r7, #32]
        }
    }

    if( ceilNumerator < 0 )
 8007c88:	69fb      	ldr	r3, [r7, #28]
 8007c8a:	2b00      	cmp	r3, #0
 8007c8c:	da01      	bge.n	8007c92 <RadioGetLoRaTimeOnAirNumerator+0xc2>
    {
        ceilNumerator = 0;
 8007c8e:	2300      	movs	r3, #0
 8007c90:	61fb      	str	r3, [r7, #28]
    }

    // Perform integral ceil()
    int32_t intermediate =
        ( ( ceilNumerator + ceilDenominator - 1 ) / ceilDenominator ) * crDenom + preambleLen + 12;
 8007c92:	69fa      	ldr	r2, [r7, #28]
 8007c94:	6a3b      	ldr	r3, [r7, #32]
 8007c96:	4413      	add	r3, r2
 8007c98:	1e5a      	subs	r2, r3, #1
 8007c9a:	6a3b      	ldr	r3, [r7, #32]
 8007c9c:	fb92 f3f3 	sdiv	r3, r2, r3
 8007ca0:	697a      	ldr	r2, [r7, #20]
 8007ca2:	fb03 f202 	mul.w	r2, r3, r2
 8007ca6:	88bb      	ldrh	r3, [r7, #4]
 8007ca8:	4413      	add	r3, r2
    int32_t intermediate =
 8007caa:	330c      	adds	r3, #12
 8007cac:	61bb      	str	r3, [r7, #24]

    if( datarate <= 6 )
 8007cae:	68bb      	ldr	r3, [r7, #8]
 8007cb0:	2b06      	cmp	r3, #6
 8007cb2:	d802      	bhi.n	8007cba <RadioGetLoRaTimeOnAirNumerator+0xea>
    {
        intermediate += 2;
 8007cb4:	69bb      	ldr	r3, [r7, #24]
 8007cb6:	3302      	adds	r3, #2
 8007cb8:	61bb      	str	r3, [r7, #24]
    }

    return ( uint32_t )( ( 4 * intermediate + 1 ) * ( 1 << ( datarate - 2 ) ) );
 8007cba:	69bb      	ldr	r3, [r7, #24]
 8007cbc:	009b      	lsls	r3, r3, #2
 8007cbe:	1c5a      	adds	r2, r3, #1
 8007cc0:	68bb      	ldr	r3, [r7, #8]
 8007cc2:	3b02      	subs	r3, #2
 8007cc4:	fa02 f303 	lsl.w	r3, r2, r3
}
 8007cc8:	4618      	mov	r0, r3
 8007cca:	372c      	adds	r7, #44	@ 0x2c
 8007ccc:	46bd      	mov	sp, r7
 8007cce:	bc80      	pop	{r7}
 8007cd0:	4770      	bx	lr
	...

08007cd4 <RadioTimeOnAir>:

static uint32_t RadioTimeOnAir( RadioModems_t modem, uint32_t bandwidth,
                                uint32_t datarate, uint8_t coderate,
                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                bool crcOn )
{
 8007cd4:	b580      	push	{r7, lr}
 8007cd6:	b08a      	sub	sp, #40	@ 0x28
 8007cd8:	af04      	add	r7, sp, #16
 8007cda:	60b9      	str	r1, [r7, #8]
 8007cdc:	607a      	str	r2, [r7, #4]
 8007cde:	461a      	mov	r2, r3
 8007ce0:	4603      	mov	r3, r0
 8007ce2:	73fb      	strb	r3, [r7, #15]
 8007ce4:	4613      	mov	r3, r2
 8007ce6:	73bb      	strb	r3, [r7, #14]
    uint32_t numerator = 0;
 8007ce8:	2300      	movs	r3, #0
 8007cea:	617b      	str	r3, [r7, #20]
    uint32_t denominator = 1;
 8007cec:	2301      	movs	r3, #1
 8007cee:	613b      	str	r3, [r7, #16]

    switch( modem )
 8007cf0:	7bfb      	ldrb	r3, [r7, #15]
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	d002      	beq.n	8007cfc <RadioTimeOnAir+0x28>
 8007cf6:	2b01      	cmp	r3, #1
 8007cf8:	d017      	beq.n	8007d2a <RadioTimeOnAir+0x56>
                                                                  fixLen, payloadLen, crcOn );
            denominator = RadioGetLoRaBandwidthInHz( Bandwidths[bandwidth] );
        }
        break;
    default:
        break;
 8007cfa:	e035      	b.n	8007d68 <RadioTimeOnAir+0x94>
            numerator   = 1000U * RadioGetGfskTimeOnAirNumerator( datarate, coderate,
 8007cfc:	f897 0024 	ldrb.w	r0, [r7, #36]	@ 0x24
 8007d00:	8c3a      	ldrh	r2, [r7, #32]
 8007d02:	7bb9      	ldrb	r1, [r7, #14]
 8007d04:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8007d08:	9301      	str	r3, [sp, #4]
 8007d0a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007d0e:	9300      	str	r3, [sp, #0]
 8007d10:	4603      	mov	r3, r0
 8007d12:	6878      	ldr	r0, [r7, #4]
 8007d14:	f7ff ff32 	bl	8007b7c <RadioGetGfskTimeOnAirNumerator>
 8007d18:	4603      	mov	r3, r0
 8007d1a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8007d1e:	fb02 f303 	mul.w	r3, r2, r3
 8007d22:	617b      	str	r3, [r7, #20]
            denominator = datarate;
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	613b      	str	r3, [r7, #16]
        break;
 8007d28:	e01e      	b.n	8007d68 <RadioTimeOnAir+0x94>
            numerator   = 1000U * RadioGetLoRaTimeOnAirNumerator( bandwidth, datarate,
 8007d2a:	8c39      	ldrh	r1, [r7, #32]
 8007d2c:	7bba      	ldrb	r2, [r7, #14]
 8007d2e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8007d32:	9302      	str	r3, [sp, #8]
 8007d34:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007d38:	9301      	str	r3, [sp, #4]
 8007d3a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8007d3e:	9300      	str	r3, [sp, #0]
 8007d40:	460b      	mov	r3, r1
 8007d42:	6879      	ldr	r1, [r7, #4]
 8007d44:	68b8      	ldr	r0, [r7, #8]
 8007d46:	f7ff ff43 	bl	8007bd0 <RadioGetLoRaTimeOnAirNumerator>
 8007d4a:	4603      	mov	r3, r0
 8007d4c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8007d50:	fb02 f303 	mul.w	r3, r2, r3
 8007d54:	617b      	str	r3, [r7, #20]
            denominator = RadioGetLoRaBandwidthInHz( Bandwidths[bandwidth] );
 8007d56:	4a0a      	ldr	r2, [pc, #40]	@ (8007d80 <RadioTimeOnAir+0xac>)
 8007d58:	68bb      	ldr	r3, [r7, #8]
 8007d5a:	4413      	add	r3, r2
 8007d5c:	781b      	ldrb	r3, [r3, #0]
 8007d5e:	4618      	mov	r0, r3
 8007d60:	f7ff feb6 	bl	8007ad0 <RadioGetLoRaBandwidthInHz>
 8007d64:	6138      	str	r0, [r7, #16]
        break;
 8007d66:	bf00      	nop
    }
    // Perform integral ceil()
    return DIVC( numerator, denominator );
 8007d68:	697a      	ldr	r2, [r7, #20]
 8007d6a:	693b      	ldr	r3, [r7, #16]
 8007d6c:	4413      	add	r3, r2
 8007d6e:	1e5a      	subs	r2, r3, #1
 8007d70:	693b      	ldr	r3, [r7, #16]
 8007d72:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8007d76:	4618      	mov	r0, r3
 8007d78:	3718      	adds	r7, #24
 8007d7a:	46bd      	mov	sp, r7
 8007d7c:	bd80      	pop	{r7, pc}
 8007d7e:	bf00      	nop
 8007d80:	0800bbf0 	.word	0x0800bbf0

08007d84 <RadioSend>:

static radio_status_t RadioSend( uint8_t *buffer, uint8_t size )
{
 8007d84:	b580      	push	{r7, lr}
 8007d86:	b084      	sub	sp, #16
 8007d88:	af00      	add	r7, sp, #0
 8007d8a:	6078      	str	r0, [r7, #4]
 8007d8c:	460b      	mov	r3, r1
 8007d8e:	70fb      	strb	r3, [r7, #3]
    SUBGRF_SetDioIrqParams( IRQ_TX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_TX_DBG,
 8007d90:	2300      	movs	r3, #0
 8007d92:	2200      	movs	r2, #0
 8007d94:	f240 2101 	movw	r1, #513	@ 0x201
 8007d98:	f240 2001 	movw	r0, #513	@ 0x201
 8007d9c:	f001 fd72 	bl	8009884 <SUBGRF_SetDioIrqParams>

    /* Set DBG pin */
    DBG_GPIO_RADIO_TX( SET );

    /* Set RF switch */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_TX );
 8007da0:	4b73      	ldr	r3, [pc, #460]	@ (8007f70 <RadioSend+0x1ec>)
 8007da2:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 8007da6:	2101      	movs	r1, #1
 8007da8:	4618      	mov	r0, r3
 8007daa:	f002 fa23 	bl	800a1f4 <SUBGRF_SetSwitch>
    /* WORKAROUND - Modulation Quality with 500 kHz LoRaTM Bandwidth*/
    /* RegTxModulation = @address 0x0889 */
    if( ( SubgRf.Modem == MODEM_LORA ) && ( SubgRf.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 ) )
 8007dae:	4b70      	ldr	r3, [pc, #448]	@ (8007f70 <RadioSend+0x1ec>)
 8007db0:	781b      	ldrb	r3, [r3, #0]
 8007db2:	2b01      	cmp	r3, #1
 8007db4:	d112      	bne.n	8007ddc <RadioSend+0x58>
 8007db6:	4b6e      	ldr	r3, [pc, #440]	@ (8007f70 <RadioSend+0x1ec>)
 8007db8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007dbc:	2b06      	cmp	r3, #6
 8007dbe:	d10d      	bne.n	8007ddc <RadioSend+0x58>
    {
        SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) & ~( 1 << 2 ) );
 8007dc0:	f640 0089 	movw	r0, #2185	@ 0x889
 8007dc4:	f002 f92a 	bl	800a01c <SUBGRF_ReadRegister>
 8007dc8:	4603      	mov	r3, r0
 8007dca:	f023 0304 	bic.w	r3, r3, #4
 8007dce:	b2db      	uxtb	r3, r3
 8007dd0:	4619      	mov	r1, r3
 8007dd2:	f640 0089 	movw	r0, #2185	@ 0x889
 8007dd6:	f002 f8ff 	bl	8009fd8 <SUBGRF_WriteRegister>
 8007dda:	e00c      	b.n	8007df6 <RadioSend+0x72>
    }
    else
    {
        SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) | ( 1 << 2 ) );
 8007ddc:	f640 0089 	movw	r0, #2185	@ 0x889
 8007de0:	f002 f91c 	bl	800a01c <SUBGRF_ReadRegister>
 8007de4:	4603      	mov	r3, r0
 8007de6:	f043 0304 	orr.w	r3, r3, #4
 8007dea:	b2db      	uxtb	r3, r3
 8007dec:	4619      	mov	r1, r3
 8007dee:	f640 0089 	movw	r0, #2185	@ 0x889
 8007df2:	f002 f8f1 	bl	8009fd8 <SUBGRF_WriteRegister>
    }
    else
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    {
        /* WORKAROUND END */
        switch( SubgRf.Modem )
 8007df6:	4b5e      	ldr	r3, [pc, #376]	@ (8007f70 <RadioSend+0x1ec>)
 8007df8:	781b      	ldrb	r3, [r3, #0]
 8007dfa:	2b04      	cmp	r3, #4
 8007dfc:	f200 80a8 	bhi.w	8007f50 <RadioSend+0x1cc>
 8007e00:	a201      	add	r2, pc, #4	@ (adr r2, 8007e08 <RadioSend+0x84>)
 8007e02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e06:	bf00      	nop
 8007e08:	08007e37 	.word	0x08007e37
 8007e0c:	08007e1d 	.word	0x08007e1d
 8007e10:	08007e37 	.word	0x08007e37
 8007e14:	08007e99 	.word	0x08007e99
 8007e18:	08007eb9 	.word	0x08007eb9
        {
        case MODEM_LORA:
        {
            SubgRf.PacketParams.Params.LoRa.PayloadLength = size;
 8007e1c:	4a54      	ldr	r2, [pc, #336]	@ (8007f70 <RadioSend+0x1ec>)
 8007e1e:	78fb      	ldrb	r3, [r7, #3]
 8007e20:	77d3      	strb	r3, [r2, #31]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8007e22:	4854      	ldr	r0, [pc, #336]	@ (8007f74 <RadioSend+0x1f0>)
 8007e24:	f001 ff92 	bl	8009d4c <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 8007e28:	78fb      	ldrb	r3, [r7, #3]
 8007e2a:	2200      	movs	r2, #0
 8007e2c:	4619      	mov	r1, r3
 8007e2e:	6878      	ldr	r0, [r7, #4]
 8007e30:	f001 fa3e 	bl	80092b0 <SUBGRF_SendPayload>
            break;
 8007e34:	e08d      	b.n	8007f52 <RadioSend+0x1ce>
        }
        case MODEM_MSK:
        case MODEM_FSK:
        {
            if ( 1UL == RFW_Is_Init( ) )
 8007e36:	f002 fbd6 	bl	800a5e6 <RFW_Is_Init>
 8007e3a:	4603      	mov	r3, r0
 8007e3c:	2b01      	cmp	r3, #1
 8007e3e:	d11e      	bne.n	8007e7e <RadioSend+0xfa>
            {
                uint8_t outsize;
                if ( 0UL == RFW_TransmitInit( buffer,size, &outsize ) )
 8007e40:	f107 020d 	add.w	r2, r7, #13
 8007e44:	78fb      	ldrb	r3, [r7, #3]
 8007e46:	4619      	mov	r1, r3
 8007e48:	6878      	ldr	r0, [r7, #4]
 8007e4a:	f002 fbe4 	bl	800a616 <RFW_TransmitInit>
 8007e4e:	4603      	mov	r3, r0
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	d10c      	bne.n	8007e6e <RadioSend+0xea>
                {
                    SubgRf.PacketParams.Params.Gfsk.PayloadLength = outsize;
 8007e54:	7b7a      	ldrb	r2, [r7, #13]
 8007e56:	4b46      	ldr	r3, [pc, #280]	@ (8007f70 <RadioSend+0x1ec>)
 8007e58:	759a      	strb	r2, [r3, #22]
                    SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8007e5a:	4846      	ldr	r0, [pc, #280]	@ (8007f74 <RadioSend+0x1f0>)
 8007e5c:	f001 ff76 	bl	8009d4c <SUBGRF_SetPacketParams>
                    SUBGRF_SendPayload( buffer, outsize, 0 );
 8007e60:	7b7b      	ldrb	r3, [r7, #13]
 8007e62:	2200      	movs	r2, #0
 8007e64:	4619      	mov	r1, r3
 8007e66:	6878      	ldr	r0, [r7, #4]
 8007e68:	f001 fa22 	bl	80092b0 <SUBGRF_SendPayload>
            {
                SubgRf.PacketParams.Params.Gfsk.PayloadLength = size;
                SUBGRF_SetPacketParams( &SubgRf.PacketParams );
                SUBGRF_SendPayload( buffer, size, 0 );
            }
            break;
 8007e6c:	e071      	b.n	8007f52 <RadioSend+0x1ce>
                    MW_LOG( TS_ON, VLEVEL_M, "RadioSend Oversize\r\n" );
 8007e6e:	4b42      	ldr	r3, [pc, #264]	@ (8007f78 <RadioSend+0x1f4>)
 8007e70:	2201      	movs	r2, #1
 8007e72:	2100      	movs	r1, #0
 8007e74:	2002      	movs	r0, #2
 8007e76:	f003 fabb 	bl	800b3f0 <UTIL_ADV_TRACE_COND_FSend>
                    return RADIO_STATUS_ERROR;
 8007e7a:	2303      	movs	r3, #3
 8007e7c:	e073      	b.n	8007f66 <RadioSend+0x1e2>
                SubgRf.PacketParams.Params.Gfsk.PayloadLength = size;
 8007e7e:	4a3c      	ldr	r2, [pc, #240]	@ (8007f70 <RadioSend+0x1ec>)
 8007e80:	78fb      	ldrb	r3, [r7, #3]
 8007e82:	7593      	strb	r3, [r2, #22]
                SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8007e84:	483b      	ldr	r0, [pc, #236]	@ (8007f74 <RadioSend+0x1f0>)
 8007e86:	f001 ff61 	bl	8009d4c <SUBGRF_SetPacketParams>
                SUBGRF_SendPayload( buffer, size, 0 );
 8007e8a:	78fb      	ldrb	r3, [r7, #3]
 8007e8c:	2200      	movs	r2, #0
 8007e8e:	4619      	mov	r1, r3
 8007e90:	6878      	ldr	r0, [r7, #4]
 8007e92:	f001 fa0d 	bl	80092b0 <SUBGRF_SendPayload>
            break;
 8007e96:	e05c      	b.n	8007f52 <RadioSend+0x1ce>
        }
        case MODEM_BPSK:
        {
            SubgRf.PacketParams.PacketType = PACKET_TYPE_BPSK;
 8007e98:	4b35      	ldr	r3, [pc, #212]	@ (8007f70 <RadioSend+0x1ec>)
 8007e9a:	2202      	movs	r2, #2
 8007e9c:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Bpsk.PayloadLength = size;
 8007e9e:	4a34      	ldr	r2, [pc, #208]	@ (8007f70 <RadioSend+0x1ec>)
 8007ea0:	78fb      	ldrb	r3, [r7, #3]
 8007ea2:	7693      	strb	r3, [r2, #26]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8007ea4:	4833      	ldr	r0, [pc, #204]	@ (8007f74 <RadioSend+0x1f0>)
 8007ea6:	f001 ff51 	bl	8009d4c <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 8007eaa:	78fb      	ldrb	r3, [r7, #3]
 8007eac:	2200      	movs	r2, #0
 8007eae:	4619      	mov	r1, r3
 8007eb0:	6878      	ldr	r0, [r7, #4]
 8007eb2:	f001 f9fd 	bl	80092b0 <SUBGRF_SendPayload>
            break;
 8007eb6:	e04c      	b.n	8007f52 <RadioSend+0x1ce>
        case MODEM_SIGFOX_TX:
        {
            /* from bpsk to dbpsk */
            /* first 1 bit duplicated */
            /* RadioBuffer is 1 bytes more */
            payload_integration( RadioBuffer, buffer, size );
 8007eb8:	78fb      	ldrb	r3, [r7, #3]
 8007eba:	461a      	mov	r2, r3
 8007ebc:	6879      	ldr	r1, [r7, #4]
 8007ebe:	482f      	ldr	r0, [pc, #188]	@ (8007f7c <RadioSend+0x1f8>)
 8007ec0:	f000 fcca 	bl	8008858 <payload_integration>

            SubgRf.PacketParams.PacketType = PACKET_TYPE_BPSK;
 8007ec4:	4b2a      	ldr	r3, [pc, #168]	@ (8007f70 <RadioSend+0x1ec>)
 8007ec6:	2202      	movs	r2, #2
 8007ec8:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Bpsk.PayloadLength = size + 1;
 8007eca:	78fb      	ldrb	r3, [r7, #3]
 8007ecc:	3301      	adds	r3, #1
 8007ece:	b2da      	uxtb	r2, r3
 8007ed0:	4b27      	ldr	r3, [pc, #156]	@ (8007f70 <RadioSend+0x1ec>)
 8007ed2:	769a      	strb	r2, [r3, #26]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8007ed4:	4827      	ldr	r0, [pc, #156]	@ (8007f74 <RadioSend+0x1f0>)
 8007ed6:	f001 ff39 	bl	8009d4c <SUBGRF_SetPacketParams>

            RadioWrite( SUBGHZ_RAM_RAMPUPL, 0 ); // clean start-up LSB
 8007eda:	2100      	movs	r1, #0
 8007edc:	20f1      	movs	r0, #241	@ 0xf1
 8007ede:	f000 f965 	bl	80081ac <RadioWrite>
            RadioWrite( SUBGHZ_RAM_RAMPUPH, 0 ); // clean start-up MSB
 8007ee2:	2100      	movs	r1, #0
 8007ee4:	20f0      	movs	r0, #240	@ 0xf0
 8007ee6:	f000 f961 	bl	80081ac <RadioWrite>
            if( SubgRf.ModulationParams.Params.Bpsk.BitRate == 100 )
 8007eea:	4b21      	ldr	r3, [pc, #132]	@ (8007f70 <RadioSend+0x1ec>)
 8007eec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007eee:	2b64      	cmp	r3, #100	@ 0x64
 8007ef0:	d108      	bne.n	8007f04 <RadioSend+0x180>
            {
                RadioWrite( SUBGHZ_RAM_RAMPDNL, 0x70 ); // clean end of frame LSB
 8007ef2:	2170      	movs	r1, #112	@ 0x70
 8007ef4:	20f3      	movs	r0, #243	@ 0xf3
 8007ef6:	f000 f959 	bl	80081ac <RadioWrite>
                RadioWrite( SUBGHZ_RAM_RAMPDNH, 0x1D ); // clean end of frame MSB
 8007efa:	211d      	movs	r1, #29
 8007efc:	20f2      	movs	r0, #242	@ 0xf2
 8007efe:	f000 f955 	bl	80081ac <RadioWrite>
 8007f02:	e007      	b.n	8007f14 <RadioSend+0x190>
            }
            else // 600 bps
            {
                RadioWrite( SUBGHZ_RAM_RAMPDNL, 0xE1 ); // clean end of frame LSB
 8007f04:	21e1      	movs	r1, #225	@ 0xe1
 8007f06:	20f3      	movs	r0, #243	@ 0xf3
 8007f08:	f000 f950 	bl	80081ac <RadioWrite>
                RadioWrite( SUBGHZ_RAM_RAMPDNH, 0x04 ); // clean end of frame MSB
 8007f0c:	2104      	movs	r1, #4
 8007f0e:	20f2      	movs	r0, #242	@ 0xf2
 8007f10:	f000 f94c 	bl	80081ac <RadioWrite>
            }

            uint16_t bitNum = ( size * 8 ) + 2;
 8007f14:	78fb      	ldrb	r3, [r7, #3]
 8007f16:	b29b      	uxth	r3, r3
 8007f18:	00db      	lsls	r3, r3, #3
 8007f1a:	b29b      	uxth	r3, r3
 8007f1c:	3302      	adds	r3, #2
 8007f1e:	81fb      	strh	r3, [r7, #14]
            RadioWrite( SUBGHZ_RAM_FRAMELIMH, ( bitNum >> 8 ) & 0x00FF );    // limit frame
 8007f20:	89fb      	ldrh	r3, [r7, #14]
 8007f22:	0a1b      	lsrs	r3, r3, #8
 8007f24:	b29b      	uxth	r3, r3
 8007f26:	b2db      	uxtb	r3, r3
 8007f28:	4619      	mov	r1, r3
 8007f2a:	20f4      	movs	r0, #244	@ 0xf4
 8007f2c:	f000 f93e 	bl	80081ac <RadioWrite>
            RadioWrite( SUBGHZ_RAM_FRAMELIML, bitNum & 0x00FF );             // limit frame
 8007f30:	89fb      	ldrh	r3, [r7, #14]
 8007f32:	b2db      	uxtb	r3, r3
 8007f34:	4619      	mov	r1, r3
 8007f36:	20f5      	movs	r0, #245	@ 0xf5
 8007f38:	f000 f938 	bl	80081ac <RadioWrite>
            SUBGRF_SendPayload( RadioBuffer, size + 1, 0xFFFFFF );
 8007f3c:	78fb      	ldrb	r3, [r7, #3]
 8007f3e:	3301      	adds	r3, #1
 8007f40:	b2db      	uxtb	r3, r3
 8007f42:	f06f 427f 	mvn.w	r2, #4278190080	@ 0xff000000
 8007f46:	4619      	mov	r1, r3
 8007f48:	480c      	ldr	r0, [pc, #48]	@ (8007f7c <RadioSend+0x1f8>)
 8007f4a:	f001 f9b1 	bl	80092b0 <SUBGRF_SendPayload>
            break;
 8007f4e:	e000      	b.n	8007f52 <RadioSend+0x1ce>
        }
#endif /*RADIO_SIGFOX_ENABLE == 1*/
        default:
            break;
 8007f50:	bf00      	nop
        }

        TimerSetValue( &TxTimeoutTimer, SubgRf.TxTimeout );
 8007f52:	4b07      	ldr	r3, [pc, #28]	@ (8007f70 <RadioSend+0x1ec>)
 8007f54:	685b      	ldr	r3, [r3, #4]
 8007f56:	4619      	mov	r1, r3
 8007f58:	4809      	ldr	r0, [pc, #36]	@ (8007f80 <RadioSend+0x1fc>)
 8007f5a:	f003 f8c1 	bl	800b0e0 <UTIL_TIMER_SetPeriod>
        TimerStart( &TxTimeoutTimer );
 8007f5e:	4808      	ldr	r0, [pc, #32]	@ (8007f80 <RadioSend+0x1fc>)
 8007f60:	f002 ffe0 	bl	800af24 <UTIL_TIMER_Start>
    }

    return RADIO_STATUS_OK;
 8007f64:	2300      	movs	r3, #0
}
 8007f66:	4618      	mov	r0, r3
 8007f68:	3710      	adds	r7, #16
 8007f6a:	46bd      	mov	sp, r7
 8007f6c:	bd80      	pop	{r7, pc}
 8007f6e:	bf00      	nop
 8007f70:	200002a8 	.word	0x200002a8
 8007f74:	200002b6 	.word	0x200002b6
 8007f78:	0800b988 	.word	0x0800b988
 8007f7c:	200001a4 	.word	0x200001a4
 8007f80:	20000304 	.word	0x20000304

08007f84 <RadioSleep>:

static void RadioSleep( void )
{
 8007f84:	b580      	push	{r7, lr}
 8007f86:	b082      	sub	sp, #8
 8007f88:	af00      	add	r7, sp, #0
    SleepParams_t params = { 0 };
 8007f8a:	2300      	movs	r3, #0
 8007f8c:	713b      	strb	r3, [r7, #4]

    params.Fields.WarmStart = 1;
 8007f8e:	793b      	ldrb	r3, [r7, #4]
 8007f90:	f043 0304 	orr.w	r3, r3, #4
 8007f94:	713b      	strb	r3, [r7, #4]
    SUBGRF_SetSleep( params );
 8007f96:	7938      	ldrb	r0, [r7, #4]
 8007f98:	f001 fa66 	bl	8009468 <SUBGRF_SetSleep>

    RADIO_DELAY_MS( 2 );
 8007f9c:	2002      	movs	r0, #2
 8007f9e:	f7f8 ff57 	bl	8000e50 <HAL_Delay>
}
 8007fa2:	bf00      	nop
 8007fa4:	3708      	adds	r7, #8
 8007fa6:	46bd      	mov	sp, r7
 8007fa8:	bd80      	pop	{r7, pc}

08007faa <RadioStandby>:

static void RadioStandby( void )
{
 8007faa:	b580      	push	{r7, lr}
 8007fac:	af00      	add	r7, sp, #0
    SUBGRF_SetStandby( STDBY_RC );
 8007fae:	2000      	movs	r0, #0
 8007fb0:	f001 fa8e 	bl	80094d0 <SUBGRF_SetStandby>
}
 8007fb4:	bf00      	nop
 8007fb6:	bd80      	pop	{r7, pc}

08007fb8 <RadioRx>:

static void RadioRx( uint32_t timeout )
{
 8007fb8:	b580      	push	{r7, lr}
 8007fba:	b082      	sub	sp, #8
 8007fbc:	af00      	add	r7, sp, #0
 8007fbe:	6078      	str	r0, [r7, #4]
    if( SubgRf.lr_fhss.is_lr_fhss_on == true )
    {
        //return LORAMAC_RADIO_STATUS_ERROR;
    }
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    if( 1UL == RFW_Is_Init( ) )
 8007fc0:	f002 fb11 	bl	800a5e6 <RFW_Is_Init>
 8007fc4:	4603      	mov	r3, r0
 8007fc6:	2b01      	cmp	r3, #1
 8007fc8:	d102      	bne.n	8007fd0 <RadioRx+0x18>
    {
        RFW_ReceiveInit( );
 8007fca:	f002 fb34 	bl	800a636 <RFW_ReceiveInit>
 8007fce:	e007      	b.n	8007fe0 <RadioRx+0x28>
    }
    else
    {
        SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
 8007fd0:	2300      	movs	r3, #0
 8007fd2:	2200      	movs	r2, #0
 8007fd4:	f240 2162 	movw	r1, #610	@ 0x262
 8007fd8:	f240 2062 	movw	r0, #610	@ 0x262
 8007fdc:	f001 fc52 	bl	8009884 <SUBGRF_SetDioIrqParams>
                                IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
                                IRQ_RADIO_NONE,
                                IRQ_RADIO_NONE );
    }

    if( timeout != 0 )
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	2b00      	cmp	r3, #0
 8007fe4:	d006      	beq.n	8007ff4 <RadioRx+0x3c>
    {
        TimerSetValue( &RxTimeoutTimer, timeout );
 8007fe6:	6879      	ldr	r1, [r7, #4]
 8007fe8:	4811      	ldr	r0, [pc, #68]	@ (8008030 <RadioRx+0x78>)
 8007fea:	f003 f879 	bl	800b0e0 <UTIL_TIMER_SetPeriod>
        TimerStart( &RxTimeoutTimer );
 8007fee:	4810      	ldr	r0, [pc, #64]	@ (8008030 <RadioRx+0x78>)
 8007ff0:	f002 ff98 	bl	800af24 <UTIL_TIMER_Start>
    }
    /* switch off RxDcPreambleDetect See STM32WL Errata: RadioSetRxDutyCycle*/
    SubgRf.RxDcPreambleDetectTimeout = 0;
 8007ff4:	4b0f      	ldr	r3, [pc, #60]	@ (8008034 <RadioRx+0x7c>)
 8007ff6:	2200      	movs	r2, #0
 8007ff8:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Set DBG pin */
    DBG_GPIO_RADIO_RX( SET );
    /* RF switch configuration */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 8007ffa:	4b0e      	ldr	r3, [pc, #56]	@ (8008034 <RadioRx+0x7c>)
 8007ffc:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 8008000:	2100      	movs	r1, #0
 8008002:	4618      	mov	r0, r3
 8008004:	f002 f8f6 	bl	800a1f4 <SUBGRF_SetSwitch>

    if( SubgRf.RxContinuous == true )
 8008008:	4b0a      	ldr	r3, [pc, #40]	@ (8008034 <RadioRx+0x7c>)
 800800a:	785b      	ldrb	r3, [r3, #1]
 800800c:	2b00      	cmp	r3, #0
 800800e:	d004      	beq.n	800801a <RadioRx+0x62>
    {
        SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 8008010:	f06f 407f 	mvn.w	r0, #4278190080	@ 0xff000000
 8008014:	f001 fa98 	bl	8009548 <SUBGRF_SetRx>
    }
    else
    {
        SUBGRF_SetRx( SubgRf.RxTimeout << 6 );
    }
}
 8008018:	e005      	b.n	8008026 <RadioRx+0x6e>
        SUBGRF_SetRx( SubgRf.RxTimeout << 6 );
 800801a:	4b06      	ldr	r3, [pc, #24]	@ (8008034 <RadioRx+0x7c>)
 800801c:	689b      	ldr	r3, [r3, #8]
 800801e:	019b      	lsls	r3, r3, #6
 8008020:	4618      	mov	r0, r3
 8008022:	f001 fa91 	bl	8009548 <SUBGRF_SetRx>
}
 8008026:	bf00      	nop
 8008028:	3708      	adds	r7, #8
 800802a:	46bd      	mov	sp, r7
 800802c:	bd80      	pop	{r7, pc}
 800802e:	bf00      	nop
 8008030:	2000031c 	.word	0x2000031c
 8008034:	200002a8 	.word	0x200002a8

08008038 <RadioRxBoosted>:

static void RadioRxBoosted( uint32_t timeout )
{
 8008038:	b580      	push	{r7, lr}
 800803a:	b082      	sub	sp, #8
 800803c:	af00      	add	r7, sp, #0
 800803e:	6078      	str	r0, [r7, #4]
    if( SubgRf.lr_fhss.is_lr_fhss_on == true )
    {
        //return LORAMAC_RADIO_STATUS_ERROR;
    }
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    if( 1UL == RFW_Is_Init() )
 8008040:	f002 fad1 	bl	800a5e6 <RFW_Is_Init>
 8008044:	4603      	mov	r3, r0
 8008046:	2b01      	cmp	r3, #1
 8008048:	d102      	bne.n	8008050 <RadioRxBoosted+0x18>
    {
        RFW_ReceiveInit();
 800804a:	f002 faf4 	bl	800a636 <RFW_ReceiveInit>
 800804e:	e007      	b.n	8008060 <RadioRxBoosted+0x28>
    }
    else
    {
        SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
 8008050:	2300      	movs	r3, #0
 8008052:	2200      	movs	r2, #0
 8008054:	f240 2162 	movw	r1, #610	@ 0x262
 8008058:	f240 2062 	movw	r0, #610	@ 0x262
 800805c:	f001 fc12 	bl	8009884 <SUBGRF_SetDioIrqParams>
                                IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
                                IRQ_RADIO_NONE,
                                IRQ_RADIO_NONE );
    }
    if( timeout != 0 )
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	2b00      	cmp	r3, #0
 8008064:	d006      	beq.n	8008074 <RadioRxBoosted+0x3c>
    {
        TimerSetValue( &RxTimeoutTimer, timeout );
 8008066:	6879      	ldr	r1, [r7, #4]
 8008068:	4811      	ldr	r0, [pc, #68]	@ (80080b0 <RadioRxBoosted+0x78>)
 800806a:	f003 f839 	bl	800b0e0 <UTIL_TIMER_SetPeriod>
        TimerStart( &RxTimeoutTimer );
 800806e:	4810      	ldr	r0, [pc, #64]	@ (80080b0 <RadioRxBoosted+0x78>)
 8008070:	f002 ff58 	bl	800af24 <UTIL_TIMER_Start>
    }
    /* switch off RxDcPreambleDetect See STM32WL Errata: RadioSetRxDutyCycle*/
    SubgRf.RxDcPreambleDetectTimeout = 0;
 8008074:	4b0f      	ldr	r3, [pc, #60]	@ (80080b4 <RadioRxBoosted+0x7c>)
 8008076:	2200      	movs	r2, #0
 8008078:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Set DBG pin */
    DBG_GPIO_RADIO_RX( SET );
    /* RF switch configuration */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 800807a:	4b0e      	ldr	r3, [pc, #56]	@ (80080b4 <RadioRxBoosted+0x7c>)
 800807c:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 8008080:	2100      	movs	r1, #0
 8008082:	4618      	mov	r0, r3
 8008084:	f002 f8b6 	bl	800a1f4 <SUBGRF_SetSwitch>

    if( SubgRf.RxContinuous == true )
 8008088:	4b0a      	ldr	r3, [pc, #40]	@ (80080b4 <RadioRxBoosted+0x7c>)
 800808a:	785b      	ldrb	r3, [r3, #1]
 800808c:	2b00      	cmp	r3, #0
 800808e:	d004      	beq.n	800809a <RadioRxBoosted+0x62>
    {
        SUBGRF_SetRxBoosted( 0xFFFFFF ); // Rx Continuous
 8008090:	f06f 407f 	mvn.w	r0, #4278190080	@ 0xff000000
 8008094:	f001 fa78 	bl	8009588 <SUBGRF_SetRxBoosted>
    }
    else
    {
        SUBGRF_SetRxBoosted( SubgRf.RxTimeout << 6 );
    }
}
 8008098:	e005      	b.n	80080a6 <RadioRxBoosted+0x6e>
        SUBGRF_SetRxBoosted( SubgRf.RxTimeout << 6 );
 800809a:	4b06      	ldr	r3, [pc, #24]	@ (80080b4 <RadioRxBoosted+0x7c>)
 800809c:	689b      	ldr	r3, [r3, #8]
 800809e:	019b      	lsls	r3, r3, #6
 80080a0:	4618      	mov	r0, r3
 80080a2:	f001 fa71 	bl	8009588 <SUBGRF_SetRxBoosted>
}
 80080a6:	bf00      	nop
 80080a8:	3708      	adds	r7, #8
 80080aa:	46bd      	mov	sp, r7
 80080ac:	bd80      	pop	{r7, pc}
 80080ae:	bf00      	nop
 80080b0:	2000031c 	.word	0x2000031c
 80080b4:	200002a8 	.word	0x200002a8

080080b8 <RadioSetRxDutyCycle>:

static void RadioSetRxDutyCycle( uint32_t rxTime, uint32_t sleepTime )
{
 80080b8:	b580      	push	{r7, lr}
 80080ba:	b082      	sub	sp, #8
 80080bc:	af00      	add	r7, sp, #0
 80080be:	6078      	str	r0, [r7, #4]
 80080c0:	6039      	str	r1, [r7, #0]
    /*See STM32WL Errata: RadioSetRxDutyCycle*/
    SubgRf.RxDcPreambleDetectTimeout = 2 * rxTime + sleepTime;
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	005a      	lsls	r2, r3, #1
 80080c6:	683b      	ldr	r3, [r7, #0]
 80080c8:	4413      	add	r3, r2
 80080ca:	4a0c      	ldr	r2, [pc, #48]	@ (80080fc <RadioSetRxDutyCycle+0x44>)
 80080cc:	6593      	str	r3, [r2, #88]	@ 0x58
    /*Enable also the IRQ_PREAMBLE_DETECTED*/
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, IRQ_RADIO_ALL, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 80080ce:	2300      	movs	r3, #0
 80080d0:	2200      	movs	r2, #0
 80080d2:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80080d6:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 80080da:	f001 fbd3 	bl	8009884 <SUBGRF_SetDioIrqParams>
    /* RF switch configuration */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 80080de:	4b07      	ldr	r3, [pc, #28]	@ (80080fc <RadioSetRxDutyCycle+0x44>)
 80080e0:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 80080e4:	2100      	movs	r1, #0
 80080e6:	4618      	mov	r0, r3
 80080e8:	f002 f884 	bl	800a1f4 <SUBGRF_SetSwitch>
    /* Start Rx DutyCycle*/
    SUBGRF_SetRxDutyCycle( rxTime, sleepTime );
 80080ec:	6839      	ldr	r1, [r7, #0]
 80080ee:	6878      	ldr	r0, [r7, #4]
 80080f0:	f001 fa6e 	bl	80095d0 <SUBGRF_SetRxDutyCycle>
}
 80080f4:	bf00      	nop
 80080f6:	3708      	adds	r7, #8
 80080f8:	46bd      	mov	sp, r7
 80080fa:	bd80      	pop	{r7, pc}
 80080fc:	200002a8 	.word	0x200002a8

08008100 <RadioStartCad>:

static void RadioStartCad( void )
{
 8008100:	b580      	push	{r7, lr}
 8008102:	af00      	add	r7, sp, #0
    /* RF switch configuration */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 8008104:	4b09      	ldr	r3, [pc, #36]	@ (800812c <RadioStartCad+0x2c>)
 8008106:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 800810a:	2100      	movs	r1, #0
 800810c:	4618      	mov	r0, r3
 800810e:	f002 f871 	bl	800a1f4 <SUBGRF_SetSwitch>

    SUBGRF_SetDioIrqParams( IRQ_CAD_CLEAR | IRQ_CAD_DETECTED,
 8008112:	2300      	movs	r3, #0
 8008114:	2200      	movs	r2, #0
 8008116:	f44f 71c0 	mov.w	r1, #384	@ 0x180
 800811a:	f44f 70c0 	mov.w	r0, #384	@ 0x180
 800811e:	f001 fbb1 	bl	8009884 <SUBGRF_SetDioIrqParams>
                            IRQ_CAD_CLEAR | IRQ_CAD_DETECTED,
                            IRQ_RADIO_NONE,
                            IRQ_RADIO_NONE );
    SUBGRF_SetCad( );
 8008122:	f001 fa81 	bl	8009628 <SUBGRF_SetCad>
}
 8008126:	bf00      	nop
 8008128:	bd80      	pop	{r7, pc}
 800812a:	bf00      	nop
 800812c:	200002a8 	.word	0x200002a8

08008130 <RadioSetTxContinuousWave>:

static void RadioSetTxContinuousWave( uint32_t freq, int8_t power, uint16_t time )
{
 8008130:	b580      	push	{r7, lr}
 8008132:	b084      	sub	sp, #16
 8008134:	af00      	add	r7, sp, #0
 8008136:	6078      	str	r0, [r7, #4]
 8008138:	460b      	mov	r3, r1
 800813a:	70fb      	strb	r3, [r7, #3]
 800813c:	4613      	mov	r3, r2
 800813e:	803b      	strh	r3, [r7, #0]
    if( SubgRf.lr_fhss.is_lr_fhss_on == true )
    {
        //return LORAMAC_RADIO_STATUS_ERROR;
    }
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    uint32_t timeout = ( uint32_t )time * 1000;
 8008140:	883b      	ldrh	r3, [r7, #0]
 8008142:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8008146:	fb02 f303 	mul.w	r3, r2, r3
 800814a:	60fb      	str	r3, [r7, #12]
    uint8_t antswitchpow;

    SUBGRF_SetRfFrequency( freq );
 800814c:	6878      	ldr	r0, [r7, #4]
 800814e:	f001 fbf5 	bl	800993c <SUBGRF_SetRfFrequency>

    antswitchpow = SUBGRF_SetRfTxPower( power );
 8008152:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008156:	4618      	mov	r0, r3
 8008158:	f002 f874 	bl	800a244 <SUBGRF_SetRfTxPower>
 800815c:	4603      	mov	r3, r0
 800815e:	72fb      	strb	r3, [r7, #11]

    /* WORKAROUND - Trimming the output voltage power_ldo to 3.3V */
    SUBGRF_WriteRegister(REG_DRV_CTRL, 0x7 << 1);
 8008160:	210e      	movs	r1, #14
 8008162:	f640 101f 	movw	r0, #2335	@ 0x91f
 8008166:	f001 ff37 	bl	8009fd8 <SUBGRF_WriteRegister>

    /* Set RF switch */
    SUBGRF_SetSwitch( antswitchpow, RFSWITCH_TX );
 800816a:	7afb      	ldrb	r3, [r7, #11]
 800816c:	2101      	movs	r1, #1
 800816e:	4618      	mov	r0, r3
 8008170:	f002 f840 	bl	800a1f4 <SUBGRF_SetSwitch>

    SUBGRF_SetTxContinuousWave( );
 8008174:	f001 fa66 	bl	8009644 <SUBGRF_SetTxContinuousWave>

    TimerSetValue( &TxTimeoutTimer, timeout );
 8008178:	68f9      	ldr	r1, [r7, #12]
 800817a:	4805      	ldr	r0, [pc, #20]	@ (8008190 <RadioSetTxContinuousWave+0x60>)
 800817c:	f002 ffb0 	bl	800b0e0 <UTIL_TIMER_SetPeriod>
    TimerStart( &TxTimeoutTimer );
 8008180:	4803      	ldr	r0, [pc, #12]	@ (8008190 <RadioSetTxContinuousWave+0x60>)
 8008182:	f002 fecf 	bl	800af24 <UTIL_TIMER_Start>
}
 8008186:	bf00      	nop
 8008188:	3710      	adds	r7, #16
 800818a:	46bd      	mov	sp, r7
 800818c:	bd80      	pop	{r7, pc}
 800818e:	bf00      	nop
 8008190:	20000304 	.word	0x20000304

08008194 <RadioRssi>:

static int16_t RadioRssi( RadioModems_t modem )
{
 8008194:	b580      	push	{r7, lr}
 8008196:	b082      	sub	sp, #8
 8008198:	af00      	add	r7, sp, #0
 800819a:	4603      	mov	r3, r0
 800819c:	71fb      	strb	r3, [r7, #7]
    return SUBGRF_GetRssiInst( );
 800819e:	f001 fe88 	bl	8009eb2 <SUBGRF_GetRssiInst>
 80081a2:	4603      	mov	r3, r0
}
 80081a4:	4618      	mov	r0, r3
 80081a6:	3708      	adds	r7, #8
 80081a8:	46bd      	mov	sp, r7
 80081aa:	bd80      	pop	{r7, pc}

080081ac <RadioWrite>:

static void RadioWrite( uint16_t addr, uint8_t data )
{
 80081ac:	b580      	push	{r7, lr}
 80081ae:	b082      	sub	sp, #8
 80081b0:	af00      	add	r7, sp, #0
 80081b2:	4603      	mov	r3, r0
 80081b4:	460a      	mov	r2, r1
 80081b6:	80fb      	strh	r3, [r7, #6]
 80081b8:	4613      	mov	r3, r2
 80081ba:	717b      	strb	r3, [r7, #5]
    SUBGRF_WriteRegister( addr, data );
 80081bc:	797a      	ldrb	r2, [r7, #5]
 80081be:	88fb      	ldrh	r3, [r7, #6]
 80081c0:	4611      	mov	r1, r2
 80081c2:	4618      	mov	r0, r3
 80081c4:	f001 ff08 	bl	8009fd8 <SUBGRF_WriteRegister>
}
 80081c8:	bf00      	nop
 80081ca:	3708      	adds	r7, #8
 80081cc:	46bd      	mov	sp, r7
 80081ce:	bd80      	pop	{r7, pc}

080081d0 <RadioRead>:

static uint8_t RadioRead( uint16_t addr )
{
 80081d0:	b580      	push	{r7, lr}
 80081d2:	b082      	sub	sp, #8
 80081d4:	af00      	add	r7, sp, #0
 80081d6:	4603      	mov	r3, r0
 80081d8:	80fb      	strh	r3, [r7, #6]
    return SUBGRF_ReadRegister( addr );
 80081da:	88fb      	ldrh	r3, [r7, #6]
 80081dc:	4618      	mov	r0, r3
 80081de:	f001 ff1d 	bl	800a01c <SUBGRF_ReadRegister>
 80081e2:	4603      	mov	r3, r0
}
 80081e4:	4618      	mov	r0, r3
 80081e6:	3708      	adds	r7, #8
 80081e8:	46bd      	mov	sp, r7
 80081ea:	bd80      	pop	{r7, pc}

080081ec <RadioWriteRegisters>:

static void RadioWriteRegisters( uint16_t addr, uint8_t *buffer, uint8_t size )
{
 80081ec:	b580      	push	{r7, lr}
 80081ee:	b082      	sub	sp, #8
 80081f0:	af00      	add	r7, sp, #0
 80081f2:	4603      	mov	r3, r0
 80081f4:	6039      	str	r1, [r7, #0]
 80081f6:	80fb      	strh	r3, [r7, #6]
 80081f8:	4613      	mov	r3, r2
 80081fa:	717b      	strb	r3, [r7, #5]
    SUBGRF_WriteRegisters( addr, buffer, size );
 80081fc:	797b      	ldrb	r3, [r7, #5]
 80081fe:	b29a      	uxth	r2, r3
 8008200:	88fb      	ldrh	r3, [r7, #6]
 8008202:	6839      	ldr	r1, [r7, #0]
 8008204:	4618      	mov	r0, r3
 8008206:	f001 ff29 	bl	800a05c <SUBGRF_WriteRegisters>
}
 800820a:	bf00      	nop
 800820c:	3708      	adds	r7, #8
 800820e:	46bd      	mov	sp, r7
 8008210:	bd80      	pop	{r7, pc}

08008212 <RadioReadRegisters>:

static void RadioReadRegisters( uint16_t addr, uint8_t *buffer, uint8_t size )
{
 8008212:	b580      	push	{r7, lr}
 8008214:	b082      	sub	sp, #8
 8008216:	af00      	add	r7, sp, #0
 8008218:	4603      	mov	r3, r0
 800821a:	6039      	str	r1, [r7, #0]
 800821c:	80fb      	strh	r3, [r7, #6]
 800821e:	4613      	mov	r3, r2
 8008220:	717b      	strb	r3, [r7, #5]
    SUBGRF_ReadRegisters( addr, buffer, size );
 8008222:	797b      	ldrb	r3, [r7, #5]
 8008224:	b29a      	uxth	r2, r3
 8008226:	88fb      	ldrh	r3, [r7, #6]
 8008228:	6839      	ldr	r1, [r7, #0]
 800822a:	4618      	mov	r0, r3
 800822c:	f001 ff38 	bl	800a0a0 <SUBGRF_ReadRegisters>
}
 8008230:	bf00      	nop
 8008232:	3708      	adds	r7, #8
 8008234:	46bd      	mov	sp, r7
 8008236:	bd80      	pop	{r7, pc}

08008238 <RadioSetMaxPayloadLength>:

static void RadioSetMaxPayloadLength( RadioModems_t modem, uint8_t max )
{
 8008238:	b580      	push	{r7, lr}
 800823a:	b082      	sub	sp, #8
 800823c:	af00      	add	r7, sp, #0
 800823e:	4603      	mov	r3, r0
 8008240:	460a      	mov	r2, r1
 8008242:	71fb      	strb	r3, [r7, #7]
 8008244:	4613      	mov	r3, r2
 8008246:	71bb      	strb	r3, [r7, #6]
    if( modem == MODEM_LORA )
 8008248:	79fb      	ldrb	r3, [r7, #7]
 800824a:	2b01      	cmp	r3, #1
 800824c:	d10a      	bne.n	8008264 <RadioSetMaxPayloadLength+0x2c>
    {
        SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength = max;
 800824e:	4a0e      	ldr	r2, [pc, #56]	@ (8008288 <RadioSetMaxPayloadLength+0x50>)
 8008250:	79bb      	ldrb	r3, [r7, #6]
 8008252:	7013      	strb	r3, [r2, #0]
 8008254:	4b0c      	ldr	r3, [pc, #48]	@ (8008288 <RadioSetMaxPayloadLength+0x50>)
 8008256:	781a      	ldrb	r2, [r3, #0]
 8008258:	4b0c      	ldr	r3, [pc, #48]	@ (800828c <RadioSetMaxPayloadLength+0x54>)
 800825a:	77da      	strb	r2, [r3, #31]
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800825c:	480c      	ldr	r0, [pc, #48]	@ (8008290 <RadioSetMaxPayloadLength+0x58>)
 800825e:	f001 fd75 	bl	8009d4c <SUBGRF_SetPacketParams>
        {
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength = max;
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
        }
    }
}
 8008262:	e00d      	b.n	8008280 <RadioSetMaxPayloadLength+0x48>
        if( SubgRf.PacketParams.Params.Gfsk.HeaderType == RADIO_PACKET_VARIABLE_LENGTH )
 8008264:	4b09      	ldr	r3, [pc, #36]	@ (800828c <RadioSetMaxPayloadLength+0x54>)
 8008266:	7d5b      	ldrb	r3, [r3, #21]
 8008268:	2b01      	cmp	r3, #1
 800826a:	d109      	bne.n	8008280 <RadioSetMaxPayloadLength+0x48>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength = max;
 800826c:	4a06      	ldr	r2, [pc, #24]	@ (8008288 <RadioSetMaxPayloadLength+0x50>)
 800826e:	79bb      	ldrb	r3, [r7, #6]
 8008270:	7013      	strb	r3, [r2, #0]
 8008272:	4b05      	ldr	r3, [pc, #20]	@ (8008288 <RadioSetMaxPayloadLength+0x50>)
 8008274:	781a      	ldrb	r2, [r3, #0]
 8008276:	4b05      	ldr	r3, [pc, #20]	@ (800828c <RadioSetMaxPayloadLength+0x54>)
 8008278:	759a      	strb	r2, [r3, #22]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800827a:	4805      	ldr	r0, [pc, #20]	@ (8008290 <RadioSetMaxPayloadLength+0x58>)
 800827c:	f001 fd66 	bl	8009d4c <SUBGRF_SetPacketParams>
}
 8008280:	bf00      	nop
 8008282:	3708      	adds	r7, #8
 8008284:	46bd      	mov	sp, r7
 8008286:	bd80      	pop	{r7, pc}
 8008288:	20000008 	.word	0x20000008
 800828c:	200002a8 	.word	0x200002a8
 8008290:	200002b6 	.word	0x200002b6

08008294 <RadioSetPublicNetwork>:

static void RadioSetPublicNetwork( bool enable )
{
 8008294:	b580      	push	{r7, lr}
 8008296:	b082      	sub	sp, #8
 8008298:	af00      	add	r7, sp, #0
 800829a:	4603      	mov	r3, r0
 800829c:	71fb      	strb	r3, [r7, #7]
    SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous = enable;
 800829e:	4a13      	ldr	r2, [pc, #76]	@ (80082ec <RadioSetPublicNetwork+0x58>)
 80082a0:	79fb      	ldrb	r3, [r7, #7]
 80082a2:	7313      	strb	r3, [r2, #12]
 80082a4:	4b11      	ldr	r3, [pc, #68]	@ (80082ec <RadioSetPublicNetwork+0x58>)
 80082a6:	7b1a      	ldrb	r2, [r3, #12]
 80082a8:	4b10      	ldr	r3, [pc, #64]	@ (80082ec <RadioSetPublicNetwork+0x58>)
 80082aa:	735a      	strb	r2, [r3, #13]

    RadioSetModem( MODEM_LORA );
 80082ac:	2001      	movs	r0, #1
 80082ae:	f7ff f813 	bl	80072d8 <RadioSetModem>
    if( enable == true )
 80082b2:	79fb      	ldrb	r3, [r7, #7]
 80082b4:	2b00      	cmp	r3, #0
 80082b6:	d00a      	beq.n	80082ce <RadioSetPublicNetwork+0x3a>
    {
        // Change LoRa modem SyncWord
        SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PUBLIC_SYNCWORD >> 8 ) & 0xFF );
 80082b8:	2134      	movs	r1, #52	@ 0x34
 80082ba:	f44f 60e8 	mov.w	r0, #1856	@ 0x740
 80082be:	f001 fe8b 	bl	8009fd8 <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PUBLIC_SYNCWORD & 0xFF );
 80082c2:	2144      	movs	r1, #68	@ 0x44
 80082c4:	f240 7041 	movw	r0, #1857	@ 0x741
 80082c8:	f001 fe86 	bl	8009fd8 <SUBGRF_WriteRegister>
    {
        // Change LoRa modem SyncWord
        SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PRIVATE_SYNCWORD >> 8 ) & 0xFF );
        SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
    }
}
 80082cc:	e009      	b.n	80082e2 <RadioSetPublicNetwork+0x4e>
        SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PRIVATE_SYNCWORD >> 8 ) & 0xFF );
 80082ce:	2114      	movs	r1, #20
 80082d0:	f44f 60e8 	mov.w	r0, #1856	@ 0x740
 80082d4:	f001 fe80 	bl	8009fd8 <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
 80082d8:	2124      	movs	r1, #36	@ 0x24
 80082da:	f240 7041 	movw	r0, #1857	@ 0x741
 80082de:	f001 fe7b 	bl	8009fd8 <SUBGRF_WriteRegister>
}
 80082e2:	bf00      	nop
 80082e4:	3708      	adds	r7, #8
 80082e6:	46bd      	mov	sp, r7
 80082e8:	bd80      	pop	{r7, pc}
 80082ea:	bf00      	nop
 80082ec:	200002a8 	.word	0x200002a8

080082f0 <RadioGetWakeupTime>:

static uint32_t RadioGetWakeupTime( void )
{
 80082f0:	b580      	push	{r7, lr}
 80082f2:	af00      	add	r7, sp, #0
    return SUBGRF_GetRadioWakeUpTime() + RADIO_WAKEUP_TIME;
 80082f4:	f001 ffda 	bl	800a2ac <SUBGRF_GetRadioWakeUpTime>
 80082f8:	4603      	mov	r3, r0
 80082fa:	3303      	adds	r3, #3
}
 80082fc:	4618      	mov	r0, r3
 80082fe:	bd80      	pop	{r7, pc}

08008300 <RadioOnTxTimeoutIrq>:

static void RadioOnTxTimeoutIrq( void *context )
{
 8008300:	b580      	push	{r7, lr}
 8008302:	b082      	sub	sp, #8
 8008304:	af00      	add	r7, sp, #0
 8008306:	6078      	str	r0, [r7, #4]
    RADIO_TX_TIMEOUT_PROCESS();
 8008308:	f000 f80e 	bl	8008328 <RadioOnTxTimeoutProcess>
}
 800830c:	bf00      	nop
 800830e:	3708      	adds	r7, #8
 8008310:	46bd      	mov	sp, r7
 8008312:	bd80      	pop	{r7, pc}

08008314 <RadioOnRxTimeoutIrq>:

static void RadioOnRxTimeoutIrq( void *context )
{
 8008314:	b580      	push	{r7, lr}
 8008316:	b082      	sub	sp, #8
 8008318:	af00      	add	r7, sp, #0
 800831a:	6078      	str	r0, [r7, #4]
    RADIO_RX_TIMEOUT_PROCESS();
 800831c:	f000 f818 	bl	8008350 <RadioOnRxTimeoutProcess>
}
 8008320:	bf00      	nop
 8008322:	3708      	adds	r7, #8
 8008324:	46bd      	mov	sp, r7
 8008326:	bd80      	pop	{r7, pc}

08008328 <RadioOnTxTimeoutProcess>:

static void RadioOnTxTimeoutProcess( void )
{
 8008328:	b580      	push	{r7, lr}
 800832a:	af00      	add	r7, sp, #0
    DBG_GPIO_RADIO_TX( RST );

    if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 800832c:	4b07      	ldr	r3, [pc, #28]	@ (800834c <RadioOnTxTimeoutProcess+0x24>)
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	2b00      	cmp	r3, #0
 8008332:	d008      	beq.n	8008346 <RadioOnTxTimeoutProcess+0x1e>
 8008334:	4b05      	ldr	r3, [pc, #20]	@ (800834c <RadioOnTxTimeoutProcess+0x24>)
 8008336:	681b      	ldr	r3, [r3, #0]
 8008338:	685b      	ldr	r3, [r3, #4]
 800833a:	2b00      	cmp	r3, #0
 800833c:	d003      	beq.n	8008346 <RadioOnTxTimeoutProcess+0x1e>
    {
        RadioEvents->TxTimeout( );
 800833e:	4b03      	ldr	r3, [pc, #12]	@ (800834c <RadioOnTxTimeoutProcess+0x24>)
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	685b      	ldr	r3, [r3, #4]
 8008344:	4798      	blx	r3
    }
}
 8008346:	bf00      	nop
 8008348:	bd80      	pop	{r7, pc}
 800834a:	bf00      	nop
 800834c:	200002a4 	.word	0x200002a4

08008350 <RadioOnRxTimeoutProcess>:

static void RadioOnRxTimeoutProcess( void )
{
 8008350:	b580      	push	{r7, lr}
 8008352:	af00      	add	r7, sp, #0
    DBG_GPIO_RADIO_RX( RST );

    if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 8008354:	4b07      	ldr	r3, [pc, #28]	@ (8008374 <RadioOnRxTimeoutProcess+0x24>)
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	2b00      	cmp	r3, #0
 800835a:	d008      	beq.n	800836e <RadioOnRxTimeoutProcess+0x1e>
 800835c:	4b05      	ldr	r3, [pc, #20]	@ (8008374 <RadioOnRxTimeoutProcess+0x24>)
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	68db      	ldr	r3, [r3, #12]
 8008362:	2b00      	cmp	r3, #0
 8008364:	d003      	beq.n	800836e <RadioOnRxTimeoutProcess+0x1e>
    {
        RadioEvents->RxTimeout( );
 8008366:	4b03      	ldr	r3, [pc, #12]	@ (8008374 <RadioOnRxTimeoutProcess+0x24>)
 8008368:	681b      	ldr	r3, [r3, #0]
 800836a:	68db      	ldr	r3, [r3, #12]
 800836c:	4798      	blx	r3
    }
}
 800836e:	bf00      	nop
 8008370:	bd80      	pop	{r7, pc}
 8008372:	bf00      	nop
 8008374:	200002a4 	.word	0x200002a4

08008378 <RadioOnDioIrq>:

static void RadioOnDioIrq( RadioIrqMasks_t radioIrq )
{
 8008378:	b580      	push	{r7, lr}
 800837a:	b082      	sub	sp, #8
 800837c:	af00      	add	r7, sp, #0
 800837e:	4603      	mov	r3, r0
 8008380:	80fb      	strh	r3, [r7, #6]
    SubgRf.RadioIrq = radioIrq;
 8008382:	4a05      	ldr	r2, [pc, #20]	@ (8008398 <RadioOnDioIrq+0x20>)
 8008384:	88fb      	ldrh	r3, [r7, #6]
 8008386:	f8a2 3054 	strh.w	r3, [r2, #84]	@ 0x54

    RADIO_IRQ_PROCESS();
 800838a:	f000 f807 	bl	800839c <RadioIrqProcess>
}
 800838e:	bf00      	nop
 8008390:	3708      	adds	r7, #8
 8008392:	46bd      	mov	sp, r7
 8008394:	bd80      	pop	{r7, pc}
 8008396:	bf00      	nop
 8008398:	200002a8 	.word	0x200002a8

0800839c <RadioIrqProcess>:

static void RadioIrqProcess( void )
{
 800839c:	b5b0      	push	{r4, r5, r7, lr}
 800839e:	b082      	sub	sp, #8
 80083a0:	af00      	add	r7, sp, #0
    uint8_t size = 0;
 80083a2:	2300      	movs	r3, #0
 80083a4:	71fb      	strb	r3, [r7, #7]
    int32_t cfo = 0;
 80083a6:	2300      	movs	r3, #0
 80083a8:	603b      	str	r3, [r7, #0]

    switch( SubgRf.RadioIrq )
 80083aa:	4ba8      	ldr	r3, [pc, #672]	@ (800864c <RadioIrqProcess+0x2b0>)
 80083ac:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 80083b0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80083b4:	f000 810d 	beq.w	80085d2 <RadioIrqProcess+0x236>
 80083b8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80083bc:	f300 81e8 	bgt.w	8008790 <RadioIrqProcess+0x3f4>
 80083c0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80083c4:	f000 80f1 	beq.w	80085aa <RadioIrqProcess+0x20e>
 80083c8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80083cc:	f300 81e0 	bgt.w	8008790 <RadioIrqProcess+0x3f4>
 80083d0:	2b80      	cmp	r3, #128	@ 0x80
 80083d2:	f000 80d6 	beq.w	8008582 <RadioIrqProcess+0x1e6>
 80083d6:	2b80      	cmp	r3, #128	@ 0x80
 80083d8:	f300 81da 	bgt.w	8008790 <RadioIrqProcess+0x3f4>
 80083dc:	2b20      	cmp	r3, #32
 80083de:	dc49      	bgt.n	8008474 <RadioIrqProcess+0xd8>
 80083e0:	2b00      	cmp	r3, #0
 80083e2:	f340 81d5 	ble.w	8008790 <RadioIrqProcess+0x3f4>
 80083e6:	3b01      	subs	r3, #1
 80083e8:	2b1f      	cmp	r3, #31
 80083ea:	f200 81d1 	bhi.w	8008790 <RadioIrqProcess+0x3f4>
 80083ee:	a201      	add	r2, pc, #4	@ (adr r2, 80083f4 <RadioIrqProcess+0x58>)
 80083f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80083f4:	0800847d 	.word	0x0800847d
 80083f8:	080084b7 	.word	0x080084b7
 80083fc:	08008791 	.word	0x08008791
 8008400:	0800866d 	.word	0x0800866d
 8008404:	08008791 	.word	0x08008791
 8008408:	08008791 	.word	0x08008791
 800840c:	08008791 	.word	0x08008791
 8008410:	080086e9 	.word	0x080086e9
 8008414:	08008791 	.word	0x08008791
 8008418:	08008791 	.word	0x08008791
 800841c:	08008791 	.word	0x08008791
 8008420:	08008791 	.word	0x08008791
 8008424:	08008791 	.word	0x08008791
 8008428:	08008791 	.word	0x08008791
 800842c:	08008791 	.word	0x08008791
 8008430:	08008705 	.word	0x08008705
 8008434:	08008791 	.word	0x08008791
 8008438:	08008791 	.word	0x08008791
 800843c:	08008791 	.word	0x08008791
 8008440:	08008791 	.word	0x08008791
 8008444:	08008791 	.word	0x08008791
 8008448:	08008791 	.word	0x08008791
 800844c:	08008791 	.word	0x08008791
 8008450:	08008791 	.word	0x08008791
 8008454:	08008791 	.word	0x08008791
 8008458:	08008791 	.word	0x08008791
 800845c:	08008791 	.word	0x08008791
 8008460:	08008791 	.word	0x08008791
 8008464:	08008791 	.word	0x08008791
 8008468:	08008791 	.word	0x08008791
 800846c:	08008791 	.word	0x08008791
 8008470:	08008713 	.word	0x08008713
 8008474:	2b40      	cmp	r3, #64	@ 0x40
 8008476:	f000 816d 	beq.w	8008754 <RadioIrqProcess+0x3b8>
        MW_LOG( TS_ON, VLEVEL_M,  "HOP\r\n" );
        break;
    }
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    default:
        break;
 800847a:	e189      	b.n	8008790 <RadioIrqProcess+0x3f4>
        TimerStop( &TxTimeoutTimer );
 800847c:	4874      	ldr	r0, [pc, #464]	@ (8008650 <RadioIrqProcess+0x2b4>)
 800847e:	f002 fdbf 	bl	800b000 <UTIL_TIMER_Stop>
        SUBGRF_SetStandby( STDBY_RC );
 8008482:	2000      	movs	r0, #0
 8008484:	f001 f824 	bl	80094d0 <SUBGRF_SetStandby>
        if( RFW_Is_LongPacketModeEnabled() == 1 )
 8008488:	f002 f8b4 	bl	800a5f4 <RFW_Is_LongPacketModeEnabled>
 800848c:	4603      	mov	r3, r0
 800848e:	2b01      	cmp	r3, #1
 8008490:	d101      	bne.n	8008496 <RadioIrqProcess+0xfa>
            RFW_DeInit_TxLongPacket( );
 8008492:	f002 f8d8 	bl	800a646 <RFW_DeInit_TxLongPacket>
        if( ( RadioEvents != NULL ) && ( RadioEvents->TxDone != NULL ) )
 8008496:	4b6f      	ldr	r3, [pc, #444]	@ (8008654 <RadioIrqProcess+0x2b8>)
 8008498:	681b      	ldr	r3, [r3, #0]
 800849a:	2b00      	cmp	r3, #0
 800849c:	f000 817a 	beq.w	8008794 <RadioIrqProcess+0x3f8>
 80084a0:	4b6c      	ldr	r3, [pc, #432]	@ (8008654 <RadioIrqProcess+0x2b8>)
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	681b      	ldr	r3, [r3, #0]
 80084a6:	2b00      	cmp	r3, #0
 80084a8:	f000 8174 	beq.w	8008794 <RadioIrqProcess+0x3f8>
            RadioEvents->TxDone( );
 80084ac:	4b69      	ldr	r3, [pc, #420]	@ (8008654 <RadioIrqProcess+0x2b8>)
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	681b      	ldr	r3, [r3, #0]
 80084b2:	4798      	blx	r3
        break;
 80084b4:	e16e      	b.n	8008794 <RadioIrqProcess+0x3f8>
        TimerStop( &RxTimeoutTimer );
 80084b6:	4868      	ldr	r0, [pc, #416]	@ (8008658 <RadioIrqProcess+0x2bc>)
 80084b8:	f002 fda2 	bl	800b000 <UTIL_TIMER_Stop>
        if( SubgRf.RxContinuous == false )
 80084bc:	4b63      	ldr	r3, [pc, #396]	@ (800864c <RadioIrqProcess+0x2b0>)
 80084be:	785b      	ldrb	r3, [r3, #1]
 80084c0:	f083 0301 	eor.w	r3, r3, #1
 80084c4:	b2db      	uxtb	r3, r3
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	d014      	beq.n	80084f4 <RadioIrqProcess+0x158>
            SUBGRF_SetStandby( STDBY_RC );
 80084ca:	2000      	movs	r0, #0
 80084cc:	f001 f800 	bl	80094d0 <SUBGRF_SetStandby>
            SUBGRF_WriteRegister( SUBGHZ_RTCCTLR, 0x00 );
 80084d0:	2100      	movs	r1, #0
 80084d2:	f640 1002 	movw	r0, #2306	@ 0x902
 80084d6:	f001 fd7f 	bl	8009fd8 <SUBGRF_WriteRegister>
            SUBGRF_WriteRegister( SUBGHZ_EVENTMASKR, SUBGRF_ReadRegister( SUBGHZ_EVENTMASKR ) | ( 1 << 1 ) );
 80084da:	f640 1044 	movw	r0, #2372	@ 0x944
 80084de:	f001 fd9d 	bl	800a01c <SUBGRF_ReadRegister>
 80084e2:	4603      	mov	r3, r0
 80084e4:	f043 0302 	orr.w	r3, r3, #2
 80084e8:	b2db      	uxtb	r3, r3
 80084ea:	4619      	mov	r1, r3
 80084ec:	f640 1044 	movw	r0, #2372	@ 0x944
 80084f0:	f001 fd72 	bl	8009fd8 <SUBGRF_WriteRegister>
        SUBGRF_GetPayload( RadioBuffer, &size, 255 );
 80084f4:	1dfb      	adds	r3, r7, #7
 80084f6:	22ff      	movs	r2, #255	@ 0xff
 80084f8:	4619      	mov	r1, r3
 80084fa:	4858      	ldr	r0, [pc, #352]	@ (800865c <RadioIrqProcess+0x2c0>)
 80084fc:	f000 feb6 	bl	800926c <SUBGRF_GetPayload>
        SUBGRF_GetPacketStatus( &( SubgRf.PacketStatus ) );
 8008500:	4857      	ldr	r0, [pc, #348]	@ (8008660 <RadioIrqProcess+0x2c4>)
 8008502:	f001 fd17 	bl	8009f34 <SUBGRF_GetPacketStatus>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxDone != NULL ) )
 8008506:	4b53      	ldr	r3, [pc, #332]	@ (8008654 <RadioIrqProcess+0x2b8>)
 8008508:	681b      	ldr	r3, [r3, #0]
 800850a:	2b00      	cmp	r3, #0
 800850c:	f000 8144 	beq.w	8008798 <RadioIrqProcess+0x3fc>
 8008510:	4b50      	ldr	r3, [pc, #320]	@ (8008654 <RadioIrqProcess+0x2b8>)
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	689b      	ldr	r3, [r3, #8]
 8008516:	2b00      	cmp	r3, #0
 8008518:	f000 813e 	beq.w	8008798 <RadioIrqProcess+0x3fc>
            switch( SubgRf.PacketStatus.packetType )
 800851c:	4b4b      	ldr	r3, [pc, #300]	@ (800864c <RadioIrqProcess+0x2b0>)
 800851e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8008522:	2b01      	cmp	r3, #1
 8008524:	d10e      	bne.n	8008544 <RadioIrqProcess+0x1a8>
                RadioEvents->RxDone( RadioBuffer, size, SubgRf.PacketStatus.Params.LoRa.RssiPkt,
 8008526:	4b4b      	ldr	r3, [pc, #300]	@ (8008654 <RadioIrqProcess+0x2b8>)
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	689c      	ldr	r4, [r3, #8]
 800852c:	79fb      	ldrb	r3, [r7, #7]
 800852e:	4619      	mov	r1, r3
 8008530:	4b46      	ldr	r3, [pc, #280]	@ (800864c <RadioIrqProcess+0x2b0>)
 8008532:	f993 3030 	ldrsb.w	r3, [r3, #48]	@ 0x30
 8008536:	461a      	mov	r2, r3
 8008538:	4b44      	ldr	r3, [pc, #272]	@ (800864c <RadioIrqProcess+0x2b0>)
 800853a:	f993 3031 	ldrsb.w	r3, [r3, #49]	@ 0x31
 800853e:	4847      	ldr	r0, [pc, #284]	@ (800865c <RadioIrqProcess+0x2c0>)
 8008540:	47a0      	blx	r4
                break;
 8008542:	e01d      	b.n	8008580 <RadioIrqProcess+0x1e4>
                SUBGRF_GetCFO( SubgRf.ModulationParams.Params.Gfsk.BitRate, &cfo );
 8008544:	4b41      	ldr	r3, [pc, #260]	@ (800864c <RadioIrqProcess+0x2b0>)
 8008546:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008548:	463a      	mov	r2, r7
 800854a:	4611      	mov	r1, r2
 800854c:	4618      	mov	r0, r3
 800854e:	f001 ff9f 	bl	800a490 <SUBGRF_GetCFO>
                RadioEvents->RxDone( RadioBuffer, size, SubgRf.PacketStatus.Params.Gfsk.RssiAvg, ( int8_t ) DIVR( cfo, 1000 ) );
 8008552:	4b40      	ldr	r3, [pc, #256]	@ (8008654 <RadioIrqProcess+0x2b8>)
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	689c      	ldr	r4, [r3, #8]
 8008558:	79fb      	ldrb	r3, [r7, #7]
 800855a:	4619      	mov	r1, r3
 800855c:	4b3b      	ldr	r3, [pc, #236]	@ (800864c <RadioIrqProcess+0x2b0>)
 800855e:	f993 3029 	ldrsb.w	r3, [r3, #41]	@ 0x29
 8008562:	4618      	mov	r0, r3
 8008564:	683b      	ldr	r3, [r7, #0]
 8008566:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 800856a:	4a3e      	ldr	r2, [pc, #248]	@ (8008664 <RadioIrqProcess+0x2c8>)
 800856c:	fb82 5203 	smull	r5, r2, r2, r3
 8008570:	1192      	asrs	r2, r2, #6
 8008572:	17db      	asrs	r3, r3, #31
 8008574:	1ad3      	subs	r3, r2, r3
 8008576:	b25b      	sxtb	r3, r3
 8008578:	4602      	mov	r2, r0
 800857a:	4838      	ldr	r0, [pc, #224]	@ (800865c <RadioIrqProcess+0x2c0>)
 800857c:	47a0      	blx	r4
                break;
 800857e:	bf00      	nop
        break;
 8008580:	e10a      	b.n	8008798 <RadioIrqProcess+0x3fc>
        SUBGRF_SetStandby( STDBY_RC );
 8008582:	2000      	movs	r0, #0
 8008584:	f000 ffa4 	bl	80094d0 <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 8008588:	4b32      	ldr	r3, [pc, #200]	@ (8008654 <RadioIrqProcess+0x2b8>)
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	2b00      	cmp	r3, #0
 800858e:	f000 8105 	beq.w	800879c <RadioIrqProcess+0x400>
 8008592:	4b30      	ldr	r3, [pc, #192]	@ (8008654 <RadioIrqProcess+0x2b8>)
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	699b      	ldr	r3, [r3, #24]
 8008598:	2b00      	cmp	r3, #0
 800859a:	f000 80ff 	beq.w	800879c <RadioIrqProcess+0x400>
            RadioEvents->CadDone( false );
 800859e:	4b2d      	ldr	r3, [pc, #180]	@ (8008654 <RadioIrqProcess+0x2b8>)
 80085a0:	681b      	ldr	r3, [r3, #0]
 80085a2:	699b      	ldr	r3, [r3, #24]
 80085a4:	2000      	movs	r0, #0
 80085a6:	4798      	blx	r3
        break;
 80085a8:	e0f8      	b.n	800879c <RadioIrqProcess+0x400>
        SUBGRF_SetStandby( STDBY_RC );
 80085aa:	2000      	movs	r0, #0
 80085ac:	f000 ff90 	bl	80094d0 <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 80085b0:	4b28      	ldr	r3, [pc, #160]	@ (8008654 <RadioIrqProcess+0x2b8>)
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	2b00      	cmp	r3, #0
 80085b6:	f000 80f3 	beq.w	80087a0 <RadioIrqProcess+0x404>
 80085ba:	4b26      	ldr	r3, [pc, #152]	@ (8008654 <RadioIrqProcess+0x2b8>)
 80085bc:	681b      	ldr	r3, [r3, #0]
 80085be:	699b      	ldr	r3, [r3, #24]
 80085c0:	2b00      	cmp	r3, #0
 80085c2:	f000 80ed 	beq.w	80087a0 <RadioIrqProcess+0x404>
            RadioEvents->CadDone( true );
 80085c6:	4b23      	ldr	r3, [pc, #140]	@ (8008654 <RadioIrqProcess+0x2b8>)
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	699b      	ldr	r3, [r3, #24]
 80085cc:	2001      	movs	r0, #1
 80085ce:	4798      	blx	r3
        break;
 80085d0:	e0e6      	b.n	80087a0 <RadioIrqProcess+0x404>
        MW_LOG( TS_ON, VLEVEL_M,  "IRQ_RX_TX_TIMEOUT\r\n" );
 80085d2:	4b25      	ldr	r3, [pc, #148]	@ (8008668 <RadioIrqProcess+0x2cc>)
 80085d4:	2201      	movs	r2, #1
 80085d6:	2100      	movs	r1, #0
 80085d8:	2002      	movs	r0, #2
 80085da:	f002 ff09 	bl	800b3f0 <UTIL_ADV_TRACE_COND_FSend>
        if( SUBGRF_GetOperatingMode( ) == MODE_TX )
 80085de:	f000 fe2b 	bl	8009238 <SUBGRF_GetOperatingMode>
 80085e2:	4603      	mov	r3, r0
 80085e4:	2b04      	cmp	r3, #4
 80085e6:	d115      	bne.n	8008614 <RadioIrqProcess+0x278>
            TimerStop( &TxTimeoutTimer );
 80085e8:	4819      	ldr	r0, [pc, #100]	@ (8008650 <RadioIrqProcess+0x2b4>)
 80085ea:	f002 fd09 	bl	800b000 <UTIL_TIMER_Stop>
            SUBGRF_SetStandby( STDBY_RC );
 80085ee:	2000      	movs	r0, #0
 80085f0:	f000 ff6e 	bl	80094d0 <SUBGRF_SetStandby>
            if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 80085f4:	4b17      	ldr	r3, [pc, #92]	@ (8008654 <RadioIrqProcess+0x2b8>)
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	2b00      	cmp	r3, #0
 80085fa:	f000 80d3 	beq.w	80087a4 <RadioIrqProcess+0x408>
 80085fe:	4b15      	ldr	r3, [pc, #84]	@ (8008654 <RadioIrqProcess+0x2b8>)
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	685b      	ldr	r3, [r3, #4]
 8008604:	2b00      	cmp	r3, #0
 8008606:	f000 80cd 	beq.w	80087a4 <RadioIrqProcess+0x408>
                RadioEvents->TxTimeout( );
 800860a:	4b12      	ldr	r3, [pc, #72]	@ (8008654 <RadioIrqProcess+0x2b8>)
 800860c:	681b      	ldr	r3, [r3, #0]
 800860e:	685b      	ldr	r3, [r3, #4]
 8008610:	4798      	blx	r3
        break;
 8008612:	e0c7      	b.n	80087a4 <RadioIrqProcess+0x408>
        else if( SUBGRF_GetOperatingMode( ) == MODE_RX )
 8008614:	f000 fe10 	bl	8009238 <SUBGRF_GetOperatingMode>
 8008618:	4603      	mov	r3, r0
 800861a:	2b05      	cmp	r3, #5
 800861c:	f040 80c2 	bne.w	80087a4 <RadioIrqProcess+0x408>
            TimerStop( &RxTimeoutTimer );
 8008620:	480d      	ldr	r0, [pc, #52]	@ (8008658 <RadioIrqProcess+0x2bc>)
 8008622:	f002 fced 	bl	800b000 <UTIL_TIMER_Stop>
            SUBGRF_SetStandby( STDBY_RC );
 8008626:	2000      	movs	r0, #0
 8008628:	f000 ff52 	bl	80094d0 <SUBGRF_SetStandby>
            if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 800862c:	4b09      	ldr	r3, [pc, #36]	@ (8008654 <RadioIrqProcess+0x2b8>)
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	2b00      	cmp	r3, #0
 8008632:	f000 80b7 	beq.w	80087a4 <RadioIrqProcess+0x408>
 8008636:	4b07      	ldr	r3, [pc, #28]	@ (8008654 <RadioIrqProcess+0x2b8>)
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	68db      	ldr	r3, [r3, #12]
 800863c:	2b00      	cmp	r3, #0
 800863e:	f000 80b1 	beq.w	80087a4 <RadioIrqProcess+0x408>
                RadioEvents->RxTimeout( );
 8008642:	4b04      	ldr	r3, [pc, #16]	@ (8008654 <RadioIrqProcess+0x2b8>)
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	68db      	ldr	r3, [r3, #12]
 8008648:	4798      	blx	r3
        break;
 800864a:	e0ab      	b.n	80087a4 <RadioIrqProcess+0x408>
 800864c:	200002a8 	.word	0x200002a8
 8008650:	20000304 	.word	0x20000304
 8008654:	200002a4 	.word	0x200002a4
 8008658:	2000031c 	.word	0x2000031c
 800865c:	200001a4 	.word	0x200001a4
 8008660:	200002cc 	.word	0x200002cc
 8008664:	10624dd3 	.word	0x10624dd3
 8008668:	0800b9a0 	.word	0x0800b9a0
        MW_LOG( TS_ON, VLEVEL_M,  "PRE OK\r\n" );
 800866c:	4b54      	ldr	r3, [pc, #336]	@ (80087c0 <RadioIrqProcess+0x424>)
 800866e:	2201      	movs	r2, #1
 8008670:	2100      	movs	r1, #0
 8008672:	2002      	movs	r0, #2
 8008674:	f002 febc 	bl	800b3f0 <UTIL_ADV_TRACE_COND_FSend>
        if( SubgRf.RxDcPreambleDetectTimeout != 0 )
 8008678:	4b52      	ldr	r3, [pc, #328]	@ (80087c4 <RadioIrqProcess+0x428>)
 800867a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800867c:	2b00      	cmp	r3, #0
 800867e:	f000 8093 	beq.w	80087a8 <RadioIrqProcess+0x40c>
            Radio.Write( SUBGHZ_RTCPRDR2, ( SubgRf.RxDcPreambleDetectTimeout >> 16 ) & 0xFF ); /*Update Radio RTC Period MSB*/
 8008682:	4a51      	ldr	r2, [pc, #324]	@ (80087c8 <RadioIrqProcess+0x42c>)
 8008684:	4b4f      	ldr	r3, [pc, #316]	@ (80087c4 <RadioIrqProcess+0x428>)
 8008686:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008688:	0c1b      	lsrs	r3, r3, #16
 800868a:	b2db      	uxtb	r3, r3
 800868c:	4619      	mov	r1, r3
 800868e:	f640 1003 	movw	r0, #2307	@ 0x903
 8008692:	4790      	blx	r2
            Radio.Write( SUBGHZ_RTCPRDR1, ( SubgRf.RxDcPreambleDetectTimeout >> 8 ) & 0xFF ); /*Update Radio RTC Period MidByte*/
 8008694:	4a4c      	ldr	r2, [pc, #304]	@ (80087c8 <RadioIrqProcess+0x42c>)
 8008696:	4b4b      	ldr	r3, [pc, #300]	@ (80087c4 <RadioIrqProcess+0x428>)
 8008698:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800869a:	0a1b      	lsrs	r3, r3, #8
 800869c:	b2db      	uxtb	r3, r3
 800869e:	4619      	mov	r1, r3
 80086a0:	f640 1004 	movw	r0, #2308	@ 0x904
 80086a4:	4790      	blx	r2
            Radio.Write( SUBGHZ_RTCPRDR0, ( SubgRf.RxDcPreambleDetectTimeout ) & 0xFF ); /*Update Radio RTC Period lsb*/
 80086a6:	4a48      	ldr	r2, [pc, #288]	@ (80087c8 <RadioIrqProcess+0x42c>)
 80086a8:	4b46      	ldr	r3, [pc, #280]	@ (80087c4 <RadioIrqProcess+0x428>)
 80086aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80086ac:	b2db      	uxtb	r3, r3
 80086ae:	4619      	mov	r1, r3
 80086b0:	f640 1005 	movw	r0, #2309	@ 0x905
 80086b4:	4790      	blx	r2
            Radio.Write( SUBGHZ_RTCCTLR, Radio.Read( SUBGHZ_RTCCTLR ) | 0x1 ); /*restart Radio RTC*/
 80086b6:	4c44      	ldr	r4, [pc, #272]	@ (80087c8 <RadioIrqProcess+0x42c>)
 80086b8:	4b44      	ldr	r3, [pc, #272]	@ (80087cc <RadioIrqProcess+0x430>)
 80086ba:	f640 1002 	movw	r0, #2306	@ 0x902
 80086be:	4798      	blx	r3
 80086c0:	4603      	mov	r3, r0
 80086c2:	f043 0301 	orr.w	r3, r3, #1
 80086c6:	b2db      	uxtb	r3, r3
 80086c8:	4619      	mov	r1, r3
 80086ca:	f640 1002 	movw	r0, #2306	@ 0x902
 80086ce:	47a0      	blx	r4
            SubgRf.RxDcPreambleDetectTimeout = 0;
 80086d0:	4b3c      	ldr	r3, [pc, #240]	@ (80087c4 <RadioIrqProcess+0x428>)
 80086d2:	2200      	movs	r2, #0
 80086d4:	659a      	str	r2, [r3, #88]	@ 0x58
            SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
 80086d6:	2300      	movs	r3, #0
 80086d8:	2200      	movs	r2, #0
 80086da:	f240 2162 	movw	r1, #610	@ 0x262
 80086de:	f240 2062 	movw	r0, #610	@ 0x262
 80086e2:	f001 f8cf 	bl	8009884 <SUBGRF_SetDioIrqParams>
        break;
 80086e6:	e05f      	b.n	80087a8 <RadioIrqProcess+0x40c>
        MW_LOG( TS_ON, VLEVEL_M,  "SYNC OK\r\n" );
 80086e8:	4b39      	ldr	r3, [pc, #228]	@ (80087d0 <RadioIrqProcess+0x434>)
 80086ea:	2201      	movs	r2, #1
 80086ec:	2100      	movs	r1, #0
 80086ee:	2002      	movs	r0, #2
 80086f0:	f002 fe7e 	bl	800b3f0 <UTIL_ADV_TRACE_COND_FSend>
        if( 1UL == RFW_Is_Init( ) )
 80086f4:	f001 ff77 	bl	800a5e6 <RFW_Is_Init>
 80086f8:	4603      	mov	r3, r0
 80086fa:	2b01      	cmp	r3, #1
 80086fc:	d156      	bne.n	80087ac <RadioIrqProcess+0x410>
            RFW_ReceivePayload( );
 80086fe:	f001 ffa8 	bl	800a652 <RFW_ReceivePayload>
        break;
 8008702:	e053      	b.n	80087ac <RadioIrqProcess+0x410>
        MW_LOG( TS_ON, VLEVEL_M,  "HDR OK\r\n" );
 8008704:	4b33      	ldr	r3, [pc, #204]	@ (80087d4 <RadioIrqProcess+0x438>)
 8008706:	2201      	movs	r2, #1
 8008708:	2100      	movs	r1, #0
 800870a:	2002      	movs	r0, #2
 800870c:	f002 fe70 	bl	800b3f0 <UTIL_ADV_TRACE_COND_FSend>
        break;
 8008710:	e051      	b.n	80087b6 <RadioIrqProcess+0x41a>
        TimerStop( &RxTimeoutTimer );
 8008712:	4831      	ldr	r0, [pc, #196]	@ (80087d8 <RadioIrqProcess+0x43c>)
 8008714:	f002 fc74 	bl	800b000 <UTIL_TIMER_Stop>
        if( SubgRf.RxContinuous == false )
 8008718:	4b2a      	ldr	r3, [pc, #168]	@ (80087c4 <RadioIrqProcess+0x428>)
 800871a:	785b      	ldrb	r3, [r3, #1]
 800871c:	f083 0301 	eor.w	r3, r3, #1
 8008720:	b2db      	uxtb	r3, r3
 8008722:	2b00      	cmp	r3, #0
 8008724:	d002      	beq.n	800872c <RadioIrqProcess+0x390>
            SUBGRF_SetStandby( STDBY_RC );
 8008726:	2000      	movs	r0, #0
 8008728:	f000 fed2 	bl	80094d0 <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 800872c:	4b2b      	ldr	r3, [pc, #172]	@ (80087dc <RadioIrqProcess+0x440>)
 800872e:	681b      	ldr	r3, [r3, #0]
 8008730:	2b00      	cmp	r3, #0
 8008732:	d03d      	beq.n	80087b0 <RadioIrqProcess+0x414>
 8008734:	4b29      	ldr	r3, [pc, #164]	@ (80087dc <RadioIrqProcess+0x440>)
 8008736:	681b      	ldr	r3, [r3, #0]
 8008738:	68db      	ldr	r3, [r3, #12]
 800873a:	2b00      	cmp	r3, #0
 800873c:	d038      	beq.n	80087b0 <RadioIrqProcess+0x414>
            RadioEvents->RxTimeout( );
 800873e:	4b27      	ldr	r3, [pc, #156]	@ (80087dc <RadioIrqProcess+0x440>)
 8008740:	681b      	ldr	r3, [r3, #0]
 8008742:	68db      	ldr	r3, [r3, #12]
 8008744:	4798      	blx	r3
            MW_LOG( TS_ON, VLEVEL_M,  "HDR KO\r\n" );
 8008746:	4b26      	ldr	r3, [pc, #152]	@ (80087e0 <RadioIrqProcess+0x444>)
 8008748:	2201      	movs	r2, #1
 800874a:	2100      	movs	r1, #0
 800874c:	2002      	movs	r0, #2
 800874e:	f002 fe4f 	bl	800b3f0 <UTIL_ADV_TRACE_COND_FSend>
        break;
 8008752:	e02d      	b.n	80087b0 <RadioIrqProcess+0x414>
        MW_LOG( TS_ON, VLEVEL_M,  "IRQ_CRC_ERROR\r\n" );
 8008754:	4b23      	ldr	r3, [pc, #140]	@ (80087e4 <RadioIrqProcess+0x448>)
 8008756:	2201      	movs	r2, #1
 8008758:	2100      	movs	r1, #0
 800875a:	2002      	movs	r0, #2
 800875c:	f002 fe48 	bl	800b3f0 <UTIL_ADV_TRACE_COND_FSend>
        if( SubgRf.RxContinuous == false )
 8008760:	4b18      	ldr	r3, [pc, #96]	@ (80087c4 <RadioIrqProcess+0x428>)
 8008762:	785b      	ldrb	r3, [r3, #1]
 8008764:	f083 0301 	eor.w	r3, r3, #1
 8008768:	b2db      	uxtb	r3, r3
 800876a:	2b00      	cmp	r3, #0
 800876c:	d002      	beq.n	8008774 <RadioIrqProcess+0x3d8>
            SUBGRF_SetStandby( STDBY_RC );
 800876e:	2000      	movs	r0, #0
 8008770:	f000 feae 	bl	80094d0 <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxError ) )
 8008774:	4b19      	ldr	r3, [pc, #100]	@ (80087dc <RadioIrqProcess+0x440>)
 8008776:	681b      	ldr	r3, [r3, #0]
 8008778:	2b00      	cmp	r3, #0
 800877a:	d01b      	beq.n	80087b4 <RadioIrqProcess+0x418>
 800877c:	4b17      	ldr	r3, [pc, #92]	@ (80087dc <RadioIrqProcess+0x440>)
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	691b      	ldr	r3, [r3, #16]
 8008782:	2b00      	cmp	r3, #0
 8008784:	d016      	beq.n	80087b4 <RadioIrqProcess+0x418>
            RadioEvents->RxError( );
 8008786:	4b15      	ldr	r3, [pc, #84]	@ (80087dc <RadioIrqProcess+0x440>)
 8008788:	681b      	ldr	r3, [r3, #0]
 800878a:	691b      	ldr	r3, [r3, #16]
 800878c:	4798      	blx	r3
        break;
 800878e:	e011      	b.n	80087b4 <RadioIrqProcess+0x418>
        break;
 8008790:	bf00      	nop
 8008792:	e010      	b.n	80087b6 <RadioIrqProcess+0x41a>
        break;
 8008794:	bf00      	nop
 8008796:	e00e      	b.n	80087b6 <RadioIrqProcess+0x41a>
        break;
 8008798:	bf00      	nop
 800879a:	e00c      	b.n	80087b6 <RadioIrqProcess+0x41a>
        break;
 800879c:	bf00      	nop
 800879e:	e00a      	b.n	80087b6 <RadioIrqProcess+0x41a>
        break;
 80087a0:	bf00      	nop
 80087a2:	e008      	b.n	80087b6 <RadioIrqProcess+0x41a>
        break;
 80087a4:	bf00      	nop
 80087a6:	e006      	b.n	80087b6 <RadioIrqProcess+0x41a>
        break;
 80087a8:	bf00      	nop
 80087aa:	e004      	b.n	80087b6 <RadioIrqProcess+0x41a>
        break;
 80087ac:	bf00      	nop
 80087ae:	e002      	b.n	80087b6 <RadioIrqProcess+0x41a>
        break;
 80087b0:	bf00      	nop
 80087b2:	e000      	b.n	80087b6 <RadioIrqProcess+0x41a>
        break;
 80087b4:	bf00      	nop
    }
}
 80087b6:	bf00      	nop
 80087b8:	3708      	adds	r7, #8
 80087ba:	46bd      	mov	sp, r7
 80087bc:	bdb0      	pop	{r4, r5, r7, pc}
 80087be:	bf00      	nop
 80087c0:	0800b9b4 	.word	0x0800b9b4
 80087c4:	200002a8 	.word	0x200002a8
 80087c8:	080081ad 	.word	0x080081ad
 80087cc:	080081d1 	.word	0x080081d1
 80087d0:	0800b9c0 	.word	0x0800b9c0
 80087d4:	0800b9cc 	.word	0x0800b9cc
 80087d8:	2000031c 	.word	0x2000031c
 80087dc:	200002a4 	.word	0x200002a4
 80087e0:	0800b9d8 	.word	0x0800b9d8
 80087e4:	0800b9e4 	.word	0x0800b9e4

080087e8 <RadioTxPrbs>:

static void RadioTxPrbs( void )
{
 80087e8:	b580      	push	{r7, lr}
 80087ea:	af00      	add	r7, sp, #0
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_TX );
 80087ec:	4b09      	ldr	r3, [pc, #36]	@ (8008814 <RadioTxPrbs+0x2c>)
 80087ee:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 80087f2:	2101      	movs	r1, #1
 80087f4:	4618      	mov	r0, r3
 80087f6:	f001 fcfd 	bl	800a1f4 <SUBGRF_SetSwitch>
    Radio.Write( SUBGHZ_GPKTCTL1AR, 0x2d );  // sel mode prbs9 instead of preamble
 80087fa:	4b07      	ldr	r3, [pc, #28]	@ (8008818 <RadioTxPrbs+0x30>)
 80087fc:	212d      	movs	r1, #45	@ 0x2d
 80087fe:	f44f 60d7 	mov.w	r0, #1720	@ 0x6b8
 8008802:	4798      	blx	r3
    SUBGRF_SetTxInfinitePreamble( );
 8008804:	f000 ff27 	bl	8009656 <SUBGRF_SetTxInfinitePreamble>
    SUBGRF_SetTx( 0x0fffff );
 8008808:	4804      	ldr	r0, [pc, #16]	@ (800881c <RadioTxPrbs+0x34>)
 800880a:	f000 fe7d 	bl	8009508 <SUBGRF_SetTx>
}
 800880e:	bf00      	nop
 8008810:	bd80      	pop	{r7, pc}
 8008812:	bf00      	nop
 8008814:	200002a8 	.word	0x200002a8
 8008818:	080081ad 	.word	0x080081ad
 800881c:	000fffff 	.word	0x000fffff

08008820 <RadioTxCw>:

static void RadioTxCw( int8_t power )
{
 8008820:	b580      	push	{r7, lr}
 8008822:	b084      	sub	sp, #16
 8008824:	af00      	add	r7, sp, #0
 8008826:	4603      	mov	r3, r0
 8008828:	71fb      	strb	r3, [r7, #7]
    uint8_t paselect = SUBGRF_SetRfTxPower( power );
 800882a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800882e:	4618      	mov	r0, r3
 8008830:	f001 fd08 	bl	800a244 <SUBGRF_SetRfTxPower>
 8008834:	4603      	mov	r3, r0
 8008836:	73fb      	strb	r3, [r7, #15]
    /* WORKAROUND - Trimming the output voltage power_ldo to 3.3V */
    SUBGRF_WriteRegister(REG_DRV_CTRL, 0x7 << 1);
 8008838:	210e      	movs	r1, #14
 800883a:	f640 101f 	movw	r0, #2335	@ 0x91f
 800883e:	f001 fbcb 	bl	8009fd8 <SUBGRF_WriteRegister>
    SUBGRF_SetSwitch( paselect, RFSWITCH_TX );
 8008842:	7bfb      	ldrb	r3, [r7, #15]
 8008844:	2101      	movs	r1, #1
 8008846:	4618      	mov	r0, r3
 8008848:	f001 fcd4 	bl	800a1f4 <SUBGRF_SetSwitch>
    SUBGRF_SetTxContinuousWave( );
 800884c:	f000 fefa 	bl	8009644 <SUBGRF_SetTxContinuousWave>
}
 8008850:	bf00      	nop
 8008852:	3710      	adds	r7, #16
 8008854:	46bd      	mov	sp, r7
 8008856:	bd80      	pop	{r7, pc}

08008858 <payload_integration>:

#if (RADIO_SIGFOX_ENABLE == 1)
static void payload_integration( uint8_t *outBuffer, uint8_t *inBuffer, uint8_t size )
{
 8008858:	b480      	push	{r7}
 800885a:	b089      	sub	sp, #36	@ 0x24
 800885c:	af00      	add	r7, sp, #0
 800885e:	60f8      	str	r0, [r7, #12]
 8008860:	60b9      	str	r1, [r7, #8]
 8008862:	4613      	mov	r3, r2
 8008864:	71fb      	strb	r3, [r7, #7]
    uint8_t prevInt = 0;
 8008866:	2300      	movs	r3, #0
 8008868:	77fb      	strb	r3, [r7, #31]
    uint8_t currBit;
    uint8_t index_bit;
    uint8_t index_byte;
    uint8_t index_bit_out;
    uint8_t index_byte_out;
    int32_t i = 0;
 800886a:	2300      	movs	r3, #0
 800886c:	61bb      	str	r3, [r7, #24]

    for( i = 0; i < size; i++ )
 800886e:	2300      	movs	r3, #0
 8008870:	61bb      	str	r3, [r7, #24]
 8008872:	e011      	b.n	8008898 <payload_integration+0x40>
    {
        /* reverse all inputs */
        inBuffer[i] = ~inBuffer[i];
 8008874:	69bb      	ldr	r3, [r7, #24]
 8008876:	68ba      	ldr	r2, [r7, #8]
 8008878:	4413      	add	r3, r2
 800887a:	781a      	ldrb	r2, [r3, #0]
 800887c:	69bb      	ldr	r3, [r7, #24]
 800887e:	68b9      	ldr	r1, [r7, #8]
 8008880:	440b      	add	r3, r1
 8008882:	43d2      	mvns	r2, r2
 8008884:	b2d2      	uxtb	r2, r2
 8008886:	701a      	strb	r2, [r3, #0]
        /* init outBuffer */
        outBuffer[i] = 0;
 8008888:	69bb      	ldr	r3, [r7, #24]
 800888a:	68fa      	ldr	r2, [r7, #12]
 800888c:	4413      	add	r3, r2
 800888e:	2200      	movs	r2, #0
 8008890:	701a      	strb	r2, [r3, #0]
    for( i = 0; i < size; i++ )
 8008892:	69bb      	ldr	r3, [r7, #24]
 8008894:	3301      	adds	r3, #1
 8008896:	61bb      	str	r3, [r7, #24]
 8008898:	79fb      	ldrb	r3, [r7, #7]
 800889a:	69ba      	ldr	r2, [r7, #24]
 800889c:	429a      	cmp	r2, r3
 800889e:	dbe9      	blt.n	8008874 <payload_integration+0x1c>
    }

    for( i = 0; i < ( size * 8 ); i++ )
 80088a0:	2300      	movs	r3, #0
 80088a2:	61bb      	str	r3, [r7, #24]
 80088a4:	e049      	b.n	800893a <payload_integration+0xe2>
    {
        /* index to take bit in inBuffer */
        index_bit = 7 - ( i % 8 );
 80088a6:	69bb      	ldr	r3, [r7, #24]
 80088a8:	425a      	negs	r2, r3
 80088aa:	f003 0307 	and.w	r3, r3, #7
 80088ae:	f002 0207 	and.w	r2, r2, #7
 80088b2:	bf58      	it	pl
 80088b4:	4253      	negpl	r3, r2
 80088b6:	b2db      	uxtb	r3, r3
 80088b8:	f1c3 0307 	rsb	r3, r3, #7
 80088bc:	75fb      	strb	r3, [r7, #23]
        index_byte = i / 8;
 80088be:	69bb      	ldr	r3, [r7, #24]
 80088c0:	2b00      	cmp	r3, #0
 80088c2:	da00      	bge.n	80088c6 <payload_integration+0x6e>
 80088c4:	3307      	adds	r3, #7
 80088c6:	10db      	asrs	r3, r3, #3
 80088c8:	75bb      	strb	r3, [r7, #22]
        /* index to place bit in outBuffer is shifted 1 bit right */
        index_bit_out = 7 - ( ( i + 1 ) % 8 );
 80088ca:	69bb      	ldr	r3, [r7, #24]
 80088cc:	3301      	adds	r3, #1
 80088ce:	425a      	negs	r2, r3
 80088d0:	f003 0307 	and.w	r3, r3, #7
 80088d4:	f002 0207 	and.w	r2, r2, #7
 80088d8:	bf58      	it	pl
 80088da:	4253      	negpl	r3, r2
 80088dc:	b2db      	uxtb	r3, r3
 80088de:	f1c3 0307 	rsb	r3, r3, #7
 80088e2:	757b      	strb	r3, [r7, #21]
        index_byte_out = ( i + 1 ) / 8;
 80088e4:	69bb      	ldr	r3, [r7, #24]
 80088e6:	3301      	adds	r3, #1
 80088e8:	2b00      	cmp	r3, #0
 80088ea:	da00      	bge.n	80088ee <payload_integration+0x96>
 80088ec:	3307      	adds	r3, #7
 80088ee:	10db      	asrs	r3, r3, #3
 80088f0:	753b      	strb	r3, [r7, #20]
        /* extract current bit from input */
        currBit = ( inBuffer[index_byte] >> index_bit ) & 0x01;
 80088f2:	7dbb      	ldrb	r3, [r7, #22]
 80088f4:	68ba      	ldr	r2, [r7, #8]
 80088f6:	4413      	add	r3, r2
 80088f8:	781b      	ldrb	r3, [r3, #0]
 80088fa:	461a      	mov	r2, r3
 80088fc:	7dfb      	ldrb	r3, [r7, #23]
 80088fe:	fa42 f303 	asr.w	r3, r2, r3
 8008902:	b2db      	uxtb	r3, r3
 8008904:	f003 0301 	and.w	r3, r3, #1
 8008908:	74fb      	strb	r3, [r7, #19]
        /* integration */
        prevInt ^= currBit;
 800890a:	7ffa      	ldrb	r2, [r7, #31]
 800890c:	7cfb      	ldrb	r3, [r7, #19]
 800890e:	4053      	eors	r3, r2
 8008910:	77fb      	strb	r3, [r7, #31]
        /* write result integration in output */
        outBuffer[index_byte_out] |= ( prevInt << index_bit_out );
 8008912:	7d3b      	ldrb	r3, [r7, #20]
 8008914:	68fa      	ldr	r2, [r7, #12]
 8008916:	4413      	add	r3, r2
 8008918:	781b      	ldrb	r3, [r3, #0]
 800891a:	b25a      	sxtb	r2, r3
 800891c:	7ff9      	ldrb	r1, [r7, #31]
 800891e:	7d7b      	ldrb	r3, [r7, #21]
 8008920:	fa01 f303 	lsl.w	r3, r1, r3
 8008924:	b25b      	sxtb	r3, r3
 8008926:	4313      	orrs	r3, r2
 8008928:	b259      	sxtb	r1, r3
 800892a:	7d3b      	ldrb	r3, [r7, #20]
 800892c:	68fa      	ldr	r2, [r7, #12]
 800892e:	4413      	add	r3, r2
 8008930:	b2ca      	uxtb	r2, r1
 8008932:	701a      	strb	r2, [r3, #0]
    for( i = 0; i < ( size * 8 ); i++ )
 8008934:	69bb      	ldr	r3, [r7, #24]
 8008936:	3301      	adds	r3, #1
 8008938:	61bb      	str	r3, [r7, #24]
 800893a:	79fb      	ldrb	r3, [r7, #7]
 800893c:	00db      	lsls	r3, r3, #3
 800893e:	69ba      	ldr	r2, [r7, #24]
 8008940:	429a      	cmp	r2, r3
 8008942:	dbb0      	blt.n	80088a6 <payload_integration+0x4e>
    }

    outBuffer[size] = ( prevInt << 7 ) | ( prevInt << 6 ) | ( ( ( !prevInt ) & 0x01 ) << 5 ) ;
 8008944:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8008948:	01db      	lsls	r3, r3, #7
 800894a:	b25a      	sxtb	r2, r3
 800894c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8008950:	019b      	lsls	r3, r3, #6
 8008952:	b25b      	sxtb	r3, r3
 8008954:	4313      	orrs	r3, r2
 8008956:	b25b      	sxtb	r3, r3
 8008958:	7ffa      	ldrb	r2, [r7, #31]
 800895a:	2a00      	cmp	r2, #0
 800895c:	d101      	bne.n	8008962 <payload_integration+0x10a>
 800895e:	2220      	movs	r2, #32
 8008960:	e000      	b.n	8008964 <payload_integration+0x10c>
 8008962:	2200      	movs	r2, #0
 8008964:	4313      	orrs	r3, r2
 8008966:	b259      	sxtb	r1, r3
 8008968:	79fb      	ldrb	r3, [r7, #7]
 800896a:	68fa      	ldr	r2, [r7, #12]
 800896c:	4413      	add	r3, r2
 800896e:	b2ca      	uxtb	r2, r1
 8008970:	701a      	strb	r2, [r3, #0]
}
 8008972:	bf00      	nop
 8008974:	3724      	adds	r7, #36	@ 0x24
 8008976:	46bd      	mov	sp, r7
 8008978:	bc80      	pop	{r7}
 800897a:	4770      	bx	lr

0800897c <RadioSetRxGenericConfig>:
#endif /*RADIO_SIGFOX_ENABLE == 1*/

static int32_t RadioSetRxGenericConfig( GenericModems_t modem, RxConfigGeneric_t *config, uint32_t rxContinuous,
                                        uint32_t symbTimeout )
{
 800897c:	b580      	push	{r7, lr}
 800897e:	b08c      	sub	sp, #48	@ 0x30
 8008980:	af00      	add	r7, sp, #0
 8008982:	60b9      	str	r1, [r7, #8]
 8008984:	607a      	str	r2, [r7, #4]
 8008986:	603b      	str	r3, [r7, #0]
 8008988:	4603      	mov	r3, r0
 800898a:	73fb      	strb	r3, [r7, #15]
#if (RADIO_GENERIC_CONFIG_ENABLE == 1)
    int32_t status = 0;
 800898c:	2300      	movs	r3, #0
 800898e:	62bb      	str	r3, [r7, #40]	@ 0x28
    uint8_t syncword[8] = {0};
 8008990:	f107 0320 	add.w	r3, r7, #32
 8008994:	2200      	movs	r2, #0
 8008996:	601a      	str	r2, [r3, #0]
 8008998:	605a      	str	r2, [r3, #4]
    uint8_t MaxPayloadLength;

    RFW_DeInit( ); /* switch Off FwPacketDecoding by default */
 800899a:	f001 fe1e 	bl	800a5da <RFW_DeInit>

    if( rxContinuous != 0 )
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	2b00      	cmp	r3, #0
 80089a2:	d001      	beq.n	80089a8 <RadioSetRxGenericConfig+0x2c>
    {
        symbTimeout = 0;
 80089a4:	2300      	movs	r3, #0
 80089a6:	603b      	str	r3, [r7, #0]
    }
    SubgRf.RxContinuous = ( rxContinuous == 0 ) ? false : true;
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	2b00      	cmp	r3, #0
 80089ac:	bf14      	ite	ne
 80089ae:	2301      	movne	r3, #1
 80089b0:	2300      	moveq	r3, #0
 80089b2:	b2da      	uxtb	r2, r3
 80089b4:	4ba3      	ldr	r3, [pc, #652]	@ (8008c44 <RadioSetRxGenericConfig+0x2c8>)
 80089b6:	705a      	strb	r2, [r3, #1]

    switch( modem )
 80089b8:	7bfb      	ldrb	r3, [r7, #15]
 80089ba:	2b00      	cmp	r3, #0
 80089bc:	d003      	beq.n	80089c6 <RadioSetRxGenericConfig+0x4a>
 80089be:	2b01      	cmp	r3, #1
 80089c0:	f000 80dc 	beq.w	8008b7c <RadioSetRxGenericConfig+0x200>

        // Timeout Max, Timeout handled directly in SetRx function
        SubgRf.RxTimeout = 0xFFFF;
        break;
    default:
        break;
 80089c4:	e195      	b.n	8008cf2 <RadioSetRxGenericConfig+0x376>
        if( ( config->fsk.BitRate == 0 ) || ( config->fsk.PreambleLen == 0 ) )
 80089c6:	68bb      	ldr	r3, [r7, #8]
 80089c8:	689b      	ldr	r3, [r3, #8]
 80089ca:	2b00      	cmp	r3, #0
 80089cc:	d003      	beq.n	80089d6 <RadioSetRxGenericConfig+0x5a>
 80089ce:	68bb      	ldr	r3, [r7, #8]
 80089d0:	68db      	ldr	r3, [r3, #12]
 80089d2:	2b00      	cmp	r3, #0
 80089d4:	d102      	bne.n	80089dc <RadioSetRxGenericConfig+0x60>
            return -1;
 80089d6:	f04f 33ff 	mov.w	r3, #4294967295
 80089da:	e18b      	b.n	8008cf4 <RadioSetRxGenericConfig+0x378>
        if( config->fsk.SyncWordLength > 8 )
 80089dc:	68bb      	ldr	r3, [r7, #8]
 80089de:	7f9b      	ldrb	r3, [r3, #30]
 80089e0:	2b08      	cmp	r3, #8
 80089e2:	d902      	bls.n	80089ea <RadioSetRxGenericConfig+0x6e>
            return -1;
 80089e4:	f04f 33ff 	mov.w	r3, #4294967295
 80089e8:	e184      	b.n	8008cf4 <RadioSetRxGenericConfig+0x378>
            RADIO_MEMCPY8( syncword, config->fsk.SyncWord, config->fsk.SyncWordLength );
 80089ea:	68bb      	ldr	r3, [r7, #8]
 80089ec:	6919      	ldr	r1, [r3, #16]
 80089ee:	68bb      	ldr	r3, [r7, #8]
 80089f0:	7f9b      	ldrb	r3, [r3, #30]
 80089f2:	461a      	mov	r2, r3
 80089f4:	f107 0320 	add.w	r3, r7, #32
 80089f8:	4618      	mov	r0, r3
 80089fa:	f001 ff3b 	bl	800a874 <UTIL_MEM_cpy_8>
        SUBGRF_SetStopRxTimerOnPreambleDetect( ( config->fsk.StopTimerOnPreambleDetect == 0 ) ? false : true );
 80089fe:	68bb      	ldr	r3, [r7, #8]
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	2b00      	cmp	r3, #0
 8008a04:	bf14      	ite	ne
 8008a06:	2301      	movne	r3, #1
 8008a08:	2300      	moveq	r3, #0
 8008a0a:	b2db      	uxtb	r3, r3
 8008a0c:	4618      	mov	r0, r3
 8008a0e:	f000 fe2b 	bl	8009668 <SUBGRF_SetStopRxTimerOnPreambleDetect>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8008a12:	4b8c      	ldr	r3, [pc, #560]	@ (8008c44 <RadioSetRxGenericConfig+0x2c8>)
 8008a14:	2200      	movs	r2, #0
 8008a16:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        SubgRf.ModulationParams.Params.Gfsk.BitRate = config->fsk.BitRate;
 8008a1a:	68bb      	ldr	r3, [r7, #8]
 8008a1c:	689b      	ldr	r3, [r3, #8]
 8008a1e:	4a89      	ldr	r2, [pc, #548]	@ (8008c44 <RadioSetRxGenericConfig+0x2c8>)
 8008a20:	63d3      	str	r3, [r2, #60]	@ 0x3c
        SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->fsk.ModulationShaping;
 8008a22:	68bb      	ldr	r3, [r7, #8]
 8008a24:	f893 2020 	ldrb.w	r2, [r3, #32]
 8008a28:	4b86      	ldr	r3, [pc, #536]	@ (8008c44 <RadioSetRxGenericConfig+0x2c8>)
 8008a2a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
        SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( config->fsk.Bandwidth );
 8008a2e:	68bb      	ldr	r3, [r7, #8]
 8008a30:	685b      	ldr	r3, [r3, #4]
 8008a32:	4618      	mov	r0, r3
 8008a34:	f001 fd04 	bl	800a440 <SUBGRF_GetFskBandwidthRegValue>
 8008a38:	4603      	mov	r3, r0
 8008a3a:	461a      	mov	r2, r3
 8008a3c:	4b81      	ldr	r3, [pc, #516]	@ (8008c44 <RadioSetRxGenericConfig+0x2c8>)
 8008a3e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
        SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8008a42:	4b80      	ldr	r3, [pc, #512]	@ (8008c44 <RadioSetRxGenericConfig+0x2c8>)
 8008a44:	2200      	movs	r2, #0
 8008a46:	739a      	strb	r2, [r3, #14]
        SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->fsk.PreambleLen ) << 3 ; // convert byte into bit
 8008a48:	68bb      	ldr	r3, [r7, #8]
 8008a4a:	68db      	ldr	r3, [r3, #12]
 8008a4c:	b29b      	uxth	r3, r3
 8008a4e:	00db      	lsls	r3, r3, #3
 8008a50:	b29a      	uxth	r2, r3
 8008a52:	4b7c      	ldr	r3, [pc, #496]	@ (8008c44 <RadioSetRxGenericConfig+0x2c8>)
 8008a54:	821a      	strh	r2, [r3, #16]
        SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = ( RadioPreambleDetection_t ) config->fsk.PreambleMinDetect;
 8008a56:	68bb      	ldr	r3, [r7, #8]
 8008a58:	7fda      	ldrb	r2, [r3, #31]
 8008a5a:	4b7a      	ldr	r3, [pc, #488]	@ (8008c44 <RadioSetRxGenericConfig+0x2c8>)
 8008a5c:	749a      	strb	r2, [r3, #18]
        SubgRf.PacketParams.Params.Gfsk.SyncWordLength = ( config->fsk.SyncWordLength ) << 3; // convert byte into bit
 8008a5e:	68bb      	ldr	r3, [r7, #8]
 8008a60:	7f9b      	ldrb	r3, [r3, #30]
 8008a62:	00db      	lsls	r3, r3, #3
 8008a64:	b2da      	uxtb	r2, r3
 8008a66:	4b77      	ldr	r3, [pc, #476]	@ (8008c44 <RadioSetRxGenericConfig+0x2c8>)
 8008a68:	74da      	strb	r2, [r3, #19]
        SubgRf.PacketParams.Params.Gfsk.AddrComp = ( RadioAddressComp_t ) config->fsk.AddrComp;
 8008a6a:	68bb      	ldr	r3, [r7, #8]
 8008a6c:	f893 2021 	ldrb.w	r2, [r3, #33]	@ 0x21
 8008a70:	4b74      	ldr	r3, [pc, #464]	@ (8008c44 <RadioSetRxGenericConfig+0x2c8>)
 8008a72:	751a      	strb	r2, [r3, #20]
        if( config->fsk.LengthMode == RADIO_FSK_PACKET_FIXED_LENGTH )
 8008a74:	68bb      	ldr	r3, [r7, #8]
 8008a76:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8008a7a:	2b00      	cmp	r3, #0
 8008a7c:	d105      	bne.n	8008a8a <RadioSetRxGenericConfig+0x10e>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = config->fsk.MaxPayloadLength;
 8008a7e:	68bb      	ldr	r3, [r7, #8]
 8008a80:	695b      	ldr	r3, [r3, #20]
 8008a82:	b2da      	uxtb	r2, r3
 8008a84:	4b6f      	ldr	r3, [pc, #444]	@ (8008c44 <RadioSetRxGenericConfig+0x2c8>)
 8008a86:	759a      	strb	r2, [r3, #22]
 8008a88:	e00b      	b.n	8008aa2 <RadioSetRxGenericConfig+0x126>
        else if( config->fsk.LengthMode == RADIO_FSK_PACKET_2BYTES_LENGTH )
 8008a8a:	68bb      	ldr	r3, [r7, #8]
 8008a8c:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8008a90:	2b02      	cmp	r3, #2
 8008a92:	d103      	bne.n	8008a9c <RadioSetRxGenericConfig+0x120>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = 0xFF;
 8008a94:	4b6b      	ldr	r3, [pc, #428]	@ (8008c44 <RadioSetRxGenericConfig+0x2c8>)
 8008a96:	22ff      	movs	r2, #255	@ 0xff
 8008a98:	759a      	strb	r2, [r3, #22]
 8008a9a:	e002      	b.n	8008aa2 <RadioSetRxGenericConfig+0x126>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = 0xFF;
 8008a9c:	4b69      	ldr	r3, [pc, #420]	@ (8008c44 <RadioSetRxGenericConfig+0x2c8>)
 8008a9e:	22ff      	movs	r2, #255	@ 0xff
 8008aa0:	759a      	strb	r2, [r3, #22]
        if( ( config->fsk.Whitening == RADIO_FSK_DC_IBM_WHITENING )
 8008aa2:	68bb      	ldr	r3, [r7, #8]
 8008aa4:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8008aa8:	2b02      	cmp	r3, #2
 8008aaa:	d004      	beq.n	8008ab6 <RadioSetRxGenericConfig+0x13a>
            || ( config->fsk.LengthMode == RADIO_FSK_PACKET_2BYTES_LENGTH ) )
 8008aac:	68bb      	ldr	r3, [r7, #8]
 8008aae:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8008ab2:	2b02      	cmp	r3, #2
 8008ab4:	d12d      	bne.n	8008b12 <RadioSetRxGenericConfig+0x196>
            if( ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_IBM ) && ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_CCIT )
 8008ab6:	68bb      	ldr	r3, [r7, #8]
 8008ab8:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 8008abc:	2bf1      	cmp	r3, #241	@ 0xf1
 8008abe:	d00c      	beq.n	8008ada <RadioSetRxGenericConfig+0x15e>
 8008ac0:	68bb      	ldr	r3, [r7, #8]
 8008ac2:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 8008ac6:	2bf2      	cmp	r3, #242	@ 0xf2
 8008ac8:	d007      	beq.n	8008ada <RadioSetRxGenericConfig+0x15e>
                && ( config->fsk.CrcLength != RADIO_FSK_CRC_OFF ) )
 8008aca:	68bb      	ldr	r3, [r7, #8]
 8008acc:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 8008ad0:	2b01      	cmp	r3, #1
 8008ad2:	d002      	beq.n	8008ada <RadioSetRxGenericConfig+0x15e>
                return -1;
 8008ad4:	f04f 33ff 	mov.w	r3, #4294967295
 8008ad8:	e10c      	b.n	8008cf4 <RadioSetRxGenericConfig+0x378>
            ConfigGeneric.rtx = CONFIG_RX;
 8008ada:	2300      	movs	r3, #0
 8008adc:	773b      	strb	r3, [r7, #28]
            ConfigGeneric.RxConfig = config;
 8008ade:	68bb      	ldr	r3, [r7, #8]
 8008ae0:	61bb      	str	r3, [r7, #24]
            if( 0UL != RFW_Init( &ConfigGeneric, RadioEvents, &RxTimeoutTimer ) )
 8008ae2:	4b59      	ldr	r3, [pc, #356]	@ (8008c48 <RadioSetRxGenericConfig+0x2cc>)
 8008ae4:	6819      	ldr	r1, [r3, #0]
 8008ae6:	f107 0314 	add.w	r3, r7, #20
 8008aea:	4a58      	ldr	r2, [pc, #352]	@ (8008c4c <RadioSetRxGenericConfig+0x2d0>)
 8008aec:	4618      	mov	r0, r3
 8008aee:	f001 fd67 	bl	800a5c0 <RFW_Init>
 8008af2:	4603      	mov	r3, r0
 8008af4:	2b00      	cmp	r3, #0
 8008af6:	d002      	beq.n	8008afe <RadioSetRxGenericConfig+0x182>
                return -1;
 8008af8:	f04f 33ff 	mov.w	r3, #4294967295
 8008afc:	e0fa      	b.n	8008cf4 <RadioSetRxGenericConfig+0x378>
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) RADIO_FSK_DC_FREE_OFF;
 8008afe:	4b51      	ldr	r3, [pc, #324]	@ (8008c44 <RadioSetRxGenericConfig+0x2c8>)
 8008b00:	2200      	movs	r2, #0
 8008b02:	761a      	strb	r2, [r3, #24]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) RADIO_CRC_OFF;
 8008b04:	4b4f      	ldr	r3, [pc, #316]	@ (8008c44 <RadioSetRxGenericConfig+0x2c8>)
 8008b06:	2201      	movs	r2, #1
 8008b08:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) RADIO_PACKET_FIXED_LENGTH;
 8008b0a:	4b4e      	ldr	r3, [pc, #312]	@ (8008c44 <RadioSetRxGenericConfig+0x2c8>)
 8008b0c:	2200      	movs	r2, #0
 8008b0e:	755a      	strb	r2, [r3, #21]
        {
 8008b10:	e00e      	b.n	8008b30 <RadioSetRxGenericConfig+0x1b4>
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) config->fsk.CrcLength;
 8008b12:	68bb      	ldr	r3, [r7, #8]
 8008b14:	f893 2023 	ldrb.w	r2, [r3, #35]	@ 0x23
 8008b18:	4b4a      	ldr	r3, [pc, #296]	@ (8008c44 <RadioSetRxGenericConfig+0x2c8>)
 8008b1a:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) config->fsk.Whitening;
 8008b1c:	68bb      	ldr	r3, [r7, #8]
 8008b1e:	f893 2024 	ldrb.w	r2, [r3, #36]	@ 0x24
 8008b22:	4b48      	ldr	r3, [pc, #288]	@ (8008c44 <RadioSetRxGenericConfig+0x2c8>)
 8008b24:	761a      	strb	r2, [r3, #24]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) config->fsk.LengthMode;
 8008b26:	68bb      	ldr	r3, [r7, #8]
 8008b28:	f893 2022 	ldrb.w	r2, [r3, #34]	@ 0x22
 8008b2c:	4b45      	ldr	r3, [pc, #276]	@ (8008c44 <RadioSetRxGenericConfig+0x2c8>)
 8008b2e:	755a      	strb	r2, [r3, #21]
        RadioStandby( );
 8008b30:	f7ff fa3b 	bl	8007faa <RadioStandby>
        RadioSetModem( MODEM_FSK );
 8008b34:	2000      	movs	r0, #0
 8008b36:	f7fe fbcf 	bl	80072d8 <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8008b3a:	4845      	ldr	r0, [pc, #276]	@ (8008c50 <RadioSetRxGenericConfig+0x2d4>)
 8008b3c:	f001 f838 	bl	8009bb0 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8008b40:	4844      	ldr	r0, [pc, #272]	@ (8008c54 <RadioSetRxGenericConfig+0x2d8>)
 8008b42:	f001 f903 	bl	8009d4c <SUBGRF_SetPacketParams>
        SUBGRF_SetSyncWord( syncword );
 8008b46:	f107 0320 	add.w	r3, r7, #32
 8008b4a:	4618      	mov	r0, r3
 8008b4c:	f000 fbc3 	bl	80092d6 <SUBGRF_SetSyncWord>
        SUBGRF_SetWhiteningSeed( config->fsk.whiteSeed );
 8008b50:	68bb      	ldr	r3, [r7, #8]
 8008b52:	8b9b      	ldrh	r3, [r3, #28]
 8008b54:	4618      	mov	r0, r3
 8008b56:	f000 fc0d 	bl	8009374 <SUBGRF_SetWhiteningSeed>
        SUBGRF_SetCrcPolynomial( config->fsk.CrcPolynomial );
 8008b5a:	68bb      	ldr	r3, [r7, #8]
 8008b5c:	8b1b      	ldrh	r3, [r3, #24]
 8008b5e:	4618      	mov	r0, r3
 8008b60:	f000 fbe8 	bl	8009334 <SUBGRF_SetCrcPolynomial>
        SubgRf.RxTimeout = ( uint32_t )( ( symbTimeout * 1000 * 8 ) / config->fsk.BitRate );
 8008b64:	683b      	ldr	r3, [r7, #0]
 8008b66:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 8008b6a:	fb03 f202 	mul.w	r2, r3, r2
 8008b6e:	68bb      	ldr	r3, [r7, #8]
 8008b70:	689b      	ldr	r3, [r3, #8]
 8008b72:	fbb2 f3f3 	udiv	r3, r2, r3
 8008b76:	4a33      	ldr	r2, [pc, #204]	@ (8008c44 <RadioSetRxGenericConfig+0x2c8>)
 8008b78:	6093      	str	r3, [r2, #8]
        break;
 8008b7a:	e0ba      	b.n	8008cf2 <RadioSetRxGenericConfig+0x376>
        if( config->lora.PreambleLen == 0 )
 8008b7c:	68bb      	ldr	r3, [r7, #8]
 8008b7e:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 8008b80:	2b00      	cmp	r3, #0
 8008b82:	d102      	bne.n	8008b8a <RadioSetRxGenericConfig+0x20e>
            return -1;
 8008b84:	f04f 33ff 	mov.w	r3, #4294967295
 8008b88:	e0b4      	b.n	8008cf4 <RadioSetRxGenericConfig+0x378>
        if( config->lora.LengthMode == RADIO_LORA_PACKET_FIXED_LENGTH )
 8008b8a:	68bb      	ldr	r3, [r7, #8]
 8008b8c:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8008b90:	2b01      	cmp	r3, #1
 8008b92:	d105      	bne.n	8008ba0 <RadioSetRxGenericConfig+0x224>
            MaxPayloadLength = config->lora.MaxPayloadLength;
 8008b94:	68bb      	ldr	r3, [r7, #8]
 8008b96:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 8008b9a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8008b9e:	e002      	b.n	8008ba6 <RadioSetRxGenericConfig+0x22a>
            MaxPayloadLength = 0xFF;
 8008ba0:	23ff      	movs	r3, #255	@ 0xff
 8008ba2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        SUBGRF_SetStopRxTimerOnPreambleDetect( ( config->lora.StopTimerOnPreambleDetect == 0 ) ? false : true );
 8008ba6:	68bb      	ldr	r3, [r7, #8]
 8008ba8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008baa:	2b00      	cmp	r3, #0
 8008bac:	bf14      	ite	ne
 8008bae:	2301      	movne	r3, #1
 8008bb0:	2300      	moveq	r3, #0
 8008bb2:	b2db      	uxtb	r3, r3
 8008bb4:	4618      	mov	r0, r3
 8008bb6:	f000 fd57 	bl	8009668 <SUBGRF_SetStopRxTimerOnPreambleDetect>
        SUBGRF_SetLoRaSymbNumTimeout( symbTimeout );
 8008bba:	683b      	ldr	r3, [r7, #0]
 8008bbc:	b2db      	uxtb	r3, r3
 8008bbe:	4618      	mov	r0, r3
 8008bc0:	f000 fd61 	bl	8009686 <SUBGRF_SetLoRaSymbNumTimeout>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 8008bc4:	4b1f      	ldr	r3, [pc, #124]	@ (8008c44 <RadioSetRxGenericConfig+0x2c8>)
 8008bc6:	2201      	movs	r2, #1
 8008bc8:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) config->lora.SpreadingFactor;
 8008bcc:	68bb      	ldr	r3, [r7, #8]
 8008bce:	f893 202c 	ldrb.w	r2, [r3, #44]	@ 0x2c
 8008bd2:	4b1c      	ldr	r3, [pc, #112]	@ (8008c44 <RadioSetRxGenericConfig+0x2c8>)
 8008bd4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        SubgRf.ModulationParams.Params.LoRa.Bandwidth = ( RadioLoRaBandwidths_t ) config->lora.Bandwidth;
 8008bd8:	68bb      	ldr	r3, [r7, #8]
 8008bda:	f893 202d 	ldrb.w	r2, [r3, #45]	@ 0x2d
 8008bde:	4b19      	ldr	r3, [pc, #100]	@ (8008c44 <RadioSetRxGenericConfig+0x2c8>)
 8008be0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t ) config->lora.Coderate;
 8008be4:	68bb      	ldr	r3, [r7, #8]
 8008be6:	f893 202e 	ldrb.w	r2, [r3, #46]	@ 0x2e
 8008bea:	4b16      	ldr	r3, [pc, #88]	@ (8008c44 <RadioSetRxGenericConfig+0x2c8>)
 8008bec:	f883 2052 	strb.w	r2, [r3, #82]	@ 0x52
        switch( config->lora.LowDatarateOptimize )
 8008bf0:	68bb      	ldr	r3, [r7, #8]
 8008bf2:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8008bf6:	2b02      	cmp	r3, #2
 8008bf8:	d010      	beq.n	8008c1c <RadioSetRxGenericConfig+0x2a0>
 8008bfa:	2b02      	cmp	r3, #2
 8008bfc:	dc2c      	bgt.n	8008c58 <RadioSetRxGenericConfig+0x2dc>
 8008bfe:	2b00      	cmp	r3, #0
 8008c00:	d002      	beq.n	8008c08 <RadioSetRxGenericConfig+0x28c>
 8008c02:	2b01      	cmp	r3, #1
 8008c04:	d005      	beq.n	8008c12 <RadioSetRxGenericConfig+0x296>
            break;
 8008c06:	e027      	b.n	8008c58 <RadioSetRxGenericConfig+0x2dc>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 8008c08:	4b0e      	ldr	r3, [pc, #56]	@ (8008c44 <RadioSetRxGenericConfig+0x2c8>)
 8008c0a:	2200      	movs	r2, #0
 8008c0c:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 8008c10:	e023      	b.n	8008c5a <RadioSetRxGenericConfig+0x2de>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 8008c12:	4b0c      	ldr	r3, [pc, #48]	@ (8008c44 <RadioSetRxGenericConfig+0x2c8>)
 8008c14:	2201      	movs	r2, #1
 8008c16:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 8008c1a:	e01e      	b.n	8008c5a <RadioSetRxGenericConfig+0x2de>
            if( ( config->lora.SpreadingFactor == RADIO_LORA_SF11 ) || ( config->lora.SpreadingFactor == RADIO_LORA_SF12 ) )
 8008c1c:	68bb      	ldr	r3, [r7, #8]
 8008c1e:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8008c22:	2b0b      	cmp	r3, #11
 8008c24:	d004      	beq.n	8008c30 <RadioSetRxGenericConfig+0x2b4>
 8008c26:	68bb      	ldr	r3, [r7, #8]
 8008c28:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8008c2c:	2b0c      	cmp	r3, #12
 8008c2e:	d104      	bne.n	8008c3a <RadioSetRxGenericConfig+0x2be>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 8008c30:	4b04      	ldr	r3, [pc, #16]	@ (8008c44 <RadioSetRxGenericConfig+0x2c8>)
 8008c32:	2201      	movs	r2, #1
 8008c34:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 8008c38:	e00f      	b.n	8008c5a <RadioSetRxGenericConfig+0x2de>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 8008c3a:	4b02      	ldr	r3, [pc, #8]	@ (8008c44 <RadioSetRxGenericConfig+0x2c8>)
 8008c3c:	2200      	movs	r2, #0
 8008c3e:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 8008c42:	e00a      	b.n	8008c5a <RadioSetRxGenericConfig+0x2de>
 8008c44:	200002a8 	.word	0x200002a8
 8008c48:	200002a4 	.word	0x200002a4
 8008c4c:	2000031c 	.word	0x2000031c
 8008c50:	200002e0 	.word	0x200002e0
 8008c54:	200002b6 	.word	0x200002b6
            break;
 8008c58:	bf00      	nop
        SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 8008c5a:	4b28      	ldr	r3, [pc, #160]	@ (8008cfc <RadioSetRxGenericConfig+0x380>)
 8008c5c:	2201      	movs	r2, #1
 8008c5e:	739a      	strb	r2, [r3, #14]
        SubgRf.PacketParams.Params.LoRa.PreambleLength = config->lora.PreambleLen;
 8008c60:	68bb      	ldr	r3, [r7, #8]
 8008c62:	8e1a      	ldrh	r2, [r3, #48]	@ 0x30
 8008c64:	4b25      	ldr	r3, [pc, #148]	@ (8008cfc <RadioSetRxGenericConfig+0x380>)
 8008c66:	839a      	strh	r2, [r3, #28]
        SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t ) config->lora.LengthMode;
 8008c68:	68bb      	ldr	r3, [r7, #8]
 8008c6a:	f893 2032 	ldrb.w	r2, [r3, #50]	@ 0x32
 8008c6e:	4b23      	ldr	r3, [pc, #140]	@ (8008cfc <RadioSetRxGenericConfig+0x380>)
 8008c70:	779a      	strb	r2, [r3, #30]
        SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 8008c72:	4a22      	ldr	r2, [pc, #136]	@ (8008cfc <RadioSetRxGenericConfig+0x380>)
 8008c74:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8008c78:	77d3      	strb	r3, [r2, #31]
        SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t ) config->lora.CrcMode;
 8008c7a:	68bb      	ldr	r3, [r7, #8]
 8008c7c:	f893 2034 	ldrb.w	r2, [r3, #52]	@ 0x34
 8008c80:	4b1e      	ldr	r3, [pc, #120]	@ (8008cfc <RadioSetRxGenericConfig+0x380>)
 8008c82:	f883 2020 	strb.w	r2, [r3, #32]
        SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t ) config->lora.IqInverted;
 8008c86:	68bb      	ldr	r3, [r7, #8]
 8008c88:	f893 2035 	ldrb.w	r2, [r3, #53]	@ 0x35
 8008c8c:	4b1b      	ldr	r3, [pc, #108]	@ (8008cfc <RadioSetRxGenericConfig+0x380>)
 8008c8e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
        RadioStandby( );
 8008c92:	f7ff f98a 	bl	8007faa <RadioStandby>
        RadioSetModem( MODEM_LORA );
 8008c96:	2001      	movs	r0, #1
 8008c98:	f7fe fb1e 	bl	80072d8 <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8008c9c:	4818      	ldr	r0, [pc, #96]	@ (8008d00 <RadioSetRxGenericConfig+0x384>)
 8008c9e:	f000 ff87 	bl	8009bb0 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8008ca2:	4818      	ldr	r0, [pc, #96]	@ (8008d04 <RadioSetRxGenericConfig+0x388>)
 8008ca4:	f001 f852 	bl	8009d4c <SUBGRF_SetPacketParams>
        if( SubgRf.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 8008ca8:	4b14      	ldr	r3, [pc, #80]	@ (8008cfc <RadioSetRxGenericConfig+0x380>)
 8008caa:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8008cae:	2b01      	cmp	r3, #1
 8008cb0:	d10d      	bne.n	8008cce <RadioSetRxGenericConfig+0x352>
            SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) & ~( 1 << 2 ) );
 8008cb2:	f240 7036 	movw	r0, #1846	@ 0x736
 8008cb6:	f001 f9b1 	bl	800a01c <SUBGRF_ReadRegister>
 8008cba:	4603      	mov	r3, r0
 8008cbc:	f023 0304 	bic.w	r3, r3, #4
 8008cc0:	b2db      	uxtb	r3, r3
 8008cc2:	4619      	mov	r1, r3
 8008cc4:	f240 7036 	movw	r0, #1846	@ 0x736
 8008cc8:	f001 f986 	bl	8009fd8 <SUBGRF_WriteRegister>
 8008ccc:	e00c      	b.n	8008ce8 <RadioSetRxGenericConfig+0x36c>
            SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) | ( 1 << 2 ) );
 8008cce:	f240 7036 	movw	r0, #1846	@ 0x736
 8008cd2:	f001 f9a3 	bl	800a01c <SUBGRF_ReadRegister>
 8008cd6:	4603      	mov	r3, r0
 8008cd8:	f043 0304 	orr.w	r3, r3, #4
 8008cdc:	b2db      	uxtb	r3, r3
 8008cde:	4619      	mov	r1, r3
 8008ce0:	f240 7036 	movw	r0, #1846	@ 0x736
 8008ce4:	f001 f978 	bl	8009fd8 <SUBGRF_WriteRegister>
        SubgRf.RxTimeout = 0xFFFF;
 8008ce8:	4b04      	ldr	r3, [pc, #16]	@ (8008cfc <RadioSetRxGenericConfig+0x380>)
 8008cea:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8008cee:	609a      	str	r2, [r3, #8]
        break;
 8008cf0:	bf00      	nop
    }
    return status;
 8008cf2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
#else /* RADIO_GENERIC_CONFIG_ENABLE == 1*/
    return -1;
#endif /* RADIO_GENERIC_CONFIG_ENABLE == 0*/
}
 8008cf4:	4618      	mov	r0, r3
 8008cf6:	3730      	adds	r7, #48	@ 0x30
 8008cf8:	46bd      	mov	sp, r7
 8008cfa:	bd80      	pop	{r7, pc}
 8008cfc:	200002a8 	.word	0x200002a8
 8008d00:	200002e0 	.word	0x200002e0
 8008d04:	200002b6 	.word	0x200002b6

08008d08 <RadioSetTxGenericConfig>:

static int32_t RadioSetTxGenericConfig( GenericModems_t modem, TxConfigGeneric_t *config, int8_t power,
                                        uint32_t timeout )
{
 8008d08:	b580      	push	{r7, lr}
 8008d0a:	b08e      	sub	sp, #56	@ 0x38
 8008d0c:	af00      	add	r7, sp, #0
 8008d0e:	60b9      	str	r1, [r7, #8]
 8008d10:	607b      	str	r3, [r7, #4]
 8008d12:	4603      	mov	r3, r0
 8008d14:	73fb      	strb	r3, [r7, #15]
 8008d16:	4613      	mov	r3, r2
 8008d18:	73bb      	strb	r3, [r7, #14]
#if( RADIO_LR_FHSS_IS_ON == 1 )
    /*disable LrFhss*/
    SubgRf.lr_fhss.is_lr_fhss_on = false;
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
#if (RADIO_GENERIC_CONFIG_ENABLE == 1)
    uint8_t syncword[8] = {0};
 8008d1a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8008d1e:	2200      	movs	r2, #0
 8008d20:	601a      	str	r2, [r3, #0]
 8008d22:	605a      	str	r2, [r3, #4]
    RadioModems_t radio_modem;
    RFW_DeInit( ); /* switch Off FwPacketDecoding by default */
 8008d24:	f001 fc59 	bl	800a5da <RFW_DeInit>
    switch( modem )
 8008d28:	7bfb      	ldrb	r3, [r7, #15]
 8008d2a:	2b03      	cmp	r3, #3
 8008d2c:	f200 8205 	bhi.w	800913a <RadioSetTxGenericConfig+0x432>
 8008d30:	a201      	add	r2, pc, #4	@ (adr r2, 8008d38 <RadioSetTxGenericConfig+0x30>)
 8008d32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d36:	bf00      	nop
 8008d38:	08008ebd 	.word	0x08008ebd
 8008d3c:	08009005 	.word	0x08009005
 8008d40:	080090fd 	.word	0x080090fd
 8008d44:	08008d49 	.word	0x08008d49
    {
    case GENERIC_MSK:
        if( config->msk.SyncWordLength > 8 )
 8008d48:	68bb      	ldr	r3, [r7, #8]
 8008d4a:	7c9b      	ldrb	r3, [r3, #18]
 8008d4c:	2b08      	cmp	r3, #8
 8008d4e:	d902      	bls.n	8008d56 <RadioSetTxGenericConfig+0x4e>
        {
            return -1;
 8008d50:	f04f 33ff 	mov.w	r3, #4294967295
 8008d54:	e206      	b.n	8009164 <RadioSetTxGenericConfig+0x45c>
        }
        else
        {
            RADIO_MEMCPY8( syncword, config->msk.SyncWord, config->msk.SyncWordLength );
 8008d56:	68bb      	ldr	r3, [r7, #8]
 8008d58:	6899      	ldr	r1, [r3, #8]
 8008d5a:	68bb      	ldr	r3, [r7, #8]
 8008d5c:	7c9b      	ldrb	r3, [r3, #18]
 8008d5e:	461a      	mov	r2, r3
 8008d60:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8008d64:	4618      	mov	r0, r3
 8008d66:	f001 fd85 	bl	800a874 <UTIL_MEM_cpy_8>
        }
        if( ( config->msk.BitRate == 0 ) )
 8008d6a:	68bb      	ldr	r3, [r7, #8]
 8008d6c:	681b      	ldr	r3, [r3, #0]
 8008d6e:	2b00      	cmp	r3, #0
 8008d70:	d102      	bne.n	8008d78 <RadioSetTxGenericConfig+0x70>
        {
            return -1;
 8008d72:	f04f 33ff 	mov.w	r3, #4294967295
 8008d76:	e1f5      	b.n	8009164 <RadioSetTxGenericConfig+0x45c>
        }
        else if( config->msk.BitRate <= 10000 )
 8008d78:	68bb      	ldr	r3, [r7, #8]
 8008d7a:	681b      	ldr	r3, [r3, #0]
 8008d7c:	f242 7210 	movw	r2, #10000	@ 0x2710
 8008d80:	4293      	cmp	r3, r2
 8008d82:	d813      	bhi.n	8008dac <RadioSetTxGenericConfig+0xa4>
        {
            /*max msk modulator datarate is 10kbps*/
            radio_modem = MODEM_MSK;
 8008d84:	2302      	movs	r3, #2
 8008d86:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GMSK;
 8008d8a:	4b99      	ldr	r3, [pc, #612]	@ (8008ff0 <RadioSetTxGenericConfig+0x2e8>)
 8008d8c:	2203      	movs	r2, #3
 8008d8e:	739a      	strb	r2, [r3, #14]
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GMSK;
 8008d90:	4b97      	ldr	r3, [pc, #604]	@ (8008ff0 <RadioSetTxGenericConfig+0x2e8>)
 8008d92:	2203      	movs	r2, #3
 8008d94:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = config->msk.BitRate;
 8008d98:	68bb      	ldr	r3, [r7, #8]
 8008d9a:	681b      	ldr	r3, [r3, #0]
 8008d9c:	4a94      	ldr	r2, [pc, #592]	@ (8008ff0 <RadioSetTxGenericConfig+0x2e8>)
 8008d9e:	63d3      	str	r3, [r2, #60]	@ 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->msk.ModulationShaping;
 8008da0:	68bb      	ldr	r3, [r7, #8]
 8008da2:	7cda      	ldrb	r2, [r3, #19]
 8008da4:	4b92      	ldr	r3, [pc, #584]	@ (8008ff0 <RadioSetTxGenericConfig+0x2e8>)
 8008da6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008daa:	e017      	b.n	8008ddc <RadioSetTxGenericConfig+0xd4>
        }
        else
        {
            radio_modem = MODEM_FSK;
 8008dac:	2300      	movs	r3, #0
 8008dae:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8008db2:	4b8f      	ldr	r3, [pc, #572]	@ (8008ff0 <RadioSetTxGenericConfig+0x2e8>)
 8008db4:	2200      	movs	r2, #0
 8008db6:	739a      	strb	r2, [r3, #14]
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8008db8:	4b8d      	ldr	r3, [pc, #564]	@ (8008ff0 <RadioSetTxGenericConfig+0x2e8>)
 8008dba:	2200      	movs	r2, #0
 8008dbc:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = config->msk.BitRate;
 8008dc0:	68bb      	ldr	r3, [r7, #8]
 8008dc2:	681b      	ldr	r3, [r3, #0]
 8008dc4:	4a8a      	ldr	r2, [pc, #552]	@ (8008ff0 <RadioSetTxGenericConfig+0x2e8>)
 8008dc6:	63d3      	str	r3, [r2, #60]	@ 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->msk.ModulationShaping;
 8008dc8:	68bb      	ldr	r3, [r7, #8]
 8008dca:	7cda      	ldrb	r2, [r3, #19]
 8008dcc:	4b88      	ldr	r3, [pc, #544]	@ (8008ff0 <RadioSetTxGenericConfig+0x2e8>)
 8008dce:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            /*do msk with gfsk modulator*/
            SubgRf.ModulationParams.Params.Gfsk.Fdev = config->msk.BitRate / 4;
 8008dd2:	68bb      	ldr	r3, [r7, #8]
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	089b      	lsrs	r3, r3, #2
 8008dd8:	4a85      	ldr	r2, [pc, #532]	@ (8008ff0 <RadioSetTxGenericConfig+0x2e8>)
 8008dda:	6413      	str	r3, [r2, #64]	@ 0x40
        }

        SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->msk.PreambleLen ) << 3; // convert byte into bit
 8008ddc:	68bb      	ldr	r3, [r7, #8]
 8008dde:	685b      	ldr	r3, [r3, #4]
 8008de0:	b29b      	uxth	r3, r3
 8008de2:	00db      	lsls	r3, r3, #3
 8008de4:	b29a      	uxth	r2, r3
 8008de6:	4b82      	ldr	r3, [pc, #520]	@ (8008ff0 <RadioSetTxGenericConfig+0x2e8>)
 8008de8:	821a      	strh	r2, [r3, #16]
        SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS; // don't care in tx
 8008dea:	4b81      	ldr	r3, [pc, #516]	@ (8008ff0 <RadioSetTxGenericConfig+0x2e8>)
 8008dec:	2204      	movs	r2, #4
 8008dee:	749a      	strb	r2, [r3, #18]
        SubgRf.PacketParams.Params.Gfsk.SyncWordLength = ( config->msk.SyncWordLength ) << 3; // convert byte into bit
 8008df0:	68bb      	ldr	r3, [r7, #8]
 8008df2:	7c9b      	ldrb	r3, [r3, #18]
 8008df4:	00db      	lsls	r3, r3, #3
 8008df6:	b2da      	uxtb	r2, r3
 8008df8:	4b7d      	ldr	r3, [pc, #500]	@ (8008ff0 <RadioSetTxGenericConfig+0x2e8>)
 8008dfa:	74da      	strb	r2, [r3, #19]
        SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF; // don't care in tx
 8008dfc:	4b7c      	ldr	r3, [pc, #496]	@ (8008ff0 <RadioSetTxGenericConfig+0x2e8>)
 8008dfe:	2200      	movs	r2, #0
 8008e00:	751a      	strb	r2, [r3, #20]

        if( ( config->msk.Whitening == RADIO_FSK_DC_IBM_WHITENING )
 8008e02:	68bb      	ldr	r3, [r7, #8]
 8008e04:	7d9b      	ldrb	r3, [r3, #22]
 8008e06:	2b02      	cmp	r3, #2
 8008e08:	d003      	beq.n	8008e12 <RadioSetTxGenericConfig+0x10a>
            || ( config->msk.HeaderType == RADIO_FSK_PACKET_2BYTES_LENGTH ) )
 8008e0a:	68bb      	ldr	r3, [r7, #8]
 8008e0c:	7d1b      	ldrb	r3, [r3, #20]
 8008e0e:	2b02      	cmp	r3, #2
 8008e10:	d12b      	bne.n	8008e6a <RadioSetTxGenericConfig+0x162>
        {
            /* Supports only RADIO_FSK_CRC_2_BYTES_IBM or RADIO_FSK_CRC_2_BYTES_CCIT */
            if( ( config->msk.CrcLength != RADIO_FSK_CRC_2_BYTES_IBM ) && ( config->msk.CrcLength != RADIO_FSK_CRC_2_BYTES_CCIT )
 8008e12:	68bb      	ldr	r3, [r7, #8]
 8008e14:	7d5b      	ldrb	r3, [r3, #21]
 8008e16:	2bf1      	cmp	r3, #241	@ 0xf1
 8008e18:	d00a      	beq.n	8008e30 <RadioSetTxGenericConfig+0x128>
 8008e1a:	68bb      	ldr	r3, [r7, #8]
 8008e1c:	7d5b      	ldrb	r3, [r3, #21]
 8008e1e:	2bf2      	cmp	r3, #242	@ 0xf2
 8008e20:	d006      	beq.n	8008e30 <RadioSetTxGenericConfig+0x128>
                && ( config->msk.CrcLength != RADIO_FSK_CRC_OFF ) )
 8008e22:	68bb      	ldr	r3, [r7, #8]
 8008e24:	7d5b      	ldrb	r3, [r3, #21]
 8008e26:	2b01      	cmp	r3, #1
 8008e28:	d002      	beq.n	8008e30 <RadioSetTxGenericConfig+0x128>
            {
                return -1;
 8008e2a:	f04f 33ff 	mov.w	r3, #4294967295
 8008e2e:	e199      	b.n	8009164 <RadioSetTxGenericConfig+0x45c>
            }
            ConfigGeneric_t ConfigGeneric;
            /*msk and fsk are union, no need for copy as fsk/msk struct are on same address*/
            ConfigGeneric.TxConfig = config;
 8008e30:	68bb      	ldr	r3, [r7, #8]
 8008e32:	623b      	str	r3, [r7, #32]
            ConfigGeneric.rtx = CONFIG_TX;
 8008e34:	2301      	movs	r3, #1
 8008e36:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
            if( 0UL != RFW_Init( &ConfigGeneric, RadioEvents, &TxTimeoutTimer ) )
 8008e3a:	4b6e      	ldr	r3, [pc, #440]	@ (8008ff4 <RadioSetTxGenericConfig+0x2ec>)
 8008e3c:	6819      	ldr	r1, [r3, #0]
 8008e3e:	f107 0320 	add.w	r3, r7, #32
 8008e42:	4a6d      	ldr	r2, [pc, #436]	@ (8008ff8 <RadioSetTxGenericConfig+0x2f0>)
 8008e44:	4618      	mov	r0, r3
 8008e46:	f001 fbbb 	bl	800a5c0 <RFW_Init>
 8008e4a:	4603      	mov	r3, r0
 8008e4c:	2b00      	cmp	r3, #0
 8008e4e:	d002      	beq.n	8008e56 <RadioSetTxGenericConfig+0x14e>
            {
                return -1;
 8008e50:	f04f 33ff 	mov.w	r3, #4294967295
 8008e54:	e186      	b.n	8009164 <RadioSetTxGenericConfig+0x45c>
            }
            /* whitening off, will be processed by FW, switch off built-in radio whitening */
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) RADIO_FSK_DC_FREE_OFF;
 8008e56:	4b66      	ldr	r3, [pc, #408]	@ (8008ff0 <RadioSetTxGenericConfig+0x2e8>)
 8008e58:	2200      	movs	r2, #0
 8008e5a:	761a      	strb	r2, [r3, #24]
            /* Crc processed by FW, switch off built-in radio Crc */
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) RADIO_CRC_OFF;
 8008e5c:	4b64      	ldr	r3, [pc, #400]	@ (8008ff0 <RadioSetTxGenericConfig+0x2e8>)
 8008e5e:	2201      	movs	r2, #1
 8008e60:	75da      	strb	r2, [r3, #23]
            /* length contained in Tx, but will be processed by FW after de-whitening */
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) RADIO_PACKET_FIXED_LENGTH;
 8008e62:	4b63      	ldr	r3, [pc, #396]	@ (8008ff0 <RadioSetTxGenericConfig+0x2e8>)
 8008e64:	2200      	movs	r2, #0
 8008e66:	755a      	strb	r2, [r3, #21]
        {
 8008e68:	e00b      	b.n	8008e82 <RadioSetTxGenericConfig+0x17a>
        }
        else
        {
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) config->msk.CrcLength;
 8008e6a:	68bb      	ldr	r3, [r7, #8]
 8008e6c:	7d5a      	ldrb	r2, [r3, #21]
 8008e6e:	4b60      	ldr	r3, [pc, #384]	@ (8008ff0 <RadioSetTxGenericConfig+0x2e8>)
 8008e70:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) config->msk.Whitening;
 8008e72:	68bb      	ldr	r3, [r7, #8]
 8008e74:	7d9a      	ldrb	r2, [r3, #22]
 8008e76:	4b5e      	ldr	r3, [pc, #376]	@ (8008ff0 <RadioSetTxGenericConfig+0x2e8>)
 8008e78:	761a      	strb	r2, [r3, #24]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) config->msk.HeaderType;
 8008e7a:	68bb      	ldr	r3, [r7, #8]
 8008e7c:	7d1a      	ldrb	r2, [r3, #20]
 8008e7e:	4b5c      	ldr	r3, [pc, #368]	@ (8008ff0 <RadioSetTxGenericConfig+0x2e8>)
 8008e80:	755a      	strb	r2, [r3, #21]
        }

        RadioStandby( );
 8008e82:	f7ff f892 	bl	8007faa <RadioStandby>
        RadioSetModem( radio_modem );
 8008e86:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8008e8a:	4618      	mov	r0, r3
 8008e8c:	f7fe fa24 	bl	80072d8 <RadioSetModem>

        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8008e90:	485a      	ldr	r0, [pc, #360]	@ (8008ffc <RadioSetTxGenericConfig+0x2f4>)
 8008e92:	f000 fe8d 	bl	8009bb0 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8008e96:	485a      	ldr	r0, [pc, #360]	@ (8009000 <RadioSetTxGenericConfig+0x2f8>)
 8008e98:	f000 ff58 	bl	8009d4c <SUBGRF_SetPacketParams>
        SUBGRF_SetSyncWord( syncword );
 8008e9c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8008ea0:	4618      	mov	r0, r3
 8008ea2:	f000 fa18 	bl	80092d6 <SUBGRF_SetSyncWord>
        SUBGRF_SetWhiteningSeed( config->msk.whiteSeed );
 8008ea6:	68bb      	ldr	r3, [r7, #8]
 8008ea8:	8a1b      	ldrh	r3, [r3, #16]
 8008eaa:	4618      	mov	r0, r3
 8008eac:	f000 fa62 	bl	8009374 <SUBGRF_SetWhiteningSeed>
        SUBGRF_SetCrcPolynomial( config->msk.CrcPolynomial );
 8008eb0:	68bb      	ldr	r3, [r7, #8]
 8008eb2:	899b      	ldrh	r3, [r3, #12]
 8008eb4:	4618      	mov	r0, r3
 8008eb6:	f000 fa3d 	bl	8009334 <SUBGRF_SetCrcPolynomial>
        break;
 8008eba:	e13f      	b.n	800913c <RadioSetTxGenericConfig+0x434>
    case GENERIC_FSK:
        if( config->fsk.BitRate == 0 )
 8008ebc:	68bb      	ldr	r3, [r7, #8]
 8008ebe:	681b      	ldr	r3, [r3, #0]
 8008ec0:	2b00      	cmp	r3, #0
 8008ec2:	d102      	bne.n	8008eca <RadioSetTxGenericConfig+0x1c2>
        {
            return -1;
 8008ec4:	f04f 33ff 	mov.w	r3, #4294967295
 8008ec8:	e14c      	b.n	8009164 <RadioSetTxGenericConfig+0x45c>
        }
        if( config->fsk.SyncWordLength > 8 )
 8008eca:	68bb      	ldr	r3, [r7, #8]
 8008ecc:	7c9b      	ldrb	r3, [r3, #18]
 8008ece:	2b08      	cmp	r3, #8
 8008ed0:	d902      	bls.n	8008ed8 <RadioSetTxGenericConfig+0x1d0>
        {
            return -1;
 8008ed2:	f04f 33ff 	mov.w	r3, #4294967295
 8008ed6:	e145      	b.n	8009164 <RadioSetTxGenericConfig+0x45c>
        }
        else
        {
            RADIO_MEMCPY8( syncword, config->fsk.SyncWord, config->fsk.SyncWordLength );
 8008ed8:	68bb      	ldr	r3, [r7, #8]
 8008eda:	6899      	ldr	r1, [r3, #8]
 8008edc:	68bb      	ldr	r3, [r7, #8]
 8008ede:	7c9b      	ldrb	r3, [r3, #18]
 8008ee0:	461a      	mov	r2, r3
 8008ee2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8008ee6:	4618      	mov	r0, r3
 8008ee8:	f001 fcc4 	bl	800a874 <UTIL_MEM_cpy_8>
        }
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8008eec:	4b40      	ldr	r3, [pc, #256]	@ (8008ff0 <RadioSetTxGenericConfig+0x2e8>)
 8008eee:	2200      	movs	r2, #0
 8008ef0:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        SubgRf.ModulationParams.Params.Gfsk.BitRate = config->fsk.BitRate;
 8008ef4:	68bb      	ldr	r3, [r7, #8]
 8008ef6:	681b      	ldr	r3, [r3, #0]
 8008ef8:	4a3d      	ldr	r2, [pc, #244]	@ (8008ff0 <RadioSetTxGenericConfig+0x2e8>)
 8008efa:	63d3      	str	r3, [r2, #60]	@ 0x3c
        SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->fsk.ModulationShaping;
 8008efc:	68bb      	ldr	r3, [r7, #8]
 8008efe:	7cda      	ldrb	r2, [r3, #19]
 8008f00:	4b3b      	ldr	r3, [pc, #236]	@ (8008ff0 <RadioSetTxGenericConfig+0x2e8>)
 8008f02:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
        SubgRf.ModulationParams.Params.Gfsk.Fdev = config->fsk.FrequencyDeviation;
 8008f06:	68bb      	ldr	r3, [r7, #8]
 8008f08:	699b      	ldr	r3, [r3, #24]
 8008f0a:	4a39      	ldr	r2, [pc, #228]	@ (8008ff0 <RadioSetTxGenericConfig+0x2e8>)
 8008f0c:	6413      	str	r3, [r2, #64]	@ 0x40

        SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8008f0e:	4b38      	ldr	r3, [pc, #224]	@ (8008ff0 <RadioSetTxGenericConfig+0x2e8>)
 8008f10:	2200      	movs	r2, #0
 8008f12:	739a      	strb	r2, [r3, #14]
        SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->fsk.PreambleLen ) << 3; // convert byte into bit
 8008f14:	68bb      	ldr	r3, [r7, #8]
 8008f16:	685b      	ldr	r3, [r3, #4]
 8008f18:	b29b      	uxth	r3, r3
 8008f1a:	00db      	lsls	r3, r3, #3
 8008f1c:	b29a      	uxth	r2, r3
 8008f1e:	4b34      	ldr	r3, [pc, #208]	@ (8008ff0 <RadioSetTxGenericConfig+0x2e8>)
 8008f20:	821a      	strh	r2, [r3, #16]
        SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS; // don't care in tx
 8008f22:	4b33      	ldr	r3, [pc, #204]	@ (8008ff0 <RadioSetTxGenericConfig+0x2e8>)
 8008f24:	2204      	movs	r2, #4
 8008f26:	749a      	strb	r2, [r3, #18]
        SubgRf.PacketParams.Params.Gfsk.SyncWordLength = ( config->fsk.SyncWordLength ) << 3; // convert byte into bit
 8008f28:	68bb      	ldr	r3, [r7, #8]
 8008f2a:	7c9b      	ldrb	r3, [r3, #18]
 8008f2c:	00db      	lsls	r3, r3, #3
 8008f2e:	b2da      	uxtb	r2, r3
 8008f30:	4b2f      	ldr	r3, [pc, #188]	@ (8008ff0 <RadioSetTxGenericConfig+0x2e8>)
 8008f32:	74da      	strb	r2, [r3, #19]
        SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF; // don't care in tx
 8008f34:	4b2e      	ldr	r3, [pc, #184]	@ (8008ff0 <RadioSetTxGenericConfig+0x2e8>)
 8008f36:	2200      	movs	r2, #0
 8008f38:	751a      	strb	r2, [r3, #20]

        if( ( config->fsk.Whitening == RADIO_FSK_DC_IBM_WHITENING )
 8008f3a:	68bb      	ldr	r3, [r7, #8]
 8008f3c:	7d9b      	ldrb	r3, [r3, #22]
 8008f3e:	2b02      	cmp	r3, #2
 8008f40:	d003      	beq.n	8008f4a <RadioSetTxGenericConfig+0x242>
            || ( config->fsk.HeaderType == RADIO_FSK_PACKET_2BYTES_LENGTH ) )
 8008f42:	68bb      	ldr	r3, [r7, #8]
 8008f44:	7d1b      	ldrb	r3, [r3, #20]
 8008f46:	2b02      	cmp	r3, #2
 8008f48:	d12a      	bne.n	8008fa0 <RadioSetTxGenericConfig+0x298>
        {
            /* Supports only RADIO_FSK_CRC_2_BYTES_IBM or RADIO_FSK_CRC_2_BYTES_CCIT */
            if( ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_IBM ) && ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_CCIT )
 8008f4a:	68bb      	ldr	r3, [r7, #8]
 8008f4c:	7d5b      	ldrb	r3, [r3, #21]
 8008f4e:	2bf1      	cmp	r3, #241	@ 0xf1
 8008f50:	d00a      	beq.n	8008f68 <RadioSetTxGenericConfig+0x260>
 8008f52:	68bb      	ldr	r3, [r7, #8]
 8008f54:	7d5b      	ldrb	r3, [r3, #21]
 8008f56:	2bf2      	cmp	r3, #242	@ 0xf2
 8008f58:	d006      	beq.n	8008f68 <RadioSetTxGenericConfig+0x260>
                && ( config->fsk.CrcLength != RADIO_FSK_CRC_OFF ) )
 8008f5a:	68bb      	ldr	r3, [r7, #8]
 8008f5c:	7d5b      	ldrb	r3, [r3, #21]
 8008f5e:	2b01      	cmp	r3, #1
 8008f60:	d002      	beq.n	8008f68 <RadioSetTxGenericConfig+0x260>
            {
                return -1;
 8008f62:	f04f 33ff 	mov.w	r3, #4294967295
 8008f66:	e0fd      	b.n	8009164 <RadioSetTxGenericConfig+0x45c>
            }
            ConfigGeneric_t ConfigGeneric;
            ConfigGeneric.rtx = CONFIG_TX;
 8008f68:	2301      	movs	r3, #1
 8008f6a:	773b      	strb	r3, [r7, #28]
            ConfigGeneric.TxConfig = config;
 8008f6c:	68bb      	ldr	r3, [r7, #8]
 8008f6e:	617b      	str	r3, [r7, #20]
            if( 0UL != RFW_Init( &ConfigGeneric, RadioEvents, &TxTimeoutTimer ) )
 8008f70:	4b20      	ldr	r3, [pc, #128]	@ (8008ff4 <RadioSetTxGenericConfig+0x2ec>)
 8008f72:	6819      	ldr	r1, [r3, #0]
 8008f74:	f107 0314 	add.w	r3, r7, #20
 8008f78:	4a1f      	ldr	r2, [pc, #124]	@ (8008ff8 <RadioSetTxGenericConfig+0x2f0>)
 8008f7a:	4618      	mov	r0, r3
 8008f7c:	f001 fb20 	bl	800a5c0 <RFW_Init>
 8008f80:	4603      	mov	r3, r0
 8008f82:	2b00      	cmp	r3, #0
 8008f84:	d002      	beq.n	8008f8c <RadioSetTxGenericConfig+0x284>
            {
                return -1;
 8008f86:	f04f 33ff 	mov.w	r3, #4294967295
 8008f8a:	e0eb      	b.n	8009164 <RadioSetTxGenericConfig+0x45c>
            }
            /* whitening off, will be processed by FW, switch off built-in radio whitening */
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) RADIO_FSK_DC_FREE_OFF;
 8008f8c:	4b18      	ldr	r3, [pc, #96]	@ (8008ff0 <RadioSetTxGenericConfig+0x2e8>)
 8008f8e:	2200      	movs	r2, #0
 8008f90:	761a      	strb	r2, [r3, #24]
            /* Crc processed by FW, switch off built-in radio Crc */
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) RADIO_CRC_OFF;
 8008f92:	4b17      	ldr	r3, [pc, #92]	@ (8008ff0 <RadioSetTxGenericConfig+0x2e8>)
 8008f94:	2201      	movs	r2, #1
 8008f96:	75da      	strb	r2, [r3, #23]
            /* length contained in Tx, but will be processed by FW after de-whitening */
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) RADIO_PACKET_FIXED_LENGTH;
 8008f98:	4b15      	ldr	r3, [pc, #84]	@ (8008ff0 <RadioSetTxGenericConfig+0x2e8>)
 8008f9a:	2200      	movs	r2, #0
 8008f9c:	755a      	strb	r2, [r3, #21]
        {
 8008f9e:	e00b      	b.n	8008fb8 <RadioSetTxGenericConfig+0x2b0>
        }
        else
        {
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) config->fsk.CrcLength;
 8008fa0:	68bb      	ldr	r3, [r7, #8]
 8008fa2:	7d5a      	ldrb	r2, [r3, #21]
 8008fa4:	4b12      	ldr	r3, [pc, #72]	@ (8008ff0 <RadioSetTxGenericConfig+0x2e8>)
 8008fa6:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) config->fsk.Whitening;
 8008fa8:	68bb      	ldr	r3, [r7, #8]
 8008faa:	7d9a      	ldrb	r2, [r3, #22]
 8008fac:	4b10      	ldr	r3, [pc, #64]	@ (8008ff0 <RadioSetTxGenericConfig+0x2e8>)
 8008fae:	761a      	strb	r2, [r3, #24]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) config->fsk.HeaderType;
 8008fb0:	68bb      	ldr	r3, [r7, #8]
 8008fb2:	7d1a      	ldrb	r2, [r3, #20]
 8008fb4:	4b0e      	ldr	r3, [pc, #56]	@ (8008ff0 <RadioSetTxGenericConfig+0x2e8>)
 8008fb6:	755a      	strb	r2, [r3, #21]
        }

        RadioStandby( );
 8008fb8:	f7fe fff7 	bl	8007faa <RadioStandby>
        RadioSetModem( MODEM_FSK );
 8008fbc:	2000      	movs	r0, #0
 8008fbe:	f7fe f98b 	bl	80072d8 <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8008fc2:	480e      	ldr	r0, [pc, #56]	@ (8008ffc <RadioSetTxGenericConfig+0x2f4>)
 8008fc4:	f000 fdf4 	bl	8009bb0 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8008fc8:	480d      	ldr	r0, [pc, #52]	@ (8009000 <RadioSetTxGenericConfig+0x2f8>)
 8008fca:	f000 febf 	bl	8009d4c <SUBGRF_SetPacketParams>
        SUBGRF_SetSyncWord( syncword );
 8008fce:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8008fd2:	4618      	mov	r0, r3
 8008fd4:	f000 f97f 	bl	80092d6 <SUBGRF_SetSyncWord>
        SUBGRF_SetWhiteningSeed( config->fsk.whiteSeed );
 8008fd8:	68bb      	ldr	r3, [r7, #8]
 8008fda:	8a1b      	ldrh	r3, [r3, #16]
 8008fdc:	4618      	mov	r0, r3
 8008fde:	f000 f9c9 	bl	8009374 <SUBGRF_SetWhiteningSeed>
        SUBGRF_SetCrcPolynomial( config->fsk.CrcPolynomial );
 8008fe2:	68bb      	ldr	r3, [r7, #8]
 8008fe4:	899b      	ldrh	r3, [r3, #12]
 8008fe6:	4618      	mov	r0, r3
 8008fe8:	f000 f9a4 	bl	8009334 <SUBGRF_SetCrcPolynomial>
        break;
 8008fec:	e0a6      	b.n	800913c <RadioSetTxGenericConfig+0x434>
 8008fee:	bf00      	nop
 8008ff0:	200002a8 	.word	0x200002a8
 8008ff4:	200002a4 	.word	0x200002a4
 8008ff8:	20000304 	.word	0x20000304
 8008ffc:	200002e0 	.word	0x200002e0
 8009000:	200002b6 	.word	0x200002b6
    case GENERIC_LORA:
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 8009004:	4b59      	ldr	r3, [pc, #356]	@ (800916c <RadioSetTxGenericConfig+0x464>)
 8009006:	2201      	movs	r2, #1
 8009008:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) config->lora.SpreadingFactor;
 800900c:	68bb      	ldr	r3, [r7, #8]
 800900e:	781a      	ldrb	r2, [r3, #0]
 8009010:	4b56      	ldr	r3, [pc, #344]	@ (800916c <RadioSetTxGenericConfig+0x464>)
 8009012:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        SubgRf.ModulationParams.Params.LoRa.Bandwidth = ( RadioLoRaBandwidths_t ) config->lora.Bandwidth;
 8009016:	68bb      	ldr	r3, [r7, #8]
 8009018:	785a      	ldrb	r2, [r3, #1]
 800901a:	4b54      	ldr	r3, [pc, #336]	@ (800916c <RadioSetTxGenericConfig+0x464>)
 800901c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t ) config->lora.Coderate;
 8009020:	68bb      	ldr	r3, [r7, #8]
 8009022:	789a      	ldrb	r2, [r3, #2]
 8009024:	4b51      	ldr	r3, [pc, #324]	@ (800916c <RadioSetTxGenericConfig+0x464>)
 8009026:	f883 2052 	strb.w	r2, [r3, #82]	@ 0x52
        switch( config->lora.LowDatarateOptimize )
 800902a:	68bb      	ldr	r3, [r7, #8]
 800902c:	78db      	ldrb	r3, [r3, #3]
 800902e:	2b02      	cmp	r3, #2
 8009030:	d010      	beq.n	8009054 <RadioSetTxGenericConfig+0x34c>
 8009032:	2b02      	cmp	r3, #2
 8009034:	dc20      	bgt.n	8009078 <RadioSetTxGenericConfig+0x370>
 8009036:	2b00      	cmp	r3, #0
 8009038:	d002      	beq.n	8009040 <RadioSetTxGenericConfig+0x338>
 800903a:	2b01      	cmp	r3, #1
 800903c:	d005      	beq.n	800904a <RadioSetTxGenericConfig+0x342>
            {
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
            }
            break;
        default:
            break;
 800903e:	e01b      	b.n	8009078 <RadioSetTxGenericConfig+0x370>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 8009040:	4b4a      	ldr	r3, [pc, #296]	@ (800916c <RadioSetTxGenericConfig+0x464>)
 8009042:	2200      	movs	r2, #0
 8009044:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 8009048:	e017      	b.n	800907a <RadioSetTxGenericConfig+0x372>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 800904a:	4b48      	ldr	r3, [pc, #288]	@ (800916c <RadioSetTxGenericConfig+0x464>)
 800904c:	2201      	movs	r2, #1
 800904e:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 8009052:	e012      	b.n	800907a <RadioSetTxGenericConfig+0x372>
            if( ( config->lora.SpreadingFactor == RADIO_LORA_SF11 ) || ( config->lora.SpreadingFactor == RADIO_LORA_SF12 ) )
 8009054:	68bb      	ldr	r3, [r7, #8]
 8009056:	781b      	ldrb	r3, [r3, #0]
 8009058:	2b0b      	cmp	r3, #11
 800905a:	d003      	beq.n	8009064 <RadioSetTxGenericConfig+0x35c>
 800905c:	68bb      	ldr	r3, [r7, #8]
 800905e:	781b      	ldrb	r3, [r3, #0]
 8009060:	2b0c      	cmp	r3, #12
 8009062:	d104      	bne.n	800906e <RadioSetTxGenericConfig+0x366>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 8009064:	4b41      	ldr	r3, [pc, #260]	@ (800916c <RadioSetTxGenericConfig+0x464>)
 8009066:	2201      	movs	r2, #1
 8009068:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 800906c:	e005      	b.n	800907a <RadioSetTxGenericConfig+0x372>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 800906e:	4b3f      	ldr	r3, [pc, #252]	@ (800916c <RadioSetTxGenericConfig+0x464>)
 8009070:	2200      	movs	r2, #0
 8009072:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 8009076:	e000      	b.n	800907a <RadioSetTxGenericConfig+0x372>
            break;
 8009078:	bf00      	nop
        }

        SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 800907a:	4b3c      	ldr	r3, [pc, #240]	@ (800916c <RadioSetTxGenericConfig+0x464>)
 800907c:	2201      	movs	r2, #1
 800907e:	739a      	strb	r2, [r3, #14]
        SubgRf.PacketParams.Params.LoRa.PreambleLength = config->lora.PreambleLen;
 8009080:	68bb      	ldr	r3, [r7, #8]
 8009082:	889a      	ldrh	r2, [r3, #4]
 8009084:	4b39      	ldr	r3, [pc, #228]	@ (800916c <RadioSetTxGenericConfig+0x464>)
 8009086:	839a      	strh	r2, [r3, #28]
        SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t ) config->lora.LengthMode;
 8009088:	68bb      	ldr	r3, [r7, #8]
 800908a:	799a      	ldrb	r2, [r3, #6]
 800908c:	4b37      	ldr	r3, [pc, #220]	@ (800916c <RadioSetTxGenericConfig+0x464>)
 800908e:	779a      	strb	r2, [r3, #30]
        SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t ) config->lora.CrcMode;
 8009090:	68bb      	ldr	r3, [r7, #8]
 8009092:	79da      	ldrb	r2, [r3, #7]
 8009094:	4b35      	ldr	r3, [pc, #212]	@ (800916c <RadioSetTxGenericConfig+0x464>)
 8009096:	f883 2020 	strb.w	r2, [r3, #32]
        SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t ) config->lora.IqInverted;
 800909a:	68bb      	ldr	r3, [r7, #8]
 800909c:	7a1a      	ldrb	r2, [r3, #8]
 800909e:	4b33      	ldr	r3, [pc, #204]	@ (800916c <RadioSetTxGenericConfig+0x464>)
 80090a0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

        RadioStandby( );
 80090a4:	f7fe ff81 	bl	8007faa <RadioStandby>
        RadioSetModem( MODEM_LORA );
 80090a8:	2001      	movs	r0, #1
 80090aa:	f7fe f915 	bl	80072d8 <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 80090ae:	4830      	ldr	r0, [pc, #192]	@ (8009170 <RadioSetTxGenericConfig+0x468>)
 80090b0:	f000 fd7e 	bl	8009bb0 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80090b4:	482f      	ldr	r0, [pc, #188]	@ (8009174 <RadioSetTxGenericConfig+0x46c>)
 80090b6:	f000 fe49 	bl	8009d4c <SUBGRF_SetPacketParams>

        /* WORKAROUND - Modulation Quality with 500 kHz LoRa Bandwidth, see STM32WL Erratasheet */
        if( SubgRf.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 )
 80090ba:	4b2c      	ldr	r3, [pc, #176]	@ (800916c <RadioSetTxGenericConfig+0x464>)
 80090bc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80090c0:	2b06      	cmp	r3, #6
 80090c2:	d10d      	bne.n	80090e0 <RadioSetTxGenericConfig+0x3d8>
        {
            // RegTxModulation = @address 0x0889
            SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) & ~( 1 << 2 ) );
 80090c4:	f640 0089 	movw	r0, #2185	@ 0x889
 80090c8:	f000 ffa8 	bl	800a01c <SUBGRF_ReadRegister>
 80090cc:	4603      	mov	r3, r0
 80090ce:	f023 0304 	bic.w	r3, r3, #4
 80090d2:	b2db      	uxtb	r3, r3
 80090d4:	4619      	mov	r1, r3
 80090d6:	f640 0089 	movw	r0, #2185	@ 0x889
 80090da:	f000 ff7d 	bl	8009fd8 <SUBGRF_WriteRegister>
        {
            // RegTxModulation = @address 0x0889
            SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) | ( 1 << 2 ) );
        }
        /* WORKAROUND END */
        break;
 80090de:	e02d      	b.n	800913c <RadioSetTxGenericConfig+0x434>
            SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) | ( 1 << 2 ) );
 80090e0:	f640 0089 	movw	r0, #2185	@ 0x889
 80090e4:	f000 ff9a 	bl	800a01c <SUBGRF_ReadRegister>
 80090e8:	4603      	mov	r3, r0
 80090ea:	f043 0304 	orr.w	r3, r3, #4
 80090ee:	b2db      	uxtb	r3, r3
 80090f0:	4619      	mov	r1, r3
 80090f2:	f640 0089 	movw	r0, #2185	@ 0x889
 80090f6:	f000 ff6f 	bl	8009fd8 <SUBGRF_WriteRegister>
        break;
 80090fa:	e01f      	b.n	800913c <RadioSetTxGenericConfig+0x434>
    case GENERIC_BPSK:
        if( ( config->bpsk.BitRate == 0 ) || ( config->bpsk.BitRate > 1000 ) )
 80090fc:	68bb      	ldr	r3, [r7, #8]
 80090fe:	681b      	ldr	r3, [r3, #0]
 8009100:	2b00      	cmp	r3, #0
 8009102:	d004      	beq.n	800910e <RadioSetTxGenericConfig+0x406>
 8009104:	68bb      	ldr	r3, [r7, #8]
 8009106:	681b      	ldr	r3, [r3, #0]
 8009108:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800910c:	d902      	bls.n	8009114 <RadioSetTxGenericConfig+0x40c>
        {
            return -1;
 800910e:	f04f 33ff 	mov.w	r3, #4294967295
 8009112:	e027      	b.n	8009164 <RadioSetTxGenericConfig+0x45c>
        }
        RadioSetModem( MODEM_BPSK );
 8009114:	2003      	movs	r0, #3
 8009116:	f7fe f8df 	bl	80072d8 <RadioSetModem>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_BPSK;
 800911a:	4b14      	ldr	r3, [pc, #80]	@ (800916c <RadioSetTxGenericConfig+0x464>)
 800911c:	2202      	movs	r2, #2
 800911e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        SubgRf.ModulationParams.Params.Bpsk.BitRate = config->bpsk.BitRate;
 8009122:	68bb      	ldr	r3, [r7, #8]
 8009124:	681b      	ldr	r3, [r3, #0]
 8009126:	4a11      	ldr	r2, [pc, #68]	@ (800916c <RadioSetTxGenericConfig+0x464>)
 8009128:	6493      	str	r3, [r2, #72]	@ 0x48
        SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
 800912a:	4b10      	ldr	r3, [pc, #64]	@ (800916c <RadioSetTxGenericConfig+0x464>)
 800912c:	2216      	movs	r2, #22
 800912e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8009132:	480f      	ldr	r0, [pc, #60]	@ (8009170 <RadioSetTxGenericConfig+0x468>)
 8009134:	f000 fd3c 	bl	8009bb0 <SUBGRF_SetModulationParams>
        break;
 8009138:	e000      	b.n	800913c <RadioSetTxGenericConfig+0x434>
    default:
        break;
 800913a:	bf00      	nop
    }

    SubgRf.AntSwitchPaSelect = SUBGRF_SetRfTxPower( power );
 800913c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009140:	4618      	mov	r0, r3
 8009142:	f001 f87f 	bl	800a244 <SUBGRF_SetRfTxPower>
 8009146:	4603      	mov	r3, r0
 8009148:	461a      	mov	r2, r3
 800914a:	4b08      	ldr	r3, [pc, #32]	@ (800916c <RadioSetTxGenericConfig+0x464>)
 800914c:	f883 2056 	strb.w	r2, [r3, #86]	@ 0x56
    RFW_SetAntSwitch( SubgRf.AntSwitchPaSelect );
 8009150:	4b06      	ldr	r3, [pc, #24]	@ (800916c <RadioSetTxGenericConfig+0x464>)
 8009152:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 8009156:	4618      	mov	r0, r3
 8009158:	f001 fa53 	bl	800a602 <RFW_SetAntSwitch>
    SubgRf.TxTimeout = timeout;
 800915c:	4a03      	ldr	r2, [pc, #12]	@ (800916c <RadioSetTxGenericConfig+0x464>)
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	6053      	str	r3, [r2, #4]
    return 0;
 8009162:	2300      	movs	r3, #0
#else /* RADIO_GENERIC_CONFIG_ENABLE == 1*/
    return -1;
#endif /* RADIO_GENERIC_CONFIG_ENABLE == 0*/
}
 8009164:	4618      	mov	r0, r3
 8009166:	3738      	adds	r7, #56	@ 0x38
 8009168:	46bd      	mov	sp, r7
 800916a:	bd80      	pop	{r7, pc}
 800916c:	200002a8 	.word	0x200002a8
 8009170:	200002e0 	.word	0x200002e0
 8009174:	200002b6 	.word	0x200002b6

08009178 <RadioLrFhssSetCfg>:
    return ( prbs31_val - 1 ) % ( max );
}
#endif /* RADIO_LR_FHSS_IS_ON == 1 */

static radio_status_t RadioLrFhssSetCfg( const radio_lr_fhss_cfg_params_t *cfg_params )
{
 8009178:	b480      	push	{r7}
 800917a:	b085      	sub	sp, #20
 800917c:	af00      	add	r7, sp, #0
 800917e:	6078      	str	r0, [r7, #4]
    radio_status_t status = RADIO_STATUS_UNSUPPORTED_FEATURE;
 8009180:	2301      	movs	r3, #1
 8009182:	73fb      	strb	r3, [r7, #15]
    {
        return status;
    }
    SubgRf.lr_fhss.is_lr_fhss_on = true;
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    return  status;
 8009184:	7bfb      	ldrb	r3, [r7, #15]
}
 8009186:	4618      	mov	r0, r3
 8009188:	3714      	adds	r7, #20
 800918a:	46bd      	mov	sp, r7
 800918c:	bc80      	pop	{r7}
 800918e:	4770      	bx	lr

08009190 <RadioLrFhssGetTimeOnAirInMs>:

static radio_status_t RadioLrFhssGetTimeOnAirInMs( const radio_lr_fhss_time_on_air_params_t *params,
                                                    uint32_t *time_on_air_in_ms )
{
 8009190:	b480      	push	{r7}
 8009192:	b083      	sub	sp, #12
 8009194:	af00      	add	r7, sp, #0
 8009196:	6078      	str	r0, [r7, #4]
 8009198:	6039      	str	r1, [r7, #0]
    *time_on_air_in_ms = lr_fhss_get_time_on_air_in_ms( &params->radio_lr_fhss_params.lr_fhss_params,
                                                        params->pld_len_in_bytes );

    return RADIO_STATUS_OK;
#else
    return RADIO_STATUS_UNSUPPORTED_FEATURE;
 800919a:	2301      	movs	r3, #1
#endif /* RADIO_LR_FHSS_IS_ON */
 800919c:	4618      	mov	r0, r3
 800919e:	370c      	adds	r7, #12
 80091a0:	46bd      	mov	sp, r7
 80091a2:	bc80      	pop	{r7}
 80091a4:	4770      	bx	lr
	...

080091a8 <SUBGRF_Init>:
 */
static DioIrqHandler RadioOnDioIrqCb;

/* Exported functions ---------------------------------------------------------*/
void SUBGRF_Init( DioIrqHandler dioIrq )
{
 80091a8:	b580      	push	{r7, lr}
 80091aa:	b084      	sub	sp, #16
 80091ac:	af00      	add	r7, sp, #0
 80091ae:	6078      	str	r0, [r7, #4]
    if ( dioIrq != NULL)
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	2b00      	cmp	r3, #0
 80091b4:	d002      	beq.n	80091bc <SUBGRF_Init+0x14>
    {
        RadioOnDioIrqCb = dioIrq;
 80091b6:	4a1d      	ldr	r2, [pc, #116]	@ (800922c <SUBGRF_Init+0x84>)
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	6013      	str	r3, [r2, #0]
    }

    RADIO_INIT();
 80091bc:	f7f7 fd8c 	bl	8000cd8 <MX_SUBGHZ_Init>

    /* set default SMPS current drive to default*/
    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 80091c0:	2002      	movs	r0, #2
 80091c2:	f001 f91b 	bl	800a3fc <Radio_SMPS_Set>

    ImageCalibrated = false;
 80091c6:	4b1a      	ldr	r3, [pc, #104]	@ (8009230 <SUBGRF_Init+0x88>)
 80091c8:	2200      	movs	r2, #0
 80091ca:	701a      	strb	r2, [r3, #0]

    SUBGRF_SetStandby( STDBY_RC );
 80091cc:	2000      	movs	r0, #0
 80091ce:	f000 f97f 	bl	80094d0 <SUBGRF_SetStandby>

    // Initialize TCXO control
    if (1U == RBI_IsTCXO() )
 80091d2:	f001 fac3 	bl	800a75c <RBI_IsTCXO>
 80091d6:	4603      	mov	r3, r0
 80091d8:	2b01      	cmp	r3, #1
 80091da:	d10e      	bne.n	80091fa <SUBGRF_Init+0x52>
    {
        SUBGRF_SetTcxoMode( TCXO_CTRL_VOLTAGE, RF_WAKEUP_TIME << 6 );// 100 ms
 80091dc:	2140      	movs	r1, #64	@ 0x40
 80091de:	2001      	movs	r0, #1
 80091e0:	f000 fb8a 	bl	80098f8 <SUBGRF_SetTcxoMode>
        SUBGRF_WriteRegister( REG_XTA_TRIM, 0x00 );
 80091e4:	2100      	movs	r1, #0
 80091e6:	f640 1011 	movw	r0, #2321	@ 0x911
 80091ea:	f000 fef5 	bl	8009fd8 <SUBGRF_WriteRegister>

        /*enable calibration for cut1.1 and later*/
        CalibrationParams_t calibParam;
        calibParam.Value = 0x7F;
 80091ee:	237f      	movs	r3, #127	@ 0x7f
 80091f0:	733b      	strb	r3, [r7, #12]
        SUBGRF_Calibrate( calibParam );
 80091f2:	7b38      	ldrb	r0, [r7, #12]
 80091f4:	f000 fa8d 	bl	8009712 <SUBGRF_Calibrate>
 80091f8:	e009      	b.n	800920e <SUBGRF_Init+0x66>
    }
    else
    {
        SUBGRF_WriteRegister( REG_XTA_TRIM, XTAL_DEFAULT_CAP_VALUE );
 80091fa:	2120      	movs	r1, #32
 80091fc:	f640 1011 	movw	r0, #2321	@ 0x911
 8009200:	f000 feea 	bl	8009fd8 <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_XTB_TRIM, XTAL_DEFAULT_CAP_VALUE );
 8009204:	2120      	movs	r1, #32
 8009206:	f640 1012 	movw	r0, #2322	@ 0x912
 800920a:	f000 fee5 	bl	8009fd8 <SUBGRF_WriteRegister>
    }

    /* WORKAROUND - Trimming the output voltage power_ldo to 3.3V */
    SUBGRF_WriteRegister(REG_DRV_CTRL, 0x7 << 1);
 800920e:	210e      	movs	r1, #14
 8009210:	f640 101f 	movw	r0, #2335	@ 0x91f
 8009214:	f000 fee0 	bl	8009fd8 <SUBGRF_WriteRegister>

    /* Init RF Switch */
    RBI_Init();
 8009218:	f001 fa84 	bl	800a724 <RBI_Init>

    OperatingMode = MODE_STDBY_RC;
 800921c:	4b05      	ldr	r3, [pc, #20]	@ (8009234 <SUBGRF_Init+0x8c>)
 800921e:	2201      	movs	r2, #1
 8009220:	701a      	strb	r2, [r3, #0]
}
 8009222:	bf00      	nop
 8009224:	3710      	adds	r7, #16
 8009226:	46bd      	mov	sp, r7
 8009228:	bd80      	pop	{r7, pc}
 800922a:	bf00      	nop
 800922c:	20000340 	.word	0x20000340
 8009230:	2000033c 	.word	0x2000033c
 8009234:	20000334 	.word	0x20000334

08009238 <SUBGRF_GetOperatingMode>:

RadioOperatingModes_t SUBGRF_GetOperatingMode( void )
{
 8009238:	b480      	push	{r7}
 800923a:	af00      	add	r7, sp, #0
    return OperatingMode;
 800923c:	4b02      	ldr	r3, [pc, #8]	@ (8009248 <SUBGRF_GetOperatingMode+0x10>)
 800923e:	781b      	ldrb	r3, [r3, #0]
}
 8009240:	4618      	mov	r0, r3
 8009242:	46bd      	mov	sp, r7
 8009244:	bc80      	pop	{r7}
 8009246:	4770      	bx	lr
 8009248:	20000334 	.word	0x20000334

0800924c <SUBGRF_SetPayload>:

void SUBGRF_SetPayload( uint8_t *payload, uint8_t size )
{
 800924c:	b580      	push	{r7, lr}
 800924e:	b082      	sub	sp, #8
 8009250:	af00      	add	r7, sp, #0
 8009252:	6078      	str	r0, [r7, #4]
 8009254:	460b      	mov	r3, r1
 8009256:	70fb      	strb	r3, [r7, #3]
    SUBGRF_WriteBuffer( 0x00, payload, size );
 8009258:	78fb      	ldrb	r3, [r7, #3]
 800925a:	461a      	mov	r2, r3
 800925c:	6879      	ldr	r1, [r7, #4]
 800925e:	2000      	movs	r0, #0
 8009260:	f000 ff40 	bl	800a0e4 <SUBGRF_WriteBuffer>
}
 8009264:	bf00      	nop
 8009266:	3708      	adds	r7, #8
 8009268:	46bd      	mov	sp, r7
 800926a:	bd80      	pop	{r7, pc}

0800926c <SUBGRF_GetPayload>:

uint8_t SUBGRF_GetPayload( uint8_t *buffer, uint8_t *size,  uint8_t maxSize )
{
 800926c:	b580      	push	{r7, lr}
 800926e:	b086      	sub	sp, #24
 8009270:	af00      	add	r7, sp, #0
 8009272:	60f8      	str	r0, [r7, #12]
 8009274:	60b9      	str	r1, [r7, #8]
 8009276:	4613      	mov	r3, r2
 8009278:	71fb      	strb	r3, [r7, #7]
    uint8_t offset = 0;
 800927a:	2300      	movs	r3, #0
 800927c:	75fb      	strb	r3, [r7, #23]

    SUBGRF_GetRxBufferStatus( size, &offset );
 800927e:	f107 0317 	add.w	r3, r7, #23
 8009282:	4619      	mov	r1, r3
 8009284:	68b8      	ldr	r0, [r7, #8]
 8009286:	f000 fe29 	bl	8009edc <SUBGRF_GetRxBufferStatus>
    if( *size > maxSize )
 800928a:	68bb      	ldr	r3, [r7, #8]
 800928c:	781b      	ldrb	r3, [r3, #0]
 800928e:	79fa      	ldrb	r2, [r7, #7]
 8009290:	429a      	cmp	r2, r3
 8009292:	d201      	bcs.n	8009298 <SUBGRF_GetPayload+0x2c>
    {
        return 1;
 8009294:	2301      	movs	r3, #1
 8009296:	e007      	b.n	80092a8 <SUBGRF_GetPayload+0x3c>
    }
    SUBGRF_ReadBuffer( offset, buffer, *size );
 8009298:	7df8      	ldrb	r0, [r7, #23]
 800929a:	68bb      	ldr	r3, [r7, #8]
 800929c:	781b      	ldrb	r3, [r3, #0]
 800929e:	461a      	mov	r2, r3
 80092a0:	68f9      	ldr	r1, [r7, #12]
 80092a2:	f000 ff41 	bl	800a128 <SUBGRF_ReadBuffer>

    return 0;
 80092a6:	2300      	movs	r3, #0
}
 80092a8:	4618      	mov	r0, r3
 80092aa:	3718      	adds	r7, #24
 80092ac:	46bd      	mov	sp, r7
 80092ae:	bd80      	pop	{r7, pc}

080092b0 <SUBGRF_SendPayload>:

void SUBGRF_SendPayload( uint8_t *payload, uint8_t size, uint32_t timeout)
{
 80092b0:	b580      	push	{r7, lr}
 80092b2:	b084      	sub	sp, #16
 80092b4:	af00      	add	r7, sp, #0
 80092b6:	60f8      	str	r0, [r7, #12]
 80092b8:	460b      	mov	r3, r1
 80092ba:	607a      	str	r2, [r7, #4]
 80092bc:	72fb      	strb	r3, [r7, #11]
    SUBGRF_SetPayload( payload, size );
 80092be:	7afb      	ldrb	r3, [r7, #11]
 80092c0:	4619      	mov	r1, r3
 80092c2:	68f8      	ldr	r0, [r7, #12]
 80092c4:	f7ff ffc2 	bl	800924c <SUBGRF_SetPayload>
    SUBGRF_SetTx( timeout );
 80092c8:	6878      	ldr	r0, [r7, #4]
 80092ca:	f000 f91d 	bl	8009508 <SUBGRF_SetTx>
}
 80092ce:	bf00      	nop
 80092d0:	3710      	adds	r7, #16
 80092d2:	46bd      	mov	sp, r7
 80092d4:	bd80      	pop	{r7, pc}

080092d6 <SUBGRF_SetSyncWord>:

uint8_t SUBGRF_SetSyncWord( uint8_t *syncWord )
{
 80092d6:	b580      	push	{r7, lr}
 80092d8:	b082      	sub	sp, #8
 80092da:	af00      	add	r7, sp, #0
 80092dc:	6078      	str	r0, [r7, #4]
    SUBGRF_WriteRegisters( REG_LR_SYNCWORDBASEADDRESS, syncWord, 8 );
 80092de:	2208      	movs	r2, #8
 80092e0:	6879      	ldr	r1, [r7, #4]
 80092e2:	f44f 60d8 	mov.w	r0, #1728	@ 0x6c0
 80092e6:	f000 feb9 	bl	800a05c <SUBGRF_WriteRegisters>
    return 0;
 80092ea:	2300      	movs	r3, #0
}
 80092ec:	4618      	mov	r0, r3
 80092ee:	3708      	adds	r7, #8
 80092f0:	46bd      	mov	sp, r7
 80092f2:	bd80      	pop	{r7, pc}

080092f4 <SUBGRF_SetCrcSeed>:

void SUBGRF_SetCrcSeed( uint16_t seed )
{
 80092f4:	b580      	push	{r7, lr}
 80092f6:	b084      	sub	sp, #16
 80092f8:	af00      	add	r7, sp, #0
 80092fa:	4603      	mov	r3, r0
 80092fc:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( seed >> 8 ) & 0xFF );
 80092fe:	88fb      	ldrh	r3, [r7, #6]
 8009300:	0a1b      	lsrs	r3, r3, #8
 8009302:	b29b      	uxth	r3, r3
 8009304:	b2db      	uxtb	r3, r3
 8009306:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( seed & 0xFF );
 8009308:	88fb      	ldrh	r3, [r7, #6]
 800930a:	b2db      	uxtb	r3, r3
 800930c:	737b      	strb	r3, [r7, #13]

    switch( SUBGRF_GetPacketType( ) )
 800930e:	f000 fb77 	bl	8009a00 <SUBGRF_GetPacketType>
 8009312:	4603      	mov	r3, r0
 8009314:	2b00      	cmp	r3, #0
 8009316:	d108      	bne.n	800932a <SUBGRF_SetCrcSeed+0x36>
    {
        case PACKET_TYPE_GFSK:
            SUBGRF_WriteRegisters( REG_LR_CRCSEEDBASEADDR, buf, 2 );
 8009318:	f107 030c 	add.w	r3, r7, #12
 800931c:	2202      	movs	r2, #2
 800931e:	4619      	mov	r1, r3
 8009320:	f240 60bc 	movw	r0, #1724	@ 0x6bc
 8009324:	f000 fe9a 	bl	800a05c <SUBGRF_WriteRegisters>
            break;
 8009328:	e000      	b.n	800932c <SUBGRF_SetCrcSeed+0x38>

        default:
            break;
 800932a:	bf00      	nop
    }
}
 800932c:	bf00      	nop
 800932e:	3710      	adds	r7, #16
 8009330:	46bd      	mov	sp, r7
 8009332:	bd80      	pop	{r7, pc}

08009334 <SUBGRF_SetCrcPolynomial>:

void SUBGRF_SetCrcPolynomial( uint16_t polynomial )
{
 8009334:	b580      	push	{r7, lr}
 8009336:	b084      	sub	sp, #16
 8009338:	af00      	add	r7, sp, #0
 800933a:	4603      	mov	r3, r0
 800933c:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( polynomial >> 8 ) & 0xFF );
 800933e:	88fb      	ldrh	r3, [r7, #6]
 8009340:	0a1b      	lsrs	r3, r3, #8
 8009342:	b29b      	uxth	r3, r3
 8009344:	b2db      	uxtb	r3, r3
 8009346:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( polynomial & 0xFF );
 8009348:	88fb      	ldrh	r3, [r7, #6]
 800934a:	b2db      	uxtb	r3, r3
 800934c:	737b      	strb	r3, [r7, #13]

    switch( SUBGRF_GetPacketType( ) )
 800934e:	f000 fb57 	bl	8009a00 <SUBGRF_GetPacketType>
 8009352:	4603      	mov	r3, r0
 8009354:	2b00      	cmp	r3, #0
 8009356:	d108      	bne.n	800936a <SUBGRF_SetCrcPolynomial+0x36>
    {
        case PACKET_TYPE_GFSK:
            SUBGRF_WriteRegisters( REG_LR_CRCPOLYBASEADDR, buf, 2 );
 8009358:	f107 030c 	add.w	r3, r7, #12
 800935c:	2202      	movs	r2, #2
 800935e:	4619      	mov	r1, r3
 8009360:	f240 60be 	movw	r0, #1726	@ 0x6be
 8009364:	f000 fe7a 	bl	800a05c <SUBGRF_WriteRegisters>
            break;
 8009368:	e000      	b.n	800936c <SUBGRF_SetCrcPolynomial+0x38>

        default:
            break;
 800936a:	bf00      	nop
    }
}
 800936c:	bf00      	nop
 800936e:	3710      	adds	r7, #16
 8009370:	46bd      	mov	sp, r7
 8009372:	bd80      	pop	{r7, pc}

08009374 <SUBGRF_SetWhiteningSeed>:

void SUBGRF_SetWhiteningSeed( uint16_t seed )
{
 8009374:	b580      	push	{r7, lr}
 8009376:	b084      	sub	sp, #16
 8009378:	af00      	add	r7, sp, #0
 800937a:	4603      	mov	r3, r0
 800937c:	80fb      	strh	r3, [r7, #6]
    uint8_t regValue = 0;
 800937e:	2300      	movs	r3, #0
 8009380:	73fb      	strb	r3, [r7, #15]

    switch( SUBGRF_GetPacketType( ) )
 8009382:	f000 fb3d 	bl	8009a00 <SUBGRF_GetPacketType>
 8009386:	4603      	mov	r3, r0
 8009388:	2b00      	cmp	r3, #0
 800938a:	d121      	bne.n	80093d0 <SUBGRF_SetWhiteningSeed+0x5c>
    {
        case PACKET_TYPE_GFSK:
            regValue = SUBGRF_ReadRegister( REG_LR_WHITSEEDBASEADDR_MSB ) & 0xFE;
 800938c:	f44f 60d7 	mov.w	r0, #1720	@ 0x6b8
 8009390:	f000 fe44 	bl	800a01c <SUBGRF_ReadRegister>
 8009394:	4603      	mov	r3, r0
 8009396:	f023 0301 	bic.w	r3, r3, #1
 800939a:	73fb      	strb	r3, [r7, #15]
            regValue = ( ( seed >> 8 ) & 0x01 ) | regValue;
 800939c:	88fb      	ldrh	r3, [r7, #6]
 800939e:	0a1b      	lsrs	r3, r3, #8
 80093a0:	b29b      	uxth	r3, r3
 80093a2:	b25b      	sxtb	r3, r3
 80093a4:	f003 0301 	and.w	r3, r3, #1
 80093a8:	b25a      	sxtb	r2, r3
 80093aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80093ae:	4313      	orrs	r3, r2
 80093b0:	b25b      	sxtb	r3, r3
 80093b2:	73fb      	strb	r3, [r7, #15]
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_MSB, regValue ); // only 1 bit.
 80093b4:	7bfb      	ldrb	r3, [r7, #15]
 80093b6:	4619      	mov	r1, r3
 80093b8:	f44f 60d7 	mov.w	r0, #1720	@ 0x6b8
 80093bc:	f000 fe0c 	bl	8009fd8 <SUBGRF_WriteRegister>
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_LSB, (uint8_t)seed );
 80093c0:	88fb      	ldrh	r3, [r7, #6]
 80093c2:	b2db      	uxtb	r3, r3
 80093c4:	4619      	mov	r1, r3
 80093c6:	f240 60b9 	movw	r0, #1721	@ 0x6b9
 80093ca:	f000 fe05 	bl	8009fd8 <SUBGRF_WriteRegister>
            break;
 80093ce:	e000      	b.n	80093d2 <SUBGRF_SetWhiteningSeed+0x5e>

        default:
            break;
 80093d0:	bf00      	nop
    }
}
 80093d2:	bf00      	nop
 80093d4:	3710      	adds	r7, #16
 80093d6:	46bd      	mov	sp, r7
 80093d8:	bd80      	pop	{r7, pc}

080093da <SUBGRF_GetRandom>:

uint32_t SUBGRF_GetRandom( void )
{
 80093da:	b580      	push	{r7, lr}
 80093dc:	b082      	sub	sp, #8
 80093de:	af00      	add	r7, sp, #0
    uint32_t number = 0;
 80093e0:	2300      	movs	r3, #0
 80093e2:	603b      	str	r3, [r7, #0]
    uint8_t regAnaLna = 0;
 80093e4:	2300      	movs	r3, #0
 80093e6:	71fb      	strb	r3, [r7, #7]
    uint8_t regAnaMixer = 0;
 80093e8:	2300      	movs	r3, #0
 80093ea:	71bb      	strb	r3, [r7, #6]

    regAnaLna = SUBGRF_ReadRegister( REG_ANA_LNA );
 80093ec:	f640 00e2 	movw	r0, #2274	@ 0x8e2
 80093f0:	f000 fe14 	bl	800a01c <SUBGRF_ReadRegister>
 80093f4:	4603      	mov	r3, r0
 80093f6:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna & ~( 1 << 0 ) );
 80093f8:	79fb      	ldrb	r3, [r7, #7]
 80093fa:	f023 0301 	bic.w	r3, r3, #1
 80093fe:	b2db      	uxtb	r3, r3
 8009400:	4619      	mov	r1, r3
 8009402:	f640 00e2 	movw	r0, #2274	@ 0x8e2
 8009406:	f000 fde7 	bl	8009fd8 <SUBGRF_WriteRegister>

    regAnaMixer = SUBGRF_ReadRegister( REG_ANA_MIXER );
 800940a:	f640 00e5 	movw	r0, #2277	@ 0x8e5
 800940e:	f000 fe05 	bl	800a01c <SUBGRF_ReadRegister>
 8009412:	4603      	mov	r3, r0
 8009414:	71bb      	strb	r3, [r7, #6]
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer & ~( 1 << 7 ) );
 8009416:	79bb      	ldrb	r3, [r7, #6]
 8009418:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800941c:	b2db      	uxtb	r3, r3
 800941e:	4619      	mov	r1, r3
 8009420:	f640 00e5 	movw	r0, #2277	@ 0x8e5
 8009424:	f000 fdd8 	bl	8009fd8 <SUBGRF_WriteRegister>

    // Set radio in continuous reception
    SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 8009428:	f06f 407f 	mvn.w	r0, #4278190080	@ 0xff000000
 800942c:	f000 f88c 	bl	8009548 <SUBGRF_SetRx>

    SUBGRF_ReadRegisters( RANDOM_NUMBER_GENERATORBASEADDR, ( uint8_t* )&number, 4 );
 8009430:	463b      	mov	r3, r7
 8009432:	2204      	movs	r2, #4
 8009434:	4619      	mov	r1, r3
 8009436:	f640 0019 	movw	r0, #2073	@ 0x819
 800943a:	f000 fe31 	bl	800a0a0 <SUBGRF_ReadRegisters>

    SUBGRF_SetStandby( STDBY_RC );
 800943e:	2000      	movs	r0, #0
 8009440:	f000 f846 	bl	80094d0 <SUBGRF_SetStandby>

    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna );
 8009444:	79fb      	ldrb	r3, [r7, #7]
 8009446:	4619      	mov	r1, r3
 8009448:	f640 00e2 	movw	r0, #2274	@ 0x8e2
 800944c:	f000 fdc4 	bl	8009fd8 <SUBGRF_WriteRegister>
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer );
 8009450:	79bb      	ldrb	r3, [r7, #6]
 8009452:	4619      	mov	r1, r3
 8009454:	f640 00e5 	movw	r0, #2277	@ 0x8e5
 8009458:	f000 fdbe 	bl	8009fd8 <SUBGRF_WriteRegister>

    return number;
 800945c:	683b      	ldr	r3, [r7, #0]
}
 800945e:	4618      	mov	r0, r3
 8009460:	3708      	adds	r7, #8
 8009462:	46bd      	mov	sp, r7
 8009464:	bd80      	pop	{r7, pc}
	...

08009468 <SUBGRF_SetSleep>:

void SUBGRF_SetSleep( SleepParams_t sleepConfig )
{
 8009468:	b580      	push	{r7, lr}
 800946a:	b084      	sub	sp, #16
 800946c:	af00      	add	r7, sp, #0
 800946e:	7138      	strb	r0, [r7, #4]
    /* switch the antenna OFF by SW */
    RBI_ConfigRFSwitch(RBI_SWITCH_OFF);
 8009470:	2000      	movs	r0, #0
 8009472:	f001 f95e 	bl	800a732 <RBI_ConfigRFSwitch>

    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 8009476:	2002      	movs	r0, #2
 8009478:	f000 ffc0 	bl	800a3fc <Radio_SMPS_Set>

    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 800947c:	793b      	ldrb	r3, [r7, #4]
 800947e:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8009482:	b2db      	uxtb	r3, r3
 8009484:	b25b      	sxtb	r3, r3
 8009486:	009b      	lsls	r3, r3, #2
 8009488:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 800948a:	793b      	ldrb	r3, [r7, #4]
 800948c:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8009490:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 8009492:	b25b      	sxtb	r3, r3
 8009494:	005b      	lsls	r3, r3, #1
 8009496:	b25b      	sxtb	r3, r3
 8009498:	4313      	orrs	r3, r2
 800949a:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )sleepConfig.Fields.WakeUpRTC ) );
 800949c:	793b      	ldrb	r3, [r7, #4]
 800949e:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80094a2:	b2db      	uxtb	r3, r3
 80094a4:	b25b      	sxtb	r3, r3
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 80094a6:	4313      	orrs	r3, r2
 80094a8:	b25b      	sxtb	r3, r3
 80094aa:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 80094ac:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_SET_SLEEP, &value, 1 );
 80094ae:	f107 030f 	add.w	r3, r7, #15
 80094b2:	2201      	movs	r2, #1
 80094b4:	4619      	mov	r1, r3
 80094b6:	2084      	movs	r0, #132	@ 0x84
 80094b8:	f000 fe58 	bl	800a16c <SUBGRF_WriteCommand>
    OperatingMode = MODE_SLEEP;
 80094bc:	4b03      	ldr	r3, [pc, #12]	@ (80094cc <SUBGRF_SetSleep+0x64>)
 80094be:	2200      	movs	r2, #0
 80094c0:	701a      	strb	r2, [r3, #0]
}
 80094c2:	bf00      	nop
 80094c4:	3710      	adds	r7, #16
 80094c6:	46bd      	mov	sp, r7
 80094c8:	bd80      	pop	{r7, pc}
 80094ca:	bf00      	nop
 80094cc:	20000334 	.word	0x20000334

080094d0 <SUBGRF_SetStandby>:

void SUBGRF_SetStandby( RadioStandbyModes_t standbyConfig )
{
 80094d0:	b580      	push	{r7, lr}
 80094d2:	b082      	sub	sp, #8
 80094d4:	af00      	add	r7, sp, #0
 80094d6:	4603      	mov	r3, r0
 80094d8:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_STANDBY, ( uint8_t* )&standbyConfig, 1 );
 80094da:	1dfb      	adds	r3, r7, #7
 80094dc:	2201      	movs	r2, #1
 80094de:	4619      	mov	r1, r3
 80094e0:	2080      	movs	r0, #128	@ 0x80
 80094e2:	f000 fe43 	bl	800a16c <SUBGRF_WriteCommand>
    if( standbyConfig == STDBY_RC )
 80094e6:	79fb      	ldrb	r3, [r7, #7]
 80094e8:	2b00      	cmp	r3, #0
 80094ea:	d103      	bne.n	80094f4 <SUBGRF_SetStandby+0x24>
    {
        OperatingMode = MODE_STDBY_RC;
 80094ec:	4b05      	ldr	r3, [pc, #20]	@ (8009504 <SUBGRF_SetStandby+0x34>)
 80094ee:	2201      	movs	r2, #1
 80094f0:	701a      	strb	r2, [r3, #0]
    }
    else
    {
        OperatingMode = MODE_STDBY_XOSC;
    }
}
 80094f2:	e002      	b.n	80094fa <SUBGRF_SetStandby+0x2a>
        OperatingMode = MODE_STDBY_XOSC;
 80094f4:	4b03      	ldr	r3, [pc, #12]	@ (8009504 <SUBGRF_SetStandby+0x34>)
 80094f6:	2202      	movs	r2, #2
 80094f8:	701a      	strb	r2, [r3, #0]
}
 80094fa:	bf00      	nop
 80094fc:	3708      	adds	r7, #8
 80094fe:	46bd      	mov	sp, r7
 8009500:	bd80      	pop	{r7, pc}
 8009502:	bf00      	nop
 8009504:	20000334 	.word	0x20000334

08009508 <SUBGRF_SetTx>:
    SUBGRF_WriteCommand( RADIO_SET_FS, 0, 0 );
    OperatingMode = MODE_FS;
}

void SUBGRF_SetTx( uint32_t timeout )
{
 8009508:	b580      	push	{r7, lr}
 800950a:	b084      	sub	sp, #16
 800950c:	af00      	add	r7, sp, #0
 800950e:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_TX;
 8009510:	4b0c      	ldr	r3, [pc, #48]	@ (8009544 <SUBGRF_SetTx+0x3c>)
 8009512:	2204      	movs	r2, #4
 8009514:	701a      	strb	r2, [r3, #0]

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	0c1b      	lsrs	r3, r3, #16
 800951a:	b2db      	uxtb	r3, r3
 800951c:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	0a1b      	lsrs	r3, r3, #8
 8009522:	b2db      	uxtb	r3, r3
 8009524:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	b2db      	uxtb	r3, r3
 800952a:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_TX, buf, 3 );
 800952c:	f107 030c 	add.w	r3, r7, #12
 8009530:	2203      	movs	r2, #3
 8009532:	4619      	mov	r1, r3
 8009534:	2083      	movs	r0, #131	@ 0x83
 8009536:	f000 fe19 	bl	800a16c <SUBGRF_WriteCommand>
}
 800953a:	bf00      	nop
 800953c:	3710      	adds	r7, #16
 800953e:	46bd      	mov	sp, r7
 8009540:	bd80      	pop	{r7, pc}
 8009542:	bf00      	nop
 8009544:	20000334 	.word	0x20000334

08009548 <SUBGRF_SetRx>:

void SUBGRF_SetRx( uint32_t timeout )
{
 8009548:	b580      	push	{r7, lr}
 800954a:	b084      	sub	sp, #16
 800954c:	af00      	add	r7, sp, #0
 800954e:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_RX;
 8009550:	4b0c      	ldr	r3, [pc, #48]	@ (8009584 <SUBGRF_SetRx+0x3c>)
 8009552:	2205      	movs	r2, #5
 8009554:	701a      	strb	r2, [r3, #0]

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	0c1b      	lsrs	r3, r3, #16
 800955a:	b2db      	uxtb	r3, r3
 800955c:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	0a1b      	lsrs	r3, r3, #8
 8009562:	b2db      	uxtb	r3, r3
 8009564:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	b2db      	uxtb	r3, r3
 800956a:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 800956c:	f107 030c 	add.w	r3, r7, #12
 8009570:	2203      	movs	r2, #3
 8009572:	4619      	mov	r1, r3
 8009574:	2082      	movs	r0, #130	@ 0x82
 8009576:	f000 fdf9 	bl	800a16c <SUBGRF_WriteCommand>
}
 800957a:	bf00      	nop
 800957c:	3710      	adds	r7, #16
 800957e:	46bd      	mov	sp, r7
 8009580:	bd80      	pop	{r7, pc}
 8009582:	bf00      	nop
 8009584:	20000334 	.word	0x20000334

08009588 <SUBGRF_SetRxBoosted>:

void SUBGRF_SetRxBoosted( uint32_t timeout )
{
 8009588:	b580      	push	{r7, lr}
 800958a:	b084      	sub	sp, #16
 800958c:	af00      	add	r7, sp, #0
 800958e:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_RX;
 8009590:	4b0e      	ldr	r3, [pc, #56]	@ (80095cc <SUBGRF_SetRxBoosted+0x44>)
 8009592:	2205      	movs	r2, #5
 8009594:	701a      	strb	r2, [r3, #0]

    SUBGRF_WriteRegister( REG_RX_GAIN, 0x97 ); // max LNA gain, increase current by ~2mA for around ~3dB in sensitivity
 8009596:	2197      	movs	r1, #151	@ 0x97
 8009598:	f640 00ac 	movw	r0, #2220	@ 0x8ac
 800959c:	f000 fd1c 	bl	8009fd8 <SUBGRF_WriteRegister>

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	0c1b      	lsrs	r3, r3, #16
 80095a4:	b2db      	uxtb	r3, r3
 80095a6:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	0a1b      	lsrs	r3, r3, #8
 80095ac:	b2db      	uxtb	r3, r3
 80095ae:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	b2db      	uxtb	r3, r3
 80095b4:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 80095b6:	f107 030c 	add.w	r3, r7, #12
 80095ba:	2203      	movs	r2, #3
 80095bc:	4619      	mov	r1, r3
 80095be:	2082      	movs	r0, #130	@ 0x82
 80095c0:	f000 fdd4 	bl	800a16c <SUBGRF_WriteCommand>
}
 80095c4:	bf00      	nop
 80095c6:	3710      	adds	r7, #16
 80095c8:	46bd      	mov	sp, r7
 80095ca:	bd80      	pop	{r7, pc}
 80095cc:	20000334 	.word	0x20000334

080095d0 <SUBGRF_SetRxDutyCycle>:

void SUBGRF_SetRxDutyCycle( uint32_t rxTime, uint32_t sleepTime )
{
 80095d0:	b580      	push	{r7, lr}
 80095d2:	b084      	sub	sp, #16
 80095d4:	af00      	add	r7, sp, #0
 80095d6:	6078      	str	r0, [r7, #4]
 80095d8:	6039      	str	r1, [r7, #0]
    uint8_t buf[6];

    buf[0] = ( uint8_t )( ( rxTime >> 16 ) & 0xFF );
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	0c1b      	lsrs	r3, r3, #16
 80095de:	b2db      	uxtb	r3, r3
 80095e0:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( ( rxTime >> 8 ) & 0xFF );
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	0a1b      	lsrs	r3, r3, #8
 80095e6:	b2db      	uxtb	r3, r3
 80095e8:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( rxTime & 0xFF );
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	b2db      	uxtb	r3, r3
 80095ee:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( ( sleepTime >> 16 ) & 0xFF );
 80095f0:	683b      	ldr	r3, [r7, #0]
 80095f2:	0c1b      	lsrs	r3, r3, #16
 80095f4:	b2db      	uxtb	r3, r3
 80095f6:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( ( sleepTime >> 8 ) & 0xFF );
 80095f8:	683b      	ldr	r3, [r7, #0]
 80095fa:	0a1b      	lsrs	r3, r3, #8
 80095fc:	b2db      	uxtb	r3, r3
 80095fe:	733b      	strb	r3, [r7, #12]
    buf[5] = ( uint8_t )( sleepTime & 0xFF );
 8009600:	683b      	ldr	r3, [r7, #0]
 8009602:	b2db      	uxtb	r3, r3
 8009604:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_RXDUTYCYCLE, buf, 6 );
 8009606:	f107 0308 	add.w	r3, r7, #8
 800960a:	2206      	movs	r2, #6
 800960c:	4619      	mov	r1, r3
 800960e:	2094      	movs	r0, #148	@ 0x94
 8009610:	f000 fdac 	bl	800a16c <SUBGRF_WriteCommand>
    OperatingMode = MODE_RX_DC;
 8009614:	4b03      	ldr	r3, [pc, #12]	@ (8009624 <SUBGRF_SetRxDutyCycle+0x54>)
 8009616:	2206      	movs	r2, #6
 8009618:	701a      	strb	r2, [r3, #0]
}
 800961a:	bf00      	nop
 800961c:	3710      	adds	r7, #16
 800961e:	46bd      	mov	sp, r7
 8009620:	bd80      	pop	{r7, pc}
 8009622:	bf00      	nop
 8009624:	20000334 	.word	0x20000334

08009628 <SUBGRF_SetCad>:

void SUBGRF_SetCad( void )
{
 8009628:	b580      	push	{r7, lr}
 800962a:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_CAD, 0, 0 );
 800962c:	2200      	movs	r2, #0
 800962e:	2100      	movs	r1, #0
 8009630:	20c5      	movs	r0, #197	@ 0xc5
 8009632:	f000 fd9b 	bl	800a16c <SUBGRF_WriteCommand>
    OperatingMode = MODE_CAD;
 8009636:	4b02      	ldr	r3, [pc, #8]	@ (8009640 <SUBGRF_SetCad+0x18>)
 8009638:	2207      	movs	r2, #7
 800963a:	701a      	strb	r2, [r3, #0]
}
 800963c:	bf00      	nop
 800963e:	bd80      	pop	{r7, pc}
 8009640:	20000334 	.word	0x20000334

08009644 <SUBGRF_SetTxContinuousWave>:

void SUBGRF_SetTxContinuousWave( void )
{
 8009644:	b580      	push	{r7, lr}
 8009646:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSWAVE, 0, 0 );
 8009648:	2200      	movs	r2, #0
 800964a:	2100      	movs	r1, #0
 800964c:	20d1      	movs	r0, #209	@ 0xd1
 800964e:	f000 fd8d 	bl	800a16c <SUBGRF_WriteCommand>
}
 8009652:	bf00      	nop
 8009654:	bd80      	pop	{r7, pc}

08009656 <SUBGRF_SetTxInfinitePreamble>:

void SUBGRF_SetTxInfinitePreamble( void )
{
 8009656:	b580      	push	{r7, lr}
 8009658:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSPREAMBLE, 0, 0 );
 800965a:	2200      	movs	r2, #0
 800965c:	2100      	movs	r1, #0
 800965e:	20d2      	movs	r0, #210	@ 0xd2
 8009660:	f000 fd84 	bl	800a16c <SUBGRF_WriteCommand>
}
 8009664:	bf00      	nop
 8009666:	bd80      	pop	{r7, pc}

08009668 <SUBGRF_SetStopRxTimerOnPreambleDetect>:

void SUBGRF_SetStopRxTimerOnPreambleDetect( bool enable )
{
 8009668:	b580      	push	{r7, lr}
 800966a:	b082      	sub	sp, #8
 800966c:	af00      	add	r7, sp, #0
 800966e:	4603      	mov	r3, r0
 8009670:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_STOPRXTIMERONPREAMBLE, ( uint8_t* )&enable, 1 );
 8009672:	1dfb      	adds	r3, r7, #7
 8009674:	2201      	movs	r2, #1
 8009676:	4619      	mov	r1, r3
 8009678:	209f      	movs	r0, #159	@ 0x9f
 800967a:	f000 fd77 	bl	800a16c <SUBGRF_WriteCommand>
}
 800967e:	bf00      	nop
 8009680:	3708      	adds	r7, #8
 8009682:	46bd      	mov	sp, r7
 8009684:	bd80      	pop	{r7, pc}

08009686 <SUBGRF_SetLoRaSymbNumTimeout>:

void SUBGRF_SetLoRaSymbNumTimeout( uint8_t symbNum )
{
 8009686:	b580      	push	{r7, lr}
 8009688:	b084      	sub	sp, #16
 800968a:	af00      	add	r7, sp, #0
 800968c:	4603      	mov	r3, r0
 800968e:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_LORASYMBTIMEOUT, &symbNum, 1 );
 8009690:	1dfb      	adds	r3, r7, #7
 8009692:	2201      	movs	r2, #1
 8009694:	4619      	mov	r1, r3
 8009696:	20a0      	movs	r0, #160	@ 0xa0
 8009698:	f000 fd68 	bl	800a16c <SUBGRF_WriteCommand>

    if( symbNum >= 64 )
 800969c:	79fb      	ldrb	r3, [r7, #7]
 800969e:	2b3f      	cmp	r3, #63	@ 0x3f
 80096a0:	d91c      	bls.n	80096dc <SUBGRF_SetLoRaSymbNumTimeout+0x56>
    {
        uint8_t mant = symbNum >> 1;
 80096a2:	79fb      	ldrb	r3, [r7, #7]
 80096a4:	085b      	lsrs	r3, r3, #1
 80096a6:	73fb      	strb	r3, [r7, #15]
        uint8_t exp  = 0;
 80096a8:	2300      	movs	r3, #0
 80096aa:	73bb      	strb	r3, [r7, #14]
        uint8_t reg  = 0;
 80096ac:	2300      	movs	r3, #0
 80096ae:	737b      	strb	r3, [r7, #13]

        while( mant > 31 )
 80096b0:	e005      	b.n	80096be <SUBGRF_SetLoRaSymbNumTimeout+0x38>
        {
            mant >>= 2;
 80096b2:	7bfb      	ldrb	r3, [r7, #15]
 80096b4:	089b      	lsrs	r3, r3, #2
 80096b6:	73fb      	strb	r3, [r7, #15]
            exp++;
 80096b8:	7bbb      	ldrb	r3, [r7, #14]
 80096ba:	3301      	adds	r3, #1
 80096bc:	73bb      	strb	r3, [r7, #14]
        while( mant > 31 )
 80096be:	7bfb      	ldrb	r3, [r7, #15]
 80096c0:	2b1f      	cmp	r3, #31
 80096c2:	d8f6      	bhi.n	80096b2 <SUBGRF_SetLoRaSymbNumTimeout+0x2c>
        }

        reg = exp + ( mant << 3 );
 80096c4:	7bfb      	ldrb	r3, [r7, #15]
 80096c6:	00db      	lsls	r3, r3, #3
 80096c8:	b2da      	uxtb	r2, r3
 80096ca:	7bbb      	ldrb	r3, [r7, #14]
 80096cc:	4413      	add	r3, r2
 80096ce:	737b      	strb	r3, [r7, #13]
        SUBGRF_WriteRegister( REG_LR_SYNCH_TIMEOUT, reg );
 80096d0:	7b7b      	ldrb	r3, [r7, #13]
 80096d2:	4619      	mov	r1, r3
 80096d4:	f240 7006 	movw	r0, #1798	@ 0x706
 80096d8:	f000 fc7e 	bl	8009fd8 <SUBGRF_WriteRegister>
    }
}
 80096dc:	bf00      	nop
 80096de:	3710      	adds	r7, #16
 80096e0:	46bd      	mov	sp, r7
 80096e2:	bd80      	pop	{r7, pc}

080096e4 <SUBGRF_SetRegulatorMode>:

void SUBGRF_SetRegulatorMode( void )
{
 80096e4:	b580      	push	{r7, lr}
 80096e6:	b082      	sub	sp, #8
 80096e8:	af00      	add	r7, sp, #0
    RadioRegulatorMode_t mode;

    if ( ( 1UL == RBI_IsDCDC() ) && ( 1UL == DCDC_ENABLE ) )
 80096ea:	f001 f83e 	bl	800a76a <RBI_IsDCDC>
 80096ee:	4603      	mov	r3, r0
 80096f0:	2b01      	cmp	r3, #1
 80096f2:	d102      	bne.n	80096fa <SUBGRF_SetRegulatorMode+0x16>
    {
        mode = USE_DCDC ;
 80096f4:	2301      	movs	r3, #1
 80096f6:	71fb      	strb	r3, [r7, #7]
 80096f8:	e001      	b.n	80096fe <SUBGRF_SetRegulatorMode+0x1a>
    }
    else
    {
        mode = USE_LDO ;
 80096fa:	2300      	movs	r3, #0
 80096fc:	71fb      	strb	r3, [r7, #7]
    }
    SUBGRF_WriteCommand( RADIO_SET_REGULATORMODE, ( uint8_t* )&mode, 1 );
 80096fe:	1dfb      	adds	r3, r7, #7
 8009700:	2201      	movs	r2, #1
 8009702:	4619      	mov	r1, r3
 8009704:	2096      	movs	r0, #150	@ 0x96
 8009706:	f000 fd31 	bl	800a16c <SUBGRF_WriteCommand>
}
 800970a:	bf00      	nop
 800970c:	3708      	adds	r7, #8
 800970e:	46bd      	mov	sp, r7
 8009710:	bd80      	pop	{r7, pc}

08009712 <SUBGRF_Calibrate>:

void SUBGRF_Calibrate( CalibrationParams_t calibParam )
{
 8009712:	b580      	push	{r7, lr}
 8009714:	b084      	sub	sp, #16
 8009716:	af00      	add	r7, sp, #0
 8009718:	7138      	strb	r0, [r7, #4]
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 800971a:	793b      	ldrb	r3, [r7, #4]
 800971c:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8009720:	b2db      	uxtb	r3, r3
 8009722:	b25b      	sxtb	r3, r3
 8009724:	019b      	lsls	r3, r3, #6
 8009726:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 8009728:	793b      	ldrb	r3, [r7, #4]
 800972a:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800972e:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 8009730:	b25b      	sxtb	r3, r3
 8009732:	015b      	lsls	r3, r3, #5
 8009734:	b25b      	sxtb	r3, r3
 8009736:	4313      	orrs	r3, r2
 8009738:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 800973a:	793b      	ldrb	r3, [r7, #4]
 800973c:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8009740:	b2db      	uxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 8009742:	b25b      	sxtb	r3, r3
 8009744:	011b      	lsls	r3, r3, #4
 8009746:	b25b      	sxtb	r3, r3
 8009748:	4313      	orrs	r3, r2
 800974a:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 800974c:	793b      	ldrb	r3, [r7, #4]
 800974e:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8009752:	b2db      	uxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 8009754:	b25b      	sxtb	r3, r3
 8009756:	00db      	lsls	r3, r3, #3
 8009758:	b25b      	sxtb	r3, r3
 800975a:	4313      	orrs	r3, r2
 800975c:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 800975e:	793b      	ldrb	r3, [r7, #4]
 8009760:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8009764:	b2db      	uxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 8009766:	b25b      	sxtb	r3, r3
 8009768:	009b      	lsls	r3, r3, #2
 800976a:	b25b      	sxtb	r3, r3
 800976c:	4313      	orrs	r3, r2
 800976e:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 8009770:	793b      	ldrb	r3, [r7, #4]
 8009772:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8009776:	b2db      	uxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 8009778:	b25b      	sxtb	r3, r3
 800977a:	005b      	lsls	r3, r3, #1
 800977c:	b25b      	sxtb	r3, r3
 800977e:	4313      	orrs	r3, r2
 8009780:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.RC64KEnable ) );
 8009782:	793b      	ldrb	r3, [r7, #4]
 8009784:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8009788:	b2db      	uxtb	r3, r3
 800978a:	b25b      	sxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 800978c:	4313      	orrs	r3, r2
 800978e:	b25b      	sxtb	r3, r3
 8009790:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 8009792:	73fb      	strb	r3, [r7, #15]

    SUBGRF_WriteCommand( RADIO_CALIBRATE, &value, 1 );
 8009794:	f107 030f 	add.w	r3, r7, #15
 8009798:	2201      	movs	r2, #1
 800979a:	4619      	mov	r1, r3
 800979c:	2089      	movs	r0, #137	@ 0x89
 800979e:	f000 fce5 	bl	800a16c <SUBGRF_WriteCommand>
}
 80097a2:	bf00      	nop
 80097a4:	3710      	adds	r7, #16
 80097a6:	46bd      	mov	sp, r7
 80097a8:	bd80      	pop	{r7, pc}
	...

080097ac <SUBGRF_CalibrateImage>:

void SUBGRF_CalibrateImage( uint32_t freq )
{
 80097ac:	b580      	push	{r7, lr}
 80097ae:	b084      	sub	sp, #16
 80097b0:	af00      	add	r7, sp, #0
 80097b2:	6078      	str	r0, [r7, #4]
    uint8_t calFreq[2];

    if( freq > 900000000 )
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	4a1d      	ldr	r2, [pc, #116]	@ (800982c <SUBGRF_CalibrateImage+0x80>)
 80097b8:	4293      	cmp	r3, r2
 80097ba:	d904      	bls.n	80097c6 <SUBGRF_CalibrateImage+0x1a>
    {
        calFreq[0] = 0xE1;
 80097bc:	23e1      	movs	r3, #225	@ 0xe1
 80097be:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xE9;
 80097c0:	23e9      	movs	r3, #233	@ 0xe9
 80097c2:	737b      	strb	r3, [r7, #13]
 80097c4:	e027      	b.n	8009816 <SUBGRF_CalibrateImage+0x6a>
    }
    else if( freq > 850000000 )
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	4a19      	ldr	r2, [pc, #100]	@ (8009830 <SUBGRF_CalibrateImage+0x84>)
 80097ca:	4293      	cmp	r3, r2
 80097cc:	d904      	bls.n	80097d8 <SUBGRF_CalibrateImage+0x2c>
    {
        calFreq[0] = 0xD7;
 80097ce:	23d7      	movs	r3, #215	@ 0xd7
 80097d0:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xDB;
 80097d2:	23db      	movs	r3, #219	@ 0xdb
 80097d4:	737b      	strb	r3, [r7, #13]
 80097d6:	e01e      	b.n	8009816 <SUBGRF_CalibrateImage+0x6a>
    }
    else if( freq > 770000000 )
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	4a16      	ldr	r2, [pc, #88]	@ (8009834 <SUBGRF_CalibrateImage+0x88>)
 80097dc:	4293      	cmp	r3, r2
 80097de:	d904      	bls.n	80097ea <SUBGRF_CalibrateImage+0x3e>
    {
        calFreq[0] = 0xC1;
 80097e0:	23c1      	movs	r3, #193	@ 0xc1
 80097e2:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xC5;
 80097e4:	23c5      	movs	r3, #197	@ 0xc5
 80097e6:	737b      	strb	r3, [r7, #13]
 80097e8:	e015      	b.n	8009816 <SUBGRF_CalibrateImage+0x6a>
    }
    else if( freq > 460000000 )
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	4a12      	ldr	r2, [pc, #72]	@ (8009838 <SUBGRF_CalibrateImage+0x8c>)
 80097ee:	4293      	cmp	r3, r2
 80097f0:	d904      	bls.n	80097fc <SUBGRF_CalibrateImage+0x50>
    {
        calFreq[0] = 0x75;
 80097f2:	2375      	movs	r3, #117	@ 0x75
 80097f4:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x81;
 80097f6:	2381      	movs	r3, #129	@ 0x81
 80097f8:	737b      	strb	r3, [r7, #13]
 80097fa:	e00c      	b.n	8009816 <SUBGRF_CalibrateImage+0x6a>
    }
    else if( freq > 425000000 )
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	4a0f      	ldr	r2, [pc, #60]	@ (800983c <SUBGRF_CalibrateImage+0x90>)
 8009800:	4293      	cmp	r3, r2
 8009802:	d904      	bls.n	800980e <SUBGRF_CalibrateImage+0x62>
    {
        calFreq[0] = 0x6B;
 8009804:	236b      	movs	r3, #107	@ 0x6b
 8009806:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x6F;
 8009808:	236f      	movs	r3, #111	@ 0x6f
 800980a:	737b      	strb	r3, [r7, #13]
 800980c:	e003      	b.n	8009816 <SUBGRF_CalibrateImage+0x6a>
    }
    else /* freq <= 425000000*/
    {
        /* [ 156MHz - 171MHz ] */
        calFreq[0] = 0x29;
 800980e:	2329      	movs	r3, #41	@ 0x29
 8009810:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x2B ;
 8009812:	232b      	movs	r3, #43	@ 0x2b
 8009814:	737b      	strb	r3, [r7, #13]
    }
    SUBGRF_WriteCommand( RADIO_CALIBRATEIMAGE, calFreq, 2 );
 8009816:	f107 030c 	add.w	r3, r7, #12
 800981a:	2202      	movs	r2, #2
 800981c:	4619      	mov	r1, r3
 800981e:	2098      	movs	r0, #152	@ 0x98
 8009820:	f000 fca4 	bl	800a16c <SUBGRF_WriteCommand>
}
 8009824:	bf00      	nop
 8009826:	3710      	adds	r7, #16
 8009828:	46bd      	mov	sp, r7
 800982a:	bd80      	pop	{r7, pc}
 800982c:	35a4e900 	.word	0x35a4e900
 8009830:	32a9f880 	.word	0x32a9f880
 8009834:	2de54480 	.word	0x2de54480
 8009838:	1b6b0b00 	.word	0x1b6b0b00
 800983c:	1954fc40 	.word	0x1954fc40

08009840 <SUBGRF_SetPaConfig>:

void SUBGRF_SetPaConfig( uint8_t paDutyCycle, uint8_t hpMax, uint8_t deviceSel, uint8_t paLut )
{
 8009840:	b590      	push	{r4, r7, lr}
 8009842:	b085      	sub	sp, #20
 8009844:	af00      	add	r7, sp, #0
 8009846:	4604      	mov	r4, r0
 8009848:	4608      	mov	r0, r1
 800984a:	4611      	mov	r1, r2
 800984c:	461a      	mov	r2, r3
 800984e:	4623      	mov	r3, r4
 8009850:	71fb      	strb	r3, [r7, #7]
 8009852:	4603      	mov	r3, r0
 8009854:	71bb      	strb	r3, [r7, #6]
 8009856:	460b      	mov	r3, r1
 8009858:	717b      	strb	r3, [r7, #5]
 800985a:	4613      	mov	r3, r2
 800985c:	713b      	strb	r3, [r7, #4]
    uint8_t buf[4];

    buf[0] = paDutyCycle;
 800985e:	79fb      	ldrb	r3, [r7, #7]
 8009860:	733b      	strb	r3, [r7, #12]
    buf[1] = hpMax;
 8009862:	79bb      	ldrb	r3, [r7, #6]
 8009864:	737b      	strb	r3, [r7, #13]
    buf[2] = deviceSel;
 8009866:	797b      	ldrb	r3, [r7, #5]
 8009868:	73bb      	strb	r3, [r7, #14]
    buf[3] = paLut;
 800986a:	793b      	ldrb	r3, [r7, #4]
 800986c:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_SET_PACONFIG, buf, 4 );
 800986e:	f107 030c 	add.w	r3, r7, #12
 8009872:	2204      	movs	r2, #4
 8009874:	4619      	mov	r1, r3
 8009876:	2095      	movs	r0, #149	@ 0x95
 8009878:	f000 fc78 	bl	800a16c <SUBGRF_WriteCommand>
}
 800987c:	bf00      	nop
 800987e:	3714      	adds	r7, #20
 8009880:	46bd      	mov	sp, r7
 8009882:	bd90      	pop	{r4, r7, pc}

08009884 <SUBGRF_SetDioIrqParams>:
{
    SUBGRF_WriteCommand( RADIO_SET_TXFALLBACKMODE, &fallbackMode, 1 );
}

void SUBGRF_SetDioIrqParams( uint16_t irqMask, uint16_t dio1Mask, uint16_t dio2Mask, uint16_t dio3Mask )
{
 8009884:	b590      	push	{r4, r7, lr}
 8009886:	b085      	sub	sp, #20
 8009888:	af00      	add	r7, sp, #0
 800988a:	4604      	mov	r4, r0
 800988c:	4608      	mov	r0, r1
 800988e:	4611      	mov	r1, r2
 8009890:	461a      	mov	r2, r3
 8009892:	4623      	mov	r3, r4
 8009894:	80fb      	strh	r3, [r7, #6]
 8009896:	4603      	mov	r3, r0
 8009898:	80bb      	strh	r3, [r7, #4]
 800989a:	460b      	mov	r3, r1
 800989c:	807b      	strh	r3, [r7, #2]
 800989e:	4613      	mov	r3, r2
 80098a0:	803b      	strh	r3, [r7, #0]
    uint8_t buf[8];

    buf[0] = ( uint8_t )( ( irqMask >> 8 ) & 0x00FF );
 80098a2:	88fb      	ldrh	r3, [r7, #6]
 80098a4:	0a1b      	lsrs	r3, r3, #8
 80098a6:	b29b      	uxth	r3, r3
 80098a8:	b2db      	uxtb	r3, r3
 80098aa:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( irqMask & 0x00FF );
 80098ac:	88fb      	ldrh	r3, [r7, #6]
 80098ae:	b2db      	uxtb	r3, r3
 80098b0:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( ( dio1Mask >> 8 ) & 0x00FF );
 80098b2:	88bb      	ldrh	r3, [r7, #4]
 80098b4:	0a1b      	lsrs	r3, r3, #8
 80098b6:	b29b      	uxth	r3, r3
 80098b8:	b2db      	uxtb	r3, r3
 80098ba:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( dio1Mask & 0x00FF );
 80098bc:	88bb      	ldrh	r3, [r7, #4]
 80098be:	b2db      	uxtb	r3, r3
 80098c0:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( ( dio2Mask >> 8 ) & 0x00FF );
 80098c2:	887b      	ldrh	r3, [r7, #2]
 80098c4:	0a1b      	lsrs	r3, r3, #8
 80098c6:	b29b      	uxth	r3, r3
 80098c8:	b2db      	uxtb	r3, r3
 80098ca:	733b      	strb	r3, [r7, #12]
    buf[5] = ( uint8_t )( dio2Mask & 0x00FF );
 80098cc:	887b      	ldrh	r3, [r7, #2]
 80098ce:	b2db      	uxtb	r3, r3
 80098d0:	737b      	strb	r3, [r7, #13]
    buf[6] = ( uint8_t )( ( dio3Mask >> 8 ) & 0x00FF );
 80098d2:	883b      	ldrh	r3, [r7, #0]
 80098d4:	0a1b      	lsrs	r3, r3, #8
 80098d6:	b29b      	uxth	r3, r3
 80098d8:	b2db      	uxtb	r3, r3
 80098da:	73bb      	strb	r3, [r7, #14]
    buf[7] = ( uint8_t )( dio3Mask & 0x00FF );
 80098dc:	883b      	ldrh	r3, [r7, #0]
 80098de:	b2db      	uxtb	r3, r3
 80098e0:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_CFG_DIOIRQ, buf, 8 );
 80098e2:	f107 0308 	add.w	r3, r7, #8
 80098e6:	2208      	movs	r2, #8
 80098e8:	4619      	mov	r1, r3
 80098ea:	2008      	movs	r0, #8
 80098ec:	f000 fc3e 	bl	800a16c <SUBGRF_WriteCommand>
}
 80098f0:	bf00      	nop
 80098f2:	3714      	adds	r7, #20
 80098f4:	46bd      	mov	sp, r7
 80098f6:	bd90      	pop	{r4, r7, pc}

080098f8 <SUBGRF_SetTcxoMode>:
    SUBGRF_ReadCommand( RADIO_GET_IRQSTATUS, irqStatus, 2 );
    return ( irqStatus[0] << 8 ) | irqStatus[1];
}

void SUBGRF_SetTcxoMode (RadioTcxoCtrlVoltage_t tcxoVoltage, uint32_t timeout )
{
 80098f8:	b580      	push	{r7, lr}
 80098fa:	b084      	sub	sp, #16
 80098fc:	af00      	add	r7, sp, #0
 80098fe:	4603      	mov	r3, r0
 8009900:	6039      	str	r1, [r7, #0]
 8009902:	71fb      	strb	r3, [r7, #7]
    uint8_t buf[4];

    buf[0] = tcxoVoltage & 0x07;
 8009904:	79fb      	ldrb	r3, [r7, #7]
 8009906:	f003 0307 	and.w	r3, r3, #7
 800990a:	b2db      	uxtb	r3, r3
 800990c:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 800990e:	683b      	ldr	r3, [r7, #0]
 8009910:	0c1b      	lsrs	r3, r3, #16
 8009912:	b2db      	uxtb	r3, r3
 8009914:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 8009916:	683b      	ldr	r3, [r7, #0]
 8009918:	0a1b      	lsrs	r3, r3, #8
 800991a:	b2db      	uxtb	r3, r3
 800991c:	73bb      	strb	r3, [r7, #14]
    buf[3] = ( uint8_t )( timeout & 0xFF );
 800991e:	683b      	ldr	r3, [r7, #0]
 8009920:	b2db      	uxtb	r3, r3
 8009922:	73fb      	strb	r3, [r7, #15]

    SUBGRF_WriteCommand( RADIO_SET_TCXOMODE, buf, 4 );
 8009924:	f107 030c 	add.w	r3, r7, #12
 8009928:	2204      	movs	r2, #4
 800992a:	4619      	mov	r1, r3
 800992c:	2097      	movs	r0, #151	@ 0x97
 800992e:	f000 fc1d 	bl	800a16c <SUBGRF_WriteCommand>
}
 8009932:	bf00      	nop
 8009934:	3710      	adds	r7, #16
 8009936:	46bd      	mov	sp, r7
 8009938:	bd80      	pop	{r7, pc}
	...

0800993c <SUBGRF_SetRfFrequency>:

void SUBGRF_SetRfFrequency( uint32_t frequency )
{
 800993c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8009940:	b084      	sub	sp, #16
 8009942:	af00      	add	r7, sp, #0
 8009944:	6078      	str	r0, [r7, #4]
    uint8_t buf[4];
    uint32_t chan = 0;
 8009946:	2300      	movs	r3, #0
 8009948:	60fb      	str	r3, [r7, #12]

    if( ImageCalibrated == false )
 800994a:	4b1d      	ldr	r3, [pc, #116]	@ (80099c0 <SUBGRF_SetRfFrequency+0x84>)
 800994c:	781b      	ldrb	r3, [r3, #0]
 800994e:	f083 0301 	eor.w	r3, r3, #1
 8009952:	b2db      	uxtb	r3, r3
 8009954:	2b00      	cmp	r3, #0
 8009956:	d005      	beq.n	8009964 <SUBGRF_SetRfFrequency+0x28>
    {
        SUBGRF_CalibrateImage( frequency );
 8009958:	6878      	ldr	r0, [r7, #4]
 800995a:	f7ff ff27 	bl	80097ac <SUBGRF_CalibrateImage>
        ImageCalibrated = true;
 800995e:	4b18      	ldr	r3, [pc, #96]	@ (80099c0 <SUBGRF_SetRfFrequency+0x84>)
 8009960:	2201      	movs	r2, #1
 8009962:	701a      	strb	r2, [r3, #0]
    }
    SX_FREQ_TO_CHANNEL(chan, frequency);
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	2200      	movs	r2, #0
 8009968:	461c      	mov	r4, r3
 800996a:	4615      	mov	r5, r2
 800996c:	ea4f 19d4 	mov.w	r9, r4, lsr #7
 8009970:	ea4f 6844 	mov.w	r8, r4, lsl #25
 8009974:	4a13      	ldr	r2, [pc, #76]	@ (80099c4 <SUBGRF_SetRfFrequency+0x88>)
 8009976:	f04f 0300 	mov.w	r3, #0
 800997a:	4640      	mov	r0, r8
 800997c:	4649      	mov	r1, r9
 800997e:	f7f6 fc03 	bl	8000188 <__aeabi_uldivmod>
 8009982:	4602      	mov	r2, r0
 8009984:	460b      	mov	r3, r1
 8009986:	4613      	mov	r3, r2
 8009988:	60fb      	str	r3, [r7, #12]
    buf[0] = ( uint8_t )( ( chan >> 24 ) & 0xFF );
 800998a:	68fb      	ldr	r3, [r7, #12]
 800998c:	0e1b      	lsrs	r3, r3, #24
 800998e:	b2db      	uxtb	r3, r3
 8009990:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( ( chan >> 16 ) & 0xFF );
 8009992:	68fb      	ldr	r3, [r7, #12]
 8009994:	0c1b      	lsrs	r3, r3, #16
 8009996:	b2db      	uxtb	r3, r3
 8009998:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( ( chan >> 8 ) & 0xFF );
 800999a:	68fb      	ldr	r3, [r7, #12]
 800999c:	0a1b      	lsrs	r3, r3, #8
 800999e:	b2db      	uxtb	r3, r3
 80099a0:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( chan & 0xFF );
 80099a2:	68fb      	ldr	r3, [r7, #12]
 80099a4:	b2db      	uxtb	r3, r3
 80099a6:	72fb      	strb	r3, [r7, #11]
    SUBGRF_WriteCommand( RADIO_SET_RFFREQUENCY, buf, 4 );
 80099a8:	f107 0308 	add.w	r3, r7, #8
 80099ac:	2204      	movs	r2, #4
 80099ae:	4619      	mov	r1, r3
 80099b0:	2086      	movs	r0, #134	@ 0x86
 80099b2:	f000 fbdb 	bl	800a16c <SUBGRF_WriteCommand>
}
 80099b6:	bf00      	nop
 80099b8:	3710      	adds	r7, #16
 80099ba:	46bd      	mov	sp, r7
 80099bc:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80099c0:	2000033c 	.word	0x2000033c
 80099c4:	01e84800 	.word	0x01e84800

080099c8 <SUBGRF_SetPacketType>:

void SUBGRF_SetPacketType( RadioPacketTypes_t packetType )
{
 80099c8:	b580      	push	{r7, lr}
 80099ca:	b082      	sub	sp, #8
 80099cc:	af00      	add	r7, sp, #0
 80099ce:	4603      	mov	r3, r0
 80099d0:	71fb      	strb	r3, [r7, #7]
    // Save packet type internally to avoid questioning the radio
    PacketType = packetType;
 80099d2:	79fa      	ldrb	r2, [r7, #7]
 80099d4:	4b09      	ldr	r3, [pc, #36]	@ (80099fc <SUBGRF_SetPacketType+0x34>)
 80099d6:	701a      	strb	r2, [r3, #0]

    if( packetType == PACKET_TYPE_GFSK )
 80099d8:	79fb      	ldrb	r3, [r7, #7]
 80099da:	2b00      	cmp	r3, #0
 80099dc:	d104      	bne.n	80099e8 <SUBGRF_SetPacketType+0x20>
    {
        SUBGRF_WriteRegister( REG_BIT_SYNC, 0x00 );
 80099de:	2100      	movs	r1, #0
 80099e0:	f240 60ac 	movw	r0, #1708	@ 0x6ac
 80099e4:	f000 faf8 	bl	8009fd8 <SUBGRF_WriteRegister>
    }
    SUBGRF_WriteCommand( RADIO_SET_PACKETTYPE, ( uint8_t* )&packetType, 1 );
 80099e8:	1dfb      	adds	r3, r7, #7
 80099ea:	2201      	movs	r2, #1
 80099ec:	4619      	mov	r1, r3
 80099ee:	208a      	movs	r0, #138	@ 0x8a
 80099f0:	f000 fbbc 	bl	800a16c <SUBGRF_WriteCommand>
}
 80099f4:	bf00      	nop
 80099f6:	3708      	adds	r7, #8
 80099f8:	46bd      	mov	sp, r7
 80099fa:	bd80      	pop	{r7, pc}
 80099fc:	20000335 	.word	0x20000335

08009a00 <SUBGRF_GetPacketType>:

RadioPacketTypes_t SUBGRF_GetPacketType( void )
{
 8009a00:	b480      	push	{r7}
 8009a02:	af00      	add	r7, sp, #0
    return PacketType;
 8009a04:	4b02      	ldr	r3, [pc, #8]	@ (8009a10 <SUBGRF_GetPacketType+0x10>)
 8009a06:	781b      	ldrb	r3, [r3, #0]
}
 8009a08:	4618      	mov	r0, r3
 8009a0a:	46bd      	mov	sp, r7
 8009a0c:	bc80      	pop	{r7}
 8009a0e:	4770      	bx	lr
 8009a10:	20000335 	.word	0x20000335

08009a14 <SUBGRF_SetTxParams>:

void SUBGRF_SetTxParams( uint8_t paSelect, int8_t power, RadioRampTimes_t rampTime )
{
 8009a14:	b580      	push	{r7, lr}
 8009a16:	b084      	sub	sp, #16
 8009a18:	af00      	add	r7, sp, #0
 8009a1a:	4603      	mov	r3, r0
 8009a1c:	71fb      	strb	r3, [r7, #7]
 8009a1e:	460b      	mov	r3, r1
 8009a20:	71bb      	strb	r3, [r7, #6]
 8009a22:	4613      	mov	r3, r2
 8009a24:	717b      	strb	r3, [r7, #5]
    uint8_t buf[2];
    int32_t max_power;

    if (paSelect == RFO_LP)
 8009a26:	79fb      	ldrb	r3, [r7, #7]
 8009a28:	2b01      	cmp	r3, #1
 8009a2a:	d149      	bne.n	8009ac0 <SUBGRF_SetTxParams+0xac>
    {
        max_power = RBI_GetRFOMaxPowerConfig(RBI_RFO_LP_MAXPOWER);
 8009a2c:	2000      	movs	r0, #0
 8009a2e:	f000 fea3 	bl	800a778 <RBI_GetRFOMaxPowerConfig>
 8009a32:	60f8      	str	r0, [r7, #12]
        if (power >  max_power)
 8009a34:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8009a38:	68fa      	ldr	r2, [r7, #12]
 8009a3a:	429a      	cmp	r2, r3
 8009a3c:	da01      	bge.n	8009a42 <SUBGRF_SetTxParams+0x2e>
        {
          power = max_power;
 8009a3e:	68fb      	ldr	r3, [r7, #12]
 8009a40:	71bb      	strb	r3, [r7, #6]
        }
        if (max_power == 14)
 8009a42:	68fb      	ldr	r3, [r7, #12]
 8009a44:	2b0e      	cmp	r3, #14
 8009a46:	d10e      	bne.n	8009a66 <SUBGRF_SetTxParams+0x52>
        {
            SUBGRF_SetPaConfig(0x04, 0x00, 0x01, 0x01);
 8009a48:	2301      	movs	r3, #1
 8009a4a:	2201      	movs	r2, #1
 8009a4c:	2100      	movs	r1, #0
 8009a4e:	2004      	movs	r0, #4
 8009a50:	f7ff fef6 	bl	8009840 <SUBGRF_SetPaConfig>
            power = 0x0E - (max_power - power);
 8009a54:	79ba      	ldrb	r2, [r7, #6]
 8009a56:	68fb      	ldr	r3, [r7, #12]
 8009a58:	b2db      	uxtb	r3, r3
 8009a5a:	1ad3      	subs	r3, r2, r3
 8009a5c:	b2db      	uxtb	r3, r3
 8009a5e:	330e      	adds	r3, #14
 8009a60:	b2db      	uxtb	r3, r3
 8009a62:	71bb      	strb	r3, [r7, #6]
 8009a64:	e01f      	b.n	8009aa6 <SUBGRF_SetTxParams+0x92>
        }
        else if (max_power == 10)
 8009a66:	68fb      	ldr	r3, [r7, #12]
 8009a68:	2b0a      	cmp	r3, #10
 8009a6a:	d10e      	bne.n	8009a8a <SUBGRF_SetTxParams+0x76>
        {
            SUBGRF_SetPaConfig(0x01, 0x00, 0x01, 0x01);
 8009a6c:	2301      	movs	r3, #1
 8009a6e:	2201      	movs	r2, #1
 8009a70:	2100      	movs	r1, #0
 8009a72:	2001      	movs	r0, #1
 8009a74:	f7ff fee4 	bl	8009840 <SUBGRF_SetPaConfig>
            power = 0x0D - (max_power - power);
 8009a78:	79ba      	ldrb	r2, [r7, #6]
 8009a7a:	68fb      	ldr	r3, [r7, #12]
 8009a7c:	b2db      	uxtb	r3, r3
 8009a7e:	1ad3      	subs	r3, r2, r3
 8009a80:	b2db      	uxtb	r3, r3
 8009a82:	330d      	adds	r3, #13
 8009a84:	b2db      	uxtb	r3, r3
 8009a86:	71bb      	strb	r3, [r7, #6]
 8009a88:	e00d      	b.n	8009aa6 <SUBGRF_SetTxParams+0x92>
        }
        else /*default 15dBm*/
        {
            SUBGRF_SetPaConfig(0x07, 0x00, 0x01, 0x01);
 8009a8a:	2301      	movs	r3, #1
 8009a8c:	2201      	movs	r2, #1
 8009a8e:	2100      	movs	r1, #0
 8009a90:	2007      	movs	r0, #7
 8009a92:	f7ff fed5 	bl	8009840 <SUBGRF_SetPaConfig>
            power = 0x0E - (max_power - power);
 8009a96:	79ba      	ldrb	r2, [r7, #6]
 8009a98:	68fb      	ldr	r3, [r7, #12]
 8009a9a:	b2db      	uxtb	r3, r3
 8009a9c:	1ad3      	subs	r3, r2, r3
 8009a9e:	b2db      	uxtb	r3, r3
 8009aa0:	330e      	adds	r3, #14
 8009aa2:	b2db      	uxtb	r3, r3
 8009aa4:	71bb      	strb	r3, [r7, #6]
        }
        if (power < -17)
 8009aa6:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8009aaa:	f113 0f11 	cmn.w	r3, #17
 8009aae:	da01      	bge.n	8009ab4 <SUBGRF_SetTxParams+0xa0>
        {
            power = -17;
 8009ab0:	23ef      	movs	r3, #239	@ 0xef
 8009ab2:	71bb      	strb	r3, [r7, #6]
        }
        SUBGRF_WriteRegister(REG_OCP, 0x18);   /* current max is 80 mA for the whole device*/
 8009ab4:	2118      	movs	r1, #24
 8009ab6:	f640 00e7 	movw	r0, #2279	@ 0x8e7
 8009aba:	f000 fa8d 	bl	8009fd8 <SUBGRF_WriteRegister>
 8009abe:	e067      	b.n	8009b90 <SUBGRF_SetTxParams+0x17c>
    }
    else /* rfo_hp*/
    {
        /* WORKAROUND - Better Resistance of the RFO High Power Tx to Antenna Mismatch, see STM32WL Erratasheet*/
        SUBGRF_WriteRegister(REG_TX_CLAMP, SUBGRF_ReadRegister(REG_TX_CLAMP) | (0x0F << 1));
 8009ac0:	f640 00d8 	movw	r0, #2264	@ 0x8d8
 8009ac4:	f000 faaa 	bl	800a01c <SUBGRF_ReadRegister>
 8009ac8:	4603      	mov	r3, r0
 8009aca:	f043 031e 	orr.w	r3, r3, #30
 8009ace:	b2db      	uxtb	r3, r3
 8009ad0:	4619      	mov	r1, r3
 8009ad2:	f640 00d8 	movw	r0, #2264	@ 0x8d8
 8009ad6:	f000 fa7f 	bl	8009fd8 <SUBGRF_WriteRegister>
        /* WORKAROUND END*/
        max_power = RBI_GetRFOMaxPowerConfig(RBI_RFO_HP_MAXPOWER);
 8009ada:	2001      	movs	r0, #1
 8009adc:	f000 fe4c 	bl	800a778 <RBI_GetRFOMaxPowerConfig>
 8009ae0:	60f8      	str	r0, [r7, #12]
        if (power > max_power)
 8009ae2:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8009ae6:	68fa      	ldr	r2, [r7, #12]
 8009ae8:	429a      	cmp	r2, r3
 8009aea:	da01      	bge.n	8009af0 <SUBGRF_SetTxParams+0xdc>
        {
            power = max_power;
 8009aec:	68fb      	ldr	r3, [r7, #12]
 8009aee:	71bb      	strb	r3, [r7, #6]
        }
        if (max_power == 20)
 8009af0:	68fb      	ldr	r3, [r7, #12]
 8009af2:	2b14      	cmp	r3, #20
 8009af4:	d10e      	bne.n	8009b14 <SUBGRF_SetTxParams+0x100>
        {
            SUBGRF_SetPaConfig(0x03, 0x05, 0x00, 0x01);
 8009af6:	2301      	movs	r3, #1
 8009af8:	2200      	movs	r2, #0
 8009afa:	2105      	movs	r1, #5
 8009afc:	2003      	movs	r0, #3
 8009afe:	f7ff fe9f 	bl	8009840 <SUBGRF_SetPaConfig>
            power = 0x16 - (max_power - power);
 8009b02:	79ba      	ldrb	r2, [r7, #6]
 8009b04:	68fb      	ldr	r3, [r7, #12]
 8009b06:	b2db      	uxtb	r3, r3
 8009b08:	1ad3      	subs	r3, r2, r3
 8009b0a:	b2db      	uxtb	r3, r3
 8009b0c:	3316      	adds	r3, #22
 8009b0e:	b2db      	uxtb	r3, r3
 8009b10:	71bb      	strb	r3, [r7, #6]
 8009b12:	e031      	b.n	8009b78 <SUBGRF_SetTxParams+0x164>
        }
        else if (max_power == 17)
 8009b14:	68fb      	ldr	r3, [r7, #12]
 8009b16:	2b11      	cmp	r3, #17
 8009b18:	d10e      	bne.n	8009b38 <SUBGRF_SetTxParams+0x124>
        {
            SUBGRF_SetPaConfig(0x02, 0x03, 0x00, 0x01);
 8009b1a:	2301      	movs	r3, #1
 8009b1c:	2200      	movs	r2, #0
 8009b1e:	2103      	movs	r1, #3
 8009b20:	2002      	movs	r0, #2
 8009b22:	f7ff fe8d 	bl	8009840 <SUBGRF_SetPaConfig>
            power = 0x16 - (max_power - power);
 8009b26:	79ba      	ldrb	r2, [r7, #6]
 8009b28:	68fb      	ldr	r3, [r7, #12]
 8009b2a:	b2db      	uxtb	r3, r3
 8009b2c:	1ad3      	subs	r3, r2, r3
 8009b2e:	b2db      	uxtb	r3, r3
 8009b30:	3316      	adds	r3, #22
 8009b32:	b2db      	uxtb	r3, r3
 8009b34:	71bb      	strb	r3, [r7, #6]
 8009b36:	e01f      	b.n	8009b78 <SUBGRF_SetTxParams+0x164>
        }
        else if (max_power == 14)
 8009b38:	68fb      	ldr	r3, [r7, #12]
 8009b3a:	2b0e      	cmp	r3, #14
 8009b3c:	d10e      	bne.n	8009b5c <SUBGRF_SetTxParams+0x148>
        {
            SUBGRF_SetPaConfig(0x02, 0x02, 0x00, 0x01);
 8009b3e:	2301      	movs	r3, #1
 8009b40:	2200      	movs	r2, #0
 8009b42:	2102      	movs	r1, #2
 8009b44:	2002      	movs	r0, #2
 8009b46:	f7ff fe7b 	bl	8009840 <SUBGRF_SetPaConfig>
            power = 0x0E - (max_power - power);
 8009b4a:	79ba      	ldrb	r2, [r7, #6]
 8009b4c:	68fb      	ldr	r3, [r7, #12]
 8009b4e:	b2db      	uxtb	r3, r3
 8009b50:	1ad3      	subs	r3, r2, r3
 8009b52:	b2db      	uxtb	r3, r3
 8009b54:	330e      	adds	r3, #14
 8009b56:	b2db      	uxtb	r3, r3
 8009b58:	71bb      	strb	r3, [r7, #6]
 8009b5a:	e00d      	b.n	8009b78 <SUBGRF_SetTxParams+0x164>
        }
        else /*22dBm*/
        {
            SUBGRF_SetPaConfig(0x04, 0x07, 0x00, 0x01);
 8009b5c:	2301      	movs	r3, #1
 8009b5e:	2200      	movs	r2, #0
 8009b60:	2107      	movs	r1, #7
 8009b62:	2004      	movs	r0, #4
 8009b64:	f7ff fe6c 	bl	8009840 <SUBGRF_SetPaConfig>
            power = 0x16 - (max_power - power);
 8009b68:	79ba      	ldrb	r2, [r7, #6]
 8009b6a:	68fb      	ldr	r3, [r7, #12]
 8009b6c:	b2db      	uxtb	r3, r3
 8009b6e:	1ad3      	subs	r3, r2, r3
 8009b70:	b2db      	uxtb	r3, r3
 8009b72:	3316      	adds	r3, #22
 8009b74:	b2db      	uxtb	r3, r3
 8009b76:	71bb      	strb	r3, [r7, #6]
        }
        if (power < -9)
 8009b78:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8009b7c:	f113 0f09 	cmn.w	r3, #9
 8009b80:	da01      	bge.n	8009b86 <SUBGRF_SetTxParams+0x172>
        {
            power = -9;
 8009b82:	23f7      	movs	r3, #247	@ 0xf7
 8009b84:	71bb      	strb	r3, [r7, #6]
        }
        SUBGRF_WriteRegister(REG_OCP, 0x38);   /*current max 160mA for the whole device*/
 8009b86:	2138      	movs	r1, #56	@ 0x38
 8009b88:	f640 00e7 	movw	r0, #2279	@ 0x8e7
 8009b8c:	f000 fa24 	bl	8009fd8 <SUBGRF_WriteRegister>
    }
    buf[0] = power;
 8009b90:	79bb      	ldrb	r3, [r7, #6]
 8009b92:	723b      	strb	r3, [r7, #8]
    buf[1] = (uint8_t)rampTime;
 8009b94:	797b      	ldrb	r3, [r7, #5]
 8009b96:	727b      	strb	r3, [r7, #9]
    SUBGRF_WriteCommand(RADIO_SET_TXPARAMS, buf, 2);
 8009b98:	f107 0308 	add.w	r3, r7, #8
 8009b9c:	2202      	movs	r2, #2
 8009b9e:	4619      	mov	r1, r3
 8009ba0:	208e      	movs	r0, #142	@ 0x8e
 8009ba2:	f000 fae3 	bl	800a16c <SUBGRF_WriteCommand>
}
 8009ba6:	bf00      	nop
 8009ba8:	3710      	adds	r7, #16
 8009baa:	46bd      	mov	sp, r7
 8009bac:	bd80      	pop	{r7, pc}
	...

08009bb0 <SUBGRF_SetModulationParams>:

void SUBGRF_SetModulationParams( ModulationParams_t *modulationParams )
{
 8009bb0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8009bb4:	b086      	sub	sp, #24
 8009bb6:	af00      	add	r7, sp, #0
 8009bb8:	6078      	str	r0, [r7, #4]
    uint8_t n;
    uint32_t tempVal = 0;
 8009bba:	2300      	movs	r3, #0
 8009bbc:	617b      	str	r3, [r7, #20]
    uint8_t buf[8] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 8009bbe:	f107 0308 	add.w	r3, r7, #8
 8009bc2:	2200      	movs	r2, #0
 8009bc4:	601a      	str	r2, [r3, #0]
 8009bc6:	605a      	str	r2, [r3, #4]

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != modulationParams->PacketType )
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	781a      	ldrb	r2, [r3, #0]
 8009bcc:	4b5c      	ldr	r3, [pc, #368]	@ (8009d40 <SUBGRF_SetModulationParams+0x190>)
 8009bce:	781b      	ldrb	r3, [r3, #0]
 8009bd0:	429a      	cmp	r2, r3
 8009bd2:	d004      	beq.n	8009bde <SUBGRF_SetModulationParams+0x2e>
    {
        SUBGRF_SetPacketType( modulationParams->PacketType );
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	781b      	ldrb	r3, [r3, #0]
 8009bd8:	4618      	mov	r0, r3
 8009bda:	f7ff fef5 	bl	80099c8 <SUBGRF_SetPacketType>
    }

    switch( modulationParams->PacketType )
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	781b      	ldrb	r3, [r3, #0]
 8009be2:	2b03      	cmp	r3, #3
 8009be4:	f200 80a5 	bhi.w	8009d32 <SUBGRF_SetModulationParams+0x182>
 8009be8:	a201      	add	r2, pc, #4	@ (adr r2, 8009bf0 <SUBGRF_SetModulationParams+0x40>)
 8009bea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009bee:	bf00      	nop
 8009bf0:	08009c01 	.word	0x08009c01
 8009bf4:	08009cc1 	.word	0x08009cc1
 8009bf8:	08009c83 	.word	0x08009c83
 8009bfc:	08009cef 	.word	0x08009cef
    {
    case PACKET_TYPE_GFSK:
        n = 8;
 8009c00:	2308      	movs	r3, #8
 8009c02:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t )(( 32 * XTAL_FREQ ) / modulationParams->Params.Gfsk.BitRate );
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	685b      	ldr	r3, [r3, #4]
 8009c08:	4a4e      	ldr	r2, [pc, #312]	@ (8009d44 <SUBGRF_SetModulationParams+0x194>)
 8009c0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8009c0e:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 8009c10:	697b      	ldr	r3, [r7, #20]
 8009c12:	0c1b      	lsrs	r3, r3, #16
 8009c14:	b2db      	uxtb	r3, r3
 8009c16:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 8009c18:	697b      	ldr	r3, [r7, #20]
 8009c1a:	0a1b      	lsrs	r3, r3, #8
 8009c1c:	b2db      	uxtb	r3, r3
 8009c1e:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 8009c20:	697b      	ldr	r3, [r7, #20]
 8009c22:	b2db      	uxtb	r3, r3
 8009c24:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	7b1b      	ldrb	r3, [r3, #12]
 8009c2a:	72fb      	strb	r3, [r7, #11]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	7b5b      	ldrb	r3, [r3, #13]
 8009c30:	733b      	strb	r3, [r7, #12]
        SX_FREQ_TO_CHANNEL(tempVal, modulationParams->Params.Gfsk.Fdev);
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	689b      	ldr	r3, [r3, #8]
 8009c36:	2200      	movs	r2, #0
 8009c38:	461c      	mov	r4, r3
 8009c3a:	4615      	mov	r5, r2
 8009c3c:	ea4f 19d4 	mov.w	r9, r4, lsr #7
 8009c40:	ea4f 6844 	mov.w	r8, r4, lsl #25
 8009c44:	4a40      	ldr	r2, [pc, #256]	@ (8009d48 <SUBGRF_SetModulationParams+0x198>)
 8009c46:	f04f 0300 	mov.w	r3, #0
 8009c4a:	4640      	mov	r0, r8
 8009c4c:	4649      	mov	r1, r9
 8009c4e:	f7f6 fa9b 	bl	8000188 <__aeabi_uldivmod>
 8009c52:	4602      	mov	r2, r0
 8009c54:	460b      	mov	r3, r1
 8009c56:	4613      	mov	r3, r2
 8009c58:	617b      	str	r3, [r7, #20]
        buf[5] = ( tempVal >> 16 ) & 0xFF;
 8009c5a:	697b      	ldr	r3, [r7, #20]
 8009c5c:	0c1b      	lsrs	r3, r3, #16
 8009c5e:	b2db      	uxtb	r3, r3
 8009c60:	737b      	strb	r3, [r7, #13]
        buf[6] = ( tempVal >> 8 ) & 0xFF;
 8009c62:	697b      	ldr	r3, [r7, #20]
 8009c64:	0a1b      	lsrs	r3, r3, #8
 8009c66:	b2db      	uxtb	r3, r3
 8009c68:	73bb      	strb	r3, [r7, #14]
        buf[7] = ( tempVal& 0xFF );
 8009c6a:	697b      	ldr	r3, [r7, #20]
 8009c6c:	b2db      	uxtb	r3, r3
 8009c6e:	73fb      	strb	r3, [r7, #15]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 8009c70:	7cfb      	ldrb	r3, [r7, #19]
 8009c72:	b29a      	uxth	r2, r3
 8009c74:	f107 0308 	add.w	r3, r7, #8
 8009c78:	4619      	mov	r1, r3
 8009c7a:	208b      	movs	r0, #139	@ 0x8b
 8009c7c:	f000 fa76 	bl	800a16c <SUBGRF_WriteCommand>
        break;
 8009c80:	e058      	b.n	8009d34 <SUBGRF_SetModulationParams+0x184>
    case PACKET_TYPE_BPSK:
        n = 4;
 8009c82:	2304      	movs	r3, #4
 8009c84:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t ) (( 32 * XTAL_FREQ) / modulationParams->Params.Bpsk.BitRate );
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	691b      	ldr	r3, [r3, #16]
 8009c8a:	4a2e      	ldr	r2, [pc, #184]	@ (8009d44 <SUBGRF_SetModulationParams+0x194>)
 8009c8c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009c90:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 8009c92:	697b      	ldr	r3, [r7, #20]
 8009c94:	0c1b      	lsrs	r3, r3, #16
 8009c96:	b2db      	uxtb	r3, r3
 8009c98:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 8009c9a:	697b      	ldr	r3, [r7, #20]
 8009c9c:	0a1b      	lsrs	r3, r3, #8
 8009c9e:	b2db      	uxtb	r3, r3
 8009ca0:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 8009ca2:	697b      	ldr	r3, [r7, #20]
 8009ca4:	b2db      	uxtb	r3, r3
 8009ca6:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Bpsk.ModulationShaping;
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	7d1b      	ldrb	r3, [r3, #20]
 8009cac:	72fb      	strb	r3, [r7, #11]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 8009cae:	7cfb      	ldrb	r3, [r7, #19]
 8009cb0:	b29a      	uxth	r2, r3
 8009cb2:	f107 0308 	add.w	r3, r7, #8
 8009cb6:	4619      	mov	r1, r3
 8009cb8:	208b      	movs	r0, #139	@ 0x8b
 8009cba:	f000 fa57 	bl	800a16c <SUBGRF_WriteCommand>
        break;
 8009cbe:	e039      	b.n	8009d34 <SUBGRF_SetModulationParams+0x184>
    case PACKET_TYPE_LORA:
        n = 4;
 8009cc0:	2304      	movs	r3, #4
 8009cc2:	74fb      	strb	r3, [r7, #19]
        buf[0] = modulationParams->Params.LoRa.SpreadingFactor;
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	7e1b      	ldrb	r3, [r3, #24]
 8009cc8:	723b      	strb	r3, [r7, #8]
        buf[1] = modulationParams->Params.LoRa.Bandwidth;
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	7e5b      	ldrb	r3, [r3, #25]
 8009cce:	727b      	strb	r3, [r7, #9]
        buf[2] = modulationParams->Params.LoRa.CodingRate;
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	7e9b      	ldrb	r3, [r3, #26]
 8009cd4:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.LoRa.LowDatarateOptimize;
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	7edb      	ldrb	r3, [r3, #27]
 8009cda:	72fb      	strb	r3, [r7, #11]

        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 8009cdc:	7cfb      	ldrb	r3, [r7, #19]
 8009cde:	b29a      	uxth	r2, r3
 8009ce0:	f107 0308 	add.w	r3, r7, #8
 8009ce4:	4619      	mov	r1, r3
 8009ce6:	208b      	movs	r0, #139	@ 0x8b
 8009ce8:	f000 fa40 	bl	800a16c <SUBGRF_WriteCommand>

        break;
 8009cec:	e022      	b.n	8009d34 <SUBGRF_SetModulationParams+0x184>
    case PACKET_TYPE_GMSK:
        n = 5;
 8009cee:	2305      	movs	r3, #5
 8009cf0:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t )(( 32 *XTAL_FREQ) / modulationParams->Params.Gfsk.BitRate );
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	685b      	ldr	r3, [r3, #4]
 8009cf6:	4a13      	ldr	r2, [pc, #76]	@ (8009d44 <SUBGRF_SetModulationParams+0x194>)
 8009cf8:	fbb2 f3f3 	udiv	r3, r2, r3
 8009cfc:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 8009cfe:	697b      	ldr	r3, [r7, #20]
 8009d00:	0c1b      	lsrs	r3, r3, #16
 8009d02:	b2db      	uxtb	r3, r3
 8009d04:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 8009d06:	697b      	ldr	r3, [r7, #20]
 8009d08:	0a1b      	lsrs	r3, r3, #8
 8009d0a:	b2db      	uxtb	r3, r3
 8009d0c:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 8009d0e:	697b      	ldr	r3, [r7, #20]
 8009d10:	b2db      	uxtb	r3, r3
 8009d12:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	7b1b      	ldrb	r3, [r3, #12]
 8009d18:	72fb      	strb	r3, [r7, #11]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	7b5b      	ldrb	r3, [r3, #13]
 8009d1e:	733b      	strb	r3, [r7, #12]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 8009d20:	7cfb      	ldrb	r3, [r7, #19]
 8009d22:	b29a      	uxth	r2, r3
 8009d24:	f107 0308 	add.w	r3, r7, #8
 8009d28:	4619      	mov	r1, r3
 8009d2a:	208b      	movs	r0, #139	@ 0x8b
 8009d2c:	f000 fa1e 	bl	800a16c <SUBGRF_WriteCommand>
        break;
 8009d30:	e000      	b.n	8009d34 <SUBGRF_SetModulationParams+0x184>
    default:
    case PACKET_TYPE_NONE:
      break;
 8009d32:	bf00      	nop
    }
}
 8009d34:	bf00      	nop
 8009d36:	3718      	adds	r7, #24
 8009d38:	46bd      	mov	sp, r7
 8009d3a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8009d3e:	bf00      	nop
 8009d40:	20000335 	.word	0x20000335
 8009d44:	3d090000 	.word	0x3d090000
 8009d48:	01e84800 	.word	0x01e84800

08009d4c <SUBGRF_SetPacketParams>:

void SUBGRF_SetPacketParams( PacketParams_t *packetParams )
{
 8009d4c:	b580      	push	{r7, lr}
 8009d4e:	b086      	sub	sp, #24
 8009d50:	af00      	add	r7, sp, #0
 8009d52:	6078      	str	r0, [r7, #4]
    uint8_t n;
    uint8_t crcVal = 0;
 8009d54:	2300      	movs	r3, #0
 8009d56:	75bb      	strb	r3, [r7, #22]
    uint8_t buf[9] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 8009d58:	f107 030c 	add.w	r3, r7, #12
 8009d5c:	2200      	movs	r2, #0
 8009d5e:	601a      	str	r2, [r3, #0]
 8009d60:	605a      	str	r2, [r3, #4]
 8009d62:	721a      	strb	r2, [r3, #8]

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != packetParams->PacketType )
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	781a      	ldrb	r2, [r3, #0]
 8009d68:	4b44      	ldr	r3, [pc, #272]	@ (8009e7c <SUBGRF_SetPacketParams+0x130>)
 8009d6a:	781b      	ldrb	r3, [r3, #0]
 8009d6c:	429a      	cmp	r2, r3
 8009d6e:	d004      	beq.n	8009d7a <SUBGRF_SetPacketParams+0x2e>
    {
        SUBGRF_SetPacketType( packetParams->PacketType );
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	781b      	ldrb	r3, [r3, #0]
 8009d74:	4618      	mov	r0, r3
 8009d76:	f7ff fe27 	bl	80099c8 <SUBGRF_SetPacketType>
    }

    switch( packetParams->PacketType )
 8009d7a:	687b      	ldr	r3, [r7, #4]
 8009d7c:	781b      	ldrb	r3, [r3, #0]
 8009d7e:	2b03      	cmp	r3, #3
 8009d80:	d878      	bhi.n	8009e74 <SUBGRF_SetPacketParams+0x128>
 8009d82:	a201      	add	r2, pc, #4	@ (adr r2, 8009d88 <SUBGRF_SetPacketParams+0x3c>)
 8009d84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d88:	08009d99 	.word	0x08009d99
 8009d8c:	08009e29 	.word	0x08009e29
 8009d90:	08009e1d 	.word	0x08009e1d
 8009d94:	08009d99 	.word	0x08009d99
    {
    case PACKET_TYPE_GMSK:
    case PACKET_TYPE_GFSK:
        if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_IBM )
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	7a5b      	ldrb	r3, [r3, #9]
 8009d9c:	2bf1      	cmp	r3, #241	@ 0xf1
 8009d9e:	d10a      	bne.n	8009db6 <SUBGRF_SetPacketParams+0x6a>
        {
            SUBGRF_SetCrcSeed( CRC_IBM_SEED );
 8009da0:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8009da4:	f7ff faa6 	bl	80092f4 <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_IBM );
 8009da8:	f248 0005 	movw	r0, #32773	@ 0x8005
 8009dac:	f7ff fac2 	bl	8009334 <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES;
 8009db0:	2302      	movs	r3, #2
 8009db2:	75bb      	strb	r3, [r7, #22]
 8009db4:	e011      	b.n	8009dda <SUBGRF_SetPacketParams+0x8e>
        }
        else if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_CCIT )
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	7a5b      	ldrb	r3, [r3, #9]
 8009dba:	2bf2      	cmp	r3, #242	@ 0xf2
 8009dbc:	d10a      	bne.n	8009dd4 <SUBGRF_SetPacketParams+0x88>
        {
            SUBGRF_SetCrcSeed( CRC_CCITT_SEED );
 8009dbe:	f641 500f 	movw	r0, #7439	@ 0x1d0f
 8009dc2:	f7ff fa97 	bl	80092f4 <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_CCITT );
 8009dc6:	f241 0021 	movw	r0, #4129	@ 0x1021
 8009dca:	f7ff fab3 	bl	8009334 <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES_INV;
 8009dce:	2306      	movs	r3, #6
 8009dd0:	75bb      	strb	r3, [r7, #22]
 8009dd2:	e002      	b.n	8009dda <SUBGRF_SetPacketParams+0x8e>
        }
        else
        {
            crcVal = packetParams->Params.Gfsk.CrcLength;
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	7a5b      	ldrb	r3, [r3, #9]
 8009dd8:	75bb      	strb	r3, [r7, #22]
        }
        n = 9;
 8009dda:	2309      	movs	r3, #9
 8009ddc:	75fb      	strb	r3, [r7, #23]
        buf[0] = ( packetParams->Params.Gfsk.PreambleLength >> 8 ) & 0xFF;
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	885b      	ldrh	r3, [r3, #2]
 8009de2:	0a1b      	lsrs	r3, r3, #8
 8009de4:	b29b      	uxth	r3, r3
 8009de6:	b2db      	uxtb	r3, r3
 8009de8:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.Gfsk.PreambleLength;
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	885b      	ldrh	r3, [r3, #2]
 8009dee:	b2db      	uxtb	r3, r3
 8009df0:	737b      	strb	r3, [r7, #13]
        buf[2] = packetParams->Params.Gfsk.PreambleMinDetect;
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	791b      	ldrb	r3, [r3, #4]
 8009df6:	73bb      	strb	r3, [r7, #14]
        buf[3] = ( packetParams->Params.Gfsk.SyncWordLength /*<< 3*/ ); // convert from byte to bit
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	795b      	ldrb	r3, [r3, #5]
 8009dfc:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.Gfsk.AddrComp;
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	799b      	ldrb	r3, [r3, #6]
 8009e02:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.Gfsk.HeaderType;
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	79db      	ldrb	r3, [r3, #7]
 8009e08:	747b      	strb	r3, [r7, #17]
        buf[6] = packetParams->Params.Gfsk.PayloadLength;
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	7a1b      	ldrb	r3, [r3, #8]
 8009e0e:	74bb      	strb	r3, [r7, #18]
        buf[7] = crcVal;
 8009e10:	7dbb      	ldrb	r3, [r7, #22]
 8009e12:	74fb      	strb	r3, [r7, #19]
        buf[8] = packetParams->Params.Gfsk.DcFree;
 8009e14:	687b      	ldr	r3, [r7, #4]
 8009e16:	7a9b      	ldrb	r3, [r3, #10]
 8009e18:	753b      	strb	r3, [r7, #20]
        break;
 8009e1a:	e022      	b.n	8009e62 <SUBGRF_SetPacketParams+0x116>
    case PACKET_TYPE_BPSK:
        n = 1;
 8009e1c:	2301      	movs	r3, #1
 8009e1e:	75fb      	strb	r3, [r7, #23]
        buf[0] = packetParams->Params.Bpsk.PayloadLength;
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	7b1b      	ldrb	r3, [r3, #12]
 8009e24:	733b      	strb	r3, [r7, #12]
        break;
 8009e26:	e01c      	b.n	8009e62 <SUBGRF_SetPacketParams+0x116>
    case PACKET_TYPE_LORA:
        n = 6;
 8009e28:	2306      	movs	r3, #6
 8009e2a:	75fb      	strb	r3, [r7, #23]
        buf[0] = ( packetParams->Params.LoRa.PreambleLength >> 8 ) & 0xFF;
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	89db      	ldrh	r3, [r3, #14]
 8009e30:	0a1b      	lsrs	r3, r3, #8
 8009e32:	b29b      	uxth	r3, r3
 8009e34:	b2db      	uxtb	r3, r3
 8009e36:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.LoRa.PreambleLength;
 8009e38:	687b      	ldr	r3, [r7, #4]
 8009e3a:	89db      	ldrh	r3, [r3, #14]
 8009e3c:	b2db      	uxtb	r3, r3
 8009e3e:	737b      	strb	r3, [r7, #13]
        buf[2] = LoRaHeaderType = packetParams->Params.LoRa.HeaderType;
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	7c1a      	ldrb	r2, [r3, #16]
 8009e44:	4b0e      	ldr	r3, [pc, #56]	@ (8009e80 <SUBGRF_SetPacketParams+0x134>)
 8009e46:	4611      	mov	r1, r2
 8009e48:	7019      	strb	r1, [r3, #0]
 8009e4a:	4613      	mov	r3, r2
 8009e4c:	73bb      	strb	r3, [r7, #14]
        buf[3] = packetParams->Params.LoRa.PayloadLength;
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	7c5b      	ldrb	r3, [r3, #17]
 8009e52:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.LoRa.CrcMode;
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	7c9b      	ldrb	r3, [r3, #18]
 8009e58:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.LoRa.InvertIQ;
 8009e5a:	687b      	ldr	r3, [r7, #4]
 8009e5c:	7cdb      	ldrb	r3, [r3, #19]
 8009e5e:	747b      	strb	r3, [r7, #17]
        break;
 8009e60:	bf00      	nop
    default:
    case PACKET_TYPE_NONE:
        return;
    }
    SUBGRF_WriteCommand( RADIO_SET_PACKETPARAMS, buf, n );
 8009e62:	7dfb      	ldrb	r3, [r7, #23]
 8009e64:	b29a      	uxth	r2, r3
 8009e66:	f107 030c 	add.w	r3, r7, #12
 8009e6a:	4619      	mov	r1, r3
 8009e6c:	208c      	movs	r0, #140	@ 0x8c
 8009e6e:	f000 f97d 	bl	800a16c <SUBGRF_WriteCommand>
 8009e72:	e000      	b.n	8009e76 <SUBGRF_SetPacketParams+0x12a>
        return;
 8009e74:	bf00      	nop
}
 8009e76:	3718      	adds	r7, #24
 8009e78:	46bd      	mov	sp, r7
 8009e7a:	bd80      	pop	{r7, pc}
 8009e7c:	20000335 	.word	0x20000335
 8009e80:	20000336 	.word	0x20000336

08009e84 <SUBGRF_SetBufferBaseAddress>:
    SUBGRF_WriteCommand( RADIO_SET_CADPARAMS, buf, 7 );
    OperatingMode = MODE_CAD;
}

void SUBGRF_SetBufferBaseAddress( uint8_t txBaseAddress, uint8_t rxBaseAddress )
{
 8009e84:	b580      	push	{r7, lr}
 8009e86:	b084      	sub	sp, #16
 8009e88:	af00      	add	r7, sp, #0
 8009e8a:	4603      	mov	r3, r0
 8009e8c:	460a      	mov	r2, r1
 8009e8e:	71fb      	strb	r3, [r7, #7]
 8009e90:	4613      	mov	r3, r2
 8009e92:	71bb      	strb	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = txBaseAddress;
 8009e94:	79fb      	ldrb	r3, [r7, #7]
 8009e96:	733b      	strb	r3, [r7, #12]
    buf[1] = rxBaseAddress;
 8009e98:	79bb      	ldrb	r3, [r7, #6]
 8009e9a:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_BUFFERBASEADDRESS, buf, 2 );
 8009e9c:	f107 030c 	add.w	r3, r7, #12
 8009ea0:	2202      	movs	r2, #2
 8009ea2:	4619      	mov	r1, r3
 8009ea4:	208f      	movs	r0, #143	@ 0x8f
 8009ea6:	f000 f961 	bl	800a16c <SUBGRF_WriteCommand>
}
 8009eaa:	bf00      	nop
 8009eac:	3710      	adds	r7, #16
 8009eae:	46bd      	mov	sp, r7
 8009eb0:	bd80      	pop	{r7, pc}

08009eb2 <SUBGRF_GetRssiInst>:
    status.Fields.ChipMode = ( stat & ( 0x07 << 4 ) ) >> 4;
    return status;
}

int8_t SUBGRF_GetRssiInst( void )
{
 8009eb2:	b580      	push	{r7, lr}
 8009eb4:	b082      	sub	sp, #8
 8009eb6:	af00      	add	r7, sp, #0
    uint8_t buf[1];
    int8_t rssi = 0;
 8009eb8:	2300      	movs	r3, #0
 8009eba:	71fb      	strb	r3, [r7, #7]

    SUBGRF_ReadCommand( RADIO_GET_RSSIINST, buf, 1 );
 8009ebc:	1d3b      	adds	r3, r7, #4
 8009ebe:	2201      	movs	r2, #1
 8009ec0:	4619      	mov	r1, r3
 8009ec2:	2015      	movs	r0, #21
 8009ec4:	f000 f974 	bl	800a1b0 <SUBGRF_ReadCommand>
    rssi = -buf[0] >> 1;
 8009ec8:	793b      	ldrb	r3, [r7, #4]
 8009eca:	425b      	negs	r3, r3
 8009ecc:	105b      	asrs	r3, r3, #1
 8009ece:	71fb      	strb	r3, [r7, #7]
    return rssi;
 8009ed0:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 8009ed4:	4618      	mov	r0, r3
 8009ed6:	3708      	adds	r7, #8
 8009ed8:	46bd      	mov	sp, r7
 8009eda:	bd80      	pop	{r7, pc}

08009edc <SUBGRF_GetRxBufferStatus>:

void SUBGRF_GetRxBufferStatus( uint8_t *payloadLength, uint8_t *rxStartBufferPointer )
{
 8009edc:	b580      	push	{r7, lr}
 8009ede:	b084      	sub	sp, #16
 8009ee0:	af00      	add	r7, sp, #0
 8009ee2:	6078      	str	r0, [r7, #4]
 8009ee4:	6039      	str	r1, [r7, #0]
    uint8_t status[2];

    SUBGRF_ReadCommand( RADIO_GET_RXBUFFERSTATUS, status, 2 );
 8009ee6:	f107 030c 	add.w	r3, r7, #12
 8009eea:	2202      	movs	r2, #2
 8009eec:	4619      	mov	r1, r3
 8009eee:	2013      	movs	r0, #19
 8009ef0:	f000 f95e 	bl	800a1b0 <SUBGRF_ReadCommand>

    // In case of LORA fixed header, the payloadLength is obtained by reading
    // the register REG_LR_PAYLOADLENGTH
    if( ( SUBGRF_GetPacketType( ) == PACKET_TYPE_LORA ) && ( LoRaHeaderType == LORA_PACKET_FIXED_LENGTH ) )
 8009ef4:	f7ff fd84 	bl	8009a00 <SUBGRF_GetPacketType>
 8009ef8:	4603      	mov	r3, r0
 8009efa:	2b01      	cmp	r3, #1
 8009efc:	d10d      	bne.n	8009f1a <SUBGRF_GetRxBufferStatus+0x3e>
 8009efe:	4b0c      	ldr	r3, [pc, #48]	@ (8009f30 <SUBGRF_GetRxBufferStatus+0x54>)
 8009f00:	781b      	ldrb	r3, [r3, #0]
 8009f02:	b2db      	uxtb	r3, r3
 8009f04:	2b01      	cmp	r3, #1
 8009f06:	d108      	bne.n	8009f1a <SUBGRF_GetRxBufferStatus+0x3e>
    {
        *payloadLength = SUBGRF_ReadRegister( REG_LR_PAYLOADLENGTH );
 8009f08:	f240 7002 	movw	r0, #1794	@ 0x702
 8009f0c:	f000 f886 	bl	800a01c <SUBGRF_ReadRegister>
 8009f10:	4603      	mov	r3, r0
 8009f12:	461a      	mov	r2, r3
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	701a      	strb	r2, [r3, #0]
 8009f18:	e002      	b.n	8009f20 <SUBGRF_GetRxBufferStatus+0x44>
    }
    else
    {
        *payloadLength = status[0];
 8009f1a:	7b3a      	ldrb	r2, [r7, #12]
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	701a      	strb	r2, [r3, #0]
    }
    *rxStartBufferPointer = status[1];
 8009f20:	7b7a      	ldrb	r2, [r7, #13]
 8009f22:	683b      	ldr	r3, [r7, #0]
 8009f24:	701a      	strb	r2, [r3, #0]
}
 8009f26:	bf00      	nop
 8009f28:	3710      	adds	r7, #16
 8009f2a:	46bd      	mov	sp, r7
 8009f2c:	bd80      	pop	{r7, pc}
 8009f2e:	bf00      	nop
 8009f30:	20000336 	.word	0x20000336

08009f34 <SUBGRF_GetPacketStatus>:

void SUBGRF_GetPacketStatus( PacketStatus_t *pktStatus )
{
 8009f34:	b580      	push	{r7, lr}
 8009f36:	b084      	sub	sp, #16
 8009f38:	af00      	add	r7, sp, #0
 8009f3a:	6078      	str	r0, [r7, #4]
    uint8_t status[3];

    SUBGRF_ReadCommand( RADIO_GET_PACKETSTATUS, status, 3 );
 8009f3c:	f107 030c 	add.w	r3, r7, #12
 8009f40:	2203      	movs	r2, #3
 8009f42:	4619      	mov	r1, r3
 8009f44:	2014      	movs	r0, #20
 8009f46:	f000 f933 	bl	800a1b0 <SUBGRF_ReadCommand>

    pktStatus->packetType = SUBGRF_GetPacketType( );
 8009f4a:	f7ff fd59 	bl	8009a00 <SUBGRF_GetPacketType>
 8009f4e:	4603      	mov	r3, r0
 8009f50:	461a      	mov	r2, r3
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	701a      	strb	r2, [r3, #0]
    switch( pktStatus->packetType )
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	781b      	ldrb	r3, [r3, #0]
 8009f5a:	2b00      	cmp	r3, #0
 8009f5c:	d002      	beq.n	8009f64 <SUBGRF_GetPacketStatus+0x30>
 8009f5e:	2b01      	cmp	r3, #1
 8009f60:	d013      	beq.n	8009f8a <SUBGRF_GetPacketStatus+0x56>
 8009f62:	e02a      	b.n	8009fba <SUBGRF_GetPacketStatus+0x86>
    {
        case PACKET_TYPE_GFSK:
            pktStatus->Params.Gfsk.RxStatus = status[0];
 8009f64:	7b3a      	ldrb	r2, [r7, #12]
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	711a      	strb	r2, [r3, #4]
            pktStatus->Params.Gfsk.RssiSync = -status[1] >> 1;
 8009f6a:	7b7b      	ldrb	r3, [r7, #13]
 8009f6c:	425b      	negs	r3, r3
 8009f6e:	105b      	asrs	r3, r3, #1
 8009f70:	b25a      	sxtb	r2, r3
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	719a      	strb	r2, [r3, #6]
            pktStatus->Params.Gfsk.RssiAvg = -status[2] >> 1;
 8009f76:	7bbb      	ldrb	r3, [r7, #14]
 8009f78:	425b      	negs	r3, r3
 8009f7a:	105b      	asrs	r3, r3, #1
 8009f7c:	b25a      	sxtb	r2, r3
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	715a      	strb	r2, [r3, #5]
            pktStatus->Params.Gfsk.FreqError = 0;
 8009f82:	687b      	ldr	r3, [r7, #4]
 8009f84:	2200      	movs	r2, #0
 8009f86:	609a      	str	r2, [r3, #8]
            break;
 8009f88:	e020      	b.n	8009fcc <SUBGRF_GetPacketStatus+0x98>

        case PACKET_TYPE_LORA:
            pktStatus->Params.LoRa.RssiPkt = -status[0] >> 1;
 8009f8a:	7b3b      	ldrb	r3, [r7, #12]
 8009f8c:	425b      	negs	r3, r3
 8009f8e:	105b      	asrs	r3, r3, #1
 8009f90:	b25a      	sxtb	r2, r3
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	731a      	strb	r2, [r3, #12]
            // Returns SNR value [dB] rounded to the nearest integer value
            pktStatus->Params.LoRa.SnrPkt = ( ( ( int8_t )status[1] ) + 2 ) >> 2;
 8009f96:	7b7b      	ldrb	r3, [r7, #13]
 8009f98:	b25b      	sxtb	r3, r3
 8009f9a:	3302      	adds	r3, #2
 8009f9c:	109b      	asrs	r3, r3, #2
 8009f9e:	b25a      	sxtb	r2, r3
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	735a      	strb	r2, [r3, #13]
            pktStatus->Params.LoRa.SignalRssiPkt = -status[2] >> 1;
 8009fa4:	7bbb      	ldrb	r3, [r7, #14]
 8009fa6:	425b      	negs	r3, r3
 8009fa8:	105b      	asrs	r3, r3, #1
 8009faa:	b25a      	sxtb	r2, r3
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	739a      	strb	r2, [r3, #14]
            pktStatus->Params.LoRa.FreqError = FrequencyError;
 8009fb0:	4b08      	ldr	r3, [pc, #32]	@ (8009fd4 <SUBGRF_GetPacketStatus+0xa0>)
 8009fb2:	681a      	ldr	r2, [r3, #0]
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	611a      	str	r2, [r3, #16]
            break;
 8009fb8:	e008      	b.n	8009fcc <SUBGRF_GetPacketStatus+0x98>

        default:
        case PACKET_TYPE_NONE:
            // In that specific case, we set everything in the pktStatus to zeros
            // and reset the packet type accordingly
            RADIO_MEMSET8( pktStatus, 0, sizeof( PacketStatus_t ) );
 8009fba:	2214      	movs	r2, #20
 8009fbc:	2100      	movs	r1, #0
 8009fbe:	6878      	ldr	r0, [r7, #4]
 8009fc0:	f000 fc77 	bl	800a8b2 <UTIL_MEM_set_8>
            pktStatus->packetType = PACKET_TYPE_NONE;
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	220f      	movs	r2, #15
 8009fc8:	701a      	strb	r2, [r3, #0]
            break;
 8009fca:	bf00      	nop
    }
}
 8009fcc:	bf00      	nop
 8009fce:	3710      	adds	r7, #16
 8009fd0:	46bd      	mov	sp, r7
 8009fd2:	bd80      	pop	{r7, pc}
 8009fd4:	20000338 	.word	0x20000338

08009fd8 <SUBGRF_WriteRegister>:
    buf[1] = ( uint8_t )( ( uint16_t )irq & 0x00FF );
    SUBGRF_WriteCommand( RADIO_CLR_IRQSTATUS, buf, 2 );
}

void SUBGRF_WriteRegister( uint16_t addr, uint8_t data )
{
 8009fd8:	b580      	push	{r7, lr}
 8009fda:	b086      	sub	sp, #24
 8009fdc:	af00      	add	r7, sp, #0
 8009fde:	4603      	mov	r3, r0
 8009fe0:	460a      	mov	r2, r1
 8009fe2:	80fb      	strh	r3, [r7, #6]
 8009fe4:	4613      	mov	r3, r2
 8009fe6:	717b      	strb	r3, [r7, #5]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009fe8:	f3ef 8310 	mrs	r3, PRIMASK
 8009fec:	60fb      	str	r3, [r7, #12]
  return(result);
 8009fee:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 8009ff0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8009ff2:	b672      	cpsid	i
}
 8009ff4:	bf00      	nop
    HAL_SUBGHZ_WriteRegisters( &hsubghz, addr, (uint8_t*)&data, 1 );
 8009ff6:	1d7a      	adds	r2, r7, #5
 8009ff8:	88f9      	ldrh	r1, [r7, #6]
 8009ffa:	2301      	movs	r3, #1
 8009ffc:	4806      	ldr	r0, [pc, #24]	@ (800a018 <SUBGRF_WriteRegister+0x40>)
 8009ffe:	f7fa faed 	bl	80045dc <HAL_SUBGHZ_WriteRegisters>
 800a002:	697b      	ldr	r3, [r7, #20]
 800a004:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a006:	693b      	ldr	r3, [r7, #16]
 800a008:	f383 8810 	msr	PRIMASK, r3
}
 800a00c:	bf00      	nop
    CRITICAL_SECTION_END();
}
 800a00e:	bf00      	nop
 800a010:	3718      	adds	r7, #24
 800a012:	46bd      	mov	sp, r7
 800a014:	bd80      	pop	{r7, pc}
 800a016:	bf00      	nop
 800a018:	20000090 	.word	0x20000090

0800a01c <SUBGRF_ReadRegister>:

uint8_t SUBGRF_ReadRegister( uint16_t addr )
{
 800a01c:	b580      	push	{r7, lr}
 800a01e:	b086      	sub	sp, #24
 800a020:	af00      	add	r7, sp, #0
 800a022:	4603      	mov	r3, r0
 800a024:	80fb      	strh	r3, [r7, #6]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a026:	f3ef 8310 	mrs	r3, PRIMASK
 800a02a:	60fb      	str	r3, [r7, #12]
  return(result);
 800a02c:	68fb      	ldr	r3, [r7, #12]
    uint8_t data;
    CRITICAL_SECTION_BEGIN();
 800a02e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800a030:	b672      	cpsid	i
}
 800a032:	bf00      	nop
    HAL_SUBGHZ_ReadRegisters( &hsubghz, addr, &data, 1 );
 800a034:	f107 020b 	add.w	r2, r7, #11
 800a038:	88f9      	ldrh	r1, [r7, #6]
 800a03a:	2301      	movs	r3, #1
 800a03c:	4806      	ldr	r0, [pc, #24]	@ (800a058 <SUBGRF_ReadRegister+0x3c>)
 800a03e:	f7fa fb2c 	bl	800469a <HAL_SUBGHZ_ReadRegisters>
 800a042:	697b      	ldr	r3, [r7, #20]
 800a044:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a046:	693b      	ldr	r3, [r7, #16]
 800a048:	f383 8810 	msr	PRIMASK, r3
}
 800a04c:	bf00      	nop
    CRITICAL_SECTION_END();
    return data;
 800a04e:	7afb      	ldrb	r3, [r7, #11]
}
 800a050:	4618      	mov	r0, r3
 800a052:	3718      	adds	r7, #24
 800a054:	46bd      	mov	sp, r7
 800a056:	bd80      	pop	{r7, pc}
 800a058:	20000090 	.word	0x20000090

0800a05c <SUBGRF_WriteRegisters>:

void SUBGRF_WriteRegisters( uint16_t address, uint8_t *buffer, uint16_t size )
{
 800a05c:	b580      	push	{r7, lr}
 800a05e:	b086      	sub	sp, #24
 800a060:	af00      	add	r7, sp, #0
 800a062:	4603      	mov	r3, r0
 800a064:	6039      	str	r1, [r7, #0]
 800a066:	80fb      	strh	r3, [r7, #6]
 800a068:	4613      	mov	r3, r2
 800a06a:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a06c:	f3ef 8310 	mrs	r3, PRIMASK
 800a070:	60fb      	str	r3, [r7, #12]
  return(result);
 800a072:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 800a074:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800a076:	b672      	cpsid	i
}
 800a078:	bf00      	nop
    HAL_SUBGHZ_WriteRegisters( &hsubghz, address, buffer, size );
 800a07a:	88bb      	ldrh	r3, [r7, #4]
 800a07c:	88f9      	ldrh	r1, [r7, #6]
 800a07e:	683a      	ldr	r2, [r7, #0]
 800a080:	4806      	ldr	r0, [pc, #24]	@ (800a09c <SUBGRF_WriteRegisters+0x40>)
 800a082:	f7fa faab 	bl	80045dc <HAL_SUBGHZ_WriteRegisters>
 800a086:	697b      	ldr	r3, [r7, #20]
 800a088:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a08a:	693b      	ldr	r3, [r7, #16]
 800a08c:	f383 8810 	msr	PRIMASK, r3
}
 800a090:	bf00      	nop
    CRITICAL_SECTION_END();
}
 800a092:	bf00      	nop
 800a094:	3718      	adds	r7, #24
 800a096:	46bd      	mov	sp, r7
 800a098:	bd80      	pop	{r7, pc}
 800a09a:	bf00      	nop
 800a09c:	20000090 	.word	0x20000090

0800a0a0 <SUBGRF_ReadRegisters>:

void SUBGRF_ReadRegisters( uint16_t address, uint8_t *buffer, uint16_t size )
{
 800a0a0:	b580      	push	{r7, lr}
 800a0a2:	b086      	sub	sp, #24
 800a0a4:	af00      	add	r7, sp, #0
 800a0a6:	4603      	mov	r3, r0
 800a0a8:	6039      	str	r1, [r7, #0]
 800a0aa:	80fb      	strh	r3, [r7, #6]
 800a0ac:	4613      	mov	r3, r2
 800a0ae:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a0b0:	f3ef 8310 	mrs	r3, PRIMASK
 800a0b4:	60fb      	str	r3, [r7, #12]
  return(result);
 800a0b6:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 800a0b8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800a0ba:	b672      	cpsid	i
}
 800a0bc:	bf00      	nop
    HAL_SUBGHZ_ReadRegisters( &hsubghz, address, buffer, size );
 800a0be:	88bb      	ldrh	r3, [r7, #4]
 800a0c0:	88f9      	ldrh	r1, [r7, #6]
 800a0c2:	683a      	ldr	r2, [r7, #0]
 800a0c4:	4806      	ldr	r0, [pc, #24]	@ (800a0e0 <SUBGRF_ReadRegisters+0x40>)
 800a0c6:	f7fa fae8 	bl	800469a <HAL_SUBGHZ_ReadRegisters>
 800a0ca:	697b      	ldr	r3, [r7, #20]
 800a0cc:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a0ce:	693b      	ldr	r3, [r7, #16]
 800a0d0:	f383 8810 	msr	PRIMASK, r3
}
 800a0d4:	bf00      	nop
    CRITICAL_SECTION_END();
}
 800a0d6:	bf00      	nop
 800a0d8:	3718      	adds	r7, #24
 800a0da:	46bd      	mov	sp, r7
 800a0dc:	bd80      	pop	{r7, pc}
 800a0de:	bf00      	nop
 800a0e0:	20000090 	.word	0x20000090

0800a0e4 <SUBGRF_WriteBuffer>:

void SUBGRF_WriteBuffer( uint8_t offset, uint8_t *buffer, uint8_t size )
{
 800a0e4:	b580      	push	{r7, lr}
 800a0e6:	b086      	sub	sp, #24
 800a0e8:	af00      	add	r7, sp, #0
 800a0ea:	4603      	mov	r3, r0
 800a0ec:	6039      	str	r1, [r7, #0]
 800a0ee:	71fb      	strb	r3, [r7, #7]
 800a0f0:	4613      	mov	r3, r2
 800a0f2:	71bb      	strb	r3, [r7, #6]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a0f4:	f3ef 8310 	mrs	r3, PRIMASK
 800a0f8:	60fb      	str	r3, [r7, #12]
  return(result);
 800a0fa:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 800a0fc:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800a0fe:	b672      	cpsid	i
}
 800a100:	bf00      	nop
    HAL_SUBGHZ_WriteBuffer( &hsubghz, offset, buffer, size );
 800a102:	79bb      	ldrb	r3, [r7, #6]
 800a104:	b29b      	uxth	r3, r3
 800a106:	79f9      	ldrb	r1, [r7, #7]
 800a108:	683a      	ldr	r2, [r7, #0]
 800a10a:	4806      	ldr	r0, [pc, #24]	@ (800a124 <SUBGRF_WriteBuffer+0x40>)
 800a10c:	f7fa fbd9 	bl	80048c2 <HAL_SUBGHZ_WriteBuffer>
 800a110:	697b      	ldr	r3, [r7, #20]
 800a112:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a114:	693b      	ldr	r3, [r7, #16]
 800a116:	f383 8810 	msr	PRIMASK, r3
}
 800a11a:	bf00      	nop
    CRITICAL_SECTION_END();
}
 800a11c:	bf00      	nop
 800a11e:	3718      	adds	r7, #24
 800a120:	46bd      	mov	sp, r7
 800a122:	bd80      	pop	{r7, pc}
 800a124:	20000090 	.word	0x20000090

0800a128 <SUBGRF_ReadBuffer>:

void SUBGRF_ReadBuffer( uint8_t offset, uint8_t *buffer, uint8_t size )
{
 800a128:	b580      	push	{r7, lr}
 800a12a:	b086      	sub	sp, #24
 800a12c:	af00      	add	r7, sp, #0
 800a12e:	4603      	mov	r3, r0
 800a130:	6039      	str	r1, [r7, #0]
 800a132:	71fb      	strb	r3, [r7, #7]
 800a134:	4613      	mov	r3, r2
 800a136:	71bb      	strb	r3, [r7, #6]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a138:	f3ef 8310 	mrs	r3, PRIMASK
 800a13c:	60fb      	str	r3, [r7, #12]
  return(result);
 800a13e:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 800a140:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800a142:	b672      	cpsid	i
}
 800a144:	bf00      	nop
    HAL_SUBGHZ_ReadBuffer( &hsubghz, offset, buffer, size );
 800a146:	79bb      	ldrb	r3, [r7, #6]
 800a148:	b29b      	uxth	r3, r3
 800a14a:	79f9      	ldrb	r1, [r7, #7]
 800a14c:	683a      	ldr	r2, [r7, #0]
 800a14e:	4806      	ldr	r0, [pc, #24]	@ (800a168 <SUBGRF_ReadBuffer+0x40>)
 800a150:	f7fa fc0a 	bl	8004968 <HAL_SUBGHZ_ReadBuffer>
 800a154:	697b      	ldr	r3, [r7, #20]
 800a156:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a158:	693b      	ldr	r3, [r7, #16]
 800a15a:	f383 8810 	msr	PRIMASK, r3
}
 800a15e:	bf00      	nop
    CRITICAL_SECTION_END();
}
 800a160:	bf00      	nop
 800a162:	3718      	adds	r7, #24
 800a164:	46bd      	mov	sp, r7
 800a166:	bd80      	pop	{r7, pc}
 800a168:	20000090 	.word	0x20000090

0800a16c <SUBGRF_WriteCommand>:

void SUBGRF_WriteCommand( SUBGHZ_RadioSetCmd_t Command, uint8_t *pBuffer,
                                        uint16_t Size )
{
 800a16c:	b580      	push	{r7, lr}
 800a16e:	b086      	sub	sp, #24
 800a170:	af00      	add	r7, sp, #0
 800a172:	4603      	mov	r3, r0
 800a174:	6039      	str	r1, [r7, #0]
 800a176:	71fb      	strb	r3, [r7, #7]
 800a178:	4613      	mov	r3, r2
 800a17a:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a17c:	f3ef 8310 	mrs	r3, PRIMASK
 800a180:	60fb      	str	r3, [r7, #12]
  return(result);
 800a182:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 800a184:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800a186:	b672      	cpsid	i
}
 800a188:	bf00      	nop
    HAL_SUBGHZ_ExecSetCmd( &hsubghz, Command, pBuffer, Size );
 800a18a:	88bb      	ldrh	r3, [r7, #4]
 800a18c:	79f9      	ldrb	r1, [r7, #7]
 800a18e:	683a      	ldr	r2, [r7, #0]
 800a190:	4806      	ldr	r0, [pc, #24]	@ (800a1ac <SUBGRF_WriteCommand+0x40>)
 800a192:	f7fa fae3 	bl	800475c <HAL_SUBGHZ_ExecSetCmd>
 800a196:	697b      	ldr	r3, [r7, #20]
 800a198:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a19a:	693b      	ldr	r3, [r7, #16]
 800a19c:	f383 8810 	msr	PRIMASK, r3
}
 800a1a0:	bf00      	nop
    CRITICAL_SECTION_END();
}
 800a1a2:	bf00      	nop
 800a1a4:	3718      	adds	r7, #24
 800a1a6:	46bd      	mov	sp, r7
 800a1a8:	bd80      	pop	{r7, pc}
 800a1aa:	bf00      	nop
 800a1ac:	20000090 	.word	0x20000090

0800a1b0 <SUBGRF_ReadCommand>:

void SUBGRF_ReadCommand( SUBGHZ_RadioGetCmd_t Command, uint8_t *pBuffer,
                                        uint16_t Size )
{
 800a1b0:	b580      	push	{r7, lr}
 800a1b2:	b086      	sub	sp, #24
 800a1b4:	af00      	add	r7, sp, #0
 800a1b6:	4603      	mov	r3, r0
 800a1b8:	6039      	str	r1, [r7, #0]
 800a1ba:	71fb      	strb	r3, [r7, #7]
 800a1bc:	4613      	mov	r3, r2
 800a1be:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a1c0:	f3ef 8310 	mrs	r3, PRIMASK
 800a1c4:	60fb      	str	r3, [r7, #12]
  return(result);
 800a1c6:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 800a1c8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800a1ca:	b672      	cpsid	i
}
 800a1cc:	bf00      	nop
    HAL_SUBGHZ_ExecGetCmd( &hsubghz, Command, pBuffer, Size );
 800a1ce:	88bb      	ldrh	r3, [r7, #4]
 800a1d0:	79f9      	ldrb	r1, [r7, #7]
 800a1d2:	683a      	ldr	r2, [r7, #0]
 800a1d4:	4806      	ldr	r0, [pc, #24]	@ (800a1f0 <SUBGRF_ReadCommand+0x40>)
 800a1d6:	f7fa fb20 	bl	800481a <HAL_SUBGHZ_ExecGetCmd>
 800a1da:	697b      	ldr	r3, [r7, #20]
 800a1dc:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a1de:	693b      	ldr	r3, [r7, #16]
 800a1e0:	f383 8810 	msr	PRIMASK, r3
}
 800a1e4:	bf00      	nop
    CRITICAL_SECTION_END();
}
 800a1e6:	bf00      	nop
 800a1e8:	3718      	adds	r7, #24
 800a1ea:	46bd      	mov	sp, r7
 800a1ec:	bd80      	pop	{r7, pc}
 800a1ee:	bf00      	nop
 800a1f0:	20000090 	.word	0x20000090

0800a1f4 <SUBGRF_SetSwitch>:

void SUBGRF_SetSwitch( uint8_t paSelect, RFState_t rxtx )
{
 800a1f4:	b580      	push	{r7, lr}
 800a1f6:	b084      	sub	sp, #16
 800a1f8:	af00      	add	r7, sp, #0
 800a1fa:	4603      	mov	r3, r0
 800a1fc:	460a      	mov	r2, r1
 800a1fe:	71fb      	strb	r3, [r7, #7]
 800a200:	4613      	mov	r3, r2
 800a202:	71bb      	strb	r3, [r7, #6]
    RBI_Switch_TypeDef state = RBI_SWITCH_RX;
 800a204:	2301      	movs	r3, #1
 800a206:	73fb      	strb	r3, [r7, #15]

    if (rxtx == RFSWITCH_TX)
 800a208:	79bb      	ldrb	r3, [r7, #6]
 800a20a:	2b01      	cmp	r3, #1
 800a20c:	d10d      	bne.n	800a22a <SUBGRF_SetSwitch+0x36>
    {
        if (paSelect == RFO_LP)
 800a20e:	79fb      	ldrb	r3, [r7, #7]
 800a210:	2b01      	cmp	r3, #1
 800a212:	d104      	bne.n	800a21e <SUBGRF_SetSwitch+0x2a>
        {
            state = RBI_SWITCH_RFO_LP;
 800a214:	2302      	movs	r3, #2
 800a216:	73fb      	strb	r3, [r7, #15]
            Radio_SMPS_Set(SMPS_DRIVE_SETTING_MAX);
 800a218:	2004      	movs	r0, #4
 800a21a:	f000 f8ef 	bl	800a3fc <Radio_SMPS_Set>
        }
        if (paSelect == RFO_HP)
 800a21e:	79fb      	ldrb	r3, [r7, #7]
 800a220:	2b02      	cmp	r3, #2
 800a222:	d107      	bne.n	800a234 <SUBGRF_SetSwitch+0x40>
        {
            state = RBI_SWITCH_RFO_HP;
 800a224:	2303      	movs	r3, #3
 800a226:	73fb      	strb	r3, [r7, #15]
 800a228:	e004      	b.n	800a234 <SUBGRF_SetSwitch+0x40>
        }
    }
    else
    {
        if (rxtx == RFSWITCH_RX)
 800a22a:	79bb      	ldrb	r3, [r7, #6]
 800a22c:	2b00      	cmp	r3, #0
 800a22e:	d101      	bne.n	800a234 <SUBGRF_SetSwitch+0x40>
        {
            state = RBI_SWITCH_RX;
 800a230:	2301      	movs	r3, #1
 800a232:	73fb      	strb	r3, [r7, #15]
        }
    }
    RBI_ConfigRFSwitch(state);
 800a234:	7bfb      	ldrb	r3, [r7, #15]
 800a236:	4618      	mov	r0, r3
 800a238:	f000 fa7b 	bl	800a732 <RBI_ConfigRFSwitch>
}
 800a23c:	bf00      	nop
 800a23e:	3710      	adds	r7, #16
 800a240:	46bd      	mov	sp, r7
 800a242:	bd80      	pop	{r7, pc}

0800a244 <SUBGRF_SetRfTxPower>:

uint8_t SUBGRF_SetRfTxPower( int8_t power )
{
 800a244:	b580      	push	{r7, lr}
 800a246:	b084      	sub	sp, #16
 800a248:	af00      	add	r7, sp, #0
 800a24a:	4603      	mov	r3, r0
 800a24c:	71fb      	strb	r3, [r7, #7]
    uint8_t paSelect= RFO_LP;
 800a24e:	2301      	movs	r3, #1
 800a250:	73fb      	strb	r3, [r7, #15]

    int32_t TxConfig = RBI_GetTxConfig();
 800a252:	f000 fa7c 	bl	800a74e <RBI_GetTxConfig>
 800a256:	60b8      	str	r0, [r7, #8]

    switch (TxConfig)
 800a258:	68bb      	ldr	r3, [r7, #8]
 800a25a:	2b02      	cmp	r3, #2
 800a25c:	d016      	beq.n	800a28c <SUBGRF_SetRfTxPower+0x48>
 800a25e:	68bb      	ldr	r3, [r7, #8]
 800a260:	2b02      	cmp	r3, #2
 800a262:	dc16      	bgt.n	800a292 <SUBGRF_SetRfTxPower+0x4e>
 800a264:	68bb      	ldr	r3, [r7, #8]
 800a266:	2b00      	cmp	r3, #0
 800a268:	d003      	beq.n	800a272 <SUBGRF_SetRfTxPower+0x2e>
 800a26a:	68bb      	ldr	r3, [r7, #8]
 800a26c:	2b01      	cmp	r3, #1
 800a26e:	d00a      	beq.n	800a286 <SUBGRF_SetRfTxPower+0x42>
        {
            paSelect = RFO_HP;
            break;
        }
        default:
            break;
 800a270:	e00f      	b.n	800a292 <SUBGRF_SetRfTxPower+0x4e>
            if (power > 15)
 800a272:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a276:	2b0f      	cmp	r3, #15
 800a278:	dd02      	ble.n	800a280 <SUBGRF_SetRfTxPower+0x3c>
                paSelect = RFO_HP;
 800a27a:	2302      	movs	r3, #2
 800a27c:	73fb      	strb	r3, [r7, #15]
            break;
 800a27e:	e009      	b.n	800a294 <SUBGRF_SetRfTxPower+0x50>
                paSelect = RFO_LP;
 800a280:	2301      	movs	r3, #1
 800a282:	73fb      	strb	r3, [r7, #15]
            break;
 800a284:	e006      	b.n	800a294 <SUBGRF_SetRfTxPower+0x50>
            paSelect = RFO_LP;
 800a286:	2301      	movs	r3, #1
 800a288:	73fb      	strb	r3, [r7, #15]
            break;
 800a28a:	e003      	b.n	800a294 <SUBGRF_SetRfTxPower+0x50>
            paSelect = RFO_HP;
 800a28c:	2302      	movs	r3, #2
 800a28e:	73fb      	strb	r3, [r7, #15]
            break;
 800a290:	e000      	b.n	800a294 <SUBGRF_SetRfTxPower+0x50>
            break;
 800a292:	bf00      	nop
    }

    SUBGRF_SetTxParams( paSelect, power, RADIO_RAMP_40_US );
 800a294:	f997 1007 	ldrsb.w	r1, [r7, #7]
 800a298:	7bfb      	ldrb	r3, [r7, #15]
 800a29a:	2202      	movs	r2, #2
 800a29c:	4618      	mov	r0, r3
 800a29e:	f7ff fbb9 	bl	8009a14 <SUBGRF_SetTxParams>

    return paSelect;
 800a2a2:	7bfb      	ldrb	r3, [r7, #15]
}
 800a2a4:	4618      	mov	r0, r3
 800a2a6:	3710      	adds	r7, #16
 800a2a8:	46bd      	mov	sp, r7
 800a2aa:	bd80      	pop	{r7, pc}

0800a2ac <SUBGRF_GetRadioWakeUpTime>:

uint32_t SUBGRF_GetRadioWakeUpTime( void )
{
 800a2ac:	b480      	push	{r7}
 800a2ae:	af00      	add	r7, sp, #0
    return RF_WAKEUP_TIME;
 800a2b0:	2301      	movs	r3, #1
}
 800a2b2:	4618      	mov	r0, r3
 800a2b4:	46bd      	mov	sp, r7
 800a2b6:	bc80      	pop	{r7}
 800a2b8:	4770      	bx	lr
	...

0800a2bc <HAL_SUBGHZ_TxCpltCallback>:

/* HAL_SUBGHz Callbacks definitions */
void HAL_SUBGHZ_TxCpltCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 800a2bc:	b580      	push	{r7, lr}
 800a2be:	b082      	sub	sp, #8
 800a2c0:	af00      	add	r7, sp, #0
 800a2c2:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_TX_DONE );
 800a2c4:	4b03      	ldr	r3, [pc, #12]	@ (800a2d4 <HAL_SUBGHZ_TxCpltCallback+0x18>)
 800a2c6:	681b      	ldr	r3, [r3, #0]
 800a2c8:	2001      	movs	r0, #1
 800a2ca:	4798      	blx	r3
}
 800a2cc:	bf00      	nop
 800a2ce:	3708      	adds	r7, #8
 800a2d0:	46bd      	mov	sp, r7
 800a2d2:	bd80      	pop	{r7, pc}
 800a2d4:	20000340 	.word	0x20000340

0800a2d8 <HAL_SUBGHZ_RxCpltCallback>:

void HAL_SUBGHZ_RxCpltCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 800a2d8:	b580      	push	{r7, lr}
 800a2da:	b082      	sub	sp, #8
 800a2dc:	af00      	add	r7, sp, #0
 800a2de:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_RX_DONE );
 800a2e0:	4b03      	ldr	r3, [pc, #12]	@ (800a2f0 <HAL_SUBGHZ_RxCpltCallback+0x18>)
 800a2e2:	681b      	ldr	r3, [r3, #0]
 800a2e4:	2002      	movs	r0, #2
 800a2e6:	4798      	blx	r3
}
 800a2e8:	bf00      	nop
 800a2ea:	3708      	adds	r7, #8
 800a2ec:	46bd      	mov	sp, r7
 800a2ee:	bd80      	pop	{r7, pc}
 800a2f0:	20000340 	.word	0x20000340

0800a2f4 <HAL_SUBGHZ_CRCErrorCallback>:

void HAL_SUBGHZ_CRCErrorCallback (SUBGHZ_HandleTypeDef *hsubghz)
{
 800a2f4:	b580      	push	{r7, lr}
 800a2f6:	b082      	sub	sp, #8
 800a2f8:	af00      	add	r7, sp, #0
 800a2fa:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_CRC_ERROR);
 800a2fc:	4b03      	ldr	r3, [pc, #12]	@ (800a30c <HAL_SUBGHZ_CRCErrorCallback+0x18>)
 800a2fe:	681b      	ldr	r3, [r3, #0]
 800a300:	2040      	movs	r0, #64	@ 0x40
 800a302:	4798      	blx	r3
}
 800a304:	bf00      	nop
 800a306:	3708      	adds	r7, #8
 800a308:	46bd      	mov	sp, r7
 800a30a:	bd80      	pop	{r7, pc}
 800a30c:	20000340 	.word	0x20000340

0800a310 <HAL_SUBGHZ_CADStatusCallback>:

void HAL_SUBGHZ_CADStatusCallback(SUBGHZ_HandleTypeDef *hsubghz, HAL_SUBGHZ_CadStatusTypeDef cadstatus)
{
 800a310:	b580      	push	{r7, lr}
 800a312:	b082      	sub	sp, #8
 800a314:	af00      	add	r7, sp, #0
 800a316:	6078      	str	r0, [r7, #4]
 800a318:	460b      	mov	r3, r1
 800a31a:	70fb      	strb	r3, [r7, #3]
    switch (cadstatus)
 800a31c:	78fb      	ldrb	r3, [r7, #3]
 800a31e:	2b00      	cmp	r3, #0
 800a320:	d002      	beq.n	800a328 <HAL_SUBGHZ_CADStatusCallback+0x18>
 800a322:	2b01      	cmp	r3, #1
 800a324:	d005      	beq.n	800a332 <HAL_SUBGHZ_CADStatusCallback+0x22>
            break;
        case HAL_SUBGHZ_CAD_DETECTED:
            RadioOnDioIrqCb( IRQ_CAD_DETECTED);
            break;
        default:
            break;
 800a326:	e00a      	b.n	800a33e <HAL_SUBGHZ_CADStatusCallback+0x2e>
            RadioOnDioIrqCb( IRQ_CAD_CLEAR);
 800a328:	4b07      	ldr	r3, [pc, #28]	@ (800a348 <HAL_SUBGHZ_CADStatusCallback+0x38>)
 800a32a:	681b      	ldr	r3, [r3, #0]
 800a32c:	2080      	movs	r0, #128	@ 0x80
 800a32e:	4798      	blx	r3
            break;
 800a330:	e005      	b.n	800a33e <HAL_SUBGHZ_CADStatusCallback+0x2e>
            RadioOnDioIrqCb( IRQ_CAD_DETECTED);
 800a332:	4b05      	ldr	r3, [pc, #20]	@ (800a348 <HAL_SUBGHZ_CADStatusCallback+0x38>)
 800a334:	681b      	ldr	r3, [r3, #0]
 800a336:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800a33a:	4798      	blx	r3
            break;
 800a33c:	bf00      	nop
    }
}
 800a33e:	bf00      	nop
 800a340:	3708      	adds	r7, #8
 800a342:	46bd      	mov	sp, r7
 800a344:	bd80      	pop	{r7, pc}
 800a346:	bf00      	nop
 800a348:	20000340 	.word	0x20000340

0800a34c <HAL_SUBGHZ_RxTxTimeoutCallback>:

void HAL_SUBGHZ_RxTxTimeoutCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 800a34c:	b580      	push	{r7, lr}
 800a34e:	b082      	sub	sp, #8
 800a350:	af00      	add	r7, sp, #0
 800a352:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_RX_TX_TIMEOUT );
 800a354:	4b04      	ldr	r3, [pc, #16]	@ (800a368 <HAL_SUBGHZ_RxTxTimeoutCallback+0x1c>)
 800a356:	681b      	ldr	r3, [r3, #0]
 800a358:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800a35c:	4798      	blx	r3
}
 800a35e:	bf00      	nop
 800a360:	3708      	adds	r7, #8
 800a362:	46bd      	mov	sp, r7
 800a364:	bd80      	pop	{r7, pc}
 800a366:	bf00      	nop
 800a368:	20000340 	.word	0x20000340

0800a36c <HAL_SUBGHZ_HeaderErrorCallback>:

void HAL_SUBGHZ_HeaderErrorCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 800a36c:	b580      	push	{r7, lr}
 800a36e:	b082      	sub	sp, #8
 800a370:	af00      	add	r7, sp, #0
 800a372:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_HEADER_ERROR );
 800a374:	4b03      	ldr	r3, [pc, #12]	@ (800a384 <HAL_SUBGHZ_HeaderErrorCallback+0x18>)
 800a376:	681b      	ldr	r3, [r3, #0]
 800a378:	2020      	movs	r0, #32
 800a37a:	4798      	blx	r3
}
 800a37c:	bf00      	nop
 800a37e:	3708      	adds	r7, #8
 800a380:	46bd      	mov	sp, r7
 800a382:	bd80      	pop	{r7, pc}
 800a384:	20000340 	.word	0x20000340

0800a388 <HAL_SUBGHZ_PreambleDetectedCallback>:

void HAL_SUBGHZ_PreambleDetectedCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 800a388:	b580      	push	{r7, lr}
 800a38a:	b082      	sub	sp, #8
 800a38c:	af00      	add	r7, sp, #0
 800a38e:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_PREAMBLE_DETECTED );
 800a390:	4b03      	ldr	r3, [pc, #12]	@ (800a3a0 <HAL_SUBGHZ_PreambleDetectedCallback+0x18>)
 800a392:	681b      	ldr	r3, [r3, #0]
 800a394:	2004      	movs	r0, #4
 800a396:	4798      	blx	r3
}
 800a398:	bf00      	nop
 800a39a:	3708      	adds	r7, #8
 800a39c:	46bd      	mov	sp, r7
 800a39e:	bd80      	pop	{r7, pc}
 800a3a0:	20000340 	.word	0x20000340

0800a3a4 <HAL_SUBGHZ_SyncWordValidCallback>:

void HAL_SUBGHZ_SyncWordValidCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 800a3a4:	b580      	push	{r7, lr}
 800a3a6:	b082      	sub	sp, #8
 800a3a8:	af00      	add	r7, sp, #0
 800a3aa:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_SYNCWORD_VALID );
 800a3ac:	4b03      	ldr	r3, [pc, #12]	@ (800a3bc <HAL_SUBGHZ_SyncWordValidCallback+0x18>)
 800a3ae:	681b      	ldr	r3, [r3, #0]
 800a3b0:	2008      	movs	r0, #8
 800a3b2:	4798      	blx	r3
}
 800a3b4:	bf00      	nop
 800a3b6:	3708      	adds	r7, #8
 800a3b8:	46bd      	mov	sp, r7
 800a3ba:	bd80      	pop	{r7, pc}
 800a3bc:	20000340 	.word	0x20000340

0800a3c0 <HAL_SUBGHZ_HeaderValidCallback>:

void HAL_SUBGHZ_HeaderValidCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 800a3c0:	b580      	push	{r7, lr}
 800a3c2:	b082      	sub	sp, #8
 800a3c4:	af00      	add	r7, sp, #0
 800a3c6:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_HEADER_VALID );
 800a3c8:	4b03      	ldr	r3, [pc, #12]	@ (800a3d8 <HAL_SUBGHZ_HeaderValidCallback+0x18>)
 800a3ca:	681b      	ldr	r3, [r3, #0]
 800a3cc:	2010      	movs	r0, #16
 800a3ce:	4798      	blx	r3
}
 800a3d0:	bf00      	nop
 800a3d2:	3708      	adds	r7, #8
 800a3d4:	46bd      	mov	sp, r7
 800a3d6:	bd80      	pop	{r7, pc}
 800a3d8:	20000340 	.word	0x20000340

0800a3dc <HAL_SUBGHZ_LrFhssHopCallback>:

void HAL_SUBGHZ_LrFhssHopCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 800a3dc:	b580      	push	{r7, lr}
 800a3de:	b082      	sub	sp, #8
 800a3e0:	af00      	add	r7, sp, #0
 800a3e2:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_LR_FHSS_HOP );
 800a3e4:	4b04      	ldr	r3, [pc, #16]	@ (800a3f8 <HAL_SUBGHZ_LrFhssHopCallback+0x1c>)
 800a3e6:	681b      	ldr	r3, [r3, #0]
 800a3e8:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 800a3ec:	4798      	blx	r3
}
 800a3ee:	bf00      	nop
 800a3f0:	3708      	adds	r7, #8
 800a3f2:	46bd      	mov	sp, r7
 800a3f4:	bd80      	pop	{r7, pc}
 800a3f6:	bf00      	nop
 800a3f8:	20000340 	.word	0x20000340

0800a3fc <Radio_SMPS_Set>:

static void Radio_SMPS_Set(uint8_t level)
{
 800a3fc:	b580      	push	{r7, lr}
 800a3fe:	b084      	sub	sp, #16
 800a400:	af00      	add	r7, sp, #0
 800a402:	4603      	mov	r3, r0
 800a404:	71fb      	strb	r3, [r7, #7]
  if ( 1U == RBI_IsDCDC() )
 800a406:	f000 f9b0 	bl	800a76a <RBI_IsDCDC>
 800a40a:	4603      	mov	r3, r0
 800a40c:	2b01      	cmp	r3, #1
 800a40e:	d112      	bne.n	800a436 <Radio_SMPS_Set+0x3a>
  {
    uint8_t modReg;
    modReg= SUBGRF_ReadRegister(SUBGHZ_SMPSC2R);
 800a410:	f640 1023 	movw	r0, #2339	@ 0x923
 800a414:	f7ff fe02 	bl	800a01c <SUBGRF_ReadRegister>
 800a418:	4603      	mov	r3, r0
 800a41a:	73fb      	strb	r3, [r7, #15]
    modReg&= (~SMPS_DRV_MASK);
 800a41c:	7bfb      	ldrb	r3, [r7, #15]
 800a41e:	f023 0306 	bic.w	r3, r3, #6
 800a422:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteRegister(SUBGHZ_SMPSC2R, modReg | level);
 800a424:	7bfa      	ldrb	r2, [r7, #15]
 800a426:	79fb      	ldrb	r3, [r7, #7]
 800a428:	4313      	orrs	r3, r2
 800a42a:	b2db      	uxtb	r3, r3
 800a42c:	4619      	mov	r1, r3
 800a42e:	f640 1023 	movw	r0, #2339	@ 0x923
 800a432:	f7ff fdd1 	bl	8009fd8 <SUBGRF_WriteRegister>
  }
}
 800a436:	bf00      	nop
 800a438:	3710      	adds	r7, #16
 800a43a:	46bd      	mov	sp, r7
 800a43c:	bd80      	pop	{r7, pc}
	...

0800a440 <SUBGRF_GetFskBandwidthRegValue>:

uint8_t SUBGRF_GetFskBandwidthRegValue( uint32_t bandwidth )
{
 800a440:	b480      	push	{r7}
 800a442:	b085      	sub	sp, #20
 800a444:	af00      	add	r7, sp, #0
 800a446:	6078      	str	r0, [r7, #4]
    uint8_t i;

    if( bandwidth == 0 )
 800a448:	687b      	ldr	r3, [r7, #4]
 800a44a:	2b00      	cmp	r3, #0
 800a44c:	d101      	bne.n	800a452 <SUBGRF_GetFskBandwidthRegValue+0x12>
    {
        return( 0x1F );
 800a44e:	231f      	movs	r3, #31
 800a450:	e017      	b.n	800a482 <SUBGRF_GetFskBandwidthRegValue+0x42>
    }

    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
 800a452:	2300      	movs	r3, #0
 800a454:	73fb      	strb	r3, [r7, #15]
 800a456:	e00f      	b.n	800a478 <SUBGRF_GetFskBandwidthRegValue+0x38>
    {
        if ( bandwidth < FskBandwidths[i].bandwidth )
 800a458:	7bfb      	ldrb	r3, [r7, #15]
 800a45a:	4a0c      	ldr	r2, [pc, #48]	@ (800a48c <SUBGRF_GetFskBandwidthRegValue+0x4c>)
 800a45c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800a460:	687a      	ldr	r2, [r7, #4]
 800a462:	429a      	cmp	r2, r3
 800a464:	d205      	bcs.n	800a472 <SUBGRF_GetFskBandwidthRegValue+0x32>
        {
            return FskBandwidths[i].RegValue;
 800a466:	7bfb      	ldrb	r3, [r7, #15]
 800a468:	4a08      	ldr	r2, [pc, #32]	@ (800a48c <SUBGRF_GetFskBandwidthRegValue+0x4c>)
 800a46a:	00db      	lsls	r3, r3, #3
 800a46c:	4413      	add	r3, r2
 800a46e:	791b      	ldrb	r3, [r3, #4]
 800a470:	e007      	b.n	800a482 <SUBGRF_GetFskBandwidthRegValue+0x42>
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
 800a472:	7bfb      	ldrb	r3, [r7, #15]
 800a474:	3301      	adds	r3, #1
 800a476:	73fb      	strb	r3, [r7, #15]
 800a478:	7bfb      	ldrb	r3, [r7, #15]
 800a47a:	2b15      	cmp	r3, #21
 800a47c:	d9ec      	bls.n	800a458 <SUBGRF_GetFskBandwidthRegValue+0x18>
        }
    }
    // ERROR: Value not found
    while( 1 );
 800a47e:	bf00      	nop
 800a480:	e7fd      	b.n	800a47e <SUBGRF_GetFskBandwidthRegValue+0x3e>
}
 800a482:	4618      	mov	r0, r3
 800a484:	3714      	adds	r7, #20
 800a486:	46bd      	mov	sp, r7
 800a488:	bc80      	pop	{r7}
 800a48a:	4770      	bx	lr
 800a48c:	0800bbf4 	.word	0x0800bbf4

0800a490 <SUBGRF_GetCFO>:
void SUBGRF_GetCFO( uint32_t bitRate, int32_t *cfo)
{
 800a490:	b580      	push	{r7, lr}
 800a492:	b08a      	sub	sp, #40	@ 0x28
 800a494:	af00      	add	r7, sp, #0
 800a496:	6078      	str	r0, [r7, #4]
 800a498:	6039      	str	r1, [r7, #0]
  uint8_t BwMant[] = {4, 8, 10, 12};
 800a49a:	4b35      	ldr	r3, [pc, #212]	@ (800a570 <SUBGRF_GetCFO+0xe0>)
 800a49c:	60fb      	str	r3, [r7, #12]
  /* read demod bandwidth: mant bit4:3, exp bits 2:0 */
  uint8_t reg = (SUBGRF_ReadRegister( SUBGHZ_BWSELR ));
 800a49e:	f640 0007 	movw	r0, #2055	@ 0x807
 800a4a2:	f7ff fdbb 	bl	800a01c <SUBGRF_ReadRegister>
 800a4a6:	4603      	mov	r3, r0
 800a4a8:	77fb      	strb	r3, [r7, #31]
  uint8_t bandwidth_mant = BwMant[( reg >> 3 ) & 0x3];
 800a4aa:	7ffb      	ldrb	r3, [r7, #31]
 800a4ac:	08db      	lsrs	r3, r3, #3
 800a4ae:	b2db      	uxtb	r3, r3
 800a4b0:	f003 0303 	and.w	r3, r3, #3
 800a4b4:	3328      	adds	r3, #40	@ 0x28
 800a4b6:	443b      	add	r3, r7
 800a4b8:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 800a4bc:	77bb      	strb	r3, [r7, #30]
  uint8_t bandwidth_exp = reg & 0x7;
 800a4be:	7ffb      	ldrb	r3, [r7, #31]
 800a4c0:	f003 0307 	and.w	r3, r3, #7
 800a4c4:	777b      	strb	r3, [r7, #29]
  uint32_t cf_fs = XTAL_FREQ / ( bandwidth_mant * ( 1 << ( bandwidth_exp + 1 )));
 800a4c6:	7fba      	ldrb	r2, [r7, #30]
 800a4c8:	7f7b      	ldrb	r3, [r7, #29]
 800a4ca:	3301      	adds	r3, #1
 800a4cc:	fa02 f303 	lsl.w	r3, r2, r3
 800a4d0:	461a      	mov	r2, r3
 800a4d2:	4b28      	ldr	r3, [pc, #160]	@ (800a574 <SUBGRF_GetCFO+0xe4>)
 800a4d4:	fbb3 f3f2 	udiv	r3, r3, r2
 800a4d8:	61bb      	str	r3, [r7, #24]
  uint32_t cf_osr = cf_fs / bitRate;
 800a4da:	69ba      	ldr	r2, [r7, #24]
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	fbb2 f3f3 	udiv	r3, r2, r3
 800a4e2:	617b      	str	r3, [r7, #20]
  uint8_t interp = 1;
 800a4e4:	2301      	movs	r3, #1
 800a4e6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  /* calculate demod interpolation factor */
  if (cf_osr * interp < 8)
 800a4ea:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a4ee:	697a      	ldr	r2, [r7, #20]
 800a4f0:	fb02 f303 	mul.w	r3, r2, r3
 800a4f4:	2b07      	cmp	r3, #7
 800a4f6:	d802      	bhi.n	800a4fe <SUBGRF_GetCFO+0x6e>
  {
    interp = 2;
 800a4f8:	2302      	movs	r3, #2
 800a4fa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }
  if (cf_osr * interp < 4)
 800a4fe:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a502:	697a      	ldr	r2, [r7, #20]
 800a504:	fb02 f303 	mul.w	r3, r2, r3
 800a508:	2b03      	cmp	r3, #3
 800a50a:	d802      	bhi.n	800a512 <SUBGRF_GetCFO+0x82>
  {
    interp = 4;
 800a50c:	2304      	movs	r3, #4
 800a50e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }
  /* calculate demod sampling frequency */
  uint32_t fs = cf_fs* interp;
 800a512:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800a516:	69bb      	ldr	r3, [r7, #24]
 800a518:	fb02 f303 	mul.w	r3, r2, r3
 800a51c:	613b      	str	r3, [r7, #16]
  /* get the cfo registers */
  int32_t cfo_bin = ( SUBGRF_ReadRegister( SUBGHZ_GCFORH ) & 0xF ) << 8;
 800a51e:	f44f 60d6 	mov.w	r0, #1712	@ 0x6b0
 800a522:	f7ff fd7b 	bl	800a01c <SUBGRF_ReadRegister>
 800a526:	4603      	mov	r3, r0
 800a528:	021b      	lsls	r3, r3, #8
 800a52a:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800a52e:	623b      	str	r3, [r7, #32]
  cfo_bin |= SUBGRF_ReadRegister( SUBGHZ_GCFORL );
 800a530:	f240 60b1 	movw	r0, #1713	@ 0x6b1
 800a534:	f7ff fd72 	bl	800a01c <SUBGRF_ReadRegister>
 800a538:	4603      	mov	r3, r0
 800a53a:	461a      	mov	r2, r3
 800a53c:	6a3b      	ldr	r3, [r7, #32]
 800a53e:	4313      	orrs	r3, r2
 800a540:	623b      	str	r3, [r7, #32]
  /* negate if 12 bits sign bit is 1 */
  if (( cfo_bin & 0x800 ) == 0x800 )
 800a542:	6a3b      	ldr	r3, [r7, #32]
 800a544:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a548:	2b00      	cmp	r3, #0
 800a54a:	d005      	beq.n	800a558 <SUBGRF_GetCFO+0xc8>
  {
    cfo_bin |= 0xFFFFF000;
 800a54c:	6a3b      	ldr	r3, [r7, #32]
 800a54e:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 800a552:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 800a556:	623b      	str	r3, [r7, #32]
  }
  /* calculate cfo in Hz */
  /* shift by 5 first to not saturate, cfo_bin on 12bits */
  *cfo = ((int32_t)( cfo_bin * ( fs >> 5 ))) >> ( 12 - 5 );
 800a558:	693b      	ldr	r3, [r7, #16]
 800a55a:	095b      	lsrs	r3, r3, #5
 800a55c:	6a3a      	ldr	r2, [r7, #32]
 800a55e:	fb02 f303 	mul.w	r3, r2, r3
 800a562:	11da      	asrs	r2, r3, #7
 800a564:	683b      	ldr	r3, [r7, #0]
 800a566:	601a      	str	r2, [r3, #0]
}
 800a568:	bf00      	nop
 800a56a:	3728      	adds	r7, #40	@ 0x28
 800a56c:	46bd      	mov	sp, r7
 800a56e:	bd80      	pop	{r7, pc}
 800a570:	0c0a0804 	.word	0x0c0a0804
 800a574:	01e84800 	.word	0x01e84800

0800a578 <RFW_TransmitLongPacket>:
#endif /* RFW_ENABLE == 1 */

/* Exported functions --------------------------------------------------------*/
int32_t RFW_TransmitLongPacket( uint16_t payload_size, uint32_t timeout,
                                void ( *TxLongPacketGetNextChunkCb )( uint8_t **buffer, uint8_t buffer_size ) )
{
 800a578:	b480      	push	{r7}
 800a57a:	b087      	sub	sp, #28
 800a57c:	af00      	add	r7, sp, #0
 800a57e:	4603      	mov	r3, r0
 800a580:	60b9      	str	r1, [r7, #8]
 800a582:	607a      	str	r2, [r7, #4]
 800a584:	81fb      	strh	r3, [r7, #14]
    int32_t status = 0;
 800a586:	2300      	movs	r3, #0
 800a588:	617b      	str	r3, [r7, #20]
        default:
            break;
        }
    }
#else
    status = -1;
 800a58a:	f04f 33ff 	mov.w	r3, #4294967295
 800a58e:	617b      	str	r3, [r7, #20]
#endif /* RFW_LONGPACKET_ENABLE == 1 */
    return status;
 800a590:	697b      	ldr	r3, [r7, #20]
}
 800a592:	4618      	mov	r0, r3
 800a594:	371c      	adds	r7, #28
 800a596:	46bd      	mov	sp, r7
 800a598:	bc80      	pop	{r7}
 800a59a:	4770      	bx	lr

0800a59c <RFW_ReceiveLongPacket>:

int32_t RFW_ReceiveLongPacket( uint8_t boosted_mode, uint32_t timeout,
                               void ( *RxLongPacketStoreChunkCb )( uint8_t *buffer, uint8_t chunk_size ) )
{
 800a59c:	b480      	push	{r7}
 800a59e:	b087      	sub	sp, #28
 800a5a0:	af00      	add	r7, sp, #0
 800a5a2:	4603      	mov	r3, r0
 800a5a4:	60b9      	str	r1, [r7, #8]
 800a5a6:	607a      	str	r2, [r7, #4]
 800a5a8:	73fb      	strb	r3, [r7, #15]
    int32_t status = 0;
 800a5aa:	2300      	movs	r3, #0
 800a5ac:	617b      	str	r3, [r7, #20]
        {
            SUBGRF_SetRx( 0xFFFFFF ); /* Rx Continuous */
        }
    }
#else
    status = -1;
 800a5ae:	f04f 33ff 	mov.w	r3, #4294967295
 800a5b2:	617b      	str	r3, [r7, #20]
#endif /* RFW_LONGPACKET_ENABLE == 1 */
    return status;
 800a5b4:	697b      	ldr	r3, [r7, #20]
}
 800a5b6:	4618      	mov	r0, r3
 800a5b8:	371c      	adds	r7, #28
 800a5ba:	46bd      	mov	sp, r7
 800a5bc:	bc80      	pop	{r7}
 800a5be:	4770      	bx	lr

0800a5c0 <RFW_Init>:

int32_t RFW_Init( ConfigGeneric_t *config, RadioEvents_t *RadioEvents, TimerEvent_t *TimeoutTimerEvent )
{
 800a5c0:	b480      	push	{r7}
 800a5c2:	b085      	sub	sp, #20
 800a5c4:	af00      	add	r7, sp, #0
 800a5c6:	60f8      	str	r0, [r7, #12]
 800a5c8:	60b9      	str	r1, [r7, #8]
 800a5ca:	607a      	str	r2, [r7, #4]
    RFWPacket.Init.Enable = 1;
    /* Initialize Timer for end of fixed packet, started at sync*/
    TimerInit( &RFWPacket.Timer, RFW_GetPayloadTimerEvent );
    return 0;
#else
    return -1;
 800a5cc:	f04f 33ff 	mov.w	r3, #4294967295
#endif /* RFW_ENABLE == 1 */
}
 800a5d0:	4618      	mov	r0, r3
 800a5d2:	3714      	adds	r7, #20
 800a5d4:	46bd      	mov	sp, r7
 800a5d6:	bc80      	pop	{r7}
 800a5d8:	4770      	bx	lr

0800a5da <RFW_DeInit>:

void RFW_DeInit( void )
{
 800a5da:	b480      	push	{r7}
 800a5dc:	af00      	add	r7, sp, #0
#if (RFW_ENABLE == 1 )
    RFWPacket.Init.Enable = 0; /*Disable the RFWPacket decoding*/
#endif /* RFW_ENABLE == 1 */
}
 800a5de:	bf00      	nop
 800a5e0:	46bd      	mov	sp, r7
 800a5e2:	bc80      	pop	{r7}
 800a5e4:	4770      	bx	lr

0800a5e6 <RFW_Is_Init>:

uint8_t RFW_Is_Init( void )
{
 800a5e6:	b480      	push	{r7}
 800a5e8:	af00      	add	r7, sp, #0
#if (RFW_ENABLE == 1 )
    return RFWPacket.Init.Enable;
#else
    return 0;
 800a5ea:	2300      	movs	r3, #0
#endif /* RFW_ENABLE == 1 */
}
 800a5ec:	4618      	mov	r0, r3
 800a5ee:	46bd      	mov	sp, r7
 800a5f0:	bc80      	pop	{r7}
 800a5f2:	4770      	bx	lr

0800a5f4 <RFW_Is_LongPacketModeEnabled>:

uint8_t RFW_Is_LongPacketModeEnabled( void )
{
 800a5f4:	b480      	push	{r7}
 800a5f6:	af00      	add	r7, sp, #0
#if (RFW_ENABLE == 1 )
    return RFWPacket.LongPacketModeEnable;
#else
    return 0;
 800a5f8:	2300      	movs	r3, #0
#endif /* RFW_ENABLE == 1 */
}
 800a5fa:	4618      	mov	r0, r3
 800a5fc:	46bd      	mov	sp, r7
 800a5fe:	bc80      	pop	{r7}
 800a600:	4770      	bx	lr

0800a602 <RFW_SetAntSwitch>:

void RFW_SetAntSwitch( uint8_t AntSwitch )
{
 800a602:	b480      	push	{r7}
 800a604:	b083      	sub	sp, #12
 800a606:	af00      	add	r7, sp, #0
 800a608:	4603      	mov	r3, r0
 800a60a:	71fb      	strb	r3, [r7, #7]
#if (RFW_ENABLE == 1 )
    RFWPacket.AntSwitchPaSelect = AntSwitch;
#endif /* RFW_ENABLE == 1 */
}
 800a60c:	bf00      	nop
 800a60e:	370c      	adds	r7, #12
 800a610:	46bd      	mov	sp, r7
 800a612:	bc80      	pop	{r7}
 800a614:	4770      	bx	lr

0800a616 <RFW_TransmitInit>:

int32_t RFW_TransmitInit( uint8_t *inOutBuffer, uint8_t size, uint8_t *outSize )
{
 800a616:	b480      	push	{r7}
 800a618:	b087      	sub	sp, #28
 800a61a:	af00      	add	r7, sp, #0
 800a61c:	60f8      	str	r0, [r7, #12]
 800a61e:	460b      	mov	r3, r1
 800a620:	607a      	str	r2, [r7, #4]
 800a622:	72fb      	strb	r3, [r7, #11]
    int32_t status = -1;
 800a624:	f04f 33ff 	mov.w	r3, #4294967295
 800a628:	617b      	str	r3, [r7, #20]
        RFWPacket.LongPacketModeEnable = 0;

        status = 0;
    }
#endif /* RFW_ENABLE == 1 */
    return status;
 800a62a:	697b      	ldr	r3, [r7, #20]
}
 800a62c:	4618      	mov	r0, r3
 800a62e:	371c      	adds	r7, #28
 800a630:	46bd      	mov	sp, r7
 800a632:	bc80      	pop	{r7}
 800a634:	4770      	bx	lr

0800a636 <RFW_ReceiveInit>:

int32_t RFW_ReceiveInit( void )
{
 800a636:	b480      	push	{r7}
 800a638:	af00      	add	r7, sp, #0
    RFWPacket.RxPayloadOffset = 0;

    RFWPacket.LongPacketModeEnable = 0;
    return 0;
#else
    return -1;
 800a63a:	f04f 33ff 	mov.w	r3, #4294967295
#endif /* RFW_ENABLE == 1 */
}
 800a63e:	4618      	mov	r0, r3
 800a640:	46bd      	mov	sp, r7
 800a642:	bc80      	pop	{r7}
 800a644:	4770      	bx	lr

0800a646 <RFW_DeInit_TxLongPacket>:

void RFW_DeInit_TxLongPacket( void )
{
 800a646:	b480      	push	{r7}
 800a648:	af00      	add	r7, sp, #0
    /*long packet WA*/
    uint8_t reg = SUBGRF_ReadRegister( SUBGHZ_GPKTCTL1AR );
    SUBGRF_WriteRegister( SUBGHZ_GPKTCTL1AR, reg & ~0x02 ); /* clear infinite_sequence bit */
    SUBGRF_WriteRegister( SUBGHZ_GRTXPLDLEN, 0xFF ); /* RxTxPldLen: reset to 0xFF */
#endif /* RFW_LONGPACKET_ENABLE == 1 */
}
 800a64a:	bf00      	nop
 800a64c:	46bd      	mov	sp, r7
 800a64e:	bc80      	pop	{r7}
 800a650:	4770      	bx	lr

0800a652 <RFW_ReceivePayload>:

void RFW_ReceivePayload( void )
{
 800a652:	b480      	push	{r7}
 800a654:	af00      	add	r7, sp, #0
        /*timeout*/
        SUBGRF_SetStandby( STDBY_RC );
        RFWPacket.Init.RadioEvents->RxTimeout( );
    }
#endif /* RFW_ENABLE == 1 */
}
 800a656:	bf00      	nop
 800a658:	46bd      	mov	sp, r7
 800a65a:	bc80      	pop	{r7}
 800a65c:	4770      	bx	lr

0800a65e <RFW_SetRadioModem>:

void RFW_SetRadioModem( RadioModems_t Modem )
{
 800a65e:	b480      	push	{r7}
 800a660:	b083      	sub	sp, #12
 800a662:	af00      	add	r7, sp, #0
 800a664:	4603      	mov	r3, r0
 800a666:	71fb      	strb	r3, [r7, #7]
#if (RFW_ENABLE == 1 )
    RFWPacket.Init.Modem = Modem;
#endif /* RFW_ENABLE == 1 */
}
 800a668:	bf00      	nop
 800a66a:	370c      	adds	r7, #12
 800a66c:	46bd      	mov	sp, r7
 800a66e:	bc80      	pop	{r7}
 800a670:	4770      	bx	lr

0800a672 <MX_SubGHz_Phy_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

void MX_SubGHz_Phy_Init(void)
{
 800a672:	b580      	push	{r7, lr}
 800a674:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_SubGHz_Phy_Init_1 */

  /* USER CODE END MX_SubGHz_Phy_Init_1 */
  SystemApp_Init();
 800a676:	f7f6 fb67 	bl	8000d48 <SystemApp_Init>
  /* USER CODE BEGIN MX_SubGHz_Phy_Init_1_1 */

  /* USER CODE END MX_SubGHz_Phy_Init_1_1 */
  SubghzApp_Init();
 800a67a:	f000 f803 	bl	800a684 <SubghzApp_Init>
  /* USER CODE BEGIN MX_SubGHz_Phy_Init_2 */

  /* USER CODE END MX_SubGHz_Phy_Init_2 */
}
 800a67e:	bf00      	nop
 800a680:	bd80      	pop	{r7, pc}
	...

0800a684 <SubghzApp_Init>:

/* USER CODE END PFP */

/* Exported functions ---------------------------------------------------------*/
void SubghzApp_Init(void)
{
 800a684:	b580      	push	{r7, lr}
 800a686:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SubghzApp_Init_1 */

  /* USER CODE END SubghzApp_Init_1 */

  /* Radio initialization */
  RadioEvents.TxDone = OnTxDone;
 800a688:	4b0a      	ldr	r3, [pc, #40]	@ (800a6b4 <SubghzApp_Init+0x30>)
 800a68a:	4a0b      	ldr	r2, [pc, #44]	@ (800a6b8 <SubghzApp_Init+0x34>)
 800a68c:	601a      	str	r2, [r3, #0]
  RadioEvents.RxDone = OnRxDone;
 800a68e:	4b09      	ldr	r3, [pc, #36]	@ (800a6b4 <SubghzApp_Init+0x30>)
 800a690:	4a0a      	ldr	r2, [pc, #40]	@ (800a6bc <SubghzApp_Init+0x38>)
 800a692:	609a      	str	r2, [r3, #8]
  RadioEvents.TxTimeout = OnTxTimeout;
 800a694:	4b07      	ldr	r3, [pc, #28]	@ (800a6b4 <SubghzApp_Init+0x30>)
 800a696:	4a0a      	ldr	r2, [pc, #40]	@ (800a6c0 <SubghzApp_Init+0x3c>)
 800a698:	605a      	str	r2, [r3, #4]
  RadioEvents.RxTimeout = OnRxTimeout;
 800a69a:	4b06      	ldr	r3, [pc, #24]	@ (800a6b4 <SubghzApp_Init+0x30>)
 800a69c:	4a09      	ldr	r2, [pc, #36]	@ (800a6c4 <SubghzApp_Init+0x40>)
 800a69e:	60da      	str	r2, [r3, #12]
  RadioEvents.RxError = OnRxError;
 800a6a0:	4b04      	ldr	r3, [pc, #16]	@ (800a6b4 <SubghzApp_Init+0x30>)
 800a6a2:	4a09      	ldr	r2, [pc, #36]	@ (800a6c8 <SubghzApp_Init+0x44>)
 800a6a4:	611a      	str	r2, [r3, #16]

  Radio.Init(&RadioEvents);
 800a6a6:	4b09      	ldr	r3, [pc, #36]	@ (800a6cc <SubghzApp_Init+0x48>)
 800a6a8:	681b      	ldr	r3, [r3, #0]
 800a6aa:	4802      	ldr	r0, [pc, #8]	@ (800a6b4 <SubghzApp_Init+0x30>)
 800a6ac:	4798      	blx	r3

  /* USER CODE BEGIN SubghzApp_Init_2 */

  /* USER CODE END SubghzApp_Init_2 */
}
 800a6ae:	bf00      	nop
 800a6b0:	bd80      	pop	{r7, pc}
 800a6b2:	bf00      	nop
 800a6b4:	20000344 	.word	0x20000344
 800a6b8:	0800a6d1 	.word	0x0800a6d1
 800a6bc:	0800a6dd 	.word	0x0800a6dd
 800a6c0:	0800a701 	.word	0x0800a701
 800a6c4:	0800a70d 	.word	0x0800a70d
 800a6c8:	0800a719 	.word	0x0800a719
 800a6cc:	0800bb64 	.word	0x0800bb64

0800a6d0 <OnTxDone>:

/* USER CODE END EF */

/* Private functions ---------------------------------------------------------*/
static void OnTxDone(void)
{
 800a6d0:	b480      	push	{r7}
 800a6d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OnTxDone */
  /* USER CODE END OnTxDone */
}
 800a6d4:	bf00      	nop
 800a6d6:	46bd      	mov	sp, r7
 800a6d8:	bc80      	pop	{r7}
 800a6da:	4770      	bx	lr

0800a6dc <OnRxDone>:

static void OnRxDone(uint8_t *payload, uint16_t size, int16_t rssi, int8_t LoraSnr_FskCfo)
{
 800a6dc:	b480      	push	{r7}
 800a6de:	b085      	sub	sp, #20
 800a6e0:	af00      	add	r7, sp, #0
 800a6e2:	60f8      	str	r0, [r7, #12]
 800a6e4:	4608      	mov	r0, r1
 800a6e6:	4611      	mov	r1, r2
 800a6e8:	461a      	mov	r2, r3
 800a6ea:	4603      	mov	r3, r0
 800a6ec:	817b      	strh	r3, [r7, #10]
 800a6ee:	460b      	mov	r3, r1
 800a6f0:	813b      	strh	r3, [r7, #8]
 800a6f2:	4613      	mov	r3, r2
 800a6f4:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN OnRxDone */
  /* USER CODE END OnRxDone */
}
 800a6f6:	bf00      	nop
 800a6f8:	3714      	adds	r7, #20
 800a6fa:	46bd      	mov	sp, r7
 800a6fc:	bc80      	pop	{r7}
 800a6fe:	4770      	bx	lr

0800a700 <OnTxTimeout>:

static void OnTxTimeout(void)
{
 800a700:	b480      	push	{r7}
 800a702:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OnTxTimeout */
  /* USER CODE END OnTxTimeout */
}
 800a704:	bf00      	nop
 800a706:	46bd      	mov	sp, r7
 800a708:	bc80      	pop	{r7}
 800a70a:	4770      	bx	lr

0800a70c <OnRxTimeout>:

static void OnRxTimeout(void)
{
 800a70c:	b480      	push	{r7}
 800a70e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OnRxTimeout */
  /* USER CODE END OnRxTimeout */
}
 800a710:	bf00      	nop
 800a712:	46bd      	mov	sp, r7
 800a714:	bc80      	pop	{r7}
 800a716:	4770      	bx	lr

0800a718 <OnRxError>:

static void OnRxError(void)
{
 800a718:	b480      	push	{r7}
 800a71a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OnRxError */
  /* USER CODE END OnRxError */
}
 800a71c:	bf00      	nop
 800a71e:	46bd      	mov	sp, r7
 800a720:	bc80      	pop	{r7}
 800a722:	4770      	bx	lr

0800a724 <RBI_Init>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
int32_t RBI_Init(void)
{
 800a724:	b580      	push	{r7, lr}
 800a726:	af00      	add	r7, sp, #0
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_Init();
 800a728:	f7f6 f9ec 	bl	8000b04 <BSP_RADIO_Init>
 800a72c:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_Init_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_Init_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER  */
}
 800a72e:	4618      	mov	r0, r3
 800a730:	bd80      	pop	{r7, pc}

0800a732 <RBI_ConfigRFSwitch>:
  return retcode;
#endif  /* USE_BSP_DRIVER */
}

int32_t RBI_ConfigRFSwitch(RBI_Switch_TypeDef Config)
{
 800a732:	b580      	push	{r7, lr}
 800a734:	b082      	sub	sp, #8
 800a736:	af00      	add	r7, sp, #0
 800a738:	4603      	mov	r3, r0
 800a73a:	71fb      	strb	r3, [r7, #7]
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_ConfigRFSwitch((BSP_RADIO_Switch_TypeDef) Config);
 800a73c:	79fb      	ldrb	r3, [r7, #7]
 800a73e:	4618      	mov	r0, r3
 800a740:	f7f6 fa24 	bl	8000b8c <BSP_RADIO_ConfigRFSwitch>
 800a744:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_ConfigRFSwitch_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_ConfigRFSwitch_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER */
}
 800a746:	4618      	mov	r0, r3
 800a748:	3708      	adds	r7, #8
 800a74a:	46bd      	mov	sp, r7
 800a74c:	bd80      	pop	{r7, pc}

0800a74e <RBI_GetTxConfig>:

int32_t RBI_GetTxConfig(void)
{
 800a74e:	b580      	push	{r7, lr}
 800a750:	af00      	add	r7, sp, #0
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_GetTxConfig();
 800a752:	f7f6 fa81 	bl	8000c58 <BSP_RADIO_GetTxConfig>
 800a756:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_GetTxConfig_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_GetTxConfig_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER */
}
 800a758:	4618      	mov	r0, r3
 800a75a:	bd80      	pop	{r7, pc}

0800a75c <RBI_IsTCXO>:

int32_t RBI_IsTCXO(void)
{
 800a75c:	b580      	push	{r7, lr}
 800a75e:	af00      	add	r7, sp, #0
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_IsTCXO();
 800a760:	f7f6 fa81 	bl	8000c66 <BSP_RADIO_IsTCXO>
 800a764:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_IsTCXO_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_IsTCXO_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER  */
}
 800a766:	4618      	mov	r0, r3
 800a768:	bd80      	pop	{r7, pc}

0800a76a <RBI_IsDCDC>:

int32_t RBI_IsDCDC(void)
{
 800a76a:	b580      	push	{r7, lr}
 800a76c:	af00      	add	r7, sp, #0
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_IsDCDC();
 800a76e:	f7f6 fa81 	bl	8000c74 <BSP_RADIO_IsDCDC>
 800a772:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_IsDCDC_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_IsDCDC_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER  */
}
 800a774:	4618      	mov	r0, r3
 800a776:	bd80      	pop	{r7, pc}

0800a778 <RBI_GetRFOMaxPowerConfig>:

int32_t RBI_GetRFOMaxPowerConfig(RBI_RFOMaxPowerConfig_TypeDef Config)
{
 800a778:	b580      	push	{r7, lr}
 800a77a:	b082      	sub	sp, #8
 800a77c:	af00      	add	r7, sp, #0
 800a77e:	4603      	mov	r3, r0
 800a780:	71fb      	strb	r3, [r7, #7]
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_GetRFOMaxPowerConfig((BSP_RADIO_RFOMaxPowerConfig_TypeDef) Config);
 800a782:	79fb      	ldrb	r3, [r7, #7]
 800a784:	4618      	mov	r0, r3
 800a786:	f7f6 fa7c 	bl	8000c82 <BSP_RADIO_GetRFOMaxPowerConfig>
 800a78a:	4603      	mov	r3, r0
    ret = 22; /*dBm*/
  }
  /* USER CODE END RBI_GetRFOMaxPowerConfig_2 */
  return ret;
#endif  /* USE_BSP_DRIVER  */
}
 800a78c:	4618      	mov	r0, r3
 800a78e:	3708      	adds	r7, #8
 800a790:	46bd      	mov	sp, r7
 800a792:	bd80      	pop	{r7, pc}

0800a794 <UTIL_LPM_Init>:

/** @addtogroup TINY_LPM_Exported_function
  * @{
  */
void UTIL_LPM_Init( void )
{
 800a794:	b480      	push	{r7}
 800a796:	af00      	add	r7, sp, #0
  StopModeDisable = UTIL_LPM_NO_BIT_SET;
 800a798:	4b04      	ldr	r3, [pc, #16]	@ (800a7ac <UTIL_LPM_Init+0x18>)
 800a79a:	2200      	movs	r2, #0
 800a79c:	601a      	str	r2, [r3, #0]
  OffModeDisable = UTIL_LPM_NO_BIT_SET;
 800a79e:	4b04      	ldr	r3, [pc, #16]	@ (800a7b0 <UTIL_LPM_Init+0x1c>)
 800a7a0:	2200      	movs	r2, #0
 800a7a2:	601a      	str	r2, [r3, #0]
  UTIL_LPM_INIT_CRITICAL_SECTION( );
}
 800a7a4:	bf00      	nop
 800a7a6:	46bd      	mov	sp, r7
 800a7a8:	bc80      	pop	{r7}
 800a7aa:	4770      	bx	lr
 800a7ac:	20000360 	.word	0x20000360
 800a7b0:	20000364 	.word	0x20000364

0800a7b4 <UTIL_LPM_SetStopMode>:
void UTIL_LPM_DeInit( void )
{
}

void UTIL_LPM_SetStopMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 800a7b4:	b480      	push	{r7}
 800a7b6:	b087      	sub	sp, #28
 800a7b8:	af00      	add	r7, sp, #0
 800a7ba:	6078      	str	r0, [r7, #4]
 800a7bc:	460b      	mov	r3, r1
 800a7be:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a7c0:	f3ef 8310 	mrs	r3, PRIMASK
 800a7c4:	613b      	str	r3, [r7, #16]
  return(result);
 800a7c6:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 800a7c8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800a7ca:	b672      	cpsid	i
}
 800a7cc:	bf00      	nop
  
  switch( state )
 800a7ce:	78fb      	ldrb	r3, [r7, #3]
 800a7d0:	2b00      	cmp	r3, #0
 800a7d2:	d008      	beq.n	800a7e6 <UTIL_LPM_SetStopMode+0x32>
 800a7d4:	2b01      	cmp	r3, #1
 800a7d6:	d10e      	bne.n	800a7f6 <UTIL_LPM_SetStopMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      StopModeDisable |= lpm_id_bm;
 800a7d8:	4b0d      	ldr	r3, [pc, #52]	@ (800a810 <UTIL_LPM_SetStopMode+0x5c>)
 800a7da:	681a      	ldr	r2, [r3, #0]
 800a7dc:	687b      	ldr	r3, [r7, #4]
 800a7de:	4313      	orrs	r3, r2
 800a7e0:	4a0b      	ldr	r2, [pc, #44]	@ (800a810 <UTIL_LPM_SetStopMode+0x5c>)
 800a7e2:	6013      	str	r3, [r2, #0]
      break;
 800a7e4:	e008      	b.n	800a7f8 <UTIL_LPM_SetStopMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      StopModeDisable &= ( ~lpm_id_bm );
 800a7e6:	687b      	ldr	r3, [r7, #4]
 800a7e8:	43da      	mvns	r2, r3
 800a7ea:	4b09      	ldr	r3, [pc, #36]	@ (800a810 <UTIL_LPM_SetStopMode+0x5c>)
 800a7ec:	681b      	ldr	r3, [r3, #0]
 800a7ee:	4013      	ands	r3, r2
 800a7f0:	4a07      	ldr	r2, [pc, #28]	@ (800a810 <UTIL_LPM_SetStopMode+0x5c>)
 800a7f2:	6013      	str	r3, [r2, #0]
      break;
 800a7f4:	e000      	b.n	800a7f8 <UTIL_LPM_SetStopMode+0x44>
    }
  default :
    {
      break;
 800a7f6:	bf00      	nop
 800a7f8:	697b      	ldr	r3, [r7, #20]
 800a7fa:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a7fc:	68fb      	ldr	r3, [r7, #12]
 800a7fe:	f383 8810 	msr	PRIMASK, r3
}
 800a802:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 800a804:	bf00      	nop
 800a806:	371c      	adds	r7, #28
 800a808:	46bd      	mov	sp, r7
 800a80a:	bc80      	pop	{r7}
 800a80c:	4770      	bx	lr
 800a80e:	bf00      	nop
 800a810:	20000360 	.word	0x20000360

0800a814 <UTIL_LPM_SetOffMode>:

void UTIL_LPM_SetOffMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 800a814:	b480      	push	{r7}
 800a816:	b087      	sub	sp, #28
 800a818:	af00      	add	r7, sp, #0
 800a81a:	6078      	str	r0, [r7, #4]
 800a81c:	460b      	mov	r3, r1
 800a81e:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a820:	f3ef 8310 	mrs	r3, PRIMASK
 800a824:	613b      	str	r3, [r7, #16]
  return(result);
 800a826:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 800a828:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800a82a:	b672      	cpsid	i
}
 800a82c:	bf00      	nop
  
  switch(state)
 800a82e:	78fb      	ldrb	r3, [r7, #3]
 800a830:	2b00      	cmp	r3, #0
 800a832:	d008      	beq.n	800a846 <UTIL_LPM_SetOffMode+0x32>
 800a834:	2b01      	cmp	r3, #1
 800a836:	d10e      	bne.n	800a856 <UTIL_LPM_SetOffMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      OffModeDisable |= lpm_id_bm;
 800a838:	4b0d      	ldr	r3, [pc, #52]	@ (800a870 <UTIL_LPM_SetOffMode+0x5c>)
 800a83a:	681a      	ldr	r2, [r3, #0]
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	4313      	orrs	r3, r2
 800a840:	4a0b      	ldr	r2, [pc, #44]	@ (800a870 <UTIL_LPM_SetOffMode+0x5c>)
 800a842:	6013      	str	r3, [r2, #0]
      break;
 800a844:	e008      	b.n	800a858 <UTIL_LPM_SetOffMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      OffModeDisable &= ( ~lpm_id_bm );
 800a846:	687b      	ldr	r3, [r7, #4]
 800a848:	43da      	mvns	r2, r3
 800a84a:	4b09      	ldr	r3, [pc, #36]	@ (800a870 <UTIL_LPM_SetOffMode+0x5c>)
 800a84c:	681b      	ldr	r3, [r3, #0]
 800a84e:	4013      	ands	r3, r2
 800a850:	4a07      	ldr	r2, [pc, #28]	@ (800a870 <UTIL_LPM_SetOffMode+0x5c>)
 800a852:	6013      	str	r3, [r2, #0]
      break;
 800a854:	e000      	b.n	800a858 <UTIL_LPM_SetOffMode+0x44>
    }
  default :
    {
      break;
 800a856:	bf00      	nop
 800a858:	697b      	ldr	r3, [r7, #20]
 800a85a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a85c:	68fb      	ldr	r3, [r7, #12]
 800a85e:	f383 8810 	msr	PRIMASK, r3
}
 800a862:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 800a864:	bf00      	nop
 800a866:	371c      	adds	r7, #28
 800a868:	46bd      	mov	sp, r7
 800a86a:	bc80      	pop	{r7}
 800a86c:	4770      	bx	lr
 800a86e:	bf00      	nop
 800a870:	20000364 	.word	0x20000364

0800a874 <UTIL_MEM_cpy_8>:
/* Global variables ----------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Functions Definition ------------------------------------------------------*/

void UTIL_MEM_cpy_8( void *dst, const void *src, uint16_t size )
{
 800a874:	b480      	push	{r7}
 800a876:	b087      	sub	sp, #28
 800a878:	af00      	add	r7, sp, #0
 800a87a:	60f8      	str	r0, [r7, #12]
 800a87c:	60b9      	str	r1, [r7, #8]
 800a87e:	4613      	mov	r3, r2
 800a880:	80fb      	strh	r3, [r7, #6]
  uint8_t* dst8= (uint8_t *) dst;
 800a882:	68fb      	ldr	r3, [r7, #12]
 800a884:	617b      	str	r3, [r7, #20]
  uint8_t* src8= (uint8_t *) src;
 800a886:	68bb      	ldr	r3, [r7, #8]
 800a888:	613b      	str	r3, [r7, #16]

  while( size-- )
 800a88a:	e007      	b.n	800a89c <UTIL_MEM_cpy_8+0x28>
    {
        *dst8++ = *src8++;
 800a88c:	693a      	ldr	r2, [r7, #16]
 800a88e:	1c53      	adds	r3, r2, #1
 800a890:	613b      	str	r3, [r7, #16]
 800a892:	697b      	ldr	r3, [r7, #20]
 800a894:	1c59      	adds	r1, r3, #1
 800a896:	6179      	str	r1, [r7, #20]
 800a898:	7812      	ldrb	r2, [r2, #0]
 800a89a:	701a      	strb	r2, [r3, #0]
  while( size-- )
 800a89c:	88fb      	ldrh	r3, [r7, #6]
 800a89e:	1e5a      	subs	r2, r3, #1
 800a8a0:	80fa      	strh	r2, [r7, #6]
 800a8a2:	2b00      	cmp	r3, #0
 800a8a4:	d1f2      	bne.n	800a88c <UTIL_MEM_cpy_8+0x18>
    }
}
 800a8a6:	bf00      	nop
 800a8a8:	bf00      	nop
 800a8aa:	371c      	adds	r7, #28
 800a8ac:	46bd      	mov	sp, r7
 800a8ae:	bc80      	pop	{r7}
 800a8b0:	4770      	bx	lr

0800a8b2 <UTIL_MEM_set_8>:
        *dst8-- = *src8++;
    }
}

void UTIL_MEM_set_8( void *dst, uint8_t value, uint16_t size )
{
 800a8b2:	b480      	push	{r7}
 800a8b4:	b085      	sub	sp, #20
 800a8b6:	af00      	add	r7, sp, #0
 800a8b8:	6078      	str	r0, [r7, #4]
 800a8ba:	460b      	mov	r3, r1
 800a8bc:	70fb      	strb	r3, [r7, #3]
 800a8be:	4613      	mov	r3, r2
 800a8c0:	803b      	strh	r3, [r7, #0]
  uint8_t* dst8= (uint8_t *) dst;
 800a8c2:	687b      	ldr	r3, [r7, #4]
 800a8c4:	60fb      	str	r3, [r7, #12]
  while( size-- )
 800a8c6:	e004      	b.n	800a8d2 <UTIL_MEM_set_8+0x20>
  {
    *dst8++ = value;
 800a8c8:	68fb      	ldr	r3, [r7, #12]
 800a8ca:	1c5a      	adds	r2, r3, #1
 800a8cc:	60fa      	str	r2, [r7, #12]
 800a8ce:	78fa      	ldrb	r2, [r7, #3]
 800a8d0:	701a      	strb	r2, [r3, #0]
  while( size-- )
 800a8d2:	883b      	ldrh	r3, [r7, #0]
 800a8d4:	1e5a      	subs	r2, r3, #1
 800a8d6:	803a      	strh	r2, [r7, #0]
 800a8d8:	2b00      	cmp	r3, #0
 800a8da:	d1f5      	bne.n	800a8c8 <UTIL_MEM_set_8+0x16>
  }
}
 800a8dc:	bf00      	nop
 800a8de:	bf00      	nop
 800a8e0:	3714      	adds	r7, #20
 800a8e2:	46bd      	mov	sp, r7
 800a8e4:	bc80      	pop	{r7}
 800a8e6:	4770      	bx	lr

0800a8e8 <SysTimeAdd>:
  * @addtogroup SYSTIME_exported_function
  *  @{
  */

SysTime_t SysTimeAdd( SysTime_t a, SysTime_t b )
{
 800a8e8:	b082      	sub	sp, #8
 800a8ea:	b480      	push	{r7}
 800a8ec:	b087      	sub	sp, #28
 800a8ee:	af00      	add	r7, sp, #0
 800a8f0:	60f8      	str	r0, [r7, #12]
 800a8f2:	1d38      	adds	r0, r7, #4
 800a8f4:	e880 0006 	stmia.w	r0, {r1, r2}
 800a8f8:	627b      	str	r3, [r7, #36]	@ 0x24
  SysTime_t c =  { .Seconds = 0, .SubSeconds = 0 };
 800a8fa:	2300      	movs	r3, #0
 800a8fc:	613b      	str	r3, [r7, #16]
 800a8fe:	2300      	movs	r3, #0
 800a900:	82bb      	strh	r3, [r7, #20]

  c.Seconds = a.Seconds + b.Seconds;
 800a902:	687a      	ldr	r2, [r7, #4]
 800a904:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a906:	4413      	add	r3, r2
 800a908:	613b      	str	r3, [r7, #16]
  c.SubSeconds = a.SubSeconds + b.SubSeconds;
 800a90a:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 800a90e:	b29a      	uxth	r2, r3
 800a910:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	@ 0x28
 800a914:	b29b      	uxth	r3, r3
 800a916:	4413      	add	r3, r2
 800a918:	b29b      	uxth	r3, r3
 800a91a:	b21b      	sxth	r3, r3
 800a91c:	82bb      	strh	r3, [r7, #20]
  if( c.SubSeconds >= 1000 )
 800a91e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800a922:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800a926:	db0a      	blt.n	800a93e <SysTimeAdd+0x56>
  {
    c.Seconds++;
 800a928:	693b      	ldr	r3, [r7, #16]
 800a92a:	3301      	adds	r3, #1
 800a92c:	613b      	str	r3, [r7, #16]
    c.SubSeconds -= 1000;
 800a92e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800a932:	b29b      	uxth	r3, r3
 800a934:	f5a3 737a 	sub.w	r3, r3, #1000	@ 0x3e8
 800a938:	b29b      	uxth	r3, r3
 800a93a:	b21b      	sxth	r3, r3
 800a93c:	82bb      	strh	r3, [r7, #20]
  }
  return c;
 800a93e:	68fb      	ldr	r3, [r7, #12]
 800a940:	461a      	mov	r2, r3
 800a942:	f107 0310 	add.w	r3, r7, #16
 800a946:	e893 0003 	ldmia.w	r3, {r0, r1}
 800a94a:	e882 0003 	stmia.w	r2, {r0, r1}
}
 800a94e:	68f8      	ldr	r0, [r7, #12]
 800a950:	371c      	adds	r7, #28
 800a952:	46bd      	mov	sp, r7
 800a954:	bc80      	pop	{r7}
 800a956:	b002      	add	sp, #8
 800a958:	4770      	bx	lr
	...

0800a95c <SysTimeGet>:
  UTIL_SYSTIMDriver.BKUPWrite_Seconds( DeltaTime.Seconds );
  UTIL_SYSTIMDriver.BKUPWrite_SubSeconds( ( uint32_t ) DeltaTime.SubSeconds );
}

SysTime_t SysTimeGet( void )
{
 800a95c:	b580      	push	{r7, lr}
 800a95e:	b08a      	sub	sp, #40	@ 0x28
 800a960:	af02      	add	r7, sp, #8
 800a962:	6078      	str	r0, [r7, #4]
  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 800a964:	2300      	movs	r3, #0
 800a966:	61bb      	str	r3, [r7, #24]
 800a968:	2300      	movs	r3, #0
 800a96a:	83bb      	strh	r3, [r7, #28]
  SysTime_t sysTime = { .Seconds = 0, .SubSeconds = 0 };
 800a96c:	2300      	movs	r3, #0
 800a96e:	613b      	str	r3, [r7, #16]
 800a970:	2300      	movs	r3, #0
 800a972:	82bb      	strh	r3, [r7, #20]
  SysTime_t DeltaTime;

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 800a974:	4b14      	ldr	r3, [pc, #80]	@ (800a9c8 <SysTimeGet+0x6c>)
 800a976:	691b      	ldr	r3, [r3, #16]
 800a978:	f107 0218 	add.w	r2, r7, #24
 800a97c:	3204      	adds	r2, #4
 800a97e:	4610      	mov	r0, r2
 800a980:	4798      	blx	r3
 800a982:	4603      	mov	r3, r0
 800a984:	61bb      	str	r3, [r7, #24]

  DeltaTime.SubSeconds = (int16_t)UTIL_SYSTIMDriver.BKUPRead_SubSeconds();
 800a986:	4b10      	ldr	r3, [pc, #64]	@ (800a9c8 <SysTimeGet+0x6c>)
 800a988:	68db      	ldr	r3, [r3, #12]
 800a98a:	4798      	blx	r3
 800a98c:	4603      	mov	r3, r0
 800a98e:	b21b      	sxth	r3, r3
 800a990:	81bb      	strh	r3, [r7, #12]
  DeltaTime.Seconds = UTIL_SYSTIMDriver.BKUPRead_Seconds();
 800a992:	4b0d      	ldr	r3, [pc, #52]	@ (800a9c8 <SysTimeGet+0x6c>)
 800a994:	685b      	ldr	r3, [r3, #4]
 800a996:	4798      	blx	r3
 800a998:	4603      	mov	r3, r0
 800a99a:	60bb      	str	r3, [r7, #8]

  sysTime = SysTimeAdd( DeltaTime, calendarTime );
 800a99c:	f107 0010 	add.w	r0, r7, #16
 800a9a0:	69fb      	ldr	r3, [r7, #28]
 800a9a2:	9300      	str	r3, [sp, #0]
 800a9a4:	69bb      	ldr	r3, [r7, #24]
 800a9a6:	f107 0208 	add.w	r2, r7, #8
 800a9aa:	ca06      	ldmia	r2, {r1, r2}
 800a9ac:	f7ff ff9c 	bl	800a8e8 <SysTimeAdd>

  return sysTime;
 800a9b0:	687b      	ldr	r3, [r7, #4]
 800a9b2:	461a      	mov	r2, r3
 800a9b4:	f107 0310 	add.w	r3, r7, #16
 800a9b8:	e893 0003 	ldmia.w	r3, {r0, r1}
 800a9bc:	e882 0003 	stmia.w	r2, {r0, r1}
}
 800a9c0:	6878      	ldr	r0, [r7, #4]
 800a9c2:	3720      	adds	r7, #32
 800a9c4:	46bd      	mov	sp, r7
 800a9c6:	bd80      	pop	{r7, pc}
 800a9c8:	0800bb18 	.word	0x0800bb18

0800a9cc <ee_skip_atoi>:
  return sc - s;
}
#endif

static int ee_skip_atoi(const char **s)
{
 800a9cc:	b480      	push	{r7}
 800a9ce:	b085      	sub	sp, #20
 800a9d0:	af00      	add	r7, sp, #0
 800a9d2:	6078      	str	r0, [r7, #4]
  int i = 0;
 800a9d4:	2300      	movs	r3, #0
 800a9d6:	60fb      	str	r3, [r7, #12]
  while (is_digit(**s)) i = i*10 + *((*s)++) - '0';
 800a9d8:	e00e      	b.n	800a9f8 <ee_skip_atoi+0x2c>
 800a9da:	68fa      	ldr	r2, [r7, #12]
 800a9dc:	4613      	mov	r3, r2
 800a9de:	009b      	lsls	r3, r3, #2
 800a9e0:	4413      	add	r3, r2
 800a9e2:	005b      	lsls	r3, r3, #1
 800a9e4:	4618      	mov	r0, r3
 800a9e6:	687b      	ldr	r3, [r7, #4]
 800a9e8:	681b      	ldr	r3, [r3, #0]
 800a9ea:	1c59      	adds	r1, r3, #1
 800a9ec:	687a      	ldr	r2, [r7, #4]
 800a9ee:	6011      	str	r1, [r2, #0]
 800a9f0:	781b      	ldrb	r3, [r3, #0]
 800a9f2:	4403      	add	r3, r0
 800a9f4:	3b30      	subs	r3, #48	@ 0x30
 800a9f6:	60fb      	str	r3, [r7, #12]
 800a9f8:	687b      	ldr	r3, [r7, #4]
 800a9fa:	681b      	ldr	r3, [r3, #0]
 800a9fc:	781b      	ldrb	r3, [r3, #0]
 800a9fe:	2b2f      	cmp	r3, #47	@ 0x2f
 800aa00:	d904      	bls.n	800aa0c <ee_skip_atoi+0x40>
 800aa02:	687b      	ldr	r3, [r7, #4]
 800aa04:	681b      	ldr	r3, [r3, #0]
 800aa06:	781b      	ldrb	r3, [r3, #0]
 800aa08:	2b39      	cmp	r3, #57	@ 0x39
 800aa0a:	d9e6      	bls.n	800a9da <ee_skip_atoi+0xe>
  return i;
 800aa0c:	68fb      	ldr	r3, [r7, #12]
}
 800aa0e:	4618      	mov	r0, r3
 800aa10:	3714      	adds	r7, #20
 800aa12:	46bd      	mov	sp, r7
 800aa14:	bc80      	pop	{r7}
 800aa16:	4770      	bx	lr

0800aa18 <ee_number>:

#define ASSIGN_STR(_c)  do { *str++ = (_c); max_size--; if (max_size == 0) return str; } while (0)

static char *ee_number(char *str, int max_size, long num, int base, int size, int precision, int type)
{
 800aa18:	b480      	push	{r7}
 800aa1a:	b099      	sub	sp, #100	@ 0x64
 800aa1c:	af00      	add	r7, sp, #0
 800aa1e:	60f8      	str	r0, [r7, #12]
 800aa20:	60b9      	str	r1, [r7, #8]
 800aa22:	607a      	str	r2, [r7, #4]
 800aa24:	603b      	str	r3, [r7, #0]
  char c;
  char sign, tmp[66];
  char *dig = lower_digits;
 800aa26:	4b71      	ldr	r3, [pc, #452]	@ (800abec <ee_number+0x1d4>)
 800aa28:	681b      	ldr	r3, [r3, #0]
 800aa2a:	65bb      	str	r3, [r7, #88]	@ 0x58
  int i;

  if (type & UPPERCASE)  dig = upper_digits;
 800aa2c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800aa2e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800aa32:	2b00      	cmp	r3, #0
 800aa34:	d002      	beq.n	800aa3c <ee_number+0x24>
 800aa36:	4b6e      	ldr	r3, [pc, #440]	@ (800abf0 <ee_number+0x1d8>)
 800aa38:	681b      	ldr	r3, [r3, #0]
 800aa3a:	65bb      	str	r3, [r7, #88]	@ 0x58
#ifdef TINY_PRINTF
#else
  if (type & LEFT) type &= ~ZEROPAD;
#endif
  if (base < 2 || base > 36) return 0;
 800aa3c:	683b      	ldr	r3, [r7, #0]
 800aa3e:	2b01      	cmp	r3, #1
 800aa40:	dd02      	ble.n	800aa48 <ee_number+0x30>
 800aa42:	683b      	ldr	r3, [r7, #0]
 800aa44:	2b24      	cmp	r3, #36	@ 0x24
 800aa46:	dd01      	ble.n	800aa4c <ee_number+0x34>
 800aa48:	2300      	movs	r3, #0
 800aa4a:	e0ca      	b.n	800abe2 <ee_number+0x1ca>

  c = (type & ZEROPAD) ? '0' : ' ';
 800aa4c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800aa4e:	f003 0301 	and.w	r3, r3, #1
 800aa52:	2b00      	cmp	r3, #0
 800aa54:	d001      	beq.n	800aa5a <ee_number+0x42>
 800aa56:	2330      	movs	r3, #48	@ 0x30
 800aa58:	e000      	b.n	800aa5c <ee_number+0x44>
 800aa5a:	2320      	movs	r3, #32
 800aa5c:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  sign = 0;
 800aa60:	2300      	movs	r3, #0
 800aa62:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
  if (type & SIGN)
 800aa66:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800aa68:	f003 0302 	and.w	r3, r3, #2
 800aa6c:	2b00      	cmp	r3, #0
 800aa6e:	d00b      	beq.n	800aa88 <ee_number+0x70>
  {
    if (num < 0)
 800aa70:	687b      	ldr	r3, [r7, #4]
 800aa72:	2b00      	cmp	r3, #0
 800aa74:	da08      	bge.n	800aa88 <ee_number+0x70>
    {
      sign = '-';
 800aa76:	232d      	movs	r3, #45	@ 0x2d
 800aa78:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      num = -num;
 800aa7c:	687b      	ldr	r3, [r7, #4]
 800aa7e:	425b      	negs	r3, r3
 800aa80:	607b      	str	r3, [r7, #4]
      size--;
 800aa82:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800aa84:	3b01      	subs	r3, #1
 800aa86:	66bb      	str	r3, [r7, #104]	@ 0x68
    else if (base == 8)
      size--;
  }
#endif

  i = 0;
 800aa88:	2300      	movs	r3, #0
 800aa8a:	657b      	str	r3, [r7, #84]	@ 0x54

  if (num == 0)
 800aa8c:	687b      	ldr	r3, [r7, #4]
 800aa8e:	2b00      	cmp	r3, #0
 800aa90:	d11e      	bne.n	800aad0 <ee_number+0xb8>
    tmp[i++] = '0';
 800aa92:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800aa94:	1c5a      	adds	r2, r3, #1
 800aa96:	657a      	str	r2, [r7, #84]	@ 0x54
 800aa98:	3360      	adds	r3, #96	@ 0x60
 800aa9a:	443b      	add	r3, r7
 800aa9c:	2230      	movs	r2, #48	@ 0x30
 800aa9e:	f803 2c50 	strb.w	r2, [r3, #-80]
 800aaa2:	e018      	b.n	800aad6 <ee_number+0xbe>
  else
  {
    while (num != 0)
    {
      tmp[i++] = dig[((unsigned long) num) % (unsigned) base];
 800aaa4:	687b      	ldr	r3, [r7, #4]
 800aaa6:	683a      	ldr	r2, [r7, #0]
 800aaa8:	fbb3 f1f2 	udiv	r1, r3, r2
 800aaac:	fb01 f202 	mul.w	r2, r1, r2
 800aab0:	1a9b      	subs	r3, r3, r2
 800aab2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800aab4:	441a      	add	r2, r3
 800aab6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800aab8:	1c59      	adds	r1, r3, #1
 800aaba:	6579      	str	r1, [r7, #84]	@ 0x54
 800aabc:	7812      	ldrb	r2, [r2, #0]
 800aabe:	3360      	adds	r3, #96	@ 0x60
 800aac0:	443b      	add	r3, r7
 800aac2:	f803 2c50 	strb.w	r2, [r3, #-80]
      num = ((unsigned long) num) / (unsigned) base;
 800aac6:	687a      	ldr	r2, [r7, #4]
 800aac8:	683b      	ldr	r3, [r7, #0]
 800aaca:	fbb2 f3f3 	udiv	r3, r2, r3
 800aace:	607b      	str	r3, [r7, #4]
    while (num != 0)
 800aad0:	687b      	ldr	r3, [r7, #4]
 800aad2:	2b00      	cmp	r3, #0
 800aad4:	d1e6      	bne.n	800aaa4 <ee_number+0x8c>
    }
  }

  if (i > precision) precision = i;
 800aad6:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800aad8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800aada:	429a      	cmp	r2, r3
 800aadc:	dd01      	ble.n	800aae2 <ee_number+0xca>
 800aade:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800aae0:	66fb      	str	r3, [r7, #108]	@ 0x6c
  size -= precision;
 800aae2:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800aae4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800aae6:	1ad3      	subs	r3, r2, r3
 800aae8:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (!(type & (ZEROPAD /* TINY option   | LEFT */))) while (size-- > 0) ASSIGN_STR(' ');
 800aaea:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800aaec:	f003 0301 	and.w	r3, r3, #1
 800aaf0:	2b00      	cmp	r3, #0
 800aaf2:	d112      	bne.n	800ab1a <ee_number+0x102>
 800aaf4:	e00c      	b.n	800ab10 <ee_number+0xf8>
 800aaf6:	68fb      	ldr	r3, [r7, #12]
 800aaf8:	1c5a      	adds	r2, r3, #1
 800aafa:	60fa      	str	r2, [r7, #12]
 800aafc:	2220      	movs	r2, #32
 800aafe:	701a      	strb	r2, [r3, #0]
 800ab00:	68bb      	ldr	r3, [r7, #8]
 800ab02:	3b01      	subs	r3, #1
 800ab04:	60bb      	str	r3, [r7, #8]
 800ab06:	68bb      	ldr	r3, [r7, #8]
 800ab08:	2b00      	cmp	r3, #0
 800ab0a:	d101      	bne.n	800ab10 <ee_number+0xf8>
 800ab0c:	68fb      	ldr	r3, [r7, #12]
 800ab0e:	e068      	b.n	800abe2 <ee_number+0x1ca>
 800ab10:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800ab12:	1e5a      	subs	r2, r3, #1
 800ab14:	66ba      	str	r2, [r7, #104]	@ 0x68
 800ab16:	2b00      	cmp	r3, #0
 800ab18:	dced      	bgt.n	800aaf6 <ee_number+0xde>
  if (sign) ASSIGN_STR(sign);
 800ab1a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800ab1e:	2b00      	cmp	r3, #0
 800ab20:	d01b      	beq.n	800ab5a <ee_number+0x142>
 800ab22:	68fb      	ldr	r3, [r7, #12]
 800ab24:	1c5a      	adds	r2, r3, #1
 800ab26:	60fa      	str	r2, [r7, #12]
 800ab28:	f897 205f 	ldrb.w	r2, [r7, #95]	@ 0x5f
 800ab2c:	701a      	strb	r2, [r3, #0]
 800ab2e:	68bb      	ldr	r3, [r7, #8]
 800ab30:	3b01      	subs	r3, #1
 800ab32:	60bb      	str	r3, [r7, #8]
 800ab34:	68bb      	ldr	r3, [r7, #8]
 800ab36:	2b00      	cmp	r3, #0
 800ab38:	d10f      	bne.n	800ab5a <ee_number+0x142>
 800ab3a:	68fb      	ldr	r3, [r7, #12]
 800ab3c:	e051      	b.n	800abe2 <ee_number+0x1ca>
    }
  }
#endif

#ifdef TINY_PRINTF
  while (size-- > 0) ASSIGN_STR(c);
 800ab3e:	68fb      	ldr	r3, [r7, #12]
 800ab40:	1c5a      	adds	r2, r3, #1
 800ab42:	60fa      	str	r2, [r7, #12]
 800ab44:	f897 2053 	ldrb.w	r2, [r7, #83]	@ 0x53
 800ab48:	701a      	strb	r2, [r3, #0]
 800ab4a:	68bb      	ldr	r3, [r7, #8]
 800ab4c:	3b01      	subs	r3, #1
 800ab4e:	60bb      	str	r3, [r7, #8]
 800ab50:	68bb      	ldr	r3, [r7, #8]
 800ab52:	2b00      	cmp	r3, #0
 800ab54:	d101      	bne.n	800ab5a <ee_number+0x142>
 800ab56:	68fb      	ldr	r3, [r7, #12]
 800ab58:	e043      	b.n	800abe2 <ee_number+0x1ca>
 800ab5a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800ab5c:	1e5a      	subs	r2, r3, #1
 800ab5e:	66ba      	str	r2, [r7, #104]	@ 0x68
 800ab60:	2b00      	cmp	r3, #0
 800ab62:	dcec      	bgt.n	800ab3e <ee_number+0x126>
#else
  if (!(type & LEFT)) while (size-- > 0) ASSIGN_STR(c);
#endif
  while (i < precision--) ASSIGN_STR('0');
 800ab64:	e00c      	b.n	800ab80 <ee_number+0x168>
 800ab66:	68fb      	ldr	r3, [r7, #12]
 800ab68:	1c5a      	adds	r2, r3, #1
 800ab6a:	60fa      	str	r2, [r7, #12]
 800ab6c:	2230      	movs	r2, #48	@ 0x30
 800ab6e:	701a      	strb	r2, [r3, #0]
 800ab70:	68bb      	ldr	r3, [r7, #8]
 800ab72:	3b01      	subs	r3, #1
 800ab74:	60bb      	str	r3, [r7, #8]
 800ab76:	68bb      	ldr	r3, [r7, #8]
 800ab78:	2b00      	cmp	r3, #0
 800ab7a:	d101      	bne.n	800ab80 <ee_number+0x168>
 800ab7c:	68fb      	ldr	r3, [r7, #12]
 800ab7e:	e030      	b.n	800abe2 <ee_number+0x1ca>
 800ab80:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ab82:	1e5a      	subs	r2, r3, #1
 800ab84:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800ab86:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800ab88:	429a      	cmp	r2, r3
 800ab8a:	dbec      	blt.n	800ab66 <ee_number+0x14e>
  while (i-- > 0) ASSIGN_STR(tmp[i]);
 800ab8c:	e010      	b.n	800abb0 <ee_number+0x198>
 800ab8e:	68fb      	ldr	r3, [r7, #12]
 800ab90:	1c5a      	adds	r2, r3, #1
 800ab92:	60fa      	str	r2, [r7, #12]
 800ab94:	f107 0110 	add.w	r1, r7, #16
 800ab98:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800ab9a:	440a      	add	r2, r1
 800ab9c:	7812      	ldrb	r2, [r2, #0]
 800ab9e:	701a      	strb	r2, [r3, #0]
 800aba0:	68bb      	ldr	r3, [r7, #8]
 800aba2:	3b01      	subs	r3, #1
 800aba4:	60bb      	str	r3, [r7, #8]
 800aba6:	68bb      	ldr	r3, [r7, #8]
 800aba8:	2b00      	cmp	r3, #0
 800abaa:	d101      	bne.n	800abb0 <ee_number+0x198>
 800abac:	68fb      	ldr	r3, [r7, #12]
 800abae:	e018      	b.n	800abe2 <ee_number+0x1ca>
 800abb0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800abb2:	1e5a      	subs	r2, r3, #1
 800abb4:	657a      	str	r2, [r7, #84]	@ 0x54
 800abb6:	2b00      	cmp	r3, #0
 800abb8:	dce9      	bgt.n	800ab8e <ee_number+0x176>
  while (size-- > 0) ASSIGN_STR(' ');
 800abba:	e00c      	b.n	800abd6 <ee_number+0x1be>
 800abbc:	68fb      	ldr	r3, [r7, #12]
 800abbe:	1c5a      	adds	r2, r3, #1
 800abc0:	60fa      	str	r2, [r7, #12]
 800abc2:	2220      	movs	r2, #32
 800abc4:	701a      	strb	r2, [r3, #0]
 800abc6:	68bb      	ldr	r3, [r7, #8]
 800abc8:	3b01      	subs	r3, #1
 800abca:	60bb      	str	r3, [r7, #8]
 800abcc:	68bb      	ldr	r3, [r7, #8]
 800abce:	2b00      	cmp	r3, #0
 800abd0:	d101      	bne.n	800abd6 <ee_number+0x1be>
 800abd2:	68fb      	ldr	r3, [r7, #12]
 800abd4:	e005      	b.n	800abe2 <ee_number+0x1ca>
 800abd6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800abd8:	1e5a      	subs	r2, r3, #1
 800abda:	66ba      	str	r2, [r7, #104]	@ 0x68
 800abdc:	2b00      	cmp	r3, #0
 800abde:	dced      	bgt.n	800abbc <ee_number+0x1a4>

  return str;
 800abe0:	68fb      	ldr	r3, [r7, #12]
}
 800abe2:	4618      	mov	r0, r3
 800abe4:	3764      	adds	r7, #100	@ 0x64
 800abe6:	46bd      	mov	sp, r7
 800abe8:	bc80      	pop	{r7}
 800abea:	4770      	bx	lr
 800abec:	2000000c 	.word	0x2000000c
 800abf0:	20000010 	.word	0x20000010

0800abf4 <tiny_vsnprintf_like>:

#define CHECK_STR_SIZE(_buf, _str, _size) \
  if ((((_str) - (_buf)) >= ((_size)-1))) { break; }

int tiny_vsnprintf_like(char *buf, const int size, const char *fmt, va_list args)
{
 800abf4:	b580      	push	{r7, lr}
 800abf6:	b092      	sub	sp, #72	@ 0x48
 800abf8:	af04      	add	r7, sp, #16
 800abfa:	60f8      	str	r0, [r7, #12]
 800abfc:	60b9      	str	r1, [r7, #8]
 800abfe:	607a      	str	r2, [r7, #4]
 800ac00:	603b      	str	r3, [r7, #0]

  int field_width;      // Width of output field
  int precision;        // Min. # of digits for integers; max number of chars for from string
  int qualifier;        // 'h', 'l', or 'L' for integer fields

  if (size <= 0)
 800ac02:	68bb      	ldr	r3, [r7, #8]
 800ac04:	2b00      	cmp	r3, #0
 800ac06:	dc01      	bgt.n	800ac0c <tiny_vsnprintf_like+0x18>
  {
    return 0;
 800ac08:	2300      	movs	r3, #0
 800ac0a:	e13e      	b.n	800ae8a <tiny_vsnprintf_like+0x296>
  }

  for (str = buf; *fmt || ((str - buf) >= size-1); fmt++)
 800ac0c:	68fb      	ldr	r3, [r7, #12]
 800ac0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ac10:	e128      	b.n	800ae64 <tiny_vsnprintf_like+0x270>
  {
    CHECK_STR_SIZE(buf, str, size);
 800ac12:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ac14:	68fb      	ldr	r3, [r7, #12]
 800ac16:	1ad2      	subs	r2, r2, r3
 800ac18:	68bb      	ldr	r3, [r7, #8]
 800ac1a:	3b01      	subs	r3, #1
 800ac1c:	429a      	cmp	r2, r3
 800ac1e:	f280 812e 	bge.w	800ae7e <tiny_vsnprintf_like+0x28a>

    if (*fmt != '%')
 800ac22:	687b      	ldr	r3, [r7, #4]
 800ac24:	781b      	ldrb	r3, [r3, #0]
 800ac26:	2b25      	cmp	r3, #37	@ 0x25
 800ac28:	d006      	beq.n	800ac38 <tiny_vsnprintf_like+0x44>
    {
      *str++ = *fmt;
 800ac2a:	687a      	ldr	r2, [r7, #4]
 800ac2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ac2e:	1c59      	adds	r1, r3, #1
 800ac30:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800ac32:	7812      	ldrb	r2, [r2, #0]
 800ac34:	701a      	strb	r2, [r3, #0]
      continue;
 800ac36:	e112      	b.n	800ae5e <tiny_vsnprintf_like+0x26a>
    }

    // Process flags
    flags = 0;
 800ac38:	2300      	movs	r3, #0
 800ac3a:	623b      	str	r3, [r7, #32]
#ifdef TINY_PRINTF
    /* Support %0, but not %-, %+, %space and %# */
    fmt++;
 800ac3c:	687b      	ldr	r3, [r7, #4]
 800ac3e:	3301      	adds	r3, #1
 800ac40:	607b      	str	r3, [r7, #4]
    if (*fmt == '0')
 800ac42:	687b      	ldr	r3, [r7, #4]
 800ac44:	781b      	ldrb	r3, [r3, #0]
 800ac46:	2b30      	cmp	r3, #48	@ 0x30
 800ac48:	d103      	bne.n	800ac52 <tiny_vsnprintf_like+0x5e>
    {
      flags |= ZEROPAD;
 800ac4a:	6a3b      	ldr	r3, [r7, #32]
 800ac4c:	f043 0301 	orr.w	r3, r3, #1
 800ac50:	623b      	str	r3, [r7, #32]
      case '0': flags |= ZEROPAD; goto repeat;
    }
#endif

    // Get field width
    field_width = -1;
 800ac52:	f04f 33ff 	mov.w	r3, #4294967295
 800ac56:	61fb      	str	r3, [r7, #28]
    if (is_digit(*fmt))
 800ac58:	687b      	ldr	r3, [r7, #4]
 800ac5a:	781b      	ldrb	r3, [r3, #0]
 800ac5c:	2b2f      	cmp	r3, #47	@ 0x2f
 800ac5e:	d908      	bls.n	800ac72 <tiny_vsnprintf_like+0x7e>
 800ac60:	687b      	ldr	r3, [r7, #4]
 800ac62:	781b      	ldrb	r3, [r3, #0]
 800ac64:	2b39      	cmp	r3, #57	@ 0x39
 800ac66:	d804      	bhi.n	800ac72 <tiny_vsnprintf_like+0x7e>
      field_width = ee_skip_atoi(&fmt);
 800ac68:	1d3b      	adds	r3, r7, #4
 800ac6a:	4618      	mov	r0, r3
 800ac6c:	f7ff feae 	bl	800a9cc <ee_skip_atoi>
 800ac70:	61f8      	str	r0, [r7, #28]
      }
    }
#endif

    // Get the precision
    precision = -1;
 800ac72:	f04f 33ff 	mov.w	r3, #4294967295
 800ac76:	61bb      	str	r3, [r7, #24]
      if (precision < 0) precision = 0;
    }
#endif

    // Get the conversion qualifier
    qualifier = -1;
 800ac78:	f04f 33ff 	mov.w	r3, #4294967295
 800ac7c:	617b      	str	r3, [r7, #20]
      fmt++;
    }
#endif

    // Default base
    base = 10;
 800ac7e:	230a      	movs	r3, #10
 800ac80:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (*fmt)
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	781b      	ldrb	r3, [r3, #0]
 800ac86:	3b58      	subs	r3, #88	@ 0x58
 800ac88:	2b20      	cmp	r3, #32
 800ac8a:	f200 8094 	bhi.w	800adb6 <tiny_vsnprintf_like+0x1c2>
 800ac8e:	a201      	add	r2, pc, #4	@ (adr r2, 800ac94 <tiny_vsnprintf_like+0xa0>)
 800ac90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ac94:	0800ad9f 	.word	0x0800ad9f
 800ac98:	0800adb7 	.word	0x0800adb7
 800ac9c:	0800adb7 	.word	0x0800adb7
 800aca0:	0800adb7 	.word	0x0800adb7
 800aca4:	0800adb7 	.word	0x0800adb7
 800aca8:	0800adb7 	.word	0x0800adb7
 800acac:	0800adb7 	.word	0x0800adb7
 800acb0:	0800adb7 	.word	0x0800adb7
 800acb4:	0800adb7 	.word	0x0800adb7
 800acb8:	0800adb7 	.word	0x0800adb7
 800acbc:	0800adb7 	.word	0x0800adb7
 800acc0:	0800ad23 	.word	0x0800ad23
 800acc4:	0800adad 	.word	0x0800adad
 800acc8:	0800adb7 	.word	0x0800adb7
 800accc:	0800adb7 	.word	0x0800adb7
 800acd0:	0800adb7 	.word	0x0800adb7
 800acd4:	0800adb7 	.word	0x0800adb7
 800acd8:	0800adad 	.word	0x0800adad
 800acdc:	0800adb7 	.word	0x0800adb7
 800ace0:	0800adb7 	.word	0x0800adb7
 800ace4:	0800adb7 	.word	0x0800adb7
 800ace8:	0800adb7 	.word	0x0800adb7
 800acec:	0800adb7 	.word	0x0800adb7
 800acf0:	0800adb7 	.word	0x0800adb7
 800acf4:	0800adb7 	.word	0x0800adb7
 800acf8:	0800adb7 	.word	0x0800adb7
 800acfc:	0800adb7 	.word	0x0800adb7
 800ad00:	0800ad43 	.word	0x0800ad43
 800ad04:	0800adb7 	.word	0x0800adb7
 800ad08:	0800ae03 	.word	0x0800ae03
 800ad0c:	0800adb7 	.word	0x0800adb7
 800ad10:	0800adb7 	.word	0x0800adb7
 800ad14:	0800ada7 	.word	0x0800ada7
      case 'c':
#ifdef TINY_PRINTF
#else
        if (!(flags & LEFT))
#endif
          while (--field_width > 0) *str++ = ' ';
 800ad18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ad1a:	1c5a      	adds	r2, r3, #1
 800ad1c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800ad1e:	2220      	movs	r2, #32
 800ad20:	701a      	strb	r2, [r3, #0]
 800ad22:	69fb      	ldr	r3, [r7, #28]
 800ad24:	3b01      	subs	r3, #1
 800ad26:	61fb      	str	r3, [r7, #28]
 800ad28:	69fb      	ldr	r3, [r7, #28]
 800ad2a:	2b00      	cmp	r3, #0
 800ad2c:	dcf4      	bgt.n	800ad18 <tiny_vsnprintf_like+0x124>
        *str++ = (unsigned char) va_arg(args, int);
 800ad2e:	683b      	ldr	r3, [r7, #0]
 800ad30:	1d1a      	adds	r2, r3, #4
 800ad32:	603a      	str	r2, [r7, #0]
 800ad34:	6819      	ldr	r1, [r3, #0]
 800ad36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ad38:	1c5a      	adds	r2, r3, #1
 800ad3a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800ad3c:	b2ca      	uxtb	r2, r1
 800ad3e:	701a      	strb	r2, [r3, #0]
#ifdef TINY_PRINTF
#else
        while (--field_width > 0) *str++ = ' ';
#endif
        continue;
 800ad40:	e08d      	b.n	800ae5e <tiny_vsnprintf_like+0x26a>

      case 's':
        s = va_arg(args, char *);
 800ad42:	683b      	ldr	r3, [r7, #0]
 800ad44:	1d1a      	adds	r2, r3, #4
 800ad46:	603a      	str	r2, [r7, #0]
 800ad48:	681b      	ldr	r3, [r3, #0]
 800ad4a:	627b      	str	r3, [r7, #36]	@ 0x24
        if (!s) s = "<NULL>";
 800ad4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad4e:	2b00      	cmp	r3, #0
 800ad50:	d101      	bne.n	800ad56 <tiny_vsnprintf_like+0x162>
 800ad52:	4b50      	ldr	r3, [pc, #320]	@ (800ae94 <tiny_vsnprintf_like+0x2a0>)
 800ad54:	627b      	str	r3, [r7, #36]	@ 0x24
#ifdef TINY_PRINTF
        len = strlen(s);
 800ad56:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800ad58:	f7f5 fa0e 	bl	8000178 <strlen>
 800ad5c:	4603      	mov	r3, r0
 800ad5e:	613b      	str	r3, [r7, #16]
#else
        len = strnlen(s, precision);
        if (!(flags & LEFT))
#endif
          while (len < field_width--) *str++ = ' ';
 800ad60:	e004      	b.n	800ad6c <tiny_vsnprintf_like+0x178>
 800ad62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ad64:	1c5a      	adds	r2, r3, #1
 800ad66:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800ad68:	2220      	movs	r2, #32
 800ad6a:	701a      	strb	r2, [r3, #0]
 800ad6c:	69fb      	ldr	r3, [r7, #28]
 800ad6e:	1e5a      	subs	r2, r3, #1
 800ad70:	61fa      	str	r2, [r7, #28]
 800ad72:	693a      	ldr	r2, [r7, #16]
 800ad74:	429a      	cmp	r2, r3
 800ad76:	dbf4      	blt.n	800ad62 <tiny_vsnprintf_like+0x16e>
        for (i = 0; i < len; ++i) *str++ = *s++;
 800ad78:	2300      	movs	r3, #0
 800ad7a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ad7c:	e00a      	b.n	800ad94 <tiny_vsnprintf_like+0x1a0>
 800ad7e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ad80:	1c53      	adds	r3, r2, #1
 800ad82:	627b      	str	r3, [r7, #36]	@ 0x24
 800ad84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ad86:	1c59      	adds	r1, r3, #1
 800ad88:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800ad8a:	7812      	ldrb	r2, [r2, #0]
 800ad8c:	701a      	strb	r2, [r3, #0]
 800ad8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad90:	3301      	adds	r3, #1
 800ad92:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ad94:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ad96:	693b      	ldr	r3, [r7, #16]
 800ad98:	429a      	cmp	r2, r3
 800ad9a:	dbf0      	blt.n	800ad7e <tiny_vsnprintf_like+0x18a>
#ifdef TINY_PRINTF
#else
        while (len < field_width--) *str++ = ' ';
#endif
        continue;
 800ad9c:	e05f      	b.n	800ae5e <tiny_vsnprintf_like+0x26a>
        base = 8;
        break;
#endif

      case 'X':
        flags |= UPPERCASE;
 800ad9e:	6a3b      	ldr	r3, [r7, #32]
 800ada0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ada4:	623b      	str	r3, [r7, #32]

      case 'x':
        base = 16;
 800ada6:	2310      	movs	r3, #16
 800ada8:	633b      	str	r3, [r7, #48]	@ 0x30
        break;
 800adaa:	e02b      	b.n	800ae04 <tiny_vsnprintf_like+0x210>

      case 'd':
      case 'i':
        flags |= SIGN;
 800adac:	6a3b      	ldr	r3, [r7, #32]
 800adae:	f043 0302 	orr.w	r3, r3, #2
 800adb2:	623b      	str	r3, [r7, #32]

      case 'u':
        break;
 800adb4:	e025      	b.n	800ae02 <tiny_vsnprintf_like+0x20e>
        continue;

#endif

      default:
        if (*fmt != '%') *str++ = '%';
 800adb6:	687b      	ldr	r3, [r7, #4]
 800adb8:	781b      	ldrb	r3, [r3, #0]
 800adba:	2b25      	cmp	r3, #37	@ 0x25
 800adbc:	d004      	beq.n	800adc8 <tiny_vsnprintf_like+0x1d4>
 800adbe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800adc0:	1c5a      	adds	r2, r3, #1
 800adc2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800adc4:	2225      	movs	r2, #37	@ 0x25
 800adc6:	701a      	strb	r2, [r3, #0]
        CHECK_STR_SIZE(buf, str, size);
 800adc8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800adca:	68fb      	ldr	r3, [r7, #12]
 800adcc:	1ad2      	subs	r2, r2, r3
 800adce:	68bb      	ldr	r3, [r7, #8]
 800add0:	3b01      	subs	r3, #1
 800add2:	429a      	cmp	r2, r3
 800add4:	da16      	bge.n	800ae04 <tiny_vsnprintf_like+0x210>
        if (*fmt)
 800add6:	687b      	ldr	r3, [r7, #4]
 800add8:	781b      	ldrb	r3, [r3, #0]
 800adda:	2b00      	cmp	r3, #0
 800addc:	d006      	beq.n	800adec <tiny_vsnprintf_like+0x1f8>
          *str++ = *fmt;
 800adde:	687a      	ldr	r2, [r7, #4]
 800ade0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ade2:	1c59      	adds	r1, r3, #1
 800ade4:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800ade6:	7812      	ldrb	r2, [r2, #0]
 800ade8:	701a      	strb	r2, [r3, #0]
 800adea:	e002      	b.n	800adf2 <tiny_vsnprintf_like+0x1fe>
        else
          --fmt;
 800adec:	687b      	ldr	r3, [r7, #4]
 800adee:	3b01      	subs	r3, #1
 800adf0:	607b      	str	r3, [r7, #4]
        CHECK_STR_SIZE(buf, str, size);
 800adf2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800adf4:	68fb      	ldr	r3, [r7, #12]
 800adf6:	1ad2      	subs	r2, r2, r3
 800adf8:	68bb      	ldr	r3, [r7, #8]
 800adfa:	3b01      	subs	r3, #1
 800adfc:	429a      	cmp	r2, r3
 800adfe:	db2d      	blt.n	800ae5c <tiny_vsnprintf_like+0x268>
 800ae00:	e000      	b.n	800ae04 <tiny_vsnprintf_like+0x210>
        break;
 800ae02:	bf00      	nop
        continue;
    }

    if (qualifier == 'l')
 800ae04:	697b      	ldr	r3, [r7, #20]
 800ae06:	2b6c      	cmp	r3, #108	@ 0x6c
 800ae08:	d105      	bne.n	800ae16 <tiny_vsnprintf_like+0x222>
      num = va_arg(args, unsigned long);
 800ae0a:	683b      	ldr	r3, [r7, #0]
 800ae0c:	1d1a      	adds	r2, r3, #4
 800ae0e:	603a      	str	r2, [r7, #0]
 800ae10:	681b      	ldr	r3, [r3, #0]
 800ae12:	637b      	str	r3, [r7, #52]	@ 0x34
 800ae14:	e00f      	b.n	800ae36 <tiny_vsnprintf_like+0x242>
    else if (flags & SIGN)
 800ae16:	6a3b      	ldr	r3, [r7, #32]
 800ae18:	f003 0302 	and.w	r3, r3, #2
 800ae1c:	2b00      	cmp	r3, #0
 800ae1e:	d005      	beq.n	800ae2c <tiny_vsnprintf_like+0x238>
      num = va_arg(args, int);
 800ae20:	683b      	ldr	r3, [r7, #0]
 800ae22:	1d1a      	adds	r2, r3, #4
 800ae24:	603a      	str	r2, [r7, #0]
 800ae26:	681b      	ldr	r3, [r3, #0]
 800ae28:	637b      	str	r3, [r7, #52]	@ 0x34
 800ae2a:	e004      	b.n	800ae36 <tiny_vsnprintf_like+0x242>
    else
      num = va_arg(args, unsigned int);
 800ae2c:	683b      	ldr	r3, [r7, #0]
 800ae2e:	1d1a      	adds	r2, r3, #4
 800ae30:	603a      	str	r2, [r7, #0]
 800ae32:	681b      	ldr	r3, [r3, #0]
 800ae34:	637b      	str	r3, [r7, #52]	@ 0x34

    str = ee_number(str, ((size - 1) - (str - buf)), num, base, field_width, precision, flags);
 800ae36:	68bb      	ldr	r3, [r7, #8]
 800ae38:	1e5a      	subs	r2, r3, #1
 800ae3a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ae3c:	68fb      	ldr	r3, [r7, #12]
 800ae3e:	1acb      	subs	r3, r1, r3
 800ae40:	1ad1      	subs	r1, r2, r3
 800ae42:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800ae44:	6a3b      	ldr	r3, [r7, #32]
 800ae46:	9302      	str	r3, [sp, #8]
 800ae48:	69bb      	ldr	r3, [r7, #24]
 800ae4a:	9301      	str	r3, [sp, #4]
 800ae4c:	69fb      	ldr	r3, [r7, #28]
 800ae4e:	9300      	str	r3, [sp, #0]
 800ae50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae52:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800ae54:	f7ff fde0 	bl	800aa18 <ee_number>
 800ae58:	62f8      	str	r0, [r7, #44]	@ 0x2c
 800ae5a:	e000      	b.n	800ae5e <tiny_vsnprintf_like+0x26a>
        continue;
 800ae5c:	bf00      	nop
  for (str = buf; *fmt || ((str - buf) >= size-1); fmt++)
 800ae5e:	687b      	ldr	r3, [r7, #4]
 800ae60:	3301      	adds	r3, #1
 800ae62:	607b      	str	r3, [r7, #4]
 800ae64:	687b      	ldr	r3, [r7, #4]
 800ae66:	781b      	ldrb	r3, [r3, #0]
 800ae68:	2b00      	cmp	r3, #0
 800ae6a:	f47f aed2 	bne.w	800ac12 <tiny_vsnprintf_like+0x1e>
 800ae6e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ae70:	68fb      	ldr	r3, [r7, #12]
 800ae72:	1ad2      	subs	r2, r2, r3
 800ae74:	68bb      	ldr	r3, [r7, #8]
 800ae76:	3b01      	subs	r3, #1
 800ae78:	429a      	cmp	r2, r3
 800ae7a:	f6bf aeca 	bge.w	800ac12 <tiny_vsnprintf_like+0x1e>
  }

  *str = '\0';
 800ae7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ae80:	2200      	movs	r2, #0
 800ae82:	701a      	strb	r2, [r3, #0]
  return str - buf;
 800ae84:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ae86:	68fb      	ldr	r3, [r7, #12]
 800ae88:	1ad3      	subs	r3, r2, r3
}
 800ae8a:	4618      	mov	r0, r3
 800ae8c:	3738      	adds	r7, #56	@ 0x38
 800ae8e:	46bd      	mov	sp, r7
 800ae90:	bd80      	pop	{r7, pc}
 800ae92:	bf00      	nop
 800ae94:	0800ba44 	.word	0x0800ba44

0800ae98 <UTIL_TIMER_Init>:
  * @addtogroup TIMER_SERVER_exported_function
  *  @{
  */

UTIL_TIMER_Status_t UTIL_TIMER_Init(void)
{
 800ae98:	b580      	push	{r7, lr}
 800ae9a:	af00      	add	r7, sp, #0
  UTIL_TIMER_INIT_CRITICAL_SECTION();
  TimerListHead = NULL;
 800ae9c:	4b04      	ldr	r3, [pc, #16]	@ (800aeb0 <UTIL_TIMER_Init+0x18>)
 800ae9e:	2200      	movs	r2, #0
 800aea0:	601a      	str	r2, [r3, #0]
  return UTIL_TimerDriver.InitTimer();
 800aea2:	4b04      	ldr	r3, [pc, #16]	@ (800aeb4 <UTIL_TIMER_Init+0x1c>)
 800aea4:	681b      	ldr	r3, [r3, #0]
 800aea6:	4798      	blx	r3
 800aea8:	4603      	mov	r3, r0
}
 800aeaa:	4618      	mov	r0, r3
 800aeac:	bd80      	pop	{r7, pc}
 800aeae:	bf00      	nop
 800aeb0:	20000368 	.word	0x20000368
 800aeb4:	0800baec 	.word	0x0800baec

0800aeb8 <UTIL_TIMER_Create>:
{
  return UTIL_TimerDriver.DeInitTimer();
}

UTIL_TIMER_Status_t UTIL_TIMER_Create( UTIL_TIMER_Object_t *TimerObject, uint32_t PeriodValue, UTIL_TIMER_Mode_t Mode, void ( *Callback )( void *), void *Argument)
{
 800aeb8:	b580      	push	{r7, lr}
 800aeba:	b084      	sub	sp, #16
 800aebc:	af00      	add	r7, sp, #0
 800aebe:	60f8      	str	r0, [r7, #12]
 800aec0:	60b9      	str	r1, [r7, #8]
 800aec2:	603b      	str	r3, [r7, #0]
 800aec4:	4613      	mov	r3, r2
 800aec6:	71fb      	strb	r3, [r7, #7]
  if((TimerObject != NULL) && (Callback != NULL))
 800aec8:	68fb      	ldr	r3, [r7, #12]
 800aeca:	2b00      	cmp	r3, #0
 800aecc:	d023      	beq.n	800af16 <UTIL_TIMER_Create+0x5e>
 800aece:	683b      	ldr	r3, [r7, #0]
 800aed0:	2b00      	cmp	r3, #0
 800aed2:	d020      	beq.n	800af16 <UTIL_TIMER_Create+0x5e>
  {
    TimerObject->Timestamp = 0U;
 800aed4:	68fb      	ldr	r3, [r7, #12]
 800aed6:	2200      	movs	r2, #0
 800aed8:	601a      	str	r2, [r3, #0]
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(PeriodValue);
 800aeda:	4b11      	ldr	r3, [pc, #68]	@ (800af20 <UTIL_TIMER_Create+0x68>)
 800aedc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aede:	68b8      	ldr	r0, [r7, #8]
 800aee0:	4798      	blx	r3
 800aee2:	4602      	mov	r2, r0
 800aee4:	68fb      	ldr	r3, [r7, #12]
 800aee6:	605a      	str	r2, [r3, #4]
    TimerObject->IsPending = 0U;
 800aee8:	68fb      	ldr	r3, [r7, #12]
 800aeea:	2200      	movs	r2, #0
 800aeec:	721a      	strb	r2, [r3, #8]
    TimerObject->IsRunning = 0U;
 800aeee:	68fb      	ldr	r3, [r7, #12]
 800aef0:	2200      	movs	r2, #0
 800aef2:	725a      	strb	r2, [r3, #9]
    TimerObject->IsReloadStopped = 0U;
 800aef4:	68fb      	ldr	r3, [r7, #12]
 800aef6:	2200      	movs	r2, #0
 800aef8:	729a      	strb	r2, [r3, #10]
    TimerObject->Callback = Callback;
 800aefa:	68fb      	ldr	r3, [r7, #12]
 800aefc:	683a      	ldr	r2, [r7, #0]
 800aefe:	60da      	str	r2, [r3, #12]
    TimerObject->argument = Argument;
 800af00:	68fb      	ldr	r3, [r7, #12]
 800af02:	69ba      	ldr	r2, [r7, #24]
 800af04:	611a      	str	r2, [r3, #16]
    TimerObject->Mode = Mode;
 800af06:	68fb      	ldr	r3, [r7, #12]
 800af08:	79fa      	ldrb	r2, [r7, #7]
 800af0a:	72da      	strb	r2, [r3, #11]
    TimerObject->Next = NULL;
 800af0c:	68fb      	ldr	r3, [r7, #12]
 800af0e:	2200      	movs	r2, #0
 800af10:	615a      	str	r2, [r3, #20]
    return UTIL_TIMER_OK;
 800af12:	2300      	movs	r3, #0
 800af14:	e000      	b.n	800af18 <UTIL_TIMER_Create+0x60>
  }
  else
  {
    return UTIL_TIMER_INVALID_PARAM;
 800af16:	2301      	movs	r3, #1
  }
}
 800af18:	4618      	mov	r0, r3
 800af1a:	3710      	adds	r7, #16
 800af1c:	46bd      	mov	sp, r7
 800af1e:	bd80      	pop	{r7, pc}
 800af20:	0800baec 	.word	0x0800baec

0800af24 <UTIL_TIMER_Start>:

UTIL_TIMER_Status_t UTIL_TIMER_Start( UTIL_TIMER_Object_t *TimerObject)
{
 800af24:	b580      	push	{r7, lr}
 800af26:	b08a      	sub	sp, #40	@ 0x28
 800af28:	af00      	add	r7, sp, #0
 800af2a:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 800af2c:	2300      	movs	r3, #0
 800af2e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t elapsedTime;
  uint32_t minValue;
  uint32_t ticks;
    
  if(( TimerObject != NULL ) && ( TimerExists( TimerObject ) == false ) && (TimerObject->IsRunning == 0U))
 800af32:	687b      	ldr	r3, [r7, #4]
 800af34:	2b00      	cmp	r3, #0
 800af36:	d056      	beq.n	800afe6 <UTIL_TIMER_Start+0xc2>
 800af38:	6878      	ldr	r0, [r7, #4]
 800af3a:	f000 f9a9 	bl	800b290 <TimerExists>
 800af3e:	4603      	mov	r3, r0
 800af40:	f083 0301 	eor.w	r3, r3, #1
 800af44:	b2db      	uxtb	r3, r3
 800af46:	2b00      	cmp	r3, #0
 800af48:	d04d      	beq.n	800afe6 <UTIL_TIMER_Start+0xc2>
 800af4a:	687b      	ldr	r3, [r7, #4]
 800af4c:	7a5b      	ldrb	r3, [r3, #9]
 800af4e:	2b00      	cmp	r3, #0
 800af50:	d149      	bne.n	800afe6 <UTIL_TIMER_Start+0xc2>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800af52:	f3ef 8310 	mrs	r3, PRIMASK
 800af56:	613b      	str	r3, [r7, #16]
  return(result);
 800af58:	693b      	ldr	r3, [r7, #16]
  {
    UTIL_TIMER_ENTER_CRITICAL_SECTION();
 800af5a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 800af5c:	b672      	cpsid	i
}
 800af5e:	bf00      	nop
    ticks = TimerObject->ReloadValue;
 800af60:	687b      	ldr	r3, [r7, #4]
 800af62:	685b      	ldr	r3, [r3, #4]
 800af64:	623b      	str	r3, [r7, #32]
    minValue = UTIL_TimerDriver.GetMinimumTimeout( );
 800af66:	4b24      	ldr	r3, [pc, #144]	@ (800aff8 <UTIL_TIMER_Start+0xd4>)
 800af68:	6a1b      	ldr	r3, [r3, #32]
 800af6a:	4798      	blx	r3
 800af6c:	61b8      	str	r0, [r7, #24]
    
    if( ticks < minValue )
 800af6e:	6a3a      	ldr	r2, [r7, #32]
 800af70:	69bb      	ldr	r3, [r7, #24]
 800af72:	429a      	cmp	r2, r3
 800af74:	d201      	bcs.n	800af7a <UTIL_TIMER_Start+0x56>
    {
      ticks = minValue;
 800af76:	69bb      	ldr	r3, [r7, #24]
 800af78:	623b      	str	r3, [r7, #32]
    }
    
    TimerObject->Timestamp = ticks;
 800af7a:	687b      	ldr	r3, [r7, #4]
 800af7c:	6a3a      	ldr	r2, [r7, #32]
 800af7e:	601a      	str	r2, [r3, #0]
    TimerObject->IsPending = 0U;
 800af80:	687b      	ldr	r3, [r7, #4]
 800af82:	2200      	movs	r2, #0
 800af84:	721a      	strb	r2, [r3, #8]
    TimerObject->IsRunning = 1U;
 800af86:	687b      	ldr	r3, [r7, #4]
 800af88:	2201      	movs	r2, #1
 800af8a:	725a      	strb	r2, [r3, #9]
    TimerObject->IsReloadStopped = 0U;
 800af8c:	687b      	ldr	r3, [r7, #4]
 800af8e:	2200      	movs	r2, #0
 800af90:	729a      	strb	r2, [r3, #10]
    if( TimerListHead == NULL )
 800af92:	4b1a      	ldr	r3, [pc, #104]	@ (800affc <UTIL_TIMER_Start+0xd8>)
 800af94:	681b      	ldr	r3, [r3, #0]
 800af96:	2b00      	cmp	r3, #0
 800af98:	d106      	bne.n	800afa8 <UTIL_TIMER_Start+0x84>
    {
      UTIL_TimerDriver.SetTimerContext();
 800af9a:	4b17      	ldr	r3, [pc, #92]	@ (800aff8 <UTIL_TIMER_Start+0xd4>)
 800af9c:	691b      	ldr	r3, [r3, #16]
 800af9e:	4798      	blx	r3
      TimerInsertNewHeadTimer( TimerObject ); /* insert a timeout at now+obj->Timestamp */
 800afa0:	6878      	ldr	r0, [r7, #4]
 800afa2:	f000 f9eb 	bl	800b37c <TimerInsertNewHeadTimer>
 800afa6:	e017      	b.n	800afd8 <UTIL_TIMER_Start+0xb4>
    }
    else 
    {
      elapsedTime = UTIL_TimerDriver.GetTimerElapsedTime( );
 800afa8:	4b13      	ldr	r3, [pc, #76]	@ (800aff8 <UTIL_TIMER_Start+0xd4>)
 800afaa:	699b      	ldr	r3, [r3, #24]
 800afac:	4798      	blx	r3
 800afae:	6178      	str	r0, [r7, #20]
      TimerObject->Timestamp += elapsedTime;
 800afb0:	687b      	ldr	r3, [r7, #4]
 800afb2:	681a      	ldr	r2, [r3, #0]
 800afb4:	697b      	ldr	r3, [r7, #20]
 800afb6:	441a      	add	r2, r3
 800afb8:	687b      	ldr	r3, [r7, #4]
 800afba:	601a      	str	r2, [r3, #0]
      
      if( TimerObject->Timestamp < TimerListHead->Timestamp )
 800afbc:	687b      	ldr	r3, [r7, #4]
 800afbe:	681a      	ldr	r2, [r3, #0]
 800afc0:	4b0e      	ldr	r3, [pc, #56]	@ (800affc <UTIL_TIMER_Start+0xd8>)
 800afc2:	681b      	ldr	r3, [r3, #0]
 800afc4:	681b      	ldr	r3, [r3, #0]
 800afc6:	429a      	cmp	r2, r3
 800afc8:	d203      	bcs.n	800afd2 <UTIL_TIMER_Start+0xae>
      {
        TimerInsertNewHeadTimer( TimerObject);
 800afca:	6878      	ldr	r0, [r7, #4]
 800afcc:	f000 f9d6 	bl	800b37c <TimerInsertNewHeadTimer>
 800afd0:	e002      	b.n	800afd8 <UTIL_TIMER_Start+0xb4>
      }
      else
      {
        TimerInsertTimer( TimerObject);
 800afd2:	6878      	ldr	r0, [r7, #4]
 800afd4:	f000 f9a2 	bl	800b31c <TimerInsertTimer>
 800afd8:	69fb      	ldr	r3, [r7, #28]
 800afda:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800afdc:	68fb      	ldr	r3, [r7, #12]
 800afde:	f383 8810 	msr	PRIMASK, r3
}
 800afe2:	bf00      	nop
  {
 800afe4:	e002      	b.n	800afec <UTIL_TIMER_Start+0xc8>
    }
    UTIL_TIMER_EXIT_CRITICAL_SECTION();
  }
  else
  {
    ret =  UTIL_TIMER_INVALID_PARAM;
 800afe6:	2301      	movs	r3, #1
 800afe8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }
  return ret;
 800afec:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800aff0:	4618      	mov	r0, r3
 800aff2:	3728      	adds	r7, #40	@ 0x28
 800aff4:	46bd      	mov	sp, r7
 800aff6:	bd80      	pop	{r7, pc}
 800aff8:	0800baec 	.word	0x0800baec
 800affc:	20000368 	.word	0x20000368

0800b000 <UTIL_TIMER_Stop>:
  }
  return ret;
}

UTIL_TIMER_Status_t UTIL_TIMER_Stop( UTIL_TIMER_Object_t *TimerObject )
{
 800b000:	b580      	push	{r7, lr}
 800b002:	b088      	sub	sp, #32
 800b004:	af00      	add	r7, sp, #0
 800b006:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 800b008:	2300      	movs	r3, #0
 800b00a:	77fb      	strb	r3, [r7, #31]

  if (NULL != TimerObject)
 800b00c:	687b      	ldr	r3, [r7, #4]
 800b00e:	2b00      	cmp	r3, #0
 800b010:	d05b      	beq.n	800b0ca <UTIL_TIMER_Stop+0xca>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b012:	f3ef 8310 	mrs	r3, PRIMASK
 800b016:	60fb      	str	r3, [r7, #12]
  return(result);
 800b018:	68fb      	ldr	r3, [r7, #12]
  {
    UTIL_TIMER_ENTER_CRITICAL_SECTION();
 800b01a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 800b01c:	b672      	cpsid	i
}
 800b01e:	bf00      	nop
    UTIL_TIMER_Object_t* prev = TimerListHead;
 800b020:	4b2d      	ldr	r3, [pc, #180]	@ (800b0d8 <UTIL_TIMER_Stop+0xd8>)
 800b022:	681b      	ldr	r3, [r3, #0]
 800b024:	61bb      	str	r3, [r7, #24]
    UTIL_TIMER_Object_t* cur = TimerListHead;
 800b026:	4b2c      	ldr	r3, [pc, #176]	@ (800b0d8 <UTIL_TIMER_Stop+0xd8>)
 800b028:	681b      	ldr	r3, [r3, #0]
 800b02a:	617b      	str	r3, [r7, #20]
    TimerObject->IsReloadStopped = 1U;
 800b02c:	687b      	ldr	r3, [r7, #4]
 800b02e:	2201      	movs	r2, #1
 800b030:	729a      	strb	r2, [r3, #10]
    
    /* List is empty or the Obj to stop does not exist  */
    if(NULL != TimerListHead)
 800b032:	4b29      	ldr	r3, [pc, #164]	@ (800b0d8 <UTIL_TIMER_Stop+0xd8>)
 800b034:	681b      	ldr	r3, [r3, #0]
 800b036:	2b00      	cmp	r3, #0
 800b038:	d041      	beq.n	800b0be <UTIL_TIMER_Stop+0xbe>
    {
      TimerObject->IsRunning = 0U;
 800b03a:	687b      	ldr	r3, [r7, #4]
 800b03c:	2200      	movs	r2, #0
 800b03e:	725a      	strb	r2, [r3, #9]
      
      if( TimerListHead == TimerObject ) /* Stop the Head */
 800b040:	4b25      	ldr	r3, [pc, #148]	@ (800b0d8 <UTIL_TIMER_Stop+0xd8>)
 800b042:	681b      	ldr	r3, [r3, #0]
 800b044:	687a      	ldr	r2, [r7, #4]
 800b046:	429a      	cmp	r2, r3
 800b048:	d134      	bne.n	800b0b4 <UTIL_TIMER_Stop+0xb4>
      {
          TimerListHead->IsPending = 0;
 800b04a:	4b23      	ldr	r3, [pc, #140]	@ (800b0d8 <UTIL_TIMER_Stop+0xd8>)
 800b04c:	681b      	ldr	r3, [r3, #0]
 800b04e:	2200      	movs	r2, #0
 800b050:	721a      	strb	r2, [r3, #8]
          if( TimerListHead->Next != NULL )
 800b052:	4b21      	ldr	r3, [pc, #132]	@ (800b0d8 <UTIL_TIMER_Stop+0xd8>)
 800b054:	681b      	ldr	r3, [r3, #0]
 800b056:	695b      	ldr	r3, [r3, #20]
 800b058:	2b00      	cmp	r3, #0
 800b05a:	d00a      	beq.n	800b072 <UTIL_TIMER_Stop+0x72>
          {
            TimerListHead = TimerListHead->Next;
 800b05c:	4b1e      	ldr	r3, [pc, #120]	@ (800b0d8 <UTIL_TIMER_Stop+0xd8>)
 800b05e:	681b      	ldr	r3, [r3, #0]
 800b060:	695b      	ldr	r3, [r3, #20]
 800b062:	4a1d      	ldr	r2, [pc, #116]	@ (800b0d8 <UTIL_TIMER_Stop+0xd8>)
 800b064:	6013      	str	r3, [r2, #0]
            TimerSetTimeout( TimerListHead );
 800b066:	4b1c      	ldr	r3, [pc, #112]	@ (800b0d8 <UTIL_TIMER_Stop+0xd8>)
 800b068:	681b      	ldr	r3, [r3, #0]
 800b06a:	4618      	mov	r0, r3
 800b06c:	f000 f92c 	bl	800b2c8 <TimerSetTimeout>
 800b070:	e023      	b.n	800b0ba <UTIL_TIMER_Stop+0xba>
          }
          else
          {
            UTIL_TimerDriver.StopTimerEvt( );
 800b072:	4b1a      	ldr	r3, [pc, #104]	@ (800b0dc <UTIL_TIMER_Stop+0xdc>)
 800b074:	68db      	ldr	r3, [r3, #12]
 800b076:	4798      	blx	r3
            TimerListHead = NULL;
 800b078:	4b17      	ldr	r3, [pc, #92]	@ (800b0d8 <UTIL_TIMER_Stop+0xd8>)
 800b07a:	2200      	movs	r2, #0
 800b07c:	601a      	str	r2, [r3, #0]
 800b07e:	e01c      	b.n	800b0ba <UTIL_TIMER_Stop+0xba>
      }
      else /* Stop an object within the list */
      {      
        while( cur != NULL )
        {
          if( cur == TimerObject )
 800b080:	697a      	ldr	r2, [r7, #20]
 800b082:	687b      	ldr	r3, [r7, #4]
 800b084:	429a      	cmp	r2, r3
 800b086:	d110      	bne.n	800b0aa <UTIL_TIMER_Stop+0xaa>
          {
            if( cur->Next != NULL )
 800b088:	697b      	ldr	r3, [r7, #20]
 800b08a:	695b      	ldr	r3, [r3, #20]
 800b08c:	2b00      	cmp	r3, #0
 800b08e:	d006      	beq.n	800b09e <UTIL_TIMER_Stop+0x9e>
            {
              cur = cur->Next;
 800b090:	697b      	ldr	r3, [r7, #20]
 800b092:	695b      	ldr	r3, [r3, #20]
 800b094:	617b      	str	r3, [r7, #20]
              prev->Next = cur;
 800b096:	69bb      	ldr	r3, [r7, #24]
 800b098:	697a      	ldr	r2, [r7, #20]
 800b09a:	615a      	str	r2, [r3, #20]
            else
            {
              cur = NULL;
              prev->Next = cur;
            }
            break;
 800b09c:	e00d      	b.n	800b0ba <UTIL_TIMER_Stop+0xba>
              cur = NULL;
 800b09e:	2300      	movs	r3, #0
 800b0a0:	617b      	str	r3, [r7, #20]
              prev->Next = cur;
 800b0a2:	69bb      	ldr	r3, [r7, #24]
 800b0a4:	697a      	ldr	r2, [r7, #20]
 800b0a6:	615a      	str	r2, [r3, #20]
            break;
 800b0a8:	e007      	b.n	800b0ba <UTIL_TIMER_Stop+0xba>
          }
          else
          {
            prev = cur;
 800b0aa:	697b      	ldr	r3, [r7, #20]
 800b0ac:	61bb      	str	r3, [r7, #24]
            cur = cur->Next;
 800b0ae:	697b      	ldr	r3, [r7, #20]
 800b0b0:	695b      	ldr	r3, [r3, #20]
 800b0b2:	617b      	str	r3, [r7, #20]
        while( cur != NULL )
 800b0b4:	697b      	ldr	r3, [r7, #20]
 800b0b6:	2b00      	cmp	r3, #0
 800b0b8:	d1e2      	bne.n	800b080 <UTIL_TIMER_Stop+0x80>
          }
        }   
      }
      ret = UTIL_TIMER_OK;
 800b0ba:	2300      	movs	r3, #0
 800b0bc:	77fb      	strb	r3, [r7, #31]
 800b0be:	693b      	ldr	r3, [r7, #16]
 800b0c0:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b0c2:	68bb      	ldr	r3, [r7, #8]
 800b0c4:	f383 8810 	msr	PRIMASK, r3
}
 800b0c8:	e001      	b.n	800b0ce <UTIL_TIMER_Stop+0xce>
    }
    UTIL_TIMER_EXIT_CRITICAL_SECTION();
  }
  else
  {
    ret = UTIL_TIMER_INVALID_PARAM;
 800b0ca:	2301      	movs	r3, #1
 800b0cc:	77fb      	strb	r3, [r7, #31]
  }
  return ret;
 800b0ce:	7ffb      	ldrb	r3, [r7, #31]
}
 800b0d0:	4618      	mov	r0, r3
 800b0d2:	3720      	adds	r7, #32
 800b0d4:	46bd      	mov	sp, r7
 800b0d6:	bd80      	pop	{r7, pc}
 800b0d8:	20000368 	.word	0x20000368
 800b0dc:	0800baec 	.word	0x0800baec

0800b0e0 <UTIL_TIMER_SetPeriod>:

UTIL_TIMER_Status_t UTIL_TIMER_SetPeriod(UTIL_TIMER_Object_t *TimerObject, uint32_t NewPeriodValue)
{
 800b0e0:	b580      	push	{r7, lr}
 800b0e2:	b084      	sub	sp, #16
 800b0e4:	af00      	add	r7, sp, #0
 800b0e6:	6078      	str	r0, [r7, #4]
 800b0e8:	6039      	str	r1, [r7, #0]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 800b0ea:	2300      	movs	r3, #0
 800b0ec:	73fb      	strb	r3, [r7, #15]
  
  if(NULL == TimerObject)
 800b0ee:	687b      	ldr	r3, [r7, #4]
 800b0f0:	2b00      	cmp	r3, #0
 800b0f2:	d102      	bne.n	800b0fa <UTIL_TIMER_SetPeriod+0x1a>
  {
	  ret = UTIL_TIMER_INVALID_PARAM;
 800b0f4:	2301      	movs	r3, #1
 800b0f6:	73fb      	strb	r3, [r7, #15]
 800b0f8:	e014      	b.n	800b124 <UTIL_TIMER_SetPeriod+0x44>
  }
  else
  {
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(NewPeriodValue);
 800b0fa:	4b0d      	ldr	r3, [pc, #52]	@ (800b130 <UTIL_TIMER_SetPeriod+0x50>)
 800b0fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b0fe:	6838      	ldr	r0, [r7, #0]
 800b100:	4798      	blx	r3
 800b102:	4602      	mov	r2, r0
 800b104:	687b      	ldr	r3, [r7, #4]
 800b106:	605a      	str	r2, [r3, #4]
    if(TimerExists(TimerObject))
 800b108:	6878      	ldr	r0, [r7, #4]
 800b10a:	f000 f8c1 	bl	800b290 <TimerExists>
 800b10e:	4603      	mov	r3, r0
 800b110:	2b00      	cmp	r3, #0
 800b112:	d007      	beq.n	800b124 <UTIL_TIMER_SetPeriod+0x44>
    {
      (void)UTIL_TIMER_Stop(TimerObject);
 800b114:	6878      	ldr	r0, [r7, #4]
 800b116:	f7ff ff73 	bl	800b000 <UTIL_TIMER_Stop>
      ret = UTIL_TIMER_Start(TimerObject);
 800b11a:	6878      	ldr	r0, [r7, #4]
 800b11c:	f7ff ff02 	bl	800af24 <UTIL_TIMER_Start>
 800b120:	4603      	mov	r3, r0
 800b122:	73fb      	strb	r3, [r7, #15]
    }
  }
  return ret;
 800b124:	7bfb      	ldrb	r3, [r7, #15]
}
 800b126:	4618      	mov	r0, r3
 800b128:	3710      	adds	r7, #16
 800b12a:	46bd      	mov	sp, r7
 800b12c:	bd80      	pop	{r7, pc}
 800b12e:	bf00      	nop
 800b130:	0800baec 	.word	0x0800baec

0800b134 <UTIL_TIMER_IRQ_Handler>:
	}
	return NextTimer;
}

void UTIL_TIMER_IRQ_Handler( void )
{
 800b134:	b590      	push	{r4, r7, lr}
 800b136:	b089      	sub	sp, #36	@ 0x24
 800b138:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b13a:	f3ef 8310 	mrs	r3, PRIMASK
 800b13e:	60bb      	str	r3, [r7, #8]
  return(result);
 800b140:	68bb      	ldr	r3, [r7, #8]
  UTIL_TIMER_Object_t* cur;
  uint32_t old, now, DeltaContext;

  UTIL_TIMER_ENTER_CRITICAL_SECTION();
 800b142:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("cpsid i" : : : "memory");
 800b144:	b672      	cpsid	i
}
 800b146:	bf00      	nop

  old  =  UTIL_TimerDriver.GetTimerContext( );
 800b148:	4b38      	ldr	r3, [pc, #224]	@ (800b22c <UTIL_TIMER_IRQ_Handler+0xf8>)
 800b14a:	695b      	ldr	r3, [r3, #20]
 800b14c:	4798      	blx	r3
 800b14e:	6178      	str	r0, [r7, #20]
  now  =  UTIL_TimerDriver.SetTimerContext( );
 800b150:	4b36      	ldr	r3, [pc, #216]	@ (800b22c <UTIL_TIMER_IRQ_Handler+0xf8>)
 800b152:	691b      	ldr	r3, [r3, #16]
 800b154:	4798      	blx	r3
 800b156:	6138      	str	r0, [r7, #16]

  DeltaContext = now  - old; /*intentional wrap around */
 800b158:	693a      	ldr	r2, [r7, #16]
 800b15a:	697b      	ldr	r3, [r7, #20]
 800b15c:	1ad3      	subs	r3, r2, r3
 800b15e:	60fb      	str	r3, [r7, #12]
  
  /* update timeStamp based upon new Time Reference*/
  /* because delta context should never exceed 2^32*/
  if ( TimerListHead != NULL )
 800b160:	4b33      	ldr	r3, [pc, #204]	@ (800b230 <UTIL_TIMER_IRQ_Handler+0xfc>)
 800b162:	681b      	ldr	r3, [r3, #0]
 800b164:	2b00      	cmp	r3, #0
 800b166:	d037      	beq.n	800b1d8 <UTIL_TIMER_IRQ_Handler+0xa4>
  {
    cur = TimerListHead;
 800b168:	4b31      	ldr	r3, [pc, #196]	@ (800b230 <UTIL_TIMER_IRQ_Handler+0xfc>)
 800b16a:	681b      	ldr	r3, [r3, #0]
 800b16c:	61fb      	str	r3, [r7, #28]
	do {
      if (cur->Timestamp > DeltaContext)
 800b16e:	69fb      	ldr	r3, [r7, #28]
 800b170:	681b      	ldr	r3, [r3, #0]
 800b172:	68fa      	ldr	r2, [r7, #12]
 800b174:	429a      	cmp	r2, r3
 800b176:	d206      	bcs.n	800b186 <UTIL_TIMER_IRQ_Handler+0x52>
      {
        cur->Timestamp -= DeltaContext;
 800b178:	69fb      	ldr	r3, [r7, #28]
 800b17a:	681a      	ldr	r2, [r3, #0]
 800b17c:	68fb      	ldr	r3, [r7, #12]
 800b17e:	1ad2      	subs	r2, r2, r3
 800b180:	69fb      	ldr	r3, [r7, #28]
 800b182:	601a      	str	r2, [r3, #0]
 800b184:	e002      	b.n	800b18c <UTIL_TIMER_IRQ_Handler+0x58>
      }
      else
      {
        cur->Timestamp = 0;
 800b186:	69fb      	ldr	r3, [r7, #28]
 800b188:	2200      	movs	r2, #0
 800b18a:	601a      	str	r2, [r3, #0]
      }
      cur = cur->Next;
 800b18c:	69fb      	ldr	r3, [r7, #28]
 800b18e:	695b      	ldr	r3, [r3, #20]
 800b190:	61fb      	str	r3, [r7, #28]
    } while(cur != NULL);
 800b192:	69fb      	ldr	r3, [r7, #28]
 800b194:	2b00      	cmp	r3, #0
 800b196:	d1ea      	bne.n	800b16e <UTIL_TIMER_IRQ_Handler+0x3a>
  }

  /* Execute expired timer and update the list */
  while ((TimerListHead != NULL) && ((TimerListHead->Timestamp == 0U) || (TimerListHead->Timestamp < UTIL_TimerDriver.GetTimerElapsedTime(  ))))
 800b198:	e01e      	b.n	800b1d8 <UTIL_TIMER_IRQ_Handler+0xa4>
  {
      cur = TimerListHead;
 800b19a:	4b25      	ldr	r3, [pc, #148]	@ (800b230 <UTIL_TIMER_IRQ_Handler+0xfc>)
 800b19c:	681b      	ldr	r3, [r3, #0]
 800b19e:	61fb      	str	r3, [r7, #28]
      TimerListHead = TimerListHead->Next;
 800b1a0:	4b23      	ldr	r3, [pc, #140]	@ (800b230 <UTIL_TIMER_IRQ_Handler+0xfc>)
 800b1a2:	681b      	ldr	r3, [r3, #0]
 800b1a4:	695b      	ldr	r3, [r3, #20]
 800b1a6:	4a22      	ldr	r2, [pc, #136]	@ (800b230 <UTIL_TIMER_IRQ_Handler+0xfc>)
 800b1a8:	6013      	str	r3, [r2, #0]
      cur->IsPending = 0;
 800b1aa:	69fb      	ldr	r3, [r7, #28]
 800b1ac:	2200      	movs	r2, #0
 800b1ae:	721a      	strb	r2, [r3, #8]
      cur->IsRunning = 0;
 800b1b0:	69fb      	ldr	r3, [r7, #28]
 800b1b2:	2200      	movs	r2, #0
 800b1b4:	725a      	strb	r2, [r3, #9]
      cur->Callback(cur->argument);
 800b1b6:	69fb      	ldr	r3, [r7, #28]
 800b1b8:	68db      	ldr	r3, [r3, #12]
 800b1ba:	69fa      	ldr	r2, [r7, #28]
 800b1bc:	6912      	ldr	r2, [r2, #16]
 800b1be:	4610      	mov	r0, r2
 800b1c0:	4798      	blx	r3
      if(( cur->Mode == UTIL_TIMER_PERIODIC) && (cur->IsReloadStopped == 0U))
 800b1c2:	69fb      	ldr	r3, [r7, #28]
 800b1c4:	7adb      	ldrb	r3, [r3, #11]
 800b1c6:	2b01      	cmp	r3, #1
 800b1c8:	d106      	bne.n	800b1d8 <UTIL_TIMER_IRQ_Handler+0xa4>
 800b1ca:	69fb      	ldr	r3, [r7, #28]
 800b1cc:	7a9b      	ldrb	r3, [r3, #10]
 800b1ce:	2b00      	cmp	r3, #0
 800b1d0:	d102      	bne.n	800b1d8 <UTIL_TIMER_IRQ_Handler+0xa4>
      {
        (void)UTIL_TIMER_Start(cur);
 800b1d2:	69f8      	ldr	r0, [r7, #28]
 800b1d4:	f7ff fea6 	bl	800af24 <UTIL_TIMER_Start>
  while ((TimerListHead != NULL) && ((TimerListHead->Timestamp == 0U) || (TimerListHead->Timestamp < UTIL_TimerDriver.GetTimerElapsedTime(  ))))
 800b1d8:	4b15      	ldr	r3, [pc, #84]	@ (800b230 <UTIL_TIMER_IRQ_Handler+0xfc>)
 800b1da:	681b      	ldr	r3, [r3, #0]
 800b1dc:	2b00      	cmp	r3, #0
 800b1de:	d00d      	beq.n	800b1fc <UTIL_TIMER_IRQ_Handler+0xc8>
 800b1e0:	4b13      	ldr	r3, [pc, #76]	@ (800b230 <UTIL_TIMER_IRQ_Handler+0xfc>)
 800b1e2:	681b      	ldr	r3, [r3, #0]
 800b1e4:	681b      	ldr	r3, [r3, #0]
 800b1e6:	2b00      	cmp	r3, #0
 800b1e8:	d0d7      	beq.n	800b19a <UTIL_TIMER_IRQ_Handler+0x66>
 800b1ea:	4b11      	ldr	r3, [pc, #68]	@ (800b230 <UTIL_TIMER_IRQ_Handler+0xfc>)
 800b1ec:	681b      	ldr	r3, [r3, #0]
 800b1ee:	681c      	ldr	r4, [r3, #0]
 800b1f0:	4b0e      	ldr	r3, [pc, #56]	@ (800b22c <UTIL_TIMER_IRQ_Handler+0xf8>)
 800b1f2:	699b      	ldr	r3, [r3, #24]
 800b1f4:	4798      	blx	r3
 800b1f6:	4603      	mov	r3, r0
 800b1f8:	429c      	cmp	r4, r3
 800b1fa:	d3ce      	bcc.n	800b19a <UTIL_TIMER_IRQ_Handler+0x66>
      }
  }

  /* start the next TimerListHead if it exists and it is not pending*/
  if(( TimerListHead != NULL ) && (TimerListHead->IsPending == 0U))
 800b1fc:	4b0c      	ldr	r3, [pc, #48]	@ (800b230 <UTIL_TIMER_IRQ_Handler+0xfc>)
 800b1fe:	681b      	ldr	r3, [r3, #0]
 800b200:	2b00      	cmp	r3, #0
 800b202:	d009      	beq.n	800b218 <UTIL_TIMER_IRQ_Handler+0xe4>
 800b204:	4b0a      	ldr	r3, [pc, #40]	@ (800b230 <UTIL_TIMER_IRQ_Handler+0xfc>)
 800b206:	681b      	ldr	r3, [r3, #0]
 800b208:	7a1b      	ldrb	r3, [r3, #8]
 800b20a:	2b00      	cmp	r3, #0
 800b20c:	d104      	bne.n	800b218 <UTIL_TIMER_IRQ_Handler+0xe4>
  {
    TimerSetTimeout( TimerListHead );
 800b20e:	4b08      	ldr	r3, [pc, #32]	@ (800b230 <UTIL_TIMER_IRQ_Handler+0xfc>)
 800b210:	681b      	ldr	r3, [r3, #0]
 800b212:	4618      	mov	r0, r3
 800b214:	f000 f858 	bl	800b2c8 <TimerSetTimeout>
 800b218:	69bb      	ldr	r3, [r7, #24]
 800b21a:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b21c:	687b      	ldr	r3, [r7, #4]
 800b21e:	f383 8810 	msr	PRIMASK, r3
}
 800b222:	bf00      	nop
  }
  UTIL_TIMER_EXIT_CRITICAL_SECTION();
}
 800b224:	bf00      	nop
 800b226:	3724      	adds	r7, #36	@ 0x24
 800b228:	46bd      	mov	sp, r7
 800b22a:	bd90      	pop	{r4, r7, pc}
 800b22c:	0800baec 	.word	0x0800baec
 800b230:	20000368 	.word	0x20000368

0800b234 <UTIL_TIMER_GetCurrentTime>:

UTIL_TIMER_Time_t UTIL_TIMER_GetCurrentTime(void)
{
 800b234:	b580      	push	{r7, lr}
 800b236:	b082      	sub	sp, #8
 800b238:	af00      	add	r7, sp, #0
  uint32_t now = UTIL_TimerDriver.GetTimerValue( );
 800b23a:	4b06      	ldr	r3, [pc, #24]	@ (800b254 <UTIL_TIMER_GetCurrentTime+0x20>)
 800b23c:	69db      	ldr	r3, [r3, #28]
 800b23e:	4798      	blx	r3
 800b240:	6078      	str	r0, [r7, #4]
  return  UTIL_TimerDriver.Tick2ms(now);
 800b242:	4b04      	ldr	r3, [pc, #16]	@ (800b254 <UTIL_TIMER_GetCurrentTime+0x20>)
 800b244:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b246:	6878      	ldr	r0, [r7, #4]
 800b248:	4798      	blx	r3
 800b24a:	4603      	mov	r3, r0
}
 800b24c:	4618      	mov	r0, r3
 800b24e:	3708      	adds	r7, #8
 800b250:	46bd      	mov	sp, r7
 800b252:	bd80      	pop	{r7, pc}
 800b254:	0800baec 	.word	0x0800baec

0800b258 <UTIL_TIMER_GetElapsedTime>:

UTIL_TIMER_Time_t UTIL_TIMER_GetElapsedTime(UTIL_TIMER_Time_t past )
{
 800b258:	b580      	push	{r7, lr}
 800b25a:	b084      	sub	sp, #16
 800b25c:	af00      	add	r7, sp, #0
 800b25e:	6078      	str	r0, [r7, #4]
  uint32_t nowInTicks = UTIL_TimerDriver.GetTimerValue( );
 800b260:	4b0a      	ldr	r3, [pc, #40]	@ (800b28c <UTIL_TIMER_GetElapsedTime+0x34>)
 800b262:	69db      	ldr	r3, [r3, #28]
 800b264:	4798      	blx	r3
 800b266:	60f8      	str	r0, [r7, #12]
  uint32_t pastInTicks = UTIL_TimerDriver.ms2Tick( past );
 800b268:	4b08      	ldr	r3, [pc, #32]	@ (800b28c <UTIL_TIMER_GetElapsedTime+0x34>)
 800b26a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b26c:	6878      	ldr	r0, [r7, #4]
 800b26e:	4798      	blx	r3
 800b270:	60b8      	str	r0, [r7, #8]
  /* intentional wrap around. Works Ok if tick duation below 1ms */
  return UTIL_TimerDriver.Tick2ms( nowInTicks- pastInTicks );
 800b272:	4b06      	ldr	r3, [pc, #24]	@ (800b28c <UTIL_TIMER_GetElapsedTime+0x34>)
 800b274:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b276:	68f9      	ldr	r1, [r7, #12]
 800b278:	68ba      	ldr	r2, [r7, #8]
 800b27a:	1a8a      	subs	r2, r1, r2
 800b27c:	4610      	mov	r0, r2
 800b27e:	4798      	blx	r3
 800b280:	4603      	mov	r3, r0
}
 800b282:	4618      	mov	r0, r3
 800b284:	3710      	adds	r7, #16
 800b286:	46bd      	mov	sp, r7
 800b288:	bd80      	pop	{r7, pc}
 800b28a:	bf00      	nop
 800b28c:	0800baec 	.word	0x0800baec

0800b290 <TimerExists>:
 *
 * @param TimerObject Structure containing the timer object parameters
 * @retval 1 (the object is already in the list) or 0
 */
bool TimerExists( UTIL_TIMER_Object_t *TimerObject )
{
 800b290:	b480      	push	{r7}
 800b292:	b085      	sub	sp, #20
 800b294:	af00      	add	r7, sp, #0
 800b296:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 800b298:	4b0a      	ldr	r3, [pc, #40]	@ (800b2c4 <TimerExists+0x34>)
 800b29a:	681b      	ldr	r3, [r3, #0]
 800b29c:	60fb      	str	r3, [r7, #12]

  while( cur != NULL )
 800b29e:	e008      	b.n	800b2b2 <TimerExists+0x22>
  {
    if( cur == TimerObject )
 800b2a0:	68fa      	ldr	r2, [r7, #12]
 800b2a2:	687b      	ldr	r3, [r7, #4]
 800b2a4:	429a      	cmp	r2, r3
 800b2a6:	d101      	bne.n	800b2ac <TimerExists+0x1c>
    {
      return true;
 800b2a8:	2301      	movs	r3, #1
 800b2aa:	e006      	b.n	800b2ba <TimerExists+0x2a>
    }
    cur = cur->Next;
 800b2ac:	68fb      	ldr	r3, [r7, #12]
 800b2ae:	695b      	ldr	r3, [r3, #20]
 800b2b0:	60fb      	str	r3, [r7, #12]
  while( cur != NULL )
 800b2b2:	68fb      	ldr	r3, [r7, #12]
 800b2b4:	2b00      	cmp	r3, #0
 800b2b6:	d1f3      	bne.n	800b2a0 <TimerExists+0x10>
  }
  return false;
 800b2b8:	2300      	movs	r3, #0
}
 800b2ba:	4618      	mov	r0, r3
 800b2bc:	3714      	adds	r7, #20
 800b2be:	46bd      	mov	sp, r7
 800b2c0:	bc80      	pop	{r7}
 800b2c2:	4770      	bx	lr
 800b2c4:	20000368 	.word	0x20000368

0800b2c8 <TimerSetTimeout>:
 * @brief Sets a timeout with the duration "timestamp"
 *
 * @param TimerObject Structure containing the timer object parameters
 */
void TimerSetTimeout( UTIL_TIMER_Object_t *TimerObject )
{
 800b2c8:	b590      	push	{r4, r7, lr}
 800b2ca:	b085      	sub	sp, #20
 800b2cc:	af00      	add	r7, sp, #0
 800b2ce:	6078      	str	r0, [r7, #4]
  uint32_t minTicks= UTIL_TimerDriver.GetMinimumTimeout( );
 800b2d0:	4b11      	ldr	r3, [pc, #68]	@ (800b318 <TimerSetTimeout+0x50>)
 800b2d2:	6a1b      	ldr	r3, [r3, #32]
 800b2d4:	4798      	blx	r3
 800b2d6:	60f8      	str	r0, [r7, #12]
  TimerObject->IsPending = 1;
 800b2d8:	687b      	ldr	r3, [r7, #4]
 800b2da:	2201      	movs	r2, #1
 800b2dc:	721a      	strb	r2, [r3, #8]

  /* In case deadline too soon */
  if(TimerObject->Timestamp  < (UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks) )
 800b2de:	687b      	ldr	r3, [r7, #4]
 800b2e0:	681c      	ldr	r4, [r3, #0]
 800b2e2:	4b0d      	ldr	r3, [pc, #52]	@ (800b318 <TimerSetTimeout+0x50>)
 800b2e4:	699b      	ldr	r3, [r3, #24]
 800b2e6:	4798      	blx	r3
 800b2e8:	4602      	mov	r2, r0
 800b2ea:	68fb      	ldr	r3, [r7, #12]
 800b2ec:	4413      	add	r3, r2
 800b2ee:	429c      	cmp	r4, r3
 800b2f0:	d207      	bcs.n	800b302 <TimerSetTimeout+0x3a>
  {
	  TimerObject->Timestamp = UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks;
 800b2f2:	4b09      	ldr	r3, [pc, #36]	@ (800b318 <TimerSetTimeout+0x50>)
 800b2f4:	699b      	ldr	r3, [r3, #24]
 800b2f6:	4798      	blx	r3
 800b2f8:	4602      	mov	r2, r0
 800b2fa:	68fb      	ldr	r3, [r7, #12]
 800b2fc:	441a      	add	r2, r3
 800b2fe:	687b      	ldr	r3, [r7, #4]
 800b300:	601a      	str	r2, [r3, #0]
  }
  UTIL_TimerDriver.StartTimerEvt( TimerObject->Timestamp );
 800b302:	4b05      	ldr	r3, [pc, #20]	@ (800b318 <TimerSetTimeout+0x50>)
 800b304:	689b      	ldr	r3, [r3, #8]
 800b306:	687a      	ldr	r2, [r7, #4]
 800b308:	6812      	ldr	r2, [r2, #0]
 800b30a:	4610      	mov	r0, r2
 800b30c:	4798      	blx	r3
}
 800b30e:	bf00      	nop
 800b310:	3714      	adds	r7, #20
 800b312:	46bd      	mov	sp, r7
 800b314:	bd90      	pop	{r4, r7, pc}
 800b316:	bf00      	nop
 800b318:	0800baec 	.word	0x0800baec

0800b31c <TimerInsertTimer>:
 *     next timer to expire.
 *
 * @param TimerObject Structure containing the timer object parameters
 */
void TimerInsertTimer( UTIL_TIMER_Object_t *TimerObject)
{
 800b31c:	b480      	push	{r7}
 800b31e:	b085      	sub	sp, #20
 800b320:	af00      	add	r7, sp, #0
 800b322:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 800b324:	4b14      	ldr	r3, [pc, #80]	@ (800b378 <TimerInsertTimer+0x5c>)
 800b326:	681b      	ldr	r3, [r3, #0]
 800b328:	60fb      	str	r3, [r7, #12]
  UTIL_TIMER_Object_t* next = TimerListHead->Next;
 800b32a:	4b13      	ldr	r3, [pc, #76]	@ (800b378 <TimerInsertTimer+0x5c>)
 800b32c:	681b      	ldr	r3, [r3, #0]
 800b32e:	695b      	ldr	r3, [r3, #20]
 800b330:	60bb      	str	r3, [r7, #8]

  while (cur->Next != NULL )
 800b332:	e012      	b.n	800b35a <TimerInsertTimer+0x3e>
  {  
    if( TimerObject->Timestamp  > next->Timestamp )
 800b334:	687b      	ldr	r3, [r7, #4]
 800b336:	681a      	ldr	r2, [r3, #0]
 800b338:	68bb      	ldr	r3, [r7, #8]
 800b33a:	681b      	ldr	r3, [r3, #0]
 800b33c:	429a      	cmp	r2, r3
 800b33e:	d905      	bls.n	800b34c <TimerInsertTimer+0x30>
    {
        cur = next;
 800b340:	68bb      	ldr	r3, [r7, #8]
 800b342:	60fb      	str	r3, [r7, #12]
        next = next->Next;
 800b344:	68bb      	ldr	r3, [r7, #8]
 800b346:	695b      	ldr	r3, [r3, #20]
 800b348:	60bb      	str	r3, [r7, #8]
 800b34a:	e006      	b.n	800b35a <TimerInsertTimer+0x3e>
    }
    else
    {
        cur->Next = TimerObject;
 800b34c:	68fb      	ldr	r3, [r7, #12]
 800b34e:	687a      	ldr	r2, [r7, #4]
 800b350:	615a      	str	r2, [r3, #20]
        TimerObject->Next = next;
 800b352:	687b      	ldr	r3, [r7, #4]
 800b354:	68ba      	ldr	r2, [r7, #8]
 800b356:	615a      	str	r2, [r3, #20]
        return;
 800b358:	e009      	b.n	800b36e <TimerInsertTimer+0x52>
  while (cur->Next != NULL )
 800b35a:	68fb      	ldr	r3, [r7, #12]
 800b35c:	695b      	ldr	r3, [r3, #20]
 800b35e:	2b00      	cmp	r3, #0
 800b360:	d1e8      	bne.n	800b334 <TimerInsertTimer+0x18>

    }
  }
  cur->Next = TimerObject;
 800b362:	68fb      	ldr	r3, [r7, #12]
 800b364:	687a      	ldr	r2, [r7, #4]
 800b366:	615a      	str	r2, [r3, #20]
  TimerObject->Next = NULL;
 800b368:	687b      	ldr	r3, [r7, #4]
 800b36a:	2200      	movs	r2, #0
 800b36c:	615a      	str	r2, [r3, #20]
}
 800b36e:	3714      	adds	r7, #20
 800b370:	46bd      	mov	sp, r7
 800b372:	bc80      	pop	{r7}
 800b374:	4770      	bx	lr
 800b376:	bf00      	nop
 800b378:	20000368 	.word	0x20000368

0800b37c <TimerInsertNewHeadTimer>:
 *
 * @remark The list is automatically sorted. The list head always contains the
 *         next timer to expire.
 */
void TimerInsertNewHeadTimer( UTIL_TIMER_Object_t *TimerObject )
{
 800b37c:	b580      	push	{r7, lr}
 800b37e:	b084      	sub	sp, #16
 800b380:	af00      	add	r7, sp, #0
 800b382:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 800b384:	4b0b      	ldr	r3, [pc, #44]	@ (800b3b4 <TimerInsertNewHeadTimer+0x38>)
 800b386:	681b      	ldr	r3, [r3, #0]
 800b388:	60fb      	str	r3, [r7, #12]

  if( cur != NULL )
 800b38a:	68fb      	ldr	r3, [r7, #12]
 800b38c:	2b00      	cmp	r3, #0
 800b38e:	d002      	beq.n	800b396 <TimerInsertNewHeadTimer+0x1a>
  {
    cur->IsPending = 0;
 800b390:	68fb      	ldr	r3, [r7, #12]
 800b392:	2200      	movs	r2, #0
 800b394:	721a      	strb	r2, [r3, #8]
  }

  TimerObject->Next = cur;
 800b396:	687b      	ldr	r3, [r7, #4]
 800b398:	68fa      	ldr	r2, [r7, #12]
 800b39a:	615a      	str	r2, [r3, #20]
  TimerListHead = TimerObject;
 800b39c:	4a05      	ldr	r2, [pc, #20]	@ (800b3b4 <TimerInsertNewHeadTimer+0x38>)
 800b39e:	687b      	ldr	r3, [r7, #4]
 800b3a0:	6013      	str	r3, [r2, #0]
  TimerSetTimeout( TimerListHead );
 800b3a2:	4b04      	ldr	r3, [pc, #16]	@ (800b3b4 <TimerInsertNewHeadTimer+0x38>)
 800b3a4:	681b      	ldr	r3, [r3, #0]
 800b3a6:	4618      	mov	r0, r3
 800b3a8:	f7ff ff8e 	bl	800b2c8 <TimerSetTimeout>
}
 800b3ac:	bf00      	nop
 800b3ae:	3710      	adds	r7, #16
 800b3b0:	46bd      	mov	sp, r7
 800b3b2:	bd80      	pop	{r7, pc}
 800b3b4:	20000368 	.word	0x20000368

0800b3b8 <UTIL_ADV_TRACE_Init>:

/** @addtogroup ADV_TRACE_exported_function
 *  @{
 */
UTIL_ADV_TRACE_Status_t UTIL_ADV_TRACE_Init(void)
{
 800b3b8:	b580      	push	{r7, lr}
 800b3ba:	af00      	add	r7, sp, #0
  /* initialize the Ptr for Read/Write */
  (void)UTIL_ADV_TRACE_MEMSET8(&ADV_TRACE_Ctx, 0x0, sizeof(ADV_TRACE_Context));
 800b3bc:	2218      	movs	r2, #24
 800b3be:	2100      	movs	r1, #0
 800b3c0:	4807      	ldr	r0, [pc, #28]	@ (800b3e0 <UTIL_ADV_TRACE_Init+0x28>)
 800b3c2:	f7ff fa76 	bl	800a8b2 <UTIL_MEM_set_8>
  (void)UTIL_ADV_TRACE_MEMSET8(&ADV_TRACE_Buffer, 0x0, sizeof(ADV_TRACE_Buffer));
 800b3c6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800b3ca:	2100      	movs	r1, #0
 800b3cc:	4805      	ldr	r0, [pc, #20]	@ (800b3e4 <UTIL_ADV_TRACE_Init+0x2c>)
 800b3ce:	f7ff fa70 	bl	800a8b2 <UTIL_MEM_set_8>
#endif
  /* Allocate Lock resource */
  UTIL_ADV_TRACE_INIT_CRITICAL_SECTION();

  /* Initialize the Low Level interface */
  return UTIL_TraceDriver.Init(TRACE_TxCpltCallback);
 800b3d2:	4b05      	ldr	r3, [pc, #20]	@ (800b3e8 <UTIL_ADV_TRACE_Init+0x30>)
 800b3d4:	681b      	ldr	r3, [r3, #0]
 800b3d6:	4805      	ldr	r0, [pc, #20]	@ (800b3ec <UTIL_ADV_TRACE_Init+0x34>)
 800b3d8:	4798      	blx	r3
 800b3da:	4603      	mov	r3, r0
}
 800b3dc:	4618      	mov	r0, r3
 800b3de:	bd80      	pop	{r7, pc}
 800b3e0:	2000036c 	.word	0x2000036c
 800b3e4:	20000384 	.word	0x20000384
 800b3e8:	0800bb2c 	.word	0x0800bb2c
 800b3ec:	0800b635 	.word	0x0800b635

0800b3f0 <UTIL_ADV_TRACE_COND_FSend>:
  return UTIL_TraceDriver.StartRx(UserCallback);
}

#if defined(UTIL_ADV_TRACE_CONDITIONNAL)
UTIL_ADV_TRACE_Status_t UTIL_ADV_TRACE_COND_FSend(uint32_t VerboseLevel, uint32_t Region, uint32_t TimeStampState, const char *strFormat, ...)
{
 800b3f0:	b408      	push	{r3}
 800b3f2:	b580      	push	{r7, lr}
 800b3f4:	b08d      	sub	sp, #52	@ 0x34
 800b3f6:	af00      	add	r7, sp, #0
 800b3f8:	60f8      	str	r0, [r7, #12]
 800b3fa:	60b9      	str	r1, [r7, #8]
 800b3fc:	607a      	str	r2, [r7, #4]
  va_list vaArgs;
#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  uint8_t buf[UTIL_ADV_TRACE_TMP_MAX_TIMESTMAP_SIZE];
  uint16_t timestamp_size = 0u;
 800b3fe:	2300      	movs	r3, #0
 800b400:	82fb      	strh	r3, [r7, #22]
  uint16_t writepos;
  uint16_t idx;
#else
  uint8_t buf[UTIL_ADV_TRACE_TMP_BUF_SIZE+UTIL_ADV_TRACE_TMP_MAX_TIMESTMAP_SIZE];
#endif
  uint16_t buff_size = 0u;
 800b402:	2300      	movs	r3, #0
 800b404:	85bb      	strh	r3, [r7, #44]	@ 0x2c

  /* check verbose level */
  if(!(ADV_TRACE_Ctx.CurrentVerboseLevel >= VerboseLevel))
 800b406:	4b37      	ldr	r3, [pc, #220]	@ (800b4e4 <UTIL_ADV_TRACE_COND_FSend+0xf4>)
 800b408:	7a1b      	ldrb	r3, [r3, #8]
 800b40a:	461a      	mov	r2, r3
 800b40c:	68fb      	ldr	r3, [r7, #12]
 800b40e:	4293      	cmp	r3, r2
 800b410:	d902      	bls.n	800b418 <UTIL_ADV_TRACE_COND_FSend+0x28>
  {
    return UTIL_ADV_TRACE_GIVEUP;
 800b412:	f06f 0304 	mvn.w	r3, #4
 800b416:	e05e      	b.n	800b4d6 <UTIL_ADV_TRACE_COND_FSend+0xe6>
  }

  if((Region & ADV_TRACE_Ctx.RegionMask) != Region)
 800b418:	4b32      	ldr	r3, [pc, #200]	@ (800b4e4 <UTIL_ADV_TRACE_COND_FSend+0xf4>)
 800b41a:	68da      	ldr	r2, [r3, #12]
 800b41c:	68bb      	ldr	r3, [r7, #8]
 800b41e:	4013      	ands	r3, r2
 800b420:	68ba      	ldr	r2, [r7, #8]
 800b422:	429a      	cmp	r2, r3
 800b424:	d002      	beq.n	800b42c <UTIL_ADV_TRACE_COND_FSend+0x3c>
  {
    return UTIL_ADV_TRACE_REGIONMASKED;
 800b426:	f06f 0305 	mvn.w	r3, #5
 800b42a:	e054      	b.n	800b4d6 <UTIL_ADV_TRACE_COND_FSend+0xe6>
  }

#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  if((ADV_TRACE_Ctx.timestamp_func != NULL) && (TimeStampState != 0u))
 800b42c:	4b2d      	ldr	r3, [pc, #180]	@ (800b4e4 <UTIL_ADV_TRACE_COND_FSend+0xf4>)
 800b42e:	685b      	ldr	r3, [r3, #4]
 800b430:	2b00      	cmp	r3, #0
 800b432:	d00a      	beq.n	800b44a <UTIL_ADV_TRACE_COND_FSend+0x5a>
 800b434:	687b      	ldr	r3, [r7, #4]
 800b436:	2b00      	cmp	r3, #0
 800b438:	d007      	beq.n	800b44a <UTIL_ADV_TRACE_COND_FSend+0x5a>
  {
    ADV_TRACE_Ctx.timestamp_func(buf,&timestamp_size);
 800b43a:	4b2a      	ldr	r3, [pc, #168]	@ (800b4e4 <UTIL_ADV_TRACE_COND_FSend+0xf4>)
 800b43c:	685b      	ldr	r3, [r3, #4]
 800b43e:	f107 0116 	add.w	r1, r7, #22
 800b442:	f107 0218 	add.w	r2, r7, #24
 800b446:	4610      	mov	r0, r2
 800b448:	4798      	blx	r3
  }

  va_start( vaArgs, strFormat);
 800b44a:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800b44e:	62bb      	str	r3, [r7, #40]	@ 0x28
  buff_size =(uint16_t)UTIL_ADV_TRACE_VSNPRINTF((char *)sztmp,UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
 800b450:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b452:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800b454:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800b458:	4823      	ldr	r0, [pc, #140]	@ (800b4e8 <UTIL_ADV_TRACE_COND_FSend+0xf8>)
 800b45a:	f7ff fbcb 	bl	800abf4 <tiny_vsnprintf_like>
 800b45e:	4603      	mov	r3, r0
 800b460:	85bb      	strh	r3, [r7, #44]	@ 0x2c

  TRACE_Lock();
 800b462:	f000 f9f1 	bl	800b848 <TRACE_Lock>

  /* if allocation is ok, write data into the buffer */
  if (TRACE_AllocateBufer((buff_size+timestamp_size),&writepos) != -1)
 800b466:	8afa      	ldrh	r2, [r7, #22]
 800b468:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800b46a:	4413      	add	r3, r2
 800b46c:	b29b      	uxth	r3, r3
 800b46e:	f107 0214 	add.w	r2, r7, #20
 800b472:	4611      	mov	r1, r2
 800b474:	4618      	mov	r0, r3
 800b476:	f000 f969 	bl	800b74c <TRACE_AllocateBufer>
 800b47a:	4603      	mov	r3, r0
 800b47c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b480:	d025      	beq.n	800b4ce <UTIL_ADV_TRACE_COND_FSend+0xde>
    }
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
#endif

    /* copy the timestamp */
    for (idx = 0u; idx < timestamp_size; idx++)
 800b482:	2300      	movs	r3, #0
 800b484:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800b486:	e00e      	b.n	800b4a6 <UTIL_ADV_TRACE_COND_FSend+0xb6>
    {
      ADV_TRACE_Buffer[writepos] = buf[idx];
 800b488:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800b48a:	8aba      	ldrh	r2, [r7, #20]
 800b48c:	3330      	adds	r3, #48	@ 0x30
 800b48e:	443b      	add	r3, r7
 800b490:	f813 1c18 	ldrb.w	r1, [r3, #-24]
 800b494:	4b15      	ldr	r3, [pc, #84]	@ (800b4ec <UTIL_ADV_TRACE_COND_FSend+0xfc>)
 800b496:	5499      	strb	r1, [r3, r2]
      writepos = writepos + 1u;
 800b498:	8abb      	ldrh	r3, [r7, #20]
 800b49a:	3301      	adds	r3, #1
 800b49c:	b29b      	uxth	r3, r3
 800b49e:	82bb      	strh	r3, [r7, #20]
    for (idx = 0u; idx < timestamp_size; idx++)
 800b4a0:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800b4a2:	3301      	adds	r3, #1
 800b4a4:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800b4a6:	8afb      	ldrh	r3, [r7, #22]
 800b4a8:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800b4aa:	429a      	cmp	r2, r3
 800b4ac:	d3ec      	bcc.n	800b488 <UTIL_ADV_TRACE_COND_FSend+0x98>
    }

    /* copy the data */
    (void)UTIL_ADV_TRACE_VSNPRINTF((char *)(&ADV_TRACE_Buffer[writepos]), UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
 800b4ae:	8abb      	ldrh	r3, [r7, #20]
 800b4b0:	461a      	mov	r2, r3
 800b4b2:	4b0e      	ldr	r3, [pc, #56]	@ (800b4ec <UTIL_ADV_TRACE_COND_FSend+0xfc>)
 800b4b4:	18d0      	adds	r0, r2, r3
 800b4b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b4b8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800b4ba:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800b4be:	f7ff fb99 	bl	800abf4 <tiny_vsnprintf_like>
    va_end(vaArgs);

    TRACE_UnLock();
 800b4c2:	f000 f9df 	bl	800b884 <TRACE_UnLock>

    return TRACE_Send();
 800b4c6:	f000 f831 	bl	800b52c <TRACE_Send>
 800b4ca:	4603      	mov	r3, r0
 800b4cc:	e003      	b.n	800b4d6 <UTIL_ADV_TRACE_COND_FSend+0xe6>
  }

  va_end(vaArgs);
  TRACE_UnLock();
 800b4ce:	f000 f9d9 	bl	800b884 <TRACE_UnLock>
    ADV_TRACE_Ctx.OverRunStatus = TRACE_OVERRUN_INDICATION;
  }
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
#endif

  return UTIL_ADV_TRACE_MEM_FULL;
 800b4d2:	f06f 0302 	mvn.w	r3, #2
  buff_size += (uint16_t) UTIL_ADV_TRACE_VSNPRINTF((char* )(buf + buff_size), UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
  va_end(vaArgs);

  return UTIL_ADV_TRACE_Send(buf, buff_size);
#endif
}
 800b4d6:	4618      	mov	r0, r3
 800b4d8:	3734      	adds	r7, #52	@ 0x34
 800b4da:	46bd      	mov	sp, r7
 800b4dc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800b4e0:	b001      	add	sp, #4
 800b4e2:	4770      	bx	lr
 800b4e4:	2000036c 	.word	0x2000036c
 800b4e8:	20000584 	.word	0x20000584
 800b4ec:	20000384 	.word	0x20000384

0800b4f0 <UTIL_ADV_TRACE_RegisterTimeStampFunction>:
}
#endif

#if defined(UTIL_ADV_TRACE_CONDITIONNAL)
void UTIL_ADV_TRACE_RegisterTimeStampFunction(cb_timestamp *cb)
{
 800b4f0:	b480      	push	{r7}
 800b4f2:	b083      	sub	sp, #12
 800b4f4:	af00      	add	r7, sp, #0
 800b4f6:	6078      	str	r0, [r7, #4]
  ADV_TRACE_Ctx.timestamp_func = *cb;
 800b4f8:	4a03      	ldr	r2, [pc, #12]	@ (800b508 <UTIL_ADV_TRACE_RegisterTimeStampFunction+0x18>)
 800b4fa:	687b      	ldr	r3, [r7, #4]
 800b4fc:	6053      	str	r3, [r2, #4]
}
 800b4fe:	bf00      	nop
 800b500:	370c      	adds	r7, #12
 800b502:	46bd      	mov	sp, r7
 800b504:	bc80      	pop	{r7}
 800b506:	4770      	bx	lr
 800b508:	2000036c 	.word	0x2000036c

0800b50c <UTIL_ADV_TRACE_SetVerboseLevel>:

void UTIL_ADV_TRACE_SetVerboseLevel(uint8_t Level)
{
 800b50c:	b480      	push	{r7}
 800b50e:	b083      	sub	sp, #12
 800b510:	af00      	add	r7, sp, #0
 800b512:	4603      	mov	r3, r0
 800b514:	71fb      	strb	r3, [r7, #7]
  ADV_TRACE_Ctx.CurrentVerboseLevel = Level;
 800b516:	4a04      	ldr	r2, [pc, #16]	@ (800b528 <UTIL_ADV_TRACE_SetVerboseLevel+0x1c>)
 800b518:	79fb      	ldrb	r3, [r7, #7]
 800b51a:	7213      	strb	r3, [r2, #8]
}
 800b51c:	bf00      	nop
 800b51e:	370c      	adds	r7, #12
 800b520:	46bd      	mov	sp, r7
 800b522:	bc80      	pop	{r7}
 800b524:	4770      	bx	lr
 800b526:	bf00      	nop
 800b528:	2000036c 	.word	0x2000036c

0800b52c <TRACE_Send>:
/**
 * @brief send the data of the trace to low layer
 * @retval Status based on @ref UTIL_ADV_TRACE_Status_t
 */
static UTIL_ADV_TRACE_Status_t TRACE_Send(void)
{
 800b52c:	b580      	push	{r7, lr}
 800b52e:	b088      	sub	sp, #32
 800b530:	af00      	add	r7, sp, #0
  UTIL_ADV_TRACE_Status_t ret = UTIL_ADV_TRACE_OK;
 800b532:	2300      	movs	r3, #0
 800b534:	77fb      	strb	r3, [r7, #31]
  uint8_t *ptr = NULL;
 800b536:	2300      	movs	r3, #0
 800b538:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b53a:	f3ef 8310 	mrs	r3, PRIMASK
 800b53e:	613b      	str	r3, [r7, #16]
  return(result);
 800b540:	693b      	ldr	r3, [r7, #16]

  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 800b542:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800b544:	b672      	cpsid	i
}
 800b546:	bf00      	nop

  if(TRACE_IsLocked() == 0u)
 800b548:	f000 f9ba 	bl	800b8c0 <TRACE_IsLocked>
 800b54c:	4603      	mov	r3, r0
 800b54e:	2b00      	cmp	r3, #0
 800b550:	d15d      	bne.n	800b60e <TRACE_Send+0xe2>
  {
    TRACE_Lock();
 800b552:	f000 f979 	bl	800b848 <TRACE_Lock>

    if(ADV_TRACE_Ctx.TraceRdPtr != ADV_TRACE_Ctx.TraceWrPtr)
 800b556:	4b34      	ldr	r3, [pc, #208]	@ (800b628 <TRACE_Send+0xfc>)
 800b558:	8a1a      	ldrh	r2, [r3, #16]
 800b55a:	4b33      	ldr	r3, [pc, #204]	@ (800b628 <TRACE_Send+0xfc>)
 800b55c:	8a5b      	ldrh	r3, [r3, #18]
 800b55e:	429a      	cmp	r2, r3
 800b560:	d04d      	beq.n	800b5fe <TRACE_Send+0xd2>
    {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
      if(TRACE_UNCHUNK_DETECTED == ADV_TRACE_Ctx.unchunk_status)
 800b562:	4b31      	ldr	r3, [pc, #196]	@ (800b628 <TRACE_Send+0xfc>)
 800b564:	789b      	ldrb	r3, [r3, #2]
 800b566:	2b01      	cmp	r3, #1
 800b568:	d117      	bne.n	800b59a <TRACE_Send+0x6e>
      {
        ADV_TRACE_Ctx.TraceSentSize = (uint16_t) (ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr);
 800b56a:	4b2f      	ldr	r3, [pc, #188]	@ (800b628 <TRACE_Send+0xfc>)
 800b56c:	881a      	ldrh	r2, [r3, #0]
 800b56e:	4b2e      	ldr	r3, [pc, #184]	@ (800b628 <TRACE_Send+0xfc>)
 800b570:	8a1b      	ldrh	r3, [r3, #16]
 800b572:	1ad3      	subs	r3, r2, r3
 800b574:	b29a      	uxth	r2, r3
 800b576:	4b2c      	ldr	r3, [pc, #176]	@ (800b628 <TRACE_Send+0xfc>)
 800b578:	829a      	strh	r2, [r3, #20]
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_TRANSFER;
 800b57a:	4b2b      	ldr	r3, [pc, #172]	@ (800b628 <TRACE_Send+0xfc>)
 800b57c:	2202      	movs	r2, #2
 800b57e:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.unchunk_enabled = 0;
 800b580:	4b29      	ldr	r3, [pc, #164]	@ (800b628 <TRACE_Send+0xfc>)
 800b582:	2200      	movs	r2, #0
 800b584:	801a      	strh	r2, [r3, #0]

        UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk start(%d,%d)\n", ADV_TRACE_Ctx.unchunk_enabled, ADV_TRACE_Ctx.TraceRdPtr);

        if(0u == ADV_TRACE_Ctx.TraceSentSize)
 800b586:	4b28      	ldr	r3, [pc, #160]	@ (800b628 <TRACE_Send+0xfc>)
 800b588:	8a9b      	ldrh	r3, [r3, #20]
 800b58a:	2b00      	cmp	r3, #0
 800b58c:	d105      	bne.n	800b59a <TRACE_Send+0x6e>
        {
          ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 800b58e:	4b26      	ldr	r3, [pc, #152]	@ (800b628 <TRACE_Send+0xfc>)
 800b590:	2200      	movs	r2, #0
 800b592:	709a      	strb	r2, [r3, #2]
          ADV_TRACE_Ctx.TraceRdPtr = 0;
 800b594:	4b24      	ldr	r3, [pc, #144]	@ (800b628 <TRACE_Send+0xfc>)
 800b596:	2200      	movs	r2, #0
 800b598:	821a      	strh	r2, [r3, #16]
        }
      }

      if(TRACE_UNCHUNK_NONE == ADV_TRACE_Ctx.unchunk_status)
 800b59a:	4b23      	ldr	r3, [pc, #140]	@ (800b628 <TRACE_Send+0xfc>)
 800b59c:	789b      	ldrb	r3, [r3, #2]
 800b59e:	2b00      	cmp	r3, #0
 800b5a0:	d115      	bne.n	800b5ce <TRACE_Send+0xa2>
      {
#endif
        if(ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 800b5a2:	4b21      	ldr	r3, [pc, #132]	@ (800b628 <TRACE_Send+0xfc>)
 800b5a4:	8a5a      	ldrh	r2, [r3, #18]
 800b5a6:	4b20      	ldr	r3, [pc, #128]	@ (800b628 <TRACE_Send+0xfc>)
 800b5a8:	8a1b      	ldrh	r3, [r3, #16]
 800b5aa:	429a      	cmp	r2, r3
 800b5ac:	d908      	bls.n	800b5c0 <TRACE_Send+0x94>
        {
          ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.TraceWrPtr - ADV_TRACE_Ctx.TraceRdPtr;
 800b5ae:	4b1e      	ldr	r3, [pc, #120]	@ (800b628 <TRACE_Send+0xfc>)
 800b5b0:	8a5a      	ldrh	r2, [r3, #18]
 800b5b2:	4b1d      	ldr	r3, [pc, #116]	@ (800b628 <TRACE_Send+0xfc>)
 800b5b4:	8a1b      	ldrh	r3, [r3, #16]
 800b5b6:	1ad3      	subs	r3, r2, r3
 800b5b8:	b29a      	uxth	r2, r3
 800b5ba:	4b1b      	ldr	r3, [pc, #108]	@ (800b628 <TRACE_Send+0xfc>)
 800b5bc:	829a      	strh	r2, [r3, #20]
 800b5be:	e006      	b.n	800b5ce <TRACE_Send+0xa2>
        }
        else /* TraceRdPtr > TraceWrPtr */
        {
          ADV_TRACE_Ctx.TraceSentSize = UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceRdPtr;
 800b5c0:	4b19      	ldr	r3, [pc, #100]	@ (800b628 <TRACE_Send+0xfc>)
 800b5c2:	8a1b      	ldrh	r3, [r3, #16]
 800b5c4:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 800b5c8:	b29a      	uxth	r2, r3
 800b5ca:	4b17      	ldr	r3, [pc, #92]	@ (800b628 <TRACE_Send+0xfc>)
 800b5cc:	829a      	strh	r2, [r3, #20]

        }
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
      }
#endif
      ptr = &ADV_TRACE_Buffer[ADV_TRACE_Ctx.TraceRdPtr];
 800b5ce:	4b16      	ldr	r3, [pc, #88]	@ (800b628 <TRACE_Send+0xfc>)
 800b5d0:	8a1b      	ldrh	r3, [r3, #16]
 800b5d2:	461a      	mov	r2, r3
 800b5d4:	4b15      	ldr	r3, [pc, #84]	@ (800b62c <TRACE_Send+0x100>)
 800b5d6:	4413      	add	r3, r2
 800b5d8:	61bb      	str	r3, [r7, #24]
 800b5da:	697b      	ldr	r3, [r7, #20]
 800b5dc:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b5de:	68fb      	ldr	r3, [r7, #12]
 800b5e0:	f383 8810 	msr	PRIMASK, r3
}
 800b5e4:	bf00      	nop

      UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
      UTIL_ADV_TRACE_PreSendHook();
 800b5e6:	f7f5 fbef 	bl	8000dc8 <UTIL_ADV_TRACE_PreSendHook>

      UTIL_ADV_TRACE_DEBUG("\n--TRACE_Send(%d-%d)--\n", ADV_TRACE_Ctx.TraceRdPtr, ADV_TRACE_Ctx.TraceSentSize);
      ret = UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
 800b5ea:	4b11      	ldr	r3, [pc, #68]	@ (800b630 <TRACE_Send+0x104>)
 800b5ec:	68db      	ldr	r3, [r3, #12]
 800b5ee:	4a0e      	ldr	r2, [pc, #56]	@ (800b628 <TRACE_Send+0xfc>)
 800b5f0:	8a92      	ldrh	r2, [r2, #20]
 800b5f2:	4611      	mov	r1, r2
 800b5f4:	69b8      	ldr	r0, [r7, #24]
 800b5f6:	4798      	blx	r3
 800b5f8:	4603      	mov	r3, r0
 800b5fa:	77fb      	strb	r3, [r7, #31]
 800b5fc:	e00d      	b.n	800b61a <TRACE_Send+0xee>
    }
    else
    {
      TRACE_UnLock();
 800b5fe:	f000 f941 	bl	800b884 <TRACE_UnLock>
 800b602:	697b      	ldr	r3, [r7, #20]
 800b604:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b606:	68bb      	ldr	r3, [r7, #8]
 800b608:	f383 8810 	msr	PRIMASK, r3
}
 800b60c:	e005      	b.n	800b61a <TRACE_Send+0xee>
 800b60e:	697b      	ldr	r3, [r7, #20]
 800b610:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b612:	687b      	ldr	r3, [r7, #4]
 800b614:	f383 8810 	msr	PRIMASK, r3
}
 800b618:	bf00      	nop
  else
  {
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
  }

  return ret;
 800b61a:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800b61e:	4618      	mov	r0, r3
 800b620:	3720      	adds	r7, #32
 800b622:	46bd      	mov	sp, r7
 800b624:	bd80      	pop	{r7, pc}
 800b626:	bf00      	nop
 800b628:	2000036c 	.word	0x2000036c
 800b62c:	20000384 	.word	0x20000384
 800b630:	0800bb2c 	.word	0x0800bb2c

0800b634 <TRACE_TxCpltCallback>:
 * @brief Tx callback called by the low layer level to inform a transfer complete
 * @param Ptr pointer not used only for HAL compatibility
 * @retval none
 */
static void TRACE_TxCpltCallback(void *Ptr)
{
 800b634:	b580      	push	{r7, lr}
 800b636:	b088      	sub	sp, #32
 800b638:	af00      	add	r7, sp, #0
 800b63a:	6078      	str	r0, [r7, #4]
  uint8_t *ptr = NULL;
 800b63c:	2300      	movs	r3, #0
 800b63e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b640:	f3ef 8310 	mrs	r3, PRIMASK
 800b644:	617b      	str	r3, [r7, #20]
  return(result);
 800b646:	697b      	ldr	r3, [r7, #20]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 800b648:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("cpsid i" : : : "memory");
 800b64a:	b672      	cpsid	i
}
 800b64c:	bf00      	nop
    ADV_TRACE_Ctx.TraceSentSize = 0u;
  }
#endif

#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  if(TRACE_UNCHUNK_TRANSFER == ADV_TRACE_Ctx.unchunk_status)
 800b64e:	4b3c      	ldr	r3, [pc, #240]	@ (800b740 <TRACE_TxCpltCallback+0x10c>)
 800b650:	789b      	ldrb	r3, [r3, #2]
 800b652:	2b02      	cmp	r3, #2
 800b654:	d106      	bne.n	800b664 <TRACE_TxCpltCallback+0x30>
  {
    ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 800b656:	4b3a      	ldr	r3, [pc, #232]	@ (800b740 <TRACE_TxCpltCallback+0x10c>)
 800b658:	2200      	movs	r2, #0
 800b65a:	709a      	strb	r2, [r3, #2]
    ADV_TRACE_Ctx.TraceRdPtr = 0;
 800b65c:	4b38      	ldr	r3, [pc, #224]	@ (800b740 <TRACE_TxCpltCallback+0x10c>)
 800b65e:	2200      	movs	r2, #0
 800b660:	821a      	strh	r2, [r3, #16]
 800b662:	e00a      	b.n	800b67a <TRACE_TxCpltCallback+0x46>
    UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk complete\n");
  }
  else
  {
    ADV_TRACE_Ctx.TraceRdPtr = (ADV_TRACE_Ctx.TraceRdPtr + ADV_TRACE_Ctx.TraceSentSize) % UTIL_ADV_TRACE_FIFO_SIZE;
 800b664:	4b36      	ldr	r3, [pc, #216]	@ (800b740 <TRACE_TxCpltCallback+0x10c>)
 800b666:	8a1a      	ldrh	r2, [r3, #16]
 800b668:	4b35      	ldr	r3, [pc, #212]	@ (800b740 <TRACE_TxCpltCallback+0x10c>)
 800b66a:	8a9b      	ldrh	r3, [r3, #20]
 800b66c:	4413      	add	r3, r2
 800b66e:	b29b      	uxth	r3, r3
 800b670:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b674:	b29a      	uxth	r2, r3
 800b676:	4b32      	ldr	r3, [pc, #200]	@ (800b740 <TRACE_TxCpltCallback+0x10c>)
 800b678:	821a      	strh	r2, [r3, #16]
    UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
    return;
  }
#endif

  if((ADV_TRACE_Ctx.TraceRdPtr != ADV_TRACE_Ctx.TraceWrPtr) && (1u == ADV_TRACE_Ctx.TraceLock))
 800b67a:	4b31      	ldr	r3, [pc, #196]	@ (800b740 <TRACE_TxCpltCallback+0x10c>)
 800b67c:	8a1a      	ldrh	r2, [r3, #16]
 800b67e:	4b30      	ldr	r3, [pc, #192]	@ (800b740 <TRACE_TxCpltCallback+0x10c>)
 800b680:	8a5b      	ldrh	r3, [r3, #18]
 800b682:	429a      	cmp	r2, r3
 800b684:	d04d      	beq.n	800b722 <TRACE_TxCpltCallback+0xee>
 800b686:	4b2e      	ldr	r3, [pc, #184]	@ (800b740 <TRACE_TxCpltCallback+0x10c>)
 800b688:	8adb      	ldrh	r3, [r3, #22]
 800b68a:	2b01      	cmp	r3, #1
 800b68c:	d149      	bne.n	800b722 <TRACE_TxCpltCallback+0xee>
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    if(TRACE_UNCHUNK_DETECTED == ADV_TRACE_Ctx.unchunk_status)
 800b68e:	4b2c      	ldr	r3, [pc, #176]	@ (800b740 <TRACE_TxCpltCallback+0x10c>)
 800b690:	789b      	ldrb	r3, [r3, #2]
 800b692:	2b01      	cmp	r3, #1
 800b694:	d117      	bne.n	800b6c6 <TRACE_TxCpltCallback+0x92>
    {
      ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr;
 800b696:	4b2a      	ldr	r3, [pc, #168]	@ (800b740 <TRACE_TxCpltCallback+0x10c>)
 800b698:	881a      	ldrh	r2, [r3, #0]
 800b69a:	4b29      	ldr	r3, [pc, #164]	@ (800b740 <TRACE_TxCpltCallback+0x10c>)
 800b69c:	8a1b      	ldrh	r3, [r3, #16]
 800b69e:	1ad3      	subs	r3, r2, r3
 800b6a0:	b29a      	uxth	r2, r3
 800b6a2:	4b27      	ldr	r3, [pc, #156]	@ (800b740 <TRACE_TxCpltCallback+0x10c>)
 800b6a4:	829a      	strh	r2, [r3, #20]
      ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_TRANSFER;
 800b6a6:	4b26      	ldr	r3, [pc, #152]	@ (800b740 <TRACE_TxCpltCallback+0x10c>)
 800b6a8:	2202      	movs	r2, #2
 800b6aa:	709a      	strb	r2, [r3, #2]
      ADV_TRACE_Ctx.unchunk_enabled = 0;
 800b6ac:	4b24      	ldr	r3, [pc, #144]	@ (800b740 <TRACE_TxCpltCallback+0x10c>)
 800b6ae:	2200      	movs	r2, #0
 800b6b0:	801a      	strh	r2, [r3, #0]

      UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk start(%d,%d)\n", ADV_TRACE_Ctx.unchunk_enabled, ADV_TRACE_Ctx.TraceRdPtr);

      if(0u == ADV_TRACE_Ctx.TraceSentSize)
 800b6b2:	4b23      	ldr	r3, [pc, #140]	@ (800b740 <TRACE_TxCpltCallback+0x10c>)
 800b6b4:	8a9b      	ldrh	r3, [r3, #20]
 800b6b6:	2b00      	cmp	r3, #0
 800b6b8:	d105      	bne.n	800b6c6 <TRACE_TxCpltCallback+0x92>
      {
        /* this case occurs when an ongoing write aligned the Rd position with chunk position */
        /* in that case the unchunk is forgot */
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 800b6ba:	4b21      	ldr	r3, [pc, #132]	@ (800b740 <TRACE_TxCpltCallback+0x10c>)
 800b6bc:	2200      	movs	r2, #0
 800b6be:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.TraceRdPtr = 0;
 800b6c0:	4b1f      	ldr	r3, [pc, #124]	@ (800b740 <TRACE_TxCpltCallback+0x10c>)
 800b6c2:	2200      	movs	r2, #0
 800b6c4:	821a      	strh	r2, [r3, #16]
      }
    }

    if(TRACE_UNCHUNK_NONE == ADV_TRACE_Ctx.unchunk_status)
 800b6c6:	4b1e      	ldr	r3, [pc, #120]	@ (800b740 <TRACE_TxCpltCallback+0x10c>)
 800b6c8:	789b      	ldrb	r3, [r3, #2]
 800b6ca:	2b00      	cmp	r3, #0
 800b6cc:	d115      	bne.n	800b6fa <TRACE_TxCpltCallback+0xc6>
    {
#endif
      if(ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 800b6ce:	4b1c      	ldr	r3, [pc, #112]	@ (800b740 <TRACE_TxCpltCallback+0x10c>)
 800b6d0:	8a5a      	ldrh	r2, [r3, #18]
 800b6d2:	4b1b      	ldr	r3, [pc, #108]	@ (800b740 <TRACE_TxCpltCallback+0x10c>)
 800b6d4:	8a1b      	ldrh	r3, [r3, #16]
 800b6d6:	429a      	cmp	r2, r3
 800b6d8:	d908      	bls.n	800b6ec <TRACE_TxCpltCallback+0xb8>
      {
        ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.TraceWrPtr - ADV_TRACE_Ctx.TraceRdPtr;
 800b6da:	4b19      	ldr	r3, [pc, #100]	@ (800b740 <TRACE_TxCpltCallback+0x10c>)
 800b6dc:	8a5a      	ldrh	r2, [r3, #18]
 800b6de:	4b18      	ldr	r3, [pc, #96]	@ (800b740 <TRACE_TxCpltCallback+0x10c>)
 800b6e0:	8a1b      	ldrh	r3, [r3, #16]
 800b6e2:	1ad3      	subs	r3, r2, r3
 800b6e4:	b29a      	uxth	r2, r3
 800b6e6:	4b16      	ldr	r3, [pc, #88]	@ (800b740 <TRACE_TxCpltCallback+0x10c>)
 800b6e8:	829a      	strh	r2, [r3, #20]
 800b6ea:	e006      	b.n	800b6fa <TRACE_TxCpltCallback+0xc6>
      }
      else /* TraceRdPtr > TraceWrPtr */
      {
        ADV_TRACE_Ctx.TraceSentSize = UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceRdPtr;
 800b6ec:	4b14      	ldr	r3, [pc, #80]	@ (800b740 <TRACE_TxCpltCallback+0x10c>)
 800b6ee:	8a1b      	ldrh	r3, [r3, #16]
 800b6f0:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 800b6f4:	b29a      	uxth	r2, r3
 800b6f6:	4b12      	ldr	r3, [pc, #72]	@ (800b740 <TRACE_TxCpltCallback+0x10c>)
 800b6f8:	829a      	strh	r2, [r3, #20]
      }
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    }
#endif
    ptr = &ADV_TRACE_Buffer[ADV_TRACE_Ctx.TraceRdPtr];
 800b6fa:	4b11      	ldr	r3, [pc, #68]	@ (800b740 <TRACE_TxCpltCallback+0x10c>)
 800b6fc:	8a1b      	ldrh	r3, [r3, #16]
 800b6fe:	461a      	mov	r2, r3
 800b700:	4b10      	ldr	r3, [pc, #64]	@ (800b744 <TRACE_TxCpltCallback+0x110>)
 800b702:	4413      	add	r3, r2
 800b704:	61fb      	str	r3, [r7, #28]
 800b706:	69bb      	ldr	r3, [r7, #24]
 800b708:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b70a:	693b      	ldr	r3, [r7, #16]
 800b70c:	f383 8810 	msr	PRIMASK, r3
}
 800b710:	bf00      	nop
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
    UTIL_ADV_TRACE_DEBUG("\n--TRACE_Send(%d-%d)--\n", ADV_TRACE_Ctx.TraceRdPtr, ADV_TRACE_Ctx.TraceSentSize);
    UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
 800b712:	4b0d      	ldr	r3, [pc, #52]	@ (800b748 <TRACE_TxCpltCallback+0x114>)
 800b714:	68db      	ldr	r3, [r3, #12]
 800b716:	4a0a      	ldr	r2, [pc, #40]	@ (800b740 <TRACE_TxCpltCallback+0x10c>)
 800b718:	8a92      	ldrh	r2, [r2, #20]
 800b71a:	4611      	mov	r1, r2
 800b71c:	69f8      	ldr	r0, [r7, #28]
 800b71e:	4798      	blx	r3
 800b720:	e00a      	b.n	800b738 <TRACE_TxCpltCallback+0x104>
 800b722:	69bb      	ldr	r3, [r7, #24]
 800b724:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b726:	68fb      	ldr	r3, [r7, #12]
 800b728:	f383 8810 	msr	PRIMASK, r3
}
 800b72c:	bf00      	nop
  }
  else
  {
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
    UTIL_ADV_TRACE_PostSendHook();
 800b72e:	f7f5 fb53 	bl	8000dd8 <UTIL_ADV_TRACE_PostSendHook>
    TRACE_UnLock();
 800b732:	f000 f8a7 	bl	800b884 <TRACE_UnLock>
  }
}
 800b736:	bf00      	nop
 800b738:	bf00      	nop
 800b73a:	3720      	adds	r7, #32
 800b73c:	46bd      	mov	sp, r7
 800b73e:	bd80      	pop	{r7, pc}
 800b740:	2000036c 	.word	0x2000036c
 800b744:	20000384 	.word	0x20000384
 800b748:	0800bb2c 	.word	0x0800bb2c

0800b74c <TRACE_AllocateBufer>:
 * @param  Size to allocate within fifo
 * @param  Pos position within the fifo
 * @retval write position inside the buffer is -1 no space available.
 */
static int16_t TRACE_AllocateBufer(uint16_t Size, uint16_t *Pos)
{
 800b74c:	b480      	push	{r7}
 800b74e:	b087      	sub	sp, #28
 800b750:	af00      	add	r7, sp, #0
 800b752:	4603      	mov	r3, r0
 800b754:	6039      	str	r1, [r7, #0]
 800b756:	80fb      	strh	r3, [r7, #6]
  uint16_t freesize;
  int16_t ret = -1;
 800b758:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800b75c:	82bb      	strh	r3, [r7, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b75e:	f3ef 8310 	mrs	r3, PRIMASK
 800b762:	60fb      	str	r3, [r7, #12]
  return(result);
 800b764:	68fb      	ldr	r3, [r7, #12]

  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 800b766:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 800b768:	b672      	cpsid	i
}
 800b76a:	bf00      	nop

  if(ADV_TRACE_Ctx.TraceWrPtr == ADV_TRACE_Ctx.TraceRdPtr)
 800b76c:	4b35      	ldr	r3, [pc, #212]	@ (800b844 <TRACE_AllocateBufer+0xf8>)
 800b76e:	8a5a      	ldrh	r2, [r3, #18]
 800b770:	4b34      	ldr	r3, [pc, #208]	@ (800b844 <TRACE_AllocateBufer+0xf8>)
 800b772:	8a1b      	ldrh	r3, [r3, #16]
 800b774:	429a      	cmp	r2, r3
 800b776:	d11b      	bne.n	800b7b0 <TRACE_AllocateBufer+0x64>
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    freesize = (uint16_t)(UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceWrPtr);
 800b778:	4b32      	ldr	r3, [pc, #200]	@ (800b844 <TRACE_AllocateBufer+0xf8>)
 800b77a:	8a5b      	ldrh	r3, [r3, #18]
 800b77c:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 800b780:	82fb      	strh	r3, [r7, #22]
    if((Size >= freesize) && (ADV_TRACE_Ctx.TraceRdPtr > Size))
 800b782:	88fa      	ldrh	r2, [r7, #6]
 800b784:	8afb      	ldrh	r3, [r7, #22]
 800b786:	429a      	cmp	r2, r3
 800b788:	d33a      	bcc.n	800b800 <TRACE_AllocateBufer+0xb4>
 800b78a:	4b2e      	ldr	r3, [pc, #184]	@ (800b844 <TRACE_AllocateBufer+0xf8>)
 800b78c:	8a1b      	ldrh	r3, [r3, #16]
 800b78e:	88fa      	ldrh	r2, [r7, #6]
 800b790:	429a      	cmp	r2, r3
 800b792:	d235      	bcs.n	800b800 <TRACE_AllocateBufer+0xb4>
    {
      ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_DETECTED;
 800b794:	4b2b      	ldr	r3, [pc, #172]	@ (800b844 <TRACE_AllocateBufer+0xf8>)
 800b796:	2201      	movs	r2, #1
 800b798:	709a      	strb	r2, [r3, #2]
      ADV_TRACE_Ctx.unchunk_enabled = ADV_TRACE_Ctx.TraceWrPtr;
 800b79a:	4b2a      	ldr	r3, [pc, #168]	@ (800b844 <TRACE_AllocateBufer+0xf8>)
 800b79c:	8a5a      	ldrh	r2, [r3, #18]
 800b79e:	4b29      	ldr	r3, [pc, #164]	@ (800b844 <TRACE_AllocateBufer+0xf8>)
 800b7a0:	801a      	strh	r2, [r3, #0]
      freesize = ADV_TRACE_Ctx.TraceRdPtr;
 800b7a2:	4b28      	ldr	r3, [pc, #160]	@ (800b844 <TRACE_AllocateBufer+0xf8>)
 800b7a4:	8a1b      	ldrh	r3, [r3, #16]
 800b7a6:	82fb      	strh	r3, [r7, #22]
      ADV_TRACE_Ctx.TraceWrPtr = 0;
 800b7a8:	4b26      	ldr	r3, [pc, #152]	@ (800b844 <TRACE_AllocateBufer+0xf8>)
 800b7aa:	2200      	movs	r2, #0
 800b7ac:	825a      	strh	r2, [r3, #18]
 800b7ae:	e027      	b.n	800b800 <TRACE_AllocateBufer+0xb4>
#endif
  }
  else
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    if (ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 800b7b0:	4b24      	ldr	r3, [pc, #144]	@ (800b844 <TRACE_AllocateBufer+0xf8>)
 800b7b2:	8a5a      	ldrh	r2, [r3, #18]
 800b7b4:	4b23      	ldr	r3, [pc, #140]	@ (800b844 <TRACE_AllocateBufer+0xf8>)
 800b7b6:	8a1b      	ldrh	r3, [r3, #16]
 800b7b8:	429a      	cmp	r2, r3
 800b7ba:	d91b      	bls.n	800b7f4 <TRACE_AllocateBufer+0xa8>
    {
      freesize = (uint16_t)(UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceWrPtr);
 800b7bc:	4b21      	ldr	r3, [pc, #132]	@ (800b844 <TRACE_AllocateBufer+0xf8>)
 800b7be:	8a5b      	ldrh	r3, [r3, #18]
 800b7c0:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 800b7c4:	82fb      	strh	r3, [r7, #22]
      if((Size >= freesize) && (ADV_TRACE_Ctx.TraceRdPtr > Size)) 
 800b7c6:	88fa      	ldrh	r2, [r7, #6]
 800b7c8:	8afb      	ldrh	r3, [r7, #22]
 800b7ca:	429a      	cmp	r2, r3
 800b7cc:	d318      	bcc.n	800b800 <TRACE_AllocateBufer+0xb4>
 800b7ce:	4b1d      	ldr	r3, [pc, #116]	@ (800b844 <TRACE_AllocateBufer+0xf8>)
 800b7d0:	8a1b      	ldrh	r3, [r3, #16]
 800b7d2:	88fa      	ldrh	r2, [r7, #6]
 800b7d4:	429a      	cmp	r2, r3
 800b7d6:	d213      	bcs.n	800b800 <TRACE_AllocateBufer+0xb4>
      {
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_DETECTED;
 800b7d8:	4b1a      	ldr	r3, [pc, #104]	@ (800b844 <TRACE_AllocateBufer+0xf8>)
 800b7da:	2201      	movs	r2, #1
 800b7dc:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.unchunk_enabled = ADV_TRACE_Ctx.TraceWrPtr;
 800b7de:	4b19      	ldr	r3, [pc, #100]	@ (800b844 <TRACE_AllocateBufer+0xf8>)
 800b7e0:	8a5a      	ldrh	r2, [r3, #18]
 800b7e2:	4b18      	ldr	r3, [pc, #96]	@ (800b844 <TRACE_AllocateBufer+0xf8>)
 800b7e4:	801a      	strh	r2, [r3, #0]
        freesize = ADV_TRACE_Ctx.TraceRdPtr;
 800b7e6:	4b17      	ldr	r3, [pc, #92]	@ (800b844 <TRACE_AllocateBufer+0xf8>)
 800b7e8:	8a1b      	ldrh	r3, [r3, #16]
 800b7ea:	82fb      	strh	r3, [r7, #22]
        ADV_TRACE_Ctx.TraceWrPtr = 0;
 800b7ec:	4b15      	ldr	r3, [pc, #84]	@ (800b844 <TRACE_AllocateBufer+0xf8>)
 800b7ee:	2200      	movs	r2, #0
 800b7f0:	825a      	strh	r2, [r3, #18]
 800b7f2:	e005      	b.n	800b800 <TRACE_AllocateBufer+0xb4>
      }
    }
    else
    {
      freesize = (uint16_t)(ADV_TRACE_Ctx.TraceRdPtr - ADV_TRACE_Ctx.TraceWrPtr);
 800b7f4:	4b13      	ldr	r3, [pc, #76]	@ (800b844 <TRACE_AllocateBufer+0xf8>)
 800b7f6:	8a1a      	ldrh	r2, [r3, #16]
 800b7f8:	4b12      	ldr	r3, [pc, #72]	@ (800b844 <TRACE_AllocateBufer+0xf8>)
 800b7fa:	8a5b      	ldrh	r3, [r3, #18]
 800b7fc:	1ad3      	subs	r3, r2, r3
 800b7fe:	82fb      	strh	r3, [r7, #22]
      freesize = ADV_TRACE_Ctx.TraceRdPtr - ADV_TRACE_Ctx.TraceWrPtr;
    }
#endif
  }

  if(freesize > Size)
 800b800:	8afa      	ldrh	r2, [r7, #22]
 800b802:	88fb      	ldrh	r3, [r7, #6]
 800b804:	429a      	cmp	r2, r3
 800b806:	d90f      	bls.n	800b828 <TRACE_AllocateBufer+0xdc>
  {
    *Pos = ADV_TRACE_Ctx.TraceWrPtr;
 800b808:	4b0e      	ldr	r3, [pc, #56]	@ (800b844 <TRACE_AllocateBufer+0xf8>)
 800b80a:	8a5a      	ldrh	r2, [r3, #18]
 800b80c:	683b      	ldr	r3, [r7, #0]
 800b80e:	801a      	strh	r2, [r3, #0]
    ADV_TRACE_Ctx.TraceWrPtr = (ADV_TRACE_Ctx.TraceWrPtr + Size) % UTIL_ADV_TRACE_FIFO_SIZE;
 800b810:	4b0c      	ldr	r3, [pc, #48]	@ (800b844 <TRACE_AllocateBufer+0xf8>)
 800b812:	8a5a      	ldrh	r2, [r3, #18]
 800b814:	88fb      	ldrh	r3, [r7, #6]
 800b816:	4413      	add	r3, r2
 800b818:	b29b      	uxth	r3, r3
 800b81a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b81e:	b29a      	uxth	r2, r3
 800b820:	4b08      	ldr	r3, [pc, #32]	@ (800b844 <TRACE_AllocateBufer+0xf8>)
 800b822:	825a      	strh	r2, [r3, #18]
    ret = 0;
 800b824:	2300      	movs	r3, #0
 800b826:	82bb      	strh	r3, [r7, #20]
 800b828:	693b      	ldr	r3, [r7, #16]
 800b82a:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b82c:	68bb      	ldr	r3, [r7, #8]
 800b82e:	f383 8810 	msr	PRIMASK, r3
}
 800b832:	bf00      	nop
    }
  }
#endif

  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
  return ret;
 800b834:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
}
 800b838:	4618      	mov	r0, r3
 800b83a:	371c      	adds	r7, #28
 800b83c:	46bd      	mov	sp, r7
 800b83e:	bc80      	pop	{r7}
 800b840:	4770      	bx	lr
 800b842:	bf00      	nop
 800b844:	2000036c 	.word	0x2000036c

0800b848 <TRACE_Lock>:
/**
 * @brief  Lock the trace buffer.
 * @retval None.
 */
static void TRACE_Lock(void)
{
 800b848:	b480      	push	{r7}
 800b84a:	b085      	sub	sp, #20
 800b84c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b84e:	f3ef 8310 	mrs	r3, PRIMASK
 800b852:	607b      	str	r3, [r7, #4]
  return(result);
 800b854:	687b      	ldr	r3, [r7, #4]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 800b856:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 800b858:	b672      	cpsid	i
}
 800b85a:	bf00      	nop
  ADV_TRACE_Ctx.TraceLock++;
 800b85c:	4b08      	ldr	r3, [pc, #32]	@ (800b880 <TRACE_Lock+0x38>)
 800b85e:	8adb      	ldrh	r3, [r3, #22]
 800b860:	3301      	adds	r3, #1
 800b862:	b29a      	uxth	r2, r3
 800b864:	4b06      	ldr	r3, [pc, #24]	@ (800b880 <TRACE_Lock+0x38>)
 800b866:	82da      	strh	r2, [r3, #22]
 800b868:	68fb      	ldr	r3, [r7, #12]
 800b86a:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b86c:	68bb      	ldr	r3, [r7, #8]
 800b86e:	f383 8810 	msr	PRIMASK, r3
}
 800b872:	bf00      	nop
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
}
 800b874:	bf00      	nop
 800b876:	3714      	adds	r7, #20
 800b878:	46bd      	mov	sp, r7
 800b87a:	bc80      	pop	{r7}
 800b87c:	4770      	bx	lr
 800b87e:	bf00      	nop
 800b880:	2000036c 	.word	0x2000036c

0800b884 <TRACE_UnLock>:
/**
 * @brief  UnLock the trace buffer.
 * @retval None.
 */
static void TRACE_UnLock(void)
{
 800b884:	b480      	push	{r7}
 800b886:	b085      	sub	sp, #20
 800b888:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b88a:	f3ef 8310 	mrs	r3, PRIMASK
 800b88e:	607b      	str	r3, [r7, #4]
  return(result);
 800b890:	687b      	ldr	r3, [r7, #4]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 800b892:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 800b894:	b672      	cpsid	i
}
 800b896:	bf00      	nop
  ADV_TRACE_Ctx.TraceLock--;
 800b898:	4b08      	ldr	r3, [pc, #32]	@ (800b8bc <TRACE_UnLock+0x38>)
 800b89a:	8adb      	ldrh	r3, [r3, #22]
 800b89c:	3b01      	subs	r3, #1
 800b89e:	b29a      	uxth	r2, r3
 800b8a0:	4b06      	ldr	r3, [pc, #24]	@ (800b8bc <TRACE_UnLock+0x38>)
 800b8a2:	82da      	strh	r2, [r3, #22]
 800b8a4:	68fb      	ldr	r3, [r7, #12]
 800b8a6:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b8a8:	68bb      	ldr	r3, [r7, #8]
 800b8aa:	f383 8810 	msr	PRIMASK, r3
}
 800b8ae:	bf00      	nop
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
}
 800b8b0:	bf00      	nop
 800b8b2:	3714      	adds	r7, #20
 800b8b4:	46bd      	mov	sp, r7
 800b8b6:	bc80      	pop	{r7}
 800b8b8:	4770      	bx	lr
 800b8ba:	bf00      	nop
 800b8bc:	2000036c 	.word	0x2000036c

0800b8c0 <TRACE_IsLocked>:
/**
 * @brief  UnLock the trace buffer.
 * @retval None.
 */
static uint32_t TRACE_IsLocked(void)
{
 800b8c0:	b480      	push	{r7}
 800b8c2:	af00      	add	r7, sp, #0
  return (ADV_TRACE_Ctx.TraceLock == 0u? 0u: 1u);
 800b8c4:	4b05      	ldr	r3, [pc, #20]	@ (800b8dc <TRACE_IsLocked+0x1c>)
 800b8c6:	8adb      	ldrh	r3, [r3, #22]
 800b8c8:	2b00      	cmp	r3, #0
 800b8ca:	bf14      	ite	ne
 800b8cc:	2301      	movne	r3, #1
 800b8ce:	2300      	moveq	r3, #0
 800b8d0:	b2db      	uxtb	r3, r3
}
 800b8d2:	4618      	mov	r0, r3
 800b8d4:	46bd      	mov	sp, r7
 800b8d6:	bc80      	pop	{r7}
 800b8d8:	4770      	bx	lr
 800b8da:	bf00      	nop
 800b8dc:	2000036c 	.word	0x2000036c

0800b8e0 <memset>:
 800b8e0:	4402      	add	r2, r0
 800b8e2:	4603      	mov	r3, r0
 800b8e4:	4293      	cmp	r3, r2
 800b8e6:	d100      	bne.n	800b8ea <memset+0xa>
 800b8e8:	4770      	bx	lr
 800b8ea:	f803 1b01 	strb.w	r1, [r3], #1
 800b8ee:	e7f9      	b.n	800b8e4 <memset+0x4>

0800b8f0 <__libc_init_array>:
 800b8f0:	b570      	push	{r4, r5, r6, lr}
 800b8f2:	4d0d      	ldr	r5, [pc, #52]	@ (800b928 <__libc_init_array+0x38>)
 800b8f4:	4c0d      	ldr	r4, [pc, #52]	@ (800b92c <__libc_init_array+0x3c>)
 800b8f6:	1b64      	subs	r4, r4, r5
 800b8f8:	10a4      	asrs	r4, r4, #2
 800b8fa:	2600      	movs	r6, #0
 800b8fc:	42a6      	cmp	r6, r4
 800b8fe:	d109      	bne.n	800b914 <__libc_init_array+0x24>
 800b900:	4d0b      	ldr	r5, [pc, #44]	@ (800b930 <__libc_init_array+0x40>)
 800b902:	4c0c      	ldr	r4, [pc, #48]	@ (800b934 <__libc_init_array+0x44>)
 800b904:	f000 f818 	bl	800b938 <_init>
 800b908:	1b64      	subs	r4, r4, r5
 800b90a:	10a4      	asrs	r4, r4, #2
 800b90c:	2600      	movs	r6, #0
 800b90e:	42a6      	cmp	r6, r4
 800b910:	d105      	bne.n	800b91e <__libc_init_array+0x2e>
 800b912:	bd70      	pop	{r4, r5, r6, pc}
 800b914:	f855 3b04 	ldr.w	r3, [r5], #4
 800b918:	4798      	blx	r3
 800b91a:	3601      	adds	r6, #1
 800b91c:	e7ee      	b.n	800b8fc <__libc_init_array+0xc>
 800b91e:	f855 3b04 	ldr.w	r3, [r5], #4
 800b922:	4798      	blx	r3
 800b924:	3601      	adds	r6, #1
 800b926:	e7f2      	b.n	800b90e <__libc_init_array+0x1e>
 800b928:	0800bcac 	.word	0x0800bcac
 800b92c:	0800bcac 	.word	0x0800bcac
 800b930:	0800bcac 	.word	0x0800bcac
 800b934:	0800bcb0 	.word	0x0800bcb0

0800b938 <_init>:
 800b938:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b93a:	bf00      	nop
 800b93c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b93e:	bc08      	pop	{r3}
 800b940:	469e      	mov	lr, r3
 800b942:	4770      	bx	lr

0800b944 <_fini>:
 800b944:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b946:	bf00      	nop
 800b948:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b94a:	bc08      	pop	{r3}
 800b94c:	469e      	mov	lr, r3
 800b94e:	4770      	bx	lr
