0.6
2018.3
Dec  7 2018
00:33:28
C:/Designs/IUP/fpga-projects-iup/sequence/sequence.srcs/sim_1/new/sim.vhd,1678267546,vhdl,,,,sim,,,,,,,,
C:/Designs/IUP/fpga-projects-iup/sequence/sequence.srcs/sources_1/new/top.vhd,1678267546,vhdl,,,,top,,,,,,,,
