<!DOCTYPE html>
<html lang="en">

<head>
  <meta charset="utf-8">
  <meta content="width=device-width, initial-scale=1.0" name="viewport">

  <title>RV32IM Pipeline Implementation</title>
  <meta content="" name="description">
  <meta content="" name="keywords">

  <!-- Favicons -->
  <link href="assets/img/favicon.png" rel="icon">
  <link href="assets/img/apple-touch-icon.png" rel="apple-touch-icon">

  <!-- Google Fonts -->
  <link href="https://fonts.googleapis.com/css?family=Open+Sans:300,300i,400,400i,600,600i,700,700i|Roboto:300,300i,400,400i,500,500i,700,700i&display=swap" rel="stylesheet">

  <!-- Vendor CSS Files -->
  <link href="assets/vendor/animate.css/animate.min.css" rel="stylesheet">
  <link href="assets/vendor/aos/aos.css" rel="stylesheet">
  <link href="assets/vendor/bootstrap/css/bootstrap.min.css" rel="stylesheet">
  <link href="assets/vendor/bootstrap-icons/bootstrap-icons.css" rel="stylesheet">
  <link href="assets/vendor/boxicons/css/boxicons.min.css" rel="stylesheet">
  <link href="assets/vendor/glightbox/css/glightbox.min.css" rel="stylesheet">
  <link href="assets/vendor/swiper/swiper-bundle.min.css" rel="stylesheet">

  <!-- Template Main CSS File -->
  <link href="assets/css/style.css" rel="stylesheet">

  <!-- =======================================================
  * Template Name: Moderna
  * Updated: Mar 10 2023 with Bootstrap v5.2.3
  * Template URL: https://bootstrapmade.com/free-bootstrap-template-corporate-moderna/
  * Author: BootstrapMade.com
  * License: https://bootstrapmade.com/license/
  ======================================================== -->
</head>

<body>

  <!-- ======= Header ======= -->
  <header id="header" class="fixed-top d-flex align-items-center header-transparent">
    <div class="container d-flex justify-content-between align-items-center">

      <div class="logo">
        <h1 class="text-light"><a href="index.html"><span></span></a></h1>
        <!-- Uncomment below if you prefer to use an image logo -->
        <!-- <a href="index.html"><img src="assets/img/logo.png" alt="" class="img-fluid"></a>-->
      </div>

      <nav id="navbar" class="navbar">
        <ul>
          <li><a class="active " href="index.html">Home</a></li>
          <li><a href="#about">About</a></li>
          <li class="dropdown"><a href="#"><span>Phases</span> <i class="bi bi-chevron-down"></i></a>
            <ul>
              <li><a href="#phase1">Phase 1</a></li>
              <li><a href="#phase2">Phase 2</a></li>
              <li><a href="#phase3">Phase 3</a></li>
              <li><a href="#phase4">Phase 4</a></li>
            </ul>
          </li>
          <li><a href="#team">Team</a></li>
        </ul>
        <i class="bi bi-list mobile-nav-toggle"></i>
      </nav><!-- .navbar -->

    </div>
  </header><!-- End Header -->

  <!-- ======= Hero Section ======= -->
  <section id="hero" class="d-flex justify-cntent-center align-items-center">
    <div id="heroCarousel" class="container carousel carousel-fade" data-bs-ride="carousel" data-bs-interval="5000">

      <!-- Slide 1 -->
      <div class="carousel-item active">
        <div class="carousel-container">
          <h2 class="animate__animated animate__fadeInDown"><span>RV32IM Pipeline Implementation</span></h2>
          <p class="animate__animated animate__fadeInUp">Advanced Computer Architecture (CO544)</p>
          <a href="https://github.com/cepdnaclk/e18-co502-RV32IM-Pipeline-Implementation-Group4" class="btn-get-started animate__animated animate__fadeInUp">Repository</a>
        </div>
      </div>

      <!-- <a class="carousel-control-prev" href="#heroCarousel" role="button" data-bs-slide="prev">
        <span class="carousel-control-prev-icon bx bx-chevron-left" aria-hidden="true"></span>
      </a>

      <a class="carousel-control-next" href="#heroCarousel" role="button" data-bs-slide="next">
        <span class="carousel-control-next-icon bx bx-chevron-right" aria-hidden="true"></span>
      </a> -->

    </div>
  </section><!-- End Hero -->

  <main id="main">

    <!-- ======= About Section ======= -->
    <section class="services" id="about">

        <div class="container" data-aos="fade-up">
          
          <div class="section-title">
            <h2>About</h2>
          </div>

          <div class="row">
            <div class="col-lg-6">
              <img src="assets/img/objective.jpeg" class="img-fluid" alt="">
            </div>
            <div class="col-lg-6 pt-4 pt-lg-0">
              <h4>The Objective of this Project</h4>
              <p class="fst-italic">
                The project aims to create a Central Processing Unit (CPU) with a 5-stage pipeline to support the RISC-V instruction architecture. 
                The CPU is designed to specifically support the entire RV32IM ISA. The implementation of the 
                pipeline CPU is achieved through behavioral modeling in verilogHDL, which is a hardware description language used to describe 
                digital circuits. The icarus Verilog compiler and simulator are used to compile and simulate the design, while gtkWave is used to 
                observe and analyze the behavior of the CPU during simulation. Overall, the project seeks to create an efficient and effective CPU 
                design that can execute the RISC-V instruction set accurately and quickly.
              </p>
            </div>
          </div>

          <div class="row">
            <div class="col-lg-6">
              <img src="assets/img/about.png" class="img-fluid" alt="">
            </div>
            <div class="col-lg-6 pt-4 pt-lg-0">
              <h4>The RISC-V Architecture</h4>
              <p class="fst-italic">
                An open-source Instruction Set Architecture (ISA) designed for use in computer processors. 
                It is based on the Reduced Instruction Set Computer (RISC) principles, which emphasize simple, efficient, 
                and standardized instructions that can be executed quickly. 
              </p>

              <p class="fst-italic">
                The RISC-V architecture is modular, which means that it can be customized for specific applications and requirements. 
                It supports both 32-bit and 64-bit processing, and it includes a range of extensions that provide additional features and 
                functionality. Some of the extensions available for the RISC-V architecture include:
              </p>

              <ul class="fst-italic">
                <li>F (Floating-Point): adds support for floating-point operations.</li>
                <li>D (Double-Precision Floating-Point): adds support for double-precision floating-point operations.</li>
                <li>A (Atomic): adds support for atomic memory operations.</li>
                <li>M (Integer Multiplication and Division): adds hardware support for integer multiplication and division.</li>
                <li>C (Compressed): reduces the size of instructions by encoding some instructions in a smaller format.</li>
              </ul>
              <p class="fst-italic">
                One of the key advantages of the RISC-V architecture is its open-source nature. This means that anyone can use, modify, 
                and distribute the architecture without needing to pay licensing fees or obtain permission from a specific company. This has 
                led to a growing ecosystem of hardware and software developers who are building products and tools around the RISC-V architecture.
              </p>
            </div>
          </div>
  
        </div>
    </section><!-- End Services Section -->

    <!-- ======= Features Section ======= -->
    <section class="features" id="phase1">
      <div class="container">

        <div class="section-title">
          <h2>Phase 1 (Planning)</h2>
          <p>During the first phase of our project, we completed two main activities: describing the instructions and creating a pipeline 
            diagram with datapath and control.</p>
        </div>

        <div class="row" data-aos="fade-up">
          <div class="col-md-5">
            <img src="assets/img/phases/1/phase1.jpg" class="img-fluid" alt="" height="100%">
          </div>
          <div class="col-md-7">
            <h3>Activity 1</h3>
            <p class="fst-italic">
              For Activity 1, we thoroughly examined the RISC-V instruction set architecture to gain a clear 
              understanding of the instructions and their usage. Additionally, we carefully identified the instruction encoding formats, including 
              the fields and positions within each instruction encoding, and clearly labeled the unique opcodes that correspond to each 
              instruction. This information is critical in ensuring the accurate execution of programs on the CPU.
            </p>
            <h3>Activity 2</h3>
            <p class="fst-italic">
              For Activity 2, we created a pipeline diagram with datapath and control to visualize the hardware units and signals involved in the 
              CPU design. We identified and labeled each hardware unit involved in the pipeline, such as the ALU, register file, and memory unit. 
              In addition, we carefully identified and labeled the signals used to transfer data between the hardware units and control the flow 
              of data through the pipeline. This allowed us to clearly understand the flow of data and control through the CPU design, ensuring 
              that it is efficient and effective in executing instructions.
            </p>
            <a class="btn btn-primary" href="https://github.com/cepdnaclk/e18-co502-RV32IM-Pipeline-Implementation-Group4/tree/main/phases/phase_1/Part1_group04.pdf" role="button" target="_blank">Document</a>
            <a class="btn btn-primary" href="https://github.com/cepdnaclk/e18-co502-RV32IM-Pipeline-Implementation-Group4/tree/main/phases/phase_1/Pipeline_diagram_with_datapath_and_control_path.png" role="button" target="_blank">Pipeline Diagram</a>
            <p class="text-danger" style="padding-top: 10px;">We will be open to making modifications to the initial design of the CPU in 
              the planning phase of the project based on sound reasoning and evidence. We will continue to evaluate the effectiveness and 
              accuracy of the CPU design as the project progresses and make necessary modifications. The ultimate goal is to create a high-quality 
              CPU that efficiently and accurately executes the RV32IM.</p>
          </div>
        </div>
      </div>
    </section>

    <section class="features" id="phase2">
      <div class="container">

        <div class="section-title">
          <h2>Phase 2 (Hardware Units)</h2>
          <p>During the second phase of our project, we started  the implementation with building Integer ALU, Register File, 
            Control Unit and other data-path elements as well. 
          </p>
        </div>

        <div class="row" data-aos="fade-up">
          <div class="col-md-5">
            <img src="assets/img/phases/2/phase2.jpg" class="img-fluid" alt="" height="100%">
          </div>
          <div class="col-md-7">
            <p class="fst-italic">To implement our design, we started by building the following datapath elements: an Integer Arithmetic Logic 
              Unit (ALU), a Register File, and a Control Unit. The ALU is responsible for performing arithmetic and logical operations. The Register 
              File contains a set of registers that can be read from or written to by the ALU and other datapath elements. The Control Unit generates 
              control signals that coordinate the operations of the datapath elements.
            </p>
            <p class="fst-italic">While implementing our design, we also considered building other datapath elements as needed to ensure the 
              overall functionality of the system. By developing these elements in a systematic and coordinated manner, we aim to create a 
              reliable and efficient datapath that meets our design specifications.
            </p>
            <a class="btn btn-primary" href="https://github.com/cepdnaclk/e18-co502-RV32IM-Pipeline-Implementation-Group4/tree/main/phases/phase_2/Part2_group04.pdf" role="button" target="_blank">Document</a>
            <a class="btn btn-primary" href="https://github.com/cepdnaclk/e18-co502-RV32IM-Pipeline-Implementation-Group4/tree/main/phases/phase_2/Pipeline_diagram_with_datapath_and_control_path.png" role="button" target="_blank">Pipeline Diagram</a>
           
          </div>
        </div>
      </div>
    </section>

    <section class="features" id="phase3">
      <div class="container">

        <div class="section-title">
          <h2>Phase 3 (Integration)</h2>
          <p>During the third phase of our project, we integrated our pipelined processor, which includes datapath, control, 
            instruction/data memory, caching, assembler, and test programs.
          </p>
        </div>

        <div class="row" data-aos="fade-up">
          <div class="col-md-5">
            <img src="assets/img/phases/3/phase3.jpg" class="img-fluid" alt="" height="100%">
          </div>
          <div class="col-md-7">
            <p class="fst-italic">The pipelined processor is a sophisticated computer architecture that integrates various components to achieve 
              efficient processing of data and instructions. At its core lies the datapath, which handles the execution of instructions by 
              performing arithmetic and logical operations on data stored in registers. The datapath is driven by the control unit, which 
              generates control signals based on the current instruction being executed.
            </p>
            <p class="fst-italic">To enhance performance, the pipelined processor includes instruction and data memory, along with caching 
              mechanisms that help reduce memory access latency. The processor also incorporates an assembler, which translates assembly code 
              into machine code, allowing the processor to execute instructions.
            </p>
            <p class="fst-italic">To ensure proper functioning of the pipelined processor, a suite of test programs have been developed to 
              thoroughly test the system's functionality and performance. By integrating all of these components, the pipelined processor 
              provides a powerful platform for efficient execution of programs and processing of data.
            </p>
            <a class="btn btn-primary" href="" role="button" target="_blank">Document</a>
            <a class="btn btn-primary" href="" role="button" target="_blank">Pipeline Diagram</a>
           
          </div>
        </div>
      </div>
    </section>
	
	<section class="features" id="phase4">
      <div class="container">

        <div class="section-title">
          <h2>Phase 4 (Hazard Handling)</h2>
          <p>During the fourth phase of our project, we handled hazards in our pipelined processor, which includes datapath, control, 
            instruction/data memory, caching, assembler, and test programs.
          </p>
        </div>

        <div class="row" data-aos="fade-up">
          <div class="col-md-5">
            <img src="assets/img/phases/4/phase4.jpg" class="img-fluid" alt="" height="100%">
          </div>
          <div class="col-md-7">
            <p class="fst-italic">Hazard handling is a crucial aspect of computer architecture, especially in modern processor
			designs like RISC-V. In the context of RISC-V, hazard handling refers to the techniques and
			mechanisms employed to address potential issues that arise due to dependencies and timing
			conflicts among instructions. hese hazards can impact the proper execution and performance
			of a processor.
            </p>
            <p class="fst-italic">This simplicity can lead to hazards that need to be managed effectively. Hazards can occur in
			different forms, such as data hazards, control hazards, and structural hazards. Data hazards occur when there are dependencies between instructions, 
			and the availability of data for one instruction is dependent on the completion of another instruction. This can lead to
			incorrect results or delays in execution. Control hazards arise when the control flow of
			instructions is affected, such as branching or jumping to a different instruction address.
			<b>This project is only focused on Data hazards and Control hazards</b>.</p>
            <p class="fst-italic">To handle these hazards, RISC-V employs various techniques. One commonly used technique
			is instruction forwarding, which allows the result of a previous instruction to be directly forwarded
			to a dependent instruction, eliminating the need to wait for it to be written back to the register
			file. Branch prediction is another important technique used to mitigate control hazards by
			predicting the outcome of a branch instruction and speculatively executing instructions based on
			that prediction.
            </p>
            <a class="btn btn-primary" href="" role="button" target="_blank">Document</a>
            <a class="btn btn-primary" href="" role="button" target="_blank">Pipeline Diagram</a>
           
          </div>
        </div>
      </div>
    </section>
      
    <!-- <section class="features" id="phase2">
      <div class="container">

        <div class="section-title">
          <h2>Phase 2</h2>
          <p>Magnam dolores commodi suscipit. Necessitatibus eius consequatur ex aliquid fuga eum quidem. Sit sint consectetur velit. Quisquam quos quisquam cupiditate. Et nemo qui impedit suscipit alias ea. Quia fugiat sit in iste officiis commodi quidem hic quas.</p>
        </div>

        <div class="row" data-aos="fade-up">
          <div class="col-md-5 order-1 order-md-2">
            <img src="assets/img/features-2.svg" class="img-fluid" alt="">
          </div>
          <div class="col-md-7 pt-5 order-2 order-md-1">
            <h3>Corporis temporibus maiores provident</h3>
            <p class="fst-italic">
              Lorem ipsum dolor sit amet, consectetur adipiscing elit, sed do eiusmod tempor incididunt ut labore et dolore
              magna aliqua.
            </p>
            <p>
              Ullamco laboris nisi ut aliquip ex ea commodo consequat. Duis aute irure dolor in reprehenderit in voluptate
              velit esse cillum dolore eu fugiat nulla pariatur. Excepteur sint occaecat cupidatat non proident, sunt in
              culpa qui officia deserunt mollit anim id est laborum
            </p>
          </div>
        </div>
      </div>
    </section>

    <section class="features" id="phase3">
      <div class="container">

        <div class="section-title">
          <h2>Phase 3</h2>
          <p>Magnam dolores commodi suscipit. Necessitatibus eius consequatur ex aliquid fuga eum quidem. Sit sint consectetur velit. Quisquam quos quisquam cupiditate. Et nemo qui impedit suscipit alias ea. Quia fugiat sit in iste officiis commodi quidem hic quas.</p>
        </div>

        <div class="row" data-aos="fade-up">
          <div class="col-md-5">
            <img src="assets/img/features-3.svg" class="img-fluid" alt="">
          </div>
          <div class="col-md-7 pt-5">
            <h3>Sunt consequatur ad ut est nulla consectetur reiciendis animi voluptas</h3>
            <p>Cupiditate placeat cupiditate placeat est ipsam culpa. Delectus quia minima quod. Sunt saepe odit aut quia voluptatem hic voluptas dolor doloremque.</p>
            <ul>
              <li><i class="bi bi-check"></i> Ullamco laboris nisi ut aliquip ex ea commodo consequat.</li>
              <li><i class="bi bi-check"></i> Duis aute irure dolor in reprehenderit in voluptate velit.</li>
              <li><i class="bi bi-check"></i> Facilis ut et voluptatem aperiam. Autem soluta ad fugiat.</li>
            </ul>
          </div>
        </div>
      </div>
    </section>


    <section class="features" id="phase4">
      <div class="container">

        <div class="section-title">
          <h2>Phase 4</h2>
          <p>Magnam dolores commodi suscipit. Necessitatibus eius consequatur ex aliquid fuga eum quidem. Sit sint consectetur velit. Quisquam quos quisquam cupiditate. Et nemo qui impedit suscipit alias ea. Quia fugiat sit in iste officiis commodi quidem hic quas.</p>
        </div>

        <div class="row" data-aos="fade-up">
          <div class="col-md-5 order-1 order-md-2">
            <img src="assets/img/features-4.svg" class="img-fluid" alt="">
          </div>
          <div class="col-md-7 pt-5 order-2 order-md-1">
            <h3>Quas et necessitatibus eaque impedit ipsum animi consequatur incidunt in</h3>
            <p class="fst-italic">
              Lorem ipsum dolor sit amet, consectetur adipiscing elit, sed do eiusmod tempor incididunt ut labore et dolore
              magna aliqua.
            </p>
            <p>
              Ullamco laboris nisi ut aliquip ex ea commodo consequat. Duis aute irure dolor in reprehenderit in voluptate
              velit esse cillum dolore eu fugiat nulla pariatur. Excepteur sint occaecat cupidatat non proident, sunt in
              culpa qui officia deserunt mollit anim id est laborum
            </p>
          </div>
        </div>

      </div>
    </section>End Features Section -->

    <!-- Team section -->
    <section class="team" id = "team" >
      <div class="container" data-aos="fade-up">

        <div class="section-title">
          <h2>Our Team</h2>
        </div>

        <div class="row d-flex justify-content-center">
          <div class="col-lg-3 col-md-6" data-aos="fade-up" data-aos-delay="200">
            <div class="member">
              <div class="member-img">
                <img src="assets/img/team/team-1.jpeg" class="img-fluid" alt="">
                <div class="social">
                  <!-- <a href=""><i class="bi bi-twitter"></i></a> -->
                  <a href="https://lk.linkedin.com/in/nipun-dharmarathne-92a9191ba"><i class="bi bi-linkedin"></i></a>
                  <a href="https://github.com/NipunDharmarathne"><i class="bi bi-github"></i></a>
                </div>
              </div>
              <div class="member-info" align="center">
                <h4>Nipun Dharmarathne</h4>
                <span>E/18/077</span>
              </div>
            </div>
          </div>

          <div class="col-lg-3 col-md-6" data-aos="fade-up" data-aos-delay="200">
            <div class="member">
              <div class="member-img">
                <img src="assets/img/team/team-2.jpeg" class="img-fluid" alt="">
                <div class="social">
                  <a href="https://www.linkedin.com/in/shamod-geevinda/"><i class="bi bi-linkedin"></i></a>
                  <a href="https://github.com/ShamodGeevinda"><i class="bi bi-github"></i></a>
                </div>
              </div>
              <div class="member-info" align="center">
                <h4>Shamod Wijerathne</h4>
                <span>E/18/397</span>
              </div>
            </div>
          </div>

          <div class="col-lg-3 col-md-6" data-aos="fade-up" data-aos-delay="200">
            <div class="member">
              <div class="member-img">
                <img src="assets/img/team/team-3.jpg" class="img-fluid" alt="">
                <div class="social">
                  <!-- <a href="https://twitter.com/ChathuraThiman1"><i class="bi bi-twitter"></i></a> -->
                  <a href="https://www.linkedin.com/in/chathura-wimalasiri-b0637b1a1"><i class="bi bi-linkedin"></i></a>
                  <a href="https://github.com/chathurawimalasiri"><i class="bi bi-github"></i></a>
                </div>
              </div>
              <div class="member-info" align="center">
                <h4>Chathura Wimalasiri</h4>
                <span>E/18/402</span>
              </div>
            </div>
          </div>

      </div>
      <div class="row d-flex justify-content-center">

        <div class="section-title">
          <h2>Supervisors</h2>
        </div>
        
          <div class="col-lg-3 col-md-6" data-aos="fade-up" data-aos-delay="200">
            <div class="member">
              <div class="member-img">
                <img src="assets/img/team/isuru-nawinne.png" class="img-fluid" alt="">
                <div class="social">
                  <!-- <a href=""><i class="bi bi-twitter"></i></a> -->
                  <a href="https://www.linkedin.com/in/isuru-nawinne-73302833/"><i class="bi bi-linkedin"></i></a>
                </div>
              </div>
              <div class="member-info" align="center">
                <h4>Dr. Isuru Nawinne</h4>
              </div>
            </div>
          </div>

          <div class="col-lg-3 col-md-6" data-aos="fade-up" data-aos-delay="200">
            <div class="member">
              <div class="member-img">
                <img src="assets/img/team/mahanama-wickramasinghe.jpg" class="img-fluid" alt="">
                <div class="social">
                  <!-- <a href=""><i class="bi bi-twitter"></i></a> -->
                  <a href="https://www.linkedin.com/in/mahanama"><i class="bi bi-linkedin"></i></a>
                </div>
              </div>
              <div class="member-info" align="center">
                <h4>Dr. Mahanama Wickramasinghe</h4>
              </div>
            </div>
          </div>
        </div>

      </div>
    </section><!-- End Team Section -->


  </main><!-- End #main -->

  <!-- ======= Footer ======= -->
  <footer id="footer" data-aos="fade-up" data-aos-easing="ease-in-out" data-aos-duration="500">
  </footer><!-- End Footer -->

  <a href="#" class="back-to-top d-flex align-items-center justify-content-center"><i class="bi bi-arrow-up-short"></i></a>

  <!-- Vendor JS Files -->
  <script src="assets/vendor/purecounter/purecounter_vanilla.js"></script>
  <script src="assets/vendor/aos/aos.js"></script>
  <script src="assets/vendor/bootstrap/js/bootstrap.bundle.min.js"></script>
  <script src="assets/vendor/glightbox/js/glightbox.min.js"></script>
  <script src="assets/vendor/isotope-layout/isotope.pkgd.min.js"></script>
  <script src="assets/vendor/swiper/swiper-bundle.min.js"></script>
  <script src="assets/vendor/waypoints/noframework.waypoints.js"></script>
  <script src="assets/vendor/php-email-form/validate.js"></script>

  <!-- Template Main JS File -->
  <script src="assets/js/main.js"></script>

</body>

</html>