/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az75-809
+ date
Wed Sep 22 20:46:37 UTC 2021
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ sort
+ env
+ echo Starting:
Starting:
+ date +%s
+ export CACTUS_STARTTIME=1632343597
+ [ 1 = 1 ]
+ [ 0 -eq 0 ]
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.9.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.9.0
Compile date:      Sep 22 2021 (20:38:30)
Run date:          Sep 22 2021 (20:46:37+0000)
Run host:          fv-az75-809.ozjq2hgvjyiebjvorarhoiqszb.bx.internal.cloudapp.net (pid=105485)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.1.0, API version 0x20100
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: fv-az75-809
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=7120800KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=4c54973b-c8f8-a243-8a2f-9c1eb4e26a88, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/, OSName=Linux, OSRelease=5.8.0-1041-azure, OSVersion="#44~20.04.1-Ubuntu SMP Fri Aug 20 20:41:09 UTC 2021", HostName=fv-az75-809, Architecture=x86_64, hwlocVersion=2.1.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=7120800KB, CPUVendor=GenuineIntel, CPUFamilyNumber=6, CPUModelNumber=79, CPUModel="Intel(R) Xeon(R) CPU E5-2673 v4 @ 2.30GHz", CPUStepping=1)
    L3Cache L#0: (P#-1, size=51200KB, linesize=64, ways=20, Inclusive=1)
      L2Cache L#0: (P#-1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#0: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
      L2Cache L#1: (P#-1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#1: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#1: (P#1)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-1} P#{0-1}
    OpenMP thread 1: PU set L#{0-1} P#{0-1}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{1} P#{1}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 1 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 1 PUs
  Cache (unknown name) has type "unified" depth 2
    size 262144 linesize 64 associativity 8 stride 32768, for 1 PUs
  Cache (unknown name) has type "unified" depth 3
    size 52428800 linesize 64 associativity 20 stride 2621440, for 2 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00362785 sec
      iterations=10000000... time=0.0311224 sec
      iterations=100000000... time=0.31315 sec
      iterations=400000000... time=1.26601 sec
      iterations=400000000... time=0.938302 sec
      result: 2.44121 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00315915 sec
      iterations=10000000... time=0.0323846 sec
      iterations=100000000... time=0.320059 sec
      iterations=300000000... time=1.01151 sec
      result: 9.4908 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00218573 sec
      iterations=10000000... time=0.0217603 sec
      iterations=100000000... time=0.215689 sec
      iterations=500000000... time=1.04085 sec
      result: 7.68603 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000155902 sec
      iterations=10000... time=0.00145632 sec
      iterations=100000... time=0.0169763 sec
      iterations=1000000... time=0.155419 sec
      iterations=7000000... time=1.09273 sec
      result: 1.56104 nsec
    Read latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=0.000424205 sec
      iterations=10000... time=0.00466776 sec
      iterations=100000... time=0.0477969 sec
      iterations=1000000... time=0.485189 sec
      iterations=2000000... time=0.940116 sec
      iterations=4000000... time=1.89093 sec
      result: 4.72733 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=7e-07 sec
      iterations=10... time=3.1e-06 sec
      iterations=100... time=2.87e-05 sec
      iterations=1000... time=0.000284904 sec
      iterations=10000... time=0.00308624 sec
      iterations=100000... time=0.0300776 sec
      iterations=1000000... time=0.304157 sec
      iterations=4000000... time=1.2373 sec
      result: 79.4504 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=2.25e-05 sec
      iterations=10... time=4.2001e-05 sec
      iterations=100... time=0.000429406 sec
      iterations=1000... time=0.00432856 sec
      iterations=10000... time=0.0453211 sec
      iterations=100000... time=0.44739 sec
      iterations=200000... time=0.90945 sec
      iterations=400000... time=1.82657 sec
      result: 43.0552 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=3.8e-06 sec
      iterations=10000... time=2.86e-05 sec
      iterations=100000... time=0.000373705 sec
      iterations=1000000... time=0.00304934 sec
      iterations=10000000... time=0.0314512 sec
      iterations=100000000... time=0.328038 sec
      iterations=300000000... time=0.924504 sec
      iterations=600000000... time=1.88907 sec
      result: 0.393557 nsec
    Write latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=2.1e-05 sec
      iterations=10000... time=0.000174903 sec
      iterations=100000... time=0.00176402 sec
      iterations=1000000... time=0.0197269 sec
      iterations=10000000... time=0.193781 sec
      iterations=60000000... time=1.14086 sec
      result: 2.37679 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=6e-07 sec
      iterations=10... time=3.2e-06 sec
      iterations=100... time=2.8801e-05 sec
      iterations=1000... time=0.000284604 sec
      iterations=10000... time=0.00325634 sec
      iterations=100000... time=0.0338909 sec
      iterations=1000000... time=0.336506 sec
      iterations=3000000... time=1.02485 sec
      result: 71.9402 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=2.62e-05 sec
      iterations=10... time=0.000103702 sec
      iterations=100... time=0.000879812 sec
      iterations=1000... time=0.00944923 sec
      iterations=10000... time=0.0972454 sec
      iterations=100000... time=0.93583 sec
      iterations=200000... time=1.90211 sec
      result: 20.6726 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=1.52e-05 sec
      iterations=10... time=0.000239503 sec
      iterations=100... time=0.00248733 sec
      iterations=1000... time=0.0265822 sec
      iterations=10000... time=0.249559 sec
      iterations=40000... time=0.997573 sec
      iterations=80000... time=2.00809 sec
      result: 0.0688415 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 1*23^3 grid points, 1*194672 bytes):
      iterations=1... time=3.14e-05 sec
      iterations=10... time=0.000394505 sec
      iterations=100... time=0.00387785 sec
      iterations=1000... time=0.0436207 sec
      iterations=10000... time=0.426355 sec
      iterations=30000... time=1.28564 sec
      result: 0.283914 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*135^3 grid points, 1*39366000 bytes):
      iterations=1... time=0.00539357 sec
      iterations=10... time=0.0637222 sec
      iterations=100... time=0.648482 sec
      iterations=200... time=1.27573 sec
      result: 0.385721 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00331654 sec
      iterations=10000000... time=0.0325367 sec
      iterations=100000000... time=0.326004 sec
      iterations=300000000... time=0.986177 sec
      iterations=600000000... time=1.92399 sec
      iterations=600000000... time=1.43001 sec
      result: 2.42923 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00346749 sec
      iterations=10000000... time=0.0345212 sec
      iterations=100000000... time=0.328246 sec
      iterations=300000000... time=1.01732 sec
      result: 9.43655 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00217448 sec
      iterations=10000000... time=0.0212638 sec
      iterations=100000000... time=0.220721 sec
      iterations=500000000... time=1.07 sec
      result: 7.47663 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000157802 sec
      iterations=10000... time=0.00146752 sec
      iterations=100000... time=0.0161959 sec
      iterations=1000000... time=0.159788 sec
      iterations=7000000... time=1.14775 sec
      result: 1.63964 nsec
    Read latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=0.000600407 sec
      iterations=10000... time=0.00566852 sec
      iterations=100000... time=0.0554015 sec
      iterations=1000000... time=0.541799 sec
      iterations=2000000... time=1.07183 sec
      result: 5.35917 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=8e-07 sec
      iterations=10... time=3.2e-06 sec
      iterations=100... time=2.885e-05 sec
      iterations=1000... time=0.000337505 sec
      iterations=10000... time=0.00370815 sec
      iterations=100000... time=0.0328886 sec
      iterations=1000000... time=0.31022 sec
      iterations=4000000... time=1.30414 sec
      result: 75.3784 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=6.65e-06 sec
      iterations=10... time=4.9951e-05 sec
      iterations=100... time=0.000572858 sec
      iterations=1000... time=0.00547217 sec
      iterations=10000... time=0.0555127 sec
      iterations=100000... time=0.544792 sec
      iterations=200000... time=1.10239 sec
      result: 35.6694 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=4.4e-06 sec
      iterations=10000... time=3.0351e-05 sec
      iterations=100000... time=0.000317804 sec
      iterations=1000000... time=0.00317574 sec
      iterations=10000000... time=0.0326163 sec
      iterations=100000000... time=0.319098 sec
      iterations=300000000... time=0.951872 sec
      iterations=600000000... time=1.90364 sec
      result: 0.396592 nsec
    Write latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=2.14e-05 sec
      iterations=10000... time=0.000185852 sec
      iterations=100000... time=0.00184773 sec
      iterations=1000000... time=0.0194466 sec
      iterations=10000000... time=0.199942 sec
      iterations=60000000... time=1.19038 sec
      result: 2.47995 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=1e-06 sec
      iterations=10... time=3.45e-06 sec
      iterations=100... time=2.895e-05 sec
      iterations=1000... time=0.000460305 sec
      iterations=10000... time=0.00342215 sec
      iterations=100000... time=0.0315478 sec
      iterations=1000000... time=0.321725 sec
      iterations=3000000... time=0.989278 sec
      iterations=6000000... time=1.99169 sec
      result: 74.0355 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=9.2e-06 sec
      iterations=10... time=9.2402e-05 sec
      iterations=100... time=0.00117976 sec
      iterations=1000... time=0.00946227 sec
      iterations=10000... time=0.0945932 sec
      iterations=100000... time=0.995896 sec
      iterations=200000... time=1.945 sec
      result: 20.2168 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 2*9^3 grid points, 2*11664 bytes):
      iterations=1... time=5.7005e-06 sec
      iterations=10... time=2.825e-05 sec
      iterations=100... time=0.000522556 sec
      iterations=1000... time=0.00319679 sec
      iterations=10000... time=0.0301695 sec
      iterations=100000... time=0.290277 sec
      iterations=400000... time=1.1842 sec
      result: 0.246243 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 2*18^3 grid points, 2*93312 bytes):
      iterations=1... time=1.545e-05 sec
      iterations=10... time=0.000128851 sec
      iterations=100... time=0.00129462 sec
      iterations=1000... time=0.0140384 sec
      iterations=10000... time=0.143063 sec
      iterations=80000... time=1.14612 sec
      result: 0.407077 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*135^3 grid points, 1*39366000 bytes):
      iterations=1... time=0.00191308 sec
      iterations=10... time=0.0179129 sec
      iterations=100... time=0.167151 sec
      iterations=700... time=1.22035 sec
      result: 1.41129 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 1 x 1 x 1
INFO (PUGH):   Local load: 1000   [10 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Wed Sep 22 20:47:42 UTC 2021
+ echo Done.
Done.
  Elapsed time: 65.2 s
