--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

F:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml Controller.twx Controller.ncd -o Controller.twr
Controller.pcf -ucf Controller.ucf

Design file:              Controller.ncd
Physical constraint file: Controller.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
RST         |    3.435(R)|   -0.251(R)|CLK_BUFGP         |   0.000|
SW<0>       |    3.338(R)|   -1.439(R)|CLK_BUFGP         |   0.000|
SW<1>       |    3.033(R)|   -1.195(R)|CLK_BUFGP         |   0.000|
SW<2>       |    2.507(R)|   -0.774(R)|CLK_BUFGP         |   0.000|
SW<3>       |    3.598(R)|   -1.647(R)|CLK_BUFGP         |   0.000|
SW<4>       |    2.995(R)|   -1.171(R)|CLK_BUFGP         |   0.000|
SW<5>       |    3.242(R)|   -1.369(R)|CLK_BUFGP         |   0.000|
SW<6>       |    3.290(R)|   -1.409(R)|CLK_BUFGP         |   0.000|
SW<7>       |    2.305(R)|   -0.621(R)|CLK_BUFGP         |   0.000|
SW<8>       |    3.160(R)|   -1.303(R)|CLK_BUFGP         |   0.000|
SW<9>       |    2.559(R)|   -0.822(R)|CLK_BUFGP         |   0.000|
SW<10>      |    2.203(R)|   -0.531(R)|CLK_BUFGP         |   0.000|
SW<11>      |    2.109(R)|   -0.456(R)|CLK_BUFGP         |   0.000|
SW<12>      |    2.651(R)|   -0.894(R)|CLK_BUFGP         |   0.000|
SW<13>      |    1.798(R)|   -0.212(R)|CLK_BUFGP         |   0.000|
SW<14>      |    1.632(R)|   -0.078(R)|CLK_BUFGP         |   0.000|
SW<15>      |    1.742(R)|   -0.165(R)|CLK_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
Led<0>      |   12.670(R)|CLK_BUFGP         |   0.000|
Led<1>      |   11.860(R)|CLK_BUFGP         |   0.000|
Led<2>      |   13.905(R)|CLK_BUFGP         |   0.000|
Led<3>      |   12.319(R)|CLK_BUFGP         |   0.000|
Led<4>      |   12.819(R)|CLK_BUFGP         |   0.000|
Led<5>      |   13.572(R)|CLK_BUFGP         |   0.000|
Led<6>      |   13.126(R)|CLK_BUFGP         |   0.000|
Light<0>    |    9.430(R)|CLK_BUFGP         |   0.000|
Light<1>    |    9.238(R)|CLK_BUFGP         |   0.000|
Light<2>    |    9.481(R)|CLK_BUFGP         |   0.000|
Light<3>    |   10.101(R)|CLK_BUFGP         |   0.000|
Light<4>    |   10.036(R)|CLK_BUFGP         |   0.000|
Light<5>    |   10.089(R)|CLK_BUFGP         |   0.000|
Light<6>    |    9.977(R)|CLK_BUFGP         |   0.000|
Light<7>    |   10.416(R)|CLK_BUFGP         |   0.000|
Light<8>    |    9.657(R)|CLK_BUFGP         |   0.000|
Light<9>    |    9.897(R)|CLK_BUFGP         |   0.000|
Light<10>   |   10.225(R)|CLK_BUFGP         |   0.000|
Light<11>   |   10.449(R)|CLK_BUFGP         |   0.000|
Light<12>   |    9.908(R)|CLK_BUFGP         |   0.000|
Light<13>   |    9.815(R)|CLK_BUFGP         |   0.000|
Light<14>   |   10.473(R)|CLK_BUFGP         |   0.000|
Light<15>   |    9.856(R)|CLK_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    2.982|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Oct 28 18:50:32 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 171 MB



