

================================================================
== Synthesis Summary Report of 'dft'
================================================================
+ General Information: 
    * Date:           Sat Dec 14 16:29:01 2024
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        dft_opt1_hls
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+---------+---------+-----------+-----------+-----+
    |                     Modules                     | Issue|      | Latency |  Latency  | Iteration|         |  Trip |          |         |         |           |           |     |
    |                     & Loops                     | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count | Pipelined|  BRAM   |   DSP   |     FF    |    LUT    | URAM|
    +-------------------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+---------+---------+-----------+-----------+-----+
    |+ dft                                            |     -|  0.00|   524576|  5.246e+06|         -|   524577|      -|        no|   6 (2%)|  14 (6%)|  2582 (2%)|  2622 (4%)|    -|
    | + dft_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_25_2  |     -|  0.00|   524312|  5.243e+06|         -|   524312|      -|        no|  2 (~0%)|  14 (6%)|  2293 (2%)|  2354 (4%)|    -|
    |  o VITIS_LOOP_20_1_VITIS_LOOP_25_2              |    II|  7.30|   524310|  5.243e+06|        31|        8|  65536|       yes|        -|        -|          -|          -|    -|
    | + dft_Pipeline_VITIS_LOOP_39_3                  |     -|  2.10|      261|  2.610e+03|         -|      261|      -|        no|        -|        -|  283 (~0%)|   95 (~0%)|    -|
    |  o VITIS_LOOP_39_3                              |     -|  7.30|      259|  2.590e+03|         5|        1|    256|       yes|        -|        -|          -|          -|    -|
    +-------------------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+---------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+---------------------+----------+
| Interface           | Bitwidth |
+---------------------+----------+
| imag_input_address0 | 8        |
| imag_input_d0       | 32       |
| imag_input_q0       | 32       |
| real_input_address0 | 8        |
| real_input_d0       | 32       |
| real_input_q0       | 32       |
+---------------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+------------+-----------+----------+
| Argument   | Direction | Datatype |
+------------+-----------+----------+
| real_input | inout     | float*   |
| imag_input | inout     | float*   |
+------------+-----------+----------+

* SW-to-HW Mapping
+------------+---------------------+---------+----------+
| Argument   | HW Interface        | HW Type | HW Usage |
+------------+---------------------+---------+----------+
| real_input | real_input_address0 | port    | offset   |
| real_input | real_input_ce0      | port    |          |
| real_input | real_input_we0      | port    |          |
| real_input | real_input_d0       | port    |          |
| real_input | real_input_q0       | port    |          |
| imag_input | imag_input_address0 | port    | offset   |
| imag_input | imag_input_ce0      | port    |          |
| imag_input | imag_input_we0      | port    |          |
| imag_input | imag_input_d0       | port    |          |
| imag_input | imag_input_q0       | port    |          |
+------------+---------------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+-------------------------------------------------+-----+--------+------------+------+---------+---------+
| Name                                            | DSP | Pragma | Variable   | Op   | Impl    | Latency |
+-------------------------------------------------+-----+--------+------------+------+---------+---------+
| + dft                                           | 14  |        |            |      |         |         |
|  + dft_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_25_2 | 14  |        |            |      |         |         |
|    add_ln20_fu_209_p2                           | -   |        | add_ln20   | add  | fabric  | 0       |
|    add_ln20_1_fu_235_p2                         | -   |        | add_ln20_1 | add  | fabric  | 0       |
|    mul_8s_8s_8_1_1_U4                           | -   |        | table_idx  | mul  | auto    | 0       |
|    dmul_64ns_64ns_64_7_max_dsp_1_U3             | 11  |        | mul        | dmul | maxdsp  | 6       |
|    dmul_64ns_64ns_64_7_max_dsp_1_U3             | 11  |        | mul1       | dmul | maxdsp  | 6       |
|    dadddsub_64ns_64ns_64_7_full_dsp_1_U2        | 3   |        | sub        | dsub | fulldsp | 6       |
|    dadddsub_64ns_64ns_64_7_full_dsp_1_U2        | 3   |        | add        | dsub | fulldsp | 6       |
|    dmul_64ns_64ns_64_7_max_dsp_1_U3             | 11  |        | mul2       | dmul | maxdsp  | 6       |
|    dmul_64ns_64ns_64_7_max_dsp_1_U3             | 11  |        | mul3       | dmul | maxdsp  | 6       |
|    dadddsub_64ns_64ns_64_7_full_dsp_1_U2        | 3   |        | add1       | dsub | fulldsp | 6       |
|    dadddsub_64ns_64ns_64_7_full_dsp_1_U2        | 3   |        | add2       | dsub | fulldsp | 6       |
|    add_ln25_fu_282_p2                           | -   |        | add_ln25   | add  | fabric  | 0       |
|  + dft_Pipeline_VITIS_LOOP_39_3                 | 0   |        |            |      |         |         |
|    add_ln39_fu_116_p2                           | -   |        | add_ln39   | add  | fabric  | 0       |
+-------------------------------------------------+-----+--------+------------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
+-------------------------------------------------+------+------+--------+------------------------+---------+------+---------+
| Name                                            | BRAM | URAM | Pragma | Variable               | Storage | Impl | Latency |
+-------------------------------------------------+------+------+--------+------------------------+---------+------+---------+
| + dft                                           | 6    | 0    |        |                        |         |      |         |
|   freq_real_U                                   | 4    | -    |        | freq_real              | ram_1p  | auto | 1       |
|   freq_imag_U                                   | 4    | -    |        | freq_imag              | ram_1p  | auto | 1       |
|  + dft_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_25_2 | 2    | 0    |        |                        |         |      |         |
|    cos_coefficients_table_U                     | 1    | -    |        | cos_coefficients_table | rom_1p  | auto | 1       |
|    sin_coefficients_table_U                     | 1    | -    |        | sin_coefficients_table | rom_1p  | auto | 1       |
+-------------------------------------------------+------+------+--------+------------------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
  No pragmas found

