Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 68a6928b8e85482c87cfe178a0983b0f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_func_synth xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/seankent/bluejay/vivado/bluejay/bluejay.sim/sim_1/synth/func/xsim/tb_func_synth.v" Line 921. Module blk_mem_gen_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/seankent/bluejay/vivado/bluejay/bluejay.sim/sim_1/synth/func/xsim/tb_func_synth.v" Line 100033. Module blk_mem_gen_0_blk_mem_gen_v8_4_4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/GND.v" Line 24. Module GND has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/seankent/bluejay/vivado/bluejay/bluejay.sim/sim_1/synth/func/xsim/tb_func_synth.v" Line 100382. Module blk_mem_gen_0_blk_mem_gen_v8_4_4_synth has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/seankent/bluejay/vivado/bluejay/bluejay.sim/sim_1/synth/func/xsim/tb_func_synth.v" Line 100002. Module blk_mem_gen_0_blk_mem_gen_top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/seankent/bluejay/vivado/bluejay/bluejay.sim/sim_1/synth/func/xsim/tb_func_synth.v" Line 97714. Module blk_mem_gen_0_blk_mem_gen_generic_cstr has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/seankent/bluejay/vivado/bluejay/bluejay.sim/sim_1/synth/func/xsim/tb_func_synth.v" Line 97794. Module blk_mem_gen_0_blk_mem_gen_prim_width has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/seankent/bluejay/vivado/bluejay/bluejay.sim/sim_1/synth/func/xsim/tb_func_synth.v" Line 98042. Module blk_mem_gen_0_blk_mem_gen_prim_wrapper_init has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/RAMB36E1.v" Line 74. Module RAMB36E1(DOA_REG=1,INIT_00=256'b0110110010001110010011000100110011011100110111,RDADDR_COLLISION_HWCONFIG="PERFORMANCE",READ_WIDTH_A=9,READ_WIDTH_B=9,RSTREG_PRIORITY_A="REGCE",RSTREG_PRIORITY_B="REGCE",WRITE_WIDTH_A=9,WRITE_WIDTH_B=9) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/RAMB36E1.v" Line 1447. Module RB36_INTERNAL_VLOG(DOA_REG=1,RDADDR_COLLISION_HWCONFIG="PERFORMANCE",READ_WIDTH_A=9,READ_WIDTH_B=9,RSTREG_PRIORITY_A="REGCE",RSTREG_PRIORITY_B="REGCE",WRITE_WIDTH_A=9,WRITE_WIDTH_B=9,INIT_00=256'b0110110010001110010011000100110011011100110111) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/seankent/bluejay/vivado/bluejay/bluejay.sim/sim_1/synth/func/xsim/tb_func_synth.v" Line 97825. Module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/seankent/bluejay/vivado/bluejay/bluejay.sim/sim_1/synth/func/xsim/tb_func_synth.v" Line 98287. Module blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/RAMB36E1.v" Line 74. Module RAMB36E1(DOA_REG=1,INIT_00=256'b01100000000011000101000001100001011010000101,RDADDR_COLLISION_HWCONFIG="PERFORMANCE",READ_WIDTH_A=9,READ_WIDTH_B=9,RSTREG_PRIORITY_A="REGCE",RSTREG_PRIORITY_B="REGCE",WRITE_WIDTH_A=9,WRITE_WIDTH_B=9) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/RAMB36E1.v" Line 1447. Module RB36_INTERNAL_VLOG(DOA_REG=1,RDADDR_COLLISION_HWCONFIG="PERFORMANCE",READ_WIDTH_A=9,READ_WIDTH_B=9,RSTREG_PRIORITY_A="REGCE",RSTREG_PRIORITY_B="REGCE",WRITE_WIDTH_A=9,WRITE_WIDTH_B=9,INIT_00=256'b01100000000011000101000001100001011010000101) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/seankent/bluejay/vivado/bluejay/bluejay.sim/sim_1/synth/func/xsim/tb_func_synth.v" Line 97856. Module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/seankent/bluejay/vivado/bluejay/bluejay.sim/sim_1/synth/func/xsim/tb_func_synth.v" Line 98532. Module blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/RAMB36E1.v" Line 74. Module RAMB36E1(DOA_REG=1,INIT_00=256'b01101011010111110101111101100011110100000000,RDADDR_COLLISION_HWCONFIG="PERFORMANCE",READ_WIDTH_A=9,READ_WIDTH_B=9,RSTREG_PRIORITY_A="REGCE",RSTREG_PRIORITY_B="REGCE",WRITE_WIDTH_A=9,WRITE_WIDTH_B=9) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/RAMB36E1.v" Line 1447. Module RB36_INTERNAL_VLOG(DOA_REG=1,RDADDR_COLLISION_HWCONFIG="PERFORMANCE",READ_WIDTH_A=9,READ_WIDTH_B=9,RSTREG_PRIORITY_A="REGCE",RSTREG_PRIORITY_B="REGCE",WRITE_WIDTH_A=9,WRITE_WIDTH_B=9,INIT_00=256'b01101011010111110101111101100011110100000000) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/seankent/bluejay/vivado/bluejay/bluejay.sim/sim_1/synth/func/xsim/tb_func_synth.v" Line 97887. Module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/seankent/bluejay/vivado/bluejay/bluejay.sim/sim_1/synth/func/xsim/tb_func_synth.v" Line 98777. Module blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/RAMB36E1.v" Line 74. Module RAMB36E1(DOA_REG=1,INIT_00=256'b0100100000000000000001111111111110000000000000000,RDADDR_COLLISION_HWCONFIG="PERFORMANCE",READ_WIDTH_A=9,READ_WIDTH_B=9,RSTREG_PRIORITY_A="REGCE",RSTREG_PRIORITY_B="REGCE",WRITE_WIDTH_A=9,WRITE_WIDTH_B=9) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/RAMB36E1.v" Line 1447. Module RB36_INTERNAL_VLOG(DOA_REG=1,RDADDR_COLLISION_HWCONFIG="PERFORMANCE",READ_WIDTH_A=9,READ_WIDTH_B=9,RSTREG_PRIORITY_A="REGCE",RSTREG_PRIORITY_B="REGCE",WRITE_WIDTH_A=9,WRITE_WIDTH_B=9,INIT_00=256'b0100100000000000000001111111111110000000000000000) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/seankent/bluejay/vivado/bluejay/bluejay.sim/sim_1/synth/func/xsim/tb_func_synth.v" Line 97918. Module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized3 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/seankent/bluejay/vivado/bluejay/bluejay.sim/sim_1/synth/func/xsim/tb_func_synth.v" Line 99022. Module blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized3 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/RAMB36E1.v" Line 74. Module RAMB36E1(DOA_REG=1,INIT_00=256'b011011110011011110010011111000110001101110010011,RDADDR_COLLISION_HWCONFIG="PERFORMANCE",READ_WIDTH_A=9,READ_WIDTH_B=9,RSTREG_PRIORITY_A="REGCE",RSTREG_PRIORITY_B="REGCE",WRITE_WIDTH_A=9,WRITE_WIDTH_B=9) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/RAMB36E1.v" Line 1447. Module RB36_INTERNAL_VLOG(DOA_REG=1,RDADDR_COLLISION_HWCONFIG="PERFORMANCE",READ_WIDTH_A=9,READ_WIDTH_B=9,RSTREG_PRIORITY_A="REGCE",RSTREG_PRIORITY_B="REGCE",WRITE_WIDTH_A=9,WRITE_WIDTH_B=9,INIT_00=256'b011011110011011110010011111000110001101110010011) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/seankent/bluejay/vivado/bluejay/bluejay.sim/sim_1/synth/func/xsim/tb_func_synth.v" Line 97949. Module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/seankent/bluejay/vivado/bluejay/bluejay.sim/sim_1/synth/func/xsim/tb_func_synth.v" Line 99267. Module blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/RAMB36E1.v" Line 74. Module RAMB36E1(DOA_REG=1,INIT_00=256'b0111100000001011011110101000111100000011000000101,RDADDR_COLLISION_HWCONFIG="PERFORMANCE",READ_WIDTH_A=9,READ_WIDTH_B=9,RSTREG_PRIORITY_A="REGCE",RSTREG_PRIORITY_B="REGCE",WRITE_WIDTH_A=9,WRITE_WIDTH_B=9) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/RAMB36E1.v" Line 1447. Module RB36_INTERNAL_VLOG(DOA_REG=1,RDADDR_COLLISION_HWCONFIG="PERFORMANCE",READ_WIDTH_A=9,READ_WIDTH_B=9,RSTREG_PRIORITY_A="REGCE",RSTREG_PRIORITY_B="REGCE",WRITE_WIDTH_A=9,WRITE_WIDTH_B=9,INIT_00=256'b0111100000001011011110101000111100000011000000101) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/seankent/bluejay/vivado/bluejay/bluejay.sim/sim_1/synth/func/xsim/tb_func_synth.v" Line 97980. Module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized5 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/seankent/bluejay/vivado/bluejay/bluejay.sim/sim_1/synth/func/xsim/tb_func_synth.v" Line 99512. Module blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized5 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/RAMB36E1.v" Line 74. Module RAMB36E1(DOA_REG=1,INIT_00=256'b010111110011110100010101110000000000011000000000,RDADDR_COLLISION_HWCONFIG="PERFORMANCE",READ_WIDTH_A=9,READ_WIDTH_B=9,RSTREG_PRIORITY_A="REGCE",RSTREG_PRIORITY_B="REGCE",WRITE_WIDTH_A=9,WRITE_WIDTH_B=9) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/RAMB36E1.v" Line 1447. Module RB36_INTERNAL_VLOG(DOA_REG=1,RDADDR_COLLISION_HWCONFIG="PERFORMANCE",READ_WIDTH_A=9,READ_WIDTH_B=9,RSTREG_PRIORITY_A="REGCE",RSTREG_PRIORITY_B="REGCE",WRITE_WIDTH_A=9,WRITE_WIDTH_B=9,INIT_00=256'b010111110011110100010101110000000000011000000000) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/seankent/bluejay/vivado/bluejay/bluejay.sim/sim_1/synth/func/xsim/tb_func_synth.v" Line 98011. Module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized6 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/seankent/bluejay/vivado/bluejay/bluejay.sim/sim_1/synth/func/xsim/tb_func_synth.v" Line 99757. Module blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized6 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/RAMB36E1.v" Line 74. Module RAMB36E1(DOA_REG=1,INIT_00=256'b0111111100000000000000000111111101001000000000000,RDADDR_COLLISION_HWCONFIG="PERFORMANCE",READ_WIDTH_A=9,READ_WIDTH_B=9,RSTREG_PRIORITY_A="REGCE",RSTREG_PRIORITY_B="REGCE",WRITE_WIDTH_A=9,WRITE_WIDTH_B=9) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/RAMB36E1.v" Line 1447. Module RB36_INTERNAL_VLOG(DOA_REG=1,RDADDR_COLLISION_HWCONFIG="PERFORMANCE",READ_WIDTH_A=9,READ_WIDTH_B=9,RSTREG_PRIORITY_A="REGCE",RSTREG_PRIORITY_B="REGCE",WRITE_WIDTH_A=9,WRITE_WIDTH_B=9,INIT_00=256'b0111111100000000000000000111111101001000000000000) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/seankent/bluejay/vivado/bluejay/bluejay.sim/sim_1/synth/func/xsim/tb_func_synth.v" Line 100416. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.d_flip_flop(WIDTH=64)
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.arithmetic_logic_unit
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.d_flip_flop(RESET_VALUE=1'b0)
Compiling module xil_defaultlib.d_flip_flop(WIDTH=62,RESET_VALUE...
Compiling module xil_defaultlib.d_flip_flop
Compiling module xil_defaultlib.d_flip_flop(WIDTH=64,RESET_VALUE...
Compiling module xil_defaultlib.d_flip_flop(WIDTH=63,RESET_VALUE...
Compiling module xil_defaultlib.control_and_status_registers
Compiling module xil_defaultlib.d_flip_flop(WIDTH=8,RESET_VALUE=...
Compiling module xil_defaultlib.d_flip_flop(WIDTH=64,RESET_VALUE...
Compiling module xil_defaultlib.d_flip_flop(WIDTH=32)
Compiling module xil_defaultlib.central_processing_unit
Compiling module xil_defaultlib.physical_memory_attribute_checke...
Compiling module xil_defaultlib.d_flip_flop(WIDTH=40)
Compiling module xil_defaultlib.d_flip_flop(WIDTH=2)
Compiling module xil_defaultlib.d_flip_flop(WIDTH=4,RESET_VALUE=...
Compiling module xil_defaultlib.memory_management_unit
Compiling module xil_defaultlib.d_flip_flop(WIDTH=3,RESET_VALUE=...
Compiling module xil_defaultlib.memory_controller
Compiling module xil_defaultlib.sr_flip_flop
Compiling module xil_defaultlib.platform_level_interrupt_control...
Compiling module xil_defaultlib.d_flip_flop(WIDTH=32,RESET_VALUE...
Compiling module xil_defaultlib.platform_level_interrupt_control...
Compiling module xil_defaultlib.d_flip_flop(WIDTH=2,RESET_VALUE=...
Compiling module xil_defaultlib.platform_level_interrupt_control...
Compiling module xil_defaultlib.platform_level_interrupt_control...
Compiling module xil_defaultlib.machine_timer_registers
Compiling module xil_defaultlib.physical_memory_attribute_regist...
Compiling module xil_defaultlib.d_flip_flop(WIDTH=8)
Compiling module xil_defaultlib.general_purpose_input_output
Compiling module xil_defaultlib.bus__decoder
Compiling module xil_defaultlib.bus__multiplexor
Compiling module xil_defaultlib.bus
Compiling module xil_defaultlib.jay
Compiling module unisims_ver.GND
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_prim_w...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_generi...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_top
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_v8_4_4...
Compiling module xil_defaultlib.blk_mem_gen_0_blk_mem_gen_v8_4_4
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_func_synth
