--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml my_reg.twx my_reg.ncd -o my_reg.twr my_reg.pcf -ucf
my_reg.ucf

Design file:              my_reg.ncd
Physical constraint file: my_reg.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock ck
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
X<0>        |    0.341(R)|    1.024(R)|ck_BUFGP          |   0.000|
X<1>        |    1.225(R)|    0.311(R)|ck_BUFGP          |   0.000|
X<2>        |    0.789(R)|    0.665(R)|ck_BUFGP          |   0.000|
X<3>        |    2.386(R)|   -0.612(R)|ck_BUFGP          |   0.000|
en          |    2.426(R)|    0.244(R)|ck_BUFGP          |   0.000|
------------+------------+------------+------------------+--------+

Clock ck to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
Z<0>        |    6.052(R)|ck_BUFGP          |   0.000|
Z<1>        |    6.034(R)|ck_BUFGP          |   0.000|
Z<2>        |    6.051(R)|ck_BUFGP          |   0.000|
Z<3>        |    6.051(R)|ck_BUFGP          |   0.000|
------------+------------+------------------+--------+


Analysis completed Tue Sep 23 14:26:29 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 149 MB



