{
  "family": "STM32F4",
  "architecture": "arm-cortex-m4",
  "vendor": "Unknown",
  "mcus": {
    "STM32F410": {
      "flash": {
        "size_kb": 64,
        "base_address": "0x08000000",
        "page_size_kb": 1
      },
      "ram": {
        "size_kb": 20,
        "base_address": "0x20000000"
      },
      "peripherals": {
        "ADC": {
          "instances": [
            {
              "name": "ADC_Common",
              "base": "0x40012300"
            },
            {
              "name": "ADC1",
              "base": "0x40012000",
              "irq": 18
            }
          ],
          "registers": {
            "CSR": {
              "offset": "0x00",
              "size": 32,
              "description": "ADC Common status register"
            },
            "CCR": {
              "offset": "0x04",
              "size": 32,
              "description": "ADC common control register"
            }
          },
          "bits": {
            "CSR": {
              "OVR3": {
                "bit": 21,
                "description": "Overrun flag of ADC3"
              },
              "STRT3": {
                "bit": 20,
                "description": "Regular channel Start flag of ADC\n              3"
              },
              "JSTRT3": {
                "bit": 19,
                "description": "Injected channel Start flag of ADC\n              3"
              },
              "JEOC3": {
                "bit": 18,
                "description": "Injected channel end of conversion of\n              ADC 3"
              },
              "EOC3": {
                "bit": 17,
                "description": "End of conversion of ADC 3"
              },
              "AWD3": {
                "bit": 16,
                "description": "Analog watchdog flag of ADC\n              3"
              },
              "OVR2": {
                "bit": 13,
                "description": "Overrun flag of ADC 2"
              },
              "STRT2": {
                "bit": 12,
                "description": "Regular channel Start flag of ADC\n              2"
              },
              "JSTRT2": {
                "bit": 11,
                "description": "Injected channel Start flag of ADC\n              2"
              },
              "JEOC2": {
                "bit": 10,
                "description": "Injected channel end of conversion of\n              ADC 2"
              },
              "EOC2": {
                "bit": 9,
                "description": "End of conversion of ADC 2"
              },
              "AWD2": {
                "bit": 8,
                "description": "Analog watchdog flag of ADC\n              2"
              },
              "OVR1": {
                "bit": 5,
                "description": "Overrun flag of ADC 1"
              },
              "STRT1": {
                "bit": 4,
                "description": "Regular channel Start flag of ADC\n              1"
              },
              "JSTRT1": {
                "bit": 3,
                "description": "Injected channel Start flag of ADC\n              1"
              },
              "JEOC1": {
                "bit": 2,
                "description": "Injected channel end of conversion of\n              ADC 1"
              },
              "EOC1": {
                "bit": 1,
                "description": "End of conversion of ADC 1"
              },
              "AWD1": {
                "bit": 0,
                "description": "Analog watchdog flag of ADC\n              1"
              }
            },
            "CCR": {
              "TSVREFE": {
                "bit": 23,
                "description": "Temperature sensor and VREFINT\n              enable"
              },
              "VBATE": {
                "bit": 22,
                "description": "VBAT enable"
              },
              "ADCPRE": {
                "bit": 16,
                "description": "ADC prescaler",
                "width": 2
              },
              "DMA": {
                "bit": 14,
                "description": "Direct memory access mode for multi ADC\n              mode",
                "width": 2
              },
              "DDS": {
                "bit": 13,
                "description": "DMA disable selection for multi-ADC\n              mode"
              },
              "DELAY": {
                "bit": 8,
                "description": "Delay between 2 sampling\n              phases",
                "width": 4
              }
            }
          }
        },
        "CRC": {
          "instances": [
            {
              "name": "CRC",
              "base": "0x40023000"
            }
          ],
          "registers": {
            "DR": {
              "offset": "0x00",
              "size": 32,
              "description": "Data register"
            },
            "IDR": {
              "offset": "0x04",
              "size": 32,
              "description": "Independent Data register"
            },
            "CR": {
              "offset": "0x08",
              "size": 32,
              "description": "Control register"
            }
          },
          "bits": {
            "DR": {
              "DR": {
                "bit": 0,
                "description": "Data Register",
                "width": 32
              }
            },
            "IDR": {
              "IDR": {
                "bit": 0,
                "description": "Independent Data register",
                "width": 8
              }
            },
            "CR": {
              "CR": {
                "bit": 0,
                "description": "Control regidter"
              }
            }
          }
        },
        "DBG": {
          "instances": [
            {
              "name": "DBG",
              "base": "0xE0042000"
            }
          ],
          "registers": {
            "DBGMCU_IDCODE": {
              "offset": "0x00",
              "size": 32,
              "description": "IDCODE"
            },
            "DBGMCU_CR": {
              "offset": "0x04",
              "size": 32,
              "description": "Control Register"
            },
            "DBGMCU_APB1_FZ": {
              "offset": "0x08",
              "size": 32,
              "description": "Debug MCU APB1 Freeze registe"
            },
            "DBGMCU_APB2_FZ": {
              "offset": "0x0C",
              "size": 32,
              "description": "Debug MCU APB2 Freeze registe"
            }
          },
          "bits": {
            "DBGMCU_IDCODE": {
              "DEV_ID": {
                "bit": 0,
                "description": "DEV_ID",
                "width": 12
              },
              "REV_ID": {
                "bit": 16,
                "description": "REV_ID",
                "width": 16
              }
            },
            "DBGMCU_CR": {
              "DBG_SLEEP": {
                "bit": 0,
                "description": "DBG_SLEEP"
              },
              "DBG_STOP": {
                "bit": 1,
                "description": "DBG_STOP"
              },
              "DBG_STANDBY": {
                "bit": 2,
                "description": "DBG_STANDBY"
              },
              "TRACE_IOEN": {
                "bit": 5,
                "description": "TRACE_IOEN"
              },
              "TRACE_MODE": {
                "bit": 6,
                "description": "TRACE_MODE",
                "width": 2
              }
            },
            "DBGMCU_APB1_FZ": {
              "DBG_TIM2_STOP": {
                "bit": 0,
                "description": "DBG_TIM2_STOP"
              },
              "DBG_TIM3_STOP": {
                "bit": 1,
                "description": "DBG_TIM3 _STOP"
              },
              "DBG_TIM4_STOP": {
                "bit": 2,
                "description": "DBG_TIM4_STOP"
              },
              "DBG_TIM5_STOP": {
                "bit": 3,
                "description": "DBG_TIM5_STOP"
              },
              "DBG_RTC_Stop": {
                "bit": 10,
                "description": "RTC stopped when Core is\n              halted"
              },
              "DBG_WWDG_STOP": {
                "bit": 11,
                "description": "DBG_WWDG_STOP"
              },
              "DBG_IWDEG_STOP": {
                "bit": 12,
                "description": "DBG_IWDEG_STOP"
              },
              "DBG_I2C1_SMBUS_TIMEOUT": {
                "bit": 21,
                "description": "DBG_J2C1_SMBUS_TIMEOUT"
              },
              "DBG_I2C2_SMBUS_TIMEOUT": {
                "bit": 22,
                "description": "DBG_J2C2_SMBUS_TIMEOUT"
              },
              "DBG_I2C3SMBUS_TIMEOUT": {
                "bit": 23,
                "description": "DBG_J2C3SMBUS_TIMEOUT"
              }
            },
            "DBGMCU_APB2_FZ": {
              "DBG_TIM1_STOP": {
                "bit": 0,
                "description": "TIM1 counter stopped when core is\n              halted"
              },
              "DBG_TIM9_STOP": {
                "bit": 16,
                "description": "TIM9 counter stopped when core is\n              halted"
              },
              "DBG_TIM10_STOP": {
                "bit": 17,
                "description": "TIM10 counter stopped when core is\n              halted"
              },
              "DBG_TIM11_STOP": {
                "bit": 18,
                "description": "TIM11 counter stopped when core is\n              halted"
              }
            }
          }
        },
        "EXTI": {
          "instances": [
            {
              "name": "EXTI",
              "base": "0x40013C00",
              "irq": 2
            }
          ],
          "registers": {
            "IMR": {
              "offset": "0x00",
              "size": 32,
              "description": "Interrupt mask register\n          (EXTI_IMR)"
            },
            "EMR": {
              "offset": "0x04",
              "size": 32,
              "description": "Event mask register (EXTI_EMR)"
            },
            "RTSR": {
              "offset": "0x08",
              "size": 32,
              "description": "Rising Trigger selection register\n          (EXTI_RTSR)"
            },
            "FTSR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Falling Trigger selection register\n          (EXTI_FTSR)"
            },
            "SWIER": {
              "offset": "0x10",
              "size": 32,
              "description": "Software interrupt event register\n          (EXTI_SWIER)"
            },
            "PR": {
              "offset": "0x14",
              "size": 32,
              "description": "Pending register (EXTI_PR)"
            }
          },
          "bits": {
            "IMR": {
              "MR0": {
                "bit": 0,
                "description": "Interrupt Mask on line 0"
              },
              "MR1": {
                "bit": 1,
                "description": "Interrupt Mask on line 1"
              },
              "MR2": {
                "bit": 2,
                "description": "Interrupt Mask on line 2"
              },
              "MR3": {
                "bit": 3,
                "description": "Interrupt Mask on line 3"
              },
              "MR4": {
                "bit": 4,
                "description": "Interrupt Mask on line 4"
              },
              "MR5": {
                "bit": 5,
                "description": "Interrupt Mask on line 5"
              },
              "MR6": {
                "bit": 6,
                "description": "Interrupt Mask on line 6"
              },
              "MR7": {
                "bit": 7,
                "description": "Interrupt Mask on line 7"
              },
              "MR8": {
                "bit": 8,
                "description": "Interrupt Mask on line 8"
              },
              "MR9": {
                "bit": 9,
                "description": "Interrupt Mask on line 9"
              },
              "MR10": {
                "bit": 10,
                "description": "Interrupt Mask on line 10"
              },
              "MR11": {
                "bit": 11,
                "description": "Interrupt Mask on line 11"
              },
              "MR12": {
                "bit": 12,
                "description": "Interrupt Mask on line 12"
              },
              "MR13": {
                "bit": 13,
                "description": "Interrupt Mask on line 13"
              },
              "MR14": {
                "bit": 14,
                "description": "Interrupt Mask on line 14"
              },
              "MR15": {
                "bit": 15,
                "description": "Interrupt Mask on line 15"
              },
              "MR16": {
                "bit": 16,
                "description": "Interrupt Mask on line 16"
              },
              "MR17": {
                "bit": 17,
                "description": "Interrupt Mask on line 17"
              },
              "MR18": {
                "bit": 18,
                "description": "Interrupt Mask on line 18"
              },
              "MR19": {
                "bit": 19,
                "description": "Interrupt Mask on line 19"
              },
              "MR20": {
                "bit": 20,
                "description": "Interrupt Mask on line 20"
              },
              "MR21": {
                "bit": 21,
                "description": "Interrupt Mask on line 21"
              },
              "MR22": {
                "bit": 22,
                "description": "Interrupt Mask on line 22"
              }
            },
            "EMR": {
              "MR0": {
                "bit": 0,
                "description": "Event Mask on line 0"
              },
              "MR1": {
                "bit": 1,
                "description": "Event Mask on line 1"
              },
              "MR2": {
                "bit": 2,
                "description": "Event Mask on line 2"
              },
              "MR3": {
                "bit": 3,
                "description": "Event Mask on line 3"
              },
              "MR4": {
                "bit": 4,
                "description": "Event Mask on line 4"
              },
              "MR5": {
                "bit": 5,
                "description": "Event Mask on line 5"
              },
              "MR6": {
                "bit": 6,
                "description": "Event Mask on line 6"
              },
              "MR7": {
                "bit": 7,
                "description": "Event Mask on line 7"
              },
              "MR8": {
                "bit": 8,
                "description": "Event Mask on line 8"
              },
              "MR9": {
                "bit": 9,
                "description": "Event Mask on line 9"
              },
              "MR10": {
                "bit": 10,
                "description": "Event Mask on line 10"
              },
              "MR11": {
                "bit": 11,
                "description": "Event Mask on line 11"
              },
              "MR12": {
                "bit": 12,
                "description": "Event Mask on line 12"
              },
              "MR13": {
                "bit": 13,
                "description": "Event Mask on line 13"
              },
              "MR14": {
                "bit": 14,
                "description": "Event Mask on line 14"
              },
              "MR15": {
                "bit": 15,
                "description": "Event Mask on line 15"
              },
              "MR16": {
                "bit": 16,
                "description": "Event Mask on line 16"
              },
              "MR17": {
                "bit": 17,
                "description": "Event Mask on line 17"
              },
              "MR18": {
                "bit": 18,
                "description": "Event Mask on line 18"
              },
              "MR19": {
                "bit": 19,
                "description": "Event Mask on line 19"
              },
              "MR20": {
                "bit": 20,
                "description": "Event Mask on line 20"
              },
              "MR21": {
                "bit": 21,
                "description": "Event Mask on line 21"
              },
              "MR22": {
                "bit": 22,
                "description": "Event Mask on line 22"
              }
            },
            "RTSR": {
              "TR0": {
                "bit": 0,
                "description": "Rising trigger event configuration of\n              line 0"
              },
              "TR1": {
                "bit": 1,
                "description": "Rising trigger event configuration of\n              line 1"
              },
              "TR2": {
                "bit": 2,
                "description": "Rising trigger event configuration of\n              line 2"
              },
              "TR3": {
                "bit": 3,
                "description": "Rising trigger event configuration of\n              line 3"
              },
              "TR4": {
                "bit": 4,
                "description": "Rising trigger event configuration of\n              line 4"
              },
              "TR5": {
                "bit": 5,
                "description": "Rising trigger event configuration of\n              line 5"
              },
              "TR6": {
                "bit": 6,
                "description": "Rising trigger event configuration of\n              line 6"
              },
              "TR7": {
                "bit": 7,
                "description": "Rising trigger event configuration of\n              line 7"
              },
              "TR8": {
                "bit": 8,
                "description": "Rising trigger event configuration of\n              line 8"
              },
              "TR9": {
                "bit": 9,
                "description": "Rising trigger event configuration of\n              line 9"
              },
              "TR10": {
                "bit": 10,
                "description": "Rising trigger event configuration of\n              line 10"
              },
              "TR11": {
                "bit": 11,
                "description": "Rising trigger event configuration of\n              line 11"
              },
              "TR12": {
                "bit": 12,
                "description": "Rising trigger event configuration of\n              line 12"
              },
              "TR13": {
                "bit": 13,
                "description": "Rising trigger event configuration of\n              line 13"
              },
              "TR14": {
                "bit": 14,
                "description": "Rising trigger event configuration of\n              line 14"
              },
              "TR15": {
                "bit": 15,
                "description": "Rising trigger event configuration of\n              line 15"
              },
              "TR16": {
                "bit": 16,
                "description": "Rising trigger event configuration of\n              line 16"
              },
              "TR17": {
                "bit": 17,
                "description": "Rising trigger event configuration of\n              line 17"
              },
              "TR18": {
                "bit": 18,
                "description": "Rising trigger event configuration of\n              line 18"
              },
              "TR19": {
                "bit": 19,
                "description": "Rising trigger event configuration of\n              line 19"
              },
              "TR20": {
                "bit": 20,
                "description": "Rising trigger event configuration of\n              line 20"
              },
              "TR21": {
                "bit": 21,
                "description": "Rising trigger event configuration of\n              line 21"
              },
              "TR22": {
                "bit": 22,
                "description": "Rising trigger event configuration of\n              line 22"
              }
            },
            "FTSR": {
              "TR0": {
                "bit": 0,
                "description": "Falling trigger event configuration of\n              line 0"
              },
              "TR1": {
                "bit": 1,
                "description": "Falling trigger event configuration of\n              line 1"
              },
              "TR2": {
                "bit": 2,
                "description": "Falling trigger event configuration of\n              line 2"
              },
              "TR3": {
                "bit": 3,
                "description": "Falling trigger event configuration of\n              line 3"
              },
              "TR4": {
                "bit": 4,
                "description": "Falling trigger event configuration of\n              line 4"
              },
              "TR5": {
                "bit": 5,
                "description": "Falling trigger event configuration of\n              line 5"
              },
              "TR6": {
                "bit": 6,
                "description": "Falling trigger event configuration of\n              line 6"
              },
              "TR7": {
                "bit": 7,
                "description": "Falling trigger event configuration of\n              line 7"
              },
              "TR8": {
                "bit": 8,
                "description": "Falling trigger event configuration of\n              line 8"
              },
              "TR9": {
                "bit": 9,
                "description": "Falling trigger event configuration of\n              line 9"
              },
              "TR10": {
                "bit": 10,
                "description": "Falling trigger event configuration of\n              line 10"
              },
              "TR11": {
                "bit": 11,
                "description": "Falling trigger event configuration of\n              line 11"
              },
              "TR12": {
                "bit": 12,
                "description": "Falling trigger event configuration of\n              line 12"
              },
              "TR13": {
                "bit": 13,
                "description": "Falling trigger event configuration of\n              line 13"
              },
              "TR14": {
                "bit": 14,
                "description": "Falling trigger event configuration of\n              line 14"
              },
              "TR15": {
                "bit": 15,
                "description": "Falling trigger event configuration of\n              line 15"
              },
              "TR16": {
                "bit": 16,
                "description": "Falling trigger event configuration of\n              line 16"
              },
              "TR17": {
                "bit": 17,
                "description": "Falling trigger event configuration of\n              line 17"
              },
              "TR18": {
                "bit": 18,
                "description": "Falling trigger event configuration of\n              line 18"
              },
              "TR19": {
                "bit": 19,
                "description": "Falling trigger event configuration of\n              line 19"
              },
              "TR20": {
                "bit": 20,
                "description": "Falling trigger event configuration of\n              line 20"
              },
              "TR21": {
                "bit": 21,
                "description": "Falling trigger event configuration of\n              line 21"
              },
              "TR22": {
                "bit": 22,
                "description": "Falling trigger event configuration of\n              line 22"
              }
            },
            "SWIER": {
              "SWIER0": {
                "bit": 0,
                "description": "Software Interrupt on line\n              0"
              },
              "SWIER1": {
                "bit": 1,
                "description": "Software Interrupt on line\n              1"
              },
              "SWIER2": {
                "bit": 2,
                "description": "Software Interrupt on line\n              2"
              },
              "SWIER3": {
                "bit": 3,
                "description": "Software Interrupt on line\n              3"
              },
              "SWIER4": {
                "bit": 4,
                "description": "Software Interrupt on line\n              4"
              },
              "SWIER5": {
                "bit": 5,
                "description": "Software Interrupt on line\n              5"
              },
              "SWIER6": {
                "bit": 6,
                "description": "Software Interrupt on line\n              6"
              },
              "SWIER7": {
                "bit": 7,
                "description": "Software Interrupt on line\n              7"
              },
              "SWIER8": {
                "bit": 8,
                "description": "Software Interrupt on line\n              8"
              },
              "SWIER9": {
                "bit": 9,
                "description": "Software Interrupt on line\n              9"
              },
              "SWIER10": {
                "bit": 10,
                "description": "Software Interrupt on line\n              10"
              },
              "SWIER11": {
                "bit": 11,
                "description": "Software Interrupt on line\n              11"
              },
              "SWIER12": {
                "bit": 12,
                "description": "Software Interrupt on line\n              12"
              },
              "SWIER13": {
                "bit": 13,
                "description": "Software Interrupt on line\n              13"
              },
              "SWIER14": {
                "bit": 14,
                "description": "Software Interrupt on line\n              14"
              },
              "SWIER15": {
                "bit": 15,
                "description": "Software Interrupt on line\n              15"
              },
              "SWIER16": {
                "bit": 16,
                "description": "Software Interrupt on line\n              16"
              },
              "SWIER17": {
                "bit": 17,
                "description": "Software Interrupt on line\n              17"
              },
              "SWIER18": {
                "bit": 18,
                "description": "Software Interrupt on line\n              18"
              },
              "SWIER19": {
                "bit": 19,
                "description": "Software Interrupt on line\n              19"
              },
              "SWIER20": {
                "bit": 20,
                "description": "Software Interrupt on line\n              20"
              },
              "SWIER21": {
                "bit": 21,
                "description": "Software Interrupt on line\n              21"
              },
              "SWIER22": {
                "bit": 22,
                "description": "Software Interrupt on line\n              22"
              }
            },
            "PR": {
              "PR0": {
                "bit": 0,
                "description": "Pending bit 0"
              },
              "PR1": {
                "bit": 1,
                "description": "Pending bit 1"
              },
              "PR2": {
                "bit": 2,
                "description": "Pending bit 2"
              },
              "PR3": {
                "bit": 3,
                "description": "Pending bit 3"
              },
              "PR4": {
                "bit": 4,
                "description": "Pending bit 4"
              },
              "PR5": {
                "bit": 5,
                "description": "Pending bit 5"
              },
              "PR6": {
                "bit": 6,
                "description": "Pending bit 6"
              },
              "PR7": {
                "bit": 7,
                "description": "Pending bit 7"
              },
              "PR8": {
                "bit": 8,
                "description": "Pending bit 8"
              },
              "PR9": {
                "bit": 9,
                "description": "Pending bit 9"
              },
              "PR10": {
                "bit": 10,
                "description": "Pending bit 10"
              },
              "PR11": {
                "bit": 11,
                "description": "Pending bit 11"
              },
              "PR12": {
                "bit": 12,
                "description": "Pending bit 12"
              },
              "PR13": {
                "bit": 13,
                "description": "Pending bit 13"
              },
              "PR14": {
                "bit": 14,
                "description": "Pending bit 14"
              },
              "PR15": {
                "bit": 15,
                "description": "Pending bit 15"
              },
              "PR16": {
                "bit": 16,
                "description": "Pending bit 16"
              },
              "PR17": {
                "bit": 17,
                "description": "Pending bit 17"
              },
              "PR18": {
                "bit": 18,
                "description": "Pending bit 18"
              },
              "PR19": {
                "bit": 19,
                "description": "Pending bit 19"
              },
              "PR20": {
                "bit": 20,
                "description": "Pending bit 20"
              },
              "PR21": {
                "bit": 21,
                "description": "Pending bit 21"
              },
              "PR22": {
                "bit": 22,
                "description": "Pending bit 22"
              }
            }
          }
        },
        "FLASH": {
          "instances": [
            {
              "name": "FLASH",
              "base": "0x40023C00",
              "irq": 4
            }
          ],
          "registers": {
            "ACR": {
              "offset": "0x00",
              "size": 32,
              "description": "Flash access control register"
            },
            "KEYR": {
              "offset": "0x04",
              "size": 32,
              "description": "Flash key register"
            },
            "OPTKEYR": {
              "offset": "0x08",
              "size": 32,
              "description": "Flash option key register"
            },
            "SR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Status register"
            },
            "CR": {
              "offset": "0x10",
              "size": 32,
              "description": "Control register"
            },
            "OPTCR": {
              "offset": "0x14",
              "size": 32,
              "description": "Flash option control register"
            }
          },
          "bits": {
            "ACR": {
              "LATENCY": {
                "bit": 0,
                "description": "Latency",
                "width": 3
              },
              "PRFTEN": {
                "bit": 8,
                "description": "Prefetch enable"
              },
              "ICEN": {
                "bit": 9,
                "description": "Instruction cache enable"
              },
              "DCEN": {
                "bit": 10,
                "description": "Data cache enable"
              },
              "ICRST": {
                "bit": 11,
                "description": "Instruction cache reset"
              },
              "DCRST": {
                "bit": 12,
                "description": "Data cache reset"
              }
            },
            "KEYR": {
              "KEY": {
                "bit": 0,
                "description": "FPEC key",
                "width": 32
              }
            },
            "OPTKEYR": {
              "OPTKEY": {
                "bit": 0,
                "description": "Option byte key",
                "width": 32
              }
            },
            "SR": {
              "EOP": {
                "bit": 0,
                "description": "End of operation"
              },
              "OPERR": {
                "bit": 1,
                "description": "Operation error"
              },
              "WRPERR": {
                "bit": 4,
                "description": "Write protection error"
              },
              "PGAERR": {
                "bit": 5,
                "description": "Programming alignment\n              error"
              },
              "PGPERR": {
                "bit": 6,
                "description": "Programming parallelism\n              error"
              },
              "PGSERR": {
                "bit": 7,
                "description": "Programming sequence error"
              },
              "BSY": {
                "bit": 16,
                "description": "Busy"
              }
            },
            "CR": {
              "PG": {
                "bit": 0,
                "description": "Programming"
              },
              "SER": {
                "bit": 1,
                "description": "Sector Erase"
              },
              "MER": {
                "bit": 2,
                "description": "Mass Erase"
              },
              "SNB": {
                "bit": 3,
                "description": "Sector number",
                "width": 4
              },
              "PSIZE": {
                "bit": 8,
                "description": "Program size",
                "width": 2
              },
              "STRT": {
                "bit": 16,
                "description": "Start"
              },
              "EOPIE": {
                "bit": 24,
                "description": "End of operation interrupt\n              enable"
              },
              "ERRIE": {
                "bit": 25,
                "description": "Error interrupt enable"
              },
              "LOCK": {
                "bit": 31,
                "description": "Lock"
              }
            },
            "OPTCR": {
              "OPTLOCK": {
                "bit": 0,
                "description": "Option lock"
              },
              "OPTSTRT": {
                "bit": 1,
                "description": "Option start"
              },
              "BOR_LEV": {
                "bit": 2,
                "description": "BOR reset Level",
                "width": 2
              },
              "WDG_SW": {
                "bit": 5,
                "description": "WDG_SW User option bytes"
              },
              "nRST_STOP": {
                "bit": 6,
                "description": "nRST_STOP User option\n              bytes"
              },
              "nRST_STDBY": {
                "bit": 7,
                "description": "nRST_STDBY User option\n              bytes"
              },
              "RDP": {
                "bit": 8,
                "description": "Read protect",
                "width": 8
              },
              "nWRP": {
                "bit": 16,
                "description": "Not write protect",
                "width": 5
              },
              "SPRMOD": {
                "bit": 31,
                "description": "SPRMOD"
              }
            }
          }
        },
        "WDG": {
          "instances": [
            {
              "name": "IWDG",
              "base": "0x40003000"
            },
            {
              "name": "WWDG",
              "base": "0x40002C00"
            }
          ],
          "registers": {
            "KR": {
              "offset": "0x00",
              "size": 32,
              "description": "Key register"
            },
            "PR": {
              "offset": "0x04",
              "size": 32,
              "description": "Prescaler register"
            },
            "RLR": {
              "offset": "0x08",
              "size": 32,
              "description": "Reload register"
            },
            "SR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Status register"
            }
          },
          "bits": {
            "KR": {
              "KEY": {
                "bit": 0,
                "description": "Key value",
                "width": 16
              }
            },
            "PR": {
              "PR": {
                "bit": 0,
                "description": "Prescaler divider",
                "width": 3
              }
            },
            "RLR": {
              "RL": {
                "bit": 0,
                "description": "Watchdog counter reload\n              value",
                "width": 12
              }
            },
            "SR": {
              "RVU": {
                "bit": 1,
                "description": "Watchdog counter reload value\n              update"
              },
              "PVU": {
                "bit": 0,
                "description": "Watchdog prescaler value\n              update"
              }
            }
          }
        },
        "PWR": {
          "instances": [
            {
              "name": "PWR",
              "base": "0x40007000",
              "irq": 1
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "power control register"
            },
            "CSR": {
              "offset": "0x04",
              "size": 32,
              "description": "power control/status register"
            }
          },
          "bits": {
            "CR": {
              "VOS": {
                "bit": 14,
                "description": "Regulator voltage scaling output\n              selection",
                "width": 2
              },
              "ADCDC1": {
                "bit": 13,
                "description": "ADCDC1"
              },
              "FPDS": {
                "bit": 9,
                "description": "Flash power down in Stop\n              mode"
              },
              "DBP": {
                "bit": 8,
                "description": "Disable backup domain write\n              protection"
              },
              "PLS": {
                "bit": 5,
                "description": "PVD level selection",
                "width": 3
              },
              "PVDE": {
                "bit": 4,
                "description": "Power voltage detector\n              enable"
              },
              "CSBF": {
                "bit": 3,
                "description": "Clear standby flag"
              },
              "CWUF": {
                "bit": 2,
                "description": "Clear wakeup flag"
              },
              "PDDS": {
                "bit": 1,
                "description": "Power down deepsleep"
              },
              "LPDS": {
                "bit": 0,
                "description": "Low-power deep sleep"
              }
            },
            "CSR": {
              "WUF": {
                "bit": 0,
                "description": "Wakeup flag"
              },
              "SBF": {
                "bit": 1,
                "description": "Standby flag"
              },
              "PVDO": {
                "bit": 2,
                "description": "PVD output"
              },
              "BRR": {
                "bit": 3,
                "description": "Backup regulator ready"
              },
              "EWUP3": {
                "bit": 6,
                "description": "Enable WKUP3 pin"
              },
              "EWUP2": {
                "bit": 7,
                "description": "Enable WKUP2 pin"
              },
              "EWUP1": {
                "bit": 8,
                "description": "Enable WKUP1 pin"
              },
              "BRE": {
                "bit": 9,
                "description": "Backup regulator enable"
              },
              "VOSRDY": {
                "bit": 14,
                "description": "Regulator voltage scaling output\n              selection ready bit"
              }
            }
          }
        },
        "RCC": {
          "instances": [
            {
              "name": "RCC",
              "base": "0x40023800",
              "irq": 5
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "clock control register"
            },
            "PLLCFGR": {
              "offset": "0x04",
              "size": 32,
              "description": "PLL configuration register"
            },
            "CFGR": {
              "offset": "0x08",
              "size": 32,
              "description": "clock configuration register"
            },
            "CIR": {
              "offset": "0x0C",
              "size": 32,
              "description": "clock interrupt register"
            },
            "AHB1RSTR": {
              "offset": "0x10",
              "size": 32,
              "description": "AHB1 peripheral reset register"
            },
            "APB1RSTR": {
              "offset": "0x20",
              "size": 32,
              "description": "APB1 peripheral reset register"
            },
            "APB2RSTR": {
              "offset": "0x24",
              "size": 32,
              "description": "APB2 peripheral reset register"
            },
            "AHB1ENR": {
              "offset": "0x30",
              "size": 32,
              "description": "AHB1 peripheral clock register"
            },
            "APB1ENR": {
              "offset": "0x40",
              "size": 32,
              "description": "APB1 peripheral clock enable\n          register"
            },
            "APB2ENR": {
              "offset": "0x44",
              "size": 32,
              "description": "APB2 peripheral clock enable\n          register"
            },
            "AHB1LPENR": {
              "offset": "0x50",
              "size": 32,
              "description": "AHB1 peripheral clock enable in low power\n          mode register"
            },
            "APB1LPENR": {
              "offset": "0x60",
              "size": 32,
              "description": "APB1 peripheral clock enable in low power\n          mode register"
            },
            "APB2LPENR": {
              "offset": "0x64",
              "size": 32,
              "description": "APB2 peripheral clock enabled in low power\n          mode register"
            },
            "BDCR": {
              "offset": "0x70",
              "size": 32,
              "description": "Backup domain control register"
            },
            "CSR": {
              "offset": "0x74",
              "size": 32,
              "description": "clock control & status\n          register"
            },
            "SSCGR": {
              "offset": "0x80",
              "size": 32,
              "description": "spread spectrum clock generation\n          register"
            },
            "DCKCFGR": {
              "offset": "0x8C",
              "size": 32,
              "description": "DCKCFGR register"
            },
            "DCKCFGR2": {
              "offset": "0x94",
              "size": 32,
              "description": "DCKCFGR2 register"
            }
          },
          "bits": {
            "CR": {
              "PLLRDY": {
                "bit": 25,
                "description": "Main PLL (PLL) clock ready\n              flag"
              },
              "PLLON": {
                "bit": 24,
                "description": "Main PLL (PLL) enable"
              },
              "CSSON": {
                "bit": 19,
                "description": "Clock security system\n              enable"
              },
              "HSEBYP": {
                "bit": 18,
                "description": "HSE clock bypass"
              },
              "HSERDY": {
                "bit": 17,
                "description": "HSE clock ready flag"
              },
              "HSEON": {
                "bit": 16,
                "description": "HSE clock enable"
              },
              "HSICAL": {
                "bit": 8,
                "description": "Internal high-speed clock\n              calibration",
                "width": 8
              },
              "HSITRIM": {
                "bit": 3,
                "description": "Internal high-speed clock\n              trimming",
                "width": 5
              },
              "HSIRDY": {
                "bit": 1,
                "description": "Internal high-speed clock ready\n              flag"
              },
              "HSION": {
                "bit": 0,
                "description": "Internal high-speed clock\n              enable"
              }
            },
            "PLLCFGR": {
              "PLLM0": {
                "bit": 0,
                "description": "Division factor for the main PLL (PLL)\n              and audio PLL (PLLI2S) input clock"
              },
              "PLLM1": {
                "bit": 1,
                "description": "Division factor for the main PLL (PLL)\n              and audio PLL (PLLI2S) input clock"
              },
              "PLLM2": {
                "bit": 2,
                "description": "Division factor for the main PLL (PLL)\n              and audio PLL (PLLI2S) input clock"
              },
              "PLLM3": {
                "bit": 3,
                "description": "Division factor for the main PLL (PLL)\n              and audio PLL (PLLI2S) input clock"
              },
              "PLLM4": {
                "bit": 4,
                "description": "Division factor for the main PLL (PLL)\n              and audio PLL (PLLI2S) input clock"
              },
              "PLLM5": {
                "bit": 5,
                "description": "Division factor for the main PLL (PLL)\n              and audio PLL (PLLI2S) input clock"
              },
              "PLLN0": {
                "bit": 6,
                "description": "Main PLL (PLL) multiplication factor for\n              VCO"
              },
              "PLLN1": {
                "bit": 7,
                "description": "Main PLL (PLL) multiplication factor for\n              VCO"
              },
              "PLLN2": {
                "bit": 8,
                "description": "Main PLL (PLL) multiplication factor for\n              VCO"
              },
              "PLLN3": {
                "bit": 9,
                "description": "Main PLL (PLL) multiplication factor for\n              VCO"
              },
              "PLLN4": {
                "bit": 10,
                "description": "Main PLL (PLL) multiplication factor for\n              VCO"
              },
              "PLLN5": {
                "bit": 11,
                "description": "Main PLL (PLL) multiplication factor for\n              VCO"
              },
              "PLLN6": {
                "bit": 12,
                "description": "Main PLL (PLL) multiplication factor for\n              VCO"
              },
              "PLLN7": {
                "bit": 13,
                "description": "Main PLL (PLL) multiplication factor for\n              VCO"
              },
              "PLLN8": {
                "bit": 14,
                "description": "Main PLL (PLL) multiplication factor for\n              VCO"
              },
              "PLLP0": {
                "bit": 16,
                "description": "Main PLL (PLL) division factor for main\n              system clock"
              },
              "PLLP1": {
                "bit": 17,
                "description": "Main PLL (PLL) division factor for main\n              system clock"
              },
              "PLLSRC": {
                "bit": 22,
                "description": "Main PLL(PLL) and audio PLL (PLLI2S)\n              entry clock source"
              },
              "PLLQ0": {
                "bit": 24,
                "description": "Main PLL (PLL) division factor for USB\n              OTG FS, SDIO and random number generator\n              clocks"
              },
              "PLLQ1": {
                "bit": 25,
                "description": "Main PLL (PLL) division factor for USB\n              OTG FS, SDIO and random number generator\n              clocks"
              },
              "PLLQ2": {
                "bit": 26,
                "description": "Main PLL (PLL) division factor for USB\n              OTG FS, SDIO and random number generator\n              clocks"
              },
              "PLLQ3": {
                "bit": 27,
                "description": "Main PLL (PLL) division factor for USB\n              OTG FS, SDIO and random number generator\n              clocks"
              },
              "PLLR1": {
                "bit": 28,
                "description": "PLLR1"
              },
              "PLLR2": {
                "bit": 29,
                "description": "PLLR2"
              },
              "PLLR3": {
                "bit": 30,
                "description": "PLLR3"
              }
            },
            "CFGR": {
              "SW0": {
                "bit": 0,
                "description": "System clock switch"
              },
              "SW1": {
                "bit": 1,
                "description": "System clock switch"
              },
              "SWS0": {
                "bit": 2,
                "description": "System clock switch status"
              },
              "SWS1": {
                "bit": 3,
                "description": "System clock switch status"
              },
              "HPRE": {
                "bit": 4,
                "description": "AHB prescaler",
                "width": 4
              },
              "MCO1EN": {
                "bit": 8,
                "description": "MCO output enable"
              },
              "MCO2EN": {
                "bit": 9,
                "description": "MCO output enable"
              },
              "PPRE1": {
                "bit": 10,
                "description": "APB Low speed prescaler\n              (APB1)",
                "width": 3
              },
              "PPRE2": {
                "bit": 13,
                "description": "APB high-speed prescaler\n              (APB2)",
                "width": 3
              },
              "RTCPRE": {
                "bit": 16,
                "description": "HSE division factor for RTC\n              clock",
                "width": 5
              },
              "MCO1": {
                "bit": 21,
                "description": "Microcontroller clock output\n              1",
                "width": 2
              },
              "MCO1PRE": {
                "bit": 24,
                "description": "MCO1 prescaler",
                "width": 3
              },
              "MCO2PRE": {
                "bit": 27,
                "description": "MCO2 prescaler",
                "width": 3
              },
              "MCO2": {
                "bit": 30,
                "description": "Microcontroller clock output\n              2",
                "width": 2
              }
            },
            "CIR": {
              "CSSC": {
                "bit": 23,
                "description": "Clock security system interrupt\n              clear"
              },
              "PLLI2SRDYC": {
                "bit": 21,
                "description": "PLLI2S ready interrupt\n              clear"
              },
              "PLLRDYC": {
                "bit": 20,
                "description": "Main PLL(PLL) ready interrupt\n              clear"
              },
              "HSERDYC": {
                "bit": 19,
                "description": "HSE ready interrupt clear"
              },
              "HSIRDYC": {
                "bit": 18,
                "description": "HSI ready interrupt clear"
              },
              "LSERDYC": {
                "bit": 17,
                "description": "LSE ready interrupt clear"
              },
              "LSIRDYC": {
                "bit": 16,
                "description": "LSI ready interrupt clear"
              },
              "PLLRDYIE": {
                "bit": 12,
                "description": "Main PLL (PLL) ready interrupt\n              enable"
              },
              "HSERDYIE": {
                "bit": 11,
                "description": "HSE ready interrupt enable"
              },
              "HSIRDYIE": {
                "bit": 10,
                "description": "HSI ready interrupt enable"
              },
              "LSERDYIE": {
                "bit": 9,
                "description": "LSE ready interrupt enable"
              },
              "LSIRDYIE": {
                "bit": 8,
                "description": "LSI ready interrupt enable"
              },
              "CSSF": {
                "bit": 7,
                "description": "Clock security system interrupt\n              flag"
              },
              "PLLRDYF": {
                "bit": 4,
                "description": "Main PLL (PLL) ready interrupt\n              flag"
              },
              "HSERDYF": {
                "bit": 3,
                "description": "HSE ready interrupt flag"
              },
              "HSIRDYF": {
                "bit": 2,
                "description": "HSI ready interrupt flag"
              },
              "LSERDYF": {
                "bit": 1,
                "description": "LSE ready interrupt flag"
              },
              "LSIRDYF": {
                "bit": 0,
                "description": "LSI ready interrupt flag"
              }
            },
            "AHB1RSTR": {
              "GPIOARST": {
                "bit": 0,
                "description": "IO port A reset"
              },
              "GPIOBRST": {
                "bit": 1,
                "description": "IO port B reset"
              },
              "GPIOCRST": {
                "bit": 2,
                "description": "IO port C reset"
              },
              "GPIOHRST": {
                "bit": 7,
                "description": "IO port H reset"
              },
              "CRCRST": {
                "bit": 12,
                "description": "CRC reset"
              },
              "DMA1RST": {
                "bit": 21,
                "description": "DMA2 reset"
              },
              "DMA2RST": {
                "bit": 22,
                "description": "DMA2 reset"
              },
              "RNGRST": {
                "bit": 31,
                "description": "RNGRST"
              }
            },
            "APB1RSTR": {
              "TIM5RST": {
                "bit": 3,
                "description": "TIM5 reset"
              },
              "TIM6RST": {
                "bit": 4,
                "description": "TIM6 reset"
              },
              "LPTIM1RST": {
                "bit": 9,
                "description": "LPTIM1 reset"
              },
              "WWDGRST": {
                "bit": 11,
                "description": "Window watchdog reset"
              },
              "SPI2RST": {
                "bit": 14,
                "description": "SPI 2 reset"
              },
              "UART2RST": {
                "bit": 17,
                "description": "USART 2 reset"
              },
              "I2C1RST": {
                "bit": 21,
                "description": "I2C 1 reset"
              },
              "I2C2RST": {
                "bit": 22,
                "description": "I2C 2 reset"
              },
              "I2C4RST": {
                "bit": 24,
                "description": "I2C4 reset"
              },
              "PWRRST": {
                "bit": 28,
                "description": "Power interface reset"
              },
              "DACRST": {
                "bit": 29,
                "description": "DAC reset"
              }
            },
            "APB2RSTR": {
              "TIM11RST": {
                "bit": 18,
                "description": "TIM11 reset"
              },
              "TIM9RST": {
                "bit": 16,
                "description": "TIM9 reset"
              },
              "SYSCFGRST": {
                "bit": 14,
                "description": "System configuration controller\n              reset"
              },
              "SPI1RST": {
                "bit": 12,
                "description": "SPI 1 reset"
              },
              "ADCRST": {
                "bit": 8,
                "description": "ADC interface reset (common to all\n              ADCs)"
              },
              "USART6RST": {
                "bit": 5,
                "description": "USART6 reset"
              },
              "USART1RST": {
                "bit": 4,
                "description": "USART1 reset"
              },
              "TIM1RST": {
                "bit": 0,
                "description": "TIM1 reset"
              }
            },
            "AHB1ENR": {
              "GPIOAEN": {
                "bit": 0,
                "description": "IO port A clock enable"
              },
              "GPIOBEN": {
                "bit": 1,
                "description": "IO port B clock enable"
              },
              "GPIOCEN": {
                "bit": 2,
                "description": "IO port C clock enable"
              },
              "GPIOHEN": {
                "bit": 7,
                "description": "IO port H clock enable"
              },
              "CRCEN": {
                "bit": 12,
                "description": "CRC clock enable"
              },
              "DMA1EN": {
                "bit": 21,
                "description": "DMA1 clock enable"
              },
              "DMA2EN": {
                "bit": 22,
                "description": "DMA2 clock enable"
              },
              "RNGEN": {
                "bit": 31,
                "description": "RNG clock enable"
              }
            },
            "APB1ENR": {
              "TIM5EN": {
                "bit": 3,
                "description": "TIM5 clock enable"
              },
              "TIM6EN": {
                "bit": 4,
                "description": "TIM6 clock enable"
              },
              "LPTIM1EN": {
                "bit": 9,
                "description": "LPTIM1 clock enable"
              },
              "RTCAPBEN": {
                "bit": 10,
                "description": "RTC APB clock enable"
              },
              "WWDGEN": {
                "bit": 11,
                "description": "Window watchdog clock\n              enable"
              },
              "SPI2EN": {
                "bit": 14,
                "description": "SPI2 clock enable"
              },
              "USART2EN": {
                "bit": 17,
                "description": "USART 2 clock enable"
              },
              "I2C1EN": {
                "bit": 21,
                "description": "I2C1 clock enable"
              },
              "I2C2EN": {
                "bit": 22,
                "description": "I2C2 clock enable"
              },
              "I2C4EN": {
                "bit": 24,
                "description": "I2C4 clock enable"
              },
              "PWREN": {
                "bit": 28,
                "description": "Power interface clock\n              enable"
              },
              "DACEN": {
                "bit": 29,
                "description": "DAC interface clock enable"
              }
            },
            "APB2ENR": {
              "TIM1EN": {
                "bit": 0,
                "description": "TIM1 clock enable"
              },
              "USART1EN": {
                "bit": 4,
                "description": "USART1 clock enable"
              },
              "USART6EN": {
                "bit": 5,
                "description": "USART6 clock enable"
              },
              "ADC1EN": {
                "bit": 8,
                "description": "ADC1 clock enable"
              },
              "SPI1EN": {
                "bit": 12,
                "description": "SPI1 clock enable"
              },
              "SYSCFGEN": {
                "bit": 14,
                "description": "System configuration controller clock\n              enable"
              },
              "EXTITEN": {
                "bit": 15,
                "description": "EXTI ans external IT clock\n              enable"
              },
              "TIM9EN": {
                "bit": 16,
                "description": "TIM9 clock enable"
              },
              "TIM11EN": {
                "bit": 18,
                "description": "TIM11 clock enable"
              },
              "SPI5EN": {
                "bit": 20,
                "description": "SPI5 clock enable"
              }
            },
            "AHB1LPENR": {
              "GPIOALPEN": {
                "bit": 0,
                "description": "IO port A clock enable during sleep\n              mode"
              },
              "GPIOBLPEN": {
                "bit": 1,
                "description": "IO port B clock enable during Sleep\n              mode"
              },
              "GPIOCLPEN": {
                "bit": 2,
                "description": "IO port C clock enable during Sleep\n              mode"
              },
              "GPIOHLPEN": {
                "bit": 7,
                "description": "IO port H clock enable during Sleep\n              mode"
              },
              "CRCLPEN": {
                "bit": 12,
                "description": "CRC clock enable during Sleep\n              mode"
              },
              "FLITFLPEN": {
                "bit": 15,
                "description": "Flash interface clock enable during\n              Sleep mode"
              },
              "SRAM1LPEN": {
                "bit": 16,
                "description": "SRAM 1interface clock enable during\n              Sleep mode"
              },
              "DMA1LPEN": {
                "bit": 21,
                "description": "DMA1 clock enable during Sleep\n              mode"
              },
              "DMA2LPEN": {
                "bit": 22,
                "description": "DMA2 clock enable during Sleep\n              mode"
              },
              "RNGLPEN": {
                "bit": 31,
                "description": "RNG clock enable during sleep\n              mode"
              }
            },
            "APB1LPENR": {
              "TIM5LPEN": {
                "bit": 3,
                "description": "TIM5 clock enable during Sleep\n              mode"
              },
              "TIM6LPEN": {
                "bit": 4,
                "description": "TIM6 clock enable during Sleep\n              mode"
              },
              "LPTIM1LPEN": {
                "bit": 9,
                "description": "LPTIM1 clock enable during sleep\n              mode"
              },
              "RTCAPBLPEN": {
                "bit": 10,
                "description": "RTC APB clock enable during sleep\n              mode"
              },
              "WWDGLPEN": {
                "bit": 11,
                "description": "Window watchdog clock enable during\n              Sleep mode"
              },
              "SPI2LPEN": {
                "bit": 14,
                "description": "SPI2 clock enable during Sleep\n              mode"
              },
              "USART2LPEN": {
                "bit": 17,
                "description": "USART2 clock enable during Sleep\n              mode"
              },
              "I2C1LPEN": {
                "bit": 21,
                "description": "I2C1 clock enable during Sleep\n              mode"
              },
              "I2C2LPEN": {
                "bit": 22,
                "description": "I2C2 clock enable during Sleep\n              mode"
              },
              "I2C4LPEN": {
                "bit": 24,
                "description": "I2C4 clock enable during Sleep\n              mode"
              },
              "PWRLPEN": {
                "bit": 28,
                "description": "Power interface clock enable during\n              Sleep mode"
              },
              "DACLPEN": {
                "bit": 29,
                "description": "DAC interface clock enable during sleep\n              mode"
              }
            },
            "APB2LPENR": {
              "TIM1LPEN": {
                "bit": 0,
                "description": "TIM1 clock enable during Sleep\n              mode"
              },
              "USART1LPEN": {
                "bit": 4,
                "description": "USART1 clock enable during Sleep\n              mode"
              },
              "USART6LPEN": {
                "bit": 5,
                "description": "USART6 clock enable during Sleep\n              mode"
              },
              "ADC1LPEN": {
                "bit": 8,
                "description": "ADC1 clock enable during Sleep\n              mode"
              },
              "SDIOLPEN": {
                "bit": 11,
                "description": "SDIO clock enable during Sleep\n              mode"
              },
              "SPI1LPEN": {
                "bit": 12,
                "description": "SPI 1 clock enable during Sleep\n              mode"
              },
              "SYSCFGLPEN": {
                "bit": 14,
                "description": "System configuration controller clock\n              enable during Sleep mode"
              },
              "EXTITLPEN": {
                "bit": 15,
                "description": "EXTI and External IT clock enable during\n              sleep mode"
              },
              "TIM9LPEN": {
                "bit": 16,
                "description": "TIM9 clock enable during sleep\n              mode"
              },
              "TIM11LPEN": {
                "bit": 18,
                "description": "TIM11 clock enable during Sleep\n              mode"
              }
            },
            "BDCR": {
              "BDRST": {
                "bit": 16,
                "description": "Backup domain software\n              reset"
              },
              "RTCEN": {
                "bit": 15,
                "description": "RTC clock enable"
              },
              "RTCSEL1": {
                "bit": 9,
                "description": "RTC clock source selection"
              },
              "RTCSEL0": {
                "bit": 8,
                "description": "RTC clock source selection"
              },
              "LSEBYP": {
                "bit": 2,
                "description": "External low-speed oscillator\n              bypass"
              },
              "LSERDY": {
                "bit": 1,
                "description": "External low-speed oscillator\n              ready"
              },
              "LSEON": {
                "bit": 0,
                "description": "External low-speed oscillator\n              enable"
              }
            },
            "CSR": {
              "LPWRRSTF": {
                "bit": 31,
                "description": "Low-power reset flag"
              },
              "WWDGRSTF": {
                "bit": 30,
                "description": "Window watchdog reset flag"
              },
              "WDGRSTF": {
                "bit": 29,
                "description": "Independent watchdog reset\n              flag"
              },
              "SFTRSTF": {
                "bit": 28,
                "description": "Software reset flag"
              },
              "PORRSTF": {
                "bit": 27,
                "description": "POR/PDR reset flag"
              },
              "PADRSTF": {
                "bit": 26,
                "description": "PIN reset flag"
              },
              "BORRSTF": {
                "bit": 25,
                "description": "BOR reset flag"
              },
              "RMVF": {
                "bit": 24,
                "description": "Remove reset flag"
              },
              "LSIRDY": {
                "bit": 1,
                "description": "Internal low-speed oscillator\n              ready"
              },
              "LSION": {
                "bit": 0,
                "description": "Internal low-speed oscillator\n              enable"
              }
            },
            "SSCGR": {
              "SSCGEN": {
                "bit": 31,
                "description": "Spread spectrum modulation\n              enable"
              },
              "SPREADSEL": {
                "bit": 30,
                "description": "Spread Select"
              },
              "INCSTEP": {
                "bit": 13,
                "description": "Incrementation step",
                "width": 15
              },
              "MODPER": {
                "bit": 0,
                "description": "Modulation period",
                "width": 13
              }
            },
            "DCKCFGR": {
              "TIMPRE": {
                "bit": 24,
                "description": "TIMPRE"
              },
              "I2SSRC": {
                "bit": 25,
                "description": "I2SSRC",
                "width": 2
              }
            },
            "DCKCFGR2": {
              "I2C4SEL": {
                "bit": 22,
                "description": "I2C4SEL",
                "width": 2
              },
              "LPTIM1SEL": {
                "bit": 30,
                "description": "LPTIM1SEL",
                "width": 2
              }
            }
          }
        },
        "RTC": {
          "instances": [
            {
              "name": "RTC",
              "base": "0x40002800",
              "irq": 3
            }
          ],
          "registers": {
            "TR": {
              "offset": "0x00",
              "size": 32,
              "description": "time register"
            },
            "DR": {
              "offset": "0x04",
              "size": 32,
              "description": "date register"
            },
            "CR": {
              "offset": "0x08",
              "size": 32,
              "description": "control register"
            },
            "ISR": {
              "offset": "0x0C",
              "size": 32,
              "description": "initialization and status\n          register"
            },
            "PRER": {
              "offset": "0x10",
              "size": 32,
              "description": "prescaler register"
            },
            "WUTR": {
              "offset": "0x14",
              "size": 32,
              "description": "wakeup timer register"
            },
            "CALIBR": {
              "offset": "0x18",
              "size": 32,
              "description": "calibration register"
            },
            "ALRMAR": {
              "offset": "0x1C",
              "size": 32,
              "description": "alarm A register"
            },
            "ALRMBR": {
              "offset": "0x20",
              "size": 32,
              "description": "alarm B register"
            },
            "WPR": {
              "offset": "0x24",
              "size": 32,
              "description": "write protection register"
            },
            "SSR": {
              "offset": "0x28",
              "size": 32,
              "description": "sub second register"
            },
            "SHIFTR": {
              "offset": "0x2C",
              "size": 32,
              "description": "shift control register"
            },
            "TSTR": {
              "offset": "0x30",
              "size": 32,
              "description": "time stamp time register"
            },
            "TSDR": {
              "offset": "0x34",
              "size": 32,
              "description": "time stamp date register"
            },
            "TSSSR": {
              "offset": "0x38",
              "size": 32,
              "description": "timestamp sub second register"
            },
            "CALR": {
              "offset": "0x3C",
              "size": 32,
              "description": "calibration register"
            },
            "TAFCR": {
              "offset": "0x40",
              "size": 32,
              "description": "tamper and alternate function configuration\n          register"
            },
            "ALRMASSR": {
              "offset": "0x44",
              "size": 32,
              "description": "alarm A sub second register"
            },
            "ALRMBSSR": {
              "offset": "0x48",
              "size": 32,
              "description": "alarm B sub second register"
            },
            "BKP0R": {
              "offset": "0x50",
              "size": 32,
              "description": "backup register"
            },
            "BKP1R": {
              "offset": "0x54",
              "size": 32,
              "description": "backup register"
            },
            "BKP2R": {
              "offset": "0x58",
              "size": 32,
              "description": "backup register"
            },
            "BKP3R": {
              "offset": "0x5C",
              "size": 32,
              "description": "backup register"
            },
            "BKP4R": {
              "offset": "0x60",
              "size": 32,
              "description": "backup register"
            },
            "BKP5R": {
              "offset": "0x64",
              "size": 32,
              "description": "backup register"
            },
            "BKP6R": {
              "offset": "0x68",
              "size": 32,
              "description": "backup register"
            },
            "BKP7R": {
              "offset": "0x6C",
              "size": 32,
              "description": "backup register"
            },
            "BKP8R": {
              "offset": "0x70",
              "size": 32,
              "description": "backup register"
            },
            "BKP9R": {
              "offset": "0x74",
              "size": 32,
              "description": "backup register"
            },
            "BKP10R": {
              "offset": "0x78",
              "size": 32,
              "description": "backup register"
            },
            "BKP11R": {
              "offset": "0x7C",
              "size": 32,
              "description": "backup register"
            },
            "BKP12R": {
              "offset": "0x80",
              "size": 32,
              "description": "backup register"
            },
            "BKP13R": {
              "offset": "0x84",
              "size": 32,
              "description": "backup register"
            },
            "BKP14R": {
              "offset": "0x88",
              "size": 32,
              "description": "backup register"
            },
            "BKP15R": {
              "offset": "0x8C",
              "size": 32,
              "description": "backup register"
            },
            "BKP16R": {
              "offset": "0x90",
              "size": 32,
              "description": "backup register"
            },
            "BKP17R": {
              "offset": "0x94",
              "size": 32,
              "description": "backup register"
            },
            "BKP18R": {
              "offset": "0x98",
              "size": 32,
              "description": "backup register"
            },
            "BKP19R": {
              "offset": "0x9C",
              "size": 32,
              "description": "backup register"
            }
          },
          "bits": {
            "TR": {
              "PM": {
                "bit": 22,
                "description": "AM/PM notation"
              },
              "HT": {
                "bit": 20,
                "description": "Hour tens in BCD format",
                "width": 2
              },
              "HU": {
                "bit": 16,
                "description": "Hour units in BCD format",
                "width": 4
              },
              "MNT": {
                "bit": 12,
                "description": "Minute tens in BCD format",
                "width": 3
              },
              "MNU": {
                "bit": 8,
                "description": "Minute units in BCD format",
                "width": 4
              },
              "ST": {
                "bit": 4,
                "description": "Second tens in BCD format",
                "width": 3
              },
              "SU": {
                "bit": 0,
                "description": "Second units in BCD format",
                "width": 4
              }
            },
            "DR": {
              "YT": {
                "bit": 20,
                "description": "Year tens in BCD format",
                "width": 4
              },
              "YU": {
                "bit": 16,
                "description": "Year units in BCD format",
                "width": 4
              },
              "WDU": {
                "bit": 13,
                "description": "Week day units",
                "width": 3
              },
              "MT": {
                "bit": 12,
                "description": "Month tens in BCD format"
              },
              "MU": {
                "bit": 8,
                "description": "Month units in BCD format",
                "width": 4
              },
              "DT": {
                "bit": 4,
                "description": "Date tens in BCD format",
                "width": 2
              },
              "DU": {
                "bit": 0,
                "description": "Date units in BCD format",
                "width": 4
              }
            },
            "CR": {
              "COE": {
                "bit": 23,
                "description": "Calibration output enable"
              },
              "OSEL": {
                "bit": 21,
                "description": "Output selection",
                "width": 2
              },
              "POL": {
                "bit": 20,
                "description": "Output polarity"
              },
              "COSEL": {
                "bit": 19,
                "description": "Calibration Output\n              selection"
              },
              "BKP": {
                "bit": 18,
                "description": "Backup"
              },
              "SUB1H": {
                "bit": 17,
                "description": "Subtract 1 hour (winter time\n              change)"
              },
              "ADD1H": {
                "bit": 16,
                "description": "Add 1 hour (summer time\n              change)"
              },
              "TSIE": {
                "bit": 15,
                "description": "Time-stamp interrupt\n              enable"
              },
              "WUTIE": {
                "bit": 14,
                "description": "Wakeup timer interrupt\n              enable"
              },
              "ALRBIE": {
                "bit": 13,
                "description": "Alarm B interrupt enable"
              },
              "ALRAIE": {
                "bit": 12,
                "description": "Alarm A interrupt enable"
              },
              "TSE": {
                "bit": 11,
                "description": "Time stamp enable"
              },
              "WUTE": {
                "bit": 10,
                "description": "Wakeup timer enable"
              },
              "ALRBE": {
                "bit": 9,
                "description": "Alarm B enable"
              },
              "ALRAE": {
                "bit": 8,
                "description": "Alarm A enable"
              },
              "DCE": {
                "bit": 7,
                "description": "Coarse digital calibration\n              enable"
              },
              "FMT": {
                "bit": 6,
                "description": "Hour format"
              },
              "BYPSHAD": {
                "bit": 5,
                "description": "Bypass the shadow\n              registers"
              },
              "REFCKON": {
                "bit": 4,
                "description": "Reference clock detection enable (50 or\n              60 Hz)"
              },
              "TSEDGE": {
                "bit": 3,
                "description": "Time-stamp event active\n              edge"
              },
              "WCKSEL": {
                "bit": 0,
                "description": "Wakeup clock selection",
                "width": 3
              }
            },
            "ISR": {
              "ALRAWF": {
                "bit": 0,
                "description": "Alarm A write flag"
              },
              "ALRBWF": {
                "bit": 1,
                "description": "Alarm B write flag"
              },
              "WUTWF": {
                "bit": 2,
                "description": "Wakeup timer write flag"
              },
              "SHPF": {
                "bit": 3,
                "description": "Shift operation pending"
              },
              "INITS": {
                "bit": 4,
                "description": "Initialization status flag"
              },
              "RSF": {
                "bit": 5,
                "description": "Registers synchronization\n              flag"
              },
              "INITF": {
                "bit": 6,
                "description": "Initialization flag"
              },
              "INIT": {
                "bit": 7,
                "description": "Initialization mode"
              },
              "ALRAF": {
                "bit": 8,
                "description": "Alarm A flag"
              },
              "ALRBF": {
                "bit": 9,
                "description": "Alarm B flag"
              },
              "WUTF": {
                "bit": 10,
                "description": "Wakeup timer flag"
              },
              "TSF": {
                "bit": 11,
                "description": "Time-stamp flag"
              },
              "TSOVF": {
                "bit": 12,
                "description": "Time-stamp overflow flag"
              },
              "TAMP1F": {
                "bit": 13,
                "description": "Tamper detection flag"
              },
              "TAMP2F": {
                "bit": 14,
                "description": "TAMPER2 detection flag"
              },
              "RECALPF": {
                "bit": 16,
                "description": "Recalibration pending Flag"
              }
            },
            "PRER": {
              "PREDIV_A": {
                "bit": 16,
                "description": "Asynchronous prescaler\n              factor",
                "width": 7
              },
              "PREDIV_S": {
                "bit": 0,
                "description": "Synchronous prescaler\n              factor",
                "width": 15
              }
            },
            "WUTR": {
              "WUT": {
                "bit": 0,
                "description": "Wakeup auto-reload value\n              bits",
                "width": 16
              }
            },
            "CALIBR": {
              "DCS": {
                "bit": 7,
                "description": "Digital calibration sign"
              },
              "DC": {
                "bit": 0,
                "description": "Digital calibration",
                "width": 5
              }
            },
            "ALRMAR": {
              "MSK4": {
                "bit": 31,
                "description": "Alarm A date mask"
              },
              "WDSEL": {
                "bit": 30,
                "description": "Week day selection"
              },
              "DT": {
                "bit": 28,
                "description": "Date tens in BCD format",
                "width": 2
              },
              "DU": {
                "bit": 24,
                "description": "Date units or day in BCD\n              format",
                "width": 4
              },
              "MSK3": {
                "bit": 23,
                "description": "Alarm A hours mask"
              },
              "PM": {
                "bit": 22,
                "description": "AM/PM notation"
              },
              "HT": {
                "bit": 20,
                "description": "Hour tens in BCD format",
                "width": 2
              },
              "HU": {
                "bit": 16,
                "description": "Hour units in BCD format",
                "width": 4
              },
              "MSK2": {
                "bit": 15,
                "description": "Alarm A minutes mask"
              },
              "MNT": {
                "bit": 12,
                "description": "Minute tens in BCD format",
                "width": 3
              },
              "MNU": {
                "bit": 8,
                "description": "Minute units in BCD format",
                "width": 4
              },
              "MSK1": {
                "bit": 7,
                "description": "Alarm A seconds mask"
              },
              "ST": {
                "bit": 4,
                "description": "Second tens in BCD format",
                "width": 3
              },
              "SU": {
                "bit": 0,
                "description": "Second units in BCD format",
                "width": 4
              }
            },
            "ALRMBR": {
              "MSK4": {
                "bit": 31,
                "description": "Alarm B date mask"
              },
              "WDSEL": {
                "bit": 30,
                "description": "Week day selection"
              },
              "DT": {
                "bit": 28,
                "description": "Date tens in BCD format",
                "width": 2
              },
              "DU": {
                "bit": 24,
                "description": "Date units or day in BCD\n              format",
                "width": 4
              },
              "MSK3": {
                "bit": 23,
                "description": "Alarm B hours mask"
              },
              "PM": {
                "bit": 22,
                "description": "AM/PM notation"
              },
              "HT": {
                "bit": 20,
                "description": "Hour tens in BCD format",
                "width": 2
              },
              "HU": {
                "bit": 16,
                "description": "Hour units in BCD format",
                "width": 4
              },
              "MSK2": {
                "bit": 15,
                "description": "Alarm B minutes mask"
              },
              "MNT": {
                "bit": 12,
                "description": "Minute tens in BCD format",
                "width": 3
              },
              "MNU": {
                "bit": 8,
                "description": "Minute units in BCD format",
                "width": 4
              },
              "MSK1": {
                "bit": 7,
                "description": "Alarm B seconds mask"
              },
              "ST": {
                "bit": 4,
                "description": "Second tens in BCD format",
                "width": 3
              },
              "SU": {
                "bit": 0,
                "description": "Second units in BCD format",
                "width": 4
              }
            },
            "WPR": {
              "KEY": {
                "bit": 0,
                "description": "Write protection key",
                "width": 8
              }
            },
            "SSR": {
              "SS": {
                "bit": 0,
                "description": "Sub second value",
                "width": 16
              }
            },
            "SHIFTR": {
              "ADD1S": {
                "bit": 31,
                "description": "Add one second"
              },
              "SUBFS": {
                "bit": 0,
                "description": "Subtract a fraction of a\n              second",
                "width": 15
              }
            },
            "TSTR": {
              "PM": {
                "bit": 22,
                "description": "AM/PM notation"
              },
              "HT": {
                "bit": 20,
                "description": "Hour tens in BCD format",
                "width": 2
              },
              "HU": {
                "bit": 16,
                "description": "Hour units in BCD format",
                "width": 4
              },
              "MNT": {
                "bit": 12,
                "description": "Minute tens in BCD format",
                "width": 3
              },
              "MNU": {
                "bit": 8,
                "description": "Minute units in BCD format",
                "width": 4
              },
              "ST": {
                "bit": 4,
                "description": "Second tens in BCD format",
                "width": 3
              },
              "SU": {
                "bit": 0,
                "description": "Second units in BCD format",
                "width": 4
              }
            },
            "TSDR": {
              "WDU": {
                "bit": 13,
                "description": "Week day units",
                "width": 3
              },
              "MT": {
                "bit": 12,
                "description": "Month tens in BCD format"
              },
              "MU": {
                "bit": 8,
                "description": "Month units in BCD format",
                "width": 4
              },
              "DT": {
                "bit": 4,
                "description": "Date tens in BCD format",
                "width": 2
              },
              "DU": {
                "bit": 0,
                "description": "Date units in BCD format",
                "width": 4
              }
            },
            "TSSSR": {
              "SS": {
                "bit": 0,
                "description": "Sub second value",
                "width": 16
              }
            },
            "CALR": {
              "CALP": {
                "bit": 15,
                "description": "Increase frequency of RTC by 488.5\n              ppm"
              },
              "CALW8": {
                "bit": 14,
                "description": "Use an 8-second calibration cycle\n              period"
              },
              "CALW16": {
                "bit": 13,
                "description": "Use a 16-second calibration cycle\n              period"
              },
              "CALM": {
                "bit": 0,
                "description": "Calibration minus",
                "width": 9
              }
            },
            "TAFCR": {
              "ALARMOUTTYPE": {
                "bit": 18,
                "description": "AFO_ALARM output type"
              },
              "TSINSEL": {
                "bit": 17,
                "description": "TIMESTAMP mapping"
              },
              "TAMP1INSEL": {
                "bit": 16,
                "description": "TAMPER1 mapping"
              },
              "TAMPPUDIS": {
                "bit": 15,
                "description": "TAMPER pull-up disable"
              },
              "TAMPPRCH": {
                "bit": 13,
                "description": "Tamper precharge duration",
                "width": 2
              },
              "TAMPFLT": {
                "bit": 11,
                "description": "Tamper filter count",
                "width": 2
              },
              "TAMPFREQ": {
                "bit": 8,
                "description": "Tamper sampling frequency",
                "width": 3
              },
              "TAMPTS": {
                "bit": 7,
                "description": "Activate timestamp on tamper detection\n              event"
              },
              "TAMP2TRG": {
                "bit": 4,
                "description": "Active level for tamper 2"
              },
              "TAMP2E": {
                "bit": 3,
                "description": "Tamper 2 detection enable"
              },
              "TAMPIE": {
                "bit": 2,
                "description": "Tamper interrupt enable"
              },
              "TAMP1TRG": {
                "bit": 1,
                "description": "Active level for tamper 1"
              },
              "TAMP1E": {
                "bit": 0,
                "description": "Tamper 1 detection enable"
              }
            },
            "ALRMASSR": {
              "MASKSS": {
                "bit": 24,
                "description": "Mask the most-significant bits starting\n              at this bit",
                "width": 4
              },
              "SS": {
                "bit": 0,
                "description": "Sub seconds value",
                "width": 15
              }
            },
            "ALRMBSSR": {
              "MASKSS": {
                "bit": 24,
                "description": "Mask the most-significant bits starting\n              at this bit",
                "width": 4
              },
              "SS": {
                "bit": 0,
                "description": "Sub seconds value",
                "width": 15
              }
            },
            "BKP0R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP1R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP2R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP3R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP4R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP5R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP6R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP7R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP8R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP9R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP10R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP11R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP12R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP13R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP14R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP15R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP16R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP17R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP18R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP19R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            }
          }
        },
        "SYSCFG": {
          "instances": [
            {
              "name": "SYSCFG",
              "base": "0x40013800"
            }
          ],
          "registers": {
            "MEMRM": {
              "offset": "0x00",
              "size": 32,
              "description": "memory remap register"
            },
            "PMC": {
              "offset": "0x04",
              "size": 32,
              "description": "peripheral mode configuration\n          register"
            },
            "EXTICR1": {
              "offset": "0x08",
              "size": 32,
              "description": "external interrupt configuration register\n          1"
            },
            "EXTICR2": {
              "offset": "0x0C",
              "size": 32,
              "description": "external interrupt configuration register\n          2"
            },
            "EXTICR3": {
              "offset": "0x10",
              "size": 32,
              "description": "external interrupt configuration register\n          3"
            },
            "EXTICR4": {
              "offset": "0x14",
              "size": 32,
              "description": "external interrupt configuration register\n          4"
            },
            "CMPCR": {
              "offset": "0x20",
              "size": 32,
              "description": "Compensation cell control\n          register"
            },
            "CFGR": {
              "offset": "0x2C",
              "size": 32,
              "description": "Configuration register"
            }
          },
          "bits": {
            "MEMRM": {
              "MEM_MODE": {
                "bit": 0,
                "description": "MEM_MODE",
                "width": 2
              }
            },
            "PMC": {
              "ADC1DC2": {
                "bit": 16,
                "description": "ADC1DC2"
              }
            },
            "EXTICR1": {
              "EXTI3": {
                "bit": 12,
                "description": "EXTI x configuration (x = 0 to\n              3)",
                "width": 4
              },
              "EXTI2": {
                "bit": 8,
                "description": "EXTI x configuration (x = 0 to\n              3)",
                "width": 4
              },
              "EXTI1": {
                "bit": 4,
                "description": "EXTI x configuration (x = 0 to\n              3)",
                "width": 4
              },
              "EXTI0": {
                "bit": 0,
                "description": "EXTI x configuration (x = 0 to\n              3)",
                "width": 4
              }
            },
            "EXTICR2": {
              "EXTI7": {
                "bit": 12,
                "description": "EXTI x configuration (x = 4 to\n              7)",
                "width": 4
              },
              "EXTI6": {
                "bit": 8,
                "description": "EXTI x configuration (x = 4 to\n              7)",
                "width": 4
              },
              "EXTI5": {
                "bit": 4,
                "description": "EXTI x configuration (x = 4 to\n              7)",
                "width": 4
              },
              "EXTI4": {
                "bit": 0,
                "description": "EXTI x configuration (x = 4 to\n              7)",
                "width": 4
              }
            },
            "EXTICR3": {
              "EXTI11": {
                "bit": 12,
                "description": "EXTI x configuration (x = 8 to\n              11)",
                "width": 4
              },
              "EXTI10": {
                "bit": 8,
                "description": "EXTI10",
                "width": 4
              },
              "EXTI9": {
                "bit": 4,
                "description": "EXTI x configuration (x = 8 to\n              11)",
                "width": 4
              },
              "EXTI8": {
                "bit": 0,
                "description": "EXTI x configuration (x = 8 to\n              11)",
                "width": 4
              }
            },
            "EXTICR4": {
              "EXTI15": {
                "bit": 12,
                "description": "EXTI x configuration (x = 12 to\n              15)",
                "width": 4
              },
              "EXTI14": {
                "bit": 8,
                "description": "EXTI x configuration (x = 12 to\n              15)",
                "width": 4
              },
              "EXTI13": {
                "bit": 4,
                "description": "EXTI x configuration (x = 12 to\n              15)",
                "width": 4
              },
              "EXTI12": {
                "bit": 0,
                "description": "EXTI x configuration (x = 12 to\n              15)",
                "width": 4
              }
            },
            "CMPCR": {
              "READY": {
                "bit": 8,
                "description": "READY"
              },
              "CMP_PD": {
                "bit": 0,
                "description": "Compensation cell\n              power-down"
              }
            },
            "CFGR": {
              "FMPI2C1_SCL": {
                "bit": 0,
                "description": "FMPI2C1_SCL"
              },
              "FMPI2C1_SDA": {
                "bit": 1,
                "description": "FMPI2C1_SDA"
              }
            }
          }
        },
        "TIM": {
          "instances": [
            {
              "name": "TIM1",
              "base": "0x40010000",
              "irq": 24
            },
            {
              "name": "TIM8",
              "base": "0x40010400"
            },
            {
              "name": "TIM11",
              "base": "0x40014800"
            },
            {
              "name": "TIM5",
              "base": "0x40000C00"
            },
            {
              "name": "TIM9",
              "base": "0x40014000"
            },
            {
              "name": "TIM6",
              "base": "0x40001000",
              "irq": 54
            },
            {
              "name": "LPTIM1",
              "base": "0x40002400",
              "irq": 97
            }
          ],
          "registers": {
            "CR1": {
              "offset": "0x00",
              "size": 32,
              "description": "control register 1"
            },
            "CR2": {
              "offset": "0x04",
              "size": 32,
              "description": "control register 2"
            },
            "SMCR": {
              "offset": "0x08",
              "size": 32,
              "description": "slave mode control register"
            },
            "DIER": {
              "offset": "0x0C",
              "size": 32,
              "description": "DMA/Interrupt enable register"
            },
            "SR": {
              "offset": "0x10",
              "size": 32,
              "description": "status register"
            },
            "EGR": {
              "offset": "0x14",
              "size": 32,
              "description": "event generation register"
            },
            "CCMR1_Output": {
              "offset": "0x18",
              "size": 32,
              "description": "capture/compare mode register 1 (output\n          mode)"
            },
            "CCMR1_Input": {
              "offset": "0x18",
              "size": 32,
              "description": "capture/compare mode register 1 (input\n          mode)"
            },
            "CCMR2_Output": {
              "offset": "0x1C",
              "size": 32,
              "description": "capture/compare mode register 2 (output\n          mode)"
            },
            "CCMR2_Input": {
              "offset": "0x1C",
              "size": 32,
              "description": "capture/compare mode register 2 (input\n          mode)"
            },
            "CCER": {
              "offset": "0x20",
              "size": 32,
              "description": "capture/compare enable\n          register"
            },
            "CNT": {
              "offset": "0x24",
              "size": 32,
              "description": "counter"
            },
            "PSC": {
              "offset": "0x28",
              "size": 32,
              "description": "prescaler"
            },
            "ARR": {
              "offset": "0x2C",
              "size": 32,
              "description": "auto-reload register"
            },
            "CCR1": {
              "offset": "0x34",
              "size": 32,
              "description": "capture/compare register 1"
            },
            "CCR2": {
              "offset": "0x38",
              "size": 32,
              "description": "capture/compare register 2"
            },
            "CCR3": {
              "offset": "0x3C",
              "size": 32,
              "description": "capture/compare register 3"
            },
            "CCR4": {
              "offset": "0x40",
              "size": 32,
              "description": "capture/compare register 4"
            },
            "DCR": {
              "offset": "0x48",
              "size": 32,
              "description": "DMA control register"
            },
            "DMAR": {
              "offset": "0x4C",
              "size": 32,
              "description": "DMA address for full transfer"
            },
            "RCR": {
              "offset": "0x30",
              "size": 32,
              "description": "repetition counter register"
            },
            "BDTR": {
              "offset": "0x44",
              "size": 32,
              "description": "break and dead-time register"
            }
          },
          "bits": {
            "CR1": {
              "CKD": {
                "bit": 8,
                "description": "Clock division",
                "width": 2
              },
              "ARPE": {
                "bit": 7,
                "description": "Auto-reload preload enable"
              },
              "CMS": {
                "bit": 5,
                "description": "Center-aligned mode\n              selection",
                "width": 2
              },
              "DIR": {
                "bit": 4,
                "description": "Direction"
              },
              "OPM": {
                "bit": 3,
                "description": "One-pulse mode"
              },
              "URS": {
                "bit": 2,
                "description": "Update request source"
              },
              "UDIS": {
                "bit": 1,
                "description": "Update disable"
              },
              "CEN": {
                "bit": 0,
                "description": "Counter enable"
              }
            },
            "CR2": {
              "OIS4": {
                "bit": 14,
                "description": "Output Idle state 4"
              },
              "OIS3N": {
                "bit": 13,
                "description": "Output Idle state 3"
              },
              "OIS3": {
                "bit": 12,
                "description": "Output Idle state 3"
              },
              "OIS2N": {
                "bit": 11,
                "description": "Output Idle state 2"
              },
              "OIS2": {
                "bit": 10,
                "description": "Output Idle state 2"
              },
              "OIS1N": {
                "bit": 9,
                "description": "Output Idle state 1"
              },
              "OIS1": {
                "bit": 8,
                "description": "Output Idle state 1"
              },
              "TI1S": {
                "bit": 7,
                "description": "TI1 selection"
              },
              "MMS": {
                "bit": 4,
                "description": "Master mode selection",
                "width": 3
              },
              "CCDS": {
                "bit": 3,
                "description": "Capture/compare DMA\n              selection"
              },
              "CCUS": {
                "bit": 2,
                "description": "Capture/compare control update\n              selection"
              },
              "CCPC": {
                "bit": 0,
                "description": "Capture/compare preloaded\n              control"
              }
            },
            "SMCR": {
              "ETP": {
                "bit": 15,
                "description": "External trigger polarity"
              },
              "ECE": {
                "bit": 14,
                "description": "External clock enable"
              },
              "ETPS": {
                "bit": 12,
                "description": "External trigger prescaler",
                "width": 2
              },
              "ETF": {
                "bit": 8,
                "description": "External trigger filter",
                "width": 4
              },
              "MSM": {
                "bit": 7,
                "description": "Master/Slave mode"
              },
              "TS": {
                "bit": 4,
                "description": "Trigger selection",
                "width": 3
              },
              "SMS": {
                "bit": 0,
                "description": "Slave mode selection",
                "width": 3
              }
            },
            "DIER": {
              "TDE": {
                "bit": 14,
                "description": "Trigger DMA request enable"
              },
              "COMDE": {
                "bit": 13,
                "description": "COM DMA request enable"
              },
              "CC4DE": {
                "bit": 12,
                "description": "Capture/Compare 4 DMA request\n              enable"
              },
              "CC3DE": {
                "bit": 11,
                "description": "Capture/Compare 3 DMA request\n              enable"
              },
              "CC2DE": {
                "bit": 10,
                "description": "Capture/Compare 2 DMA request\n              enable"
              },
              "CC1DE": {
                "bit": 9,
                "description": "Capture/Compare 1 DMA request\n              enable"
              },
              "UDE": {
                "bit": 8,
                "description": "Update DMA request enable"
              },
              "BIE": {
                "bit": 7,
                "description": "Break interrupt enable"
              },
              "TIE": {
                "bit": 6,
                "description": "Trigger interrupt enable"
              },
              "COMIE": {
                "bit": 5,
                "description": "COM interrupt enable"
              },
              "CC4IE": {
                "bit": 4,
                "description": "Capture/Compare 4 interrupt\n              enable"
              },
              "CC3IE": {
                "bit": 3,
                "description": "Capture/Compare 3 interrupt\n              enable"
              },
              "CC2IE": {
                "bit": 2,
                "description": "Capture/Compare 2 interrupt\n              enable"
              },
              "CC1IE": {
                "bit": 1,
                "description": "Capture/Compare 1 interrupt\n              enable"
              },
              "UIE": {
                "bit": 0,
                "description": "Update interrupt enable"
              }
            },
            "SR": {
              "CC4OF": {
                "bit": 12,
                "description": "Capture/Compare 4 overcapture\n              flag"
              },
              "CC3OF": {
                "bit": 11,
                "description": "Capture/Compare 3 overcapture\n              flag"
              },
              "CC2OF": {
                "bit": 10,
                "description": "Capture/compare 2 overcapture\n              flag"
              },
              "CC1OF": {
                "bit": 9,
                "description": "Capture/Compare 1 overcapture\n              flag"
              },
              "BIF": {
                "bit": 7,
                "description": "Break interrupt flag"
              },
              "TIF": {
                "bit": 6,
                "description": "Trigger interrupt flag"
              },
              "COMIF": {
                "bit": 5,
                "description": "COM interrupt flag"
              },
              "CC4IF": {
                "bit": 4,
                "description": "Capture/Compare 4 interrupt\n              flag"
              },
              "CC3IF": {
                "bit": 3,
                "description": "Capture/Compare 3 interrupt\n              flag"
              },
              "CC2IF": {
                "bit": 2,
                "description": "Capture/Compare 2 interrupt\n              flag"
              },
              "CC1IF": {
                "bit": 1,
                "description": "Capture/compare 1 interrupt\n              flag"
              },
              "UIF": {
                "bit": 0,
                "description": "Update interrupt flag"
              }
            },
            "EGR": {
              "BG": {
                "bit": 7,
                "description": "Break generation"
              },
              "TG": {
                "bit": 6,
                "description": "Trigger generation"
              },
              "COMG": {
                "bit": 5,
                "description": "Capture/Compare control update\n              generation"
              },
              "CC4G": {
                "bit": 4,
                "description": "Capture/compare 4\n              generation"
              },
              "CC3G": {
                "bit": 3,
                "description": "Capture/compare 3\n              generation"
              },
              "CC2G": {
                "bit": 2,
                "description": "Capture/compare 2\n              generation"
              },
              "CC1G": {
                "bit": 1,
                "description": "Capture/compare 1\n              generation"
              },
              "UG": {
                "bit": 0,
                "description": "Update generation"
              }
            },
            "CCMR1_Output": {
              "OC2CE": {
                "bit": 15,
                "description": "Output Compare 2 clear\n              enable"
              },
              "OC2M": {
                "bit": 12,
                "description": "Output Compare 2 mode",
                "width": 3
              },
              "OC2PE": {
                "bit": 11,
                "description": "Output Compare 2 preload\n              enable"
              },
              "OC2FE": {
                "bit": 10,
                "description": "Output Compare 2 fast\n              enable"
              },
              "CC2S": {
                "bit": 8,
                "description": "Capture/Compare 2\n              selection",
                "width": 2
              },
              "OC1CE": {
                "bit": 7,
                "description": "Output Compare 1 clear\n              enable"
              },
              "OC1M": {
                "bit": 4,
                "description": "Output Compare 1 mode",
                "width": 3
              },
              "OC1PE": {
                "bit": 3,
                "description": "Output Compare 1 preload\n              enable"
              },
              "OC1FE": {
                "bit": 2,
                "description": "Output Compare 1 fast\n              enable"
              },
              "CC1S": {
                "bit": 0,
                "description": "Capture/Compare 1\n              selection",
                "width": 2
              }
            },
            "CCMR1_Input": {
              "IC2F": {
                "bit": 12,
                "description": "Input capture 2 filter",
                "width": 4
              },
              "IC2PCS": {
                "bit": 10,
                "description": "Input capture 2 prescaler",
                "width": 2
              },
              "CC2S": {
                "bit": 8,
                "description": "Capture/Compare 2\n              selection",
                "width": 2
              },
              "IC1F": {
                "bit": 4,
                "description": "Input capture 1 filter",
                "width": 4
              },
              "ICPCS": {
                "bit": 2,
                "description": "Input capture 1 prescaler",
                "width": 2
              },
              "CC1S": {
                "bit": 0,
                "description": "Capture/Compare 1\n              selection",
                "width": 2
              }
            },
            "CCMR2_Output": {
              "OC4CE": {
                "bit": 15,
                "description": "Output compare 4 clear\n              enable"
              },
              "OC4M": {
                "bit": 12,
                "description": "Output compare 4 mode",
                "width": 3
              },
              "OC4PE": {
                "bit": 11,
                "description": "Output compare 4 preload\n              enable"
              },
              "OC4FE": {
                "bit": 10,
                "description": "Output compare 4 fast\n              enable"
              },
              "CC4S": {
                "bit": 8,
                "description": "Capture/Compare 4\n              selection",
                "width": 2
              },
              "OC3CE": {
                "bit": 7,
                "description": "Output compare 3 clear\n              enable"
              },
              "OC3M": {
                "bit": 4,
                "description": "Output compare 3 mode",
                "width": 3
              },
              "OC3PE": {
                "bit": 3,
                "description": "Output compare 3 preload\n              enable"
              },
              "OC3FE": {
                "bit": 2,
                "description": "Output compare 3 fast\n              enable"
              },
              "CC3S": {
                "bit": 0,
                "description": "Capture/Compare 3\n              selection",
                "width": 2
              }
            },
            "CCMR2_Input": {
              "IC4F": {
                "bit": 12,
                "description": "Input capture 4 filter",
                "width": 4
              },
              "IC4PSC": {
                "bit": 10,
                "description": "Input capture 4 prescaler",
                "width": 2
              },
              "CC4S": {
                "bit": 8,
                "description": "Capture/Compare 4\n              selection",
                "width": 2
              },
              "IC3F": {
                "bit": 4,
                "description": "Input capture 3 filter",
                "width": 4
              },
              "IC3PSC": {
                "bit": 2,
                "description": "Input capture 3 prescaler",
                "width": 2
              },
              "CC3S": {
                "bit": 0,
                "description": "Capture/compare 3\n              selection",
                "width": 2
              }
            },
            "CCER": {
              "CC4P": {
                "bit": 13,
                "description": "Capture/Compare 3 output\n              Polarity"
              },
              "CC4E": {
                "bit": 12,
                "description": "Capture/Compare 4 output\n              enable"
              },
              "CC3NP": {
                "bit": 11,
                "description": "Capture/Compare 3 output\n              Polarity"
              },
              "CC3NE": {
                "bit": 10,
                "description": "Capture/Compare 3 complementary output\n              enable"
              },
              "CC3P": {
                "bit": 9,
                "description": "Capture/Compare 3 output\n              Polarity"
              },
              "CC3E": {
                "bit": 8,
                "description": "Capture/Compare 3 output\n              enable"
              },
              "CC2NP": {
                "bit": 7,
                "description": "Capture/Compare 2 output\n              Polarity"
              },
              "CC2NE": {
                "bit": 6,
                "description": "Capture/Compare 2 complementary output\n              enable"
              },
              "CC2P": {
                "bit": 5,
                "description": "Capture/Compare 2 output\n              Polarity"
              },
              "CC2E": {
                "bit": 4,
                "description": "Capture/Compare 2 output\n              enable"
              },
              "CC1NP": {
                "bit": 3,
                "description": "Capture/Compare 1 output\n              Polarity"
              },
              "CC1NE": {
                "bit": 2,
                "description": "Capture/Compare 1 complementary output\n              enable"
              },
              "CC1P": {
                "bit": 1,
                "description": "Capture/Compare 1 output\n              Polarity"
              },
              "CC1E": {
                "bit": 0,
                "description": "Capture/Compare 1 output\n              enable"
              }
            },
            "CNT": {
              "CNT": {
                "bit": 0,
                "description": "counter value",
                "width": 16
              }
            },
            "PSC": {
              "PSC": {
                "bit": 0,
                "description": "Prescaler value",
                "width": 16
              }
            },
            "ARR": {
              "ARR": {
                "bit": 0,
                "description": "Auto-reload value",
                "width": 16
              }
            },
            "CCR1": {
              "CCR1": {
                "bit": 0,
                "description": "Capture/Compare 1 value",
                "width": 16
              }
            },
            "CCR2": {
              "CCR2": {
                "bit": 0,
                "description": "Capture/Compare 2 value",
                "width": 16
              }
            },
            "CCR3": {
              "CCR3": {
                "bit": 0,
                "description": "Capture/Compare value",
                "width": 16
              }
            },
            "CCR4": {
              "CCR4": {
                "bit": 0,
                "description": "Capture/Compare value",
                "width": 16
              }
            },
            "DCR": {
              "DBL": {
                "bit": 8,
                "description": "DMA burst length",
                "width": 5
              },
              "DBA": {
                "bit": 0,
                "description": "DMA base address",
                "width": 5
              }
            },
            "DMAR": {
              "DMAB": {
                "bit": 0,
                "description": "DMA register for burst\n              accesses",
                "width": 16
              }
            },
            "RCR": {
              "REP": {
                "bit": 0,
                "description": "Repetition counter value",
                "width": 8
              }
            },
            "BDTR": {
              "MOE": {
                "bit": 15,
                "description": "Main output enable"
              },
              "AOE": {
                "bit": 14,
                "description": "Automatic output enable"
              },
              "BKP": {
                "bit": 13,
                "description": "Break polarity"
              },
              "BKE": {
                "bit": 12,
                "description": "Break enable"
              },
              "OSSR": {
                "bit": 11,
                "description": "Off-state selection for Run\n              mode"
              },
              "OSSI": {
                "bit": 10,
                "description": "Off-state selection for Idle\n              mode"
              },
              "LOCK": {
                "bit": 8,
                "description": "Lock configuration",
                "width": 2
              },
              "DTG": {
                "bit": 0,
                "description": "Dead-time generator setup",
                "width": 8
              }
            }
          }
        },
        "USART": {
          "instances": [
            {
              "name": "USART1",
              "base": "0x40011000"
            },
            {
              "name": "USART2",
              "base": "0x40004400"
            },
            {
              "name": "USART6",
              "base": "0x40011400"
            }
          ],
          "registers": {
            "SR": {
              "offset": "0x00",
              "size": 32,
              "description": "Status register"
            },
            "DR": {
              "offset": "0x04",
              "size": 32,
              "description": "Data register"
            },
            "BRR": {
              "offset": "0x08",
              "size": 32,
              "description": "Baud rate register"
            },
            "CR1": {
              "offset": "0x0C",
              "size": 32,
              "description": "Control register 1"
            },
            "CR2": {
              "offset": "0x10",
              "size": 32,
              "description": "Control register 2"
            },
            "CR3": {
              "offset": "0x14",
              "size": 32,
              "description": "Control register 3"
            },
            "GTPR": {
              "offset": "0x18",
              "size": 32,
              "description": "Guard time and prescaler\n          register"
            }
          },
          "bits": {
            "SR": {
              "CTS": {
                "bit": 9,
                "description": "CTS flag"
              },
              "LBD": {
                "bit": 8,
                "description": "LIN break detection flag"
              },
              "TXE": {
                "bit": 7,
                "description": "Transmit data register\n              empty"
              },
              "TC": {
                "bit": 6,
                "description": "Transmission complete"
              },
              "RXNE": {
                "bit": 5,
                "description": "Read data register not\n              empty"
              },
              "IDLE": {
                "bit": 4,
                "description": "IDLE line detected"
              },
              "ORE": {
                "bit": 3,
                "description": "Overrun error"
              },
              "NF": {
                "bit": 2,
                "description": "Noise detected flag"
              },
              "FE": {
                "bit": 1,
                "description": "Framing error"
              },
              "PE": {
                "bit": 0,
                "description": "Parity error"
              }
            },
            "DR": {
              "DR": {
                "bit": 0,
                "description": "Data value",
                "width": 9
              }
            },
            "BRR": {
              "DIV_Mantissa": {
                "bit": 4,
                "description": "mantissa of USARTDIV",
                "width": 12
              },
              "DIV_Fraction": {
                "bit": 0,
                "description": "fraction of USARTDIV",
                "width": 4
              }
            },
            "CR1": {
              "OVER8": {
                "bit": 15,
                "description": "Oversampling mode"
              },
              "UE": {
                "bit": 13,
                "description": "USART enable"
              },
              "M": {
                "bit": 12,
                "description": "Word length"
              },
              "WAKE": {
                "bit": 11,
                "description": "Wakeup method"
              },
              "PCE": {
                "bit": 10,
                "description": "Parity control enable"
              },
              "PS": {
                "bit": 9,
                "description": "Parity selection"
              },
              "PEIE": {
                "bit": 8,
                "description": "PE interrupt enable"
              },
              "TXEIE": {
                "bit": 7,
                "description": "TXE interrupt enable"
              },
              "TCIE": {
                "bit": 6,
                "description": "Transmission complete interrupt\n              enable"
              },
              "RXNEIE": {
                "bit": 5,
                "description": "RXNE interrupt enable"
              },
              "IDLEIE": {
                "bit": 4,
                "description": "IDLE interrupt enable"
              },
              "TE": {
                "bit": 3,
                "description": "Transmitter enable"
              },
              "RE": {
                "bit": 2,
                "description": "Receiver enable"
              },
              "RWU": {
                "bit": 1,
                "description": "Receiver wakeup"
              },
              "SBK": {
                "bit": 0,
                "description": "Send break"
              }
            },
            "CR2": {
              "LINEN": {
                "bit": 14,
                "description": "LIN mode enable"
              },
              "STOP": {
                "bit": 12,
                "description": "STOP bits",
                "width": 2
              },
              "CLKEN": {
                "bit": 11,
                "description": "Clock enable"
              },
              "CPOL": {
                "bit": 10,
                "description": "Clock polarity"
              },
              "CPHA": {
                "bit": 9,
                "description": "Clock phase"
              },
              "LBCL": {
                "bit": 8,
                "description": "Last bit clock pulse"
              },
              "LBDIE": {
                "bit": 6,
                "description": "LIN break detection interrupt\n              enable"
              },
              "LBDL": {
                "bit": 5,
                "description": "lin break detection length"
              },
              "ADD": {
                "bit": 0,
                "description": "Address of the USART node",
                "width": 4
              }
            },
            "CR3": {
              "ONEBIT": {
                "bit": 11,
                "description": "One sample bit method\n              enable"
              },
              "CTSIE": {
                "bit": 10,
                "description": "CTS interrupt enable"
              },
              "CTSE": {
                "bit": 9,
                "description": "CTS enable"
              },
              "RTSE": {
                "bit": 8,
                "description": "RTS enable"
              },
              "DMAT": {
                "bit": 7,
                "description": "DMA enable transmitter"
              },
              "DMAR": {
                "bit": 6,
                "description": "DMA enable receiver"
              },
              "SCEN": {
                "bit": 5,
                "description": "Smartcard mode enable"
              },
              "NACK": {
                "bit": 4,
                "description": "Smartcard NACK enable"
              },
              "HDSEL": {
                "bit": 3,
                "description": "Half-duplex selection"
              },
              "IRLP": {
                "bit": 2,
                "description": "IrDA low-power"
              },
              "IREN": {
                "bit": 1,
                "description": "IrDA mode enable"
              },
              "EIE": {
                "bit": 0,
                "description": "Error interrupt enable"
              }
            },
            "GTPR": {
              "GT": {
                "bit": 8,
                "description": "Guard time value",
                "width": 8
              },
              "PSC": {
                "bit": 0,
                "description": "Prescaler value",
                "width": 8
              }
            }
          }
        },
        "DMA": {
          "instances": [
            {
              "name": "DMA2",
              "base": "0x40026400"
            },
            {
              "name": "DMA1",
              "base": "0x40026000",
              "irq": 41
            }
          ],
          "registers": {
            "LISR": {
              "offset": "0x00",
              "size": 32,
              "description": "low interrupt status register"
            },
            "HISR": {
              "offset": "0x04",
              "size": 32,
              "description": "high interrupt status register"
            },
            "LIFCR": {
              "offset": "0x08",
              "size": 32,
              "description": "low interrupt flag clear\n          register"
            },
            "HIFCR": {
              "offset": "0x0C",
              "size": 32,
              "description": "high interrupt flag clear\n          register"
            },
            "S0CR": {
              "offset": "0x10",
              "size": 32,
              "description": "stream x configuration\n          register"
            },
            "S0NDTR": {
              "offset": "0x14",
              "size": 32,
              "description": "stream x number of data\n          register"
            },
            "S0PAR": {
              "offset": "0x18",
              "size": 32,
              "description": "stream x peripheral address\n          register"
            },
            "S0M0AR": {
              "offset": "0x1C",
              "size": 32,
              "description": "stream x memory 0 address\n          register"
            },
            "S0M1AR": {
              "offset": "0x20",
              "size": 32,
              "description": "stream x memory 1 address\n          register"
            },
            "S0FCR": {
              "offset": "0x24",
              "size": 32,
              "description": "stream x FIFO control register"
            },
            "S1CR": {
              "offset": "0x28",
              "size": 32,
              "description": "stream x configuration\n          register"
            },
            "S1NDTR": {
              "offset": "0x2C",
              "size": 32,
              "description": "stream x number of data\n          register"
            },
            "S1PAR": {
              "offset": "0x30",
              "size": 32,
              "description": "stream x peripheral address\n          register"
            },
            "S1M0AR": {
              "offset": "0x34",
              "size": 32,
              "description": "stream x memory 0 address\n          register"
            },
            "S1M1AR": {
              "offset": "0x38",
              "size": 32,
              "description": "stream x memory 1 address\n          register"
            },
            "S1FCR": {
              "offset": "0x3C",
              "size": 32,
              "description": "stream x FIFO control register"
            },
            "S2CR": {
              "offset": "0x40",
              "size": 32,
              "description": "stream x configuration\n          register"
            },
            "S2NDTR": {
              "offset": "0x44",
              "size": 32,
              "description": "stream x number of data\n          register"
            },
            "S2PAR": {
              "offset": "0x48",
              "size": 32,
              "description": "stream x peripheral address\n          register"
            },
            "S2M0AR": {
              "offset": "0x4C",
              "size": 32,
              "description": "stream x memory 0 address\n          register"
            },
            "S2M1AR": {
              "offset": "0x50",
              "size": 32,
              "description": "stream x memory 1 address\n          register"
            },
            "S2FCR": {
              "offset": "0x54",
              "size": 32,
              "description": "stream x FIFO control register"
            },
            "S3CR": {
              "offset": "0x58",
              "size": 32,
              "description": "stream x configuration\n          register"
            },
            "S3NDTR": {
              "offset": "0x5C",
              "size": 32,
              "description": "stream x number of data\n          register"
            },
            "S3PAR": {
              "offset": "0x60",
              "size": 32,
              "description": "stream x peripheral address\n          register"
            },
            "S3M0AR": {
              "offset": "0x64",
              "size": 32,
              "description": "stream x memory 0 address\n          register"
            },
            "S3M1AR": {
              "offset": "0x68",
              "size": 32,
              "description": "stream x memory 1 address\n          register"
            },
            "S3FCR": {
              "offset": "0x6C",
              "size": 32,
              "description": "stream x FIFO control register"
            },
            "S4CR": {
              "offset": "0x70",
              "size": 32,
              "description": "stream x configuration\n          register"
            },
            "S4NDTR": {
              "offset": "0x74",
              "size": 32,
              "description": "stream x number of data\n          register"
            },
            "S4PAR": {
              "offset": "0x78",
              "size": 32,
              "description": "stream x peripheral address\n          register"
            },
            "S4M0AR": {
              "offset": "0x7C",
              "size": 32,
              "description": "stream x memory 0 address\n          register"
            },
            "S4M1AR": {
              "offset": "0x80",
              "size": 32,
              "description": "stream x memory 1 address\n          register"
            },
            "S4FCR": {
              "offset": "0x84",
              "size": 32,
              "description": "stream x FIFO control register"
            },
            "S5CR": {
              "offset": "0x88",
              "size": 32,
              "description": "stream x configuration\n          register"
            },
            "S5NDTR": {
              "offset": "0x8C",
              "size": 32,
              "description": "stream x number of data\n          register"
            },
            "S5PAR": {
              "offset": "0x90",
              "size": 32,
              "description": "stream x peripheral address\n          register"
            },
            "S5M0AR": {
              "offset": "0x94",
              "size": 32,
              "description": "stream x memory 0 address\n          register"
            },
            "S5M1AR": {
              "offset": "0x98",
              "size": 32,
              "description": "stream x memory 1 address\n          register"
            },
            "S5FCR": {
              "offset": "0x9C",
              "size": 32,
              "description": "stream x FIFO control register"
            },
            "S6CR": {
              "offset": "0xA0",
              "size": 32,
              "description": "stream x configuration\n          register"
            },
            "S6NDTR": {
              "offset": "0xA4",
              "size": 32,
              "description": "stream x number of data\n          register"
            },
            "S6PAR": {
              "offset": "0xA8",
              "size": 32,
              "description": "stream x peripheral address\n          register"
            },
            "S6M0AR": {
              "offset": "0xAC",
              "size": 32,
              "description": "stream x memory 0 address\n          register"
            },
            "S6M1AR": {
              "offset": "0xB0",
              "size": 32,
              "description": "stream x memory 1 address\n          register"
            },
            "S6FCR": {
              "offset": "0xB4",
              "size": 32,
              "description": "stream x FIFO control register"
            },
            "S7CR": {
              "offset": "0xB8",
              "size": 32,
              "description": "stream x configuration\n          register"
            },
            "S7NDTR": {
              "offset": "0xBC",
              "size": 32,
              "description": "stream x number of data\n          register"
            },
            "S7PAR": {
              "offset": "0xC0",
              "size": 32,
              "description": "stream x peripheral address\n          register"
            },
            "S7M0AR": {
              "offset": "0xC4",
              "size": 32,
              "description": "stream x memory 0 address\n          register"
            },
            "S7M1AR": {
              "offset": "0xC8",
              "size": 32,
              "description": "stream x memory 1 address\n          register"
            },
            "S7FCR": {
              "offset": "0xCC",
              "size": 32,
              "description": "stream x FIFO control register"
            }
          },
          "bits": {
            "LISR": {
              "TCIF3": {
                "bit": 27,
                "description": "Stream x transfer complete interrupt\n              flag (x = 3..0)"
              },
              "HTIF3": {
                "bit": 26,
                "description": "Stream x half transfer interrupt flag\n              (x=3..0)"
              },
              "TEIF3": {
                "bit": 25,
                "description": "Stream x transfer error interrupt flag\n              (x=3..0)"
              },
              "DMEIF3": {
                "bit": 24,
                "description": "Stream x direct mode error interrupt\n              flag (x=3..0)"
              },
              "FEIF3": {
                "bit": 22,
                "description": "Stream x FIFO error interrupt flag\n              (x=3..0)"
              },
              "TCIF2": {
                "bit": 21,
                "description": "Stream x transfer complete interrupt\n              flag (x = 3..0)"
              },
              "HTIF2": {
                "bit": 20,
                "description": "Stream x half transfer interrupt flag\n              (x=3..0)"
              },
              "TEIF2": {
                "bit": 19,
                "description": "Stream x transfer error interrupt flag\n              (x=3..0)"
              },
              "DMEIF2": {
                "bit": 18,
                "description": "Stream x direct mode error interrupt\n              flag (x=3..0)"
              },
              "FEIF2": {
                "bit": 16,
                "description": "Stream x FIFO error interrupt flag\n              (x=3..0)"
              },
              "TCIF1": {
                "bit": 11,
                "description": "Stream x transfer complete interrupt\n              flag (x = 3..0)"
              },
              "HTIF1": {
                "bit": 10,
                "description": "Stream x half transfer interrupt flag\n              (x=3..0)"
              },
              "TEIF1": {
                "bit": 9,
                "description": "Stream x transfer error interrupt flag\n              (x=3..0)"
              },
              "DMEIF1": {
                "bit": 8,
                "description": "Stream x direct mode error interrupt\n              flag (x=3..0)"
              },
              "FEIF1": {
                "bit": 6,
                "description": "Stream x FIFO error interrupt flag\n              (x=3..0)"
              },
              "TCIF0": {
                "bit": 5,
                "description": "Stream x transfer complete interrupt\n              flag (x = 3..0)"
              },
              "HTIF0": {
                "bit": 4,
                "description": "Stream x half transfer interrupt flag\n              (x=3..0)"
              },
              "TEIF0": {
                "bit": 3,
                "description": "Stream x transfer error interrupt flag\n              (x=3..0)"
              },
              "DMEIF0": {
                "bit": 2,
                "description": "Stream x direct mode error interrupt\n              flag (x=3..0)"
              },
              "FEIF0": {
                "bit": 0,
                "description": "Stream x FIFO error interrupt flag\n              (x=3..0)"
              }
            },
            "HISR": {
              "TCIF7": {
                "bit": 27,
                "description": "Stream x transfer complete interrupt\n              flag (x=7..4)"
              },
              "HTIF7": {
                "bit": 26,
                "description": "Stream x half transfer interrupt flag\n              (x=7..4)"
              },
              "TEIF7": {
                "bit": 25,
                "description": "Stream x transfer error interrupt flag\n              (x=7..4)"
              },
              "DMEIF7": {
                "bit": 24,
                "description": "Stream x direct mode error interrupt\n              flag (x=7..4)"
              },
              "FEIF7": {
                "bit": 22,
                "description": "Stream x FIFO error interrupt flag\n              (x=7..4)"
              },
              "TCIF6": {
                "bit": 21,
                "description": "Stream x transfer complete interrupt\n              flag (x=7..4)"
              },
              "HTIF6": {
                "bit": 20,
                "description": "Stream x half transfer interrupt flag\n              (x=7..4)"
              },
              "TEIF6": {
                "bit": 19,
                "description": "Stream x transfer error interrupt flag\n              (x=7..4)"
              },
              "DMEIF6": {
                "bit": 18,
                "description": "Stream x direct mode error interrupt\n              flag (x=7..4)"
              },
              "FEIF6": {
                "bit": 16,
                "description": "Stream x FIFO error interrupt flag\n              (x=7..4)"
              },
              "TCIF5": {
                "bit": 11,
                "description": "Stream x transfer complete interrupt\n              flag (x=7..4)"
              },
              "HTIF5": {
                "bit": 10,
                "description": "Stream x half transfer interrupt flag\n              (x=7..4)"
              },
              "TEIF5": {
                "bit": 9,
                "description": "Stream x transfer error interrupt flag\n              (x=7..4)"
              },
              "DMEIF5": {
                "bit": 8,
                "description": "Stream x direct mode error interrupt\n              flag (x=7..4)"
              },
              "FEIF5": {
                "bit": 6,
                "description": "Stream x FIFO error interrupt flag\n              (x=7..4)"
              },
              "TCIF4": {
                "bit": 5,
                "description": "Stream x transfer complete interrupt\n              flag (x=7..4)"
              },
              "HTIF4": {
                "bit": 4,
                "description": "Stream x half transfer interrupt flag\n              (x=7..4)"
              },
              "TEIF4": {
                "bit": 3,
                "description": "Stream x transfer error interrupt flag\n              (x=7..4)"
              },
              "DMEIF4": {
                "bit": 2,
                "description": "Stream x direct mode error interrupt\n              flag (x=7..4)"
              },
              "FEIF4": {
                "bit": 0,
                "description": "Stream x FIFO error interrupt flag\n              (x=7..4)"
              }
            },
            "LIFCR": {
              "CTCIF3": {
                "bit": 27,
                "description": "Stream x clear transfer complete\n              interrupt flag (x = 3..0)"
              },
              "CHTIF3": {
                "bit": 26,
                "description": "Stream x clear half transfer interrupt\n              flag (x = 3..0)"
              },
              "CTEIF3": {
                "bit": 25,
                "description": "Stream x clear transfer error interrupt\n              flag (x = 3..0)"
              },
              "CDMEIF3": {
                "bit": 24,
                "description": "Stream x clear direct mode error\n              interrupt flag (x = 3..0)"
              },
              "CFEIF3": {
                "bit": 22,
                "description": "Stream x clear FIFO error interrupt flag\n              (x = 3..0)"
              },
              "CTCIF2": {
                "bit": 21,
                "description": "Stream x clear transfer complete\n              interrupt flag (x = 3..0)"
              },
              "CHTIF2": {
                "bit": 20,
                "description": "Stream x clear half transfer interrupt\n              flag (x = 3..0)"
              },
              "CTEIF2": {
                "bit": 19,
                "description": "Stream x clear transfer error interrupt\n              flag (x = 3..0)"
              },
              "CDMEIF2": {
                "bit": 18,
                "description": "Stream x clear direct mode error\n              interrupt flag (x = 3..0)"
              },
              "CFEIF2": {
                "bit": 16,
                "description": "Stream x clear FIFO error interrupt flag\n              (x = 3..0)"
              },
              "CTCIF1": {
                "bit": 11,
                "description": "Stream x clear transfer complete\n              interrupt flag (x = 3..0)"
              },
              "CHTIF1": {
                "bit": 10,
                "description": "Stream x clear half transfer interrupt\n              flag (x = 3..0)"
              },
              "CTEIF1": {
                "bit": 9,
                "description": "Stream x clear transfer error interrupt\n              flag (x = 3..0)"
              },
              "CDMEIF1": {
                "bit": 8,
                "description": "Stream x clear direct mode error\n              interrupt flag (x = 3..0)"
              },
              "CFEIF1": {
                "bit": 6,
                "description": "Stream x clear FIFO error interrupt flag\n              (x = 3..0)"
              },
              "CTCIF0": {
                "bit": 5,
                "description": "Stream x clear transfer complete\n              interrupt flag (x = 3..0)"
              },
              "CHTIF0": {
                "bit": 4,
                "description": "Stream x clear half transfer interrupt\n              flag (x = 3..0)"
              },
              "CTEIF0": {
                "bit": 3,
                "description": "Stream x clear transfer error interrupt\n              flag (x = 3..0)"
              },
              "CDMEIF0": {
                "bit": 2,
                "description": "Stream x clear direct mode error\n              interrupt flag (x = 3..0)"
              },
              "CFEIF0": {
                "bit": 0,
                "description": "Stream x clear FIFO error interrupt flag\n              (x = 3..0)"
              }
            },
            "HIFCR": {
              "CTCIF7": {
                "bit": 27,
                "description": "Stream x clear transfer complete\n              interrupt flag (x = 7..4)"
              },
              "CHTIF7": {
                "bit": 26,
                "description": "Stream x clear half transfer interrupt\n              flag (x = 7..4)"
              },
              "CTEIF7": {
                "bit": 25,
                "description": "Stream x clear transfer error interrupt\n              flag (x = 7..4)"
              },
              "CDMEIF7": {
                "bit": 24,
                "description": "Stream x clear direct mode error\n              interrupt flag (x = 7..4)"
              },
              "CFEIF7": {
                "bit": 22,
                "description": "Stream x clear FIFO error interrupt flag\n              (x = 7..4)"
              },
              "CTCIF6": {
                "bit": 21,
                "description": "Stream x clear transfer complete\n              interrupt flag (x = 7..4)"
              },
              "CHTIF6": {
                "bit": 20,
                "description": "Stream x clear half transfer interrupt\n              flag (x = 7..4)"
              },
              "CTEIF6": {
                "bit": 19,
                "description": "Stream x clear transfer error interrupt\n              flag (x = 7..4)"
              },
              "CDMEIF6": {
                "bit": 18,
                "description": "Stream x clear direct mode error\n              interrupt flag (x = 7..4)"
              },
              "CFEIF6": {
                "bit": 16,
                "description": "Stream x clear FIFO error interrupt flag\n              (x = 7..4)"
              },
              "CTCIF5": {
                "bit": 11,
                "description": "Stream x clear transfer complete\n              interrupt flag (x = 7..4)"
              },
              "CHTIF5": {
                "bit": 10,
                "description": "Stream x clear half transfer interrupt\n              flag (x = 7..4)"
              },
              "CTEIF5": {
                "bit": 9,
                "description": "Stream x clear transfer error interrupt\n              flag (x = 7..4)"
              },
              "CDMEIF5": {
                "bit": 8,
                "description": "Stream x clear direct mode error\n              interrupt flag (x = 7..4)"
              },
              "CFEIF5": {
                "bit": 6,
                "description": "Stream x clear FIFO error interrupt flag\n              (x = 7..4)"
              },
              "CTCIF4": {
                "bit": 5,
                "description": "Stream x clear transfer complete\n              interrupt flag (x = 7..4)"
              },
              "CHTIF4": {
                "bit": 4,
                "description": "Stream x clear half transfer interrupt\n              flag (x = 7..4)"
              },
              "CTEIF4": {
                "bit": 3,
                "description": "Stream x clear transfer error interrupt\n              flag (x = 7..4)"
              },
              "CDMEIF4": {
                "bit": 2,
                "description": "Stream x clear direct mode error\n              interrupt flag (x = 7..4)"
              },
              "CFEIF4": {
                "bit": 0,
                "description": "Stream x clear FIFO error interrupt flag\n              (x = 7..4)"
              }
            },
            "S0CR": {
              "CHSEL": {
                "bit": 25,
                "description": "Channel selection",
                "width": 3
              },
              "MBURST": {
                "bit": 23,
                "description": "Memory burst transfer\n              configuration",
                "width": 2
              },
              "PBURST": {
                "bit": 21,
                "description": "Peripheral burst transfer\n              configuration",
                "width": 2
              },
              "CT": {
                "bit": 19,
                "description": "Current target (only in double buffer\n              mode)"
              },
              "DBM": {
                "bit": 18,
                "description": "Double buffer mode"
              },
              "PL": {
                "bit": 16,
                "description": "Priority level",
                "width": 2
              },
              "PINCOS": {
                "bit": 15,
                "description": "Peripheral increment offset\n              size"
              },
              "MSIZE": {
                "bit": 13,
                "description": "Memory data size",
                "width": 2
              },
              "PSIZE": {
                "bit": 11,
                "description": "Peripheral data size",
                "width": 2
              },
              "MINC": {
                "bit": 10,
                "description": "Memory increment mode"
              },
              "PINC": {
                "bit": 9,
                "description": "Peripheral increment mode"
              },
              "CIRC": {
                "bit": 8,
                "description": "Circular mode"
              },
              "DIR": {
                "bit": 6,
                "description": "Data transfer direction",
                "width": 2
              },
              "PFCTRL": {
                "bit": 5,
                "description": "Peripheral flow controller"
              },
              "TCIE": {
                "bit": 4,
                "description": "Transfer complete interrupt\n              enable"
              },
              "HTIE": {
                "bit": 3,
                "description": "Half transfer interrupt\n              enable"
              },
              "TEIE": {
                "bit": 2,
                "description": "Transfer error interrupt\n              enable"
              },
              "DMEIE": {
                "bit": 1,
                "description": "Direct mode error interrupt\n              enable"
              },
              "EN": {
                "bit": 0,
                "description": "Stream enable / flag stream ready when\n              read low"
              }
            },
            "S0NDTR": {
              "NDT": {
                "bit": 0,
                "description": "Number of data items to\n              transfer",
                "width": 16
              }
            },
            "S0PAR": {
              "PA": {
                "bit": 0,
                "description": "Peripheral address",
                "width": 32
              }
            },
            "S0M0AR": {
              "M0A": {
                "bit": 0,
                "description": "Memory 0 address",
                "width": 32
              }
            },
            "S0M1AR": {
              "M1A": {
                "bit": 0,
                "description": "Memory 1 address (used in case of Double\n              buffer mode)",
                "width": 32
              }
            },
            "S0FCR": {
              "FEIE": {
                "bit": 7,
                "description": "FIFO error interrupt\n              enable"
              },
              "FS": {
                "bit": 3,
                "description": "FIFO status",
                "width": 3
              },
              "DMDIS": {
                "bit": 2,
                "description": "Direct mode disable"
              },
              "FTH": {
                "bit": 0,
                "description": "FIFO threshold selection",
                "width": 2
              }
            },
            "S1CR": {
              "CHSEL": {
                "bit": 25,
                "description": "Channel selection",
                "width": 3
              },
              "MBURST": {
                "bit": 23,
                "description": "Memory burst transfer\n              configuration",
                "width": 2
              },
              "PBURST": {
                "bit": 21,
                "description": "Peripheral burst transfer\n              configuration",
                "width": 2
              },
              "ACK": {
                "bit": 20,
                "description": "ACK"
              },
              "CT": {
                "bit": 19,
                "description": "Current target (only in double buffer\n              mode)"
              },
              "DBM": {
                "bit": 18,
                "description": "Double buffer mode"
              },
              "PL": {
                "bit": 16,
                "description": "Priority level",
                "width": 2
              },
              "PINCOS": {
                "bit": 15,
                "description": "Peripheral increment offset\n              size"
              },
              "MSIZE": {
                "bit": 13,
                "description": "Memory data size",
                "width": 2
              },
              "PSIZE": {
                "bit": 11,
                "description": "Peripheral data size",
                "width": 2
              },
              "MINC": {
                "bit": 10,
                "description": "Memory increment mode"
              },
              "PINC": {
                "bit": 9,
                "description": "Peripheral increment mode"
              },
              "CIRC": {
                "bit": 8,
                "description": "Circular mode"
              },
              "DIR": {
                "bit": 6,
                "description": "Data transfer direction",
                "width": 2
              },
              "PFCTRL": {
                "bit": 5,
                "description": "Peripheral flow controller"
              },
              "TCIE": {
                "bit": 4,
                "description": "Transfer complete interrupt\n              enable"
              },
              "HTIE": {
                "bit": 3,
                "description": "Half transfer interrupt\n              enable"
              },
              "TEIE": {
                "bit": 2,
                "description": "Transfer error interrupt\n              enable"
              },
              "DMEIE": {
                "bit": 1,
                "description": "Direct mode error interrupt\n              enable"
              },
              "EN": {
                "bit": 0,
                "description": "Stream enable / flag stream ready when\n              read low"
              }
            },
            "S1NDTR": {
              "NDT": {
                "bit": 0,
                "description": "Number of data items to\n              transfer",
                "width": 16
              }
            },
            "S1PAR": {
              "PA": {
                "bit": 0,
                "description": "Peripheral address",
                "width": 32
              }
            },
            "S1M0AR": {
              "M0A": {
                "bit": 0,
                "description": "Memory 0 address",
                "width": 32
              }
            },
            "S1M1AR": {
              "M1A": {
                "bit": 0,
                "description": "Memory 1 address (used in case of Double\n              buffer mode)",
                "width": 32
              }
            },
            "S1FCR": {
              "FEIE": {
                "bit": 7,
                "description": "FIFO error interrupt\n              enable"
              },
              "FS": {
                "bit": 3,
                "description": "FIFO status",
                "width": 3
              },
              "DMDIS": {
                "bit": 2,
                "description": "Direct mode disable"
              },
              "FTH": {
                "bit": 0,
                "description": "FIFO threshold selection",
                "width": 2
              }
            },
            "S2CR": {
              "CHSEL": {
                "bit": 25,
                "description": "Channel selection",
                "width": 3
              },
              "MBURST": {
                "bit": 23,
                "description": "Memory burst transfer\n              configuration",
                "width": 2
              },
              "PBURST": {
                "bit": 21,
                "description": "Peripheral burst transfer\n              configuration",
                "width": 2
              },
              "ACK": {
                "bit": 20,
                "description": "ACK"
              },
              "CT": {
                "bit": 19,
                "description": "Current target (only in double buffer\n              mode)"
              },
              "DBM": {
                "bit": 18,
                "description": "Double buffer mode"
              },
              "PL": {
                "bit": 16,
                "description": "Priority level",
                "width": 2
              },
              "PINCOS": {
                "bit": 15,
                "description": "Peripheral increment offset\n              size"
              },
              "MSIZE": {
                "bit": 13,
                "description": "Memory data size",
                "width": 2
              },
              "PSIZE": {
                "bit": 11,
                "description": "Peripheral data size",
                "width": 2
              },
              "MINC": {
                "bit": 10,
                "description": "Memory increment mode"
              },
              "PINC": {
                "bit": 9,
                "description": "Peripheral increment mode"
              },
              "CIRC": {
                "bit": 8,
                "description": "Circular mode"
              },
              "DIR": {
                "bit": 6,
                "description": "Data transfer direction",
                "width": 2
              },
              "PFCTRL": {
                "bit": 5,
                "description": "Peripheral flow controller"
              },
              "TCIE": {
                "bit": 4,
                "description": "Transfer complete interrupt\n              enable"
              },
              "HTIE": {
                "bit": 3,
                "description": "Half transfer interrupt\n              enable"
              },
              "TEIE": {
                "bit": 2,
                "description": "Transfer error interrupt\n              enable"
              },
              "DMEIE": {
                "bit": 1,
                "description": "Direct mode error interrupt\n              enable"
              },
              "EN": {
                "bit": 0,
                "description": "Stream enable / flag stream ready when\n              read low"
              }
            },
            "S2NDTR": {
              "NDT": {
                "bit": 0,
                "description": "Number of data items to\n              transfer",
                "width": 16
              }
            },
            "S2PAR": {
              "PA": {
                "bit": 0,
                "description": "Peripheral address",
                "width": 32
              }
            },
            "S2M0AR": {
              "M0A": {
                "bit": 0,
                "description": "Memory 0 address",
                "width": 32
              }
            },
            "S2M1AR": {
              "M1A": {
                "bit": 0,
                "description": "Memory 1 address (used in case of Double\n              buffer mode)",
                "width": 32
              }
            },
            "S2FCR": {
              "FEIE": {
                "bit": 7,
                "description": "FIFO error interrupt\n              enable"
              },
              "FS": {
                "bit": 3,
                "description": "FIFO status",
                "width": 3
              },
              "DMDIS": {
                "bit": 2,
                "description": "Direct mode disable"
              },
              "FTH": {
                "bit": 0,
                "description": "FIFO threshold selection",
                "width": 2
              }
            },
            "S3CR": {
              "CHSEL": {
                "bit": 25,
                "description": "Channel selection",
                "width": 3
              },
              "MBURST": {
                "bit": 23,
                "description": "Memory burst transfer\n              configuration",
                "width": 2
              },
              "PBURST": {
                "bit": 21,
                "description": "Peripheral burst transfer\n              configuration",
                "width": 2
              },
              "ACK": {
                "bit": 20,
                "description": "ACK"
              },
              "CT": {
                "bit": 19,
                "description": "Current target (only in double buffer\n              mode)"
              },
              "DBM": {
                "bit": 18,
                "description": "Double buffer mode"
              },
              "PL": {
                "bit": 16,
                "description": "Priority level",
                "width": 2
              },
              "PINCOS": {
                "bit": 15,
                "description": "Peripheral increment offset\n              size"
              },
              "MSIZE": {
                "bit": 13,
                "description": "Memory data size",
                "width": 2
              },
              "PSIZE": {
                "bit": 11,
                "description": "Peripheral data size",
                "width": 2
              },
              "MINC": {
                "bit": 10,
                "description": "Memory increment mode"
              },
              "PINC": {
                "bit": 9,
                "description": "Peripheral increment mode"
              },
              "CIRC": {
                "bit": 8,
                "description": "Circular mode"
              },
              "DIR": {
                "bit": 6,
                "description": "Data transfer direction",
                "width": 2
              },
              "PFCTRL": {
                "bit": 5,
                "description": "Peripheral flow controller"
              },
              "TCIE": {
                "bit": 4,
                "description": "Transfer complete interrupt\n              enable"
              },
              "HTIE": {
                "bit": 3,
                "description": "Half transfer interrupt\n              enable"
              },
              "TEIE": {
                "bit": 2,
                "description": "Transfer error interrupt\n              enable"
              },
              "DMEIE": {
                "bit": 1,
                "description": "Direct mode error interrupt\n              enable"
              },
              "EN": {
                "bit": 0,
                "description": "Stream enable / flag stream ready when\n              read low"
              }
            },
            "S3NDTR": {
              "NDT": {
                "bit": 0,
                "description": "Number of data items to\n              transfer",
                "width": 16
              }
            },
            "S3PAR": {
              "PA": {
                "bit": 0,
                "description": "Peripheral address",
                "width": 32
              }
            },
            "S3M0AR": {
              "M0A": {
                "bit": 0,
                "description": "Memory 0 address",
                "width": 32
              }
            },
            "S3M1AR": {
              "M1A": {
                "bit": 0,
                "description": "Memory 1 address (used in case of Double\n              buffer mode)",
                "width": 32
              }
            },
            "S3FCR": {
              "FEIE": {
                "bit": 7,
                "description": "FIFO error interrupt\n              enable"
              },
              "FS": {
                "bit": 3,
                "description": "FIFO status",
                "width": 3
              },
              "DMDIS": {
                "bit": 2,
                "description": "Direct mode disable"
              },
              "FTH": {
                "bit": 0,
                "description": "FIFO threshold selection",
                "width": 2
              }
            },
            "S4CR": {
              "CHSEL": {
                "bit": 25,
                "description": "Channel selection",
                "width": 3
              },
              "MBURST": {
                "bit": 23,
                "description": "Memory burst transfer\n              configuration",
                "width": 2
              },
              "PBURST": {
                "bit": 21,
                "description": "Peripheral burst transfer\n              configuration",
                "width": 2
              },
              "ACK": {
                "bit": 20,
                "description": "ACK"
              },
              "CT": {
                "bit": 19,
                "description": "Current target (only in double buffer\n              mode)"
              },
              "DBM": {
                "bit": 18,
                "description": "Double buffer mode"
              },
              "PL": {
                "bit": 16,
                "description": "Priority level",
                "width": 2
              },
              "PINCOS": {
                "bit": 15,
                "description": "Peripheral increment offset\n              size"
              },
              "MSIZE": {
                "bit": 13,
                "description": "Memory data size",
                "width": 2
              },
              "PSIZE": {
                "bit": 11,
                "description": "Peripheral data size",
                "width": 2
              },
              "MINC": {
                "bit": 10,
                "description": "Memory increment mode"
              },
              "PINC": {
                "bit": 9,
                "description": "Peripheral increment mode"
              },
              "CIRC": {
                "bit": 8,
                "description": "Circular mode"
              },
              "DIR": {
                "bit": 6,
                "description": "Data transfer direction",
                "width": 2
              },
              "PFCTRL": {
                "bit": 5,
                "description": "Peripheral flow controller"
              },
              "TCIE": {
                "bit": 4,
                "description": "Transfer complete interrupt\n              enable"
              },
              "HTIE": {
                "bit": 3,
                "description": "Half transfer interrupt\n              enable"
              },
              "TEIE": {
                "bit": 2,
                "description": "Transfer error interrupt\n              enable"
              },
              "DMEIE": {
                "bit": 1,
                "description": "Direct mode error interrupt\n              enable"
              },
              "EN": {
                "bit": 0,
                "description": "Stream enable / flag stream ready when\n              read low"
              }
            },
            "S4NDTR": {
              "NDT": {
                "bit": 0,
                "description": "Number of data items to\n              transfer",
                "width": 16
              }
            },
            "S4PAR": {
              "PA": {
                "bit": 0,
                "description": "Peripheral address",
                "width": 32
              }
            },
            "S4M0AR": {
              "M0A": {
                "bit": 0,
                "description": "Memory 0 address",
                "width": 32
              }
            },
            "S4M1AR": {
              "M1A": {
                "bit": 0,
                "description": "Memory 1 address (used in case of Double\n              buffer mode)",
                "width": 32
              }
            },
            "S4FCR": {
              "FEIE": {
                "bit": 7,
                "description": "FIFO error interrupt\n              enable"
              },
              "FS": {
                "bit": 3,
                "description": "FIFO status",
                "width": 3
              },
              "DMDIS": {
                "bit": 2,
                "description": "Direct mode disable"
              },
              "FTH": {
                "bit": 0,
                "description": "FIFO threshold selection",
                "width": 2
              }
            },
            "S5CR": {
              "CHSEL": {
                "bit": 25,
                "description": "Channel selection",
                "width": 3
              },
              "MBURST": {
                "bit": 23,
                "description": "Memory burst transfer\n              configuration",
                "width": 2
              },
              "PBURST": {
                "bit": 21,
                "description": "Peripheral burst transfer\n              configuration",
                "width": 2
              },
              "ACK": {
                "bit": 20,
                "description": "ACK"
              },
              "CT": {
                "bit": 19,
                "description": "Current target (only in double buffer\n              mode)"
              },
              "DBM": {
                "bit": 18,
                "description": "Double buffer mode"
              },
              "PL": {
                "bit": 16,
                "description": "Priority level",
                "width": 2
              },
              "PINCOS": {
                "bit": 15,
                "description": "Peripheral increment offset\n              size"
              },
              "MSIZE": {
                "bit": 13,
                "description": "Memory data size",
                "width": 2
              },
              "PSIZE": {
                "bit": 11,
                "description": "Peripheral data size",
                "width": 2
              },
              "MINC": {
                "bit": 10,
                "description": "Memory increment mode"
              },
              "PINC": {
                "bit": 9,
                "description": "Peripheral increment mode"
              },
              "CIRC": {
                "bit": 8,
                "description": "Circular mode"
              },
              "DIR": {
                "bit": 6,
                "description": "Data transfer direction",
                "width": 2
              },
              "PFCTRL": {
                "bit": 5,
                "description": "Peripheral flow controller"
              },
              "TCIE": {
                "bit": 4,
                "description": "Transfer complete interrupt\n              enable"
              },
              "HTIE": {
                "bit": 3,
                "description": "Half transfer interrupt\n              enable"
              },
              "TEIE": {
                "bit": 2,
                "description": "Transfer error interrupt\n              enable"
              },
              "DMEIE": {
                "bit": 1,
                "description": "Direct mode error interrupt\n              enable"
              },
              "EN": {
                "bit": 0,
                "description": "Stream enable / flag stream ready when\n              read low"
              }
            },
            "S5NDTR": {
              "NDT": {
                "bit": 0,
                "description": "Number of data items to\n              transfer",
                "width": 16
              }
            },
            "S5PAR": {
              "PA": {
                "bit": 0,
                "description": "Peripheral address",
                "width": 32
              }
            },
            "S5M0AR": {
              "M0A": {
                "bit": 0,
                "description": "Memory 0 address",
                "width": 32
              }
            },
            "S5M1AR": {
              "M1A": {
                "bit": 0,
                "description": "Memory 1 address (used in case of Double\n              buffer mode)",
                "width": 32
              }
            },
            "S5FCR": {
              "FEIE": {
                "bit": 7,
                "description": "FIFO error interrupt\n              enable"
              },
              "FS": {
                "bit": 3,
                "description": "FIFO status",
                "width": 3
              },
              "DMDIS": {
                "bit": 2,
                "description": "Direct mode disable"
              },
              "FTH": {
                "bit": 0,
                "description": "FIFO threshold selection",
                "width": 2
              }
            },
            "S6CR": {
              "CHSEL": {
                "bit": 25,
                "description": "Channel selection",
                "width": 3
              },
              "MBURST": {
                "bit": 23,
                "description": "Memory burst transfer\n              configuration",
                "width": 2
              },
              "PBURST": {
                "bit": 21,
                "description": "Peripheral burst transfer\n              configuration",
                "width": 2
              },
              "ACK": {
                "bit": 20,
                "description": "ACK"
              },
              "CT": {
                "bit": 19,
                "description": "Current target (only in double buffer\n              mode)"
              },
              "DBM": {
                "bit": 18,
                "description": "Double buffer mode"
              },
              "PL": {
                "bit": 16,
                "description": "Priority level",
                "width": 2
              },
              "PINCOS": {
                "bit": 15,
                "description": "Peripheral increment offset\n              size"
              },
              "MSIZE": {
                "bit": 13,
                "description": "Memory data size",
                "width": 2
              },
              "PSIZE": {
                "bit": 11,
                "description": "Peripheral data size",
                "width": 2
              },
              "MINC": {
                "bit": 10,
                "description": "Memory increment mode"
              },
              "PINC": {
                "bit": 9,
                "description": "Peripheral increment mode"
              },
              "CIRC": {
                "bit": 8,
                "description": "Circular mode"
              },
              "DIR": {
                "bit": 6,
                "description": "Data transfer direction",
                "width": 2
              },
              "PFCTRL": {
                "bit": 5,
                "description": "Peripheral flow controller"
              },
              "TCIE": {
                "bit": 4,
                "description": "Transfer complete interrupt\n              enable"
              },
              "HTIE": {
                "bit": 3,
                "description": "Half transfer interrupt\n              enable"
              },
              "TEIE": {
                "bit": 2,
                "description": "Transfer error interrupt\n              enable"
              },
              "DMEIE": {
                "bit": 1,
                "description": "Direct mode error interrupt\n              enable"
              },
              "EN": {
                "bit": 0,
                "description": "Stream enable / flag stream ready when\n              read low"
              }
            },
            "S6NDTR": {
              "NDT": {
                "bit": 0,
                "description": "Number of data items to\n              transfer",
                "width": 16
              }
            },
            "S6PAR": {
              "PA": {
                "bit": 0,
                "description": "Peripheral address",
                "width": 32
              }
            },
            "S6M0AR": {
              "M0A": {
                "bit": 0,
                "description": "Memory 0 address",
                "width": 32
              }
            },
            "S6M1AR": {
              "M1A": {
                "bit": 0,
                "description": "Memory 1 address (used in case of Double\n              buffer mode)",
                "width": 32
              }
            },
            "S6FCR": {
              "FEIE": {
                "bit": 7,
                "description": "FIFO error interrupt\n              enable"
              },
              "FS": {
                "bit": 3,
                "description": "FIFO status",
                "width": 3
              },
              "DMDIS": {
                "bit": 2,
                "description": "Direct mode disable"
              },
              "FTH": {
                "bit": 0,
                "description": "FIFO threshold selection",
                "width": 2
              }
            },
            "S7CR": {
              "CHSEL": {
                "bit": 25,
                "description": "Channel selection",
                "width": 3
              },
              "MBURST": {
                "bit": 23,
                "description": "Memory burst transfer\n              configuration",
                "width": 2
              },
              "PBURST": {
                "bit": 21,
                "description": "Peripheral burst transfer\n              configuration",
                "width": 2
              },
              "ACK": {
                "bit": 20,
                "description": "ACK"
              },
              "CT": {
                "bit": 19,
                "description": "Current target (only in double buffer\n              mode)"
              },
              "DBM": {
                "bit": 18,
                "description": "Double buffer mode"
              },
              "PL": {
                "bit": 16,
                "description": "Priority level",
                "width": 2
              },
              "PINCOS": {
                "bit": 15,
                "description": "Peripheral increment offset\n              size"
              },
              "MSIZE": {
                "bit": 13,
                "description": "Memory data size",
                "width": 2
              },
              "PSIZE": {
                "bit": 11,
                "description": "Peripheral data size",
                "width": 2
              },
              "MINC": {
                "bit": 10,
                "description": "Memory increment mode"
              },
              "PINC": {
                "bit": 9,
                "description": "Peripheral increment mode"
              },
              "CIRC": {
                "bit": 8,
                "description": "Circular mode"
              },
              "DIR": {
                "bit": 6,
                "description": "Data transfer direction",
                "width": 2
              },
              "PFCTRL": {
                "bit": 5,
                "description": "Peripheral flow controller"
              },
              "TCIE": {
                "bit": 4,
                "description": "Transfer complete interrupt\n              enable"
              },
              "HTIE": {
                "bit": 3,
                "description": "Half transfer interrupt\n              enable"
              },
              "TEIE": {
                "bit": 2,
                "description": "Transfer error interrupt\n              enable"
              },
              "DMEIE": {
                "bit": 1,
                "description": "Direct mode error interrupt\n              enable"
              },
              "EN": {
                "bit": 0,
                "description": "Stream enable / flag stream ready when\n              read low"
              }
            },
            "S7NDTR": {
              "NDT": {
                "bit": 0,
                "description": "Number of data items to\n              transfer",
                "width": 16
              }
            },
            "S7PAR": {
              "PA": {
                "bit": 0,
                "description": "Peripheral address",
                "width": 32
              }
            },
            "S7M0AR": {
              "M0A": {
                "bit": 0,
                "description": "Memory 0 address",
                "width": 32
              }
            },
            "S7M1AR": {
              "M1A": {
                "bit": 0,
                "description": "Memory 1 address (used in case of Double\n              buffer mode)",
                "width": 32
              }
            },
            "S7FCR": {
              "FEIE": {
                "bit": 7,
                "description": "FIFO error interrupt\n              enable"
              },
              "FS": {
                "bit": 3,
                "description": "FIFO status",
                "width": 3
              },
              "DMDIS": {
                "bit": 2,
                "description": "Direct mode disable"
              },
              "FTH": {
                "bit": 0,
                "description": "FIFO threshold selection",
                "width": 2
              }
            }
          }
        },
        "GPIO": {
          "instances": [
            {
              "name": "GPIOH",
              "base": "0x40021C00"
            },
            {
              "name": "GPIOC",
              "base": "0x40020800"
            },
            {
              "name": "GPIOB",
              "base": "0x40020400"
            },
            {
              "name": "GPIOA",
              "base": "0x40020000"
            }
          ],
          "registers": {
            "MODER": {
              "offset": "0x00",
              "size": 32,
              "description": "GPIO port mode register"
            },
            "OTYPER": {
              "offset": "0x04",
              "size": 32,
              "description": "GPIO port output type register"
            },
            "OSPEEDR": {
              "offset": "0x08",
              "size": 32,
              "description": "GPIO port output speed\n          register"
            },
            "PUPDR": {
              "offset": "0x0C",
              "size": 32,
              "description": "GPIO port pull-up/pull-down\n          register"
            },
            "IDR": {
              "offset": "0x10",
              "size": 32,
              "description": "GPIO port input data register"
            },
            "ODR": {
              "offset": "0x14",
              "size": 32,
              "description": "GPIO port output data register"
            },
            "BSRR": {
              "offset": "0x18",
              "size": 32,
              "description": "GPIO port bit set/reset\n          register"
            },
            "LCKR": {
              "offset": "0x1C",
              "size": 32,
              "description": "GPIO port configuration lock\n          register"
            },
            "AFRL": {
              "offset": "0x20",
              "size": 32,
              "description": "GPIO alternate function low\n          register"
            },
            "AFRH": {
              "offset": "0x24",
              "size": 32,
              "description": "GPIO alternate function high\n          register"
            }
          },
          "bits": {
            "MODER": {
              "MODER15": {
                "bit": 30,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "MODER14": {
                "bit": 28,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "MODER13": {
                "bit": 26,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "MODER12": {
                "bit": 24,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "MODER11": {
                "bit": 22,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "MODER10": {
                "bit": 20,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "MODER9": {
                "bit": 18,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "MODER8": {
                "bit": 16,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "MODER7": {
                "bit": 14,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "MODER6": {
                "bit": 12,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "MODER5": {
                "bit": 10,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "MODER4": {
                "bit": 8,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "MODER3": {
                "bit": 6,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "MODER2": {
                "bit": 4,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "MODER1": {
                "bit": 2,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "MODER0": {
                "bit": 0,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              }
            },
            "OTYPER": {
              "OT15": {
                "bit": 15,
                "description": "Port x configuration bits (y =\n              0..15)"
              },
              "OT14": {
                "bit": 14,
                "description": "Port x configuration bits (y =\n              0..15)"
              },
              "OT13": {
                "bit": 13,
                "description": "Port x configuration bits (y =\n              0..15)"
              },
              "OT12": {
                "bit": 12,
                "description": "Port x configuration bits (y =\n              0..15)"
              },
              "OT11": {
                "bit": 11,
                "description": "Port x configuration bits (y =\n              0..15)"
              },
              "OT10": {
                "bit": 10,
                "description": "Port x configuration bits (y =\n              0..15)"
              },
              "OT9": {
                "bit": 9,
                "description": "Port x configuration bits (y =\n              0..15)"
              },
              "OT8": {
                "bit": 8,
                "description": "Port x configuration bits (y =\n              0..15)"
              },
              "OT7": {
                "bit": 7,
                "description": "Port x configuration bits (y =\n              0..15)"
              },
              "OT6": {
                "bit": 6,
                "description": "Port x configuration bits (y =\n              0..15)"
              },
              "OT5": {
                "bit": 5,
                "description": "Port x configuration bits (y =\n              0..15)"
              },
              "OT4": {
                "bit": 4,
                "description": "Port x configuration bits (y =\n              0..15)"
              },
              "OT3": {
                "bit": 3,
                "description": "Port x configuration bits (y =\n              0..15)"
              },
              "OT2": {
                "bit": 2,
                "description": "Port x configuration bits (y =\n              0..15)"
              },
              "OT1": {
                "bit": 1,
                "description": "Port x configuration bits (y =\n              0..15)"
              },
              "OT0": {
                "bit": 0,
                "description": "Port x configuration bits (y =\n              0..15)"
              }
            },
            "OSPEEDR": {
              "OSPEEDR15": {
                "bit": 30,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "OSPEEDR14": {
                "bit": 28,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "OSPEEDR13": {
                "bit": 26,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "OSPEEDR12": {
                "bit": 24,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "OSPEEDR11": {
                "bit": 22,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "OSPEEDR10": {
                "bit": 20,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "OSPEEDR9": {
                "bit": 18,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "OSPEEDR8": {
                "bit": 16,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "OSPEEDR7": {
                "bit": 14,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "OSPEEDR6": {
                "bit": 12,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "OSPEEDR5": {
                "bit": 10,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "OSPEEDR4": {
                "bit": 8,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "OSPEEDR3": {
                "bit": 6,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "OSPEEDR2": {
                "bit": 4,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "OSPEEDR1": {
                "bit": 2,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "OSPEEDR0": {
                "bit": 0,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              }
            },
            "PUPDR": {
              "PUPDR15": {
                "bit": 30,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "PUPDR14": {
                "bit": 28,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "PUPDR13": {
                "bit": 26,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "PUPDR12": {
                "bit": 24,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "PUPDR11": {
                "bit": 22,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "PUPDR10": {
                "bit": 20,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "PUPDR9": {
                "bit": 18,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "PUPDR8": {
                "bit": 16,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "PUPDR7": {
                "bit": 14,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "PUPDR6": {
                "bit": 12,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "PUPDR5": {
                "bit": 10,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "PUPDR4": {
                "bit": 8,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "PUPDR3": {
                "bit": 6,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "PUPDR2": {
                "bit": 4,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "PUPDR1": {
                "bit": 2,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "PUPDR0": {
                "bit": 0,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              }
            },
            "IDR": {
              "IDR15": {
                "bit": 15,
                "description": "Port input data (y =\n              0..15)"
              },
              "IDR14": {
                "bit": 14,
                "description": "Port input data (y =\n              0..15)"
              },
              "IDR13": {
                "bit": 13,
                "description": "Port input data (y =\n              0..15)"
              },
              "IDR12": {
                "bit": 12,
                "description": "Port input data (y =\n              0..15)"
              },
              "IDR11": {
                "bit": 11,
                "description": "Port input data (y =\n              0..15)"
              },
              "IDR10": {
                "bit": 10,
                "description": "Port input data (y =\n              0..15)"
              },
              "IDR9": {
                "bit": 9,
                "description": "Port input data (y =\n              0..15)"
              },
              "IDR8": {
                "bit": 8,
                "description": "Port input data (y =\n              0..15)"
              },
              "IDR7": {
                "bit": 7,
                "description": "Port input data (y =\n              0..15)"
              },
              "IDR6": {
                "bit": 6,
                "description": "Port input data (y =\n              0..15)"
              },
              "IDR5": {
                "bit": 5,
                "description": "Port input data (y =\n              0..15)"
              },
              "IDR4": {
                "bit": 4,
                "description": "Port input data (y =\n              0..15)"
              },
              "IDR3": {
                "bit": 3,
                "description": "Port input data (y =\n              0..15)"
              },
              "IDR2": {
                "bit": 2,
                "description": "Port input data (y =\n              0..15)"
              },
              "IDR1": {
                "bit": 1,
                "description": "Port input data (y =\n              0..15)"
              },
              "IDR0": {
                "bit": 0,
                "description": "Port input data (y =\n              0..15)"
              }
            },
            "ODR": {
              "ODR15": {
                "bit": 15,
                "description": "Port output data (y =\n              0..15)"
              },
              "ODR14": {
                "bit": 14,
                "description": "Port output data (y =\n              0..15)"
              },
              "ODR13": {
                "bit": 13,
                "description": "Port output data (y =\n              0..15)"
              },
              "ODR12": {
                "bit": 12,
                "description": "Port output data (y =\n              0..15)"
              },
              "ODR11": {
                "bit": 11,
                "description": "Port output data (y =\n              0..15)"
              },
              "ODR10": {
                "bit": 10,
                "description": "Port output data (y =\n              0..15)"
              },
              "ODR9": {
                "bit": 9,
                "description": "Port output data (y =\n              0..15)"
              },
              "ODR8": {
                "bit": 8,
                "description": "Port output data (y =\n              0..15)"
              },
              "ODR7": {
                "bit": 7,
                "description": "Port output data (y =\n              0..15)"
              },
              "ODR6": {
                "bit": 6,
                "description": "Port output data (y =\n              0..15)"
              },
              "ODR5": {
                "bit": 5,
                "description": "Port output data (y =\n              0..15)"
              },
              "ODR4": {
                "bit": 4,
                "description": "Port output data (y =\n              0..15)"
              },
              "ODR3": {
                "bit": 3,
                "description": "Port output data (y =\n              0..15)"
              },
              "ODR2": {
                "bit": 2,
                "description": "Port output data (y =\n              0..15)"
              },
              "ODR1": {
                "bit": 1,
                "description": "Port output data (y =\n              0..15)"
              },
              "ODR0": {
                "bit": 0,
                "description": "Port output data (y =\n              0..15)"
              }
            },
            "BSRR": {
              "BR15": {
                "bit": 31,
                "description": "Port x reset bit y (y =\n              0..15)"
              },
              "BR14": {
                "bit": 30,
                "description": "Port x reset bit y (y =\n              0..15)"
              },
              "BR13": {
                "bit": 29,
                "description": "Port x reset bit y (y =\n              0..15)"
              },
              "BR12": {
                "bit": 28,
                "description": "Port x reset bit y (y =\n              0..15)"
              },
              "BR11": {
                "bit": 27,
                "description": "Port x reset bit y (y =\n              0..15)"
              },
              "BR10": {
                "bit": 26,
                "description": "Port x reset bit y (y =\n              0..15)"
              },
              "BR9": {
                "bit": 25,
                "description": "Port x reset bit y (y =\n              0..15)"
              },
              "BR8": {
                "bit": 24,
                "description": "Port x reset bit y (y =\n              0..15)"
              },
              "BR7": {
                "bit": 23,
                "description": "Port x reset bit y (y =\n              0..15)"
              },
              "BR6": {
                "bit": 22,
                "description": "Port x reset bit y (y =\n              0..15)"
              },
              "BR5": {
                "bit": 21,
                "description": "Port x reset bit y (y =\n              0..15)"
              },
              "BR4": {
                "bit": 20,
                "description": "Port x reset bit y (y =\n              0..15)"
              },
              "BR3": {
                "bit": 19,
                "description": "Port x reset bit y (y =\n              0..15)"
              },
              "BR2": {
                "bit": 18,
                "description": "Port x reset bit y (y =\n              0..15)"
              },
              "BR1": {
                "bit": 17,
                "description": "Port x reset bit y (y =\n              0..15)"
              },
              "BR0": {
                "bit": 16,
                "description": "Port x set bit y (y=\n              0..15)"
              },
              "BS15": {
                "bit": 15,
                "description": "Port x set bit y (y=\n              0..15)"
              },
              "BS14": {
                "bit": 14,
                "description": "Port x set bit y (y=\n              0..15)"
              },
              "BS13": {
                "bit": 13,
                "description": "Port x set bit y (y=\n              0..15)"
              },
              "BS12": {
                "bit": 12,
                "description": "Port x set bit y (y=\n              0..15)"
              },
              "BS11": {
                "bit": 11,
                "description": "Port x set bit y (y=\n              0..15)"
              },
              "BS10": {
                "bit": 10,
                "description": "Port x set bit y (y=\n              0..15)"
              },
              "BS9": {
                "bit": 9,
                "description": "Port x set bit y (y=\n              0..15)"
              },
              "BS8": {
                "bit": 8,
                "description": "Port x set bit y (y=\n              0..15)"
              },
              "BS7": {
                "bit": 7,
                "description": "Port x set bit y (y=\n              0..15)"
              },
              "BS6": {
                "bit": 6,
                "description": "Port x set bit y (y=\n              0..15)"
              },
              "BS5": {
                "bit": 5,
                "description": "Port x set bit y (y=\n              0..15)"
              },
              "BS4": {
                "bit": 4,
                "description": "Port x set bit y (y=\n              0..15)"
              },
              "BS3": {
                "bit": 3,
                "description": "Port x set bit y (y=\n              0..15)"
              },
              "BS2": {
                "bit": 2,
                "description": "Port x set bit y (y=\n              0..15)"
              },
              "BS1": {
                "bit": 1,
                "description": "Port x set bit y (y=\n              0..15)"
              },
              "BS0": {
                "bit": 0,
                "description": "Port x set bit y (y=\n              0..15)"
              }
            },
            "LCKR": {
              "LCKK": {
                "bit": 16,
                "description": "Port x lock bit y (y=\n              0..15)"
              },
              "LCK15": {
                "bit": 15,
                "description": "Port x lock bit y (y=\n              0..15)"
              },
              "LCK14": {
                "bit": 14,
                "description": "Port x lock bit y (y=\n              0..15)"
              },
              "LCK13": {
                "bit": 13,
                "description": "Port x lock bit y (y=\n              0..15)"
              },
              "LCK12": {
                "bit": 12,
                "description": "Port x lock bit y (y=\n              0..15)"
              },
              "LCK11": {
                "bit": 11,
                "description": "Port x lock bit y (y=\n              0..15)"
              },
              "LCK10": {
                "bit": 10,
                "description": "Port x lock bit y (y=\n              0..15)"
              },
              "LCK9": {
                "bit": 9,
                "description": "Port x lock bit y (y=\n              0..15)"
              },
              "LCK8": {
                "bit": 8,
                "description": "Port x lock bit y (y=\n              0..15)"
              },
              "LCK7": {
                "bit": 7,
                "description": "Port x lock bit y (y=\n              0..15)"
              },
              "LCK6": {
                "bit": 6,
                "description": "Port x lock bit y (y=\n              0..15)"
              },
              "LCK5": {
                "bit": 5,
                "description": "Port x lock bit y (y=\n              0..15)"
              },
              "LCK4": {
                "bit": 4,
                "description": "Port x lock bit y (y=\n              0..15)"
              },
              "LCK3": {
                "bit": 3,
                "description": "Port x lock bit y (y=\n              0..15)"
              },
              "LCK2": {
                "bit": 2,
                "description": "Port x lock bit y (y=\n              0..15)"
              },
              "LCK1": {
                "bit": 1,
                "description": "Port x lock bit y (y=\n              0..15)"
              },
              "LCK0": {
                "bit": 0,
                "description": "Port x lock bit y (y=\n              0..15)"
              }
            },
            "AFRL": {
              "AFRL7": {
                "bit": 28,
                "description": "Alternate function selection for port x\n              bit y (y = 0..7)",
                "width": 4
              },
              "AFRL6": {
                "bit": 24,
                "description": "Alternate function selection for port x\n              bit y (y = 0..7)",
                "width": 4
              },
              "AFRL5": {
                "bit": 20,
                "description": "Alternate function selection for port x\n              bit y (y = 0..7)",
                "width": 4
              },
              "AFRL4": {
                "bit": 16,
                "description": "Alternate function selection for port x\n              bit y (y = 0..7)",
                "width": 4
              },
              "AFRL3": {
                "bit": 12,
                "description": "Alternate function selection for port x\n              bit y (y = 0..7)",
                "width": 4
              },
              "AFRL2": {
                "bit": 8,
                "description": "Alternate function selection for port x\n              bit y (y = 0..7)",
                "width": 4
              },
              "AFRL1": {
                "bit": 4,
                "description": "Alternate function selection for port x\n              bit y (y = 0..7)",
                "width": 4
              },
              "AFRL0": {
                "bit": 0,
                "description": "Alternate function selection for port x\n              bit y (y = 0..7)",
                "width": 4
              }
            },
            "AFRH": {
              "AFRH15": {
                "bit": 28,
                "description": "Alternate function selection for port x\n              bit y (y = 8..15)",
                "width": 4
              },
              "AFRH14": {
                "bit": 24,
                "description": "Alternate function selection for port x\n              bit y (y = 8..15)",
                "width": 4
              },
              "AFRH13": {
                "bit": 20,
                "description": "Alternate function selection for port x\n              bit y (y = 8..15)",
                "width": 4
              },
              "AFRH12": {
                "bit": 16,
                "description": "Alternate function selection for port x\n              bit y (y = 8..15)",
                "width": 4
              },
              "AFRH11": {
                "bit": 12,
                "description": "Alternate function selection for port x\n              bit y (y = 8..15)",
                "width": 4
              },
              "AFRH10": {
                "bit": 8,
                "description": "Alternate function selection for port x\n              bit y (y = 8..15)",
                "width": 4
              },
              "AFRH9": {
                "bit": 4,
                "description": "Alternate function selection for port x\n              bit y (y = 8..15)",
                "width": 4
              },
              "AFRH8": {
                "bit": 0,
                "description": "Alternate function selection for port x\n              bit y (y = 8..15)",
                "width": 4
              }
            }
          }
        },
        "I2C": {
          "instances": [
            {
              "name": "I2C2",
              "base": "0x40005800",
              "irq": 33
            },
            {
              "name": "I2C1",
              "base": "0x40005400",
              "irq": 31
            },
            {
              "name": "I2C4",
              "base": "0x40006000",
              "irq": 95
            }
          ],
          "registers": {
            "CR1": {
              "offset": "0x00",
              "size": 32,
              "description": "Control register 1"
            },
            "CR2": {
              "offset": "0x04",
              "size": 32,
              "description": "Control register 2"
            },
            "OAR1": {
              "offset": "0x08",
              "size": 32,
              "description": "Own address register 1"
            },
            "OAR2": {
              "offset": "0x0C",
              "size": 32,
              "description": "Own address register 2"
            },
            "DR": {
              "offset": "0x10",
              "size": 32,
              "description": "Data register"
            },
            "SR1": {
              "offset": "0x14",
              "size": 32,
              "description": "Status register 1"
            },
            "SR2": {
              "offset": "0x18",
              "size": 32,
              "description": "Status register 2"
            },
            "CCR": {
              "offset": "0x1C",
              "size": 32,
              "description": "Clock control register"
            },
            "TRISE": {
              "offset": "0x20",
              "size": 32,
              "description": "TRISE register"
            }
          },
          "bits": {
            "CR1": {
              "SWRST": {
                "bit": 15,
                "description": "Software reset"
              },
              "ALERT": {
                "bit": 13,
                "description": "SMBus alert"
              },
              "PEC": {
                "bit": 12,
                "description": "Packet error checking"
              },
              "POS": {
                "bit": 11,
                "description": "Acknowledge/PEC Position (for data\n              reception)"
              },
              "ACK": {
                "bit": 10,
                "description": "Acknowledge enable"
              },
              "STOP": {
                "bit": 9,
                "description": "Stop generation"
              },
              "START": {
                "bit": 8,
                "description": "Start generation"
              },
              "NOSTRETCH": {
                "bit": 7,
                "description": "Clock stretching disable (Slave\n              mode)"
              },
              "ENGC": {
                "bit": 6,
                "description": "General call enable"
              },
              "ENPEC": {
                "bit": 5,
                "description": "PEC enable"
              },
              "ENARP": {
                "bit": 4,
                "description": "ARP enable"
              },
              "SMBTYPE": {
                "bit": 3,
                "description": "SMBus type"
              },
              "SMBUS": {
                "bit": 1,
                "description": "SMBus mode"
              },
              "PE": {
                "bit": 0,
                "description": "Peripheral enable"
              }
            },
            "CR2": {
              "LAST": {
                "bit": 12,
                "description": "DMA last transfer"
              },
              "DMAEN": {
                "bit": 11,
                "description": "DMA requests enable"
              },
              "ITBUFEN": {
                "bit": 10,
                "description": "Buffer interrupt enable"
              },
              "ITEVTEN": {
                "bit": 9,
                "description": "Event interrupt enable"
              },
              "ITERREN": {
                "bit": 8,
                "description": "Error interrupt enable"
              },
              "FREQ": {
                "bit": 0,
                "description": "Peripheral clock frequency",
                "width": 6
              }
            },
            "OAR1": {
              "ADDMODE": {
                "bit": 15,
                "description": "Addressing mode (slave\n              mode)"
              },
              "ADD10": {
                "bit": 8,
                "description": "Interface address",
                "width": 2
              },
              "ADD7": {
                "bit": 1,
                "description": "Interface address",
                "width": 7
              },
              "ADD0": {
                "bit": 0,
                "description": "Interface address"
              }
            },
            "OAR2": {
              "ADD2": {
                "bit": 1,
                "description": "Interface address",
                "width": 7
              },
              "ENDUAL": {
                "bit": 0,
                "description": "Dual addressing mode\n              enable"
              }
            },
            "DR": {
              "DR": {
                "bit": 0,
                "description": "8-bit data register",
                "width": 8
              }
            },
            "SR1": {
              "SMBALERT": {
                "bit": 15,
                "description": "SMBus alert"
              },
              "TIMEOUT": {
                "bit": 14,
                "description": "Timeout or Tlow error"
              },
              "PECERR": {
                "bit": 12,
                "description": "PEC Error in reception"
              },
              "OVR": {
                "bit": 11,
                "description": "Overrun/Underrun"
              },
              "AF": {
                "bit": 10,
                "description": "Acknowledge failure"
              },
              "ARLO": {
                "bit": 9,
                "description": "Arbitration lost (master\n              mode)"
              },
              "BERR": {
                "bit": 8,
                "description": "Bus error"
              },
              "TxE": {
                "bit": 7,
                "description": "Data register empty\n              (transmitters)"
              },
              "RxNE": {
                "bit": 6,
                "description": "Data register not empty\n              (receivers)"
              },
              "STOPF": {
                "bit": 4,
                "description": "Stop detection (slave\n              mode)"
              },
              "ADD10": {
                "bit": 3,
                "description": "10-bit header sent (Master\n              mode)"
              },
              "BTF": {
                "bit": 2,
                "description": "Byte transfer finished"
              },
              "ADDR": {
                "bit": 1,
                "description": "Address sent (master mode)/matched\n              (slave mode)"
              },
              "SB": {
                "bit": 0,
                "description": "Start bit (Master mode)"
              }
            },
            "SR2": {
              "PEC": {
                "bit": 8,
                "description": "acket error checking\n              register",
                "width": 8
              },
              "DUALF": {
                "bit": 7,
                "description": "Dual flag (Slave mode)"
              },
              "SMBHOST": {
                "bit": 6,
                "description": "SMBus host header (Slave\n              mode)"
              },
              "SMBDEFAULT": {
                "bit": 5,
                "description": "SMBus device default address (Slave\n              mode)"
              },
              "GENCALL": {
                "bit": 4,
                "description": "General call address (Slave\n              mode)"
              },
              "TRA": {
                "bit": 2,
                "description": "Transmitter/receiver"
              },
              "BUSY": {
                "bit": 1,
                "description": "Bus busy"
              },
              "MSL": {
                "bit": 0,
                "description": "Master/slave"
              }
            },
            "CCR": {
              "F_S": {
                "bit": 15,
                "description": "I2C master mode selection"
              },
              "DUTY": {
                "bit": 14,
                "description": "Fast mode duty cycle"
              },
              "CCR": {
                "bit": 0,
                "description": "Clock control register in Fast/Standard\n              mode (Master mode)",
                "width": 12
              }
            },
            "TRISE": {
              "TRISE": {
                "bit": 0,
                "description": "Maximum rise time in Fast/Standard mode\n              (Master mode)",
                "width": 6
              }
            }
          }
        },
        "SPI": {
          "instances": [
            {
              "name": "SPI1",
              "base": "0x40013000",
              "irq": 35
            },
            {
              "name": "SPI2",
              "base": "0x40003800",
              "irq": 36
            },
            {
              "name": "SPI5",
              "base": "0x40015000"
            }
          ],
          "registers": {
            "CR1": {
              "offset": "0x00",
              "size": 32,
              "description": "control register 1"
            },
            "CR2": {
              "offset": "0x04",
              "size": 32,
              "description": "control register 2"
            },
            "SR": {
              "offset": "0x08",
              "size": 32,
              "description": "status register"
            },
            "DR": {
              "offset": "0x0C",
              "size": 32,
              "description": "data register"
            },
            "CRCPR": {
              "offset": "0x10",
              "size": 32,
              "description": "CRC polynomial register"
            },
            "RXCRCR": {
              "offset": "0x14",
              "size": 32,
              "description": "RX CRC register"
            },
            "TXCRCR": {
              "offset": "0x18",
              "size": 32,
              "description": "TX CRC register"
            },
            "I2SCFGR": {
              "offset": "0x1C",
              "size": 32,
              "description": "I2S configuration register"
            },
            "I2SPR": {
              "offset": "0x20",
              "size": 32,
              "description": "I2S prescaler register"
            }
          },
          "bits": {
            "CR1": {
              "BIDIMODE": {
                "bit": 15,
                "description": "Bidirectional data mode\n              enable"
              },
              "BIDIOE": {
                "bit": 14,
                "description": "Output enable in bidirectional\n              mode"
              },
              "CRCEN": {
                "bit": 13,
                "description": "Hardware CRC calculation\n              enable"
              },
              "CRCNEXT": {
                "bit": 12,
                "description": "CRC transfer next"
              },
              "DFF": {
                "bit": 11,
                "description": "Data frame format"
              },
              "RXONLY": {
                "bit": 10,
                "description": "Receive only"
              },
              "SSM": {
                "bit": 9,
                "description": "Software slave management"
              },
              "SSI": {
                "bit": 8,
                "description": "Internal slave select"
              },
              "LSBFIRST": {
                "bit": 7,
                "description": "Frame format"
              },
              "SPE": {
                "bit": 6,
                "description": "SPI enable"
              },
              "BR": {
                "bit": 3,
                "description": "Baud rate control",
                "width": 3
              },
              "MSTR": {
                "bit": 2,
                "description": "Master selection"
              },
              "CPOL": {
                "bit": 1,
                "description": "Clock polarity"
              },
              "CPHA": {
                "bit": 0,
                "description": "Clock phase"
              }
            },
            "CR2": {
              "TXEIE": {
                "bit": 7,
                "description": "Tx buffer empty interrupt\n              enable"
              },
              "RXNEIE": {
                "bit": 6,
                "description": "RX buffer not empty interrupt\n              enable"
              },
              "ERRIE": {
                "bit": 5,
                "description": "Error interrupt enable"
              },
              "FRF": {
                "bit": 4,
                "description": "Frame format"
              },
              "SSOE": {
                "bit": 2,
                "description": "SS output enable"
              },
              "TXDMAEN": {
                "bit": 1,
                "description": "Tx buffer DMA enable"
              },
              "RXDMAEN": {
                "bit": 0,
                "description": "Rx buffer DMA enable"
              }
            },
            "SR": {
              "TIFRFE": {
                "bit": 8,
                "description": "TI frame format error"
              },
              "BSY": {
                "bit": 7,
                "description": "Busy flag"
              },
              "OVR": {
                "bit": 6,
                "description": "Overrun flag"
              },
              "MODF": {
                "bit": 5,
                "description": "Mode fault"
              },
              "CRCERR": {
                "bit": 4,
                "description": "CRC error flag"
              },
              "UDR": {
                "bit": 3,
                "description": "Underrun flag"
              },
              "CHSIDE": {
                "bit": 2,
                "description": "Channel side"
              },
              "TXE": {
                "bit": 1,
                "description": "Transmit buffer empty"
              },
              "RXNE": {
                "bit": 0,
                "description": "Receive buffer not empty"
              }
            },
            "DR": {
              "DR": {
                "bit": 0,
                "description": "Data register",
                "width": 16
              }
            },
            "CRCPR": {
              "CRCPOLY": {
                "bit": 0,
                "description": "CRC polynomial register",
                "width": 16
              }
            },
            "RXCRCR": {
              "RxCRC": {
                "bit": 0,
                "description": "Rx CRC register",
                "width": 16
              }
            },
            "TXCRCR": {
              "TxCRC": {
                "bit": 0,
                "description": "Tx CRC register",
                "width": 16
              }
            },
            "I2SCFGR": {
              "I2SMOD": {
                "bit": 11,
                "description": "I2S mode selection"
              },
              "I2SE": {
                "bit": 10,
                "description": "I2S Enable"
              },
              "I2SCFG": {
                "bit": 8,
                "description": "I2S configuration mode",
                "width": 2
              },
              "PCMSYNC": {
                "bit": 7,
                "description": "PCM frame synchronization"
              },
              "I2SSTD": {
                "bit": 4,
                "description": "I2S standard selection",
                "width": 2
              },
              "CKPOL": {
                "bit": 3,
                "description": "Steady state clock\n              polarity"
              },
              "DATLEN": {
                "bit": 1,
                "description": "Data length to be\n              transferred",
                "width": 2
              },
              "CHLEN": {
                "bit": 0,
                "description": "Channel length (number of bits per audio\n              channel)"
              }
            },
            "I2SPR": {
              "MCKOE": {
                "bit": 9,
                "description": "Master clock output enable"
              },
              "ODD": {
                "bit": 8,
                "description": "Odd factor for the\n              prescaler"
              },
              "I2SDIV": {
                "bit": 0,
                "description": "I2S Linear prescaler",
                "width": 8
              }
            }
          }
        },
        "NVIC": {
          "instances": [
            {
              "name": "NVIC",
              "base": "0xE000E100"
            },
            {
              "name": "NVIC_STIR",
              "base": "0xE000EF00"
            }
          ],
          "registers": {
            "ISER0": {
              "offset": "0x00",
              "size": 32,
              "description": "Interrupt Set-Enable Register"
            },
            "ISER1": {
              "offset": "0x04",
              "size": 32,
              "description": "Interrupt Set-Enable Register"
            },
            "ISER2": {
              "offset": "0x08",
              "size": 32,
              "description": "Interrupt Set-Enable Register"
            },
            "ICER0": {
              "offset": "0x80",
              "size": 32,
              "description": "Interrupt Clear-Enable\n          Register"
            },
            "ICER1": {
              "offset": "0x84",
              "size": 32,
              "description": "Interrupt Clear-Enable\n          Register"
            },
            "ICER2": {
              "offset": "0x88",
              "size": 32,
              "description": "Interrupt Clear-Enable\n          Register"
            },
            "ISPR0": {
              "offset": "0x100",
              "size": 32,
              "description": "Interrupt Set-Pending Register"
            },
            "ISPR1": {
              "offset": "0x104",
              "size": 32,
              "description": "Interrupt Set-Pending Register"
            },
            "ISPR2": {
              "offset": "0x108",
              "size": 32,
              "description": "Interrupt Set-Pending Register"
            },
            "ICPR0": {
              "offset": "0x180",
              "size": 32,
              "description": "Interrupt Clear-Pending\n          Register"
            },
            "ICPR1": {
              "offset": "0x184",
              "size": 32,
              "description": "Interrupt Clear-Pending\n          Register"
            },
            "ICPR2": {
              "offset": "0x188",
              "size": 32,
              "description": "Interrupt Clear-Pending\n          Register"
            },
            "IABR0": {
              "offset": "0x200",
              "size": 32,
              "description": "Interrupt Active Bit Register"
            },
            "IABR1": {
              "offset": "0x204",
              "size": 32,
              "description": "Interrupt Active Bit Register"
            },
            "IABR2": {
              "offset": "0x208",
              "size": 32,
              "description": "Interrupt Active Bit Register"
            },
            "IPR0": {
              "offset": "0x300",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR1": {
              "offset": "0x304",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR2": {
              "offset": "0x308",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR3": {
              "offset": "0x30C",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR4": {
              "offset": "0x310",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR5": {
              "offset": "0x314",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR6": {
              "offset": "0x318",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR7": {
              "offset": "0x31C",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR8": {
              "offset": "0x320",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR9": {
              "offset": "0x324",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR10": {
              "offset": "0x328",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR11": {
              "offset": "0x32C",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR12": {
              "offset": "0x330",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR13": {
              "offset": "0x334",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR14": {
              "offset": "0x338",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR15": {
              "offset": "0x33C",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR16": {
              "offset": "0x340",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR17": {
              "offset": "0x344",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR18": {
              "offset": "0x348",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR19": {
              "offset": "0x34C",
              "size": 32,
              "description": "Interrupt Priority Register"
            }
          },
          "bits": {
            "ISER0": {
              "SETENA": {
                "bit": 0,
                "description": "SETENA",
                "width": 32
              }
            },
            "ISER1": {
              "SETENA": {
                "bit": 0,
                "description": "SETENA",
                "width": 32
              }
            },
            "ISER2": {
              "SETENA": {
                "bit": 0,
                "description": "SETENA",
                "width": 32
              }
            },
            "ICER0": {
              "CLRENA": {
                "bit": 0,
                "description": "CLRENA",
                "width": 32
              }
            },
            "ICER1": {
              "CLRENA": {
                "bit": 0,
                "description": "CLRENA",
                "width": 32
              }
            },
            "ICER2": {
              "CLRENA": {
                "bit": 0,
                "description": "CLRENA",
                "width": 32
              }
            },
            "ISPR0": {
              "SETPEND": {
                "bit": 0,
                "description": "SETPEND",
                "width": 32
              }
            },
            "ISPR1": {
              "SETPEND": {
                "bit": 0,
                "description": "SETPEND",
                "width": 32
              }
            },
            "ISPR2": {
              "SETPEND": {
                "bit": 0,
                "description": "SETPEND",
                "width": 32
              }
            },
            "ICPR0": {
              "CLRPEND": {
                "bit": 0,
                "description": "CLRPEND",
                "width": 32
              }
            },
            "ICPR1": {
              "CLRPEND": {
                "bit": 0,
                "description": "CLRPEND",
                "width": 32
              }
            },
            "ICPR2": {
              "CLRPEND": {
                "bit": 0,
                "description": "CLRPEND",
                "width": 32
              }
            },
            "IABR0": {
              "ACTIVE": {
                "bit": 0,
                "description": "ACTIVE",
                "width": 32
              }
            },
            "IABR1": {
              "ACTIVE": {
                "bit": 0,
                "description": "ACTIVE",
                "width": 32
              }
            },
            "IABR2": {
              "ACTIVE": {
                "bit": 0,
                "description": "ACTIVE",
                "width": 32
              }
            },
            "IPR0": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR1": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR2": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR3": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR4": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR5": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR6": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR7": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR8": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR9": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR10": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR11": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR12": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR13": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR14": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR15": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR16": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR17": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR18": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR19": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            }
          }
        },
        "RNG": {
          "instances": [
            {
              "name": "RNG",
              "base": "0x40080000",
              "irq": 80
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "control register"
            },
            "SR": {
              "offset": "0x04",
              "size": 32,
              "description": "status register"
            },
            "DR": {
              "offset": "0x08",
              "size": 32,
              "description": "data register"
            }
          },
          "bits": {
            "CR": {
              "IE": {
                "bit": 3,
                "description": "Interrupt enable"
              },
              "RNGEN": {
                "bit": 2,
                "description": "Random number generator\n              enable"
              }
            },
            "SR": {
              "SEIS": {
                "bit": 6,
                "description": "Seed error interrupt\n              status"
              },
              "CEIS": {
                "bit": 5,
                "description": "Clock error interrupt\n              status"
              },
              "SECS": {
                "bit": 2,
                "description": "Seed error current status"
              },
              "CECS": {
                "bit": 1,
                "description": "Clock error current status"
              },
              "DRDY": {
                "bit": 0,
                "description": "Data ready"
              }
            },
            "DR": {
              "RNDATA": {
                "bit": 0,
                "description": "Random data",
                "width": 32
              }
            }
          }
        },
        "DAC": {
          "instances": [
            {
              "name": "DAC",
              "base": "0x40007400"
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "control register"
            },
            "SWTRIGR": {
              "offset": "0x04",
              "size": 32,
              "description": "software trigger register"
            },
            "DHR12R1": {
              "offset": "0x08",
              "size": 32,
              "description": "channel1 12-bit right-aligned data holding\n          register"
            },
            "DHR12L1": {
              "offset": "0x0C",
              "size": 32,
              "description": "channel1 12-bit left aligned data holding\n          register"
            },
            "DHR8R1": {
              "offset": "0x10",
              "size": 32,
              "description": "channel1 8-bit right aligned data holding\n          register"
            },
            "DHR12R2": {
              "offset": "0x14",
              "size": 32,
              "description": "channel2 12-bit right aligned data holding\n          register"
            },
            "DHR12L2": {
              "offset": "0x18",
              "size": 32,
              "description": "channel2 12-bit left aligned data holding\n          register"
            },
            "DHR8R2": {
              "offset": "0x1C",
              "size": 32,
              "description": "channel2 8-bit right-aligned data holding\n          register"
            },
            "DHR12RD": {
              "offset": "0x20",
              "size": 32,
              "description": "Dual DAC 12-bit right-aligned data holding\n          register"
            },
            "DHR12LD": {
              "offset": "0x24",
              "size": 32,
              "description": "DUAL DAC 12-bit left aligned data holding\n          register"
            },
            "DHR8RD": {
              "offset": "0x28",
              "size": 32,
              "description": "DUAL DAC 8-bit right aligned data holding\n          register"
            },
            "DOR1": {
              "offset": "0x2C",
              "size": 32,
              "description": "channel1 data output register"
            },
            "DOR2": {
              "offset": "0x30",
              "size": 32,
              "description": "channel2 data output register"
            },
            "SR": {
              "offset": "0x34",
              "size": 32,
              "description": "status register"
            }
          },
          "bits": {
            "CR": {
              "DMAUDRIE2": {
                "bit": 29,
                "description": "DAC channel2 DMA underrun interrupt\n              enable"
              },
              "DMAEN2": {
                "bit": 28,
                "description": "DAC channel2 DMA enable"
              },
              "MAMP2": {
                "bit": 24,
                "description": "DAC channel2 mask/amplitude\n              selector",
                "width": 4
              },
              "WAVE2": {
                "bit": 22,
                "description": "DAC channel2 noise/triangle wave\n              generation enable",
                "width": 2
              },
              "TSEL2": {
                "bit": 19,
                "description": "DAC channel2 trigger\n              selection",
                "width": 3
              },
              "TEN2": {
                "bit": 18,
                "description": "DAC channel2 trigger\n              enable"
              },
              "BOFF2": {
                "bit": 17,
                "description": "DAC channel2 output buffer\n              disable"
              },
              "EN2": {
                "bit": 16,
                "description": "DAC channel2 enable"
              },
              "DMAUDRIE1": {
                "bit": 13,
                "description": "DAC channel1 DMA Underrun Interrupt\n              enable"
              },
              "DMAEN1": {
                "bit": 12,
                "description": "DAC channel1 DMA enable"
              },
              "MAMP1": {
                "bit": 8,
                "description": "DAC channel1 mask/amplitude\n              selector",
                "width": 4
              },
              "WAVE1": {
                "bit": 6,
                "description": "DAC channel1 noise/triangle wave\n              generation enable",
                "width": 2
              },
              "TSEL1": {
                "bit": 3,
                "description": "DAC channel1 trigger\n              selection",
                "width": 3
              },
              "TEN1": {
                "bit": 2,
                "description": "DAC channel1 trigger\n              enable"
              },
              "BOFF1": {
                "bit": 1,
                "description": "DAC channel1 output buffer\n              disable"
              },
              "EN1": {
                "bit": 0,
                "description": "DAC channel1 enable"
              }
            },
            "SWTRIGR": {
              "SWTRIG2": {
                "bit": 1,
                "description": "DAC channel2 software\n              trigger"
              },
              "SWTRIG1": {
                "bit": 0,
                "description": "DAC channel1 software\n              trigger"
              }
            },
            "DHR12R1": {
              "DACC1DHR": {
                "bit": 0,
                "description": "DAC channel1 12-bit right-aligned\n              data",
                "width": 12
              }
            },
            "DHR12L1": {
              "DACC1DHR": {
                "bit": 4,
                "description": "DAC channel1 12-bit left-aligned\n              data",
                "width": 12
              }
            },
            "DHR8R1": {
              "DACC1DHR": {
                "bit": 0,
                "description": "DAC channel1 8-bit right-aligned\n              data",
                "width": 8
              }
            },
            "DHR12R2": {
              "DACC2DHR": {
                "bit": 0,
                "description": "DAC channel2 12-bit right-aligned\n              data",
                "width": 12
              }
            },
            "DHR12L2": {
              "DACC2DHR": {
                "bit": 4,
                "description": "DAC channel2 12-bit left-aligned\n              data",
                "width": 12
              }
            },
            "DHR8R2": {
              "DACC2DHR": {
                "bit": 0,
                "description": "DAC channel2 8-bit right-aligned\n              data",
                "width": 8
              }
            },
            "DHR12RD": {
              "DACC2DHR": {
                "bit": 16,
                "description": "DAC channel2 12-bit right-aligned\n              data",
                "width": 12
              },
              "DACC1DHR": {
                "bit": 0,
                "description": "DAC channel1 12-bit right-aligned\n              data",
                "width": 12
              }
            },
            "DHR12LD": {
              "DACC2DHR": {
                "bit": 20,
                "description": "DAC channel2 12-bit left-aligned\n              data",
                "width": 12
              },
              "DACC1DHR": {
                "bit": 4,
                "description": "DAC channel1 12-bit left-aligned\n              data",
                "width": 12
              }
            },
            "DHR8RD": {
              "DACC2DHR": {
                "bit": 8,
                "description": "DAC channel2 8-bit right-aligned\n              data",
                "width": 8
              },
              "DACC1DHR": {
                "bit": 0,
                "description": "DAC channel1 8-bit right-aligned\n              data",
                "width": 8
              }
            },
            "DOR1": {
              "DACC1DOR": {
                "bit": 0,
                "description": "DAC channel1 data output",
                "width": 12
              }
            },
            "DOR2": {
              "DACC2DOR": {
                "bit": 0,
                "description": "DAC channel2 data output",
                "width": 12
              }
            },
            "SR": {
              "DMAUDR2": {
                "bit": 29,
                "description": "DAC channel2 DMA underrun\n              flag"
              },
              "DMAUDR1": {
                "bit": 13,
                "description": "DAC channel1 DMA underrun\n              flag"
              }
            }
          }
        },
        "FPU": {
          "instances": [
            {
              "name": "FPU",
              "base": "0xE000EF34",
              "irq": 81
            },
            {
              "name": "FPU_CPACR",
              "base": "0xE000ED88"
            }
          ],
          "registers": {
            "FPCCR": {
              "offset": "0x00",
              "size": 32,
              "description": "Floating-point context control\n          register"
            },
            "FPCAR": {
              "offset": "0x04",
              "size": 32,
              "description": "Floating-point context address\n          register"
            },
            "FPSCR": {
              "offset": "0x08",
              "size": 32,
              "description": "Floating-point status control\n          register"
            }
          },
          "bits": {
            "FPCCR": {
              "LSPACT": {
                "bit": 0,
                "description": "LSPACT"
              },
              "USER": {
                "bit": 1,
                "description": "USER"
              },
              "THREAD": {
                "bit": 3,
                "description": "THREAD"
              },
              "HFRDY": {
                "bit": 4,
                "description": "HFRDY"
              },
              "MMRDY": {
                "bit": 5,
                "description": "MMRDY"
              },
              "BFRDY": {
                "bit": 6,
                "description": "BFRDY"
              },
              "MONRDY": {
                "bit": 8,
                "description": "MONRDY"
              },
              "LSPEN": {
                "bit": 30,
                "description": "LSPEN"
              },
              "ASPEN": {
                "bit": 31,
                "description": "ASPEN"
              }
            },
            "FPCAR": {
              "ADDRESS": {
                "bit": 3,
                "description": "Location of unpopulated\n              floating-point",
                "width": 29
              }
            },
            "FPSCR": {
              "IOC": {
                "bit": 0,
                "description": "Invalid operation cumulative exception\n              bit"
              },
              "DZC": {
                "bit": 1,
                "description": "Division by zero cumulative exception\n              bit."
              },
              "OFC": {
                "bit": 2,
                "description": "Overflow cumulative exception\n              bit"
              },
              "UFC": {
                "bit": 3,
                "description": "Underflow cumulative exception\n              bit"
              },
              "IXC": {
                "bit": 4,
                "description": "Inexact cumulative exception\n              bit"
              },
              "IDC": {
                "bit": 7,
                "description": "Input denormal cumulative exception\n              bit."
              },
              "RMode": {
                "bit": 22,
                "description": "Rounding Mode control\n              field",
                "width": 2
              },
              "FZ": {
                "bit": 24,
                "description": "Flush-to-zero mode control\n              bit:"
              },
              "DN": {
                "bit": 25,
                "description": "Default NaN mode control\n              bit"
              },
              "AHP": {
                "bit": 26,
                "description": "Alternative half-precision control\n              bit"
              },
              "V": {
                "bit": 28,
                "description": "Overflow condition code\n              flag"
              },
              "C": {
                "bit": 29,
                "description": "Carry condition code flag"
              },
              "Z": {
                "bit": 30,
                "description": "Zero condition code flag"
              },
              "N": {
                "bit": 31,
                "description": "Negative condition code\n              flag"
              }
            }
          }
        },
        "MPU": {
          "instances": [
            {
              "name": "MPU",
              "base": "0xE000ED90"
            }
          ],
          "registers": {
            "MPU_TYPER": {
              "offset": "0x00",
              "size": 32,
              "description": "MPU type register"
            },
            "MPU_CTRL": {
              "offset": "0x04",
              "size": 32,
              "description": "MPU control register"
            },
            "MPU_RNR": {
              "offset": "0x08",
              "size": 32,
              "description": "MPU region number register"
            },
            "MPU_RBAR": {
              "offset": "0x0C",
              "size": 32,
              "description": "MPU region base address\n          register"
            },
            "MPU_RASR": {
              "offset": "0x10",
              "size": 32,
              "description": "MPU region attribute and size\n          register"
            }
          },
          "bits": {
            "MPU_TYPER": {
              "SEPARATE": {
                "bit": 0,
                "description": "Separate flag"
              },
              "DREGION": {
                "bit": 8,
                "description": "Number of MPU data regions",
                "width": 8
              },
              "IREGION": {
                "bit": 16,
                "description": "Number of MPU instruction\n              regions",
                "width": 8
              }
            },
            "MPU_CTRL": {
              "ENABLE": {
                "bit": 0,
                "description": "Enables the MPU"
              },
              "HFNMIENA": {
                "bit": 1,
                "description": "Enables the operation of MPU during hard\n              fault"
              },
              "PRIVDEFENA": {
                "bit": 2,
                "description": "Enable priviliged software access to\n              default memory map"
              }
            },
            "MPU_RNR": {
              "REGION": {
                "bit": 0,
                "description": "MPU region",
                "width": 8
              }
            },
            "MPU_RBAR": {
              "REGION": {
                "bit": 0,
                "description": "MPU region field",
                "width": 4
              },
              "VALID": {
                "bit": 4,
                "description": "MPU region number valid"
              },
              "ADDR": {
                "bit": 5,
                "description": "Region base address field",
                "width": 27
              }
            },
            "MPU_RASR": {
              "ENABLE": {
                "bit": 0,
                "description": "Region enable bit."
              },
              "SIZE": {
                "bit": 1,
                "description": "Size of the MPU protection\n              region",
                "width": 5
              },
              "SRD": {
                "bit": 8,
                "description": "Subregion disable bits",
                "width": 8
              },
              "B": {
                "bit": 16,
                "description": "memory attribute"
              },
              "C": {
                "bit": 17,
                "description": "memory attribute"
              },
              "S": {
                "bit": 18,
                "description": "Shareable memory attribute"
              },
              "TEX": {
                "bit": 19,
                "description": "memory attribute",
                "width": 3
              },
              "AP": {
                "bit": 24,
                "description": "Access permission",
                "width": 3
              },
              "XN": {
                "bit": 28,
                "description": "Instruction access disable\n              bit"
              }
            }
          }
        },
        "STK": {
          "instances": [
            {
              "name": "STK",
              "base": "0xE000E010"
            }
          ],
          "registers": {
            "CTRL": {
              "offset": "0x00",
              "size": 32,
              "description": "SysTick control and status\n          register"
            },
            "LOAD": {
              "offset": "0x04",
              "size": 32,
              "description": "SysTick reload value register"
            },
            "VAL": {
              "offset": "0x08",
              "size": 32,
              "description": "SysTick current value register"
            },
            "CALIB": {
              "offset": "0x0C",
              "size": 32,
              "description": "SysTick calibration value\n          register"
            }
          },
          "bits": {
            "CTRL": {
              "ENABLE": {
                "bit": 0,
                "description": "Counter enable"
              },
              "TICKINT": {
                "bit": 1,
                "description": "SysTick exception request\n              enable"
              },
              "CLKSOURCE": {
                "bit": 2,
                "description": "Clock source selection"
              },
              "COUNTFLAG": {
                "bit": 16,
                "description": "COUNTFLAG"
              }
            },
            "LOAD": {
              "RELOAD": {
                "bit": 0,
                "description": "RELOAD value",
                "width": 24
              }
            },
            "VAL": {
              "CURRENT": {
                "bit": 0,
                "description": "Current counter value",
                "width": 24
              }
            },
            "CALIB": {
              "TENMS": {
                "bit": 0,
                "description": "Calibration value",
                "width": 24
              },
              "SKEW": {
                "bit": 30,
                "description": "SKEW flag: Indicates whether the TENMS\n              value is exact"
              },
              "NOREF": {
                "bit": 31,
                "description": "NOREF flag. Reads as zero"
              }
            }
          }
        },
        "SCB": {
          "instances": [
            {
              "name": "SCB",
              "base": "0xE000ED00"
            },
            {
              "name": "SCB_ACTRL",
              "base": "0xE000E008"
            }
          ],
          "registers": {
            "CPUID": {
              "offset": "0x00",
              "size": 32,
              "description": "CPUID base register"
            },
            "ICSR": {
              "offset": "0x04",
              "size": 32,
              "description": "Interrupt control and state\n          register"
            },
            "VTOR": {
              "offset": "0x08",
              "size": 32,
              "description": "Vector table offset register"
            },
            "AIRCR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Application interrupt and reset control\n          register"
            },
            "SCR": {
              "offset": "0x10",
              "size": 32,
              "description": "System control register"
            },
            "CCR": {
              "offset": "0x14",
              "size": 32,
              "description": "Configuration and control\n          register"
            },
            "SHPR1": {
              "offset": "0x18",
              "size": 32,
              "description": "System handler priority\n          registers"
            },
            "SHPR2": {
              "offset": "0x1C",
              "size": 32,
              "description": "System handler priority\n          registers"
            },
            "SHPR3": {
              "offset": "0x20",
              "size": 32,
              "description": "System handler priority\n          registers"
            },
            "SHCRS": {
              "offset": "0x24",
              "size": 32,
              "description": "System handler control and state\n          register"
            },
            "CFSR_UFSR_BFSR_MMFSR": {
              "offset": "0x28",
              "size": 32,
              "description": "Configurable fault status\n          register"
            },
            "HFSR": {
              "offset": "0x2C",
              "size": 32,
              "description": "Hard fault status register"
            },
            "MMFAR": {
              "offset": "0x34",
              "size": 32,
              "description": "Memory management fault address\n          register"
            },
            "BFAR": {
              "offset": "0x38",
              "size": 32,
              "description": "Bus fault address register"
            },
            "AFSR": {
              "offset": "0x3C",
              "size": 32,
              "description": "Auxiliary fault status\n          register"
            }
          },
          "bits": {
            "CPUID": {
              "Revision": {
                "bit": 0,
                "description": "Revision number",
                "width": 4
              },
              "PartNo": {
                "bit": 4,
                "description": "Part number of the\n              processor",
                "width": 12
              },
              "Constant": {
                "bit": 16,
                "description": "Reads as 0xF",
                "width": 4
              },
              "Variant": {
                "bit": 20,
                "description": "Variant number",
                "width": 4
              },
              "Implementer": {
                "bit": 24,
                "description": "Implementer code",
                "width": 8
              }
            },
            "ICSR": {
              "VECTACTIVE": {
                "bit": 0,
                "description": "Active vector",
                "width": 9
              },
              "RETTOBASE": {
                "bit": 11,
                "description": "Return to base level"
              },
              "VECTPENDING": {
                "bit": 12,
                "description": "Pending vector",
                "width": 7
              },
              "ISRPENDING": {
                "bit": 22,
                "description": "Interrupt pending flag"
              },
              "PENDSTCLR": {
                "bit": 25,
                "description": "SysTick exception clear-pending\n              bit"
              },
              "PENDSTSET": {
                "bit": 26,
                "description": "SysTick exception set-pending\n              bit"
              },
              "PENDSVCLR": {
                "bit": 27,
                "description": "PendSV clear-pending bit"
              },
              "PENDSVSET": {
                "bit": 28,
                "description": "PendSV set-pending bit"
              },
              "NMIPENDSET": {
                "bit": 31,
                "description": "NMI set-pending bit."
              }
            },
            "VTOR": {
              "TBLOFF": {
                "bit": 9,
                "description": "Vector table base offset\n              field",
                "width": 21
              }
            },
            "AIRCR": {
              "VECTRESET": {
                "bit": 0,
                "description": "VECTRESET"
              },
              "VECTCLRACTIVE": {
                "bit": 1,
                "description": "VECTCLRACTIVE"
              },
              "SYSRESETREQ": {
                "bit": 2,
                "description": "SYSRESETREQ"
              },
              "PRIGROUP": {
                "bit": 8,
                "description": "PRIGROUP",
                "width": 3
              },
              "ENDIANESS": {
                "bit": 15,
                "description": "ENDIANESS"
              },
              "VECTKEYSTAT": {
                "bit": 16,
                "description": "Register key",
                "width": 16
              }
            },
            "SCR": {
              "SLEEPONEXIT": {
                "bit": 1,
                "description": "SLEEPONEXIT"
              },
              "SLEEPDEEP": {
                "bit": 2,
                "description": "SLEEPDEEP"
              },
              "SEVEONPEND": {
                "bit": 4,
                "description": "Send Event on Pending bit"
              }
            },
            "CCR": {
              "NONBASETHRDENA": {
                "bit": 0,
                "description": "Configures how the processor enters\n              Thread mode"
              },
              "USERSETMPEND": {
                "bit": 1,
                "description": "USERSETMPEND"
              },
              "UNALIGN__TRP": {
                "bit": 3,
                "description": "UNALIGN_ TRP"
              },
              "DIV_0_TRP": {
                "bit": 4,
                "description": "DIV_0_TRP"
              },
              "BFHFNMIGN": {
                "bit": 8,
                "description": "BFHFNMIGN"
              },
              "STKALIGN": {
                "bit": 9,
                "description": "STKALIGN"
              }
            },
            "SHPR1": {
              "PRI_4": {
                "bit": 0,
                "description": "Priority of system handler\n              4",
                "width": 8
              },
              "PRI_5": {
                "bit": 8,
                "description": "Priority of system handler\n              5",
                "width": 8
              },
              "PRI_6": {
                "bit": 16,
                "description": "Priority of system handler\n              6",
                "width": 8
              }
            },
            "SHPR2": {
              "PRI_11": {
                "bit": 24,
                "description": "Priority of system handler\n              11",
                "width": 8
              }
            },
            "SHPR3": {
              "PRI_14": {
                "bit": 16,
                "description": "Priority of system handler\n              14",
                "width": 8
              },
              "PRI_15": {
                "bit": 24,
                "description": "Priority of system handler\n              15",
                "width": 8
              }
            },
            "SHCRS": {
              "MEMFAULTACT": {
                "bit": 0,
                "description": "Memory management fault exception active\n              bit"
              },
              "BUSFAULTACT": {
                "bit": 1,
                "description": "Bus fault exception active\n              bit"
              },
              "USGFAULTACT": {
                "bit": 3,
                "description": "Usage fault exception active\n              bit"
              },
              "SVCALLACT": {
                "bit": 7,
                "description": "SVC call active bit"
              },
              "MONITORACT": {
                "bit": 8,
                "description": "Debug monitor active bit"
              },
              "PENDSVACT": {
                "bit": 10,
                "description": "PendSV exception active\n              bit"
              },
              "SYSTICKACT": {
                "bit": 11,
                "description": "SysTick exception active\n              bit"
              },
              "USGFAULTPENDED": {
                "bit": 12,
                "description": "Usage fault exception pending\n              bit"
              },
              "MEMFAULTPENDED": {
                "bit": 13,
                "description": "Memory management fault exception\n              pending bit"
              },
              "BUSFAULTPENDED": {
                "bit": 14,
                "description": "Bus fault exception pending\n              bit"
              },
              "SVCALLPENDED": {
                "bit": 15,
                "description": "SVC call pending bit"
              },
              "MEMFAULTENA": {
                "bit": 16,
                "description": "Memory management fault enable\n              bit"
              },
              "BUSFAULTENA": {
                "bit": 17,
                "description": "Bus fault enable bit"
              },
              "USGFAULTENA": {
                "bit": 18,
                "description": "Usage fault enable bit"
              }
            },
            "CFSR_UFSR_BFSR_MMFSR": {
              "IACCVIOL": {
                "bit": 1,
                "description": "Instruction access violation\n              flag"
              },
              "MUNSTKERR": {
                "bit": 3,
                "description": "Memory manager fault on unstacking for a\n              return from exception"
              },
              "MSTKERR": {
                "bit": 4,
                "description": "Memory manager fault on stacking for\n              exception entry."
              },
              "MLSPERR": {
                "bit": 5,
                "description": "MLSPERR"
              },
              "MMARVALID": {
                "bit": 7,
                "description": "Memory Management Fault Address Register\n              (MMAR) valid flag"
              },
              "IBUSERR": {
                "bit": 8,
                "description": "Instruction bus error"
              },
              "PRECISERR": {
                "bit": 9,
                "description": "Precise data bus error"
              },
              "IMPRECISERR": {
                "bit": 10,
                "description": "Imprecise data bus error"
              },
              "UNSTKERR": {
                "bit": 11,
                "description": "Bus fault on unstacking for a return\n              from exception"
              },
              "STKERR": {
                "bit": 12,
                "description": "Bus fault on stacking for exception\n              entry"
              },
              "LSPERR": {
                "bit": 13,
                "description": "Bus fault on floating-point lazy state\n              preservation"
              },
              "BFARVALID": {
                "bit": 15,
                "description": "Bus Fault Address Register (BFAR) valid\n              flag"
              },
              "UNDEFINSTR": {
                "bit": 16,
                "description": "Undefined instruction usage\n              fault"
              },
              "INVSTATE": {
                "bit": 17,
                "description": "Invalid state usage fault"
              },
              "INVPC": {
                "bit": 18,
                "description": "Invalid PC load usage\n              fault"
              },
              "NOCP": {
                "bit": 19,
                "description": "No coprocessor usage\n              fault."
              },
              "UNALIGNED": {
                "bit": 24,
                "description": "Unaligned access usage\n              fault"
              },
              "DIVBYZERO": {
                "bit": 25,
                "description": "Divide by zero usage fault"
              }
            },
            "HFSR": {
              "VECTTBL": {
                "bit": 1,
                "description": "Vector table hard fault"
              },
              "FORCED": {
                "bit": 30,
                "description": "Forced hard fault"
              },
              "DEBUG_VT": {
                "bit": 31,
                "description": "Reserved for Debug use"
              }
            },
            "MMFAR": {
              "MMFAR": {
                "bit": 0,
                "description": "Memory management fault\n              address",
                "width": 32
              }
            },
            "BFAR": {
              "BFAR": {
                "bit": 0,
                "description": "Bus fault address",
                "width": 32
              }
            },
            "AFSR": {
              "IMPDEF": {
                "bit": 0,
                "description": "Implementation defined",
                "width": 32
              }
            }
          }
        }
      },
      "interrupts": {
        "count": 114,
        "vectors": [
          {
            "number": 0,
            "name": "Initial_SP"
          },
          {
            "number": 1,
            "name": "Reset_Handler"
          },
          {
            "number": 2,
            "name": "NMI_Handler"
          },
          {
            "number": 3,
            "name": "HardFault_Handler"
          },
          {
            "number": 4,
            "name": "MemManage_Handler"
          },
          {
            "number": 5,
            "name": "BusFault_Handler"
          },
          {
            "number": 6,
            "name": "UsageFault_Handler"
          },
          {
            "number": 11,
            "name": "SVC_Handler"
          },
          {
            "number": 12,
            "name": "DebugMon_Handler"
          },
          {
            "number": 14,
            "name": "PendSV_Handler"
          },
          {
            "number": 15,
            "name": "SysTick_Handler"
          },
          {
            "number": 17,
            "name": "PVD_IRQHandler"
          },
          {
            "number": 18,
            "name": "TAMP_STAMP_IRQHandler"
          },
          {
            "number": 19,
            "name": "RTC_WKUP_IRQHandler"
          },
          {
            "number": 20,
            "name": "FLASH_IRQHandler"
          },
          {
            "number": 21,
            "name": "RCC_IRQHandler"
          },
          {
            "number": 22,
            "name": "EXTI0_IRQHandler"
          },
          {
            "number": 23,
            "name": "EXTI1_IRQHandler"
          },
          {
            "number": 24,
            "name": "EXTI2_IRQHandler"
          },
          {
            "number": 25,
            "name": "EXTI3_IRQHandler"
          },
          {
            "number": 26,
            "name": "EXTI4_IRQHandler"
          },
          {
            "number": 34,
            "name": "ADC_IRQHandler"
          },
          {
            "number": 39,
            "name": "EXTI9_5_IRQHandler"
          },
          {
            "number": 40,
            "name": "TIM1_BRK_TIM9_IRQHandler"
          },
          {
            "number": 41,
            "name": "PWM1_UP_IRQHandler"
          },
          {
            "number": 42,
            "name": "TIM1_TRG_COM_TIM11_IRQHandler"
          },
          {
            "number": 43,
            "name": "TIM1_CC_IRQHandler"
          },
          {
            "number": 47,
            "name": "I2C1_EV_IRQHandler"
          },
          {
            "number": 48,
            "name": "I2C1_ER_IRQHandler"
          },
          {
            "number": 49,
            "name": "I2C2_EV_IRQHandler"
          },
          {
            "number": 50,
            "name": "I2C2_ER_IRQHandler"
          },
          {
            "number": 51,
            "name": "SPI1_IRQHandler"
          },
          {
            "number": 52,
            "name": "SPI2_IRQHandler"
          },
          {
            "number": 56,
            "name": "EXTI15_10_IRQHandler"
          },
          {
            "number": 57,
            "name": "RTC_Alarm_IRQHandler"
          },
          {
            "number": 70,
            "name": "TIM6_DAC1_IRQHandler"
          },
          {
            "number": 96,
            "name": "RNG_IRQHandler"
          },
          {
            "number": 97,
            "name": "FPU_IRQHandler"
          },
          {
            "number": 111,
            "name": "I2C4_EV_IRQHandler"
          },
          {
            "number": 112,
            "name": "I2C4_ER_IRQHandler"
          },
          {
            "number": 113,
            "name": "LPTIM1_IRQHandler"
          }
        ]
      }
    }
  }
}