dualsyn_paper
=============

my papers on decoder synthesis

Papers related complementary synthesis, which automatically generate a decoder from its encoder

ShengYu Shen, Ying Qin, Kefei Wang, Zhengbin Pang, Jianmin Zhang, Sikun Li: Inferring Assertion for Complementary Synthesis. IEEE Trans. on CAD of Integrated Circuits and Systems 31(8): 1288-1292 (2012)
ShengYu Shen, Ying Qin, Liquan Xiao, Kefei Wang, Jianmin Zhang, Sikun Li: A Halting Algorithm to Determine the Existence of the Decoder. IEEE Trans. on CAD of Integrated Circuits and Systems 30(10): 1556-1563 (2011)
ShengYu Shen, Ying Qin, Jianmin Zhang: Inferring assertion for complementary synthesis. ICCAD 2011: 404-411
ShengYu Shen, Ying Qin, Kefei Wang, Liquan Xiao, Jianmin Zhang, Sikun Li: Synthesizing Complementary Circuits Automatically. IEEE Trans. on CAD of Integrated Circuits and Systems 29(8): 1191-1202 (2010)
ShengYu Shen, Ying Qin, Jianmin Zhang, Sikun Li: A halting algorithm to determine the existence of decoder. FMCAD 2010: 91-99
ShengYu Shen, Jianmin Zhang, Ying Qin, Sikun Li: Synthesizing complementary circuits automatically. ICCAD 2009: 381-388


Papers related to Counterexample Guided Abstraction Renement (CEGAR) framework:

ShengYu Shen, Ying Qin, Sikun Li: A fast counterexample minimization approach with refutation analysis and incremental SAT. ASP-DAC 2005: 451-454
ShengYu Shen, Ying Qin, Sikun Li: Minimizing Counterexample of ACTL Property. CHARME 2005: 393-397
ShengYu Shen, Ying Qin, Sikun Li: A Faster Counterexample Minimization Algorithm Based on Refutation Analysis. DATE 2005: 672-677
ShengYu Shen, Ying Qin, Sikun Li: Minimizing Counterexample with Unit Core Extraction and Incremental SAT. VMCAI 2005: 298-312
ShengYu Shen, Ying Qin, Sikun Li: Localizing Errors in Counterexample with Iteratively Witness Searching. ATVA 2004: 456-469

