Analysis & Elaboration report for DE1_SoC
Thu Nov 10 11:14:03 2016
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Parameter Settings for User Entity Instance: DFF_VAR:cp
  5. Parameter Settings for User Entity Instance: calPC:cal|alu:add0
  6. Parameter Settings for User Entity Instance: calPC:cal|alu:add1
  7. Parameter Settings for User Entity Instance: regfile:r|DFF_REG:d1|DFF_VAR:eachDff[0].REG
  8. Parameter Settings for User Entity Instance: regfile:r|DFF_REG:d1|DFF_VAR:eachDff[1].REG
  9. Parameter Settings for User Entity Instance: regfile:r|DFF_REG:d1|DFF_VAR:eachDff[2].REG
 10. Parameter Settings for User Entity Instance: regfile:r|DFF_REG:d1|DFF_VAR:eachDff[3].REG
 11. Parameter Settings for User Entity Instance: regfile:r|DFF_REG:d1|DFF_VAR:eachDff[4].REG
 12. Parameter Settings for User Entity Instance: regfile:r|DFF_REG:d1|DFF_VAR:eachDff[5].REG
 13. Parameter Settings for User Entity Instance: regfile:r|DFF_REG:d1|DFF_VAR:eachDff[6].REG
 14. Parameter Settings for User Entity Instance: regfile:r|DFF_REG:d1|DFF_VAR:eachDff[7].REG
 15. Parameter Settings for User Entity Instance: regfile:r|DFF_REG:d1|DFF_VAR:eachDff[8].REG
 16. Parameter Settings for User Entity Instance: regfile:r|DFF_REG:d1|DFF_VAR:eachDff[9].REG
 17. Parameter Settings for User Entity Instance: regfile:r|DFF_REG:d1|DFF_VAR:eachDff[10].REG
 18. Parameter Settings for User Entity Instance: regfile:r|DFF_REG:d1|DFF_VAR:eachDff[11].REG
 19. Parameter Settings for User Entity Instance: regfile:r|DFF_REG:d1|DFF_VAR:eachDff[12].REG
 20. Parameter Settings for User Entity Instance: regfile:r|DFF_REG:d1|DFF_VAR:eachDff[13].REG
 21. Parameter Settings for User Entity Instance: regfile:r|DFF_REG:d1|DFF_VAR:eachDff[14].REG
 22. Parameter Settings for User Entity Instance: regfile:r|DFF_REG:d1|DFF_VAR:eachDff[15].REG
 23. Parameter Settings for User Entity Instance: regfile:r|DFF_REG:d1|DFF_VAR:eachDff[16].REG
 24. Parameter Settings for User Entity Instance: regfile:r|DFF_REG:d1|DFF_VAR:eachDff[17].REG
 25. Parameter Settings for User Entity Instance: regfile:r|DFF_REG:d1|DFF_VAR:eachDff[18].REG
 26. Parameter Settings for User Entity Instance: regfile:r|DFF_REG:d1|DFF_VAR:eachDff[19].REG
 27. Parameter Settings for User Entity Instance: regfile:r|DFF_REG:d1|DFF_VAR:eachDff[20].REG
 28. Parameter Settings for User Entity Instance: regfile:r|DFF_REG:d1|DFF_VAR:eachDff[21].REG
 29. Parameter Settings for User Entity Instance: regfile:r|DFF_REG:d1|DFF_VAR:eachDff[22].REG
 30. Parameter Settings for User Entity Instance: regfile:r|DFF_REG:d1|DFF_VAR:eachDff[23].REG
 31. Parameter Settings for User Entity Instance: regfile:r|DFF_REG:d1|DFF_VAR:eachDff[24].REG
 32. Parameter Settings for User Entity Instance: regfile:r|DFF_REG:d1|DFF_VAR:eachDff[25].REG
 33. Parameter Settings for User Entity Instance: regfile:r|DFF_REG:d1|DFF_VAR:eachDff[26].REG
 34. Parameter Settings for User Entity Instance: regfile:r|DFF_REG:d1|DFF_VAR:eachDff[27].REG
 35. Parameter Settings for User Entity Instance: regfile:r|DFF_REG:d1|DFF_VAR:eachDff[28].REG
 36. Parameter Settings for User Entity Instance: regfile:r|DFF_REG:d1|DFF_VAR:eachDff[29].REG
 37. Parameter Settings for User Entity Instance: regfile:r|DFF_REG:d1|DFF_VAR:eachDff[30].REG
 38. Parameter Settings for User Entity Instance: alu:exc
 39. Analysis & Elaboration Settings
 40. Port Connectivity Checks: "alu:exc"
 41. Port Connectivity Checks: "Control:c1"
 42. Port Connectivity Checks: "calPC:cal|alu:add1"
 43. Port Connectivity Checks: "calPC:cal|alu:add0|mux8_1:m1"
 44. Port Connectivity Checks: "calPC:cal|alu:add0"
 45. Port Connectivity Checks: "calPC:cal|shifter:s1"
 46. Port Connectivity Checks: "DFF_VAR:cp"
 47. Analysis & Elaboration Messages
 48. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                  ;
+-------------------------------+-------------------------------------------------+
; Analysis & Elaboration Status ; Successful - Thu Nov 10 11:14:03 2016           ;
; Quartus Prime Version         ; 16.0.0 Build 211 04/27/2016 SJ Standard Edition ;
; Revision Name                 ; DE1_SoC                                         ;
; Top-level Entity Name         ; CPU                                             ;
; Family                        ; Cyclone V                                       ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                       ;
; Total registers               ; N/A until Partition Merge                       ;
; Total pins                    ; N/A until Partition Merge                       ;
; Total virtual pins            ; N/A until Partition Merge                       ;
; Total block memory bits       ; N/A until Partition Merge                       ;
; Total PLLs                    ; N/A until Partition Merge                       ;
; Total DLLs                    ; N/A until Partition Merge                       ;
+-------------------------------+-------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: DFF_VAR:cp ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; WIDTH          ; 64    ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: calPC:cal|alu:add0 ;
+----------------+----------+-------------------------------------+
; Parameter Name ; Value    ; Type                                ;
+----------------+----------+-------------------------------------+
; c_in           ; 00001000 ; Unsigned Binary                     ;
+----------------+----------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: calPC:cal|alu:add1 ;
+----------------+----------+-------------------------------------+
; Parameter Name ; Value    ; Type                                ;
+----------------+----------+-------------------------------------+
; c_in           ; 00001000 ; Unsigned Binary                     ;
+----------------+----------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:r|DFF_REG:d1|DFF_VAR:eachDff[0].REG ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:r|DFF_REG:d1|DFF_VAR:eachDff[1].REG ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:r|DFF_REG:d1|DFF_VAR:eachDff[2].REG ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:r|DFF_REG:d1|DFF_VAR:eachDff[3].REG ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:r|DFF_REG:d1|DFF_VAR:eachDff[4].REG ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:r|DFF_REG:d1|DFF_VAR:eachDff[5].REG ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:r|DFF_REG:d1|DFF_VAR:eachDff[6].REG ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:r|DFF_REG:d1|DFF_VAR:eachDff[7].REG ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:r|DFF_REG:d1|DFF_VAR:eachDff[8].REG ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:r|DFF_REG:d1|DFF_VAR:eachDff[9].REG ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:r|DFF_REG:d1|DFF_VAR:eachDff[10].REG ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:r|DFF_REG:d1|DFF_VAR:eachDff[11].REG ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:r|DFF_REG:d1|DFF_VAR:eachDff[12].REG ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:r|DFF_REG:d1|DFF_VAR:eachDff[13].REG ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:r|DFF_REG:d1|DFF_VAR:eachDff[14].REG ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:r|DFF_REG:d1|DFF_VAR:eachDff[15].REG ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:r|DFF_REG:d1|DFF_VAR:eachDff[16].REG ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:r|DFF_REG:d1|DFF_VAR:eachDff[17].REG ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:r|DFF_REG:d1|DFF_VAR:eachDff[18].REG ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:r|DFF_REG:d1|DFF_VAR:eachDff[19].REG ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:r|DFF_REG:d1|DFF_VAR:eachDff[20].REG ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:r|DFF_REG:d1|DFF_VAR:eachDff[21].REG ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:r|DFF_REG:d1|DFF_VAR:eachDff[22].REG ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:r|DFF_REG:d1|DFF_VAR:eachDff[23].REG ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:r|DFF_REG:d1|DFF_VAR:eachDff[24].REG ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:r|DFF_REG:d1|DFF_VAR:eachDff[25].REG ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:r|DFF_REG:d1|DFF_VAR:eachDff[26].REG ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:r|DFF_REG:d1|DFF_VAR:eachDff[27].REG ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:r|DFF_REG:d1|DFF_VAR:eachDff[28].REG ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:r|DFF_REG:d1|DFF_VAR:eachDff[29].REG ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:r|DFF_REG:d1|DFF_VAR:eachDff[30].REG ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; WIDTH          ; 64    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:exc ;
+----------------+----------+--------------------------+
; Parameter Name ; Value    ; Type                     ;
+----------------+----------+--------------------------+
; c_in           ; 00001000 ; Unsigned Binary          ;
+----------------+----------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; CPU                ; DE1_SoC            ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:exc"                                                                                 ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; result    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; negative  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; overflow  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; carry_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Control:c1"                                                                                                                                           ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                           ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; instr    ; Input  ; Warning  ; Input port expression (11 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "instr[31..11]" will be connected to GND. ;
; MemtoReg ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                               ;
; RegWri   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                               ;
; MemWri   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                               ;
; Readmem  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                               ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------+
; Port Connectivity Checks: "calPC:cal|alu:add1" ;
+----------+-------+----------+------------------+
; Port     ; Type  ; Severity ; Details          ;
+----------+-------+----------+------------------+
; cntrl[2] ; Input ; Info     ; Stuck at GND     ;
; cntrl[1] ; Input ; Info     ; Stuck at VCC     ;
; cntrl[0] ; Input ; Info     ; Stuck at GND     ;
+----------+-------+----------+------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "calPC:cal|alu:add0|mux8_1:m1" ;
+----------+-------+----------+----------------------------+
; Port     ; Type  ; Severity ; Details                    ;
+----------+-------+----------+----------------------------+
; in[7..4] ; Input ; Info     ; Stuck at GND               ;
; in[2..0] ; Input ; Info     ; Stuck at GND               ;
; in[3]    ; Input ; Info     ; Stuck at VCC               ;
+----------+-------+----------+----------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "calPC:cal|alu:add0"                                                                      ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; B[63..3]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; B[1..0]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; B[2]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; cntrl[2]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; cntrl[1]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; cntrl[0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; negative  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; zero      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; overflow  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; carry_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "calPC:cal|shifter:s1"                                                                                                                                     ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                          ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; direction      ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
; distance       ; Input ; Warning  ; Input port expression (5 bits) is smaller than the input port (6 bits) it drives.  Extra input bit(s) "distance[5..5]" will be connected to GND. ;
; distance[4..2] ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
; distance[2]    ; Input ; Info     ; Stuck at VCC                                                                                                                                     ;
; distance[1]    ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------+
; Port Connectivity Checks: "DFF_VAR:cp" ;
+------+-------+----------+--------------+
; Port ; Type  ; Severity ; Details      ;
+------+-------+----------+--------------+
; en   ; Input ; Info     ; Stuck at VCC ;
+------+-------+----------+--------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition
    Info: Processing started: Thu Nov 10 11:13:26 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 2 entities, in source file mux32_1.sv
    Info (12023): Found entity 1: mux32_1 File: U:/64-bit-Processor/mux32_1.sv Line: 3
    Info (12023): Found entity 2: mux32_1_testbench File: U:/64-bit-Processor/mux32_1.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file mux16_1.sv
    Info (12023): Found entity 1: mux16_1 File: U:/64-bit-Processor/mux16_1.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file mux8_1.sv
    Info (12023): Found entity 1: mux8_1 File: U:/64-bit-Processor/mux8_1.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux4_1.sv
    Info (12023): Found entity 1: mux4_1 File: U:/64-bit-Processor/mux4_1.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file mux2_1.sv
    Info (12023): Found entity 1: mux2_1 File: U:/64-bit-Processor/mux2_1.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file d_ff.sv
    Info (12023): Found entity 1: D_FF File: U:/64-bit-Processor/D_FF.sv Line: 3
Info (12021): Found 2 design units, including 2 entities, in source file dff_var.sv
    Info (12023): Found entity 1: DFF_VAR File: U:/64-bit-Processor/DFF_VAR.sv Line: 3
    Info (12023): Found entity 2: DFF_VAR_testbench File: U:/64-bit-Processor/DFF_VAR.sv Line: 29
Info (12021): Found 2 design units, including 2 entities, in source file dff_reg.sv
    Info (12023): Found entity 1: DFF_REG File: U:/64-bit-Processor/DFF_REG.sv Line: 3
    Info (12023): Found entity 2: DFF_REG_testbench File: U:/64-bit-Processor/DFF_REG.sv Line: 25
Info (12021): Found 2 design units, including 2 entities, in source file mux6432_1.sv
    Info (12023): Found entity 1: mux6432_1 File: U:/64-bit-Processor/mux6432_1.sv Line: 3
    Info (12023): Found entity 2: mux6432_1_testbench File: U:/64-bit-Processor/mux6432_1.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file endecoder5_32.sv
    Info (12023): Found entity 1: enDecoder5_32 File: U:/64-bit-Processor/enDecoder5_32.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file endecoder4_16.sv
    Info (12023): Found entity 1: enDecoder4_16 File: U:/64-bit-Processor/enDecoder4_16.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file endecoder2_4.sv
    Info (12023): Found entity 1: enDecoder2_4 File: U:/64-bit-Processor/enDecoder2_4.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file endecoder1_2.sv
    Info (12023): Found entity 1: enDecoder1_2 File: U:/64-bit-Processor/enDecoder1_2.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file full_adder.sv
    Info (12023): Found entity 1: full_adder File: U:/64-bit-Processor/full_adder.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file bit_slice.sv
    Info (12023): Found entity 1: Bit_Slice File: U:/64-bit-Processor/Bit_Slice.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file or_32.sv
    Info (12023): Found entity 1: or_32 File: U:/64-bit-Processor/or_32.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file or_16.sv
    Info (12023): Found entity 1: or_16 File: U:/64-bit-Processor/or_16.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file or_8.sv
    Info (12023): Found entity 1: or_8 File: U:/64-bit-Processor/or_8.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file or_4.sv
    Info (12023): Found entity 1: or_4 File: U:/64-bit-Processor/or_4.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file zeroflag.sv
    Info (12023): Found entity 1: ZeroFlag File: U:/64-bit-Processor/ZeroFlag.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file subs.sv
    Info (12023): Found entity 1: subs File: U:/64-bit-Processor/subs.sv Line: 5
Info (12021): Found 4 design units, including 4 entities, in source file math.sv
    Info (12023): Found entity 1: mult File: U:/64-bit-Processor/math.sv Line: 3
    Info (12023): Found entity 2: shifter File: U:/64-bit-Processor/math.sv Line: 33
    Info (12023): Found entity 3: shifter_testbench File: U:/64-bit-Processor/math.sv Line: 48
    Info (12023): Found entity 4: mult_testbench File: U:/64-bit-Processor/math.sv Line: 68
Info (12021): Found 2 design units, including 2 entities, in source file regfile.sv
    Info (12023): Found entity 1: regfile File: U:/64-bit-Processor/regfile.sv Line: 7
    Info (12023): Found entity 2: regstim File: U:/64-bit-Processor/regfile.sv Line: 33
Info (12021): Found 2 design units, including 2 entities, in source file alu.sv
    Info (12023): Found entity 1: alu File: U:/64-bit-Processor/alu.sv Line: 3
    Info (12023): Found entity 2: alustim File: U:/64-bit-Processor/alu.sv Line: 68
Info (12021): Found 2 design units, including 2 entities, in source file datamem.sv
    Info (12023): Found entity 1: datamem File: U:/64-bit-Processor/datamem.sv Line: 12
    Info (12023): Found entity 2: datamem_testbench File: U:/64-bit-Processor/datamem.sv Line: 70
Info (12021): Found 2 design units, including 2 entities, in source file instructmem.sv
    Info (12023): Found entity 1: instructmem File: U:/64-bit-Processor/instructmem.sv Line: 17
    Info (12023): Found entity 2: instructmem_testbench File: U:/64-bit-Processor/instructmem.sv Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file control.sv
    Info (12023): Found entity 1: Control File: U:/64-bit-Processor/Control.sv Line: 3
Info (12021): Found 2 design units, including 2 entities, in source file cpu.sv
    Info (12023): Found entity 1: CPU File: U:/64-bit-Processor/CPU.sv Line: 3
    Info (12023): Found entity 2: CPU_testbench File: U:/64-bit-Processor/CPU.sv Line: 81
Info (12021): Found 2 design units, including 2 entities, in source file signextend.sv
    Info (12023): Found entity 1: SignExtend File: U:/64-bit-Processor/SignExtend.sv Line: 3
    Info (12023): Found entity 2: SignExtend_testbench File: U:/64-bit-Processor/SignExtend.sv Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file mux5_2_1.sv
    Info (12023): Found entity 1: mux5_2_1 File: U:/64-bit-Processor/mux5_2_1.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file mux64_2_1.sv
    Info (12023): Found entity 1: mux64_2_1 File: U:/64-bit-Processor/mux64_2_1.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file calpc.sv
    Info (12023): Found entity 1: calPC File: U:/64-bit-Processor/calPC.sv Line: 3
Info (12127): Elaborating entity "CPU" for the top level hierarchy
Info (12128): Elaborating entity "DFF_VAR" for hierarchy "DFF_VAR:cp" File: U:/64-bit-Processor/CPU.sv Line: 31
Info (12128): Elaborating entity "D_FF" for hierarchy "DFF_VAR:cp|D_FF:eachDff[0].d1" File: U:/64-bit-Processor/DFF_VAR.sv Line: 20
Info (12128): Elaborating entity "mux2_1" for hierarchy "DFF_VAR:cp|mux2_1:eachDff[0].m1" File: U:/64-bit-Processor/DFF_VAR.sv Line: 21
Info (12128): Elaborating entity "calPC" for hierarchy "calPC:cal" File: U:/64-bit-Processor/CPU.sv Line: 32
Info (12128): Elaborating entity "mux64_2_1" for hierarchy "calPC:cal|mux64_2_1:m0" File: U:/64-bit-Processor/calPC.sv Line: 13
Info (12128): Elaborating entity "shifter" for hierarchy "calPC:cal|shifter:s1" File: U:/64-bit-Processor/calPC.sv Line: 16
Info (12128): Elaborating entity "alu" for hierarchy "calPC:cal|alu:add0" File: U:/64-bit-Processor/calPC.sv Line: 19
Info (12128): Elaborating entity "mux8_1" for hierarchy "calPC:cal|alu:add0|mux8_1:m1" File: U:/64-bit-Processor/alu.sv Line: 17
Info (12128): Elaborating entity "mux4_1" for hierarchy "calPC:cal|alu:add0|mux8_1:m1|mux4_1:m1" File: U:/64-bit-Processor/mux8_1.sv Line: 10
Info (12128): Elaborating entity "Bit_Slice" for hierarchy "calPC:cal|alu:add0|Bit_Slice:eachDff[0].b1" File: U:/64-bit-Processor/alu.sv Line: 27
Info (12128): Elaborating entity "full_adder" for hierarchy "calPC:cal|alu:add0|Bit_Slice:eachDff[0].b1|full_adder:fa" File: U:/64-bit-Processor/Bit_Slice.sv Line: 24
Info (12128): Elaborating entity "subs" for hierarchy "calPC:cal|alu:add0|Bit_Slice:eachDff[0].b1|subs:sub" File: U:/64-bit-Processor/Bit_Slice.sv Line: 26
Info (12128): Elaborating entity "ZeroFlag" for hierarchy "calPC:cal|alu:add0|ZeroFlag:z1" File: U:/64-bit-Processor/alu.sv Line: 34
Info (12128): Elaborating entity "or_32" for hierarchy "calPC:cal|alu:add0|ZeroFlag:z1|or_32:o1" File: U:/64-bit-Processor/ZeroFlag.sv Line: 9
Info (12128): Elaborating entity "or_16" for hierarchy "calPC:cal|alu:add0|ZeroFlag:z1|or_32:o1|or_16:o1" File: U:/64-bit-Processor/or_32.sv Line: 8
Info (12128): Elaborating entity "or_8" for hierarchy "calPC:cal|alu:add0|ZeroFlag:z1|or_32:o1|or_16:o1|or_8:o1" File: U:/64-bit-Processor/or_16.sv Line: 8
Info (12128): Elaborating entity "or_4" for hierarchy "calPC:cal|alu:add0|ZeroFlag:z1|or_32:o1|or_16:o1|or_8:o1|or_4:o1" File: U:/64-bit-Processor/or_8.sv Line: 8
Info (12128): Elaborating entity "instructmem" for hierarchy "instructmem:ins" File: U:/64-bit-Processor/CPU.sv Line: 36
Warning (10175): Verilog HDL warning at instructmem.sv(24): ignoring unsupported system task File: U:/64-bit-Processor/instructmem.sv Line: 24
Warning (10850): Verilog HDL warning at instructmem.sv(42): number of words (7) in memory file does not match the number of elements in the address range [0:255] File: U:/64-bit-Processor/instructmem.sv Line: 42
Info (10648): Verilog HDL Display System Task info at instructmem.sv(43): Running benchmark:  File: U:/64-bit-Processor/instructmem.sv Line: 43
Info (12128): Elaborating entity "Control" for hierarchy "Control:c1" File: U:/64-bit-Processor/CPU.sv Line: 40
Info (12128): Elaborating entity "SignExtend" for hierarchy "SignExtend:SE" File: U:/64-bit-Processor/CPU.sv Line: 43
Info (12128): Elaborating entity "mux5_2_1" for hierarchy "mux5_2_1:mRD" File: U:/64-bit-Processor/CPU.sv Line: 47
Info (12128): Elaborating entity "regfile" for hierarchy "regfile:r" File: U:/64-bit-Processor/CPU.sv Line: 50
Info (12128): Elaborating entity "enDecoder5_32" for hierarchy "regfile:r|enDecoder5_32:a1" File: U:/64-bit-Processor/regfile.sv Line: 24
Info (12128): Elaborating entity "enDecoder1_2" for hierarchy "regfile:r|enDecoder5_32:a1|enDecoder1_2:n1" File: U:/64-bit-Processor/enDecoder5_32.sv Line: 9
Info (12128): Elaborating entity "enDecoder4_16" for hierarchy "regfile:r|enDecoder5_32:a1|enDecoder4_16:a1" File: U:/64-bit-Processor/enDecoder5_32.sv Line: 11
Info (12128): Elaborating entity "enDecoder2_4" for hierarchy "regfile:r|enDecoder5_32:a1|enDecoder4_16:a1|enDecoder2_4:n1" File: U:/64-bit-Processor/enDecoder4_16.sv Line: 9
Info (12128): Elaborating entity "DFF_REG" for hierarchy "regfile:r|DFF_REG:d1" File: U:/64-bit-Processor/regfile.sv Line: 25
Info (12128): Elaborating entity "mux6432_1" for hierarchy "regfile:r|mux6432_1:m1" File: U:/64-bit-Processor/regfile.sv Line: 26
Info (12128): Elaborating entity "mux32_1" for hierarchy "regfile:r|mux6432_1:m1|mux32_1:eachDff[0].m" File: U:/64-bit-Processor/mux6432_1.sv Line: 25
Info (12128): Elaborating entity "mux16_1" for hierarchy "regfile:r|mux6432_1:m1|mux32_1:eachDff[0].m|mux16_1:m1" File: U:/64-bit-Processor/mux32_1.sv Line: 10
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (144001): Generated suppressed messages file U:/64-bit-Processor/DE1_SoC.map.smsg
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 1068 megabytes
    Info: Processing ended: Thu Nov 10 11:14:03 2016
    Info: Elapsed time: 00:00:37
    Info: Total CPU time (on all processors): 00:00:36


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in U:/64-bit-Processor/DE1_SoC.map.smsg.


