# VHDL_UART

The basic UART module in VHDL

# IDE

Xilinx ISE 14.7

# Progress

- [X] Receiver module
- [X] Receiver textbench
- [ ] Transmitter module
- [ ] Transmitter testbench
- [ ] FIFO module
- [ ] FIFO testbench
- [ ] Top module
- [ ] Top module testbench

# References

* FPGA PROTOTYPING BY VHDL EXAMPLES Xilinx Spartan-3Version
