{
  "metadata": {
    "kernelspec": {
      "name": "node_nteract",
      "language": "javascript",
      "display_name": "Node.js (nteract)"
    },
    "kernel_info": {
      "name": "node_nteract"
    },
    "language_info": {
      "name": "javascript",
      "version": "8.2.1",
      "mimetype": "application/javascript",
      "file_extension": ".js"
    },
    "title": "WepSIM 2.2.0",
    "nteract": {
      "version": "nteract-on-jupyter@2.0.0"
    }
  },
  "nbformat": 4,
  "nbformat_minor": 0,
  "cells": [
    {
      "cell_type": "markdown",
      "source": "## mode",
      "metadata": {}
    },
    {
      "cell_type": "code",
      "source": "ep",
      "outputs": [],
      "execution_count": 1,
      "metadata": {
        "name": "mode",
        "type": "string",
        "collapsed": false,
        "deletable": false,
        "editable": "false"
      }
    },
    {
      "cell_type": "markdown",
      "source": "## firmware",
      "metadata": {}
    },
    {
      "cell_type": "code",
      "source": "begin\n{\n                    # if (INT) go mrti\n                    (A0=0, B=0, C=1, MADDR=mrti),\n\n    fetch:          (T2, C0),\n                    (TA, R, BW=11, M1=1, C1=1),\n                    (M2, C2, T1, C3),\n                    (A0, B=0, C=0),\n\n    mrti:           # MBR <- DB <- INTV\n                    (INTA, BW=11, M1=1, C1=1),\n                    # RT1 <- MBR\n                    (T1=1, C4=1),\n\n    csw_rt1:        # push PC\n                    (MR=1, SELA=11101, MA=0, MB=10, MC=1, SELCOP=1011, T6=1, SELC=11101, LC=1, C0),\n                    (T2=1, M1=0, C1),\n                    (BW=11, TA=1, TD=1, W=1)\n                    # push SR\n                    (MR=1, SELA=11101, MA=0, MB=10, MC=1, SELCOP=1011, T6=1, SELC=11101, LC=1, C0),\n                    (T8=1, M1=0, C1),\n                    (BW=11, TA=1, TD=1, W=1),\n                    # MAR <- RT1*4\n                    (MA=1, MB=10, MC=1, SELCOP=1100, T6, M2=0, C0),\n                    # MBR <- MP[MAR]\n                    (TA=1, R=1, BW=11, M1=1, C1=1),\n                    # PC <- MAR\n                    (T1, M2=0, C2),\n                    # go fetch\n                    (A0=0, B=1, C=0, MADDR=fetch)\n}\n\n\n#\n# INT\n#\n\nreti {\n        co=111110,\n        nwords=1,\n        {\n              # pop SR\n              (MR=1, SELA=11101, T9, C0),\n              (MR=1, SELA=11101, MA=0, MB=10, MC=1, SELCOP=1010, T6=1, SELC=11101, LC=1),\n              (TA=1, R=1, BW=11, M1=1, C1),\n              (T1=1, M7=0, C7),\n              # pop PC\n              (MR=1, SELA=11101, T9, C0),\n              (MR=1, SELA=11101, MA=0, MB=10, MC=1, SELCOP=1010, T6=1, SELC=11101, LC=1),\n              (TA=1, R=1, BW=11, M1=1, C1),\n              (T1=1, M2=0, C2, A0=1, B=1 ,C=0)\n        }\n}\n\nsyscall {\n        co=101110,\n        nwords=1,\n        {\n                    # RT1 <- ExCode=2\n                    (ExCode=10, T11, C4),\n                    # csw_rt1(2)\n                    (A0=0, B=1, C=0, MADDR=csw_rt1)\n        }\n}\n\n\n#\n# ALU\n#\n\nand reg1 reg2 reg3 {\n            co=000000,\n            cop=0000,\n            nwords=1,\n            reg1=reg(25,21),\n            reg2=reg(20,16),\n            reg3=reg(15,11),\n            {\n                (MC=1, MR=0, SELA=1011, SELB=10000, MA=0, MB=0, SELCOP=1, T6=1, SELC=10101, LC=1, SELP=11, M7, C7, A0=1, B=1, C=0)\n            }\n}\n\nor reg1 reg2 reg3 {\n            co=000000,\n            cop=0001,\n            nwords=1,\n            reg1=reg(25,21),\n            reg2=reg(20,16),\n            reg3=reg(15,11),\n            {\n                (MC=1, MR=0, SELA=1011, SELB=10000, MA=0, MB=0, SELCOP=10, T6=1, SELC=10101, LC=1, SELP=11, M7, C7, A0=1, B=1, C=0)\n            }\n}\n\nnot reg {\n            co=000000,\n            cop=0010,\n            nwords=1,\n            reg=reg(25,21),\n            {\n                (MC=1, MR=0, SELA=10101, MA=0, SELCOP=11, T6=1, SELC=10101, LC=1, SELP=11, M7, C7, A0=1, B=1, C=0)\n            }\n}\n\nxor reg1 reg2 reg3 {\n            co=000000,\n            cop=0011,\n            nwords=1,\n            reg1=reg(25,21),\n            reg2=reg(20,16),\n            reg3=reg(15,11),\n            {\n                (MC=1, MR=0, SELA=1011, SELB=10000, MA=0, MB=0, SELCOP=100, T6=1, SELC=10101, LC=1, SELP=11, M7, C7, A0=1, B=1, C=0)\n            }\n}\n\nadd reg1 reg2 reg3 {\n            co=000000,\n            cop=1001,\n            nwords=1,\n            reg1=reg(25,21),\n            reg2=reg(20,16),\n            reg3=reg(15,11),\n            {\n                (MC=1, MR=0, SELA=1011, SELB=10000, MA=0, MB=0, SELCOP=1010, T6=1, SELC=10101, LC=1, SELP=11, M7, C7, A0=1, B=1, C=0)\n            }\n}\n\nsub reg1 reg2 reg3 {\n            co=000000,\n            cop=1010,\n            nwords=1,\n            reg1=reg(25,21),\n            reg2=reg(20,16),\n            reg3=reg(15,11),\n            {\n                (MC=1, MR=0, SELB=1011, SELA=10000, MA=0, MB=0, SELCOP=1011, T6=1, SELC=10101, LC=1, SELP=11, M7, C7, A0=1, B=1, C=0)\n            }\n}\n\nmul reg1 reg2 reg3 {\n            co=000000,\n            cop=1011,\n            nwords=1,\n            reg1=reg(25,21),\n            reg2=reg(20,16),\n            reg3=reg(15,11),\n            {\n                (MC=1, MR=0, SELA=1011, SELB=10000, MA=0, MB=0, SELCOP=1100, T6=1, SELC=10101, LC=1, SELP=11, M7, C7, A0=1, B=1, C=0)\n            }\n}\n\ndiv reg1 reg2 reg3 {\n            co=000000,\n            cop=1100,\n            nwords=1,\n            reg1=reg(25,21),\n            reg2=reg(20,16),\n            reg3=reg(15,11),\n            {\n                    # if (reg3 == 0)\n                    (MC=1, MR=0, SELA=1011, MA=0, MB=11, SELCOP=1100, SELP=11, M7, C7),\n                    (A0=0, B=0, C=110, MADDR=fpe1),\n                    # reg1 = reg2 / reg3, go fetch\n                    (MC=1, MR=0, SELB=1011, SELA=10000, MA=0, MB=0, SELCOP=1101, T6=1, SELC=10101, LC=1, SELP=11, M7, C7, A0=1, B=1, C=0),\n              fpe1: # RT1 <- ExCode=1\n                    (ExCode=1, T11, C4),\n                    # csw_rt1(2)\n                    (A0=0, B=1, C=0, MADDR=csw_rt1)\n            }\n}\n\nsrl reg1 reg2 val {\n            co=010111,\n            nwords=1,\n            reg1=reg(25,21),\n            reg2=reg(20,16),\n            val=inm(5,0),\n            {\n                (SE=1, OFFSET=0, SIZE=110, T3=1, C4=1),\n                (MC=1, MR=0, SELA=10000, MA=0, MB=11, SELCOP=1100, T6=1, SELC=10101, LC=1, SELP=11, M7, C7),\n         loop9: (A0=0, B=0, C=110, MADDR=bck9ftch),\n                (MC=1, MR=0, SELA=10101, SELB=10101, MA=0, MB=0, SELCOP=101, T6=1, LC=1, SELC=10101),\n                (MC=1, MR=0, MA=1, MB=11, SELCOP=1011, T6=1, C4=1, SELP=11, M7, C7),\n                (A0=0, B=1, C=0, MADDR=loop9),\n      bck9ftch: (A0=1, B=1, C=0)\n            }\n}\n\n\n#\n# MV/L*\n#\n\nmove reg1 reg2 {\n            co=000001,\n            nwords=1,\n            reg1=reg(25,21),\n            reg2=reg(20,16),\n            {\n                (SELA=10000, T9, SELC=10101, LC, A0=1, B=1, C=0)\n            }\n}\n\nli reg val {\n            co=000010,\n            nwords=1,\n            reg=reg(25,21),\n            val=inm(15,0),\n            {\n                (SE=1, OFFSET=0, SIZE=10000, T3=1, LC=1, MR=0, SELC=10101, A0=1, B=1, C=0)\n            }\n}\n\nliu reg val {\n            co=111100,\n            nwords=1,\n            reg=reg(25,21),\n            val=inm(15,0),\n            {\n                (SE=1, OFFSET=0, SIZE=10000, SE=0, T3=1, LC=1, MR=0, SELC=10101, A0=1, B=1, C=0)\n            }\n}\n\nla  reg addr {\n            co=000011,\n            nwords=1,\n            reg=reg(25,21),\n            addr=address(15,0)abs,\n            {\n                (SE=0, OFFSET=0, SIZE=10000, T3=1, LC=1, MR=0, SELC=10101, A0=1, B=1, C=0)\n            }\n}\n\nla  reg addr {\n            co=111111,\n            nwords=2,\n            reg=reg(25,21),\n            addr=address(63,32)abs,\n            {\n                (T2, C0),\n                (TA, R, BW=11, M1=1, C1=1),\n                (M2, C2, T1, LC=1, MR=0, SELC=10101, A0=1, B=1, C=0)\n            }\n}\n\nlw reg addr {\n            co=000100,\n            nwords=1,\n            reg=reg(25,21),\n            addr=address(15,0)abs,\n            {\n                (SE=0, OFFSET=0, SIZE=10000, T3=1, C0=1),\n                (TA=1, R=1, BW=11, M1=1, C1=1),\n                (T1=1, LC=1, MR=0, SELC=10101, A0=1, B=1, C=0)\n            }\n}\n\nlb reg1 (reg2) {\n            co=100101,\n            nwords=1,\n            reg1 = reg(25,21),\n            reg2 = reg(20,16),\n            {\n                (MR=0, SELA=10000, T9=1, C0),\n                (TA=1, R=1, BW=00, SE=1, M1=1, C1=1),\n                (T1=1, LC=1, MR=0, SELC=10101, SE=1, A0=1, B=1, C=0)\n            }\n}\n\nlbu reg1 (reg2) {\n            co=101111,\n            nwords=1,\n            reg1 = reg(25,21),\n            reg2 = reg(20,16),\n            {\n                (MR=0, SELA=10000, T9=1, C0),\n                (TA=1, R=1, BW=00, M1=1, C1=1),\n                (T1=1, LC=1, MR=0, SELC=10101, SE=0, A0=1, B=1, C=0)\n            }\n}\n\nsw reg addr {\n            co=000101,\n            nwords=1,\n            reg=reg(25,21),\n            addr=address(15,0)abs,\n            {\n                (SE=0, OFFSET=0, SIZE=10000, T3=1, C0=1),\n                (MR=0, SELA=10101,    T9=1, M1=0, C1=1),\n                (BW=11, TA=1, TD=1,     W=1,  A0=1, B=1, C=0)\n            }\n}\n\nlb reg addr {\n            co=001000,\n            nwords=1,\n            reg=reg(25,21),\n            addr=address(15,0)abs,\n            {\n                (SE=0, OFFSET=0, SIZE=10000, T3=1, C0=1),\n                (TA=1, R=1, BW=00, SE=1, M1=1, C1=1),\n                (T1=1, LC=1, MR=0, SELC=10101, A0=1, B=1, C=0)\n            }\n}\n\nsb reg addr {\n            co=001001,\n            nwords=1,\n            reg=reg(25,21),\n            addr=address(15,0)abs,\n            {\n                (SE=0, OFFSET=0, SIZE=10000, T3=1, C0=1),\n                (MR=0, SELA=10101,    T9=1, M1=0, C1=1),\n                (BW=0, TA=1, TD=1,     W=1,  A0=1, B=1, C=0)\n            }\n}\n\n\n#\n# IN/OUT\n#\n\nin reg val {\n            co=001010,\n            nwords=1,\n            reg=reg(25,21),\n            val=inm(15,0),\n            {\n                (SE=0, OFFSET=0, SIZE=10000, T3=1, C0=1),\n                (TA=1, IOR=1, BW=11, M1=1, C1=1),\n                (T1=1, LC=1,  MR=0, SELC=10101, A0=1, B=1, C=0)\n            }\n}\n\nout reg val {\n            co=001011,\n            nwords=1,\n            reg=reg(25,21),\n            val=inm(15,0),\n            {\n                (SE=0, OFFSET=0,   SIZE=10000,   T3=1, C0=1),\n                (MR=0, SELA=10101, T9=1,         M1=0, C1=1),\n                (TA=1, TD=1,       IOW=1, BW=11, A0=1, B=1, C=0)\n            }\n}\n\n\n#\n# b*\n#\n\nb offset {\n            co=001100,\n            nwords=1,\n            offset=address(15,0)rel,\n            {\n                (T2, C4),\n                (SE=1, OFFSET=0, SIZE=10000, T3, C5),\n                (MA=1, MB=1, MC=1, SELCOP=1010, T6, C2, A0=1, B=1, C=0)\n            }\n}\n\nbeq reg reg offset {\n            co=001101,\n            nwords=1,\n            reg=reg(25,21),\n            reg=reg(20,16),\n            offset=address(15,0)rel,\n            {\n                (T8, C5),\n                (SELA=10101, SELB=10000, MC=1, SELCOP=1011, SELP=11, M7, C7),\n                (A0=0, B=1, C=110, MADDR=bck2ftch),\n                (T5, M7=0, C7),\n                (T2, C4),\n                (SE=1, OFFSET=0, SIZE=10000, T3, C5),\n                (MA=1, MB=1, MC=1, SELCOP=1010, T6, C2, A0=1, B=1, C=0),\n      bck2ftch: (T5, M7=0, C7),\n                (A0=1, B=1, C=0)\n            }\n}\n\nbne reg reg offset {\n            co=001110,\n            nwords=1,\n            reg=reg(25,21),\n            reg=reg(20,16),\n            offset=address(15,0)rel,\n            {\n                (T8, C5),\n                (SELA=10101, SELB=10000, MC=1, SELCOP=1011, SELP=11, M7, C7),\n                (A0=0, B=0, C=110, MADDR=bck3ftch),\n                (T5, M7=0, C7),\n                (T2, C4),\n                (SE=1, OFFSET=0, SIZE=10000, T3, C5),\n                (MA=1, MB=1, MC=1, SELCOP=1010, T6, C2, A0=1, B=1, C=0),\n      bck3ftch: (T5, M7=0, C7),\n                (A0=1, B=1, C=0)\n            }\n}\n\nbge reg reg offset {\n            co=001111,\n            nwords=1,\n            reg=reg(25,21),\n            reg=reg(20,16),\n            offset=address(15,0)rel,\n            {\n                (T8, C5),\n                (SELA=10101, SELB=10000, MC=1, SELCOP=1011, SELP=11, M7, C7),\n                (A0=0, B=0, C=111, MADDR=bck4ftch),\n                (T5, M7=0, C7),\n                (T2, C4),\n                (SE=1, OFFSET=0, SIZE=10000, T3, C5),\n                (MA=1, MB=1, MC=1, SELCOP=1010, T6, C2, A0=1, B=1, C=0),\n      bck4ftch: (T5, M7=0, C7),\n                (A0=1, B=1, C=0)\n            }\n}\n\nblt reg reg offset {\n            co=010000,\n            nwords=1,\n            reg=reg(25,21),\n            reg=reg(20,16),\n            offset=address(15,0)rel,\n            {\n                (T8, C5),\n                (SELA=10101, SELB=10000, MC=1, SELCOP=1011, SELP=11, M7, C7),\n                (A0=0, B=1, C=111, MADDR=bck5ftch),\n                (T5, M7=0, C7),\n                (T2, C4),\n                (SE=1, OFFSET=0, SIZE=10000, T3, C5),\n                (MA=1, MB=1, MC=1, SELCOP=1010, T6, C2, A0=1, B=1, C=0),\n      bck5ftch: (T5, M7=0, C7),\n                (A0=1, B=1, C=0)\n            }\n}\n\nbgt reg reg offset {\n            co=010001,\n            nwords=1,\n            reg=reg(25,21),\n            reg=reg(20,16),\n            offset=address(15,0)rel,\n            {\n                (T8, C5),\n                (SELA=10101, SELB=10000, MC=1, SELCOP=1011, SELP=11, M7, C7),\n                (A0=0, B=0, C=111, MADDR=bck6ftch),\n                (A0=0, B=0, C=110, MADDR=bck6ftch),\n                (T5, M7=0, C7),\n                (T2, C4),\n                (SE=1, OFFSET=0, SIZE=10000, T3, C5),\n                (MA=1, MB=1, MC=1, SELCOP=1010, T6, C2, A0=1, B=1, C=0),\n      bck6ftch: (T5, M7=0, C7),\n                (A0=1, B=1, C=0)\n            }\n}\n\nble reg reg offset {\n            co=010010,\n            nwords=1,\n            reg=reg(25,21),\n            reg=reg(20,16),\n            offset=address(15,0)rel,\n            {\n                (T8, C5),\n                (SELA=10101, SELB=10000, MC=1, SELCOP=1011, SELP=11, M7, C7),\n                (A0=0, B=0, C=111, MADDR=ble_ys),\n                (A0=0, B=0, C=110, MADDR=ble_ys),\n                (T5, M7=0, C7),\n                (A0=1, B=1, C=0),\n        ble_ys: (T5, M7=0, C7),\n                (T2, C4),\n                (SE=1, OFFSET=0, SIZE=10000, T3, C5),\n                (MA=1, MB=1, MC=1, SELCOP=1010, T6, C2, A0=1, B=1, C=0)\n            }\n}\n\n\n#\n# j*\n#\n\nj addr {\n            co=010011,\n            nwords=1,\n            addr=address(15,0)abs,\n            {\n                (SE=0, OFFSET=0, SIZE=10000, T3=1, M2=0, C2=1, A0=1, B=1, C=0)\n            }\n}\n\njal addr {\n            co=010100,\n            nwords=1,\n            addr=address(15,0)abs,\n            {\n                (T2, SELC=11111, MR=1, LC),\n                (SE=0, OFFSET=0, SIZE=10000, T3=1, M2=0, C2=1, A0=1, B=1, C=0)\n            }\n}\n\njr reg1 {\n            co=010101,\n            nwords=1,\n            reg1=reg(25,21),\n            {\n                (SELA=10101, T9=1, C2=1, A0=1, B=1, C=0)\n            }\n}\n\n\n#\n# Misc\n#\n\nnop {\n        co=010110,\n        nwords=1,\n        {\n                (A0=1, B=1, C=0)\n        }\n}\n\nsavesr reg1 {\n\tco=100011,\n\tnwords=1,\n\treg1 = reg(25,21),\n\t{\n\t\t(T8=1, SELC=10101, LC=1, A0=1, B=1, C=0)\n\t}\n}\n\nrestoresr reg1 {\n\tco=100100,\n\tnwords=1,\n\treg1 = reg(25,21),\n\t{\n\t\t(MR=0, SELA=10101, T9=1, M7=0, C7, A0=1, B=1, C=0)\n\t}\n}\n\nlw reg1 reg2+(reg3) {\n            co=100110,\n            nwords=1,\n            reg1 = reg(25,21),\n            reg2 = reg(20,16),\n            reg3 = reg(15,11),\n            {\n                (MR=0, SELA=10000, MA=0, SELB=1011, MB=0, MC=1, SELCOP=1001, T6=1, C0),\n                (TA=1, R=1, BW=11, M1=1, C1=1),\n                (T1=1, LC=1, MR=0, SELC=10101, A0=1, B=1, C=0)\n            }\n}\n\n\n#\n# Registers\n#\n\nregisters\n{\n        0=($zero, $0),\n        1=($at, $1),\n        2=($v0, $2),\n        3=($v1, $3),\n        4=($a0, $4),\n        5=($a1, $5),\n        6=($a2, $6),\n        7=($a3, $7),\n        8=($t0, $8),\n        9=($t1, $9),\n        10=($t2, $10),\n        11=($t3, $11),\n        12=($t4, $12),\n        13=($t5, $13),\n        14=($t6, $14),\n        15=($t7, $15),\n        16=($s0, $16),\n        17=($s1, $17),\n        18=($s2, $18),\n        19=($s3, $19),\n        20=($s4, $20),\n        21=($s5, $21),\n        22=($s6, $22),\n        23=($s7, $23),\n        24=($t8, $24),\n        25=($t9, $25),\n        26=($k0, $26),\n        27=($k1, $27),\n        28=($gp, $28),\n        29=($sp, $29) (stack_pointer),\n        30=($fp, $30),\n        31=($ra, $31)\n}\n\n",
      "outputs": [],
      "execution_count": 1,
      "metadata": {
        "name": "firmware",
        "type": "string",
        "collapsed": false,
        "deletable": false,
        "editable": "false"
      }
    },
    {
      "cell_type": "markdown",
      "source": "## assembly",
      "metadata": {}
    },
    {
      "cell_type": "code",
      "source": "\n#\n# WepSIM (https://wepsim.github.io/wepsim/)\n#\n\n.kdata\n   vector:  .word rt_i0\n            .word rt_div0\n            .word rt_sys\n\n   msgi0:   .asciiz \"INT: 0\\n\"\n   msgi1:   .asciiz \"FPE: */0\\n\"\n\n.ktext\nsys_print:  li   $0 0\n            li   $1 1\n            beq  $26 $0 fin1\n        b5: lb   $27 ($26)\n            beq  $27 $0 fin1\n            out  $27 0x1000\n            add  $26 $26 $1\n            b  b5\n      fin1: reti\n\n  rt_i0:    # 1.- interruption\n            la   $26 msgi0\n            b    sys_print\n\n  rt_div0:  # 2.- exception\n            la   $26 msgi1\n            b    sys_print\n\n  rt_sys:   # 3.- syscall\n            move $26 $a0\n            li   $27 4\n            beq  $v0 $27 sys_print\n            reti \n\n\n.data\n    helloworld: .asciiz \"hello world...\\n\"\n\n.text\n    main:  # test syscall\n           la  $a0 helloworld\n           li  $v0 4\n           syscall\n\n           # test div 0/0\n           li  $t0 0\n           li  $t1 0\n           div $t1 $t1 $t0\n\n           # test int0\n           li  $t0 0\n           out $t0 0x1104\n           li  $t0 900\n           out $t0 0x1108\n\n           li  $t0 0\n           li  $t1 1\n           li  $t2 100\n       b1: beq $t0 $t2 e1\n           add $t0 $t0 $t1\n           b b1\n\n       e1: li  $t0 0\n           out $t0 0x1104\n           out $t0 0x1108\n\n           # the end\n           jr $ra\n\n",
      "outputs": [],
      "execution_count": 1,
      "metadata": {
        "name": "assembly",
        "type": "string",
        "collapsed": false,
        "deletable": false,
        "editable": "false"
      }
    },
    {
      "cell_type": "markdown",
      "source": "## state_current",
      "metadata": {}
    },
    {
      "cell_type": "code",
      "source": "{\n  \"time\": 1566255507171,\n  \"title\": \"clock 1 @ &#181;address 0\",\n  \"title_short\": \"clock 1,<br>&#181;add 0\",\n  \"content\": \"register R29 = 0xfffff; register PC = 0x8000; memory 0x0 = 0x124; memory 0x4 = 0x12c; memory 0x8 = 0x134; memory 0xc = 0x3a544e49; memory 0x10 = 0xa3020; memory 0x14 = 0x3a455046; memory 0x18 = 0x302f2a20; memory 0x1c = 0xa; memory 0x100 = 0x8000000; memory 0x104 = 0x8200001; memory 0x108 = 0x37400014; memory 0x10c = 0x977a0000; memory 0x110 = 0x3760000c; memory 0x114 = 0x2f601000; memory 0x118 = 0x35a0809; memory 0x11c = 0x3000ffec; memory 0x120 = 0xf8000000; memory 0x124 = 0xf40000c; memory 0x128 = 0x3000ffd4; memory 0x12c = 0xf400014; memory 0x130 = 0x3000ffcc; memory 0x134 = 0x7440000; memory 0x138 = 0xb600004; memory 0x13c = 0x345bffc0; memory 0x140 = 0xf8000000; memory 0x1000 = 0x6c6c6568; memory 0x1004 = 0x6f77206f; memory 0x1008 = 0x2e646c72; memory 0x100c = 0xa2e2e; memory 0x8000 = 0xc801000; memory 0x8004 = 0x8400004; memory 0x8008 = 0xb8000000; memory 0x800c = 0x9000000; memory 0x8010 = 0x9200000; memory 0x8014 = 0x129400c; memory 0x8018 = 0x9000000; memory 0x801c = 0x2d001104; memory 0x8020 = 0x9000384; memory 0x8024 = 0x2d001108; memory 0x8028 = 0x9000000; memory 0x802c = 0x9200001; memory 0x8030 = 0x9400064; memory 0x8034 = 0x350a0008; memory 0x8038 = 0x1084809; memory 0x803c = 0x3000fff4; memory 0x8040 = 0x9000000; memory 0x8044 = 0x2d001104; memory 0x8048 = 0x2d001108; memory 0x804c = 0x57e00000; \"\n}",
      "outputs": [],
      "execution_count": 1,
      "metadata": {
        "name": "state_current",
        "type": "object",
        "collapsed": false,
        "deletable": false,
        "editable": "false"
      }
    },
    {
      "cell_type": "markdown",
      "source": "## state_history",
      "metadata": {}
    },
    {
      "cell_type": "code",
      "source": "[]",
      "outputs": [],
      "execution_count": 1,
      "metadata": {
        "name": "state_history",
        "type": "object",
        "collapsed": false,
        "deletable": false,
        "editable": "false"
      }
    },
    {
      "cell_type": "markdown",
      "source": "## record",
      "metadata": {}
    },
    {
      "cell_type": "code",
      "source": "[\n  {\n    \"timestamp\": 984,\n    \"description\": \"Open examples\",\n    \"element\": \"wsweb_dialog_open(\\\"examples\\\");\\n\"\n  },\n  {\n    \"timestamp\": 1715,\n    \"description\": \"Close examples\",\n    \"element\": \"wsweb_dialogbox_close_all();\\n\"\n  },\n  {\n    \"timestamp\": 6,\n    \"description\": \"Load firmware from example ep:ep_mips_os:mips_s4e1\",\n    \"element\": \"load_from_example_firmware(\\\"ep:ep_mips_os:mips_s4e1\\\", false);\\n\"\n  },\n  {\n    \"timestamp\": 103,\n    \"description\": \"Load assembly from example ep:ep_mips_os:mips_s4e1\",\n    \"element\": \"load_from_example_assembly(\\\"ep:ep_mips_os:mips_s4e1\\\", true);\\n\"\n  },\n  {\n    \"timestamp\": 125,\n    \"description\": \"Change to workspace simulator\",\n    \"element\": \"wsweb_change_workspace_simulator();\\n\"\n  },\n  {\n    \"timestamp\": 2986,\n    \"description\": \"Execute microinstruction\",\n    \"element\": \"wsweb_execution_microinstruction();\\n\"\n  },\n  {\n    \"timestamp\": 631,\n    \"description\": \"Execute microinstruction\",\n    \"element\": \"wsweb_execution_microinstruction();\\n\"\n  },\n  {\n    \"timestamp\": 775,\n    \"description\": \"Execute microinstruction\",\n    \"element\": \"wsweb_execution_microinstruction();\\n\"\n  },\n  {\n    \"timestamp\": 1787,\n    \"description\": \"Show assembly debugger\",\n    \"element\": \"wsweb_change_show_asmdbg();\\n\"\n  },\n  {\n    \"timestamp\": 3705,\n    \"description\": \"Change select details to 12\",\n    \"element\": \"wsweb_set_details_select(12);\\n\"\n  },\n  {\n    \"timestamp\": 0,\n    \"description\": \"Set details to SCREEN\",\n    \"element\": \"wsweb_set_details('SCREEN');\\n\"\n  },\n  {\n    \"timestamp\": 3339,\n    \"description\": \"Open configuration\",\n    \"element\": \"wsweb_dialog_open(\\\"config\\\");\\n\"\n  },\n  {\n    \"timestamp\": 2417,\n    \"description\": \"Close configuration\",\n    \"element\": \"wsweb_dialogbox_close_all();\\n\"\n  },\n  {\n    \"timestamp\": 0,\n    \"description\": \"Close configuration\",\n    \"element\": \"wsweb_dialogbox_close_all();\\n\"\n  },\n  {\n    \"timestamp\": 1409,\n    \"description\": \"Run\",\n    \"element\": \"wsweb_execution_run();\\n\"\n  },\n  {\n    \"timestamp\": 2710,\n    \"description\": \"Close execution summary\",\n    \"element\": \"wsweb_dialogbox_close_all();\\n\"\n  }\n]",
      "outputs": [],
      "execution_count": 1,
      "metadata": {
        "name": "record",
        "type": "object",
        "collapsed": false,
        "deletable": false,
        "editable": "false"
      }
    },
    {
      "cell_type": "markdown",
      "source": "## tag",
      "metadata": {}
    },
    {
      "cell_type": "code",
      "source": "Tutorial 1",
      "outputs": [],
      "execution_count": 1,
      "metadata": {
        "name": "tag",
        "type": "string",
        "collapsed": false,
        "deletable": false,
        "editable": "false"
      }
    },
    {
      "cell_type": "markdown",
      "source": "## notify",
      "metadata": {}
    },
    {
      "cell_type": "code",
      "source": "true",
      "outputs": [],
      "execution_count": 1,
      "metadata": {
        "name": "notify",
        "type": "boolean",
        "collapsed": false,
        "deletable": false,
        "editable": "false"
      }
    }
  ]
}
