

================================================================
== Vitis HLS Report for 'run_test'
================================================================
* Date:           Mon Oct 17 15:15:05 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        detector_solid
* Solution:       solution2 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  18.00 ns|  11.369 ns|     4.86 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min   |    max    | min | max |   Type  |
    +---------+---------+----------+-----------+-----+-----+---------+
    |        7|      791|  0.126 us|  14.238 us|    7|  791|       no|
    +---------+---------+----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------+-----------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |                                              |                                   |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |                   Instance                   |               Module              |   min   |   max   |    min    |    max   | min | max |   Type  |
        +----------------------------------------------+-----------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_run_test_Pipeline_is_valid_label2_fu_249  |run_test_Pipeline_is_valid_label2  |        5|       19|  90.000 ns|  0.342 us|    5|   19|       no|
        |grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_269  |run_test_Pipeline_VITIS_LOOP_55_2  |       11|       46|   0.198 us|  0.828 us|   11|   46|       no|
        +----------------------------------------------+-----------------------------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_49_1  |        0|      769|   13 ~ 48|          -|          -|  0 ~ 16|        no|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     65|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     281|    568|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    180|    -|
|Register         |        -|    -|      43|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     324|    813|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------+-----------------------------------+---------+----+-----+-----+-----+
    |                   Instance                   |               Module              | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------------+-----------------------------------+---------+----+-----+-----+-----+
    |fcmp_32ns_32ns_1_2_no_dsp_1_U863              |fcmp_32ns_32ns_1_2_no_dsp_1        |        0|   0|    0|    0|    0|
    |grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_269  |run_test_Pipeline_VITIS_LOOP_55_2  |        0|   0|  265|  411|    0|
    |grp_run_test_Pipeline_is_valid_label2_fu_249  |run_test_Pipeline_is_valid_label2  |        0|   0|   16|  157|    0|
    +----------------------------------------------+-----------------------------------+---------+----+-----+-----+-----+
    |Total                                         |                                   |        0|   0|  281|  568|    0|
    +----------------------------------------------+-----------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln49_fu_318_p2               |         +|   0|  0|  15|           8|           1|
    |add_ln59_fu_343_p2               |         +|   0|  0|  14|           9|           9|
    |ap_block_state4_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op54_call_state4    |       and|   0|  0|   2|           1|           1|
    |cond_fu_357_p2                   |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln1073_1_fu_313_p2          |      icmp|   0|  0|  11|           8|           8|
    |icmp_ln1073_fu_299_p2            |      icmp|   0|  0|  11|           8|           1|
    |ap_block_state1                  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|  65|          38|          23|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |AOV_1_c_blk_n                       |   9|          2|    1|          2|
    |AOV_2_c_blk_n                       |   9|          2|    1|          2|
    |AOV_3_c_blk_n                       |   9|          2|    1|          2|
    |AOV_4_c_blk_n                       |   9|          2|    1|          2|
    |AOV_5_c_blk_n                       |   9|          2|    1|          2|
    |AOV_6_c_blk_n                       |   9|          2|    1|          2|
    |AOV_7_c_blk_n                       |   9|          2|    1|          2|
    |AOV_c_blk_n                         |   9|          2|    1|          2|
    |ap_NS_fsm                           |  25|          5|    1|          5|
    |ap_done                             |   9|          2|    1|          2|
    |ap_phi_mux_phi_ln451_phi_fu_238_p6  |   9|          2|    1|          2|
    |grp_fu_462_ce                       |  14|          3|    1|          3|
    |grp_fu_462_opcode                   |  14|          3|    5|         15|
    |grp_fu_462_p0                       |  14|          3|   32|         96|
    |grp_fu_462_p1                       |  14|          3|   32|         96|
    |i_1_fu_106                          |   9|          2|    8|         16|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               | 180|         39|   89|        251|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------+---+----+-----+-----------+
    |                            Name                           | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------------------+---+----+-----+-----------+
    |add_ln49_reg_444                                           |  8|   0|    8|          0|
    |ap_CS_fsm                                                  |  4|   0|    4|          0|
    |ap_done_reg                                                |  1|   0|    1|          0|
    |grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_269_ap_start_reg  |  1|   0|    1|          0|
    |grp_run_test_Pipeline_is_valid_label2_fu_249_ap_start_reg  |  1|   0|    1|          0|
    |i_1_fu_106                                                 |  8|   0|    8|          0|
    |icmp_ln1073_1_reg_440                                      |  1|   0|    1|          0|
    |icmp_ln1073_reg_429                                        |  1|   0|    1|          0|
    |phi_ln451_reg_234                                          |  1|   0|    1|          0|
    |targetBlock_reg_425                                        |  1|   0|    1|          0|
    |tmp_3_reg_420                                              |  6|   0|    9|          3|
    |tmp_s_reg_454                                              |  9|   0|   12|          3|
    |trunc_ln1073_reg_449                                       |  1|   0|    1|          0|
    +-----------------------------------------------------------+---+----+-----+-----------+
    |Total                                                      | 43|   0|   49|          6|
    +-----------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|      run_test|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|      run_test|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|      run_test|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|      run_test|  return value|
|ap_continue             |   in|    1|  ap_ctrl_hs|      run_test|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|      run_test|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|      run_test|  return value|
|ap_return               |  out|    1|  ap_ctrl_hs|      run_test|  return value|
|regions_address0        |  out|   12|   ap_memory|       regions|         array|
|regions_ce0             |  out|    1|   ap_memory|       regions|         array|
|regions_q0              |   in|   32|   ap_memory|       regions|         array|
|p_read1                 |   in|    6|     ap_none|       p_read1|        scalar|
|regions_2_address0      |  out|   12|   ap_memory|     regions_2|         array|
|regions_2_ce0           |  out|    1|   ap_memory|     regions_2|         array|
|regions_2_q0            |   in|   32|   ap_memory|     regions_2|         array|
|regions_3_address0      |  out|   12|   ap_memory|     regions_3|         array|
|regions_3_ce0           |  out|    1|   ap_memory|     regions_3|         array|
|regions_3_q0            |   in|   32|   ap_memory|     regions_3|         array|
|regions_4_address0      |  out|   12|   ap_memory|     regions_4|         array|
|regions_4_ce0           |  out|    1|   ap_memory|     regions_4|         array|
|regions_4_q0            |   in|   32|   ap_memory|     regions_4|         array|
|p_read2                 |   in|    8|     ap_none|       p_read2|        scalar|
|p_read3                 |   in|   32|     ap_none|       p_read3|        scalar|
|p_read4                 |   in|   32|     ap_none|       p_read4|        scalar|
|p_read5                 |   in|   32|     ap_none|       p_read5|        scalar|
|p_read6                 |   in|   32|     ap_none|       p_read6|        scalar|
|p_read7                 |   in|   32|     ap_none|       p_read7|        scalar|
|p_read8                 |   in|   32|     ap_none|       p_read8|        scalar|
|p_read9                 |   in|   32|     ap_none|       p_read9|        scalar|
|p_read10                |   in|   32|     ap_none|      p_read10|        scalar|
|AOV_c_din               |  out|   32|     ap_fifo|         AOV_c|       pointer|
|AOV_c_num_data_valid    |   in|    2|     ap_fifo|         AOV_c|       pointer|
|AOV_c_fifo_cap          |   in|    2|     ap_fifo|         AOV_c|       pointer|
|AOV_c_full_n            |   in|    1|     ap_fifo|         AOV_c|       pointer|
|AOV_c_write             |  out|    1|     ap_fifo|         AOV_c|       pointer|
|AOV_1_c_din             |  out|   32|     ap_fifo|       AOV_1_c|       pointer|
|AOV_1_c_num_data_valid  |   in|    2|     ap_fifo|       AOV_1_c|       pointer|
|AOV_1_c_fifo_cap        |   in|    2|     ap_fifo|       AOV_1_c|       pointer|
|AOV_1_c_full_n          |   in|    1|     ap_fifo|       AOV_1_c|       pointer|
|AOV_1_c_write           |  out|    1|     ap_fifo|       AOV_1_c|       pointer|
|AOV_2_c_din             |  out|   32|     ap_fifo|       AOV_2_c|       pointer|
|AOV_2_c_num_data_valid  |   in|    2|     ap_fifo|       AOV_2_c|       pointer|
|AOV_2_c_fifo_cap        |   in|    2|     ap_fifo|       AOV_2_c|       pointer|
|AOV_2_c_full_n          |   in|    1|     ap_fifo|       AOV_2_c|       pointer|
|AOV_2_c_write           |  out|    1|     ap_fifo|       AOV_2_c|       pointer|
|AOV_3_c_din             |  out|   32|     ap_fifo|       AOV_3_c|       pointer|
|AOV_3_c_num_data_valid  |   in|    2|     ap_fifo|       AOV_3_c|       pointer|
|AOV_3_c_fifo_cap        |   in|    2|     ap_fifo|       AOV_3_c|       pointer|
|AOV_3_c_full_n          |   in|    1|     ap_fifo|       AOV_3_c|       pointer|
|AOV_3_c_write           |  out|    1|     ap_fifo|       AOV_3_c|       pointer|
|AOV_4_c_din             |  out|   32|     ap_fifo|       AOV_4_c|       pointer|
|AOV_4_c_num_data_valid  |   in|    2|     ap_fifo|       AOV_4_c|       pointer|
|AOV_4_c_fifo_cap        |   in|    2|     ap_fifo|       AOV_4_c|       pointer|
|AOV_4_c_full_n          |   in|    1|     ap_fifo|       AOV_4_c|       pointer|
|AOV_4_c_write           |  out|    1|     ap_fifo|       AOV_4_c|       pointer|
|AOV_5_c_din             |  out|   32|     ap_fifo|       AOV_5_c|       pointer|
|AOV_5_c_num_data_valid  |   in|    2|     ap_fifo|       AOV_5_c|       pointer|
|AOV_5_c_fifo_cap        |   in|    2|     ap_fifo|       AOV_5_c|       pointer|
|AOV_5_c_full_n          |   in|    1|     ap_fifo|       AOV_5_c|       pointer|
|AOV_5_c_write           |  out|    1|     ap_fifo|       AOV_5_c|       pointer|
|AOV_6_c_din             |  out|   32|     ap_fifo|       AOV_6_c|       pointer|
|AOV_6_c_num_data_valid  |   in|    2|     ap_fifo|       AOV_6_c|       pointer|
|AOV_6_c_fifo_cap        |   in|    2|     ap_fifo|       AOV_6_c|       pointer|
|AOV_6_c_full_n          |   in|    1|     ap_fifo|       AOV_6_c|       pointer|
|AOV_6_c_write           |  out|    1|     ap_fifo|       AOV_6_c|       pointer|
|AOV_7_c_din             |  out|   32|     ap_fifo|       AOV_7_c|       pointer|
|AOV_7_c_num_data_valid  |   in|    2|     ap_fifo|       AOV_7_c|       pointer|
|AOV_7_c_fifo_cap        |   in|    2|     ap_fifo|       AOV_7_c|       pointer|
|AOV_7_c_full_n          |   in|    1|     ap_fifo|       AOV_7_c|       pointer|
|AOV_7_c_write           |  out|    1|     ap_fifo|       AOV_7_c|       pointer|
+------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 4 
4 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 11.3>
ST_1 : Operation 5 [1/1] (3.63ns)   --->   "%p_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read10"   --->   Operation 5 'read' 'p_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 6 [1/1] (3.63ns)   --->   "%p_read_14 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read9"   --->   Operation 6 'read' 'p_read_14' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 7 [1/1] (3.63ns)   --->   "%p_read_15 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read8"   --->   Operation 7 'read' 'p_read_15' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 8 [1/1] (3.63ns)   --->   "%p_read_16 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read7"   --->   Operation 8 'read' 'p_read_16' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 9 [1/1] (3.63ns)   --->   "%p_read_17 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read6"   --->   Operation 9 'read' 'p_read_17' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 10 [1/1] (3.63ns)   --->   "%p_read_18 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read5"   --->   Operation 10 'read' 'p_read_18' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 11 [1/1] (3.63ns)   --->   "%p_read_19 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read4"   --->   Operation 11 'read' 'p_read_19' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 12 [1/1] (3.63ns)   --->   "%p_read_20 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read3"   --->   Operation 12 'read' 'p_read_20' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 13 [1/1] (3.63ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.floatP0A, i32 %AOV_7_c, i32 %p_read"   --->   Operation 13 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (3.63ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.floatP0A, i32 %AOV_6_c, i32 %p_read_14"   --->   Operation 14 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (3.63ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.floatP0A, i32 %AOV_5_c, i32 %p_read_15"   --->   Operation 15 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (3.63ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.floatP0A, i32 %AOV_4_c, i32 %p_read_16"   --->   Operation 16 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (3.63ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.floatP0A, i32 %AOV_3_c, i32 %p_read_17"   --->   Operation 17 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 18 [1/1] (3.63ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.floatP0A, i32 %AOV_2_c, i32 %p_read_18"   --->   Operation 18 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (3.63ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.floatP0A, i32 %AOV_1_c, i32 %p_read_19"   --->   Operation 19 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (3.63ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.floatP0A, i32 %AOV_c, i32 %p_read_20"   --->   Operation 20 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 21 [2/2] (7.73ns)   --->   "%targetBlock = call i1 @run_test_Pipeline_is_valid_label2, i32 %p_read_20, i32 %p_read_19, i32 %p_read_18, i32 %p_read_17, i32 %p_read_16, i32 %p_read_15, i32 %p_read_14, i32 %p_read"   --->   Operation 21 'call' 'targetBlock' <Predicate = true> <Delay = 7.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 9.58>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %AOV_7_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (3.63ns)   --->   "%p_read_21 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read2"   --->   Operation 23 'read' 'p_read_21' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 24 [1/1] (3.63ns)   --->   "%p_read_22 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read1"   --->   Operation 24 'read' 'p_read_22' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %AOV_6_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %AOV_5_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %AOV_4_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %AOV_3_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %AOV_2_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %AOV_1_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %AOV_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read_22, i3 0" [detector_solid/abs_solid_detector.cpp:59]   --->   Operation 32 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/2] (7.99ns)   --->   "%targetBlock = call i1 @run_test_Pipeline_is_valid_label2, i32 %p_read_20, i32 %p_read_19, i32 %p_read_18, i32 %p_read_17, i32 %p_read_16, i32 %p_read_15, i32 %p_read_14, i32 %p_read"   --->   Operation 33 'call' 'targetBlock' <Predicate = true> <Delay = 7.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 34 [1/1] (1.58ns)   --->   "%br_ln0 = br i1 %targetBlock, void %run_test.exit, void %land.rhs.i"   --->   Operation 34 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 35 [1/1] (1.55ns)   --->   "%icmp_ln1073 = icmp_eq  i8 %p_read_21, i8 0"   --->   Operation 35 'icmp' 'icmp_ln1073' <Predicate = (targetBlock)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln1073, void %VITIS_LOOP_55_2.i.i.preheader, void %for.cond.cleanup.i.i" [detector_solid/abs_solid_detector.cpp:49]   --->   Operation 36 'br' 'br_ln49' <Predicate = (targetBlock)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 37 'alloca' 'i_1' <Predicate = (targetBlock & !icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln1073 = store i8 0, i8 %i_1"   --->   Operation 38 'store' 'store_ln1073' <Predicate = (targetBlock & !icmp_ln1073)> <Delay = 1.58>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln1073 = br void %VITIS_LOOP_55_2.i.i"   --->   Operation 39 'br' 'br_ln1073' <Predicate = (targetBlock & !icmp_ln1073)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.91>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%i = load i8 %i_1"   --->   Operation 40 'load' 'i' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (1.55ns)   --->   "%icmp_ln1073_1 = icmp_ult  i8 %i, i8 %p_read_21"   --->   Operation 41 'icmp' 'icmp_ln1073_1' <Predicate = (!icmp_ln1073)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (1.91ns)   --->   "%add_ln49 = add i8 %i, i8 1" [detector_solid/abs_solid_detector.cpp:49]   --->   Operation 42 'add' 'add_ln49' <Predicate = (!icmp_ln1073)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln1073_1, void %for.cond.cleanup.i.i.loopexit, void %VITIS_LOOP_55_2.i.split.i" [detector_solid/abs_solid_detector.cpp:49]   --->   Operation 43 'br' 'br_ln49' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln1073 = trunc i8 %i"   --->   Operation 44 'trunc' 'trunc_ln1073' <Predicate = (!icmp_ln1073 & icmp_ln1073_1)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %i, i32 1, i32 7"   --->   Operation 45 'partselect' 'tmp_8' <Predicate = (!icmp_ln1073 & icmp_ln1073_1)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i7 %tmp_8" [detector_solid/abs_solid_detector.cpp:59]   --->   Operation 46 'zext' 'zext_ln59' <Predicate = (!icmp_ln1073 & icmp_ln1073_1)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (1.82ns)   --->   "%add_ln59 = add i9 %tmp_3, i9 %zext_ln59" [detector_solid/abs_solid_detector.cpp:59]   --->   Operation 47 'add' 'add_ln59' <Predicate = (!icmp_ln1073 & icmp_ln1073_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %add_ln59, i3 0" [detector_solid/abs_solid_detector.cpp:59]   --->   Operation 48 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln1073 & icmp_ln1073_1)> <Delay = 0.00>
ST_3 : Operation 49 [2/2] (0.00ns)   --->   "%targetBlock1 = call i2 @run_test_Pipeline_VITIS_LOOP_55_2, i12 %tmp_s, i32 %regions, i32 %regions_2, i32 %regions_3, i32 %regions_4, i1 %trunc_ln1073, i32 %p_read_20, i32 %p_read_19, i32 %p_read_18, i32 %p_read_17, i32 %p_read_16, i32 %p_read_15, i32 %p_read_14, i32 %p_read" [detector_solid/abs_solid_detector.cpp:59]   --->   Operation 49 'call' 'targetBlock1' <Predicate = (!icmp_ln1073 & icmp_ln1073_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.cond.cleanup.i.i"   --->   Operation 50 'br' 'br_ln0' <Predicate = (!icmp_ln1073 & !icmp_ln1073_1)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (1.58ns)   --->   "%br_ln49 = br void %run_test.exit" [detector_solid/abs_solid_detector.cpp:49]   --->   Operation 51 'br' 'br_ln49' <Predicate = (!icmp_ln1073_1) | (icmp_ln1073)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 10.6>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%speclooptripcount_ln53 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 16, i64 8" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 52 'speclooptripcount' 'speclooptripcount_ln53' <Predicate = (targetBlock & !icmp_ln1073 & icmp_ln1073_1)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%specloopname_ln49 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [detector_solid/abs_solid_detector.cpp:49]   --->   Operation 53 'specloopname' 'specloopname_ln49' <Predicate = (targetBlock & !icmp_ln1073 & icmp_ln1073_1)> <Delay = 0.00>
ST_4 : Operation 54 [1/2] (8.11ns)   --->   "%targetBlock1 = call i2 @run_test_Pipeline_VITIS_LOOP_55_2, i12 %tmp_s, i32 %regions, i32 %regions_2, i32 %regions_3, i32 %regions_4, i1 %trunc_ln1073, i32 %p_read_20, i32 %p_read_19, i32 %p_read_18, i32 %p_read_17, i32 %p_read_16, i32 %p_read_15, i32 %p_read_14, i32 %p_read" [detector_solid/abs_solid_detector.cpp:59]   --->   Operation 54 'call' 'targetBlock1' <Predicate = (targetBlock & !icmp_ln1073 & icmp_ln1073_1)> <Delay = 8.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 55 [1/1] (0.95ns)   --->   "%cond = icmp_eq  i2 %targetBlock1, i2 1" [detector_solid/abs_solid_detector.cpp:59]   --->   Operation 55 'icmp' 'cond' <Predicate = (targetBlock & !icmp_ln1073 & icmp_ln1073_1)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %cond, void %for.inc19.i.i, void %run_test.exit.loopexit" [detector_solid/abs_solid_detector.cpp:59]   --->   Operation 56 'br' 'br_ln59' <Predicate = (targetBlock & !icmp_ln1073 & icmp_ln1073_1)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (1.58ns)   --->   "%store_ln49 = store i8 %add_ln49, i8 %i_1" [detector_solid/abs_solid_detector.cpp:49]   --->   Operation 57 'store' 'store_ln49' <Predicate = (targetBlock & !icmp_ln1073 & icmp_ln1073_1 & !cond)> <Delay = 1.58>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln49 = br void %VITIS_LOOP_55_2.i.i" [detector_solid/abs_solid_detector.cpp:49]   --->   Operation 58 'br' 'br_ln49' <Predicate = (targetBlock & !icmp_ln1073 & icmp_ln1073_1 & !cond)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (1.58ns)   --->   "%br_ln0 = br void %run_test.exit"   --->   Operation 59 'br' 'br_ln0' <Predicate = (targetBlock & !icmp_ln1073 & icmp_ln1073_1 & cond)> <Delay = 1.58>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%phi_ln451 = phi i1 1, void %for.cond.cleanup.i.i, i1 1, void %entry, i1 0, void %run_test.exit.loopexit" [detector_solid/abs_solid_detector.cpp:451->detector_solid/abs_solid_detector.cpp:496]   --->   Operation 60 'phi' 'phi_ln451' <Predicate = (cond) | (!icmp_ln1073_1) | (icmp_ln1073) | (!targetBlock)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%ret_ln496 = ret i1 %phi_ln451" [detector_solid/abs_solid_detector.cpp:496]   --->   Operation 61 'ret' 'ret_ln496' <Predicate = (cond) | (!icmp_ln1073_1) | (icmp_ln1073) | (!targetBlock)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ regions]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ regions_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ regions_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ regions_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ AOV_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ AOV_1_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ AOV_2_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ AOV_3_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ AOV_4_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ AOV_5_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ AOV_6_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ AOV_7_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read                 (read             ) [ 00111]
p_read_14              (read             ) [ 00111]
p_read_15              (read             ) [ 00111]
p_read_16              (read             ) [ 00111]
p_read_17              (read             ) [ 00111]
p_read_18              (read             ) [ 00111]
p_read_19              (read             ) [ 00111]
p_read_20              (read             ) [ 00111]
write_ln0              (write            ) [ 00000]
write_ln0              (write            ) [ 00000]
write_ln0              (write            ) [ 00000]
write_ln0              (write            ) [ 00000]
write_ln0              (write            ) [ 00000]
write_ln0              (write            ) [ 00000]
write_ln0              (write            ) [ 00000]
write_ln0              (write            ) [ 00000]
specinterface_ln0      (specinterface    ) [ 00000]
p_read_21              (read             ) [ 00011]
p_read_22              (read             ) [ 00000]
specinterface_ln0      (specinterface    ) [ 00000]
specinterface_ln0      (specinterface    ) [ 00000]
specinterface_ln0      (specinterface    ) [ 00000]
specinterface_ln0      (specinterface    ) [ 00000]
specinterface_ln0      (specinterface    ) [ 00000]
specinterface_ln0      (specinterface    ) [ 00000]
specinterface_ln0      (specinterface    ) [ 00000]
tmp_3                  (bitconcatenate   ) [ 00011]
targetBlock            (call             ) [ 00111]
br_ln0                 (br               ) [ 00111]
icmp_ln1073            (icmp             ) [ 00111]
br_ln49                (br               ) [ 00000]
i_1                    (alloca           ) [ 00111]
store_ln1073           (store            ) [ 00000]
br_ln1073              (br               ) [ 00000]
i                      (load             ) [ 00000]
icmp_ln1073_1          (icmp             ) [ 00011]
add_ln49               (add              ) [ 00001]
br_ln49                (br               ) [ 00000]
trunc_ln1073           (trunc            ) [ 00001]
tmp_8                  (partselect       ) [ 00000]
zext_ln59              (zext             ) [ 00000]
add_ln59               (add              ) [ 00000]
tmp_s                  (bitconcatenate   ) [ 00001]
br_ln0                 (br               ) [ 00000]
br_ln49                (br               ) [ 00111]
speclooptripcount_ln53 (speclooptripcount) [ 00000]
specloopname_ln49      (specloopname     ) [ 00000]
targetBlock1           (call             ) [ 00000]
cond                   (icmp             ) [ 00011]
br_ln59                (br               ) [ 00000]
store_ln49             (store            ) [ 00000]
br_ln49                (br               ) [ 00000]
br_ln0                 (br               ) [ 00000]
phi_ln451              (phi              ) [ 00001]
ret_ln496              (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="regions">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="regions_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="regions_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="regions_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_read2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_read3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_read4">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_read5">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read5"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_read6">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read6"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_read7">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read7"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_read8">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read8"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_read9">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read9"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_read10">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read10"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="AOV_c">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AOV_c"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="AOV_1_c">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AOV_1_c"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="AOV_2_c">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AOV_2_c"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="AOV_3_c">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AOV_3_c"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="AOV_4_c">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AOV_4_c"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="AOV_5_c">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AOV_5_c"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="AOV_6_c">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AOV_6_c"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="AOV_7_c">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AOV_7_c"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="run_test_Pipeline_is_valid_label2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i6.i3"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i9.i3"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="run_test_Pipeline_VITIS_LOOP_55_2"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1004" name="i_1_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="p_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="p_read_14_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_14/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="p_read_15_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_15/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="p_read_16_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_16/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="p_read_17_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_17/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="p_read_18_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_18/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="p_read_19_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_19/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="p_read_20_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_20/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="write_ln0_write_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="0" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="0" index="2" bw="32" slack="0"/>
<pin id="162" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="write_ln0_write_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="0" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="0" index="2" bw="32" slack="0"/>
<pin id="170" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="write_ln0_write_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="0" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="0" index="2" bw="32" slack="0"/>
<pin id="178" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="write_ln0_write_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="0" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="0" index="2" bw="32" slack="0"/>
<pin id="186" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="write_ln0_write_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="0" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="0"/>
<pin id="193" dir="0" index="2" bw="32" slack="0"/>
<pin id="194" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="write_ln0_write_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="0" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="0"/>
<pin id="201" dir="0" index="2" bw="32" slack="0"/>
<pin id="202" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="write_ln0_write_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="0" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="0"/>
<pin id="209" dir="0" index="2" bw="32" slack="0"/>
<pin id="210" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="write_ln0_write_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="0" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="0"/>
<pin id="217" dir="0" index="2" bw="32" slack="0"/>
<pin id="218" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="p_read_21_read_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="8" slack="0"/>
<pin id="224" dir="0" index="1" bw="8" slack="0"/>
<pin id="225" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_21/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="p_read_22_read_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="6" slack="0"/>
<pin id="230" dir="0" index="1" bw="6" slack="0"/>
<pin id="231" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_22/2 "/>
</bind>
</comp>

<comp id="234" class="1005" name="phi_ln451_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="1"/>
<pin id="236" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln451 (phireg) "/>
</bind>
</comp>

<comp id="238" class="1004" name="phi_ln451_phi_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="1"/>
<pin id="240" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="241" dir="0" index="2" bw="1" slack="2"/>
<pin id="242" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="243" dir="0" index="4" bw="1" slack="0"/>
<pin id="244" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="245" dir="1" index="6" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln451/4 "/>
</bind>
</comp>

<comp id="249" class="1004" name="grp_run_test_Pipeline_is_valid_label2_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="0"/>
<pin id="251" dir="0" index="1" bw="32" slack="0"/>
<pin id="252" dir="0" index="2" bw="32" slack="0"/>
<pin id="253" dir="0" index="3" bw="32" slack="0"/>
<pin id="254" dir="0" index="4" bw="32" slack="0"/>
<pin id="255" dir="0" index="5" bw="32" slack="0"/>
<pin id="256" dir="0" index="6" bw="32" slack="0"/>
<pin id="257" dir="0" index="7" bw="32" slack="0"/>
<pin id="258" dir="0" index="8" bw="32" slack="0"/>
<pin id="259" dir="1" index="9" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="targetBlock/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="2" slack="0"/>
<pin id="271" dir="0" index="1" bw="12" slack="0"/>
<pin id="272" dir="0" index="2" bw="32" slack="0"/>
<pin id="273" dir="0" index="3" bw="32" slack="0"/>
<pin id="274" dir="0" index="4" bw="32" slack="0"/>
<pin id="275" dir="0" index="5" bw="32" slack="0"/>
<pin id="276" dir="0" index="6" bw="1" slack="0"/>
<pin id="277" dir="0" index="7" bw="32" slack="2"/>
<pin id="278" dir="0" index="8" bw="32" slack="2"/>
<pin id="279" dir="0" index="9" bw="32" slack="2"/>
<pin id="280" dir="0" index="10" bw="32" slack="2"/>
<pin id="281" dir="0" index="11" bw="32" slack="2"/>
<pin id="282" dir="0" index="12" bw="32" slack="2"/>
<pin id="283" dir="0" index="13" bw="32" slack="2"/>
<pin id="284" dir="0" index="14" bw="32" slack="2"/>
<pin id="285" dir="1" index="15" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="targetBlock1/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="tmp_3_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="9" slack="0"/>
<pin id="293" dir="0" index="1" bw="6" slack="0"/>
<pin id="294" dir="0" index="2" bw="1" slack="0"/>
<pin id="295" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="icmp_ln1073_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="8" slack="0"/>
<pin id="301" dir="0" index="1" bw="8" slack="0"/>
<pin id="302" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1073/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="store_ln1073_store_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="0"/>
<pin id="307" dir="0" index="1" bw="8" slack="0"/>
<pin id="308" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1073/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="i_load_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="8" slack="1"/>
<pin id="312" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="313" class="1004" name="icmp_ln1073_1_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="8" slack="0"/>
<pin id="315" dir="0" index="1" bw="8" slack="1"/>
<pin id="316" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1073_1/3 "/>
</bind>
</comp>

<comp id="318" class="1004" name="add_ln49_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="8" slack="0"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49/3 "/>
</bind>
</comp>

<comp id="324" class="1004" name="trunc_ln1073_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="8" slack="0"/>
<pin id="326" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1073/3 "/>
</bind>
</comp>

<comp id="329" class="1004" name="tmp_8_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="7" slack="0"/>
<pin id="331" dir="0" index="1" bw="8" slack="0"/>
<pin id="332" dir="0" index="2" bw="1" slack="0"/>
<pin id="333" dir="0" index="3" bw="4" slack="0"/>
<pin id="334" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="339" class="1004" name="zext_ln59_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="7" slack="0"/>
<pin id="341" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln59/3 "/>
</bind>
</comp>

<comp id="343" class="1004" name="add_ln59_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="9" slack="1"/>
<pin id="345" dir="0" index="1" bw="7" slack="0"/>
<pin id="346" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln59/3 "/>
</bind>
</comp>

<comp id="348" class="1004" name="tmp_s_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="12" slack="0"/>
<pin id="350" dir="0" index="1" bw="9" slack="0"/>
<pin id="351" dir="0" index="2" bw="1" slack="0"/>
<pin id="352" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="357" class="1004" name="cond_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="2" slack="0"/>
<pin id="359" dir="0" index="1" bw="2" slack="0"/>
<pin id="360" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cond/4 "/>
</bind>
</comp>

<comp id="363" class="1004" name="store_ln49_store_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="8" slack="1"/>
<pin id="365" dir="0" index="1" bw="8" slack="2"/>
<pin id="366" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/4 "/>
</bind>
</comp>

<comp id="367" class="1005" name="p_read_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="1"/>
<pin id="369" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read "/>
</bind>
</comp>

<comp id="373" class="1005" name="p_read_14_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="1"/>
<pin id="375" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_14 "/>
</bind>
</comp>

<comp id="379" class="1005" name="p_read_15_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="1"/>
<pin id="381" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_15 "/>
</bind>
</comp>

<comp id="385" class="1005" name="p_read_16_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="1"/>
<pin id="387" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_16 "/>
</bind>
</comp>

<comp id="391" class="1005" name="p_read_17_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="32" slack="1"/>
<pin id="393" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_17 "/>
</bind>
</comp>

<comp id="397" class="1005" name="p_read_18_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="32" slack="1"/>
<pin id="399" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_18 "/>
</bind>
</comp>

<comp id="403" class="1005" name="p_read_19_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="32" slack="1"/>
<pin id="405" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_19 "/>
</bind>
</comp>

<comp id="409" class="1005" name="p_read_20_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="1"/>
<pin id="411" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_20 "/>
</bind>
</comp>

<comp id="415" class="1005" name="p_read_21_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="8" slack="1"/>
<pin id="417" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_read_21 "/>
</bind>
</comp>

<comp id="420" class="1005" name="tmp_3_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="9" slack="1"/>
<pin id="422" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="425" class="1005" name="targetBlock_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="2"/>
<pin id="427" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="targetBlock "/>
</bind>
</comp>

<comp id="429" class="1005" name="icmp_ln1073_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="1"/>
<pin id="431" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1073 "/>
</bind>
</comp>

<comp id="433" class="1005" name="i_1_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="8" slack="0"/>
<pin id="435" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="440" class="1005" name="icmp_ln1073_1_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="1"/>
<pin id="442" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1073_1 "/>
</bind>
</comp>

<comp id="444" class="1005" name="add_ln49_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="8" slack="1"/>
<pin id="446" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln49 "/>
</bind>
</comp>

<comp id="449" class="1005" name="trunc_ln1073_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="1" slack="1"/>
<pin id="451" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1073 "/>
</bind>
</comp>

<comp id="454" class="1005" name="tmp_s_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="12" slack="1"/>
<pin id="456" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="462" class="1004" name="grp_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="464" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="465" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="cmp_i_i_i/1 tmp_6/3 tmp_9/5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="109"><net_src comp="76" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="114"><net_src comp="44" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="26" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="44" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="24" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="44" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="22" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="44" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="20" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="44" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="18" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="44" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="16" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="44" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="14" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="44" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="12" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="163"><net_src comp="46" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="42" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="165"><net_src comp="110" pin="2"/><net_sink comp="158" pin=2"/></net>

<net id="171"><net_src comp="46" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="40" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="173"><net_src comp="116" pin="2"/><net_sink comp="166" pin=2"/></net>

<net id="179"><net_src comp="46" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="38" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="181"><net_src comp="122" pin="2"/><net_sink comp="174" pin=2"/></net>

<net id="187"><net_src comp="46" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="36" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="189"><net_src comp="128" pin="2"/><net_sink comp="182" pin=2"/></net>

<net id="195"><net_src comp="46" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="34" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="197"><net_src comp="134" pin="2"/><net_sink comp="190" pin=2"/></net>

<net id="203"><net_src comp="46" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="32" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="205"><net_src comp="140" pin="2"/><net_sink comp="198" pin=2"/></net>

<net id="211"><net_src comp="46" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="30" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="213"><net_src comp="146" pin="2"/><net_sink comp="206" pin=2"/></net>

<net id="219"><net_src comp="46" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="28" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="221"><net_src comp="152" pin="2"/><net_sink comp="214" pin=2"/></net>

<net id="226"><net_src comp="66" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="10" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="68" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="2" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="237"><net_src comp="102" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="246"><net_src comp="234" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="247"><net_src comp="234" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="248"><net_src comp="104" pin="0"/><net_sink comp="238" pin=4"/></net>

<net id="260"><net_src comp="48" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="261"><net_src comp="152" pin="2"/><net_sink comp="249" pin=1"/></net>

<net id="262"><net_src comp="146" pin="2"/><net_sink comp="249" pin=2"/></net>

<net id="263"><net_src comp="140" pin="2"/><net_sink comp="249" pin=3"/></net>

<net id="264"><net_src comp="134" pin="2"/><net_sink comp="249" pin=4"/></net>

<net id="265"><net_src comp="128" pin="2"/><net_sink comp="249" pin=5"/></net>

<net id="266"><net_src comp="122" pin="2"/><net_sink comp="249" pin=6"/></net>

<net id="267"><net_src comp="116" pin="2"/><net_sink comp="249" pin=7"/></net>

<net id="268"><net_src comp="110" pin="2"/><net_sink comp="249" pin=8"/></net>

<net id="286"><net_src comp="86" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="287"><net_src comp="0" pin="0"/><net_sink comp="269" pin=2"/></net>

<net id="288"><net_src comp="4" pin="0"/><net_sink comp="269" pin=3"/></net>

<net id="289"><net_src comp="6" pin="0"/><net_sink comp="269" pin=4"/></net>

<net id="290"><net_src comp="8" pin="0"/><net_sink comp="269" pin=5"/></net>

<net id="296"><net_src comp="70" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="228" pin="2"/><net_sink comp="291" pin=1"/></net>

<net id="298"><net_src comp="72" pin="0"/><net_sink comp="291" pin=2"/></net>

<net id="303"><net_src comp="222" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="74" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="309"><net_src comp="74" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="317"><net_src comp="310" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="322"><net_src comp="310" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="78" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="327"><net_src comp="310" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="269" pin=6"/></net>

<net id="335"><net_src comp="80" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="336"><net_src comp="310" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="337"><net_src comp="76" pin="0"/><net_sink comp="329" pin=2"/></net>

<net id="338"><net_src comp="82" pin="0"/><net_sink comp="329" pin=3"/></net>

<net id="342"><net_src comp="329" pin="4"/><net_sink comp="339" pin=0"/></net>

<net id="347"><net_src comp="339" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="353"><net_src comp="84" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="354"><net_src comp="343" pin="2"/><net_sink comp="348" pin=1"/></net>

<net id="355"><net_src comp="72" pin="0"/><net_sink comp="348" pin=2"/></net>

<net id="356"><net_src comp="348" pin="3"/><net_sink comp="269" pin=1"/></net>

<net id="361"><net_src comp="269" pin="15"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="100" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="370"><net_src comp="110" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="249" pin=8"/></net>

<net id="372"><net_src comp="367" pin="1"/><net_sink comp="269" pin=14"/></net>

<net id="376"><net_src comp="116" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="249" pin=7"/></net>

<net id="378"><net_src comp="373" pin="1"/><net_sink comp="269" pin=13"/></net>

<net id="382"><net_src comp="122" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="249" pin=6"/></net>

<net id="384"><net_src comp="379" pin="1"/><net_sink comp="269" pin=12"/></net>

<net id="388"><net_src comp="128" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="249" pin=5"/></net>

<net id="390"><net_src comp="385" pin="1"/><net_sink comp="269" pin=11"/></net>

<net id="394"><net_src comp="134" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="249" pin=4"/></net>

<net id="396"><net_src comp="391" pin="1"/><net_sink comp="269" pin=10"/></net>

<net id="400"><net_src comp="140" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="249" pin=3"/></net>

<net id="402"><net_src comp="397" pin="1"/><net_sink comp="269" pin=9"/></net>

<net id="406"><net_src comp="146" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="408"><net_src comp="403" pin="1"/><net_sink comp="269" pin=8"/></net>

<net id="412"><net_src comp="152" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="414"><net_src comp="409" pin="1"/><net_sink comp="269" pin=7"/></net>

<net id="418"><net_src comp="222" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="423"><net_src comp="291" pin="3"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="428"><net_src comp="249" pin="9"/><net_sink comp="425" pin=0"/></net>

<net id="432"><net_src comp="299" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="436"><net_src comp="106" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="438"><net_src comp="433" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="439"><net_src comp="433" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="443"><net_src comp="313" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="447"><net_src comp="318" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="452"><net_src comp="324" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="269" pin=6"/></net>

<net id="457"><net_src comp="348" pin="3"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="269" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: regions | {}
	Port: regions_2 | {}
	Port: regions_3 | {}
	Port: regions_4 | {}
	Port: AOV_c | {1 }
	Port: AOV_1_c | {1 }
	Port: AOV_2_c | {1 }
	Port: AOV_3_c | {1 }
	Port: AOV_4_c | {1 }
	Port: AOV_5_c | {1 }
	Port: AOV_6_c | {1 }
	Port: AOV_7_c | {1 }
 - Input state : 
	Port: run_test : regions | {3 4 }
	Port: run_test : p_read1 | {2 }
	Port: run_test : regions_2 | {3 4 }
	Port: run_test : regions_3 | {3 4 }
	Port: run_test : regions_4 | {3 4 }
	Port: run_test : p_read2 | {2 }
	Port: run_test : p_read3 | {1 }
	Port: run_test : p_read4 | {1 }
	Port: run_test : p_read5 | {1 }
	Port: run_test : p_read6 | {1 }
	Port: run_test : p_read7 | {1 }
	Port: run_test : p_read8 | {1 }
	Port: run_test : p_read9 | {1 }
	Port: run_test : p_read10 | {1 }
  - Chain level:
	State 1
	State 2
		br_ln0 : 1
		br_ln49 : 1
		store_ln1073 : 1
	State 3
		icmp_ln1073_1 : 1
		add_ln49 : 1
		br_ln49 : 2
		trunc_ln1073 : 1
		tmp_8 : 1
		zext_ln59 : 2
		add_ln59 : 3
		tmp_s : 4
		targetBlock1 : 5
	State 4
		cond : 1
		br_ln59 : 2
		phi_ln451 : 1
		ret_ln496 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------|---------|---------|---------|
| Operation|                Functional Unit               |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------|---------|---------|---------|
|   call   | grp_run_test_Pipeline_is_valid_label2_fu_249 |  4.764  |    44   |   125   |
|          | grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_269 |  5.0026 |   612   |   300   |
|----------|----------------------------------------------|---------|---------|---------|
|          |              icmp_ln1073_fu_299              |    0    |    0    |    11   |
|   icmp   |             icmp_ln1073_1_fu_313             |    0    |    0    |    11   |
|          |                  cond_fu_357                 |    0    |    0    |    8    |
|----------|----------------------------------------------|---------|---------|---------|
|    add   |                add_ln49_fu_318               |    0    |    0    |    15   |
|          |                add_ln59_fu_343               |    0    |    0    |    14   |
|----------|----------------------------------------------|---------|---------|---------|
|          |              p_read_read_fu_110              |    0    |    0    |    0    |
|          |             p_read_14_read_fu_116            |    0    |    0    |    0    |
|          |             p_read_15_read_fu_122            |    0    |    0    |    0    |
|          |             p_read_16_read_fu_128            |    0    |    0    |    0    |
|   read   |             p_read_17_read_fu_134            |    0    |    0    |    0    |
|          |             p_read_18_read_fu_140            |    0    |    0    |    0    |
|          |             p_read_19_read_fu_146            |    0    |    0    |    0    |
|          |             p_read_20_read_fu_152            |    0    |    0    |    0    |
|          |             p_read_21_read_fu_222            |    0    |    0    |    0    |
|          |             p_read_22_read_fu_228            |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|          |            write_ln0_write_fu_158            |    0    |    0    |    0    |
|          |            write_ln0_write_fu_166            |    0    |    0    |    0    |
|          |            write_ln0_write_fu_174            |    0    |    0    |    0    |
|   write  |            write_ln0_write_fu_182            |    0    |    0    |    0    |
|          |            write_ln0_write_fu_190            |    0    |    0    |    0    |
|          |            write_ln0_write_fu_198            |    0    |    0    |    0    |
|          |            write_ln0_write_fu_206            |    0    |    0    |    0    |
|          |            write_ln0_write_fu_214            |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|bitconcatenate|                 tmp_3_fu_291                 |    0    |    0    |    0    |
|          |                 tmp_s_fu_348                 |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|   trunc  |              trunc_ln1073_fu_324             |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|partselect|                 tmp_8_fu_329                 |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|   zext   |               zext_ln59_fu_339               |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|   fcmp   |                  grp_fu_462                  |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|   Total  |                                              |  9.7666 |   656   |   484   |
|----------|----------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|   add_ln49_reg_444  |    8   |
|     i_1_reg_433     |    8   |
|icmp_ln1073_1_reg_440|    1   |
| icmp_ln1073_reg_429 |    1   |
|  p_read_14_reg_373  |   32   |
|  p_read_15_reg_379  |   32   |
|  p_read_16_reg_385  |   32   |
|  p_read_17_reg_391  |   32   |
|  p_read_18_reg_397  |   32   |
|  p_read_19_reg_403  |   32   |
|  p_read_20_reg_409  |   32   |
|  p_read_21_reg_415  |    8   |
|    p_read_reg_367   |   32   |
|  phi_ln451_reg_234  |    1   |
| targetBlock_reg_425 |    1   |
|    tmp_3_reg_420    |    9   |
|    tmp_s_reg_454    |   12   |
| trunc_ln1073_reg_449|    1   |
+---------------------+--------+
|        Total        |   306  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------------|------|------|------|--------||---------||---------|
|                     Comp                     |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------------------|------|------|------|--------||---------||---------|
| grp_run_test_Pipeline_is_valid_label2_fu_249 |  p1  |   2  |  32  |   64   ||    9    |
| grp_run_test_Pipeline_is_valid_label2_fu_249 |  p2  |   2  |  32  |   64   ||    9    |
| grp_run_test_Pipeline_is_valid_label2_fu_249 |  p3  |   2  |  32  |   64   ||    9    |
| grp_run_test_Pipeline_is_valid_label2_fu_249 |  p4  |   2  |  32  |   64   ||    9    |
| grp_run_test_Pipeline_is_valid_label2_fu_249 |  p5  |   2  |  32  |   64   ||    9    |
| grp_run_test_Pipeline_is_valid_label2_fu_249 |  p6  |   2  |  32  |   64   ||    9    |
| grp_run_test_Pipeline_is_valid_label2_fu_249 |  p7  |   2  |  32  |   64   ||    9    |
| grp_run_test_Pipeline_is_valid_label2_fu_249 |  p8  |   2  |  32  |   64   ||    9    |
| grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_269 |  p1  |   2  |  12  |   24   ||    9    |
| grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_269 |  p6  |   2  |   1  |    2   ||    9    |
|----------------------------------------------|------|------|------|--------||---------||---------|
|                     Total                    |      |      |      |   538  ||  15.88  ||    90   |
|----------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    9   |   656  |   484  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   15   |    -   |   90   |
|  Register |    -   |   306  |    -   |
+-----------+--------+--------+--------+
|   Total   |   25   |   962  |   574  |
+-----------+--------+--------+--------+
