Running: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle pa -incremental -L work -L secureip -o LEDPWM_tb.exe --prj H:/Xilinx/project_2/project_2.sim/sim_1/behav/LEDPWM_tb.prj -top work.LEDPWM_tb 
ISim P.68d (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Xilinx/14.6/ISE_DS/PlanAhead/data/verilog/src/glbl.v" into library work
Parsing VHDL file "H:/Xilinx/project_2/project_2.srcs/sources_1/new/LEDPWM.vhd" into library work
Parsing VHDL file "H:/Xilinx/project_2/project_2.srcs/sources_1/new/Dimmer.vhd" into library work
Parsing VHDL file "H:/Xilinx/project_2/project_2.srcs/sim_1/new/LEDPWM_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity LEDPWM [ledpwm_default]
Compiling architecture dimmerarchitecture of entity Dimmer [\Dimmer(25)\]
Compiling architecture behavioral of entity ledpwm_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 8 VHDL Units
Built simulation executable LEDPWM_tb.exe
Fuse Memory Usage: 36500 KB
Fuse CPU Usage: 624 ms
