$date
	Wed Nov 29 21:14:16 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module alu_tb $end
$var reg 1 ! clk $end
$upscope $end
$scope module alu_tb $end
$var reg 4 " x [3:0] $end
$upscope $end
$scope module alu_tb $end
$var reg 4 # y [3:0] $end
$upscope $end
$scope module alu_tb $end
$var wire 4 $ out [3:0] $end
$upscope $end
$scope module alu_tb $end
$var reg 4 % op [3:0] $end
$upscope $end
$scope module alu_tb $end
$var wire 1 & cout $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0&
bx %
bx $
bx #
bx "
0!
$end
#5
1!
#10
b1001 $
0!
b1 %
b11 #
b110 "
#15
1!
#20
b11 $
0!
b10 %
#25
1!
#30
1&
b10 $
0!
b11 %
#35
1!
#40
0&
b111 $
0!
b110 %
#45
1!
#50
b1000 $
0!
b111 %
#55
1!
#60
0!
b1011 %
