// Seed: 2011483945
module module_0;
  supply0 id_1;
  if (id_1) begin : LABEL_0
    wand id_2;
    assign id_2 = 1'b0;
    always begin : LABEL_0
      id_2 = id_2;
    end
    tri id_3;
    wire id_4;
    wire id_5 = id_4;
    wire id_6;
    wire id_7;
    wire id_8;
    integer id_9 = 1 ? id_1 : 1'b0 ? id_3 : id_3;
    logic [7:0] id_10 = id_10[1];
    wire id_11;
    id_12(
        .id_0(id_10), .id_1()
    );
    wire id_13;
  end else begin : LABEL_0
    wand id_14;
    for (id_15 = id_14; id_14; id_14 = (1)) begin : LABEL_0
      wire id_16;
    end
    assign id_15 = id_15 - 1;
    assign id_1  = id_15;
  end
  wire id_17;
endmodule
module module_1 (
    id_1
);
  output wire id_1;
  wire id_3;
  assign id_2 = 1;
  module_0 modCall_1 ();
  genvar id_4;
  reg id_5;
  always id_2 <= id_5;
endmodule
