

================================================================
== Vitis HLS Report for 'mmult_Pipeline_LOOP3_LOOP4'
================================================================
* Date:           Fri Apr 19 11:04:55 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        mmult
* Solution:       sol-mmult-def (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020i-clg400-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.014 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1191|     1191|  11.910 us|  11.910 us|  1191|  1191|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP3_LOOP4  |     1189|     1189|       167|          1|          1|  1024|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 167


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 167
* Pipeline : 1
  Pipeline-0 : II = 1, D = 167, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.01>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [../src/mmult.cpp:38]   --->   Operation 170 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../src/mmult.cpp:37]   --->   Operation 171 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%indvar_flatten70 = alloca i32 1"   --->   Operation 172 'alloca' 'indvar_flatten70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%Abuf_15_load_11 = alloca i32 1"   --->   Operation 173 'alloca' 'Abuf_15_load_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%Abuf_15_load3 = alloca i32 1"   --->   Operation 174 'alloca' 'Abuf_15_load3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%Abuf_14_load_15 = alloca i32 1"   --->   Operation 175 'alloca' 'Abuf_14_load_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%Abuf_14_load7 = alloca i32 1"   --->   Operation 176 'alloca' 'Abuf_14_load7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%Abuf_13_load_19 = alloca i32 1"   --->   Operation 177 'alloca' 'Abuf_13_load_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%Abuf_13_load11 = alloca i32 1"   --->   Operation 178 'alloca' 'Abuf_13_load11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%Abuf_12_load_113 = alloca i32 1"   --->   Operation 179 'alloca' 'Abuf_12_load_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%Abuf_12_load15 = alloca i32 1"   --->   Operation 180 'alloca' 'Abuf_12_load15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%Abuf_11_load_117 = alloca i32 1"   --->   Operation 181 'alloca' 'Abuf_11_load_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%Abuf_11_load19 = alloca i32 1"   --->   Operation 182 'alloca' 'Abuf_11_load19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%Abuf_10_load_121 = alloca i32 1"   --->   Operation 183 'alloca' 'Abuf_10_load_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%Abuf_10_load23 = alloca i32 1"   --->   Operation 184 'alloca' 'Abuf_10_load23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%Abuf_9_load_125 = alloca i32 1"   --->   Operation 185 'alloca' 'Abuf_9_load_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%Abuf_9_load27 = alloca i32 1"   --->   Operation 186 'alloca' 'Abuf_9_load27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%Abuf_8_load_129 = alloca i32 1"   --->   Operation 187 'alloca' 'Abuf_8_load_129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%Abuf_8_load31 = alloca i32 1"   --->   Operation 188 'alloca' 'Abuf_8_load31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%Abuf_7_load_133 = alloca i32 1"   --->   Operation 189 'alloca' 'Abuf_7_load_133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%Abuf_7_load35 = alloca i32 1"   --->   Operation 190 'alloca' 'Abuf_7_load35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%Abuf_6_load_137 = alloca i32 1"   --->   Operation 191 'alloca' 'Abuf_6_load_137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%Abuf_6_load39 = alloca i32 1"   --->   Operation 192 'alloca' 'Abuf_6_load39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%Abuf_5_load_141 = alloca i32 1"   --->   Operation 193 'alloca' 'Abuf_5_load_141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%Abuf_5_load43 = alloca i32 1"   --->   Operation 194 'alloca' 'Abuf_5_load43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%Abuf_4_load_145 = alloca i32 1"   --->   Operation 195 'alloca' 'Abuf_4_load_145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%Abuf_4_load47 = alloca i32 1"   --->   Operation 196 'alloca' 'Abuf_4_load47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%Abuf_3_load_149 = alloca i32 1"   --->   Operation 197 'alloca' 'Abuf_3_load_149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%Abuf_3_load51 = alloca i32 1"   --->   Operation 198 'alloca' 'Abuf_3_load51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%Abuf_2_load_153 = alloca i32 1"   --->   Operation 199 'alloca' 'Abuf_2_load_153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%Abuf_2_load55 = alloca i32 1"   --->   Operation 200 'alloca' 'Abuf_2_load55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%Abuf_1_load_157 = alloca i32 1"   --->   Operation 201 'alloca' 'Abuf_1_load_157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%Abuf_1_load59 = alloca i32 1"   --->   Operation 202 'alloca' 'Abuf_1_load59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%Abuf_load_161 = alloca i32 1"   --->   Operation 203 'alloca' 'Abuf_load_161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%Abuf_load63 = alloca i32 1"   --->   Operation 204 'alloca' 'Abuf_load63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%sext_ln37_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln37"   --->   Operation 205 'read' 'sext_ln37_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%sext_ln37_cast = sext i62 %sext_ln37_read"   --->   Operation 206 'sext' 'sext_ln37_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_4, void @empty_10, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 207 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (1.58ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten70"   --->   Operation 208 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 209 [1/1] (1.58ns)   --->   "%store_ln37 = store i6 0, i6 %i" [../src/mmult.cpp:37]   --->   Operation 209 'store' 'store_ln37' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 210 [1/1] (1.58ns)   --->   "%store_ln38 = store i6 0, i6 %j" [../src/mmult.cpp:38]   --->   Operation 210 'store' 'store_ln38' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 211 [1/1] (1.58ns)   --->   "%br_ln0 = br void %LOOP5"   --->   Operation 211 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%first_iter_1 = phi i1 1, void %newFuncRoot, i1 0, void %LOOP5.split"   --->   Operation 212 'phi' 'first_iter_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%indvar_flatten70_load = load i11 %indvar_flatten70" [../src/mmult.cpp:37]   --->   Operation 213 'load' 'indvar_flatten70_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C"   --->   Operation 214 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (1.63ns)   --->   "%icmp_ln37 = icmp_eq  i11 %indvar_flatten70_load, i11 1024" [../src/mmult.cpp:37]   --->   Operation 215 'icmp' 'icmp_ln37' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 216 [1/1] (1.63ns)   --->   "%add_ln37_1 = add i11 %indvar_flatten70_load, i11 1" [../src/mmult.cpp:37]   --->   Operation 216 'add' 'add_ln37_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%br_ln37 = br i1 %icmp_ln37, void %for.inc54, void %for.end56.exitStub" [../src/mmult.cpp:37]   --->   Operation 217 'br' 'br_ln37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%j_load = load i6 %j" [../src/mmult.cpp:38]   --->   Operation 218 'load' 'j_load' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%i_load = load i6 %i" [../src/mmult.cpp:37]   --->   Operation 219 'load' 'i_load' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (1.82ns)   --->   "%add_ln37 = add i6 %i_load, i6 1" [../src/mmult.cpp:37]   --->   Operation 220 'add' 'add_ln37' <Predicate = (!icmp_ln37)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 221 [1/1] (1.82ns)   --->   "%icmp_ln38 = icmp_eq  i6 %j_load, i6 32" [../src/mmult.cpp:38]   --->   Operation 221 'icmp' 'icmp_ln38' <Predicate = (!icmp_ln37)> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 222 [1/1] (0.97ns)   --->   "%or_ln37 = or i1 %icmp_ln38, i1 %first_iter_1" [../src/mmult.cpp:37]   --->   Operation 222 'or' 'or_ln37' <Predicate = (!icmp_ln37)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 223 [1/1] (1.18ns)   --->   "%select_ln37 = select i1 %icmp_ln38, i6 0, i6 %j_load" [../src/mmult.cpp:37]   --->   Operation 223 'select' 'select_ln37' <Predicate = (!icmp_ln37)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 224 [1/1] (1.18ns)   --->   "%select_ln37_1 = select i1 %icmp_ln38, i6 %add_ln37, i6 %i_load" [../src/mmult.cpp:37]   --->   Operation 224 'select' 'select_ln37_1' <Predicate = (!icmp_ln37)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%shl_ln42 = shl i6 %select_ln37_1, i6 1" [../src/mmult.cpp:42]   --->   Operation 225 'shl' 'shl_ln42' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i6 %shl_ln42" [../src/mmult.cpp:42]   --->   Operation 226 'zext' 'zext_ln42' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%Abuf_addr = getelementptr i32 %Abuf, i64 0, i64 %zext_ln42" [../src/mmult.cpp:42]   --->   Operation 227 'getelementptr' 'Abuf_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %or_ln37, void %LOOP5.split, void %for.first.iter.LOOP5" [../src/mmult.cpp:38]   --->   Operation 228 'br' 'br_ln38' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_1 : Operation 229 [2/2] (3.25ns)   --->   "%Abuf_load = load i6 %Abuf_addr" [../src/mmult.cpp:42]   --->   Operation 229 'load' 'Abuf_load' <Predicate = (!icmp_ln37 & or_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i6 %select_ln37" [../src/mmult.cpp:38]   --->   Operation 230 'zext' 'zext_ln38' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%Bbuf_addr = getelementptr i32 %Bbuf, i64 0, i64 %zext_ln38" [../src/mmult.cpp:42]   --->   Operation 231 'getelementptr' 'Bbuf_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_1 : Operation 232 [2/2] (3.25ns)   --->   "%Bbuf_load = load i6 %Bbuf_addr" [../src/mmult.cpp:42]   --->   Operation 232 'load' 'Bbuf_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 233 [1/1] (1.82ns)   --->   "%add_ln38 = add i6 %select_ln37, i6 1" [../src/mmult.cpp:38]   --->   Operation 233 'add' 'add_ln38' <Predicate = (!icmp_ln37)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 234 [1/1] (1.58ns)   --->   "%store_ln37 = store i11 %add_ln37_1, i11 %indvar_flatten70" [../src/mmult.cpp:37]   --->   Operation 234 'store' 'store_ln37' <Predicate = (!icmp_ln37)> <Delay = 1.58>
ST_1 : Operation 235 [1/1] (1.58ns)   --->   "%store_ln37 = store i6 %select_ln37_1, i6 %i" [../src/mmult.cpp:37]   --->   Operation 235 'store' 'store_ln37' <Predicate = (!icmp_ln37)> <Delay = 1.58>
ST_1 : Operation 236 [1/1] (1.58ns)   --->   "%store_ln38 = store i6 %add_ln38, i6 %j" [../src/mmult.cpp:38]   --->   Operation 236 'store' 'store_ln38' <Predicate = (!icmp_ln37)> <Delay = 1.58>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%br_ln38 = br void %LOOP5" [../src/mmult.cpp:38]   --->   Operation 237 'br' 'br_ln38' <Predicate = (!icmp_ln37)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 238 [1/2] (3.25ns)   --->   "%Abuf_load = load i6 %Abuf_addr" [../src/mmult.cpp:42]   --->   Operation 238 'load' 'Abuf_load' <Predicate = (or_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 239 [1/1] (0.00ns)   --->   "%store_ln42 = store i32 %Abuf_load, i32 %Abuf_load63" [../src/mmult.cpp:42]   --->   Operation 239 'store' 'store_ln42' <Predicate = (or_ln37)> <Delay = 0.00>
ST_2 : Operation 240 [1/2] (3.25ns)   --->   "%Bbuf_load = load i6 %Bbuf_addr" [../src/mmult.cpp:42]   --->   Operation 240 'load' 'Bbuf_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 3 <SV = 2> <Delay = 5.70>
ST_3 : Operation 241 [1/1] (0.00ns)   --->   "%Abuf_load_3 = load i32 %Abuf_load63" [../src/mmult.cpp:42]   --->   Operation 241 'load' 'Abuf_load_3' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 242 [4/4] (5.70ns)   --->   "%term = fmul i32 %Abuf_load_3, i32 %Bbuf_load" [../src/mmult.cpp:42]   --->   Operation 242 'fmul' 'term' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.70>
ST_4 : Operation 243 [3/4] (5.70ns)   --->   "%term = fmul i32 %Abuf_load_3, i32 %Bbuf_load" [../src/mmult.cpp:42]   --->   Operation 243 'fmul' 'term' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 244 [2/4] (5.70ns)   --->   "%term = fmul i32 %Abuf_load_3, i32 %Bbuf_load" [../src/mmult.cpp:42]   --->   Operation 244 'fmul' 'term' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_4 = or i6 %shl_ln42, i6 1" [../src/mmult.cpp:42]   --->   Operation 245 'or' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 246 [1/1] (0.00ns)   --->   "%tmp_4_cast = zext i6 %tmp_4" [../src/mmult.cpp:42]   --->   Operation 246 'zext' 'tmp_4_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 247 [1/1] (0.00ns)   --->   "%Abuf_addr_1 = getelementptr i32 %Abuf, i64 0, i64 %tmp_4_cast" [../src/mmult.cpp:42]   --->   Operation 247 'getelementptr' 'Abuf_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 248 [2/2] (3.25ns)   --->   "%Abuf_load_1 = load i6 %Abuf_addr_1" [../src/mmult.cpp:42]   --->   Operation 248 'load' 'Abuf_load_1' <Predicate = (or_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 249 [1/1] (0.97ns)   --->   "%xor_ln42 = xor i6 %select_ln37, i6 32" [../src/mmult.cpp:42]   --->   Operation 249 'xor' 'xor_ln42' <Predicate = (!icmp_ln37)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 250 [1/1] (0.00ns)   --->   "%zext_ln42_1 = zext i6 %xor_ln42" [../src/mmult.cpp:42]   --->   Operation 250 'zext' 'zext_ln42_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_6 : Operation 251 [1/1] (0.00ns)   --->   "%Bbuf_addr_1 = getelementptr i32 %Bbuf, i64 0, i64 %zext_ln42_1" [../src/mmult.cpp:42]   --->   Operation 251 'getelementptr' 'Bbuf_addr_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_6 : Operation 252 [1/4] (5.70ns)   --->   "%term = fmul i32 %Abuf_load_3, i32 %Bbuf_load" [../src/mmult.cpp:42]   --->   Operation 252 'fmul' 'term' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 253 [2/2] (3.25ns)   --->   "%Bbuf_load_1 = load i6 %Bbuf_addr_1" [../src/mmult.cpp:42]   --->   Operation 253 'load' 'Bbuf_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 254 [1/2] (3.25ns)   --->   "%Abuf_load_1 = load i6 %Abuf_addr_1" [../src/mmult.cpp:42]   --->   Operation 254 'load' 'Abuf_load_1' <Predicate = (or_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_7 : Operation 255 [1/1] (0.00ns)   --->   "%store_ln42 = store i32 %Abuf_load_1, i32 %Abuf_load_161" [../src/mmult.cpp:42]   --->   Operation 255 'store' 'store_ln42' <Predicate = (or_ln37)> <Delay = 0.00>
ST_7 : Operation 256 [5/5] (7.25ns)   --->   "%result = fadd i32 %term, i32 0" [../src/mmult.cpp:43]   --->   Operation 256 'fadd' 'result' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 257 [1/2] (3.25ns)   --->   "%Bbuf_load_1 = load i6 %Bbuf_addr_1" [../src/mmult.cpp:42]   --->   Operation 257 'load' 'Bbuf_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 258 [1/1] (0.00ns)   --->   "%Abuf_load_2 = load i32 %Abuf_load_161" [../src/mmult.cpp:42]   --->   Operation 258 'load' 'Abuf_load_2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_8 : Operation 259 [4/5] (7.25ns)   --->   "%result = fadd i32 %term, i32 0" [../src/mmult.cpp:43]   --->   Operation 259 'fadd' 'result' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 260 [4/4] (5.70ns)   --->   "%term_1 = fmul i32 %Abuf_load_2, i32 %Bbuf_load_1" [../src/mmult.cpp:42]   --->   Operation 260 'fmul' 'term_1' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 261 [3/5] (7.25ns)   --->   "%result = fadd i32 %term, i32 0" [../src/mmult.cpp:43]   --->   Operation 261 'fadd' 'result' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 262 [3/4] (5.70ns)   --->   "%term_1 = fmul i32 %Abuf_load_2, i32 %Bbuf_load_1" [../src/mmult.cpp:42]   --->   Operation 262 'fmul' 'term_1' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 263 [2/5] (7.25ns)   --->   "%result = fadd i32 %term, i32 0" [../src/mmult.cpp:43]   --->   Operation 263 'fadd' 'result' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 264 [2/4] (5.70ns)   --->   "%term_1 = fmul i32 %Abuf_load_2, i32 %Bbuf_load_1" [../src/mmult.cpp:42]   --->   Operation 264 'fmul' 'term_1' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 265 [1/1] (0.00ns)   --->   "%Abuf_1_addr = getelementptr i32 %Abuf_1, i64 0, i64 %zext_ln42" [../src/mmult.cpp:42]   --->   Operation 265 'getelementptr' 'Abuf_1_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 266 [2/2] (3.25ns)   --->   "%Abuf_1_load = load i6 %Abuf_1_addr" [../src/mmult.cpp:42]   --->   Operation 266 'load' 'Abuf_1_load' <Predicate = (or_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 267 [1/1] (0.00ns)   --->   "%Bbuf_1_addr = getelementptr i32 %Bbuf_1, i64 0, i64 %zext_ln38" [../src/mmult.cpp:42]   --->   Operation 267 'getelementptr' 'Bbuf_1_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_11 : Operation 268 [1/5] (7.25ns)   --->   "%result = fadd i32 %term, i32 0" [../src/mmult.cpp:43]   --->   Operation 268 'fadd' 'result' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 269 [1/4] (5.70ns)   --->   "%term_1 = fmul i32 %Abuf_load_2, i32 %Bbuf_load_1" [../src/mmult.cpp:42]   --->   Operation 269 'fmul' 'term_1' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 270 [2/2] (3.25ns)   --->   "%Bbuf_1_load = load i6 %Bbuf_1_addr" [../src/mmult.cpp:42]   --->   Operation 270 'load' 'Bbuf_1_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 271 [1/2] (3.25ns)   --->   "%Abuf_1_load = load i6 %Abuf_1_addr" [../src/mmult.cpp:42]   --->   Operation 271 'load' 'Abuf_1_load' <Predicate = (or_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 272 [1/1] (0.00ns)   --->   "%store_ln42 = store i32 %Abuf_1_load, i32 %Abuf_1_load59" [../src/mmult.cpp:42]   --->   Operation 272 'store' 'store_ln42' <Predicate = (or_ln37)> <Delay = 0.00>
ST_12 : Operation 273 [5/5] (7.25ns)   --->   "%result_1 = fadd i32 %result, i32 %term_1" [../src/mmult.cpp:43]   --->   Operation 273 'fadd' 'result_1' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 274 [1/2] (3.25ns)   --->   "%Bbuf_1_load = load i6 %Bbuf_1_addr" [../src/mmult.cpp:42]   --->   Operation 274 'load' 'Bbuf_1_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 275 [1/1] (0.00ns)   --->   "%Abuf_1_load_3 = load i32 %Abuf_1_load59" [../src/mmult.cpp:42]   --->   Operation 275 'load' 'Abuf_1_load_3' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_13 : Operation 276 [4/5] (7.25ns)   --->   "%result_1 = fadd i32 %result, i32 %term_1" [../src/mmult.cpp:43]   --->   Operation 276 'fadd' 'result_1' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 277 [4/4] (5.70ns)   --->   "%term_2 = fmul i32 %Abuf_1_load_3, i32 %Bbuf_1_load" [../src/mmult.cpp:42]   --->   Operation 277 'fmul' 'term_2' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 278 [3/5] (7.25ns)   --->   "%result_1 = fadd i32 %result, i32 %term_1" [../src/mmult.cpp:43]   --->   Operation 278 'fadd' 'result_1' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 279 [3/4] (5.70ns)   --->   "%term_2 = fmul i32 %Abuf_1_load_3, i32 %Bbuf_1_load" [../src/mmult.cpp:42]   --->   Operation 279 'fmul' 'term_2' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 280 [2/5] (7.25ns)   --->   "%result_1 = fadd i32 %result, i32 %term_1" [../src/mmult.cpp:43]   --->   Operation 280 'fadd' 'result_1' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 281 [2/4] (5.70ns)   --->   "%term_2 = fmul i32 %Abuf_1_load_3, i32 %Bbuf_1_load" [../src/mmult.cpp:42]   --->   Operation 281 'fmul' 'term_2' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 282 [1/1] (0.00ns)   --->   "%Abuf_1_addr_1 = getelementptr i32 %Abuf_1, i64 0, i64 %tmp_4_cast" [../src/mmult.cpp:42]   --->   Operation 282 'getelementptr' 'Abuf_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 283 [2/2] (3.25ns)   --->   "%Abuf_1_load_1 = load i6 %Abuf_1_addr_1" [../src/mmult.cpp:42]   --->   Operation 283 'load' 'Abuf_1_load_1' <Predicate = (or_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_16 : Operation 284 [1/1] (0.00ns)   --->   "%Bbuf_1_addr_1 = getelementptr i32 %Bbuf_1, i64 0, i64 %zext_ln42_1" [../src/mmult.cpp:42]   --->   Operation 284 'getelementptr' 'Bbuf_1_addr_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_16 : Operation 285 [1/5] (7.25ns)   --->   "%result_1 = fadd i32 %result, i32 %term_1" [../src/mmult.cpp:43]   --->   Operation 285 'fadd' 'result_1' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 286 [1/4] (5.70ns)   --->   "%term_2 = fmul i32 %Abuf_1_load_3, i32 %Bbuf_1_load" [../src/mmult.cpp:42]   --->   Operation 286 'fmul' 'term_2' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 287 [2/2] (3.25ns)   --->   "%Bbuf_1_load_1 = load i6 %Bbuf_1_addr_1" [../src/mmult.cpp:42]   --->   Operation 287 'load' 'Bbuf_1_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 17 <SV = 16> <Delay = 7.25>
ST_17 : Operation 288 [1/2] (3.25ns)   --->   "%Abuf_1_load_1 = load i6 %Abuf_1_addr_1" [../src/mmult.cpp:42]   --->   Operation 288 'load' 'Abuf_1_load_1' <Predicate = (or_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_17 : Operation 289 [1/1] (0.00ns)   --->   "%store_ln42 = store i32 %Abuf_1_load_1, i32 %Abuf_1_load_157" [../src/mmult.cpp:42]   --->   Operation 289 'store' 'store_ln42' <Predicate = (or_ln37)> <Delay = 0.00>
ST_17 : Operation 290 [5/5] (7.25ns)   --->   "%result_2 = fadd i32 %result_1, i32 %term_2" [../src/mmult.cpp:43]   --->   Operation 290 'fadd' 'result_2' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 291 [1/2] (3.25ns)   --->   "%Bbuf_1_load_1 = load i6 %Bbuf_1_addr_1" [../src/mmult.cpp:42]   --->   Operation 291 'load' 'Bbuf_1_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 18 <SV = 17> <Delay = 7.25>
ST_18 : Operation 292 [1/1] (0.00ns)   --->   "%Abuf_1_load_2 = load i32 %Abuf_1_load_157" [../src/mmult.cpp:42]   --->   Operation 292 'load' 'Abuf_1_load_2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_18 : Operation 293 [4/5] (7.25ns)   --->   "%result_2 = fadd i32 %result_1, i32 %term_2" [../src/mmult.cpp:43]   --->   Operation 293 'fadd' 'result_2' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 294 [4/4] (5.70ns)   --->   "%term_3 = fmul i32 %Abuf_1_load_2, i32 %Bbuf_1_load_1" [../src/mmult.cpp:42]   --->   Operation 294 'fmul' 'term_3' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.25>
ST_19 : Operation 295 [3/5] (7.25ns)   --->   "%result_2 = fadd i32 %result_1, i32 %term_2" [../src/mmult.cpp:43]   --->   Operation 295 'fadd' 'result_2' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 296 [3/4] (5.70ns)   --->   "%term_3 = fmul i32 %Abuf_1_load_2, i32 %Bbuf_1_load_1" [../src/mmult.cpp:42]   --->   Operation 296 'fmul' 'term_3' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.25>
ST_20 : Operation 297 [2/5] (7.25ns)   --->   "%result_2 = fadd i32 %result_1, i32 %term_2" [../src/mmult.cpp:43]   --->   Operation 297 'fadd' 'result_2' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 298 [2/4] (5.70ns)   --->   "%term_3 = fmul i32 %Abuf_1_load_2, i32 %Bbuf_1_load_1" [../src/mmult.cpp:42]   --->   Operation 298 'fmul' 'term_3' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.25>
ST_21 : Operation 299 [1/1] (0.00ns)   --->   "%Abuf_2_addr = getelementptr i32 %Abuf_2, i64 0, i64 %zext_ln42" [../src/mmult.cpp:42]   --->   Operation 299 'getelementptr' 'Abuf_2_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 300 [2/2] (3.25ns)   --->   "%Abuf_2_load = load i6 %Abuf_2_addr" [../src/mmult.cpp:42]   --->   Operation 300 'load' 'Abuf_2_load' <Predicate = (or_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_21 : Operation 301 [1/1] (0.00ns)   --->   "%Bbuf_2_addr = getelementptr i32 %Bbuf_2, i64 0, i64 %zext_ln38" [../src/mmult.cpp:42]   --->   Operation 301 'getelementptr' 'Bbuf_2_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_21 : Operation 302 [1/5] (7.25ns)   --->   "%result_2 = fadd i32 %result_1, i32 %term_2" [../src/mmult.cpp:43]   --->   Operation 302 'fadd' 'result_2' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 303 [1/4] (5.70ns)   --->   "%term_3 = fmul i32 %Abuf_1_load_2, i32 %Bbuf_1_load_1" [../src/mmult.cpp:42]   --->   Operation 303 'fmul' 'term_3' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 304 [2/2] (3.25ns)   --->   "%Bbuf_2_load = load i6 %Bbuf_2_addr" [../src/mmult.cpp:42]   --->   Operation 304 'load' 'Bbuf_2_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 22 <SV = 21> <Delay = 7.25>
ST_22 : Operation 305 [1/2] (3.25ns)   --->   "%Abuf_2_load = load i6 %Abuf_2_addr" [../src/mmult.cpp:42]   --->   Operation 305 'load' 'Abuf_2_load' <Predicate = (or_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_22 : Operation 306 [1/1] (0.00ns)   --->   "%store_ln42 = store i32 %Abuf_2_load, i32 %Abuf_2_load55" [../src/mmult.cpp:42]   --->   Operation 306 'store' 'store_ln42' <Predicate = (or_ln37)> <Delay = 0.00>
ST_22 : Operation 307 [5/5] (7.25ns)   --->   "%result_3 = fadd i32 %result_2, i32 %term_3" [../src/mmult.cpp:43]   --->   Operation 307 'fadd' 'result_3' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 308 [1/2] (3.25ns)   --->   "%Bbuf_2_load = load i6 %Bbuf_2_addr" [../src/mmult.cpp:42]   --->   Operation 308 'load' 'Bbuf_2_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 23 <SV = 22> <Delay = 7.25>
ST_23 : Operation 309 [1/1] (0.00ns)   --->   "%Abuf_2_load_3 = load i32 %Abuf_2_load55" [../src/mmult.cpp:42]   --->   Operation 309 'load' 'Abuf_2_load_3' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_23 : Operation 310 [4/5] (7.25ns)   --->   "%result_3 = fadd i32 %result_2, i32 %term_3" [../src/mmult.cpp:43]   --->   Operation 310 'fadd' 'result_3' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 311 [4/4] (5.70ns)   --->   "%term_4 = fmul i32 %Abuf_2_load_3, i32 %Bbuf_2_load" [../src/mmult.cpp:42]   --->   Operation 311 'fmul' 'term_4' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.25>
ST_24 : Operation 312 [3/5] (7.25ns)   --->   "%result_3 = fadd i32 %result_2, i32 %term_3" [../src/mmult.cpp:43]   --->   Operation 312 'fadd' 'result_3' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 313 [3/4] (5.70ns)   --->   "%term_4 = fmul i32 %Abuf_2_load_3, i32 %Bbuf_2_load" [../src/mmult.cpp:42]   --->   Operation 313 'fmul' 'term_4' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.25>
ST_25 : Operation 314 [2/5] (7.25ns)   --->   "%result_3 = fadd i32 %result_2, i32 %term_3" [../src/mmult.cpp:43]   --->   Operation 314 'fadd' 'result_3' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 315 [2/4] (5.70ns)   --->   "%term_4 = fmul i32 %Abuf_2_load_3, i32 %Bbuf_2_load" [../src/mmult.cpp:42]   --->   Operation 315 'fmul' 'term_4' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.25>
ST_26 : Operation 316 [1/1] (0.00ns)   --->   "%Abuf_2_addr_1 = getelementptr i32 %Abuf_2, i64 0, i64 %tmp_4_cast" [../src/mmult.cpp:42]   --->   Operation 316 'getelementptr' 'Abuf_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 317 [2/2] (3.25ns)   --->   "%Abuf_2_load_1 = load i6 %Abuf_2_addr_1" [../src/mmult.cpp:42]   --->   Operation 317 'load' 'Abuf_2_load_1' <Predicate = (or_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_26 : Operation 318 [1/1] (0.00ns)   --->   "%Bbuf_2_addr_1 = getelementptr i32 %Bbuf_2, i64 0, i64 %zext_ln42_1" [../src/mmult.cpp:42]   --->   Operation 318 'getelementptr' 'Bbuf_2_addr_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_26 : Operation 319 [1/5] (7.25ns)   --->   "%result_3 = fadd i32 %result_2, i32 %term_3" [../src/mmult.cpp:43]   --->   Operation 319 'fadd' 'result_3' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 320 [1/4] (5.70ns)   --->   "%term_4 = fmul i32 %Abuf_2_load_3, i32 %Bbuf_2_load" [../src/mmult.cpp:42]   --->   Operation 320 'fmul' 'term_4' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 321 [2/2] (3.25ns)   --->   "%Bbuf_2_load_1 = load i6 %Bbuf_2_addr_1" [../src/mmult.cpp:42]   --->   Operation 321 'load' 'Bbuf_2_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 27 <SV = 26> <Delay = 7.25>
ST_27 : Operation 322 [1/2] (3.25ns)   --->   "%Abuf_2_load_1 = load i6 %Abuf_2_addr_1" [../src/mmult.cpp:42]   --->   Operation 322 'load' 'Abuf_2_load_1' <Predicate = (or_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_27 : Operation 323 [1/1] (0.00ns)   --->   "%store_ln42 = store i32 %Abuf_2_load_1, i32 %Abuf_2_load_153" [../src/mmult.cpp:42]   --->   Operation 323 'store' 'store_ln42' <Predicate = (or_ln37)> <Delay = 0.00>
ST_27 : Operation 324 [5/5] (7.25ns)   --->   "%result_4 = fadd i32 %result_3, i32 %term_4" [../src/mmult.cpp:43]   --->   Operation 324 'fadd' 'result_4' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 325 [1/2] (3.25ns)   --->   "%Bbuf_2_load_1 = load i6 %Bbuf_2_addr_1" [../src/mmult.cpp:42]   --->   Operation 325 'load' 'Bbuf_2_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 28 <SV = 27> <Delay = 7.25>
ST_28 : Operation 326 [1/1] (0.00ns)   --->   "%Abuf_2_load_2 = load i32 %Abuf_2_load_153" [../src/mmult.cpp:42]   --->   Operation 326 'load' 'Abuf_2_load_2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_28 : Operation 327 [4/5] (7.25ns)   --->   "%result_4 = fadd i32 %result_3, i32 %term_4" [../src/mmult.cpp:43]   --->   Operation 327 'fadd' 'result_4' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 328 [4/4] (5.70ns)   --->   "%term_5 = fmul i32 %Abuf_2_load_2, i32 %Bbuf_2_load_1" [../src/mmult.cpp:42]   --->   Operation 328 'fmul' 'term_5' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.25>
ST_29 : Operation 329 [3/5] (7.25ns)   --->   "%result_4 = fadd i32 %result_3, i32 %term_4" [../src/mmult.cpp:43]   --->   Operation 329 'fadd' 'result_4' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 330 [3/4] (5.70ns)   --->   "%term_5 = fmul i32 %Abuf_2_load_2, i32 %Bbuf_2_load_1" [../src/mmult.cpp:42]   --->   Operation 330 'fmul' 'term_5' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.25>
ST_30 : Operation 331 [2/5] (7.25ns)   --->   "%result_4 = fadd i32 %result_3, i32 %term_4" [../src/mmult.cpp:43]   --->   Operation 331 'fadd' 'result_4' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 332 [2/4] (5.70ns)   --->   "%term_5 = fmul i32 %Abuf_2_load_2, i32 %Bbuf_2_load_1" [../src/mmult.cpp:42]   --->   Operation 332 'fmul' 'term_5' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.25>
ST_31 : Operation 333 [1/1] (0.00ns)   --->   "%Abuf_3_addr = getelementptr i32 %Abuf_3, i64 0, i64 %zext_ln42" [../src/mmult.cpp:42]   --->   Operation 333 'getelementptr' 'Abuf_3_addr' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 334 [2/2] (3.25ns)   --->   "%Abuf_3_load = load i6 %Abuf_3_addr" [../src/mmult.cpp:42]   --->   Operation 334 'load' 'Abuf_3_load' <Predicate = (or_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_31 : Operation 335 [1/1] (0.00ns)   --->   "%Bbuf_3_addr = getelementptr i32 %Bbuf_3, i64 0, i64 %zext_ln38" [../src/mmult.cpp:42]   --->   Operation 335 'getelementptr' 'Bbuf_3_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_31 : Operation 336 [1/5] (7.25ns)   --->   "%result_4 = fadd i32 %result_3, i32 %term_4" [../src/mmult.cpp:43]   --->   Operation 336 'fadd' 'result_4' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 337 [1/4] (5.70ns)   --->   "%term_5 = fmul i32 %Abuf_2_load_2, i32 %Bbuf_2_load_1" [../src/mmult.cpp:42]   --->   Operation 337 'fmul' 'term_5' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 338 [2/2] (3.25ns)   --->   "%Bbuf_3_load = load i6 %Bbuf_3_addr" [../src/mmult.cpp:42]   --->   Operation 338 'load' 'Bbuf_3_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 32 <SV = 31> <Delay = 7.25>
ST_32 : Operation 339 [1/2] (3.25ns)   --->   "%Abuf_3_load = load i6 %Abuf_3_addr" [../src/mmult.cpp:42]   --->   Operation 339 'load' 'Abuf_3_load' <Predicate = (or_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_32 : Operation 340 [1/1] (0.00ns)   --->   "%store_ln42 = store i32 %Abuf_3_load, i32 %Abuf_3_load51" [../src/mmult.cpp:42]   --->   Operation 340 'store' 'store_ln42' <Predicate = (or_ln37)> <Delay = 0.00>
ST_32 : Operation 341 [5/5] (7.25ns)   --->   "%result_5 = fadd i32 %result_4, i32 %term_5" [../src/mmult.cpp:43]   --->   Operation 341 'fadd' 'result_5' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 342 [1/2] (3.25ns)   --->   "%Bbuf_3_load = load i6 %Bbuf_3_addr" [../src/mmult.cpp:42]   --->   Operation 342 'load' 'Bbuf_3_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 33 <SV = 32> <Delay = 7.25>
ST_33 : Operation 343 [1/1] (0.00ns)   --->   "%Abuf_3_load_3 = load i32 %Abuf_3_load51" [../src/mmult.cpp:42]   --->   Operation 343 'load' 'Abuf_3_load_3' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_33 : Operation 344 [4/5] (7.25ns)   --->   "%result_5 = fadd i32 %result_4, i32 %term_5" [../src/mmult.cpp:43]   --->   Operation 344 'fadd' 'result_5' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 345 [4/4] (5.70ns)   --->   "%term_6 = fmul i32 %Abuf_3_load_3, i32 %Bbuf_3_load" [../src/mmult.cpp:42]   --->   Operation 345 'fmul' 'term_6' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 7.25>
ST_34 : Operation 346 [3/5] (7.25ns)   --->   "%result_5 = fadd i32 %result_4, i32 %term_5" [../src/mmult.cpp:43]   --->   Operation 346 'fadd' 'result_5' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 347 [3/4] (5.70ns)   --->   "%term_6 = fmul i32 %Abuf_3_load_3, i32 %Bbuf_3_load" [../src/mmult.cpp:42]   --->   Operation 347 'fmul' 'term_6' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 7.25>
ST_35 : Operation 348 [2/5] (7.25ns)   --->   "%result_5 = fadd i32 %result_4, i32 %term_5" [../src/mmult.cpp:43]   --->   Operation 348 'fadd' 'result_5' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 349 [2/4] (5.70ns)   --->   "%term_6 = fmul i32 %Abuf_3_load_3, i32 %Bbuf_3_load" [../src/mmult.cpp:42]   --->   Operation 349 'fmul' 'term_6' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 7.25>
ST_36 : Operation 350 [1/1] (0.00ns)   --->   "%Abuf_3_addr_1 = getelementptr i32 %Abuf_3, i64 0, i64 %tmp_4_cast" [../src/mmult.cpp:42]   --->   Operation 350 'getelementptr' 'Abuf_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 351 [2/2] (3.25ns)   --->   "%Abuf_3_load_1 = load i6 %Abuf_3_addr_1" [../src/mmult.cpp:42]   --->   Operation 351 'load' 'Abuf_3_load_1' <Predicate = (or_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_36 : Operation 352 [1/1] (0.00ns)   --->   "%Bbuf_3_addr_1 = getelementptr i32 %Bbuf_3, i64 0, i64 %zext_ln42_1" [../src/mmult.cpp:42]   --->   Operation 352 'getelementptr' 'Bbuf_3_addr_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_36 : Operation 353 [1/5] (7.25ns)   --->   "%result_5 = fadd i32 %result_4, i32 %term_5" [../src/mmult.cpp:43]   --->   Operation 353 'fadd' 'result_5' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 354 [1/4] (5.70ns)   --->   "%term_6 = fmul i32 %Abuf_3_load_3, i32 %Bbuf_3_load" [../src/mmult.cpp:42]   --->   Operation 354 'fmul' 'term_6' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 355 [2/2] (3.25ns)   --->   "%Bbuf_3_load_1 = load i6 %Bbuf_3_addr_1" [../src/mmult.cpp:42]   --->   Operation 355 'load' 'Bbuf_3_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 37 <SV = 36> <Delay = 7.25>
ST_37 : Operation 356 [1/2] (3.25ns)   --->   "%Abuf_3_load_1 = load i6 %Abuf_3_addr_1" [../src/mmult.cpp:42]   --->   Operation 356 'load' 'Abuf_3_load_1' <Predicate = (or_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_37 : Operation 357 [1/1] (0.00ns)   --->   "%store_ln42 = store i32 %Abuf_3_load_1, i32 %Abuf_3_load_149" [../src/mmult.cpp:42]   --->   Operation 357 'store' 'store_ln42' <Predicate = (or_ln37)> <Delay = 0.00>
ST_37 : Operation 358 [5/5] (7.25ns)   --->   "%result_6 = fadd i32 %result_5, i32 %term_6" [../src/mmult.cpp:43]   --->   Operation 358 'fadd' 'result_6' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 359 [1/2] (3.25ns)   --->   "%Bbuf_3_load_1 = load i6 %Bbuf_3_addr_1" [../src/mmult.cpp:42]   --->   Operation 359 'load' 'Bbuf_3_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 38 <SV = 37> <Delay = 7.25>
ST_38 : Operation 360 [1/1] (0.00ns)   --->   "%Abuf_3_load_2 = load i32 %Abuf_3_load_149" [../src/mmult.cpp:42]   --->   Operation 360 'load' 'Abuf_3_load_2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_38 : Operation 361 [4/5] (7.25ns)   --->   "%result_6 = fadd i32 %result_5, i32 %term_6" [../src/mmult.cpp:43]   --->   Operation 361 'fadd' 'result_6' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 362 [4/4] (5.70ns)   --->   "%term_7 = fmul i32 %Abuf_3_load_2, i32 %Bbuf_3_load_1" [../src/mmult.cpp:42]   --->   Operation 362 'fmul' 'term_7' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 7.25>
ST_39 : Operation 363 [3/5] (7.25ns)   --->   "%result_6 = fadd i32 %result_5, i32 %term_6" [../src/mmult.cpp:43]   --->   Operation 363 'fadd' 'result_6' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 364 [3/4] (5.70ns)   --->   "%term_7 = fmul i32 %Abuf_3_load_2, i32 %Bbuf_3_load_1" [../src/mmult.cpp:42]   --->   Operation 364 'fmul' 'term_7' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 7.25>
ST_40 : Operation 365 [2/5] (7.25ns)   --->   "%result_6 = fadd i32 %result_5, i32 %term_6" [../src/mmult.cpp:43]   --->   Operation 365 'fadd' 'result_6' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 366 [2/4] (5.70ns)   --->   "%term_7 = fmul i32 %Abuf_3_load_2, i32 %Bbuf_3_load_1" [../src/mmult.cpp:42]   --->   Operation 366 'fmul' 'term_7' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 7.25>
ST_41 : Operation 367 [1/1] (0.00ns)   --->   "%Abuf_4_addr = getelementptr i32 %Abuf_4, i64 0, i64 %zext_ln42" [../src/mmult.cpp:42]   --->   Operation 367 'getelementptr' 'Abuf_4_addr' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 368 [2/2] (3.25ns)   --->   "%Abuf_4_load = load i6 %Abuf_4_addr" [../src/mmult.cpp:42]   --->   Operation 368 'load' 'Abuf_4_load' <Predicate = (or_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_41 : Operation 369 [1/1] (0.00ns)   --->   "%Bbuf_4_addr = getelementptr i32 %Bbuf_4, i64 0, i64 %zext_ln38" [../src/mmult.cpp:42]   --->   Operation 369 'getelementptr' 'Bbuf_4_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_41 : Operation 370 [1/5] (7.25ns)   --->   "%result_6 = fadd i32 %result_5, i32 %term_6" [../src/mmult.cpp:43]   --->   Operation 370 'fadd' 'result_6' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 371 [1/4] (5.70ns)   --->   "%term_7 = fmul i32 %Abuf_3_load_2, i32 %Bbuf_3_load_1" [../src/mmult.cpp:42]   --->   Operation 371 'fmul' 'term_7' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 372 [2/2] (3.25ns)   --->   "%Bbuf_4_load = load i6 %Bbuf_4_addr" [../src/mmult.cpp:42]   --->   Operation 372 'load' 'Bbuf_4_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 42 <SV = 41> <Delay = 7.25>
ST_42 : Operation 373 [1/2] (3.25ns)   --->   "%Abuf_4_load = load i6 %Abuf_4_addr" [../src/mmult.cpp:42]   --->   Operation 373 'load' 'Abuf_4_load' <Predicate = (or_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 374 [1/1] (0.00ns)   --->   "%store_ln42 = store i32 %Abuf_4_load, i32 %Abuf_4_load47" [../src/mmult.cpp:42]   --->   Operation 374 'store' 'store_ln42' <Predicate = (or_ln37)> <Delay = 0.00>
ST_42 : Operation 375 [5/5] (7.25ns)   --->   "%result_7 = fadd i32 %result_6, i32 %term_7" [../src/mmult.cpp:43]   --->   Operation 375 'fadd' 'result_7' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 376 [1/2] (3.25ns)   --->   "%Bbuf_4_load = load i6 %Bbuf_4_addr" [../src/mmult.cpp:42]   --->   Operation 376 'load' 'Bbuf_4_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 43 <SV = 42> <Delay = 7.25>
ST_43 : Operation 377 [1/1] (0.00ns)   --->   "%Abuf_4_load_3 = load i32 %Abuf_4_load47" [../src/mmult.cpp:42]   --->   Operation 377 'load' 'Abuf_4_load_3' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_43 : Operation 378 [4/5] (7.25ns)   --->   "%result_7 = fadd i32 %result_6, i32 %term_7" [../src/mmult.cpp:43]   --->   Operation 378 'fadd' 'result_7' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 379 [4/4] (5.70ns)   --->   "%term_8 = fmul i32 %Abuf_4_load_3, i32 %Bbuf_4_load" [../src/mmult.cpp:42]   --->   Operation 379 'fmul' 'term_8' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 7.25>
ST_44 : Operation 380 [3/5] (7.25ns)   --->   "%result_7 = fadd i32 %result_6, i32 %term_7" [../src/mmult.cpp:43]   --->   Operation 380 'fadd' 'result_7' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 381 [3/4] (5.70ns)   --->   "%term_8 = fmul i32 %Abuf_4_load_3, i32 %Bbuf_4_load" [../src/mmult.cpp:42]   --->   Operation 381 'fmul' 'term_8' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 7.25>
ST_45 : Operation 382 [2/5] (7.25ns)   --->   "%result_7 = fadd i32 %result_6, i32 %term_7" [../src/mmult.cpp:43]   --->   Operation 382 'fadd' 'result_7' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 383 [2/4] (5.70ns)   --->   "%term_8 = fmul i32 %Abuf_4_load_3, i32 %Bbuf_4_load" [../src/mmult.cpp:42]   --->   Operation 383 'fmul' 'term_8' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 7.25>
ST_46 : Operation 384 [1/1] (0.00ns)   --->   "%Abuf_4_addr_1 = getelementptr i32 %Abuf_4, i64 0, i64 %tmp_4_cast" [../src/mmult.cpp:42]   --->   Operation 384 'getelementptr' 'Abuf_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 385 [2/2] (3.25ns)   --->   "%Abuf_4_load_1 = load i6 %Abuf_4_addr_1" [../src/mmult.cpp:42]   --->   Operation 385 'load' 'Abuf_4_load_1' <Predicate = (or_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_46 : Operation 386 [1/1] (0.00ns)   --->   "%Bbuf_4_addr_1 = getelementptr i32 %Bbuf_4, i64 0, i64 %zext_ln42_1" [../src/mmult.cpp:42]   --->   Operation 386 'getelementptr' 'Bbuf_4_addr_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_46 : Operation 387 [1/5] (7.25ns)   --->   "%result_7 = fadd i32 %result_6, i32 %term_7" [../src/mmult.cpp:43]   --->   Operation 387 'fadd' 'result_7' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 388 [1/4] (5.70ns)   --->   "%term_8 = fmul i32 %Abuf_4_load_3, i32 %Bbuf_4_load" [../src/mmult.cpp:42]   --->   Operation 388 'fmul' 'term_8' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 389 [2/2] (3.25ns)   --->   "%Bbuf_4_load_1 = load i6 %Bbuf_4_addr_1" [../src/mmult.cpp:42]   --->   Operation 389 'load' 'Bbuf_4_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 47 <SV = 46> <Delay = 7.25>
ST_47 : Operation 390 [1/2] (3.25ns)   --->   "%Abuf_4_load_1 = load i6 %Abuf_4_addr_1" [../src/mmult.cpp:42]   --->   Operation 390 'load' 'Abuf_4_load_1' <Predicate = (or_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_47 : Operation 391 [1/1] (0.00ns)   --->   "%store_ln42 = store i32 %Abuf_4_load_1, i32 %Abuf_4_load_145" [../src/mmult.cpp:42]   --->   Operation 391 'store' 'store_ln42' <Predicate = (or_ln37)> <Delay = 0.00>
ST_47 : Operation 392 [5/5] (7.25ns)   --->   "%result_8 = fadd i32 %result_7, i32 %term_8" [../src/mmult.cpp:43]   --->   Operation 392 'fadd' 'result_8' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 393 [1/2] (3.25ns)   --->   "%Bbuf_4_load_1 = load i6 %Bbuf_4_addr_1" [../src/mmult.cpp:42]   --->   Operation 393 'load' 'Bbuf_4_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 48 <SV = 47> <Delay = 7.25>
ST_48 : Operation 394 [1/1] (0.00ns)   --->   "%Abuf_4_load_2 = load i32 %Abuf_4_load_145" [../src/mmult.cpp:42]   --->   Operation 394 'load' 'Abuf_4_load_2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_48 : Operation 395 [4/5] (7.25ns)   --->   "%result_8 = fadd i32 %result_7, i32 %term_8" [../src/mmult.cpp:43]   --->   Operation 395 'fadd' 'result_8' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 396 [4/4] (5.70ns)   --->   "%term_9 = fmul i32 %Abuf_4_load_2, i32 %Bbuf_4_load_1" [../src/mmult.cpp:42]   --->   Operation 396 'fmul' 'term_9' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 7.25>
ST_49 : Operation 397 [3/5] (7.25ns)   --->   "%result_8 = fadd i32 %result_7, i32 %term_8" [../src/mmult.cpp:43]   --->   Operation 397 'fadd' 'result_8' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 398 [3/4] (5.70ns)   --->   "%term_9 = fmul i32 %Abuf_4_load_2, i32 %Bbuf_4_load_1" [../src/mmult.cpp:42]   --->   Operation 398 'fmul' 'term_9' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 7.25>
ST_50 : Operation 399 [2/5] (7.25ns)   --->   "%result_8 = fadd i32 %result_7, i32 %term_8" [../src/mmult.cpp:43]   --->   Operation 399 'fadd' 'result_8' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 400 [2/4] (5.70ns)   --->   "%term_9 = fmul i32 %Abuf_4_load_2, i32 %Bbuf_4_load_1" [../src/mmult.cpp:42]   --->   Operation 400 'fmul' 'term_9' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 7.25>
ST_51 : Operation 401 [1/1] (0.00ns)   --->   "%Abuf_5_addr = getelementptr i32 %Abuf_5, i64 0, i64 %zext_ln42" [../src/mmult.cpp:42]   --->   Operation 401 'getelementptr' 'Abuf_5_addr' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 402 [1/1] (0.00ns)   --->   "%Abuf_6_addr = getelementptr i32 %Abuf_6, i64 0, i64 %zext_ln42" [../src/mmult.cpp:42]   --->   Operation 402 'getelementptr' 'Abuf_6_addr' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 403 [1/1] (0.00ns)   --->   "%Abuf_7_addr = getelementptr i32 %Abuf_7, i64 0, i64 %zext_ln42" [../src/mmult.cpp:42]   --->   Operation 403 'getelementptr' 'Abuf_7_addr' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 404 [1/1] (0.00ns)   --->   "%Abuf_8_addr = getelementptr i32 %Abuf_8, i64 0, i64 %zext_ln42" [../src/mmult.cpp:42]   --->   Operation 404 'getelementptr' 'Abuf_8_addr' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 405 [1/1] (0.00ns)   --->   "%Abuf_9_addr = getelementptr i32 %Abuf_9, i64 0, i64 %zext_ln42" [../src/mmult.cpp:42]   --->   Operation 405 'getelementptr' 'Abuf_9_addr' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 406 [1/1] (0.00ns)   --->   "%Abuf_10_addr = getelementptr i32 %Abuf_10, i64 0, i64 %zext_ln42" [../src/mmult.cpp:42]   --->   Operation 406 'getelementptr' 'Abuf_10_addr' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 407 [1/1] (0.00ns)   --->   "%Abuf_11_addr = getelementptr i32 %Abuf_11, i64 0, i64 %zext_ln42" [../src/mmult.cpp:42]   --->   Operation 407 'getelementptr' 'Abuf_11_addr' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 408 [1/1] (0.00ns)   --->   "%Abuf_12_addr = getelementptr i32 %Abuf_12, i64 0, i64 %zext_ln42" [../src/mmult.cpp:42]   --->   Operation 408 'getelementptr' 'Abuf_12_addr' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 409 [1/1] (0.00ns)   --->   "%Abuf_13_addr = getelementptr i32 %Abuf_13, i64 0, i64 %zext_ln42" [../src/mmult.cpp:42]   --->   Operation 409 'getelementptr' 'Abuf_13_addr' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 410 [1/1] (0.00ns)   --->   "%Abuf_14_addr = getelementptr i32 %Abuf_14, i64 0, i64 %zext_ln42" [../src/mmult.cpp:42]   --->   Operation 410 'getelementptr' 'Abuf_14_addr' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 411 [1/1] (0.00ns)   --->   "%Abuf_15_addr = getelementptr i32 %Abuf_15, i64 0, i64 %zext_ln42" [../src/mmult.cpp:42]   --->   Operation 411 'getelementptr' 'Abuf_15_addr' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 412 [2/2] (3.25ns)   --->   "%Abuf_5_load = load i6 %Abuf_5_addr" [../src/mmult.cpp:42]   --->   Operation 412 'load' 'Abuf_5_load' <Predicate = (or_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_51 : Operation 413 [1/1] (0.00ns)   --->   "%Bbuf_5_addr = getelementptr i32 %Bbuf_5, i64 0, i64 %zext_ln38" [../src/mmult.cpp:42]   --->   Operation 413 'getelementptr' 'Bbuf_5_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_51 : Operation 414 [1/5] (7.25ns)   --->   "%result_8 = fadd i32 %result_7, i32 %term_8" [../src/mmult.cpp:43]   --->   Operation 414 'fadd' 'result_8' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 415 [1/4] (5.70ns)   --->   "%term_9 = fmul i32 %Abuf_4_load_2, i32 %Bbuf_4_load_1" [../src/mmult.cpp:42]   --->   Operation 415 'fmul' 'term_9' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 416 [2/2] (3.25ns)   --->   "%Bbuf_5_load = load i6 %Bbuf_5_addr" [../src/mmult.cpp:42]   --->   Operation 416 'load' 'Bbuf_5_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 52 <SV = 51> <Delay = 7.25>
ST_52 : Operation 417 [1/2] (3.25ns)   --->   "%Abuf_5_load = load i6 %Abuf_5_addr" [../src/mmult.cpp:42]   --->   Operation 417 'load' 'Abuf_5_load' <Predicate = (or_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_52 : Operation 418 [1/1] (0.00ns)   --->   "%store_ln42 = store i32 %Abuf_5_load, i32 %Abuf_5_load43" [../src/mmult.cpp:42]   --->   Operation 418 'store' 'store_ln42' <Predicate = (or_ln37)> <Delay = 0.00>
ST_52 : Operation 419 [5/5] (7.25ns)   --->   "%result_9 = fadd i32 %result_8, i32 %term_9" [../src/mmult.cpp:43]   --->   Operation 419 'fadd' 'result_9' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 420 [1/2] (3.25ns)   --->   "%Bbuf_5_load = load i6 %Bbuf_5_addr" [../src/mmult.cpp:42]   --->   Operation 420 'load' 'Bbuf_5_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 53 <SV = 52> <Delay = 7.25>
ST_53 : Operation 421 [1/1] (0.00ns)   --->   "%Abuf_5_load_3 = load i32 %Abuf_5_load43" [../src/mmult.cpp:42]   --->   Operation 421 'load' 'Abuf_5_load_3' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_53 : Operation 422 [4/5] (7.25ns)   --->   "%result_9 = fadd i32 %result_8, i32 %term_9" [../src/mmult.cpp:43]   --->   Operation 422 'fadd' 'result_9' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 423 [4/4] (5.70ns)   --->   "%term_10 = fmul i32 %Abuf_5_load_3, i32 %Bbuf_5_load" [../src/mmult.cpp:42]   --->   Operation 423 'fmul' 'term_10' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 7.25>
ST_54 : Operation 424 [3/5] (7.25ns)   --->   "%result_9 = fadd i32 %result_8, i32 %term_9" [../src/mmult.cpp:43]   --->   Operation 424 'fadd' 'result_9' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 425 [3/4] (5.70ns)   --->   "%term_10 = fmul i32 %Abuf_5_load_3, i32 %Bbuf_5_load" [../src/mmult.cpp:42]   --->   Operation 425 'fmul' 'term_10' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 7.25>
ST_55 : Operation 426 [2/5] (7.25ns)   --->   "%result_9 = fadd i32 %result_8, i32 %term_9" [../src/mmult.cpp:43]   --->   Operation 426 'fadd' 'result_9' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 427 [2/4] (5.70ns)   --->   "%term_10 = fmul i32 %Abuf_5_load_3, i32 %Bbuf_5_load" [../src/mmult.cpp:42]   --->   Operation 427 'fmul' 'term_10' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 7.25>
ST_56 : Operation 428 [1/1] (0.00ns)   --->   "%Abuf_5_addr_1 = getelementptr i32 %Abuf_5, i64 0, i64 %tmp_4_cast" [../src/mmult.cpp:42]   --->   Operation 428 'getelementptr' 'Abuf_5_addr_1' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 429 [1/1] (0.00ns)   --->   "%Abuf_6_addr_1 = getelementptr i32 %Abuf_6, i64 0, i64 %tmp_4_cast" [../src/mmult.cpp:42]   --->   Operation 429 'getelementptr' 'Abuf_6_addr_1' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 430 [1/1] (0.00ns)   --->   "%Abuf_7_addr_1 = getelementptr i32 %Abuf_7, i64 0, i64 %tmp_4_cast" [../src/mmult.cpp:42]   --->   Operation 430 'getelementptr' 'Abuf_7_addr_1' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 431 [1/1] (0.00ns)   --->   "%Abuf_8_addr_1 = getelementptr i32 %Abuf_8, i64 0, i64 %tmp_4_cast" [../src/mmult.cpp:42]   --->   Operation 431 'getelementptr' 'Abuf_8_addr_1' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 432 [1/1] (0.00ns)   --->   "%Abuf_9_addr_1 = getelementptr i32 %Abuf_9, i64 0, i64 %tmp_4_cast" [../src/mmult.cpp:42]   --->   Operation 432 'getelementptr' 'Abuf_9_addr_1' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 433 [1/1] (0.00ns)   --->   "%Abuf_10_addr_1 = getelementptr i32 %Abuf_10, i64 0, i64 %tmp_4_cast" [../src/mmult.cpp:42]   --->   Operation 433 'getelementptr' 'Abuf_10_addr_1' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 434 [1/1] (0.00ns)   --->   "%Abuf_11_addr_1 = getelementptr i32 %Abuf_11, i64 0, i64 %tmp_4_cast" [../src/mmult.cpp:42]   --->   Operation 434 'getelementptr' 'Abuf_11_addr_1' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 435 [1/1] (0.00ns)   --->   "%Abuf_12_addr_1 = getelementptr i32 %Abuf_12, i64 0, i64 %tmp_4_cast" [../src/mmult.cpp:42]   --->   Operation 435 'getelementptr' 'Abuf_12_addr_1' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 436 [1/1] (0.00ns)   --->   "%Abuf_13_addr_1 = getelementptr i32 %Abuf_13, i64 0, i64 %tmp_4_cast" [../src/mmult.cpp:42]   --->   Operation 436 'getelementptr' 'Abuf_13_addr_1' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 437 [1/1] (0.00ns)   --->   "%Abuf_14_addr_1 = getelementptr i32 %Abuf_14, i64 0, i64 %tmp_4_cast" [../src/mmult.cpp:42]   --->   Operation 437 'getelementptr' 'Abuf_14_addr_1' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 438 [1/1] (0.00ns)   --->   "%Abuf_15_addr_1 = getelementptr i32 %Abuf_15, i64 0, i64 %tmp_4_cast" [../src/mmult.cpp:42]   --->   Operation 438 'getelementptr' 'Abuf_15_addr_1' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 439 [2/2] (3.25ns)   --->   "%Abuf_5_load_1 = load i6 %Abuf_5_addr_1" [../src/mmult.cpp:42]   --->   Operation 439 'load' 'Abuf_5_load_1' <Predicate = (or_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_56 : Operation 440 [1/1] (0.00ns)   --->   "%Bbuf_5_addr_1 = getelementptr i32 %Bbuf_5, i64 0, i64 %zext_ln42_1" [../src/mmult.cpp:42]   --->   Operation 440 'getelementptr' 'Bbuf_5_addr_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_56 : Operation 441 [1/5] (7.25ns)   --->   "%result_9 = fadd i32 %result_8, i32 %term_9" [../src/mmult.cpp:43]   --->   Operation 441 'fadd' 'result_9' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 442 [1/4] (5.70ns)   --->   "%term_10 = fmul i32 %Abuf_5_load_3, i32 %Bbuf_5_load" [../src/mmult.cpp:42]   --->   Operation 442 'fmul' 'term_10' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 443 [2/2] (3.25ns)   --->   "%Bbuf_5_load_1 = load i6 %Bbuf_5_addr_1" [../src/mmult.cpp:42]   --->   Operation 443 'load' 'Bbuf_5_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 57 <SV = 56> <Delay = 7.25>
ST_57 : Operation 444 [1/2] (3.25ns)   --->   "%Abuf_5_load_1 = load i6 %Abuf_5_addr_1" [../src/mmult.cpp:42]   --->   Operation 444 'load' 'Abuf_5_load_1' <Predicate = (or_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_57 : Operation 445 [1/1] (0.00ns)   --->   "%store_ln42 = store i32 %Abuf_5_load_1, i32 %Abuf_5_load_141" [../src/mmult.cpp:42]   --->   Operation 445 'store' 'store_ln42' <Predicate = (or_ln37)> <Delay = 0.00>
ST_57 : Operation 446 [5/5] (7.25ns)   --->   "%result_10 = fadd i32 %result_9, i32 %term_10" [../src/mmult.cpp:43]   --->   Operation 446 'fadd' 'result_10' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 447 [1/2] (3.25ns)   --->   "%Bbuf_5_load_1 = load i6 %Bbuf_5_addr_1" [../src/mmult.cpp:42]   --->   Operation 447 'load' 'Bbuf_5_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 58 <SV = 57> <Delay = 7.25>
ST_58 : Operation 448 [1/1] (0.00ns)   --->   "%Abuf_5_load_2 = load i32 %Abuf_5_load_141" [../src/mmult.cpp:42]   --->   Operation 448 'load' 'Abuf_5_load_2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_58 : Operation 449 [4/5] (7.25ns)   --->   "%result_10 = fadd i32 %result_9, i32 %term_10" [../src/mmult.cpp:43]   --->   Operation 449 'fadd' 'result_10' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 450 [4/4] (5.70ns)   --->   "%term_11 = fmul i32 %Abuf_5_load_2, i32 %Bbuf_5_load_1" [../src/mmult.cpp:42]   --->   Operation 450 'fmul' 'term_11' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 7.25>
ST_59 : Operation 451 [3/5] (7.25ns)   --->   "%result_10 = fadd i32 %result_9, i32 %term_10" [../src/mmult.cpp:43]   --->   Operation 451 'fadd' 'result_10' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 452 [3/4] (5.70ns)   --->   "%term_11 = fmul i32 %Abuf_5_load_2, i32 %Bbuf_5_load_1" [../src/mmult.cpp:42]   --->   Operation 452 'fmul' 'term_11' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 7.25>
ST_60 : Operation 453 [2/5] (7.25ns)   --->   "%result_10 = fadd i32 %result_9, i32 %term_10" [../src/mmult.cpp:43]   --->   Operation 453 'fadd' 'result_10' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 454 [2/4] (5.70ns)   --->   "%term_11 = fmul i32 %Abuf_5_load_2, i32 %Bbuf_5_load_1" [../src/mmult.cpp:42]   --->   Operation 454 'fmul' 'term_11' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 7.25>
ST_61 : Operation 455 [2/2] (3.25ns)   --->   "%Abuf_6_load = load i6 %Abuf_6_addr" [../src/mmult.cpp:42]   --->   Operation 455 'load' 'Abuf_6_load' <Predicate = (or_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_61 : Operation 456 [1/1] (0.00ns)   --->   "%Bbuf_6_addr = getelementptr i32 %Bbuf_6, i64 0, i64 %zext_ln38" [../src/mmult.cpp:42]   --->   Operation 456 'getelementptr' 'Bbuf_6_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_61 : Operation 457 [1/5] (7.25ns)   --->   "%result_10 = fadd i32 %result_9, i32 %term_10" [../src/mmult.cpp:43]   --->   Operation 457 'fadd' 'result_10' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 458 [1/4] (5.70ns)   --->   "%term_11 = fmul i32 %Abuf_5_load_2, i32 %Bbuf_5_load_1" [../src/mmult.cpp:42]   --->   Operation 458 'fmul' 'term_11' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 459 [2/2] (3.25ns)   --->   "%Bbuf_6_load = load i6 %Bbuf_6_addr" [../src/mmult.cpp:42]   --->   Operation 459 'load' 'Bbuf_6_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 62 <SV = 61> <Delay = 7.25>
ST_62 : Operation 460 [1/2] (3.25ns)   --->   "%Abuf_6_load = load i6 %Abuf_6_addr" [../src/mmult.cpp:42]   --->   Operation 460 'load' 'Abuf_6_load' <Predicate = (or_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_62 : Operation 461 [1/1] (0.00ns)   --->   "%store_ln42 = store i32 %Abuf_6_load, i32 %Abuf_6_load39" [../src/mmult.cpp:42]   --->   Operation 461 'store' 'store_ln42' <Predicate = (or_ln37)> <Delay = 0.00>
ST_62 : Operation 462 [5/5] (7.25ns)   --->   "%result_11 = fadd i32 %result_10, i32 %term_11" [../src/mmult.cpp:43]   --->   Operation 462 'fadd' 'result_11' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 463 [1/2] (3.25ns)   --->   "%Bbuf_6_load = load i6 %Bbuf_6_addr" [../src/mmult.cpp:42]   --->   Operation 463 'load' 'Bbuf_6_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 63 <SV = 62> <Delay = 7.25>
ST_63 : Operation 464 [1/1] (0.00ns)   --->   "%Abuf_6_load_3 = load i32 %Abuf_6_load39" [../src/mmult.cpp:42]   --->   Operation 464 'load' 'Abuf_6_load_3' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_63 : Operation 465 [4/5] (7.25ns)   --->   "%result_11 = fadd i32 %result_10, i32 %term_11" [../src/mmult.cpp:43]   --->   Operation 465 'fadd' 'result_11' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 466 [4/4] (5.70ns)   --->   "%term_12 = fmul i32 %Abuf_6_load_3, i32 %Bbuf_6_load" [../src/mmult.cpp:42]   --->   Operation 466 'fmul' 'term_12' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 7.25>
ST_64 : Operation 467 [3/5] (7.25ns)   --->   "%result_11 = fadd i32 %result_10, i32 %term_11" [../src/mmult.cpp:43]   --->   Operation 467 'fadd' 'result_11' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 468 [3/4] (5.70ns)   --->   "%term_12 = fmul i32 %Abuf_6_load_3, i32 %Bbuf_6_load" [../src/mmult.cpp:42]   --->   Operation 468 'fmul' 'term_12' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 7.25>
ST_65 : Operation 469 [2/5] (7.25ns)   --->   "%result_11 = fadd i32 %result_10, i32 %term_11" [../src/mmult.cpp:43]   --->   Operation 469 'fadd' 'result_11' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 470 [2/4] (5.70ns)   --->   "%term_12 = fmul i32 %Abuf_6_load_3, i32 %Bbuf_6_load" [../src/mmult.cpp:42]   --->   Operation 470 'fmul' 'term_12' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 7.25>
ST_66 : Operation 471 [2/2] (3.25ns)   --->   "%Abuf_6_load_1 = load i6 %Abuf_6_addr_1" [../src/mmult.cpp:42]   --->   Operation 471 'load' 'Abuf_6_load_1' <Predicate = (or_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_66 : Operation 472 [1/1] (0.00ns)   --->   "%Bbuf_6_addr_1 = getelementptr i32 %Bbuf_6, i64 0, i64 %zext_ln42_1" [../src/mmult.cpp:42]   --->   Operation 472 'getelementptr' 'Bbuf_6_addr_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_66 : Operation 473 [1/5] (7.25ns)   --->   "%result_11 = fadd i32 %result_10, i32 %term_11" [../src/mmult.cpp:43]   --->   Operation 473 'fadd' 'result_11' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 474 [1/4] (5.70ns)   --->   "%term_12 = fmul i32 %Abuf_6_load_3, i32 %Bbuf_6_load" [../src/mmult.cpp:42]   --->   Operation 474 'fmul' 'term_12' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 475 [2/2] (3.25ns)   --->   "%Bbuf_6_load_1 = load i6 %Bbuf_6_addr_1" [../src/mmult.cpp:42]   --->   Operation 475 'load' 'Bbuf_6_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 67 <SV = 66> <Delay = 7.25>
ST_67 : Operation 476 [1/2] (3.25ns)   --->   "%Abuf_6_load_1 = load i6 %Abuf_6_addr_1" [../src/mmult.cpp:42]   --->   Operation 476 'load' 'Abuf_6_load_1' <Predicate = (or_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_67 : Operation 477 [1/1] (0.00ns)   --->   "%store_ln42 = store i32 %Abuf_6_load_1, i32 %Abuf_6_load_137" [../src/mmult.cpp:42]   --->   Operation 477 'store' 'store_ln42' <Predicate = (or_ln37)> <Delay = 0.00>
ST_67 : Operation 478 [5/5] (7.25ns)   --->   "%result_12 = fadd i32 %result_11, i32 %term_12" [../src/mmult.cpp:43]   --->   Operation 478 'fadd' 'result_12' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 479 [1/2] (3.25ns)   --->   "%Bbuf_6_load_1 = load i6 %Bbuf_6_addr_1" [../src/mmult.cpp:42]   --->   Operation 479 'load' 'Bbuf_6_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 68 <SV = 67> <Delay = 7.25>
ST_68 : Operation 480 [1/1] (0.00ns)   --->   "%Abuf_6_load_2 = load i32 %Abuf_6_load_137" [../src/mmult.cpp:42]   --->   Operation 480 'load' 'Abuf_6_load_2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_68 : Operation 481 [4/5] (7.25ns)   --->   "%result_12 = fadd i32 %result_11, i32 %term_12" [../src/mmult.cpp:43]   --->   Operation 481 'fadd' 'result_12' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 482 [4/4] (5.70ns)   --->   "%term_13 = fmul i32 %Abuf_6_load_2, i32 %Bbuf_6_load_1" [../src/mmult.cpp:42]   --->   Operation 482 'fmul' 'term_13' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 7.25>
ST_69 : Operation 483 [3/5] (7.25ns)   --->   "%result_12 = fadd i32 %result_11, i32 %term_12" [../src/mmult.cpp:43]   --->   Operation 483 'fadd' 'result_12' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 484 [3/4] (5.70ns)   --->   "%term_13 = fmul i32 %Abuf_6_load_2, i32 %Bbuf_6_load_1" [../src/mmult.cpp:42]   --->   Operation 484 'fmul' 'term_13' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 7.25>
ST_70 : Operation 485 [2/5] (7.25ns)   --->   "%result_12 = fadd i32 %result_11, i32 %term_12" [../src/mmult.cpp:43]   --->   Operation 485 'fadd' 'result_12' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 486 [2/4] (5.70ns)   --->   "%term_13 = fmul i32 %Abuf_6_load_2, i32 %Bbuf_6_load_1" [../src/mmult.cpp:42]   --->   Operation 486 'fmul' 'term_13' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 7.25>
ST_71 : Operation 487 [2/2] (3.25ns)   --->   "%Abuf_7_load = load i6 %Abuf_7_addr" [../src/mmult.cpp:42]   --->   Operation 487 'load' 'Abuf_7_load' <Predicate = (or_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_71 : Operation 488 [1/1] (0.00ns)   --->   "%Bbuf_7_addr = getelementptr i32 %Bbuf_7, i64 0, i64 %zext_ln38" [../src/mmult.cpp:42]   --->   Operation 488 'getelementptr' 'Bbuf_7_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_71 : Operation 489 [1/5] (7.25ns)   --->   "%result_12 = fadd i32 %result_11, i32 %term_12" [../src/mmult.cpp:43]   --->   Operation 489 'fadd' 'result_12' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 490 [1/4] (5.70ns)   --->   "%term_13 = fmul i32 %Abuf_6_load_2, i32 %Bbuf_6_load_1" [../src/mmult.cpp:42]   --->   Operation 490 'fmul' 'term_13' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 491 [2/2] (3.25ns)   --->   "%Bbuf_7_load = load i6 %Bbuf_7_addr" [../src/mmult.cpp:42]   --->   Operation 491 'load' 'Bbuf_7_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 72 <SV = 71> <Delay = 7.25>
ST_72 : Operation 492 [1/2] (3.25ns)   --->   "%Abuf_7_load = load i6 %Abuf_7_addr" [../src/mmult.cpp:42]   --->   Operation 492 'load' 'Abuf_7_load' <Predicate = (or_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_72 : Operation 493 [1/1] (0.00ns)   --->   "%store_ln42 = store i32 %Abuf_7_load, i32 %Abuf_7_load35" [../src/mmult.cpp:42]   --->   Operation 493 'store' 'store_ln42' <Predicate = (or_ln37)> <Delay = 0.00>
ST_72 : Operation 494 [5/5] (7.25ns)   --->   "%result_13 = fadd i32 %result_12, i32 %term_13" [../src/mmult.cpp:43]   --->   Operation 494 'fadd' 'result_13' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 495 [1/2] (3.25ns)   --->   "%Bbuf_7_load = load i6 %Bbuf_7_addr" [../src/mmult.cpp:42]   --->   Operation 495 'load' 'Bbuf_7_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 73 <SV = 72> <Delay = 7.25>
ST_73 : Operation 496 [1/1] (0.00ns)   --->   "%Abuf_7_load_3 = load i32 %Abuf_7_load35" [../src/mmult.cpp:42]   --->   Operation 496 'load' 'Abuf_7_load_3' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_73 : Operation 497 [4/5] (7.25ns)   --->   "%result_13 = fadd i32 %result_12, i32 %term_13" [../src/mmult.cpp:43]   --->   Operation 497 'fadd' 'result_13' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 498 [4/4] (5.70ns)   --->   "%term_14 = fmul i32 %Abuf_7_load_3, i32 %Bbuf_7_load" [../src/mmult.cpp:42]   --->   Operation 498 'fmul' 'term_14' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 7.25>
ST_74 : Operation 499 [3/5] (7.25ns)   --->   "%result_13 = fadd i32 %result_12, i32 %term_13" [../src/mmult.cpp:43]   --->   Operation 499 'fadd' 'result_13' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 500 [3/4] (5.70ns)   --->   "%term_14 = fmul i32 %Abuf_7_load_3, i32 %Bbuf_7_load" [../src/mmult.cpp:42]   --->   Operation 500 'fmul' 'term_14' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 7.25>
ST_75 : Operation 501 [2/5] (7.25ns)   --->   "%result_13 = fadd i32 %result_12, i32 %term_13" [../src/mmult.cpp:43]   --->   Operation 501 'fadd' 'result_13' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 502 [2/4] (5.70ns)   --->   "%term_14 = fmul i32 %Abuf_7_load_3, i32 %Bbuf_7_load" [../src/mmult.cpp:42]   --->   Operation 502 'fmul' 'term_14' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 7.25>
ST_76 : Operation 503 [2/2] (3.25ns)   --->   "%Abuf_7_load_1 = load i6 %Abuf_7_addr_1" [../src/mmult.cpp:42]   --->   Operation 503 'load' 'Abuf_7_load_1' <Predicate = (or_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_76 : Operation 504 [1/1] (0.00ns)   --->   "%Bbuf_7_addr_1 = getelementptr i32 %Bbuf_7, i64 0, i64 %zext_ln42_1" [../src/mmult.cpp:42]   --->   Operation 504 'getelementptr' 'Bbuf_7_addr_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_76 : Operation 505 [1/5] (7.25ns)   --->   "%result_13 = fadd i32 %result_12, i32 %term_13" [../src/mmult.cpp:43]   --->   Operation 505 'fadd' 'result_13' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 506 [1/4] (5.70ns)   --->   "%term_14 = fmul i32 %Abuf_7_load_3, i32 %Bbuf_7_load" [../src/mmult.cpp:42]   --->   Operation 506 'fmul' 'term_14' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 507 [2/2] (3.25ns)   --->   "%Bbuf_7_load_1 = load i6 %Bbuf_7_addr_1" [../src/mmult.cpp:42]   --->   Operation 507 'load' 'Bbuf_7_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 77 <SV = 76> <Delay = 7.25>
ST_77 : Operation 508 [1/2] (3.25ns)   --->   "%Abuf_7_load_1 = load i6 %Abuf_7_addr_1" [../src/mmult.cpp:42]   --->   Operation 508 'load' 'Abuf_7_load_1' <Predicate = (or_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_77 : Operation 509 [1/1] (0.00ns)   --->   "%store_ln42 = store i32 %Abuf_7_load_1, i32 %Abuf_7_load_133" [../src/mmult.cpp:42]   --->   Operation 509 'store' 'store_ln42' <Predicate = (or_ln37)> <Delay = 0.00>
ST_77 : Operation 510 [5/5] (7.25ns)   --->   "%result_14 = fadd i32 %result_13, i32 %term_14" [../src/mmult.cpp:43]   --->   Operation 510 'fadd' 'result_14' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 511 [1/2] (3.25ns)   --->   "%Bbuf_7_load_1 = load i6 %Bbuf_7_addr_1" [../src/mmult.cpp:42]   --->   Operation 511 'load' 'Bbuf_7_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 78 <SV = 77> <Delay = 7.25>
ST_78 : Operation 512 [1/1] (0.00ns)   --->   "%Abuf_7_load_2 = load i32 %Abuf_7_load_133" [../src/mmult.cpp:42]   --->   Operation 512 'load' 'Abuf_7_load_2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_78 : Operation 513 [4/5] (7.25ns)   --->   "%result_14 = fadd i32 %result_13, i32 %term_14" [../src/mmult.cpp:43]   --->   Operation 513 'fadd' 'result_14' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 514 [4/4] (5.70ns)   --->   "%term_15 = fmul i32 %Abuf_7_load_2, i32 %Bbuf_7_load_1" [../src/mmult.cpp:42]   --->   Operation 514 'fmul' 'term_15' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 7.25>
ST_79 : Operation 515 [3/5] (7.25ns)   --->   "%result_14 = fadd i32 %result_13, i32 %term_14" [../src/mmult.cpp:43]   --->   Operation 515 'fadd' 'result_14' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 516 [3/4] (5.70ns)   --->   "%term_15 = fmul i32 %Abuf_7_load_2, i32 %Bbuf_7_load_1" [../src/mmult.cpp:42]   --->   Operation 516 'fmul' 'term_15' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 7.25>
ST_80 : Operation 517 [2/5] (7.25ns)   --->   "%result_14 = fadd i32 %result_13, i32 %term_14" [../src/mmult.cpp:43]   --->   Operation 517 'fadd' 'result_14' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 518 [2/4] (5.70ns)   --->   "%term_15 = fmul i32 %Abuf_7_load_2, i32 %Bbuf_7_load_1" [../src/mmult.cpp:42]   --->   Operation 518 'fmul' 'term_15' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 7.25>
ST_81 : Operation 519 [2/2] (3.25ns)   --->   "%Abuf_8_load = load i6 %Abuf_8_addr" [../src/mmult.cpp:42]   --->   Operation 519 'load' 'Abuf_8_load' <Predicate = (or_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_81 : Operation 520 [1/1] (0.00ns)   --->   "%Bbuf_8_addr = getelementptr i32 %Bbuf_8, i64 0, i64 %zext_ln38" [../src/mmult.cpp:42]   --->   Operation 520 'getelementptr' 'Bbuf_8_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_81 : Operation 521 [1/5] (7.25ns)   --->   "%result_14 = fadd i32 %result_13, i32 %term_14" [../src/mmult.cpp:43]   --->   Operation 521 'fadd' 'result_14' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 522 [1/4] (5.70ns)   --->   "%term_15 = fmul i32 %Abuf_7_load_2, i32 %Bbuf_7_load_1" [../src/mmult.cpp:42]   --->   Operation 522 'fmul' 'term_15' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 523 [2/2] (3.25ns)   --->   "%Bbuf_8_load = load i6 %Bbuf_8_addr" [../src/mmult.cpp:42]   --->   Operation 523 'load' 'Bbuf_8_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 82 <SV = 81> <Delay = 7.25>
ST_82 : Operation 524 [1/2] (3.25ns)   --->   "%Abuf_8_load = load i6 %Abuf_8_addr" [../src/mmult.cpp:42]   --->   Operation 524 'load' 'Abuf_8_load' <Predicate = (or_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_82 : Operation 525 [1/1] (0.00ns)   --->   "%store_ln42 = store i32 %Abuf_8_load, i32 %Abuf_8_load31" [../src/mmult.cpp:42]   --->   Operation 525 'store' 'store_ln42' <Predicate = (or_ln37)> <Delay = 0.00>
ST_82 : Operation 526 [5/5] (7.25ns)   --->   "%result_15 = fadd i32 %result_14, i32 %term_15" [../src/mmult.cpp:43]   --->   Operation 526 'fadd' 'result_15' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 527 [1/2] (3.25ns)   --->   "%Bbuf_8_load = load i6 %Bbuf_8_addr" [../src/mmult.cpp:42]   --->   Operation 527 'load' 'Bbuf_8_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 83 <SV = 82> <Delay = 7.25>
ST_83 : Operation 528 [1/1] (0.00ns)   --->   "%Abuf_8_load_3 = load i32 %Abuf_8_load31" [../src/mmult.cpp:42]   --->   Operation 528 'load' 'Abuf_8_load_3' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_83 : Operation 529 [4/5] (7.25ns)   --->   "%result_15 = fadd i32 %result_14, i32 %term_15" [../src/mmult.cpp:43]   --->   Operation 529 'fadd' 'result_15' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 530 [4/4] (5.70ns)   --->   "%term_16 = fmul i32 %Abuf_8_load_3, i32 %Bbuf_8_load" [../src/mmult.cpp:42]   --->   Operation 530 'fmul' 'term_16' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 7.25>
ST_84 : Operation 531 [3/5] (7.25ns)   --->   "%result_15 = fadd i32 %result_14, i32 %term_15" [../src/mmult.cpp:43]   --->   Operation 531 'fadd' 'result_15' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 532 [3/4] (5.70ns)   --->   "%term_16 = fmul i32 %Abuf_8_load_3, i32 %Bbuf_8_load" [../src/mmult.cpp:42]   --->   Operation 532 'fmul' 'term_16' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 7.25>
ST_85 : Operation 533 [2/5] (7.25ns)   --->   "%result_15 = fadd i32 %result_14, i32 %term_15" [../src/mmult.cpp:43]   --->   Operation 533 'fadd' 'result_15' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 534 [2/4] (5.70ns)   --->   "%term_16 = fmul i32 %Abuf_8_load_3, i32 %Bbuf_8_load" [../src/mmult.cpp:42]   --->   Operation 534 'fmul' 'term_16' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 7.25>
ST_86 : Operation 535 [2/2] (3.25ns)   --->   "%Abuf_8_load_1 = load i6 %Abuf_8_addr_1" [../src/mmult.cpp:42]   --->   Operation 535 'load' 'Abuf_8_load_1' <Predicate = (or_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_86 : Operation 536 [1/1] (0.00ns)   --->   "%Bbuf_8_addr_1 = getelementptr i32 %Bbuf_8, i64 0, i64 %zext_ln42_1" [../src/mmult.cpp:42]   --->   Operation 536 'getelementptr' 'Bbuf_8_addr_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_86 : Operation 537 [1/5] (7.25ns)   --->   "%result_15 = fadd i32 %result_14, i32 %term_15" [../src/mmult.cpp:43]   --->   Operation 537 'fadd' 'result_15' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 538 [1/4] (5.70ns)   --->   "%term_16 = fmul i32 %Abuf_8_load_3, i32 %Bbuf_8_load" [../src/mmult.cpp:42]   --->   Operation 538 'fmul' 'term_16' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 539 [2/2] (3.25ns)   --->   "%Bbuf_8_load_1 = load i6 %Bbuf_8_addr_1" [../src/mmult.cpp:42]   --->   Operation 539 'load' 'Bbuf_8_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 87 <SV = 86> <Delay = 7.25>
ST_87 : Operation 540 [1/2] (3.25ns)   --->   "%Abuf_8_load_1 = load i6 %Abuf_8_addr_1" [../src/mmult.cpp:42]   --->   Operation 540 'load' 'Abuf_8_load_1' <Predicate = (or_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_87 : Operation 541 [1/1] (0.00ns)   --->   "%store_ln42 = store i32 %Abuf_8_load_1, i32 %Abuf_8_load_129" [../src/mmult.cpp:42]   --->   Operation 541 'store' 'store_ln42' <Predicate = (or_ln37)> <Delay = 0.00>
ST_87 : Operation 542 [5/5] (7.25ns)   --->   "%result_16 = fadd i32 %result_15, i32 %term_16" [../src/mmult.cpp:43]   --->   Operation 542 'fadd' 'result_16' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 543 [1/2] (3.25ns)   --->   "%Bbuf_8_load_1 = load i6 %Bbuf_8_addr_1" [../src/mmult.cpp:42]   --->   Operation 543 'load' 'Bbuf_8_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 88 <SV = 87> <Delay = 7.25>
ST_88 : Operation 544 [1/1] (0.00ns)   --->   "%Abuf_8_load_2 = load i32 %Abuf_8_load_129" [../src/mmult.cpp:42]   --->   Operation 544 'load' 'Abuf_8_load_2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_88 : Operation 545 [4/5] (7.25ns)   --->   "%result_16 = fadd i32 %result_15, i32 %term_16" [../src/mmult.cpp:43]   --->   Operation 545 'fadd' 'result_16' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 546 [4/4] (5.70ns)   --->   "%term_17 = fmul i32 %Abuf_8_load_2, i32 %Bbuf_8_load_1" [../src/mmult.cpp:42]   --->   Operation 546 'fmul' 'term_17' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 7.25>
ST_89 : Operation 547 [3/5] (7.25ns)   --->   "%result_16 = fadd i32 %result_15, i32 %term_16" [../src/mmult.cpp:43]   --->   Operation 547 'fadd' 'result_16' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 548 [3/4] (5.70ns)   --->   "%term_17 = fmul i32 %Abuf_8_load_2, i32 %Bbuf_8_load_1" [../src/mmult.cpp:42]   --->   Operation 548 'fmul' 'term_17' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 7.25>
ST_90 : Operation 549 [2/5] (7.25ns)   --->   "%result_16 = fadd i32 %result_15, i32 %term_16" [../src/mmult.cpp:43]   --->   Operation 549 'fadd' 'result_16' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 550 [2/4] (5.70ns)   --->   "%term_17 = fmul i32 %Abuf_8_load_2, i32 %Bbuf_8_load_1" [../src/mmult.cpp:42]   --->   Operation 550 'fmul' 'term_17' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 7.25>
ST_91 : Operation 551 [2/2] (3.25ns)   --->   "%Abuf_9_load = load i6 %Abuf_9_addr" [../src/mmult.cpp:42]   --->   Operation 551 'load' 'Abuf_9_load' <Predicate = (or_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_91 : Operation 552 [1/1] (0.00ns)   --->   "%Bbuf_9_addr = getelementptr i32 %Bbuf_9, i64 0, i64 %zext_ln38" [../src/mmult.cpp:42]   --->   Operation 552 'getelementptr' 'Bbuf_9_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_91 : Operation 553 [1/5] (7.25ns)   --->   "%result_16 = fadd i32 %result_15, i32 %term_16" [../src/mmult.cpp:43]   --->   Operation 553 'fadd' 'result_16' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 554 [1/4] (5.70ns)   --->   "%term_17 = fmul i32 %Abuf_8_load_2, i32 %Bbuf_8_load_1" [../src/mmult.cpp:42]   --->   Operation 554 'fmul' 'term_17' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 555 [2/2] (3.25ns)   --->   "%Bbuf_9_load = load i6 %Bbuf_9_addr" [../src/mmult.cpp:42]   --->   Operation 555 'load' 'Bbuf_9_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 92 <SV = 91> <Delay = 7.25>
ST_92 : Operation 556 [1/2] (3.25ns)   --->   "%Abuf_9_load = load i6 %Abuf_9_addr" [../src/mmult.cpp:42]   --->   Operation 556 'load' 'Abuf_9_load' <Predicate = (or_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_92 : Operation 557 [1/1] (0.00ns)   --->   "%store_ln42 = store i32 %Abuf_9_load, i32 %Abuf_9_load27" [../src/mmult.cpp:42]   --->   Operation 557 'store' 'store_ln42' <Predicate = (or_ln37)> <Delay = 0.00>
ST_92 : Operation 558 [5/5] (7.25ns)   --->   "%result_17 = fadd i32 %result_16, i32 %term_17" [../src/mmult.cpp:43]   --->   Operation 558 'fadd' 'result_17' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 559 [1/2] (3.25ns)   --->   "%Bbuf_9_load = load i6 %Bbuf_9_addr" [../src/mmult.cpp:42]   --->   Operation 559 'load' 'Bbuf_9_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 93 <SV = 92> <Delay = 7.25>
ST_93 : Operation 560 [1/1] (0.00ns)   --->   "%Abuf_9_load_3 = load i32 %Abuf_9_load27" [../src/mmult.cpp:42]   --->   Operation 560 'load' 'Abuf_9_load_3' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_93 : Operation 561 [4/5] (7.25ns)   --->   "%result_17 = fadd i32 %result_16, i32 %term_17" [../src/mmult.cpp:43]   --->   Operation 561 'fadd' 'result_17' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 562 [4/4] (5.70ns)   --->   "%term_18 = fmul i32 %Abuf_9_load_3, i32 %Bbuf_9_load" [../src/mmult.cpp:42]   --->   Operation 562 'fmul' 'term_18' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 7.25>
ST_94 : Operation 563 [3/5] (7.25ns)   --->   "%result_17 = fadd i32 %result_16, i32 %term_17" [../src/mmult.cpp:43]   --->   Operation 563 'fadd' 'result_17' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 564 [3/4] (5.70ns)   --->   "%term_18 = fmul i32 %Abuf_9_load_3, i32 %Bbuf_9_load" [../src/mmult.cpp:42]   --->   Operation 564 'fmul' 'term_18' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 7.25>
ST_95 : Operation 565 [2/5] (7.25ns)   --->   "%result_17 = fadd i32 %result_16, i32 %term_17" [../src/mmult.cpp:43]   --->   Operation 565 'fadd' 'result_17' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 566 [2/4] (5.70ns)   --->   "%term_18 = fmul i32 %Abuf_9_load_3, i32 %Bbuf_9_load" [../src/mmult.cpp:42]   --->   Operation 566 'fmul' 'term_18' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 7.25>
ST_96 : Operation 567 [2/2] (3.25ns)   --->   "%Abuf_9_load_1 = load i6 %Abuf_9_addr_1" [../src/mmult.cpp:42]   --->   Operation 567 'load' 'Abuf_9_load_1' <Predicate = (or_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_96 : Operation 568 [1/1] (0.00ns)   --->   "%Bbuf_9_addr_1 = getelementptr i32 %Bbuf_9, i64 0, i64 %zext_ln42_1" [../src/mmult.cpp:42]   --->   Operation 568 'getelementptr' 'Bbuf_9_addr_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_96 : Operation 569 [1/5] (7.25ns)   --->   "%result_17 = fadd i32 %result_16, i32 %term_17" [../src/mmult.cpp:43]   --->   Operation 569 'fadd' 'result_17' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 570 [1/4] (5.70ns)   --->   "%term_18 = fmul i32 %Abuf_9_load_3, i32 %Bbuf_9_load" [../src/mmult.cpp:42]   --->   Operation 570 'fmul' 'term_18' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 571 [2/2] (3.25ns)   --->   "%Bbuf_9_load_1 = load i6 %Bbuf_9_addr_1" [../src/mmult.cpp:42]   --->   Operation 571 'load' 'Bbuf_9_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 97 <SV = 96> <Delay = 7.25>
ST_97 : Operation 572 [1/2] (3.25ns)   --->   "%Abuf_9_load_1 = load i6 %Abuf_9_addr_1" [../src/mmult.cpp:42]   --->   Operation 572 'load' 'Abuf_9_load_1' <Predicate = (or_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_97 : Operation 573 [1/1] (0.00ns)   --->   "%store_ln42 = store i32 %Abuf_9_load_1, i32 %Abuf_9_load_125" [../src/mmult.cpp:42]   --->   Operation 573 'store' 'store_ln42' <Predicate = (or_ln37)> <Delay = 0.00>
ST_97 : Operation 574 [5/5] (7.25ns)   --->   "%result_18 = fadd i32 %result_17, i32 %term_18" [../src/mmult.cpp:43]   --->   Operation 574 'fadd' 'result_18' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 575 [1/2] (3.25ns)   --->   "%Bbuf_9_load_1 = load i6 %Bbuf_9_addr_1" [../src/mmult.cpp:42]   --->   Operation 575 'load' 'Bbuf_9_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 98 <SV = 97> <Delay = 7.25>
ST_98 : Operation 576 [1/1] (0.00ns)   --->   "%Abuf_9_load_2 = load i32 %Abuf_9_load_125" [../src/mmult.cpp:42]   --->   Operation 576 'load' 'Abuf_9_load_2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_98 : Operation 577 [4/5] (7.25ns)   --->   "%result_18 = fadd i32 %result_17, i32 %term_18" [../src/mmult.cpp:43]   --->   Operation 577 'fadd' 'result_18' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 578 [4/4] (5.70ns)   --->   "%term_19 = fmul i32 %Abuf_9_load_2, i32 %Bbuf_9_load_1" [../src/mmult.cpp:42]   --->   Operation 578 'fmul' 'term_19' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 7.25>
ST_99 : Operation 579 [3/5] (7.25ns)   --->   "%result_18 = fadd i32 %result_17, i32 %term_18" [../src/mmult.cpp:43]   --->   Operation 579 'fadd' 'result_18' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 580 [3/4] (5.70ns)   --->   "%term_19 = fmul i32 %Abuf_9_load_2, i32 %Bbuf_9_load_1" [../src/mmult.cpp:42]   --->   Operation 580 'fmul' 'term_19' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 7.25>
ST_100 : Operation 581 [2/5] (7.25ns)   --->   "%result_18 = fadd i32 %result_17, i32 %term_18" [../src/mmult.cpp:43]   --->   Operation 581 'fadd' 'result_18' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 582 [2/4] (5.70ns)   --->   "%term_19 = fmul i32 %Abuf_9_load_2, i32 %Bbuf_9_load_1" [../src/mmult.cpp:42]   --->   Operation 582 'fmul' 'term_19' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 7.25>
ST_101 : Operation 583 [2/2] (3.25ns)   --->   "%Abuf_10_load = load i6 %Abuf_10_addr" [../src/mmult.cpp:42]   --->   Operation 583 'load' 'Abuf_10_load' <Predicate = (or_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_101 : Operation 584 [1/1] (0.00ns)   --->   "%Bbuf_10_addr = getelementptr i32 %Bbuf_10, i64 0, i64 %zext_ln38" [../src/mmult.cpp:42]   --->   Operation 584 'getelementptr' 'Bbuf_10_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_101 : Operation 585 [1/5] (7.25ns)   --->   "%result_18 = fadd i32 %result_17, i32 %term_18" [../src/mmult.cpp:43]   --->   Operation 585 'fadd' 'result_18' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 586 [1/4] (5.70ns)   --->   "%term_19 = fmul i32 %Abuf_9_load_2, i32 %Bbuf_9_load_1" [../src/mmult.cpp:42]   --->   Operation 586 'fmul' 'term_19' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 587 [2/2] (3.25ns)   --->   "%Bbuf_10_load = load i6 %Bbuf_10_addr" [../src/mmult.cpp:42]   --->   Operation 587 'load' 'Bbuf_10_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 102 <SV = 101> <Delay = 7.25>
ST_102 : Operation 588 [1/2] (3.25ns)   --->   "%Abuf_10_load = load i6 %Abuf_10_addr" [../src/mmult.cpp:42]   --->   Operation 588 'load' 'Abuf_10_load' <Predicate = (or_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_102 : Operation 589 [1/1] (0.00ns)   --->   "%store_ln42 = store i32 %Abuf_10_load, i32 %Abuf_10_load23" [../src/mmult.cpp:42]   --->   Operation 589 'store' 'store_ln42' <Predicate = (or_ln37)> <Delay = 0.00>
ST_102 : Operation 590 [5/5] (7.25ns)   --->   "%result_19 = fadd i32 %result_18, i32 %term_19" [../src/mmult.cpp:43]   --->   Operation 590 'fadd' 'result_19' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 591 [1/2] (3.25ns)   --->   "%Bbuf_10_load = load i6 %Bbuf_10_addr" [../src/mmult.cpp:42]   --->   Operation 591 'load' 'Bbuf_10_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 103 <SV = 102> <Delay = 7.25>
ST_103 : Operation 592 [1/1] (0.00ns)   --->   "%Abuf_10_load_3 = load i32 %Abuf_10_load23" [../src/mmult.cpp:42]   --->   Operation 592 'load' 'Abuf_10_load_3' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_103 : Operation 593 [4/5] (7.25ns)   --->   "%result_19 = fadd i32 %result_18, i32 %term_19" [../src/mmult.cpp:43]   --->   Operation 593 'fadd' 'result_19' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 594 [4/4] (5.70ns)   --->   "%term_20 = fmul i32 %Abuf_10_load_3, i32 %Bbuf_10_load" [../src/mmult.cpp:42]   --->   Operation 594 'fmul' 'term_20' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 7.25>
ST_104 : Operation 595 [3/5] (7.25ns)   --->   "%result_19 = fadd i32 %result_18, i32 %term_19" [../src/mmult.cpp:43]   --->   Operation 595 'fadd' 'result_19' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 596 [3/4] (5.70ns)   --->   "%term_20 = fmul i32 %Abuf_10_load_3, i32 %Bbuf_10_load" [../src/mmult.cpp:42]   --->   Operation 596 'fmul' 'term_20' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 7.25>
ST_105 : Operation 597 [2/5] (7.25ns)   --->   "%result_19 = fadd i32 %result_18, i32 %term_19" [../src/mmult.cpp:43]   --->   Operation 597 'fadd' 'result_19' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 598 [2/4] (5.70ns)   --->   "%term_20 = fmul i32 %Abuf_10_load_3, i32 %Bbuf_10_load" [../src/mmult.cpp:42]   --->   Operation 598 'fmul' 'term_20' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 7.25>
ST_106 : Operation 599 [2/2] (3.25ns)   --->   "%Abuf_10_load_1 = load i6 %Abuf_10_addr_1" [../src/mmult.cpp:42]   --->   Operation 599 'load' 'Abuf_10_load_1' <Predicate = (or_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_106 : Operation 600 [1/1] (0.00ns)   --->   "%Bbuf_10_addr_1 = getelementptr i32 %Bbuf_10, i64 0, i64 %zext_ln42_1" [../src/mmult.cpp:42]   --->   Operation 600 'getelementptr' 'Bbuf_10_addr_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_106 : Operation 601 [1/5] (7.25ns)   --->   "%result_19 = fadd i32 %result_18, i32 %term_19" [../src/mmult.cpp:43]   --->   Operation 601 'fadd' 'result_19' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 602 [1/4] (5.70ns)   --->   "%term_20 = fmul i32 %Abuf_10_load_3, i32 %Bbuf_10_load" [../src/mmult.cpp:42]   --->   Operation 602 'fmul' 'term_20' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 603 [2/2] (3.25ns)   --->   "%Bbuf_10_load_1 = load i6 %Bbuf_10_addr_1" [../src/mmult.cpp:42]   --->   Operation 603 'load' 'Bbuf_10_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 107 <SV = 106> <Delay = 7.25>
ST_107 : Operation 604 [1/2] (3.25ns)   --->   "%Abuf_10_load_1 = load i6 %Abuf_10_addr_1" [../src/mmult.cpp:42]   --->   Operation 604 'load' 'Abuf_10_load_1' <Predicate = (or_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_107 : Operation 605 [1/1] (0.00ns)   --->   "%store_ln42 = store i32 %Abuf_10_load_1, i32 %Abuf_10_load_121" [../src/mmult.cpp:42]   --->   Operation 605 'store' 'store_ln42' <Predicate = (or_ln37)> <Delay = 0.00>
ST_107 : Operation 606 [5/5] (7.25ns)   --->   "%result_20 = fadd i32 %result_19, i32 %term_20" [../src/mmult.cpp:43]   --->   Operation 606 'fadd' 'result_20' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 607 [1/2] (3.25ns)   --->   "%Bbuf_10_load_1 = load i6 %Bbuf_10_addr_1" [../src/mmult.cpp:42]   --->   Operation 607 'load' 'Bbuf_10_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 108 <SV = 107> <Delay = 7.25>
ST_108 : Operation 608 [1/1] (0.00ns)   --->   "%Abuf_10_load_2 = load i32 %Abuf_10_load_121" [../src/mmult.cpp:42]   --->   Operation 608 'load' 'Abuf_10_load_2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_108 : Operation 609 [4/5] (7.25ns)   --->   "%result_20 = fadd i32 %result_19, i32 %term_20" [../src/mmult.cpp:43]   --->   Operation 609 'fadd' 'result_20' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 610 [4/4] (5.70ns)   --->   "%term_21 = fmul i32 %Abuf_10_load_2, i32 %Bbuf_10_load_1" [../src/mmult.cpp:42]   --->   Operation 610 'fmul' 'term_21' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 108> <Delay = 7.25>
ST_109 : Operation 611 [3/5] (7.25ns)   --->   "%result_20 = fadd i32 %result_19, i32 %term_20" [../src/mmult.cpp:43]   --->   Operation 611 'fadd' 'result_20' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 612 [3/4] (5.70ns)   --->   "%term_21 = fmul i32 %Abuf_10_load_2, i32 %Bbuf_10_load_1" [../src/mmult.cpp:42]   --->   Operation 612 'fmul' 'term_21' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 7.25>
ST_110 : Operation 613 [2/5] (7.25ns)   --->   "%result_20 = fadd i32 %result_19, i32 %term_20" [../src/mmult.cpp:43]   --->   Operation 613 'fadd' 'result_20' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 614 [2/4] (5.70ns)   --->   "%term_21 = fmul i32 %Abuf_10_load_2, i32 %Bbuf_10_load_1" [../src/mmult.cpp:42]   --->   Operation 614 'fmul' 'term_21' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 110> <Delay = 7.25>
ST_111 : Operation 615 [2/2] (3.25ns)   --->   "%Abuf_11_load = load i6 %Abuf_11_addr" [../src/mmult.cpp:42]   --->   Operation 615 'load' 'Abuf_11_load' <Predicate = (or_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_111 : Operation 616 [1/1] (0.00ns)   --->   "%Bbuf_11_addr = getelementptr i32 %Bbuf_11, i64 0, i64 %zext_ln38" [../src/mmult.cpp:42]   --->   Operation 616 'getelementptr' 'Bbuf_11_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_111 : Operation 617 [1/5] (7.25ns)   --->   "%result_20 = fadd i32 %result_19, i32 %term_20" [../src/mmult.cpp:43]   --->   Operation 617 'fadd' 'result_20' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 618 [1/4] (5.70ns)   --->   "%term_21 = fmul i32 %Abuf_10_load_2, i32 %Bbuf_10_load_1" [../src/mmult.cpp:42]   --->   Operation 618 'fmul' 'term_21' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 619 [2/2] (3.25ns)   --->   "%Bbuf_11_load = load i6 %Bbuf_11_addr" [../src/mmult.cpp:42]   --->   Operation 619 'load' 'Bbuf_11_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 112 <SV = 111> <Delay = 7.25>
ST_112 : Operation 620 [1/2] (3.25ns)   --->   "%Abuf_11_load = load i6 %Abuf_11_addr" [../src/mmult.cpp:42]   --->   Operation 620 'load' 'Abuf_11_load' <Predicate = (or_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_112 : Operation 621 [1/1] (0.00ns)   --->   "%store_ln42 = store i32 %Abuf_11_load, i32 %Abuf_11_load19" [../src/mmult.cpp:42]   --->   Operation 621 'store' 'store_ln42' <Predicate = (or_ln37)> <Delay = 0.00>
ST_112 : Operation 622 [5/5] (7.25ns)   --->   "%result_21 = fadd i32 %result_20, i32 %term_21" [../src/mmult.cpp:43]   --->   Operation 622 'fadd' 'result_21' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 623 [1/2] (3.25ns)   --->   "%Bbuf_11_load = load i6 %Bbuf_11_addr" [../src/mmult.cpp:42]   --->   Operation 623 'load' 'Bbuf_11_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 113 <SV = 112> <Delay = 7.25>
ST_113 : Operation 624 [1/1] (0.00ns)   --->   "%Abuf_11_load_3 = load i32 %Abuf_11_load19" [../src/mmult.cpp:42]   --->   Operation 624 'load' 'Abuf_11_load_3' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_113 : Operation 625 [4/5] (7.25ns)   --->   "%result_21 = fadd i32 %result_20, i32 %term_21" [../src/mmult.cpp:43]   --->   Operation 625 'fadd' 'result_21' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 626 [4/4] (5.70ns)   --->   "%term_22 = fmul i32 %Abuf_11_load_3, i32 %Bbuf_11_load" [../src/mmult.cpp:42]   --->   Operation 626 'fmul' 'term_22' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 113> <Delay = 7.25>
ST_114 : Operation 627 [3/5] (7.25ns)   --->   "%result_21 = fadd i32 %result_20, i32 %term_21" [../src/mmult.cpp:43]   --->   Operation 627 'fadd' 'result_21' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 628 [3/4] (5.70ns)   --->   "%term_22 = fmul i32 %Abuf_11_load_3, i32 %Bbuf_11_load" [../src/mmult.cpp:42]   --->   Operation 628 'fmul' 'term_22' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 114> <Delay = 7.25>
ST_115 : Operation 629 [2/5] (7.25ns)   --->   "%result_21 = fadd i32 %result_20, i32 %term_21" [../src/mmult.cpp:43]   --->   Operation 629 'fadd' 'result_21' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 630 [2/4] (5.70ns)   --->   "%term_22 = fmul i32 %Abuf_11_load_3, i32 %Bbuf_11_load" [../src/mmult.cpp:42]   --->   Operation 630 'fmul' 'term_22' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 115> <Delay = 7.25>
ST_116 : Operation 631 [2/2] (3.25ns)   --->   "%Abuf_11_load_1 = load i6 %Abuf_11_addr_1" [../src/mmult.cpp:42]   --->   Operation 631 'load' 'Abuf_11_load_1' <Predicate = (or_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_116 : Operation 632 [1/1] (0.00ns)   --->   "%Bbuf_11_addr_1 = getelementptr i32 %Bbuf_11, i64 0, i64 %zext_ln42_1" [../src/mmult.cpp:42]   --->   Operation 632 'getelementptr' 'Bbuf_11_addr_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_116 : Operation 633 [1/5] (7.25ns)   --->   "%result_21 = fadd i32 %result_20, i32 %term_21" [../src/mmult.cpp:43]   --->   Operation 633 'fadd' 'result_21' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 634 [1/4] (5.70ns)   --->   "%term_22 = fmul i32 %Abuf_11_load_3, i32 %Bbuf_11_load" [../src/mmult.cpp:42]   --->   Operation 634 'fmul' 'term_22' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 635 [2/2] (3.25ns)   --->   "%Bbuf_11_load_1 = load i6 %Bbuf_11_addr_1" [../src/mmult.cpp:42]   --->   Operation 635 'load' 'Bbuf_11_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 117 <SV = 116> <Delay = 7.25>
ST_117 : Operation 636 [1/2] (3.25ns)   --->   "%Abuf_11_load_1 = load i6 %Abuf_11_addr_1" [../src/mmult.cpp:42]   --->   Operation 636 'load' 'Abuf_11_load_1' <Predicate = (or_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_117 : Operation 637 [1/1] (0.00ns)   --->   "%store_ln42 = store i32 %Abuf_11_load_1, i32 %Abuf_11_load_117" [../src/mmult.cpp:42]   --->   Operation 637 'store' 'store_ln42' <Predicate = (or_ln37)> <Delay = 0.00>
ST_117 : Operation 638 [5/5] (7.25ns)   --->   "%result_22 = fadd i32 %result_21, i32 %term_22" [../src/mmult.cpp:43]   --->   Operation 638 'fadd' 'result_22' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 639 [1/2] (3.25ns)   --->   "%Bbuf_11_load_1 = load i6 %Bbuf_11_addr_1" [../src/mmult.cpp:42]   --->   Operation 639 'load' 'Bbuf_11_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 118 <SV = 117> <Delay = 7.25>
ST_118 : Operation 640 [1/1] (0.00ns)   --->   "%Abuf_11_load_2 = load i32 %Abuf_11_load_117" [../src/mmult.cpp:42]   --->   Operation 640 'load' 'Abuf_11_load_2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_118 : Operation 641 [4/5] (7.25ns)   --->   "%result_22 = fadd i32 %result_21, i32 %term_22" [../src/mmult.cpp:43]   --->   Operation 641 'fadd' 'result_22' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 642 [4/4] (5.70ns)   --->   "%term_23 = fmul i32 %Abuf_11_load_2, i32 %Bbuf_11_load_1" [../src/mmult.cpp:42]   --->   Operation 642 'fmul' 'term_23' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 118> <Delay = 7.25>
ST_119 : Operation 643 [3/5] (7.25ns)   --->   "%result_22 = fadd i32 %result_21, i32 %term_22" [../src/mmult.cpp:43]   --->   Operation 643 'fadd' 'result_22' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 644 [3/4] (5.70ns)   --->   "%term_23 = fmul i32 %Abuf_11_load_2, i32 %Bbuf_11_load_1" [../src/mmult.cpp:42]   --->   Operation 644 'fmul' 'term_23' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 119> <Delay = 7.25>
ST_120 : Operation 645 [2/5] (7.25ns)   --->   "%result_22 = fadd i32 %result_21, i32 %term_22" [../src/mmult.cpp:43]   --->   Operation 645 'fadd' 'result_22' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 646 [2/4] (5.70ns)   --->   "%term_23 = fmul i32 %Abuf_11_load_2, i32 %Bbuf_11_load_1" [../src/mmult.cpp:42]   --->   Operation 646 'fmul' 'term_23' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 120> <Delay = 7.25>
ST_121 : Operation 647 [2/2] (3.25ns)   --->   "%Abuf_12_load = load i6 %Abuf_12_addr" [../src/mmult.cpp:42]   --->   Operation 647 'load' 'Abuf_12_load' <Predicate = (or_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_121 : Operation 648 [1/1] (0.00ns)   --->   "%Bbuf_12_addr = getelementptr i32 %Bbuf_12, i64 0, i64 %zext_ln38" [../src/mmult.cpp:42]   --->   Operation 648 'getelementptr' 'Bbuf_12_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_121 : Operation 649 [1/5] (7.25ns)   --->   "%result_22 = fadd i32 %result_21, i32 %term_22" [../src/mmult.cpp:43]   --->   Operation 649 'fadd' 'result_22' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 650 [1/4] (5.70ns)   --->   "%term_23 = fmul i32 %Abuf_11_load_2, i32 %Bbuf_11_load_1" [../src/mmult.cpp:42]   --->   Operation 650 'fmul' 'term_23' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 651 [2/2] (3.25ns)   --->   "%Bbuf_12_load = load i6 %Bbuf_12_addr" [../src/mmult.cpp:42]   --->   Operation 651 'load' 'Bbuf_12_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 122 <SV = 121> <Delay = 7.25>
ST_122 : Operation 652 [1/2] (3.25ns)   --->   "%Abuf_12_load = load i6 %Abuf_12_addr" [../src/mmult.cpp:42]   --->   Operation 652 'load' 'Abuf_12_load' <Predicate = (or_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_122 : Operation 653 [1/1] (0.00ns)   --->   "%store_ln42 = store i32 %Abuf_12_load, i32 %Abuf_12_load15" [../src/mmult.cpp:42]   --->   Operation 653 'store' 'store_ln42' <Predicate = (or_ln37)> <Delay = 0.00>
ST_122 : Operation 654 [5/5] (7.25ns)   --->   "%result_23 = fadd i32 %result_22, i32 %term_23" [../src/mmult.cpp:43]   --->   Operation 654 'fadd' 'result_23' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 655 [1/2] (3.25ns)   --->   "%Bbuf_12_load = load i6 %Bbuf_12_addr" [../src/mmult.cpp:42]   --->   Operation 655 'load' 'Bbuf_12_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 123 <SV = 122> <Delay = 7.25>
ST_123 : Operation 656 [1/1] (0.00ns)   --->   "%Abuf_12_load_3 = load i32 %Abuf_12_load15" [../src/mmult.cpp:42]   --->   Operation 656 'load' 'Abuf_12_load_3' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_123 : Operation 657 [4/5] (7.25ns)   --->   "%result_23 = fadd i32 %result_22, i32 %term_23" [../src/mmult.cpp:43]   --->   Operation 657 'fadd' 'result_23' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 658 [4/4] (5.70ns)   --->   "%term_24 = fmul i32 %Abuf_12_load_3, i32 %Bbuf_12_load" [../src/mmult.cpp:42]   --->   Operation 658 'fmul' 'term_24' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 123> <Delay = 7.25>
ST_124 : Operation 659 [3/5] (7.25ns)   --->   "%result_23 = fadd i32 %result_22, i32 %term_23" [../src/mmult.cpp:43]   --->   Operation 659 'fadd' 'result_23' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 660 [3/4] (5.70ns)   --->   "%term_24 = fmul i32 %Abuf_12_load_3, i32 %Bbuf_12_load" [../src/mmult.cpp:42]   --->   Operation 660 'fmul' 'term_24' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 124> <Delay = 7.25>
ST_125 : Operation 661 [2/5] (7.25ns)   --->   "%result_23 = fadd i32 %result_22, i32 %term_23" [../src/mmult.cpp:43]   --->   Operation 661 'fadd' 'result_23' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 662 [2/4] (5.70ns)   --->   "%term_24 = fmul i32 %Abuf_12_load_3, i32 %Bbuf_12_load" [../src/mmult.cpp:42]   --->   Operation 662 'fmul' 'term_24' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 125> <Delay = 7.25>
ST_126 : Operation 663 [2/2] (3.25ns)   --->   "%Abuf_12_load_1 = load i6 %Abuf_12_addr_1" [../src/mmult.cpp:42]   --->   Operation 663 'load' 'Abuf_12_load_1' <Predicate = (or_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_126 : Operation 664 [1/1] (0.00ns)   --->   "%Bbuf_12_addr_1 = getelementptr i32 %Bbuf_12, i64 0, i64 %zext_ln42_1" [../src/mmult.cpp:42]   --->   Operation 664 'getelementptr' 'Bbuf_12_addr_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_126 : Operation 665 [1/5] (7.25ns)   --->   "%result_23 = fadd i32 %result_22, i32 %term_23" [../src/mmult.cpp:43]   --->   Operation 665 'fadd' 'result_23' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 666 [1/4] (5.70ns)   --->   "%term_24 = fmul i32 %Abuf_12_load_3, i32 %Bbuf_12_load" [../src/mmult.cpp:42]   --->   Operation 666 'fmul' 'term_24' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 667 [2/2] (3.25ns)   --->   "%Bbuf_12_load_1 = load i6 %Bbuf_12_addr_1" [../src/mmult.cpp:42]   --->   Operation 667 'load' 'Bbuf_12_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 127 <SV = 126> <Delay = 7.25>
ST_127 : Operation 668 [1/2] (3.25ns)   --->   "%Abuf_12_load_1 = load i6 %Abuf_12_addr_1" [../src/mmult.cpp:42]   --->   Operation 668 'load' 'Abuf_12_load_1' <Predicate = (or_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_127 : Operation 669 [1/1] (0.00ns)   --->   "%store_ln42 = store i32 %Abuf_12_load_1, i32 %Abuf_12_load_113" [../src/mmult.cpp:42]   --->   Operation 669 'store' 'store_ln42' <Predicate = (or_ln37)> <Delay = 0.00>
ST_127 : Operation 670 [5/5] (7.25ns)   --->   "%result_24 = fadd i32 %result_23, i32 %term_24" [../src/mmult.cpp:43]   --->   Operation 670 'fadd' 'result_24' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 671 [1/2] (3.25ns)   --->   "%Bbuf_12_load_1 = load i6 %Bbuf_12_addr_1" [../src/mmult.cpp:42]   --->   Operation 671 'load' 'Bbuf_12_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 128 <SV = 127> <Delay = 7.25>
ST_128 : Operation 672 [1/1] (0.00ns)   --->   "%Abuf_12_load_2 = load i32 %Abuf_12_load_113" [../src/mmult.cpp:42]   --->   Operation 672 'load' 'Abuf_12_load_2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_128 : Operation 673 [4/5] (7.25ns)   --->   "%result_24 = fadd i32 %result_23, i32 %term_24" [../src/mmult.cpp:43]   --->   Operation 673 'fadd' 'result_24' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 674 [4/4] (5.70ns)   --->   "%term_25 = fmul i32 %Abuf_12_load_2, i32 %Bbuf_12_load_1" [../src/mmult.cpp:42]   --->   Operation 674 'fmul' 'term_25' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 128> <Delay = 7.25>
ST_129 : Operation 675 [3/5] (7.25ns)   --->   "%result_24 = fadd i32 %result_23, i32 %term_24" [../src/mmult.cpp:43]   --->   Operation 675 'fadd' 'result_24' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 676 [3/4] (5.70ns)   --->   "%term_25 = fmul i32 %Abuf_12_load_2, i32 %Bbuf_12_load_1" [../src/mmult.cpp:42]   --->   Operation 676 'fmul' 'term_25' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 129> <Delay = 7.25>
ST_130 : Operation 677 [2/5] (7.25ns)   --->   "%result_24 = fadd i32 %result_23, i32 %term_24" [../src/mmult.cpp:43]   --->   Operation 677 'fadd' 'result_24' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 678 [2/4] (5.70ns)   --->   "%term_25 = fmul i32 %Abuf_12_load_2, i32 %Bbuf_12_load_1" [../src/mmult.cpp:42]   --->   Operation 678 'fmul' 'term_25' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 130> <Delay = 7.25>
ST_131 : Operation 679 [2/2] (3.25ns)   --->   "%Abuf_13_load = load i6 %Abuf_13_addr" [../src/mmult.cpp:42]   --->   Operation 679 'load' 'Abuf_13_load' <Predicate = (or_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_131 : Operation 680 [1/1] (0.00ns)   --->   "%Bbuf_13_addr = getelementptr i32 %Bbuf_13, i64 0, i64 %zext_ln38" [../src/mmult.cpp:42]   --->   Operation 680 'getelementptr' 'Bbuf_13_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_131 : Operation 681 [1/5] (7.25ns)   --->   "%result_24 = fadd i32 %result_23, i32 %term_24" [../src/mmult.cpp:43]   --->   Operation 681 'fadd' 'result_24' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 682 [1/4] (5.70ns)   --->   "%term_25 = fmul i32 %Abuf_12_load_2, i32 %Bbuf_12_load_1" [../src/mmult.cpp:42]   --->   Operation 682 'fmul' 'term_25' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 683 [2/2] (3.25ns)   --->   "%Bbuf_13_load = load i6 %Bbuf_13_addr" [../src/mmult.cpp:42]   --->   Operation 683 'load' 'Bbuf_13_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 132 <SV = 131> <Delay = 7.25>
ST_132 : Operation 684 [1/2] (3.25ns)   --->   "%Abuf_13_load = load i6 %Abuf_13_addr" [../src/mmult.cpp:42]   --->   Operation 684 'load' 'Abuf_13_load' <Predicate = (or_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_132 : Operation 685 [1/1] (0.00ns)   --->   "%store_ln42 = store i32 %Abuf_13_load, i32 %Abuf_13_load11" [../src/mmult.cpp:42]   --->   Operation 685 'store' 'store_ln42' <Predicate = (or_ln37)> <Delay = 0.00>
ST_132 : Operation 686 [5/5] (7.25ns)   --->   "%result_25 = fadd i32 %result_24, i32 %term_25" [../src/mmult.cpp:43]   --->   Operation 686 'fadd' 'result_25' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 687 [1/2] (3.25ns)   --->   "%Bbuf_13_load = load i6 %Bbuf_13_addr" [../src/mmult.cpp:42]   --->   Operation 687 'load' 'Bbuf_13_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 133 <SV = 132> <Delay = 7.25>
ST_133 : Operation 688 [1/1] (0.00ns)   --->   "%Abuf_13_load_3 = load i32 %Abuf_13_load11" [../src/mmult.cpp:42]   --->   Operation 688 'load' 'Abuf_13_load_3' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_133 : Operation 689 [4/5] (7.25ns)   --->   "%result_25 = fadd i32 %result_24, i32 %term_25" [../src/mmult.cpp:43]   --->   Operation 689 'fadd' 'result_25' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 690 [4/4] (5.70ns)   --->   "%term_26 = fmul i32 %Abuf_13_load_3, i32 %Bbuf_13_load" [../src/mmult.cpp:42]   --->   Operation 690 'fmul' 'term_26' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 133> <Delay = 7.25>
ST_134 : Operation 691 [3/5] (7.25ns)   --->   "%result_25 = fadd i32 %result_24, i32 %term_25" [../src/mmult.cpp:43]   --->   Operation 691 'fadd' 'result_25' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 692 [3/4] (5.70ns)   --->   "%term_26 = fmul i32 %Abuf_13_load_3, i32 %Bbuf_13_load" [../src/mmult.cpp:42]   --->   Operation 692 'fmul' 'term_26' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 134> <Delay = 7.25>
ST_135 : Operation 693 [2/5] (7.25ns)   --->   "%result_25 = fadd i32 %result_24, i32 %term_25" [../src/mmult.cpp:43]   --->   Operation 693 'fadd' 'result_25' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 694 [2/4] (5.70ns)   --->   "%term_26 = fmul i32 %Abuf_13_load_3, i32 %Bbuf_13_load" [../src/mmult.cpp:42]   --->   Operation 694 'fmul' 'term_26' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 135> <Delay = 7.25>
ST_136 : Operation 695 [2/2] (3.25ns)   --->   "%Abuf_13_load_1 = load i6 %Abuf_13_addr_1" [../src/mmult.cpp:42]   --->   Operation 695 'load' 'Abuf_13_load_1' <Predicate = (or_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_136 : Operation 696 [1/1] (0.00ns)   --->   "%Bbuf_13_addr_1 = getelementptr i32 %Bbuf_13, i64 0, i64 %zext_ln42_1" [../src/mmult.cpp:42]   --->   Operation 696 'getelementptr' 'Bbuf_13_addr_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_136 : Operation 697 [1/5] (7.25ns)   --->   "%result_25 = fadd i32 %result_24, i32 %term_25" [../src/mmult.cpp:43]   --->   Operation 697 'fadd' 'result_25' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 698 [1/4] (5.70ns)   --->   "%term_26 = fmul i32 %Abuf_13_load_3, i32 %Bbuf_13_load" [../src/mmult.cpp:42]   --->   Operation 698 'fmul' 'term_26' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 699 [2/2] (3.25ns)   --->   "%Bbuf_13_load_1 = load i6 %Bbuf_13_addr_1" [../src/mmult.cpp:42]   --->   Operation 699 'load' 'Bbuf_13_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 137 <SV = 136> <Delay = 7.25>
ST_137 : Operation 700 [1/2] (3.25ns)   --->   "%Abuf_13_load_1 = load i6 %Abuf_13_addr_1" [../src/mmult.cpp:42]   --->   Operation 700 'load' 'Abuf_13_load_1' <Predicate = (or_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_137 : Operation 701 [1/1] (0.00ns)   --->   "%store_ln42 = store i32 %Abuf_13_load_1, i32 %Abuf_13_load_19" [../src/mmult.cpp:42]   --->   Operation 701 'store' 'store_ln42' <Predicate = (or_ln37)> <Delay = 0.00>
ST_137 : Operation 702 [5/5] (7.25ns)   --->   "%result_26 = fadd i32 %result_25, i32 %term_26" [../src/mmult.cpp:43]   --->   Operation 702 'fadd' 'result_26' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 703 [1/2] (3.25ns)   --->   "%Bbuf_13_load_1 = load i6 %Bbuf_13_addr_1" [../src/mmult.cpp:42]   --->   Operation 703 'load' 'Bbuf_13_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 138 <SV = 137> <Delay = 7.25>
ST_138 : Operation 704 [1/1] (0.00ns)   --->   "%Abuf_13_load_2 = load i32 %Abuf_13_load_19" [../src/mmult.cpp:42]   --->   Operation 704 'load' 'Abuf_13_load_2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_138 : Operation 705 [4/5] (7.25ns)   --->   "%result_26 = fadd i32 %result_25, i32 %term_26" [../src/mmult.cpp:43]   --->   Operation 705 'fadd' 'result_26' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 706 [4/4] (5.70ns)   --->   "%term_27 = fmul i32 %Abuf_13_load_2, i32 %Bbuf_13_load_1" [../src/mmult.cpp:42]   --->   Operation 706 'fmul' 'term_27' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 138> <Delay = 7.25>
ST_139 : Operation 707 [3/5] (7.25ns)   --->   "%result_26 = fadd i32 %result_25, i32 %term_26" [../src/mmult.cpp:43]   --->   Operation 707 'fadd' 'result_26' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 708 [3/4] (5.70ns)   --->   "%term_27 = fmul i32 %Abuf_13_load_2, i32 %Bbuf_13_load_1" [../src/mmult.cpp:42]   --->   Operation 708 'fmul' 'term_27' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 139> <Delay = 7.25>
ST_140 : Operation 709 [2/5] (7.25ns)   --->   "%result_26 = fadd i32 %result_25, i32 %term_26" [../src/mmult.cpp:43]   --->   Operation 709 'fadd' 'result_26' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 710 [2/4] (5.70ns)   --->   "%term_27 = fmul i32 %Abuf_13_load_2, i32 %Bbuf_13_load_1" [../src/mmult.cpp:42]   --->   Operation 710 'fmul' 'term_27' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 140> <Delay = 7.25>
ST_141 : Operation 711 [2/2] (3.25ns)   --->   "%Abuf_14_load = load i6 %Abuf_14_addr" [../src/mmult.cpp:42]   --->   Operation 711 'load' 'Abuf_14_load' <Predicate = (or_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_141 : Operation 712 [1/1] (0.00ns)   --->   "%Bbuf_14_addr = getelementptr i32 %Bbuf_14, i64 0, i64 %zext_ln38" [../src/mmult.cpp:42]   --->   Operation 712 'getelementptr' 'Bbuf_14_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_141 : Operation 713 [1/5] (7.25ns)   --->   "%result_26 = fadd i32 %result_25, i32 %term_26" [../src/mmult.cpp:43]   --->   Operation 713 'fadd' 'result_26' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 714 [1/4] (5.70ns)   --->   "%term_27 = fmul i32 %Abuf_13_load_2, i32 %Bbuf_13_load_1" [../src/mmult.cpp:42]   --->   Operation 714 'fmul' 'term_27' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 715 [2/2] (3.25ns)   --->   "%Bbuf_14_load = load i6 %Bbuf_14_addr" [../src/mmult.cpp:42]   --->   Operation 715 'load' 'Bbuf_14_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 142 <SV = 141> <Delay = 7.25>
ST_142 : Operation 716 [1/2] (3.25ns)   --->   "%Abuf_14_load = load i6 %Abuf_14_addr" [../src/mmult.cpp:42]   --->   Operation 716 'load' 'Abuf_14_load' <Predicate = (or_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_142 : Operation 717 [1/1] (0.00ns)   --->   "%store_ln42 = store i32 %Abuf_14_load, i32 %Abuf_14_load7" [../src/mmult.cpp:42]   --->   Operation 717 'store' 'store_ln42' <Predicate = (or_ln37)> <Delay = 0.00>
ST_142 : Operation 718 [5/5] (7.25ns)   --->   "%result_27 = fadd i32 %result_26, i32 %term_27" [../src/mmult.cpp:43]   --->   Operation 718 'fadd' 'result_27' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 719 [1/2] (3.25ns)   --->   "%Bbuf_14_load = load i6 %Bbuf_14_addr" [../src/mmult.cpp:42]   --->   Operation 719 'load' 'Bbuf_14_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 143 <SV = 142> <Delay = 7.25>
ST_143 : Operation 720 [1/1] (0.00ns)   --->   "%Abuf_14_load_3 = load i32 %Abuf_14_load7" [../src/mmult.cpp:42]   --->   Operation 720 'load' 'Abuf_14_load_3' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_143 : Operation 721 [4/5] (7.25ns)   --->   "%result_27 = fadd i32 %result_26, i32 %term_27" [../src/mmult.cpp:43]   --->   Operation 721 'fadd' 'result_27' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 722 [4/4] (5.70ns)   --->   "%term_28 = fmul i32 %Abuf_14_load_3, i32 %Bbuf_14_load" [../src/mmult.cpp:42]   --->   Operation 722 'fmul' 'term_28' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 143> <Delay = 7.25>
ST_144 : Operation 723 [3/5] (7.25ns)   --->   "%result_27 = fadd i32 %result_26, i32 %term_27" [../src/mmult.cpp:43]   --->   Operation 723 'fadd' 'result_27' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 724 [3/4] (5.70ns)   --->   "%term_28 = fmul i32 %Abuf_14_load_3, i32 %Bbuf_14_load" [../src/mmult.cpp:42]   --->   Operation 724 'fmul' 'term_28' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 144> <Delay = 7.25>
ST_145 : Operation 725 [2/5] (7.25ns)   --->   "%result_27 = fadd i32 %result_26, i32 %term_27" [../src/mmult.cpp:43]   --->   Operation 725 'fadd' 'result_27' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 726 [2/4] (5.70ns)   --->   "%term_28 = fmul i32 %Abuf_14_load_3, i32 %Bbuf_14_load" [../src/mmult.cpp:42]   --->   Operation 726 'fmul' 'term_28' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 145> <Delay = 7.25>
ST_146 : Operation 727 [2/2] (3.25ns)   --->   "%Abuf_14_load_1 = load i6 %Abuf_14_addr_1" [../src/mmult.cpp:42]   --->   Operation 727 'load' 'Abuf_14_load_1' <Predicate = (or_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_146 : Operation 728 [1/1] (0.00ns)   --->   "%Bbuf_14_addr_1 = getelementptr i32 %Bbuf_14, i64 0, i64 %zext_ln42_1" [../src/mmult.cpp:42]   --->   Operation 728 'getelementptr' 'Bbuf_14_addr_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_146 : Operation 729 [1/5] (7.25ns)   --->   "%result_27 = fadd i32 %result_26, i32 %term_27" [../src/mmult.cpp:43]   --->   Operation 729 'fadd' 'result_27' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 730 [1/4] (5.70ns)   --->   "%term_28 = fmul i32 %Abuf_14_load_3, i32 %Bbuf_14_load" [../src/mmult.cpp:42]   --->   Operation 730 'fmul' 'term_28' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 731 [2/2] (3.25ns)   --->   "%Bbuf_14_load_1 = load i6 %Bbuf_14_addr_1" [../src/mmult.cpp:42]   --->   Operation 731 'load' 'Bbuf_14_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 147 <SV = 146> <Delay = 7.25>
ST_147 : Operation 732 [1/2] (3.25ns)   --->   "%Abuf_14_load_1 = load i6 %Abuf_14_addr_1" [../src/mmult.cpp:42]   --->   Operation 732 'load' 'Abuf_14_load_1' <Predicate = (or_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_147 : Operation 733 [1/1] (0.00ns)   --->   "%store_ln42 = store i32 %Abuf_14_load_1, i32 %Abuf_14_load_15" [../src/mmult.cpp:42]   --->   Operation 733 'store' 'store_ln42' <Predicate = (or_ln37)> <Delay = 0.00>
ST_147 : Operation 734 [5/5] (7.25ns)   --->   "%result_28 = fadd i32 %result_27, i32 %term_28" [../src/mmult.cpp:43]   --->   Operation 734 'fadd' 'result_28' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 735 [1/2] (3.25ns)   --->   "%Bbuf_14_load_1 = load i6 %Bbuf_14_addr_1" [../src/mmult.cpp:42]   --->   Operation 735 'load' 'Bbuf_14_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 148 <SV = 147> <Delay = 7.25>
ST_148 : Operation 736 [1/1] (0.00ns)   --->   "%Abuf_14_load_2 = load i32 %Abuf_14_load_15" [../src/mmult.cpp:42]   --->   Operation 736 'load' 'Abuf_14_load_2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_148 : Operation 737 [4/5] (7.25ns)   --->   "%result_28 = fadd i32 %result_27, i32 %term_28" [../src/mmult.cpp:43]   --->   Operation 737 'fadd' 'result_28' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 738 [4/4] (5.70ns)   --->   "%term_29 = fmul i32 %Abuf_14_load_2, i32 %Bbuf_14_load_1" [../src/mmult.cpp:42]   --->   Operation 738 'fmul' 'term_29' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 148> <Delay = 7.25>
ST_149 : Operation 739 [3/5] (7.25ns)   --->   "%result_28 = fadd i32 %result_27, i32 %term_28" [../src/mmult.cpp:43]   --->   Operation 739 'fadd' 'result_28' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 740 [3/4] (5.70ns)   --->   "%term_29 = fmul i32 %Abuf_14_load_2, i32 %Bbuf_14_load_1" [../src/mmult.cpp:42]   --->   Operation 740 'fmul' 'term_29' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 149> <Delay = 7.25>
ST_150 : Operation 741 [2/5] (7.25ns)   --->   "%result_28 = fadd i32 %result_27, i32 %term_28" [../src/mmult.cpp:43]   --->   Operation 741 'fadd' 'result_28' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 742 [2/4] (5.70ns)   --->   "%term_29 = fmul i32 %Abuf_14_load_2, i32 %Bbuf_14_load_1" [../src/mmult.cpp:42]   --->   Operation 742 'fmul' 'term_29' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 150> <Delay = 7.25>
ST_151 : Operation 743 [2/2] (3.25ns)   --->   "%Abuf_15_load = load i6 %Abuf_15_addr" [../src/mmult.cpp:42]   --->   Operation 743 'load' 'Abuf_15_load' <Predicate = (or_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_151 : Operation 744 [1/1] (0.00ns)   --->   "%Bbuf_15_addr = getelementptr i32 %Bbuf_15, i64 0, i64 %zext_ln38" [../src/mmult.cpp:42]   --->   Operation 744 'getelementptr' 'Bbuf_15_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_151 : Operation 745 [1/5] (7.25ns)   --->   "%result_28 = fadd i32 %result_27, i32 %term_28" [../src/mmult.cpp:43]   --->   Operation 745 'fadd' 'result_28' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 746 [1/4] (5.70ns)   --->   "%term_29 = fmul i32 %Abuf_14_load_2, i32 %Bbuf_14_load_1" [../src/mmult.cpp:42]   --->   Operation 746 'fmul' 'term_29' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 747 [2/2] (3.25ns)   --->   "%Bbuf_15_load = load i6 %Bbuf_15_addr" [../src/mmult.cpp:42]   --->   Operation 747 'load' 'Bbuf_15_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 152 <SV = 151> <Delay = 7.25>
ST_152 : Operation 748 [1/2] (3.25ns)   --->   "%Abuf_15_load = load i6 %Abuf_15_addr" [../src/mmult.cpp:42]   --->   Operation 748 'load' 'Abuf_15_load' <Predicate = (or_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_152 : Operation 749 [1/1] (0.00ns)   --->   "%store_ln42 = store i32 %Abuf_15_load, i32 %Abuf_15_load3" [../src/mmult.cpp:42]   --->   Operation 749 'store' 'store_ln42' <Predicate = (or_ln37)> <Delay = 0.00>
ST_152 : Operation 750 [5/5] (7.25ns)   --->   "%result_29 = fadd i32 %result_28, i32 %term_29" [../src/mmult.cpp:43]   --->   Operation 750 'fadd' 'result_29' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 751 [1/2] (3.25ns)   --->   "%Bbuf_15_load = load i6 %Bbuf_15_addr" [../src/mmult.cpp:42]   --->   Operation 751 'load' 'Bbuf_15_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 153 <SV = 152> <Delay = 7.25>
ST_153 : Operation 752 [1/1] (0.00ns)   --->   "%Abuf_15_load_3 = load i32 %Abuf_15_load3" [../src/mmult.cpp:42]   --->   Operation 752 'load' 'Abuf_15_load_3' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_153 : Operation 753 [4/5] (7.25ns)   --->   "%result_29 = fadd i32 %result_28, i32 %term_29" [../src/mmult.cpp:43]   --->   Operation 753 'fadd' 'result_29' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 754 [4/4] (5.70ns)   --->   "%term_30 = fmul i32 %Abuf_15_load_3, i32 %Bbuf_15_load" [../src/mmult.cpp:42]   --->   Operation 754 'fmul' 'term_30' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 153> <Delay = 7.25>
ST_154 : Operation 755 [3/5] (7.25ns)   --->   "%result_29 = fadd i32 %result_28, i32 %term_29" [../src/mmult.cpp:43]   --->   Operation 755 'fadd' 'result_29' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 756 [3/4] (5.70ns)   --->   "%term_30 = fmul i32 %Abuf_15_load_3, i32 %Bbuf_15_load" [../src/mmult.cpp:42]   --->   Operation 756 'fmul' 'term_30' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 154> <Delay = 7.25>
ST_155 : Operation 757 [2/5] (7.25ns)   --->   "%result_29 = fadd i32 %result_28, i32 %term_29" [../src/mmult.cpp:43]   --->   Operation 757 'fadd' 'result_29' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 758 [2/4] (5.70ns)   --->   "%term_30 = fmul i32 %Abuf_15_load_3, i32 %Bbuf_15_load" [../src/mmult.cpp:42]   --->   Operation 758 'fmul' 'term_30' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 155> <Delay = 7.25>
ST_156 : Operation 759 [2/2] (3.25ns)   --->   "%Abuf_15_load_1 = load i6 %Abuf_15_addr_1" [../src/mmult.cpp:42]   --->   Operation 759 'load' 'Abuf_15_load_1' <Predicate = (or_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_156 : Operation 760 [1/1] (0.00ns)   --->   "%Bbuf_15_addr_1 = getelementptr i32 %Bbuf_15, i64 0, i64 %zext_ln42_1" [../src/mmult.cpp:42]   --->   Operation 760 'getelementptr' 'Bbuf_15_addr_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_156 : Operation 761 [1/5] (7.25ns)   --->   "%result_29 = fadd i32 %result_28, i32 %term_29" [../src/mmult.cpp:43]   --->   Operation 761 'fadd' 'result_29' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 762 [1/4] (5.70ns)   --->   "%term_30 = fmul i32 %Abuf_15_load_3, i32 %Bbuf_15_load" [../src/mmult.cpp:42]   --->   Operation 762 'fmul' 'term_30' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 763 [2/2] (3.25ns)   --->   "%Bbuf_15_load_1 = load i6 %Bbuf_15_addr_1" [../src/mmult.cpp:42]   --->   Operation 763 'load' 'Bbuf_15_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 157 <SV = 156> <Delay = 7.25>
ST_157 : Operation 764 [1/2] (3.25ns)   --->   "%Abuf_15_load_1 = load i6 %Abuf_15_addr_1" [../src/mmult.cpp:42]   --->   Operation 764 'load' 'Abuf_15_load_1' <Predicate = (or_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_157 : Operation 765 [1/1] (0.00ns)   --->   "%store_ln42 = store i32 %Abuf_15_load_1, i32 %Abuf_15_load_11" [../src/mmult.cpp:42]   --->   Operation 765 'store' 'store_ln42' <Predicate = (or_ln37)> <Delay = 0.00>
ST_157 : Operation 766 [1/1] (0.00ns)   --->   "%br_ln38 = br void %LOOP5.split" [../src/mmult.cpp:38]   --->   Operation 766 'br' 'br_ln38' <Predicate = (or_ln37)> <Delay = 0.00>
ST_157 : Operation 767 [5/5] (7.25ns)   --->   "%result_30 = fadd i32 %result_29, i32 %term_30" [../src/mmult.cpp:43]   --->   Operation 767 'fadd' 'result_30' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 768 [1/2] (3.25ns)   --->   "%Bbuf_15_load_1 = load i6 %Bbuf_15_addr_1" [../src/mmult.cpp:42]   --->   Operation 768 'load' 'Bbuf_15_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 158 <SV = 157> <Delay = 7.25>
ST_158 : Operation 769 [1/1] (0.00ns)   --->   "%Abuf_15_load_2 = load i32 %Abuf_15_load_11" [../src/mmult.cpp:42]   --->   Operation 769 'load' 'Abuf_15_load_2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_158 : Operation 770 [4/5] (7.25ns)   --->   "%result_30 = fadd i32 %result_29, i32 %term_30" [../src/mmult.cpp:43]   --->   Operation 770 'fadd' 'result_30' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 771 [4/4] (5.70ns)   --->   "%term_31 = fmul i32 %Abuf_15_load_2, i32 %Bbuf_15_load_1" [../src/mmult.cpp:42]   --->   Operation 771 'fmul' 'term_31' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 158> <Delay = 7.25>
ST_159 : Operation 772 [3/5] (7.25ns)   --->   "%result_30 = fadd i32 %result_29, i32 %term_30" [../src/mmult.cpp:43]   --->   Operation 772 'fadd' 'result_30' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 773 [3/4] (5.70ns)   --->   "%term_31 = fmul i32 %Abuf_15_load_2, i32 %Bbuf_15_load_1" [../src/mmult.cpp:42]   --->   Operation 773 'fmul' 'term_31' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 159> <Delay = 7.25>
ST_160 : Operation 774 [2/5] (7.25ns)   --->   "%result_30 = fadd i32 %result_29, i32 %term_30" [../src/mmult.cpp:43]   --->   Operation 774 'fadd' 'result_30' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 775 [2/4] (5.70ns)   --->   "%term_31 = fmul i32 %Abuf_15_load_2, i32 %Bbuf_15_load_1" [../src/mmult.cpp:42]   --->   Operation 775 'fmul' 'term_31' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 160> <Delay = 7.25>
ST_161 : Operation 776 [1/5] (7.25ns)   --->   "%result_30 = fadd i32 %result_29, i32 %term_30" [../src/mmult.cpp:43]   --->   Operation 776 'fadd' 'result_30' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 777 [1/4] (5.70ns)   --->   "%term_31 = fmul i32 %Abuf_15_load_2, i32 %Bbuf_15_load_1" [../src/mmult.cpp:42]   --->   Operation 777 'fmul' 'term_31' <Predicate = (!icmp_ln37)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 162 <SV = 161> <Delay = 7.25>
ST_162 : Operation 778 [5/5] (7.25ns)   --->   "%result_31 = fadd i32 %result_30, i32 %term_31" [../src/mmult.cpp:43]   --->   Operation 778 'fadd' 'result_31' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 162> <Delay = 7.25>
ST_163 : Operation 779 [4/5] (7.25ns)   --->   "%result_31 = fadd i32 %result_30, i32 %term_31" [../src/mmult.cpp:43]   --->   Operation 779 'fadd' 'result_31' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 163> <Delay = 7.25>
ST_164 : Operation 780 [3/5] (7.25ns)   --->   "%result_31 = fadd i32 %result_30, i32 %term_31" [../src/mmult.cpp:43]   --->   Operation 780 'fadd' 'result_31' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 165 <SV = 164> <Delay = 7.25>
ST_165 : Operation 781 [2/5] (7.25ns)   --->   "%result_31 = fadd i32 %result_30, i32 %term_31" [../src/mmult.cpp:43]   --->   Operation 781 'fadd' 'result_31' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 166 <SV = 165> <Delay = 7.25>
ST_166 : Operation 782 [1/5] (7.25ns)   --->   "%result_31 = fadd i32 %result_30, i32 %term_31" [../src/mmult.cpp:43]   --->   Operation 782 'fadd' 'result_31' <Predicate = (!icmp_ln37)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 789 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 789 'ret' 'ret_ln0' <Predicate = (icmp_ln37)> <Delay = 0.00>

State 167 <SV = 166> <Delay = 7.30>
ST_167 : Operation 783 [1/1] (0.00ns)   --->   "%C_addr = getelementptr i32 %C, i64 %sext_ln37_cast" [../src/mmult.cpp:37]   --->   Operation 783 'getelementptr' 'C_addr' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 784 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @LOOP3_LOOP4_str"   --->   Operation 784 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 785 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 785 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 786 [1/1] (0.00ns)   --->   "%specpipeline_ln39 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [../src/mmult.cpp:39]   --->   Operation 786 'specpipeline' 'specpipeline_ln39' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_167 : Operation 787 [1/1] (0.00ns)   --->   "%bitcast_ln45 = bitcast i32 %result_31" [../src/mmult.cpp:45]   --->   Operation 787 'bitcast' 'bitcast_ln45' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_167 : Operation 788 [1/1] (7.30ns)   --->   "%write_ln45 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %C_addr, i32 %bitcast_ln45, i4 15" [../src/mmult.cpp:45]   --->   Operation 788 'write' 'write_ln45' <Predicate = (!icmp_ln37)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 8.014ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln38', ../src/mmult.cpp:38) of constant 0 on local variable 'j', ../src/mmult.cpp:38 [75]  (1.588 ns)
	'load' operation 6 bit ('j_load', ../src/mmult.cpp:38) on local variable 'j', ../src/mmult.cpp:38 [85]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln38', ../src/mmult.cpp:38) [91]  (1.825 ns)
	'select' operation 6 bit ('select_ln37', ../src/mmult.cpp:37) [93]  (1.188 ns)
	'add' operation 6 bit ('add_ln38', ../src/mmult.cpp:38) [365]  (1.825 ns)
	'store' operation 0 bit ('store_ln38', ../src/mmult.cpp:38) of variable 'add_ln38', ../src/mmult.cpp:38 on local variable 'j', ../src/mmult.cpp:38 [368]  (1.588 ns)

 <State 2>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('Abuf_load', ../src/mmult.cpp:42) on array 'Abuf' [133]  (3.254 ns)

 <State 3>: 5.702ns
The critical path consists of the following:
	'load' operation 32 bit ('Abuf_load_3', ../src/mmult.cpp:42) on local variable 'Abuf_load63' [230]  (0.000 ns)
	'fmul' operation 32 bit ('term', ../src/mmult.cpp:42) [268]  (5.702 ns)

 <State 4>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('term', ../src/mmult.cpp:42) [268]  (5.702 ns)

 <State 5>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('term', ../src/mmult.cpp:42) [268]  (5.702 ns)

 <State 6>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('term', ../src/mmult.cpp:42) [268]  (5.702 ns)

 <State 7>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [269]  (7.256 ns)

 <State 8>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [269]  (7.256 ns)

 <State 9>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [269]  (7.256 ns)

 <State 10>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [269]  (7.256 ns)

 <State 11>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [269]  (7.256 ns)

 <State 12>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [272]  (7.256 ns)

 <State 13>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [272]  (7.256 ns)

 <State 14>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [272]  (7.256 ns)

 <State 15>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [272]  (7.256 ns)

 <State 16>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [272]  (7.256 ns)

 <State 17>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [275]  (7.256 ns)

 <State 18>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [275]  (7.256 ns)

 <State 19>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [275]  (7.256 ns)

 <State 20>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [275]  (7.256 ns)

 <State 21>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [275]  (7.256 ns)

 <State 22>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [278]  (7.256 ns)

 <State 23>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [278]  (7.256 ns)

 <State 24>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [278]  (7.256 ns)

 <State 25>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [278]  (7.256 ns)

 <State 26>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [278]  (7.256 ns)

 <State 27>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [281]  (7.256 ns)

 <State 28>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [281]  (7.256 ns)

 <State 29>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [281]  (7.256 ns)

 <State 30>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [281]  (7.256 ns)

 <State 31>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [281]  (7.256 ns)

 <State 32>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [284]  (7.256 ns)

 <State 33>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [284]  (7.256 ns)

 <State 34>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [284]  (7.256 ns)

 <State 35>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [284]  (7.256 ns)

 <State 36>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [284]  (7.256 ns)

 <State 37>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [287]  (7.256 ns)

 <State 38>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [287]  (7.256 ns)

 <State 39>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [287]  (7.256 ns)

 <State 40>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [287]  (7.256 ns)

 <State 41>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [287]  (7.256 ns)

 <State 42>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [290]  (7.256 ns)

 <State 43>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [290]  (7.256 ns)

 <State 44>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [290]  (7.256 ns)

 <State 45>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [290]  (7.256 ns)

 <State 46>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [290]  (7.256 ns)

 <State 47>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [293]  (7.256 ns)

 <State 48>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [293]  (7.256 ns)

 <State 49>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [293]  (7.256 ns)

 <State 50>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [293]  (7.256 ns)

 <State 51>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [293]  (7.256 ns)

 <State 52>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [296]  (7.256 ns)

 <State 53>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [296]  (7.256 ns)

 <State 54>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [296]  (7.256 ns)

 <State 55>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [296]  (7.256 ns)

 <State 56>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [296]  (7.256 ns)

 <State 57>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [299]  (7.256 ns)

 <State 58>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [299]  (7.256 ns)

 <State 59>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [299]  (7.256 ns)

 <State 60>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [299]  (7.256 ns)

 <State 61>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [299]  (7.256 ns)

 <State 62>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [302]  (7.256 ns)

 <State 63>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [302]  (7.256 ns)

 <State 64>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [302]  (7.256 ns)

 <State 65>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [302]  (7.256 ns)

 <State 66>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [302]  (7.256 ns)

 <State 67>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [305]  (7.256 ns)

 <State 68>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [305]  (7.256 ns)

 <State 69>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [305]  (7.256 ns)

 <State 70>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [305]  (7.256 ns)

 <State 71>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [305]  (7.256 ns)

 <State 72>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [308]  (7.256 ns)

 <State 73>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [308]  (7.256 ns)

 <State 74>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [308]  (7.256 ns)

 <State 75>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [308]  (7.256 ns)

 <State 76>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [308]  (7.256 ns)

 <State 77>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [311]  (7.256 ns)

 <State 78>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [311]  (7.256 ns)

 <State 79>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [311]  (7.256 ns)

 <State 80>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [311]  (7.256 ns)

 <State 81>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [311]  (7.256 ns)

 <State 82>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [314]  (7.256 ns)

 <State 83>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [314]  (7.256 ns)

 <State 84>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [314]  (7.256 ns)

 <State 85>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [314]  (7.256 ns)

 <State 86>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [314]  (7.256 ns)

 <State 87>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [317]  (7.256 ns)

 <State 88>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [317]  (7.256 ns)

 <State 89>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [317]  (7.256 ns)

 <State 90>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [317]  (7.256 ns)

 <State 91>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [317]  (7.256 ns)

 <State 92>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [320]  (7.256 ns)

 <State 93>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [320]  (7.256 ns)

 <State 94>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [320]  (7.256 ns)

 <State 95>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [320]  (7.256 ns)

 <State 96>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [320]  (7.256 ns)

 <State 97>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [323]  (7.256 ns)

 <State 98>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [323]  (7.256 ns)

 <State 99>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [323]  (7.256 ns)

 <State 100>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [323]  (7.256 ns)

 <State 101>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [323]  (7.256 ns)

 <State 102>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [326]  (7.256 ns)

 <State 103>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [326]  (7.256 ns)

 <State 104>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [326]  (7.256 ns)

 <State 105>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [326]  (7.256 ns)

 <State 106>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [326]  (7.256 ns)

 <State 107>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [329]  (7.256 ns)

 <State 108>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [329]  (7.256 ns)

 <State 109>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [329]  (7.256 ns)

 <State 110>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [329]  (7.256 ns)

 <State 111>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [329]  (7.256 ns)

 <State 112>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [332]  (7.256 ns)

 <State 113>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [332]  (7.256 ns)

 <State 114>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [332]  (7.256 ns)

 <State 115>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [332]  (7.256 ns)

 <State 116>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [332]  (7.256 ns)

 <State 117>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [335]  (7.256 ns)

 <State 118>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [335]  (7.256 ns)

 <State 119>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [335]  (7.256 ns)

 <State 120>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [335]  (7.256 ns)

 <State 121>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [335]  (7.256 ns)

 <State 122>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [338]  (7.256 ns)

 <State 123>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [338]  (7.256 ns)

 <State 124>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [338]  (7.256 ns)

 <State 125>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [338]  (7.256 ns)

 <State 126>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [338]  (7.256 ns)

 <State 127>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [341]  (7.256 ns)

 <State 128>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [341]  (7.256 ns)

 <State 129>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [341]  (7.256 ns)

 <State 130>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [341]  (7.256 ns)

 <State 131>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [341]  (7.256 ns)

 <State 132>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [344]  (7.256 ns)

 <State 133>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [344]  (7.256 ns)

 <State 134>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [344]  (7.256 ns)

 <State 135>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [344]  (7.256 ns)

 <State 136>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [344]  (7.256 ns)

 <State 137>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [347]  (7.256 ns)

 <State 138>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [347]  (7.256 ns)

 <State 139>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [347]  (7.256 ns)

 <State 140>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [347]  (7.256 ns)

 <State 141>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [347]  (7.256 ns)

 <State 142>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [350]  (7.256 ns)

 <State 143>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [350]  (7.256 ns)

 <State 144>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [350]  (7.256 ns)

 <State 145>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [350]  (7.256 ns)

 <State 146>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [350]  (7.256 ns)

 <State 147>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [353]  (7.256 ns)

 <State 148>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [353]  (7.256 ns)

 <State 149>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [353]  (7.256 ns)

 <State 150>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [353]  (7.256 ns)

 <State 151>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [353]  (7.256 ns)

 <State 152>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [356]  (7.256 ns)

 <State 153>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [356]  (7.256 ns)

 <State 154>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [356]  (7.256 ns)

 <State 155>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [356]  (7.256 ns)

 <State 156>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [356]  (7.256 ns)

 <State 157>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [359]  (7.256 ns)

 <State 158>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [359]  (7.256 ns)

 <State 159>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [359]  (7.256 ns)

 <State 160>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [359]  (7.256 ns)

 <State 161>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [359]  (7.256 ns)

 <State 162>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [362]  (7.256 ns)

 <State 163>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [362]  (7.256 ns)

 <State 164>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [362]  (7.256 ns)

 <State 165>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [362]  (7.256 ns)

 <State 166>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('result', ../src/mmult.cpp:43) [362]  (7.256 ns)

 <State 167>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 32 bit ('C_addr', ../src/mmult.cpp:37) [87]  (0.000 ns)
	bus write operation ('write_ln45', ../src/mmult.cpp:45) on port 'C' (../src/mmult.cpp:45) [364]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
