

Implementation tool: Xilinx Vivado v.2018.2
Project:             vivado_hls_float_div
Solution:            div2
Device target:       xc7k160tfbg484-1
Report date:         Fri Aug 31 12:06:20 CEST 2018

#=== Post-Implementation Resource usage ===
SLICE:           35
LUT:             69
FF:             158
DSP:              3
BRAM:             0
SRL:              0
#=== Final timing ===
CP required:    2.500
CP achieved post-synthesis:    2.044
CP achieved post-implementation:    2.157
Timing met
