<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>shifter2</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXIS_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXIS_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_CLK.ASSOCIATED_BUSIF">M00_AXIS</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_CLK.ASSOCIATED_RESET">m00_axis_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXIS_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXIS_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_CLK.ASSOCIATED_BUSIF">S00_AXIS</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_CLK.ASSOCIATED_RESET">s00_axis_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>shifter2_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>72ba9293</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>shifter2_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>72ba9293</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>2eea288b</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>s00_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>state</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_M00_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C M00 AXIS TDATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXIS address bus. The slave accepts the read and write addresses of width C_M_AXIS_TDATA_WIDTH.</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH" spirit:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.TDATA_WIDTH&apos;))" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXIS TDATA WIDTH</spirit:displayName>
        <spirit:description>AXI4Stream sink: Data Width</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH" spirit:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.TDATA_WIDTH&apos;))" spirit:order="5" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>TDATA_WIDTH</spirit:name>
        <spirit:displayName>Tdata Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.TDATA_WIDTH">32</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/shifter2_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_72ba9293</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/shifter2_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/shifter2_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_2eea288b</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>shifter2</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_M00_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C M00 AXIS TDATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXIS address bus. The slave accepts the read and write addresses of width C_M_AXIS_TDATA_WIDTH.</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXIS_TDATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_M00_AXIS_TDATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXIS TDATA WIDTH</spirit:displayName>
      <spirit:description>AXI4Stream sink: Data Width</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXIS_TDATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="5">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXIS_TDATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">shifter2_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>TDATA_WIDTH</spirit:name>
      <spirit:displayName>Tdata Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.TDATA_WIDTH">32</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>shifter2_v1.0</xilinx:displayName>
      <xilinx:coreRevision>7</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2020-07-26T12:52:35Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@309c3ae8_ARCHIVE_LOCATION">c:/Data/Xilinx2019/Projects/ip_repo/shifter2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14b9f8fe_ARCHIVE_LOCATION">c:/Data/Xilinx2019/Projects/ip_repo/shifter2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36929a83_ARCHIVE_LOCATION">c:/Data/Xilinx2019/Projects/ip_repo/shifter2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6895f53c_ARCHIVE_LOCATION">c:/Data/Xilinx2019/Projects/ip_repo/shifter2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37a5bd53_ARCHIVE_LOCATION">c:/Data/Xilinx2019/Projects/ip_repo/shifter2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a6af719_ARCHIVE_LOCATION">c:/Data/Xilinx2019/Projects/ip_repo/shifter2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@525dd3a0_ARCHIVE_LOCATION">c:/Data/Xilinx2019/Projects/ip_repo/shifter2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@699bc2a1_ARCHIVE_LOCATION">c:/Data/Xilinx2019/Projects/ip_repo/shifter2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a9335ce_ARCHIVE_LOCATION">c:/Data/Xilinx2019/Projects/ip_repo/shifter2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@751a5762_ARCHIVE_LOCATION">c:/Data/Xilinx2019/Projects/ip_repo/shifter2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c0b22be_ARCHIVE_LOCATION">c:/Data/Xilinx2019/Projects/ip_repo/shifter2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c2351ec_ARCHIVE_LOCATION">c:/Data/Xilinx2019/Projects/ip_repo/shifter2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7138783f_ARCHIVE_LOCATION">c:/Data/Xilinx2019/Projects/ip_repo/shifter2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dba01a5_ARCHIVE_LOCATION">c:/Data/Xilinx2019/Projects/ip_repo/shifter2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d93b541_ARCHIVE_LOCATION">c:/Data/Xilinx2019/Projects/ip_repo/shifter2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@111ceda3_ARCHIVE_LOCATION">c:/Data/Xilinx2019/Projects/ip_repo/shifter2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53369f11_ARCHIVE_LOCATION">c:/Data/Xilinx2019/Projects/ip_repo/shifter2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78ed1_ARCHIVE_LOCATION">c:/Data/Xilinx2019/Projects/ip_repo/shifter2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69e32c35_ARCHIVE_LOCATION">c:/Data/Xilinx2019/Projects/ip_repo/shifter2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7eca1bc4_ARCHIVE_LOCATION">c:/Data/Xilinx2019/Projects/ip_repo/shifter2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23a52f12_ARCHIVE_LOCATION">c:/Data/Xilinx2019/Projects/ip_repo/shifter2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@789b4ad4_ARCHIVE_LOCATION">c:/Data/Xilinx2019/Projects/ip_repo/shifter2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58acc5c_ARCHIVE_LOCATION">c:/Data/Xilinx2019/Projects/ip_repo/shifter2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f768f8f_ARCHIVE_LOCATION">c:/Data/Xilinx2019/Projects/ip_repo/shifter2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64f91cda_ARCHIVE_LOCATION">c:/Data/Xilinx2019/Projects/ip_repo/shifter2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72146b50_ARCHIVE_LOCATION">c:/Data/Xilinx2019/Projects/ip_repo/shifter2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ab54b39_ARCHIVE_LOCATION">c:/Data/Xilinx2019/Projects/ip_repo/shifter2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b8225d4_ARCHIVE_LOCATION">c:/Data/Xilinx2019/Projects/ip_repo/shifter2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66713ada_ARCHIVE_LOCATION">c:/Data/Xilinx2019/Projects/ip_repo/shifter2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@149503f5_ARCHIVE_LOCATION">c:/Data/Xilinx2019/Projects/ip_repo/shifter2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fe70890_ARCHIVE_LOCATION">c:/Data/Xilinx2019/Projects/ip_repo/shifter2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@770a0bcc_ARCHIVE_LOCATION">c:/Data/Xilinx2019/Projects/ip_repo/shifter2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45635b27_ARCHIVE_LOCATION">c:/Data/Xilinx2019/Projects/ip_repo/shifter2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e52291f_ARCHIVE_LOCATION">c:/Data/Xilinx2019/Projects/ip_repo/shifter2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8e4a1d5_ARCHIVE_LOCATION">c:/Data/Xilinx2019/Projects/ip_repo/shifter2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2483b477_ARCHIVE_LOCATION">c:/Data/Xilinx2019/Projects/ip_repo/shifter2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dab23d4_ARCHIVE_LOCATION">c:/Data/Xilinx2019/Projects/ip_repo/shifter2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49a6f167_ARCHIVE_LOCATION">c:/Data/Xilinx2019/Projects/ip_repo/shifter2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b6e24cc_ARCHIVE_LOCATION">c:/Data/Xilinx2019/Projects/ip_repo/shifter2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3da127b_ARCHIVE_LOCATION">c:/Data/Xilinx2019/Projects/ip_repo/shifter2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59b61bcf_ARCHIVE_LOCATION">c:/Data/Xilinx2019/Projects/ip_repo/shifter2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@804653f_ARCHIVE_LOCATION">c:/Data/Xilinx2019/Projects/ip_repo/shifter2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53c7f8f6_ARCHIVE_LOCATION">c:/Data/Xilinx2019/Projects/ip_repo/shifter2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a68a31_ARCHIVE_LOCATION">c:/Data/Xilinx2019/Projects/ip_repo/shifter2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1654d9e9_ARCHIVE_LOCATION">c:/Data/Xilinx2019/Projects/ip_repo/shifter2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@679471b8_ARCHIVE_LOCATION">c:/Data/Xilinx2019/Projects/ip_repo/shifter2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bab391a_ARCHIVE_LOCATION">c:/Data/Xilinx2019/Projects/ip_repo/shifter2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@772ae3d7_ARCHIVE_LOCATION">c:/Data/Xilinx2019/Projects/ip_repo/shifter2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ee90411_ARCHIVE_LOCATION">c:/Data/Xilinx2019/Projects/ip_repo/shifter2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2439368_ARCHIVE_LOCATION">c:/Data/Xilinx2019/Projects/ip_repo/shifter2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1491100e_ARCHIVE_LOCATION">c:/Data/Xilinx2019/Projects/ip_repo/shifter2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49d2944_ARCHIVE_LOCATION">c:/Data/Xilinx2019/Projects/ip_repo/shifter2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a8a55bc_ARCHIVE_LOCATION">c:/Data/Xilinx2019/Projects/ip_repo/shifter2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7692d61c_ARCHIVE_LOCATION">c:/Data/Xilinx2019/Projects/ip_repo/shifter2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@116fda96_ARCHIVE_LOCATION">c:/Data/Xilinx2019/Projects/ip_repo/shifter2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b632b79_ARCHIVE_LOCATION">c:/Data/Xilinx2019/Projects/ip_repo/shifter2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a5900b9_ARCHIVE_LOCATION">c:/Data/Xilinx2019/Projects/ip_repo/shifter2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b5592a1_ARCHIVE_LOCATION">c:/Data/Xilinx2019/Projects/ip_repo/shifter2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@639dfa1c_ARCHIVE_LOCATION">c:/Data/Xilinx2019/Projects/ip_repo/shifter2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@859429d_ARCHIVE_LOCATION">c:/Data/Xilinx2019/Projects/ip_repo/shifter2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2759e400_ARCHIVE_LOCATION">c:/Data/Xilinx2019/Projects/ip_repo/shifter2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@584f0a91_ARCHIVE_LOCATION">c:/Data/Xilinx2019/Projects/ip_repo/shifter2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27d51e9d_ARCHIVE_LOCATION">c:/Data/Xilinx2019/Projects/ip_repo/shifter2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cd196e7_ARCHIVE_LOCATION">c:/Data/Xilinx2019/Projects/ip_repo/shifter2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59cac029_ARCHIVE_LOCATION">c:/Data/Xilinx2019/Projects/ip_repo/shifter2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79e37f60_ARCHIVE_LOCATION">c:/Data/Xilinx2019/Projects/ip_repo/shifter2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@622e4837_ARCHIVE_LOCATION">c:/Data/Xilinx2019/Projects/ip_repo/shifter2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@305e2644_ARCHIVE_LOCATION">c:/Data/Xilinx2019/Projects/ip_repo/shifter2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35eb3a63_ARCHIVE_LOCATION">c:/Data/Xilinx2019/Projects/ip_repo/shifter2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@676fd9d7_ARCHIVE_LOCATION">c:/Data/Xilinx2019/Projects/ip_repo/shifter2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54083574_ARCHIVE_LOCATION">c:/Data/Xilinx2019/Projects/ip_repo/shifter2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cf04683_ARCHIVE_LOCATION">c:/Data/Xilinx2019/Projects/ip_repo/shifter2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7126abdd_ARCHIVE_LOCATION">c:/Data/Xilinx2019/Projects/ip_repo/shifter2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3485fe45_ARCHIVE_LOCATION">c:/Data/Xilinx2019/Projects/ip_repo/shifter2_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ee0cd5e_ARCHIVE_LOCATION">c:/Data/Xilinx2019/Projects/ip_repo/shifter2_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="29a15928"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="4d4e2afa"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="c61e312d"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="640d2f62"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="71fa1e93"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
