
*** Running vivado
    with args -log cache.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source cache.tcl


ECHO 处于关闭状态。
ECHO 处于关闭状态。

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source cache.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/utils_1/imports/synth_1/cache.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/utils_1/imports/synth_1/cache.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top cache -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4060
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 938.531 ; gain = 441.273
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cache' [D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/sources_1/new/CacheSrcCode/cache.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/sources_1/new/CacheSrcCode/cache.sv:203]
INFO: [Synth 8-6157] synthesizing module 'main_mem' [D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/sources_1/new/CacheSrcCode/main_mem.sv:2]
	Parameter LINE_ADDR_LEN bound to: 5 - type: integer 
	Parameter ADDR_LEN bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mem' [D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/sources_1/new/CacheSrcCode/mem.sv:2]
	Parameter ADDR_LEN bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mem' (0#1) [D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/sources_1/new/CacheSrcCode/mem.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'main_mem' (0#1) [D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/sources_1/new/CacheSrcCode/main_mem.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'cache' (0#1) [D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/sources_1/new/CacheSrcCode/cache.sv:3]
WARNING: [Synth 8-7137] Register rd_delay_reg in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/sources_1/new/CacheSrcCode/main_mem.sv:36]
WARNING: [Synth 8-7137] Register wr_delay_reg in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/sources_1/new/CacheSrcCode/main_mem.sv:37]
WARNING: [Synth 8-7137] Register rd_line_reg[0] in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/sources_1/new/CacheSrcCode/main_mem.sv:87]
WARNING: [Synth 8-7137] Register rd_line_reg[1] in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/sources_1/new/CacheSrcCode/main_mem.sv:87]
WARNING: [Synth 8-7137] Register rd_line_reg[2] in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/sources_1/new/CacheSrcCode/main_mem.sv:87]
WARNING: [Synth 8-7137] Register rd_line_reg[3] in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/sources_1/new/CacheSrcCode/main_mem.sv:87]
WARNING: [Synth 8-7137] Register rd_line_reg[4] in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/sources_1/new/CacheSrcCode/main_mem.sv:87]
WARNING: [Synth 8-7137] Register rd_line_reg[5] in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/sources_1/new/CacheSrcCode/main_mem.sv:87]
WARNING: [Synth 8-7137] Register rd_line_reg[6] in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/sources_1/new/CacheSrcCode/main_mem.sv:87]
WARNING: [Synth 8-7137] Register rd_line_reg[7] in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/sources_1/new/CacheSrcCode/main_mem.sv:87]
WARNING: [Synth 8-7137] Register rd_line_reg[8] in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/sources_1/new/CacheSrcCode/main_mem.sv:87]
WARNING: [Synth 8-7137] Register rd_line_reg[9] in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/sources_1/new/CacheSrcCode/main_mem.sv:87]
WARNING: [Synth 8-7137] Register rd_line_reg[10] in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/sources_1/new/CacheSrcCode/main_mem.sv:87]
WARNING: [Synth 8-7137] Register rd_line_reg[11] in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/sources_1/new/CacheSrcCode/main_mem.sv:87]
WARNING: [Synth 8-7137] Register rd_line_reg[12] in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/sources_1/new/CacheSrcCode/main_mem.sv:87]
WARNING: [Synth 8-7137] Register rd_line_reg[13] in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/sources_1/new/CacheSrcCode/main_mem.sv:87]
WARNING: [Synth 8-7137] Register rd_line_reg[14] in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/sources_1/new/CacheSrcCode/main_mem.sv:87]
WARNING: [Synth 8-7137] Register rd_line_reg[15] in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/sources_1/new/CacheSrcCode/main_mem.sv:87]
WARNING: [Synth 8-7137] Register rd_line_reg[16] in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/sources_1/new/CacheSrcCode/main_mem.sv:87]
WARNING: [Synth 8-7137] Register rd_line_reg[17] in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/sources_1/new/CacheSrcCode/main_mem.sv:87]
WARNING: [Synth 8-7137] Register rd_line_reg[18] in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/sources_1/new/CacheSrcCode/main_mem.sv:87]
WARNING: [Synth 8-7137] Register rd_line_reg[19] in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/sources_1/new/CacheSrcCode/main_mem.sv:87]
WARNING: [Synth 8-7137] Register rd_line_reg[20] in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/sources_1/new/CacheSrcCode/main_mem.sv:87]
WARNING: [Synth 8-7137] Register rd_line_reg[21] in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/sources_1/new/CacheSrcCode/main_mem.sv:87]
WARNING: [Synth 8-7137] Register rd_line_reg[22] in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/sources_1/new/CacheSrcCode/main_mem.sv:87]
WARNING: [Synth 8-7137] Register rd_line_reg[23] in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/sources_1/new/CacheSrcCode/main_mem.sv:87]
WARNING: [Synth 8-7137] Register rd_line_reg[24] in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/sources_1/new/CacheSrcCode/main_mem.sv:87]
WARNING: [Synth 8-7137] Register rd_line_reg[25] in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/sources_1/new/CacheSrcCode/main_mem.sv:87]
WARNING: [Synth 8-7137] Register rd_line_reg[26] in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/sources_1/new/CacheSrcCode/main_mem.sv:87]
WARNING: [Synth 8-7137] Register rd_line_reg[27] in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/sources_1/new/CacheSrcCode/main_mem.sv:87]
WARNING: [Synth 8-7137] Register rd_line_reg[28] in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/sources_1/new/CacheSrcCode/main_mem.sv:87]
WARNING: [Synth 8-7137] Register rd_line_reg[29] in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/sources_1/new/CacheSrcCode/main_mem.sv:87]
WARNING: [Synth 8-7137] Register rd_line_reg[30] in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/sources_1/new/CacheSrcCode/main_mem.sv:87]
WARNING: [Synth 8-7137] Register rd_line_reg[31] in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/sources_1/new/CacheSrcCode/main_mem.sv:87]
WARNING: [Synth 8-7137] Register rd_line_latch_reg[0] in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/sources_1/new/CacheSrcCode/main_mem.sv:87]
WARNING: [Synth 8-7137] Register rd_line_latch_reg[1] in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/sources_1/new/CacheSrcCode/main_mem.sv:87]
WARNING: [Synth 8-7137] Register rd_line_latch_reg[2] in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/sources_1/new/CacheSrcCode/main_mem.sv:87]
WARNING: [Synth 8-7137] Register rd_line_latch_reg[3] in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/sources_1/new/CacheSrcCode/main_mem.sv:87]
WARNING: [Synth 8-7137] Register rd_line_latch_reg[4] in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/sources_1/new/CacheSrcCode/main_mem.sv:87]
WARNING: [Synth 8-7137] Register rd_line_latch_reg[5] in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/sources_1/new/CacheSrcCode/main_mem.sv:87]
WARNING: [Synth 8-7137] Register rd_line_latch_reg[6] in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/sources_1/new/CacheSrcCode/main_mem.sv:87]
WARNING: [Synth 8-7137] Register rd_line_latch_reg[7] in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/sources_1/new/CacheSrcCode/main_mem.sv:87]
WARNING: [Synth 8-7137] Register rd_line_latch_reg[8] in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/sources_1/new/CacheSrcCode/main_mem.sv:87]
WARNING: [Synth 8-7137] Register rd_line_latch_reg[9] in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/sources_1/new/CacheSrcCode/main_mem.sv:87]
WARNING: [Synth 8-7137] Register rd_line_latch_reg[10] in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/sources_1/new/CacheSrcCode/main_mem.sv:87]
WARNING: [Synth 8-7137] Register rd_line_latch_reg[11] in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/sources_1/new/CacheSrcCode/main_mem.sv:87]
WARNING: [Synth 8-7137] Register rd_line_latch_reg[12] in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/sources_1/new/CacheSrcCode/main_mem.sv:87]
WARNING: [Synth 8-7137] Register rd_line_latch_reg[13] in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/sources_1/new/CacheSrcCode/main_mem.sv:87]
WARNING: [Synth 8-7137] Register rd_line_latch_reg[14] in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/sources_1/new/CacheSrcCode/main_mem.sv:87]
WARNING: [Synth 8-7137] Register rd_line_latch_reg[15] in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/sources_1/new/CacheSrcCode/main_mem.sv:87]
WARNING: [Synth 8-7137] Register rd_line_latch_reg[16] in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/sources_1/new/CacheSrcCode/main_mem.sv:87]
WARNING: [Synth 8-7137] Register rd_line_latch_reg[17] in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/sources_1/new/CacheSrcCode/main_mem.sv:87]
WARNING: [Synth 8-7137] Register rd_line_latch_reg[18] in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/sources_1/new/CacheSrcCode/main_mem.sv:87]
WARNING: [Synth 8-7137] Register rd_line_latch_reg[19] in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/sources_1/new/CacheSrcCode/main_mem.sv:87]
WARNING: [Synth 8-7137] Register rd_line_latch_reg[20] in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/sources_1/new/CacheSrcCode/main_mem.sv:87]
WARNING: [Synth 8-7137] Register rd_line_latch_reg[21] in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/sources_1/new/CacheSrcCode/main_mem.sv:87]
WARNING: [Synth 8-7137] Register rd_line_latch_reg[22] in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/sources_1/new/CacheSrcCode/main_mem.sv:87]
WARNING: [Synth 8-7137] Register rd_line_latch_reg[23] in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/sources_1/new/CacheSrcCode/main_mem.sv:87]
WARNING: [Synth 8-7137] Register rd_line_latch_reg[24] in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/sources_1/new/CacheSrcCode/main_mem.sv:87]
WARNING: [Synth 8-7137] Register rd_line_latch_reg[25] in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/sources_1/new/CacheSrcCode/main_mem.sv:87]
WARNING: [Synth 8-7137] Register rd_line_latch_reg[26] in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/sources_1/new/CacheSrcCode/main_mem.sv:87]
WARNING: [Synth 8-7137] Register rd_line_latch_reg[27] in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/sources_1/new/CacheSrcCode/main_mem.sv:87]
WARNING: [Synth 8-7137] Register rd_line_latch_reg[28] in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/sources_1/new/CacheSrcCode/main_mem.sv:87]
WARNING: [Synth 8-7137] Register rd_line_latch_reg[29] in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/sources_1/new/CacheSrcCode/main_mem.sv:87]
WARNING: [Synth 8-7137] Register rd_line_latch_reg[30] in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/sources_1/new/CacheSrcCode/main_mem.sv:87]
WARNING: [Synth 8-7137] Register rd_line_latch_reg[31] in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/sources_1/new/CacheSrcCode/main_mem.sv:87]
WARNING: [Synth 8-6014] Unused sequential element access_cycles_reg was removed.  [D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/sources_1/new/CacheSrcCode/cache.sv:61]
WARNING: [Synth 8-6014] Unused sequential element access_times_reg was removed.  [D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/sources_1/new/CacheSrcCode/cache.sv:200]
WARNING: [Synth 8-6014] Unused sequential element miss_times_reg was removed.  [D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/sources_1/new/CacheSrcCode/cache.sv:201]
WARNING: [Synth 8-7137] Register cache_mem_reg[0][0][0] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/sources_1/new/CacheSrcCode/cache.sv:208]
WARNING: [Synth 8-7137] Register cache_mem_reg[0][0][1] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/sources_1/new/CacheSrcCode/cache.sv:208]
WARNING: [Synth 8-7137] Register cache_mem_reg[0][0][2] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/sources_1/new/CacheSrcCode/cache.sv:208]
WARNING: [Synth 8-7137] Register cache_mem_reg[0][0][3] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/sources_1/new/CacheSrcCode/cache.sv:208]
WARNING: [Synth 8-7137] Register cache_mem_reg[0][0][4] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/sources_1/new/CacheSrcCode/cache.sv:208]
WARNING: [Synth 8-7137] Register cache_mem_reg[0][0][5] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/sources_1/new/CacheSrcCode/cache.sv:208]
WARNING: [Synth 8-7137] Register cache_mem_reg[0][0][6] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/sources_1/new/CacheSrcCode/cache.sv:208]
WARNING: [Synth 8-7137] Register cache_mem_reg[0][0][7] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/sources_1/new/CacheSrcCode/cache.sv:208]
WARNING: [Synth 8-7137] Register cache_mem_reg[0][0][8] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/sources_1/new/CacheSrcCode/cache.sv:208]
WARNING: [Synth 8-7137] Register cache_mem_reg[0][0][9] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/sources_1/new/CacheSrcCode/cache.sv:208]
WARNING: [Synth 8-7137] Register cache_mem_reg[0][0][10] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/sources_1/new/CacheSrcCode/cache.sv:208]
WARNING: [Synth 8-7137] Register cache_mem_reg[0][0][11] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/sources_1/new/CacheSrcCode/cache.sv:208]
WARNING: [Synth 8-7137] Register cache_mem_reg[0][0][12] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/sources_1/new/CacheSrcCode/cache.sv:208]
WARNING: [Synth 8-7137] Register cache_mem_reg[0][0][13] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/sources_1/new/CacheSrcCode/cache.sv:208]
WARNING: [Synth 8-7137] Register cache_mem_reg[0][0][14] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/sources_1/new/CacheSrcCode/cache.sv:208]
WARNING: [Synth 8-7137] Register cache_mem_reg[0][0][15] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/sources_1/new/CacheSrcCode/cache.sv:208]
WARNING: [Synth 8-7137] Register cache_mem_reg[0][0][16] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/sources_1/new/CacheSrcCode/cache.sv:208]
WARNING: [Synth 8-7137] Register cache_mem_reg[0][0][17] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/sources_1/new/CacheSrcCode/cache.sv:208]
WARNING: [Synth 8-7137] Register cache_mem_reg[0][0][18] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/sources_1/new/CacheSrcCode/cache.sv:208]
WARNING: [Synth 8-7137] Register cache_mem_reg[0][0][19] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/sources_1/new/CacheSrcCode/cache.sv:208]
WARNING: [Synth 8-7137] Register cache_mem_reg[0][0][20] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/sources_1/new/CacheSrcCode/cache.sv:208]
WARNING: [Synth 8-7137] Register cache_mem_reg[0][0][21] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/sources_1/new/CacheSrcCode/cache.sv:208]
WARNING: [Synth 8-7137] Register cache_mem_reg[0][0][22] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/sources_1/new/CacheSrcCode/cache.sv:208]
WARNING: [Synth 8-7137] Register cache_mem_reg[0][0][23] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/sources_1/new/CacheSrcCode/cache.sv:208]
WARNING: [Synth 8-7137] Register cache_mem_reg[0][0][24] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/sources_1/new/CacheSrcCode/cache.sv:208]
WARNING: [Synth 8-7137] Register cache_mem_reg[0][0][25] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/sources_1/new/CacheSrcCode/cache.sv:208]
WARNING: [Synth 8-7137] Register cache_mem_reg[0][0][26] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/sources_1/new/CacheSrcCode/cache.sv:208]
WARNING: [Synth 8-7137] Register cache_mem_reg[0][0][27] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/sources_1/new/CacheSrcCode/cache.sv:208]
WARNING: [Synth 8-7137] Register cache_mem_reg[0][0][28] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/sources_1/new/CacheSrcCode/cache.sv:208]
WARNING: [Synth 8-7137] Register cache_mem_reg[0][0][29] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/sources_1/new/CacheSrcCode/cache.sv:208]
WARNING: [Synth 8-7137] Register cache_mem_reg[0][0][30] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/sources_1/new/CacheSrcCode/cache.sv:208]
WARNING: [Synth 8-7137] Register cache_mem_reg[0][0][31] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/sources_1/new/CacheSrcCode/cache.sv:208]
WARNING: [Synth 8-7137] Register cache_mem_reg[0][1][0] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/sources_1/new/CacheSrcCode/cache.sv:208]
WARNING: [Synth 8-7137] Register cache_mem_reg[0][1][1] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/sources_1/new/CacheSrcCode/cache.sv:208]
INFO: [Common 17-14] Message 'Synth 8-7137' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7129] Port addr[31] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[30] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[29] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[28] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[27] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[26] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[25] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[24] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[23] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[22] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[21] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[20] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[19] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[18] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[17] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[16] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[15] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[14] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[13] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[1] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[0] in module cache is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1105.496 ; gain = 608.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1105.496 ; gain = 608.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1105.496 ; gain = 608.238
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-802] inferred FSM for state register 'cache_stat_reg' in module 'cache'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 | 00000000000000000000000000000000
                SWAP_OUT |                             0010 | 00000000000000000000000000000001
                 SWAP_IN |                             0100 | 00000000000000000000000000000010
              SWAP_IN_OK |                             1000 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cache_stat_reg' using encoding 'one-hot' in module 'cache'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1105.496 ; gain = 608.238
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 229   
	               11 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 16    
+---RAMs : 
	              64K Bit	(2048 X 32 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 99    
	   4 Input   32 Bit        Muxes := 32    
	   2 Input   11 Bit        Muxes := 6     
	   2 Input    6 Bit        Muxes := 6     
	   2 Input    5 Bit        Muxes := 5     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 99    
	   3 Input    1 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 149   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port addr[31] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[30] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[29] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[28] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[27] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[26] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[25] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[24] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[23] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[22] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[21] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[20] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[19] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[18] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[17] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[16] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[15] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[14] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[13] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[1] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[0] in module cache is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:29 . Memory (MB): peak = 1394.152 ; gain = 896.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name       | RTL Object            | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|main_mem_instance | mem_inst/ram_cell_reg | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 2      | 
+------------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:31 . Memory (MB): peak = 1394.152 ; gain = 896.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name       | RTL Object            | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|main_mem_instance | mem_inst/ram_cell_reg | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 2      | 
+------------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance main_mem_instance/mem_inst/ram_cell_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance main_mem_instance/mem_inst/ram_cell_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:36 . Memory (MB): peak = 1394.152 ; gain = 896.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:47 . Memory (MB): peak = 1394.152 ; gain = 896.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:47 . Memory (MB): peak = 1394.152 ; gain = 896.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:47 . Memory (MB): peak = 1394.152 ; gain = 896.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:47 . Memory (MB): peak = 1394.152 ; gain = 896.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:48 . Memory (MB): peak = 1394.152 ; gain = 896.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:48 . Memory (MB): peak = 1394.152 ; gain = 896.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |LUT1     |     1|
|3     |LUT2     |    47|
|4     |LUT3     |   155|
|5     |LUT4     |  1061|
|6     |LUT5     |   140|
|7     |LUT6     |  1864|
|8     |MUXF7    |   258|
|9     |MUXF8    |    64|
|10    |RAMB36E1 |     2|
|11    |FDCE     |  1143|
|12    |FDPE     |    12|
|13    |FDRE     |  2084|
|14    |FDSE     |  4096|
|15    |IBUF     |    47|
|16    |OBUF     |    33|
+------+---------+------+

Report Instance Areas: 
+------+--------------------+---------+------+
|      |Instance            |Module   |Cells |
+------+--------------------+---------+------+
|1     |top                 |         | 11008|
|2     |  main_mem_instance |main_mem |  3795|
|3     |    mem_inst        |mem      |    35|
+------+--------------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:48 . Memory (MB): peak = 1394.152 ; gain = 896.895
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 244 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:48 . Memory (MB): peak = 1394.152 ; gain = 896.895
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:48 . Memory (MB): peak = 1394.152 ; gain = 896.895
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 1394.152 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 324 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1398.191 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

系统找不到指定的路径。
Synth Design complete | Checksum: 45d0f8f2
INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 146 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:51 . Memory (MB): peak = 1398.191 ; gain = 908.598
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1398.191 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/USTC_CS_Work/CompArch/labs/lab3/lab3.runs/synth_1/cache.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file cache_utilization_synth.rpt -pb cache_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat May  4 05:59:14 2024...
