\XtoCValidation{Div FiP32 CPU STM32F407ZG}
\begin{tabular}{l l}
\textbf{Date of Test} & 2017-03-02 \tabularnewline
\textbf{Target controller} & STM32F407ZG \tabularnewline
\end{tabular}
\vspace{1ex}
\XtoCTestCase{Inport test}{1}
Inport test for Math block Div.

\vspace{1em}
\begin{tabularx}{\textwidth}{|c|c|c|>{\centering\arraybackslash}X|c|}
\hline
\multicolumn{5}{|l|}{\cellcolor[gray]{0.8}\textbf{Test results}} \tabularnewline \hline
\textbf{Time step} & 1 & 2 & ... & 246 \tabularnewline \hline
\textbf{CPU cycles} & 94 & 96 & ... & 96 \tabularnewline \hline
\multicolumn{5}{|l|}{\cellcolor[gray]{0.9}\textit{Inputs}} \tabularnewline \hline
\textbf{Num (DSP)} & 0 & 1073741824 & ... & 2147483647 \tabularnewline \hline
\textbf{Den (DSP)} & 0 & 0 & ... & 2147483647 \tabularnewline \hline
\textbf{Num} & 0 & 0.5 & ... & 1 \tabularnewline \hline
\textbf{Den} & 0 & 0 & ... & 1 \tabularnewline \hline
\multicolumn{5}{|l|}{\cellcolor[gray]{0.9}\textit{Outputs}} \tabularnewline \hline
\textbf{Out} & 0 & 1 & ... & 1 \tabularnewline \hline
\textbf{Exp. Out} & 0 & 1 & ... & 1 \tabularnewline \hline
\textbf{Out (DSP)} & 0 & 2147483647 & ... & 2147483647 \tabularnewline \hline
\textbf{Exp. Out (DSP)} & 0 & 2147483647 & ... & 2147483647 \tabularnewline \hline
\end{tabularx}
\vspace{1ex}

\begin{XtoCtabular}{Test settings}
Tolerance Out & $\pm$1.8626e-09 ($\pm$4 LSB) \tabularnewline \hline
\end{XtoCtabular}

\begin{XtoCtabular}{Test statistics}
Min CPU cycles & 94 \tabularnewline \hline
Max CPU cycles & 366 \tabularnewline \hline
Avg CPU cycles & 164 \tabularnewline \hline
\end{XtoCtabular}
