<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
<title>EDMA3 Driver: EDMA3_DRV_ParamentryRegs Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css">
<link href="doxygen.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.5.9 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="classes.html"><span>Data&nbsp;Structure&nbsp;Index</span></a></li>
      <li><a href="functions.html"><span>Data&nbsp;Fields</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>EDMA3_DRV_ParamentryRegs Struct Reference<br>
<small>
[<a class="el" href="group__Edma3DrvTransferSetupOpt.html">EDMA3 Driver Optional Setup for EDMA</a>]</small>
</h1><!-- doxytag: class="EDMA3_DRV_ParamentryRegs" -->EDMA3 PaRAM Set.  
<a href="#_details">More...</a>
<p>
<code>#include &lt;<a class="el" href="edma3__drv_8h_source.html">edma3_drv.h</a>&gt;</code>
<p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Data Fields</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">volatile unsigned int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structEDMA3__DRV__ParamentryRegs.html#96fe729021c036ee4a39d58a3c6400e8">OPT</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="6db0f14547c0586bffb62194ffffaf75"></a><!-- doxytag: member="EDMA3_DRV_ParamentryRegs::SRC" ref="6db0f14547c0586bffb62194ffffaf75" args="" -->
volatile unsigned int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structEDMA3__DRV__ParamentryRegs.html#6db0f14547c0586bffb62194ffffaf75">SRC</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Starting byte address of Source For FIFO mode, srcAddr must be a 256-bit aligned address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">volatile unsigned int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structEDMA3__DRV__ParamentryRegs.html#07ebc5f75c693a5b50383c0804d1d9e7">A_B_CNT</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="eed3278cea3d526c83477a4cc0eaee40"></a><!-- doxytag: member="EDMA3_DRV_ParamentryRegs::DST" ref="eed3278cea3d526c83477a4cc0eaee40" args="" -->
volatile unsigned int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structEDMA3__DRV__ParamentryRegs.html#eed3278cea3d526c83477a4cc0eaee40">DST</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Starting byte address of destination For FIFO mode, destAddr must be a 256-bit aligned address. i.e. 5 LSBs should be 0. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">volatile unsigned int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structEDMA3__DRV__ParamentryRegs.html#ba20f4c8db04e562e01c6791cfebf258">SRC_DST_BIDX</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">volatile unsigned int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structEDMA3__DRV__ParamentryRegs.html#cda2db23599012f467bf51f22a01af9e">LINK_BCNTRLD</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Address for linking (AutoReloading of a PaRAM Set) (16 bits) and Reload value of the numArrInFrame (BCNT) (16 bits).  <a href="#cda2db23599012f467bf51f22a01af9e"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="65b8a533cf4f336b920341d35b9a10ad"></a><!-- doxytag: member="EDMA3_DRV_ParamentryRegs::SRC_DST_CIDX" ref="65b8a533cf4f336b920341d35b9a10ad" args="" -->
volatile unsigned int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structEDMA3__DRV__ParamentryRegs.html#65b8a533cf4f336b920341d35b9a10ad">SRC_DST_CIDX</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Index between consecutive frames of a Source Block (SRCCIDX) (16 bits) and Index between consecutive frames of a Dest Block (DSTCIDX) (16 bits). <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="b533890c55e9dd3a71be6b02021823b3"></a><!-- doxytag: member="EDMA3_DRV_ParamentryRegs::CCNT" ref="b533890c55e9dd3a71be6b02021823b3" args="" -->
volatile unsigned int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structEDMA3__DRV__ParamentryRegs.html#b533890c55e9dd3a71be6b02021823b3">CCNT</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number of Frames in a block (CCNT) (16 bits). <br></td></tr>
</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
EDMA3 PaRAM Set. 
<p>
This is a mapping of the EDMA3 PaRAM set provided to the user for ease of modification of the individual PaRAM words. <hr><h2>Field Documentation</h2>
<a class="anchor" name="07ebc5f75c693a5b50383c0804d1d9e7"></a><!-- doxytag: member="EDMA3_DRV_ParamentryRegs::A_B_CNT" ref="07ebc5f75c693a5b50383c0804d1d9e7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile unsigned int <a class="el" href="structEDMA3__DRV__ParamentryRegs.html#07ebc5f75c693a5b50383c0804d1d9e7">EDMA3_DRV_ParamentryRegs::A_B_CNT</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Number of bytes in each Array (ACNT) (16 bits) and Number of Arrays in each Frame (BCNT) (16 bits). 
</div>
</div><p>
<a class="anchor" name="cda2db23599012f467bf51f22a01af9e"></a><!-- doxytag: member="EDMA3_DRV_ParamentryRegs::LINK_BCNTRLD" ref="cda2db23599012f467bf51f22a01af9e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile unsigned int <a class="el" href="structEDMA3__DRV__ParamentryRegs.html#cda2db23599012f467bf51f22a01af9e">EDMA3_DRV_ParamentryRegs::LINK_BCNTRLD</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Address for linking (AutoReloading of a PaRAM Set) (16 bits) and Reload value of the numArrInFrame (BCNT) (16 bits). 
<p>
Link field must point to a valid aligned 32-byte PaRAM set A value of 0xFFFF means no linking.<p>
B count reload field is relevant only for A-sync transfers. 
</div>
</div><p>
<a class="anchor" name="96fe729021c036ee4a39d58a3c6400e8"></a><!-- doxytag: member="EDMA3_DRV_ParamentryRegs::OPT" ref="96fe729021c036ee4a39d58a3c6400e8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile unsigned int <a class="el" href="structEDMA3__DRV__ParamentryRegs.html#96fe729021c036ee4a39d58a3c6400e8">EDMA3_DRV_ParamentryRegs::OPT</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
OPT field of PaRAM Set 
</div>
</div><p>
<a class="anchor" name="ba20f4c8db04e562e01c6791cfebf258"></a><!-- doxytag: member="EDMA3_DRV_ParamentryRegs::SRC_DST_BIDX" ref="ba20f4c8db04e562e01c6791cfebf258" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile unsigned int <a class="el" href="structEDMA3__DRV__ParamentryRegs.html#ba20f4c8db04e562e01c6791cfebf258">EDMA3_DRV_ParamentryRegs::SRC_DST_BIDX</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Index between consec. arrays of a Source Frame (SRCBIDX) (16 bits) and Index between consec. arrays of a Destination Frame (DSTBIDX) (16 bits).<p>
If SAM is set to 1 (via channelOptions) then srcInterArrIndex should be an even multiple of 32 bytes.<p>
If DAM is set to 1 (via channelOptions) then destInterArrIndex should be an even multiple of 32 bytes 
</div>
</div><p>
<hr>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="edma3__drv_8h_source.html">edma3_drv.h</a></ul>
</div>
<hr size="1"><address style="text-align: right;"><small>Generated on Tue Jul 7 19:18:48 2009 for EDMA3 Driver by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.5.9 </small></address>
</body>
</html>
