// EFLX generated Verilog wrapper file to instantiate the EFLX array as a verilog model

module full_adder_eflx_array_wrapper (
  input TILE_00_CLK_IN_N1,
  input TILE_00_EFLX_IN_0_0_0,
  input TILE_00_EFLX_IN_0_0_1,
  input TILE_00_EFLX_IN_0_1_0,
  input TILE_00_EFLX_IN_0_1_1,
  input TILE_00_EFLX_IN_0_2_0,
  input TILE_00_EFLX_IN_0_2_1,
  input TILE_00_EFLX_IN_0_3_0,
  input TILE_00_EFLX_IN_0_3_1,
  input TILE_00_EFLX_IN_0_4_0,
  input TILE_00_EFLX_IN_0_4_1,
  input TILE_00_EFLX_IN_0_5_0,
  input TILE_00_EFLX_IN_0_5_1,
  input TILE_00_EFLX_IN_0_6_0,
  input TILE_00_EFLX_IN_0_6_1,
  input TILE_00_EFLX_IN_0_7_0,
  input TILE_00_EFLX_IN_0_7_1,
  input TILE_00_EFLX_IN_0_8_0,
  input TILE_00_EFLX_IN_0_8_1,
  input TILE_00_EFLX_IN_0_9_0,
  input TILE_00_EFLX_IN_0_9_1,
  input TILE_00_EFLX_IN_0_10_0,
  input TILE_00_EFLX_IN_0_10_1,
  input TILE_00_EFLX_IN_0_11_0,
  input TILE_00_EFLX_IN_0_11_1,
  input TILE_00_EFLX_IN_0_12_0,
  input TILE_00_EFLX_IN_0_12_1,
  input TILE_00_EFLX_IN_0_13_0,
  input TILE_00_EFLX_IN_0_13_1,
  input TILE_00_EFLX_IN_0_14_0,
  input TILE_00_EFLX_IN_0_14_1,
  input TILE_00_EFLX_IN_0_15_0,
  input TILE_00_EFLX_IN_0_15_1,
  input TILE_00_EFLX_IN_0_16_0,
  input TILE_00_EFLX_IN_0_16_1,
  input TILE_00_EFLX_IN_0_17_0,
  input TILE_00_EFLX_IN_0_17_1,
  input TILE_00_EFLX_IN_0_18_0,
  input TILE_00_EFLX_IN_0_18_1,
  input TILE_00_EFLX_IN_0_19_0,
  input TILE_00_EFLX_IN_0_19_1,
  input TILE_00_EFLX_IN_0_20_0,
  input TILE_00_EFLX_IN_0_20_1,
  input TILE_00_EFLX_IN_0_21_0,
  input TILE_00_EFLX_IN_0_21_1,
  input TILE_00_EFLX_IN_0_22_0,
  input TILE_00_EFLX_IN_0_22_1,
  input TILE_00_EFLX_IN_0_23_0,
  input TILE_00_EFLX_IN_0_23_1,
  input TILE_00_EFLX_IN_0_24_0,
  input TILE_00_EFLX_IN_0_24_1,
  input TILE_00_EFLX_IN_0_25_0,
  input TILE_00_EFLX_IN_0_25_1,
  input TILE_00_EFLX_IN_0_26_0,
  input TILE_00_EFLX_IN_0_26_1,
  input TILE_00_EFLX_IN_0_27_0,
  input TILE_00_EFLX_IN_0_27_1,
  input TILE_00_EFLX_IN_0_28_0,
  input TILE_00_EFLX_IN_0_28_1,
  input TILE_00_EFLX_IN_0_29_0,
  input TILE_00_EFLX_IN_0_29_1,
  input TILE_00_EFLX_IN_0_30_0,
  input TILE_00_EFLX_IN_0_30_1,
  input TILE_00_EFLX_IN_0_31_0,
  input TILE_00_EFLX_IN_0_31_1,
  input TILE_00_EFLX_IN_1_0_0,
  input TILE_00_EFLX_IN_1_0_1,
  input TILE_00_EFLX_IN_1_1_0,
  input TILE_00_EFLX_IN_1_1_1,
  input TILE_00_EFLX_IN_1_30_0,
  input TILE_00_EFLX_IN_1_30_1,
  input TILE_00_EFLX_IN_1_31_0,
  input TILE_00_EFLX_IN_1_31_1,
  input TILE_00_EFLX_IN_2_0_0,
  input TILE_00_EFLX_IN_2_0_1,
  input TILE_00_EFLX_IN_2_1_0,
  input TILE_00_EFLX_IN_2_1_1,
  input TILE_00_EFLX_IN_2_30_0,
  input TILE_00_EFLX_IN_2_30_1,
  input TILE_00_EFLX_IN_2_31_0,
  input TILE_00_EFLX_IN_2_31_1,
  input TILE_00_EFLX_IN_3_0_0,
  input TILE_00_EFLX_IN_3_0_1,
  input TILE_00_EFLX_IN_3_1_0,
  input TILE_00_EFLX_IN_3_1_1,
  input TILE_00_EFLX_IN_3_30_0,
  input TILE_00_EFLX_IN_3_30_1,
  input TILE_00_EFLX_IN_3_31_0,
  input TILE_00_EFLX_IN_3_31_1,
  input TILE_00_EFLX_IN_4_0_0,
  input TILE_00_EFLX_IN_4_0_1,
  input TILE_00_EFLX_IN_4_1_0,
  input TILE_00_EFLX_IN_4_1_1,
  input TILE_00_EFLX_IN_4_30_0,
  input TILE_00_EFLX_IN_4_30_1,
  input TILE_00_EFLX_IN_4_31_0,
  input TILE_00_EFLX_IN_4_31_1,
  input TILE_00_EFLX_IN_5_0_0,
  input TILE_00_EFLX_IN_5_0_1,
  input TILE_00_EFLX_IN_5_1_0,
  input TILE_00_EFLX_IN_5_1_1,
  input TILE_00_EFLX_IN_5_30_0,
  input TILE_00_EFLX_IN_5_30_1,
  input TILE_00_EFLX_IN_5_31_0,
  input TILE_00_EFLX_IN_5_31_1,
  input TILE_00_EFLX_IN_6_0_0,
  input TILE_00_EFLX_IN_6_0_1,
  input TILE_00_EFLX_IN_6_1_0,
  input TILE_00_EFLX_IN_6_1_1,
  input TILE_00_EFLX_IN_6_30_0,
  input TILE_00_EFLX_IN_6_30_1,
  input TILE_00_EFLX_IN_6_31_0,
  input TILE_00_EFLX_IN_6_31_1,
  input TILE_00_EFLX_IN_7_0_0,
  input TILE_00_EFLX_IN_7_0_1,
  input TILE_00_EFLX_IN_7_1_0,
  input TILE_00_EFLX_IN_7_1_1,
  input TILE_00_EFLX_IN_7_30_0,
  input TILE_00_EFLX_IN_7_30_1,
  input TILE_00_EFLX_IN_7_31_0,
  input TILE_00_EFLX_IN_7_31_1,
  input TILE_00_EFLX_IN_8_0_0,
  input TILE_00_EFLX_IN_8_0_1,
  input TILE_00_EFLX_IN_8_1_0,
  input TILE_00_EFLX_IN_8_1_1,
  input TILE_00_EFLX_IN_8_30_0,
  input TILE_00_EFLX_IN_8_30_1,
  input TILE_00_EFLX_IN_8_31_0,
  input TILE_00_EFLX_IN_8_31_1,
  input TILE_00_EFLX_IN_9_0_0,
  input TILE_00_EFLX_IN_9_0_1,
  input TILE_00_EFLX_IN_9_1_0,
  input TILE_00_EFLX_IN_9_1_1,
  input TILE_00_EFLX_IN_9_30_0,
  input TILE_00_EFLX_IN_9_30_1,
  input TILE_00_EFLX_IN_9_31_0,
  input TILE_00_EFLX_IN_9_31_1,
  input TILE_00_EFLX_IN_10_0_0,
  input TILE_00_EFLX_IN_10_0_1,
  input TILE_00_EFLX_IN_10_1_0,
  input TILE_00_EFLX_IN_10_1_1,
  input TILE_00_EFLX_IN_10_30_0,
  input TILE_00_EFLX_IN_10_30_1,
  input TILE_00_EFLX_IN_10_31_0,
  input TILE_00_EFLX_IN_10_31_1,
  input TILE_00_EFLX_IN_11_0_0,
  input TILE_00_EFLX_IN_11_0_1,
  input TILE_00_EFLX_IN_11_1_0,
  input TILE_00_EFLX_IN_11_1_1,
  input TILE_00_EFLX_IN_11_30_0,
  input TILE_00_EFLX_IN_11_30_1,
  input TILE_00_EFLX_IN_11_31_0,
  input TILE_00_EFLX_IN_11_31_1,
  input TILE_00_EFLX_IN_12_0_0,
  input TILE_00_EFLX_IN_12_0_1,
  input TILE_00_EFLX_IN_12_1_0,
  input TILE_00_EFLX_IN_12_1_1,
  input TILE_00_EFLX_IN_12_30_0,
  input TILE_00_EFLX_IN_12_30_1,
  input TILE_00_EFLX_IN_12_31_0,
  input TILE_00_EFLX_IN_12_31_1,
  input TILE_00_EFLX_IN_13_0_0,
  input TILE_00_EFLX_IN_13_0_1,
  input TILE_00_EFLX_IN_13_1_0,
  input TILE_00_EFLX_IN_13_1_1,
  input TILE_00_EFLX_IN_13_30_0,
  input TILE_00_EFLX_IN_13_30_1,
  input TILE_00_EFLX_IN_13_31_0,
  input TILE_00_EFLX_IN_13_31_1,
  input TILE_00_EFLX_IN_14_0_0,
  input TILE_00_EFLX_IN_14_0_1,
  input TILE_00_EFLX_IN_14_1_0,
  input TILE_00_EFLX_IN_14_1_1,
  input TILE_00_EFLX_IN_14_30_0,
  input TILE_00_EFLX_IN_14_30_1,
  input TILE_00_EFLX_IN_14_31_0,
  input TILE_00_EFLX_IN_14_31_1,
  input TILE_00_EFLX_IN_15_0_0,
  input TILE_00_EFLX_IN_15_0_1,
  input TILE_00_EFLX_IN_15_1_0,
  input TILE_00_EFLX_IN_15_1_1,
  input TILE_00_EFLX_IN_15_30_0,
  input TILE_00_EFLX_IN_15_30_1,
  input TILE_00_EFLX_IN_15_31_0,
  input TILE_00_EFLX_IN_15_31_1,
  input TILE_00_EFLX_IN_16_0_0,
  input TILE_00_EFLX_IN_16_0_1,
  input TILE_00_EFLX_IN_16_1_0,
  input TILE_00_EFLX_IN_16_1_1,
  input TILE_00_EFLX_IN_16_30_0,
  input TILE_00_EFLX_IN_16_30_1,
  input TILE_00_EFLX_IN_16_31_0,
  input TILE_00_EFLX_IN_16_31_1,
  input TILE_00_EFLX_IN_17_0_0,
  input TILE_00_EFLX_IN_17_0_1,
  input TILE_00_EFLX_IN_17_1_0,
  input TILE_00_EFLX_IN_17_1_1,
  input TILE_00_EFLX_IN_17_30_0,
  input TILE_00_EFLX_IN_17_30_1,
  input TILE_00_EFLX_IN_17_31_0,
  input TILE_00_EFLX_IN_17_31_1,
  input TILE_00_EFLX_IN_18_0_0,
  input TILE_00_EFLX_IN_18_0_1,
  input TILE_00_EFLX_IN_18_1_0,
  input TILE_00_EFLX_IN_18_1_1,
  input TILE_00_EFLX_IN_18_30_0,
  input TILE_00_EFLX_IN_18_30_1,
  input TILE_00_EFLX_IN_18_31_0,
  input TILE_00_EFLX_IN_18_31_1,
  input TILE_00_EFLX_IN_19_0_0,
  input TILE_00_EFLX_IN_19_0_1,
  input TILE_00_EFLX_IN_19_1_0,
  input TILE_00_EFLX_IN_19_1_1,
  input TILE_00_EFLX_IN_19_30_0,
  input TILE_00_EFLX_IN_19_30_1,
  input TILE_00_EFLX_IN_19_31_0,
  input TILE_00_EFLX_IN_19_31_1,
  input TILE_00_EFLX_IN_20_0_0,
  input TILE_00_EFLX_IN_20_0_1,
  input TILE_00_EFLX_IN_20_1_0,
  input TILE_00_EFLX_IN_20_1_1,
  input TILE_00_EFLX_IN_20_30_0,
  input TILE_00_EFLX_IN_20_30_1,
  input TILE_00_EFLX_IN_20_31_0,
  input TILE_00_EFLX_IN_20_31_1,
  input TILE_00_EFLX_IN_21_0_0,
  input TILE_00_EFLX_IN_21_0_1,
  input TILE_00_EFLX_IN_21_1_0,
  input TILE_00_EFLX_IN_21_1_1,
  input TILE_00_EFLX_IN_21_30_0,
  input TILE_00_EFLX_IN_21_30_1,
  input TILE_00_EFLX_IN_21_31_0,
  input TILE_00_EFLX_IN_21_31_1,
  input TILE_00_EFLX_IN_22_0_0,
  input TILE_00_EFLX_IN_22_0_1,
  input TILE_00_EFLX_IN_22_1_0,
  input TILE_00_EFLX_IN_22_1_1,
  input TILE_00_EFLX_IN_22_30_0,
  input TILE_00_EFLX_IN_22_30_1,
  input TILE_00_EFLX_IN_22_31_0,
  input TILE_00_EFLX_IN_22_31_1,
  input TILE_00_EFLX_IN_23_0_0,
  input TILE_00_EFLX_IN_23_0_1,
  input TILE_00_EFLX_IN_23_1_0,
  input TILE_00_EFLX_IN_23_1_1,
  input TILE_00_EFLX_IN_23_30_0,
  input TILE_00_EFLX_IN_23_30_1,
  input TILE_00_EFLX_IN_23_31_0,
  input TILE_00_EFLX_IN_23_31_1,
  input TILE_00_EFLX_IN_24_0_0,
  input TILE_00_EFLX_IN_24_0_1,
  input TILE_00_EFLX_IN_24_1_0,
  input TILE_00_EFLX_IN_24_1_1,
  input TILE_00_EFLX_IN_24_30_0,
  input TILE_00_EFLX_IN_24_30_1,
  input TILE_00_EFLX_IN_24_31_0,
  input TILE_00_EFLX_IN_24_31_1,
  input TILE_00_EFLX_IN_25_0_0,
  input TILE_00_EFLX_IN_25_0_1,
  input TILE_00_EFLX_IN_25_1_0,
  input TILE_00_EFLX_IN_25_1_1,
  input TILE_00_EFLX_IN_25_30_0,
  input TILE_00_EFLX_IN_25_30_1,
  input TILE_00_EFLX_IN_25_31_0,
  input TILE_00_EFLX_IN_25_31_1,
  input TILE_00_EFLX_IN_26_0_0,
  input TILE_00_EFLX_IN_26_0_1,
  input TILE_00_EFLX_IN_26_1_0,
  input TILE_00_EFLX_IN_26_1_1,
  input TILE_00_EFLX_IN_26_30_0,
  input TILE_00_EFLX_IN_26_30_1,
  input TILE_00_EFLX_IN_26_31_0,
  input TILE_00_EFLX_IN_26_31_1,
  input TILE_00_EFLX_IN_27_0_0,
  input TILE_00_EFLX_IN_27_0_1,
  input TILE_00_EFLX_IN_27_1_0,
  input TILE_00_EFLX_IN_27_1_1,
  input TILE_00_EFLX_IN_27_30_0,
  input TILE_00_EFLX_IN_27_30_1,
  input TILE_00_EFLX_IN_27_31_0,
  input TILE_00_EFLX_IN_27_31_1,
  input TILE_00_EFLX_IN_28_0_0,
  input TILE_00_EFLX_IN_28_0_1,
  input TILE_00_EFLX_IN_28_1_0,
  input TILE_00_EFLX_IN_28_1_1,
  input TILE_00_EFLX_IN_28_30_0,
  input TILE_00_EFLX_IN_28_30_1,
  input TILE_00_EFLX_IN_28_31_0,
  input TILE_00_EFLX_IN_28_31_1,
  input TILE_00_EFLX_IN_29_0_0,
  input TILE_00_EFLX_IN_29_0_1,
  input TILE_00_EFLX_IN_29_1_0,
  input TILE_00_EFLX_IN_29_1_1,
  input TILE_00_EFLX_IN_29_30_0,
  input TILE_00_EFLX_IN_29_30_1,
  input TILE_00_EFLX_IN_29_31_0,
  input TILE_00_EFLX_IN_29_31_1,
  input TILE_00_EFLX_IN_30_0_0,
  input TILE_00_EFLX_IN_30_0_1,
  input TILE_00_EFLX_IN_30_1_0,
  input TILE_00_EFLX_IN_30_1_1,
  input TILE_00_EFLX_IN_30_30_0,
  input TILE_00_EFLX_IN_30_30_1,
  input TILE_00_EFLX_IN_30_31_0,
  input TILE_00_EFLX_IN_30_31_1,
  input TILE_00_EFLX_IN_31_0_0,
  input TILE_00_EFLX_IN_31_0_1,
  input TILE_00_EFLX_IN_31_1_0,
  input TILE_00_EFLX_IN_31_1_1,
  input TILE_00_EFLX_IN_31_2_0,
  input TILE_00_EFLX_IN_31_2_1,
  input TILE_00_EFLX_IN_31_3_0,
  input TILE_00_EFLX_IN_31_3_1,
  input TILE_00_EFLX_IN_31_4_0,
  input TILE_00_EFLX_IN_31_4_1,
  input TILE_00_EFLX_IN_31_5_0,
  input TILE_00_EFLX_IN_31_5_1,
  input TILE_00_EFLX_IN_31_6_0,
  input TILE_00_EFLX_IN_31_6_1,
  input TILE_00_EFLX_IN_31_7_0,
  input TILE_00_EFLX_IN_31_7_1,
  input TILE_00_EFLX_IN_31_8_0,
  input TILE_00_EFLX_IN_31_8_1,
  input TILE_00_EFLX_IN_31_9_0,
  input TILE_00_EFLX_IN_31_9_1,
  input TILE_00_EFLX_IN_31_10_0,
  input TILE_00_EFLX_IN_31_10_1,
  input TILE_00_EFLX_IN_31_11_0,
  input TILE_00_EFLX_IN_31_11_1,
  input TILE_00_EFLX_IN_31_12_0,
  input TILE_00_EFLX_IN_31_12_1,
  input TILE_00_EFLX_IN_31_13_0,
  input TILE_00_EFLX_IN_31_13_1,
  input TILE_00_EFLX_IN_31_14_0,
  input TILE_00_EFLX_IN_31_14_1,
  input TILE_00_EFLX_IN_31_15_0,
  input TILE_00_EFLX_IN_31_15_1,
  input TILE_00_EFLX_IN_31_16_0,
  input TILE_00_EFLX_IN_31_16_1,
  input TILE_00_EFLX_IN_31_17_0,
  input TILE_00_EFLX_IN_31_17_1,
  input TILE_00_EFLX_IN_31_18_0,
  input TILE_00_EFLX_IN_31_18_1,
  input TILE_00_EFLX_IN_31_19_0,
  input TILE_00_EFLX_IN_31_19_1,
  input TILE_00_EFLX_IN_31_20_0,
  input TILE_00_EFLX_IN_31_20_1,
  input TILE_00_EFLX_IN_31_21_0,
  input TILE_00_EFLX_IN_31_21_1,
  input TILE_00_EFLX_IN_31_22_0,
  input TILE_00_EFLX_IN_31_22_1,
  input TILE_00_EFLX_IN_31_23_0,
  input TILE_00_EFLX_IN_31_23_1,
  input TILE_00_EFLX_IN_31_24_0,
  input TILE_00_EFLX_IN_31_24_1,
  input TILE_00_EFLX_IN_31_25_0,
  input TILE_00_EFLX_IN_31_25_1,
  input TILE_00_EFLX_IN_31_26_0,
  input TILE_00_EFLX_IN_31_26_1,
  input TILE_00_EFLX_IN_31_27_0,
  input TILE_00_EFLX_IN_31_27_1,
  input TILE_00_EFLX_IN_31_28_0,
  input TILE_00_EFLX_IN_31_28_1,
  input TILE_00_EFLX_IN_31_29_0,
  input TILE_00_EFLX_IN_31_29_1,
  input TILE_00_EFLX_IN_31_30_0,
  input TILE_00_EFLX_IN_31_30_1,
  input TILE_00_EFLX_IN_31_31_0,
  input TILE_00_EFLX_IN_31_31_1,
  output TILE_00_EFLX_OUT_0_0_0,
  output TILE_00_EFLX_OUT_0_0_1,
  output TILE_00_EFLX_OUT_0_1_0,
  output TILE_00_EFLX_OUT_0_1_1,
  output TILE_00_EFLX_OUT_0_2_0,
  output TILE_00_EFLX_OUT_0_2_1,
  output TILE_00_EFLX_OUT_0_3_0,
  output TILE_00_EFLX_OUT_0_3_1,
  output TILE_00_EFLX_OUT_0_4_0,
  output TILE_00_EFLX_OUT_0_4_1,
  output TILE_00_EFLX_OUT_0_5_0,
  output TILE_00_EFLX_OUT_0_5_1,
  output TILE_00_EFLX_OUT_0_6_0,
  output TILE_00_EFLX_OUT_0_6_1,
  output TILE_00_EFLX_OUT_0_7_0,
  output TILE_00_EFLX_OUT_0_7_1,
  output TILE_00_EFLX_OUT_0_8_0,
  output TILE_00_EFLX_OUT_0_8_1,
  output TILE_00_EFLX_OUT_0_9_0,
  output TILE_00_EFLX_OUT_0_9_1,
  output TILE_00_EFLX_OUT_0_10_0,
  output TILE_00_EFLX_OUT_0_10_1,
  output TILE_00_EFLX_OUT_0_11_0,
  output TILE_00_EFLX_OUT_0_11_1,
  output TILE_00_EFLX_OUT_0_12_0,
  output TILE_00_EFLX_OUT_0_12_1,
  output TILE_00_EFLX_OUT_0_13_0,
  output TILE_00_EFLX_OUT_0_13_1,
  output TILE_00_EFLX_OUT_0_14_0,
  output TILE_00_EFLX_OUT_0_14_1,
  output TILE_00_EFLX_OUT_0_15_0,
  output TILE_00_EFLX_OUT_0_15_1,
  output TILE_00_EFLX_OUT_0_16_0,
  output TILE_00_EFLX_OUT_0_16_1,
  output TILE_00_EFLX_OUT_0_17_0,
  output TILE_00_EFLX_OUT_0_17_1,
  output TILE_00_EFLX_OUT_0_18_0,
  output TILE_00_EFLX_OUT_0_18_1,
  output TILE_00_EFLX_OUT_0_19_0,
  output TILE_00_EFLX_OUT_0_19_1,
  output TILE_00_EFLX_OUT_0_20_0,
  output TILE_00_EFLX_OUT_0_20_1,
  output TILE_00_EFLX_OUT_0_21_0,
  output TILE_00_EFLX_OUT_0_21_1,
  output TILE_00_EFLX_OUT_0_22_0,
  output TILE_00_EFLX_OUT_0_22_1,
  output TILE_00_EFLX_OUT_0_23_0,
  output TILE_00_EFLX_OUT_0_23_1,
  output TILE_00_EFLX_OUT_0_24_0,
  output TILE_00_EFLX_OUT_0_24_1,
  output TILE_00_EFLX_OUT_0_25_0,
  output TILE_00_EFLX_OUT_0_25_1,
  output TILE_00_EFLX_OUT_0_26_0,
  output TILE_00_EFLX_OUT_0_26_1,
  output TILE_00_EFLX_OUT_0_27_0,
  output TILE_00_EFLX_OUT_0_27_1,
  output TILE_00_EFLX_OUT_0_28_0,
  output TILE_00_EFLX_OUT_0_28_1,
  output TILE_00_EFLX_OUT_0_29_0,
  output TILE_00_EFLX_OUT_0_29_1,
  output TILE_00_EFLX_OUT_0_30_0,
  output TILE_00_EFLX_OUT_0_30_1,
  output TILE_00_EFLX_OUT_0_31_0,
  output TILE_00_EFLX_OUT_0_31_1,
  output TILE_00_EFLX_OUT_1_0_0,
  output TILE_00_EFLX_OUT_1_0_1,
  output TILE_00_EFLX_OUT_1_1_0,
  output TILE_00_EFLX_OUT_1_1_1,
  output TILE_00_EFLX_OUT_1_30_0,
  output TILE_00_EFLX_OUT_1_30_1,
  output TILE_00_EFLX_OUT_1_31_0,
  output TILE_00_EFLX_OUT_1_31_1,
  output TILE_00_EFLX_OUT_2_0_0,
  output TILE_00_EFLX_OUT_2_0_1,
  output TILE_00_EFLX_OUT_2_1_0,
  output TILE_00_EFLX_OUT_2_1_1,
  output TILE_00_EFLX_OUT_2_30_0,
  output TILE_00_EFLX_OUT_2_30_1,
  output TILE_00_EFLX_OUT_2_31_0,
  output TILE_00_EFLX_OUT_2_31_1,
  output TILE_00_EFLX_OUT_3_0_0,
  output TILE_00_EFLX_OUT_3_0_1,
  output TILE_00_EFLX_OUT_3_1_0,
  output TILE_00_EFLX_OUT_3_1_1,
  output TILE_00_EFLX_OUT_3_30_0,
  output TILE_00_EFLX_OUT_3_30_1,
  output TILE_00_EFLX_OUT_3_31_0,
  output TILE_00_EFLX_OUT_3_31_1,
  output TILE_00_EFLX_OUT_4_0_0,
  output TILE_00_EFLX_OUT_4_0_1,
  output TILE_00_EFLX_OUT_4_1_0,
  output TILE_00_EFLX_OUT_4_1_1,
  output TILE_00_EFLX_OUT_4_30_0,
  output TILE_00_EFLX_OUT_4_30_1,
  output TILE_00_EFLX_OUT_4_31_0,
  output TILE_00_EFLX_OUT_4_31_1,
  output TILE_00_EFLX_OUT_5_0_0,
  output TILE_00_EFLX_OUT_5_0_1,
  output TILE_00_EFLX_OUT_5_1_0,
  output TILE_00_EFLX_OUT_5_1_1,
  output TILE_00_EFLX_OUT_5_30_0,
  output TILE_00_EFLX_OUT_5_30_1,
  output TILE_00_EFLX_OUT_5_31_0,
  output TILE_00_EFLX_OUT_5_31_1,
  output TILE_00_EFLX_OUT_6_0_0,
  output TILE_00_EFLX_OUT_6_0_1,
  output TILE_00_EFLX_OUT_6_1_0,
  output TILE_00_EFLX_OUT_6_1_1,
  output TILE_00_EFLX_OUT_6_30_0,
  output TILE_00_EFLX_OUT_6_30_1,
  output TILE_00_EFLX_OUT_6_31_0,
  output TILE_00_EFLX_OUT_6_31_1,
  output TILE_00_EFLX_OUT_7_0_0,
  output TILE_00_EFLX_OUT_7_0_1,
  output TILE_00_EFLX_OUT_7_1_0,
  output TILE_00_EFLX_OUT_7_1_1,
  output TILE_00_EFLX_OUT_7_30_0,
  output TILE_00_EFLX_OUT_7_30_1,
  output TILE_00_EFLX_OUT_7_31_0,
  output TILE_00_EFLX_OUT_7_31_1,
  output TILE_00_EFLX_OUT_8_0_0,
  output TILE_00_EFLX_OUT_8_0_1,
  output TILE_00_EFLX_OUT_8_1_0,
  output TILE_00_EFLX_OUT_8_1_1,
  output TILE_00_EFLX_OUT_8_30_0,
  output TILE_00_EFLX_OUT_8_30_1,
  output TILE_00_EFLX_OUT_8_31_0,
  output TILE_00_EFLX_OUT_8_31_1,
  output TILE_00_EFLX_OUT_9_0_0,
  output TILE_00_EFLX_OUT_9_0_1,
  output TILE_00_EFLX_OUT_9_1_0,
  output TILE_00_EFLX_OUT_9_1_1,
  output TILE_00_EFLX_OUT_9_30_0,
  output TILE_00_EFLX_OUT_9_30_1,
  output TILE_00_EFLX_OUT_9_31_0,
  output TILE_00_EFLX_OUT_9_31_1,
  output TILE_00_EFLX_OUT_10_0_0,
  output TILE_00_EFLX_OUT_10_0_1,
  output TILE_00_EFLX_OUT_10_1_0,
  output TILE_00_EFLX_OUT_10_1_1,
  output TILE_00_EFLX_OUT_10_30_0,
  output TILE_00_EFLX_OUT_10_30_1,
  output TILE_00_EFLX_OUT_10_31_0,
  output TILE_00_EFLX_OUT_10_31_1,
  output TILE_00_EFLX_OUT_11_0_0,
  output TILE_00_EFLX_OUT_11_0_1,
  output TILE_00_EFLX_OUT_11_1_0,
  output TILE_00_EFLX_OUT_11_1_1,
  output TILE_00_EFLX_OUT_11_30_0,
  output TILE_00_EFLX_OUT_11_30_1,
  output TILE_00_EFLX_OUT_11_31_0,
  output TILE_00_EFLX_OUT_11_31_1,
  output TILE_00_EFLX_OUT_12_0_0,
  output TILE_00_EFLX_OUT_12_0_1,
  output TILE_00_EFLX_OUT_12_1_0,
  output TILE_00_EFLX_OUT_12_1_1,
  output TILE_00_EFLX_OUT_12_30_0,
  output TILE_00_EFLX_OUT_12_30_1,
  output TILE_00_EFLX_OUT_12_31_0,
  output TILE_00_EFLX_OUT_12_31_1,
  output TILE_00_EFLX_OUT_13_0_0,
  output TILE_00_EFLX_OUT_13_0_1,
  output TILE_00_EFLX_OUT_13_1_0,
  output TILE_00_EFLX_OUT_13_1_1,
  output TILE_00_EFLX_OUT_13_30_0,
  output TILE_00_EFLX_OUT_13_30_1,
  output TILE_00_EFLX_OUT_13_31_0,
  output TILE_00_EFLX_OUT_13_31_1,
  output TILE_00_EFLX_OUT_14_0_0,
  output TILE_00_EFLX_OUT_14_0_1,
  output TILE_00_EFLX_OUT_14_1_0,
  output TILE_00_EFLX_OUT_14_1_1,
  output TILE_00_EFLX_OUT_14_30_0,
  output TILE_00_EFLX_OUT_14_30_1,
  output TILE_00_EFLX_OUT_14_31_0,
  output TILE_00_EFLX_OUT_14_31_1,
  output TILE_00_EFLX_OUT_15_0_0,
  output TILE_00_EFLX_OUT_15_0_1,
  output TILE_00_EFLX_OUT_15_1_0,
  output TILE_00_EFLX_OUT_15_1_1,
  output TILE_00_EFLX_OUT_15_30_0,
  output TILE_00_EFLX_OUT_15_30_1,
  output TILE_00_EFLX_OUT_15_31_0,
  output TILE_00_EFLX_OUT_15_31_1,
  output TILE_00_EFLX_OUT_16_0_0,
  output TILE_00_EFLX_OUT_16_0_1,
  output TILE_00_EFLX_OUT_16_1_0,
  output TILE_00_EFLX_OUT_16_1_1,
  output TILE_00_EFLX_OUT_16_30_0,
  output TILE_00_EFLX_OUT_16_30_1,
  output TILE_00_EFLX_OUT_16_31_0,
  output TILE_00_EFLX_OUT_16_31_1,
  output TILE_00_EFLX_OUT_17_0_0,
  output TILE_00_EFLX_OUT_17_0_1,
  output TILE_00_EFLX_OUT_17_1_0,
  output TILE_00_EFLX_OUT_17_1_1,
  output TILE_00_EFLX_OUT_17_30_0,
  output TILE_00_EFLX_OUT_17_30_1,
  output TILE_00_EFLX_OUT_17_31_0,
  output TILE_00_EFLX_OUT_17_31_1,
  output TILE_00_EFLX_OUT_18_0_0,
  output TILE_00_EFLX_OUT_18_0_1,
  output TILE_00_EFLX_OUT_18_1_0,
  output TILE_00_EFLX_OUT_18_1_1,
  output TILE_00_EFLX_OUT_18_30_0,
  output TILE_00_EFLX_OUT_18_30_1,
  output TILE_00_EFLX_OUT_18_31_0,
  output TILE_00_EFLX_OUT_18_31_1,
  output TILE_00_EFLX_OUT_19_0_0,
  output TILE_00_EFLX_OUT_19_0_1,
  output TILE_00_EFLX_OUT_19_1_0,
  output TILE_00_EFLX_OUT_19_1_1,
  output TILE_00_EFLX_OUT_19_30_0,
  output TILE_00_EFLX_OUT_19_30_1,
  output TILE_00_EFLX_OUT_19_31_0,
  output TILE_00_EFLX_OUT_19_31_1,
  output TILE_00_EFLX_OUT_20_0_0,
  output TILE_00_EFLX_OUT_20_0_1,
  output TILE_00_EFLX_OUT_20_1_0,
  output TILE_00_EFLX_OUT_20_1_1,
  output TILE_00_EFLX_OUT_20_30_0,
  output TILE_00_EFLX_OUT_20_30_1,
  output TILE_00_EFLX_OUT_20_31_0,
  output TILE_00_EFLX_OUT_20_31_1,
  output TILE_00_EFLX_OUT_21_0_0,
  output TILE_00_EFLX_OUT_21_0_1,
  output TILE_00_EFLX_OUT_21_1_0,
  output TILE_00_EFLX_OUT_21_1_1,
  output TILE_00_EFLX_OUT_21_30_0,
  output TILE_00_EFLX_OUT_21_30_1,
  output TILE_00_EFLX_OUT_21_31_0,
  output TILE_00_EFLX_OUT_21_31_1,
  output TILE_00_EFLX_OUT_22_0_0,
  output TILE_00_EFLX_OUT_22_0_1,
  output TILE_00_EFLX_OUT_22_1_0,
  output TILE_00_EFLX_OUT_22_1_1,
  output TILE_00_EFLX_OUT_22_30_0,
  output TILE_00_EFLX_OUT_22_30_1,
  output TILE_00_EFLX_OUT_22_31_0,
  output TILE_00_EFLX_OUT_22_31_1,
  output TILE_00_EFLX_OUT_23_0_0,
  output TILE_00_EFLX_OUT_23_0_1,
  output TILE_00_EFLX_OUT_23_1_0,
  output TILE_00_EFLX_OUT_23_1_1,
  output TILE_00_EFLX_OUT_23_30_0,
  output TILE_00_EFLX_OUT_23_30_1,
  output TILE_00_EFLX_OUT_23_31_0,
  output TILE_00_EFLX_OUT_23_31_1,
  output TILE_00_EFLX_OUT_24_0_0,
  output TILE_00_EFLX_OUT_24_0_1,
  output TILE_00_EFLX_OUT_24_1_0,
  output TILE_00_EFLX_OUT_24_1_1,
  output TILE_00_EFLX_OUT_24_30_0,
  output TILE_00_EFLX_OUT_24_30_1,
  output TILE_00_EFLX_OUT_24_31_0,
  output TILE_00_EFLX_OUT_24_31_1,
  output TILE_00_EFLX_OUT_25_0_0,
  output TILE_00_EFLX_OUT_25_0_1,
  output TILE_00_EFLX_OUT_25_1_0,
  output TILE_00_EFLX_OUT_25_1_1,
  output TILE_00_EFLX_OUT_25_30_0,
  output TILE_00_EFLX_OUT_25_30_1,
  output TILE_00_EFLX_OUT_25_31_0,
  output TILE_00_EFLX_OUT_25_31_1,
  output TILE_00_EFLX_OUT_26_0_0,
  output TILE_00_EFLX_OUT_26_0_1,
  output TILE_00_EFLX_OUT_26_1_0,
  output TILE_00_EFLX_OUT_26_1_1,
  output TILE_00_EFLX_OUT_26_30_0,
  output TILE_00_EFLX_OUT_26_30_1,
  output TILE_00_EFLX_OUT_26_31_0,
  output TILE_00_EFLX_OUT_26_31_1,
  output TILE_00_EFLX_OUT_27_0_0,
  output TILE_00_EFLX_OUT_27_0_1,
  output TILE_00_EFLX_OUT_27_1_0,
  output TILE_00_EFLX_OUT_27_1_1,
  output TILE_00_EFLX_OUT_27_30_0,
  output TILE_00_EFLX_OUT_27_30_1,
  output TILE_00_EFLX_OUT_27_31_0,
  output TILE_00_EFLX_OUT_27_31_1,
  output TILE_00_EFLX_OUT_28_0_0,
  output TILE_00_EFLX_OUT_28_0_1,
  output TILE_00_EFLX_OUT_28_1_0,
  output TILE_00_EFLX_OUT_28_1_1,
  output TILE_00_EFLX_OUT_28_30_0,
  output TILE_00_EFLX_OUT_28_30_1,
  output TILE_00_EFLX_OUT_28_31_0,
  output TILE_00_EFLX_OUT_28_31_1,
  output TILE_00_EFLX_OUT_29_0_0,
  output TILE_00_EFLX_OUT_29_0_1,
  output TILE_00_EFLX_OUT_29_1_0,
  output TILE_00_EFLX_OUT_29_1_1,
  output TILE_00_EFLX_OUT_29_30_0,
  output TILE_00_EFLX_OUT_29_30_1,
  output TILE_00_EFLX_OUT_29_31_0,
  output TILE_00_EFLX_OUT_29_31_1,
  output TILE_00_EFLX_OUT_30_0_0,
  output TILE_00_EFLX_OUT_30_0_1,
  output TILE_00_EFLX_OUT_30_1_0,
  output TILE_00_EFLX_OUT_30_1_1,
  output TILE_00_EFLX_OUT_30_30_0,
  output TILE_00_EFLX_OUT_30_30_1,
  output TILE_00_EFLX_OUT_30_31_0,
  output TILE_00_EFLX_OUT_30_31_1,
  output TILE_00_EFLX_OUT_31_0_0,
  output TILE_00_EFLX_OUT_31_0_1,
  output TILE_00_EFLX_OUT_31_1_0,
  output TILE_00_EFLX_OUT_31_1_1,
  output TILE_00_EFLX_OUT_31_2_0,
  output TILE_00_EFLX_OUT_31_2_1,
  output TILE_00_EFLX_OUT_31_3_0,
  output TILE_00_EFLX_OUT_31_3_1,
  output TILE_00_EFLX_OUT_31_4_0,
  output TILE_00_EFLX_OUT_31_4_1,
  output TILE_00_EFLX_OUT_31_5_0,
  output TILE_00_EFLX_OUT_31_5_1,
  output TILE_00_EFLX_OUT_31_6_0,
  output TILE_00_EFLX_OUT_31_6_1,
  output TILE_00_EFLX_OUT_31_7_0,
  output TILE_00_EFLX_OUT_31_7_1,
  output TILE_00_EFLX_OUT_31_8_0,
  output TILE_00_EFLX_OUT_31_8_1,
  output TILE_00_EFLX_OUT_31_9_0,
  output TILE_00_EFLX_OUT_31_9_1,
  output TILE_00_EFLX_OUT_31_10_0,
  output TILE_00_EFLX_OUT_31_10_1,
  output TILE_00_EFLX_OUT_31_11_0,
  output TILE_00_EFLX_OUT_31_11_1,
  output TILE_00_EFLX_OUT_31_12_0,
  output TILE_00_EFLX_OUT_31_12_1,
  output TILE_00_EFLX_OUT_31_13_0,
  output TILE_00_EFLX_OUT_31_13_1,
  output TILE_00_EFLX_OUT_31_14_0,
  output TILE_00_EFLX_OUT_31_14_1,
  output TILE_00_EFLX_OUT_31_15_0,
  output TILE_00_EFLX_OUT_31_15_1,
  output TILE_00_EFLX_OUT_31_16_0,
  output TILE_00_EFLX_OUT_31_16_1,
  output TILE_00_EFLX_OUT_31_17_0,
  output TILE_00_EFLX_OUT_31_17_1,
  output TILE_00_EFLX_OUT_31_18_0,
  output TILE_00_EFLX_OUT_31_18_1,
  output TILE_00_EFLX_OUT_31_19_0,
  output TILE_00_EFLX_OUT_31_19_1,
  output TILE_00_EFLX_OUT_31_20_0,
  output TILE_00_EFLX_OUT_31_20_1,
  output TILE_00_EFLX_OUT_31_21_0,
  output TILE_00_EFLX_OUT_31_21_1,
  output TILE_00_EFLX_OUT_31_22_0,
  output TILE_00_EFLX_OUT_31_22_1,
  output TILE_00_EFLX_OUT_31_23_0,
  output TILE_00_EFLX_OUT_31_23_1,
  output TILE_00_EFLX_OUT_31_24_0,
  output TILE_00_EFLX_OUT_31_24_1,
  output TILE_00_EFLX_OUT_31_25_0,
  output TILE_00_EFLX_OUT_31_25_1,
  output TILE_00_EFLX_OUT_31_26_0,
  output TILE_00_EFLX_OUT_31_26_1,
  output TILE_00_EFLX_OUT_31_27_0,
  output TILE_00_EFLX_OUT_31_27_1,
  output TILE_00_EFLX_OUT_31_28_0,
  output TILE_00_EFLX_OUT_31_28_1,
  output TILE_00_EFLX_OUT_31_29_0,
  output TILE_00_EFLX_OUT_31_29_1,
  output TILE_00_EFLX_OUT_31_30_0,
  output TILE_00_EFLX_OUT_31_30_1,
  output TILE_00_EFLX_OUT_31_31_0,
  output TILE_00_EFLX_OUT_31_31_1,
  input CHIP_RST
)
;
  wire a ;
  wire b ;
  wire c ;
  wire virtual_clock ;
  wire carry ;
  wire carry_en ;
  wire sum ;
  wire sum_en ;
wire EFLX_CHIP_RST = CHIP_RST;
wire VCC_NET ;
assign VCC_NET = 1'b1 ;
assign virtual_clock = TILE_00_CLK_IN_N1;
assign a = TILE_00_EFLX_IN_0_6_0;
assign b = TILE_00_EFLX_IN_0_7_0;
assign c = TILE_00_EFLX_IN_0_8_0;
assign TILE_00_EFLX_OUT_31_4_0 = carry;
assign TILE_00_EFLX_OUT_31_4_1 = carry_en;
assign TILE_00_EFLX_OUT_31_5_0 = sum;
assign TILE_00_EFLX_OUT_31_5_1 = sum_en;
  RBBIO TILE_00_RBB_0_6 (
    .CE(1'b0),
    .CHIP_RST(EFLX_CHIP_RST),
    .CLK(virtual_clock),
    .EFLX_IN({1'b0, a}),
    .I0(_$w$_a),
    .O0(1'b0),
    .O1(1'b0),
    .SR(1'b0)
);
// Configuration for simulation:
defparam TILE_00_RBB_0_6.CE_SEL_I=1'h0;
defparam TILE_00_RBB_0_6.CE_SEL_O=1'h0;
defparam TILE_00_RBB_0_6.FF_SEL_I0=1'h0;
defparam TILE_00_RBB_0_6.FF_SEL_I1=1'h1;
defparam TILE_00_RBB_0_6.FF_SEL_O0=1'h1;
defparam TILE_00_RBB_0_6.FF_SEL_O1=1'h1;
defparam TILE_00_RBB_0_6.I0pol=1'h0;
defparam TILE_00_RBB_0_6.I1pol=1'h0;
defparam TILE_00_RBB_0_6.IasyncSRen=1'h1;
defparam TILE_00_RBB_0_6.IsyncSRen=1'h0;
defparam TILE_00_RBB_0_6.MUX_IOpol=4'b0000;
defparam TILE_00_RBB_0_6.O0pol=1'h0;
defparam TILE_00_RBB_0_6.O1pol=1'h0;
defparam TILE_00_RBB_0_6.OasyncSRen=1'h1;
defparam TILE_00_RBB_0_6.OsyncSRen=1'h0;
  RBBIO TILE_00_RBB_0_7 (
    .CE(1'b0),
    .CHIP_RST(EFLX_CHIP_RST),
    .CLK(virtual_clock),
    .EFLX_IN({1'b0, b}),
    .I0(_$w$_b),
    .O0(1'b0),
    .O1(1'b0),
    .SR(1'b0)
);
// Configuration for simulation:
defparam TILE_00_RBB_0_7.CE_SEL_I=1'h0;
defparam TILE_00_RBB_0_7.CE_SEL_O=1'h0;
defparam TILE_00_RBB_0_7.FF_SEL_I0=1'h0;
defparam TILE_00_RBB_0_7.FF_SEL_I1=1'h1;
defparam TILE_00_RBB_0_7.FF_SEL_O0=1'h1;
defparam TILE_00_RBB_0_7.FF_SEL_O1=1'h1;
defparam TILE_00_RBB_0_7.I0pol=1'h0;
defparam TILE_00_RBB_0_7.I1pol=1'h0;
defparam TILE_00_RBB_0_7.IasyncSRen=1'h1;
defparam TILE_00_RBB_0_7.IsyncSRen=1'h0;
defparam TILE_00_RBB_0_7.MUX_IOpol=4'b0000;
defparam TILE_00_RBB_0_7.O0pol=1'h0;
defparam TILE_00_RBB_0_7.O1pol=1'h0;
defparam TILE_00_RBB_0_7.OasyncSRen=1'h1;
defparam TILE_00_RBB_0_7.OsyncSRen=1'h0;
  RBBIO TILE_00_RBB_0_8 (
    .CE(1'b0),
    .CHIP_RST(EFLX_CHIP_RST),
    .CLK(virtual_clock),
    .EFLX_IN({1'b0, c}),
    .I0(_$w$_c),
    .O0(1'b0),
    .O1(1'b0),
    .SR(1'b0)
);
// Configuration for simulation:
defparam TILE_00_RBB_0_8.CE_SEL_I=1'h0;
defparam TILE_00_RBB_0_8.CE_SEL_O=1'h0;
defparam TILE_00_RBB_0_8.FF_SEL_I0=1'h0;
defparam TILE_00_RBB_0_8.FF_SEL_I1=1'h1;
defparam TILE_00_RBB_0_8.FF_SEL_O0=1'h1;
defparam TILE_00_RBB_0_8.FF_SEL_O1=1'h1;
defparam TILE_00_RBB_0_8.I0pol=1'h0;
defparam TILE_00_RBB_0_8.I1pol=1'h0;
defparam TILE_00_RBB_0_8.IasyncSRen=1'h1;
defparam TILE_00_RBB_0_8.IsyncSRen=1'h0;
defparam TILE_00_RBB_0_8.MUX_IOpol=4'b0000;
defparam TILE_00_RBB_0_8.O0pol=1'h0;
defparam TILE_00_RBB_0_8.O1pol=1'h0;
defparam TILE_00_RBB_0_8.OasyncSRen=1'h1;
defparam TILE_00_RBB_0_8.OsyncSRen=1'h0;
  RBBIO TILE_00_RBB_31_4 (
    .CE(1'b0),
    .CHIP_RST(EFLX_CHIP_RST),
    .CLK(virtual_clock),
    .EFLX_IN({1'b0, 1'b0}),
    .EFLX_OUT({carry_en, carry}),
    .O0(_$w$_carry),
    .O1(1'b1),
    .SR(1'b0)
);
// Configuration for simulation:
defparam TILE_00_RBB_31_4.CE_SEL_I=1'h0;
defparam TILE_00_RBB_31_4.CE_SEL_O=1'h0;
defparam TILE_00_RBB_31_4.FF_SEL_I0=1'h1;
defparam TILE_00_RBB_31_4.FF_SEL_I1=1'h1;
defparam TILE_00_RBB_31_4.FF_SEL_O0=1'h0;
defparam TILE_00_RBB_31_4.FF_SEL_O1=1'h0;
defparam TILE_00_RBB_31_4.I0pol=1'h0;
defparam TILE_00_RBB_31_4.I1pol=1'h0;
defparam TILE_00_RBB_31_4.IasyncSRen=1'h1;
defparam TILE_00_RBB_31_4.IsyncSRen=1'h0;
defparam TILE_00_RBB_31_4.MUX_IOpol=4'b0000;
defparam TILE_00_RBB_31_4.O0pol=1'h0;
defparam TILE_00_RBB_31_4.O1pol=1'h0;
defparam TILE_00_RBB_31_4.OasyncSRen=1'h1;
defparam TILE_00_RBB_31_4.OsyncSRen=1'h0;
  RBBIO TILE_00_RBB_31_5 (
    .CE(1'b0),
    .CHIP_RST(EFLX_CHIP_RST),
    .CLK(virtual_clock),
    .EFLX_IN({1'b0, 1'b0}),
    .EFLX_OUT({sum_en, sum}),
    .O0(_$w$_sum),
    .O1(1'b1),
    .SR(1'b0)
);
// Configuration for simulation:
defparam TILE_00_RBB_31_5.CE_SEL_I=1'h0;
defparam TILE_00_RBB_31_5.CE_SEL_O=1'h0;
defparam TILE_00_RBB_31_5.FF_SEL_I0=1'h1;
defparam TILE_00_RBB_31_5.FF_SEL_I1=1'h1;
defparam TILE_00_RBB_31_5.FF_SEL_O0=1'h0;
defparam TILE_00_RBB_31_5.FF_SEL_O1=1'h0;
defparam TILE_00_RBB_31_5.I0pol=1'h0;
defparam TILE_00_RBB_31_5.I1pol=1'h0;
defparam TILE_00_RBB_31_5.IasyncSRen=1'h1;
defparam TILE_00_RBB_31_5.IsyncSRen=1'h0;
defparam TILE_00_RBB_31_5.MUX_IOpol=4'b0000;
defparam TILE_00_RBB_31_5.O0pol=1'h0;
defparam TILE_00_RBB_31_5.O1pol=1'h0;
defparam TILE_00_RBB_31_5.OasyncSRen=1'h1;
defparam TILE_00_RBB_31_5.OsyncSRen=1'h0;
  RBB6M TILE_00_RBB_1_6 (
    .A1(1'b0),
    .A2(1'b0),
    .A3(1'b0),
    .A4(1'b0),
    .A5(1'b0),
    .A6(1'b0),
    .B1(1'b0),
    .B2(1'b0),
    .B3(1'b0),
    .B4(1'b0),
    .B5(1'b0),
    .B6(1'b0),
    .C1(1'b0),
    .C2(1'b0),
    .C3(1'b0),
    .C4(1'b0),
    .C5(1'b0),
    .C6(1'b0),
    .CEin(1'b0),
    .CHIP_RST(EFLX_CHIP_RST),
    .CIN(1'b0),
    .CLK(1'b0),
    .D(_$w$_carry),
    .D1(_$w$_c),
    .D2(_$w$_b),
    .D3(_$w$_a),
    .D4(1'b0),
    .D5(1'b0),
    .D6(1'b0),
    .DMUX(_$w$_sum),
    .SFTin(1'b0),
    .SRin(1'b0),
    .WEin(1'b0)
);
// Configuration for simulation:
defparam TILE_00_RBB_1_6.A6_TIE=1'h0;
defparam TILE_00_RBB_1_6.AMX_SEL_A=5'b00010;
defparam TILE_00_RBB_1_6.AMX_SEL_B=5'b00010;
defparam TILE_00_RBB_1_6.AMX_SEL_C=5'b00010;
defparam TILE_00_RBB_1_6.AMX_SEL_D=4'b0010;
defparam TILE_00_RBB_1_6.AQ1_SEL_A=6'b100000;
defparam TILE_00_RBB_1_6.AQ1_SEL_B=6'b100000;
defparam TILE_00_RBB_1_6.AQ1_SEL_C=6'b100000;
defparam TILE_00_RBB_1_6.AQ1_SEL_D=5'b10000;
defparam TILE_00_RBB_1_6.AQpol=1'h1;
defparam TILE_00_RBB_1_6.AQsyncSRen=1'h0;
defparam TILE_00_RBB_1_6.B6_TIE=1'h0;
defparam TILE_00_RBB_1_6.BC=256'h000000000000000000000000000000000000000000000000e8e8e8e896969696;
defparam TILE_00_RBB_1_6.BQpol=1'h1;
defparam TILE_00_RBB_1_6.BQsyncSRen=1'h0;
defparam TILE_00_RBB_1_6.C6_TIE=1'h0;
defparam TILE_00_RBB_1_6.CE_TIE=1'h1;
defparam TILE_00_RBB_1_6.CIN_SEL=2'b00;
defparam TILE_00_RBB_1_6.CQpol=1'h1;
defparam TILE_00_RBB_1_6.CQsyncSRen=1'h0;
defparam TILE_00_RBB_1_6.CRY_SEL_A=1'h0;
defparam TILE_00_RBB_1_6.CRY_SEL_B=1'h0;
defparam TILE_00_RBB_1_6.CRY_SEL_C=1'h0;
defparam TILE_00_RBB_1_6.CRY_SEL_D=1'h0;
defparam TILE_00_RBB_1_6.D6_TIE=1'h0;
defparam TILE_00_RBB_1_6.DQpol=1'h1;
defparam TILE_00_RBB_1_6.DQsyncSRen=1'h0;
defparam TILE_00_RBB_1_6.LH_ON=1'h0;
defparam TILE_00_RBB_1_6.LUT_IPT_SEL=5'b00000;
defparam TILE_00_RBB_1_6.LUT_ON_A=1'h1;
defparam TILE_00_RBB_1_6.LUT_ON_B=1'h1;
defparam TILE_00_RBB_1_6.LUT_ON_C=1'h1;
defparam TILE_00_RBB_1_6.LUT_ON_D=1'h1;
defparam TILE_00_RBB_1_6.MUX_A5=4'b0001;
defparam TILE_00_RBB_1_6.MUX_A6=4'b0001;
defparam TILE_00_RBB_1_6.MUX_AI=6'b110000;
defparam TILE_00_RBB_1_6.MUX_B5=4'b0010;
defparam TILE_00_RBB_1_6.MUX_B6=4'b0010;
defparam TILE_00_RBB_1_6.MUX_BI=6'b110000;
defparam TILE_00_RBB_1_6.MUX_C5=4'b0100;
defparam TILE_00_RBB_1_6.MUX_C6=4'b0100;
defparam TILE_00_RBB_1_6.MUX_CE=6'b000001;
defparam TILE_00_RBB_1_6.MUX_CI=6'b110000;
defparam TILE_00_RBB_1_6.MUX_D5=4'b1000;
defparam TILE_00_RBB_1_6.MUX_D6=4'b1000;
defparam TILE_00_RBB_1_6.MUX_DI=6'b110000;
defparam TILE_00_RBB_1_6.MUX_SR=6'b000001;
defparam TILE_00_RBB_1_6.OAQ_SEL_A=3'b010;
defparam TILE_00_RBB_1_6.OAQ_SEL_B=3'b010;
defparam TILE_00_RBB_1_6.OAQ_SEL_C=3'b010;
defparam TILE_00_RBB_1_6.OAQ_SEL_D=3'b010;
defparam TILE_00_RBB_1_6.OAQpol=1'h1;
defparam TILE_00_RBB_1_6.OAQsyncSRen=1'h0;
defparam TILE_00_RBB_1_6.OBQpol=1'h1;
defparam TILE_00_RBB_1_6.OBQsyncSRen=1'h0;
defparam TILE_00_RBB_1_6.OCQpol=1'h1;
defparam TILE_00_RBB_1_6.OCQsyncSRen=1'h0;
defparam TILE_00_RBB_1_6.ODQpol=1'h1;
defparam TILE_00_RBB_1_6.ODQsyncSRen=1'h0;
defparam TILE_00_RBB_1_6.OQasyncSRen=1'h1;
defparam TILE_00_RBB_1_6.QasyncSRen=1'h1;
defparam TILE_00_RBB_1_6.RAM_MODE=2'b00;
defparam TILE_00_RBB_1_6.WE_SEL=3'b000;
defparam TILE_00_RBB_1_6.WE_TIE=1'h0;
defparam TILE_00_RBB_1_6.WEpol=1'h1;
defparam TILE_00_RBB_1_6.XOR_A=5'b00000;
defparam TILE_00_RBB_1_6.XOR_B=5'b00000;
defparam TILE_00_RBB_1_6.XOR_C=5'b00000;
defparam TILE_00_RBB_1_6.XOR_D=5'b00000;
endmodule /* full_adder */
// End of EFLX generated Verilog wrapper file to instantiate the EFLX array as a verilog model
