INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/cse590_project1_vivado/cse590_project1_vivado.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/cse590_project1_vivado/cse590_project1_vivado.srcs/sim_1/new/test_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_alu
