

================================================================
== Vitis HLS Report for 'im_pros'
================================================================
* Date:           Mon Nov  6 16:26:42 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        image_processor
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.928 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   120660|   120660|  1.207 ms|  1.207 ms|  120661|  120661|     none|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_17_1_VITIS_LOOP_18_2  |   120658|   120658|        12|         10|          1|  12065|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    2|       -|      -|    -|
|Expression       |        -|    -|       0|    593|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |       16|    -|     196|    180|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    245|    -|
|Register         |        -|    -|     215|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       16|    2|     411|   1018|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        3|   ~0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------+---------------+---------+----+-----+-----+-----+
    |     Instance    |     Module    | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------+---------------+---------+----+-----+-----+-----+
    |AXI_CPU_s_axi_U  |AXI_CPU_s_axi  |       16|   0|  196|  180|    0|
    +-----------------+---------------+---------+----+-----+-----+-----+
    |Total            |               |       16|   0|  196|  180|    0|
    +-----------------+---------------+---------+----+-----+-----+-----+

    * DSP: 
    +-----------------------------------+--------------------------------+----------------+
    |              Instance             |             Module             |   Expression   |
    +-----------------------------------+--------------------------------+----------------+
    |am_addmul_10ns_8ns_13ns_23_4_1_U1  |am_addmul_10ns_8ns_13ns_23_4_1  |  (i0 + i1) * i2|
    |mul_mul_10ns_12ns_21_4_1_U2        |mul_mul_10ns_12ns_21_4_1        |         i0 * i1|
    +-----------------------------------+--------------------------------+----------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln1346_2_fu_768_p2             |         +|   0|  0|  16|           9|           9|
    |add_ln1346_3_fu_807_p2             |         +|   0|  0|  17|          10|          10|
    |add_ln17_fu_781_p2                 |         +|   0|  0|  21|          14|           1|
    |add_ln18_fu_688_p2                 |         +|   0|  0|  14|           7|           1|
    |add_ln215_2_fu_435_p2              |         +|   0|  0|  21|          14|          14|
    |add_ln215_4_fu_625_p2              |         +|   0|  0|  21|          14|          14|
    |add_ln26_fu_538_p2                 |         +|   0|  0|  15|           8|           2|
    |grp_fu_294_p2                      |         +|   0|  0|  14|           7|           2|
    |grp_fu_299_p2                      |         +|   0|  0|  14|           7|           1|
    |indvars_iv_next303_fu_312_p2       |         +|   0|  0|  14|           7|           1|
    |indvars_iv_next303_mid1_fu_483_p2  |         +|   0|  0|  14|           7|           2|
    |ret_10_fu_744_p2                   |         +|   0|  0|  16|           9|           9|
    |ret_11_fu_532_p2                   |         +|   0|  0|  16|           9|           9|
    |ret_12_fu_661_p2                   |         +|   0|  0|  18|          10|          10|
    |ret_13_fu_853_p2                   |         +|   0|  0|  18|          10|          10|
    |ret_14_fu_609_p2                   |         +|   0|  0|  18|          10|          10|
    |ret_15_fu_619_p2                   |         +|   0|  0|  18|          10|          10|
    |ret_3_fu_671_p2                    |         +|   0|  0|  18|          10|          10|
    |ret_4_fu_506_p2                    |         +|   0|  0|  16|           9|           9|
    |ret_6_fu_859_p2                    |         +|   0|  0|  18|          10|          10|
    |ret_fu_794_p2                      |         +|   0|  0|  17|          10|          10|
    |ap_condition_1001                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_950                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_956                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_963                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_969                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_976                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_982                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_987                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_992                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_996                   |       and|   0|  0|   2|           1|           1|
    |cmp2_fu_331_p2                     |      icmp|   0|  0|  10|           7|           1|
    |cmp2_mid1_fu_364_p2                |      icmp|   0|  0|  10|           7|           1|
    |icmp_ln17_fu_337_p2                |      icmp|   0|  0|  12|          14|          14|
    |icmp_ln18_fu_343_p2                |      icmp|   0|  0|  10|           7|           2|
    |icmp_ln20_1_fu_401_p2              |      icmp|   0|  0|  10|           7|           1|
    |icmp_ln20_fu_419_p2                |      icmp|   0|  0|  10|           7|           1|
    |or_ln17_fu_590_p2                  |        or|   0|  0|  14|          14|           1|
    |or_ln20_fu_395_p2                  |        or|   0|  0|   7|           7|           7|
    |or_ln215_1_fu_750_p2               |        or|   0|  0|  14|          14|           1|
    |or_ln215_fu_722_p2                 |        or|   0|  0|  14|          14|           1|
    |select_ln17_1_fu_357_p3            |    select|   0|  0|   7|           1|           7|
    |select_ln17_2_fu_369_p3            |    select|   0|  0|   2|           1|           1|
    |select_ln17_3_fu_813_p3            |    select|   0|  0|   9|           1|          10|
    |select_ln17_4_fu_709_p3            |    select|   0|  0|  14|           1|          14|
    |select_ln17_5_fu_774_p3            |    select|   0|  0|  56|           1|          64|
    |select_ln17_6_fu_489_p3            |    select|   0|  0|   7|           1|           7|
    |select_ln17_fu_349_p3              |    select|   0|  0|   7|           1|           1|
    |select_ln215_fu_552_p3             |    select|   0|  0|   2|           1|           2|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |xor_ln17_fu_414_p2                 |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 593|         319|         304|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  65|         13|    1|         13|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_phi_mux_i_phi_fu_263_p4               |   9|          2|    7|         14|
    |ap_phi_mux_indvar_flatten_phi_fu_275_p4  |   9|          2|   14|         28|
    |ap_phi_mux_j_phi_fu_287_p4               |   9|          2|    7|         14|
    |i_reg_259                                |   9|          2|    7|         14|
    |imageIn_address0                         |  65|         16|   14|        224|
    |imageOut_address0                        |  26|          5|   14|         70|
    |imageOut_d0                              |  26|          5|    8|         40|
    |indvar_flatten_reg_271                   |   9|          2|   14|         28|
    |j_reg_283                                |   9|          2|    7|         14|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 245|         53|   94|        461|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln1346_2_reg_1084             |   9|   0|    9|          0|
    |add_ln17_reg_1094                 |  14|   0|   14|          0|
    |add_ln18_reg_1049                 |   7|   0|    7|          0|
    |ap_CS_fsm                         |  12|   0|   12|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |i_reg_259                         |   7|   0|    7|          0|
    |icmp_ln17_reg_920                 |   1|   0|    1|          0|
    |icmp_ln18_reg_924                 |   1|   0|    1|          0|
    |icmp_ln20_1_reg_968               |   1|   0|    1|          0|
    |icmp_ln20_reg_983                 |   1|   0|    1|          0|
    |imageOut_addr_2_reg_963           |  14|   0|   14|          0|
    |imageOut_addr_reg_1114            |   7|   0|   14|          7|
    |indvar_flatten_reg_271            |  14|   0|   14|          0|
    |indvars_iv_next303_mid1_reg_1003  |   7|   0|    7|          0|
    |indvars_iv_next303_reg_902        |   7|   0|    7|          0|
    |j_reg_283                         |   7|   0|    7|          0|
    |reg_304                           |   8|   0|    8|          0|
    |reg_308                           |   8|   0|    8|          0|
    |ret_10_reg_1074                   |   9|   0|    9|          0|
    |ret_11_reg_1019                   |   9|   0|    9|          0|
    |ret_15_reg_1039                   |  10|   0|   10|          0|
    |ret_4_reg_1008                    |   9|   0|    9|          0|
    |select_ln17_1_reg_947             |   7|   0|    7|          0|
    |select_ln17_2_reg_954             |   1|   0|    1|          0|
    |select_ln17_4_reg_1064            |   7|   0|   14|          7|
    |select_ln17_5_reg_1089            |   7|   0|   64|         57|
    |select_ln17_reg_932               |   7|   0|    7|          0|
    |tmp_2_reg_909                     |   7|   0|   14|          7|
    |tmp_8_reg_977                     |   7|   0|   14|          7|
    |tmp_reg_997                       |   7|   0|   14|          7|
    |trunc_ln17_reg_958                |   1|   0|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 215|   0|  307|         92|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXI_CPU_AWVALID  |   in|    1|       s_axi|       AXI_CPU|         array|
|s_axi_AXI_CPU_AWREADY  |  out|    1|       s_axi|       AXI_CPU|         array|
|s_axi_AXI_CPU_AWADDR   |   in|   16|       s_axi|       AXI_CPU|         array|
|s_axi_AXI_CPU_WVALID   |   in|    1|       s_axi|       AXI_CPU|         array|
|s_axi_AXI_CPU_WREADY   |  out|    1|       s_axi|       AXI_CPU|         array|
|s_axi_AXI_CPU_WDATA    |   in|   32|       s_axi|       AXI_CPU|         array|
|s_axi_AXI_CPU_WSTRB    |   in|    4|       s_axi|       AXI_CPU|         array|
|s_axi_AXI_CPU_ARVALID  |   in|    1|       s_axi|       AXI_CPU|         array|
|s_axi_AXI_CPU_ARREADY  |  out|    1|       s_axi|       AXI_CPU|         array|
|s_axi_AXI_CPU_ARADDR   |   in|   16|       s_axi|       AXI_CPU|         array|
|s_axi_AXI_CPU_RVALID   |  out|    1|       s_axi|       AXI_CPU|         array|
|s_axi_AXI_CPU_RREADY   |   in|    1|       s_axi|       AXI_CPU|         array|
|s_axi_AXI_CPU_RDATA    |  out|   32|       s_axi|       AXI_CPU|         array|
|s_axi_AXI_CPU_RRESP    |  out|    2|       s_axi|       AXI_CPU|         array|
|s_axi_AXI_CPU_BVALID   |  out|    1|       s_axi|       AXI_CPU|         array|
|s_axi_AXI_CPU_BREADY   |   in|    1|       s_axi|       AXI_CPU|         array|
|s_axi_AXI_CPU_BRESP    |  out|    2|       s_axi|       AXI_CPU|         array|
|ap_clk                 |   in|    1|  ap_ctrl_hs|       im_pros|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|       im_pros|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|       im_pros|  return value|
+-----------------------+-----+-----+------------+--------------+--------------+

