Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Oct 17 00:36:38 2025
| Host         : LAPTOP-H2R0E34P running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          129         
TIMING-18  Warning   Missing input or output delay  146         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (69)
6. checking no_output_delay (47)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (69)
-------------------------------
 There are 69 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (47)
--------------------------------
 There are 47 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.536     -283.281                    254                 1491        0.101        0.000                      0                 1491        1.146        0.000                       0                   742  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 1.650}        3.300           303.030         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -3.536     -283.281                    254                 1491        0.101        0.000                      0                 1491        1.146        0.000                       0                   742  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :          254  Failing Endpoints,  Worst Slack       -3.536ns,  Total Violation     -283.281ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.536ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg/C[25]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.051ns  (logic 1.972ns (39.040%)  route 3.079ns (60.960%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=741, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ap_clk
    SLICE_X35Y61         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[0]/Q
                         net (fo=2, routed)           0.593     2.022    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_5_0[0]
    SLICE_X34Y60         LUT2 (Prop_lut2_I0_O)        0.124     2.146 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry_i_4__0/O
                         net (fo=1, routed)           0.000     2.146    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry_i_4__0_n_3
    SLICE_X34Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.659 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.659    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry_n_3
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.776 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.776    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__0_n_3
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.995 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__1/O[0]
                         net (fo=1, routed)           0.447     3.442    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/sel0[24]
    SLICE_X33Y61         LUT4 (Prop_lut4_I2_O)        0.295     3.737 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_7/O
                         net (fo=3, routed)           0.276     4.013    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_7_n_3
    SLICE_X33Y61         LUT5 (Prop_lut5_I4_O)        0.124     4.137 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/indvars_iv16_i_fu_62[31]_i_5/O
                         net (fo=87, routed)          1.162     5.299    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/indvars_iv16_i_fu_62[31]_i_5_n_3
    SLICE_X38Y61         LUT6 (Prop_lut6_I3_O)        0.124     5.423 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/cnt_1_fu_58_reg_i_7/O
                         net (fo=1, routed)           0.601     6.024    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4_n_19
    DSP48_X2Y24          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg/C[25]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=741, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/ap_clk
    DSP48_X2Y24          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg/CLK
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    DSP48_X2Y24          DSP48E1 (Setup_dsp48e1_CLK_C[25])
                                                     -1.701     2.488    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg
  -------------------------------------------------------------------
                         required time                          2.488    
                         arrival time                          -6.024    
  -------------------------------------------------------------------
                         slack                                 -3.536    

Slack (VIOLATED) :        -3.525ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg/C[5]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.040ns  (logic 2.313ns (45.889%)  route 2.727ns (54.111%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=741, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ap_clk
    SLICE_X35Y61         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[0]/Q
                         net (fo=2, routed)           0.593     2.022    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_5_0[0]
    SLICE_X34Y60         LUT2 (Prop_lut2_I0_O)        0.124     2.146 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry_i_4__0/O
                         net (fo=1, routed)           0.000     2.146    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry_i_4__0_n_3
    SLICE_X34Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.659 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.659    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry_n_3
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.776 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.776    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__0_n_3
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.893 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.893    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__1_n_3
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.010 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.010    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__2_n_3
    SLICE_X34Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.264 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_10/CO[0]
                         net (fo=1, routed)           0.318     3.582    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_10_n_6
    SLICE_X33Y63         LUT4 (Prop_lut4_I2_O)        0.367     3.949 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_3/O
                         net (fo=1, routed)           0.302     4.251    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_3_n_3
    SLICE_X32Y62         LUT5 (Prop_lut5_I3_O)        0.124     4.375 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_1/O
                         net (fo=97, routed)          0.971     5.346    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_1_n_3
    SLICE_X37Y62         LUT6 (Prop_lut6_I3_O)        0.124     5.470 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/cnt_1_fu_58_reg_i_27_comp/O
                         net (fo=1, routed)           0.544     6.013    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4_n_39
    DSP48_X2Y24          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg/C[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=741, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/ap_clk
    DSP48_X2Y24          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg/CLK
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    DSP48_X2Y24          DSP48E1 (Setup_dsp48e1_CLK_C[5])
                                                     -1.701     2.488    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg
  -------------------------------------------------------------------
                         required time                          2.488    
                         arrival time                          -6.013    
  -------------------------------------------------------------------
                         slack                                 -3.525    

Slack (VIOLATED) :        -3.477ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg/C[23]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.992ns  (logic 1.743ns (34.914%)  route 3.249ns (65.086%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=741, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ap_clk
    SLICE_X35Y61         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[0]/Q
                         net (fo=2, routed)           0.593     2.022    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_5_0[0]
    SLICE_X34Y60         LUT2 (Prop_lut2_I0_O)        0.124     2.146 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry_i_4__0/O
                         net (fo=1, routed)           0.000     2.146    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry_i_4__0_n_3
    SLICE_X34Y60         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     2.754 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry/O[3]
                         net (fo=1, routed)           0.316     3.070    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/sel0[19]
    SLICE_X34Y59         LUT4 (Prop_lut4_I2_O)        0.307     3.377 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_9/O
                         net (fo=2, routed)           0.560     3.937    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_9_n_3
    SLICE_X35Y62         LUT5 (Prop_lut5_I4_O)        0.124     4.061 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/indvars_iv16_i_fu_62[31]_i_4/O
                         net (fo=88, routed)          1.190     5.250    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/indvars_iv16_i_fu_62[31]_i_4_n_3
    SLICE_X36Y60         LUT6 (Prop_lut6_I2_O)        0.124     5.374 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/cnt_1_fu_58_reg_i_9/O
                         net (fo=1, routed)           0.591     5.965    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4_n_21
    DSP48_X2Y24          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg/C[23]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=741, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/ap_clk
    DSP48_X2Y24          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg/CLK
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    DSP48_X2Y24          DSP48E1 (Setup_dsp48e1_CLK_C[23])
                                                     -1.701     2.488    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg
  -------------------------------------------------------------------
                         required time                          2.488    
                         arrival time                          -5.965    
  -------------------------------------------------------------------
                         slack                                 -3.477    

Slack (VIOLATED) :        -3.385ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg/C[12]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.900ns  (logic 2.313ns (47.202%)  route 2.587ns (52.798%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=741, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ap_clk
    SLICE_X35Y61         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[0]/Q
                         net (fo=2, routed)           0.593     2.022    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_5_0[0]
    SLICE_X34Y60         LUT2 (Prop_lut2_I0_O)        0.124     2.146 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry_i_4__0/O
                         net (fo=1, routed)           0.000     2.146    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry_i_4__0_n_3
    SLICE_X34Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.659 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.659    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry_n_3
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.776 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.776    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__0_n_3
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.893 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.893    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__1_n_3
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.010 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.010    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__2_n_3
    SLICE_X34Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.264 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_10/CO[0]
                         net (fo=1, routed)           0.318     3.582    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_10_n_6
    SLICE_X33Y63         LUT4 (Prop_lut4_I2_O)        0.367     3.949 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_3/O
                         net (fo=1, routed)           0.302     4.251    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_3_n_3
    SLICE_X32Y62         LUT5 (Prop_lut5_I3_O)        0.124     4.375 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_1/O
                         net (fo=97, routed)          0.806     5.181    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_1_n_3
    SLICE_X36Y63         LUT6 (Prop_lut6_I1_O)        0.124     5.305 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/cnt_1_fu_58_reg_i_20/O
                         net (fo=1, routed)           0.568     5.873    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4_n_32
    DSP48_X2Y24          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg/C[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=741, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/ap_clk
    DSP48_X2Y24          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg/CLK
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    DSP48_X2Y24          DSP48E1 (Setup_dsp48e1_CLK_C[12])
                                                     -1.701     2.488    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg
  -------------------------------------------------------------------
                         required time                          2.488    
                         arrival time                          -5.873    
  -------------------------------------------------------------------
                         slack                                 -3.385    

Slack (VIOLATED) :        -3.367ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg/C[4]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.882ns  (logic 1.972ns (40.396%)  route 2.910ns (59.604%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=741, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ap_clk
    SLICE_X35Y61         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[0]/Q
                         net (fo=2, routed)           0.593     2.022    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_5_0[0]
    SLICE_X34Y60         LUT2 (Prop_lut2_I0_O)        0.124     2.146 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry_i_4__0/O
                         net (fo=1, routed)           0.000     2.146    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry_i_4__0_n_3
    SLICE_X34Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.659 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.659    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry_n_3
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.776 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.776    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__0_n_3
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.995 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__1/O[0]
                         net (fo=1, routed)           0.447     3.442    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/sel0[24]
    SLICE_X33Y61         LUT4 (Prop_lut4_I2_O)        0.295     3.737 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_7/O
                         net (fo=3, routed)           0.276     4.013    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_7_n_3
    SLICE_X33Y61         LUT5 (Prop_lut5_I4_O)        0.124     4.137 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/indvars_iv16_i_fu_62[31]_i_5/O
                         net (fo=87, routed)          0.988     5.126    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/indvars_iv16_i_fu_62[31]_i_5_n_3
    SLICE_X37Y62         LUT6 (Prop_lut6_I3_O)        0.124     5.250 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/cnt_1_fu_58_reg_i_28/O
                         net (fo=1, routed)           0.605     5.855    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4_n_40
    DSP48_X2Y24          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg/C[4]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=741, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/ap_clk
    DSP48_X2Y24          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg/CLK
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    DSP48_X2Y24          DSP48E1 (Setup_dsp48e1_CLK_C[4])
                                                     -1.701     2.488    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg
  -------------------------------------------------------------------
                         required time                          2.488    
                         arrival time                          -5.855    
  -------------------------------------------------------------------
                         slack                                 -3.367    

Slack (VIOLATED) :        -3.353ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg/C[31]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.868ns  (logic 2.313ns (47.514%)  route 2.555ns (52.486%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=741, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ap_clk
    SLICE_X35Y61         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[0]/Q
                         net (fo=2, routed)           0.593     2.022    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_5_0[0]
    SLICE_X34Y60         LUT2 (Prop_lut2_I0_O)        0.124     2.146 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry_i_4__0/O
                         net (fo=1, routed)           0.000     2.146    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry_i_4__0_n_3
    SLICE_X34Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.659 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.659    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry_n_3
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.776 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.776    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__0_n_3
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.893 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.893    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__1_n_3
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.010 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.010    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__2_n_3
    SLICE_X34Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.264 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_10/CO[0]
                         net (fo=1, routed)           0.318     3.582    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_10_n_6
    SLICE_X33Y63         LUT4 (Prop_lut4_I2_O)        0.367     3.949 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_3/O
                         net (fo=1, routed)           0.302     4.251    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_3_n_3
    SLICE_X32Y62         LUT5 (Prop_lut5_I3_O)        0.124     4.375 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_1/O
                         net (fo=97, routed)          0.765     5.140    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_1_n_3
    SLICE_X33Y62         LUT6 (Prop_lut6_I1_O)        0.124     5.264 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/cnt_1_fu_58_reg_i_1/O
                         net (fo=1, routed)           0.577     5.841    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4_n_13
    DSP48_X2Y24          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg/C[31]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=741, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/ap_clk
    DSP48_X2Y24          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg/CLK
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    DSP48_X2Y24          DSP48E1 (Setup_dsp48e1_CLK_C[31])
                                                     -1.701     2.488    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg
  -------------------------------------------------------------------
                         required time                          2.488    
                         arrival time                          -5.841    
  -------------------------------------------------------------------
                         slack                                 -3.353    

Slack (VIOLATED) :        -3.330ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg/C[29]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.845ns  (logic 1.972ns (40.702%)  route 2.873ns (59.298%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=741, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ap_clk
    SLICE_X35Y61         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[0]/Q
                         net (fo=2, routed)           0.593     2.022    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_5_0[0]
    SLICE_X34Y60         LUT2 (Prop_lut2_I0_O)        0.124     2.146 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry_i_4__0/O
                         net (fo=1, routed)           0.000     2.146    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry_i_4__0_n_3
    SLICE_X34Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.659 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.659    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry_n_3
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.776 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.776    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__0_n_3
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.995 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__1/O[0]
                         net (fo=1, routed)           0.447     3.442    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/sel0[24]
    SLICE_X33Y61         LUT4 (Prop_lut4_I2_O)        0.295     3.737 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_7/O
                         net (fo=3, routed)           0.276     4.013    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_7_n_3
    SLICE_X33Y61         LUT5 (Prop_lut5_I4_O)        0.124     4.137 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/indvars_iv16_i_fu_62[31]_i_5/O
                         net (fo=87, routed)          1.021     5.158    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/indvars_iv16_i_fu_62[31]_i_5_n_3
    SLICE_X33Y61         LUT6 (Prop_lut6_I3_O)        0.124     5.282 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/cnt_1_fu_58_reg_i_3/O
                         net (fo=1, routed)           0.536     5.818    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4_n_15
    DSP48_X2Y24          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg/C[29]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=741, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/ap_clk
    DSP48_X2Y24          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg/CLK
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    DSP48_X2Y24          DSP48E1 (Setup_dsp48e1_CLK_C[29])
                                                     -1.701     2.488    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg
  -------------------------------------------------------------------
                         required time                          2.488    
                         arrival time                          -5.818    
  -------------------------------------------------------------------
                         slack                                 -3.330    

Slack (VIOLATED) :        -3.312ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg/C[30]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.827ns  (logic 1.972ns (40.852%)  route 2.855ns (59.148%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=741, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ap_clk
    SLICE_X35Y61         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[0]/Q
                         net (fo=2, routed)           0.593     2.022    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_5_0[0]
    SLICE_X34Y60         LUT2 (Prop_lut2_I0_O)        0.124     2.146 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry_i_4__0/O
                         net (fo=1, routed)           0.000     2.146    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry_i_4__0_n_3
    SLICE_X34Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.659 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.659    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry_n_3
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.776 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.776    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__0_n_3
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.995 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__1/O[0]
                         net (fo=1, routed)           0.447     3.442    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/sel0[24]
    SLICE_X33Y61         LUT4 (Prop_lut4_I2_O)        0.295     3.737 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_7/O
                         net (fo=3, routed)           0.276     4.013    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_7_n_3
    SLICE_X33Y61         LUT5 (Prop_lut5_I4_O)        0.124     4.137 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/indvars_iv16_i_fu_62[31]_i_5/O
                         net (fo=87, routed)          0.962     5.099    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/indvars_iv16_i_fu_62[31]_i_5_n_3
    SLICE_X33Y62         LUT6 (Prop_lut6_I3_O)        0.124     5.223 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/cnt_1_fu_58_reg_i_2/O
                         net (fo=1, routed)           0.577     5.800    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4_n_14
    DSP48_X2Y24          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg/C[30]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=741, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/ap_clk
    DSP48_X2Y24          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg/CLK
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    DSP48_X2Y24          DSP48E1 (Setup_dsp48e1_CLK_C[30])
                                                     -1.701     2.488    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg
  -------------------------------------------------------------------
                         required time                          2.488    
                         arrival time                          -5.800    
  -------------------------------------------------------------------
                         slack                                 -3.312    

Slack (VIOLATED) :        -3.308ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg/C[19]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.823ns  (logic 1.972ns (40.885%)  route 2.851ns (59.115%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=741, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ap_clk
    SLICE_X35Y61         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[0]/Q
                         net (fo=2, routed)           0.593     2.022    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_5_0[0]
    SLICE_X34Y60         LUT2 (Prop_lut2_I0_O)        0.124     2.146 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry_i_4__0/O
                         net (fo=1, routed)           0.000     2.146    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry_i_4__0_n_3
    SLICE_X34Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.659 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.659    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry_n_3
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.776 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.776    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__0_n_3
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.995 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__1/O[0]
                         net (fo=1, routed)           0.447     3.442    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/sel0[24]
    SLICE_X33Y61         LUT4 (Prop_lut4_I2_O)        0.295     3.737 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_7/O
                         net (fo=3, routed)           0.276     4.013    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_7_n_3
    SLICE_X33Y61         LUT5 (Prop_lut5_I4_O)        0.124     4.137 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/indvars_iv16_i_fu_62[31]_i_5/O
                         net (fo=87, routed)          0.991     5.129    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/indvars_iv16_i_fu_62[31]_i_5_n_3
    SLICE_X37Y62         LUT6 (Prop_lut6_I3_O)        0.124     5.253 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/cnt_1_fu_58_reg_i_13/O
                         net (fo=1, routed)           0.543     5.796    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4_n_25
    DSP48_X2Y24          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg/C[19]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=741, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/ap_clk
    DSP48_X2Y24          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg/CLK
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    DSP48_X2Y24          DSP48E1 (Setup_dsp48e1_CLK_C[19])
                                                     -1.701     2.488    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg
  -------------------------------------------------------------------
                         required time                          2.488    
                         arrival time                          -5.796    
  -------------------------------------------------------------------
                         slack                                 -3.308    

Slack (VIOLATED) :        -3.307ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg/C[2]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.822ns  (logic 2.313ns (47.971%)  route 2.509ns (52.029%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=741, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ap_clk
    SLICE_X35Y61         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[0]/Q
                         net (fo=2, routed)           0.593     2.022    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_5_0[0]
    SLICE_X34Y60         LUT2 (Prop_lut2_I0_O)        0.124     2.146 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry_i_4__0/O
                         net (fo=1, routed)           0.000     2.146    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry_i_4__0_n_3
    SLICE_X34Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.659 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.659    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry_n_3
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.776 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.776    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__0_n_3
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.893 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.893    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__1_n_3
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.010 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.010    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__2_n_3
    SLICE_X34Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.264 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_10/CO[0]
                         net (fo=1, routed)           0.318     3.582    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_10_n_6
    SLICE_X33Y63         LUT4 (Prop_lut4_I2_O)        0.367     3.949 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_3/O
                         net (fo=1, routed)           0.302     4.251    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_3_n_3
    SLICE_X32Y62         LUT5 (Prop_lut5_I3_O)        0.124     4.375 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_1/O
                         net (fo=97, routed)          0.893     5.268    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_1_n_3
    SLICE_X36Y60         LUT5 (Prop_lut5_I4_O)        0.124     5.392 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/cnt_1_fu_58_reg_i_30/O
                         net (fo=1, routed)           0.402     5.795    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4_n_42
    DSP48_X2Y24          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg/C[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=741, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/ap_clk
    DSP48_X2Y24          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg/CLK
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    DSP48_X2Y24          DSP48E1 (Setup_dsp48e1_CLK_C[2])
                                                     -1.701     2.488    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg
  -------------------------------------------------------------------
                         required time                          2.488    
                         arrival time                          -5.795    
  -------------------------------------------------------------------
                         slack                                 -3.307    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/trunc_ln1_reg_263_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/add_32ns_32ns_32_2_1_U25/ain_s1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.536%)  route 0.056ns (28.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=741, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X27Y70         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln1_reg_263_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y70         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/trunc_ln1_reg_263_reg[26]/Q
                         net (fo=1, routed)           0.056     0.607    bd_0_i/hls_inst/inst/add_32ns_32ns_32_2_1_U25/Q[26]
    SLICE_X26Y70         FDRE                                         r  bd_0_i/hls_inst/inst/add_32ns_32ns_32_2_1_U25/ain_s1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=741, unset)          0.432     0.432    bd_0_i/hls_inst/inst/add_32ns_32ns_32_2_1_U25/ap_clk
    SLICE_X26Y70         FDRE                                         r  bd_0_i/hls_inst/inst/add_32ns_32ns_32_2_1_U25/ain_s1_reg[10]/C
                         clock pessimism              0.000     0.432    
    SLICE_X26Y70         FDRE (Hold_fdre_C_D)         0.075     0.507    bd_0_i/hls_inst/inst/add_32ns_32ns_32_2_1_U25/ain_s1_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=741, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X31Y61         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y61         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/Q
                         net (fo=2, routed)           0.068     0.619    bd_0_i/hls_inst/inst/ap_CS_fsm_reg_n_3_[1]
    SLICE_X31Y61         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=741, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X31Y61         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X31Y61         FDRE (Hold_fdre_C_D)         0.075     0.507    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.619    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/trunc_ln59_1_reg_300_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/sub_ln59_reg_310_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.908%)  route 0.076ns (29.092%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=741, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X27Y60         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln59_1_reg_300_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y60         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/trunc_ln59_1_reg_300_reg[1]/Q
                         net (fo=5, routed)           0.076     0.627    bd_0_i/hls_inst/inst/trunc_ln59_1_reg_300[1]
    SLICE_X26Y60         LUT2 (Prop_lut2_I1_O)        0.045     0.672 r  bd_0_i/hls_inst/inst/sub_ln59_reg_310[1]_i_1/O
                         net (fo=1, routed)           0.000     0.672    bd_0_i/hls_inst/inst/sub_ln59_reg_310[1]_i_1_n_3
    SLICE_X26Y60         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln59_reg_310_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=741, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X26Y60         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln59_reg_310_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X26Y60         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/inst/sub_ln59_reg_310_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.672    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/tmp_1_reg_284_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/sub_32ns_32ns_32_2_1_U26/bin_s1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.186ns (70.355%)  route 0.078ns (29.645%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=741, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X27Y67         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_1_reg_284_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y67         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  bd_0_i/hls_inst/inst/tmp_1_reg_284_reg[17]/Q
                         net (fo=4, routed)           0.078     0.630    bd_0_i/hls_inst/inst/sub_32ns_32ns_32_2_1_U26/tmp_1_reg_284[17]
    SLICE_X26Y67         LUT1 (Prop_lut1_I0_O)        0.045     0.675 r  bd_0_i/hls_inst/inst/sub_32ns_32ns_32_2_1_U26/bin_s1[6]_i_1/O
                         net (fo=1, routed)           0.000     0.675    bd_0_i/hls_inst/inst/sub_32ns_32ns_32_2_1_U26/bin_s1[6]_i_1_n_3
    SLICE_X26Y67         FDRE                                         r  bd_0_i/hls_inst/inst/sub_32ns_32ns_32_2_1_U26/bin_s1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=741, unset)          0.432     0.432    bd_0_i/hls_inst/inst/sub_32ns_32ns_32_2_1_U26/ap_clk
    SLICE_X26Y67         FDRE                                         r  bd_0_i/hls_inst/inst/sub_32ns_32ns_32_2_1_U26/bin_s1_reg[6]/C
                         clock pessimism              0.000     0.432    
    SLICE_X26Y67         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/inst/sub_32ns_32ns_32_2_1_U26/bin_s1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.675    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.897%)  route 0.080ns (30.103%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=741, unset)          0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/ap_clk
    SLICE_X31Y53         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p2_reg[24]/Q
                         net (fo=1, routed)           0.080     0.631    bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p2_reg_n_3_[24]
    SLICE_X30Y53         LUT4 (Prop_lut4_I0_O)        0.045     0.676 r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p1[24]_i_1/O
                         net (fo=1, routed)           0.000     0.676    bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p1[24]_i_1_n_3
    SLICE_X30Y53         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=741, unset)          0.432     0.432    bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/ap_clk
    SLICE_X30Y53         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p1_reg[24]/C
                         clock pessimism              0.000     0.432    
    SLICE_X30Y53         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p1_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.676    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.897%)  route 0.080ns (30.103%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=741, unset)          0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/ap_clk
    SLICE_X33Y52         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p2_reg[7]/Q
                         net (fo=1, routed)           0.080     0.631    bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p2_reg_n_3_[7]
    SLICE_X32Y52         LUT4 (Prop_lut4_I0_O)        0.045     0.676 r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p1[7]_i_1/O
                         net (fo=1, routed)           0.000     0.676    bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p1[7]_i_1_n_3
    SLICE_X32Y52         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=741, unset)          0.432     0.432    bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/ap_clk
    SLICE_X32Y52         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p1_reg[7]/C
                         clock pessimism              0.000     0.432    
    SLICE_X32Y52         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p1_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.676    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=741, unset)          0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/ap_clk
    SLICE_X31Y53         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p2_reg[10]/Q
                         net (fo=1, routed)           0.087     0.638    bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p2_reg_n_3_[10]
    SLICE_X30Y53         LUT4 (Prop_lut4_I0_O)        0.045     0.683 r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p1[10]_i_1/O
                         net (fo=1, routed)           0.000     0.683    bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p1[10]_i_1_n_3
    SLICE_X30Y53         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=741, unset)          0.432     0.432    bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/ap_clk
    SLICE_X30Y53         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p1_reg[10]/C
                         clock pessimism              0.000     0.432    
    SLICE_X30Y53         FDRE (Hold_fdre_C_D)         0.120     0.552    bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p1_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.683    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p2_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=741, unset)          0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/ap_clk
    SLICE_X33Y52         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p2_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p2_reg[13]/Q
                         net (fo=1, routed)           0.087     0.638    bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p2_reg_n_3_[13]
    SLICE_X32Y52         LUT4 (Prop_lut4_I0_O)        0.045     0.683 r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p1[13]_i_1/O
                         net (fo=1, routed)           0.000     0.683    bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p1[13]_i_1_n_3
    SLICE_X32Y52         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=741, unset)          0.432     0.432    bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/ap_clk
    SLICE_X32Y52         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p1_reg[13]/C
                         clock pessimism              0.000     0.432    
    SLICE_X32Y52         FDRE (Hold_fdre_C_D)         0.120     0.552    bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p1_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.683    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=741, unset)          0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/ap_clk
    SLICE_X31Y52         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p2_reg[15]/Q
                         net (fo=1, routed)           0.087     0.638    bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p2_reg_n_3_[15]
    SLICE_X30Y52         LUT4 (Prop_lut4_I0_O)        0.045     0.683 r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p1[15]_i_1/O
                         net (fo=1, routed)           0.000     0.683    bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p1[15]_i_1_n_3
    SLICE_X30Y52         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=741, unset)          0.432     0.432    bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/ap_clk
    SLICE_X30Y52         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p1_reg[15]/C
                         clock pessimism              0.000     0.432    
    SLICE_X30Y52         FDRE (Hold_fdre_C_D)         0.120     0.552    bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p1_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.683    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/sub_32ns_32ns_32_2_1_U26/sum_s1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/tmp_reg_295_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.164ns (76.598%)  route 0.050ns (23.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=741, unset)          0.410     0.410    bd_0_i/hls_inst/inst/sub_32ns_32ns_32_2_1_U26/ap_clk
    SLICE_X30Y62         FDRE                                         r  bd_0_i/hls_inst/inst/sub_32ns_32ns_32_2_1_U26/sum_s1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y62         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/sub_32ns_32ns_32_2_1_U26/sum_s1_reg[15]/Q
                         net (fo=1, routed)           0.050     0.624    bd_0_i/hls_inst/inst/sub_32ns_32ns_32_2_1_U26_n_19
    SLICE_X31Y62         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_reg_295_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=741, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X31Y62         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_reg_295_reg[10]/C
                         clock pessimism              0.000     0.432    
    SLICE_X31Y62         FDRE (Hold_fdre_C_D)         0.047     0.479    bd_0_i/hls_inst/inst/tmp_reg_295_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.479    
                         arrival time                           0.624    
  -------------------------------------------------------------------
                         slack                                  0.146    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 1.650 }
Period(ns):         3.300
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.154         3.300       1.146      DSP48_X2Y24   bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg/CLK
Min Period        n/a     FDSE/C       n/a            1.000         3.300       2.300      SLICE_X31Y60  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         3.300       2.300      SLICE_X35Y66  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         3.300       2.300      SLICE_X35Y66  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         3.300       2.300      SLICE_X31Y60  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         3.300       2.300      SLICE_X31Y61  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         3.300       2.300      SLICE_X31Y61  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         3.300       2.300      SLICE_X31Y61  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         3.300       2.300      SLICE_X31Y61  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         3.300       2.300      SLICE_X31Y61  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[5]/C
Low Pulse Width   Slow    FDSE/C       n/a            0.500         1.650       1.150      SLICE_X31Y60  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
Low Pulse Width   Fast    FDSE/C       n/a            0.500         1.650       1.150      SLICE_X31Y60  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         1.650       1.150      SLICE_X35Y66  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[10]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         1.650       1.150      SLICE_X35Y66  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         1.650       1.150      SLICE_X35Y66  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[11]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         1.650       1.150      SLICE_X35Y66  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         1.650       1.150      SLICE_X31Y60  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[12]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         1.650       1.150      SLICE_X31Y60  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         1.650       1.150      SLICE_X31Y61  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         1.650       1.150      SLICE_X31Y61  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
High Pulse Width  Slow    FDSE/C       n/a            0.500         1.650       1.150      SLICE_X31Y60  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
High Pulse Width  Fast    FDSE/C       n/a            0.500         1.650       1.150      SLICE_X31Y60  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         1.650       1.150      SLICE_X35Y66  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         1.650       1.150      SLICE_X35Y66  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[10]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         1.650       1.150      SLICE_X35Y66  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         1.650       1.150      SLICE_X35Y66  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[11]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         1.650       1.150      SLICE_X31Y60  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         1.650       1.150      SLICE_X31Y60  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[12]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         1.650       1.150      SLICE_X31Y61  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         1.650       1.150      SLICE_X31Y61  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.070ns  (logic 0.124ns (5.990%)  route 1.946ns (94.010%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=1, unset)            0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_start
    SLICE_X31Y60         LUT2 (Prop_lut2_I1_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_idle_INST_0/O
                         net (fo=1, unset)            0.973     2.070    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.865ns  (logic 0.045ns (5.201%)  route 0.820ns (94.799%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=1, unset)            0.410     0.410    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_start
    SLICE_X31Y60         LUT2 (Prop_lut2_I1_O)        0.045     0.455 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_idle_INST_0/O
                         net (fo=1, unset)            0.410     0.865    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay            47 Endpoints
Min Delay            47 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            mm_address0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.493ns  (logic 2.115ns (32.573%)  route 4.378ns (67.427%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=741, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ap_clk
    SLICE_X35Y61         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[0]/Q
                         net (fo=2, routed)           0.593     2.022    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_5_0[0]
    SLICE_X34Y60         LUT2 (Prop_lut2_I0_O)        0.124     2.146 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry_i_4__0/O
                         net (fo=1, routed)           0.000     2.146    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry_i_4__0_n_3
    SLICE_X34Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.659 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.659    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry_n_3
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.776 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.776    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__0_n_3
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.893 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.893    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__1_n_3
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.132 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__2/O[2]
                         net (fo=3, routed)           1.421     4.553    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/sel0[30]
    SLICE_X40Y60         LUT4 (Prop_lut4_I2_O)        0.301     4.854 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_6/O
                         net (fo=1, routed)           0.444     5.298    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_6_n_3
    SLICE_X40Y60         LUT5 (Prop_lut5_I1_O)        0.124     5.422 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_2/O
                         net (fo=9, routed)           0.947     6.369    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_2_n_3
    SLICE_X37Y58         LUT5 (Prop_lut5_I3_O)        0.124     6.493 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[0]_INST_0/O
                         net (fo=0)                   0.973     7.466    mm_address0[0]
                                                                      r  mm_address0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            mm_address0[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.409ns  (logic 2.115ns (33.003%)  route 4.294ns (66.997%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=741, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ap_clk
    SLICE_X35Y61         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[0]/Q
                         net (fo=2, routed)           0.593     2.022    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_5_0[0]
    SLICE_X34Y60         LUT2 (Prop_lut2_I0_O)        0.124     2.146 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry_i_4__0/O
                         net (fo=1, routed)           0.000     2.146    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry_i_4__0_n_3
    SLICE_X34Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.659 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.659    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry_n_3
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.776 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.776    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__0_n_3
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.893 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.893    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__1_n_3
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.132 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__2/O[2]
                         net (fo=3, routed)           1.421     4.553    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/sel0[30]
    SLICE_X40Y60         LUT4 (Prop_lut4_I2_O)        0.301     4.854 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_6/O
                         net (fo=1, routed)           0.444     5.298    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_6_n_3
    SLICE_X40Y60         LUT5 (Prop_lut5_I1_O)        0.124     5.422 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_2/O
                         net (fo=9, routed)           0.863     6.285    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_2_n_3
    SLICE_X38Y61         LUT6 (Prop_lut6_I4_O)        0.124     6.409 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0/O
                         net (fo=0)                   0.973     7.382    mm_address0[8]
                                                                      r  mm_address0[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            mm_address0[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.323ns  (logic 2.115ns (33.449%)  route 4.208ns (66.551%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=741, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ap_clk
    SLICE_X35Y61         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[0]/Q
                         net (fo=2, routed)           0.593     2.022    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_5_0[0]
    SLICE_X34Y60         LUT2 (Prop_lut2_I0_O)        0.124     2.146 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry_i_4__0/O
                         net (fo=1, routed)           0.000     2.146    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry_i_4__0_n_3
    SLICE_X34Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.659 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.659    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry_n_3
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.776 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.776    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__0_n_3
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.893 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.893    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__1_n_3
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.132 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__2/O[2]
                         net (fo=3, routed)           1.421     4.553    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/sel0[30]
    SLICE_X40Y60         LUT4 (Prop_lut4_I2_O)        0.301     4.854 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_6/O
                         net (fo=1, routed)           0.444     5.298    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_6_n_3
    SLICE_X40Y60         LUT5 (Prop_lut5_I1_O)        0.124     5.422 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_2/O
                         net (fo=9, routed)           0.777     6.199    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_2_n_3
    SLICE_X37Y58         LUT6 (Prop_lut6_I4_O)        0.124     6.323 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[5]_INST_0/O
                         net (fo=0)                   0.973     7.296    mm_address0[5]
                                                                      r  mm_address0[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            mm_address0[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.310ns  (logic 2.115ns (33.520%)  route 4.195ns (66.480%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=741, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ap_clk
    SLICE_X35Y61         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[0]/Q
                         net (fo=2, routed)           0.593     2.022    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_5_0[0]
    SLICE_X34Y60         LUT2 (Prop_lut2_I0_O)        0.124     2.146 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry_i_4__0/O
                         net (fo=1, routed)           0.000     2.146    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry_i_4__0_n_3
    SLICE_X34Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.659 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.659    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry_n_3
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.776 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.776    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__0_n_3
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.893 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.893    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__1_n_3
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.132 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__2/O[2]
                         net (fo=3, routed)           1.421     4.553    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/sel0[30]
    SLICE_X40Y60         LUT4 (Prop_lut4_I2_O)        0.301     4.854 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_6/O
                         net (fo=1, routed)           0.444     5.298    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_6_n_3
    SLICE_X40Y60         LUT5 (Prop_lut5_I1_O)        0.124     5.422 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_2/O
                         net (fo=9, routed)           0.764     6.186    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_2_n_3
    SLICE_X39Y59         LUT6 (Prop_lut6_I4_O)        0.124     6.310 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[4]_INST_0/O
                         net (fo=0)                   0.973     7.283    mm_address0[4]
                                                                      r  mm_address0[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            mm_address0[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.308ns  (logic 2.115ns (33.531%)  route 4.193ns (66.469%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=741, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ap_clk
    SLICE_X35Y61         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[0]/Q
                         net (fo=2, routed)           0.593     2.022    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_5_0[0]
    SLICE_X34Y60         LUT2 (Prop_lut2_I0_O)        0.124     2.146 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry_i_4__0/O
                         net (fo=1, routed)           0.000     2.146    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry_i_4__0_n_3
    SLICE_X34Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.659 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.659    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry_n_3
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.776 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.776    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__0_n_3
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.893 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.893    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__1_n_3
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.132 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__2/O[2]
                         net (fo=3, routed)           1.421     4.553    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/sel0[30]
    SLICE_X40Y60         LUT4 (Prop_lut4_I2_O)        0.301     4.854 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_6/O
                         net (fo=1, routed)           0.444     5.298    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_6_n_3
    SLICE_X40Y60         LUT5 (Prop_lut5_I1_O)        0.124     5.422 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_2/O
                         net (fo=9, routed)           0.762     6.184    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_2_n_3
    SLICE_X39Y60         LUT6 (Prop_lut6_I4_O)        0.124     6.308 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[6]_INST_0/O
                         net (fo=0)                   0.973     7.281    mm_address0[6]
                                                                      r  mm_address0[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            mm_address0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.238ns  (logic 2.115ns (33.907%)  route 4.123ns (66.093%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=741, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ap_clk
    SLICE_X35Y61         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[0]/Q
                         net (fo=2, routed)           0.593     2.022    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_5_0[0]
    SLICE_X34Y60         LUT2 (Prop_lut2_I0_O)        0.124     2.146 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry_i_4__0/O
                         net (fo=1, routed)           0.000     2.146    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry_i_4__0_n_3
    SLICE_X34Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.659 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.659    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry_n_3
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.776 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.776    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__0_n_3
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.893 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.893    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__1_n_3
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.132 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__2/O[2]
                         net (fo=3, routed)           1.421     4.553    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/sel0[30]
    SLICE_X40Y60         LUT4 (Prop_lut4_I2_O)        0.301     4.854 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_6/O
                         net (fo=1, routed)           0.444     5.298    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_6_n_3
    SLICE_X40Y60         LUT5 (Prop_lut5_I1_O)        0.124     5.422 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_2/O
                         net (fo=9, routed)           0.692     6.114    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_2_n_3
    SLICE_X39Y59         LUT5 (Prop_lut5_I3_O)        0.124     6.238 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[3]_INST_0/O
                         net (fo=0)                   0.973     7.211    mm_address0[3]
                                                                      r  mm_address0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            mm_address0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.216ns  (logic 2.115ns (34.025%)  route 4.101ns (65.975%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=741, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ap_clk
    SLICE_X35Y61         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[0]/Q
                         net (fo=2, routed)           0.593     2.022    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_5_0[0]
    SLICE_X34Y60         LUT2 (Prop_lut2_I0_O)        0.124     2.146 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry_i_4__0/O
                         net (fo=1, routed)           0.000     2.146    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry_i_4__0_n_3
    SLICE_X34Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.659 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.659    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry_n_3
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.776 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.776    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__0_n_3
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.893 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.893    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__1_n_3
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.132 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__2/O[2]
                         net (fo=3, routed)           1.421     4.553    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/sel0[30]
    SLICE_X40Y60         LUT4 (Prop_lut4_I2_O)        0.301     4.854 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_6/O
                         net (fo=1, routed)           0.444     5.298    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_6_n_3
    SLICE_X40Y60         LUT5 (Prop_lut5_I1_O)        0.124     5.422 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_2/O
                         net (fo=9, routed)           0.670     6.092    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_2_n_3
    SLICE_X37Y58         LUT5 (Prop_lut5_I3_O)        0.124     6.216 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[2]_INST_0/O
                         net (fo=0)                   0.973     7.189    mm_address0[2]
                                                                      r  mm_address0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            mm_address0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.211ns  (logic 2.115ns (34.052%)  route 4.096ns (65.948%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=741, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ap_clk
    SLICE_X35Y61         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[0]/Q
                         net (fo=2, routed)           0.593     2.022    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_5_0[0]
    SLICE_X34Y60         LUT2 (Prop_lut2_I0_O)        0.124     2.146 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry_i_4__0/O
                         net (fo=1, routed)           0.000     2.146    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry_i_4__0_n_3
    SLICE_X34Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.659 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.659    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry_n_3
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.776 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.776    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__0_n_3
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.893 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.893    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__1_n_3
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.132 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__2/O[2]
                         net (fo=3, routed)           1.421     4.553    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/sel0[30]
    SLICE_X40Y60         LUT4 (Prop_lut4_I2_O)        0.301     4.854 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_6/O
                         net (fo=1, routed)           0.444     5.298    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_6_n_3
    SLICE_X40Y60         LUT5 (Prop_lut5_I1_O)        0.124     5.422 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_2/O
                         net (fo=9, routed)           0.665     6.087    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_2_n_3
    SLICE_X37Y58         LUT5 (Prop_lut5_I3_O)        0.124     6.211 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[1]_INST_0/O
                         net (fo=0)                   0.973     7.184    mm_address0[1]
                                                                      r  mm_address0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            mm_address0[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.180ns  (logic 2.115ns (34.224%)  route 4.065ns (65.776%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=741, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ap_clk
    SLICE_X35Y61         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[0]/Q
                         net (fo=2, routed)           0.593     2.022    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_5_0[0]
    SLICE_X34Y60         LUT2 (Prop_lut2_I0_O)        0.124     2.146 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry_i_4__0/O
                         net (fo=1, routed)           0.000     2.146    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry_i_4__0_n_3
    SLICE_X34Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.659 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.659    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry_n_3
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.776 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.776    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__0_n_3
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.893 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.893    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__1_n_3
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.132 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/dout0_carry__2/O[2]
                         net (fo=3, routed)           1.421     4.553    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/sel0[30]
    SLICE_X40Y60         LUT4 (Prop_lut4_I2_O)        0.301     4.854 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_6/O
                         net (fo=1, routed)           0.444     5.298    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_6_n_3
    SLICE_X40Y60         LUT5 (Prop_lut5_I1_O)        0.124     5.422 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_2/O
                         net (fo=9, routed)           0.634     6.056    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[8]_INST_0_i_2_n_3
    SLICE_X36Y58         LUT6 (Prop_lut6_I4_O)        0.124     6.180 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/u2/mm_address0[7]_INST_0/O
                         net (fo=0)                   0.973     7.153    mm_address0[7]
                                                                      r  mm_address0[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            ap_ctrl_done
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.782ns  (logic 1.076ns (22.499%)  route 3.706ns (77.501%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=741, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X31Y57         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/Q
                         net (fo=20, routed)          0.826     2.255    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int
    SLICE_X29Y58         LUT3 (Prop_lut3_I1_O)        0.124     2.379 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6/O
                         net (fo=1, routed)           0.433     2.812    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6_n_3
    SLICE_X29Y58         LUT6 (Prop_lut6_I1_O)        0.124     2.936 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5/O
                         net (fo=1, routed)           0.424     3.360    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5_n_3
    SLICE_X31Y59         LUT6 (Prop_lut6_I0_O)        0.124     3.484 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4/O
                         net (fo=1, routed)           0.151     3.635    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4_n_3
    SLICE_X31Y59         LUT6 (Prop_lut6_I5_O)        0.124     3.759 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1/O
                         net (fo=9, routed)           0.899     4.658    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1_n_3
    SLICE_X39Y60         LUT6 (Prop_lut6_I5_O)        0.124     4.782 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0/O
                         net (fo=0)                   0.973     5.755    ap_ctrl_done
                                                                      r  ap_ctrl_done (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            mm_d0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=741, unset)          0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/ap_clk
    SLICE_X28Y54         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p1_reg[1]/Q
                         net (fo=0)                   0.410     0.961    mm_d0[1]
                                                                      r  mm_d0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p1_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            mm_d0[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=741, unset)          0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/ap_clk
    SLICE_X28Y55         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y55         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p1_reg[21]/Q
                         net (fo=0)                   0.410     0.961    mm_d0[21]
                                                                      r  mm_d0[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            mm_d0[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=741, unset)          0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/ap_clk
    SLICE_X28Y55         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y55         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p1_reg[25]/Q
                         net (fo=0)                   0.410     0.961    mm_d0[25]
                                                                      r  mm_d0[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            mm_d0[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=741, unset)          0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/ap_clk
    SLICE_X28Y56         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y56         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p1_reg[26]/Q
                         net (fo=0)                   0.410     0.961    mm_d0[26]
                                                                      r  mm_d0[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            mm_d0[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=741, unset)          0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/ap_clk
    SLICE_X31Y55         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y55         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p1_reg[27]/Q
                         net (fo=0)                   0.410     0.961    mm_d0[27]
                                                                      r  mm_d0[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            mm_d0[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=741, unset)          0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/ap_clk
    SLICE_X31Y55         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y55         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p1_reg[29]/Q
                         net (fo=0)                   0.410     0.961    mm_d0[29]
                                                                      r  mm_d0[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            mm_d0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=741, unset)          0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/ap_clk
    SLICE_X28Y56         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y56         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p1_reg[2]/Q
                         net (fo=0)                   0.410     0.961    mm_d0[2]
                                                                      r  mm_d0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            mm_d0[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=741, unset)          0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/ap_clk
    SLICE_X28Y54         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p1_reg[30]/Q
                         net (fo=0)                   0.410     0.961    mm_d0[30]
                                                                      r  mm_d0[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            mm_d0[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=741, unset)          0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/ap_clk
    SLICE_X28Y53         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y53         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p1_reg[4]/Q
                         net (fo=0)                   0.410     0.961    mm_d0[4]
                                                                      r  mm_d0[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            mm_d0[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=741, unset)          0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/ap_clk
    SLICE_X28Y56         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y56         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p1_reg[5]/Q
                         net (fo=0)                   0.410     0.961    mm_d0[5]
                                                                      r  mm_d0[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay           198 Endpoints
Min Delay           198 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/ap_enable_reg_pp0_iter0_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.027ns  (logic 0.124ns (4.096%)  route 2.903ns (95.904%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=4, unset)            0.973     0.973    bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/ap_rst_n
    SLICE_X32Y58         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/ack_in_t_i_1/O
                         net (fo=26, routed)          1.930     3.027    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/SR[0]
    SLICE_X38Y66         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/ap_enable_reg_pp0_iter0_reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=741, unset)          0.924     0.924    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/ap_clk
    SLICE_X38Y66         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/ap_enable_reg_pp0_iter0_reg_reg/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/flow_control_loop_pipe_sequential_init_U/ap_done_cache_reg/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.027ns  (logic 0.124ns (4.096%)  route 2.903ns (95.904%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=4, unset)            0.973     0.973    bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/ap_rst_n
    SLICE_X32Y58         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/ack_in_t_i_1/O
                         net (fo=26, routed)          1.930     3.027    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/flow_control_loop_pipe_sequential_init_U/SR[0]
    SLICE_X38Y66         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/flow_control_loop_pipe_sequential_init_U/ap_done_cache_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=741, unset)          0.924     0.924    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X38Y66         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/flow_control_loop_pipe_sequential_init_U/ap_done_cache_reg/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84_ap_start_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.027ns  (logic 0.124ns (4.096%)  route 2.903ns (95.904%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=4, unset)            0.973     0.973    bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/ap_rst_n
    SLICE_X32Y58         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/ack_in_t_i_1/O
                         net (fo=26, routed)          1.930     3.027    bd_0_i/hls_inst/inst/ap_rst_n_inv
    SLICE_X39Y66         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84_ap_start_reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=741, unset)          0.924     0.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X39Y66         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84_ap_start_reg_reg/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/ap_CS_fsm_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.881ns  (logic 0.124ns (4.304%)  route 2.757ns (95.696%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=4, unset)            0.973     0.973    bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/ap_rst_n
    SLICE_X32Y58         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/ack_in_t_i_1/O
                         net (fo=26, routed)          1.784     2.881    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/SR[0]
    SLICE_X39Y65         FDSE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/ap_CS_fsm_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=741, unset)          0.924     0.924    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/ap_clk
    SLICE_X39Y65         FDSE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/ap_CS_fsm_reg[0]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/ap_CS_fsm_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.881ns  (logic 0.124ns (4.304%)  route 2.757ns (95.696%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=4, unset)            0.973     0.973    bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/ap_rst_n
    SLICE_X32Y58         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/ack_in_t_i_1/O
                         net (fo=26, routed)          1.784     2.881    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/SR[0]
    SLICE_X39Y65         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/ap_CS_fsm_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=741, unset)          0.924     0.924    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/ap_clk
    SLICE_X39Y65         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/ap_CS_fsm_reg[1]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/ap_block_pp0_stage0_subdone_grp0_done_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.881ns  (logic 0.124ns (4.304%)  route 2.757ns (95.696%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=4, unset)            0.973     0.973    bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/ap_rst_n
    SLICE_X32Y58         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/ack_in_t_i_1/O
                         net (fo=26, routed)          1.784     2.881    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/SR[0]
    SLICE_X38Y65         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/ap_block_pp0_stage0_subdone_grp0_done_reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=741, unset)          0.924     0.924    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/ap_clk
    SLICE_X38Y65         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/ap_block_pp0_stage0_subdone_grp0_done_reg_reg/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.768ns  (logic 0.124ns (4.479%)  route 2.644ns (95.521%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=4, unset)            0.973     0.973    bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/ap_rst_n
    SLICE_X32Y58         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/ack_in_t_i_1/O
                         net (fo=26, routed)          1.671     2.768    bd_0_i/hls_inst/inst/ap_rst_n_inv
    SLICE_X30Y65         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=741, unset)          0.924     0.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X30Y65         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.768ns  (logic 0.124ns (4.479%)  route 2.644ns (95.521%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=4, unset)            0.973     0.973    bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/ap_rst_n
    SLICE_X32Y58         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/ack_in_t_i_1/O
                         net (fo=26, routed)          1.671     2.768    bd_0_i/hls_inst/inst/ap_rst_n_inv
    SLICE_X30Y65         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=741, unset)          0.924     0.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X30Y65         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[8]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.757ns  (logic 0.124ns (4.498%)  route 2.633ns (95.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=4, unset)            0.973     0.973    bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/ap_rst_n
    SLICE_X32Y58         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/ack_in_t_i_1/O
                         net (fo=26, routed)          1.660     2.757    bd_0_i/hls_inst/inst/ap_rst_n_inv
    SLICE_X31Y64         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=741, unset)          0.924     0.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X31Y64         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[9]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.431ns  (logic 0.124ns (5.100%)  route 2.307ns (94.900%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=4, unset)            0.973     0.973    bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/ap_rst_n
    SLICE_X32Y58         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/ack_in_t_i_1/O
                         net (fo=26, routed)          1.334     2.431    bd_0_i/hls_inst/inst/ap_rst_n_inv
    SLICE_X35Y66         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=741, unset)          0.924     0.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X35Y66         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 in_s_tdata[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_s_tdata[0] (IN)
                         net (fo=1, unset)            0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/in_s_TDATA[0]
    SLICE_X30Y55         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=741, unset)          0.432     0.432    bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/ap_clk
    SLICE_X30Y55         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p2_reg[0]/C

Slack:                    inf
  Source:                 in_s_tdata[10]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_s_tdata[10] (IN)
                         net (fo=1, unset)            0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/in_s_TDATA[10]
    SLICE_X31Y53         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=741, unset)          0.432     0.432    bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/ap_clk
    SLICE_X31Y53         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p2_reg[10]/C

Slack:                    inf
  Source:                 in_s_tdata[11]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_s_tdata[11] (IN)
                         net (fo=1, unset)            0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/in_s_TDATA[11]
    SLICE_X31Y53         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=741, unset)          0.432     0.432    bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/ap_clk
    SLICE_X31Y53         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p2_reg[11]/C

Slack:                    inf
  Source:                 in_s_tdata[12]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_s_tdata[12] (IN)
                         net (fo=1, unset)            0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/in_s_TDATA[12]
    SLICE_X31Y53         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=741, unset)          0.432     0.432    bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/ap_clk
    SLICE_X31Y53         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p2_reg[12]/C

Slack:                    inf
  Source:                 in_s_tdata[13]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_s_tdata[13] (IN)
                         net (fo=1, unset)            0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/in_s_TDATA[13]
    SLICE_X33Y52         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=741, unset)          0.432     0.432    bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/ap_clk
    SLICE_X33Y52         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p2_reg[13]/C

Slack:                    inf
  Source:                 in_s_tdata[14]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_s_tdata[14] (IN)
                         net (fo=1, unset)            0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/in_s_TDATA[14]
    SLICE_X33Y52         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=741, unset)          0.432     0.432    bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/ap_clk
    SLICE_X33Y52         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p2_reg[14]/C

Slack:                    inf
  Source:                 in_s_tdata[15]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_s_tdata[15] (IN)
                         net (fo=1, unset)            0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/in_s_TDATA[15]
    SLICE_X31Y52         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=741, unset)          0.432     0.432    bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/ap_clk
    SLICE_X31Y52         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p2_reg[15]/C

Slack:                    inf
  Source:                 in_s_tdata[16]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p2_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_s_tdata[16] (IN)
                         net (fo=1, unset)            0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/in_s_TDATA[16]
    SLICE_X33Y52         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p2_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=741, unset)          0.432     0.432    bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/ap_clk
    SLICE_X33Y52         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p2_reg[16]/C

Slack:                    inf
  Source:                 in_s_tdata[17]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p2_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_s_tdata[17] (IN)
                         net (fo=1, unset)            0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/in_s_TDATA[17]
    SLICE_X29Y54         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=741, unset)          0.432     0.432    bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/ap_clk
    SLICE_X29Y54         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p2_reg[17]/C

Slack:                    inf
  Source:                 in_s_tdata[18]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p2_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_s_tdata[18] (IN)
                         net (fo=1, unset)            0.410     0.410    bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/in_s_TDATA[18]
    SLICE_X29Y56         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p2_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=741, unset)          0.432     0.432    bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/ap_clk
    SLICE_X29Y56         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/data_p2_reg[18]/C





