#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000016f48c1b220 .scope module, "tb" "tb" 2 4;
 .timescale -9 -12;
v0000016f48c988e0_0 .var "clk", 0 0;
v0000016f48c98f20_0 .var "reset", 0 0;
S_0000016f48c1b3b0 .scope module, "uut" "RISCV_TOP" 2 11, 3 14 0, S_0000016f48c1b220;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
v0000016f48c96c90_0 .net "ALUOpTop", 1 0, v0000016f48c941e0_0;  1 drivers
v0000016f48c963d0_0 .net "ALUSrc_top", 0 0, v0000016f48c94fa0_0;  1 drivers
v0000016f48c96790_0 .net "ImmExt_top", 31 0, v0000016f48c945a0_0;  1 drivers
v0000016f48c96650_0 .net "MemRead_top", 0 0, v0000016f48c954a0_0;  1 drivers
v0000016f48c966f0_0 .net "MemWrite_top", 0 0, v0000016f48c93a60_0;  1 drivers
v0000016f48c97410_0 .net "Memdata_top", 31 0, L_0000016f48c985c0;  1 drivers
v0000016f48c96970_0 .net "MemtoReg_top", 0 0, v0000016f48c93e20_0;  1 drivers
v0000016f48c96f10_0 .net "NextoPc_top", 31 0, L_0000016f48c98fc0;  1 drivers
v0000016f48c96830_0 .net "PC_top", 31 0, v0000016f48c97550_0;  1 drivers
v0000016f48c96a10_0 .net "PCin_top", 31 0, L_0000016f48c992e0;  1 drivers
v0000016f48c96ab0_0 .net "Rd1_top", 31 0, L_0000016f48c32b20;  1 drivers
v0000016f48c96d30_0 .net "Rd2_top", 31 0, L_0000016f48c32f80;  1 drivers
v0000016f48c96dd0_0 .net "RegWrite_top", 0 0, v0000016f48c94780_0;  1 drivers
v0000016f48c96e70_0 .net "Sum_out_top", 31 0, L_0000016f48c99100;  1 drivers
v0000016f48c96fb0_0 .net "WriteBack_top", 31 0, L_0000016f48c979e0;  1 drivers
v0000016f48c97370_0 .net "address_top", 31 0, v0000016f48c94820_0;  1 drivers
v0000016f48c98a20_0 .net "branch_top", 0 0, v0000016f48c939c0_0;  1 drivers
v0000016f48c980c0_0 .net "clk", 0 0, v0000016f48c988e0_0;  1 drivers
v0000016f48c97bc0_0 .net "control_top", 3 0, v0000016f48c2d1c0_0;  1 drivers
v0000016f48c98c00_0 .net "instruction_Top", 31 0, L_0000016f48c32c00;  1 drivers
v0000016f48c98b60_0 .net "mux1_top", 31 0, L_0000016f48c97ee0;  1 drivers
v0000016f48c991a0_0 .net "reset", 0 0, v0000016f48c98f20_0;  1 drivers
v0000016f48c98520_0 .net "sel2_top", 0 0, L_0000016f48c33290;  1 drivers
v0000016f48c982a0_0 .net "zero_top", 0 0, v0000016f48c943c0_0;  1 drivers
L_0000016f48c98e80 .part L_0000016f48c32c00, 15, 5;
L_0000016f48c994c0 .part L_0000016f48c32c00, 20, 5;
L_0000016f48c97c60 .part L_0000016f48c32c00, 7, 5;
L_0000016f48c97d00 .part L_0000016f48c32c00, 0, 7;
L_0000016f48c98340 .part L_0000016f48c32c00, 30, 1;
L_0000016f48c98480 .part L_0000016f48c32c00, 12, 3;
L_0000016f48c976c0 .part L_0000016f48c32c00, 0, 7;
S_0000016f48bf7e30 .scope module, "ALU_Control" "ALU_Control" 3 67, 4 1 0, S_0000016f48c1b3b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "ALUOp";
    .port_info 1 /INPUT 1 "fun7";
    .port_info 2 /INPUT 3 "fun3";
    .port_info 3 /OUTPUT 4 "Control_out";
v0000016f48c2c720_0 .net "ALUOp", 1 0, v0000016f48c941e0_0;  alias, 1 drivers
v0000016f48c2d1c0_0 .var "Control_out", 3 0;
v0000016f48c2c900_0 .net "fun3", 2 0, L_0000016f48c98480;  1 drivers
v0000016f48c94500_0 .net "fun7", 0 0, L_0000016f48c98340;  1 drivers
E_0000016f48c35320 .event anyedge, v0000016f48c2c720_0, v0000016f48c2c900_0, v0000016f48c94500_0;
S_0000016f48bf7fc0 .scope module, "ALU_mux" "Mux1" 3 82, 5 1 0, S_0000016f48c1b3b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel1";
    .port_info 1 /INPUT 32 "A1";
    .port_info 2 /INPUT 32 "B1";
    .port_info 3 /OUTPUT 32 "Mux1_out";
L_0000016f48ca01a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000016f48c335a0 .functor XNOR 1, v0000016f48c94fa0_0, L_0000016f48ca01a8, C4<0>, C4<0>;
v0000016f48c93ec0_0 .net "A1", 31 0, L_0000016f48c32f80;  alias, 1 drivers
v0000016f48c93ce0_0 .net "B1", 31 0, v0000016f48c945a0_0;  alias, 1 drivers
v0000016f48c95360_0 .net "Mux1_out", 31 0, L_0000016f48c97ee0;  alias, 1 drivers
v0000016f48c95400_0 .net/2u *"_ivl_0", 0 0, L_0000016f48ca01a8;  1 drivers
v0000016f48c93c40_0 .net *"_ivl_2", 0 0, L_0000016f48c335a0;  1 drivers
v0000016f48c948c0_0 .net "sel1", 0 0, v0000016f48c94fa0_0;  alias, 1 drivers
L_0000016f48c97ee0 .functor MUXZ 32, v0000016f48c945a0_0, L_0000016f48c32f80, L_0000016f48c335a0, C4<>;
S_0000016f48c11e50 .scope module, "ALU_unit" "ALU_unit" 3 52, 6 1 0, S_0000016f48c1b3b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "Control_in";
    .port_info 3 /OUTPUT 32 "ALU_Result";
    .port_info 4 /OUTPUT 1 "zero";
v0000016f48c94be0_0 .net "A", 31 0, L_0000016f48c32b20;  alias, 1 drivers
v0000016f48c94820_0 .var "ALU_Result", 31 0;
v0000016f48c950e0_0 .net "B", 31 0, L_0000016f48c97ee0;  alias, 1 drivers
v0000016f48c94320_0 .net "Control_in", 3 0, v0000016f48c2d1c0_0;  alias, 1 drivers
v0000016f48c943c0_0 .var "zero", 0 0;
E_0000016f48c358a0 .event anyedge, v0000016f48c2d1c0_0, v0000016f48c94be0_0, v0000016f48c95360_0, v0000016f48c94820_0;
S_0000016f48c11fe0 .scope module, "AND" "AND_logic" 3 87, 7 1 0, S_0000016f48c1b3b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "branch";
    .port_info 1 /INPUT 1 "zero";
    .port_info 2 /OUTPUT 1 "and_out";
L_0000016f48c33290 .functor AND 1, v0000016f48c939c0_0, v0000016f48c943c0_0, C4<1>, C4<1>;
v0000016f48c93ba0_0 .net "and_out", 0 0, L_0000016f48c33290;  alias, 1 drivers
v0000016f48c93d80_0 .net "branch", 0 0, v0000016f48c939c0_0;  alias, 1 drivers
v0000016f48c94b40_0 .net "zero", 0 0, v0000016f48c943c0_0;  alias, 1 drivers
S_0000016f48b9d540 .scope module, "Adder" "Adder" 3 91, 7 9 0, S_0000016f48c1b3b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in_1";
    .port_info 1 /INPUT 32 "in_2";
    .port_info 2 /OUTPUT 32 "Sum_out";
v0000016f48c93b00_0 .net "Sum_out", 31 0, L_0000016f48c99100;  alias, 1 drivers
v0000016f48c93f60_0 .net "in_1", 31 0, v0000016f48c97550_0;  alias, 1 drivers
v0000016f48c94280_0 .net "in_2", 31 0, v0000016f48c945a0_0;  alias, 1 drivers
L_0000016f48c99100 .arith/sum 32, v0000016f48c97550_0, v0000016f48c945a0_0;
S_0000016f48b9d6d0 .scope module, "Adder_mux" "Mux2" 3 95, 5 11 0, S_0000016f48c1b3b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel2";
    .port_info 1 /INPUT 32 "A2";
    .port_info 2 /INPUT 32 "B2";
    .port_info 3 /OUTPUT 32 "Mux2_out";
L_0000016f48ca01f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000016f48c33220 .functor XNOR 1, L_0000016f48c33290, L_0000016f48ca01f0, C4<0>, C4<0>;
v0000016f48c94000_0 .net "A2", 31 0, L_0000016f48c98fc0;  alias, 1 drivers
v0000016f48c95220_0 .net "B2", 31 0, L_0000016f48c99100;  alias, 1 drivers
v0000016f48c95180_0 .net "Mux2_out", 31 0, L_0000016f48c992e0;  alias, 1 drivers
v0000016f48c93920_0 .net/2u *"_ivl_0", 0 0, L_0000016f48ca01f0;  1 drivers
v0000016f48c952c0_0 .net *"_ivl_2", 0 0, L_0000016f48c33220;  1 drivers
v0000016f48c94c80_0 .net "sel2", 0 0, L_0000016f48c33290;  alias, 1 drivers
L_0000016f48c992e0 .functor MUXZ 32, L_0000016f48c99100, L_0000016f48c98fc0, L_0000016f48c33220, C4<>;
S_0000016f48c03750 .scope module, "Control_Unit" "Control_Unit" 3 72, 8 1 0, S_0000016f48c1b3b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "instruction";
    .port_info 1 /OUTPUT 1 "Branch";
    .port_info 2 /OUTPUT 1 "MemRead";
    .port_info 3 /OUTPUT 1 "MemtoReg";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 1 "ALUSrc";
    .port_info 6 /OUTPUT 1 "RegWrite";
    .port_info 7 /OUTPUT 2 "ALUOp";
v0000016f48c941e0_0 .var "ALUOp", 1 0;
v0000016f48c94fa0_0 .var "ALUSrc", 0 0;
v0000016f48c939c0_0 .var "Branch", 0 0;
v0000016f48c954a0_0 .var "MemRead", 0 0;
v0000016f48c93a60_0 .var "MemWrite", 0 0;
v0000016f48c93e20_0 .var "MemtoReg", 0 0;
v0000016f48c94780_0 .var "RegWrite", 0 0;
v0000016f48c94960_0 .net "instruction", 6 0, L_0000016f48c976c0;  1 drivers
E_0000016f48c35be0 .event anyedge, v0000016f48c94960_0;
S_0000016f48c038e0 .scope module, "Data_Memory" "Data_Memory" 3 59, 9 1 0, S_0000016f48c1b3b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "MemWrite";
    .port_info 3 /INPUT 1 "MemRead";
    .port_info 4 /INPUT 32 "read_address";
    .port_info 5 /INPUT 32 "Write_data";
    .port_info 6 /OUTPUT 32 "MemData_out";
v0000016f48c95540 .array "D_Memory", 0 63, 31 0;
v0000016f48c940a0_0 .net "MemData_out", 31 0, L_0000016f48c985c0;  alias, 1 drivers
v0000016f48c94e60_0 .net "MemRead", 0 0, v0000016f48c954a0_0;  alias, 1 drivers
v0000016f48c94140_0 .net "MemWrite", 0 0, v0000016f48c93a60_0;  alias, 1 drivers
v0000016f48c93740_0 .net "Write_data", 31 0, L_0000016f48c32f80;  alias, 1 drivers
v0000016f48c94460_0 .net *"_ivl_0", 31 0, L_0000016f48c99060;  1 drivers
L_0000016f48ca0160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000016f48c94a00_0 .net/2u *"_ivl_2", 31 0, L_0000016f48ca0160;  1 drivers
v0000016f48c936a0_0 .net "clk", 0 0, v0000016f48c988e0_0;  alias, 1 drivers
v0000016f48c937e0_0 .var/i "k", 31 0;
v0000016f48c94f00_0 .net "read_address", 31 0, v0000016f48c94820_0;  alias, 1 drivers
v0000016f48c94d20_0 .net "reset", 0 0, v0000016f48c98f20_0;  alias, 1 drivers
E_0000016f48c35a60 .event posedge, v0000016f48c936a0_0;
L_0000016f48c99060 .array/port v0000016f48c95540, v0000016f48c94820_0;
L_0000016f48c985c0 .functor MUXZ 32, L_0000016f48ca0160, L_0000016f48c99060, v0000016f48c954a0_0, C4<>;
S_0000016f48c0ae90 .scope module, "ImmGen" "ImmGen" 3 48, 10 1 0, S_0000016f48c1b3b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "Opcode";
    .port_info 1 /INPUT 32 "instruction";
    .port_info 2 /OUTPUT 32 "ImmExt";
v0000016f48c945a0_0 .var "ImmExt", 31 0;
v0000016f48c94aa0_0 .net "Opcode", 6 0, L_0000016f48c97d00;  1 drivers
v0000016f48c94640_0 .net "instruction", 31 0, L_0000016f48c32c00;  alias, 1 drivers
E_0000016f48c35b20 .event anyedge, v0000016f48c94aa0_0, v0000016f48c94640_0;
S_0000016f48c0b020 .scope module, "Inst_Memory" "Instruction_Memory" 3 32, 11 1 0, S_0000016f48c1b3b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "read_address";
    .port_info 3 /OUTPUT 32 "instruction_out";
L_0000016f48c32c00 .functor BUFZ 32, L_0000016f48c978a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000016f48c94dc0 .array "I_Mem", 63 0, 31 0;
v0000016f48c95040_0 .net *"_ivl_0", 31 0, L_0000016f48c978a0;  1 drivers
v0000016f48c93880_0 .net *"_ivl_3", 29 0, L_0000016f48c98ca0;  1 drivers
v0000016f48c946e0_0 .net "clk", 0 0, v0000016f48c988e0_0;  alias, 1 drivers
v0000016f48c96470_0 .net "instruction_out", 31 0, L_0000016f48c32c00;  alias, 1 drivers
v0000016f48c95e30_0 .var/i "k", 31 0;
v0000016f48c95c50_0 .net "read_address", 31 0, v0000016f48c97550_0;  alias, 1 drivers
v0000016f48c96150_0 .net "reset", 0 0, v0000016f48c98f20_0;  alias, 1 drivers
E_0000016f48c353a0 .event posedge, v0000016f48c94d20_0, v0000016f48c936a0_0;
L_0000016f48c978a0 .array/port v0000016f48c94dc0, L_0000016f48c98ca0;
L_0000016f48c98ca0 .part v0000016f48c97550_0, 2, 30;
S_0000016f48c0a960 .scope module, "Memory_mux" "Mux3" 3 100, 5 21 0, S_0000016f48c1b3b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel3";
    .port_info 1 /INPUT 32 "A3";
    .port_info 2 /INPUT 32 "B3";
    .port_info 3 /OUTPUT 32 "Mux3_out";
L_0000016f48ca0238 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000016f48c33530 .functor XNOR 1, v0000016f48c93e20_0, L_0000016f48ca0238, C4<0>, C4<0>;
v0000016f48c97230_0 .net "A3", 31 0, v0000016f48c94820_0;  alias, 1 drivers
v0000016f48c970f0_0 .net "B3", 31 0, L_0000016f48c985c0;  alias, 1 drivers
v0000016f48c95930_0 .net "Mux3_out", 31 0, L_0000016f48c979e0;  alias, 1 drivers
v0000016f48c95a70_0 .net/2u *"_ivl_0", 0 0, L_0000016f48ca0238;  1 drivers
v0000016f48c95b10_0 .net *"_ivl_2", 0 0, L_0000016f48c33530;  1 drivers
v0000016f48c97190_0 .net "sel3", 0 0, v0000016f48c93e20_0;  alias, 1 drivers
L_0000016f48c979e0 .functor MUXZ 32, L_0000016f48c985c0, v0000016f48c94820_0, L_0000016f48c33530, C4<>;
S_0000016f48c0aaf0 .scope module, "PC_Adder" "PCplus4" 3 29, 12 1 0, S_0000016f48c1b3b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "fromPC";
    .port_info 1 /OUTPUT 32 "NextoPC";
v0000016f48c957f0_0 .net "NextoPC", 31 0, L_0000016f48c98fc0;  alias, 1 drivers
L_0000016f48ca0088 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000016f48c974b0_0 .net/2u *"_ivl_0", 31 0, L_0000016f48ca0088;  1 drivers
v0000016f48c96b50_0 .net "fromPC", 31 0, v0000016f48c97550_0;  alias, 1 drivers
L_0000016f48c98fc0 .arith/sum 32, L_0000016f48ca0088, v0000016f48c97550_0;
S_0000016f48c06c00 .scope module, "Program_Counter" "Program_Counter" 3 22, 13 1 0, S_0000016f48c1b3b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "PC_in";
    .port_info 3 /OUTPUT 32 "PC_out";
v0000016f48c968d0_0 .net "PC_in", 31 0, L_0000016f48c992e0;  alias, 1 drivers
v0000016f48c97550_0 .var "PC_out", 31 0;
v0000016f48c956b0_0 .net "clk", 0 0, v0000016f48c988e0_0;  alias, 1 drivers
v0000016f48c95750_0 .net "reset", 0 0, v0000016f48c98f20_0;  alias, 1 drivers
S_0000016f48c06d90 .scope module, "Register_File" "Register_File" 3 38, 14 1 0, S_0000016f48c1b3b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 5 "Rs1";
    .port_info 3 /INPUT 5 "Rs2";
    .port_info 4 /INPUT 5 "Rd";
    .port_info 5 /INPUT 32 "Write_data";
    .port_info 6 /INPUT 1 "RegWrite";
    .port_info 7 /OUTPUT 32 "read_data1";
    .port_info 8 /OUTPUT 32 "read_data2";
L_0000016f48c32b20 .functor BUFZ 32, L_0000016f48c98d40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000016f48c32f80 .functor BUFZ 32, L_0000016f48c98980, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000016f48c95d90_0 .net "Rd", 4 0, L_0000016f48c97c60;  1 drivers
v0000016f48c97050_0 .net "RegWrite", 0 0, v0000016f48c94780_0;  alias, 1 drivers
v0000016f48c961f0 .array "Registers", 0 31, 31 0;
v0000016f48c96330_0 .net "Rs1", 4 0, L_0000016f48c98e80;  1 drivers
v0000016f48c95bb0_0 .net "Rs2", 4 0, L_0000016f48c994c0;  1 drivers
v0000016f48c96bf0_0 .net "Write_data", 31 0, L_0000016f48c979e0;  alias, 1 drivers
v0000016f48c960b0_0 .net *"_ivl_0", 31 0, L_0000016f48c98d40;  1 drivers
v0000016f48c959d0_0 .net *"_ivl_10", 6 0, L_0000016f48c98ac0;  1 drivers
L_0000016f48ca0118 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000016f48c965b0_0 .net *"_ivl_13", 1 0, L_0000016f48ca0118;  1 drivers
v0000016f48c95ed0_0 .net *"_ivl_2", 6 0, L_0000016f48c98de0;  1 drivers
L_0000016f48ca00d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000016f48c96010_0 .net *"_ivl_5", 1 0, L_0000016f48ca00d0;  1 drivers
v0000016f48c95cf0_0 .net *"_ivl_8", 31 0, L_0000016f48c98980;  1 drivers
v0000016f48c972d0_0 .net "clk", 0 0, v0000016f48c988e0_0;  alias, 1 drivers
v0000016f48c96290_0 .net "read_data1", 31 0, L_0000016f48c32b20;  alias, 1 drivers
v0000016f48c95890_0 .net "read_data2", 31 0, L_0000016f48c32f80;  alias, 1 drivers
v0000016f48c95f70_0 .net "reset", 0 0, v0000016f48c98f20_0;  alias, 1 drivers
L_0000016f48c98d40 .array/port v0000016f48c961f0, L_0000016f48c98de0;
L_0000016f48c98de0 .concat [ 5 2 0 0], L_0000016f48c98e80, L_0000016f48ca00d0;
L_0000016f48c98980 .array/port v0000016f48c961f0, L_0000016f48c98ac0;
L_0000016f48c98ac0 .concat [ 5 2 0 0], L_0000016f48c994c0, L_0000016f48ca0118;
    .scope S_0000016f48c06c00;
T_0 ;
    %wait E_0000016f48c35a60;
    %load/vec4 v0000016f48c95750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000016f48c97550_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000016f48c968d0_0;
    %assign/vec4 v0000016f48c97550_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000016f48c0b020;
T_1 ;
    %wait E_0000016f48c353a0;
    %load/vec4 v0000016f48c96150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000016f48c95e30_0, 0, 32;
T_1.2 ;
    %load/vec4 v0000016f48c95e30_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000016f48c95e30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016f48c94dc0, 0, 4;
    %load/vec4 v0000016f48c95e30_0;
    %addi 1, 0, 32;
    %store/vec4 v0000016f48c95e30_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %pushi/vec4 3279971, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016f48c94dc0, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000016f48c06d90;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016f48c961f0, 4, 0;
    %pushi/vec4 12, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016f48c961f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016f48c961f0, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016f48c961f0, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016f48c961f0, 4, 0;
    %pushi/vec4 45, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016f48c961f0, 4, 0;
    %pushi/vec4 45, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016f48c961f0, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016f48c961f0, 4, 0;
    %pushi/vec4 78, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016f48c961f0, 4, 0;
    %pushi/vec4 89, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016f48c961f0, 4, 0;
    %pushi/vec4 90, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016f48c961f0, 4, 0;
    %pushi/vec4 11, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016f48c961f0, 4, 0;
    %pushi/vec4 22, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016f48c961f0, 4, 0;
    %pushi/vec4 33, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016f48c961f0, 4, 0;
    %pushi/vec4 44, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016f48c961f0, 4, 0;
    %pushi/vec4 55, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016f48c961f0, 4, 0;
    %pushi/vec4 66, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016f48c961f0, 4, 0;
    %pushi/vec4 77, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016f48c961f0, 4, 0;
    %pushi/vec4 88, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016f48c961f0, 4, 0;
    %pushi/vec4 99, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016f48c961f0, 4, 0;
    %pushi/vec4 100, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016f48c961f0, 4, 0;
    %pushi/vec4 111, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016f48c961f0, 4, 0;
    %pushi/vec4 122, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016f48c961f0, 4, 0;
    %pushi/vec4 133, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016f48c961f0, 4, 0;
    %pushi/vec4 144, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016f48c961f0, 4, 0;
    %pushi/vec4 155, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016f48c961f0, 4, 0;
    %pushi/vec4 166, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016f48c961f0, 4, 0;
    %pushi/vec4 177, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016f48c961f0, 4, 0;
    %pushi/vec4 188, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016f48c961f0, 4, 0;
    %pushi/vec4 199, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016f48c961f0, 4, 0;
    %pushi/vec4 200, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016f48c961f0, 4, 0;
    %pushi/vec4 255, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016f48c961f0, 4, 0;
    %end;
    .thread T_2;
    .scope S_0000016f48c06d90;
T_3 ;
    %wait E_0000016f48c353a0;
    %load/vec4 v0000016f48c97050_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.2, 9;
    %load/vec4 v0000016f48c95d90_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_3.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0000016f48c96bf0_0;
    %load/vec4 v0000016f48c95d90_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016f48c961f0, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000016f48c0ae90;
T_4 ;
    %wait E_0000016f48c35b20;
    %load/vec4 v0000016f48c94aa0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000016f48c945a0_0, 0;
    %jmp T_4.6;
T_4.0 ;
    %load/vec4 v0000016f48c94640_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000016f48c94640_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000016f48c945a0_0, 0;
    %jmp T_4.6;
T_4.1 ;
    %load/vec4 v0000016f48c94640_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000016f48c94640_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000016f48c945a0_0, 0;
    %jmp T_4.6;
T_4.2 ;
    %load/vec4 v0000016f48c94640_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000016f48c94640_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000016f48c945a0_0, 0;
    %jmp T_4.6;
T_4.3 ;
    %load/vec4 v0000016f48c94640_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000016f48c94640_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000016f48c94640_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000016f48c945a0_0, 0;
    %jmp T_4.6;
T_4.4 ;
    %load/vec4 v0000016f48c94640_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v0000016f48c94640_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000016f48c94640_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000016f48c94640_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000016f48c94640_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0000016f48c945a0_0, 0;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000016f48c11e50;
T_5 ;
    %wait E_0000016f48c358a0;
    %load/vec4 v0000016f48c94320_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000016f48c94820_0, 0, 32;
    %jmp T_5.10;
T_5.0 ;
    %load/vec4 v0000016f48c94be0_0;
    %load/vec4 v0000016f48c950e0_0;
    %and;
    %store/vec4 v0000016f48c94820_0, 0, 32;
    %jmp T_5.10;
T_5.1 ;
    %load/vec4 v0000016f48c94be0_0;
    %load/vec4 v0000016f48c950e0_0;
    %or;
    %store/vec4 v0000016f48c94820_0, 0, 32;
    %jmp T_5.10;
T_5.2 ;
    %load/vec4 v0000016f48c94be0_0;
    %load/vec4 v0000016f48c950e0_0;
    %add;
    %store/vec4 v0000016f48c94820_0, 0, 32;
    %jmp T_5.10;
T_5.3 ;
    %load/vec4 v0000016f48c94be0_0;
    %load/vec4 v0000016f48c950e0_0;
    %xor;
    %store/vec4 v0000016f48c94820_0, 0, 32;
    %jmp T_5.10;
T_5.4 ;
    %load/vec4 v0000016f48c94be0_0;
    %load/vec4 v0000016f48c950e0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_5.11, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.12, 8;
T_5.11 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.12, 8;
 ; End of false expr.
    %blend;
T_5.12;
    %store/vec4 v0000016f48c94820_0, 0, 32;
    %jmp T_5.10;
T_5.5 ;
    %load/vec4 v0000016f48c94be0_0;
    %load/vec4 v0000016f48c950e0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0000016f48c94820_0, 0, 32;
    %jmp T_5.10;
T_5.6 ;
    %load/vec4 v0000016f48c94be0_0;
    %load/vec4 v0000016f48c950e0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0000016f48c94820_0, 0, 32;
    %jmp T_5.10;
T_5.7 ;
    %load/vec4 v0000016f48c94be0_0;
    %load/vec4 v0000016f48c950e0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0000016f48c94820_0, 0, 32;
    %jmp T_5.10;
T_5.8 ;
    %load/vec4 v0000016f48c94be0_0;
    %load/vec4 v0000016f48c950e0_0;
    %sub;
    %store/vec4 v0000016f48c94820_0, 0, 32;
    %jmp T_5.10;
T_5.10 ;
    %pop/vec4 1;
    %load/vec4 v0000016f48c94820_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_5.13, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_5.14, 8;
T_5.13 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_5.14, 8;
 ; End of false expr.
    %blend;
T_5.14;
    %pad/s 1;
    %store/vec4 v0000016f48c943c0_0, 0, 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000016f48c038e0;
T_6 ;
    %wait E_0000016f48c35a60;
    %load/vec4 v0000016f48c94d20_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000016f48c937e0_0, 0, 32;
T_6.2 ;
    %load/vec4 v0000016f48c937e0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000016f48c937e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016f48c95540, 0, 4;
    %load/vec4 v0000016f48c937e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000016f48c937e0_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000016f48c94140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0000016f48c93740_0;
    %ix/getv 3, v0000016f48c94f00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016f48c95540, 0, 4;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000016f48bf7e30;
T_7 ;
    %wait E_0000016f48c35320;
    %load/vec4 v0000016f48c2c720_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0000016f48c2d1c0_0, 0;
    %jmp T_7.4;
T_7.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000016f48c2d1c0_0, 0, 4;
    %jmp T_7.4;
T_7.1 ;
    %load/vec4 v0000016f48c2c900_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0000016f48c2d1c0_0, 0;
    %jmp T_7.10;
T_7.5 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000016f48c2d1c0_0, 0;
    %jmp T_7.10;
T_7.6 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000016f48c2d1c0_0, 0;
    %jmp T_7.10;
T_7.7 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000016f48c2d1c0_0, 0;
    %jmp T_7.10;
T_7.8 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000016f48c2d1c0_0, 0;
    %jmp T_7.10;
T_7.10 ;
    %pop/vec4 1;
    %jmp T_7.4;
T_7.2 ;
    %load/vec4 v0000016f48c94500_0;
    %load/vec4 v0000016f48c2c900_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.18, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_7.19, 6;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0000016f48c2d1c0_0, 0;
    %jmp T_7.21;
T_7.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000016f48c2d1c0_0, 0;
    %jmp T_7.21;
T_7.12 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000016f48c2d1c0_0, 0;
    %jmp T_7.21;
T_7.13 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000016f48c2d1c0_0, 0;
    %jmp T_7.21;
T_7.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000016f48c2d1c0_0, 0;
    %jmp T_7.21;
T_7.15 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000016f48c2d1c0_0, 0;
    %jmp T_7.21;
T_7.16 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000016f48c2d1c0_0, 0;
    %jmp T_7.21;
T_7.17 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000016f48c2d1c0_0, 0;
    %jmp T_7.21;
T_7.18 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000016f48c2d1c0_0, 0;
    %jmp T_7.21;
T_7.19 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0000016f48c2d1c0_0, 0;
    %jmp T_7.21;
T_7.21 ;
    %pop/vec4 1;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000016f48c03750;
T_8 ;
    %wait E_0000016f48c35be0;
    %load/vec4 v0000016f48c94960_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %pushi/vec4 0, 0, 8;
    %split/vec4 2;
    %store/vec4 v0000016f48c941e0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0000016f48c939c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000016f48c93a60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000016f48c954a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000016f48c94780_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000016f48c93e20_0, 0, 1;
    %store/vec4 v0000016f48c94fa0_0, 0, 1;
    %jmp T_8.8;
T_8.0 ;
    %pushi/vec4 34, 0, 8;
    %split/vec4 2;
    %store/vec4 v0000016f48c941e0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0000016f48c939c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000016f48c93a60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000016f48c954a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000016f48c94780_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000016f48c93e20_0, 0, 1;
    %store/vec4 v0000016f48c94fa0_0, 0, 1;
    %jmp T_8.8;
T_8.1 ;
    %pushi/vec4 176, 0, 8;
    %split/vec4 2;
    %store/vec4 v0000016f48c941e0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0000016f48c939c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000016f48c93a60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000016f48c954a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000016f48c94780_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000016f48c93e20_0, 0, 1;
    %store/vec4 v0000016f48c94fa0_0, 0, 1;
    %jmp T_8.8;
T_8.2 ;
    %pushi/vec4 136, 0, 8;
    %split/vec4 2;
    %store/vec4 v0000016f48c941e0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0000016f48c939c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000016f48c93a60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000016f48c954a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000016f48c94780_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000016f48c93e20_0, 0, 1;
    %store/vec4 v0000016f48c94fa0_0, 0, 1;
    %jmp T_8.8;
T_8.3 ;
    %pushi/vec4 160, 0, 8;
    %split/vec4 2;
    %store/vec4 v0000016f48c941e0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0000016f48c939c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000016f48c93a60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000016f48c954a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000016f48c94780_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000016f48c93e20_0, 0, 1;
    %store/vec4 v0000016f48c94fa0_0, 0, 1;
    %jmp T_8.8;
T_8.4 ;
    %pushi/vec4 5, 0, 8;
    %split/vec4 2;
    %store/vec4 v0000016f48c941e0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0000016f48c939c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000016f48c93a60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000016f48c954a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000016f48c94780_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000016f48c93e20_0, 0, 1;
    %store/vec4 v0000016f48c94fa0_0, 0, 1;
    %jmp T_8.8;
T_8.5 ;
    %pushi/vec4 160, 0, 8;
    %split/vec4 2;
    %store/vec4 v0000016f48c941e0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0000016f48c939c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000016f48c93a60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000016f48c954a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000016f48c94780_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000016f48c93e20_0, 0, 1;
    %store/vec4 v0000016f48c94fa0_0, 0, 1;
    %jmp T_8.8;
T_8.6 ;
    %pushi/vec4 160, 0, 8;
    %split/vec4 2;
    %store/vec4 v0000016f48c941e0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0000016f48c939c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000016f48c93a60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000016f48c954a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000016f48c94780_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000016f48c93e20_0, 0, 1;
    %store/vec4 v0000016f48c94fa0_0, 0, 1;
    %jmp T_8.8;
T_8.8 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000016f48c1b220;
T_9 ;
    %delay 5000, 0;
    %load/vec4 v0000016f48c988e0_0;
    %inv;
    %store/vec4 v0000016f48c988e0_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0000016f48c1b220;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016f48c988e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016f48c98f20_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016f48c98f20_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 2 33 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_0000016f48c1b220;
T_11 ;
    %vpi_call 2 39 "$monitor", "PC: %h, Rd1: %d, Rd2: %d, Zero: %b, Branch: %b, sel2: %b, Next PC: %h", v0000016f48c96830_0, v0000016f48c96ab0_0, v0000016f48c96d30_0, v0000016f48c982a0_0, v0000016f48c98a20_0, v0000016f48c98520_0, v0000016f48c96a10_0 {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "RISC_V_tb.v";
    "./RISCV_TOP.v";
    "./ALU_Control.v";
    "./Mux.v";
    "./ALU.v";
    "./AND_logic.v";
    "./Control_Unit.v";
    "./Data_Memory.v";
    "./ImmGen.v";
    "./Instruction_Memory.v";
    "./PCplus4.v";
    "./Program_Counter.v";
    "./Register_File.v";
