`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 19.16-s111_1
// Generated on: May 26 2023 06:09:45 CST (May 25 2023 22:09:45 UTC)

module SobelFilter_Equal_4Ux4U_1U_1(in2, in1, out1);
  input [3:0] in2, in1;
  output out1;
  wire [3:0] in2, in1;
  wire out1;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21;
  NOR2X1 g46(.A (n_21), .B (n_20), .Y (out1));
  NAND2X1 g47(.A (n_16), .B (n_19), .Y (n_21));
  NAND2X1 g48(.A (n_18), .B (n_17), .Y (n_20));
  NAND2X1 g49(.A (n_11), .B (n_15), .Y (n_19));
  NAND2X1 g52(.A (n_9), .B (n_12), .Y (n_18));
  NAND2X1 g50(.A (n_10), .B (n_14), .Y (n_17));
  NAND2X1 g51(.A (n_8), .B (n_13), .Y (n_16));
  NAND2X2 g57(.A (n_0), .B (n_2), .Y (n_15));
  NAND2X1 g58(.A (n_3), .B (n_7), .Y (n_14));
  NAND2X2 g60(.A (n_5), .B (n_6), .Y (n_13));
  NAND2X2 g54(.A (n_4), .B (n_1), .Y (n_12));
  NAND2X1 g53(.A (in2[2]), .B (in1[2]), .Y (n_11));
  NAND2X1 g59(.A (in2[0]), .B (in1[0]), .Y (n_10));
  NAND2X1 g56(.A (in2[1]), .B (in1[1]), .Y (n_9));
  NAND2X2 g55(.A (in2[3]), .B (in1[3]), .Y (n_8));
  INVX1 g62(.A (in1[0]), .Y (n_7));
  INVX2 g61(.A (in1[3]), .Y (n_6));
  CLKINVX4 g63(.A (in2[3]), .Y (n_5));
  INVX2 g65(.A (in2[1]), .Y (n_4));
  INVX2 g64(.A (in2[0]), .Y (n_3));
  INVX2 g68(.A (in1[2]), .Y (n_2));
  INVX2 g66(.A (in1[1]), .Y (n_1));
  CLKINVX3 g67(.A (in2[2]), .Y (n_0));
endmodule


