$date
        2019-Nov-28 12:17:41
$end
$version
        Vivado v2019.1.3 (64-bit)
$end
$timescale
        1ps
$end
$scope module dut $end
$var reg 32 " pcie/design_1_i/system_ila_0/inst/probe0_1 [31:0] $end
$var reg 32 B pcie/design_1_i/system_ila_0/inst/probe1_1 [31:0] $end
$var reg 1 b _TRIGGER $end
$var reg 1 c _WINDOW $end
$var reg 1 d _GAP $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11111111111111111111111111111111 "
b11111111111111111111111111111111 B
0b
1c
0d
$end
#512
1b
