
---------- Begin Simulation Statistics ----------
simSeconds                                   0.297467                       # Number of seconds simulated (Second)
simTicks                                 297466575000                       # Number of ticks simulated (Tick)
finalTick                                4993096376000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1920.67                       # Real time elapsed on the host (Second)
hostTickRate                                154876075                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    1644664                       # Number of bytes of host memory used (Byte)
simInsts                                    578954344                       # Number of instructions simulated (Count)
simOps                                      995981495                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   301433                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     518558                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.apicbridge.power_state.pwrStateResidencyTicks::UNDEFINED 4993096376000                       # Cumulative time (in ticks) in various power states (Tick)
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED 4993096376000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                              22                       # Number of cpu cycles simulated (Cycle)
system.cpu0.cpi                              2.750000                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu0.ipc                              0.363636                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.commitStats0.numInsts                   8                       # Number of instructions committed (thread level) (Count)
system.cpu0.commitStats0.numOps                    19                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu0.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu0.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.commitStats0.cpi                 2.750000                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu0.commitStats0.ipc                 0.363636                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu0.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu0.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu0.commitStats0.numIntInsts               19                       # Number of integer instructions (Count)
system.cpu0.commitStats0.numLoadInsts               3                       # Number of load instructions (Count)
system.cpu0.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu0.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu0.commitStats0.committedInstType::No_OpClass            0      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntAlu           16     84.21%     84.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntMult            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::ZeroMult            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntDiv            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatAdd            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCmp            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCvt            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMult            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMultAcc            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatDiv            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMisc            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatSqrt            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAdd            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAddAcc            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAlu            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCmp            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCvt            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMisc            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMult            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMultAcc            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShift            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdDiv            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSqrt            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMult            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAes            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAesMix            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdPredAlu            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::Matrix            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixMov            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixOP            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemRead            3     15.79%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::total           19                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedControl::IsControl            4                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsDirectControl            3                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsIndirectControl            1                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCondControl            1                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsUncondControl            3                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsReturn            1                       # Class of control type instructions committed (Count)
system.cpu0.dcache.demandHits::switch_cpus0.data     30985616                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.demandHits::total         30985616                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.overallHits::switch_cpus0.data     30985724                       # number of overall hits (Count)
system.cpu0.dcache.overallHits::total        30985724                       # number of overall hits (Count)
system.cpu0.dcache.demandMisses::cpu0.data            3                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.demandMisses::switch_cpus0.data      3217241                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.demandMisses::total        3217244                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.overallMisses::cpu0.data            3                       # number of overall misses (Count)
system.cpu0.dcache.overallMisses::switch_cpus0.data      3217713                       # number of overall misses (Count)
system.cpu0.dcache.overallMisses::total       3217716                       # number of overall misses (Count)
system.cpu0.dcache.demandMissLatency::switch_cpus0.data 201878954943                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.demandMissLatency::total 201878954943                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::switch_cpus0.data 201878954943                       # number of overall miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::total 201878954943                       # number of overall miss ticks (Tick)
system.cpu0.dcache.demandAccesses::cpu0.data            3                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.demandAccesses::switch_cpus0.data     34202857                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.demandAccesses::total     34202860                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::cpu0.data            3                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::switch_cpus0.data     34203437                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::total     34203440                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.demandMissRate::cpu0.data            1                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.demandMissRate::switch_cpus0.data     0.094064                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.demandMissRate::total     0.094064                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.overallMissRate::cpu0.data            1                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.overallMissRate::switch_cpus0.data     0.094076                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.overallMissRate::total     0.094076                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMissLatency::switch_cpus0.data 62749.093072                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.demandAvgMissLatency::total 62749.034560                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::switch_cpus0.data 62739.888530                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::total 62739.830036                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.blockedCycles::no_mshrs       356926                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCycles::no_targets      1239335                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCauses::no_mshrs         5658                       # number of times access was blocked (Count)
system.cpu0.dcache.blockedCauses::no_targets        17440                       # number of times access was blocked (Count)
system.cpu0.dcache.avgBlocked::no_mshrs     63.083422                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.avgBlocked::no_targets    71.062787                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.writebacks::writebacks       110136                       # number of writebacks (Count)
system.cpu0.dcache.writebacks::total           110136                       # number of writebacks (Count)
system.cpu0.dcache.demandMshrHits::switch_cpus0.data      2626367                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.demandMshrHits::total      2626367                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::switch_cpus0.data      2626367                       # number of overall MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::total      2626367                       # number of overall MSHR hits (Count)
system.cpu0.dcache.demandMshrMisses::switch_cpus0.data       590874                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.demandMshrMisses::total       590874                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::switch_cpus0.data       591345                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::total       591345                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrUncacheable::switch_cpus0.data          340                       # number of overall MSHR uncacheable misses (Count)
system.cpu0.dcache.overallMshrUncacheable::total          340                       # number of overall MSHR uncacheable misses (Count)
system.cpu0.dcache.demandMshrMissLatency::switch_cpus0.data  42419286419                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissLatency::total  42419286419                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::switch_cpus0.data  42446233419                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::total  42446233419                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrUncacheableLatency::switch_cpus0.data      1110500                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu0.dcache.overallMshrUncacheableLatency::total      1110500                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu0.dcache.demandMshrMissRate::switch_cpus0.data     0.017276                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.demandMshrMissRate::total     0.017276                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::switch_cpus0.data     0.017289                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::total     0.017289                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMshrMissLatency::switch_cpus0.data 71790.747975                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.demandAvgMshrMissLatency::total 71790.747975                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::switch_cpus0.data 71779.136408                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::total 71779.136408                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrUncacheableLatency::switch_cpus0.data  3266.176471                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrUncacheableLatency::total  3266.176471                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu0.dcache.replacements                556465                       # number of replacements (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::switch_cpus0.data        37333                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::total        37333                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::switch_cpus0.data       102125                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::total       102125                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.missLatency::switch_cpus0.data   2002833500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.missLatency::total   2002833500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.accesses::switch_cpus0.data       139458                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.accesses::total       139458                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.missRate::switch_cpus0.data     0.732299                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.missRate::total     0.732299                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.avgMissLatency::switch_cpus0.data 19611.588739                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.avgMissLatency::total 19611.588739                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.mshrHits::switch_cpus0.data            2                       # number of LockedRMWReadReq MSHR hits (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrHits::total            2                       # number of LockedRMWReadReq MSHR hits (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMisses::switch_cpus0.data       102123                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMisses::total       102123                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMissLatency::switch_cpus0.data   4361928500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.mshrMissLatency::total   4361928500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.mshrMissRate::switch_cpus0.data     0.732285                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.mshrMissRate::total     0.732285                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.avgMshrMissLatency::switch_cpus0.data 42712.498654                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.avgMshrMissLatency::total 42712.498654                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWWriteReq.hits::switch_cpus0.data       139458                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.hits::total       139458                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::switch_cpus0.data       139458                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::total       139458                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.hits::switch_cpus0.data     27392155                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.hits::total       27392155                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.misses::cpu0.data            3                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.misses::switch_cpus0.data      3098388                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.misses::total      3098391                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.missLatency::switch_cpus0.data 194929124500                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.missLatency::total 194929124500                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.accesses::cpu0.data            3                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.accesses::switch_cpus0.data     30490543                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.accesses::total     30490546                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.missRate::cpu0.data            1                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.missRate::switch_cpus0.data     0.101618                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.missRate::total     0.101618                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMissLatency::switch_cpus0.data 62913.077542                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMissLatency::total 62913.016627                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.mshrHits::switch_cpus0.data      2626101                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrHits::total      2626101                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrMisses::switch_cpus0.data       472287                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMisses::total       472287                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrUncacheable::switch_cpus0.data           10                       # number of ReadReq MSHR uncacheable (Count)
system.cpu0.dcache.ReadReq.mshrUncacheable::total           10                       # number of ReadReq MSHR uncacheable (Count)
system.cpu0.dcache.ReadReq.mshrMissLatency::switch_cpus0.data  35603192508                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissLatency::total  35603192508                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrUncacheableLatency::switch_cpus0.data      1110500                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu0.dcache.ReadReq.mshrUncacheableLatency::total      1110500                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissRate::switch_cpus0.data     0.015490                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.mshrMissRate::total     0.015490                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMshrMissLatency::switch_cpus0.data 75384.654898                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrMissLatency::total 75384.654898                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrUncacheableLatency::switch_cpus0.data       111050                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrUncacheableLatency::total       111050                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu0.dcache.SoftPFReq.hits::switch_cpus0.data          108                       # number of SoftPFReq hits (Count)
system.cpu0.dcache.SoftPFReq.hits::total          108                       # number of SoftPFReq hits (Count)
system.cpu0.dcache.SoftPFReq.misses::switch_cpus0.data          472                       # number of SoftPFReq misses (Count)
system.cpu0.dcache.SoftPFReq.misses::total          472                       # number of SoftPFReq misses (Count)
system.cpu0.dcache.SoftPFReq.accesses::switch_cpus0.data          580                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu0.dcache.SoftPFReq.accesses::total          580                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu0.dcache.SoftPFReq.missRate::switch_cpus0.data     0.813793                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.missRate::total     0.813793                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.mshrMisses::switch_cpus0.data          471                       # number of SoftPFReq MSHR misses (Count)
system.cpu0.dcache.SoftPFReq.mshrMisses::total          471                       # number of SoftPFReq MSHR misses (Count)
system.cpu0.dcache.SoftPFReq.mshrMissLatency::switch_cpus0.data     26947000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu0.dcache.SoftPFReq.mshrMissLatency::total     26947000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu0.dcache.SoftPFReq.mshrMissRate::switch_cpus0.data     0.812069                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.mshrMissRate::total     0.812069                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.avgMshrMissLatency::switch_cpus0.data 57212.314225                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.SoftPFReq.avgMshrMissLatency::total 57212.314225                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.hits::switch_cpus0.data      3593461                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.hits::total       3593461                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.misses::switch_cpus0.data       118853                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.misses::total       118853                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.missLatency::switch_cpus0.data   6949830443                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.missLatency::total   6949830443                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.accesses::switch_cpus0.data      3712314                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.accesses::total      3712314                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.missRate::switch_cpus0.data     0.032016                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.missRate::total     0.032016                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMissLatency::switch_cpus0.data 58474.169293                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMissLatency::total 58474.169293                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.mshrHits::switch_cpus0.data          266                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrHits::total          266                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrMisses::switch_cpus0.data       118587                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMisses::total       118587                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrUncacheable::switch_cpus0.data          330                       # number of WriteReq MSHR uncacheable (Count)
system.cpu0.dcache.WriteReq.mshrUncacheable::total          330                       # number of WriteReq MSHR uncacheable (Count)
system.cpu0.dcache.WriteReq.mshrMissLatency::switch_cpus0.data   6816093911                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissLatency::total   6816093911                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissRate::switch_cpus0.data     0.031944                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.mshrMissRate::total     0.031944                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMshrMissLatency::switch_cpus0.data 57477.581109                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMshrMissLatency::total 57477.581109                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 4993096376000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.tags.tagsInUse          888.916458                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dcache.tags.totalRefs            31856089                       # Total number of references to valid blocks. (Count)
system.cpu0.dcache.tags.sampledRefs            690476                       # Sample count of references to valid blocks. (Count)
system.cpu0.dcache.tags.avgRefs             46.136417                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dcache.tags.warmupTick       4695629803500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dcache.tags.occupancies::cpu0.data     0.562299                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.occupancies::switch_cpus0.data   888.354158                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.avgOccs::cpu0.data     0.000549                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::switch_cpus0.data     0.867533                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::total       0.868082                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.occupanciesTaskId::1024          696                       # Occupied blocks per task id (Count)
system.cpu0.dcache.tags.ageTaskId_1024::2          119                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::3          577                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ratioOccsTaskId::1024     0.679688                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dcache.tags.tagAccesses          69655188                       # Number of tag accesses (Count)
system.cpu0.dcache.tags.dataAccesses         69655188                       # Number of data accesses (Count)
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4993096376000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dtb_walker_cache.demandHits::switch_cpus0.mmu.dtb.walker       916565                       # number of demand (read+write) hits (Count)
system.cpu0.dtb_walker_cache.demandHits::total       916565                       # number of demand (read+write) hits (Count)
system.cpu0.dtb_walker_cache.overallHits::switch_cpus0.mmu.dtb.walker       916565                       # number of overall hits (Count)
system.cpu0.dtb_walker_cache.overallHits::total       916565                       # number of overall hits (Count)
system.cpu0.dtb_walker_cache.demandMisses::switch_cpus0.mmu.dtb.walker      2572509                       # number of demand (read+write) misses (Count)
system.cpu0.dtb_walker_cache.demandMisses::total      2572509                       # number of demand (read+write) misses (Count)
system.cpu0.dtb_walker_cache.overallMisses::switch_cpus0.mmu.dtb.walker      2572509                       # number of overall misses (Count)
system.cpu0.dtb_walker_cache.overallMisses::total      2572509                       # number of overall misses (Count)
system.cpu0.dtb_walker_cache.demandMissLatency::switch_cpus0.mmu.dtb.walker 167443122500                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dtb_walker_cache.demandMissLatency::total 167443122500                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dtb_walker_cache.overallMissLatency::switch_cpus0.mmu.dtb.walker 167443122500                       # number of overall miss ticks (Tick)
system.cpu0.dtb_walker_cache.overallMissLatency::total 167443122500                       # number of overall miss ticks (Tick)
system.cpu0.dtb_walker_cache.demandAccesses::switch_cpus0.mmu.dtb.walker      3489074                       # number of demand (read+write) accesses (Count)
system.cpu0.dtb_walker_cache.demandAccesses::total      3489074                       # number of demand (read+write) accesses (Count)
system.cpu0.dtb_walker_cache.overallAccesses::switch_cpus0.mmu.dtb.walker      3489074                       # number of overall (read+write) accesses (Count)
system.cpu0.dtb_walker_cache.overallAccesses::total      3489074                       # number of overall (read+write) accesses (Count)
system.cpu0.dtb_walker_cache.demandMissRate::switch_cpus0.mmu.dtb.walker     0.737304                       # miss rate for demand accesses (Ratio)
system.cpu0.dtb_walker_cache.demandMissRate::total     0.737304                       # miss rate for demand accesses (Ratio)
system.cpu0.dtb_walker_cache.overallMissRate::switch_cpus0.mmu.dtb.walker     0.737304                       # miss rate for overall accesses (Ratio)
system.cpu0.dtb_walker_cache.overallMissRate::total     0.737304                       # miss rate for overall accesses (Ratio)
system.cpu0.dtb_walker_cache.demandAvgMissLatency::switch_cpus0.mmu.dtb.walker 65089.421456                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dtb_walker_cache.demandAvgMissLatency::total 65089.421456                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dtb_walker_cache.overallAvgMissLatency::switch_cpus0.mmu.dtb.walker 65089.421456                       # average overall miss latency ((Tick/Count))
system.cpu0.dtb_walker_cache.overallAvgMissLatency::total 65089.421456                       # average overall miss latency ((Tick/Count))
system.cpu0.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.demandMshrMisses::switch_cpus0.mmu.dtb.walker      2572509                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dtb_walker_cache.demandMshrMisses::total      2572509                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dtb_walker_cache.overallMshrMisses::switch_cpus0.mmu.dtb.walker      2572509                       # number of overall MSHR misses (Count)
system.cpu0.dtb_walker_cache.overallMshrMisses::total      2572509                       # number of overall MSHR misses (Count)
system.cpu0.dtb_walker_cache.demandMshrMissLatency::switch_cpus0.mmu.dtb.walker 164870613500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dtb_walker_cache.demandMshrMissLatency::total 164870613500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dtb_walker_cache.overallMshrMissLatency::switch_cpus0.mmu.dtb.walker 164870613500                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dtb_walker_cache.overallMshrMissLatency::total 164870613500                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dtb_walker_cache.demandMshrMissRate::switch_cpus0.mmu.dtb.walker     0.737304                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dtb_walker_cache.demandMshrMissRate::total     0.737304                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dtb_walker_cache.overallMshrMissRate::switch_cpus0.mmu.dtb.walker     0.737304                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dtb_walker_cache.overallMshrMissRate::total     0.737304                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dtb_walker_cache.demandAvgMshrMissLatency::switch_cpus0.mmu.dtb.walker 64089.421456                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dtb_walker_cache.demandAvgMshrMissLatency::total 64089.421456                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dtb_walker_cache.overallAvgMshrMissLatency::switch_cpus0.mmu.dtb.walker 64089.421456                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dtb_walker_cache.overallAvgMshrMissLatency::total 64089.421456                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dtb_walker_cache.replacements      2572236                       # number of replacements (Count)
system.cpu0.dtb_walker_cache.ReadReq.hits::switch_cpus0.mmu.dtb.walker       916565                       # number of ReadReq hits (Count)
system.cpu0.dtb_walker_cache.ReadReq.hits::total       916565                       # number of ReadReq hits (Count)
system.cpu0.dtb_walker_cache.ReadReq.misses::switch_cpus0.mmu.dtb.walker      2572509                       # number of ReadReq misses (Count)
system.cpu0.dtb_walker_cache.ReadReq.misses::total      2572509                       # number of ReadReq misses (Count)
system.cpu0.dtb_walker_cache.ReadReq.missLatency::switch_cpus0.mmu.dtb.walker 167443122500                       # number of ReadReq miss ticks (Tick)
system.cpu0.dtb_walker_cache.ReadReq.missLatency::total 167443122500                       # number of ReadReq miss ticks (Tick)
system.cpu0.dtb_walker_cache.ReadReq.accesses::switch_cpus0.mmu.dtb.walker      3489074                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dtb_walker_cache.ReadReq.accesses::total      3489074                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dtb_walker_cache.ReadReq.missRate::switch_cpus0.mmu.dtb.walker     0.737304                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dtb_walker_cache.ReadReq.missRate::total     0.737304                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dtb_walker_cache.ReadReq.avgMissLatency::switch_cpus0.mmu.dtb.walker 65089.421456                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dtb_walker_cache.ReadReq.avgMissLatency::total 65089.421456                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dtb_walker_cache.ReadReq.mshrMisses::switch_cpus0.mmu.dtb.walker      2572509                       # number of ReadReq MSHR misses (Count)
system.cpu0.dtb_walker_cache.ReadReq.mshrMisses::total      2572509                       # number of ReadReq MSHR misses (Count)
system.cpu0.dtb_walker_cache.ReadReq.mshrMissLatency::switch_cpus0.mmu.dtb.walker 164870613500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dtb_walker_cache.ReadReq.mshrMissLatency::total 164870613500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dtb_walker_cache.ReadReq.mshrMissRate::switch_cpus0.mmu.dtb.walker     0.737304                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dtb_walker_cache.ReadReq.mshrMissRate::total     0.737304                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dtb_walker_cache.ReadReq.avgMshrMissLatency::switch_cpus0.mmu.dtb.walker 64089.421456                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 64089.421456                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 4993096376000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dtb_walker_cache.tags.tagsInUse    15.967892                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dtb_walker_cache.tags.totalRefs      3489074                       # Total number of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.sampledRefs      2572509                       # Sample count of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.avgRefs     1.356292                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dtb_walker_cache.tags.warmupTick 4695630145000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dtb_walker_cache.tags.occupancies::switch_cpus0.mmu.dtb.walker    15.967892                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dtb_walker_cache.tags.avgOccs::switch_cpus0.mmu.dtb.walker     0.997993                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dtb_walker_cache.tags.avgOccs::total     0.997993                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dtb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu0.dtb_walker_cache.tags.ageTaskId_1024::2           12                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dtb_walker_cache.tags.ageTaskId_1024::3            4                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dtb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dtb_walker_cache.tags.tagAccesses      9550657                       # Number of tag accesses (Count)
system.cpu0.dtb_walker_cache.tags.dataAccesses      9550657                       # Number of data accesses (Count)
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4993096376000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu0.exec_context.thread_0.numCallsReturns            1                       # Number of times a function call or return occured (Count)
system.cpu0.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu0.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu0.exec_context.thread_0.numBusyCycles           22                       # Number of busy cycles (Cycle)
system.cpu0.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu0.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu0.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu0.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu0.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu0.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu0.executeStats0.numStoreInsts             3                       # Number of stores executed (Count)
system.cpu0.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu0.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu0.executeStats0.numIntAluAccesses           19                       # Number of integer alu accesses (Count)
system.cpu0.executeStats0.numIntRegReads           15                       # Number of times the integer registers were read (Count)
system.cpu0.executeStats0.numIntRegWrites           14                       # Number of times the integer registers were written (Count)
system.cpu0.executeStats0.numMemRefs                3                       # Number of memory refs (Count)
system.cpu0.executeStats0.numMiscRegReads           12                       # Number of times the Misc registers were read (Count)
system.cpu0.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu0.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu0.fetchStats0.numInsts                    8                       # Number of instructions fetched (thread level) (Count)
system.cpu0.fetchStats0.numOps                     19                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu0.fetchStats0.fetchRate            0.363636                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.fetchStats0.numBranches                 4                       # Number of branches fetched (Count)
system.cpu0.fetchStats0.branchRate           0.181818                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu0.icache.demandHits::cpu0.inst            6                       # number of demand (read+write) hits (Count)
system.cpu0.icache.demandHits::switch_cpus0.inst     35378356                       # number of demand (read+write) hits (Count)
system.cpu0.icache.demandHits::total         35378362                       # number of demand (read+write) hits (Count)
system.cpu0.icache.overallHits::cpu0.inst            6                       # number of overall hits (Count)
system.cpu0.icache.overallHits::switch_cpus0.inst     35378356                       # number of overall hits (Count)
system.cpu0.icache.overallHits::total        35378362                       # number of overall hits (Count)
system.cpu0.icache.demandMisses::cpu0.inst            5                       # number of demand (read+write) misses (Count)
system.cpu0.icache.demandMisses::switch_cpus0.inst        66633                       # number of demand (read+write) misses (Count)
system.cpu0.icache.demandMisses::total          66638                       # number of demand (read+write) misses (Count)
system.cpu0.icache.overallMisses::cpu0.inst            5                       # number of overall misses (Count)
system.cpu0.icache.overallMisses::switch_cpus0.inst        66633                       # number of overall misses (Count)
system.cpu0.icache.overallMisses::total         66638                       # number of overall misses (Count)
system.cpu0.icache.demandMissLatency::switch_cpus0.inst   4939980997                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.demandMissLatency::total   4939980997                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.overallMissLatency::switch_cpus0.inst   4939980997                       # number of overall miss ticks (Tick)
system.cpu0.icache.overallMissLatency::total   4939980997                       # number of overall miss ticks (Tick)
system.cpu0.icache.demandAccesses::cpu0.inst           11                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.demandAccesses::switch_cpus0.inst     35444989                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.demandAccesses::total     35445000                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::cpu0.inst           11                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::switch_cpus0.inst     35444989                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::total     35445000                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.demandMissRate::cpu0.inst     0.454545                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.demandMissRate::switch_cpus0.inst     0.001880                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.demandMissRate::total     0.001880                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.overallMissRate::cpu0.inst     0.454545                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.overallMissRate::switch_cpus0.inst     0.001880                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.overallMissRate::total     0.001880                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.demandAvgMissLatency::switch_cpus0.inst 74137.154218                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.demandAvgMissLatency::total 74131.591539                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::switch_cpus0.inst 74137.154218                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::total 74131.591539                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.blockedCycles::no_mshrs         4598                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCauses::no_mshrs           68                       # number of times access was blocked (Count)
system.cpu0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.icache.avgBlocked::no_mshrs     67.617647                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.writebacks::writebacks        56194                       # number of writebacks (Count)
system.cpu0.icache.writebacks::total            56194                       # number of writebacks (Count)
system.cpu0.icache.demandMshrHits::switch_cpus0.inst         9932                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.demandMshrHits::total         9932                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.overallMshrHits::switch_cpus0.inst         9932                       # number of overall MSHR hits (Count)
system.cpu0.icache.overallMshrHits::total         9932                       # number of overall MSHR hits (Count)
system.cpu0.icache.demandMshrMisses::switch_cpus0.inst        56701                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.demandMshrMisses::total        56701                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::switch_cpus0.inst        56701                       # number of overall MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::total        56701                       # number of overall MSHR misses (Count)
system.cpu0.icache.demandMshrMissLatency::switch_cpus0.inst   4320068500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissLatency::total   4320068500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::switch_cpus0.inst   4320068500                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::total   4320068500                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissRate::switch_cpus0.inst     0.001600                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.demandMshrMissRate::total     0.001600                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::switch_cpus0.inst     0.001600                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::total     0.001600                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.demandAvgMshrMissLatency::switch_cpus0.inst 76190.340558                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.demandAvgMshrMissLatency::total 76190.340558                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::switch_cpus0.inst 76190.340558                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::total 76190.340558                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.replacements                 56194                       # number of replacements (Count)
system.cpu0.icache.ReadReq.hits::cpu0.inst            6                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.hits::switch_cpus0.inst     35378356                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.hits::total       35378362                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.misses::cpu0.inst            5                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.misses::switch_cpus0.inst        66633                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.misses::total        66638                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.missLatency::switch_cpus0.inst   4939980997                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.missLatency::total   4939980997                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.accesses::cpu0.inst           11                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.accesses::switch_cpus0.inst     35444989                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.accesses::total     35445000                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.missRate::cpu0.inst     0.454545                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.missRate::switch_cpus0.inst     0.001880                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.missRate::total     0.001880                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMissLatency::switch_cpus0.inst 74137.154218                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMissLatency::total 74131.591539                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.mshrHits::switch_cpus0.inst         9932                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrHits::total         9932                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrMisses::switch_cpus0.inst        56701                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMisses::total        56701                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMissLatency::switch_cpus0.inst   4320068500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissLatency::total   4320068500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissRate::switch_cpus0.inst     0.001600                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.mshrMissRate::total     0.001600                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMshrMissLatency::switch_cpus0.inst 76190.340558                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMshrMissLatency::total 76190.340558                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 4993096376000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.tags.tagsInUse          502.120391                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.icache.tags.totalRefs            35435068                       # Total number of references to valid blocks. (Count)
system.cpu0.icache.tags.sampledRefs             56706                       # Sample count of references to valid blocks. (Count)
system.cpu0.icache.tags.avgRefs            624.890982                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.icache.tags.warmupTick       4695629801500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.icache.tags.occupancies::cpu0.inst     0.058655                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.occupancies::switch_cpus0.inst   502.061736                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.avgOccs::cpu0.inst     0.000115                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::switch_cpus0.inst     0.980589                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::total       0.980704                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu0.icache.tags.ageTaskId_1024::2          257                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::3          255                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.icache.tags.tagAccesses          70946706                       # Number of tag accesses (Count)
system.cpu0.icache.tags.dataAccesses         70946706                       # Number of data accesses (Count)
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4993096376000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu0.itb_walker_cache.demandHits::switch_cpus0.mmu.itb.walker         1453                       # number of demand (read+write) hits (Count)
system.cpu0.itb_walker_cache.demandHits::total         1453                       # number of demand (read+write) hits (Count)
system.cpu0.itb_walker_cache.overallHits::switch_cpus0.mmu.itb.walker         1453                       # number of overall hits (Count)
system.cpu0.itb_walker_cache.overallHits::total         1453                       # number of overall hits (Count)
system.cpu0.itb_walker_cache.demandMisses::switch_cpus0.mmu.itb.walker          735                       # number of demand (read+write) misses (Count)
system.cpu0.itb_walker_cache.demandMisses::total          735                       # number of demand (read+write) misses (Count)
system.cpu0.itb_walker_cache.overallMisses::switch_cpus0.mmu.itb.walker          735                       # number of overall misses (Count)
system.cpu0.itb_walker_cache.overallMisses::total          735                       # number of overall misses (Count)
system.cpu0.itb_walker_cache.demandMissLatency::switch_cpus0.mmu.itb.walker     59114500                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.itb_walker_cache.demandMissLatency::total     59114500                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.itb_walker_cache.overallMissLatency::switch_cpus0.mmu.itb.walker     59114500                       # number of overall miss ticks (Tick)
system.cpu0.itb_walker_cache.overallMissLatency::total     59114500                       # number of overall miss ticks (Tick)
system.cpu0.itb_walker_cache.demandAccesses::switch_cpus0.mmu.itb.walker         2188                       # number of demand (read+write) accesses (Count)
system.cpu0.itb_walker_cache.demandAccesses::total         2188                       # number of demand (read+write) accesses (Count)
system.cpu0.itb_walker_cache.overallAccesses::switch_cpus0.mmu.itb.walker         2188                       # number of overall (read+write) accesses (Count)
system.cpu0.itb_walker_cache.overallAccesses::total         2188                       # number of overall (read+write) accesses (Count)
system.cpu0.itb_walker_cache.demandMissRate::switch_cpus0.mmu.itb.walker     0.335923                       # miss rate for demand accesses (Ratio)
system.cpu0.itb_walker_cache.demandMissRate::total     0.335923                       # miss rate for demand accesses (Ratio)
system.cpu0.itb_walker_cache.overallMissRate::switch_cpus0.mmu.itb.walker     0.335923                       # miss rate for overall accesses (Ratio)
system.cpu0.itb_walker_cache.overallMissRate::total     0.335923                       # miss rate for overall accesses (Ratio)
system.cpu0.itb_walker_cache.demandAvgMissLatency::switch_cpus0.mmu.itb.walker 80427.891156                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.itb_walker_cache.demandAvgMissLatency::total 80427.891156                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.itb_walker_cache.overallAvgMissLatency::switch_cpus0.mmu.itb.walker 80427.891156                       # average overall miss latency ((Tick/Count))
system.cpu0.itb_walker_cache.overallAvgMissLatency::total 80427.891156                       # average overall miss latency ((Tick/Count))
system.cpu0.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.demandMshrMisses::switch_cpus0.mmu.itb.walker          735                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.itb_walker_cache.demandMshrMisses::total          735                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.itb_walker_cache.overallMshrMisses::switch_cpus0.mmu.itb.walker          735                       # number of overall MSHR misses (Count)
system.cpu0.itb_walker_cache.overallMshrMisses::total          735                       # number of overall MSHR misses (Count)
system.cpu0.itb_walker_cache.demandMshrMissLatency::switch_cpus0.mmu.itb.walker     58379500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.itb_walker_cache.demandMshrMissLatency::total     58379500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.itb_walker_cache.overallMshrMissLatency::switch_cpus0.mmu.itb.walker     58379500                       # number of overall MSHR miss ticks (Tick)
system.cpu0.itb_walker_cache.overallMshrMissLatency::total     58379500                       # number of overall MSHR miss ticks (Tick)
system.cpu0.itb_walker_cache.demandMshrMissRate::switch_cpus0.mmu.itb.walker     0.335923                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.itb_walker_cache.demandMshrMissRate::total     0.335923                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.itb_walker_cache.overallMshrMissRate::switch_cpus0.mmu.itb.walker     0.335923                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.itb_walker_cache.overallMshrMissRate::total     0.335923                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.itb_walker_cache.demandAvgMshrMissLatency::switch_cpus0.mmu.itb.walker 79427.891156                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.itb_walker_cache.demandAvgMshrMissLatency::total 79427.891156                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.itb_walker_cache.overallAvgMshrMissLatency::switch_cpus0.mmu.itb.walker 79427.891156                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.itb_walker_cache.overallAvgMshrMissLatency::total 79427.891156                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.itb_walker_cache.replacements          701                       # number of replacements (Count)
system.cpu0.itb_walker_cache.ReadReq.hits::switch_cpus0.mmu.itb.walker         1453                       # number of ReadReq hits (Count)
system.cpu0.itb_walker_cache.ReadReq.hits::total         1453                       # number of ReadReq hits (Count)
system.cpu0.itb_walker_cache.ReadReq.misses::switch_cpus0.mmu.itb.walker          735                       # number of ReadReq misses (Count)
system.cpu0.itb_walker_cache.ReadReq.misses::total          735                       # number of ReadReq misses (Count)
system.cpu0.itb_walker_cache.ReadReq.missLatency::switch_cpus0.mmu.itb.walker     59114500                       # number of ReadReq miss ticks (Tick)
system.cpu0.itb_walker_cache.ReadReq.missLatency::total     59114500                       # number of ReadReq miss ticks (Tick)
system.cpu0.itb_walker_cache.ReadReq.accesses::switch_cpus0.mmu.itb.walker         2188                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.itb_walker_cache.ReadReq.accesses::total         2188                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.itb_walker_cache.ReadReq.missRate::switch_cpus0.mmu.itb.walker     0.335923                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.itb_walker_cache.ReadReq.missRate::total     0.335923                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.itb_walker_cache.ReadReq.avgMissLatency::switch_cpus0.mmu.itb.walker 80427.891156                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.itb_walker_cache.ReadReq.avgMissLatency::total 80427.891156                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.itb_walker_cache.ReadReq.mshrMisses::switch_cpus0.mmu.itb.walker          735                       # number of ReadReq MSHR misses (Count)
system.cpu0.itb_walker_cache.ReadReq.mshrMisses::total          735                       # number of ReadReq MSHR misses (Count)
system.cpu0.itb_walker_cache.ReadReq.mshrMissLatency::switch_cpus0.mmu.itb.walker     58379500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.itb_walker_cache.ReadReq.mshrMissLatency::total     58379500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.itb_walker_cache.ReadReq.mshrMissRate::switch_cpus0.mmu.itb.walker     0.335923                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.itb_walker_cache.ReadReq.mshrMissRate::total     0.335923                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.itb_walker_cache.ReadReq.avgMshrMissLatency::switch_cpus0.mmu.itb.walker 79427.891156                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.itb_walker_cache.ReadReq.avgMshrMissLatency::total 79427.891156                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 4993096376000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.itb_walker_cache.tags.tagsInUse    14.660138                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.itb_walker_cache.tags.totalRefs         2188                       # Total number of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.sampledRefs          735                       # Sample count of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.avgRefs     2.976871                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.itb_walker_cache.tags.warmupTick 4695629889000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.itb_walker_cache.tags.occupancies::switch_cpus0.mmu.itb.walker    14.660138                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.itb_walker_cache.tags.avgOccs::switch_cpus0.mmu.itb.walker     0.916259                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.itb_walker_cache.tags.avgOccs::total     0.916259                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.itb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu0.itb_walker_cache.tags.ageTaskId_1024::3           16                       # Occupied blocks per task id, per block age (Count)
system.cpu0.itb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.itb_walker_cache.tags.tagAccesses         5111                       # Number of tag accesses (Count)
system.cpu0.itb_walker_cache.tags.dataAccesses         5111                       # Number of data accesses (Count)
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4993096376000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.dtb.rdAccesses                      3                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4993096376000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses                     11                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4993096376000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu0.power_state.pwrStateResidencyTicks::ON       163000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::OFF 297466564000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu1.numCycles                              22                       # Number of cpu cycles simulated (Cycle)
system.cpu1.cpi                              2.750000                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu1.ipc                              0.363636                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.commitStats0.numInsts                   8                       # Number of instructions committed (thread level) (Count)
system.cpu1.commitStats0.numOps                    19                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu1.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu1.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.commitStats0.cpi                 2.750000                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu1.commitStats0.ipc                 0.363636                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu1.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu1.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu1.commitStats0.numIntInsts               19                       # Number of integer instructions (Count)
system.cpu1.commitStats0.numLoadInsts               3                       # Number of load instructions (Count)
system.cpu1.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu1.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu1.commitStats0.committedInstType::No_OpClass            0      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntAlu           16     84.21%     84.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntMult            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::ZeroMult            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntDiv            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatAdd            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCmp            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCvt            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMult            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMultAcc            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatDiv            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMisc            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatSqrt            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAdd            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAddAcc            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAlu            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCmp            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCvt            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMisc            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMult            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMultAcc            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShift            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdDiv            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSqrt            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMult            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAes            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAesMix            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdPredAlu            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::Matrix            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixMov            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixOP            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemRead            3     15.79%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::total           19                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedControl::IsControl            4                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsDirectControl            3                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsIndirectControl            1                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsCondControl            1                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsUncondControl            3                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsReturn            1                       # Class of control type instructions committed (Count)
system.cpu1.dcache.demandHits::switch_cpus1.data     31225709                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.demandHits::total         31225709                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.overallHits::switch_cpus1.data     31226426                       # number of overall hits (Count)
system.cpu1.dcache.overallHits::total        31226426                       # number of overall hits (Count)
system.cpu1.dcache.demandMisses::cpu1.data            3                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.demandMisses::switch_cpus1.data      3497133                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.demandMisses::total        3497136                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.overallMisses::cpu1.data            3                       # number of overall misses (Count)
system.cpu1.dcache.overallMisses::switch_cpus1.data      3497827                       # number of overall misses (Count)
system.cpu1.dcache.overallMisses::total       3497830                       # number of overall misses (Count)
system.cpu1.dcache.demandMissLatency::switch_cpus1.data 217775381406                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.demandMissLatency::total 217775381406                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::switch_cpus1.data 217775381406                       # number of overall miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::total 217775381406                       # number of overall miss ticks (Tick)
system.cpu1.dcache.demandAccesses::cpu1.data            3                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.demandAccesses::switch_cpus1.data     34722842                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.demandAccesses::total     34722845                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::cpu1.data            3                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::switch_cpus1.data     34724253                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::total     34724256                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.demandMissRate::cpu1.data            1                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.demandMissRate::switch_cpus1.data     0.100716                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.demandMissRate::total     0.100716                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.overallMissRate::cpu1.data            1                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.overallMissRate::switch_cpus1.data     0.100732                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.overallMissRate::total     0.100732                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMissLatency::switch_cpus1.data 62272.547657                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.demandAvgMissLatency::total 62272.494237                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::switch_cpus1.data 62260.192230                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::total 62260.138831                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.blockedCycles::no_mshrs       418011                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCycles::no_targets      1502062                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCauses::no_mshrs         6945                       # number of times access was blocked (Count)
system.cpu1.dcache.blockedCauses::no_targets        21255                       # number of times access was blocked (Count)
system.cpu1.dcache.avgBlocked::no_mshrs     60.188769                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.avgBlocked::no_targets    70.668643                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.writebacks::writebacks       112520                       # number of writebacks (Count)
system.cpu1.dcache.writebacks::total           112520                       # number of writebacks (Count)
system.cpu1.dcache.demandMshrHits::switch_cpus1.data      2872975                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.demandMshrHits::total      2872975                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::switch_cpus1.data      2872975                       # number of overall MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::total      2872975                       # number of overall MSHR hits (Count)
system.cpu1.dcache.demandMshrMisses::switch_cpus1.data       624158                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.demandMshrMisses::total       624158                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::switch_cpus1.data       624818                       # number of overall MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::total       624818                       # number of overall MSHR misses (Count)
system.cpu1.dcache.overallMshrUncacheable::switch_cpus1.data         2762                       # number of overall MSHR uncacheable misses (Count)
system.cpu1.dcache.overallMshrUncacheable::total         2762                       # number of overall MSHR uncacheable misses (Count)
system.cpu1.dcache.demandMshrMissLatency::switch_cpus1.data  44681788916                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissLatency::total  44681788916                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::switch_cpus1.data  44722058916                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::total  44722058916                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrUncacheableLatency::switch_cpus1.data    363229000                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu1.dcache.overallMshrUncacheableLatency::total    363229000                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu1.dcache.demandMshrMissRate::switch_cpus1.data     0.017975                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.demandMshrMissRate::total     0.017975                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::switch_cpus1.data     0.017994                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::total     0.017994                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMshrMissLatency::switch_cpus1.data 71587.304682                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.demandAvgMshrMissLatency::total 71587.304682                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::switch_cpus1.data 71576.137237                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::total 71576.137237                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrUncacheableLatency::switch_cpus1.data 131509.413469                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrUncacheableLatency::total 131509.413469                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu1.dcache.replacements                590571                       # number of replacements (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::switch_cpus1.data        50403                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::total        50403                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::switch_cpus1.data       104538                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::total       104538                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.missLatency::switch_cpus1.data   2079221000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.missLatency::total   2079221000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.accesses::switch_cpus1.data       154941                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.accesses::total       154941                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.missRate::switch_cpus1.data     0.674696                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.missRate::total     0.674696                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.avgMissLatency::switch_cpus1.data 19889.619086                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.avgMissLatency::total 19889.619086                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.mshrHits::switch_cpus1.data            1                       # number of LockedRMWReadReq MSHR hits (Count)
system.cpu1.dcache.LockedRMWReadReq.mshrHits::total            1                       # number of LockedRMWReadReq MSHR hits (Count)
system.cpu1.dcache.LockedRMWReadReq.mshrMisses::switch_cpus1.data       104537                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu1.dcache.LockedRMWReadReq.mshrMisses::total       104537                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu1.dcache.LockedRMWReadReq.mshrMissLatency::switch_cpus1.data   4574717000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.mshrMissLatency::total   4574717000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.mshrMissRate::switch_cpus1.data     0.674689                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.mshrMissRate::total     0.674689                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.avgMshrMissLatency::switch_cpus1.data 43761.701598                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.avgMshrMissLatency::total 43761.701598                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWWriteReq.hits::switch_cpus1.data       154941                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.hits::total       154941                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::switch_cpus1.data       154941                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::total       154941                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.hits::switch_cpus1.data     27868825                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.hits::total       27868825                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.misses::cpu1.data            3                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.misses::switch_cpus1.data      3380824                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.misses::total      3380827                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.missLatency::switch_cpus1.data 210996416500                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.missLatency::total 210996416500                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.accesses::cpu1.data            3                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.accesses::switch_cpus1.data     31249649                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.accesses::total     31249652                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.missRate::cpu1.data            1                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.missRate::switch_cpus1.data     0.108188                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.missRate::total     0.108188                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMissLatency::switch_cpus1.data 62409.760609                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMissLatency::total 62409.705229                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.mshrHits::switch_cpus1.data      2872632                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrHits::total      2872632                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrMisses::switch_cpus1.data       508192                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMisses::total       508192                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrUncacheable::switch_cpus1.data         1719                       # number of ReadReq MSHR uncacheable (Count)
system.cpu1.dcache.ReadReq.mshrUncacheable::total         1719                       # number of ReadReq MSHR uncacheable (Count)
system.cpu1.dcache.ReadReq.mshrMissLatency::switch_cpus1.data  38037626021                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissLatency::total  38037626021                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrUncacheableLatency::switch_cpus1.data    363229000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu1.dcache.ReadReq.mshrUncacheableLatency::total    363229000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissRate::switch_cpus1.data     0.016262                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.mshrMissRate::total     0.016262                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMshrMissLatency::switch_cpus1.data 74848.927218                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMshrMissLatency::total 74848.927218                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMshrUncacheableLatency::switch_cpus1.data 211302.501454                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMshrUncacheableLatency::total 211302.501454                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu1.dcache.SoftPFReq.hits::switch_cpus1.data          717                       # number of SoftPFReq hits (Count)
system.cpu1.dcache.SoftPFReq.hits::total          717                       # number of SoftPFReq hits (Count)
system.cpu1.dcache.SoftPFReq.misses::switch_cpus1.data          694                       # number of SoftPFReq misses (Count)
system.cpu1.dcache.SoftPFReq.misses::total          694                       # number of SoftPFReq misses (Count)
system.cpu1.dcache.SoftPFReq.accesses::switch_cpus1.data         1411                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu1.dcache.SoftPFReq.accesses::total         1411                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu1.dcache.SoftPFReq.missRate::switch_cpus1.data     0.491850                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.missRate::total     0.491850                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.mshrMisses::switch_cpus1.data          660                       # number of SoftPFReq MSHR misses (Count)
system.cpu1.dcache.SoftPFReq.mshrMisses::total          660                       # number of SoftPFReq MSHR misses (Count)
system.cpu1.dcache.SoftPFReq.mshrMissLatency::switch_cpus1.data     40270000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu1.dcache.SoftPFReq.mshrMissLatency::total     40270000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu1.dcache.SoftPFReq.mshrMissRate::switch_cpus1.data     0.467753                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.mshrMissRate::total     0.467753                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.avgMshrMissLatency::switch_cpus1.data 61015.151515                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.SoftPFReq.avgMshrMissLatency::total 61015.151515                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.hits::switch_cpus1.data      3356884                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.hits::total       3356884                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.misses::switch_cpus1.data       116309                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.misses::total       116309                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.missLatency::switch_cpus1.data   6778964906                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.missLatency::total   6778964906                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.accesses::switch_cpus1.data      3473193                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.accesses::total      3473193                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.missRate::switch_cpus1.data     0.033488                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.missRate::total     0.033488                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMissLatency::switch_cpus1.data 58284.095865                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMissLatency::total 58284.095865                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.mshrHits::switch_cpus1.data          343                       # number of WriteReq MSHR hits (Count)
system.cpu1.dcache.WriteReq.mshrHits::total          343                       # number of WriteReq MSHR hits (Count)
system.cpu1.dcache.WriteReq.mshrMisses::switch_cpus1.data       115966                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMisses::total       115966                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrUncacheable::switch_cpus1.data         1043                       # number of WriteReq MSHR uncacheable (Count)
system.cpu1.dcache.WriteReq.mshrUncacheable::total         1043                       # number of WriteReq MSHR uncacheable (Count)
system.cpu1.dcache.WriteReq.mshrMissLatency::switch_cpus1.data   6644162895                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissLatency::total   6644162895                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissRate::switch_cpus1.data     0.033389                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.mshrMissRate::total     0.033389                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMshrMissLatency::switch_cpus1.data 57294.059423                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMshrMissLatency::total 57294.059423                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 4993096376000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.tags.tagsInUse          970.606368                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dcache.tags.totalRefs            32161330                       # Total number of references to valid blocks. (Count)
system.cpu1.dcache.tags.sampledRefs            726149                       # Sample count of references to valid blocks. (Count)
system.cpu1.dcache.tags.avgRefs             44.290263                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dcache.tags.warmupTick       4695629803500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dcache.tags.occupancies::cpu1.data     0.006332                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dcache.tags.occupancies::switch_cpus1.data   970.600036                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dcache.tags.avgOccs::cpu1.data     0.000006                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.avgOccs::switch_cpus1.data     0.947852                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.avgOccs::total       0.947858                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu1.dcache.tags.ageTaskId_1024::0           27                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::1          321                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::2          666                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::3           10                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.dcache.tags.tagAccesses          70794425                       # Number of tag accesses (Count)
system.cpu1.dcache.tags.dataAccesses         70794425                       # Number of data accesses (Count)
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4993096376000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dtb_walker_cache.demandHits::switch_cpus1.mmu.dtb.walker       947412                       # number of demand (read+write) hits (Count)
system.cpu1.dtb_walker_cache.demandHits::total       947412                       # number of demand (read+write) hits (Count)
system.cpu1.dtb_walker_cache.overallHits::switch_cpus1.mmu.dtb.walker       947412                       # number of overall hits (Count)
system.cpu1.dtb_walker_cache.overallHits::total       947412                       # number of overall hits (Count)
system.cpu1.dtb_walker_cache.demandMisses::switch_cpus1.mmu.dtb.walker      2583638                       # number of demand (read+write) misses (Count)
system.cpu1.dtb_walker_cache.demandMisses::total      2583638                       # number of demand (read+write) misses (Count)
system.cpu1.dtb_walker_cache.overallMisses::switch_cpus1.mmu.dtb.walker      2583638                       # number of overall misses (Count)
system.cpu1.dtb_walker_cache.overallMisses::total      2583638                       # number of overall misses (Count)
system.cpu1.dtb_walker_cache.demandMissLatency::switch_cpus1.mmu.dtb.walker 168048952000                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dtb_walker_cache.demandMissLatency::total 168048952000                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dtb_walker_cache.overallMissLatency::switch_cpus1.mmu.dtb.walker 168048952000                       # number of overall miss ticks (Tick)
system.cpu1.dtb_walker_cache.overallMissLatency::total 168048952000                       # number of overall miss ticks (Tick)
system.cpu1.dtb_walker_cache.demandAccesses::switch_cpus1.mmu.dtb.walker      3531050                       # number of demand (read+write) accesses (Count)
system.cpu1.dtb_walker_cache.demandAccesses::total      3531050                       # number of demand (read+write) accesses (Count)
system.cpu1.dtb_walker_cache.overallAccesses::switch_cpus1.mmu.dtb.walker      3531050                       # number of overall (read+write) accesses (Count)
system.cpu1.dtb_walker_cache.overallAccesses::total      3531050                       # number of overall (read+write) accesses (Count)
system.cpu1.dtb_walker_cache.demandMissRate::switch_cpus1.mmu.dtb.walker     0.731691                       # miss rate for demand accesses (Ratio)
system.cpu1.dtb_walker_cache.demandMissRate::total     0.731691                       # miss rate for demand accesses (Ratio)
system.cpu1.dtb_walker_cache.overallMissRate::switch_cpus1.mmu.dtb.walker     0.731691                       # miss rate for overall accesses (Ratio)
system.cpu1.dtb_walker_cache.overallMissRate::total     0.731691                       # miss rate for overall accesses (Ratio)
system.cpu1.dtb_walker_cache.demandAvgMissLatency::switch_cpus1.mmu.dtb.walker 65043.536285                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dtb_walker_cache.demandAvgMissLatency::total 65043.536285                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dtb_walker_cache.overallAvgMissLatency::switch_cpus1.mmu.dtb.walker 65043.536285                       # average overall miss latency ((Tick/Count))
system.cpu1.dtb_walker_cache.overallAvgMissLatency::total 65043.536285                       # average overall miss latency ((Tick/Count))
system.cpu1.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.demandMshrMisses::switch_cpus1.mmu.dtb.walker      2583638                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dtb_walker_cache.demandMshrMisses::total      2583638                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dtb_walker_cache.overallMshrMisses::switch_cpus1.mmu.dtb.walker      2583638                       # number of overall MSHR misses (Count)
system.cpu1.dtb_walker_cache.overallMshrMisses::total      2583638                       # number of overall MSHR misses (Count)
system.cpu1.dtb_walker_cache.demandMshrMissLatency::switch_cpus1.mmu.dtb.walker 165465314000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dtb_walker_cache.demandMshrMissLatency::total 165465314000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dtb_walker_cache.overallMshrMissLatency::switch_cpus1.mmu.dtb.walker 165465314000                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dtb_walker_cache.overallMshrMissLatency::total 165465314000                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dtb_walker_cache.demandMshrMissRate::switch_cpus1.mmu.dtb.walker     0.731691                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dtb_walker_cache.demandMshrMissRate::total     0.731691                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dtb_walker_cache.overallMshrMissRate::switch_cpus1.mmu.dtb.walker     0.731691                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dtb_walker_cache.overallMshrMissRate::total     0.731691                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dtb_walker_cache.demandAvgMshrMissLatency::switch_cpus1.mmu.dtb.walker 64043.536285                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dtb_walker_cache.demandAvgMshrMissLatency::total 64043.536285                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dtb_walker_cache.overallAvgMshrMissLatency::switch_cpus1.mmu.dtb.walker 64043.536285                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dtb_walker_cache.overallAvgMshrMissLatency::total 64043.536285                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dtb_walker_cache.replacements      2583334                       # number of replacements (Count)
system.cpu1.dtb_walker_cache.ReadReq.hits::switch_cpus1.mmu.dtb.walker       947412                       # number of ReadReq hits (Count)
system.cpu1.dtb_walker_cache.ReadReq.hits::total       947412                       # number of ReadReq hits (Count)
system.cpu1.dtb_walker_cache.ReadReq.misses::switch_cpus1.mmu.dtb.walker      2583638                       # number of ReadReq misses (Count)
system.cpu1.dtb_walker_cache.ReadReq.misses::total      2583638                       # number of ReadReq misses (Count)
system.cpu1.dtb_walker_cache.ReadReq.missLatency::switch_cpus1.mmu.dtb.walker 168048952000                       # number of ReadReq miss ticks (Tick)
system.cpu1.dtb_walker_cache.ReadReq.missLatency::total 168048952000                       # number of ReadReq miss ticks (Tick)
system.cpu1.dtb_walker_cache.ReadReq.accesses::switch_cpus1.mmu.dtb.walker      3531050                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dtb_walker_cache.ReadReq.accesses::total      3531050                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dtb_walker_cache.ReadReq.missRate::switch_cpus1.mmu.dtb.walker     0.731691                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dtb_walker_cache.ReadReq.missRate::total     0.731691                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dtb_walker_cache.ReadReq.avgMissLatency::switch_cpus1.mmu.dtb.walker 65043.536285                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dtb_walker_cache.ReadReq.avgMissLatency::total 65043.536285                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dtb_walker_cache.ReadReq.mshrMisses::switch_cpus1.mmu.dtb.walker      2583638                       # number of ReadReq MSHR misses (Count)
system.cpu1.dtb_walker_cache.ReadReq.mshrMisses::total      2583638                       # number of ReadReq MSHR misses (Count)
system.cpu1.dtb_walker_cache.ReadReq.mshrMissLatency::switch_cpus1.mmu.dtb.walker 165465314000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dtb_walker_cache.ReadReq.mshrMissLatency::total 165465314000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dtb_walker_cache.ReadReq.mshrMissRate::switch_cpus1.mmu.dtb.walker     0.731691                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dtb_walker_cache.ReadReq.mshrMissRate::total     0.731691                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dtb_walker_cache.ReadReq.avgMshrMissLatency::switch_cpus1.mmu.dtb.walker 64043.536285                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 64043.536285                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 4993096376000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dtb_walker_cache.tags.tagsInUse    15.986550                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dtb_walker_cache.tags.totalRefs      3531050                       # Total number of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.sampledRefs      2583638                       # Sample count of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.avgRefs     1.366697                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dtb_walker_cache.tags.warmupTick 4695630223000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dtb_walker_cache.tags.occupancies::switch_cpus1.mmu.dtb.walker    15.986550                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dtb_walker_cache.tags.avgOccs::switch_cpus1.mmu.dtb.walker     0.999159                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dtb_walker_cache.tags.avgOccs::total     0.999159                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dtb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu1.dtb_walker_cache.tags.ageTaskId_1024::0            7                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dtb_walker_cache.tags.ageTaskId_1024::1            8                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dtb_walker_cache.tags.ageTaskId_1024::2            1                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dtb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.dtb_walker_cache.tags.tagAccesses      9645738                       # Number of tag accesses (Count)
system.cpu1.dtb_walker_cache.tags.dataAccesses      9645738                       # Number of data accesses (Count)
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4993096376000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu1.exec_context.thread_0.numCallsReturns            1                       # Number of times a function call or return occured (Count)
system.cpu1.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu1.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu1.exec_context.thread_0.numBusyCycles           22                       # Number of busy cycles (Cycle)
system.cpu1.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu1.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu1.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu1.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu1.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu1.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu1.executeStats0.numStoreInsts             3                       # Number of stores executed (Count)
system.cpu1.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu1.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu1.executeStats0.numIntAluAccesses           19                       # Number of integer alu accesses (Count)
system.cpu1.executeStats0.numIntRegReads           15                       # Number of times the integer registers were read (Count)
system.cpu1.executeStats0.numIntRegWrites           14                       # Number of times the integer registers were written (Count)
system.cpu1.executeStats0.numMemRefs                3                       # Number of memory refs (Count)
system.cpu1.executeStats0.numMiscRegReads           12                       # Number of times the Misc registers were read (Count)
system.cpu1.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu1.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu1.fetchStats0.numInsts                    8                       # Number of instructions fetched (thread level) (Count)
system.cpu1.fetchStats0.numOps                     19                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu1.fetchStats0.fetchRate            0.363636                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.fetchStats0.numBranches                 4                       # Number of branches fetched (Count)
system.cpu1.fetchStats0.branchRate           0.181818                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu1.icache.demandHits::cpu1.inst            6                       # number of demand (read+write) hits (Count)
system.cpu1.icache.demandHits::switch_cpus1.inst     36625826                       # number of demand (read+write) hits (Count)
system.cpu1.icache.demandHits::total         36625832                       # number of demand (read+write) hits (Count)
system.cpu1.icache.overallHits::cpu1.inst            6                       # number of overall hits (Count)
system.cpu1.icache.overallHits::switch_cpus1.inst     36625826                       # number of overall hits (Count)
system.cpu1.icache.overallHits::total        36625832                       # number of overall hits (Count)
system.cpu1.icache.demandMisses::cpu1.inst            5                       # number of demand (read+write) misses (Count)
system.cpu1.icache.demandMisses::switch_cpus1.inst       110734                       # number of demand (read+write) misses (Count)
system.cpu1.icache.demandMisses::total         110739                       # number of demand (read+write) misses (Count)
system.cpu1.icache.overallMisses::cpu1.inst            5                       # number of overall misses (Count)
system.cpu1.icache.overallMisses::switch_cpus1.inst       110734                       # number of overall misses (Count)
system.cpu1.icache.overallMisses::total        110739                       # number of overall misses (Count)
system.cpu1.icache.demandMissLatency::switch_cpus1.inst   7874301991                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.demandMissLatency::total   7874301991                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.overallMissLatency::switch_cpus1.inst   7874301991                       # number of overall miss ticks (Tick)
system.cpu1.icache.overallMissLatency::total   7874301991                       # number of overall miss ticks (Tick)
system.cpu1.icache.demandAccesses::cpu1.inst           11                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.demandAccesses::switch_cpus1.inst     36736560                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.demandAccesses::total     36736571                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::cpu1.inst           11                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::switch_cpus1.inst     36736560                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::total     36736571                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.demandMissRate::cpu1.inst     0.454545                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.demandMissRate::switch_cpus1.inst     0.003014                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.demandMissRate::total     0.003014                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.overallMissRate::cpu1.inst     0.454545                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.overallMissRate::switch_cpus1.inst     0.003014                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.overallMissRate::total     0.003014                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.demandAvgMissLatency::switch_cpus1.inst 71110.065481                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.demandAvgMissLatency::total 71106.854776                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::switch_cpus1.inst 71110.065481                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::total 71106.854776                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.blockedCycles::no_mshrs        15082                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCauses::no_mshrs          204                       # number of times access was blocked (Count)
system.cpu1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.icache.avgBlocked::no_mshrs     73.931373                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.writebacks::writebacks        92023                       # number of writebacks (Count)
system.cpu1.icache.writebacks::total            92023                       # number of writebacks (Count)
system.cpu1.icache.demandMshrHits::switch_cpus1.inst        18202                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.demandMshrHits::total        18202                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.overallMshrHits::switch_cpus1.inst        18202                       # number of overall MSHR hits (Count)
system.cpu1.icache.overallMshrHits::total        18202                       # number of overall MSHR hits (Count)
system.cpu1.icache.demandMshrMisses::switch_cpus1.inst        92532                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.demandMshrMisses::total        92532                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::switch_cpus1.inst        92532                       # number of overall MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::total        92532                       # number of overall MSHR misses (Count)
system.cpu1.icache.demandMshrMissLatency::switch_cpus1.inst   6763242995                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissLatency::total   6763242995                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::switch_cpus1.inst   6763242995                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::total   6763242995                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissRate::switch_cpus1.inst     0.002519                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.demandMshrMissRate::total     0.002519                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::switch_cpus1.inst     0.002519                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::total     0.002519                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.demandAvgMshrMissLatency::switch_cpus1.inst 73090.855002                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.demandAvgMshrMissLatency::total 73090.855002                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::switch_cpus1.inst 73090.855002                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::total 73090.855002                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.replacements                 92023                       # number of replacements (Count)
system.cpu1.icache.ReadReq.hits::cpu1.inst            6                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.hits::switch_cpus1.inst     36625826                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.hits::total       36625832                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.misses::cpu1.inst            5                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.misses::switch_cpus1.inst       110734                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.misses::total       110739                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.missLatency::switch_cpus1.inst   7874301991                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.missLatency::total   7874301991                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.accesses::cpu1.inst           11                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.accesses::switch_cpus1.inst     36736560                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.accesses::total     36736571                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.missRate::cpu1.inst     0.454545                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.missRate::switch_cpus1.inst     0.003014                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.missRate::total     0.003014                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMissLatency::switch_cpus1.inst 71110.065481                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMissLatency::total 71106.854776                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.mshrHits::switch_cpus1.inst        18202                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrHits::total        18202                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrMisses::switch_cpus1.inst        92532                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMisses::total        92532                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMissLatency::switch_cpus1.inst   6763242995                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissLatency::total   6763242995                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissRate::switch_cpus1.inst     0.002519                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.mshrMissRate::total     0.002519                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMshrMissLatency::switch_cpus1.inst 73090.855002                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMshrMissLatency::total 73090.855002                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 4993096376000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.tags.tagsInUse          511.580602                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.icache.tags.totalRefs            36718367                       # Total number of references to valid blocks. (Count)
system.cpu1.icache.tags.sampledRefs             92535                       # Sample count of references to valid blocks. (Count)
system.cpu1.icache.tags.avgRefs            396.805176                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.icache.tags.warmupTick       4695629801500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.icache.tags.occupancies::cpu1.inst     0.004878                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.icache.tags.occupancies::switch_cpus1.inst   511.575724                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.icache.tags.avgOccs::cpu1.inst     0.000010                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.avgOccs::switch_cpus1.inst     0.999171                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.avgOccs::total       0.999181                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu1.icache.tags.ageTaskId_1024::0          125                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::1          346                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::2           41                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.icache.tags.tagAccesses          73565677                       # Number of tag accesses (Count)
system.cpu1.icache.tags.dataAccesses         73565677                       # Number of data accesses (Count)
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4993096376000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu1.itb_walker_cache.demandHits::switch_cpus1.mmu.itb.walker         3396                       # number of demand (read+write) hits (Count)
system.cpu1.itb_walker_cache.demandHits::total         3396                       # number of demand (read+write) hits (Count)
system.cpu1.itb_walker_cache.overallHits::switch_cpus1.mmu.itb.walker         3396                       # number of overall hits (Count)
system.cpu1.itb_walker_cache.overallHits::total         3396                       # number of overall hits (Count)
system.cpu1.itb_walker_cache.demandMisses::switch_cpus1.mmu.itb.walker         2449                       # number of demand (read+write) misses (Count)
system.cpu1.itb_walker_cache.demandMisses::total         2449                       # number of demand (read+write) misses (Count)
system.cpu1.itb_walker_cache.overallMisses::switch_cpus1.mmu.itb.walker         2449                       # number of overall misses (Count)
system.cpu1.itb_walker_cache.overallMisses::total         2449                       # number of overall misses (Count)
system.cpu1.itb_walker_cache.demandMissLatency::switch_cpus1.mmu.itb.walker    167196000                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.itb_walker_cache.demandMissLatency::total    167196000                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.itb_walker_cache.overallMissLatency::switch_cpus1.mmu.itb.walker    167196000                       # number of overall miss ticks (Tick)
system.cpu1.itb_walker_cache.overallMissLatency::total    167196000                       # number of overall miss ticks (Tick)
system.cpu1.itb_walker_cache.demandAccesses::switch_cpus1.mmu.itb.walker         5845                       # number of demand (read+write) accesses (Count)
system.cpu1.itb_walker_cache.demandAccesses::total         5845                       # number of demand (read+write) accesses (Count)
system.cpu1.itb_walker_cache.overallAccesses::switch_cpus1.mmu.itb.walker         5845                       # number of overall (read+write) accesses (Count)
system.cpu1.itb_walker_cache.overallAccesses::total         5845                       # number of overall (read+write) accesses (Count)
system.cpu1.itb_walker_cache.demandMissRate::switch_cpus1.mmu.itb.walker     0.418991                       # miss rate for demand accesses (Ratio)
system.cpu1.itb_walker_cache.demandMissRate::total     0.418991                       # miss rate for demand accesses (Ratio)
system.cpu1.itb_walker_cache.overallMissRate::switch_cpus1.mmu.itb.walker     0.418991                       # miss rate for overall accesses (Ratio)
system.cpu1.itb_walker_cache.overallMissRate::total     0.418991                       # miss rate for overall accesses (Ratio)
system.cpu1.itb_walker_cache.demandAvgMissLatency::switch_cpus1.mmu.itb.walker 68271.131074                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.itb_walker_cache.demandAvgMissLatency::total 68271.131074                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.itb_walker_cache.overallAvgMissLatency::switch_cpus1.mmu.itb.walker 68271.131074                       # average overall miss latency ((Tick/Count))
system.cpu1.itb_walker_cache.overallAvgMissLatency::total 68271.131074                       # average overall miss latency ((Tick/Count))
system.cpu1.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.demandMshrMisses::switch_cpus1.mmu.itb.walker         2449                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.itb_walker_cache.demandMshrMisses::total         2449                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.itb_walker_cache.overallMshrMisses::switch_cpus1.mmu.itb.walker         2449                       # number of overall MSHR misses (Count)
system.cpu1.itb_walker_cache.overallMshrMisses::total         2449                       # number of overall MSHR misses (Count)
system.cpu1.itb_walker_cache.demandMshrMissLatency::switch_cpus1.mmu.itb.walker    164747000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.itb_walker_cache.demandMshrMissLatency::total    164747000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.itb_walker_cache.overallMshrMissLatency::switch_cpus1.mmu.itb.walker    164747000                       # number of overall MSHR miss ticks (Tick)
system.cpu1.itb_walker_cache.overallMshrMissLatency::total    164747000                       # number of overall MSHR miss ticks (Tick)
system.cpu1.itb_walker_cache.demandMshrMissRate::switch_cpus1.mmu.itb.walker     0.418991                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.itb_walker_cache.demandMshrMissRate::total     0.418991                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.itb_walker_cache.overallMshrMissRate::switch_cpus1.mmu.itb.walker     0.418991                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.itb_walker_cache.overallMshrMissRate::total     0.418991                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.itb_walker_cache.demandAvgMshrMissLatency::switch_cpus1.mmu.itb.walker 67271.131074                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.itb_walker_cache.demandAvgMshrMissLatency::total 67271.131074                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.itb_walker_cache.overallAvgMshrMissLatency::switch_cpus1.mmu.itb.walker 67271.131074                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.itb_walker_cache.overallAvgMshrMissLatency::total 67271.131074                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.itb_walker_cache.replacements         2321                       # number of replacements (Count)
system.cpu1.itb_walker_cache.ReadReq.hits::switch_cpus1.mmu.itb.walker         3396                       # number of ReadReq hits (Count)
system.cpu1.itb_walker_cache.ReadReq.hits::total         3396                       # number of ReadReq hits (Count)
system.cpu1.itb_walker_cache.ReadReq.misses::switch_cpus1.mmu.itb.walker         2449                       # number of ReadReq misses (Count)
system.cpu1.itb_walker_cache.ReadReq.misses::total         2449                       # number of ReadReq misses (Count)
system.cpu1.itb_walker_cache.ReadReq.missLatency::switch_cpus1.mmu.itb.walker    167196000                       # number of ReadReq miss ticks (Tick)
system.cpu1.itb_walker_cache.ReadReq.missLatency::total    167196000                       # number of ReadReq miss ticks (Tick)
system.cpu1.itb_walker_cache.ReadReq.accesses::switch_cpus1.mmu.itb.walker         5845                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.itb_walker_cache.ReadReq.accesses::total         5845                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.itb_walker_cache.ReadReq.missRate::switch_cpus1.mmu.itb.walker     0.418991                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.itb_walker_cache.ReadReq.missRate::total     0.418991                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.itb_walker_cache.ReadReq.avgMissLatency::switch_cpus1.mmu.itb.walker 68271.131074                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.itb_walker_cache.ReadReq.avgMissLatency::total 68271.131074                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.itb_walker_cache.ReadReq.mshrMisses::switch_cpus1.mmu.itb.walker         2449                       # number of ReadReq MSHR misses (Count)
system.cpu1.itb_walker_cache.ReadReq.mshrMisses::total         2449                       # number of ReadReq MSHR misses (Count)
system.cpu1.itb_walker_cache.ReadReq.mshrMissLatency::switch_cpus1.mmu.itb.walker    164747000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.itb_walker_cache.ReadReq.mshrMissLatency::total    164747000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.itb_walker_cache.ReadReq.mshrMissRate::switch_cpus1.mmu.itb.walker     0.418991                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.itb_walker_cache.ReadReq.mshrMissRate::total     0.418991                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.itb_walker_cache.ReadReq.avgMshrMissLatency::switch_cpus1.mmu.itb.walker 67271.131074                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.itb_walker_cache.ReadReq.avgMshrMissLatency::total 67271.131074                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 4993096376000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.itb_walker_cache.tags.tagsInUse    15.681081                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.itb_walker_cache.tags.totalRefs         5845                       # Total number of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.sampledRefs         2449                       # Sample count of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.avgRefs     2.386688                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.itb_walker_cache.tags.warmupTick 4695629901000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.itb_walker_cache.tags.occupancies::switch_cpus1.mmu.itb.walker    15.681081                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.itb_walker_cache.tags.avgOccs::switch_cpus1.mmu.itb.walker     0.980068                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.itb_walker_cache.tags.avgOccs::total     0.980068                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.itb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu1.itb_walker_cache.tags.ageTaskId_1024::1            8                       # Occupied blocks per task id, per block age (Count)
system.cpu1.itb_walker_cache.tags.ageTaskId_1024::2            8                       # Occupied blocks per task id, per block age (Count)
system.cpu1.itb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.itb_walker_cache.tags.tagAccesses        14139                       # Number of tag accesses (Count)
system.cpu1.itb_walker_cache.tags.dataAccesses        14139                       # Number of data accesses (Count)
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4993096376000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.dtb.rdAccesses                      3                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4993096376000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses                     11                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4993096376000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu1.power_state.pwrStateResidencyTicks::ON       163000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::OFF 297466564000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu2.numCycles                              21                       # Number of cpu cycles simulated (Cycle)
system.cpu2.cpi                              2.625000                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu2.ipc                              0.380952                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.commitStats0.numInsts                   8                       # Number of instructions committed (thread level) (Count)
system.cpu2.commitStats0.numOps                    18                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu2.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu2.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu2.commitStats0.cpi                 2.625000                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu2.commitStats0.ipc                 0.380952                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu2.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu2.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu2.commitStats0.numIntInsts               18                       # Number of integer instructions (Count)
system.cpu2.commitStats0.numLoadInsts               5                       # Number of load instructions (Count)
system.cpu2.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu2.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu2.commitStats0.committedInstType::No_OpClass            0      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntAlu           13     72.22%     72.22% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntMult            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::ZeroMult            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntDiv            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatAdd            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCmp            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCvt            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMult            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMultAcc            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatDiv            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMisc            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatSqrt            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAdd            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAddAcc            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAlu            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCmp            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCvt            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMisc            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMult            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMultAcc            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShift            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdDiv            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSqrt            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMult            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAes            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAesMix            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdPredAlu            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::Matrix            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixMov            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixOP            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemRead            5     27.78%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::total           18                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedControl::IsControl            2                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsDirectControl            1                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsIndirectControl            1                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsCondControl            1                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsUncondControl            1                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsReturn            1                       # Class of control type instructions committed (Count)
system.cpu2.dcache.demandHits::cpu2.data            2                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.demandHits::switch_cpus2.data     45775639                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.demandHits::total         45775641                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.overallHits::cpu2.data            2                       # number of overall hits (Count)
system.cpu2.dcache.overallHits::switch_cpus2.data     45777606                       # number of overall hits (Count)
system.cpu2.dcache.overallHits::total        45777608                       # number of overall hits (Count)
system.cpu2.dcache.demandMisses::cpu2.data            3                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.demandMisses::switch_cpus2.data      3652611                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.demandMisses::total        3652614                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.overallMisses::cpu2.data            3                       # number of overall misses (Count)
system.cpu2.dcache.overallMisses::switch_cpus2.data      3653524                       # number of overall misses (Count)
system.cpu2.dcache.overallMisses::total       3653527                       # number of overall misses (Count)
system.cpu2.dcache.demandMissLatency::switch_cpus2.data 225926781460                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dcache.demandMissLatency::total 225926781460                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dcache.overallMissLatency::switch_cpus2.data 225926781460                       # number of overall miss ticks (Tick)
system.cpu2.dcache.overallMissLatency::total 225926781460                       # number of overall miss ticks (Tick)
system.cpu2.dcache.demandAccesses::cpu2.data            5                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.demandAccesses::switch_cpus2.data     49428250                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.demandAccesses::total     49428255                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::cpu2.data            5                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::switch_cpus2.data     49431130                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::total     49431135                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.demandMissRate::cpu2.data     0.600000                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.demandMissRate::switch_cpus2.data     0.073897                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.demandMissRate::total     0.073897                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.overallMissRate::cpu2.data     0.600000                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.overallMissRate::switch_cpus2.data     0.073911                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.overallMissRate::total     0.073911                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.demandAvgMissLatency::switch_cpus2.data 61853.501909                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.dcache.demandAvgMissLatency::total 61853.451107                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.dcache.overallAvgMissLatency::switch_cpus2.data 61838.044983                       # average overall miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMissLatency::total 61837.994207                       # average overall miss latency ((Tick/Count))
system.cpu2.dcache.blockedCycles::no_mshrs       469324                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCycles::no_targets      1428951                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCauses::no_mshrs         7406                       # number of times access was blocked (Count)
system.cpu2.dcache.blockedCauses::no_targets        20131                       # number of times access was blocked (Count)
system.cpu2.dcache.avgBlocked::no_mshrs     63.370780                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.avgBlocked::no_targets    70.982614                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.writebacks::writebacks       173730                       # number of writebacks (Count)
system.cpu2.dcache.writebacks::total           173730                       # number of writebacks (Count)
system.cpu2.dcache.demandMshrHits::switch_cpus2.data      2940430                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.dcache.demandMshrHits::total      2940430                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.dcache.overallMshrHits::switch_cpus2.data      2940430                       # number of overall MSHR hits (Count)
system.cpu2.dcache.overallMshrHits::total      2940430                       # number of overall MSHR hits (Count)
system.cpu2.dcache.demandMshrMisses::switch_cpus2.data       712181                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dcache.demandMshrMisses::total       712181                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::switch_cpus2.data       713023                       # number of overall MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::total       713023                       # number of overall MSHR misses (Count)
system.cpu2.dcache.overallMshrUncacheable::switch_cpus2.data          900                       # number of overall MSHR uncacheable misses (Count)
system.cpu2.dcache.overallMshrUncacheable::total          900                       # number of overall MSHR uncacheable misses (Count)
system.cpu2.dcache.demandMshrMissLatency::switch_cpus2.data  49933598440                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dcache.demandMshrMissLatency::total  49933598440                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::switch_cpus2.data  49978780940                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::total  49978780940                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrUncacheableLatency::switch_cpus2.data     19772000                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu2.dcache.overallMshrUncacheableLatency::total     19772000                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu2.dcache.demandMshrMissRate::switch_cpus2.data     0.014408                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dcache.demandMshrMissRate::total     0.014408                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::switch_cpus2.data     0.014425                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::total     0.014425                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.demandAvgMshrMissLatency::switch_cpus2.data 70113.634652                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.demandAvgMshrMissLatency::total 70113.634652                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::switch_cpus2.data 70094.205853                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::total 70094.205853                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMshrUncacheableLatency::switch_cpus2.data 21968.888889                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu2.dcache.overallAvgMshrUncacheableLatency::total 21968.888889                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu2.dcache.replacements                672872                       # number of replacements (Count)
system.cpu2.dcache.LockedRMWReadReq.hits::switch_cpus2.data        66135                       # number of LockedRMWReadReq hits (Count)
system.cpu2.dcache.LockedRMWReadReq.hits::total        66135                       # number of LockedRMWReadReq hits (Count)
system.cpu2.dcache.LockedRMWReadReq.misses::switch_cpus2.data       105073                       # number of LockedRMWReadReq misses (Count)
system.cpu2.dcache.LockedRMWReadReq.misses::total       105073                       # number of LockedRMWReadReq misses (Count)
system.cpu2.dcache.LockedRMWReadReq.missLatency::switch_cpus2.data   2122093000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.missLatency::total   2122093000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.accesses::switch_cpus2.data       171208                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWReadReq.accesses::total       171208                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWReadReq.missRate::switch_cpus2.data     0.613715                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.missRate::total     0.613715                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.avgMissLatency::switch_cpus2.data 20196.368239                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWReadReq.avgMissLatency::total 20196.368239                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWReadReq.mshrHits::switch_cpus2.data            8                       # number of LockedRMWReadReq MSHR hits (Count)
system.cpu2.dcache.LockedRMWReadReq.mshrHits::total            8                       # number of LockedRMWReadReq MSHR hits (Count)
system.cpu2.dcache.LockedRMWReadReq.mshrMisses::switch_cpus2.data       105065                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu2.dcache.LockedRMWReadReq.mshrMisses::total       105065                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu2.dcache.LockedRMWReadReq.mshrMissLatency::switch_cpus2.data   4724661503                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.mshrMissLatency::total   4724661503                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.mshrMissRate::switch_cpus2.data     0.613669                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.mshrMissRate::total     0.613669                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.avgMshrMissLatency::switch_cpus2.data 44968.938305                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWReadReq.avgMshrMissLatency::total 44968.938305                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWWriteReq.hits::switch_cpus2.data       171208                       # number of LockedRMWWriteReq hits (Count)
system.cpu2.dcache.LockedRMWWriteReq.hits::total       171208                       # number of LockedRMWWriteReq hits (Count)
system.cpu2.dcache.LockedRMWWriteReq.accesses::switch_cpus2.data       171208                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWWriteReq.accesses::total       171208                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.hits::cpu2.data            2                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.hits::switch_cpus2.data     37253201                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.hits::total       37253203                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.misses::cpu2.data            3                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.misses::switch_cpus2.data      3478857                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.misses::total      3478860                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.missLatency::switch_cpus2.data 215878494500                       # number of ReadReq miss ticks (Tick)
system.cpu2.dcache.ReadReq.missLatency::total 215878494500                       # number of ReadReq miss ticks (Tick)
system.cpu2.dcache.ReadReq.accesses::cpu2.data            5                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.accesses::switch_cpus2.data     40732058                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.accesses::total     40732063                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.missRate::cpu2.data     0.600000                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.missRate::switch_cpus2.data     0.085408                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.missRate::total     0.085408                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.avgMissLatency::switch_cpus2.data 62054.431815                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMissLatency::total 62054.378302                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.mshrHits::switch_cpus2.data      2939960                       # number of ReadReq MSHR hits (Count)
system.cpu2.dcache.ReadReq.mshrHits::total      2939960                       # number of ReadReq MSHR hits (Count)
system.cpu2.dcache.ReadReq.mshrMisses::switch_cpus2.data       538897                       # number of ReadReq MSHR misses (Count)
system.cpu2.dcache.ReadReq.mshrMisses::total       538897                       # number of ReadReq MSHR misses (Count)
system.cpu2.dcache.ReadReq.mshrUncacheable::switch_cpus2.data          142                       # number of ReadReq MSHR uncacheable (Count)
system.cpu2.dcache.ReadReq.mshrUncacheable::total          142                       # number of ReadReq MSHR uncacheable (Count)
system.cpu2.dcache.ReadReq.mshrMissLatency::switch_cpus2.data  40083906505                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.ReadReq.mshrMissLatency::total  40083906505                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.ReadReq.mshrUncacheableLatency::switch_cpus2.data     19772000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu2.dcache.ReadReq.mshrUncacheableLatency::total     19772000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu2.dcache.ReadReq.mshrMissRate::switch_cpus2.data     0.013230                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.mshrMissRate::total     0.013230                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.avgMshrMissLatency::switch_cpus2.data 74381.387362                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMshrMissLatency::total 74381.387362                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMshrUncacheableLatency::switch_cpus2.data 139239.436620                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMshrUncacheableLatency::total 139239.436620                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu2.dcache.SoftPFReq.hits::switch_cpus2.data         1967                       # number of SoftPFReq hits (Count)
system.cpu2.dcache.SoftPFReq.hits::total         1967                       # number of SoftPFReq hits (Count)
system.cpu2.dcache.SoftPFReq.misses::switch_cpus2.data          913                       # number of SoftPFReq misses (Count)
system.cpu2.dcache.SoftPFReq.misses::total          913                       # number of SoftPFReq misses (Count)
system.cpu2.dcache.SoftPFReq.accesses::switch_cpus2.data         2880                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu2.dcache.SoftPFReq.accesses::total         2880                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu2.dcache.SoftPFReq.missRate::switch_cpus2.data     0.317014                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu2.dcache.SoftPFReq.missRate::total     0.317014                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu2.dcache.SoftPFReq.mshrMisses::switch_cpus2.data          842                       # number of SoftPFReq MSHR misses (Count)
system.cpu2.dcache.SoftPFReq.mshrMisses::total          842                       # number of SoftPFReq MSHR misses (Count)
system.cpu2.dcache.SoftPFReq.mshrMissLatency::switch_cpus2.data     45182500                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu2.dcache.SoftPFReq.mshrMissLatency::total     45182500                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu2.dcache.SoftPFReq.mshrMissRate::switch_cpus2.data     0.292361                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu2.dcache.SoftPFReq.mshrMissRate::total     0.292361                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu2.dcache.SoftPFReq.avgMshrMissLatency::switch_cpus2.data 53660.926366                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.SoftPFReq.avgMshrMissLatency::total 53660.926366                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.hits::switch_cpus2.data      8522438                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.hits::total       8522438                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.misses::switch_cpus2.data       173754                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.misses::total       173754                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.missLatency::switch_cpus2.data  10048286960                       # number of WriteReq miss ticks (Tick)
system.cpu2.dcache.WriteReq.missLatency::total  10048286960                       # number of WriteReq miss ticks (Tick)
system.cpu2.dcache.WriteReq.accesses::switch_cpus2.data      8696192                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.accesses::total      8696192                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.missRate::switch_cpus2.data     0.019980                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.missRate::total     0.019980                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.avgMissLatency::switch_cpus2.data 57830.536045                       # average WriteReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.avgMissLatency::total 57830.536045                       # average WriteReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.mshrHits::switch_cpus2.data          470                       # number of WriteReq MSHR hits (Count)
system.cpu2.dcache.WriteReq.mshrHits::total          470                       # number of WriteReq MSHR hits (Count)
system.cpu2.dcache.WriteReq.mshrMisses::switch_cpus2.data       173284                       # number of WriteReq MSHR misses (Count)
system.cpu2.dcache.WriteReq.mshrMisses::total       173284                       # number of WriteReq MSHR misses (Count)
system.cpu2.dcache.WriteReq.mshrUncacheable::switch_cpus2.data          758                       # number of WriteReq MSHR uncacheable (Count)
system.cpu2.dcache.WriteReq.mshrUncacheable::total          758                       # number of WriteReq MSHR uncacheable (Count)
system.cpu2.dcache.WriteReq.mshrMissLatency::switch_cpus2.data   9849691935                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteReq.mshrMissLatency::total   9849691935                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteReq.mshrMissRate::switch_cpus2.data     0.019926                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.mshrMissRate::total     0.019926                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.avgMshrMissLatency::switch_cpus2.data 56841.323694                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.avgMshrMissLatency::total 56841.323694                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 4993096376000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dcache.tags.tagsInUse         1002.935749                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dcache.tags.totalRefs            46833618                       # Total number of references to valid blocks. (Count)
system.cpu2.dcache.tags.sampledRefs            813173                       # Sample count of references to valid blocks. (Count)
system.cpu2.dcache.tags.avgRefs             57.593671                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dcache.tags.warmupTick       4695629801500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dcache.tags.occupancies::cpu2.data     0.002158                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.dcache.tags.occupancies::switch_cpus2.data  1002.933591                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.dcache.tags.avgOccs::cpu2.data     0.000002                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.avgOccs::switch_cpus2.data     0.979427                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.avgOccs::total       0.979429                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.occupanciesTaskId::1024          890                       # Occupied blocks per task id (Count)
system.cpu2.dcache.tags.ageTaskId_1024::2            5                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ageTaskId_1024::3          882                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ageTaskId_1024::4            3                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ratioOccsTaskId::1024     0.869141                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.dcache.tags.tagAccesses         100360275                       # Number of tag accesses (Count)
system.cpu2.dcache.tags.dataAccesses        100360275                       # Number of data accesses (Count)
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4993096376000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dtb_walker_cache.demandHits::switch_cpus2.mmu.dtb.walker       985387                       # number of demand (read+write) hits (Count)
system.cpu2.dtb_walker_cache.demandHits::total       985387                       # number of demand (read+write) hits (Count)
system.cpu2.dtb_walker_cache.overallHits::switch_cpus2.mmu.dtb.walker       985387                       # number of overall hits (Count)
system.cpu2.dtb_walker_cache.overallHits::total       985387                       # number of overall hits (Count)
system.cpu2.dtb_walker_cache.demandMisses::switch_cpus2.mmu.dtb.walker      2579145                       # number of demand (read+write) misses (Count)
system.cpu2.dtb_walker_cache.demandMisses::total      2579145                       # number of demand (read+write) misses (Count)
system.cpu2.dtb_walker_cache.overallMisses::switch_cpus2.mmu.dtb.walker      2579145                       # number of overall misses (Count)
system.cpu2.dtb_walker_cache.overallMisses::total      2579145                       # number of overall misses (Count)
system.cpu2.dtb_walker_cache.demandMissLatency::switch_cpus2.mmu.dtb.walker 167795324000                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dtb_walker_cache.demandMissLatency::total 167795324000                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dtb_walker_cache.overallMissLatency::switch_cpus2.mmu.dtb.walker 167795324000                       # number of overall miss ticks (Tick)
system.cpu2.dtb_walker_cache.overallMissLatency::total 167795324000                       # number of overall miss ticks (Tick)
system.cpu2.dtb_walker_cache.demandAccesses::switch_cpus2.mmu.dtb.walker      3564532                       # number of demand (read+write) accesses (Count)
system.cpu2.dtb_walker_cache.demandAccesses::total      3564532                       # number of demand (read+write) accesses (Count)
system.cpu2.dtb_walker_cache.overallAccesses::switch_cpus2.mmu.dtb.walker      3564532                       # number of overall (read+write) accesses (Count)
system.cpu2.dtb_walker_cache.overallAccesses::total      3564532                       # number of overall (read+write) accesses (Count)
system.cpu2.dtb_walker_cache.demandMissRate::switch_cpus2.mmu.dtb.walker     0.723558                       # miss rate for demand accesses (Ratio)
system.cpu2.dtb_walker_cache.demandMissRate::total     0.723558                       # miss rate for demand accesses (Ratio)
system.cpu2.dtb_walker_cache.overallMissRate::switch_cpus2.mmu.dtb.walker     0.723558                       # miss rate for overall accesses (Ratio)
system.cpu2.dtb_walker_cache.overallMissRate::total     0.723558                       # miss rate for overall accesses (Ratio)
system.cpu2.dtb_walker_cache.demandAvgMissLatency::switch_cpus2.mmu.dtb.walker 65058.507374                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.dtb_walker_cache.demandAvgMissLatency::total 65058.507374                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.dtb_walker_cache.overallAvgMissLatency::switch_cpus2.mmu.dtb.walker 65058.507374                       # average overall miss latency ((Tick/Count))
system.cpu2.dtb_walker_cache.overallAvgMissLatency::total 65058.507374                       # average overall miss latency ((Tick/Count))
system.cpu2.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.demandMshrMisses::switch_cpus2.mmu.dtb.walker      2579145                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dtb_walker_cache.demandMshrMisses::total      2579145                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dtb_walker_cache.overallMshrMisses::switch_cpus2.mmu.dtb.walker      2579145                       # number of overall MSHR misses (Count)
system.cpu2.dtb_walker_cache.overallMshrMisses::total      2579145                       # number of overall MSHR misses (Count)
system.cpu2.dtb_walker_cache.demandMshrMissLatency::switch_cpus2.mmu.dtb.walker 165216179000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dtb_walker_cache.demandMshrMissLatency::total 165216179000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dtb_walker_cache.overallMshrMissLatency::switch_cpus2.mmu.dtb.walker 165216179000                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dtb_walker_cache.overallMshrMissLatency::total 165216179000                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dtb_walker_cache.demandMshrMissRate::switch_cpus2.mmu.dtb.walker     0.723558                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dtb_walker_cache.demandMshrMissRate::total     0.723558                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dtb_walker_cache.overallMshrMissRate::switch_cpus2.mmu.dtb.walker     0.723558                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dtb_walker_cache.overallMshrMissRate::total     0.723558                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dtb_walker_cache.demandAvgMshrMissLatency::switch_cpus2.mmu.dtb.walker 64058.507374                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dtb_walker_cache.demandAvgMshrMissLatency::total 64058.507374                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dtb_walker_cache.overallAvgMshrMissLatency::switch_cpus2.mmu.dtb.walker 64058.507374                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dtb_walker_cache.overallAvgMshrMissLatency::total 64058.507374                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dtb_walker_cache.replacements      2578412                       # number of replacements (Count)
system.cpu2.dtb_walker_cache.ReadReq.hits::switch_cpus2.mmu.dtb.walker       985387                       # number of ReadReq hits (Count)
system.cpu2.dtb_walker_cache.ReadReq.hits::total       985387                       # number of ReadReq hits (Count)
system.cpu2.dtb_walker_cache.ReadReq.misses::switch_cpus2.mmu.dtb.walker      2579145                       # number of ReadReq misses (Count)
system.cpu2.dtb_walker_cache.ReadReq.misses::total      2579145                       # number of ReadReq misses (Count)
system.cpu2.dtb_walker_cache.ReadReq.missLatency::switch_cpus2.mmu.dtb.walker 167795324000                       # number of ReadReq miss ticks (Tick)
system.cpu2.dtb_walker_cache.ReadReq.missLatency::total 167795324000                       # number of ReadReq miss ticks (Tick)
system.cpu2.dtb_walker_cache.ReadReq.accesses::switch_cpus2.mmu.dtb.walker      3564532                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dtb_walker_cache.ReadReq.accesses::total      3564532                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dtb_walker_cache.ReadReq.missRate::switch_cpus2.mmu.dtb.walker     0.723558                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dtb_walker_cache.ReadReq.missRate::total     0.723558                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dtb_walker_cache.ReadReq.avgMissLatency::switch_cpus2.mmu.dtb.walker 65058.507374                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dtb_walker_cache.ReadReq.avgMissLatency::total 65058.507374                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dtb_walker_cache.ReadReq.mshrMisses::switch_cpus2.mmu.dtb.walker      2579145                       # number of ReadReq MSHR misses (Count)
system.cpu2.dtb_walker_cache.ReadReq.mshrMisses::total      2579145                       # number of ReadReq MSHR misses (Count)
system.cpu2.dtb_walker_cache.ReadReq.mshrMissLatency::switch_cpus2.mmu.dtb.walker 165216179000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dtb_walker_cache.ReadReq.mshrMissLatency::total 165216179000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dtb_walker_cache.ReadReq.mshrMissRate::switch_cpus2.mmu.dtb.walker     0.723558                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dtb_walker_cache.ReadReq.mshrMissRate::total     0.723558                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dtb_walker_cache.ReadReq.avgMshrMissLatency::switch_cpus2.mmu.dtb.walker 64058.507374                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 64058.507374                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 4993096376000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dtb_walker_cache.tags.tagsInUse    15.987041                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dtb_walker_cache.tags.totalRefs      3564532                       # Total number of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.sampledRefs      2579145                       # Sample count of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.avgRefs     1.382060                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dtb_walker_cache.tags.warmupTick 4695630166000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dtb_walker_cache.tags.occupancies::switch_cpus2.mmu.dtb.walker    15.987041                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.dtb_walker_cache.tags.avgOccs::switch_cpus2.mmu.dtb.walker     0.999190                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dtb_walker_cache.tags.avgOccs::total     0.999190                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dtb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu2.dtb_walker_cache.tags.ageTaskId_1024::3           16                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dtb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.dtb_walker_cache.tags.tagAccesses      9708209                       # Number of tag accesses (Count)
system.cpu2.dtb_walker_cache.tags.dataAccesses      9708209                       # Number of data accesses (Count)
system.cpu2.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4993096376000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu2.exec_context.thread_0.numCallsReturns            1                       # Number of times a function call or return occured (Count)
system.cpu2.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu2.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu2.exec_context.thread_0.numBusyCycles           21                       # Number of busy cycles (Cycle)
system.cpu2.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu2.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu2.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu2.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu2.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu2.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu2.executeStats0.numStoreInsts             5                       # Number of stores executed (Count)
system.cpu2.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu2.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu2.executeStats0.numIntAluAccesses           18                       # Number of integer alu accesses (Count)
system.cpu2.executeStats0.numIntRegReads           20                       # Number of times the integer registers were read (Count)
system.cpu2.executeStats0.numIntRegWrites           16                       # Number of times the integer registers were written (Count)
system.cpu2.executeStats0.numMemRefs                5                       # Number of memory refs (Count)
system.cpu2.executeStats0.numMiscRegReads            8                       # Number of times the Misc registers were read (Count)
system.cpu2.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu2.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu2.fetchStats0.numInsts                    8                       # Number of instructions fetched (thread level) (Count)
system.cpu2.fetchStats0.numOps                     18                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu2.fetchStats0.fetchRate            0.380952                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu2.fetchStats0.numBranches                 2                       # Number of branches fetched (Count)
system.cpu2.fetchStats0.branchRate           0.095238                       # Number of branch fetches per cycle (Ratio)
system.cpu2.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu2.icache.demandHits::cpu2.inst            9                       # number of demand (read+write) hits (Count)
system.cpu2.icache.demandHits::switch_cpus2.inst     58872973                       # number of demand (read+write) hits (Count)
system.cpu2.icache.demandHits::total         58872982                       # number of demand (read+write) hits (Count)
system.cpu2.icache.overallHits::cpu2.inst            9                       # number of overall hits (Count)
system.cpu2.icache.overallHits::switch_cpus2.inst     58872973                       # number of overall hits (Count)
system.cpu2.icache.overallHits::total        58872982                       # number of overall hits (Count)
system.cpu2.icache.demandMisses::cpu2.inst            2                       # number of demand (read+write) misses (Count)
system.cpu2.icache.demandMisses::switch_cpus2.inst       195562                       # number of demand (read+write) misses (Count)
system.cpu2.icache.demandMisses::total         195564                       # number of demand (read+write) misses (Count)
system.cpu2.icache.overallMisses::cpu2.inst            2                       # number of overall misses (Count)
system.cpu2.icache.overallMisses::switch_cpus2.inst       195562                       # number of overall misses (Count)
system.cpu2.icache.overallMisses::total        195564                       # number of overall misses (Count)
system.cpu2.icache.demandMissLatency::switch_cpus2.inst  13551009475                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.icache.demandMissLatency::total  13551009475                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.icache.overallMissLatency::switch_cpus2.inst  13551009475                       # number of overall miss ticks (Tick)
system.cpu2.icache.overallMissLatency::total  13551009475                       # number of overall miss ticks (Tick)
system.cpu2.icache.demandAccesses::cpu2.inst           11                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.demandAccesses::switch_cpus2.inst     59068535                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.demandAccesses::total     59068546                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::cpu2.inst           11                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::switch_cpus2.inst     59068535                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::total     59068546                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.demandMissRate::cpu2.inst     0.181818                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.demandMissRate::switch_cpus2.inst     0.003311                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.demandMissRate::total     0.003311                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.overallMissRate::cpu2.inst     0.181818                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.overallMissRate::switch_cpus2.inst     0.003311                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.overallMissRate::total     0.003311                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.demandAvgMissLatency::switch_cpus2.inst 69292.651308                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.icache.demandAvgMissLatency::total 69291.942663                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.icache.overallAvgMissLatency::switch_cpus2.inst 69292.651308                       # average overall miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMissLatency::total 69291.942663                       # average overall miss latency ((Tick/Count))
system.cpu2.icache.blockedCycles::no_mshrs        20549                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCauses::no_mshrs          318                       # number of times access was blocked (Count)
system.cpu2.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.icache.avgBlocked::no_mshrs     64.619497                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.writebacks::writebacks       165746                       # number of writebacks (Count)
system.cpu2.icache.writebacks::total           165746                       # number of writebacks (Count)
system.cpu2.icache.demandMshrHits::switch_cpus2.inst        29306                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.icache.demandMshrHits::total        29306                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.icache.overallMshrHits::switch_cpus2.inst        29306                       # number of overall MSHR hits (Count)
system.cpu2.icache.overallMshrHits::total        29306                       # number of overall MSHR hits (Count)
system.cpu2.icache.demandMshrMisses::switch_cpus2.inst       166256                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.icache.demandMshrMisses::total       166256                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.icache.overallMshrMisses::switch_cpus2.inst       166256                       # number of overall MSHR misses (Count)
system.cpu2.icache.overallMshrMisses::total       166256                       # number of overall MSHR misses (Count)
system.cpu2.icache.demandMshrMissLatency::switch_cpus2.inst  11738627990                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.icache.demandMshrMissLatency::total  11738627990                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.icache.overallMshrMissLatency::switch_cpus2.inst  11738627990                       # number of overall MSHR miss ticks (Tick)
system.cpu2.icache.overallMshrMissLatency::total  11738627990                       # number of overall MSHR miss ticks (Tick)
system.cpu2.icache.demandMshrMissRate::switch_cpus2.inst     0.002815                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.icache.demandMshrMissRate::total     0.002815                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.icache.overallMshrMissRate::switch_cpus2.inst     0.002815                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.icache.overallMshrMissRate::total     0.002815                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.icache.demandAvgMshrMissLatency::switch_cpus2.inst 70605.740485                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.demandAvgMshrMissLatency::total 70605.740485                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMshrMissLatency::switch_cpus2.inst 70605.740485                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMshrMissLatency::total 70605.740485                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.replacements                165746                       # number of replacements (Count)
system.cpu2.icache.ReadReq.hits::cpu2.inst            9                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.hits::switch_cpus2.inst     58872973                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.hits::total       58872982                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.misses::cpu2.inst            2                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.misses::switch_cpus2.inst       195562                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.misses::total       195564                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.missLatency::switch_cpus2.inst  13551009475                       # number of ReadReq miss ticks (Tick)
system.cpu2.icache.ReadReq.missLatency::total  13551009475                       # number of ReadReq miss ticks (Tick)
system.cpu2.icache.ReadReq.accesses::cpu2.inst           11                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.accesses::switch_cpus2.inst     59068535                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.accesses::total     59068546                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.missRate::cpu2.inst     0.181818                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.missRate::switch_cpus2.inst     0.003311                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.missRate::total     0.003311                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.avgMissLatency::switch_cpus2.inst 69292.651308                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.avgMissLatency::total 69291.942663                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.mshrHits::switch_cpus2.inst        29306                       # number of ReadReq MSHR hits (Count)
system.cpu2.icache.ReadReq.mshrHits::total        29306                       # number of ReadReq MSHR hits (Count)
system.cpu2.icache.ReadReq.mshrMisses::switch_cpus2.inst       166256                       # number of ReadReq MSHR misses (Count)
system.cpu2.icache.ReadReq.mshrMisses::total       166256                       # number of ReadReq MSHR misses (Count)
system.cpu2.icache.ReadReq.mshrMissLatency::switch_cpus2.inst  11738627990                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.icache.ReadReq.mshrMissLatency::total  11738627990                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.icache.ReadReq.mshrMissRate::switch_cpus2.inst     0.002815                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.mshrMissRate::total     0.002815                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.avgMshrMissLatency::switch_cpus2.inst 70605.740485                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.avgMshrMissLatency::total 70605.740485                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 4993096376000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.icache.tags.tagsInUse          511.912588                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.icache.tags.totalRefs            59039240                       # Total number of references to valid blocks. (Count)
system.cpu2.icache.tags.sampledRefs            166258                       # Sample count of references to valid blocks. (Count)
system.cpu2.icache.tags.avgRefs            355.106160                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.icache.tags.warmupTick       4695629801500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.icache.tags.occupancies::cpu2.inst     0.000237                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.icache.tags.occupancies::switch_cpus2.inst   511.912351                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.icache.tags.avgOccs::cpu2.inst     0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.avgOccs::switch_cpus2.inst     0.999829                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.avgOccs::total       0.999829                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu2.icache.tags.ageTaskId_1024::2           24                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ageTaskId_1024::3          472                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ageTaskId_1024::4           16                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.icache.tags.tagAccesses         118303350                       # Number of tag accesses (Count)
system.cpu2.icache.tags.dataAccesses        118303350                       # Number of data accesses (Count)
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4993096376000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu2.itb_walker_cache.demandHits::switch_cpus2.mmu.itb.walker         3149                       # number of demand (read+write) hits (Count)
system.cpu2.itb_walker_cache.demandHits::total         3149                       # number of demand (read+write) hits (Count)
system.cpu2.itb_walker_cache.overallHits::switch_cpus2.mmu.itb.walker         3149                       # number of overall hits (Count)
system.cpu2.itb_walker_cache.overallHits::total         3149                       # number of overall hits (Count)
system.cpu2.itb_walker_cache.demandMisses::switch_cpus2.mmu.itb.walker         4606                       # number of demand (read+write) misses (Count)
system.cpu2.itb_walker_cache.demandMisses::total         4606                       # number of demand (read+write) misses (Count)
system.cpu2.itb_walker_cache.overallMisses::switch_cpus2.mmu.itb.walker         4606                       # number of overall misses (Count)
system.cpu2.itb_walker_cache.overallMisses::total         4606                       # number of overall misses (Count)
system.cpu2.itb_walker_cache.demandMissLatency::switch_cpus2.mmu.itb.walker    295550500                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.itb_walker_cache.demandMissLatency::total    295550500                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.itb_walker_cache.overallMissLatency::switch_cpus2.mmu.itb.walker    295550500                       # number of overall miss ticks (Tick)
system.cpu2.itb_walker_cache.overallMissLatency::total    295550500                       # number of overall miss ticks (Tick)
system.cpu2.itb_walker_cache.demandAccesses::switch_cpus2.mmu.itb.walker         7755                       # number of demand (read+write) accesses (Count)
system.cpu2.itb_walker_cache.demandAccesses::total         7755                       # number of demand (read+write) accesses (Count)
system.cpu2.itb_walker_cache.overallAccesses::switch_cpus2.mmu.itb.walker         7755                       # number of overall (read+write) accesses (Count)
system.cpu2.itb_walker_cache.overallAccesses::total         7755                       # number of overall (read+write) accesses (Count)
system.cpu2.itb_walker_cache.demandMissRate::switch_cpus2.mmu.itb.walker     0.593939                       # miss rate for demand accesses (Ratio)
system.cpu2.itb_walker_cache.demandMissRate::total     0.593939                       # miss rate for demand accesses (Ratio)
system.cpu2.itb_walker_cache.overallMissRate::switch_cpus2.mmu.itb.walker     0.593939                       # miss rate for overall accesses (Ratio)
system.cpu2.itb_walker_cache.overallMissRate::total     0.593939                       # miss rate for overall accesses (Ratio)
system.cpu2.itb_walker_cache.demandAvgMissLatency::switch_cpus2.mmu.itb.walker 64166.413374                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.itb_walker_cache.demandAvgMissLatency::total 64166.413374                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.itb_walker_cache.overallAvgMissLatency::switch_cpus2.mmu.itb.walker 64166.413374                       # average overall miss latency ((Tick/Count))
system.cpu2.itb_walker_cache.overallAvgMissLatency::total 64166.413374                       # average overall miss latency ((Tick/Count))
system.cpu2.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.demandMshrMisses::switch_cpus2.mmu.itb.walker         4606                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.itb_walker_cache.demandMshrMisses::total         4606                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.itb_walker_cache.overallMshrMisses::switch_cpus2.mmu.itb.walker         4606                       # number of overall MSHR misses (Count)
system.cpu2.itb_walker_cache.overallMshrMisses::total         4606                       # number of overall MSHR misses (Count)
system.cpu2.itb_walker_cache.demandMshrMissLatency::switch_cpus2.mmu.itb.walker    290944500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.itb_walker_cache.demandMshrMissLatency::total    290944500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.itb_walker_cache.overallMshrMissLatency::switch_cpus2.mmu.itb.walker    290944500                       # number of overall MSHR miss ticks (Tick)
system.cpu2.itb_walker_cache.overallMshrMissLatency::total    290944500                       # number of overall MSHR miss ticks (Tick)
system.cpu2.itb_walker_cache.demandMshrMissRate::switch_cpus2.mmu.itb.walker     0.593939                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.itb_walker_cache.demandMshrMissRate::total     0.593939                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.itb_walker_cache.overallMshrMissRate::switch_cpus2.mmu.itb.walker     0.593939                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.itb_walker_cache.overallMshrMissRate::total     0.593939                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.itb_walker_cache.demandAvgMshrMissLatency::switch_cpus2.mmu.itb.walker 63166.413374                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.itb_walker_cache.demandAvgMshrMissLatency::total 63166.413374                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.itb_walker_cache.overallAvgMshrMissLatency::switch_cpus2.mmu.itb.walker 63166.413374                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.itb_walker_cache.overallAvgMshrMissLatency::total 63166.413374                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.itb_walker_cache.replacements         4424                       # number of replacements (Count)
system.cpu2.itb_walker_cache.ReadReq.hits::switch_cpus2.mmu.itb.walker         3149                       # number of ReadReq hits (Count)
system.cpu2.itb_walker_cache.ReadReq.hits::total         3149                       # number of ReadReq hits (Count)
system.cpu2.itb_walker_cache.ReadReq.misses::switch_cpus2.mmu.itb.walker         4606                       # number of ReadReq misses (Count)
system.cpu2.itb_walker_cache.ReadReq.misses::total         4606                       # number of ReadReq misses (Count)
system.cpu2.itb_walker_cache.ReadReq.missLatency::switch_cpus2.mmu.itb.walker    295550500                       # number of ReadReq miss ticks (Tick)
system.cpu2.itb_walker_cache.ReadReq.missLatency::total    295550500                       # number of ReadReq miss ticks (Tick)
system.cpu2.itb_walker_cache.ReadReq.accesses::switch_cpus2.mmu.itb.walker         7755                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.itb_walker_cache.ReadReq.accesses::total         7755                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.itb_walker_cache.ReadReq.missRate::switch_cpus2.mmu.itb.walker     0.593939                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.itb_walker_cache.ReadReq.missRate::total     0.593939                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.itb_walker_cache.ReadReq.avgMissLatency::switch_cpus2.mmu.itb.walker 64166.413374                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.itb_walker_cache.ReadReq.avgMissLatency::total 64166.413374                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.itb_walker_cache.ReadReq.mshrMisses::switch_cpus2.mmu.itb.walker         4606                       # number of ReadReq MSHR misses (Count)
system.cpu2.itb_walker_cache.ReadReq.mshrMisses::total         4606                       # number of ReadReq MSHR misses (Count)
system.cpu2.itb_walker_cache.ReadReq.mshrMissLatency::switch_cpus2.mmu.itb.walker    290944500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.itb_walker_cache.ReadReq.mshrMissLatency::total    290944500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.itb_walker_cache.ReadReq.mshrMissRate::switch_cpus2.mmu.itb.walker     0.593939                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.itb_walker_cache.ReadReq.mshrMissRate::total     0.593939                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.itb_walker_cache.ReadReq.avgMshrMissLatency::switch_cpus2.mmu.itb.walker 63166.413374                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.itb_walker_cache.ReadReq.avgMshrMissLatency::total 63166.413374                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 4993096376000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.itb_walker_cache.tags.tagsInUse    15.153838                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.itb_walker_cache.tags.totalRefs         7755                       # Total number of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.sampledRefs         4606                       # Sample count of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.avgRefs     1.683673                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.itb_walker_cache.tags.warmupTick 4695629894000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.itb_walker_cache.tags.occupancies::switch_cpus2.mmu.itb.walker    15.153838                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.itb_walker_cache.tags.avgOccs::switch_cpus2.mmu.itb.walker     0.947115                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.itb_walker_cache.tags.avgOccs::total     0.947115                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.itb_walker_cache.tags.tagAccesses        20116                       # Number of tag accesses (Count)
system.cpu2.itb_walker_cache.tags.dataAccesses        20116                       # Number of data accesses (Count)
system.cpu2.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4993096376000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.dtb.rdAccesses                      5                       # TLB accesses on read requests (Count)
system.cpu2.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu2.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4993096376000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.itb.wrAccesses                     11                       # TLB accesses on write requests (Count)
system.cpu2.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4993096376000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu2.power_state.pwrStateResidencyTicks::ON    902656000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::OFF 297466564000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.numCycles                              22                       # Number of cpu cycles simulated (Cycle)
system.cpu3.cpi                              2.750000                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu3.ipc                              0.363636                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.commitStats0.numInsts                   8                       # Number of instructions committed (thread level) (Count)
system.cpu3.commitStats0.numOps                    19                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu3.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu3.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu3.commitStats0.cpi                 2.750000                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu3.commitStats0.ipc                 0.363636                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu3.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu3.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu3.commitStats0.numIntInsts               19                       # Number of integer instructions (Count)
system.cpu3.commitStats0.numLoadInsts               3                       # Number of load instructions (Count)
system.cpu3.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu3.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu3.commitStats0.committedInstType::No_OpClass            0      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntAlu           16     84.21%     84.21% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntMult            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::ZeroMult            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntDiv            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatAdd            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatCmp            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatCvt            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMult            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMultAcc            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatDiv            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMisc            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatSqrt            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAdd            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAddAcc            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAlu            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdCmp            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdCvt            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMisc            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMult            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMultAcc            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShift            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdDiv            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSqrt            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMult            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAes            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAesMix            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdPredAlu            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::Matrix            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MatrixMov            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MatrixOP            0      0.00%     84.21% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MemRead            3     15.79%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::total           19                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedControl::IsControl            4                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsDirectControl            3                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsIndirectControl            1                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsCondControl            1                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsUncondControl            3                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsReturn            1                       # Class of control type instructions committed (Count)
system.cpu3.dcache.demandHits::switch_cpus3.data     31987454                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.demandHits::total         31987454                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.overallHits::switch_cpus3.data     31987681                       # number of overall hits (Count)
system.cpu3.dcache.overallHits::total        31987681                       # number of overall hits (Count)
system.cpu3.dcache.demandMisses::cpu3.data            3                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.demandMisses::switch_cpus3.data      3420982                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.demandMisses::total        3420985                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.overallMisses::cpu3.data            3                       # number of overall misses (Count)
system.cpu3.dcache.overallMisses::switch_cpus3.data      3421318                       # number of overall misses (Count)
system.cpu3.dcache.overallMisses::total       3421321                       # number of overall misses (Count)
system.cpu3.dcache.demandMissLatency::switch_cpus3.data 213289402950                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dcache.demandMissLatency::total 213289402950                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dcache.overallMissLatency::switch_cpus3.data 213289402950                       # number of overall miss ticks (Tick)
system.cpu3.dcache.overallMissLatency::total 213289402950                       # number of overall miss ticks (Tick)
system.cpu3.dcache.demandAccesses::cpu3.data            3                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.demandAccesses::switch_cpus3.data     35408436                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.demandAccesses::total     35408439                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::cpu3.data            3                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::switch_cpus3.data     35408999                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::total     35409002                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.demandMissRate::cpu3.data            1                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.demandMissRate::switch_cpus3.data     0.096615                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.demandMissRate::total     0.096615                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.overallMissRate::cpu3.data            1                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.overallMissRate::switch_cpus3.data     0.096623                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.overallMissRate::total     0.096623                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.demandAvgMissLatency::switch_cpus3.data 62347.420404                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.dcache.demandAvgMissLatency::total 62347.365729                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.dcache.overallAvgMissLatency::switch_cpus3.data 62341.297404                       # average overall miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMissLatency::total 62341.242739                       # average overall miss latency ((Tick/Count))
system.cpu3.dcache.blockedCycles::no_mshrs       414395                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCycles::no_targets      1427704                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCauses::no_mshrs         7217                       # number of times access was blocked (Count)
system.cpu3.dcache.blockedCauses::no_targets        19709                       # number of times access was blocked (Count)
system.cpu3.dcache.avgBlocked::no_mshrs     57.419288                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.avgBlocked::no_targets    72.439190                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.writebacks::writebacks       104290                       # number of writebacks (Count)
system.cpu3.dcache.writebacks::total           104290                       # number of writebacks (Count)
system.cpu3.dcache.demandMshrHits::switch_cpus3.data      2815083                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.dcache.demandMshrHits::total      2815083                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.dcache.overallMshrHits::switch_cpus3.data      2815083                       # number of overall MSHR hits (Count)
system.cpu3.dcache.overallMshrHits::total      2815083                       # number of overall MSHR hits (Count)
system.cpu3.dcache.demandMshrMisses::switch_cpus3.data       605899                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dcache.demandMshrMisses::total       605899                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::switch_cpus3.data       606234                       # number of overall MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::total       606234                       # number of overall MSHR misses (Count)
system.cpu3.dcache.overallMshrUncacheable::switch_cpus3.data          384                       # number of overall MSHR uncacheable misses (Count)
system.cpu3.dcache.overallMshrUncacheable::total          384                       # number of overall MSHR uncacheable misses (Count)
system.cpu3.dcache.demandMshrMissLatency::switch_cpus3.data  43278985427                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dcache.demandMshrMissLatency::total  43278985427                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::switch_cpus3.data  43296184927                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::total  43296184927                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrUncacheableLatency::switch_cpus3.data      1959000                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu3.dcache.overallMshrUncacheableLatency::total      1959000                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu3.dcache.demandMshrMissRate::switch_cpus3.data     0.017112                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dcache.demandMshrMissRate::total     0.017112                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::switch_cpus3.data     0.017121                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::total     0.017121                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.demandAvgMshrMissLatency::switch_cpus3.data 71429.372597                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.demandAvgMshrMissLatency::total 71429.372597                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::switch_cpus3.data 71418.272362                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::total 71418.272362                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMshrUncacheableLatency::switch_cpus3.data  5101.562500                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu3.dcache.overallAvgMshrUncacheableLatency::total  5101.562500                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu3.dcache.replacements                569565                       # number of replacements (Count)
system.cpu3.dcache.LockedRMWReadReq.hits::switch_cpus3.data        42770                       # number of LockedRMWReadReq hits (Count)
system.cpu3.dcache.LockedRMWReadReq.hits::total        42770                       # number of LockedRMWReadReq hits (Count)
system.cpu3.dcache.LockedRMWReadReq.misses::switch_cpus3.data       102736                       # number of LockedRMWReadReq misses (Count)
system.cpu3.dcache.LockedRMWReadReq.misses::total       102736                       # number of LockedRMWReadReq misses (Count)
system.cpu3.dcache.LockedRMWReadReq.missLatency::switch_cpus3.data   2006752500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.missLatency::total   2006752500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.accesses::switch_cpus3.data       145506                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWReadReq.accesses::total       145506                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWReadReq.missRate::switch_cpus3.data     0.706060                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.missRate::total     0.706060                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.avgMissLatency::switch_cpus3.data 19533.099400                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWReadReq.avgMissLatency::total 19533.099400                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWReadReq.mshrHits::switch_cpus3.data            4                       # number of LockedRMWReadReq MSHR hits (Count)
system.cpu3.dcache.LockedRMWReadReq.mshrHits::total            4                       # number of LockedRMWReadReq MSHR hits (Count)
system.cpu3.dcache.LockedRMWReadReq.mshrMisses::switch_cpus3.data       102732                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu3.dcache.LockedRMWReadReq.mshrMisses::total       102732                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu3.dcache.LockedRMWReadReq.mshrMissLatency::switch_cpus3.data   4393522001                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.mshrMissLatency::total   4393522001                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.mshrMissRate::switch_cpus3.data     0.706033                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.mshrMissRate::total     0.706033                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.avgMshrMissLatency::switch_cpus3.data 42766.830209                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWReadReq.avgMshrMissLatency::total 42766.830209                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWWriteReq.hits::switch_cpus3.data       145506                       # number of LockedRMWWriteReq hits (Count)
system.cpu3.dcache.LockedRMWWriteReq.hits::total       145506                       # number of LockedRMWWriteReq hits (Count)
system.cpu3.dcache.LockedRMWWriteReq.accesses::switch_cpus3.data       145506                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWWriteReq.accesses::total       145506                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.hits::switch_cpus3.data     28727381                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.hits::total       28727381                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.misses::cpu3.data            3                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.misses::switch_cpus3.data      3306805                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.misses::total      3306808                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.missLatency::switch_cpus3.data 206767455500                       # number of ReadReq miss ticks (Tick)
system.cpu3.dcache.ReadReq.missLatency::total 206767455500                       # number of ReadReq miss ticks (Tick)
system.cpu3.dcache.ReadReq.accesses::cpu3.data            3                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.accesses::switch_cpus3.data     32034186                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.accesses::total     32034189                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.missRate::cpu3.data            1                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.missRate::switch_cpus3.data     0.103227                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.missRate::total     0.103227                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.avgMissLatency::switch_cpus3.data 62527.864661                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMissLatency::total 62527.807934                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.mshrHits::switch_cpus3.data      2814938                       # number of ReadReq MSHR hits (Count)
system.cpu3.dcache.ReadReq.mshrHits::total      2814938                       # number of ReadReq MSHR hits (Count)
system.cpu3.dcache.ReadReq.mshrMisses::switch_cpus3.data       491867                       # number of ReadReq MSHR misses (Count)
system.cpu3.dcache.ReadReq.mshrMisses::total       491867                       # number of ReadReq MSHR misses (Count)
system.cpu3.dcache.ReadReq.mshrUncacheable::switch_cpus3.data           15                       # number of ReadReq MSHR uncacheable (Count)
system.cpu3.dcache.ReadReq.mshrUncacheable::total           15                       # number of ReadReq MSHR uncacheable (Count)
system.cpu3.dcache.ReadReq.mshrMissLatency::switch_cpus3.data  36880756002                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.ReadReq.mshrMissLatency::total  36880756002                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.ReadReq.mshrUncacheableLatency::switch_cpus3.data      1959000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu3.dcache.ReadReq.mshrUncacheableLatency::total      1959000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu3.dcache.ReadReq.mshrMissRate::switch_cpus3.data     0.015354                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.mshrMissRate::total     0.015354                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.avgMshrMissLatency::switch_cpus3.data 74981.155479                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMshrMissLatency::total 74981.155479                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMshrUncacheableLatency::switch_cpus3.data       130600                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMshrUncacheableLatency::total       130600                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu3.dcache.SoftPFReq.hits::switch_cpus3.data          227                       # number of SoftPFReq hits (Count)
system.cpu3.dcache.SoftPFReq.hits::total          227                       # number of SoftPFReq hits (Count)
system.cpu3.dcache.SoftPFReq.misses::switch_cpus3.data          336                       # number of SoftPFReq misses (Count)
system.cpu3.dcache.SoftPFReq.misses::total          336                       # number of SoftPFReq misses (Count)
system.cpu3.dcache.SoftPFReq.accesses::switch_cpus3.data          563                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu3.dcache.SoftPFReq.accesses::total          563                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu3.dcache.SoftPFReq.missRate::switch_cpus3.data     0.596803                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu3.dcache.SoftPFReq.missRate::total     0.596803                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu3.dcache.SoftPFReq.mshrMisses::switch_cpus3.data          335                       # number of SoftPFReq MSHR misses (Count)
system.cpu3.dcache.SoftPFReq.mshrMisses::total          335                       # number of SoftPFReq MSHR misses (Count)
system.cpu3.dcache.SoftPFReq.mshrMissLatency::switch_cpus3.data     17199500                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu3.dcache.SoftPFReq.mshrMissLatency::total     17199500                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu3.dcache.SoftPFReq.mshrMissRate::switch_cpus3.data     0.595027                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu3.dcache.SoftPFReq.mshrMissRate::total     0.595027                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu3.dcache.SoftPFReq.avgMshrMissLatency::switch_cpus3.data 51341.791045                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.SoftPFReq.avgMshrMissLatency::total 51341.791045                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.hits::switch_cpus3.data      3260073                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.hits::total       3260073                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.misses::switch_cpus3.data       114177                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.misses::total       114177                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.missLatency::switch_cpus3.data   6521947450                       # number of WriteReq miss ticks (Tick)
system.cpu3.dcache.WriteReq.missLatency::total   6521947450                       # number of WriteReq miss ticks (Tick)
system.cpu3.dcache.WriteReq.accesses::switch_cpus3.data      3374250                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.accesses::total      3374250                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.missRate::switch_cpus3.data     0.033838                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.missRate::total     0.033838                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.avgMissLatency::switch_cpus3.data 57121.376897                       # average WriteReq miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.avgMissLatency::total 57121.376897                       # average WriteReq miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.mshrHits::switch_cpus3.data          145                       # number of WriteReq MSHR hits (Count)
system.cpu3.dcache.WriteReq.mshrHits::total          145                       # number of WriteReq MSHR hits (Count)
system.cpu3.dcache.WriteReq.mshrMisses::switch_cpus3.data       114032                       # number of WriteReq MSHR misses (Count)
system.cpu3.dcache.WriteReq.mshrMisses::total       114032                       # number of WriteReq MSHR misses (Count)
system.cpu3.dcache.WriteReq.mshrUncacheable::switch_cpus3.data          369                       # number of WriteReq MSHR uncacheable (Count)
system.cpu3.dcache.WriteReq.mshrUncacheable::total          369                       # number of WriteReq MSHR uncacheable (Count)
system.cpu3.dcache.WriteReq.mshrMissLatency::switch_cpus3.data   6398229425                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu3.dcache.WriteReq.mshrMissLatency::total   6398229425                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu3.dcache.WriteReq.mshrMissRate::switch_cpus3.data     0.033795                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.mshrMissRate::total     0.033795                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.avgMshrMissLatency::switch_cpus3.data 56109.069603                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.avgMshrMissLatency::total 56109.069603                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 4993096376000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dcache.tags.tagsInUse          972.326042                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dcache.tags.totalRefs            32885045                       # Total number of references to valid blocks. (Count)
system.cpu3.dcache.tags.sampledRefs            706442                       # Sample count of references to valid blocks. (Count)
system.cpu3.dcache.tags.avgRefs             46.550241                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dcache.tags.warmupTick       4695629803500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dcache.tags.occupancies::cpu3.data     0.202135                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.dcache.tags.occupancies::switch_cpus3.data   972.123906                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.dcache.tags.avgOccs::cpu3.data     0.000197                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.avgOccs::switch_cpus3.data     0.949340                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.avgOccs::total       0.949537                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.occupanciesTaskId::1024          917                       # Occupied blocks per task id (Count)
system.cpu3.dcache.tags.ageTaskId_1024::2           16                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ageTaskId_1024::3          901                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ratioOccsTaskId::1024     0.895508                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.dcache.tags.tagAccesses          72106470                       # Number of tag accesses (Count)
system.cpu3.dcache.tags.dataAccesses         72106470                       # Number of data accesses (Count)
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4993096376000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dtb_walker_cache.demandHits::switch_cpus3.mmu.dtb.walker       951007                       # number of demand (read+write) hits (Count)
system.cpu3.dtb_walker_cache.demandHits::total       951007                       # number of demand (read+write) hits (Count)
system.cpu3.dtb_walker_cache.overallHits::switch_cpus3.mmu.dtb.walker       951007                       # number of overall hits (Count)
system.cpu3.dtb_walker_cache.overallHits::total       951007                       # number of overall hits (Count)
system.cpu3.dtb_walker_cache.demandMisses::switch_cpus3.mmu.dtb.walker      2557509                       # number of demand (read+write) misses (Count)
system.cpu3.dtb_walker_cache.demandMisses::total      2557509                       # number of demand (read+write) misses (Count)
system.cpu3.dtb_walker_cache.overallMisses::switch_cpus3.mmu.dtb.walker      2557509                       # number of overall misses (Count)
system.cpu3.dtb_walker_cache.overallMisses::total      2557509                       # number of overall misses (Count)
system.cpu3.dtb_walker_cache.demandMissLatency::switch_cpus3.mmu.dtb.walker 166411183500                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dtb_walker_cache.demandMissLatency::total 166411183500                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dtb_walker_cache.overallMissLatency::switch_cpus3.mmu.dtb.walker 166411183500                       # number of overall miss ticks (Tick)
system.cpu3.dtb_walker_cache.overallMissLatency::total 166411183500                       # number of overall miss ticks (Tick)
system.cpu3.dtb_walker_cache.demandAccesses::switch_cpus3.mmu.dtb.walker      3508516                       # number of demand (read+write) accesses (Count)
system.cpu3.dtb_walker_cache.demandAccesses::total      3508516                       # number of demand (read+write) accesses (Count)
system.cpu3.dtb_walker_cache.overallAccesses::switch_cpus3.mmu.dtb.walker      3508516                       # number of overall (read+write) accesses (Count)
system.cpu3.dtb_walker_cache.overallAccesses::total      3508516                       # number of overall (read+write) accesses (Count)
system.cpu3.dtb_walker_cache.demandMissRate::switch_cpus3.mmu.dtb.walker     0.728943                       # miss rate for demand accesses (Ratio)
system.cpu3.dtb_walker_cache.demandMissRate::total     0.728943                       # miss rate for demand accesses (Ratio)
system.cpu3.dtb_walker_cache.overallMissRate::switch_cpus3.mmu.dtb.walker     0.728943                       # miss rate for overall accesses (Ratio)
system.cpu3.dtb_walker_cache.overallMissRate::total     0.728943                       # miss rate for overall accesses (Ratio)
system.cpu3.dtb_walker_cache.demandAvgMissLatency::switch_cpus3.mmu.dtb.walker 65067.682460                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.dtb_walker_cache.demandAvgMissLatency::total 65067.682460                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.dtb_walker_cache.overallAvgMissLatency::switch_cpus3.mmu.dtb.walker 65067.682460                       # average overall miss latency ((Tick/Count))
system.cpu3.dtb_walker_cache.overallAvgMissLatency::total 65067.682460                       # average overall miss latency ((Tick/Count))
system.cpu3.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dtb_walker_cache.demandMshrMisses::switch_cpus3.mmu.dtb.walker      2557509                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dtb_walker_cache.demandMshrMisses::total      2557509                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dtb_walker_cache.overallMshrMisses::switch_cpus3.mmu.dtb.walker      2557509                       # number of overall MSHR misses (Count)
system.cpu3.dtb_walker_cache.overallMshrMisses::total      2557509                       # number of overall MSHR misses (Count)
system.cpu3.dtb_walker_cache.demandMshrMissLatency::switch_cpus3.mmu.dtb.walker 163853674500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dtb_walker_cache.demandMshrMissLatency::total 163853674500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dtb_walker_cache.overallMshrMissLatency::switch_cpus3.mmu.dtb.walker 163853674500                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dtb_walker_cache.overallMshrMissLatency::total 163853674500                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dtb_walker_cache.demandMshrMissRate::switch_cpus3.mmu.dtb.walker     0.728943                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dtb_walker_cache.demandMshrMissRate::total     0.728943                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dtb_walker_cache.overallMshrMissRate::switch_cpus3.mmu.dtb.walker     0.728943                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dtb_walker_cache.overallMshrMissRate::total     0.728943                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dtb_walker_cache.demandAvgMshrMissLatency::switch_cpus3.mmu.dtb.walker 64067.682460                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dtb_walker_cache.demandAvgMshrMissLatency::total 64067.682460                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dtb_walker_cache.overallAvgMshrMissLatency::switch_cpus3.mmu.dtb.walker 64067.682460                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dtb_walker_cache.overallAvgMshrMissLatency::total 64067.682460                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dtb_walker_cache.replacements      2557196                       # number of replacements (Count)
system.cpu3.dtb_walker_cache.ReadReq.hits::switch_cpus3.mmu.dtb.walker       951007                       # number of ReadReq hits (Count)
system.cpu3.dtb_walker_cache.ReadReq.hits::total       951007                       # number of ReadReq hits (Count)
system.cpu3.dtb_walker_cache.ReadReq.misses::switch_cpus3.mmu.dtb.walker      2557509                       # number of ReadReq misses (Count)
system.cpu3.dtb_walker_cache.ReadReq.misses::total      2557509                       # number of ReadReq misses (Count)
system.cpu3.dtb_walker_cache.ReadReq.missLatency::switch_cpus3.mmu.dtb.walker 166411183500                       # number of ReadReq miss ticks (Tick)
system.cpu3.dtb_walker_cache.ReadReq.missLatency::total 166411183500                       # number of ReadReq miss ticks (Tick)
system.cpu3.dtb_walker_cache.ReadReq.accesses::switch_cpus3.mmu.dtb.walker      3508516                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dtb_walker_cache.ReadReq.accesses::total      3508516                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dtb_walker_cache.ReadReq.missRate::switch_cpus3.mmu.dtb.walker     0.728943                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dtb_walker_cache.ReadReq.missRate::total     0.728943                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dtb_walker_cache.ReadReq.avgMissLatency::switch_cpus3.mmu.dtb.walker 65067.682460                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dtb_walker_cache.ReadReq.avgMissLatency::total 65067.682460                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dtb_walker_cache.ReadReq.mshrMisses::switch_cpus3.mmu.dtb.walker      2557509                       # number of ReadReq MSHR misses (Count)
system.cpu3.dtb_walker_cache.ReadReq.mshrMisses::total      2557509                       # number of ReadReq MSHR misses (Count)
system.cpu3.dtb_walker_cache.ReadReq.mshrMissLatency::switch_cpus3.mmu.dtb.walker 163853674500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dtb_walker_cache.ReadReq.mshrMissLatency::total 163853674500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dtb_walker_cache.ReadReq.mshrMissRate::switch_cpus3.mmu.dtb.walker     0.728943                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dtb_walker_cache.ReadReq.mshrMissRate::total     0.728943                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dtb_walker_cache.ReadReq.avgMshrMissLatency::switch_cpus3.mmu.dtb.walker 64067.682460                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 64067.682460                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 4993096376000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dtb_walker_cache.tags.tagsInUse    15.807788                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dtb_walker_cache.tags.totalRefs      3508516                       # Total number of references to valid blocks. (Count)
system.cpu3.dtb_walker_cache.tags.sampledRefs      2557509                       # Sample count of references to valid blocks. (Count)
system.cpu3.dtb_walker_cache.tags.avgRefs     1.371849                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dtb_walker_cache.tags.warmupTick 4695630188000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dtb_walker_cache.tags.occupancies::switch_cpus3.mmu.dtb.walker    15.807788                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.dtb_walker_cache.tags.avgOccs::switch_cpus3.mmu.dtb.walker     0.987987                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dtb_walker_cache.tags.avgOccs::total     0.987987                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dtb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu3.dtb_walker_cache.tags.ageTaskId_1024::2            2                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dtb_walker_cache.tags.ageTaskId_1024::3           14                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dtb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.dtb_walker_cache.tags.tagAccesses      9574541                       # Number of tag accesses (Count)
system.cpu3.dtb_walker_cache.tags.dataAccesses      9574541                       # Number of data accesses (Count)
system.cpu3.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4993096376000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu3.exec_context.thread_0.numCallsReturns            1                       # Number of times a function call or return occured (Count)
system.cpu3.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu3.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu3.exec_context.thread_0.numBusyCycles           22                       # Number of busy cycles (Cycle)
system.cpu3.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu3.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu3.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu3.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu3.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu3.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu3.executeStats0.numStoreInsts             3                       # Number of stores executed (Count)
system.cpu3.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu3.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu3.executeStats0.numIntAluAccesses           19                       # Number of integer alu accesses (Count)
system.cpu3.executeStats0.numIntRegReads           15                       # Number of times the integer registers were read (Count)
system.cpu3.executeStats0.numIntRegWrites           14                       # Number of times the integer registers were written (Count)
system.cpu3.executeStats0.numMemRefs                3                       # Number of memory refs (Count)
system.cpu3.executeStats0.numMiscRegReads           12                       # Number of times the Misc registers were read (Count)
system.cpu3.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu3.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu3.fetchStats0.numInsts                    8                       # Number of instructions fetched (thread level) (Count)
system.cpu3.fetchStats0.numOps                     19                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu3.fetchStats0.fetchRate            0.363636                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu3.fetchStats0.numBranches                 4                       # Number of branches fetched (Count)
system.cpu3.fetchStats0.branchRate           0.181818                       # Number of branch fetches per cycle (Ratio)
system.cpu3.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu3.icache.demandHits::cpu3.inst            6                       # number of demand (read+write) hits (Count)
system.cpu3.icache.demandHits::switch_cpus3.inst     37127207                       # number of demand (read+write) hits (Count)
system.cpu3.icache.demandHits::total         37127213                       # number of demand (read+write) hits (Count)
system.cpu3.icache.overallHits::cpu3.inst            6                       # number of overall hits (Count)
system.cpu3.icache.overallHits::switch_cpus3.inst     37127207                       # number of overall hits (Count)
system.cpu3.icache.overallHits::total        37127213                       # number of overall hits (Count)
system.cpu3.icache.demandMisses::cpu3.inst            5                       # number of demand (read+write) misses (Count)
system.cpu3.icache.demandMisses::switch_cpus3.inst        83919                       # number of demand (read+write) misses (Count)
system.cpu3.icache.demandMisses::total          83924                       # number of demand (read+write) misses (Count)
system.cpu3.icache.overallMisses::cpu3.inst            5                       # number of overall misses (Count)
system.cpu3.icache.overallMisses::switch_cpus3.inst        83919                       # number of overall misses (Count)
system.cpu3.icache.overallMisses::total         83924                       # number of overall misses (Count)
system.cpu3.icache.demandMissLatency::switch_cpus3.inst   6067640991                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.icache.demandMissLatency::total   6067640991                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.icache.overallMissLatency::switch_cpus3.inst   6067640991                       # number of overall miss ticks (Tick)
system.cpu3.icache.overallMissLatency::total   6067640991                       # number of overall miss ticks (Tick)
system.cpu3.icache.demandAccesses::cpu3.inst           11                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.demandAccesses::switch_cpus3.inst     37211126                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.demandAccesses::total     37211137                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::cpu3.inst           11                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::switch_cpus3.inst     37211126                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::total     37211137                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.demandMissRate::cpu3.inst     0.454545                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.demandMissRate::switch_cpus3.inst     0.002255                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.demandMissRate::total     0.002255                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.overallMissRate::cpu3.inst     0.454545                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.overallMissRate::switch_cpus3.inst     0.002255                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.overallMissRate::total     0.002255                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.demandAvgMissLatency::switch_cpus3.inst 72303.542595                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.icache.demandAvgMissLatency::total 72299.234915                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.icache.overallAvgMissLatency::switch_cpus3.inst 72303.542595                       # average overall miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMissLatency::total 72299.234915                       # average overall miss latency ((Tick/Count))
system.cpu3.icache.blockedCycles::no_mshrs        10407                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCauses::no_mshrs          161                       # number of times access was blocked (Count)
system.cpu3.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.icache.avgBlocked::no_mshrs     64.639752                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.writebacks::writebacks        69918                       # number of writebacks (Count)
system.cpu3.icache.writebacks::total            69918                       # number of writebacks (Count)
system.cpu3.icache.demandMshrHits::switch_cpus3.inst        13494                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.icache.demandMshrHits::total        13494                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.icache.overallMshrHits::switch_cpus3.inst        13494                       # number of overall MSHR hits (Count)
system.cpu3.icache.overallMshrHits::total        13494                       # number of overall MSHR hits (Count)
system.cpu3.icache.demandMshrMisses::switch_cpus3.inst        70425                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.icache.demandMshrMisses::total        70425                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.icache.overallMshrMisses::switch_cpus3.inst        70425                       # number of overall MSHR misses (Count)
system.cpu3.icache.overallMshrMisses::total        70425                       # number of overall MSHR misses (Count)
system.cpu3.icache.demandMshrMissLatency::switch_cpus3.inst   5220453995                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.icache.demandMshrMissLatency::total   5220453995                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.icache.overallMshrMissLatency::switch_cpus3.inst   5220453995                       # number of overall MSHR miss ticks (Tick)
system.cpu3.icache.overallMshrMissLatency::total   5220453995                       # number of overall MSHR miss ticks (Tick)
system.cpu3.icache.demandMshrMissRate::switch_cpus3.inst     0.001893                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.icache.demandMshrMissRate::total     0.001893                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.icache.overallMshrMissRate::switch_cpus3.inst     0.001893                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.icache.overallMshrMissRate::total     0.001893                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.icache.demandAvgMshrMissLatency::switch_cpus3.inst 74127.852254                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.demandAvgMshrMissLatency::total 74127.852254                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMshrMissLatency::switch_cpus3.inst 74127.852254                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMshrMissLatency::total 74127.852254                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.replacements                 69918                       # number of replacements (Count)
system.cpu3.icache.ReadReq.hits::cpu3.inst            6                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.hits::switch_cpus3.inst     37127207                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.hits::total       37127213                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.misses::cpu3.inst            5                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.misses::switch_cpus3.inst        83919                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.misses::total        83924                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.missLatency::switch_cpus3.inst   6067640991                       # number of ReadReq miss ticks (Tick)
system.cpu3.icache.ReadReq.missLatency::total   6067640991                       # number of ReadReq miss ticks (Tick)
system.cpu3.icache.ReadReq.accesses::cpu3.inst           11                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.accesses::switch_cpus3.inst     37211126                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.accesses::total     37211137                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.missRate::cpu3.inst     0.454545                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.missRate::switch_cpus3.inst     0.002255                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.missRate::total     0.002255                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.avgMissLatency::switch_cpus3.inst 72303.542595                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.avgMissLatency::total 72299.234915                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.mshrHits::switch_cpus3.inst        13494                       # number of ReadReq MSHR hits (Count)
system.cpu3.icache.ReadReq.mshrHits::total        13494                       # number of ReadReq MSHR hits (Count)
system.cpu3.icache.ReadReq.mshrMisses::switch_cpus3.inst        70425                       # number of ReadReq MSHR misses (Count)
system.cpu3.icache.ReadReq.mshrMisses::total        70425                       # number of ReadReq MSHR misses (Count)
system.cpu3.icache.ReadReq.mshrMissLatency::switch_cpus3.inst   5220453995                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.icache.ReadReq.mshrMissLatency::total   5220453995                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.icache.ReadReq.mshrMissRate::switch_cpus3.inst     0.001893                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.mshrMissRate::total     0.001893                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.avgMshrMissLatency::switch_cpus3.inst 74127.852254                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.avgMshrMissLatency::total 74127.852254                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 4993096376000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.icache.tags.tagsInUse          510.349255                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.icache.tags.totalRefs            37197643                       # Total number of references to valid blocks. (Count)
system.cpu3.icache.tags.sampledRefs             70430                       # Sample count of references to valid blocks. (Count)
system.cpu3.icache.tags.avgRefs            528.150547                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.icache.tags.warmupTick       4695629801500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.icache.tags.occupancies::cpu3.inst     0.015051                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.icache.tags.occupancies::switch_cpus3.inst   510.334204                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.icache.tags.avgOccs::cpu3.inst     0.000029                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.avgOccs::switch_cpus3.inst     0.996746                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.avgOccs::total       0.996776                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu3.icache.tags.ageTaskId_1024::2           91                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ageTaskId_1024::3          421                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.icache.tags.tagAccesses          74492704                       # Number of tag accesses (Count)
system.cpu3.icache.tags.dataAccesses         74492704                       # Number of data accesses (Count)
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4993096376000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu3.itb_walker_cache.demandHits::switch_cpus3.mmu.itb.walker         3230                       # number of demand (read+write) hits (Count)
system.cpu3.itb_walker_cache.demandHits::total         3230                       # number of demand (read+write) hits (Count)
system.cpu3.itb_walker_cache.overallHits::switch_cpus3.mmu.itb.walker         3230                       # number of overall hits (Count)
system.cpu3.itb_walker_cache.overallHits::total         3230                       # number of overall hits (Count)
system.cpu3.itb_walker_cache.demandMisses::switch_cpus3.mmu.itb.walker          756                       # number of demand (read+write) misses (Count)
system.cpu3.itb_walker_cache.demandMisses::total          756                       # number of demand (read+write) misses (Count)
system.cpu3.itb_walker_cache.overallMisses::switch_cpus3.mmu.itb.walker          756                       # number of overall misses (Count)
system.cpu3.itb_walker_cache.overallMisses::total          756                       # number of overall misses (Count)
system.cpu3.itb_walker_cache.demandMissLatency::switch_cpus3.mmu.itb.walker     50300000                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.itb_walker_cache.demandMissLatency::total     50300000                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.itb_walker_cache.overallMissLatency::switch_cpus3.mmu.itb.walker     50300000                       # number of overall miss ticks (Tick)
system.cpu3.itb_walker_cache.overallMissLatency::total     50300000                       # number of overall miss ticks (Tick)
system.cpu3.itb_walker_cache.demandAccesses::switch_cpus3.mmu.itb.walker         3986                       # number of demand (read+write) accesses (Count)
system.cpu3.itb_walker_cache.demandAccesses::total         3986                       # number of demand (read+write) accesses (Count)
system.cpu3.itb_walker_cache.overallAccesses::switch_cpus3.mmu.itb.walker         3986                       # number of overall (read+write) accesses (Count)
system.cpu3.itb_walker_cache.overallAccesses::total         3986                       # number of overall (read+write) accesses (Count)
system.cpu3.itb_walker_cache.demandMissRate::switch_cpus3.mmu.itb.walker     0.189664                       # miss rate for demand accesses (Ratio)
system.cpu3.itb_walker_cache.demandMissRate::total     0.189664                       # miss rate for demand accesses (Ratio)
system.cpu3.itb_walker_cache.overallMissRate::switch_cpus3.mmu.itb.walker     0.189664                       # miss rate for overall accesses (Ratio)
system.cpu3.itb_walker_cache.overallMissRate::total     0.189664                       # miss rate for overall accesses (Ratio)
system.cpu3.itb_walker_cache.demandAvgMissLatency::switch_cpus3.mmu.itb.walker 66534.391534                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.itb_walker_cache.demandAvgMissLatency::total 66534.391534                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.itb_walker_cache.overallAvgMissLatency::switch_cpus3.mmu.itb.walker 66534.391534                       # average overall miss latency ((Tick/Count))
system.cpu3.itb_walker_cache.overallAvgMissLatency::total 66534.391534                       # average overall miss latency ((Tick/Count))
system.cpu3.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.itb_walker_cache.demandMshrMisses::switch_cpus3.mmu.itb.walker          756                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.itb_walker_cache.demandMshrMisses::total          756                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.itb_walker_cache.overallMshrMisses::switch_cpus3.mmu.itb.walker          756                       # number of overall MSHR misses (Count)
system.cpu3.itb_walker_cache.overallMshrMisses::total          756                       # number of overall MSHR misses (Count)
system.cpu3.itb_walker_cache.demandMshrMissLatency::switch_cpus3.mmu.itb.walker     49544000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.itb_walker_cache.demandMshrMissLatency::total     49544000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.itb_walker_cache.overallMshrMissLatency::switch_cpus3.mmu.itb.walker     49544000                       # number of overall MSHR miss ticks (Tick)
system.cpu3.itb_walker_cache.overallMshrMissLatency::total     49544000                       # number of overall MSHR miss ticks (Tick)
system.cpu3.itb_walker_cache.demandMshrMissRate::switch_cpus3.mmu.itb.walker     0.189664                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.itb_walker_cache.demandMshrMissRate::total     0.189664                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.itb_walker_cache.overallMshrMissRate::switch_cpus3.mmu.itb.walker     0.189664                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.itb_walker_cache.overallMshrMissRate::total     0.189664                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.itb_walker_cache.demandAvgMshrMissLatency::switch_cpus3.mmu.itb.walker 65534.391534                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.itb_walker_cache.demandAvgMshrMissLatency::total 65534.391534                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.itb_walker_cache.overallAvgMshrMissLatency::switch_cpus3.mmu.itb.walker 65534.391534                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.itb_walker_cache.overallAvgMshrMissLatency::total 65534.391534                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.itb_walker_cache.replacements          606                       # number of replacements (Count)
system.cpu3.itb_walker_cache.ReadReq.hits::switch_cpus3.mmu.itb.walker         3230                       # number of ReadReq hits (Count)
system.cpu3.itb_walker_cache.ReadReq.hits::total         3230                       # number of ReadReq hits (Count)
system.cpu3.itb_walker_cache.ReadReq.misses::switch_cpus3.mmu.itb.walker          756                       # number of ReadReq misses (Count)
system.cpu3.itb_walker_cache.ReadReq.misses::total          756                       # number of ReadReq misses (Count)
system.cpu3.itb_walker_cache.ReadReq.missLatency::switch_cpus3.mmu.itb.walker     50300000                       # number of ReadReq miss ticks (Tick)
system.cpu3.itb_walker_cache.ReadReq.missLatency::total     50300000                       # number of ReadReq miss ticks (Tick)
system.cpu3.itb_walker_cache.ReadReq.accesses::switch_cpus3.mmu.itb.walker         3986                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.itb_walker_cache.ReadReq.accesses::total         3986                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.itb_walker_cache.ReadReq.missRate::switch_cpus3.mmu.itb.walker     0.189664                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.itb_walker_cache.ReadReq.missRate::total     0.189664                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.itb_walker_cache.ReadReq.avgMissLatency::switch_cpus3.mmu.itb.walker 66534.391534                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.itb_walker_cache.ReadReq.avgMissLatency::total 66534.391534                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.itb_walker_cache.ReadReq.mshrMisses::switch_cpus3.mmu.itb.walker          756                       # number of ReadReq MSHR misses (Count)
system.cpu3.itb_walker_cache.ReadReq.mshrMisses::total          756                       # number of ReadReq MSHR misses (Count)
system.cpu3.itb_walker_cache.ReadReq.mshrMissLatency::switch_cpus3.mmu.itb.walker     49544000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.itb_walker_cache.ReadReq.mshrMissLatency::total     49544000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.itb_walker_cache.ReadReq.mshrMissRate::switch_cpus3.mmu.itb.walker     0.189664                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.itb_walker_cache.ReadReq.mshrMissRate::total     0.189664                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.itb_walker_cache.ReadReq.avgMshrMissLatency::switch_cpus3.mmu.itb.walker 65534.391534                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.itb_walker_cache.ReadReq.avgMshrMissLatency::total 65534.391534                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 4993096376000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.itb_walker_cache.tags.tagsInUse    13.043554                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.itb_walker_cache.tags.totalRefs         3986                       # Total number of references to valid blocks. (Count)
system.cpu3.itb_walker_cache.tags.sampledRefs          756                       # Sample count of references to valid blocks. (Count)
system.cpu3.itb_walker_cache.tags.avgRefs     5.272487                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.itb_walker_cache.tags.warmupTick 4695629936000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.itb_walker_cache.tags.occupancies::switch_cpus3.mmu.itb.walker    13.043554                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.itb_walker_cache.tags.avgOccs::switch_cpus3.mmu.itb.walker     0.815222                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.itb_walker_cache.tags.avgOccs::total     0.815222                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.itb_walker_cache.tags.occupanciesTaskId::1024            1                       # Occupied blocks per task id (Count)
system.cpu3.itb_walker_cache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu3.itb_walker_cache.tags.ratioOccsTaskId::1024     0.062500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.itb_walker_cache.tags.tagAccesses         8728                       # Number of tag accesses (Count)
system.cpu3.itb_walker_cache.tags.dataAccesses         8728                       # Number of data accesses (Count)
system.cpu3.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4993096376000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.dtb.rdAccesses                      3                       # TLB accesses on read requests (Count)
system.cpu3.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu3.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4993096376000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.itb.wrAccesses                     11                       # TLB accesses on write requests (Count)
system.cpu3.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4993096376000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu3.power_state.pwrStateResidencyTicks::ON       163000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::OFF 297466564000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.transDist::ReadReq                  1936                       # Transaction distribution (Count)
system.iobus.transDist::ReadResp                 1936                       # Transaction distribution (Count)
system.iobus.transDist::WriteReq                38605                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp               38605                       # Transaction distribution (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pc.south_bridge.ide.pio         1380                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pc.com_1.pio         4212                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::total         5592                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.pc.south_bridge.ide.dma::system.iocache.cpu_side_port        74378                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.pc.south_bridge.ide.dma::total        74378                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.pc.south_bridge.io_apic.int_request::system.apicbridge.cpu_side_port         1112                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.pc.south_bridge.io_apic.int_request::total         1112                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount::total                    81082                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.bridge.mem_side_port::system.pc.south_bridge.ide.pio          780                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.pc.com_1.pio         2106                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::total         2886                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.pc.south_bridge.ide.dma::system.iocache.cpu_side_port      2372648                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.pc.south_bridge.ide.dma::total      2372648                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.pc.south_bridge.io_apic.int_request::system.apicbridge.cpu_side_port         2224                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.pc.south_bridge.io_apic.int_request::total         2224                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize::total                   2377758                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 4993096376000                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.reqLayer0.occupancy              1366500                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer10.occupancy             3640000                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer10.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer16.occupancy           192295258                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer16.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer3.occupancy              1306000                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer3.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.respLayer0.occupancy             4599000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.respLayer1.occupancy            37322000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.respLayer2.occupancy              556000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.iocache.demandMisses::pc.south_bridge.ide        37189                       # number of demand (read+write) misses (Count)
system.iocache.demandMisses::total              37189                       # number of demand (read+write) misses (Count)
system.iocache.overallMisses::pc.south_bridge.ide        37189                       # number of overall misses (Count)
system.iocache.overallMisses::total             37189                       # number of overall misses (Count)
system.iocache.demandMissLatency::pc.south_bridge.ide   4374578258                       # number of demand (read+write) miss ticks (Tick)
system.iocache.demandMissLatency::total    4374578258                       # number of demand (read+write) miss ticks (Tick)
system.iocache.overallMissLatency::pc.south_bridge.ide   4374578258                       # number of overall miss ticks (Tick)
system.iocache.overallMissLatency::total   4374578258                       # number of overall miss ticks (Tick)
system.iocache.demandAccesses::pc.south_bridge.ide        37189                       # number of demand (read+write) accesses (Count)
system.iocache.demandAccesses::total            37189                       # number of demand (read+write) accesses (Count)
system.iocache.overallAccesses::pc.south_bridge.ide        37189                       # number of overall (read+write) accesses (Count)
system.iocache.overallAccesses::total           37189                       # number of overall (read+write) accesses (Count)
system.iocache.demandMissRate::pc.south_bridge.ide            1                       # miss rate for demand accesses (Ratio)
system.iocache.demandMissRate::total                1                       # miss rate for demand accesses (Ratio)
system.iocache.overallMissRate::pc.south_bridge.ide            1                       # miss rate for overall accesses (Ratio)
system.iocache.overallMissRate::total               1                       # miss rate for overall accesses (Ratio)
system.iocache.demandAvgMissLatency::pc.south_bridge.ide 117630.973083                       # average overall miss latency in ticks ((Tick/Count))
system.iocache.demandAvgMissLatency::total 117630.973083                       # average overall miss latency in ticks ((Tick/Count))
system.iocache.overallAvgMissLatency::pc.south_bridge.ide 117630.973083                       # average overall miss latency ((Tick/Count))
system.iocache.overallAvgMissLatency::total 117630.973083                       # average overall miss latency ((Tick/Count))
system.iocache.blockedCycles::no_mshrs             78                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              2                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs                39                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.writebacks::writebacks           37040                       # number of writebacks (Count)
system.iocache.writebacks::total                37040                       # number of writebacks (Count)
system.iocache.demandMshrMisses::pc.south_bridge.ide        37189                       # number of demand (read+write) MSHR misses (Count)
system.iocache.demandMshrMisses::total          37189                       # number of demand (read+write) MSHR misses (Count)
system.iocache.overallMshrMisses::pc.south_bridge.ide        37189                       # number of overall MSHR misses (Count)
system.iocache.overallMshrMisses::total         37189                       # number of overall MSHR misses (Count)
system.iocache.demandMshrMissLatency::pc.south_bridge.ide   2513273921                       # number of demand (read+write) MSHR miss ticks (Tick)
system.iocache.demandMshrMissLatency::total   2513273921                       # number of demand (read+write) MSHR miss ticks (Tick)
system.iocache.overallMshrMissLatency::pc.south_bridge.ide   2513273921                       # number of overall MSHR miss ticks (Tick)
system.iocache.overallMshrMissLatency::total   2513273921                       # number of overall MSHR miss ticks (Tick)
system.iocache.demandMshrMissRate::pc.south_bridge.ide            1                       # mshr miss ratio for demand accesses (Ratio)
system.iocache.demandMshrMissRate::total            1                       # mshr miss ratio for demand accesses (Ratio)
system.iocache.overallMshrMissRate::pc.south_bridge.ide            1                       # mshr miss ratio for overall accesses (Ratio)
system.iocache.overallMshrMissRate::total            1                       # mshr miss ratio for overall accesses (Ratio)
system.iocache.demandAvgMshrMissLatency::pc.south_bridge.ide 67581.110570                       # average overall mshr miss latency ((Tick/Count))
system.iocache.demandAvgMshrMissLatency::total 67581.110570                       # average overall mshr miss latency ((Tick/Count))
system.iocache.overallAvgMshrMissLatency::pc.south_bridge.ide 67581.110570                       # average overall mshr miss latency ((Tick/Count))
system.iocache.overallAvgMshrMissLatency::total 67581.110570                       # average overall mshr miss latency ((Tick/Count))
system.iocache.replacements                     37173                       # number of replacements (Count)
system.iocache.ReadReq.misses::pc.south_bridge.ide          133                       # number of ReadReq misses (Count)
system.iocache.ReadReq.misses::total              133                       # number of ReadReq misses (Count)
system.iocache.ReadReq.missLatency::pc.south_bridge.ide     16436970                       # number of ReadReq miss ticks (Tick)
system.iocache.ReadReq.missLatency::total     16436970                       # number of ReadReq miss ticks (Tick)
system.iocache.ReadReq.accesses::pc.south_bridge.ide          133                       # number of ReadReq accesses(hits+misses) (Count)
system.iocache.ReadReq.accesses::total            133                       # number of ReadReq accesses(hits+misses) (Count)
system.iocache.ReadReq.missRate::pc.south_bridge.ide            1                       # miss rate for ReadReq accesses (Ratio)
system.iocache.ReadReq.missRate::total              1                       # miss rate for ReadReq accesses (Ratio)
system.iocache.ReadReq.avgMissLatency::pc.south_bridge.ide 123586.240602                       # average ReadReq miss latency ((Tick/Count))
system.iocache.ReadReq.avgMissLatency::total 123586.240602                       # average ReadReq miss latency ((Tick/Count))
system.iocache.ReadReq.mshrMisses::pc.south_bridge.ide          133                       # number of ReadReq MSHR misses (Count)
system.iocache.ReadReq.mshrMisses::total          133                       # number of ReadReq MSHR misses (Count)
system.iocache.ReadReq.mshrMissLatency::pc.south_bridge.ide      9786970                       # number of ReadReq MSHR miss ticks (Tick)
system.iocache.ReadReq.mshrMissLatency::total      9786970                       # number of ReadReq MSHR miss ticks (Tick)
system.iocache.ReadReq.mshrMissRate::pc.south_bridge.ide            1                       # mshr miss rate for ReadReq accesses (Ratio)
system.iocache.ReadReq.mshrMissRate::total            1                       # mshr miss rate for ReadReq accesses (Ratio)
system.iocache.ReadReq.avgMshrMissLatency::pc.south_bridge.ide 73586.240602                       # average ReadReq mshr miss latency ((Tick/Count))
system.iocache.ReadReq.avgMshrMissLatency::total 73586.240602                       # average ReadReq mshr miss latency ((Tick/Count))
system.iocache.WriteLineReq.misses::pc.south_bridge.ide        37056                       # number of WriteLineReq misses (Count)
system.iocache.WriteLineReq.misses::total        37056                       # number of WriteLineReq misses (Count)
system.iocache.WriteLineReq.missLatency::pc.south_bridge.ide   4358141288                       # number of WriteLineReq miss ticks (Tick)
system.iocache.WriteLineReq.missLatency::total   4358141288                       # number of WriteLineReq miss ticks (Tick)
system.iocache.WriteLineReq.accesses::pc.south_bridge.ide        37056                       # number of WriteLineReq accesses(hits+misses) (Count)
system.iocache.WriteLineReq.accesses::total        37056                       # number of WriteLineReq accesses(hits+misses) (Count)
system.iocache.WriteLineReq.missRate::pc.south_bridge.ide            1                       # miss rate for WriteLineReq accesses (Ratio)
system.iocache.WriteLineReq.missRate::total            1                       # miss rate for WriteLineReq accesses (Ratio)
system.iocache.WriteLineReq.avgMissLatency::pc.south_bridge.ide 117609.598661                       # average WriteLineReq miss latency ((Tick/Count))
system.iocache.WriteLineReq.avgMissLatency::total 117609.598661                       # average WriteLineReq miss latency ((Tick/Count))
system.iocache.WriteLineReq.mshrMisses::pc.south_bridge.ide        37056                       # number of WriteLineReq MSHR misses (Count)
system.iocache.WriteLineReq.mshrMisses::total        37056                       # number of WriteLineReq MSHR misses (Count)
system.iocache.WriteLineReq.mshrMissLatency::pc.south_bridge.ide   2503486951                       # number of WriteLineReq MSHR miss ticks (Tick)
system.iocache.WriteLineReq.mshrMissLatency::total   2503486951                       # number of WriteLineReq MSHR miss ticks (Tick)
system.iocache.WriteLineReq.mshrMissRate::pc.south_bridge.ide            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.iocache.WriteLineReq.mshrMissRate::total            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.iocache.WriteLineReq.avgMshrMissLatency::pc.south_bridge.ide 67559.557184                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.iocache.WriteLineReq.avgMshrMissLatency::total 67559.557184                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED 4993096376000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse               15.614362                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                   37189                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                 37189                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                         1                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick           4702798382000                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.occupancies::pc.south_bridge.ide    15.614362                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.iocache.tags.avgOccs::pc.south_bridge.ide     0.975898                       # Average percentage of cache occupancy ((Ratio/Tick))
system.iocache.tags.avgOccs::total           0.975898                       # Average percentage of cache occupancy ((Ratio/Tick))
system.iocache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
system.iocache.tags.ageTaskId_1023::3              16                       # Occupied blocks per task id, per block age (Count)
system.iocache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.iocache.tags.tagAccesses                334701                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses               334701                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4993096376000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples    758971.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_pc.south_bridge.ide::samples        11.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus0.mmu.dtb.walker::samples   2571564.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus0.mmu.itb.walker::samples       731.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus0.inst::samples     54688.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus0.data::samples    550272.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus1.mmu.dtb.walker::samples   2581773.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus1.mmu.itb.walker::samples      2068.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus1.inst::samples     88198.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus1.data::samples    583784.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus2.mmu.dtb.walker::samples   2575912.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus2.mmu.itb.walker::samples      4166.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus2.inst::samples    157327.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus2.data::samples    663288.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus3.mmu.dtb.walker::samples   2556035.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus3.mmu.itb.walker::samples       615.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus3.inst::samples     67638.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus3.data::samples    562971.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.001239864750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        46679                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        46679                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState            25112731                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             714690                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                    13053452                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     763330                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                  13053452                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   763330                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                  32411                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                  4359                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       2.60                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.58                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                        85                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6              13053452                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               763330                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                 3128256                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                 3808145                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                 3287296                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                 1990597                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                  592218                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                  158822                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                   40935                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                   10665                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                    2925                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                     789                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                    255                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                     95                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                     34                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      6                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                   2063                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                   2621                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                  24640                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                  36059                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                  42590                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                  45871                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                  47401                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                  47947                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                  48268                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                  48492                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                  49319                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                  50654                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                  49423                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                  49545                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                  49240                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                  48087                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                  47776                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                  47618                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                   2724                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                   1856                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                   1389                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                   1147                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                   1050                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                    875                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                    793                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                    736                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                    707                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                    777                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                    712                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                    733                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                    650                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                    643                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                    639                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                    591                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                    584                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                    552                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                    529                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                    483                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                    459                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                    491                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                    352                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                    278                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                    216                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                    229                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                    199                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                    213                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                    194                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                    239                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                    302                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        46679                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean     278.948135                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev   1141.732722                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-511         44087     94.45%     94.45% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::512-1023          184      0.39%     94.84% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1024-1535          167      0.36%     95.20% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1536-2047          158      0.34%     95.54% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2048-2559          155      0.33%     95.87% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2560-3071          184      0.39%     96.26% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3072-3583          185      0.40%     96.66% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3584-4095          206      0.44%     97.10% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::4096-4607          214      0.46%     97.56% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::4608-5119          198      0.42%     97.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::5120-5631          192      0.41%     98.40% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::5632-6143          144      0.31%     98.70% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::6144-6655          147      0.31%     99.02% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::6656-7167          121      0.26%     99.28% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::7168-7679          106      0.23%     99.51% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::7680-8191           73      0.16%     99.66% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8192-8703           44      0.09%     99.76% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8704-9215           37      0.08%     99.84% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::9216-9727           21      0.04%     99.88% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::9728-10239           20      0.04%     99.92% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::10240-10751           15      0.03%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::10752-11263            5      0.01%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::11264-11775            5      0.01%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::11776-12287            5      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::12288-12799            5      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::13312-13823            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         46679                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        46679                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.258767                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.182890                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      2.783439                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16-19         46282     99.15%     99.15% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20-23           190      0.41%     99.56% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24-27            14      0.03%     99.59% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::28-31            14      0.03%     99.62% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::32-35           102      0.22%     99.84% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::36-39             4      0.01%     99.84% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::40-43             5      0.01%     99.85% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::44-47             2      0.00%     99.86% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::48-51             1      0.00%     99.86% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::52-55             1      0.00%     99.86% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::56-59             2      0.00%     99.87% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::60-63             1      0.00%     99.87% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::64-67            43      0.09%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::68-71             1      0.00%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::76-79             1      0.00%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::80-83             2      0.00%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::96-99             2      0.00%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::104-107            1      0.00%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::108-111            3      0.01%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::128-131            4      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::156-159            2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::160-163            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::192-195            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         46679                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                 2074304                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys               835420928                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             48853120                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              2808453111.07642937                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              164230619.86039943                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  297466542500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      21529.36                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::pc.south_bridge.ide          704                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus0.mmu.dtb.walker    164580096                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus0.mmu.itb.walker        46784                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus0.inst      3500032                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus0.data     35217408                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus1.mmu.dtb.walker    165233472                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus1.mmu.itb.walker       132352                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus1.inst      5644672                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus1.data     37362176                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus2.mmu.dtb.walker    164858368                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus2.mmu.itb.walker       266624                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus2.inst     10068928                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus2.data     42450432                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus3.mmu.dtb.walker    163586240                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus3.mmu.itb.walker        39360                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus3.inst      4328832                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus3.data     36030144                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     48572352                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::pc.south_bridge.ide 2366.652454985909                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus0.mmu.dtb.walker 553272568.523034930229                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus0.mmu.itb.walker 157274.813144972664                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus0.inst 11766135.405297216028                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus0.data 118391143.610000550747                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus1.mmu.dtb.walker 555469037.151484966278                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus1.mmu.itb.walker 444930.661537350854                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus1.inst 18975819.384077016264                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus1.data 125601257.889226704836                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus2.mmu.dtb.walker 554208041.693423867226                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus2.mmu.itb.walker 896315.829770117882                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus2.inst 33848939.162324368954                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus2.data 142706561.232972145081                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus3.mmu.dtb.walker 549931500.707264304161                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus3.mmu.itb.walker 132317.387256030372                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus3.inst 14552330.795485172421                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus3.data 121123336.294170185924                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 163286755.831306427717                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::pc.south_bridge.ide           11                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus0.mmu.dtb.walker      2571568                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus0.mmu.itb.walker          731                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus0.inst        56701                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus0.data       553219                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus1.mmu.dtb.walker      2581780                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus1.mmu.itb.walker         2068                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus1.inst        92532                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus1.data       586596                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus2.mmu.dtb.walker      2575944                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus2.mmu.itb.walker         4166                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus2.inst       166256                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus2.data       669280                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus3.mmu.dtb.walker      2556038                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus3.mmu.itb.walker          616                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus3.inst        70425                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus3.data       565521                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       763330                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::pc.south_bridge.ide       950500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus0.mmu.dtb.walker  81788482000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus0.mmu.itb.walker     34478250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus0.inst   2439364500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus0.data  24765095500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus1.mmu.dtb.walker  82025183500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus1.mmu.itb.walker     92654500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus1.inst   3718257250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus1.data  26008416500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus2.mmu.dtb.walker  81937840750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus2.mmu.itb.walker    150221250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus2.inst   6272997500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus2.data  28644933500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus3.mmu.dtb.walker  81233259750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus3.mmu.itb.walker     27679500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus3.inst   2890837500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus3.data  25174215250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 7301311621748                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::pc.south_bridge.ide     86409.09                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus0.mmu.dtb.walker     31804.91                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus0.mmu.itb.walker     47165.87                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus0.inst     43021.54                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus0.data     44765.45                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus1.mmu.dtb.walker     31770.79                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus1.mmu.itb.walker     44803.92                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus1.inst     40183.47                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus1.data     44337.87                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus2.mmu.dtb.walker     31808.86                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus2.mmu.itb.walker     36058.87                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus2.inst     37730.95                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus2.data     42799.63                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus3.mmu.dtb.walker     31780.93                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus3.mmu.itb.walker     44934.25                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus3.inst     41048.46                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus3.data     44515.08                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   9565078.83                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu0.inst          320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu0.data          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.inst          320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.data          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu2.inst          128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu2.data          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu3.inst          320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu3.data          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::pc.south_bridge.ide          704                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus0.mmu.dtb.walker    164580352                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus0.mmu.itb.walker        46784                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus0.inst      3628864                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus0.data     35406016                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus1.mmu.dtb.walker    165233920                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus1.mmu.itb.walker       132352                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus1.inst      5921984                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus1.data     37542144                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus2.mmu.dtb.walker    164860416                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus2.mmu.itb.walker       266624                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus2.inst     10640384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus2.data     42833920                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus3.mmu.dtb.walker    163586432                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus3.mmu.itb.walker        39424                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus3.inst      4507200                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus3.data     36193344                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total      835422720                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu0.inst          320                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu1.inst          320                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu2.inst          128                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu3.inst          320                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::switch_cpus0.inst      3628864                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::switch_cpus1.inst      5921984                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::switch_cpus2.inst     10640384                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::switch_cpus3.inst      4507200                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total     24699520                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     34413568                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     34413568                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu0.inst            5                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu0.data            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.inst            5                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.data            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu2.inst            2                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu2.data            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu3.inst            5                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu3.data            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::pc.south_bridge.ide           11                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus0.mmu.dtb.walker      2571568                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus0.mmu.itb.walker          731                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus0.inst        56701                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus0.data       553219                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus1.mmu.dtb.walker      2581780                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus1.mmu.itb.walker         2068                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus1.inst        92531                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus1.data       586596                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus2.mmu.dtb.walker      2575944                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus2.mmu.itb.walker         4166                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus2.inst       166256                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus2.data       669280                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus3.mmu.dtb.walker      2556038                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus3.mmu.itb.walker          616                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus3.inst        70425                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus3.data       565521                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total        13053480                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       537712                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         537712                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu0.inst          1076                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu0.data           645                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.inst          1076                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.data           645                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu2.inst           430                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu2.data           645                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu3.inst          1076                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu3.data           645                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::pc.south_bridge.ide         2367                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus0.mmu.dtb.walker    553273429                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus0.mmu.itb.walker       157275                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus0.inst     12199233                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus0.data    119025191                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus1.mmu.dtb.walker    555470543                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus1.mmu.itb.walker       444931                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus1.inst     19908065                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus1.data    126206260                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus2.mmu.dtb.walker    554214927                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus2.mmu.itb.walker       896316                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus2.inst     35770016                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus2.data    143995741                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus3.mmu.dtb.walker    549932146                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus3.mmu.itb.walker       132533                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus3.inst     15151954                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus3.data    121671969                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        2808459135                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu0.inst         1076                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu1.inst         1076                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu2.inst          430                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu3.inst         1076                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::switch_cpus0.inst     12199233                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::switch_cpus1.inst     19908065                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::switch_cpus2.inst     35770016                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::switch_cpus3.inst     15151954                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total      83032926                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    115688857                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        115688857                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    115688857                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.inst         1076                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.data          645                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.inst         1076                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.data          645                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu2.inst          430                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu2.data          645                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu3.inst         1076                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu3.data          645                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::pc.south_bridge.ide         2367                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus0.mmu.dtb.walker    553273429                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus0.mmu.itb.walker       157275                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus0.inst     12199233                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus0.data    119025191                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus1.mmu.dtb.walker    555470543                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus1.mmu.itb.walker       444931                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus1.inst     19908065                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus1.data    126206260                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus2.mmu.dtb.walker    554214927                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus2.mmu.itb.walker       896316                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus2.inst     35770016                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus2.data    143995741                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus3.mmu.dtb.walker    549932146                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus3.mmu.itb.walker       132533                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus3.inst     15151954                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus3.data    121671969                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       2924147992                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts             13021041                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              758943                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0       166865                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1       173767                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2       167438                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3       266030                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4       185166                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5       164929                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6       205294                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7       182397                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8       201942                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9      3618477                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10       171773                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11      3455892                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12       179197                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13       150114                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14       141855                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15      3589905                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        53237                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        40659                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        46486                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        61259                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        42289                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        41879                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        50771                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        41752                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        50800                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        38434                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        50500                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        49913                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        62894                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        42019                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        44023                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        42028                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat            203060348750                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat           65105205000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat       447204867500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                15594.79                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           34344.79                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits            10192128                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             421789                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            78.27                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           55.58                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples      3166061                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   278.553784                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   157.186285                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   328.487710                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127      1454668     45.95%     45.95% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255       644162     20.35%     66.29% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383       353297     11.16%     77.45% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511       133670      4.22%     81.67% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639        60609      1.91%     83.59% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767        43748      1.38%     84.97% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895        36735      1.16%     86.13% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023        30781      0.97%     87.10% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151       408391     12.90%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total      3166061                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead         833346624                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten       48572352                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             2801.479877                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              163.286756                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   23.16                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead               21.89                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               1.28                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               77.02                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 4993096376000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy      5651424240                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy      3003788040                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy    10794866040                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy    1974893040                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 23481706560.000004                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 113666450820                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy  18508040160                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  177081168900                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   595.297703                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  47065766750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   9933040000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 240467757250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy     16954294140                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy      9011413455                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy    82175366700                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy    1986789420                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 23481706560.000004                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 118560586530                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy  14386666080                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  266556822885                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   896.089999                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  36385895500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   9933040000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 251147628500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 4993096376000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq                 1886                       # Transaction distribution (Count)
system.membus.transDist::ReadResp            12702808                       # Transaction distribution (Count)
system.membus.transDist::ReadRespWithInvalidate            1                       # Transaction distribution (Count)
system.membus.transDist::WriteReq                3149                       # Transaction distribution (Count)
system.membus.transDist::WriteResp               3149                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        537712                       # Transaction distribution (Count)
system.membus.transDist::WritebackClean        383881                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict          12188160                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq             13731                       # Transaction distribution (Count)
system.membus.transDist::UpgradeResp             8003                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             922726                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            922726                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq          385931                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq       12314994                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq          37056                       # Transaction distribution (Count)
system.membus.transDist::InvalidateResp             8                       # Transaction distribution (Count)
system.membus.pktCount_system.apicbridge.mem_side_port::system.cpu1.interrupts.int_responder         1112                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.apicbridge.mem_side_port::total         1112                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.iocache.mem_side_port::system.mem_ctrls.port        74373                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.iocache.mem_side_port::total        74373                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.icache.mem_side_port::system.mem_ctrls.port       169606                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.icache.mem_side_port::total       169606                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.dcache.mem_side_port::system.bridge.cpu_side_port            2                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.dcache.mem_side_port::system.cpu0.interrupts.pio          678                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.dcache.mem_side_port::system.mem_ctrls.port      1803182                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.dcache.mem_side_port::total      1803862                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.itb_walker_cache.mem_side_port::system.mem_ctrls.port         2167                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.itb_walker_cache.mem_side_port::total         2167                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.dtb_walker_cache.mem_side_port::system.mem_ctrls.port      7716313                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.dtb_walker_cache.mem_side_port::total      7716313                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.interrupts.int_requestor::system.cpu1.interrupts.int_responder           10                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.interrupts.int_requestor::system.cpu3.interrupts.int_responder           10                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.interrupts.int_requestor::total           20                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.icache.mem_side_port::system.mem_ctrls.port       277095                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.icache.mem_side_port::total       277095                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.dcache.mem_side_port::system.bridge.cpu_side_port         4578                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.dcache.mem_side_port::system.cpu1.interrupts.pio          946                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.dcache.mem_side_port::system.mem_ctrls.port      1906551                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.dcache.mem_side_port::total      1912075                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.itb_walker_cache.mem_side_port::system.mem_ctrls.port         6838                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.itb_walker_cache.mem_side_port::total         6838                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.dtb_walker_cache.mem_side_port::system.mem_ctrls.port      7748752                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.dtb_walker_cache.mem_side_port::total      7748752                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.interrupts.int_requestor::system.cpu0.interrupts.int_responder            6                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.interrupts.int_requestor::system.cpu2.interrupts.int_responder           50                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.interrupts.int_requestor::system.cpu3.interrupts.int_responder           16                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.interrupts.int_requestor::total           72                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.icache.mem_side_port::system.mem_ctrls.port       498262                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.icache.mem_side_port::total       498262                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.dcache.mem_side_port::system.bridge.cpu_side_port          944                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.dcache.mem_side_port::system.cpu2.interrupts.pio          856                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.dcache.mem_side_port::system.mem_ctrls.port      2160267                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.dcache.mem_side_port::total      2162067                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.itb_walker_cache.mem_side_port::system.mem_ctrls.port        13196                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.itb_walker_cache.mem_side_port::total        13196                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.dtb_walker_cache.mem_side_port::system.mem_ctrls.port      7733501                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.dtb_walker_cache.mem_side_port::total      7733501                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.interrupts.int_requestor::system.cpu0.interrupts.int_responder           14                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.interrupts.int_requestor::system.cpu1.interrupts.int_responder           22                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.interrupts.int_requestor::system.cpu3.interrupts.int_responder           40                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.interrupts.int_requestor::total           76                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.icache.mem_side_port::system.mem_ctrls.port       210778                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.icache.mem_side_port::total       210778                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.dcache.mem_side_port::system.bridge.cpu_side_port           68                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.dcache.mem_side_port::system.cpu3.interrupts.pio          700                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.dcache.mem_side_port::system.mem_ctrls.port      1844068                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.dcache.mem_side_port::total      1844836                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.itb_walker_cache.mem_side_port::system.mem_ctrls.port         1978                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.itb_walker_cache.mem_side_port::total         1978                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.dtb_walker_cache.mem_side_port::system.mem_ctrls.port      7670743                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.dtb_walker_cache.mem_side_port::total      7670743                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.interrupts.int_requestor::system.cpu0.interrupts.int_responder            4                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.interrupts.int_requestor::system.cpu1.interrupts.int_responder            4                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.interrupts.int_requestor::system.cpu2.interrupts.int_responder           10                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.interrupts.int_requestor::total           18                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                39847740                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.apicbridge.mem_side_port::system.cpu1.interrupts.int_responder         2224                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.apicbridge.mem_side_port::total         2224                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.iocache.mem_side_port::system.mem_ctrls.port      2371264                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.iocache.mem_side_port::total      2371264                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.icache.mem_side_port::system.mem_ctrls.port      7225600                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.icache.mem_side_port::total      7225600                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.dcache.mem_side_port::system.bridge.cpu_side_port            1                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.dcache.mem_side_port::system.cpu0.interrupts.pio         1356                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.dcache.mem_side_port::system.mem_ctrls.port     42454848                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.dcache.mem_side_port::total     42456205                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.itb_walker_cache.mem_side_port::system.mem_ctrls.port        46784                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.itb_walker_cache.mem_side_port::total        46784                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.dtb_walker_cache.mem_side_port::system.mem_ctrls.port    164580352                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.dtb_walker_cache.mem_side_port::total    164580352                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.interrupts.int_requestor::system.cpu1.interrupts.int_responder           20                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.interrupts.int_requestor::system.cpu3.interrupts.int_responder           20                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.interrupts.int_requestor::total           40                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.icache.mem_side_port::system.mem_ctrls.port     11811712                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.icache.mem_side_port::total     11811712                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.dcache.mem_side_port::system.bridge.cpu_side_port         2292                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.dcache.mem_side_port::system.cpu1.interrupts.pio         1892                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.dcache.mem_side_port::system.mem_ctrls.port     44743488                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.dcache.mem_side_port::total     44747672                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.itb_walker_cache.mem_side_port::system.mem_ctrls.port       132352                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.itb_walker_cache.mem_side_port::total       132352                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.dtb_walker_cache.mem_side_port::system.mem_ctrls.port    165233920                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.dtb_walker_cache.mem_side_port::total    165233920                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.interrupts.int_requestor::system.cpu0.interrupts.int_responder           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.interrupts.int_requestor::system.cpu2.interrupts.int_responder          100                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.interrupts.int_requestor::system.cpu3.interrupts.int_responder           32                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.interrupts.int_requestor::total          144                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.icache.mem_side_port::system.mem_ctrls.port     21248256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.icache.mem_side_port::total     21248256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.dcache.mem_side_port::system.bridge.cpu_side_port          553                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.dcache.mem_side_port::system.cpu2.interrupts.pio         1712                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.dcache.mem_side_port::system.mem_ctrls.port     53952768                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.dcache.mem_side_port::total     53955033                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.itb_walker_cache.mem_side_port::system.mem_ctrls.port       266624                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.itb_walker_cache.mem_side_port::total       266624                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.dtb_walker_cache.mem_side_port::system.mem_ctrls.port    164860416                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.dtb_walker_cache.mem_side_port::total    164860416                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.interrupts.int_requestor::system.cpu0.interrupts.int_responder           28                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.interrupts.int_requestor::system.cpu1.interrupts.int_responder           44                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.interrupts.int_requestor::system.cpu3.interrupts.int_responder           80                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.interrupts.int_requestor::total          152                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.icache.mem_side_port::system.mem_ctrls.port      8982272                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.icache.mem_side_port::total      8982272                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.dcache.mem_side_port::system.bridge.cpu_side_port           40                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.dcache.mem_side_port::system.cpu3.interrupts.pio         1400                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.dcache.mem_side_port::system.mem_ctrls.port     42868096                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.dcache.mem_side_port::total     42869536                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.itb_walker_cache.mem_side_port::system.mem_ctrls.port        39424                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.itb_walker_cache.mem_side_port::total        39424                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.dtb_walker_cache.mem_side_port::system.mem_ctrls.port    163586432                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.dtb_walker_cache.mem_side_port::total    163586432                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.interrupts.int_requestor::system.cpu0.interrupts.int_responder            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.interrupts.int_requestor::system.cpu1.interrupts.int_responder            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.interrupts.int_requestor::system.cpu2.interrupts.int_responder           20                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.interrupts.int_requestor::total           36                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                894416450                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                           578181                       # Total snoops (Count)
system.membus.snoopTraffic                   36490880                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples           13679473                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean              3.726758                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev             2.662876                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  2267127     16.57%     16.57% # Request fanout histogram (Count)
system.membus.snoopFanout::1                  1598418     11.68%     28.26% # Request fanout histogram (Count)
system.membus.snoopFanout::2                  1437992     10.51%     38.77% # Request fanout histogram (Count)
system.membus.snoopFanout::3                  1980579     14.48%     53.25% # Request fanout histogram (Count)
system.membus.snoopFanout::4                   148415      1.08%     54.33% # Request fanout histogram (Count)
system.membus.snoopFanout::5                   960177      7.02%     61.35% # Request fanout histogram (Count)
system.membus.snoopFanout::6                  1908559     13.95%     75.30% # Request fanout histogram (Count)
system.membus.snoopFanout::7                  3348593     24.48%     99.78% # Request fanout histogram (Count)
system.membus.snoopFanout::8                     9039      0.07%     99.85% # Request fanout histogram (Count)
system.membus.snoopFanout::9                     6911      0.05%     99.90% # Request fanout histogram (Count)
system.membus.snoopFanout::10                    6906      0.05%     99.95% # Request fanout histogram (Count)
system.membus.snoopFanout::11                    6757      0.05%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::12                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::13                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::14                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::15                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::16                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::17                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value               11                       # Request fanout histogram (Count)
system.membus.snoopFanout::total             13679473                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 4993096376000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 4993096376000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy             4946000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer1.occupancy              808494                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer2.occupancy               24500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer3.occupancy             1082491                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer4.occupancy             1404997                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer4.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer5.occupancy             1010953                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer5.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer6.occupancy               62996                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer6.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer7.occupancy              842987                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer8.occupancy               69492                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer8.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer9.occupancy         31192907176                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer9.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy             810500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer10.occupancy          13165500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer10.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer11.occupancy       13775488733                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer11.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer12.occupancy             36000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer12.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer13.occupancy         891312742                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer13.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer14.occupancy        4346235051                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer14.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer15.occupancy          24764750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer15.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer16.occupancy       13751701497                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer16.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer17.occupancy             38500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer17.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer18.occupancy         379090993                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer18.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer19.occupancy        3775159571                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer19.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy             705471                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer20.occupancy           4071500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer20.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer21.occupancy       13634540497                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer21.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer22.occupancy              9000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer22.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer3.occupancy          306378498                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer4.occupancy         3690623588                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer5.occupancy            4029750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer5.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer6.occupancy        13717838497                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer6.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer7.occupancy              10000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer7.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer8.occupancy          497424491                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer8.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer9.occupancy         3887223766                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer9.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests       26784276                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      3840308                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests     20683037                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.pc.bad_addr.power_state.pwrStateResidencyTicks::UNDEFINED 4993096376000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED 4993096376000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.default_bus.power_state.pwrStateResidencyTicks::UNDEFINED 4993096376000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.empty_isa.power_state.pwrStateResidencyTicks::UNDEFINED 4993096376000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED 4993096376000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED 4993096376000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED 4993096376000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED 4993096376000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 4993096376000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED 4993096376000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED 4993096376000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadFullPages            0                       # Number of full page size DMA reads (not PRD). (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadBytes            0                       # Number of bytes transfered via DMA reads (not PRD). (Byte)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadTxs            0                       # Number of DMA read transactions (not PRD). (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteFullPages          579                       # Number of full page size DMA writes. (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteBytes      2371584                       # Number of bytes transfered via DMA writes. (Byte)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteTxs          579                       # Number of DMA write transactions. (Count)
system.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED 4993096376000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED 4993096376000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED 4993096376000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED 4993096376000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED 4993096376000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED 4993096376000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED 4993096376000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.numCycles               477605125                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus0.cpi                      3.830481                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus0.ipc                      0.261064                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus0.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus0.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus0.instsAdded              334585904                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus0.nonSpecInstsAdded          461639                       # Number of non-speculative instructions added to the IQ (Count)
system.switch_cpus0.instsIssued             305251385                       # Number of instructions issued (Count)
system.switch_cpus0.squashedInstsIssued       1089809                       # Number of squashed instructions issued (Count)
system.switch_cpus0.squashedInstsExamined    117097826                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus0.squashedOperandsExamined    197384609                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus0.squashedNonSpecRemoved        20067                       # Number of squashed non-spec instructions that were removed (Count)
system.switch_cpus0.numIssuedDist::samples    473007901                       # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::mean      0.645341                       # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::stdev     1.549484                       # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::0        373804829     79.03%     79.03% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::1         30257149      6.40%     85.42% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::2         19803837      4.19%     89.61% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::3         10960694      2.32%     91.93% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::4         11702799      2.47%     94.40% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::5         12061334      2.55%     96.95% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::6          6153000      1.30%     98.25% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::7          7645458      1.62%     99.87% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::8           618801      0.13%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::total    473007901                       # Number of insts issued each cycle (Count)
system.switch_cpus0.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::IntAlu        1383221     92.79%     92.79% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::IntMult             0      0.00%     92.79% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::ZeroMult            0      0.00%     92.79% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::IntDiv              0      0.00%     92.79% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatAdd            0      0.00%     92.79% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatCmp            0      0.00%     92.79% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatCvt            5      0.00%     92.79% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatMult            0      0.00%     92.79% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatMultAcc            0      0.00%     92.79% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatDiv            0      0.00%     92.79% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatMisc            0      0.00%     92.79% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatSqrt            0      0.00%     92.79% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdAdd             0      0.00%     92.79% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdAddAcc            0      0.00%     92.79% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdAlu           104      0.01%     92.80% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdCmp             0      0.00%     92.80% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdCvt             9      0.00%     92.80% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdMisc         1434      0.10%     92.89% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdMult            0      0.00%     92.89% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdMultAcc            0      0.00%     92.89% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdMatMultAcc            0      0.00%     92.89% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdShift            0      0.00%     92.89% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdShiftAcc            0      0.00%     92.89% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdDiv             0      0.00%     92.89% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdSqrt            0      0.00%     92.89% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatAdd            0      0.00%     92.89% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatAlu            0      0.00%     92.89% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatCmp            0      0.00%     92.89% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatCvt            0      0.00%     92.89% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatDiv            0      0.00%     92.89% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatMisc            0      0.00%     92.89% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatMult            0      0.00%     92.89% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatMultAcc            0      0.00%     92.89% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatMatMultAcc            0      0.00%     92.89% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatSqrt            0      0.00%     92.89% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdReduceAdd            0      0.00%     92.89% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdReduceAlu            0      0.00%     92.89% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdReduceCmp            0      0.00%     92.89% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatReduceAdd            0      0.00%     92.89% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatReduceCmp            0      0.00%     92.89% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdAes             0      0.00%     92.89% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdAesMix            0      0.00%     92.89% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdSha1Hash            0      0.00%     92.89% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdSha1Hash2            0      0.00%     92.89% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdSha256Hash            0      0.00%     92.89% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdSha256Hash2            0      0.00%     92.89% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdShaSigma2            0      0.00%     92.89% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdShaSigma3            0      0.00%     92.89% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdPredAlu            0      0.00%     92.89% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::Matrix              0      0.00%     92.89% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::MatrixMov            0      0.00%     92.89% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::MatrixOP            0      0.00%     92.89% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::MemRead         81847      5.49%     98.38% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::MemWrite        12930      0.87%     99.25% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatMemRead        10307      0.69%     99.94% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatMemWrite          843      0.06%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statIssuedInstType_0::No_OpClass      1569831      0.51%      0.51% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::IntAlu    263651196     86.37%     86.89% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::IntMult         9554      0.00%     86.89% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::ZeroMult            0      0.00%     86.89% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::IntDiv        20408      0.01%     86.90% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatAdd       111871      0.04%     86.93% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatCmp            0      0.00%     86.93% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatCvt          179      0.00%     86.93% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatMult            0      0.00%     86.93% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatMultAcc            0      0.00%     86.93% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatDiv            0      0.00%     86.93% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatMisc            0      0.00%     86.93% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatSqrt            0      0.00%     86.93% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdAdd         1396      0.00%     86.93% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdAddAcc            0      0.00%     86.93% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdAlu       100407      0.03%     86.97% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdCmp           36      0.00%     86.97% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdCvt        33462      0.01%     86.98% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdMisc       386260      0.13%     87.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdMult            0      0.00%     87.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdMultAcc            0      0.00%     87.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     87.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdShift          179      0.00%     87.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     87.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdDiv            0      0.00%     87.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdSqrt            0      0.00%     87.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatAdd            0      0.00%     87.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     87.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatCmp            0      0.00%     87.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatCvt            0      0.00%     87.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatDiv            0      0.00%     87.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     87.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatMult            0      0.00%     87.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     87.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     87.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     87.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     87.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     87.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     87.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     87.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     87.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdAes            0      0.00%     87.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdAesMix            0      0.00%     87.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     87.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     87.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     87.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     87.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     87.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     87.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdPredAlu            0      0.00%     87.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::Matrix            0      0.00%     87.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::MatrixMov            0      0.00%     87.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::MatrixOP            0      0.00%     87.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::MemRead     33539260     10.99%     98.09% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::MemWrite      5449685      1.79%     99.88% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatMemRead       222487      0.07%     99.95% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatMemWrite       155174      0.05%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::total    305251385                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.issueRate                0.639129                       # Inst issue rate ((Count/Cycle))
system.switch_cpus0.fuBusy                    1490700                       # FU busy when requested (Count)
system.switch_cpus0.fuBusyRate               0.004884                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus0.intInstQueueReads      1083657508                       # Number of integer instruction queue reads (Count)
system.switch_cpus0.intInstQueueWrites      450778117                       # Number of integer instruction queue writes (Count)
system.switch_cpus0.intInstQueueWakeupAccesses    291586835                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus0.fpInstQueueReads          2433672                       # Number of floating instruction queue reads (Count)
system.switch_cpus0.fpInstQueueWrites         1373773                       # Number of floating instruction queue writes (Count)
system.switch_cpus0.fpInstQueueWakeupAccesses      1173064                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus0.vecInstQueueReads               0                       # Number of vector instruction queue reads (Count)
system.switch_cpus0.vecInstQueueWrites              0                       # Number of vector instruction queue writes (Count)
system.switch_cpus0.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus0.intAluAccesses          303950548                       # Number of integer alu accesses (Count)
system.switch_cpus0.fpAluAccesses             1221706                       # Number of floating point alu accesses (Count)
system.switch_cpus0.vecAluAccesses                  0                       # Number of vector alu accesses (Count)
system.switch_cpus0.numSquashedInsts          7712174                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus0.numSwp                          0                       # Number of swp insts executed (Count)
system.switch_cpus0.timesIdled                  44600                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus0.idleCycles                4597224                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus0.quiesceCycles           115636872                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.switch_cpus0.MemDepUnit__0.insertedLoads     36899755                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__0.insertedStores      7401583                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__0.conflictingLoads      6693028                       # Number of conflicting loads. (Count)
system.switch_cpus0.MemDepUnit__0.conflictingStores      3452922                       # Number of conflicting stores. (Count)
system.switch_cpus0.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus0.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus0.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus0.branchPred.lookups_0::NoBranch        35827      0.05%      0.05% # Number of BP lookups (Count)
system.switch_cpus0.branchPred.lookups_0::Return       289635      0.44%      0.50% # Number of BP lookups (Count)
system.switch_cpus0.branchPred.lookups_0::CallDirect       300875      0.46%      0.96% # Number of BP lookups (Count)
system.switch_cpus0.branchPred.lookups_0::CallIndirect          198      0.00%      0.96% # Number of BP lookups (Count)
system.switch_cpus0.branchPred.lookups_0::DirectCond     57192616     87.63%     88.59% # Number of BP lookups (Count)
system.switch_cpus0.branchPred.lookups_0::DirectUncond      7357843     11.27%     99.86% # Number of BP lookups (Count)
system.switch_cpus0.branchPred.lookups_0::IndirectCond            0      0.00%     99.86% # Number of BP lookups (Count)
system.switch_cpus0.branchPred.lookups_0::IndirectUncond        89181      0.14%    100.00% # Number of BP lookups (Count)
system.switch_cpus0.branchPred.lookups_0::total     65266175                       # Number of BP lookups (Count)
system.switch_cpus0.branchPred.squashes_0::NoBranch        34054      0.11%      0.11% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus0.branchPred.squashes_0::Return       118766      0.37%      0.47% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus0.branchPred.squashes_0::CallDirect       129654      0.40%      0.87% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus0.branchPred.squashes_0::CallIndirect           99      0.00%      0.87% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus0.branchPred.squashes_0::DirectCond     28189366     86.98%     87.85% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus0.branchPred.squashes_0::DirectUncond      3894502     12.02%     99.87% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus0.branchPred.squashes_0::IndirectCond            0      0.00%     99.87% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus0.branchPred.squashes_0::IndirectUncond        42530      0.13%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus0.branchPred.squashes_0::total     32408971                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus0.branchPred.corrected_0::NoBranch         2958      0.03%      0.03% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus0.branchPred.corrected_0::Return          221      0.00%      0.03% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus0.branchPred.corrected_0::CallDirect        10075      0.10%      0.13% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus0.branchPred.corrected_0::CallIndirect           79      0.00%      0.13% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus0.branchPred.corrected_0::DirectCond      6756825     63.85%     63.98% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus0.branchPred.corrected_0::DirectUncond      3796171     35.87%     99.85% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus0.branchPred.corrected_0::IndirectCond            0      0.00%     99.85% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus0.branchPred.corrected_0::IndirectUncond        15836      0.15%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus0.branchPred.corrected_0::total     10582165                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus0.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus0.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus0.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus0.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus0.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus0.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus0.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus0.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus0.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus0.branchPred.committed_0::NoBranch         1773      0.01%      0.01% # Number of branches finally committed  (Count)
system.switch_cpus0.branchPred.committed_0::Return       170869      0.52%      0.53% # Number of branches finally committed  (Count)
system.switch_cpus0.branchPred.committed_0::CallDirect       171221      0.52%      1.05% # Number of branches finally committed  (Count)
system.switch_cpus0.branchPred.committed_0::CallIndirect           99      0.00%      1.05% # Number of branches finally committed  (Count)
system.switch_cpus0.branchPred.committed_0::DirectCond     29003250     88.27%     89.32% # Number of branches finally committed  (Count)
system.switch_cpus0.branchPred.committed_0::DirectUncond      3463341     10.54%     99.86% # Number of branches finally committed  (Count)
system.switch_cpus0.branchPred.committed_0::IndirectCond            0      0.00%     99.86% # Number of branches finally committed  (Count)
system.switch_cpus0.branchPred.committed_0::IndirectUncond        46651      0.14%    100.00% # Number of branches finally committed  (Count)
system.switch_cpus0.branchPred.committed_0::total     32857204                       # Number of branches finally committed  (Count)
system.switch_cpus0.branchPred.mispredicted_0::NoBranch         1773      0.02%      0.02% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus0.branchPred.mispredicted_0::Return          152      0.00%      0.03% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus0.branchPred.mispredicted_0::CallDirect         6663      0.09%      0.12% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus0.branchPred.mispredicted_0::CallIndirect           76      0.00%      0.12% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus0.branchPred.mispredicted_0::DirectCond      5493568     74.34%     74.46% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus0.branchPred.mispredicted_0::DirectUncond      1871714     25.33%     99.79% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus0.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.79% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus0.branchPred.mispredicted_0::IndirectUncond        15363      0.21%    100.00% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus0.branchPred.mispredicted_0::total      7389309                       # Number of committed branches that were mispredicted. (Count)
system.switch_cpus0.branchPred.targetProvider_0::NoTarget     15328735     23.49%     23.49% # The component providing the target for taken branches (Count)
system.switch_cpus0.branchPred.targetProvider_0::BTB     49581878     75.97%     99.46% # The component providing the target for taken branches (Count)
system.switch_cpus0.branchPred.targetProvider_0::RAS       289635      0.44%     99.90% # The component providing the target for taken branches (Count)
system.switch_cpus0.branchPred.targetProvider_0::Indirect        65927      0.10%    100.00% # The component providing the target for taken branches (Count)
system.switch_cpus0.branchPred.targetProvider_0::total     65266175                       # The component providing the target for taken branches (Count)
system.switch_cpus0.branchPred.targetWrong_0::NoBranch      1435731     13.59%     13.59% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus0.branchPred.targetWrong_0::Return      9114473     86.28%     99.87% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus0.branchPred.targetWrong_0::CallDirect          221      0.00%     99.87% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus0.branchPred.targetWrong_0::CallIndirect        13531      0.13%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus0.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus0.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus0.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus0.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus0.branchPred.targetWrong_0::total     10563956                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus0.branchPred.condPredicted     57197441                       # Number of conditional branches predicted (Count)
system.switch_cpus0.branchPred.condPredictedTaken     41971860                       # Number of conditional branches predicted as taken (Count)
system.switch_cpus0.branchPred.condIncorrect     10582165                       # Number of conditional branches incorrect (Count)
system.switch_cpus0.branchPred.predTakenBTBMiss        21004                       # Number of branches predicted taken but missed in BTB (Count)
system.switch_cpus0.branchPred.NotTakenMispredicted      8411384                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.switch_cpus0.branchPred.TakenMispredicted      2170781                       # Number branches predicted taken but are actually not taken (Count)
system.switch_cpus0.branchPred.BTBLookups     65266175                       # Number of BTB lookups (Count)
system.switch_cpus0.branchPred.BTBUpdates      8392290                       # Number of BTB updates (Count)
system.switch_cpus0.branchPred.BTBHits       62922223                       # Number of BTB hits (Count)
system.switch_cpus0.branchPred.BTBHitRatio     0.964086                       # BTB Hit Ratio (Ratio)
system.switch_cpus0.branchPred.BTBMispredicted        23956                       # Number BTB mispredictions. No target found or target wrong (Count)
system.switch_cpus0.branchPred.indirectLookups        89379                       # Number of indirect predictor lookups. (Count)
system.switch_cpus0.branchPred.indirectHits        65927                       # Number of indirect target hits. (Count)
system.switch_cpus0.branchPred.indirectMisses        23452                       # Number of indirect misses. (Count)
system.switch_cpus0.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus0.branchPred.btb.lookups::NoBranch        35827      0.05%      0.05% # Number of BTB lookups (Count)
system.switch_cpus0.branchPred.btb.lookups::Return       289635      0.44%      0.50% # Number of BTB lookups (Count)
system.switch_cpus0.branchPred.btb.lookups::CallDirect       300875      0.46%      0.96% # Number of BTB lookups (Count)
system.switch_cpus0.branchPred.btb.lookups::CallIndirect          198      0.00%      0.96% # Number of BTB lookups (Count)
system.switch_cpus0.branchPred.btb.lookups::DirectCond     57192616     87.63%     88.59% # Number of BTB lookups (Count)
system.switch_cpus0.branchPred.btb.lookups::DirectUncond      7357843     11.27%     99.86% # Number of BTB lookups (Count)
system.switch_cpus0.branchPred.btb.lookups::IndirectCond            0      0.00%     99.86% # Number of BTB lookups (Count)
system.switch_cpus0.branchPred.btb.lookups::IndirectUncond        89181      0.14%    100.00% # Number of BTB lookups (Count)
system.switch_cpus0.branchPred.btb.lookups::total     65266175                       # Number of BTB lookups (Count)
system.switch_cpus0.branchPred.btb.misses::NoBranch         4370      0.19%      0.19% # Number of BTB misses (Count)
system.switch_cpus0.branchPred.btb.misses::Return       282007     12.03%     12.22% # Number of BTB misses (Count)
system.switch_cpus0.branchPred.btb.misses::CallDirect        13296      0.57%     12.78% # Number of BTB misses (Count)
system.switch_cpus0.branchPred.btb.misses::CallIndirect          198      0.01%     12.79% # Number of BTB misses (Count)
system.switch_cpus0.branchPred.btb.misses::DirectCond      1948488     83.13%     95.92% # Number of BTB misses (Count)
system.switch_cpus0.branchPred.btb.misses::DirectUncond         6412      0.27%     96.20% # Number of BTB misses (Count)
system.switch_cpus0.branchPred.btb.misses::IndirectCond            0      0.00%     96.20% # Number of BTB misses (Count)
system.switch_cpus0.branchPred.btb.misses::IndirectUncond        89181      3.80%    100.00% # Number of BTB misses (Count)
system.switch_cpus0.branchPred.btb.misses::total      2343952                       # Number of BTB misses (Count)
system.switch_cpus0.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.switch_cpus0.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.switch_cpus0.branchPred.btb.updates::CallDirect        10075      0.12%      0.12% # Number of BTB updates (Count)
system.switch_cpus0.branchPred.btb.updates::CallIndirect            0      0.00%      0.12% # Number of BTB updates (Count)
system.switch_cpus0.branchPred.btb.updates::DirectCond      4586044     54.65%     54.77% # Number of BTB updates (Count)
system.switch_cpus0.branchPred.btb.updates::DirectUncond      3796171     45.23%    100.00% # Number of BTB updates (Count)
system.switch_cpus0.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.switch_cpus0.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.switch_cpus0.branchPred.btb.updates::total      8392290                       # Number of BTB updates (Count)
system.switch_cpus0.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus0.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus0.branchPred.btb.mispredict::CallDirect        10075      0.12%      0.12% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus0.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.12% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus0.branchPred.btb.mispredict::DirectCond      4586044     54.65%     54.77% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus0.branchPred.btb.mispredict::DirectUncond      3796171     45.23%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus0.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus0.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus0.branchPred.btb.mispredict::total      8392290                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus0.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 4993096376000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.branchPred.indirectBranchPred.lookups        89379                       # Number of lookups (Count)
system.switch_cpus0.branchPred.indirectBranchPred.hits        65927                       # Number of hits of a tag (Count)
system.switch_cpus0.branchPred.indirectBranchPred.misses        23452                       # Number of misses (Count)
system.switch_cpus0.branchPred.indirectBranchPred.targetRecords        15915                       # Number of targets that where recorded/installed in the cache (Count)
system.switch_cpus0.branchPred.indirectBranchPred.indirectRecords       105294                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.switch_cpus0.branchPred.indirectBranchPred.speculativeOverflows            5                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.switch_cpus0.branchPred.ras.pushes       419839                       # Number of times a PC was pushed onto the RAS (Count)
system.switch_cpus0.branchPred.ras.pops        419388                       # Number of times a PC was poped from the RAS (Count)
system.switch_cpus0.branchPred.ras.squashes       248519                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.switch_cpus0.branchPred.ras.used        170869                       # Number of times the RAS is the provider (Count)
system.switch_cpus0.branchPred.ras.correct       170717                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.switch_cpus0.branchPred.ras.incorrect          152                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.switch_cpus0.commit.commitSquashedInsts    117084698                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus0.commit.commitNonSpecStalls       441572                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.switch_cpus0.commit.branchMispredicts      3615974                       # The number of times a branch was mispredicted (Count)
system.switch_cpus0.commit.numCommittedDist::samples    456830579                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::mean     0.477091                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::stdev     1.430808                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::0    387727875     84.87%     84.87% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::1     25542097      5.59%     90.46% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::2      5017250      1.10%     91.56% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::3     16095238      3.52%     95.09% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::4      5010742      1.10%     96.18% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::5      4802320      1.05%     97.23% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::6      2791713      0.61%     97.85% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::7      5464193      1.20%     99.04% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::8      4379151      0.96%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::total    456830579                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed (Count)
system.switch_cpus0.commit.membars             278918                       # Number of memory barriers committed (Count)
system.switch_cpus0.commit.functionCalls       171320                       # Number of function calls committed. (Count)
system.switch_cpus0.commit.committedInstType_0::No_OpClass       784099      0.36%      0.36% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::IntAlu    189015762     86.72%     87.08% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::IntMult         9129      0.00%     87.09% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::ZeroMult            0      0.00%     87.09% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::IntDiv        18834      0.01%     87.10% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatAdd        97632      0.04%     87.14% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     87.14% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatCvt          176      0.00%     87.14% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     87.14% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     87.14% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     87.14% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     87.14% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     87.14% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdAdd         1320      0.00%     87.14% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     87.14% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdAlu        99960      0.05%     87.19% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdCmp           36      0.00%     87.19% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdCvt        33376      0.02%     87.20% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdMisc       366076      0.17%     87.37% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     87.37% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     87.37% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     87.37% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdShift          114      0.00%     87.37% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     87.37% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     87.37% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     87.37% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd            0      0.00%     87.37% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     87.37% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     87.37% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt            0      0.00%     87.37% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv            0      0.00%     87.37% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     87.37% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult            0      0.00%     87.37% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     87.37% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     87.37% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     87.37% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     87.37% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     87.37% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     87.37% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     87.37% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     87.37% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     87.37% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     87.37% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     87.37% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     87.37% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     87.37% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     87.37% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     87.37% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     87.37% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     87.37% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::Matrix            0      0.00%     87.37% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::MatrixMov            0      0.00%     87.37% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::MatrixOP            0      0.00%     87.37% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::MemRead     23486404     10.78%     98.15% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::MemWrite      3712458      1.70%     99.85% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatMemRead       186762      0.09%     99.94% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite       137578      0.06%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::total    217949716                       # Class of committed instruction (Count)
system.switch_cpus0.commit.commitEligibleSamples      4379151                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus0.commitStats0.numInsts    124685420                       # Number of instructions committed (thread level) (Count)
system.switch_cpus0.commitStats0.numOps     217949716                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus0.commitStats0.numInstsNotNOP    124685420                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus0.commitStats0.numOpsNotNOP    217949716                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus0.commitStats0.cpi         3.830481                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus0.commitStats0.ipc         0.261064                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus0.commitStats0.numMemRefs     27523202                       # Number of memory references committed (Count)
system.switch_cpus0.commitStats0.numFpInsts      1115591                       # Number of float instructions (Count)
system.switch_cpus0.commitStats0.numIntInsts    211233651                       # Number of integer instructions (Count)
system.switch_cpus0.commitStats0.numLoadInsts     23673166                       # Number of load instructions (Count)
system.switch_cpus0.commitStats0.numStoreInsts      3850036                       # Number of store instructions (Count)
system.switch_cpus0.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus0.commitStats0.committedInstType::No_OpClass       784099      0.36%      0.36% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::IntAlu    189015762     86.72%     87.08% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::IntMult         9129      0.00%     87.09% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::ZeroMult            0      0.00%     87.09% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::IntDiv        18834      0.01%     87.10% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatAdd        97632      0.04%     87.14% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatCmp            0      0.00%     87.14% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatCvt          176      0.00%     87.14% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatMult            0      0.00%     87.14% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatMultAcc            0      0.00%     87.14% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatDiv            0      0.00%     87.14% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatMisc            0      0.00%     87.14% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatSqrt            0      0.00%     87.14% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdAdd         1320      0.00%     87.14% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdAddAcc            0      0.00%     87.14% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdAlu        99960      0.05%     87.19% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdCmp           36      0.00%     87.19% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdCvt        33376      0.02%     87.20% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdMisc       366076      0.17%     87.37% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdMult            0      0.00%     87.37% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdMultAcc            0      0.00%     87.37% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     87.37% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdShift          114      0.00%     87.37% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     87.37% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdDiv            0      0.00%     87.37% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdSqrt            0      0.00%     87.37% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     87.37% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     87.37% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     87.37% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     87.37% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     87.37% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     87.37% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatMult            0      0.00%     87.37% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     87.37% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     87.37% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     87.37% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     87.37% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     87.37% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     87.37% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     87.37% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     87.37% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdAes            0      0.00%     87.37% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdAesMix            0      0.00%     87.37% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     87.37% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     87.37% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     87.37% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     87.37% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     87.37% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     87.37% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdPredAlu            0      0.00%     87.37% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::Matrix            0      0.00%     87.37% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::MatrixMov            0      0.00%     87.37% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::MatrixOP            0      0.00%     87.37% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::MemRead     23486404     10.78%     98.15% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::MemWrite      3712458      1.70%     99.85% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatMemRead       186762      0.09%     99.94% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatMemWrite       137578      0.06%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::total    217949716                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedControl::IsControl     32857204                       # Class of control type instructions committed (Count)
system.switch_cpus0.commitStats0.committedControl::IsDirectControl     32637812                       # Class of control type instructions committed (Count)
system.switch_cpus0.commitStats0.committedControl::IsIndirectControl       217619                       # Class of control type instructions committed (Count)
system.switch_cpus0.commitStats0.committedControl::IsCondControl     29003250                       # Class of control type instructions committed (Count)
system.switch_cpus0.commitStats0.committedControl::IsUncondControl      3853881                       # Class of control type instructions committed (Count)
system.switch_cpus0.commitStats0.committedControl::IsCall       171320                       # Class of control type instructions committed (Count)
system.switch_cpus0.commitStats0.committedControl::IsReturn       170869                       # Class of control type instructions committed (Count)
system.switch_cpus0.decode.idleCycles        47068550                       # Number of cycles decode is idle (Cycle)
system.switch_cpus0.decode.blockedCycles    355899066                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus0.decode.runCycles         61257318                       # Number of cycles decode is running (Cycle)
system.switch_cpus0.decode.unblockCycles      5157714                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus0.decode.squashCycles       3625252                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus0.decode.branchResolved     40761717                       # Number of times decode resolved a branch (Count)
system.switch_cpus0.decode.branchMispred      7371823                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus0.decode.decodedInsts     372717115                       # Number of instructions handled by decode (Count)
system.switch_cpus0.decode.squashedInsts     28081855                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus0.executeStats0.numInsts    296264667                       # Number of executed instructions (Count)
system.switch_cpus0.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus0.executeStats0.numBranches     39731700                       # Number of branches executed (Count)
system.switch_cpus0.executeStats0.numLoadInsts     31607904                       # Number of load instructions executed (Count)
system.switch_cpus0.executeStats0.numStoreInsts      5285845                       # Number of stores executed (Count)
system.switch_cpus0.executeStats0.instRate     0.620313                       # Inst execution rate ((Count/Cycle))
system.switch_cpus0.executeStats0.numCCRegReads    206727032                       # Number of times the CC registers were read (Count)
system.switch_cpus0.executeStats0.numCCRegWrites    136494751                       # Number of times the CC registers were written (Count)
system.switch_cpus0.executeStats0.numFpRegReads      1793851                       # Number of times the floating registers were read (Count)
system.switch_cpus0.executeStats0.numFpRegWrites       956566                       # Number of times the floating registers were written (Count)
system.switch_cpus0.executeStats0.numIntRegReads    306313419                       # Number of times the integer registers were read (Count)
system.switch_cpus0.executeStats0.numIntRegWrites    203247004                       # Number of times the integer registers were written (Count)
system.switch_cpus0.executeStats0.numMemRefs     36893749                       # Number of memory refs (Count)
system.switch_cpus0.executeStats0.numMiscRegReads    124921150                       # Number of times the Misc registers were read (Count)
system.switch_cpus0.executeStats0.numMiscRegWrites        24968                       # Number of times the Misc registers were written (Count)
system.switch_cpus0.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus0.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus0.fetch.predictedBranches     49937440                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus0.fetch.cycles            415557434                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus0.fetch.squashCycles       21185514                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus0.fetch.tlbCycles             43556                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.switch_cpus0.fetch.miscStallCycles       351107                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.switch_cpus0.fetch.pendingTrapStallCycles       245646                       # Number of stall cycles due to pending traps (Cycle)
system.switch_cpus0.fetch.pendingQuiesceStallCycles         1753                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.switch_cpus0.fetch.icacheWaitRetryStallCycles          316                       # Number of stall cycles due to full MSHR (Cycle)
system.switch_cpus0.fetch.cacheLines         35444992                       # Number of cache lines fetched (Count)
system.switch_cpus0.fetch.icacheSquashes      1294508                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus0.fetch.tlbSquashes             125                       # Number of outstanding ITLB misses that were squashed (Count)
system.switch_cpus0.fetch.nisnDist::samples    473007901                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::mean     0.942296                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::stdev     2.305515                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::0       395107104     83.53%     83.53% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::1         4100181      0.87%     84.40% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::2         4937126      1.04%     85.44% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::3         4282130      0.91%     86.35% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::4        11838481      2.50%     88.85% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::5         9767552      2.06%     90.91% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::6         2165827      0.46%     91.37% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::7        16770043      3.55%     94.92% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::8        24039457      5.08%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::total    473007901                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetchStats0.numInsts    256925165                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus0.fetchStats0.numOps              0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus0.fetchStats0.fetchRate     0.537945                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus0.fetchStats0.numBranches     65266175                       # Number of branches fetched (Count)
system.switch_cpus0.fetchStats0.branchRate     0.136653                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus0.fetchStats0.icacheStallCycles     46215332                       # ICache total stall cycles (Cycle)
system.switch_cpus0.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus0.iew.idleCycles                  0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus0.iew.squashCycles          3625252                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus0.iew.blockCycles         111736560                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus0.iew.unblockCycles         3294368                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus0.iew.dispatchedInsts     335047543                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus0.iew.dispSquashedInsts       626153                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus0.iew.dispLoadInsts        36899755                       # Number of dispatched load instructions (Count)
system.switch_cpus0.iew.dispStoreInsts        7401583                       # Number of dispatched store instructions (Count)
system.switch_cpus0.iew.dispNonSpecInsts       171309                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus0.iew.iqFullEvents           445375                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus0.iew.lsqFullEvents         2446306                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus0.iew.memOrderViolationEvents         7113                       # Number of memory order violations (Count)
system.switch_cpus0.iew.predictedTakenIncorrect      3135870                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus0.iew.predictedNotTakenIncorrect      1535406                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus0.iew.branchMispredicts      4671276                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus0.iew.instsToCommit       293729103                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus0.iew.writebackCount      292759899                       # Cumulative count of insts written-back (Count)
system.switch_cpus0.iew.producerInst        226414995                       # Number of instructions producing a value (Count)
system.switch_cpus0.iew.consumerInst        321118056                       # Number of instructions consuming a value (Count)
system.switch_cpus0.iew.wbRate               0.612975                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus0.iew.wbFanout             0.705083                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus0.lsq0.forwLoads             868331                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus0.lsq0.squashedLoads       13226589                       # Number of loads squashed (Count)
system.switch_cpus0.lsq0.ignoredResponses        13720                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus0.lsq0.memOrderViolation         7113                       # Number of memory ordering violations (Count)
system.switch_cpus0.lsq0.squashedStores       3551547                       # Number of stores squashed (Count)
system.switch_cpus0.lsq0.rescheduledLoads         1245                       # Number of loads that were rescheduled (Count)
system.switch_cpus0.lsq0.blockedByCache         20566                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus0.lsq0.loadToUse::samples     23672680                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::mean    90.819306                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::stdev   583.312514                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::0-9      21729456     91.79%     91.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::10-19        32308      0.14%     91.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::20-29       114353      0.48%     92.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::30-39        27850      0.12%     92.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::40-49        20047      0.08%     92.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::50-59        24426      0.10%     92.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::60-69        25610      0.11%     92.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::70-79        35639      0.15%     92.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::80-89        50783      0.21%     93.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::90-99        64039      0.27%     93.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::100-109       152829      0.65%     94.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::110-119       114632      0.48%     94.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::120-129        60618      0.26%     94.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::130-139        87506      0.37%     95.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::140-149        51617      0.22%     95.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::150-159        76274      0.32%     95.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::160-169       145570      0.61%     96.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::170-179        43586      0.18%     96.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::180-189        22395      0.09%     96.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::190-199        15888      0.07%     96.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::200-209        13488      0.06%     96.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::210-219        11658      0.05%     96.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::220-229         9809      0.04%     96.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::230-239         9320      0.04%     96.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::240-249         8346      0.04%     96.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::250-259         6948      0.03%     96.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::260-269         4604      0.02%     96.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::270-279         3821      0.02%     97.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::280-289         3368      0.01%     97.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::290-299         2742      0.01%     97.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::overflows       703150      2.97%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::max_value        17387                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::total     23672680                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.mmu.dtb.rdAccesses       32826242                       # TLB accesses on read requests (Count)
system.switch_cpus0.mmu.dtb.wrAccesses        5366311                       # TLB accesses on write requests (Count)
system.switch_cpus0.mmu.dtb.rdMisses          1197373                       # TLB misses on read requests (Count)
system.switch_cpus0.mmu.dtb.wrMisses            77236                       # TLB misses on write requests (Count)
system.switch_cpus0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4993096376000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus0.mmu.itb.wrAccesses       35447889                       # TLB accesses on write requests (Count)
system.switch_cpus0.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus0.mmu.itb.wrMisses             1077                       # TLB misses on write requests (Count)
system.switch_cpus0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4993096376000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.power_state.numTransitions          133                       # Number of power state transitions (Count)
system.switch_cpus0.power_state.ticksClkGated::samples           67                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::mean 875582604.477612                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::stdev 271796855.443805                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::1000-5e+10           67    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::min_value     18142000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::max_value    996212500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::total           67                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.pwrStateResidencyTicks::ON 238798268000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.power_state.pwrStateResidencyTicks::CLK_GATED  58664034500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF      4272500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.rename.squashCycles       3625252                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus0.rename.idleCycles        53963552                       # Number of cycles rename is idle (Cycle)
system.switch_cpus0.rename.blockCycles      330265731                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus0.rename.serializeStallCycles      6795080                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus0.rename.runCycles         58098381                       # Number of cycles rename is running (Cycle)
system.switch_cpus0.rename.unblockCycles     20259897                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus0.rename.renamedInsts     359572679                       # Number of instructions processed by rename (Count)
system.switch_cpus0.rename.ROBFullEvents      1807242                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus0.rename.IQFullEvents       6240225                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus0.rename.LQFullEvents       4864829                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus0.rename.SQFullEvents       6652150                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus0.rename.fullRegistersEvents           23                       # Number of times there has been no free registers (Count)
system.switch_cpus0.rename.renamedOperands    723945027                       # Number of destination operands rename has renamed (Count)
system.switch_cpus0.rename.lookups         1303941485                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus0.rename.intLookups       393260375                       # Number of integer rename lookups (Count)
system.switch_cpus0.rename.fpLookups          2042022                       # Number of floating rename lookups (Count)
system.switch_cpus0.rename.committedMaps    435132500                       # Number of HB maps that are committed (Count)
system.switch_cpus0.rename.undoneMaps       288812527                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus0.rename.serializing          30546                       # count of serializing insts renamed (Count)
system.switch_cpus0.rename.tempSerializing        30326                       # count of temporary serializing insts renamed (Count)
system.switch_cpus0.rename.skidInsts         21456788                       # count of insts added to the skid buffer (Count)
system.switch_cpus0.rob.reads               787473137                       # The number of ROB reads (Count)
system.switch_cpus0.rob.writes              686270578                       # The number of ROB writes (Count)
system.switch_cpus0.thread_0.numInsts       124685420                       # Number of Instructions committed (Count)
system.switch_cpus0.thread_0.numOps         217949716                       # Number of Ops committed (Count)
system.switch_cpus0.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus1.numCycles               486040322                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus1.cpi                      3.749746                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus1.ipc                      0.266685                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus1.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus1.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus1.instsAdded              340451556                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus1.nonSpecInstsAdded          534901                       # Number of non-speculative instructions added to the IQ (Count)
system.switch_cpus1.instsIssued             312605578                       # Number of instructions issued (Count)
system.switch_cpus1.squashedInstsIssued       1148276                       # Number of squashed instructions issued (Count)
system.switch_cpus1.squashedInstsExamined    113177152                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus1.squashedOperandsExamined    189928875                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus1.squashedNonSpecRemoved        27471                       # Number of squashed non-spec instructions that were removed (Count)
system.switch_cpus1.numIssuedDist::samples    478729315                       # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::mean      0.652990                       # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::stdev     1.554055                       # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::0        376904405     78.73%     78.73% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::1         30508629      6.37%     85.10% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::2         21017331      4.39%     89.49% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::3         12429208      2.60%     92.09% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::4         10747137      2.24%     94.33% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::5         11367864      2.37%     96.71% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::6          7886425      1.65%     98.36% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::7          7318283      1.53%     99.89% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::8           550033      0.11%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::total    478729315                       # Number of insts issued each cycle (Count)
system.switch_cpus1.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::IntAlu        1424982     88.71%     88.71% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::IntMult             0      0.00%     88.71% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::ZeroMult            0      0.00%     88.71% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::IntDiv              0      0.00%     88.71% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatAdd            0      0.00%     88.71% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatCmp            0      0.00%     88.71% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatCvt            3      0.00%     88.71% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatMult            0      0.00%     88.71% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatMultAcc            0      0.00%     88.71% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatDiv            0      0.00%     88.71% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatMisc            0      0.00%     88.71% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatSqrt            0      0.00%     88.71% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdAdd             3      0.00%     88.71% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdAddAcc            0      0.00%     88.71% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdAlu           182      0.01%     88.72% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdCmp             0      0.00%     88.72% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdCvt           176      0.01%     88.73% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdMisc         1740      0.11%     88.84% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdMult            0      0.00%     88.84% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdMultAcc            0      0.00%     88.84% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdMatMultAcc            0      0.00%     88.84% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdShift           13      0.00%     88.84% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdShiftAcc            0      0.00%     88.84% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdDiv             0      0.00%     88.84% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdSqrt            0      0.00%     88.84% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatAdd            0      0.00%     88.84% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatAlu            0      0.00%     88.84% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatCmp            0      0.00%     88.84% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatCvt            0      0.00%     88.84% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatDiv            0      0.00%     88.84% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatMisc            0      0.00%     88.84% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatMult            0      0.00%     88.84% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatMultAcc            0      0.00%     88.84% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatMatMultAcc            0      0.00%     88.84% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatSqrt            0      0.00%     88.84% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdReduceAdd            0      0.00%     88.84% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdReduceAlu            0      0.00%     88.84% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdReduceCmp            0      0.00%     88.84% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatReduceAdd            0      0.00%     88.84% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatReduceCmp            0      0.00%     88.84% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdAes             0      0.00%     88.84% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdAesMix            0      0.00%     88.84% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdSha1Hash            0      0.00%     88.84% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdSha1Hash2            0      0.00%     88.84% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdSha256Hash            0      0.00%     88.84% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdSha256Hash2            0      0.00%     88.84% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdShaSigma2            0      0.00%     88.84% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdShaSigma3            0      0.00%     88.84% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdPredAlu            0      0.00%     88.84% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::Matrix              0      0.00%     88.84% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::MatrixMov            0      0.00%     88.84% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::MatrixOP            0      0.00%     88.84% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::MemRead        121261      7.55%     96.39% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::MemWrite        50249      3.13%     99.52% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatMemRead         6833      0.43%     99.94% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatMemWrite          953      0.06%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statIssuedInstType_0::No_OpClass      1271692      0.41%      0.41% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::IntAlu    271118433     86.73%     87.14% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::IntMult        24687      0.01%     87.14% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::ZeroMult            0      0.00%     87.14% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::IntDiv        22331      0.01%     87.15% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatAdd       100992      0.03%     87.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatCmp            0      0.00%     87.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatCvt          511      0.00%     87.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatMult            0      0.00%     87.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatMultAcc            0      0.00%     87.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatDiv            0      0.00%     87.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatMisc            0      0.00%     87.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatSqrt            0      0.00%     87.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdAdd         4010      0.00%     87.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdAddAcc            0      0.00%     87.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdAlu       104855      0.03%     87.22% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdCmp           88      0.00%     87.22% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdCvt        38707      0.01%     87.23% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdMisc       311777      0.10%     87.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdMult            0      0.00%     87.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdMultAcc            0      0.00%     87.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     87.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdShift         2138      0.00%     87.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     87.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdDiv            0      0.00%     87.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdSqrt            0      0.00%     87.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatAdd            0      0.00%     87.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     87.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatCmp            0      0.00%     87.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatCvt            0      0.00%     87.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatDiv            0      0.00%     87.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     87.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatMult            0      0.00%     87.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     87.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     87.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     87.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     87.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     87.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     87.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     87.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     87.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdAes            0      0.00%     87.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdAesMix            0      0.00%     87.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     87.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     87.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     87.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     87.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     87.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     87.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdPredAlu            0      0.00%     87.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::Matrix            0      0.00%     87.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::MatrixMov            0      0.00%     87.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::MatrixOP            0      0.00%     87.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::MemRead     34370139     10.99%     98.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::MemWrite      4931634      1.58%     99.90% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatMemRead       184571      0.06%     99.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatMemWrite       119013      0.04%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::total    312605578                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.issueRate                0.643168                       # Inst issue rate ((Count/Cycle))
system.switch_cpus1.fuBusy                    1606395                       # FU busy when requested (Count)
system.switch_cpus1.fuBusyRate               0.005139                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus1.intInstQueueReads      1104634384                       # Number of integer instruction queue reads (Count)
system.switch_cpus1.intInstQueueWrites      453003915                       # Number of integer instruction queue writes (Count)
system.switch_cpus1.intInstQueueWakeupAccesses    299815481                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus1.fpInstQueueReads          2060758                       # Number of floating instruction queue reads (Count)
system.switch_cpus1.fpInstQueueWrites         1171924                       # Number of floating instruction queue writes (Count)
system.switch_cpus1.fpInstQueueWakeupAccesses       994001                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus1.vecInstQueueReads               0                       # Number of vector instruction queue reads (Count)
system.switch_cpus1.vecInstQueueWrites              0                       # Number of vector instruction queue writes (Count)
system.switch_cpus1.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus1.intAluAccesses          311906333                       # Number of integer alu accesses (Count)
system.switch_cpus1.fpAluAccesses             1033948                       # Number of floating point alu accesses (Count)
system.switch_cpus1.vecAluAccesses                  0                       # Number of vector alu accesses (Count)
system.switch_cpus1.numSquashedInsts          7102723                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus1.numSwp                          0                       # Number of swp insts executed (Count)
system.switch_cpus1.timesIdled                  71662                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus1.idleCycles                7311007                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus1.quiesceCycles           108892806                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.switch_cpus1.MemDepUnit__0.insertedLoads     37263416                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__0.insertedStores      6473740                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__0.conflictingLoads      5524824                       # Number of conflicting loads. (Count)
system.switch_cpus1.MemDepUnit__0.conflictingStores      2871456                       # Number of conflicting stores. (Count)
system.switch_cpus1.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus1.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus1.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus1.branchPred.lookups_0::NoBranch        39218      0.06%      0.06% # Number of BP lookups (Count)
system.switch_cpus1.branchPred.lookups_0::Return       444680      0.67%      0.73% # Number of BP lookups (Count)
system.switch_cpus1.branchPred.lookups_0::CallDirect       466133      0.71%      1.44% # Number of BP lookups (Count)
system.switch_cpus1.branchPred.lookups_0::CallIndirect          881      0.00%      1.44% # Number of BP lookups (Count)
system.switch_cpus1.branchPred.lookups_0::DirectCond     58173488     88.22%     89.66% # Number of BP lookups (Count)
system.switch_cpus1.branchPred.lookups_0::DirectUncond      6732348     10.21%     99.87% # Number of BP lookups (Count)
system.switch_cpus1.branchPred.lookups_0::IndirectCond            0      0.00%     99.87% # Number of BP lookups (Count)
system.switch_cpus1.branchPred.lookups_0::IndirectUncond        87836      0.13%    100.00% # Number of BP lookups (Count)
system.switch_cpus1.branchPred.lookups_0::total     65944584                       # Number of BP lookups (Count)
system.switch_cpus1.branchPred.squashes_0::NoBranch        37015      0.12%      0.12% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus1.branchPred.squashes_0::Return       133187      0.43%      0.54% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus1.branchPred.squashes_0::CallDirect       153854      0.49%      1.04% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus1.branchPred.squashes_0::CallIndirect          431      0.00%      1.04% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus1.branchPred.squashes_0::DirectCond     27406504     87.58%     88.61% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus1.branchPred.squashes_0::DirectUncond      3520031     11.25%     99.86% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus1.branchPred.squashes_0::IndirectCond            0      0.00%     99.86% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus1.branchPred.squashes_0::IndirectUncond        43411      0.14%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus1.branchPred.squashes_0::total     31294433                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus1.branchPred.corrected_0::NoBranch         4157      0.04%      0.04% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus1.branchPred.corrected_0::Return          561      0.01%      0.05% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus1.branchPred.corrected_0::CallDirect        23414      0.23%      0.28% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus1.branchPred.corrected_0::CallIndirect          298      0.00%      0.28% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus1.branchPred.corrected_0::DirectCond      6348059     63.52%     63.80% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus1.branchPred.corrected_0::DirectUncond      3602098     36.04%     99.84% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus1.branchPred.corrected_0::IndirectCond            0      0.00%     99.84% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus1.branchPred.corrected_0::IndirectUncond        15861      0.16%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus1.branchPred.corrected_0::total      9994448                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus1.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus1.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus1.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus1.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus1.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus1.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus1.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus1.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus1.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus1.branchPred.committed_0::NoBranch         2203      0.01%      0.01% # Number of branches finally committed  (Count)
system.switch_cpus1.branchPred.committed_0::Return       311491      0.90%      0.91% # Number of branches finally committed  (Count)
system.switch_cpus1.branchPred.committed_0::CallDirect       312277      0.90%      1.81% # Number of branches finally committed  (Count)
system.switch_cpus1.branchPred.committed_0::CallIndirect          450      0.00%      1.81% # Number of branches finally committed  (Count)
system.switch_cpus1.branchPred.committed_0::DirectCond     30766982     88.79%     90.60% # Number of branches finally committed  (Count)
system.switch_cpus1.branchPred.committed_0::DirectUncond      3212317      9.27%     99.87% # Number of branches finally committed  (Count)
system.switch_cpus1.branchPred.committed_0::IndirectCond            0      0.00%     99.87% # Number of branches finally committed  (Count)
system.switch_cpus1.branchPred.committed_0::IndirectUncond        44425      0.13%    100.00% # Number of branches finally committed  (Count)
system.switch_cpus1.branchPred.committed_0::total     34650145                       # Number of branches finally committed  (Count)
system.switch_cpus1.branchPred.mispredicted_0::NoBranch         2203      0.03%      0.03% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus1.branchPred.mispredicted_0::Return          462      0.01%      0.04% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus1.branchPred.mispredicted_0::CallDirect        15016      0.22%      0.26% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus1.branchPred.mispredicted_0::CallIndirect          276      0.00%      0.26% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus1.branchPred.mispredicted_0::DirectCond      5133191     74.75%     75.02% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus1.branchPred.mispredicted_0::DirectUncond      1700306     24.76%     99.78% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus1.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.78% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus1.branchPred.mispredicted_0::IndirectUncond        15301      0.22%    100.00% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus1.branchPred.mispredicted_0::total      6866755                       # Number of committed branches that were mispredicted. (Count)
system.switch_cpus1.branchPred.targetProvider_0::NoTarget     15264505     23.15%     23.15% # The component providing the target for taken branches (Count)
system.switch_cpus1.branchPred.targetProvider_0::BTB     50173190     76.08%     99.23% # The component providing the target for taken branches (Count)
system.switch_cpus1.branchPred.targetProvider_0::RAS       444680      0.67%     99.91% # The component providing the target for taken branches (Count)
system.switch_cpus1.branchPred.targetProvider_0::Indirect        62209      0.09%    100.00% # The component providing the target for taken branches (Count)
system.switch_cpus1.branchPred.targetProvider_0::total     65944584                       # The component providing the target for taken branches (Count)
system.switch_cpus1.branchPred.targetWrong_0::NoBranch      1301683     13.05%     13.05% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus1.branchPred.targetWrong_0::Return      8662209     86.82%     99.87% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus1.branchPred.targetWrong_0::CallDirect          561      0.01%     99.87% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus1.branchPred.targetWrong_0::CallIndirect        12629      0.13%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus1.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus1.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus1.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus1.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus1.branchPred.targetWrong_0::total      9977082                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus1.branchPred.condPredicted     58182958                       # Number of conditional branches predicted (Count)
system.switch_cpus1.branchPred.condPredictedTaken     43075507                       # Number of conditional branches predicted as taken (Count)
system.switch_cpus1.branchPred.condIncorrect      9994448                       # Number of conditional branches incorrect (Count)
system.switch_cpus1.branchPred.predTakenBTBMiss        48460                       # Number of branches predicted taken but missed in BTB (Count)
system.switch_cpus1.branchPred.NotTakenMispredicted      7901308                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.switch_cpus1.branchPred.TakenMispredicted      2093140                       # Number branches predicted taken but are actually not taken (Count)
system.switch_cpus1.branchPred.BTBLookups     65944584                       # Number of BTB lookups (Count)
system.switch_cpus1.branchPred.BTBUpdates      7880431                       # Number of BTB updates (Count)
system.switch_cpus1.branchPred.BTBHits       63118340                       # Number of BTB hits (Count)
system.switch_cpus1.branchPred.BTBHitRatio     0.957142                       # BTB Hit Ratio (Ratio)
system.switch_cpus1.branchPred.BTBMispredicted        55580                       # Number BTB mispredictions. No target found or target wrong (Count)
system.switch_cpus1.branchPred.indirectLookups        88717                       # Number of indirect predictor lookups. (Count)
system.switch_cpus1.branchPred.indirectHits        62209                       # Number of indirect target hits. (Count)
system.switch_cpus1.branchPred.indirectMisses        26508                       # Number of indirect misses. (Count)
system.switch_cpus1.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus1.branchPred.btb.lookups::NoBranch        39218      0.06%      0.06% # Number of BTB lookups (Count)
system.switch_cpus1.branchPred.btb.lookups::Return       444680      0.67%      0.73% # Number of BTB lookups (Count)
system.switch_cpus1.branchPred.btb.lookups::CallDirect       466133      0.71%      1.44% # Number of BTB lookups (Count)
system.switch_cpus1.branchPred.btb.lookups::CallIndirect          881      0.00%      1.44% # Number of BTB lookups (Count)
system.switch_cpus1.branchPred.btb.lookups::DirectCond     58173488     88.22%     89.66% # Number of BTB lookups (Count)
system.switch_cpus1.branchPred.btb.lookups::DirectUncond      6732348     10.21%     99.87% # Number of BTB lookups (Count)
system.switch_cpus1.branchPred.btb.lookups::IndirectCond            0      0.00%     99.87% # Number of BTB lookups (Count)
system.switch_cpus1.branchPred.btb.lookups::IndirectUncond        87836      0.13%    100.00% # Number of BTB lookups (Count)
system.switch_cpus1.branchPred.btb.lookups::total     65944584                       # Number of BTB lookups (Count)
system.switch_cpus1.branchPred.btb.misses::NoBranch         4979      0.18%      0.18% # Number of BTB misses (Count)
system.switch_cpus1.branchPred.btb.misses::Return       415965     14.72%     14.89% # Number of BTB misses (Count)
system.switch_cpus1.branchPred.btb.misses::CallDirect        30562      1.08%     15.98% # Number of BTB misses (Count)
system.switch_cpus1.branchPred.btb.misses::CallIndirect          861      0.03%     16.01% # Number of BTB misses (Count)
system.switch_cpus1.branchPred.btb.misses::DirectCond      2270085     80.32%     96.33% # Number of BTB misses (Count)
system.switch_cpus1.branchPred.btb.misses::DirectUncond        15957      0.56%     96.89% # Number of BTB misses (Count)
system.switch_cpus1.branchPred.btb.misses::IndirectCond            0      0.00%     96.89% # Number of BTB misses (Count)
system.switch_cpus1.branchPred.btb.misses::IndirectUncond        87835      3.11%    100.00% # Number of BTB misses (Count)
system.switch_cpus1.branchPred.btb.misses::total      2826244                       # Number of BTB misses (Count)
system.switch_cpus1.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.switch_cpus1.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.switch_cpus1.branchPred.btb.updates::CallDirect        23414      0.30%      0.30% # Number of BTB updates (Count)
system.switch_cpus1.branchPred.btb.updates::CallIndirect            0      0.00%      0.30% # Number of BTB updates (Count)
system.switch_cpus1.branchPred.btb.updates::DirectCond      4254919     53.99%     54.29% # Number of BTB updates (Count)
system.switch_cpus1.branchPred.btb.updates::DirectUncond      3602098     45.71%    100.00% # Number of BTB updates (Count)
system.switch_cpus1.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.switch_cpus1.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.switch_cpus1.branchPred.btb.updates::total      7880431                       # Number of BTB updates (Count)
system.switch_cpus1.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus1.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus1.branchPred.btb.mispredict::CallDirect        23414      0.30%      0.30% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus1.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.30% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus1.branchPred.btb.mispredict::DirectCond      4254919     53.99%     54.29% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus1.branchPred.btb.mispredict::DirectUncond      3602098     45.71%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus1.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus1.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus1.branchPred.btb.mispredict::total      7880431                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus1.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 4993096376000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.branchPred.indirectBranchPred.lookups        88717                       # Number of lookups (Count)
system.switch_cpus1.branchPred.indirectBranchPred.hits        62209                       # Number of hits of a tag (Count)
system.switch_cpus1.branchPred.indirectBranchPred.misses        26508                       # Number of misses (Count)
system.switch_cpus1.branchPred.indirectBranchPred.targetRecords        16159                       # Number of targets that where recorded/installed in the cache (Count)
system.switch_cpus1.branchPred.indirectBranchPred.indirectRecords       104876                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.switch_cpus1.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.switch_cpus1.branchPred.ras.pushes       600201                       # Number of times a PC was pushed onto the RAS (Count)
system.switch_cpus1.branchPred.ras.pops        598965                       # Number of times a PC was poped from the RAS (Count)
system.switch_cpus1.branchPred.ras.squashes       287472                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.switch_cpus1.branchPred.ras.used        311491                       # Number of times the RAS is the provider (Count)
system.switch_cpus1.branchPred.ras.correct       311029                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.switch_cpus1.branchPred.ras.incorrect          462                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.switch_cpus1.commit.commitSquashedInsts    113160447                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus1.commit.commitNonSpecStalls       507430                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.switch_cpus1.commit.branchMispredicts      3385910                       # The number of times a branch was mispredicted (Count)
system.switch_cpus1.commit.numCommittedDist::samples    463156513                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::mean     0.491862                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::stdev     1.434206                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::0    389225044     84.04%     84.04% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::1     27923974      6.03%     90.07% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::2      4784080      1.03%     91.10% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::3     18263540      3.94%     95.04% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::4      6350988      1.37%     96.41% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::5      4156776      0.90%     97.31% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::6      2504922      0.54%     97.85% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::7      5268383      1.14%     98.99% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::8      4678806      1.01%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::total    463156513                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed (Count)
system.switch_cpus1.commit.membars             315829                       # Number of memory barriers committed (Count)
system.switch_cpus1.commit.functionCalls       312727                       # Number of function calls committed. (Count)
system.switch_cpus1.commit.committedInstType_0::No_OpClass       653954      0.29%      0.29% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::IntAlu    198554666     87.16%     87.45% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::IntMult        23154      0.01%     87.46% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::ZeroMult            0      0.00%     87.46% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::IntDiv        20662      0.01%     87.46% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatAdd        89890      0.04%     87.50% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatCvt          464      0.00%     87.50% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdAdd         3504      0.00%     87.51% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     87.51% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdAlu       102825      0.05%     87.55% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdCmp           78      0.00%     87.55% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdCvt        37242      0.02%     87.57% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdMisc       296651      0.13%     87.70% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     87.70% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     87.70% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     87.70% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdShift         1316      0.00%     87.70% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     87.70% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     87.70% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     87.70% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd            0      0.00%     87.70% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     87.70% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     87.70% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     87.70% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     87.70% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     87.70% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult            0      0.00%     87.70% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     87.70% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     87.70% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     87.70% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     87.70% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     87.70% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     87.70% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     87.70% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     87.70% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     87.70% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     87.70% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     87.70% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     87.70% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     87.70% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     87.70% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     87.70% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     87.70% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     87.70% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::Matrix            0      0.00%     87.70% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::MatrixMov            0      0.00%     87.70% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::MatrixOP            0      0.00%     87.70% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::MemRead     24243954     10.64%     98.34% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::MemWrite      3522342      1.55%     99.89% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatMemRead       153456      0.07%     99.95% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite       105089      0.05%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::total    227809247                       # Class of committed instruction (Count)
system.switch_cpus1.commit.commitEligibleSamples      4678806                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus1.commitStats0.numInsts    129619518                       # Number of instructions committed (thread level) (Count)
system.switch_cpus1.commitStats0.numOps     227809247                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus1.commitStats0.numInstsNotNOP    129619518                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus1.commitStats0.numOpsNotNOP    227809247                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus1.commitStats0.cpi         3.749746                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus1.commitStats0.ipc         0.266685                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus1.commitStats0.numMemRefs     28024841                       # Number of memory references committed (Count)
system.switch_cpus1.commitStats0.numFpInsts       944156                       # Number of float instructions (Count)
system.switch_cpus1.commitStats0.numIntInsts    219928988                       # Number of integer instructions (Count)
system.switch_cpus1.commitStats0.numLoadInsts     24397410                       # Number of load instructions (Count)
system.switch_cpus1.commitStats0.numStoreInsts      3627431                       # Number of store instructions (Count)
system.switch_cpus1.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus1.commitStats0.committedInstType::No_OpClass       653954      0.29%      0.29% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::IntAlu    198554666     87.16%     87.45% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::IntMult        23154      0.01%     87.46% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::ZeroMult            0      0.00%     87.46% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::IntDiv        20662      0.01%     87.46% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatAdd        89890      0.04%     87.50% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatCmp            0      0.00%     87.50% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatCvt          464      0.00%     87.50% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatMult            0      0.00%     87.50% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatMultAcc            0      0.00%     87.50% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatDiv            0      0.00%     87.50% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatMisc            0      0.00%     87.50% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatSqrt            0      0.00%     87.50% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdAdd         3504      0.00%     87.51% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdAddAcc            0      0.00%     87.51% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdAlu       102825      0.05%     87.55% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdCmp           78      0.00%     87.55% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdCvt        37242      0.02%     87.57% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdMisc       296651      0.13%     87.70% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdMult            0      0.00%     87.70% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdMultAcc            0      0.00%     87.70% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     87.70% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdShift         1316      0.00%     87.70% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     87.70% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdDiv            0      0.00%     87.70% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdSqrt            0      0.00%     87.70% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     87.70% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     87.70% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     87.70% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     87.70% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     87.70% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     87.70% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatMult            0      0.00%     87.70% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     87.70% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     87.70% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     87.70% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     87.70% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     87.70% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     87.70% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     87.70% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     87.70% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdAes            0      0.00%     87.70% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdAesMix            0      0.00%     87.70% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     87.70% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     87.70% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     87.70% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     87.70% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     87.70% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     87.70% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdPredAlu            0      0.00%     87.70% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::Matrix            0      0.00%     87.70% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::MatrixMov            0      0.00%     87.70% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::MatrixOP            0      0.00%     87.70% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::MemRead     24243954     10.64%     98.34% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::MemWrite      3522342      1.55%     99.89% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatMemRead       153456      0.07%     99.95% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatMemWrite       105089      0.05%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::total    227809247                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedControl::IsControl     34650145                       # Class of control type instructions committed (Count)
system.switch_cpus1.commitStats0.committedControl::IsDirectControl     34291576                       # Class of control type instructions committed (Count)
system.switch_cpus1.commitStats0.committedControl::IsIndirectControl       356366                       # Class of control type instructions committed (Count)
system.switch_cpus1.commitStats0.committedControl::IsCondControl     30766982                       # Class of control type instructions committed (Count)
system.switch_cpus1.commitStats0.committedControl::IsUncondControl      3882875                       # Class of control type instructions committed (Count)
system.switch_cpus1.commitStats0.committedControl::IsCall       312727                       # Class of control type instructions committed (Count)
system.switch_cpus1.commitStats0.committedControl::IsReturn       311491                       # Class of control type instructions committed (Count)
system.switch_cpus1.decode.idleCycles        48450977                       # Number of cycles decode is idle (Cycle)
system.switch_cpus1.decode.blockedCycles    358548029                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus1.decode.runCycles         63262314                       # Number of cycles decode is running (Cycle)
system.switch_cpus1.decode.unblockCycles      5067896                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus1.decode.squashCycles       3400098                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus1.decode.branchResolved     41482749                       # Number of times decode resolved a branch (Count)
system.switch_cpus1.decode.branchMispred      7021622                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus1.decode.decodedInsts     376641400                       # Number of instructions handled by decode (Count)
system.switch_cpus1.decode.squashedInsts     27196206                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus1.executeStats0.numInsts    304193759                       # Number of executed instructions (Count)
system.switch_cpus1.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus1.executeStats0.numBranches     41339463                       # Number of branches executed (Count)
system.switch_cpus1.executeStats0.numLoadInsts     32415749                       # Number of load instructions executed (Count)
system.switch_cpus1.executeStats0.numStoreInsts      4784675                       # Number of stores executed (Count)
system.switch_cpus1.executeStats0.instRate     0.625861                       # Inst execution rate ((Count/Cycle))
system.switch_cpus1.executeStats0.numCCRegReads    213827536                       # Number of times the CC registers were read (Count)
system.switch_cpus1.executeStats0.numCCRegWrites    140852113                       # Number of times the CC registers were written (Count)
system.switch_cpus1.executeStats0.numFpRegReads      1493045                       # Number of times the floating registers were read (Count)
system.switch_cpus1.executeStats0.numFpRegWrites       826318                       # Number of times the floating registers were written (Count)
system.switch_cpus1.executeStats0.numIntRegReads    311807809                       # Number of times the integer registers were read (Count)
system.switch_cpus1.executeStats0.numIntRegWrites    207732459                       # Number of times the integer registers were written (Count)
system.switch_cpus1.executeStats0.numMemRefs     37200424                       # Number of memory refs (Count)
system.switch_cpus1.executeStats0.numMiscRegReads    128087910                       # Number of times the Misc registers were read (Count)
system.switch_cpus1.executeStats0.numMiscRegWrites        33290                       # Number of times the Misc registers were written (Count)
system.switch_cpus1.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus1.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus1.fetch.predictedBranches     50680079                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus1.fetch.cycles            420108980                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus1.fetch.squashCycles       20022026                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus1.fetch.tlbCycles            105679                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.switch_cpus1.fetch.miscStallCycles       415502                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.switch_cpus1.fetch.pendingTrapStallCycles        73612                       # Number of stall cycles due to pending traps (Cycle)
system.switch_cpus1.fetch.pendingQuiesceStallCycles         2814                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.switch_cpus1.fetch.icacheWaitRetryStallCycles          806                       # Number of stall cycles due to full MSHR (Cycle)
system.switch_cpus1.fetch.cacheLines         36736564                       # Number of cache lines fetched (Count)
system.switch_cpus1.fetch.icacheSquashes      1238687                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus1.fetch.tlbSquashes             465                       # Number of outstanding ITLB misses that were squashed (Count)
system.switch_cpus1.fetch.nisnDist::samples    478729315                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::mean     0.935590                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::stdev     2.294331                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::0       399240468     83.40%     83.40% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::1         5401968      1.13%     84.52% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::2         4587144      0.96%     85.48% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::3         5992702      1.25%     86.73% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::4        10636399      2.22%     88.96% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::5         9367583      1.96%     90.91% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::6         1910926      0.40%     91.31% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::7        18246165      3.81%     95.12% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::8        23345960      4.88%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::total    478729315                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetchStats0.numInsts    256708532                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus1.fetchStats0.numOps              0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus1.fetchStats0.fetchRate     0.528163                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus1.fetchStats0.numBranches     65944584                       # Number of branches fetched (Count)
system.switch_cpus1.fetchStats0.branchRate     0.135677                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus1.fetchStats0.icacheStallCycles     48010909                       # ICache total stall cycles (Cycle)
system.switch_cpus1.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus1.iew.idleCycles                  0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus1.iew.squashCycles          3400098                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus1.iew.blockCycles         114265521                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus1.iew.unblockCycles         2363991                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus1.iew.dispatchedInsts     340986457                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus1.iew.dispSquashedInsts       590432                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus1.iew.dispLoadInsts        37263416                       # Number of dispatched load instructions (Count)
system.switch_cpus1.iew.dispStoreInsts        6473740                       # Number of dispatched store instructions (Count)
system.switch_cpus1.iew.dispNonSpecInsts       198955                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus1.iew.iqFullEvents           461664                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus1.iew.lsqFullEvents         1480070                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus1.iew.memOrderViolationEvents        12716                       # Number of memory order violations (Count)
system.switch_cpus1.iew.predictedTakenIncorrect      3206156                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus1.iew.predictedNotTakenIncorrect      1364894                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus1.iew.branchMispredicts      4571050                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus1.iew.instsToCommit       301692847                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus1.iew.writebackCount      300809482                       # Cumulative count of insts written-back (Count)
system.switch_cpus1.iew.producerInst        232642164                       # Number of instructions producing a value (Count)
system.switch_cpus1.iew.consumerInst        326633819                       # Number of instructions consuming a value (Count)
system.switch_cpus1.iew.wbRate               0.618898                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus1.iew.wbFanout             0.712242                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus1.lsq0.forwLoads             878825                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus1.lsq0.squashedLoads       12865995                       # Number of loads squashed (Count)
system.switch_cpus1.lsq0.ignoredResponses        11250                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus1.lsq0.memOrderViolation        12716                       # Number of memory ordering violations (Count)
system.switch_cpus1.lsq0.squashedStores       2846306                       # Number of stores squashed (Count)
system.switch_cpus1.lsq0.rescheduledLoads         1890                       # Number of loads that were rescheduled (Count)
system.switch_cpus1.lsq0.blockedByCache         24793                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus1.lsq0.loadToUse::samples     24396077                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::mean    89.677844                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::stdev   579.488342                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::0-9      22373732     91.71%     91.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::10-19        36785      0.15%     91.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::20-29       122655      0.50%     92.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::30-39        31101      0.13%     92.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::40-49        21316      0.09%     92.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::50-59        25641      0.11%     92.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::60-69        28169      0.12%     92.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::70-79        39818      0.16%     92.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::80-89        53854      0.22%     93.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::90-99        61601      0.25%     93.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::100-109       161493      0.66%     94.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::110-119       123898      0.51%     94.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::120-129        66703      0.27%     94.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::130-139        96712      0.40%     95.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::140-149        55194      0.23%     95.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::150-159        77385      0.32%     95.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::160-169       150468      0.62%     96.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::170-179        44655      0.18%     96.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::180-189        22809      0.09%     96.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::190-199        16345      0.07%     96.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::200-209        14836      0.06%     96.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::210-219        12491      0.05%     96.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::220-229        10198      0.04%     96.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::230-239         8751      0.04%     96.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::240-249         7685      0.03%     97.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::250-259         6659      0.03%     97.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::260-269         4698      0.02%     97.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::270-279         3887      0.02%     97.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::280-289         2984      0.01%     97.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::290-299         2976      0.01%     97.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::overflows       710578      2.91%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::max_value        21710                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::total     24396077                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.mmu.dtb.rdAccesses       33657174                       # TLB accesses on read requests (Count)
system.switch_cpus1.mmu.dtb.wrAccesses        4860830                       # TLB accesses on write requests (Count)
system.switch_cpus1.mmu.dtb.rdMisses          1234981                       # TLB misses on read requests (Count)
system.switch_cpus1.mmu.dtb.wrMisses            74184                       # TLB misses on write requests (Count)
system.switch_cpus1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4993096376000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus1.mmu.itb.wrAccesses       36740719                       # TLB accesses on write requests (Count)
system.switch_cpus1.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus1.mmu.itb.wrMisses             2101                       # TLB misses on write requests (Count)
system.switch_cpus1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4993096376000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.power_state.numTransitions          192                       # Number of power state transitions (Count)
system.switch_cpus1.power_state.ticksClkGated::samples           96                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::mean 567150531.250000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::stdev 420577338.502631                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::1000-5e+10           96    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::min_value      1335000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::max_value    997319500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::total           96                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.pwrStateResidencyTicks::ON 243015643500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.power_state.pwrStateResidencyTicks::CLK_GATED  54446451000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF      4480500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.rename.squashCycles       3400098                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus1.rename.idleCycles        55164802                       # Number of cycles rename is idle (Cycle)
system.switch_cpus1.rename.blockCycles      333638478                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus1.rename.serializeStallCycles      6625932                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus1.rename.runCycles         60220722                       # Number of cycles rename is running (Cycle)
system.switch_cpus1.rename.unblockCycles     19679275                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus1.rename.renamedInsts     364092624                       # Number of instructions processed by rename (Count)
system.switch_cpus1.rename.ROBFullEvents      1781818                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus1.rename.IQFullEvents       6496230                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus1.rename.LQFullEvents       3975794                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus1.rename.SQFullEvents       6582315                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus1.rename.fullRegistersEvents            2                       # Number of times there has been no free registers (Count)
system.switch_cpus1.rename.renamedOperands    735314115                       # Number of destination operands rename has renamed (Count)
system.switch_cpus1.rename.lookups         1317580895                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus1.rename.intLookups       394342570                       # Number of integer rename lookups (Count)
system.switch_cpus1.rename.fpLookups          1702363                       # Number of floating rename lookups (Count)
system.switch_cpus1.rename.committedMaps    454079116                       # Number of HB maps that are committed (Count)
system.switch_cpus1.rename.undoneMaps       281234926                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus1.rename.serializing          48340                       # count of serializing insts renamed (Count)
system.switch_cpus1.rename.tempSerializing        46681                       # count of temporary serializing insts renamed (Count)
system.switch_cpus1.rename.skidInsts         21819278                       # count of insts added to the skid buffer (Count)
system.switch_cpus1.rob.reads               799432723                       # The number of ROB reads (Count)
system.switch_cpus1.rob.writes              697533085                       # The number of ROB writes (Count)
system.switch_cpus1.thread_0.numInsts       129619518                       # Number of Instructions committed (Count)
system.switch_cpus1.thread_0.numOps         227809247                       # Number of Ops committed (Count)
system.switch_cpus1.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus2.numCycles               575009691                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus2.cpi                      3.026870                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus2.ipc                      0.330374                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus2.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus2.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus2.instsAdded              547432354                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus2.nonSpecInstsAdded          636064                       # Number of non-speculative instructions added to the IQ (Count)
system.switch_cpus2.instsIssued             472592768                       # Number of instructions issued (Count)
system.switch_cpus2.squashedInstsIssued       1166643                       # Number of squashed instructions issued (Count)
system.switch_cpus2.squashedInstsExamined    233368855                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus2.squashedOperandsExamined    471082319                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus2.squashedNonSpecRemoved        37160                       # Number of squashed non-spec instructions that were removed (Count)
system.switch_cpus2.numIssuedDist::samples    561656404                       # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::mean      0.841427                       # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::stdev     1.681286                       # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::0        407211559     72.50%     72.50% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::1         42568820      7.58%     80.08% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::2         31494520      5.61%     85.69% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::3         20658764      3.68%     89.37% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::4         23285217      4.15%     93.51% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::5         15891553      2.83%     96.34% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::6         12322840      2.19%     98.54% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::7          7262105      1.29%     99.83% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::8           961026      0.17%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::total    561656404                       # Number of insts issued each cycle (Count)
system.switch_cpus2.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::IntAlu        2859324     91.15%     91.15% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::IntMult             0      0.00%     91.15% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::ZeroMult            0      0.00%     91.15% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::IntDiv              0      0.00%     91.15% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatAdd            0      0.00%     91.15% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatCmp            0      0.00%     91.15% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatCvt            0      0.00%     91.15% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatMult            0      0.00%     91.15% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatMultAcc            0      0.00%     91.15% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatDiv            0      0.00%     91.15% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatMisc            0      0.00%     91.15% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatSqrt            0      0.00%     91.15% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdAdd             5      0.00%     91.15% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdAddAcc            0      0.00%     91.15% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdAlu           519      0.02%     91.16% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdCmp             0      0.00%     91.16% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdCvt          6913      0.22%     91.38% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdMisc        10912      0.35%     91.73% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdMult            0      0.00%     91.73% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdMultAcc            0      0.00%     91.73% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdMatMultAcc            0      0.00%     91.73% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdShift            9      0.00%     91.73% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdShiftAcc            0      0.00%     91.73% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdDiv             0      0.00%     91.73% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdSqrt            0      0.00%     91.73% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatAdd            0      0.00%     91.73% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatAlu            0      0.00%     91.73% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatCmp            0      0.00%     91.73% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatCvt            0      0.00%     91.73% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatDiv            0      0.00%     91.73% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatMisc            0      0.00%     91.73% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatMult            0      0.00%     91.73% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatMultAcc            0      0.00%     91.73% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatMatMultAcc            0      0.00%     91.73% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatSqrt            0      0.00%     91.73% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdReduceAdd            0      0.00%     91.73% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdReduceAlu            0      0.00%     91.73% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdReduceCmp            0      0.00%     91.73% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatReduceAdd            0      0.00%     91.73% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatReduceCmp            0      0.00%     91.73% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdAes             0      0.00%     91.73% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdAesMix            0      0.00%     91.73% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdSha1Hash            0      0.00%     91.73% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdSha1Hash2            0      0.00%     91.73% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdSha256Hash            0      0.00%     91.73% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdSha256Hash2            0      0.00%     91.73% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdShaSigma2            0      0.00%     91.73% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdShaSigma3            0      0.00%     91.73% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdPredAlu            0      0.00%     91.73% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::Matrix              0      0.00%     91.73% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::MatrixMov            0      0.00%     91.73% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::MatrixOP            0      0.00%     91.73% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::MemRead        161941      5.16%     96.90% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::MemWrite        84252      2.69%     99.58% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatMemRead        11724      0.37%     99.95% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatMemWrite         1418      0.05%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statIssuedInstType_0::No_OpClass      1591530      0.34%      0.34% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::IntAlu    412767424     87.34%     87.68% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::IntMult        46452      0.01%     87.69% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::ZeroMult            0      0.00%     87.69% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::IntDiv       167837      0.04%     87.72% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatAdd       113622      0.02%     87.75% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatCmp            0      0.00%     87.75% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatCvt          660      0.00%     87.75% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatMult            0      0.00%     87.75% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatMultAcc            0      0.00%     87.75% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatDiv            0      0.00%     87.75% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatMisc            0      0.00%     87.75% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatSqrt            0      0.00%     87.75% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdAdd        63187      0.01%     87.76% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdAddAcc            0      0.00%     87.76% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdAlu       111521      0.02%     87.78% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdCmp          162      0.00%     87.78% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdCvt        72012      0.02%     87.80% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdMisc       438285      0.09%     87.89% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdMult            0      0.00%     87.89% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdMultAcc            0      0.00%     87.89% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     87.89% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdShift         3661      0.00%     87.89% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdShiftAcc            0      0.00%     87.89% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdDiv            0      0.00%     87.89% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdSqrt            0      0.00%     87.89% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatAdd            5      0.00%     87.89% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatAlu            0      0.00%     87.89% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatCmp            0      0.00%     87.89% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatCvt           64      0.00%     87.89% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatDiv           23      0.00%     87.89% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatMisc            0      0.00%     87.89% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatMult            0      0.00%     87.89% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     87.89% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     87.89% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     87.89% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdReduceAdd            0      0.00%     87.89% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdReduceAlu            0      0.00%     87.89% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdReduceCmp            0      0.00%     87.89% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     87.89% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     87.89% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdAes            0      0.00%     87.89% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdAesMix            0      0.00%     87.89% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdSha1Hash            0      0.00%     87.89% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     87.89% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdSha256Hash            0      0.00%     87.89% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     87.89% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdShaSigma2            0      0.00%     87.89% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdShaSigma3            0      0.00%     87.89% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdPredAlu            0      0.00%     87.89% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::Matrix            0      0.00%     87.89% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::MatrixMov            0      0.00%     87.89% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::MatrixOP            0      0.00%     87.89% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::MemRead     44768190      9.47%     97.37% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::MemWrite     11979964      2.53%     99.90% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatMemRead       268844      0.06%     99.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatMemWrite       199325      0.04%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::total    472592768                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.issueRate                0.821887                       # Inst issue rate ((Count/Cycle))
system.switch_cpus2.fuBusy                    3137017                       # FU busy when requested (Count)
system.switch_cpus2.fuBusyRate               0.006638                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus2.intInstQueueReads      1508068266                       # Number of integer instruction queue reads (Count)
system.switch_cpus2.intInstQueueWrites      779731511                       # Number of integer instruction queue writes (Count)
system.switch_cpus2.intInstQueueWakeupAccesses    454691622                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus2.fpInstQueueReads          3077334                       # Number of floating instruction queue reads (Count)
system.switch_cpus2.fpInstQueueWrites         1722541                       # Number of floating instruction queue writes (Count)
system.switch_cpus2.fpInstQueueWakeupAccesses      1481592                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus2.vecInstQueueReads               0                       # Number of vector instruction queue reads (Count)
system.switch_cpus2.vecInstQueueWrites              0                       # Number of vector instruction queue writes (Count)
system.switch_cpus2.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus2.intAluAccesses          472585811                       # Number of integer alu accesses (Count)
system.switch_cpus2.fpAluAccesses             1552444                       # Number of floating point alu accesses (Count)
system.switch_cpus2.vecAluAccesses                  0                       # Number of vector alu accesses (Count)
system.switch_cpus2.numSquashedInsts         10415155                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus2.numSwp                          0                       # Number of swp insts executed (Count)
system.switch_cpus2.timesIdled                 130946                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus2.idleCycles               13353287                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus2.quiesceCycles            18960513                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.switch_cpus2.MemDepUnit__0.insertedLoads     49179504                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__0.insertedStores     16456797                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__0.conflictingLoads      7146126                       # Number of conflicting loads. (Count)
system.switch_cpus2.MemDepUnit__0.conflictingStores      7513813                       # Number of conflicting stores. (Count)
system.switch_cpus2.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus2.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus2.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus2.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus2.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus2.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus2.branchPred.lookups_0::NoBranch        56243      0.07%      0.07% # Number of BP lookups (Count)
system.switch_cpus2.branchPred.lookups_0::Return       669742      0.81%      0.87% # Number of BP lookups (Count)
system.switch_cpus2.branchPred.lookups_0::CallDirect       704786      0.85%      1.72% # Number of BP lookups (Count)
system.switch_cpus2.branchPred.lookups_0::CallIndirect         2144      0.00%      1.73% # Number of BP lookups (Count)
system.switch_cpus2.branchPred.lookups_0::DirectCond     73454904     88.50%     90.23% # Number of BP lookups (Count)
system.switch_cpus2.branchPred.lookups_0::DirectUncond      8003174      9.64%     99.87% # Number of BP lookups (Count)
system.switch_cpus2.branchPred.lookups_0::IndirectCond            0      0.00%     99.87% # Number of BP lookups (Count)
system.switch_cpus2.branchPred.lookups_0::IndirectUncond       105360      0.13%    100.00% # Number of BP lookups (Count)
system.switch_cpus2.branchPred.lookups_0::total     82996353                       # Number of BP lookups (Count)
system.switch_cpus2.branchPred.squashes_0::NoBranch        52768      0.12%      0.12% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus2.branchPred.squashes_0::Return       168041      0.37%      0.48% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus2.branchPred.squashes_0::CallDirect       201153      0.44%      0.92% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus2.branchPred.squashes_0::CallIndirect          991      0.00%      0.93% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus2.branchPred.squashes_0::DirectCond     41046379     89.96%     90.89% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus2.branchPred.squashes_0::DirectUncond      4103228      8.99%     99.88% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus2.branchPred.squashes_0::IndirectCond            0      0.00%     99.88% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus2.branchPred.squashes_0::IndirectUncond        55258      0.12%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus2.branchPred.squashes_0::total     45627818                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus2.branchPred.corrected_0::NoBranch         7314      0.06%      0.06% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus2.branchPred.corrected_0::Return          937      0.01%      0.07% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus2.branchPred.corrected_0::CallDirect        38011      0.30%      0.37% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus2.branchPred.corrected_0::CallIndirect          660      0.01%      0.37% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus2.branchPred.corrected_0::DirectCond      8639500     68.58%     68.96% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus2.branchPred.corrected_0::DirectUncond      3893177     30.91%     99.86% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus2.branchPred.corrected_0::IndirectCond            0      0.00%     99.86% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus2.branchPred.corrected_0::IndirectUncond        17369      0.14%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus2.branchPred.corrected_0::total     12596968                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus2.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus2.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus2.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus2.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus2.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus2.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus2.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus2.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus2.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus2.branchPred.committed_0::NoBranch         3475      0.01%      0.01% # Number of branches finally committed  (Count)
system.switch_cpus2.branchPred.committed_0::Return       501701      1.34%      1.35% # Number of branches finally committed  (Count)
system.switch_cpus2.branchPred.committed_0::CallDirect       503633      1.35%      2.70% # Number of branches finally committed  (Count)
system.switch_cpus2.branchPred.committed_0::CallIndirect         1153      0.00%      2.70% # Number of branches finally committed  (Count)
system.switch_cpus2.branchPred.committed_0::DirectCond     32408525     86.73%     89.43% # Number of branches finally committed  (Count)
system.switch_cpus2.branchPred.committed_0::DirectUncond      3899946     10.44%     99.87% # Number of branches finally committed  (Count)
system.switch_cpus2.branchPred.committed_0::IndirectCond            0      0.00%     99.87% # Number of branches finally committed  (Count)
system.switch_cpus2.branchPred.committed_0::IndirectUncond        50102      0.13%    100.00% # Number of branches finally committed  (Count)
system.switch_cpus2.branchPred.committed_0::total     37368535                       # Number of branches finally committed  (Count)
system.switch_cpus2.branchPred.mispredicted_0::NoBranch         3475      0.04%      0.04% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus2.branchPred.mispredicted_0::Return          767      0.01%      0.05% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus2.branchPred.mispredicted_0::CallDirect        24833      0.27%      0.32% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus2.branchPred.mispredicted_0::CallIndirect          618      0.01%      0.32% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus2.branchPred.mispredicted_0::DirectCond      7254252     79.04%     79.36% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus2.branchPred.mispredicted_0::DirectUncond      1877305     20.45%     99.82% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus2.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.82% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus2.branchPred.mispredicted_0::IndirectUncond        16794      0.18%    100.00% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus2.branchPred.mispredicted_0::total      9178044                       # Number of committed branches that were mispredicted. (Count)
system.switch_cpus2.branchPred.targetProvider_0::NoTarget     21713061     26.16%     26.16% # The component providing the target for taken branches (Count)
system.switch_cpus2.branchPred.targetProvider_0::BTB     60545563     72.95%     99.11% # The component providing the target for taken branches (Count)
system.switch_cpus2.branchPred.targetProvider_0::RAS       669741      0.81%     99.92% # The component providing the target for taken branches (Count)
system.switch_cpus2.branchPred.targetProvider_0::Indirect        67988      0.08%    100.00% # The component providing the target for taken branches (Count)
system.switch_cpus2.branchPred.targetProvider_0::total     82996353                       # The component providing the target for taken branches (Count)
system.switch_cpus2.branchPred.targetWrong_0::NoBranch      2245576     17.87%     17.87% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus2.branchPred.targetWrong_0::Return     10303121     82.01%     99.89% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus2.branchPred.targetWrong_0::CallDirect          936      0.01%     99.89% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus2.branchPred.targetWrong_0::CallIndirect        13274      0.11%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus2.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus2.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus2.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus2.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus2.branchPred.targetWrong_0::total     12562907                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus2.branchPred.condPredicted     73468306                       # Number of conditional branches predicted (Count)
system.switch_cpus2.branchPred.condPredictedTaken     52007247                       # Number of conditional branches predicted as taken (Count)
system.switch_cpus2.branchPred.condIncorrect     12596968                       # Number of conditional branches incorrect (Count)
system.switch_cpus2.branchPred.predTakenBTBMiss        80882                       # Number of branches predicted taken but missed in BTB (Count)
system.switch_cpus2.branchPred.NotTakenMispredicted      9388832                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.switch_cpus2.branchPred.TakenMispredicted      3208136                       # Number branches predicted taken but are actually not taken (Count)
system.switch_cpus2.branchPred.BTBLookups     82996353                       # Number of BTB lookups (Count)
system.switch_cpus2.branchPred.BTBUpdates      9362552                       # Number of BTB updates (Count)
system.switch_cpus2.branchPred.BTBHits       79831122                       # Number of BTB hits (Count)
system.switch_cpus2.branchPred.BTBHitRatio     0.961863                       # BTB Hit Ratio (Ratio)
system.switch_cpus2.branchPred.BTBMispredicted        91606                       # Number BTB mispredictions. No target found or target wrong (Count)
system.switch_cpus2.branchPred.indirectLookups       107504                       # Number of indirect predictor lookups. (Count)
system.switch_cpus2.branchPred.indirectHits        67988                       # Number of indirect target hits. (Count)
system.switch_cpus2.branchPred.indirectMisses        39516                       # Number of indirect misses. (Count)
system.switch_cpus2.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus2.branchPred.btb.lookups::NoBranch        56243      0.07%      0.07% # Number of BTB lookups (Count)
system.switch_cpus2.branchPred.btb.lookups::Return       669742      0.81%      0.87% # Number of BTB lookups (Count)
system.switch_cpus2.branchPred.btb.lookups::CallDirect       704786      0.85%      1.72% # Number of BTB lookups (Count)
system.switch_cpus2.branchPred.btb.lookups::CallIndirect         2144      0.00%      1.73% # Number of BTB lookups (Count)
system.switch_cpus2.branchPred.btb.lookups::DirectCond     73454904     88.50%     90.23% # Number of BTB lookups (Count)
system.switch_cpus2.branchPred.btb.lookups::DirectUncond      8003174      9.64%     99.87% # Number of BTB lookups (Count)
system.switch_cpus2.branchPred.btb.lookups::IndirectCond            0      0.00%     99.87% # Number of BTB lookups (Count)
system.switch_cpus2.branchPred.btb.lookups::IndirectUncond       105360      0.13%    100.00% # Number of BTB lookups (Count)
system.switch_cpus2.branchPred.btb.lookups::total     82996353                       # Number of BTB lookups (Count)
system.switch_cpus2.branchPred.btb.misses::NoBranch         7938      0.25%      0.25% # Number of BTB misses (Count)
system.switch_cpus2.branchPred.btb.misses::Return       610729     19.29%     19.55% # Number of BTB misses (Count)
system.switch_cpus2.branchPred.btb.misses::CallDirect        48956      1.55%     21.09% # Number of BTB misses (Count)
system.switch_cpus2.branchPred.btb.misses::CallIndirect         2142      0.07%     21.16% # Number of BTB misses (Count)
system.switch_cpus2.branchPred.btb.misses::DirectCond      2367185     74.79%     95.95% # Number of BTB misses (Count)
system.switch_cpus2.branchPred.btb.misses::DirectUncond        22921      0.72%     96.67% # Number of BTB misses (Count)
system.switch_cpus2.branchPred.btb.misses::IndirectCond            0      0.00%     96.67% # Number of BTB misses (Count)
system.switch_cpus2.branchPred.btb.misses::IndirectUncond       105360      3.33%    100.00% # Number of BTB misses (Count)
system.switch_cpus2.branchPred.btb.misses::total      3165231                       # Number of BTB misses (Count)
system.switch_cpus2.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.switch_cpus2.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.switch_cpus2.branchPred.btb.updates::CallDirect        38011      0.41%      0.41% # Number of BTB updates (Count)
system.switch_cpus2.branchPred.btb.updates::CallIndirect            0      0.00%      0.41% # Number of BTB updates (Count)
system.switch_cpus2.branchPred.btb.updates::DirectCond      5431364     58.01%     58.42% # Number of BTB updates (Count)
system.switch_cpus2.branchPred.btb.updates::DirectUncond      3893177     41.58%    100.00% # Number of BTB updates (Count)
system.switch_cpus2.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.switch_cpus2.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.switch_cpus2.branchPred.btb.updates::total      9362552                       # Number of BTB updates (Count)
system.switch_cpus2.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus2.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus2.branchPred.btb.mispredict::CallDirect        38011      0.41%      0.41% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus2.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.41% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus2.branchPred.btb.mispredict::DirectCond      5431364     58.01%     58.42% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus2.branchPred.btb.mispredict::DirectUncond      3893177     41.58%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus2.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus2.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus2.branchPred.btb.mispredict::total      9362552                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus2.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 4993096376000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.branchPred.indirectBranchPred.lookups       107504                       # Number of lookups (Count)
system.switch_cpus2.branchPred.indirectBranchPred.hits        67988                       # Number of hits of a tag (Count)
system.switch_cpus2.branchPred.indirectBranchPred.misses        39516                       # Number of misses (Count)
system.switch_cpus2.branchPred.indirectBranchPred.targetRecords        18029                       # Number of targets that where recorded/installed in the cache (Count)
system.switch_cpus2.branchPred.indirectBranchPred.indirectRecords       125533                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.switch_cpus2.branchPred.indirectBranchPred.speculativeOverflows            2                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.switch_cpus2.branchPred.ras.pushes       874971                       # Number of times a PC was pushed onto the RAS (Count)
system.switch_cpus2.branchPred.ras.pops        871886                       # Number of times a PC was poped from the RAS (Count)
system.switch_cpus2.branchPred.ras.squashes       370185                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.switch_cpus2.branchPred.ras.used        501701                       # Number of times the RAS is the provider (Count)
system.switch_cpus2.branchPred.ras.correct       500934                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.switch_cpus2.branchPred.ras.incorrect          767                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.switch_cpus2.commit.commitSquashedInsts    233345727                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus2.commit.commitNonSpecStalls       598904                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.switch_cpus2.commit.branchMispredicts      5434813                       # The number of times a branch was mispredicted (Count)
system.switch_cpus2.commit.numCommittedDist::samples    529951850                       # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::mean     0.593827                       # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::stdev     1.518262                       # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::0    413025653     77.94%     77.94% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::1     52239904      9.86%     87.79% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::2     17216527      3.25%     91.04% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::3     20878295      3.94%     94.98% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::4      7375290      1.39%     96.37% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::5      1550305      0.29%     96.67% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::6      4954581      0.93%     97.60% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::7      3278812      0.62%     98.22% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::8      9432483      1.78%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::total    529951850                       # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed (Count)
system.switch_cpus2.commit.membars             380373                       # Number of memory barriers committed (Count)
system.switch_cpus2.commit.functionCalls       504786                       # Number of function calls committed. (Count)
system.switch_cpus2.commit.committedInstType_0::No_OpClass       800130      0.25%      0.25% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::IntAlu    275384278     87.51%     87.76% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::IntMult        44996      0.01%     87.78% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::ZeroMult            0      0.00%     87.78% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::IntDiv       143912      0.05%     87.82% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatAdd        98413      0.03%     87.85% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     87.85% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatCvt          624      0.00%     87.85% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     87.85% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     87.85% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     87.85% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     87.85% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     87.85% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdAdd        62352      0.02%     87.87% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     87.87% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdAlu       108293      0.03%     87.91% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdCmp          150      0.00%     87.91% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdCvt        69616      0.02%     87.93% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdMisc       417217      0.13%     88.06% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     88.06% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     88.06% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     88.06% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdShift         2302      0.00%     88.06% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     88.06% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     88.06% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     88.06% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd            5      0.00%     88.06% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     88.06% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     88.06% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt           59      0.00%     88.06% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv           23      0.00%     88.06% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     88.06% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult            0      0.00%     88.06% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     88.06% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     88.06% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     88.06% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     88.06% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     88.06% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     88.06% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     88.06% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     88.06% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     88.06% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     88.06% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     88.06% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     88.06% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     88.06% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     88.06% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     88.06% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     88.06% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     88.06% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::Matrix            0      0.00%     88.06% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::MatrixMov            0      0.00%     88.06% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::MatrixOP            0      0.00%     88.06% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::MemRead     28473573      9.05%     97.11% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::MemWrite      8686403      2.76%     99.87% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatMemRead       227520      0.07%     99.94% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite       179696      0.06%    100.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::total    314699562                       # Class of committed instruction (Count)
system.switch_cpus2.commit.commitEligibleSamples      9432483                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus2.commitStats0.numInsts    189968391                       # Number of instructions committed (thread level) (Count)
system.switch_cpus2.commitStats0.numOps     314699562                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus2.commitStats0.numInstsNotNOP    189968391                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus2.commitStats0.numOpsNotNOP    314699562                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus2.commitStats0.cpi         3.026870                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus2.commitStats0.ipc         0.330374                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus2.commitStats0.numMemRefs     37567192                       # Number of memory references committed (Count)
system.switch_cpus2.commitStats0.numFpInsts      1410427                       # Number of float instructions (Count)
system.switch_cpus2.commitStats0.numIntInsts    310953470                       # Number of integer instructions (Count)
system.switch_cpus2.commitStats0.numLoadInsts     28701093                       # Number of load instructions (Count)
system.switch_cpus2.commitStats0.numStoreInsts      8866099                       # Number of store instructions (Count)
system.switch_cpus2.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus2.commitStats0.committedInstType::No_OpClass       800130      0.25%      0.25% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::IntAlu    275384278     87.51%     87.76% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::IntMult        44996      0.01%     87.78% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::ZeroMult            0      0.00%     87.78% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::IntDiv       143912      0.05%     87.82% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatAdd        98413      0.03%     87.85% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatCmp            0      0.00%     87.85% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatCvt          624      0.00%     87.85% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatMult            0      0.00%     87.85% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatMultAcc            0      0.00%     87.85% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatDiv            0      0.00%     87.85% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatMisc            0      0.00%     87.85% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatSqrt            0      0.00%     87.85% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdAdd        62352      0.02%     87.87% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdAddAcc            0      0.00%     87.87% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdAlu       108293      0.03%     87.91% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdCmp          150      0.00%     87.91% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdCvt        69616      0.02%     87.93% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdMisc       417217      0.13%     88.06% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdMult            0      0.00%     88.06% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdMultAcc            0      0.00%     88.06% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     88.06% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdShift         2302      0.00%     88.06% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     88.06% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdDiv            0      0.00%     88.06% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdSqrt            0      0.00%     88.06% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatAdd            5      0.00%     88.06% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     88.06% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     88.06% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatCvt           59      0.00%     88.06% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatDiv           23      0.00%     88.06% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     88.06% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatMult            0      0.00%     88.06% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     88.06% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     88.06% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     88.06% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     88.06% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     88.06% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     88.06% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     88.06% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     88.06% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdAes            0      0.00%     88.06% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdAesMix            0      0.00%     88.06% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     88.06% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     88.06% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     88.06% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     88.06% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     88.06% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     88.06% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdPredAlu            0      0.00%     88.06% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::Matrix            0      0.00%     88.06% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::MatrixMov            0      0.00%     88.06% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::MatrixOP            0      0.00%     88.06% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::MemRead     28473573      9.05%     97.11% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::MemWrite      8686403      2.76%     99.87% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatMemRead       227520      0.07%     99.94% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatMemWrite       179696      0.06%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::total    314699562                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedControl::IsControl     37368535                       # Class of control type instructions committed (Count)
system.switch_cpus2.commitStats0.committedControl::IsDirectControl     36812104                       # Class of control type instructions committed (Count)
system.switch_cpus2.commitStats0.committedControl::IsIndirectControl       552956                       # Class of control type instructions committed (Count)
system.switch_cpus2.commitStats0.committedControl::IsCondControl     32408525                       # Class of control type instructions committed (Count)
system.switch_cpus2.commitStats0.committedControl::IsUncondControl      4959690                       # Class of control type instructions committed (Count)
system.switch_cpus2.commitStats0.committedControl::IsCall       504786                       # Class of control type instructions committed (Count)
system.switch_cpus2.commitStats0.committedControl::IsReturn       501701                       # Class of control type instructions committed (Count)
system.switch_cpus2.decode.idleCycles        67496713                       # Number of cycles decode is idle (Cycle)
system.switch_cpus2.decode.blockedCycles    388451192                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus2.decode.runCycles         90077837                       # Number of cycles decode is running (Cycle)
system.switch_cpus2.decode.unblockCycles     10176056                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus2.decode.squashCycles       5454603                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus2.decode.branchResolved     50629913                       # Number of times decode resolved a branch (Count)
system.switch_cpus2.decode.branchMispred      7607551                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus2.decode.decodedInsts     608437989                       # Number of instructions handled by decode (Count)
system.switch_cpus2.decode.squashedInsts     29226861                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus2.executeStats0.numInsts    460873010                       # Number of executed instructions (Count)
system.switch_cpus2.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus2.executeStats0.numBranches     49269714                       # Number of branches executed (Count)
system.switch_cpus2.executeStats0.numLoadInsts     42329392                       # Number of load instructions executed (Count)
system.switch_cpus2.executeStats0.numStoreInsts     11836960                       # Number of stores executed (Count)
system.switch_cpus2.executeStats0.instRate     0.801505                       # Inst execution rate ((Count/Cycle))
system.switch_cpus2.executeStats0.numCCRegReads    286001240                       # Number of times the CC registers were read (Count)
system.switch_cpus2.executeStats0.numCCRegWrites    247941631                       # Number of times the CC registers were written (Count)
system.switch_cpus2.executeStats0.numFpRegReads      2355301                       # Number of times the floating registers were read (Count)
system.switch_cpus2.executeStats0.numFpRegWrites      1218863                       # Number of times the floating registers were written (Count)
system.switch_cpus2.executeStats0.numIntRegReads    538021355                       # Number of times the integer registers were read (Count)
system.switch_cpus2.executeStats0.numIntRegWrites    345781302                       # Number of times the integer registers were written (Count)
system.switch_cpus2.executeStats0.numMemRefs     54166352                       # Number of memory refs (Count)
system.switch_cpus2.executeStats0.numMiscRegReads    164557987                       # Number of times the Misc registers were read (Count)
system.switch_cpus2.executeStats0.numMiscRegWrites        50892                       # Number of times the Misc registers were written (Count)
system.switch_cpus2.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus2.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus2.fetch.predictedBranches     61283292                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus2.fetch.cycles            473967982                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus2.fetch.squashCycles       25237578                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus2.fetch.tlbCycles            206845                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.switch_cpus2.fetch.miscStallCycles       361588                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.switch_cpus2.fetch.pendingTrapStallCycles       126370                       # Number of stall cycles due to pending traps (Cycle)
system.switch_cpus2.fetch.pendingQuiesceStallCycles         1065                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.switch_cpus2.fetch.icacheWaitRetryStallCycles         1193                       # Number of stall cycles due to full MSHR (Cycle)
system.switch_cpus2.fetch.cacheLines         59068538                       # Number of cache lines fetched (Count)
system.switch_cpus2.fetch.icacheSquashes      1967603                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus2.fetch.tlbSquashes             664                       # Number of outstanding ITLB misses that were squashed (Count)
system.switch_cpus2.fetch.nisnDist::samples    561656404                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::mean     1.247783                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::stdev     2.649061                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::0       442138941     78.72%     78.72% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::1         9785336      1.74%     80.46% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::2         9443337      1.68%     82.14% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::3         5675526      1.01%     83.15% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::4         9766661      1.74%     84.89% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::5        10875447      1.94%     86.83% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::6         3132165      0.56%     87.39% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::7        23821950      4.24%     91.63% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::8        47017041      8.37%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::total    561656404                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetchStats0.numInsts    425094629                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus2.fetchStats0.numOps              0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus2.fetchStats0.fetchRate     0.739283                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus2.fetchStats0.numBranches     82996353                       # Number of branches fetched (Count)
system.switch_cpus2.fetchStats0.branchRate     0.144339                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus2.fetchStats0.icacheStallCycles     74372572                       # ICache total stall cycles (Cycle)
system.switch_cpus2.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus2.iew.idleCycles                  0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus2.iew.squashCycles          5454603                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus2.iew.blockCycles         127765774                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus2.iew.unblockCycles         3818138                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus2.iew.dispatchedInsts     548068418                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus2.iew.dispSquashedInsts       852779                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus2.iew.dispLoadInsts        49179504                       # Number of dispatched load instructions (Count)
system.switch_cpus2.iew.dispStoreInsts       16456797                       # Number of dispatched store instructions (Count)
system.switch_cpus2.iew.dispNonSpecInsts       232776                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus2.iew.iqFullEvents           482457                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus2.iew.lsqFullEvents         2901007                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus2.iew.memOrderViolationEvents        17425                       # Number of memory order violations (Count)
system.switch_cpus2.iew.predictedTakenIncorrect      4344310                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus2.iew.predictedNotTakenIncorrect      2319276                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus2.iew.branchMispredicts      6663586                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus2.iew.instsToCommit       457771690                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus2.iew.writebackCount      456173214                       # Cumulative count of insts written-back (Count)
system.switch_cpus2.iew.producerInst        368230392                       # Number of instructions producing a value (Count)
system.switch_cpus2.iew.consumerInst        586075698                       # Number of instructions consuming a value (Count)
system.switch_cpus2.iew.wbRate               0.793331                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus2.iew.wbFanout             0.628298                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus2.lsq0.forwLoads            1301225                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus2.lsq0.squashedLoads       20478411                       # Number of loads squashed (Count)
system.switch_cpus2.lsq0.ignoredResponses        14626                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus2.lsq0.memOrderViolation        17425                       # Number of memory ordering violations (Count)
system.switch_cpus2.lsq0.squashedStores       7590698                       # Number of stores squashed (Count)
system.switch_cpus2.lsq0.rescheduledLoads         1416                       # Number of loads that were rescheduled (Count)
system.switch_cpus2.lsq0.blockedByCache         23698                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus2.lsq0.loadToUse::samples     28698905                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::mean    76.232509                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::stdev   529.807571                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::0-9      26600798     92.69%     92.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::10-19        48512      0.17%     92.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::20-29       128785      0.45%     93.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::30-39        33209      0.12%     93.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::40-49        24147      0.08%     93.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::50-59        26626      0.09%     93.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::60-69        28094      0.10%     93.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::70-79        40180      0.14%     93.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::80-89        56956      0.20%     94.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::90-99        68963      0.24%     94.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::100-109       177175      0.62%     94.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::110-119       129127      0.45%     95.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::120-129        67541      0.24%     95.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::130-139        99876      0.35%     95.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::140-149        55361      0.19%     96.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::150-159        80687      0.28%     96.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::160-169       160476      0.56%     96.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::170-179        46599      0.16%     97.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::180-189        23058      0.08%     97.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::190-199        16116      0.06%     97.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::200-209        13118      0.05%     97.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::210-219        12024      0.04%     97.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::220-229        10272      0.04%     97.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::230-239         9214      0.03%     97.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::240-249         8178      0.03%     97.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::250-259         7223      0.03%     97.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::260-269         5273      0.02%     97.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::270-279         4484      0.02%     97.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::280-289         3588      0.01%     97.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::290-299         2924      0.01%     97.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::overflows       710321      2.48%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::max_value        17461                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::total     28698905                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.mmu.dtb.rdAccesses       43559756                       # TLB accesses on read requests (Count)
system.switch_cpus2.mmu.dtb.wrAccesses       11924673                       # TLB accesses on write requests (Count)
system.switch_cpus2.mmu.dtb.rdMisses          1219359                       # TLB misses on read requests (Count)
system.switch_cpus2.mmu.dtb.wrMisses            85364                       # TLB misses on write requests (Count)
system.switch_cpus2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4993096376000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus2.mmu.itb.wrAccesses       59073531                       # TLB accesses on write requests (Count)
system.switch_cpus2.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus2.mmu.itb.wrMisses             2132                       # TLB misses on write requests (Count)
system.switch_cpus2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4993096376000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.power_state.numTransitions           73                       # Number of power state transitions (Count)
system.switch_cpus2.power_state.ticksClkGated::samples           37                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::mean 269236108.135135                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::stdev 378516471.767992                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::1000-5e+10           37    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::min_value       155000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::max_value    996211000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::total           37                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.pwrStateResidencyTicks::ON 287141168999                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.power_state.pwrStateResidencyTicks::CLK_GATED   9961736001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF    363670000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.rename.squashCycles       5454603                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus2.rename.idleCycles        77724817                       # Number of cycles rename is idle (Cycle)
system.switch_cpus2.rename.blockCycles      348570495                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus2.rename.serializeStallCycles      4841434                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus2.rename.runCycles         88331743                       # Number of cycles rename is running (Cycle)
system.switch_cpus2.rename.unblockCycles     36733304                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus2.rename.renamedInsts     585994380                       # Number of instructions processed by rename (Count)
system.switch_cpus2.rename.ROBFullEvents      1911869                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus2.rename.IQFullEvents      16207521                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus2.rename.LQFullEvents       4565034                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus2.rename.SQFullEvents      12521817                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus2.rename.fullRegistersEvents           28                       # Number of times there has been no free registers (Count)
system.switch_cpus2.rename.renamedOperands   1360631424                       # Number of destination operands rename has renamed (Count)
system.switch_cpus2.rename.lookups         2245628558                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus2.rename.intLookups       754909978                       # Number of integer rename lookups (Count)
system.switch_cpus2.rename.fpLookups          2627807                       # Number of floating rename lookups (Count)
system.switch_cpus2.rename.committedMaps    722197842                       # Number of HB maps that are committed (Count)
system.switch_cpus2.rename.undoneMaps       638433582                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus2.rename.serializing         100206                       # count of serializing insts renamed (Count)
system.switch_cpus2.rename.tempSerializing        63564                       # count of temporary serializing insts renamed (Count)
system.switch_cpus2.rename.skidInsts         45303564                       # count of insts added to the skid buffer (Count)
system.switch_cpus2.rob.reads              1068542307                       # The number of ROB reads (Count)
system.switch_cpus2.rob.writes             1127823129                       # The number of ROB writes (Count)
system.switch_cpus2.thread_0.numInsts       189968391                       # Number of Instructions committed (Count)
system.switch_cpus2.thread_0.numOps         314699562                       # Number of Ops committed (Count)
system.switch_cpus2.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus3.numCycles               481792302                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus3.cpi                      3.577285                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus3.ipc                      0.279542                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus3.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus3.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus3.instsAdded              350759723                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus3.nonSpecInstsAdded          482957                       # Number of non-speculative instructions added to the IQ (Count)
system.switch_cpus3.instsIssued             322097956                       # Number of instructions issued (Count)
system.switch_cpus3.squashedInstsIssued       1128574                       # Number of squashed instructions issued (Count)
system.switch_cpus3.squashedInstsExamined    115719784                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus3.squashedOperandsExamined    194476435                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus3.squashedNonSpecRemoved        19283                       # Number of squashed non-spec instructions that were removed (Count)
system.switch_cpus3.numIssuedDist::samples    476091028                       # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::mean      0.676547                       # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::stdev     1.584248                       # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::0        372142706     78.17%     78.17% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::1         31001260      6.51%     84.68% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::2         21072861      4.43%     89.10% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::3         12216271      2.57%     91.67% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::4         11264784      2.37%     94.04% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::5         12280787      2.58%     96.62% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::6          7519309      1.58%     98.20% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::7          8021164      1.68%     99.88% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::8           571886      0.12%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::total    476091028                       # Number of insts issued each cycle (Count)
system.switch_cpus3.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::IntAlu        1421890     91.22%     91.22% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::IntMult             0      0.00%     91.22% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::ZeroMult            0      0.00%     91.22% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::IntDiv              0      0.00%     91.22% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatAdd            0      0.00%     91.22% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatCmp            0      0.00%     91.22% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatCvt            5      0.00%     91.22% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatMult            0      0.00%     91.22% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatMultAcc            0      0.00%     91.22% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatDiv            0      0.00%     91.22% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatMisc            0      0.00%     91.22% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatSqrt            0      0.00%     91.22% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdAdd             2      0.00%     91.22% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdAddAcc            0      0.00%     91.22% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdAlu           116      0.01%     91.22% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdCmp             0      0.00%     91.22% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdCvt           160      0.01%     91.23% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdMisc         1799      0.12%     91.35% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdMult            0      0.00%     91.35% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdMultAcc            0      0.00%     91.35% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdMatMultAcc            0      0.00%     91.35% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdShift           11      0.00%     91.35% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdShiftAcc            0      0.00%     91.35% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdDiv             0      0.00%     91.35% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdSqrt            0      0.00%     91.35% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatAdd            0      0.00%     91.35% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatAlu            0      0.00%     91.35% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatCmp            0      0.00%     91.35% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatCvt            0      0.00%     91.35% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatDiv            0      0.00%     91.35% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatMisc            0      0.00%     91.35% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatMult            0      0.00%     91.35% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatMultAcc            0      0.00%     91.35% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatMatMultAcc            0      0.00%     91.35% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatSqrt            0      0.00%     91.35% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdReduceAdd            0      0.00%     91.35% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdReduceAlu            0      0.00%     91.35% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdReduceCmp            0      0.00%     91.35% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatReduceAdd            0      0.00%     91.35% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatReduceCmp            0      0.00%     91.35% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdAes             0      0.00%     91.35% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdAesMix            0      0.00%     91.35% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdSha1Hash            0      0.00%     91.35% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdSha1Hash2            0      0.00%     91.35% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdSha256Hash            0      0.00%     91.35% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdSha256Hash2            0      0.00%     91.35% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdShaSigma2            0      0.00%     91.35% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdShaSigma3            0      0.00%     91.35% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdPredAlu            0      0.00%     91.35% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::Matrix              0      0.00%     91.35% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::MatrixMov            0      0.00%     91.35% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::MatrixOP            0      0.00%     91.35% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::MemRead         96901      6.22%     97.57% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::MemWrite        28951      1.86%     99.42% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatMemRead         8141      0.52%     99.95% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatMemWrite          828      0.05%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statIssuedInstType_0::No_OpClass      1397285      0.43%      0.43% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::IntAlu    279760459     86.86%     87.29% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::IntMult        13358      0.00%     87.29% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::ZeroMult            0      0.00%     87.29% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::IntDiv        26130      0.01%     87.30% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatAdd       105139      0.03%     87.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatCmp            0      0.00%     87.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatCvt          268      0.00%     87.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatMult            0      0.00%     87.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatMultAcc            0      0.00%     87.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatDiv            0      0.00%     87.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatMisc            0      0.00%     87.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatSqrt            0      0.00%     87.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdAdd         3494      0.00%     87.34% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdAddAcc            0      0.00%     87.34% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdAlu       103425      0.03%     87.37% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdCmp            0      0.00%     87.37% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdCvt        37152      0.01%     87.38% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdMisc       342606      0.11%     87.49% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdMult            0      0.00%     87.49% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdMultAcc            0      0.00%     87.49% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     87.49% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdShift         1251      0.00%     87.49% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdShiftAcc            0      0.00%     87.49% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdDiv            0      0.00%     87.49% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdSqrt            0      0.00%     87.49% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatAdd            0      0.00%     87.49% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatAlu            0      0.00%     87.49% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatCmp            0      0.00%     87.49% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatCvt            0      0.00%     87.49% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatDiv            0      0.00%     87.49% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatMisc            0      0.00%     87.49% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatMult            0      0.00%     87.49% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     87.49% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     87.49% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     87.49% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdReduceAdd            0      0.00%     87.49% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdReduceAlu            0      0.00%     87.49% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdReduceCmp            0      0.00%     87.49% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     87.49% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     87.49% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdAes            0      0.00%     87.49% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdAesMix            0      0.00%     87.49% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdSha1Hash            0      0.00%     87.49% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     87.49% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdSha256Hash            0      0.00%     87.49% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     87.49% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdShaSigma2            0      0.00%     87.49% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdShaSigma3            0      0.00%     87.49% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdPredAlu            0      0.00%     87.49% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::Matrix            0      0.00%     87.49% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::MatrixMov            0      0.00%     87.49% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::MatrixOP            0      0.00%     87.49% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::MemRead     35069223     10.89%     98.37% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::MemWrite      4906307      1.52%     99.90% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatMemRead       198467      0.06%     99.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatMemWrite       133392      0.04%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::total    322097956                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.issueRate                0.668541                       # Inst issue rate ((Count/Cycle))
system.switch_cpus3.fuBusy                    1558804                       # FU busy when requested (Count)
system.switch_cpus3.fuBusyRate               0.004840                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus3.intInstQueueReads      1120758881                       # Number of integer instruction queue reads (Count)
system.switch_cpus3.intInstQueueWrites      465717254                       # Number of integer instruction queue writes (Count)
system.switch_cpus3.intInstQueueWakeupAccesses    308864282                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus3.fpInstQueueReads          2215437                       # Number of floating instruction queue reads (Count)
system.switch_cpus3.fpInstQueueWrites         1252733                       # Number of floating instruction queue writes (Count)
system.switch_cpus3.fpInstQueueWakeupAccesses      1068596                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus3.vecInstQueueReads               0                       # Number of vector instruction queue reads (Count)
system.switch_cpus3.vecInstQueueWrites              0                       # Number of vector instruction queue writes (Count)
system.switch_cpus3.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus3.intAluAccesses          321147712                       # Number of integer alu accesses (Count)
system.switch_cpus3.fpAluAccesses             1111763                       # Number of floating point alu accesses (Count)
system.switch_cpus3.vecAluAccesses                  0                       # Number of vector alu accesses (Count)
system.switch_cpus3.numSquashedInsts          7404354                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus3.numSwp                          0                       # Number of swp insts executed (Count)
system.switch_cpus3.timesIdled                  56156                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus3.idleCycles                5701274                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus3.quiesceCycles           111814220                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.switch_cpus3.MemDepUnit__0.insertedLoads     38122601                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__0.insertedStores      6580973                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__0.conflictingLoads      5856466                       # Number of conflicting loads. (Count)
system.switch_cpus3.MemDepUnit__0.conflictingStores      3014844                       # Number of conflicting stores. (Count)
system.switch_cpus3.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus3.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus3.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus3.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus3.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus3.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus3.branchPred.lookups_0::NoBranch        34081      0.05%      0.05% # Number of BP lookups (Count)
system.switch_cpus3.branchPred.lookups_0::Return       338406      0.50%      0.55% # Number of BP lookups (Count)
system.switch_cpus3.branchPred.lookups_0::CallDirect       356655      0.52%      1.07% # Number of BP lookups (Count)
system.switch_cpus3.branchPred.lookups_0::CallIndirect          494      0.00%      1.07% # Number of BP lookups (Count)
system.switch_cpus3.branchPred.lookups_0::DirectCond     60129839     88.39%     89.47% # Number of BP lookups (Count)
system.switch_cpus3.branchPred.lookups_0::DirectUncond      7083915     10.41%     99.88% # Number of BP lookups (Count)
system.switch_cpus3.branchPred.lookups_0::IndirectCond            0      0.00%     99.88% # Number of BP lookups (Count)
system.switch_cpus3.branchPred.lookups_0::IndirectUncond        81740      0.12%    100.00% # Number of BP lookups (Count)
system.switch_cpus3.branchPred.lookups_0::total     68025130                       # Number of BP lookups (Count)
system.switch_cpus3.branchPred.squashes_0::NoBranch        32165      0.10%      0.10% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus3.branchPred.squashes_0::Return       113022      0.35%      0.45% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus3.branchPred.squashes_0::CallDirect       129554      0.40%      0.86% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus3.branchPred.squashes_0::CallIndirect          326      0.00%      0.86% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus3.branchPred.squashes_0::DirectCond     28092345     87.45%     88.31% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus3.branchPred.squashes_0::DirectUncond      3716836     11.57%     99.88% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus3.branchPred.squashes_0::IndirectCond            0      0.00%     99.88% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus3.branchPred.squashes_0::IndirectUncond        39884      0.12%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus3.branchPred.squashes_0::total     32124132                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus3.branchPred.corrected_0::NoBranch         3738      0.04%      0.04% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus3.branchPred.corrected_0::Return          356      0.00%      0.04% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus3.branchPred.corrected_0::CallDirect        15547      0.15%      0.19% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus3.branchPred.corrected_0::CallIndirect          152      0.00%      0.19% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus3.branchPred.corrected_0::DirectCond      6628192     63.49%     63.67% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus3.branchPred.corrected_0::DirectUncond      3777662     36.18%     99.86% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus3.branchPred.corrected_0::IndirectCond            0      0.00%     99.86% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus3.branchPred.corrected_0::IndirectUncond        14861      0.14%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus3.branchPred.corrected_0::total     10440508                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus3.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus3.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus3.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus3.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus3.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus3.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus3.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus3.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus3.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus3.branchPred.committed_0::NoBranch         1916      0.01%      0.01% # Number of branches finally committed  (Count)
system.switch_cpus3.branchPred.committed_0::Return       225384      0.63%      0.63% # Number of branches finally committed  (Count)
system.switch_cpus3.branchPred.committed_0::CallDirect       227101      0.63%      1.27% # Number of branches finally committed  (Count)
system.switch_cpus3.branchPred.committed_0::CallIndirect          168      0.00%      1.27% # Number of branches finally committed  (Count)
system.switch_cpus3.branchPred.committed_0::DirectCond     32037494     89.24%     90.50% # Number of branches finally committed  (Count)
system.switch_cpus3.branchPred.committed_0::DirectUncond      3367079      9.38%     99.88% # Number of branches finally committed  (Count)
system.switch_cpus3.branchPred.committed_0::IndirectCond            0      0.00%     99.88% # Number of branches finally committed  (Count)
system.switch_cpus3.branchPred.committed_0::IndirectUncond        41856      0.12%    100.00% # Number of branches finally committed  (Count)
system.switch_cpus3.branchPred.committed_0::total     35900998                       # Number of branches finally committed  (Count)
system.switch_cpus3.branchPred.mispredicted_0::NoBranch         1916      0.03%      0.03% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus3.branchPred.mispredicted_0::Return          284      0.00%      0.03% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus3.branchPred.mispredicted_0::CallDirect        10200      0.14%      0.17% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus3.branchPred.mispredicted_0::CallIndirect          144      0.00%      0.17% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus3.branchPred.mispredicted_0::DirectCond      5382771     74.45%     74.62% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus3.branchPred.mispredicted_0::DirectUncond      1820337     25.18%     99.80% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus3.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.80% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus3.branchPred.mispredicted_0::IndirectUncond        14432      0.20%    100.00% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus3.branchPred.mispredicted_0::total      7230084                       # Number of committed branches that were mispredicted. (Count)
system.switch_cpus3.branchPred.targetProvider_0::NoTarget     16244389     23.88%     23.88% # The component providing the target for taken branches (Count)
system.switch_cpus3.branchPred.targetProvider_0::BTB     51383014     75.54%     99.42% # The component providing the target for taken branches (Count)
system.switch_cpus3.branchPred.targetProvider_0::RAS       338406      0.50%     99.91% # The component providing the target for taken branches (Count)
system.switch_cpus3.branchPred.targetProvider_0::Indirect        59321      0.09%    100.00% # The component providing the target for taken branches (Count)
system.switch_cpus3.branchPred.targetProvider_0::total     68025130                       # The component providing the target for taken branches (Count)
system.switch_cpus3.branchPred.targetWrong_0::NoBranch      1359452     13.04%     13.04% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus3.branchPred.targetWrong_0::Return      9053419     86.84%     99.88% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus3.branchPred.targetWrong_0::CallDirect          356      0.00%     99.88% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus3.branchPred.targetWrong_0::CallIndirect        12461      0.12%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus3.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus3.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus3.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus3.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus3.branchPred.targetWrong_0::total     10425688                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus3.branchPred.condPredicted     60137696                       # Number of conditional branches predicted (Count)
system.switch_cpus3.branchPred.condPredictedTaken     44012541                       # Number of conditional branches predicted as taken (Count)
system.switch_cpus3.branchPred.condIncorrect     10440508                       # Number of conditional branches incorrect (Count)
system.switch_cpus3.branchPred.predTakenBTBMiss        32544                       # Number of branches predicted taken but missed in BTB (Count)
system.switch_cpus3.branchPred.NotTakenMispredicted      8293610                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.switch_cpus3.branchPred.TakenMispredicted      2146898                       # Number branches predicted taken but are actually not taken (Count)
system.switch_cpus3.branchPred.BTBLookups     68025130                       # Number of BTB lookups (Count)
system.switch_cpus3.branchPred.BTBUpdates      8274503                       # Number of BTB updates (Count)
system.switch_cpus3.branchPred.BTBHits       65375571                       # Number of BTB hits (Count)
system.switch_cpus3.branchPred.BTBHitRatio     0.961050                       # BTB Hit Ratio (Ratio)
system.switch_cpus3.branchPred.BTBMispredicted        37137                       # Number BTB mispredictions. No target found or target wrong (Count)
system.switch_cpus3.branchPred.indirectLookups        82234                       # Number of indirect predictor lookups. (Count)
system.switch_cpus3.branchPred.indirectHits        59321                       # Number of indirect target hits. (Count)
system.switch_cpus3.branchPred.indirectMisses        22913                       # Number of indirect misses. (Count)
system.switch_cpus3.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus3.branchPred.btb.lookups::NoBranch        34081      0.05%      0.05% # Number of BTB lookups (Count)
system.switch_cpus3.branchPred.btb.lookups::Return       338406      0.50%      0.55% # Number of BTB lookups (Count)
system.switch_cpus3.branchPred.btb.lookups::CallDirect       356655      0.52%      1.07% # Number of BTB lookups (Count)
system.switch_cpus3.branchPred.btb.lookups::CallIndirect          494      0.00%      1.07% # Number of BTB lookups (Count)
system.switch_cpus3.branchPred.btb.lookups::DirectCond     60129839     88.39%     89.47% # Number of BTB lookups (Count)
system.switch_cpus3.branchPred.btb.lookups::DirectUncond      7083915     10.41%     99.88% # Number of BTB lookups (Count)
system.switch_cpus3.branchPred.btb.lookups::IndirectCond            0      0.00%     99.88% # Number of BTB lookups (Count)
system.switch_cpus3.branchPred.btb.lookups::IndirectUncond        81740      0.12%    100.00% # Number of BTB lookups (Count)
system.switch_cpus3.branchPred.btb.lookups::total     68025130                       # Number of BTB lookups (Count)
system.switch_cpus3.branchPred.btb.misses::NoBranch         4653      0.18%      0.18% # Number of BTB misses (Count)
system.switch_cpus3.branchPred.btb.misses::Return       324061     12.23%     12.41% # Number of BTB misses (Count)
system.switch_cpus3.branchPred.btb.misses::CallDirect        19852      0.75%     13.16% # Number of BTB misses (Count)
system.switch_cpus3.branchPred.btb.misses::CallIndirect          494      0.02%     13.17% # Number of BTB misses (Count)
system.switch_cpus3.branchPred.btb.misses::DirectCond      2209157     83.38%     96.55% # Number of BTB misses (Count)
system.switch_cpus3.branchPred.btb.misses::DirectUncond         9603      0.36%     96.91% # Number of BTB misses (Count)
system.switch_cpus3.branchPred.btb.misses::IndirectCond            0      0.00%     96.91% # Number of BTB misses (Count)
system.switch_cpus3.branchPred.btb.misses::IndirectUncond        81739      3.09%    100.00% # Number of BTB misses (Count)
system.switch_cpus3.branchPred.btb.misses::total      2649559                       # Number of BTB misses (Count)
system.switch_cpus3.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.switch_cpus3.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.switch_cpus3.branchPred.btb.updates::CallDirect        15547      0.19%      0.19% # Number of BTB updates (Count)
system.switch_cpus3.branchPred.btb.updates::CallIndirect            0      0.00%      0.19% # Number of BTB updates (Count)
system.switch_cpus3.branchPred.btb.updates::DirectCond      4481294     54.16%     54.35% # Number of BTB updates (Count)
system.switch_cpus3.branchPred.btb.updates::DirectUncond      3777662     45.65%    100.00% # Number of BTB updates (Count)
system.switch_cpus3.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.switch_cpus3.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.switch_cpus3.branchPred.btb.updates::total      8274503                       # Number of BTB updates (Count)
system.switch_cpus3.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus3.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus3.branchPred.btb.mispredict::CallDirect        15547      0.19%      0.19% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus3.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.19% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus3.branchPred.btb.mispredict::DirectCond      4481294     54.16%     54.35% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus3.branchPred.btb.mispredict::DirectUncond      3777662     45.65%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus3.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus3.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus3.branchPred.btb.mispredict::total      8274503                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus3.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 4993096376000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.branchPred.indirectBranchPred.lookups        82234                       # Number of lookups (Count)
system.switch_cpus3.branchPred.indirectBranchPred.hits        59321                       # Number of hits of a tag (Count)
system.switch_cpus3.branchPred.indirectBranchPred.misses        22913                       # Number of misses (Count)
system.switch_cpus3.branchPred.indirectBranchPred.targetRecords        15013                       # Number of targets that where recorded/installed in the cache (Count)
system.switch_cpus3.branchPred.indirectBranchPred.indirectRecords        97247                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.switch_cpus3.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.switch_cpus3.branchPred.ras.pushes       470171                       # Number of times a PC was pushed onto the RAS (Count)
system.switch_cpus3.branchPred.ras.pops        468286                       # Number of times a PC was poped from the RAS (Count)
system.switch_cpus3.branchPred.ras.squashes       242902                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.switch_cpus3.branchPred.ras.used        225384                       # Number of times the RAS is the provider (Count)
system.switch_cpus3.branchPred.ras.correct       225100                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.switch_cpus3.branchPred.ras.incorrect          284                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.switch_cpus3.commit.commitSquashedInsts    115705372                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus3.commit.commitNonSpecStalls       463674                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.switch_cpus3.commit.branchMispredicts      3507383                       # The number of times a branch was mispredicted (Count)
system.switch_cpus3.commit.numCommittedDist::samples    460151316                       # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::mean     0.511838                       # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::stdev     1.466359                       # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::0    384784599     83.62%     83.62% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::1     28043853      6.09%     89.72% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::2      4906632      1.07%     90.78% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::3     18193284      3.95%     94.74% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::4      6137070      1.33%     96.07% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::5      4961695      1.08%     97.15% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::6      2671170      0.58%     97.73% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::7      5921953      1.29%     99.02% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::8      4531060      0.98%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::total    460151316                       # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed (Count)
system.switch_cpus3.commit.membars             293815                       # Number of memory barriers committed (Count)
system.switch_cpus3.commit.functionCalls       227269                       # Number of function calls committed. (Count)
system.switch_cpus3.commit.committedInstType_0::No_OpClass       708655      0.30%      0.30% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::IntAlu    205665983     87.32%     87.62% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::IntMult        12890      0.01%     87.63% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::ZeroMult            0      0.00%     87.63% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::IntDiv        23566      0.01%     87.64% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatAdd        92844      0.04%     87.68% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     87.68% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatCvt          240      0.00%     87.68% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     87.68% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     87.68% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     87.68% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     87.68% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     87.68% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdAdd         3130      0.00%     87.68% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     87.68% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdAlu       101807      0.04%     87.72% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     87.72% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdCvt        36134      0.02%     87.74% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdMisc       325926      0.14%     87.88% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     87.88% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     87.88% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     87.88% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdShift          731      0.00%     87.88% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     87.88% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     87.88% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     87.88% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd            0      0.00%     87.88% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     87.88% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     87.88% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt            0      0.00%     87.88% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     87.88% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     87.88% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult            0      0.00%     87.88% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     87.88% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     87.88% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     87.88% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     87.88% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     87.88% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     87.88% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     87.88% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     87.88% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     87.88% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     87.88% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     87.88% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     87.88% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     87.88% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     87.88% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     87.88% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     87.88% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     87.88% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::Matrix            0      0.00%     87.88% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::MatrixMov            0      0.00%     87.88% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::MatrixOP            0      0.00%     87.88% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::MemRead     24867059     10.56%     98.44% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::MemWrite      3400291      1.44%     99.88% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatMemRead       165822      0.07%     99.95% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite       117817      0.05%    100.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::total    235522895                       # Class of committed instruction (Count)
system.switch_cpus3.commit.commitEligibleSamples      4531060                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus3.commitStats0.numInsts    134680983                       # Number of instructions committed (thread level) (Count)
system.switch_cpus3.commitStats0.numOps     235522895                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus3.commitStats0.numInstsNotNOP    134680983                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus3.commitStats0.numOpsNotNOP    235522895                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus3.commitStats0.cpi         3.577285                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus3.commitStats0.ipc         0.279542                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus3.commitStats0.numMemRefs     28550989                       # Number of memory references committed (Count)
system.switch_cpus3.commitStats0.numFpInsts      1015639                       # Number of float instructions (Count)
system.switch_cpus3.commitStats0.numIntInsts    227298043                       # Number of integer instructions (Count)
system.switch_cpus3.commitStats0.numLoadInsts     25032881                       # Number of load instructions (Count)
system.switch_cpus3.commitStats0.numStoreInsts      3518108                       # Number of store instructions (Count)
system.switch_cpus3.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus3.commitStats0.committedInstType::No_OpClass       708655      0.30%      0.30% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::IntAlu    205665983     87.32%     87.62% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::IntMult        12890      0.01%     87.63% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::ZeroMult            0      0.00%     87.63% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::IntDiv        23566      0.01%     87.64% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatAdd        92844      0.04%     87.68% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatCmp            0      0.00%     87.68% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatCvt          240      0.00%     87.68% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatMult            0      0.00%     87.68% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatMultAcc            0      0.00%     87.68% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatDiv            0      0.00%     87.68% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatMisc            0      0.00%     87.68% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatSqrt            0      0.00%     87.68% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdAdd         3130      0.00%     87.68% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdAddAcc            0      0.00%     87.68% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdAlu       101807      0.04%     87.72% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdCmp            0      0.00%     87.72% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdCvt        36134      0.02%     87.74% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdMisc       325926      0.14%     87.88% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdMult            0      0.00%     87.88% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdMultAcc            0      0.00%     87.88% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     87.88% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdShift          731      0.00%     87.88% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     87.88% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdDiv            0      0.00%     87.88% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdSqrt            0      0.00%     87.88% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     87.88% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     87.88% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     87.88% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     87.88% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     87.88% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     87.88% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatMult            0      0.00%     87.88% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     87.88% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     87.88% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     87.88% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     87.88% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     87.88% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     87.88% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     87.88% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     87.88% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdAes            0      0.00%     87.88% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdAesMix            0      0.00%     87.88% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     87.88% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     87.88% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     87.88% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     87.88% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     87.88% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     87.88% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdPredAlu            0      0.00%     87.88% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::Matrix            0      0.00%     87.88% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::MatrixMov            0      0.00%     87.88% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::MatrixOP            0      0.00%     87.88% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::MemRead     24867059     10.56%     98.44% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::MemWrite      3400291      1.44%     99.88% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatMemRead       165822      0.07%     99.95% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatMemWrite       117817      0.05%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::total    235522895                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedControl::IsControl     35900998                       # Class of control type instructions committed (Count)
system.switch_cpus3.commitStats0.committedControl::IsDirectControl     35631674                       # Class of control type instructions committed (Count)
system.switch_cpus3.commitStats0.committedControl::IsIndirectControl       267408                       # Class of control type instructions committed (Count)
system.switch_cpus3.commitStats0.committedControl::IsCondControl     32037494                       # Class of control type instructions committed (Count)
system.switch_cpus3.commitStats0.committedControl::IsUncondControl      3863348                       # Class of control type instructions committed (Count)
system.switch_cpus3.commitStats0.committedControl::IsCall       227269                       # Class of control type instructions committed (Count)
system.switch_cpus3.commitStats0.committedControl::IsReturn       225384                       # Class of control type instructions committed (Count)
system.switch_cpus3.decode.idleCycles        48869484                       # Number of cycles decode is idle (Cycle)
system.switch_cpus3.decode.blockedCycles    353538282                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus3.decode.runCycles         65066304                       # Number of cycles decode is running (Cycle)
system.switch_cpus3.decode.unblockCycles      5099958                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus3.decode.squashCycles       3516999                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus3.decode.branchResolved     42501438                       # Number of times decode resolved a branch (Count)
system.switch_cpus3.decode.branchMispred      7358213                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus3.decode.decodedInsts     388178684                       # Number of instructions handled by decode (Count)
system.switch_cpus3.decode.squashedInsts     28213784                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus3.executeStats0.numInsts    313406902                       # Number of executed instructions (Count)
system.switch_cpus3.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus3.executeStats0.numBranches     42753237                       # Number of branches executed (Count)
system.switch_cpus3.executeStats0.numLoadInsts     33121650                       # Number of load instructions executed (Count)
system.switch_cpus3.executeStats0.numStoreInsts      4757348                       # Number of stores executed (Count)
system.switch_cpus3.executeStats0.instRate     0.650502                       # Inst execution rate ((Count/Cycle))
system.switch_cpus3.executeStats0.numCCRegReads    221879424                       # Number of times the CC registers were read (Count)
system.switch_cpus3.executeStats0.numCCRegWrites    145815842                       # Number of times the CC registers were written (Count)
system.switch_cpus3.executeStats0.numFpRegReads      1627503                       # Number of times the floating registers were read (Count)
system.switch_cpus3.executeStats0.numFpRegWrites       882055                       # Number of times the floating registers were written (Count)
system.switch_cpus3.executeStats0.numIntRegReads    320775568                       # Number of times the integer registers were read (Count)
system.switch_cpus3.executeStats0.numIntRegWrites    213391713                       # Number of times the integer registers were written (Count)
system.switch_cpus3.executeStats0.numMemRefs     37878998                       # Number of memory refs (Count)
system.switch_cpus3.executeStats0.numMiscRegReads    131928604                       # Number of times the Misc registers were read (Count)
system.switch_cpus3.executeStats0.numMiscRegWrites        27241                       # Number of times the Misc registers were written (Count)
system.switch_cpus3.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus3.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus3.fetch.predictedBranches     51780741                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus3.fetch.cycles            417094579                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus3.fetch.squashCycles       20903858                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus3.fetch.tlbCycles             30734                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.switch_cpus3.fetch.miscStallCycles       396443                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.switch_cpus3.fetch.pendingTrapStallCycles        55661                       # Number of stall cycles due to pending traps (Cycle)
system.switch_cpus3.fetch.pendingQuiesceStallCycles         2535                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.switch_cpus3.fetch.icacheWaitRetryStallCycles          705                       # Number of stall cycles due to full MSHR (Cycle)
system.switch_cpus3.fetch.cacheLines         37211131                       # Number of cache lines fetched (Count)
system.switch_cpus3.fetch.icacheSquashes      1263600                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus3.fetch.tlbSquashes             165                       # Number of outstanding ITLB misses that were squashed (Count)
system.switch_cpus3.fetch.nisnDist::samples    476091028                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::mean     0.968582                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::stdev     2.328457                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::0       394585330     82.88%     82.88% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::1         5145100      1.08%     83.96% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::2         4795445      1.01%     84.97% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::3         5590611      1.17%     86.14% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::4        11748579      2.47%     88.61% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::5         9738616      2.05%     90.66% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::6         2004619      0.42%     91.08% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::7        17951498      3.77%     94.85% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::8        24531230      5.15%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::total    476091028                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetchStats0.numInsts    265282457                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus3.fetchStats0.numOps              0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus3.fetchStats0.fetchRate     0.550616                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus3.fetchStats0.numBranches     68025130                       # Number of branches fetched (Count)
system.switch_cpus3.fetchStats0.branchRate     0.141192                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus3.fetchStats0.icacheStallCycles     48058442                       # ICache total stall cycles (Cycle)
system.switch_cpus3.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus3.iew.idleCycles                  0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus3.iew.squashCycles          3516999                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus3.iew.blockCycles         112859873                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus3.iew.unblockCycles         2266446                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus3.iew.dispatchedInsts     351242680                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus3.iew.dispSquashedInsts       609913                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus3.iew.dispLoadInsts        38122601                       # Number of dispatched load instructions (Count)
system.switch_cpus3.iew.dispStoreInsts        6580973                       # Number of dispatched store instructions (Count)
system.switch_cpus3.iew.dispNonSpecInsts       177648                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus3.iew.iqFullEvents           461384                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus3.iew.lsqFullEvents         1393666                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus3.iew.memOrderViolationEvents         7993                       # Number of memory order violations (Count)
system.switch_cpus3.iew.predictedTakenIncorrect      3230714                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus3.iew.predictedNotTakenIncorrect      1440229                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus3.iew.branchMispredicts      4670943                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus3.iew.instsToCommit       310856926                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus3.iew.writebackCount      309932878                       # Cumulative count of insts written-back (Count)
system.switch_cpus3.iew.producerInst        239978452                       # Number of instructions producing a value (Count)
system.switch_cpus3.iew.consumerInst        337118643                       # Number of instructions consuming a value (Count)
system.switch_cpus3.iew.wbRate               0.643291                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus3.iew.wbFanout             0.711852                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus3.lsq0.forwLoads             817150                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus3.lsq0.squashedLoads       13089720                       # Number of loads squashed (Count)
system.switch_cpus3.lsq0.ignoredResponses        11789                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus3.lsq0.memOrderViolation         7993                       # Number of memory ordering violations (Count)
system.switch_cpus3.lsq0.squashedStores       3062865                       # Number of stores squashed (Count)
system.switch_cpus3.lsq0.rescheduledLoads          931                       # Number of loads that were rescheduled (Count)
system.switch_cpus3.lsq0.blockedByCache         23649                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus3.lsq0.loadToUse::samples     25032414                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::mean    87.214227                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::stdev   572.690986                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::0-9      23040182     92.04%     92.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::10-19        35862      0.14%     92.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::20-29       118876      0.47%     92.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::30-39        28926      0.12%     92.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::40-49        20728      0.08%     92.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::50-59        24332      0.10%     92.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::60-69        26916      0.11%     93.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::70-79        38291      0.15%     93.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::80-89        53072      0.21%     93.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::90-99        61957      0.25%     93.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::100-109       157402      0.63%     94.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::110-119       119282      0.48%     94.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::120-129        64961      0.26%     95.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::130-139        94889      0.38%     95.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::140-149        53970      0.22%     95.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::150-159        77546      0.31%     95.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::160-169       149934      0.60%     96.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::170-179        44552      0.18%     96.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::180-189        22974      0.09%     96.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::190-199        15705      0.06%     96.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::200-209        13355      0.05%     96.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::210-219        11838      0.05%     96.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::220-229         9634      0.04%     97.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::230-239         8534      0.03%     97.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::240-249         7558      0.03%     97.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::250-259         7011      0.03%     97.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::260-269         4825      0.02%     97.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::270-279         3872      0.02%     97.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::280-289         3136      0.01%     97.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::290-299         2730      0.01%     97.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::overflows       709564      2.83%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::max_value        28998                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::total     25032414                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.mmu.dtb.rdAccesses       34344003                       # TLB accesses on read requests (Count)
system.switch_cpus3.mmu.dtb.wrAccesses        4832585                       # TLB accesses on write requests (Count)
system.switch_cpus3.mmu.dtb.rdMisses          1214505                       # TLB misses on read requests (Count)
system.switch_cpus3.mmu.dtb.wrMisses            72255                       # TLB misses on write requests (Count)
system.switch_cpus3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4993096376000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus3.mmu.itb.wrAccesses       37214481                       # TLB accesses on write requests (Count)
system.switch_cpus3.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus3.mmu.itb.wrMisses             1262                       # TLB misses on write requests (Count)
system.switch_cpus3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4993096376000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.power_state.numTransitions          165                       # Number of power state transitions (Count)
system.switch_cpus3.power_state.ticksClkGated::samples           83                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::mean 681571728.939759                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::stdev 383370287.330827                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::1000-5e+10           83    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::min_value      8695000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::max_value    997332000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::total           83                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.pwrStateResidencyTicks::ON 240891645998                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.power_state.pwrStateResidencyTicks::CLK_GATED  56570453502                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF      4475500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.rename.squashCycles       3516999                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus3.rename.idleCycles        55773085                       # Number of cycles rename is idle (Cycle)
system.switch_cpus3.rename.blockCycles      333103147                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus3.rename.serializeStallCycles      3049077                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus3.rename.runCycles         61853549                       # Number of cycles rename is running (Cycle)
system.switch_cpus3.rename.unblockCycles     18795163                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus3.rename.renamedInsts     375233189                       # Number of instructions processed by rename (Count)
system.switch_cpus3.rename.ROBFullEvents      1785564                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus3.rename.IQFullEvents       6350013                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus3.rename.LQFullEvents       4009542                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus3.rename.SQFullEvents       5829651                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus3.rename.fullRegistersEvents           33                       # Number of times there has been no free registers (Count)
system.switch_cpus3.rename.renamedOperands    758662847                       # Number of destination operands rename has renamed (Count)
system.switch_cpus3.rename.lookups         1359689113                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus3.rename.intLookups       405888019                       # Number of integer rename lookups (Count)
system.switch_cpus3.rename.fpLookups          1848863                       # Number of floating rename lookups (Count)
system.switch_cpus3.rename.committedMaps    471108945                       # Number of HB maps that are committed (Count)
system.switch_cpus3.rename.undoneMaps       287553902                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus3.rename.serializing          35892                       # count of serializing insts renamed (Count)
system.switch_cpus3.rename.tempSerializing        32801                       # count of temporary serializing insts renamed (Count)
system.switch_cpus3.rename.skidInsts         21524557                       # count of insts added to the skid buffer (Count)
system.switch_cpus3.rob.reads               806834733                       # The number of ROB reads (Count)
system.switch_cpus3.rob.writes              718418150                       # The number of ROB writes (Count)
system.switch_cpus3.thread_0.numInsts       134680983                       # Number of Instructions committed (Count)
system.switch_cpus3.thread_0.numOps         235522895                       # Number of Ops committed (Count)
system.switch_cpus3.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
