// Seed: 112588291
`timescale 1 ps / 1 ps
module module_0 (
    input id_0,
    input id_1,
    input id_2,
    input id_3,
    output logic id_4,
    output id_5,
    input id_6
);
endmodule
