

================================================================
== Vitis HLS Report for 'et_calculation_1_Pipeline_VITIS_LOOP_59_1'
================================================================
* Date:           Thu Jul 10 19:09:03 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        process_event_updated
* Solution:       code_test (Vivado IP Flow Target)
* Product family: versalpremium
* Target device:  xcvp1802-lsvc4072-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.490 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |     8194|     8194|  32.776 us|  32.776 us|  8193|  8193|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_59_1  |     8192|     8192|         2|          1|          1|  8192|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.56>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [process_event_updated.cc:59]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.39ns)   --->   "%store_ln59 = store i14 0, i14 %i" [process_event_updated.cc:59]   --->   Operation 6 'store' 'store_ln59' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 7 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_1 = load i14 %i" [process_event_updated.cc:59]   --->   Operation 8 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.78ns)   --->   "%add_ln59 = add i14 %i_1, i14 1" [process_event_updated.cc:59]   --->   Operation 9 'add' 'add_ln59' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.64ns)   --->   "%icmp_ln59 = icmp_eq  i14 %i_1, i14 8192" [process_event_updated.cc:59]   --->   Operation 10 'icmp' 'icmp_ln59' <Predicate = true> <Delay = 0.64> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %icmp_ln59, void %for.inc.split, void %for.inc8.exitStub" [process_event_updated.cc:59]   --->   Operation 11 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.39ns)   --->   "%store_ln59 = store i14 %add_ln59, i14 %i" [process_event_updated.cc:59]   --->   Operation 12 'store' 'store_ln59' <Predicate = (!icmp_ln59)> <Delay = 0.39>
ST_1 : Operation 22 [1/1] (0.28ns)   --->   "%ret_ln0 = ret"   --->   Operation 22 'ret' 'ret_ln0' <Predicate = (icmp_ln59)> <Delay = 0.28>

State 2 <SV = 1> <Delay = 2.49>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i14 %i_1" [process_event_updated.cc:59]   --->   Operation 13 'zext' 'zext_ln59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln59 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [process_event_updated.cc:59]   --->   Operation 14 'specpipeline' 'specpipeline_ln59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%speclooptripcount_ln59 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8192, i64 8192, i64 8192" [process_event_updated.cc:59]   --->   Operation 15 'speclooptripcount' 'speclooptripcount_ln59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specloopname_ln59 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [process_event_updated.cc:59]   --->   Operation 16 'specloopname' 'specloopname_ln59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%bitmask_addr = getelementptr i1 %bitmask, i64 0, i64 %zext_ln59" [process_event_updated.cc:61]   --->   Operation 17 'getelementptr' 'bitmask_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.50ns) (share mux size 129)   --->   "%muxLogicRAMData_to_store_ln61 = muxlogic i1 0"   --->   Operation 18 'muxlogic' 'muxLogicRAMData_to_store_ln61' <Predicate = true> <Delay = 1.50>
ST_2 : Operation 19 [1/1] (1.50ns) (share mux size 129)   --->   "%muxLogicRAMAddr_to_store_ln61 = muxlogic i13 %bitmask_addr"   --->   Operation 19 'muxlogic' 'muxLogicRAMAddr_to_store_ln61' <Predicate = true> <Delay = 1.50>
ST_2 : Operation 20 [1/1] ( I:0.98ns O:0.98ns ) (share mux size 257)   --->   "%store_ln61 = store i1 0, i13 %bitmask_addr" [process_event_updated.cc:61]   --->   Operation 20 'store' 'store_ln61' <Predicate = true> <Delay = 0.98> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8192> <RAM>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln59 = br void %for.inc" [process_event_updated.cc:59]   --->   Operation 21 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4.000ns, clock uncertainty: 1.080ns.

 <State 1>: 1.566ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln59', process_event_updated.cc:59) of constant 0 on local variable 'i', process_event_updated.cc:59 [3]  (0.393 ns)
	'load' operation 14 bit ('i', process_event_updated.cc:59) on local variable 'i', process_event_updated.cc:59 [6]  (0.000 ns)
	'add' operation 14 bit ('add_ln59', process_event_updated.cc:59) [7]  (0.780 ns)
	'store' operation 0 bit ('store_ln59', process_event_updated.cc:59) of variable 'add_ln59', process_event_updated.cc:59 on local variable 'i', process_event_updated.cc:59 [19]  (0.393 ns)

 <State 2>: 2.490ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicRAMData_to_store_ln61') [16]  (1.506 ns)
	blocking operation 0.984 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
