{"Source Block": ["hdl/library/cn0363/cn0363_phase_data_sync/cn0363_phase_data_sync.v@72:82@HdlStmAssign", "wire sync;\n\n/* The ADC will do conversions regardless of whether the pipeline is ready or\n   not. So we'll always accept new samples and assert overflow if necessary if\n   the pipeline is not ready. */\nassign s_axis_sample_ready = 1'b1;\n\n// Conversion from offset binary to signed on data\nassign m_axis_sample_data = {~sample_hold[23],sample_hold[22:0]};\nassign m_axis_phase_data = phase_hold;\n\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[77, "assign s_axis_sample_ready = 1'b1;\n"]], "Add": []}}