#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Nov 15 00:43:30 2019
# Process ID: 12312
# Current directory: E:/ds/DSProjectFinal/DSAbsolutelyFinal/DSAbsolutelyFinal.runs/synth_2
# Command line: vivado.exe -log vgaTOP.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source vgaTOP.tcl
# Log file: E:/ds/DSProjectFinal/DSAbsolutelyFinal/DSAbsolutelyFinal.runs/synth_2/vgaTOP.vds
# Journal file: E:/ds/DSProjectFinal/DSAbsolutelyFinal/DSAbsolutelyFinal.runs/synth_2\vivado.jou
#-----------------------------------------------------------
source vgaTOP.tcl -notrace
Command: synth_design -top vgaTOP -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8840 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 482.871 ; gain = 100.969
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'vgaTOP' [E:/ds/DSProjectFinal/DSAbsolutelyFinal/DSAbsolutelyFinal.srcs/sources_1/new/vgaTOP.v:1]
	Parameter imageWidth bound to: 96 - type: integer 
	Parameter imageHeight bound to: 96 - type: integer 
	Parameter imageSize bound to: 9216 - type: integer 
	Parameter imageOneStart bound to: 0 - type: integer 
	Parameter imageTwoStart bound to: 9216 - type: integer 
	Parameter pixelWidth bound to: 23 - type: integer 
	Parameter addressLength bound to: 13 - type: integer 
	Parameter blockWidth bound to: 16 - type: integer 
	Parameter blockHeight bound to: 16 - type: integer 
	Parameter blockSize bound to: 256 - type: integer 
	Parameter searchWidth bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'vga640x480' [E:/ds/DSProjectFinal/DSAbsolutelyFinal/DSAbsolutelyFinal.srcs/sources_1/new/vga_bottom.v:1]
	Parameter HS_STA bound to: 16 - type: integer 
	Parameter HS_END bound to: 112 - type: integer 
	Parameter HA_STA bound to: 160 - type: integer 
	Parameter VS_STA bound to: 490 - type: integer 
	Parameter VS_END bound to: 492 - type: integer 
	Parameter VA_END bound to: 480 - type: integer 
	Parameter LINE bound to: 800 - type: integer 
	Parameter SCREEN bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga640x480' (1#1) [E:/ds/DSProjectFinal/DSAbsolutelyFinal/DSAbsolutelyFinal.srcs/sources_1/new/vga_bottom.v:1]
WARNING: [Synth 8-350] instance 'display' of module 'vga640x480' requires 11 connections, but only 7 given [E:/ds/DSProjectFinal/DSAbsolutelyFinal/DSAbsolutelyFinal.srcs/sources_1/new/vgaTOP.v:73]
INFO: [Synth 8-6157] synthesizing module 'imageFrame1' [E:/ds/DSProjectFinal/DSAbsolutelyFinal/DSAbsolutelyFinal.runs/synth_2/.Xil/Vivado-12312-DESKTOP-M9BES7L/realtime/imageFrame1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'imageFrame1' (2#1) [E:/ds/DSProjectFinal/DSAbsolutelyFinal/DSAbsolutelyFinal.runs/synth_2/.Xil/Vivado-12312-DESKTOP-M9BES7L/realtime/imageFrame1_stub.v:6]
WARNING: [Synth 8-689] width (15) of port connection 'addrb' does not match port width (14) of module 'imageFrame1' [E:/ds/DSProjectFinal/DSAbsolutelyFinal/DSAbsolutelyFinal.srcs/sources_1/new/vgaTOP.v:93]
INFO: [Synth 8-6157] synthesizing module 'imageFrame2' [E:/ds/DSProjectFinal/DSAbsolutelyFinal/DSAbsolutelyFinal.runs/synth_2/.Xil/Vivado-12312-DESKTOP-M9BES7L/realtime/imageFrame2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'imageFrame2' (3#1) [E:/ds/DSProjectFinal/DSAbsolutelyFinal/DSAbsolutelyFinal.runs/synth_2/.Xil/Vivado-12312-DESKTOP-M9BES7L/realtime/imageFrame2_stub.v:6]
WARNING: [Synth 8-689] width (15) of port connection 'addra' does not match port width (14) of module 'imageFrame2' [E:/ds/DSProjectFinal/DSAbsolutelyFinal/DSAbsolutelyFinal.srcs/sources_1/new/vgaTOP.v:102]
WARNING: [Synth 8-689] width (15) of port connection 'addrb' does not match port width (14) of module 'imageFrame2' [E:/ds/DSProjectFinal/DSAbsolutelyFinal/DSAbsolutelyFinal.srcs/sources_1/new/vgaTOP.v:109]
INFO: [Synth 8-6157] synthesizing module 'imageFrame2Read' [E:/ds/DSProjectFinal/DSAbsolutelyFinal/DSAbsolutelyFinal.runs/synth_2/.Xil/Vivado-12312-DESKTOP-M9BES7L/realtime/imageFrame2Read_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'imageFrame2Read' (4#1) [E:/ds/DSProjectFinal/DSAbsolutelyFinal/DSAbsolutelyFinal.runs/synth_2/.Xil/Vivado-12312-DESKTOP-M9BES7L/realtime/imageFrame2Read_stub.v:6]
ERROR: [Synth 8-524] part-select [14:12] out of range of prefix 'endpoint' [E:/ds/DSProjectFinal/DSAbsolutelyFinal/DSAbsolutelyFinal.srcs/sources_1/new/vgaTOP.v:339]
ERROR: [Synth 8-6156] failed synthesizing module 'vgaTOP' [E:/ds/DSProjectFinal/DSAbsolutelyFinal/DSAbsolutelyFinal.srcs/sources_1/new/vgaTOP.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 539.125 ; gain = 157.223
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
11 Infos, 4 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Fri Nov 15 00:43:40 2019...
