Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Mar  7 11:23:35 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Upcounter_timing_summary_routed.rpt -pb Top_Upcounter_timing_summary_routed.pb -rpx Top_Upcounter_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Upcounter
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (3)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: U_fnd_cntl/U_clock_devider/o_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.384        0.000                      0                   85        0.196        0.000                      0                   85        4.500        0.000                       0                    72  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.384        0.000                      0                   85        0.196        0.000                      0                   85        4.500        0.000                       0                    72  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.384ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.196ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.384ns  (required time - arrival time)
  Source:                 U_Counter_Tick/counter_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter_Tick/counter_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.610ns  (logic 1.193ns (25.881%)  route 3.417ns (74.119%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.623     5.144    U_Counter_Tick/clk_IBUF_BUFG
    SLICE_X59Y21         FDCE                                         r  U_Counter_Tick/counter_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y21         FDCE (Prop_fdce_C_Q)         0.419     5.563 f  U_Counter_Tick/counter_reg_reg[8]/Q
                         net (fo=30, routed)          1.506     7.070    U_Counter_Tick/Q[8]
    SLICE_X56Y24         LUT4 (Prop_lut4_I2_O)        0.322     7.392 r  U_Counter_Tick/counter_reg[13]_i_5/O
                         net (fo=1, routed)           1.067     8.459    U_Counter_Tick/counter_reg[13]_i_5_n_0
    SLICE_X59Y23         LUT6 (Prop_lut6_I0_O)        0.328     8.787 r  U_Counter_Tick/counter_reg[13]_i_4/O
                         net (fo=14, routed)          0.843     9.630    U_Counter_Tick/counter_reg[13]_i_4_n_0
    SLICE_X59Y21         LUT2 (Prop_lut2_I1_O)        0.124     9.754 r  U_Counter_Tick/counter_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     9.754    U_Counter_Tick/counter_next[4]
    SLICE_X59Y21         FDCE                                         r  U_Counter_Tick/counter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.506    14.847    U_Counter_Tick/clk_IBUF_BUFG
    SLICE_X59Y21         FDCE                                         r  U_Counter_Tick/counter_reg_reg[4]/C
                         clock pessimism              0.297    15.144    
                         clock uncertainty           -0.035    15.109    
    SLICE_X59Y21         FDCE (Setup_fdce_C_D)        0.029    15.138    U_Counter_Tick/counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         15.138    
                         arrival time                          -9.754    
  -------------------------------------------------------------------
                         slack                                  5.384    

Slack (MET) :             5.402ns  (required time - arrival time)
  Source:                 U_Counter_Tick/counter_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter_Tick/counter_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.638ns  (logic 1.221ns (26.328%)  route 3.417ns (73.672%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.623     5.144    U_Counter_Tick/clk_IBUF_BUFG
    SLICE_X59Y21         FDCE                                         r  U_Counter_Tick/counter_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y21         FDCE (Prop_fdce_C_Q)         0.419     5.563 f  U_Counter_Tick/counter_reg_reg[8]/Q
                         net (fo=30, routed)          1.506     7.070    U_Counter_Tick/Q[8]
    SLICE_X56Y24         LUT4 (Prop_lut4_I2_O)        0.322     7.392 r  U_Counter_Tick/counter_reg[13]_i_5/O
                         net (fo=1, routed)           1.067     8.459    U_Counter_Tick/counter_reg[13]_i_5_n_0
    SLICE_X59Y23         LUT6 (Prop_lut6_I0_O)        0.328     8.787 r  U_Counter_Tick/counter_reg[13]_i_4/O
                         net (fo=14, routed)          0.843     9.630    U_Counter_Tick/counter_reg[13]_i_4_n_0
    SLICE_X59Y21         LUT2 (Prop_lut2_I1_O)        0.152     9.782 r  U_Counter_Tick/counter_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     9.782    U_Counter_Tick/counter_next[5]
    SLICE_X59Y21         FDCE                                         r  U_Counter_Tick/counter_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.506    14.847    U_Counter_Tick/clk_IBUF_BUFG
    SLICE_X59Y21         FDCE                                         r  U_Counter_Tick/counter_reg_reg[5]/C
                         clock pessimism              0.297    15.144    
                         clock uncertainty           -0.035    15.109    
    SLICE_X59Y21         FDCE (Setup_fdce_C_D)        0.075    15.184    U_Counter_Tick/counter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.184    
                         arrival time                          -9.782    
  -------------------------------------------------------------------
                         slack                                  5.402    

Slack (MET) :             5.436ns  (required time - arrival time)
  Source:                 U_Counter_Tick/counter_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter_Tick/counter_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.536ns  (logic 1.193ns (26.303%)  route 3.343ns (73.697%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.623     5.144    U_Counter_Tick/clk_IBUF_BUFG
    SLICE_X59Y21         FDCE                                         r  U_Counter_Tick/counter_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y21         FDCE (Prop_fdce_C_Q)         0.419     5.563 f  U_Counter_Tick/counter_reg_reg[8]/Q
                         net (fo=30, routed)          1.506     7.070    U_Counter_Tick/Q[8]
    SLICE_X56Y24         LUT4 (Prop_lut4_I2_O)        0.322     7.392 r  U_Counter_Tick/counter_reg[13]_i_5/O
                         net (fo=1, routed)           1.067     8.459    U_Counter_Tick/counter_reg[13]_i_5_n_0
    SLICE_X59Y23         LUT6 (Prop_lut6_I0_O)        0.328     8.787 r  U_Counter_Tick/counter_reg[13]_i_4/O
                         net (fo=14, routed)          0.769     9.556    U_Counter_Tick/counter_reg[13]_i_4_n_0
    SLICE_X59Y20         LUT2 (Prop_lut2_I0_O)        0.124     9.680 r  U_Counter_Tick/counter_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     9.680    U_Counter_Tick/counter_next[0]
    SLICE_X59Y20         FDCE                                         r  U_Counter_Tick/counter_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.507    14.848    U_Counter_Tick/clk_IBUF_BUFG
    SLICE_X59Y20         FDCE                                         r  U_Counter_Tick/counter_reg_reg[0]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X59Y20         FDCE (Setup_fdce_C_D)        0.029    15.116    U_Counter_Tick/counter_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                          -9.680    
  -------------------------------------------------------------------
                         slack                                  5.436    

Slack (MET) :             5.440ns  (required time - arrival time)
  Source:                 U_Counter_Tick/counter_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter_Tick/counter_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.534ns  (logic 1.193ns (26.314%)  route 3.341ns (73.686%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.623     5.144    U_Counter_Tick/clk_IBUF_BUFG
    SLICE_X59Y21         FDCE                                         r  U_Counter_Tick/counter_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y21         FDCE (Prop_fdce_C_Q)         0.419     5.563 f  U_Counter_Tick/counter_reg_reg[8]/Q
                         net (fo=30, routed)          1.506     7.070    U_Counter_Tick/Q[8]
    SLICE_X56Y24         LUT4 (Prop_lut4_I2_O)        0.322     7.392 r  U_Counter_Tick/counter_reg[13]_i_5/O
                         net (fo=1, routed)           1.067     8.459    U_Counter_Tick/counter_reg[13]_i_5_n_0
    SLICE_X59Y23         LUT6 (Prop_lut6_I0_O)        0.328     8.787 r  U_Counter_Tick/counter_reg[13]_i_4/O
                         net (fo=14, routed)          0.767     9.554    U_Counter_Tick/counter_reg[13]_i_4_n_0
    SLICE_X59Y20         LUT2 (Prop_lut2_I1_O)        0.124     9.678 r  U_Counter_Tick/counter_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     9.678    U_Counter_Tick/counter_next[2]
    SLICE_X59Y20         FDCE                                         r  U_Counter_Tick/counter_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.507    14.848    U_Counter_Tick/clk_IBUF_BUFG
    SLICE_X59Y20         FDCE                                         r  U_Counter_Tick/counter_reg_reg[2]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X59Y20         FDCE (Setup_fdce_C_D)        0.031    15.118    U_Counter_Tick/counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                          -9.678    
  -------------------------------------------------------------------
                         slack                                  5.440    

Slack (MET) :             5.456ns  (required time - arrival time)
  Source:                 U_Counter_Tick/counter_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter_Tick/counter_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.562ns  (logic 1.219ns (26.723%)  route 3.343ns (73.277%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.623     5.144    U_Counter_Tick/clk_IBUF_BUFG
    SLICE_X59Y21         FDCE                                         r  U_Counter_Tick/counter_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y21         FDCE (Prop_fdce_C_Q)         0.419     5.563 f  U_Counter_Tick/counter_reg_reg[8]/Q
                         net (fo=30, routed)          1.506     7.070    U_Counter_Tick/Q[8]
    SLICE_X56Y24         LUT4 (Prop_lut4_I2_O)        0.322     7.392 r  U_Counter_Tick/counter_reg[13]_i_5/O
                         net (fo=1, routed)           1.067     8.459    U_Counter_Tick/counter_reg[13]_i_5_n_0
    SLICE_X59Y23         LUT6 (Prop_lut6_I0_O)        0.328     8.787 r  U_Counter_Tick/counter_reg[13]_i_4/O
                         net (fo=14, routed)          0.769     9.556    U_Counter_Tick/counter_reg[13]_i_4_n_0
    SLICE_X59Y20         LUT2 (Prop_lut2_I1_O)        0.150     9.706 r  U_Counter_Tick/counter_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     9.706    U_Counter_Tick/counter_next[1]
    SLICE_X59Y20         FDCE                                         r  U_Counter_Tick/counter_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.507    14.848    U_Counter_Tick/clk_IBUF_BUFG
    SLICE_X59Y20         FDCE                                         r  U_Counter_Tick/counter_reg_reg[1]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X59Y20         FDCE (Setup_fdce_C_D)        0.075    15.162    U_Counter_Tick/counter_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                          -9.706    
  -------------------------------------------------------------------
                         slack                                  5.456    

Slack (MET) :             5.458ns  (required time - arrival time)
  Source:                 U_Counter_Tick/counter_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter_Tick/counter_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.560ns  (logic 1.219ns (26.734%)  route 3.341ns (73.266%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.623     5.144    U_Counter_Tick/clk_IBUF_BUFG
    SLICE_X59Y21         FDCE                                         r  U_Counter_Tick/counter_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y21         FDCE (Prop_fdce_C_Q)         0.419     5.563 f  U_Counter_Tick/counter_reg_reg[8]/Q
                         net (fo=30, routed)          1.506     7.070    U_Counter_Tick/Q[8]
    SLICE_X56Y24         LUT4 (Prop_lut4_I2_O)        0.322     7.392 r  U_Counter_Tick/counter_reg[13]_i_5/O
                         net (fo=1, routed)           1.067     8.459    U_Counter_Tick/counter_reg[13]_i_5_n_0
    SLICE_X59Y23         LUT6 (Prop_lut6_I0_O)        0.328     8.787 r  U_Counter_Tick/counter_reg[13]_i_4/O
                         net (fo=14, routed)          0.767     9.554    U_Counter_Tick/counter_reg[13]_i_4_n_0
    SLICE_X59Y20         LUT2 (Prop_lut2_I1_O)        0.150     9.704 r  U_Counter_Tick/counter_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     9.704    U_Counter_Tick/counter_next[3]
    SLICE_X59Y20         FDCE                                         r  U_Counter_Tick/counter_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.507    14.848    U_Counter_Tick/clk_IBUF_BUFG
    SLICE_X59Y20         FDCE                                         r  U_Counter_Tick/counter_reg_reg[3]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X59Y20         FDCE (Setup_fdce_C_D)        0.075    15.162    U_Counter_Tick/counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                          -9.704    
  -------------------------------------------------------------------
                         slack                                  5.458    

Slack (MET) :             5.595ns  (required time - arrival time)
  Source:                 U_Counter_Tick/counter_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter_Tick/counter_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.373ns  (logic 1.193ns (27.280%)  route 3.180ns (72.720%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.623     5.144    U_Counter_Tick/clk_IBUF_BUFG
    SLICE_X59Y21         FDCE                                         r  U_Counter_Tick/counter_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y21         FDCE (Prop_fdce_C_Q)         0.419     5.563 f  U_Counter_Tick/counter_reg_reg[8]/Q
                         net (fo=30, routed)          1.506     7.070    U_Counter_Tick/Q[8]
    SLICE_X56Y24         LUT4 (Prop_lut4_I2_O)        0.322     7.392 r  U_Counter_Tick/counter_reg[13]_i_5/O
                         net (fo=1, routed)           1.067     8.459    U_Counter_Tick/counter_reg[13]_i_5_n_0
    SLICE_X59Y23         LUT6 (Prop_lut6_I0_O)        0.328     8.787 r  U_Counter_Tick/counter_reg[13]_i_4/O
                         net (fo=14, routed)          0.607     9.393    U_Counter_Tick/counter_reg[13]_i_4_n_0
    SLICE_X59Y22         LUT2 (Prop_lut2_I1_O)        0.124     9.517 r  U_Counter_Tick/counter_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     9.517    U_Counter_Tick/counter_next[10]
    SLICE_X59Y22         FDCE                                         r  U_Counter_Tick/counter_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.504    14.845    U_Counter_Tick/clk_IBUF_BUFG
    SLICE_X59Y22         FDCE                                         r  U_Counter_Tick/counter_reg_reg[10]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X59Y22         FDCE (Setup_fdce_C_D)        0.029    15.113    U_Counter_Tick/counter_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                          -9.517    
  -------------------------------------------------------------------
                         slack                                  5.595    

Slack (MET) :             5.599ns  (required time - arrival time)
  Source:                 U_Counter_Tick/counter_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter_Tick/counter_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.371ns  (logic 1.193ns (27.292%)  route 3.178ns (72.708%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.623     5.144    U_Counter_Tick/clk_IBUF_BUFG
    SLICE_X59Y21         FDCE                                         r  U_Counter_Tick/counter_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y21         FDCE (Prop_fdce_C_Q)         0.419     5.563 f  U_Counter_Tick/counter_reg_reg[8]/Q
                         net (fo=30, routed)          1.506     7.070    U_Counter_Tick/Q[8]
    SLICE_X56Y24         LUT4 (Prop_lut4_I2_O)        0.322     7.392 r  U_Counter_Tick/counter_reg[13]_i_5/O
                         net (fo=1, routed)           1.067     8.459    U_Counter_Tick/counter_reg[13]_i_5_n_0
    SLICE_X59Y23         LUT6 (Prop_lut6_I0_O)        0.328     8.787 r  U_Counter_Tick/counter_reg[13]_i_4/O
                         net (fo=14, routed)          0.605     9.391    U_Counter_Tick/counter_reg[13]_i_4_n_0
    SLICE_X59Y22         LUT2 (Prop_lut2_I1_O)        0.124     9.515 r  U_Counter_Tick/counter_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     9.515    U_Counter_Tick/counter_next[11]
    SLICE_X59Y22         FDCE                                         r  U_Counter_Tick/counter_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.504    14.845    U_Counter_Tick/clk_IBUF_BUFG
    SLICE_X59Y22         FDCE                                         r  U_Counter_Tick/counter_reg_reg[11]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X59Y22         FDCE (Setup_fdce_C_D)        0.031    15.115    U_Counter_Tick/counter_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                          -9.515    
  -------------------------------------------------------------------
                         slack                                  5.599    

Slack (MET) :             5.611ns  (required time - arrival time)
  Source:                 U_Counter_Tick/counter_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter_Tick/counter_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.385ns  (logic 1.193ns (27.209%)  route 3.192ns (72.791%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.623     5.144    U_Counter_Tick/clk_IBUF_BUFG
    SLICE_X59Y21         FDCE                                         r  U_Counter_Tick/counter_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y21         FDCE (Prop_fdce_C_Q)         0.419     5.563 f  U_Counter_Tick/counter_reg_reg[8]/Q
                         net (fo=30, routed)          1.506     7.070    U_Counter_Tick/Q[8]
    SLICE_X56Y24         LUT4 (Prop_lut4_I2_O)        0.322     7.392 r  U_Counter_Tick/counter_reg[13]_i_5/O
                         net (fo=1, routed)           1.067     8.459    U_Counter_Tick/counter_reg[13]_i_5_n_0
    SLICE_X59Y23         LUT6 (Prop_lut6_I0_O)        0.328     8.787 r  U_Counter_Tick/counter_reg[13]_i_4/O
                         net (fo=14, routed)          0.618     9.405    U_Counter_Tick/counter_reg[13]_i_4_n_0
    SLICE_X59Y21         LUT2 (Prop_lut2_I1_O)        0.124     9.529 r  U_Counter_Tick/counter_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     9.529    U_Counter_Tick/counter_next[7]
    SLICE_X59Y21         FDCE                                         r  U_Counter_Tick/counter_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.506    14.847    U_Counter_Tick/clk_IBUF_BUFG
    SLICE_X59Y21         FDCE                                         r  U_Counter_Tick/counter_reg_reg[7]/C
                         clock pessimism              0.297    15.144    
                         clock uncertainty           -0.035    15.109    
    SLICE_X59Y21         FDCE (Setup_fdce_C_D)        0.031    15.140    U_Counter_Tick/counter_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         15.140    
                         arrival time                          -9.529    
  -------------------------------------------------------------------
                         slack                                  5.611    

Slack (MET) :             5.615ns  (required time - arrival time)
  Source:                 U_Counter_Tick/counter_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter_Tick/counter_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.399ns  (logic 1.219ns (27.710%)  route 3.180ns (72.290%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.623     5.144    U_Counter_Tick/clk_IBUF_BUFG
    SLICE_X59Y21         FDCE                                         r  U_Counter_Tick/counter_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y21         FDCE (Prop_fdce_C_Q)         0.419     5.563 f  U_Counter_Tick/counter_reg_reg[8]/Q
                         net (fo=30, routed)          1.506     7.070    U_Counter_Tick/Q[8]
    SLICE_X56Y24         LUT4 (Prop_lut4_I2_O)        0.322     7.392 r  U_Counter_Tick/counter_reg[13]_i_5/O
                         net (fo=1, routed)           1.067     8.459    U_Counter_Tick/counter_reg[13]_i_5_n_0
    SLICE_X59Y23         LUT6 (Prop_lut6_I0_O)        0.328     8.787 r  U_Counter_Tick/counter_reg[13]_i_4/O
                         net (fo=14, routed)          0.607     9.393    U_Counter_Tick/counter_reg[13]_i_4_n_0
    SLICE_X59Y22         LUT2 (Prop_lut2_I1_O)        0.150     9.543 r  U_Counter_Tick/counter_reg[13]_i_2/O
                         net (fo=1, routed)           0.000     9.543    U_Counter_Tick/counter_next[13]
    SLICE_X59Y22         FDCE                                         r  U_Counter_Tick/counter_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.504    14.845    U_Counter_Tick/clk_IBUF_BUFG
    SLICE_X59Y22         FDCE                                         r  U_Counter_Tick/counter_reg_reg[13]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X59Y22         FDCE (Setup_fdce_C_D)        0.075    15.159    U_Counter_Tick/counter_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                          -9.543    
  -------------------------------------------------------------------
                         slack                                  5.615    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 U_Control_unit/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Tick_100hz/state_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.246ns (77.542%)  route 0.071ns (22.458%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.588     1.471    U_Control_unit/clk_IBUF_BUFG
    SLICE_X60Y17         FDCE                                         r  U_Control_unit/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y17         FDCE (Prop_fdce_C_Q)         0.148     1.619 r  U_Control_unit/FSM_sequential_state_reg[1]/Q
                         net (fo=3, routed)           0.071     1.690    U_Control_unit/state[1]
    SLICE_X60Y17         LUT2 (Prop_lut2_I1_O)        0.098     1.788 r  U_Control_unit/state_i_1/O
                         net (fo=1, routed)           0.000     1.788    U_Tick_100hz/w_run_stop
    SLICE_X60Y17         FDCE                                         r  U_Tick_100hz/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.856     1.983    U_Tick_100hz/clk_IBUF_BUFG
    SLICE_X60Y17         FDCE                                         r  U_Tick_100hz/state_reg/C
                         clock pessimism             -0.512     1.471    
    SLICE_X60Y17         FDCE (Hold_fdce_C_D)         0.121     1.592    U_Tick_100hz/state_reg
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U_fnd_cntl/U_clock_devider/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_cntl/U_clock_devider/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.591     1.474    U_fnd_cntl/U_clock_devider/clk_IBUF_BUFG
    SLICE_X64Y13         FDCE                                         r  U_fnd_cntl/U_clock_devider/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y13         FDCE (Prop_fdce_C_Q)         0.164     1.638 f  U_fnd_cntl/U_clock_devider/count_reg[0]/Q
                         net (fo=3, routed)           0.175     1.813    U_fnd_cntl/U_clock_devider/count[0]
    SLICE_X64Y13         LUT1 (Prop_lut1_I0_O)        0.045     1.858 r  U_fnd_cntl/U_clock_devider/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.858    U_fnd_cntl/U_clock_devider/count_0[0]
    SLICE_X64Y13         FDCE                                         r  U_fnd_cntl/U_clock_devider/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.861     1.988    U_fnd_cntl/U_clock_devider/clk_IBUF_BUFG
    SLICE_X64Y13         FDCE                                         r  U_fnd_cntl/U_clock_devider/count_reg[0]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X64Y13         FDCE (Hold_fdce_C_D)         0.120     1.594    U_fnd_cntl/U_clock_devider/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 U_Counter_Tick/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter_Tick/counter_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.931%)  route 0.179ns (49.069%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.585     1.468    U_Counter_Tick/clk_IBUF_BUFG
    SLICE_X59Y20         FDCE                                         r  U_Counter_Tick/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDCE (Prop_fdce_C_Q)         0.141     1.609 f  U_Counter_Tick/counter_reg_reg[0]/Q
                         net (fo=13, routed)          0.179     1.788    U_Counter_Tick/Q[0]
    SLICE_X59Y20         LUT2 (Prop_lut2_I1_O)        0.045     1.833 r  U_Counter_Tick/counter_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.833    U_Counter_Tick/counter_next[0]
    SLICE_X59Y20         FDCE                                         r  U_Counter_Tick/counter_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.853     1.980    U_Counter_Tick/clk_IBUF_BUFG
    SLICE_X59Y20         FDCE                                         r  U_Counter_Tick/counter_reg_reg[0]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X59Y20         FDCE (Hold_fdce_C_D)         0.091     1.559    U_Counter_Tick/counter_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 U_Tick_100hz/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Tick_100hz/r_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.186ns (44.126%)  route 0.236ns (55.874%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.590     1.473    U_Tick_100hz/clk_IBUF_BUFG
    SLICE_X58Y15         FDCE                                         r  U_Tick_100hz/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y15         FDCE (Prop_fdce_C_Q)         0.141     1.614 f  U_Tick_100hz/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.236     1.850    U_Tick_100hz/r_counter[0]
    SLICE_X58Y15         LUT1 (Prop_lut1_I0_O)        0.045     1.895 r  U_Tick_100hz/r_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.895    U_Tick_100hz/r_counter_0[0]
    SLICE_X58Y15         FDCE                                         r  U_Tick_100hz/r_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.858     1.985    U_Tick_100hz/clk_IBUF_BUFG
    SLICE_X58Y15         FDCE                                         r  U_Tick_100hz/r_counter_reg[0]/C
                         clock pessimism             -0.512     1.473    
    SLICE_X58Y15         FDCE (Hold_fdce_C_D)         0.092     1.565    U_Tick_100hz/r_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 U_fnd_cntl/U_clock_devider/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_cntl/U_clock_devider/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.231ns (51.557%)  route 0.217ns (48.443%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.591     1.474    U_fnd_cntl/U_clock_devider/clk_IBUF_BUFG
    SLICE_X62Y13         FDCE                                         r  U_fnd_cntl/U_clock_devider/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDCE (Prop_fdce_C_Q)         0.141     1.615 f  U_fnd_cntl/U_clock_devider/count_reg[2]/Q
                         net (fo=2, routed)           0.134     1.749    U_fnd_cntl/U_clock_devider/count[2]
    SLICE_X62Y13         LUT5 (Prop_lut5_I0_O)        0.045     1.794 r  U_fnd_cntl/U_clock_devider/count[31]_i_3/O
                         net (fo=32, routed)          0.083     1.877    U_fnd_cntl/U_clock_devider/count[31]_i_3_n_0
    SLICE_X62Y13         LUT5 (Prop_lut5_I1_O)        0.045     1.922 r  U_fnd_cntl/U_clock_devider/count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.922    U_fnd_cntl/U_clock_devider/count_0[2]
    SLICE_X62Y13         FDCE                                         r  U_fnd_cntl/U_clock_devider/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.861     1.988    U_fnd_cntl/U_clock_devider/clk_IBUF_BUFG
    SLICE_X62Y13         FDCE                                         r  U_fnd_cntl/U_clock_devider/count_reg[2]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X62Y13         FDCE (Hold_fdce_C_D)         0.091     1.565    U_fnd_cntl/U_clock_devider/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 U_fnd_cntl/U_clock_devider/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_cntl/U_clock_devider/count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.254ns (52.390%)  route 0.231ns (47.610%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.591     1.474    U_fnd_cntl/U_clock_devider/clk_IBUF_BUFG
    SLICE_X64Y15         FDCE                                         r  U_fnd_cntl/U_clock_devider/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDCE (Prop_fdce_C_Q)         0.164     1.638 f  U_fnd_cntl/U_clock_devider/count_reg[9]/Q
                         net (fo=2, routed)           0.112     1.751    U_fnd_cntl/U_clock_devider/count[9]
    SLICE_X62Y15         LUT5 (Prop_lut5_I3_O)        0.045     1.796 r  U_fnd_cntl/U_clock_devider/count[31]_i_2/O
                         net (fo=32, routed)          0.118     1.914    U_fnd_cntl/U_clock_devider/count[31]_i_2_n_0
    SLICE_X62Y15         LUT5 (Prop_lut5_I0_O)        0.045     1.959 r  U_fnd_cntl/U_clock_devider/count[10]_i_1/O
                         net (fo=1, routed)           0.000     1.959    U_fnd_cntl/U_clock_devider/count_0[10]
    SLICE_X62Y15         FDCE                                         r  U_fnd_cntl/U_clock_devider/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.860     1.987    U_fnd_cntl/U_clock_devider/clk_IBUF_BUFG
    SLICE_X62Y15         FDCE                                         r  U_fnd_cntl/U_clock_devider/count_reg[10]/C
                         clock pessimism             -0.499     1.488    
    SLICE_X62Y15         FDCE (Hold_fdce_C_D)         0.092     1.580    U_fnd_cntl/U_clock_devider/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 U_fnd_cntl/U_clock_devider/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_cntl/U_clock_devider/count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.254ns (52.282%)  route 0.232ns (47.718%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.591     1.474    U_fnd_cntl/U_clock_devider/clk_IBUF_BUFG
    SLICE_X64Y15         FDCE                                         r  U_fnd_cntl/U_clock_devider/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDCE (Prop_fdce_C_Q)         0.164     1.638 f  U_fnd_cntl/U_clock_devider/count_reg[9]/Q
                         net (fo=2, routed)           0.112     1.751    U_fnd_cntl/U_clock_devider/count[9]
    SLICE_X62Y15         LUT5 (Prop_lut5_I3_O)        0.045     1.796 r  U_fnd_cntl/U_clock_devider/count[31]_i_2/O
                         net (fo=32, routed)          0.119     1.915    U_fnd_cntl/U_clock_devider/count[31]_i_2_n_0
    SLICE_X62Y15         LUT5 (Prop_lut5_I0_O)        0.045     1.960 r  U_fnd_cntl/U_clock_devider/count[12]_i_1/O
                         net (fo=1, routed)           0.000     1.960    U_fnd_cntl/U_clock_devider/count_0[12]
    SLICE_X62Y15         FDCE                                         r  U_fnd_cntl/U_clock_devider/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.860     1.987    U_fnd_cntl/U_clock_devider/clk_IBUF_BUFG
    SLICE_X62Y15         FDCE                                         r  U_fnd_cntl/U_clock_devider/count_reg[12]/C
                         clock pessimism             -0.499     1.488    
    SLICE_X62Y15         FDCE (Hold_fdce_C_D)         0.091     1.579    U_fnd_cntl/U_clock_devider/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 U_Control_unit/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Control_unit/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.245ns (44.894%)  route 0.301ns (55.106%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.588     1.471    U_Control_unit/clk_IBUF_BUFG
    SLICE_X60Y17         FDCE                                         r  U_Control_unit/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y17         FDCE (Prop_fdce_C_Q)         0.148     1.619 r  U_Control_unit/FSM_sequential_state_reg[1]/Q
                         net (fo=3, routed)           0.301     1.920    U_Control_unit/state[1]
    SLICE_X60Y17         LUT4 (Prop_lut4_I1_O)        0.097     2.017 r  U_Control_unit/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.017    U_Control_unit/FSM_sequential_state[1]_i_1_n_0
    SLICE_X60Y17         FDCE                                         r  U_Control_unit/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.856     1.983    U_Control_unit/clk_IBUF_BUFG
    SLICE_X60Y17         FDCE                                         r  U_Control_unit/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.512     1.471    
    SLICE_X60Y17         FDCE (Hold_fdce_C_D)         0.131     1.602    U_Control_unit/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 U_Control_unit/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Control_unit/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.246ns (44.995%)  route 0.301ns (55.005%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.588     1.471    U_Control_unit/clk_IBUF_BUFG
    SLICE_X60Y17         FDCE                                         r  U_Control_unit/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y17         FDCE (Prop_fdce_C_Q)         0.148     1.619 r  U_Control_unit/FSM_sequential_state_reg[1]/Q
                         net (fo=3, routed)           0.301     1.920    U_Control_unit/state[1]
    SLICE_X60Y17         LUT3 (Prop_lut3_I1_O)        0.098     2.018 r  U_Control_unit/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.018    U_Control_unit/FSM_sequential_state[0]_i_1_n_0
    SLICE_X60Y17         FDCE                                         r  U_Control_unit/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.856     1.983    U_Control_unit/clk_IBUF_BUFG
    SLICE_X60Y17         FDCE                                         r  U_Control_unit/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.512     1.471    
    SLICE_X60Y17         FDCE (Hold_fdce_C_D)         0.120     1.591    U_Control_unit/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 U_fnd_cntl/U_clock_devider/count_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_cntl/U_clock_devider/count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.231ns (39.263%)  route 0.357ns (60.737%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.589     1.472    U_fnd_cntl/U_clock_devider/clk_IBUF_BUFG
    SLICE_X62Y17         FDCE                                         r  U_fnd_cntl/U_clock_devider/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y17         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  U_fnd_cntl/U_clock_devider/count_reg[17]/Q
                         net (fo=2, routed)           0.135     1.748    U_fnd_cntl/U_clock_devider/count[17]
    SLICE_X62Y17         LUT5 (Prop_lut5_I3_O)        0.045     1.793 r  U_fnd_cntl/U_clock_devider/count[31]_i_5/O
                         net (fo=32, routed)          0.223     2.015    U_fnd_cntl/U_clock_devider/count[31]_i_5_n_0
    SLICE_X64Y18         LUT5 (Prop_lut5_I3_O)        0.045     2.060 r  U_fnd_cntl/U_clock_devider/count[23]_i_1/O
                         net (fo=1, routed)           0.000     2.060    U_fnd_cntl/U_clock_devider/count_0[23]
    SLICE_X64Y18         FDCE                                         r  U_fnd_cntl/U_clock_devider/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.857     1.984    U_fnd_cntl/U_clock_devider/clk_IBUF_BUFG
    SLICE_X64Y18         FDCE                                         r  U_fnd_cntl/U_clock_devider/count_reg[23]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X64Y18         FDCE (Hold_fdce_C_D)         0.120     1.605    U_fnd_cntl/U_clock_devider/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.455    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y17   U_Control_unit/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y17   U_Control_unit/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y20   U_Counter_Tick/counter_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y22   U_Counter_Tick/counter_reg_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y22   U_Counter_Tick/counter_reg_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y21   U_Counter_Tick/counter_reg_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y21   U_Counter_Tick/counter_reg_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y22   U_Counter_Tick/counter_reg_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y21   U_Counter_Tick/counter_reg_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y20   U_Counter_Tick/counter_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y19   U_Tick_100hz/u_clk_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y20   U_Counter_Tick/counter_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y20   U_Counter_Tick/counter_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y20   U_Counter_Tick/counter_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   U_Tick_100hz/r_counter_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   U_Tick_100hz/r_counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   U_Tick_100hz/r_counter_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   U_Tick_100hz/r_counter_reg[19]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y20   U_Counter_Tick/counter_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y17   U_Control_unit/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y17   U_Control_unit/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y22   U_Counter_Tick/counter_reg_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y22   U_Counter_Tick/counter_reg_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y22   U_Counter_Tick/counter_reg_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y22   U_Counter_Tick/counter_reg_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y16   U_Tick_100hz/r_counter_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y17   U_Tick_100hz/r_counter_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y16   U_Tick_100hz/r_counter_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y16   U_Tick_100hz/r_counter_reg[8]/C



