
Ard_Tmr_Tst.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000026c6  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000040  00800060  000026c6  0000275a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000009  008000a0  008000a0  0000279a  2**0
                  ALLOC
  3 .stab         00001e24  00000000  00000000  0000279c  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000ecc  00000000  00000000  000045c0  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000160  00000000  00000000  0000548c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 0000018f  00000000  00000000  000055ec  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00002045  00000000  00000000  0000577b  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001101  00000000  00000000  000077c0  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000f82  00000000  00000000  000088c1  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000180  00000000  00000000  00009844  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000002c2  00000000  00000000  000099c4  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000088e  00000000  00000000  00009c86  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  0000a514  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 90 11 	jmp	0x2320	; 0x2320 <__vector_10>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e6 ec       	ldi	r30, 0xC6	; 198
      68:	f6 e2       	ldi	r31, 0x26	; 38
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a0 3a       	cpi	r26, 0xA0	; 160
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	10 e0       	ldi	r17, 0x00	; 0
      78:	a0 ea       	ldi	r26, 0xA0	; 160
      7a:	b0 e0       	ldi	r27, 0x00	; 0
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	a9 3a       	cpi	r26, 0xA9	; 169
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 89 12 	call	0x2512	; 0x2512 <main>
      8a:	0c 94 61 13 	jmp	0x26c2	; 0x26c2 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 55 04 	call	0x8aa	; 0x8aa <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 55 04 	call	0x8aa	; 0x8aa <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 2a 13 	jmp	0x2654	; 0x2654 <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a8 e9       	ldi	r26, 0x98	; 152
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 46 13 	jmp	0x268c	; 0x268c <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 36 13 	jmp	0x266c	; 0x266c <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 a9 04 	call	0x952	; 0x952 <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 52 13 	jmp	0x26a4	; 0x26a4 <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 36 13 	jmp	0x266c	; 0x266c <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 a9 04 	call	0x952	; 0x952 <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 52 13 	jmp	0x26a4	; 0x26a4 <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 2a 13 	jmp	0x2654	; 0x2654 <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	88 e9       	ldi	r24, 0x98	; 152
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 a9 04 	call	0x952	; 0x952 <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 46 13 	jmp	0x268c	; 0x268c <__epilogue_restores__>

00000632 <__divsf3>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 32 13 	jmp	0x2664	; 0x2664 <__prologue_saves__+0x10>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	b9 e0       	ldi	r27, 0x09	; 9
     650:	eb 2e       	mov	r14, r27
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     672:	29 85       	ldd	r18, Y+9	; 0x09
     674:	22 30       	cpi	r18, 0x02	; 2
     676:	08 f4       	brcc	.+2      	; 0x67a <__divsf3+0x48>
     678:	7e c0       	rjmp	.+252    	; 0x776 <__divsf3+0x144>
     67a:	39 89       	ldd	r19, Y+17	; 0x11
     67c:	32 30       	cpi	r19, 0x02	; 2
     67e:	10 f4       	brcc	.+4      	; 0x684 <__divsf3+0x52>
     680:	b8 01       	movw	r22, r16
     682:	7c c0       	rjmp	.+248    	; 0x77c <__divsf3+0x14a>
     684:	8a 85       	ldd	r24, Y+10	; 0x0a
     686:	9a 89       	ldd	r25, Y+18	; 0x12
     688:	89 27       	eor	r24, r25
     68a:	8a 87       	std	Y+10, r24	; 0x0a
     68c:	24 30       	cpi	r18, 0x04	; 4
     68e:	11 f0       	breq	.+4      	; 0x694 <__divsf3+0x62>
     690:	22 30       	cpi	r18, 0x02	; 2
     692:	31 f4       	brne	.+12     	; 0x6a0 <__divsf3+0x6e>
     694:	23 17       	cp	r18, r19
     696:	09 f0       	breq	.+2      	; 0x69a <__divsf3+0x68>
     698:	6e c0       	rjmp	.+220    	; 0x776 <__divsf3+0x144>
     69a:	68 e9       	ldi	r22, 0x98	; 152
     69c:	70 e0       	ldi	r23, 0x00	; 0
     69e:	6e c0       	rjmp	.+220    	; 0x77c <__divsf3+0x14a>
     6a0:	34 30       	cpi	r19, 0x04	; 4
     6a2:	39 f4       	brne	.+14     	; 0x6b2 <__divsf3+0x80>
     6a4:	1d 86       	std	Y+13, r1	; 0x0d
     6a6:	1e 86       	std	Y+14, r1	; 0x0e
     6a8:	1f 86       	std	Y+15, r1	; 0x0f
     6aa:	18 8a       	std	Y+16, r1	; 0x10
     6ac:	1c 86       	std	Y+12, r1	; 0x0c
     6ae:	1b 86       	std	Y+11, r1	; 0x0b
     6b0:	04 c0       	rjmp	.+8      	; 0x6ba <__divsf3+0x88>
     6b2:	32 30       	cpi	r19, 0x02	; 2
     6b4:	21 f4       	brne	.+8      	; 0x6be <__divsf3+0x8c>
     6b6:	84 e0       	ldi	r24, 0x04	; 4
     6b8:	89 87       	std	Y+9, r24	; 0x09
     6ba:	b7 01       	movw	r22, r14
     6bc:	5f c0       	rjmp	.+190    	; 0x77c <__divsf3+0x14a>
     6be:	2b 85       	ldd	r18, Y+11	; 0x0b
     6c0:	3c 85       	ldd	r19, Y+12	; 0x0c
     6c2:	8b 89       	ldd	r24, Y+19	; 0x13
     6c4:	9c 89       	ldd	r25, Y+20	; 0x14
     6c6:	28 1b       	sub	r18, r24
     6c8:	39 0b       	sbc	r19, r25
     6ca:	3c 87       	std	Y+12, r19	; 0x0c
     6cc:	2b 87       	std	Y+11, r18	; 0x0b
     6ce:	ed 84       	ldd	r14, Y+13	; 0x0d
     6d0:	fe 84       	ldd	r15, Y+14	; 0x0e
     6d2:	0f 85       	ldd	r16, Y+15	; 0x0f
     6d4:	18 89       	ldd	r17, Y+16	; 0x10
     6d6:	ad 88       	ldd	r10, Y+21	; 0x15
     6d8:	be 88       	ldd	r11, Y+22	; 0x16
     6da:	cf 88       	ldd	r12, Y+23	; 0x17
     6dc:	d8 8c       	ldd	r13, Y+24	; 0x18
     6de:	ea 14       	cp	r14, r10
     6e0:	fb 04       	cpc	r15, r11
     6e2:	0c 05       	cpc	r16, r12
     6e4:	1d 05       	cpc	r17, r13
     6e6:	40 f4       	brcc	.+16     	; 0x6f8 <__divsf3+0xc6>
     6e8:	ee 0c       	add	r14, r14
     6ea:	ff 1c       	adc	r15, r15
     6ec:	00 1f       	adc	r16, r16
     6ee:	11 1f       	adc	r17, r17
     6f0:	21 50       	subi	r18, 0x01	; 1
     6f2:	30 40       	sbci	r19, 0x00	; 0
     6f4:	3c 87       	std	Y+12, r19	; 0x0c
     6f6:	2b 87       	std	Y+11, r18	; 0x0b
     6f8:	20 e0       	ldi	r18, 0x00	; 0
     6fa:	30 e0       	ldi	r19, 0x00	; 0
     6fc:	40 e0       	ldi	r20, 0x00	; 0
     6fe:	50 e0       	ldi	r21, 0x00	; 0
     700:	80 e0       	ldi	r24, 0x00	; 0
     702:	90 e0       	ldi	r25, 0x00	; 0
     704:	a0 e0       	ldi	r26, 0x00	; 0
     706:	b0 e4       	ldi	r27, 0x40	; 64
     708:	60 e0       	ldi	r22, 0x00	; 0
     70a:	70 e0       	ldi	r23, 0x00	; 0
     70c:	ea 14       	cp	r14, r10
     70e:	fb 04       	cpc	r15, r11
     710:	0c 05       	cpc	r16, r12
     712:	1d 05       	cpc	r17, r13
     714:	40 f0       	brcs	.+16     	; 0x726 <__divsf3+0xf4>
     716:	28 2b       	or	r18, r24
     718:	39 2b       	or	r19, r25
     71a:	4a 2b       	or	r20, r26
     71c:	5b 2b       	or	r21, r27
     71e:	ea 18       	sub	r14, r10
     720:	fb 08       	sbc	r15, r11
     722:	0c 09       	sbc	r16, r12
     724:	1d 09       	sbc	r17, r13
     726:	b6 95       	lsr	r27
     728:	a7 95       	ror	r26
     72a:	97 95       	ror	r25
     72c:	87 95       	ror	r24
     72e:	ee 0c       	add	r14, r14
     730:	ff 1c       	adc	r15, r15
     732:	00 1f       	adc	r16, r16
     734:	11 1f       	adc	r17, r17
     736:	6f 5f       	subi	r22, 0xFF	; 255
     738:	7f 4f       	sbci	r23, 0xFF	; 255
     73a:	6f 31       	cpi	r22, 0x1F	; 31
     73c:	71 05       	cpc	r23, r1
     73e:	31 f7       	brne	.-52     	; 0x70c <__divsf3+0xda>
     740:	da 01       	movw	r26, r20
     742:	c9 01       	movw	r24, r18
     744:	8f 77       	andi	r24, 0x7F	; 127
     746:	90 70       	andi	r25, 0x00	; 0
     748:	a0 70       	andi	r26, 0x00	; 0
     74a:	b0 70       	andi	r27, 0x00	; 0
     74c:	80 34       	cpi	r24, 0x40	; 64
     74e:	91 05       	cpc	r25, r1
     750:	a1 05       	cpc	r26, r1
     752:	b1 05       	cpc	r27, r1
     754:	61 f4       	brne	.+24     	; 0x76e <__divsf3+0x13c>
     756:	27 fd       	sbrc	r18, 7
     758:	0a c0       	rjmp	.+20     	; 0x76e <__divsf3+0x13c>
     75a:	e1 14       	cp	r14, r1
     75c:	f1 04       	cpc	r15, r1
     75e:	01 05       	cpc	r16, r1
     760:	11 05       	cpc	r17, r1
     762:	29 f0       	breq	.+10     	; 0x76e <__divsf3+0x13c>
     764:	20 5c       	subi	r18, 0xC0	; 192
     766:	3f 4f       	sbci	r19, 0xFF	; 255
     768:	4f 4f       	sbci	r20, 0xFF	; 255
     76a:	5f 4f       	sbci	r21, 0xFF	; 255
     76c:	20 78       	andi	r18, 0x80	; 128
     76e:	2d 87       	std	Y+13, r18	; 0x0d
     770:	3e 87       	std	Y+14, r19	; 0x0e
     772:	4f 87       	std	Y+15, r20	; 0x0f
     774:	58 8b       	std	Y+16, r21	; 0x10
     776:	be 01       	movw	r22, r28
     778:	67 5f       	subi	r22, 0xF7	; 247
     77a:	7f 4f       	sbci	r23, 0xFF	; 255
     77c:	cb 01       	movw	r24, r22
     77e:	0e 94 a9 04 	call	0x952	; 0x952 <__pack_f>
     782:	68 96       	adiw	r28, 0x18	; 24
     784:	ea e0       	ldi	r30, 0x0A	; 10
     786:	0c 94 4e 13 	jmp	0x269c	; 0x269c <__epilogue_restores__+0x10>

0000078a <__gtsf2>:
     78a:	a8 e1       	ldi	r26, 0x18	; 24
     78c:	b0 e0       	ldi	r27, 0x00	; 0
     78e:	eb ec       	ldi	r30, 0xCB	; 203
     790:	f3 e0       	ldi	r31, 0x03	; 3
     792:	0c 94 36 13 	jmp	0x266c	; 0x266c <__prologue_saves__+0x18>
     796:	69 83       	std	Y+1, r22	; 0x01
     798:	7a 83       	std	Y+2, r23	; 0x02
     79a:	8b 83       	std	Y+3, r24	; 0x03
     79c:	9c 83       	std	Y+4, r25	; 0x04
     79e:	2d 83       	std	Y+5, r18	; 0x05
     7a0:	3e 83       	std	Y+6, r19	; 0x06
     7a2:	4f 83       	std	Y+7, r20	; 0x07
     7a4:	58 87       	std	Y+8, r21	; 0x08
     7a6:	89 e0       	ldi	r24, 0x09	; 9
     7a8:	e8 2e       	mov	r14, r24
     7aa:	f1 2c       	mov	r15, r1
     7ac:	ec 0e       	add	r14, r28
     7ae:	fd 1e       	adc	r15, r29
     7b0:	ce 01       	movw	r24, r28
     7b2:	01 96       	adiw	r24, 0x01	; 1
     7b4:	b7 01       	movw	r22, r14
     7b6:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     7ba:	8e 01       	movw	r16, r28
     7bc:	0f 5e       	subi	r16, 0xEF	; 239
     7be:	1f 4f       	sbci	r17, 0xFF	; 255
     7c0:	ce 01       	movw	r24, r28
     7c2:	05 96       	adiw	r24, 0x05	; 5
     7c4:	b8 01       	movw	r22, r16
     7c6:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     7ca:	89 85       	ldd	r24, Y+9	; 0x09
     7cc:	82 30       	cpi	r24, 0x02	; 2
     7ce:	40 f0       	brcs	.+16     	; 0x7e0 <__gtsf2+0x56>
     7d0:	89 89       	ldd	r24, Y+17	; 0x11
     7d2:	82 30       	cpi	r24, 0x02	; 2
     7d4:	28 f0       	brcs	.+10     	; 0x7e0 <__gtsf2+0x56>
     7d6:	c7 01       	movw	r24, r14
     7d8:	b8 01       	movw	r22, r16
     7da:	0e 94 f6 05 	call	0xbec	; 0xbec <__fpcmp_parts_f>
     7de:	01 c0       	rjmp	.+2      	; 0x7e2 <__gtsf2+0x58>
     7e0:	8f ef       	ldi	r24, 0xFF	; 255
     7e2:	68 96       	adiw	r28, 0x18	; 24
     7e4:	e6 e0       	ldi	r30, 0x06	; 6
     7e6:	0c 94 52 13 	jmp	0x26a4	; 0x26a4 <__epilogue_restores__+0x18>

000007ea <__gesf2>:
     7ea:	a8 e1       	ldi	r26, 0x18	; 24
     7ec:	b0 e0       	ldi	r27, 0x00	; 0
     7ee:	eb ef       	ldi	r30, 0xFB	; 251
     7f0:	f3 e0       	ldi	r31, 0x03	; 3
     7f2:	0c 94 36 13 	jmp	0x266c	; 0x266c <__prologue_saves__+0x18>
     7f6:	69 83       	std	Y+1, r22	; 0x01
     7f8:	7a 83       	std	Y+2, r23	; 0x02
     7fa:	8b 83       	std	Y+3, r24	; 0x03
     7fc:	9c 83       	std	Y+4, r25	; 0x04
     7fe:	2d 83       	std	Y+5, r18	; 0x05
     800:	3e 83       	std	Y+6, r19	; 0x06
     802:	4f 83       	std	Y+7, r20	; 0x07
     804:	58 87       	std	Y+8, r21	; 0x08
     806:	89 e0       	ldi	r24, 0x09	; 9
     808:	e8 2e       	mov	r14, r24
     80a:	f1 2c       	mov	r15, r1
     80c:	ec 0e       	add	r14, r28
     80e:	fd 1e       	adc	r15, r29
     810:	ce 01       	movw	r24, r28
     812:	01 96       	adiw	r24, 0x01	; 1
     814:	b7 01       	movw	r22, r14
     816:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     81a:	8e 01       	movw	r16, r28
     81c:	0f 5e       	subi	r16, 0xEF	; 239
     81e:	1f 4f       	sbci	r17, 0xFF	; 255
     820:	ce 01       	movw	r24, r28
     822:	05 96       	adiw	r24, 0x05	; 5
     824:	b8 01       	movw	r22, r16
     826:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     82a:	89 85       	ldd	r24, Y+9	; 0x09
     82c:	82 30       	cpi	r24, 0x02	; 2
     82e:	40 f0       	brcs	.+16     	; 0x840 <__gesf2+0x56>
     830:	89 89       	ldd	r24, Y+17	; 0x11
     832:	82 30       	cpi	r24, 0x02	; 2
     834:	28 f0       	brcs	.+10     	; 0x840 <__gesf2+0x56>
     836:	c7 01       	movw	r24, r14
     838:	b8 01       	movw	r22, r16
     83a:	0e 94 f6 05 	call	0xbec	; 0xbec <__fpcmp_parts_f>
     83e:	01 c0       	rjmp	.+2      	; 0x842 <__gesf2+0x58>
     840:	8f ef       	ldi	r24, 0xFF	; 255
     842:	68 96       	adiw	r28, 0x18	; 24
     844:	e6 e0       	ldi	r30, 0x06	; 6
     846:	0c 94 52 13 	jmp	0x26a4	; 0x26a4 <__epilogue_restores__+0x18>

0000084a <__ltsf2>:
     84a:	a8 e1       	ldi	r26, 0x18	; 24
     84c:	b0 e0       	ldi	r27, 0x00	; 0
     84e:	eb e2       	ldi	r30, 0x2B	; 43
     850:	f4 e0       	ldi	r31, 0x04	; 4
     852:	0c 94 36 13 	jmp	0x266c	; 0x266c <__prologue_saves__+0x18>
     856:	69 83       	std	Y+1, r22	; 0x01
     858:	7a 83       	std	Y+2, r23	; 0x02
     85a:	8b 83       	std	Y+3, r24	; 0x03
     85c:	9c 83       	std	Y+4, r25	; 0x04
     85e:	2d 83       	std	Y+5, r18	; 0x05
     860:	3e 83       	std	Y+6, r19	; 0x06
     862:	4f 83       	std	Y+7, r20	; 0x07
     864:	58 87       	std	Y+8, r21	; 0x08
     866:	89 e0       	ldi	r24, 0x09	; 9
     868:	e8 2e       	mov	r14, r24
     86a:	f1 2c       	mov	r15, r1
     86c:	ec 0e       	add	r14, r28
     86e:	fd 1e       	adc	r15, r29
     870:	ce 01       	movw	r24, r28
     872:	01 96       	adiw	r24, 0x01	; 1
     874:	b7 01       	movw	r22, r14
     876:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     87a:	8e 01       	movw	r16, r28
     87c:	0f 5e       	subi	r16, 0xEF	; 239
     87e:	1f 4f       	sbci	r17, 0xFF	; 255
     880:	ce 01       	movw	r24, r28
     882:	05 96       	adiw	r24, 0x05	; 5
     884:	b8 01       	movw	r22, r16
     886:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     88a:	89 85       	ldd	r24, Y+9	; 0x09
     88c:	82 30       	cpi	r24, 0x02	; 2
     88e:	40 f0       	brcs	.+16     	; 0x8a0 <__stack+0x41>
     890:	89 89       	ldd	r24, Y+17	; 0x11
     892:	82 30       	cpi	r24, 0x02	; 2
     894:	28 f0       	brcs	.+10     	; 0x8a0 <__stack+0x41>
     896:	c7 01       	movw	r24, r14
     898:	b8 01       	movw	r22, r16
     89a:	0e 94 f6 05 	call	0xbec	; 0xbec <__fpcmp_parts_f>
     89e:	01 c0       	rjmp	.+2      	; 0x8a2 <__stack+0x43>
     8a0:	81 e0       	ldi	r24, 0x01	; 1
     8a2:	68 96       	adiw	r28, 0x18	; 24
     8a4:	e6 e0       	ldi	r30, 0x06	; 6
     8a6:	0c 94 52 13 	jmp	0x26a4	; 0x26a4 <__epilogue_restores__+0x18>

000008aa <__fixsfsi>:
     8aa:	ac e0       	ldi	r26, 0x0C	; 12
     8ac:	b0 e0       	ldi	r27, 0x00	; 0
     8ae:	eb e5       	ldi	r30, 0x5B	; 91
     8b0:	f4 e0       	ldi	r31, 0x04	; 4
     8b2:	0c 94 3a 13 	jmp	0x2674	; 0x2674 <__prologue_saves__+0x20>
     8b6:	69 83       	std	Y+1, r22	; 0x01
     8b8:	7a 83       	std	Y+2, r23	; 0x02
     8ba:	8b 83       	std	Y+3, r24	; 0x03
     8bc:	9c 83       	std	Y+4, r25	; 0x04
     8be:	ce 01       	movw	r24, r28
     8c0:	01 96       	adiw	r24, 0x01	; 1
     8c2:	be 01       	movw	r22, r28
     8c4:	6b 5f       	subi	r22, 0xFB	; 251
     8c6:	7f 4f       	sbci	r23, 0xFF	; 255
     8c8:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     8cc:	8d 81       	ldd	r24, Y+5	; 0x05
     8ce:	82 30       	cpi	r24, 0x02	; 2
     8d0:	61 f1       	breq	.+88     	; 0x92a <__fixsfsi+0x80>
     8d2:	82 30       	cpi	r24, 0x02	; 2
     8d4:	50 f1       	brcs	.+84     	; 0x92a <__fixsfsi+0x80>
     8d6:	84 30       	cpi	r24, 0x04	; 4
     8d8:	21 f4       	brne	.+8      	; 0x8e2 <__fixsfsi+0x38>
     8da:	8e 81       	ldd	r24, Y+6	; 0x06
     8dc:	88 23       	and	r24, r24
     8de:	51 f1       	breq	.+84     	; 0x934 <__fixsfsi+0x8a>
     8e0:	2e c0       	rjmp	.+92     	; 0x93e <__fixsfsi+0x94>
     8e2:	2f 81       	ldd	r18, Y+7	; 0x07
     8e4:	38 85       	ldd	r19, Y+8	; 0x08
     8e6:	37 fd       	sbrc	r19, 7
     8e8:	20 c0       	rjmp	.+64     	; 0x92a <__fixsfsi+0x80>
     8ea:	6e 81       	ldd	r22, Y+6	; 0x06
     8ec:	2f 31       	cpi	r18, 0x1F	; 31
     8ee:	31 05       	cpc	r19, r1
     8f0:	1c f0       	brlt	.+6      	; 0x8f8 <__fixsfsi+0x4e>
     8f2:	66 23       	and	r22, r22
     8f4:	f9 f0       	breq	.+62     	; 0x934 <__fixsfsi+0x8a>
     8f6:	23 c0       	rjmp	.+70     	; 0x93e <__fixsfsi+0x94>
     8f8:	8e e1       	ldi	r24, 0x1E	; 30
     8fa:	90 e0       	ldi	r25, 0x00	; 0
     8fc:	82 1b       	sub	r24, r18
     8fe:	93 0b       	sbc	r25, r19
     900:	29 85       	ldd	r18, Y+9	; 0x09
     902:	3a 85       	ldd	r19, Y+10	; 0x0a
     904:	4b 85       	ldd	r20, Y+11	; 0x0b
     906:	5c 85       	ldd	r21, Y+12	; 0x0c
     908:	04 c0       	rjmp	.+8      	; 0x912 <__fixsfsi+0x68>
     90a:	56 95       	lsr	r21
     90c:	47 95       	ror	r20
     90e:	37 95       	ror	r19
     910:	27 95       	ror	r18
     912:	8a 95       	dec	r24
     914:	d2 f7       	brpl	.-12     	; 0x90a <__fixsfsi+0x60>
     916:	66 23       	and	r22, r22
     918:	b1 f0       	breq	.+44     	; 0x946 <__fixsfsi+0x9c>
     91a:	50 95       	com	r21
     91c:	40 95       	com	r20
     91e:	30 95       	com	r19
     920:	21 95       	neg	r18
     922:	3f 4f       	sbci	r19, 0xFF	; 255
     924:	4f 4f       	sbci	r20, 0xFF	; 255
     926:	5f 4f       	sbci	r21, 0xFF	; 255
     928:	0e c0       	rjmp	.+28     	; 0x946 <__fixsfsi+0x9c>
     92a:	20 e0       	ldi	r18, 0x00	; 0
     92c:	30 e0       	ldi	r19, 0x00	; 0
     92e:	40 e0       	ldi	r20, 0x00	; 0
     930:	50 e0       	ldi	r21, 0x00	; 0
     932:	09 c0       	rjmp	.+18     	; 0x946 <__fixsfsi+0x9c>
     934:	2f ef       	ldi	r18, 0xFF	; 255
     936:	3f ef       	ldi	r19, 0xFF	; 255
     938:	4f ef       	ldi	r20, 0xFF	; 255
     93a:	5f e7       	ldi	r21, 0x7F	; 127
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__fixsfsi+0x9c>
     93e:	20 e0       	ldi	r18, 0x00	; 0
     940:	30 e0       	ldi	r19, 0x00	; 0
     942:	40 e0       	ldi	r20, 0x00	; 0
     944:	50 e8       	ldi	r21, 0x80	; 128
     946:	b9 01       	movw	r22, r18
     948:	ca 01       	movw	r24, r20
     94a:	2c 96       	adiw	r28, 0x0c	; 12
     94c:	e2 e0       	ldi	r30, 0x02	; 2
     94e:	0c 94 56 13 	jmp	0x26ac	; 0x26ac <__epilogue_restores__+0x20>

00000952 <__pack_f>:
     952:	df 92       	push	r13
     954:	ef 92       	push	r14
     956:	ff 92       	push	r15
     958:	0f 93       	push	r16
     95a:	1f 93       	push	r17
     95c:	fc 01       	movw	r30, r24
     95e:	e4 80       	ldd	r14, Z+4	; 0x04
     960:	f5 80       	ldd	r15, Z+5	; 0x05
     962:	06 81       	ldd	r16, Z+6	; 0x06
     964:	17 81       	ldd	r17, Z+7	; 0x07
     966:	d1 80       	ldd	r13, Z+1	; 0x01
     968:	80 81       	ld	r24, Z
     96a:	82 30       	cpi	r24, 0x02	; 2
     96c:	48 f4       	brcc	.+18     	; 0x980 <__pack_f+0x2e>
     96e:	80 e0       	ldi	r24, 0x00	; 0
     970:	90 e0       	ldi	r25, 0x00	; 0
     972:	a0 e1       	ldi	r26, 0x10	; 16
     974:	b0 e0       	ldi	r27, 0x00	; 0
     976:	e8 2a       	or	r14, r24
     978:	f9 2a       	or	r15, r25
     97a:	0a 2b       	or	r16, r26
     97c:	1b 2b       	or	r17, r27
     97e:	a5 c0       	rjmp	.+330    	; 0xaca <__pack_f+0x178>
     980:	84 30       	cpi	r24, 0x04	; 4
     982:	09 f4       	brne	.+2      	; 0x986 <__pack_f+0x34>
     984:	9f c0       	rjmp	.+318    	; 0xac4 <__pack_f+0x172>
     986:	82 30       	cpi	r24, 0x02	; 2
     988:	21 f4       	brne	.+8      	; 0x992 <__pack_f+0x40>
     98a:	ee 24       	eor	r14, r14
     98c:	ff 24       	eor	r15, r15
     98e:	87 01       	movw	r16, r14
     990:	05 c0       	rjmp	.+10     	; 0x99c <__pack_f+0x4a>
     992:	e1 14       	cp	r14, r1
     994:	f1 04       	cpc	r15, r1
     996:	01 05       	cpc	r16, r1
     998:	11 05       	cpc	r17, r1
     99a:	19 f4       	brne	.+6      	; 0x9a2 <__pack_f+0x50>
     99c:	e0 e0       	ldi	r30, 0x00	; 0
     99e:	f0 e0       	ldi	r31, 0x00	; 0
     9a0:	96 c0       	rjmp	.+300    	; 0xace <__pack_f+0x17c>
     9a2:	62 81       	ldd	r22, Z+2	; 0x02
     9a4:	73 81       	ldd	r23, Z+3	; 0x03
     9a6:	9f ef       	ldi	r25, 0xFF	; 255
     9a8:	62 38       	cpi	r22, 0x82	; 130
     9aa:	79 07       	cpc	r23, r25
     9ac:	0c f0       	brlt	.+2      	; 0x9b0 <__pack_f+0x5e>
     9ae:	5b c0       	rjmp	.+182    	; 0xa66 <__pack_f+0x114>
     9b0:	22 e8       	ldi	r18, 0x82	; 130
     9b2:	3f ef       	ldi	r19, 0xFF	; 255
     9b4:	26 1b       	sub	r18, r22
     9b6:	37 0b       	sbc	r19, r23
     9b8:	2a 31       	cpi	r18, 0x1A	; 26
     9ba:	31 05       	cpc	r19, r1
     9bc:	2c f0       	brlt	.+10     	; 0x9c8 <__pack_f+0x76>
     9be:	20 e0       	ldi	r18, 0x00	; 0
     9c0:	30 e0       	ldi	r19, 0x00	; 0
     9c2:	40 e0       	ldi	r20, 0x00	; 0
     9c4:	50 e0       	ldi	r21, 0x00	; 0
     9c6:	2a c0       	rjmp	.+84     	; 0xa1c <__pack_f+0xca>
     9c8:	b8 01       	movw	r22, r16
     9ca:	a7 01       	movw	r20, r14
     9cc:	02 2e       	mov	r0, r18
     9ce:	04 c0       	rjmp	.+8      	; 0x9d8 <__pack_f+0x86>
     9d0:	76 95       	lsr	r23
     9d2:	67 95       	ror	r22
     9d4:	57 95       	ror	r21
     9d6:	47 95       	ror	r20
     9d8:	0a 94       	dec	r0
     9da:	d2 f7       	brpl	.-12     	; 0x9d0 <__pack_f+0x7e>
     9dc:	81 e0       	ldi	r24, 0x01	; 1
     9de:	90 e0       	ldi	r25, 0x00	; 0
     9e0:	a0 e0       	ldi	r26, 0x00	; 0
     9e2:	b0 e0       	ldi	r27, 0x00	; 0
     9e4:	04 c0       	rjmp	.+8      	; 0x9ee <__pack_f+0x9c>
     9e6:	88 0f       	add	r24, r24
     9e8:	99 1f       	adc	r25, r25
     9ea:	aa 1f       	adc	r26, r26
     9ec:	bb 1f       	adc	r27, r27
     9ee:	2a 95       	dec	r18
     9f0:	d2 f7       	brpl	.-12     	; 0x9e6 <__pack_f+0x94>
     9f2:	01 97       	sbiw	r24, 0x01	; 1
     9f4:	a1 09       	sbc	r26, r1
     9f6:	b1 09       	sbc	r27, r1
     9f8:	8e 21       	and	r24, r14
     9fa:	9f 21       	and	r25, r15
     9fc:	a0 23       	and	r26, r16
     9fe:	b1 23       	and	r27, r17
     a00:	00 97       	sbiw	r24, 0x00	; 0
     a02:	a1 05       	cpc	r26, r1
     a04:	b1 05       	cpc	r27, r1
     a06:	21 f0       	breq	.+8      	; 0xa10 <__pack_f+0xbe>
     a08:	81 e0       	ldi	r24, 0x01	; 1
     a0a:	90 e0       	ldi	r25, 0x00	; 0
     a0c:	a0 e0       	ldi	r26, 0x00	; 0
     a0e:	b0 e0       	ldi	r27, 0x00	; 0
     a10:	9a 01       	movw	r18, r20
     a12:	ab 01       	movw	r20, r22
     a14:	28 2b       	or	r18, r24
     a16:	39 2b       	or	r19, r25
     a18:	4a 2b       	or	r20, r26
     a1a:	5b 2b       	or	r21, r27
     a1c:	da 01       	movw	r26, r20
     a1e:	c9 01       	movw	r24, r18
     a20:	8f 77       	andi	r24, 0x7F	; 127
     a22:	90 70       	andi	r25, 0x00	; 0
     a24:	a0 70       	andi	r26, 0x00	; 0
     a26:	b0 70       	andi	r27, 0x00	; 0
     a28:	80 34       	cpi	r24, 0x40	; 64
     a2a:	91 05       	cpc	r25, r1
     a2c:	a1 05       	cpc	r26, r1
     a2e:	b1 05       	cpc	r27, r1
     a30:	39 f4       	brne	.+14     	; 0xa40 <__pack_f+0xee>
     a32:	27 ff       	sbrs	r18, 7
     a34:	09 c0       	rjmp	.+18     	; 0xa48 <__pack_f+0xf6>
     a36:	20 5c       	subi	r18, 0xC0	; 192
     a38:	3f 4f       	sbci	r19, 0xFF	; 255
     a3a:	4f 4f       	sbci	r20, 0xFF	; 255
     a3c:	5f 4f       	sbci	r21, 0xFF	; 255
     a3e:	04 c0       	rjmp	.+8      	; 0xa48 <__pack_f+0xf6>
     a40:	21 5c       	subi	r18, 0xC1	; 193
     a42:	3f 4f       	sbci	r19, 0xFF	; 255
     a44:	4f 4f       	sbci	r20, 0xFF	; 255
     a46:	5f 4f       	sbci	r21, 0xFF	; 255
     a48:	e0 e0       	ldi	r30, 0x00	; 0
     a4a:	f0 e0       	ldi	r31, 0x00	; 0
     a4c:	20 30       	cpi	r18, 0x00	; 0
     a4e:	a0 e0       	ldi	r26, 0x00	; 0
     a50:	3a 07       	cpc	r19, r26
     a52:	a0 e0       	ldi	r26, 0x00	; 0
     a54:	4a 07       	cpc	r20, r26
     a56:	a0 e4       	ldi	r26, 0x40	; 64
     a58:	5a 07       	cpc	r21, r26
     a5a:	10 f0       	brcs	.+4      	; 0xa60 <__pack_f+0x10e>
     a5c:	e1 e0       	ldi	r30, 0x01	; 1
     a5e:	f0 e0       	ldi	r31, 0x00	; 0
     a60:	79 01       	movw	r14, r18
     a62:	8a 01       	movw	r16, r20
     a64:	27 c0       	rjmp	.+78     	; 0xab4 <__pack_f+0x162>
     a66:	60 38       	cpi	r22, 0x80	; 128
     a68:	71 05       	cpc	r23, r1
     a6a:	64 f5       	brge	.+88     	; 0xac4 <__pack_f+0x172>
     a6c:	fb 01       	movw	r30, r22
     a6e:	e1 58       	subi	r30, 0x81	; 129
     a70:	ff 4f       	sbci	r31, 0xFF	; 255
     a72:	d8 01       	movw	r26, r16
     a74:	c7 01       	movw	r24, r14
     a76:	8f 77       	andi	r24, 0x7F	; 127
     a78:	90 70       	andi	r25, 0x00	; 0
     a7a:	a0 70       	andi	r26, 0x00	; 0
     a7c:	b0 70       	andi	r27, 0x00	; 0
     a7e:	80 34       	cpi	r24, 0x40	; 64
     a80:	91 05       	cpc	r25, r1
     a82:	a1 05       	cpc	r26, r1
     a84:	b1 05       	cpc	r27, r1
     a86:	39 f4       	brne	.+14     	; 0xa96 <__pack_f+0x144>
     a88:	e7 fe       	sbrs	r14, 7
     a8a:	0d c0       	rjmp	.+26     	; 0xaa6 <__pack_f+0x154>
     a8c:	80 e4       	ldi	r24, 0x40	; 64
     a8e:	90 e0       	ldi	r25, 0x00	; 0
     a90:	a0 e0       	ldi	r26, 0x00	; 0
     a92:	b0 e0       	ldi	r27, 0x00	; 0
     a94:	04 c0       	rjmp	.+8      	; 0xa9e <__pack_f+0x14c>
     a96:	8f e3       	ldi	r24, 0x3F	; 63
     a98:	90 e0       	ldi	r25, 0x00	; 0
     a9a:	a0 e0       	ldi	r26, 0x00	; 0
     a9c:	b0 e0       	ldi	r27, 0x00	; 0
     a9e:	e8 0e       	add	r14, r24
     aa0:	f9 1e       	adc	r15, r25
     aa2:	0a 1f       	adc	r16, r26
     aa4:	1b 1f       	adc	r17, r27
     aa6:	17 ff       	sbrs	r17, 7
     aa8:	05 c0       	rjmp	.+10     	; 0xab4 <__pack_f+0x162>
     aaa:	16 95       	lsr	r17
     aac:	07 95       	ror	r16
     aae:	f7 94       	ror	r15
     ab0:	e7 94       	ror	r14
     ab2:	31 96       	adiw	r30, 0x01	; 1
     ab4:	87 e0       	ldi	r24, 0x07	; 7
     ab6:	16 95       	lsr	r17
     ab8:	07 95       	ror	r16
     aba:	f7 94       	ror	r15
     abc:	e7 94       	ror	r14
     abe:	8a 95       	dec	r24
     ac0:	d1 f7       	brne	.-12     	; 0xab6 <__pack_f+0x164>
     ac2:	05 c0       	rjmp	.+10     	; 0xace <__pack_f+0x17c>
     ac4:	ee 24       	eor	r14, r14
     ac6:	ff 24       	eor	r15, r15
     ac8:	87 01       	movw	r16, r14
     aca:	ef ef       	ldi	r30, 0xFF	; 255
     acc:	f0 e0       	ldi	r31, 0x00	; 0
     ace:	6e 2f       	mov	r22, r30
     ad0:	67 95       	ror	r22
     ad2:	66 27       	eor	r22, r22
     ad4:	67 95       	ror	r22
     ad6:	90 2f       	mov	r25, r16
     ad8:	9f 77       	andi	r25, 0x7F	; 127
     ada:	d7 94       	ror	r13
     adc:	dd 24       	eor	r13, r13
     ade:	d7 94       	ror	r13
     ae0:	8e 2f       	mov	r24, r30
     ae2:	86 95       	lsr	r24
     ae4:	49 2f       	mov	r20, r25
     ae6:	46 2b       	or	r20, r22
     ae8:	58 2f       	mov	r21, r24
     aea:	5d 29       	or	r21, r13
     aec:	b7 01       	movw	r22, r14
     aee:	ca 01       	movw	r24, r20
     af0:	1f 91       	pop	r17
     af2:	0f 91       	pop	r16
     af4:	ff 90       	pop	r15
     af6:	ef 90       	pop	r14
     af8:	df 90       	pop	r13
     afa:	08 95       	ret

00000afc <__unpack_f>:
     afc:	fc 01       	movw	r30, r24
     afe:	db 01       	movw	r26, r22
     b00:	40 81       	ld	r20, Z
     b02:	51 81       	ldd	r21, Z+1	; 0x01
     b04:	22 81       	ldd	r18, Z+2	; 0x02
     b06:	62 2f       	mov	r22, r18
     b08:	6f 77       	andi	r22, 0x7F	; 127
     b0a:	70 e0       	ldi	r23, 0x00	; 0
     b0c:	22 1f       	adc	r18, r18
     b0e:	22 27       	eor	r18, r18
     b10:	22 1f       	adc	r18, r18
     b12:	93 81       	ldd	r25, Z+3	; 0x03
     b14:	89 2f       	mov	r24, r25
     b16:	88 0f       	add	r24, r24
     b18:	82 2b       	or	r24, r18
     b1a:	28 2f       	mov	r18, r24
     b1c:	30 e0       	ldi	r19, 0x00	; 0
     b1e:	99 1f       	adc	r25, r25
     b20:	99 27       	eor	r25, r25
     b22:	99 1f       	adc	r25, r25
     b24:	11 96       	adiw	r26, 0x01	; 1
     b26:	9c 93       	st	X, r25
     b28:	11 97       	sbiw	r26, 0x01	; 1
     b2a:	21 15       	cp	r18, r1
     b2c:	31 05       	cpc	r19, r1
     b2e:	a9 f5       	brne	.+106    	; 0xb9a <__unpack_f+0x9e>
     b30:	41 15       	cp	r20, r1
     b32:	51 05       	cpc	r21, r1
     b34:	61 05       	cpc	r22, r1
     b36:	71 05       	cpc	r23, r1
     b38:	11 f4       	brne	.+4      	; 0xb3e <__unpack_f+0x42>
     b3a:	82 e0       	ldi	r24, 0x02	; 2
     b3c:	37 c0       	rjmp	.+110    	; 0xbac <__unpack_f+0xb0>
     b3e:	82 e8       	ldi	r24, 0x82	; 130
     b40:	9f ef       	ldi	r25, 0xFF	; 255
     b42:	13 96       	adiw	r26, 0x03	; 3
     b44:	9c 93       	st	X, r25
     b46:	8e 93       	st	-X, r24
     b48:	12 97       	sbiw	r26, 0x02	; 2
     b4a:	9a 01       	movw	r18, r20
     b4c:	ab 01       	movw	r20, r22
     b4e:	67 e0       	ldi	r22, 0x07	; 7
     b50:	22 0f       	add	r18, r18
     b52:	33 1f       	adc	r19, r19
     b54:	44 1f       	adc	r20, r20
     b56:	55 1f       	adc	r21, r21
     b58:	6a 95       	dec	r22
     b5a:	d1 f7       	brne	.-12     	; 0xb50 <__unpack_f+0x54>
     b5c:	83 e0       	ldi	r24, 0x03	; 3
     b5e:	8c 93       	st	X, r24
     b60:	0d c0       	rjmp	.+26     	; 0xb7c <__unpack_f+0x80>
     b62:	22 0f       	add	r18, r18
     b64:	33 1f       	adc	r19, r19
     b66:	44 1f       	adc	r20, r20
     b68:	55 1f       	adc	r21, r21
     b6a:	12 96       	adiw	r26, 0x02	; 2
     b6c:	8d 91       	ld	r24, X+
     b6e:	9c 91       	ld	r25, X
     b70:	13 97       	sbiw	r26, 0x03	; 3
     b72:	01 97       	sbiw	r24, 0x01	; 1
     b74:	13 96       	adiw	r26, 0x03	; 3
     b76:	9c 93       	st	X, r25
     b78:	8e 93       	st	-X, r24
     b7a:	12 97       	sbiw	r26, 0x02	; 2
     b7c:	20 30       	cpi	r18, 0x00	; 0
     b7e:	80 e0       	ldi	r24, 0x00	; 0
     b80:	38 07       	cpc	r19, r24
     b82:	80 e0       	ldi	r24, 0x00	; 0
     b84:	48 07       	cpc	r20, r24
     b86:	80 e4       	ldi	r24, 0x40	; 64
     b88:	58 07       	cpc	r21, r24
     b8a:	58 f3       	brcs	.-42     	; 0xb62 <__unpack_f+0x66>
     b8c:	14 96       	adiw	r26, 0x04	; 4
     b8e:	2d 93       	st	X+, r18
     b90:	3d 93       	st	X+, r19
     b92:	4d 93       	st	X+, r20
     b94:	5c 93       	st	X, r21
     b96:	17 97       	sbiw	r26, 0x07	; 7
     b98:	08 95       	ret
     b9a:	2f 3f       	cpi	r18, 0xFF	; 255
     b9c:	31 05       	cpc	r19, r1
     b9e:	79 f4       	brne	.+30     	; 0xbbe <__unpack_f+0xc2>
     ba0:	41 15       	cp	r20, r1
     ba2:	51 05       	cpc	r21, r1
     ba4:	61 05       	cpc	r22, r1
     ba6:	71 05       	cpc	r23, r1
     ba8:	19 f4       	brne	.+6      	; 0xbb0 <__unpack_f+0xb4>
     baa:	84 e0       	ldi	r24, 0x04	; 4
     bac:	8c 93       	st	X, r24
     bae:	08 95       	ret
     bb0:	64 ff       	sbrs	r22, 4
     bb2:	03 c0       	rjmp	.+6      	; 0xbba <__unpack_f+0xbe>
     bb4:	81 e0       	ldi	r24, 0x01	; 1
     bb6:	8c 93       	st	X, r24
     bb8:	12 c0       	rjmp	.+36     	; 0xbde <__unpack_f+0xe2>
     bba:	1c 92       	st	X, r1
     bbc:	10 c0       	rjmp	.+32     	; 0xbde <__unpack_f+0xe2>
     bbe:	2f 57       	subi	r18, 0x7F	; 127
     bc0:	30 40       	sbci	r19, 0x00	; 0
     bc2:	13 96       	adiw	r26, 0x03	; 3
     bc4:	3c 93       	st	X, r19
     bc6:	2e 93       	st	-X, r18
     bc8:	12 97       	sbiw	r26, 0x02	; 2
     bca:	83 e0       	ldi	r24, 0x03	; 3
     bcc:	8c 93       	st	X, r24
     bce:	87 e0       	ldi	r24, 0x07	; 7
     bd0:	44 0f       	add	r20, r20
     bd2:	55 1f       	adc	r21, r21
     bd4:	66 1f       	adc	r22, r22
     bd6:	77 1f       	adc	r23, r23
     bd8:	8a 95       	dec	r24
     bda:	d1 f7       	brne	.-12     	; 0xbd0 <__unpack_f+0xd4>
     bdc:	70 64       	ori	r23, 0x40	; 64
     bde:	14 96       	adiw	r26, 0x04	; 4
     be0:	4d 93       	st	X+, r20
     be2:	5d 93       	st	X+, r21
     be4:	6d 93       	st	X+, r22
     be6:	7c 93       	st	X, r23
     be8:	17 97       	sbiw	r26, 0x07	; 7
     bea:	08 95       	ret

00000bec <__fpcmp_parts_f>:
     bec:	1f 93       	push	r17
     bee:	dc 01       	movw	r26, r24
     bf0:	fb 01       	movw	r30, r22
     bf2:	9c 91       	ld	r25, X
     bf4:	92 30       	cpi	r25, 0x02	; 2
     bf6:	08 f4       	brcc	.+2      	; 0xbfa <__fpcmp_parts_f+0xe>
     bf8:	47 c0       	rjmp	.+142    	; 0xc88 <__fpcmp_parts_f+0x9c>
     bfa:	80 81       	ld	r24, Z
     bfc:	82 30       	cpi	r24, 0x02	; 2
     bfe:	08 f4       	brcc	.+2      	; 0xc02 <__fpcmp_parts_f+0x16>
     c00:	43 c0       	rjmp	.+134    	; 0xc88 <__fpcmp_parts_f+0x9c>
     c02:	94 30       	cpi	r25, 0x04	; 4
     c04:	51 f4       	brne	.+20     	; 0xc1a <__fpcmp_parts_f+0x2e>
     c06:	11 96       	adiw	r26, 0x01	; 1
     c08:	1c 91       	ld	r17, X
     c0a:	84 30       	cpi	r24, 0x04	; 4
     c0c:	99 f5       	brne	.+102    	; 0xc74 <__fpcmp_parts_f+0x88>
     c0e:	81 81       	ldd	r24, Z+1	; 0x01
     c10:	68 2f       	mov	r22, r24
     c12:	70 e0       	ldi	r23, 0x00	; 0
     c14:	61 1b       	sub	r22, r17
     c16:	71 09       	sbc	r23, r1
     c18:	3f c0       	rjmp	.+126    	; 0xc98 <__fpcmp_parts_f+0xac>
     c1a:	84 30       	cpi	r24, 0x04	; 4
     c1c:	21 f0       	breq	.+8      	; 0xc26 <__fpcmp_parts_f+0x3a>
     c1e:	92 30       	cpi	r25, 0x02	; 2
     c20:	31 f4       	brne	.+12     	; 0xc2e <__fpcmp_parts_f+0x42>
     c22:	82 30       	cpi	r24, 0x02	; 2
     c24:	b9 f1       	breq	.+110    	; 0xc94 <__fpcmp_parts_f+0xa8>
     c26:	81 81       	ldd	r24, Z+1	; 0x01
     c28:	88 23       	and	r24, r24
     c2a:	89 f1       	breq	.+98     	; 0xc8e <__fpcmp_parts_f+0xa2>
     c2c:	2d c0       	rjmp	.+90     	; 0xc88 <__fpcmp_parts_f+0x9c>
     c2e:	11 96       	adiw	r26, 0x01	; 1
     c30:	1c 91       	ld	r17, X
     c32:	11 97       	sbiw	r26, 0x01	; 1
     c34:	82 30       	cpi	r24, 0x02	; 2
     c36:	f1 f0       	breq	.+60     	; 0xc74 <__fpcmp_parts_f+0x88>
     c38:	81 81       	ldd	r24, Z+1	; 0x01
     c3a:	18 17       	cp	r17, r24
     c3c:	d9 f4       	brne	.+54     	; 0xc74 <__fpcmp_parts_f+0x88>
     c3e:	12 96       	adiw	r26, 0x02	; 2
     c40:	2d 91       	ld	r18, X+
     c42:	3c 91       	ld	r19, X
     c44:	13 97       	sbiw	r26, 0x03	; 3
     c46:	82 81       	ldd	r24, Z+2	; 0x02
     c48:	93 81       	ldd	r25, Z+3	; 0x03
     c4a:	82 17       	cp	r24, r18
     c4c:	93 07       	cpc	r25, r19
     c4e:	94 f0       	brlt	.+36     	; 0xc74 <__fpcmp_parts_f+0x88>
     c50:	28 17       	cp	r18, r24
     c52:	39 07       	cpc	r19, r25
     c54:	bc f0       	brlt	.+46     	; 0xc84 <__fpcmp_parts_f+0x98>
     c56:	14 96       	adiw	r26, 0x04	; 4
     c58:	8d 91       	ld	r24, X+
     c5a:	9d 91       	ld	r25, X+
     c5c:	0d 90       	ld	r0, X+
     c5e:	bc 91       	ld	r27, X
     c60:	a0 2d       	mov	r26, r0
     c62:	24 81       	ldd	r18, Z+4	; 0x04
     c64:	35 81       	ldd	r19, Z+5	; 0x05
     c66:	46 81       	ldd	r20, Z+6	; 0x06
     c68:	57 81       	ldd	r21, Z+7	; 0x07
     c6a:	28 17       	cp	r18, r24
     c6c:	39 07       	cpc	r19, r25
     c6e:	4a 07       	cpc	r20, r26
     c70:	5b 07       	cpc	r21, r27
     c72:	18 f4       	brcc	.+6      	; 0xc7a <__fpcmp_parts_f+0x8e>
     c74:	11 23       	and	r17, r17
     c76:	41 f0       	breq	.+16     	; 0xc88 <__fpcmp_parts_f+0x9c>
     c78:	0a c0       	rjmp	.+20     	; 0xc8e <__fpcmp_parts_f+0xa2>
     c7a:	82 17       	cp	r24, r18
     c7c:	93 07       	cpc	r25, r19
     c7e:	a4 07       	cpc	r26, r20
     c80:	b5 07       	cpc	r27, r21
     c82:	40 f4       	brcc	.+16     	; 0xc94 <__fpcmp_parts_f+0xa8>
     c84:	11 23       	and	r17, r17
     c86:	19 f0       	breq	.+6      	; 0xc8e <__fpcmp_parts_f+0xa2>
     c88:	61 e0       	ldi	r22, 0x01	; 1
     c8a:	70 e0       	ldi	r23, 0x00	; 0
     c8c:	05 c0       	rjmp	.+10     	; 0xc98 <__fpcmp_parts_f+0xac>
     c8e:	6f ef       	ldi	r22, 0xFF	; 255
     c90:	7f ef       	ldi	r23, 0xFF	; 255
     c92:	02 c0       	rjmp	.+4      	; 0xc98 <__fpcmp_parts_f+0xac>
     c94:	60 e0       	ldi	r22, 0x00	; 0
     c96:	70 e0       	ldi	r23, 0x00	; 0
     c98:	cb 01       	movw	r24, r22
     c9a:	1f 91       	pop	r17
     c9c:	08 95       	ret

00000c9e <DIO_u8SetPinDirection>:
#include "DIO_interface.h"
#include "DIO_private.h"
#include "DIO_config.h"

u8 DIO_u8SetPinDirection(u8 Copy_u8PortId, u8 Copy_u8PinId,
		u8 Copy_u8PinDirection) {
     c9e:	df 93       	push	r29
     ca0:	cf 93       	push	r28
     ca2:	cd b7       	in	r28, 0x3d	; 61
     ca4:	de b7       	in	r29, 0x3e	; 62
     ca6:	2e 97       	sbiw	r28, 0x0e	; 14
     ca8:	0f b6       	in	r0, 0x3f	; 63
     caa:	f8 94       	cli
     cac:	de bf       	out	0x3e, r29	; 62
     cae:	0f be       	out	0x3f, r0	; 63
     cb0:	cd bf       	out	0x3d, r28	; 61
     cb2:	8a 83       	std	Y+2, r24	; 0x02
     cb4:	6b 83       	std	Y+3, r22	; 0x03
     cb6:	4c 83       	std	Y+4, r20	; 0x04
	u8 Local_u8ErrorState = STD_TYPES_OK;
     cb8:	81 e0       	ldi	r24, 0x01	; 1
     cba:	89 83       	std	Y+1, r24	; 0x01
	if ((Copy_u8PortId <= DIO_u8_PORTD) && (Copy_u8PinId <= DIO_u8_PIN7)) {
     cbc:	8a 81       	ldd	r24, Y+2	; 0x02
     cbe:	84 30       	cpi	r24, 0x04	; 4
     cc0:	08 f0       	brcs	.+2      	; 0xcc4 <DIO_u8SetPinDirection+0x26>
     cc2:	6a c1       	rjmp	.+724    	; 0xf98 <DIO_u8SetPinDirection+0x2fa>
     cc4:	8b 81       	ldd	r24, Y+3	; 0x03
     cc6:	88 30       	cpi	r24, 0x08	; 8
     cc8:	08 f0       	brcs	.+2      	; 0xccc <DIO_u8SetPinDirection+0x2e>
     cca:	66 c1       	rjmp	.+716    	; 0xf98 <DIO_u8SetPinDirection+0x2fa>
		switch (Copy_u8PortId) {
     ccc:	8a 81       	ldd	r24, Y+2	; 0x02
     cce:	28 2f       	mov	r18, r24
     cd0:	30 e0       	ldi	r19, 0x00	; 0
     cd2:	3e 87       	std	Y+14, r19	; 0x0e
     cd4:	2d 87       	std	Y+13, r18	; 0x0d
     cd6:	8d 85       	ldd	r24, Y+13	; 0x0d
     cd8:	9e 85       	ldd	r25, Y+14	; 0x0e
     cda:	81 30       	cpi	r24, 0x01	; 1
     cdc:	91 05       	cpc	r25, r1
     cde:	09 f4       	brne	.+2      	; 0xce2 <DIO_u8SetPinDirection+0x44>
     ce0:	68 c0       	rjmp	.+208    	; 0xdb2 <DIO_u8SetPinDirection+0x114>
     ce2:	2d 85       	ldd	r18, Y+13	; 0x0d
     ce4:	3e 85       	ldd	r19, Y+14	; 0x0e
     ce6:	22 30       	cpi	r18, 0x02	; 2
     ce8:	31 05       	cpc	r19, r1
     cea:	2c f4       	brge	.+10     	; 0xcf6 <DIO_u8SetPinDirection+0x58>
     cec:	8d 85       	ldd	r24, Y+13	; 0x0d
     cee:	9e 85       	ldd	r25, Y+14	; 0x0e
     cf0:	00 97       	sbiw	r24, 0x00	; 0
     cf2:	71 f0       	breq	.+28     	; 0xd10 <DIO_u8SetPinDirection+0x72>
     cf4:	52 c1       	rjmp	.+676    	; 0xf9a <DIO_u8SetPinDirection+0x2fc>
     cf6:	2d 85       	ldd	r18, Y+13	; 0x0d
     cf8:	3e 85       	ldd	r19, Y+14	; 0x0e
     cfa:	22 30       	cpi	r18, 0x02	; 2
     cfc:	31 05       	cpc	r19, r1
     cfe:	09 f4       	brne	.+2      	; 0xd02 <DIO_u8SetPinDirection+0x64>
     d00:	a9 c0       	rjmp	.+338    	; 0xe54 <DIO_u8SetPinDirection+0x1b6>
     d02:	8d 85       	ldd	r24, Y+13	; 0x0d
     d04:	9e 85       	ldd	r25, Y+14	; 0x0e
     d06:	83 30       	cpi	r24, 0x03	; 3
     d08:	91 05       	cpc	r25, r1
     d0a:	09 f4       	brne	.+2      	; 0xd0e <DIO_u8SetPinDirection+0x70>
     d0c:	f4 c0       	rjmp	.+488    	; 0xef6 <DIO_u8SetPinDirection+0x258>
     d0e:	45 c1       	rjmp	.+650    	; 0xf9a <DIO_u8SetPinDirection+0x2fc>
		case DIO_u8_PORTA:
			switch (Copy_u8PinDirection) {
     d10:	8c 81       	ldd	r24, Y+4	; 0x04
     d12:	28 2f       	mov	r18, r24
     d14:	30 e0       	ldi	r19, 0x00	; 0
     d16:	3c 87       	std	Y+12, r19	; 0x0c
     d18:	2b 87       	std	Y+11, r18	; 0x0b
     d1a:	8b 85       	ldd	r24, Y+11	; 0x0b
     d1c:	9c 85       	ldd	r25, Y+12	; 0x0c
     d1e:	81 30       	cpi	r24, 0x01	; 1
     d20:	91 05       	cpc	r25, r1
     d22:	89 f1       	breq	.+98     	; 0xd86 <DIO_u8SetPinDirection+0xe8>
     d24:	2b 85       	ldd	r18, Y+11	; 0x0b
     d26:	3c 85       	ldd	r19, Y+12	; 0x0c
     d28:	22 30       	cpi	r18, 0x02	; 2
     d2a:	31 05       	cpc	r19, r1
     d2c:	29 f0       	breq	.+10     	; 0xd38 <DIO_u8SetPinDirection+0x9a>
     d2e:	8b 85       	ldd	r24, Y+11	; 0x0b
     d30:	9c 85       	ldd	r25, Y+12	; 0x0c
     d32:	00 97       	sbiw	r24, 0x00	; 0
     d34:	99 f0       	breq	.+38     	; 0xd5c <DIO_u8SetPinDirection+0xbe>
     d36:	3b c0       	rjmp	.+118    	; 0xdae <DIO_u8SetPinDirection+0x110>
			case DIO_u8_INPUT_PULLED_UP:
				SET_BIT(DIO_u8_PORTA_REG, Copy_u8PinId);
     d38:	ab e3       	ldi	r26, 0x3B	; 59
     d3a:	b0 e0       	ldi	r27, 0x00	; 0
     d3c:	eb e3       	ldi	r30, 0x3B	; 59
     d3e:	f0 e0       	ldi	r31, 0x00	; 0
     d40:	80 81       	ld	r24, Z
     d42:	48 2f       	mov	r20, r24
     d44:	8b 81       	ldd	r24, Y+3	; 0x03
     d46:	28 2f       	mov	r18, r24
     d48:	30 e0       	ldi	r19, 0x00	; 0
     d4a:	81 e0       	ldi	r24, 0x01	; 1
     d4c:	90 e0       	ldi	r25, 0x00	; 0
     d4e:	02 c0       	rjmp	.+4      	; 0xd54 <DIO_u8SetPinDirection+0xb6>
     d50:	88 0f       	add	r24, r24
     d52:	99 1f       	adc	r25, r25
     d54:	2a 95       	dec	r18
     d56:	e2 f7       	brpl	.-8      	; 0xd50 <DIO_u8SetPinDirection+0xb2>
     d58:	84 2b       	or	r24, r20
     d5a:	8c 93       	st	X, r24
			case DIO_u8_INPUT_FLOATING:
				CLR_BIT(DIO_u8_DDRA_REG, Copy_u8PinId);
     d5c:	aa e3       	ldi	r26, 0x3A	; 58
     d5e:	b0 e0       	ldi	r27, 0x00	; 0
     d60:	ea e3       	ldi	r30, 0x3A	; 58
     d62:	f0 e0       	ldi	r31, 0x00	; 0
     d64:	80 81       	ld	r24, Z
     d66:	48 2f       	mov	r20, r24
     d68:	8b 81       	ldd	r24, Y+3	; 0x03
     d6a:	28 2f       	mov	r18, r24
     d6c:	30 e0       	ldi	r19, 0x00	; 0
     d6e:	81 e0       	ldi	r24, 0x01	; 1
     d70:	90 e0       	ldi	r25, 0x00	; 0
     d72:	02 2e       	mov	r0, r18
     d74:	02 c0       	rjmp	.+4      	; 0xd7a <DIO_u8SetPinDirection+0xdc>
     d76:	88 0f       	add	r24, r24
     d78:	99 1f       	adc	r25, r25
     d7a:	0a 94       	dec	r0
     d7c:	e2 f7       	brpl	.-8      	; 0xd76 <DIO_u8SetPinDirection+0xd8>
     d7e:	80 95       	com	r24
     d80:	84 23       	and	r24, r20
     d82:	8c 93       	st	X, r24
     d84:	0a c1       	rjmp	.+532    	; 0xf9a <DIO_u8SetPinDirection+0x2fc>
				break;
			case DIO_u8_OUTPUT:
				SET_BIT(DIO_u8_DDRA_REG, Copy_u8PinId);
     d86:	aa e3       	ldi	r26, 0x3A	; 58
     d88:	b0 e0       	ldi	r27, 0x00	; 0
     d8a:	ea e3       	ldi	r30, 0x3A	; 58
     d8c:	f0 e0       	ldi	r31, 0x00	; 0
     d8e:	80 81       	ld	r24, Z
     d90:	48 2f       	mov	r20, r24
     d92:	8b 81       	ldd	r24, Y+3	; 0x03
     d94:	28 2f       	mov	r18, r24
     d96:	30 e0       	ldi	r19, 0x00	; 0
     d98:	81 e0       	ldi	r24, 0x01	; 1
     d9a:	90 e0       	ldi	r25, 0x00	; 0
     d9c:	02 2e       	mov	r0, r18
     d9e:	02 c0       	rjmp	.+4      	; 0xda4 <DIO_u8SetPinDirection+0x106>
     da0:	88 0f       	add	r24, r24
     da2:	99 1f       	adc	r25, r25
     da4:	0a 94       	dec	r0
     da6:	e2 f7       	brpl	.-8      	; 0xda0 <DIO_u8SetPinDirection+0x102>
     da8:	84 2b       	or	r24, r20
     daa:	8c 93       	st	X, r24
     dac:	f6 c0       	rjmp	.+492    	; 0xf9a <DIO_u8SetPinDirection+0x2fc>
				break;
			default:
				Local_u8ErrorState = STD_TYPES_NOK;
     dae:	19 82       	std	Y+1, r1	; 0x01
     db0:	f4 c0       	rjmp	.+488    	; 0xf9a <DIO_u8SetPinDirection+0x2fc>
			}
			break;
		case DIO_u8_PORTB:
			switch (Copy_u8PinDirection) {
     db2:	8c 81       	ldd	r24, Y+4	; 0x04
     db4:	28 2f       	mov	r18, r24
     db6:	30 e0       	ldi	r19, 0x00	; 0
     db8:	3a 87       	std	Y+10, r19	; 0x0a
     dba:	29 87       	std	Y+9, r18	; 0x09
     dbc:	89 85       	ldd	r24, Y+9	; 0x09
     dbe:	9a 85       	ldd	r25, Y+10	; 0x0a
     dc0:	81 30       	cpi	r24, 0x01	; 1
     dc2:	91 05       	cpc	r25, r1
     dc4:	89 f1       	breq	.+98     	; 0xe28 <DIO_u8SetPinDirection+0x18a>
     dc6:	29 85       	ldd	r18, Y+9	; 0x09
     dc8:	3a 85       	ldd	r19, Y+10	; 0x0a
     dca:	22 30       	cpi	r18, 0x02	; 2
     dcc:	31 05       	cpc	r19, r1
     dce:	29 f0       	breq	.+10     	; 0xdda <DIO_u8SetPinDirection+0x13c>
     dd0:	89 85       	ldd	r24, Y+9	; 0x09
     dd2:	9a 85       	ldd	r25, Y+10	; 0x0a
     dd4:	00 97       	sbiw	r24, 0x00	; 0
     dd6:	99 f0       	breq	.+38     	; 0xdfe <DIO_u8SetPinDirection+0x160>
     dd8:	3b c0       	rjmp	.+118    	; 0xe50 <DIO_u8SetPinDirection+0x1b2>
			case DIO_u8_INPUT_PULLED_UP:
				SET_BIT(DIO_u8_PORTB_REG, Copy_u8PinId);
     dda:	a8 e3       	ldi	r26, 0x38	; 56
     ddc:	b0 e0       	ldi	r27, 0x00	; 0
     dde:	e8 e3       	ldi	r30, 0x38	; 56
     de0:	f0 e0       	ldi	r31, 0x00	; 0
     de2:	80 81       	ld	r24, Z
     de4:	48 2f       	mov	r20, r24
     de6:	8b 81       	ldd	r24, Y+3	; 0x03
     de8:	28 2f       	mov	r18, r24
     dea:	30 e0       	ldi	r19, 0x00	; 0
     dec:	81 e0       	ldi	r24, 0x01	; 1
     dee:	90 e0       	ldi	r25, 0x00	; 0
     df0:	02 c0       	rjmp	.+4      	; 0xdf6 <DIO_u8SetPinDirection+0x158>
     df2:	88 0f       	add	r24, r24
     df4:	99 1f       	adc	r25, r25
     df6:	2a 95       	dec	r18
     df8:	e2 f7       	brpl	.-8      	; 0xdf2 <DIO_u8SetPinDirection+0x154>
     dfa:	84 2b       	or	r24, r20
     dfc:	8c 93       	st	X, r24
			case DIO_u8_INPUT_FLOATING:
				CLR_BIT(DIO_u8_DDRB_REG, Copy_u8PinId);
     dfe:	a7 e3       	ldi	r26, 0x37	; 55
     e00:	b0 e0       	ldi	r27, 0x00	; 0
     e02:	e7 e3       	ldi	r30, 0x37	; 55
     e04:	f0 e0       	ldi	r31, 0x00	; 0
     e06:	80 81       	ld	r24, Z
     e08:	48 2f       	mov	r20, r24
     e0a:	8b 81       	ldd	r24, Y+3	; 0x03
     e0c:	28 2f       	mov	r18, r24
     e0e:	30 e0       	ldi	r19, 0x00	; 0
     e10:	81 e0       	ldi	r24, 0x01	; 1
     e12:	90 e0       	ldi	r25, 0x00	; 0
     e14:	02 2e       	mov	r0, r18
     e16:	02 c0       	rjmp	.+4      	; 0xe1c <DIO_u8SetPinDirection+0x17e>
     e18:	88 0f       	add	r24, r24
     e1a:	99 1f       	adc	r25, r25
     e1c:	0a 94       	dec	r0
     e1e:	e2 f7       	brpl	.-8      	; 0xe18 <DIO_u8SetPinDirection+0x17a>
     e20:	80 95       	com	r24
     e22:	84 23       	and	r24, r20
     e24:	8c 93       	st	X, r24
     e26:	b9 c0       	rjmp	.+370    	; 0xf9a <DIO_u8SetPinDirection+0x2fc>
				break;
			case DIO_u8_OUTPUT:
				SET_BIT(DIO_u8_DDRB_REG, Copy_u8PinId);
     e28:	a7 e3       	ldi	r26, 0x37	; 55
     e2a:	b0 e0       	ldi	r27, 0x00	; 0
     e2c:	e7 e3       	ldi	r30, 0x37	; 55
     e2e:	f0 e0       	ldi	r31, 0x00	; 0
     e30:	80 81       	ld	r24, Z
     e32:	48 2f       	mov	r20, r24
     e34:	8b 81       	ldd	r24, Y+3	; 0x03
     e36:	28 2f       	mov	r18, r24
     e38:	30 e0       	ldi	r19, 0x00	; 0
     e3a:	81 e0       	ldi	r24, 0x01	; 1
     e3c:	90 e0       	ldi	r25, 0x00	; 0
     e3e:	02 2e       	mov	r0, r18
     e40:	02 c0       	rjmp	.+4      	; 0xe46 <DIO_u8SetPinDirection+0x1a8>
     e42:	88 0f       	add	r24, r24
     e44:	99 1f       	adc	r25, r25
     e46:	0a 94       	dec	r0
     e48:	e2 f7       	brpl	.-8      	; 0xe42 <DIO_u8SetPinDirection+0x1a4>
     e4a:	84 2b       	or	r24, r20
     e4c:	8c 93       	st	X, r24
     e4e:	a5 c0       	rjmp	.+330    	; 0xf9a <DIO_u8SetPinDirection+0x2fc>
				break;
			default:
				Local_u8ErrorState = STD_TYPES_NOK;
     e50:	19 82       	std	Y+1, r1	; 0x01
     e52:	a3 c0       	rjmp	.+326    	; 0xf9a <DIO_u8SetPinDirection+0x2fc>
			}
			break;
		case DIO_u8_PORTC:
			switch (Copy_u8PinDirection) {
     e54:	8c 81       	ldd	r24, Y+4	; 0x04
     e56:	28 2f       	mov	r18, r24
     e58:	30 e0       	ldi	r19, 0x00	; 0
     e5a:	38 87       	std	Y+8, r19	; 0x08
     e5c:	2f 83       	std	Y+7, r18	; 0x07
     e5e:	8f 81       	ldd	r24, Y+7	; 0x07
     e60:	98 85       	ldd	r25, Y+8	; 0x08
     e62:	81 30       	cpi	r24, 0x01	; 1
     e64:	91 05       	cpc	r25, r1
     e66:	89 f1       	breq	.+98     	; 0xeca <DIO_u8SetPinDirection+0x22c>
     e68:	2f 81       	ldd	r18, Y+7	; 0x07
     e6a:	38 85       	ldd	r19, Y+8	; 0x08
     e6c:	22 30       	cpi	r18, 0x02	; 2
     e6e:	31 05       	cpc	r19, r1
     e70:	29 f0       	breq	.+10     	; 0xe7c <DIO_u8SetPinDirection+0x1de>
     e72:	8f 81       	ldd	r24, Y+7	; 0x07
     e74:	98 85       	ldd	r25, Y+8	; 0x08
     e76:	00 97       	sbiw	r24, 0x00	; 0
     e78:	99 f0       	breq	.+38     	; 0xea0 <DIO_u8SetPinDirection+0x202>
     e7a:	3b c0       	rjmp	.+118    	; 0xef2 <DIO_u8SetPinDirection+0x254>
			case DIO_u8_INPUT_PULLED_UP:
				SET_BIT(DIO_u8_PORTC_REG, Copy_u8PinId);
     e7c:	a5 e3       	ldi	r26, 0x35	; 53
     e7e:	b0 e0       	ldi	r27, 0x00	; 0
     e80:	e5 e3       	ldi	r30, 0x35	; 53
     e82:	f0 e0       	ldi	r31, 0x00	; 0
     e84:	80 81       	ld	r24, Z
     e86:	48 2f       	mov	r20, r24
     e88:	8b 81       	ldd	r24, Y+3	; 0x03
     e8a:	28 2f       	mov	r18, r24
     e8c:	30 e0       	ldi	r19, 0x00	; 0
     e8e:	81 e0       	ldi	r24, 0x01	; 1
     e90:	90 e0       	ldi	r25, 0x00	; 0
     e92:	02 c0       	rjmp	.+4      	; 0xe98 <DIO_u8SetPinDirection+0x1fa>
     e94:	88 0f       	add	r24, r24
     e96:	99 1f       	adc	r25, r25
     e98:	2a 95       	dec	r18
     e9a:	e2 f7       	brpl	.-8      	; 0xe94 <DIO_u8SetPinDirection+0x1f6>
     e9c:	84 2b       	or	r24, r20
     e9e:	8c 93       	st	X, r24
			case DIO_u8_INPUT_FLOATING:
				CLR_BIT(DIO_u8_DDRC_REG, Copy_u8PinId);
     ea0:	a4 e3       	ldi	r26, 0x34	; 52
     ea2:	b0 e0       	ldi	r27, 0x00	; 0
     ea4:	e4 e3       	ldi	r30, 0x34	; 52
     ea6:	f0 e0       	ldi	r31, 0x00	; 0
     ea8:	80 81       	ld	r24, Z
     eaa:	48 2f       	mov	r20, r24
     eac:	8b 81       	ldd	r24, Y+3	; 0x03
     eae:	28 2f       	mov	r18, r24
     eb0:	30 e0       	ldi	r19, 0x00	; 0
     eb2:	81 e0       	ldi	r24, 0x01	; 1
     eb4:	90 e0       	ldi	r25, 0x00	; 0
     eb6:	02 2e       	mov	r0, r18
     eb8:	02 c0       	rjmp	.+4      	; 0xebe <DIO_u8SetPinDirection+0x220>
     eba:	88 0f       	add	r24, r24
     ebc:	99 1f       	adc	r25, r25
     ebe:	0a 94       	dec	r0
     ec0:	e2 f7       	brpl	.-8      	; 0xeba <DIO_u8SetPinDirection+0x21c>
     ec2:	80 95       	com	r24
     ec4:	84 23       	and	r24, r20
     ec6:	8c 93       	st	X, r24
     ec8:	68 c0       	rjmp	.+208    	; 0xf9a <DIO_u8SetPinDirection+0x2fc>
				break;
			case DIO_u8_OUTPUT:
				SET_BIT(DIO_u8_DDRC_REG, Copy_u8PinId);
     eca:	a4 e3       	ldi	r26, 0x34	; 52
     ecc:	b0 e0       	ldi	r27, 0x00	; 0
     ece:	e4 e3       	ldi	r30, 0x34	; 52
     ed0:	f0 e0       	ldi	r31, 0x00	; 0
     ed2:	80 81       	ld	r24, Z
     ed4:	48 2f       	mov	r20, r24
     ed6:	8b 81       	ldd	r24, Y+3	; 0x03
     ed8:	28 2f       	mov	r18, r24
     eda:	30 e0       	ldi	r19, 0x00	; 0
     edc:	81 e0       	ldi	r24, 0x01	; 1
     ede:	90 e0       	ldi	r25, 0x00	; 0
     ee0:	02 2e       	mov	r0, r18
     ee2:	02 c0       	rjmp	.+4      	; 0xee8 <DIO_u8SetPinDirection+0x24a>
     ee4:	88 0f       	add	r24, r24
     ee6:	99 1f       	adc	r25, r25
     ee8:	0a 94       	dec	r0
     eea:	e2 f7       	brpl	.-8      	; 0xee4 <DIO_u8SetPinDirection+0x246>
     eec:	84 2b       	or	r24, r20
     eee:	8c 93       	st	X, r24
     ef0:	54 c0       	rjmp	.+168    	; 0xf9a <DIO_u8SetPinDirection+0x2fc>
				break;
			default:
				Local_u8ErrorState = STD_TYPES_NOK;
     ef2:	19 82       	std	Y+1, r1	; 0x01
     ef4:	52 c0       	rjmp	.+164    	; 0xf9a <DIO_u8SetPinDirection+0x2fc>
			}
			break;
		case DIO_u8_PORTD:
			switch (Copy_u8PinDirection) {
     ef6:	8c 81       	ldd	r24, Y+4	; 0x04
     ef8:	28 2f       	mov	r18, r24
     efa:	30 e0       	ldi	r19, 0x00	; 0
     efc:	3e 83       	std	Y+6, r19	; 0x06
     efe:	2d 83       	std	Y+5, r18	; 0x05
     f00:	8d 81       	ldd	r24, Y+5	; 0x05
     f02:	9e 81       	ldd	r25, Y+6	; 0x06
     f04:	81 30       	cpi	r24, 0x01	; 1
     f06:	91 05       	cpc	r25, r1
     f08:	89 f1       	breq	.+98     	; 0xf6c <DIO_u8SetPinDirection+0x2ce>
     f0a:	2d 81       	ldd	r18, Y+5	; 0x05
     f0c:	3e 81       	ldd	r19, Y+6	; 0x06
     f0e:	22 30       	cpi	r18, 0x02	; 2
     f10:	31 05       	cpc	r19, r1
     f12:	29 f0       	breq	.+10     	; 0xf1e <DIO_u8SetPinDirection+0x280>
     f14:	8d 81       	ldd	r24, Y+5	; 0x05
     f16:	9e 81       	ldd	r25, Y+6	; 0x06
     f18:	00 97       	sbiw	r24, 0x00	; 0
     f1a:	99 f0       	breq	.+38     	; 0xf42 <DIO_u8SetPinDirection+0x2a4>
     f1c:	3b c0       	rjmp	.+118    	; 0xf94 <DIO_u8SetPinDirection+0x2f6>
			case DIO_u8_INPUT_PULLED_UP:
				SET_BIT(DIO_u8_PORTD_REG, Copy_u8PinId);
     f1e:	a2 e3       	ldi	r26, 0x32	; 50
     f20:	b0 e0       	ldi	r27, 0x00	; 0
     f22:	e2 e3       	ldi	r30, 0x32	; 50
     f24:	f0 e0       	ldi	r31, 0x00	; 0
     f26:	80 81       	ld	r24, Z
     f28:	48 2f       	mov	r20, r24
     f2a:	8b 81       	ldd	r24, Y+3	; 0x03
     f2c:	28 2f       	mov	r18, r24
     f2e:	30 e0       	ldi	r19, 0x00	; 0
     f30:	81 e0       	ldi	r24, 0x01	; 1
     f32:	90 e0       	ldi	r25, 0x00	; 0
     f34:	02 c0       	rjmp	.+4      	; 0xf3a <DIO_u8SetPinDirection+0x29c>
     f36:	88 0f       	add	r24, r24
     f38:	99 1f       	adc	r25, r25
     f3a:	2a 95       	dec	r18
     f3c:	e2 f7       	brpl	.-8      	; 0xf36 <DIO_u8SetPinDirection+0x298>
     f3e:	84 2b       	or	r24, r20
     f40:	8c 93       	st	X, r24
			case DIO_u8_INPUT_FLOATING:
				CLR_BIT(DIO_u8_DDRD_REG, Copy_u8PinId);
     f42:	a1 e3       	ldi	r26, 0x31	; 49
     f44:	b0 e0       	ldi	r27, 0x00	; 0
     f46:	e1 e3       	ldi	r30, 0x31	; 49
     f48:	f0 e0       	ldi	r31, 0x00	; 0
     f4a:	80 81       	ld	r24, Z
     f4c:	48 2f       	mov	r20, r24
     f4e:	8b 81       	ldd	r24, Y+3	; 0x03
     f50:	28 2f       	mov	r18, r24
     f52:	30 e0       	ldi	r19, 0x00	; 0
     f54:	81 e0       	ldi	r24, 0x01	; 1
     f56:	90 e0       	ldi	r25, 0x00	; 0
     f58:	02 2e       	mov	r0, r18
     f5a:	02 c0       	rjmp	.+4      	; 0xf60 <DIO_u8SetPinDirection+0x2c2>
     f5c:	88 0f       	add	r24, r24
     f5e:	99 1f       	adc	r25, r25
     f60:	0a 94       	dec	r0
     f62:	e2 f7       	brpl	.-8      	; 0xf5c <DIO_u8SetPinDirection+0x2be>
     f64:	80 95       	com	r24
     f66:	84 23       	and	r24, r20
     f68:	8c 93       	st	X, r24
     f6a:	17 c0       	rjmp	.+46     	; 0xf9a <DIO_u8SetPinDirection+0x2fc>
				break;
			case DIO_u8_OUTPUT:
				SET_BIT(DIO_u8_DDRD_REG, Copy_u8PinId);
     f6c:	a1 e3       	ldi	r26, 0x31	; 49
     f6e:	b0 e0       	ldi	r27, 0x00	; 0
     f70:	e1 e3       	ldi	r30, 0x31	; 49
     f72:	f0 e0       	ldi	r31, 0x00	; 0
     f74:	80 81       	ld	r24, Z
     f76:	48 2f       	mov	r20, r24
     f78:	8b 81       	ldd	r24, Y+3	; 0x03
     f7a:	28 2f       	mov	r18, r24
     f7c:	30 e0       	ldi	r19, 0x00	; 0
     f7e:	81 e0       	ldi	r24, 0x01	; 1
     f80:	90 e0       	ldi	r25, 0x00	; 0
     f82:	02 2e       	mov	r0, r18
     f84:	02 c0       	rjmp	.+4      	; 0xf8a <DIO_u8SetPinDirection+0x2ec>
     f86:	88 0f       	add	r24, r24
     f88:	99 1f       	adc	r25, r25
     f8a:	0a 94       	dec	r0
     f8c:	e2 f7       	brpl	.-8      	; 0xf86 <DIO_u8SetPinDirection+0x2e8>
     f8e:	84 2b       	or	r24, r20
     f90:	8c 93       	st	X, r24
     f92:	03 c0       	rjmp	.+6      	; 0xf9a <DIO_u8SetPinDirection+0x2fc>
				break;
			default:
				Local_u8ErrorState = STD_TYPES_NOK;
     f94:	19 82       	std	Y+1, r1	; 0x01
     f96:	01 c0       	rjmp	.+2      	; 0xf9a <DIO_u8SetPinDirection+0x2fc>
			}
			break;
		}
	} else {
		Local_u8ErrorState = STD_TYPES_NOK;
     f98:	19 82       	std	Y+1, r1	; 0x01
	}
	return Local_u8ErrorState;
     f9a:	89 81       	ldd	r24, Y+1	; 0x01
}
     f9c:	2e 96       	adiw	r28, 0x0e	; 14
     f9e:	0f b6       	in	r0, 0x3f	; 63
     fa0:	f8 94       	cli
     fa2:	de bf       	out	0x3e, r29	; 62
     fa4:	0f be       	out	0x3f, r0	; 63
     fa6:	cd bf       	out	0x3d, r28	; 61
     fa8:	cf 91       	pop	r28
     faa:	df 91       	pop	r29
     fac:	08 95       	ret

00000fae <DIO_u8SetPinValue>:

u8 DIO_u8SetPinValue(u8 Copy_u8PortId, u8 Copy_u8PinId, u8 Copy_u8PinValue) {
     fae:	df 93       	push	r29
     fb0:	cf 93       	push	r28
     fb2:	cd b7       	in	r28, 0x3d	; 61
     fb4:	de b7       	in	r29, 0x3e	; 62
     fb6:	2e 97       	sbiw	r28, 0x0e	; 14
     fb8:	0f b6       	in	r0, 0x3f	; 63
     fba:	f8 94       	cli
     fbc:	de bf       	out	0x3e, r29	; 62
     fbe:	0f be       	out	0x3f, r0	; 63
     fc0:	cd bf       	out	0x3d, r28	; 61
     fc2:	8a 83       	std	Y+2, r24	; 0x02
     fc4:	6b 83       	std	Y+3, r22	; 0x03
     fc6:	4c 83       	std	Y+4, r20	; 0x04
	u8 Local_u8ErrorState = STD_TYPES_OK;
     fc8:	81 e0       	ldi	r24, 0x01	; 1
     fca:	89 83       	std	Y+1, r24	; 0x01
	if ((Copy_u8PinId <= DIO_u8_PIN7)
     fcc:	8b 81       	ldd	r24, Y+3	; 0x03
     fce:	88 30       	cpi	r24, 0x08	; 8
     fd0:	08 f0       	brcs	.+2      	; 0xfd4 <DIO_u8SetPinValue+0x26>
     fd2:	0a c1       	rjmp	.+532    	; 0x11e8 <DIO_u8SetPinValue+0x23a>
     fd4:	8c 81       	ldd	r24, Y+4	; 0x04
     fd6:	81 30       	cpi	r24, 0x01	; 1
     fd8:	21 f0       	breq	.+8      	; 0xfe2 <DIO_u8SetPinValue+0x34>
     fda:	8c 81       	ldd	r24, Y+4	; 0x04
     fdc:	88 23       	and	r24, r24
     fde:	09 f0       	breq	.+2      	; 0xfe2 <DIO_u8SetPinValue+0x34>
     fe0:	03 c1       	rjmp	.+518    	; 0x11e8 <DIO_u8SetPinValue+0x23a>
			&& ((Copy_u8PinValue == DIO_u8_HIGH)
					|| (Copy_u8PinValue == DIO_u8_LOW))) {
		switch (Copy_u8PortId) {
     fe2:	8a 81       	ldd	r24, Y+2	; 0x02
     fe4:	28 2f       	mov	r18, r24
     fe6:	30 e0       	ldi	r19, 0x00	; 0
     fe8:	3e 87       	std	Y+14, r19	; 0x0e
     fea:	2d 87       	std	Y+13, r18	; 0x0d
     fec:	8d 85       	ldd	r24, Y+13	; 0x0d
     fee:	9e 85       	ldd	r25, Y+14	; 0x0e
     ff0:	81 30       	cpi	r24, 0x01	; 1
     ff2:	91 05       	cpc	r25, r1
     ff4:	09 f4       	brne	.+2      	; 0xff8 <DIO_u8SetPinValue+0x4a>
     ff6:	4f c0       	rjmp	.+158    	; 0x1096 <DIO_u8SetPinValue+0xe8>
     ff8:	2d 85       	ldd	r18, Y+13	; 0x0d
     ffa:	3e 85       	ldd	r19, Y+14	; 0x0e
     ffc:	22 30       	cpi	r18, 0x02	; 2
     ffe:	31 05       	cpc	r19, r1
    1000:	2c f4       	brge	.+10     	; 0x100c <DIO_u8SetPinValue+0x5e>
    1002:	8d 85       	ldd	r24, Y+13	; 0x0d
    1004:	9e 85       	ldd	r25, Y+14	; 0x0e
    1006:	00 97       	sbiw	r24, 0x00	; 0
    1008:	71 f0       	breq	.+28     	; 0x1026 <DIO_u8SetPinValue+0x78>
    100a:	ec c0       	rjmp	.+472    	; 0x11e4 <DIO_u8SetPinValue+0x236>
    100c:	2d 85       	ldd	r18, Y+13	; 0x0d
    100e:	3e 85       	ldd	r19, Y+14	; 0x0e
    1010:	22 30       	cpi	r18, 0x02	; 2
    1012:	31 05       	cpc	r19, r1
    1014:	09 f4       	brne	.+2      	; 0x1018 <DIO_u8SetPinValue+0x6a>
    1016:	77 c0       	rjmp	.+238    	; 0x1106 <DIO_u8SetPinValue+0x158>
    1018:	8d 85       	ldd	r24, Y+13	; 0x0d
    101a:	9e 85       	ldd	r25, Y+14	; 0x0e
    101c:	83 30       	cpi	r24, 0x03	; 3
    101e:	91 05       	cpc	r25, r1
    1020:	09 f4       	brne	.+2      	; 0x1024 <DIO_u8SetPinValue+0x76>
    1022:	a9 c0       	rjmp	.+338    	; 0x1176 <DIO_u8SetPinValue+0x1c8>
    1024:	df c0       	rjmp	.+446    	; 0x11e4 <DIO_u8SetPinValue+0x236>
		case DIO_u8_PORTA:
			switch (Copy_u8PinValue) {
    1026:	8c 81       	ldd	r24, Y+4	; 0x04
    1028:	28 2f       	mov	r18, r24
    102a:	30 e0       	ldi	r19, 0x00	; 0
    102c:	3c 87       	std	Y+12, r19	; 0x0c
    102e:	2b 87       	std	Y+11, r18	; 0x0b
    1030:	8b 85       	ldd	r24, Y+11	; 0x0b
    1032:	9c 85       	ldd	r25, Y+12	; 0x0c
    1034:	00 97       	sbiw	r24, 0x00	; 0
    1036:	d1 f0       	breq	.+52     	; 0x106c <DIO_u8SetPinValue+0xbe>
    1038:	2b 85       	ldd	r18, Y+11	; 0x0b
    103a:	3c 85       	ldd	r19, Y+12	; 0x0c
    103c:	21 30       	cpi	r18, 0x01	; 1
    103e:	31 05       	cpc	r19, r1
    1040:	09 f0       	breq	.+2      	; 0x1044 <DIO_u8SetPinValue+0x96>
    1042:	d3 c0       	rjmp	.+422    	; 0x11ea <DIO_u8SetPinValue+0x23c>
			case DIO_u8_HIGH:
				SET_BIT(DIO_u8_PORTA_REG, Copy_u8PinId);
    1044:	ab e3       	ldi	r26, 0x3B	; 59
    1046:	b0 e0       	ldi	r27, 0x00	; 0
    1048:	eb e3       	ldi	r30, 0x3B	; 59
    104a:	f0 e0       	ldi	r31, 0x00	; 0
    104c:	80 81       	ld	r24, Z
    104e:	48 2f       	mov	r20, r24
    1050:	8b 81       	ldd	r24, Y+3	; 0x03
    1052:	28 2f       	mov	r18, r24
    1054:	30 e0       	ldi	r19, 0x00	; 0
    1056:	81 e0       	ldi	r24, 0x01	; 1
    1058:	90 e0       	ldi	r25, 0x00	; 0
    105a:	02 2e       	mov	r0, r18
    105c:	02 c0       	rjmp	.+4      	; 0x1062 <DIO_u8SetPinValue+0xb4>
    105e:	88 0f       	add	r24, r24
    1060:	99 1f       	adc	r25, r25
    1062:	0a 94       	dec	r0
    1064:	e2 f7       	brpl	.-8      	; 0x105e <DIO_u8SetPinValue+0xb0>
    1066:	84 2b       	or	r24, r20
    1068:	8c 93       	st	X, r24
    106a:	bf c0       	rjmp	.+382    	; 0x11ea <DIO_u8SetPinValue+0x23c>
				break;
			case DIO_u8_LOW:
				CLR_BIT(DIO_u8_PORTA_REG, Copy_u8PinId);
    106c:	ab e3       	ldi	r26, 0x3B	; 59
    106e:	b0 e0       	ldi	r27, 0x00	; 0
    1070:	eb e3       	ldi	r30, 0x3B	; 59
    1072:	f0 e0       	ldi	r31, 0x00	; 0
    1074:	80 81       	ld	r24, Z
    1076:	48 2f       	mov	r20, r24
    1078:	8b 81       	ldd	r24, Y+3	; 0x03
    107a:	28 2f       	mov	r18, r24
    107c:	30 e0       	ldi	r19, 0x00	; 0
    107e:	81 e0       	ldi	r24, 0x01	; 1
    1080:	90 e0       	ldi	r25, 0x00	; 0
    1082:	02 2e       	mov	r0, r18
    1084:	02 c0       	rjmp	.+4      	; 0x108a <DIO_u8SetPinValue+0xdc>
    1086:	88 0f       	add	r24, r24
    1088:	99 1f       	adc	r25, r25
    108a:	0a 94       	dec	r0
    108c:	e2 f7       	brpl	.-8      	; 0x1086 <DIO_u8SetPinValue+0xd8>
    108e:	80 95       	com	r24
    1090:	84 23       	and	r24, r20
    1092:	8c 93       	st	X, r24
    1094:	aa c0       	rjmp	.+340    	; 0x11ea <DIO_u8SetPinValue+0x23c>
				break;
			}
			break;
		case DIO_u8_PORTB:
			switch (Copy_u8PinValue) {
    1096:	8c 81       	ldd	r24, Y+4	; 0x04
    1098:	28 2f       	mov	r18, r24
    109a:	30 e0       	ldi	r19, 0x00	; 0
    109c:	3a 87       	std	Y+10, r19	; 0x0a
    109e:	29 87       	std	Y+9, r18	; 0x09
    10a0:	89 85       	ldd	r24, Y+9	; 0x09
    10a2:	9a 85       	ldd	r25, Y+10	; 0x0a
    10a4:	00 97       	sbiw	r24, 0x00	; 0
    10a6:	d1 f0       	breq	.+52     	; 0x10dc <DIO_u8SetPinValue+0x12e>
    10a8:	29 85       	ldd	r18, Y+9	; 0x09
    10aa:	3a 85       	ldd	r19, Y+10	; 0x0a
    10ac:	21 30       	cpi	r18, 0x01	; 1
    10ae:	31 05       	cpc	r19, r1
    10b0:	09 f0       	breq	.+2      	; 0x10b4 <DIO_u8SetPinValue+0x106>
    10b2:	9b c0       	rjmp	.+310    	; 0x11ea <DIO_u8SetPinValue+0x23c>
			case DIO_u8_HIGH:
				SET_BIT(DIO_u8_PORTB_REG, Copy_u8PinId);
    10b4:	a8 e3       	ldi	r26, 0x38	; 56
    10b6:	b0 e0       	ldi	r27, 0x00	; 0
    10b8:	e8 e3       	ldi	r30, 0x38	; 56
    10ba:	f0 e0       	ldi	r31, 0x00	; 0
    10bc:	80 81       	ld	r24, Z
    10be:	48 2f       	mov	r20, r24
    10c0:	8b 81       	ldd	r24, Y+3	; 0x03
    10c2:	28 2f       	mov	r18, r24
    10c4:	30 e0       	ldi	r19, 0x00	; 0
    10c6:	81 e0       	ldi	r24, 0x01	; 1
    10c8:	90 e0       	ldi	r25, 0x00	; 0
    10ca:	02 2e       	mov	r0, r18
    10cc:	02 c0       	rjmp	.+4      	; 0x10d2 <DIO_u8SetPinValue+0x124>
    10ce:	88 0f       	add	r24, r24
    10d0:	99 1f       	adc	r25, r25
    10d2:	0a 94       	dec	r0
    10d4:	e2 f7       	brpl	.-8      	; 0x10ce <DIO_u8SetPinValue+0x120>
    10d6:	84 2b       	or	r24, r20
    10d8:	8c 93       	st	X, r24
    10da:	87 c0       	rjmp	.+270    	; 0x11ea <DIO_u8SetPinValue+0x23c>
				break;
			case DIO_u8_LOW:
				CLR_BIT(DIO_u8_PORTB_REG, Copy_u8PinId);
    10dc:	a8 e3       	ldi	r26, 0x38	; 56
    10de:	b0 e0       	ldi	r27, 0x00	; 0
    10e0:	e8 e3       	ldi	r30, 0x38	; 56
    10e2:	f0 e0       	ldi	r31, 0x00	; 0
    10e4:	80 81       	ld	r24, Z
    10e6:	48 2f       	mov	r20, r24
    10e8:	8b 81       	ldd	r24, Y+3	; 0x03
    10ea:	28 2f       	mov	r18, r24
    10ec:	30 e0       	ldi	r19, 0x00	; 0
    10ee:	81 e0       	ldi	r24, 0x01	; 1
    10f0:	90 e0       	ldi	r25, 0x00	; 0
    10f2:	02 2e       	mov	r0, r18
    10f4:	02 c0       	rjmp	.+4      	; 0x10fa <DIO_u8SetPinValue+0x14c>
    10f6:	88 0f       	add	r24, r24
    10f8:	99 1f       	adc	r25, r25
    10fa:	0a 94       	dec	r0
    10fc:	e2 f7       	brpl	.-8      	; 0x10f6 <DIO_u8SetPinValue+0x148>
    10fe:	80 95       	com	r24
    1100:	84 23       	and	r24, r20
    1102:	8c 93       	st	X, r24
    1104:	72 c0       	rjmp	.+228    	; 0x11ea <DIO_u8SetPinValue+0x23c>
				break;
			}
			break;
		case DIO_u8_PORTC:
			switch (Copy_u8PinValue) {
    1106:	8c 81       	ldd	r24, Y+4	; 0x04
    1108:	28 2f       	mov	r18, r24
    110a:	30 e0       	ldi	r19, 0x00	; 0
    110c:	38 87       	std	Y+8, r19	; 0x08
    110e:	2f 83       	std	Y+7, r18	; 0x07
    1110:	8f 81       	ldd	r24, Y+7	; 0x07
    1112:	98 85       	ldd	r25, Y+8	; 0x08
    1114:	00 97       	sbiw	r24, 0x00	; 0
    1116:	d1 f0       	breq	.+52     	; 0x114c <DIO_u8SetPinValue+0x19e>
    1118:	2f 81       	ldd	r18, Y+7	; 0x07
    111a:	38 85       	ldd	r19, Y+8	; 0x08
    111c:	21 30       	cpi	r18, 0x01	; 1
    111e:	31 05       	cpc	r19, r1
    1120:	09 f0       	breq	.+2      	; 0x1124 <DIO_u8SetPinValue+0x176>
    1122:	63 c0       	rjmp	.+198    	; 0x11ea <DIO_u8SetPinValue+0x23c>
			case DIO_u8_HIGH:
				SET_BIT(DIO_u8_PORTC_REG, Copy_u8PinId);
    1124:	a5 e3       	ldi	r26, 0x35	; 53
    1126:	b0 e0       	ldi	r27, 0x00	; 0
    1128:	e5 e3       	ldi	r30, 0x35	; 53
    112a:	f0 e0       	ldi	r31, 0x00	; 0
    112c:	80 81       	ld	r24, Z
    112e:	48 2f       	mov	r20, r24
    1130:	8b 81       	ldd	r24, Y+3	; 0x03
    1132:	28 2f       	mov	r18, r24
    1134:	30 e0       	ldi	r19, 0x00	; 0
    1136:	81 e0       	ldi	r24, 0x01	; 1
    1138:	90 e0       	ldi	r25, 0x00	; 0
    113a:	02 2e       	mov	r0, r18
    113c:	02 c0       	rjmp	.+4      	; 0x1142 <DIO_u8SetPinValue+0x194>
    113e:	88 0f       	add	r24, r24
    1140:	99 1f       	adc	r25, r25
    1142:	0a 94       	dec	r0
    1144:	e2 f7       	brpl	.-8      	; 0x113e <DIO_u8SetPinValue+0x190>
    1146:	84 2b       	or	r24, r20
    1148:	8c 93       	st	X, r24
    114a:	4f c0       	rjmp	.+158    	; 0x11ea <DIO_u8SetPinValue+0x23c>
				break;
			case DIO_u8_LOW:
				CLR_BIT(DIO_u8_PORTC_REG, Copy_u8PinId);
    114c:	a5 e3       	ldi	r26, 0x35	; 53
    114e:	b0 e0       	ldi	r27, 0x00	; 0
    1150:	e5 e3       	ldi	r30, 0x35	; 53
    1152:	f0 e0       	ldi	r31, 0x00	; 0
    1154:	80 81       	ld	r24, Z
    1156:	48 2f       	mov	r20, r24
    1158:	8b 81       	ldd	r24, Y+3	; 0x03
    115a:	28 2f       	mov	r18, r24
    115c:	30 e0       	ldi	r19, 0x00	; 0
    115e:	81 e0       	ldi	r24, 0x01	; 1
    1160:	90 e0       	ldi	r25, 0x00	; 0
    1162:	02 2e       	mov	r0, r18
    1164:	02 c0       	rjmp	.+4      	; 0x116a <DIO_u8SetPinValue+0x1bc>
    1166:	88 0f       	add	r24, r24
    1168:	99 1f       	adc	r25, r25
    116a:	0a 94       	dec	r0
    116c:	e2 f7       	brpl	.-8      	; 0x1166 <DIO_u8SetPinValue+0x1b8>
    116e:	80 95       	com	r24
    1170:	84 23       	and	r24, r20
    1172:	8c 93       	st	X, r24
    1174:	3a c0       	rjmp	.+116    	; 0x11ea <DIO_u8SetPinValue+0x23c>
				break;
			}
			break;
		case DIO_u8_PORTD:
			switch (Copy_u8PinValue) {
    1176:	8c 81       	ldd	r24, Y+4	; 0x04
    1178:	28 2f       	mov	r18, r24
    117a:	30 e0       	ldi	r19, 0x00	; 0
    117c:	3e 83       	std	Y+6, r19	; 0x06
    117e:	2d 83       	std	Y+5, r18	; 0x05
    1180:	8d 81       	ldd	r24, Y+5	; 0x05
    1182:	9e 81       	ldd	r25, Y+6	; 0x06
    1184:	00 97       	sbiw	r24, 0x00	; 0
    1186:	c9 f0       	breq	.+50     	; 0x11ba <DIO_u8SetPinValue+0x20c>
    1188:	2d 81       	ldd	r18, Y+5	; 0x05
    118a:	3e 81       	ldd	r19, Y+6	; 0x06
    118c:	21 30       	cpi	r18, 0x01	; 1
    118e:	31 05       	cpc	r19, r1
    1190:	61 f5       	brne	.+88     	; 0x11ea <DIO_u8SetPinValue+0x23c>
			case DIO_u8_HIGH:
				SET_BIT(DIO_u8_PORTD_REG, Copy_u8PinId);
    1192:	a2 e3       	ldi	r26, 0x32	; 50
    1194:	b0 e0       	ldi	r27, 0x00	; 0
    1196:	e2 e3       	ldi	r30, 0x32	; 50
    1198:	f0 e0       	ldi	r31, 0x00	; 0
    119a:	80 81       	ld	r24, Z
    119c:	48 2f       	mov	r20, r24
    119e:	8b 81       	ldd	r24, Y+3	; 0x03
    11a0:	28 2f       	mov	r18, r24
    11a2:	30 e0       	ldi	r19, 0x00	; 0
    11a4:	81 e0       	ldi	r24, 0x01	; 1
    11a6:	90 e0       	ldi	r25, 0x00	; 0
    11a8:	02 2e       	mov	r0, r18
    11aa:	02 c0       	rjmp	.+4      	; 0x11b0 <DIO_u8SetPinValue+0x202>
    11ac:	88 0f       	add	r24, r24
    11ae:	99 1f       	adc	r25, r25
    11b0:	0a 94       	dec	r0
    11b2:	e2 f7       	brpl	.-8      	; 0x11ac <DIO_u8SetPinValue+0x1fe>
    11b4:	84 2b       	or	r24, r20
    11b6:	8c 93       	st	X, r24
    11b8:	18 c0       	rjmp	.+48     	; 0x11ea <DIO_u8SetPinValue+0x23c>
				break;
			case DIO_u8_LOW:
				CLR_BIT(DIO_u8_PORTD_REG, Copy_u8PinId);
    11ba:	a2 e3       	ldi	r26, 0x32	; 50
    11bc:	b0 e0       	ldi	r27, 0x00	; 0
    11be:	e2 e3       	ldi	r30, 0x32	; 50
    11c0:	f0 e0       	ldi	r31, 0x00	; 0
    11c2:	80 81       	ld	r24, Z
    11c4:	48 2f       	mov	r20, r24
    11c6:	8b 81       	ldd	r24, Y+3	; 0x03
    11c8:	28 2f       	mov	r18, r24
    11ca:	30 e0       	ldi	r19, 0x00	; 0
    11cc:	81 e0       	ldi	r24, 0x01	; 1
    11ce:	90 e0       	ldi	r25, 0x00	; 0
    11d0:	02 2e       	mov	r0, r18
    11d2:	02 c0       	rjmp	.+4      	; 0x11d8 <DIO_u8SetPinValue+0x22a>
    11d4:	88 0f       	add	r24, r24
    11d6:	99 1f       	adc	r25, r25
    11d8:	0a 94       	dec	r0
    11da:	e2 f7       	brpl	.-8      	; 0x11d4 <DIO_u8SetPinValue+0x226>
    11dc:	80 95       	com	r24
    11de:	84 23       	and	r24, r20
    11e0:	8c 93       	st	X, r24
    11e2:	03 c0       	rjmp	.+6      	; 0x11ea <DIO_u8SetPinValue+0x23c>
				break;
			}
			break;
		default:
			Local_u8ErrorState = STD_TYPES_NOK;
    11e4:	19 82       	std	Y+1, r1	; 0x01
    11e6:	01 c0       	rjmp	.+2      	; 0x11ea <DIO_u8SetPinValue+0x23c>
		}
	} else {
		Local_u8ErrorState = STD_TYPES_NOK;
    11e8:	19 82       	std	Y+1, r1	; 0x01
	}
	return Local_u8ErrorState;
    11ea:	89 81       	ldd	r24, Y+1	; 0x01
}
    11ec:	2e 96       	adiw	r28, 0x0e	; 14
    11ee:	0f b6       	in	r0, 0x3f	; 63
    11f0:	f8 94       	cli
    11f2:	de bf       	out	0x3e, r29	; 62
    11f4:	0f be       	out	0x3f, r0	; 63
    11f6:	cd bf       	out	0x3d, r28	; 61
    11f8:	cf 91       	pop	r28
    11fa:	df 91       	pop	r29
    11fc:	08 95       	ret

000011fe <DIO_u8GetPinValue>:


u8 DIO_u8GetPinValue	(u8 Copy_u8PortId,u8 Copy_u8PinId,u8 * Copy_pu8ReturnedValue)
{
    11fe:	df 93       	push	r29
    1200:	cf 93       	push	r28
    1202:	cd b7       	in	r28, 0x3d	; 61
    1204:	de b7       	in	r29, 0x3e	; 62
    1206:	27 97       	sbiw	r28, 0x07	; 7
    1208:	0f b6       	in	r0, 0x3f	; 63
    120a:	f8 94       	cli
    120c:	de bf       	out	0x3e, r29	; 62
    120e:	0f be       	out	0x3f, r0	; 63
    1210:	cd bf       	out	0x3d, r28	; 61
    1212:	8a 83       	std	Y+2, r24	; 0x02
    1214:	6b 83       	std	Y+3, r22	; 0x03
    1216:	5d 83       	std	Y+5, r21	; 0x05
    1218:	4c 83       	std	Y+4, r20	; 0x04
	u8 Local_u8ErrorState = STD_TYPES_NOK;
    121a:	19 82       	std	Y+1, r1	; 0x01
	if((Copy_u8PinId <= DIO_u8_PIN7)&&(Copy_pu8ReturnedValue != NULL))
    121c:	8b 81       	ldd	r24, Y+3	; 0x03
    121e:	88 30       	cpi	r24, 0x08	; 8
    1220:	08 f0       	brcs	.+2      	; 0x1224 <DIO_u8GetPinValue+0x26>
    1222:	79 c0       	rjmp	.+242    	; 0x1316 <DIO_u8GetPinValue+0x118>
    1224:	8c 81       	ldd	r24, Y+4	; 0x04
    1226:	9d 81       	ldd	r25, Y+5	; 0x05
    1228:	00 97       	sbiw	r24, 0x00	; 0
    122a:	09 f4       	brne	.+2      	; 0x122e <DIO_u8GetPinValue+0x30>
    122c:	74 c0       	rjmp	.+232    	; 0x1316 <DIO_u8GetPinValue+0x118>
	{
		Local_u8ErrorState = STD_TYPES_OK;
    122e:	81 e0       	ldi	r24, 0x01	; 1
    1230:	89 83       	std	Y+1, r24	; 0x01
		switch(Copy_u8PortId)
    1232:	8a 81       	ldd	r24, Y+2	; 0x02
    1234:	28 2f       	mov	r18, r24
    1236:	30 e0       	ldi	r19, 0x00	; 0
    1238:	3f 83       	std	Y+7, r19	; 0x07
    123a:	2e 83       	std	Y+6, r18	; 0x06
    123c:	4e 81       	ldd	r20, Y+6	; 0x06
    123e:	5f 81       	ldd	r21, Y+7	; 0x07
    1240:	41 30       	cpi	r20, 0x01	; 1
    1242:	51 05       	cpc	r21, r1
    1244:	59 f1       	breq	.+86     	; 0x129c <DIO_u8GetPinValue+0x9e>
    1246:	8e 81       	ldd	r24, Y+6	; 0x06
    1248:	9f 81       	ldd	r25, Y+7	; 0x07
    124a:	82 30       	cpi	r24, 0x02	; 2
    124c:	91 05       	cpc	r25, r1
    124e:	34 f4       	brge	.+12     	; 0x125c <DIO_u8GetPinValue+0x5e>
    1250:	2e 81       	ldd	r18, Y+6	; 0x06
    1252:	3f 81       	ldd	r19, Y+7	; 0x07
    1254:	21 15       	cp	r18, r1
    1256:	31 05       	cpc	r19, r1
    1258:	69 f0       	breq	.+26     	; 0x1274 <DIO_u8GetPinValue+0x76>
    125a:	5c c0       	rjmp	.+184    	; 0x1314 <DIO_u8GetPinValue+0x116>
    125c:	4e 81       	ldd	r20, Y+6	; 0x06
    125e:	5f 81       	ldd	r21, Y+7	; 0x07
    1260:	42 30       	cpi	r20, 0x02	; 2
    1262:	51 05       	cpc	r21, r1
    1264:	79 f1       	breq	.+94     	; 0x12c4 <DIO_u8GetPinValue+0xc6>
    1266:	8e 81       	ldd	r24, Y+6	; 0x06
    1268:	9f 81       	ldd	r25, Y+7	; 0x07
    126a:	83 30       	cpi	r24, 0x03	; 3
    126c:	91 05       	cpc	r25, r1
    126e:	09 f4       	brne	.+2      	; 0x1272 <DIO_u8GetPinValue+0x74>
    1270:	3d c0       	rjmp	.+122    	; 0x12ec <DIO_u8GetPinValue+0xee>
    1272:	50 c0       	rjmp	.+160    	; 0x1314 <DIO_u8GetPinValue+0x116>
		{
		case DIO_u8_PORTA:*Copy_pu8ReturnedValue = GET_BIT(DIO_u8_PINA_REG,Copy_u8PinId);break;
    1274:	e9 e3       	ldi	r30, 0x39	; 57
    1276:	f0 e0       	ldi	r31, 0x00	; 0
    1278:	80 81       	ld	r24, Z
    127a:	28 2f       	mov	r18, r24
    127c:	30 e0       	ldi	r19, 0x00	; 0
    127e:	8b 81       	ldd	r24, Y+3	; 0x03
    1280:	88 2f       	mov	r24, r24
    1282:	90 e0       	ldi	r25, 0x00	; 0
    1284:	a9 01       	movw	r20, r18
    1286:	02 c0       	rjmp	.+4      	; 0x128c <DIO_u8GetPinValue+0x8e>
    1288:	55 95       	asr	r21
    128a:	47 95       	ror	r20
    128c:	8a 95       	dec	r24
    128e:	e2 f7       	brpl	.-8      	; 0x1288 <DIO_u8GetPinValue+0x8a>
    1290:	ca 01       	movw	r24, r20
    1292:	81 70       	andi	r24, 0x01	; 1
    1294:	ec 81       	ldd	r30, Y+4	; 0x04
    1296:	fd 81       	ldd	r31, Y+5	; 0x05
    1298:	80 83       	st	Z, r24
    129a:	3d c0       	rjmp	.+122    	; 0x1316 <DIO_u8GetPinValue+0x118>
		case DIO_u8_PORTB:*Copy_pu8ReturnedValue = GET_BIT(DIO_u8_PINB_REG,Copy_u8PinId);break;
    129c:	e6 e3       	ldi	r30, 0x36	; 54
    129e:	f0 e0       	ldi	r31, 0x00	; 0
    12a0:	80 81       	ld	r24, Z
    12a2:	28 2f       	mov	r18, r24
    12a4:	30 e0       	ldi	r19, 0x00	; 0
    12a6:	8b 81       	ldd	r24, Y+3	; 0x03
    12a8:	88 2f       	mov	r24, r24
    12aa:	90 e0       	ldi	r25, 0x00	; 0
    12ac:	a9 01       	movw	r20, r18
    12ae:	02 c0       	rjmp	.+4      	; 0x12b4 <DIO_u8GetPinValue+0xb6>
    12b0:	55 95       	asr	r21
    12b2:	47 95       	ror	r20
    12b4:	8a 95       	dec	r24
    12b6:	e2 f7       	brpl	.-8      	; 0x12b0 <DIO_u8GetPinValue+0xb2>
    12b8:	ca 01       	movw	r24, r20
    12ba:	81 70       	andi	r24, 0x01	; 1
    12bc:	ec 81       	ldd	r30, Y+4	; 0x04
    12be:	fd 81       	ldd	r31, Y+5	; 0x05
    12c0:	80 83       	st	Z, r24
    12c2:	29 c0       	rjmp	.+82     	; 0x1316 <DIO_u8GetPinValue+0x118>
		case DIO_u8_PORTC:*Copy_pu8ReturnedValue = GET_BIT(DIO_u8_PINC_REG,Copy_u8PinId);break;
    12c4:	e3 e3       	ldi	r30, 0x33	; 51
    12c6:	f0 e0       	ldi	r31, 0x00	; 0
    12c8:	80 81       	ld	r24, Z
    12ca:	28 2f       	mov	r18, r24
    12cc:	30 e0       	ldi	r19, 0x00	; 0
    12ce:	8b 81       	ldd	r24, Y+3	; 0x03
    12d0:	88 2f       	mov	r24, r24
    12d2:	90 e0       	ldi	r25, 0x00	; 0
    12d4:	a9 01       	movw	r20, r18
    12d6:	02 c0       	rjmp	.+4      	; 0x12dc <DIO_u8GetPinValue+0xde>
    12d8:	55 95       	asr	r21
    12da:	47 95       	ror	r20
    12dc:	8a 95       	dec	r24
    12de:	e2 f7       	brpl	.-8      	; 0x12d8 <DIO_u8GetPinValue+0xda>
    12e0:	ca 01       	movw	r24, r20
    12e2:	81 70       	andi	r24, 0x01	; 1
    12e4:	ec 81       	ldd	r30, Y+4	; 0x04
    12e6:	fd 81       	ldd	r31, Y+5	; 0x05
    12e8:	80 83       	st	Z, r24
    12ea:	15 c0       	rjmp	.+42     	; 0x1316 <DIO_u8GetPinValue+0x118>
		case DIO_u8_PORTD:*Copy_pu8ReturnedValue = GET_BIT(DIO_u8_PIND_REG,Copy_u8PinId);break;
    12ec:	e0 e3       	ldi	r30, 0x30	; 48
    12ee:	f0 e0       	ldi	r31, 0x00	; 0
    12f0:	80 81       	ld	r24, Z
    12f2:	28 2f       	mov	r18, r24
    12f4:	30 e0       	ldi	r19, 0x00	; 0
    12f6:	8b 81       	ldd	r24, Y+3	; 0x03
    12f8:	88 2f       	mov	r24, r24
    12fa:	90 e0       	ldi	r25, 0x00	; 0
    12fc:	a9 01       	movw	r20, r18
    12fe:	02 c0       	rjmp	.+4      	; 0x1304 <DIO_u8GetPinValue+0x106>
    1300:	55 95       	asr	r21
    1302:	47 95       	ror	r20
    1304:	8a 95       	dec	r24
    1306:	e2 f7       	brpl	.-8      	; 0x1300 <DIO_u8GetPinValue+0x102>
    1308:	ca 01       	movw	r24, r20
    130a:	81 70       	andi	r24, 0x01	; 1
    130c:	ec 81       	ldd	r30, Y+4	; 0x04
    130e:	fd 81       	ldd	r31, Y+5	; 0x05
    1310:	80 83       	st	Z, r24
    1312:	01 c0       	rjmp	.+2      	; 0x1316 <DIO_u8GetPinValue+0x118>
		default 	:Local_u8ErrorState = STD_TYPES_NOK;
    1314:	19 82       	std	Y+1, r1	; 0x01
		}
	}
	return Local_u8ErrorState;
    1316:	89 81       	ldd	r24, Y+1	; 0x01

}
    1318:	27 96       	adiw	r28, 0x07	; 7
    131a:	0f b6       	in	r0, 0x3f	; 63
    131c:	f8 94       	cli
    131e:	de bf       	out	0x3e, r29	; 62
    1320:	0f be       	out	0x3f, r0	; 63
    1322:	cd bf       	out	0x3d, r28	; 61
    1324:	cf 91       	pop	r28
    1326:	df 91       	pop	r29
    1328:	08 95       	ret

0000132a <DIO_u8TogPinValue>:

u8 DIO_u8TogPinValue	(u8 Copy_u8PortId,u8 Copy_u8PinId)
{
    132a:	df 93       	push	r29
    132c:	cf 93       	push	r28
    132e:	00 d0       	rcall	.+0      	; 0x1330 <DIO_u8TogPinValue+0x6>
    1330:	00 d0       	rcall	.+0      	; 0x1332 <DIO_u8TogPinValue+0x8>
    1332:	0f 92       	push	r0
    1334:	cd b7       	in	r28, 0x3d	; 61
    1336:	de b7       	in	r29, 0x3e	; 62
    1338:	8a 83       	std	Y+2, r24	; 0x02
    133a:	6b 83       	std	Y+3, r22	; 0x03
	u8 Local_u8ErrorState = STD_TYPES_OK;
    133c:	81 e0       	ldi	r24, 0x01	; 1
    133e:	89 83       	std	Y+1, r24	; 0x01
	if(Copy_u8PinId <= DIO_u8_PIN7)
    1340:	8b 81       	ldd	r24, Y+3	; 0x03
    1342:	88 30       	cpi	r24, 0x08	; 8
    1344:	08 f0       	brcs	.+2      	; 0x1348 <DIO_u8TogPinValue+0x1e>
    1346:	6f c0       	rjmp	.+222    	; 0x1426 <DIO_u8TogPinValue+0xfc>
	{
		switch(Copy_u8PortId)
    1348:	8a 81       	ldd	r24, Y+2	; 0x02
    134a:	28 2f       	mov	r18, r24
    134c:	30 e0       	ldi	r19, 0x00	; 0
    134e:	3d 83       	std	Y+5, r19	; 0x05
    1350:	2c 83       	std	Y+4, r18	; 0x04
    1352:	8c 81       	ldd	r24, Y+4	; 0x04
    1354:	9d 81       	ldd	r25, Y+5	; 0x05
    1356:	81 30       	cpi	r24, 0x01	; 1
    1358:	91 05       	cpc	r25, r1
    135a:	49 f1       	breq	.+82     	; 0x13ae <DIO_u8TogPinValue+0x84>
    135c:	2c 81       	ldd	r18, Y+4	; 0x04
    135e:	3d 81       	ldd	r19, Y+5	; 0x05
    1360:	22 30       	cpi	r18, 0x02	; 2
    1362:	31 05       	cpc	r19, r1
    1364:	2c f4       	brge	.+10     	; 0x1370 <DIO_u8TogPinValue+0x46>
    1366:	8c 81       	ldd	r24, Y+4	; 0x04
    1368:	9d 81       	ldd	r25, Y+5	; 0x05
    136a:	00 97       	sbiw	r24, 0x00	; 0
    136c:	61 f0       	breq	.+24     	; 0x1386 <DIO_u8TogPinValue+0x5c>
    136e:	5c c0       	rjmp	.+184    	; 0x1428 <DIO_u8TogPinValue+0xfe>
    1370:	2c 81       	ldd	r18, Y+4	; 0x04
    1372:	3d 81       	ldd	r19, Y+5	; 0x05
    1374:	22 30       	cpi	r18, 0x02	; 2
    1376:	31 05       	cpc	r19, r1
    1378:	71 f1       	breq	.+92     	; 0x13d6 <DIO_u8TogPinValue+0xac>
    137a:	8c 81       	ldd	r24, Y+4	; 0x04
    137c:	9d 81       	ldd	r25, Y+5	; 0x05
    137e:	83 30       	cpi	r24, 0x03	; 3
    1380:	91 05       	cpc	r25, r1
    1382:	e9 f1       	breq	.+122    	; 0x13fe <DIO_u8TogPinValue+0xd4>
    1384:	51 c0       	rjmp	.+162    	; 0x1428 <DIO_u8TogPinValue+0xfe>
		{
		case DIO_u8_PORTA:TOG_BIT(DIO_u8_PORTA_REG,Copy_u8PinId);break;
    1386:	ab e3       	ldi	r26, 0x3B	; 59
    1388:	b0 e0       	ldi	r27, 0x00	; 0
    138a:	eb e3       	ldi	r30, 0x3B	; 59
    138c:	f0 e0       	ldi	r31, 0x00	; 0
    138e:	80 81       	ld	r24, Z
    1390:	48 2f       	mov	r20, r24
    1392:	8b 81       	ldd	r24, Y+3	; 0x03
    1394:	28 2f       	mov	r18, r24
    1396:	30 e0       	ldi	r19, 0x00	; 0
    1398:	81 e0       	ldi	r24, 0x01	; 1
    139a:	90 e0       	ldi	r25, 0x00	; 0
    139c:	02 2e       	mov	r0, r18
    139e:	02 c0       	rjmp	.+4      	; 0x13a4 <DIO_u8TogPinValue+0x7a>
    13a0:	88 0f       	add	r24, r24
    13a2:	99 1f       	adc	r25, r25
    13a4:	0a 94       	dec	r0
    13a6:	e2 f7       	brpl	.-8      	; 0x13a0 <DIO_u8TogPinValue+0x76>
    13a8:	84 27       	eor	r24, r20
    13aa:	8c 93       	st	X, r24
    13ac:	3d c0       	rjmp	.+122    	; 0x1428 <DIO_u8TogPinValue+0xfe>
		case DIO_u8_PORTB:TOG_BIT(DIO_u8_PORTB_REG,Copy_u8PinId);break;
    13ae:	a8 e3       	ldi	r26, 0x38	; 56
    13b0:	b0 e0       	ldi	r27, 0x00	; 0
    13b2:	e8 e3       	ldi	r30, 0x38	; 56
    13b4:	f0 e0       	ldi	r31, 0x00	; 0
    13b6:	80 81       	ld	r24, Z
    13b8:	48 2f       	mov	r20, r24
    13ba:	8b 81       	ldd	r24, Y+3	; 0x03
    13bc:	28 2f       	mov	r18, r24
    13be:	30 e0       	ldi	r19, 0x00	; 0
    13c0:	81 e0       	ldi	r24, 0x01	; 1
    13c2:	90 e0       	ldi	r25, 0x00	; 0
    13c4:	02 2e       	mov	r0, r18
    13c6:	02 c0       	rjmp	.+4      	; 0x13cc <DIO_u8TogPinValue+0xa2>
    13c8:	88 0f       	add	r24, r24
    13ca:	99 1f       	adc	r25, r25
    13cc:	0a 94       	dec	r0
    13ce:	e2 f7       	brpl	.-8      	; 0x13c8 <DIO_u8TogPinValue+0x9e>
    13d0:	84 27       	eor	r24, r20
    13d2:	8c 93       	st	X, r24
    13d4:	29 c0       	rjmp	.+82     	; 0x1428 <DIO_u8TogPinValue+0xfe>
		case DIO_u8_PORTC:TOG_BIT(DIO_u8_PORTC_REG,Copy_u8PinId);break;
    13d6:	a5 e3       	ldi	r26, 0x35	; 53
    13d8:	b0 e0       	ldi	r27, 0x00	; 0
    13da:	e5 e3       	ldi	r30, 0x35	; 53
    13dc:	f0 e0       	ldi	r31, 0x00	; 0
    13de:	80 81       	ld	r24, Z
    13e0:	48 2f       	mov	r20, r24
    13e2:	8b 81       	ldd	r24, Y+3	; 0x03
    13e4:	28 2f       	mov	r18, r24
    13e6:	30 e0       	ldi	r19, 0x00	; 0
    13e8:	81 e0       	ldi	r24, 0x01	; 1
    13ea:	90 e0       	ldi	r25, 0x00	; 0
    13ec:	02 2e       	mov	r0, r18
    13ee:	02 c0       	rjmp	.+4      	; 0x13f4 <DIO_u8TogPinValue+0xca>
    13f0:	88 0f       	add	r24, r24
    13f2:	99 1f       	adc	r25, r25
    13f4:	0a 94       	dec	r0
    13f6:	e2 f7       	brpl	.-8      	; 0x13f0 <DIO_u8TogPinValue+0xc6>
    13f8:	84 27       	eor	r24, r20
    13fa:	8c 93       	st	X, r24
    13fc:	15 c0       	rjmp	.+42     	; 0x1428 <DIO_u8TogPinValue+0xfe>
		case DIO_u8_PORTD:TOG_BIT(DIO_u8_PORTD_REG,Copy_u8PinId);break;
    13fe:	a2 e3       	ldi	r26, 0x32	; 50
    1400:	b0 e0       	ldi	r27, 0x00	; 0
    1402:	e2 e3       	ldi	r30, 0x32	; 50
    1404:	f0 e0       	ldi	r31, 0x00	; 0
    1406:	80 81       	ld	r24, Z
    1408:	48 2f       	mov	r20, r24
    140a:	8b 81       	ldd	r24, Y+3	; 0x03
    140c:	28 2f       	mov	r18, r24
    140e:	30 e0       	ldi	r19, 0x00	; 0
    1410:	81 e0       	ldi	r24, 0x01	; 1
    1412:	90 e0       	ldi	r25, 0x00	; 0
    1414:	02 2e       	mov	r0, r18
    1416:	02 c0       	rjmp	.+4      	; 0x141c <DIO_u8TogPinValue+0xf2>
    1418:	88 0f       	add	r24, r24
    141a:	99 1f       	adc	r25, r25
    141c:	0a 94       	dec	r0
    141e:	e2 f7       	brpl	.-8      	; 0x1418 <DIO_u8TogPinValue+0xee>
    1420:	84 27       	eor	r24, r20
    1422:	8c 93       	st	X, r24
    1424:	01 c0       	rjmp	.+2      	; 0x1428 <DIO_u8TogPinValue+0xfe>
		}
	}
	else
	{
		Local_u8ErrorState = STD_TYPES_NOK;
    1426:	19 82       	std	Y+1, r1	; 0x01
	}
	return Local_u8ErrorState;
    1428:	89 81       	ldd	r24, Y+1	; 0x01
}
    142a:	0f 90       	pop	r0
    142c:	0f 90       	pop	r0
    142e:	0f 90       	pop	r0
    1430:	0f 90       	pop	r0
    1432:	0f 90       	pop	r0
    1434:	cf 91       	pop	r28
    1436:	df 91       	pop	r29
    1438:	08 95       	ret

0000143a <DIO_u8SetPortDirection>:


u8 DIO_u8SetPortDirection(u8 Copy_u8PortId,u8 Copy_u8PortDirection)
{
    143a:	df 93       	push	r29
    143c:	cf 93       	push	r28
    143e:	cd b7       	in	r28, 0x3d	; 61
    1440:	de b7       	in	r29, 0x3e	; 62
    1442:	2d 97       	sbiw	r28, 0x0d	; 13
    1444:	0f b6       	in	r0, 0x3f	; 63
    1446:	f8 94       	cli
    1448:	de bf       	out	0x3e, r29	; 62
    144a:	0f be       	out	0x3f, r0	; 63
    144c:	cd bf       	out	0x3d, r28	; 61
    144e:	8a 83       	std	Y+2, r24	; 0x02
    1450:	6b 83       	std	Y+3, r22	; 0x03
	u8 Local_u8ErrorState = STD_TYPES_OK;
    1452:	81 e0       	ldi	r24, 0x01	; 1
    1454:	89 83       	std	Y+1, r24	; 0x01
	switch(Copy_u8PortId)
    1456:	8a 81       	ldd	r24, Y+2	; 0x02
    1458:	28 2f       	mov	r18, r24
    145a:	30 e0       	ldi	r19, 0x00	; 0
    145c:	3d 87       	std	Y+13, r19	; 0x0d
    145e:	2c 87       	std	Y+12, r18	; 0x0c
    1460:	8c 85       	ldd	r24, Y+12	; 0x0c
    1462:	9d 85       	ldd	r25, Y+13	; 0x0d
    1464:	81 30       	cpi	r24, 0x01	; 1
    1466:	91 05       	cpc	r25, r1
    1468:	d1 f1       	breq	.+116    	; 0x14de <DIO_u8SetPortDirection+0xa4>
    146a:	2c 85       	ldd	r18, Y+12	; 0x0c
    146c:	3d 85       	ldd	r19, Y+13	; 0x0d
    146e:	22 30       	cpi	r18, 0x02	; 2
    1470:	31 05       	cpc	r19, r1
    1472:	2c f4       	brge	.+10     	; 0x147e <DIO_u8SetPortDirection+0x44>
    1474:	8c 85       	ldd	r24, Y+12	; 0x0c
    1476:	9d 85       	ldd	r25, Y+13	; 0x0d
    1478:	00 97       	sbiw	r24, 0x00	; 0
    147a:	71 f0       	breq	.+28     	; 0x1498 <DIO_u8SetPortDirection+0x5e>
    147c:	99 c0       	rjmp	.+306    	; 0x15b0 <DIO_u8SetPortDirection+0x176>
    147e:	2c 85       	ldd	r18, Y+12	; 0x0c
    1480:	3d 85       	ldd	r19, Y+13	; 0x0d
    1482:	22 30       	cpi	r18, 0x02	; 2
    1484:	31 05       	cpc	r19, r1
    1486:	09 f4       	brne	.+2      	; 0x148a <DIO_u8SetPortDirection+0x50>
    1488:	4d c0       	rjmp	.+154    	; 0x1524 <DIO_u8SetPortDirection+0xea>
    148a:	8c 85       	ldd	r24, Y+12	; 0x0c
    148c:	9d 85       	ldd	r25, Y+13	; 0x0d
    148e:	83 30       	cpi	r24, 0x03	; 3
    1490:	91 05       	cpc	r25, r1
    1492:	09 f4       	brne	.+2      	; 0x1496 <DIO_u8SetPortDirection+0x5c>
    1494:	6a c0       	rjmp	.+212    	; 0x156a <DIO_u8SetPortDirection+0x130>
    1496:	8c c0       	rjmp	.+280    	; 0x15b0 <DIO_u8SetPortDirection+0x176>
	{
	case DIO_u8_PORTA:
		switch(Copy_u8PortDirection)
    1498:	8b 81       	ldd	r24, Y+3	; 0x03
    149a:	28 2f       	mov	r18, r24
    149c:	30 e0       	ldi	r19, 0x00	; 0
    149e:	3b 87       	std	Y+11, r19	; 0x0b
    14a0:	2a 87       	std	Y+10, r18	; 0x0a
    14a2:	8a 85       	ldd	r24, Y+10	; 0x0a
    14a4:	9b 85       	ldd	r25, Y+11	; 0x0b
    14a6:	81 30       	cpi	r24, 0x01	; 1
    14a8:	91 05       	cpc	r25, r1
    14aa:	91 f0       	breq	.+36     	; 0x14d0 <DIO_u8SetPortDirection+0x96>
    14ac:	2a 85       	ldd	r18, Y+10	; 0x0a
    14ae:	3b 85       	ldd	r19, Y+11	; 0x0b
    14b0:	22 30       	cpi	r18, 0x02	; 2
    14b2:	31 05       	cpc	r19, r1
    14b4:	29 f0       	breq	.+10     	; 0x14c0 <DIO_u8SetPortDirection+0x86>
    14b6:	8a 85       	ldd	r24, Y+10	; 0x0a
    14b8:	9b 85       	ldd	r25, Y+11	; 0x0b
    14ba:	00 97       	sbiw	r24, 0x00	; 0
    14bc:	29 f0       	breq	.+10     	; 0x14c8 <DIO_u8SetPortDirection+0x8e>
    14be:	0d c0       	rjmp	.+26     	; 0x14da <DIO_u8SetPortDirection+0xa0>
		{
		case DIO_u8_INPUT_PULLED_UP:DIO_u8_PORTA_REG = 0xff;
    14c0:	eb e3       	ldi	r30, 0x3B	; 59
    14c2:	f0 e0       	ldi	r31, 0x00	; 0
    14c4:	8f ef       	ldi	r24, 0xFF	; 255
    14c6:	80 83       	st	Z, r24
		case DIO_u8_INPUT_FLOATING :DIO_u8_DDRA_REG  = 0x00;break;
    14c8:	ea e3       	ldi	r30, 0x3A	; 58
    14ca:	f0 e0       	ldi	r31, 0x00	; 0
    14cc:	10 82       	st	Z, r1
    14ce:	71 c0       	rjmp	.+226    	; 0x15b2 <DIO_u8SetPortDirection+0x178>
		case DIO_u8_OUTPUT		   :DIO_u8_DDRA_REG  = 0xff;break;
    14d0:	ea e3       	ldi	r30, 0x3A	; 58
    14d2:	f0 e0       	ldi	r31, 0x00	; 0
    14d4:	8f ef       	ldi	r24, 0xFF	; 255
    14d6:	80 83       	st	Z, r24
    14d8:	6c c0       	rjmp	.+216    	; 0x15b2 <DIO_u8SetPortDirection+0x178>
		default					   :Local_u8ErrorState = STD_TYPES_NOK;
    14da:	19 82       	std	Y+1, r1	; 0x01
    14dc:	6a c0       	rjmp	.+212    	; 0x15b2 <DIO_u8SetPortDirection+0x178>

		}
		break;
		case DIO_u8_PORTB:
			switch(Copy_u8PortDirection)
    14de:	8b 81       	ldd	r24, Y+3	; 0x03
    14e0:	28 2f       	mov	r18, r24
    14e2:	30 e0       	ldi	r19, 0x00	; 0
    14e4:	39 87       	std	Y+9, r19	; 0x09
    14e6:	28 87       	std	Y+8, r18	; 0x08
    14e8:	88 85       	ldd	r24, Y+8	; 0x08
    14ea:	99 85       	ldd	r25, Y+9	; 0x09
    14ec:	81 30       	cpi	r24, 0x01	; 1
    14ee:	91 05       	cpc	r25, r1
    14f0:	91 f0       	breq	.+36     	; 0x1516 <DIO_u8SetPortDirection+0xdc>
    14f2:	28 85       	ldd	r18, Y+8	; 0x08
    14f4:	39 85       	ldd	r19, Y+9	; 0x09
    14f6:	22 30       	cpi	r18, 0x02	; 2
    14f8:	31 05       	cpc	r19, r1
    14fa:	29 f0       	breq	.+10     	; 0x1506 <DIO_u8SetPortDirection+0xcc>
    14fc:	88 85       	ldd	r24, Y+8	; 0x08
    14fe:	99 85       	ldd	r25, Y+9	; 0x09
    1500:	00 97       	sbiw	r24, 0x00	; 0
    1502:	29 f0       	breq	.+10     	; 0x150e <DIO_u8SetPortDirection+0xd4>
    1504:	0d c0       	rjmp	.+26     	; 0x1520 <DIO_u8SetPortDirection+0xe6>
			{
			case DIO_u8_INPUT_PULLED_UP:DIO_u8_PORTB_REG = 0xff;
    1506:	e8 e3       	ldi	r30, 0x38	; 56
    1508:	f0 e0       	ldi	r31, 0x00	; 0
    150a:	8f ef       	ldi	r24, 0xFF	; 255
    150c:	80 83       	st	Z, r24
			case DIO_u8_INPUT_FLOATING :DIO_u8_DDRB_REG  = 0x00;break;
    150e:	e7 e3       	ldi	r30, 0x37	; 55
    1510:	f0 e0       	ldi	r31, 0x00	; 0
    1512:	10 82       	st	Z, r1
    1514:	4e c0       	rjmp	.+156    	; 0x15b2 <DIO_u8SetPortDirection+0x178>
			case DIO_u8_OUTPUT		   :DIO_u8_DDRB_REG  = 0xff;break;
    1516:	e7 e3       	ldi	r30, 0x37	; 55
    1518:	f0 e0       	ldi	r31, 0x00	; 0
    151a:	8f ef       	ldi	r24, 0xFF	; 255
    151c:	80 83       	st	Z, r24
    151e:	49 c0       	rjmp	.+146    	; 0x15b2 <DIO_u8SetPortDirection+0x178>
			default					   :Local_u8ErrorState = STD_TYPES_NOK;
    1520:	19 82       	std	Y+1, r1	; 0x01
    1522:	47 c0       	rjmp	.+142    	; 0x15b2 <DIO_u8SetPortDirection+0x178>

			}
			break;
		case DIO_u8_PORTC:
			switch(Copy_u8PortDirection)
    1524:	8b 81       	ldd	r24, Y+3	; 0x03
    1526:	28 2f       	mov	r18, r24
    1528:	30 e0       	ldi	r19, 0x00	; 0
    152a:	3f 83       	std	Y+7, r19	; 0x07
    152c:	2e 83       	std	Y+6, r18	; 0x06
    152e:	8e 81       	ldd	r24, Y+6	; 0x06
    1530:	9f 81       	ldd	r25, Y+7	; 0x07
    1532:	81 30       	cpi	r24, 0x01	; 1
    1534:	91 05       	cpc	r25, r1
    1536:	91 f0       	breq	.+36     	; 0x155c <DIO_u8SetPortDirection+0x122>
    1538:	2e 81       	ldd	r18, Y+6	; 0x06
    153a:	3f 81       	ldd	r19, Y+7	; 0x07
    153c:	22 30       	cpi	r18, 0x02	; 2
    153e:	31 05       	cpc	r19, r1
    1540:	29 f0       	breq	.+10     	; 0x154c <DIO_u8SetPortDirection+0x112>
    1542:	8e 81       	ldd	r24, Y+6	; 0x06
    1544:	9f 81       	ldd	r25, Y+7	; 0x07
    1546:	00 97       	sbiw	r24, 0x00	; 0
    1548:	29 f0       	breq	.+10     	; 0x1554 <DIO_u8SetPortDirection+0x11a>
    154a:	0d c0       	rjmp	.+26     	; 0x1566 <DIO_u8SetPortDirection+0x12c>
			{
			case DIO_u8_INPUT_PULLED_UP:DIO_u8_PORTC_REG = 0xff;
    154c:	e5 e3       	ldi	r30, 0x35	; 53
    154e:	f0 e0       	ldi	r31, 0x00	; 0
    1550:	8f ef       	ldi	r24, 0xFF	; 255
    1552:	80 83       	st	Z, r24
			case DIO_u8_INPUT_FLOATING :DIO_u8_DDRC_REG  = 0x00;break;
    1554:	e4 e3       	ldi	r30, 0x34	; 52
    1556:	f0 e0       	ldi	r31, 0x00	; 0
    1558:	10 82       	st	Z, r1
    155a:	2b c0       	rjmp	.+86     	; 0x15b2 <DIO_u8SetPortDirection+0x178>
			case DIO_u8_OUTPUT		   :DIO_u8_DDRC_REG  = 0xff;break;
    155c:	e4 e3       	ldi	r30, 0x34	; 52
    155e:	f0 e0       	ldi	r31, 0x00	; 0
    1560:	8f ef       	ldi	r24, 0xFF	; 255
    1562:	80 83       	st	Z, r24
    1564:	26 c0       	rjmp	.+76     	; 0x15b2 <DIO_u8SetPortDirection+0x178>
			default					   :Local_u8ErrorState = STD_TYPES_NOK;
    1566:	19 82       	std	Y+1, r1	; 0x01
    1568:	24 c0       	rjmp	.+72     	; 0x15b2 <DIO_u8SetPortDirection+0x178>

			}
			break;
		case DIO_u8_PORTD:
			switch(Copy_u8PortDirection)
    156a:	8b 81       	ldd	r24, Y+3	; 0x03
    156c:	28 2f       	mov	r18, r24
    156e:	30 e0       	ldi	r19, 0x00	; 0
    1570:	3d 83       	std	Y+5, r19	; 0x05
    1572:	2c 83       	std	Y+4, r18	; 0x04
    1574:	8c 81       	ldd	r24, Y+4	; 0x04
    1576:	9d 81       	ldd	r25, Y+5	; 0x05
    1578:	81 30       	cpi	r24, 0x01	; 1
    157a:	91 05       	cpc	r25, r1
    157c:	91 f0       	breq	.+36     	; 0x15a2 <DIO_u8SetPortDirection+0x168>
    157e:	2c 81       	ldd	r18, Y+4	; 0x04
    1580:	3d 81       	ldd	r19, Y+5	; 0x05
    1582:	22 30       	cpi	r18, 0x02	; 2
    1584:	31 05       	cpc	r19, r1
    1586:	29 f0       	breq	.+10     	; 0x1592 <DIO_u8SetPortDirection+0x158>
    1588:	8c 81       	ldd	r24, Y+4	; 0x04
    158a:	9d 81       	ldd	r25, Y+5	; 0x05
    158c:	00 97       	sbiw	r24, 0x00	; 0
    158e:	29 f0       	breq	.+10     	; 0x159a <DIO_u8SetPortDirection+0x160>
    1590:	0d c0       	rjmp	.+26     	; 0x15ac <DIO_u8SetPortDirection+0x172>
			{
			case DIO_u8_INPUT_PULLED_UP:DIO_u8_PORTD_REG = 0xff;
    1592:	e2 e3       	ldi	r30, 0x32	; 50
    1594:	f0 e0       	ldi	r31, 0x00	; 0
    1596:	8f ef       	ldi	r24, 0xFF	; 255
    1598:	80 83       	st	Z, r24
			case DIO_u8_INPUT_FLOATING :DIO_u8_DDRD_REG  = 0x00;break;
    159a:	e1 e3       	ldi	r30, 0x31	; 49
    159c:	f0 e0       	ldi	r31, 0x00	; 0
    159e:	10 82       	st	Z, r1
    15a0:	08 c0       	rjmp	.+16     	; 0x15b2 <DIO_u8SetPortDirection+0x178>
			case DIO_u8_OUTPUT		   :DIO_u8_DDRD_REG  = 0xff;break;
    15a2:	e1 e3       	ldi	r30, 0x31	; 49
    15a4:	f0 e0       	ldi	r31, 0x00	; 0
    15a6:	8f ef       	ldi	r24, 0xFF	; 255
    15a8:	80 83       	st	Z, r24
    15aa:	03 c0       	rjmp	.+6      	; 0x15b2 <DIO_u8SetPortDirection+0x178>
			default					   :Local_u8ErrorState = STD_TYPES_NOK;
    15ac:	19 82       	std	Y+1, r1	; 0x01
    15ae:	01 c0       	rjmp	.+2      	; 0x15b2 <DIO_u8SetPortDirection+0x178>

			}
			break;
			default : Local_u8ErrorState = STD_TYPES_NOK;
    15b0:	19 82       	std	Y+1, r1	; 0x01
	}
	return Local_u8ErrorState;
    15b2:	89 81       	ldd	r24, Y+1	; 0x01
}
    15b4:	2d 96       	adiw	r28, 0x0d	; 13
    15b6:	0f b6       	in	r0, 0x3f	; 63
    15b8:	f8 94       	cli
    15ba:	de bf       	out	0x3e, r29	; 62
    15bc:	0f be       	out	0x3f, r0	; 63
    15be:	cd bf       	out	0x3d, r28	; 61
    15c0:	cf 91       	pop	r28
    15c2:	df 91       	pop	r29
    15c4:	08 95       	ret

000015c6 <DIO_u8SetPortValue>:

u8 DIO_u8SetPortValue	 (u8 Copy_u8PortId,u8 Copy_u8PortValue)
{
    15c6:	df 93       	push	r29
    15c8:	cf 93       	push	r28
    15ca:	00 d0       	rcall	.+0      	; 0x15cc <DIO_u8SetPortValue+0x6>
    15cc:	00 d0       	rcall	.+0      	; 0x15ce <DIO_u8SetPortValue+0x8>
    15ce:	0f 92       	push	r0
    15d0:	cd b7       	in	r28, 0x3d	; 61
    15d2:	de b7       	in	r29, 0x3e	; 62
    15d4:	8a 83       	std	Y+2, r24	; 0x02
    15d6:	6b 83       	std	Y+3, r22	; 0x03
	u8 Local_u8ErrorState = STD_TYPES_OK;
    15d8:	81 e0       	ldi	r24, 0x01	; 1
    15da:	89 83       	std	Y+1, r24	; 0x01
	switch(Copy_u8PortId)
    15dc:	8a 81       	ldd	r24, Y+2	; 0x02
    15de:	28 2f       	mov	r18, r24
    15e0:	30 e0       	ldi	r19, 0x00	; 0
    15e2:	3d 83       	std	Y+5, r19	; 0x05
    15e4:	2c 83       	std	Y+4, r18	; 0x04
    15e6:	8c 81       	ldd	r24, Y+4	; 0x04
    15e8:	9d 81       	ldd	r25, Y+5	; 0x05
    15ea:	81 30       	cpi	r24, 0x01	; 1
    15ec:	91 05       	cpc	r25, r1
    15ee:	d1 f0       	breq	.+52     	; 0x1624 <DIO_u8SetPortValue+0x5e>
    15f0:	2c 81       	ldd	r18, Y+4	; 0x04
    15f2:	3d 81       	ldd	r19, Y+5	; 0x05
    15f4:	22 30       	cpi	r18, 0x02	; 2
    15f6:	31 05       	cpc	r19, r1
    15f8:	2c f4       	brge	.+10     	; 0x1604 <DIO_u8SetPortValue+0x3e>
    15fa:	8c 81       	ldd	r24, Y+4	; 0x04
    15fc:	9d 81       	ldd	r25, Y+5	; 0x05
    15fe:	00 97       	sbiw	r24, 0x00	; 0
    1600:	61 f0       	breq	.+24     	; 0x161a <DIO_u8SetPortValue+0x54>
    1602:	1f c0       	rjmp	.+62     	; 0x1642 <DIO_u8SetPortValue+0x7c>
    1604:	2c 81       	ldd	r18, Y+4	; 0x04
    1606:	3d 81       	ldd	r19, Y+5	; 0x05
    1608:	22 30       	cpi	r18, 0x02	; 2
    160a:	31 05       	cpc	r19, r1
    160c:	81 f0       	breq	.+32     	; 0x162e <DIO_u8SetPortValue+0x68>
    160e:	8c 81       	ldd	r24, Y+4	; 0x04
    1610:	9d 81       	ldd	r25, Y+5	; 0x05
    1612:	83 30       	cpi	r24, 0x03	; 3
    1614:	91 05       	cpc	r25, r1
    1616:	81 f0       	breq	.+32     	; 0x1638 <DIO_u8SetPortValue+0x72>
    1618:	14 c0       	rjmp	.+40     	; 0x1642 <DIO_u8SetPortValue+0x7c>
	{
	case DIO_u8_PORTA:DIO_u8_PORTA_REG = Copy_u8PortValue;break;
    161a:	eb e3       	ldi	r30, 0x3B	; 59
    161c:	f0 e0       	ldi	r31, 0x00	; 0
    161e:	8b 81       	ldd	r24, Y+3	; 0x03
    1620:	80 83       	st	Z, r24
    1622:	10 c0       	rjmp	.+32     	; 0x1644 <DIO_u8SetPortValue+0x7e>
	case DIO_u8_PORTB:DIO_u8_PORTB_REG = Copy_u8PortValue;break;
    1624:	e8 e3       	ldi	r30, 0x38	; 56
    1626:	f0 e0       	ldi	r31, 0x00	; 0
    1628:	8b 81       	ldd	r24, Y+3	; 0x03
    162a:	80 83       	st	Z, r24
    162c:	0b c0       	rjmp	.+22     	; 0x1644 <DIO_u8SetPortValue+0x7e>
	case DIO_u8_PORTC:DIO_u8_PORTC_REG = Copy_u8PortValue;break;
    162e:	e5 e3       	ldi	r30, 0x35	; 53
    1630:	f0 e0       	ldi	r31, 0x00	; 0
    1632:	8b 81       	ldd	r24, Y+3	; 0x03
    1634:	80 83       	st	Z, r24
    1636:	06 c0       	rjmp	.+12     	; 0x1644 <DIO_u8SetPortValue+0x7e>
	case DIO_u8_PORTD:DIO_u8_PORTD_REG = Copy_u8PortValue;break;
    1638:	e2 e3       	ldi	r30, 0x32	; 50
    163a:	f0 e0       	ldi	r31, 0x00	; 0
    163c:	8b 81       	ldd	r24, Y+3	; 0x03
    163e:	80 83       	st	Z, r24
    1640:	01 c0       	rjmp	.+2      	; 0x1644 <DIO_u8SetPortValue+0x7e>
	default 	:Local_u8ErrorState = STD_TYPES_NOK;
    1642:	19 82       	std	Y+1, r1	; 0x01
	}
	return Local_u8ErrorState;
    1644:	89 81       	ldd	r24, Y+1	; 0x01
}
    1646:	0f 90       	pop	r0
    1648:	0f 90       	pop	r0
    164a:	0f 90       	pop	r0
    164c:	0f 90       	pop	r0
    164e:	0f 90       	pop	r0
    1650:	cf 91       	pop	r28
    1652:	df 91       	pop	r29
    1654:	08 95       	ret

00001656 <DIO_u8GetPortValue>:

u8 DIO_u8GetPortValue	 (u8 Copy_u8PortId,u8 * Copy_pu8PortValue)
{
    1656:	df 93       	push	r29
    1658:	cf 93       	push	r28
    165a:	00 d0       	rcall	.+0      	; 0x165c <DIO_u8GetPortValue+0x6>
    165c:	00 d0       	rcall	.+0      	; 0x165e <DIO_u8GetPortValue+0x8>
    165e:	00 d0       	rcall	.+0      	; 0x1660 <DIO_u8GetPortValue+0xa>
    1660:	cd b7       	in	r28, 0x3d	; 61
    1662:	de b7       	in	r29, 0x3e	; 62
    1664:	8a 83       	std	Y+2, r24	; 0x02
    1666:	7c 83       	std	Y+4, r23	; 0x04
    1668:	6b 83       	std	Y+3, r22	; 0x03
	u8 Local_u8ErrorState = STD_TYPES_OK;
    166a:	81 e0       	ldi	r24, 0x01	; 1
    166c:	89 83       	std	Y+1, r24	; 0x01
	if(Copy_pu8PortValue != NULL)
    166e:	8b 81       	ldd	r24, Y+3	; 0x03
    1670:	9c 81       	ldd	r25, Y+4	; 0x04
    1672:	00 97       	sbiw	r24, 0x00	; 0
    1674:	e1 f1       	breq	.+120    	; 0x16ee <DIO_u8GetPortValue+0x98>
	{
		switch(Copy_u8PortId)
    1676:	8a 81       	ldd	r24, Y+2	; 0x02
    1678:	28 2f       	mov	r18, r24
    167a:	30 e0       	ldi	r19, 0x00	; 0
    167c:	3e 83       	std	Y+6, r19	; 0x06
    167e:	2d 83       	std	Y+5, r18	; 0x05
    1680:	8d 81       	ldd	r24, Y+5	; 0x05
    1682:	9e 81       	ldd	r25, Y+6	; 0x06
    1684:	81 30       	cpi	r24, 0x01	; 1
    1686:	91 05       	cpc	r25, r1
    1688:	e1 f0       	breq	.+56     	; 0x16c2 <DIO_u8GetPortValue+0x6c>
    168a:	2d 81       	ldd	r18, Y+5	; 0x05
    168c:	3e 81       	ldd	r19, Y+6	; 0x06
    168e:	22 30       	cpi	r18, 0x02	; 2
    1690:	31 05       	cpc	r19, r1
    1692:	2c f4       	brge	.+10     	; 0x169e <DIO_u8GetPortValue+0x48>
    1694:	8d 81       	ldd	r24, Y+5	; 0x05
    1696:	9e 81       	ldd	r25, Y+6	; 0x06
    1698:	00 97       	sbiw	r24, 0x00	; 0
    169a:	61 f0       	breq	.+24     	; 0x16b4 <DIO_u8GetPortValue+0x5e>
    169c:	27 c0       	rjmp	.+78     	; 0x16ec <DIO_u8GetPortValue+0x96>
    169e:	2d 81       	ldd	r18, Y+5	; 0x05
    16a0:	3e 81       	ldd	r19, Y+6	; 0x06
    16a2:	22 30       	cpi	r18, 0x02	; 2
    16a4:	31 05       	cpc	r19, r1
    16a6:	a1 f0       	breq	.+40     	; 0x16d0 <DIO_u8GetPortValue+0x7a>
    16a8:	8d 81       	ldd	r24, Y+5	; 0x05
    16aa:	9e 81       	ldd	r25, Y+6	; 0x06
    16ac:	83 30       	cpi	r24, 0x03	; 3
    16ae:	91 05       	cpc	r25, r1
    16b0:	b1 f0       	breq	.+44     	; 0x16de <DIO_u8GetPortValue+0x88>
    16b2:	1c c0       	rjmp	.+56     	; 0x16ec <DIO_u8GetPortValue+0x96>
		{
		case DIO_u8_PORTA:*Copy_pu8PortValue = DIO_u8_PINA_REG;break;
    16b4:	e9 e3       	ldi	r30, 0x39	; 57
    16b6:	f0 e0       	ldi	r31, 0x00	; 0
    16b8:	80 81       	ld	r24, Z
    16ba:	eb 81       	ldd	r30, Y+3	; 0x03
    16bc:	fc 81       	ldd	r31, Y+4	; 0x04
    16be:	80 83       	st	Z, r24
    16c0:	16 c0       	rjmp	.+44     	; 0x16ee <DIO_u8GetPortValue+0x98>
		case DIO_u8_PORTB:*Copy_pu8PortValue = DIO_u8_PINB_REG;break;
    16c2:	e6 e3       	ldi	r30, 0x36	; 54
    16c4:	f0 e0       	ldi	r31, 0x00	; 0
    16c6:	80 81       	ld	r24, Z
    16c8:	eb 81       	ldd	r30, Y+3	; 0x03
    16ca:	fc 81       	ldd	r31, Y+4	; 0x04
    16cc:	80 83       	st	Z, r24
    16ce:	0f c0       	rjmp	.+30     	; 0x16ee <DIO_u8GetPortValue+0x98>
		case DIO_u8_PORTC:*Copy_pu8PortValue = DIO_u8_PINC_REG;break;
    16d0:	e3 e3       	ldi	r30, 0x33	; 51
    16d2:	f0 e0       	ldi	r31, 0x00	; 0
    16d4:	80 81       	ld	r24, Z
    16d6:	eb 81       	ldd	r30, Y+3	; 0x03
    16d8:	fc 81       	ldd	r31, Y+4	; 0x04
    16da:	80 83       	st	Z, r24
    16dc:	08 c0       	rjmp	.+16     	; 0x16ee <DIO_u8GetPortValue+0x98>
		case DIO_u8_PORTD:*Copy_pu8PortValue = DIO_u8_PIND_REG;break;
    16de:	e0 e3       	ldi	r30, 0x30	; 48
    16e0:	f0 e0       	ldi	r31, 0x00	; 0
    16e2:	80 81       	ld	r24, Z
    16e4:	eb 81       	ldd	r30, Y+3	; 0x03
    16e6:	fc 81       	ldd	r31, Y+4	; 0x04
    16e8:	80 83       	st	Z, r24
    16ea:	01 c0       	rjmp	.+2      	; 0x16ee <DIO_u8GetPortValue+0x98>
		default			 :Local_u8ErrorState = STD_TYPES_NOK;
    16ec:	19 82       	std	Y+1, r1	; 0x01
		}
	}
	return Local_u8ErrorState;
    16ee:	89 81       	ldd	r24, Y+1	; 0x01

}
    16f0:	26 96       	adiw	r28, 0x06	; 6
    16f2:	0f b6       	in	r0, 0x3f	; 63
    16f4:	f8 94       	cli
    16f6:	de bf       	out	0x3e, r29	; 62
    16f8:	0f be       	out	0x3f, r0	; 63
    16fa:	cd bf       	out	0x3d, r28	; 61
    16fc:	cf 91       	pop	r28
    16fe:	df 91       	pop	r29
    1700:	08 95       	ret

00001702 <DIO_u8Init>:

void DIO_u8Init         (void)
{
    1702:	df 93       	push	r29
    1704:	cf 93       	push	r28
    1706:	cd b7       	in	r28, 0x3d	; 61
    1708:	de b7       	in	r29, 0x3e	; 62
	/*Direction DDR*/
DIO_u8_DDRA_REG = PRIVATE_u8_CONC(DIO_u8_PA7_DIRECTION,DIO_u8_PA6_DIRECTION,DIO_u8_PA5_DIRECTION,DIO_u8_PA4_DIRECTION,
    170a:	ea e3       	ldi	r30, 0x3A	; 58
    170c:	f0 e0       	ldi	r31, 0x00	; 0
    170e:	10 82       	st	Z, r1
		                          DIO_u8_PA3_DIRECTION,DIO_u8_PA2_DIRECTION,DIO_u8_PA1_DIRECTION,DIO_u8_PA0_DIRECTION);

DIO_u8_DDRB_REG = PRIVATE_u8_CONC(DIO_u8_PB7_DIRECTION,DIO_u8_PB6_DIRECTION,DIO_u8_PB5_DIRECTION,DIO_u8_PB4_DIRECTION,
    1710:	e7 e3       	ldi	r30, 0x37	; 55
    1712:	f0 e0       	ldi	r31, 0x00	; 0
    1714:	10 82       	st	Z, r1
		                          DIO_u8_PB3_DIRECTION,DIO_u8_PB2_DIRECTION,DIO_u8_PB1_DIRECTION,DIO_u8_PB0_DIRECTION);

DIO_u8_DDRC_REG = PRIVATE_u8_CONC(DIO_u8_PC7_DIRECTION,DIO_u8_PC6_DIRECTION,DIO_u8_PC5_DIRECTION,DIO_u8_PC4_DIRECTION,
    1716:	e4 e3       	ldi	r30, 0x34	; 52
    1718:	f0 e0       	ldi	r31, 0x00	; 0
    171a:	87 e0       	ldi	r24, 0x07	; 7
    171c:	80 83       	st	Z, r24
		                          DIO_u8_PC3_DIRECTION,DIO_u8_PC2_DIRECTION,DIO_u8_PC1_DIRECTION,DIO_u8_PC0_DIRECTION);

DIO_u8_DDRD_REG = PRIVATE_u8_CONC(DIO_u8_PD7_DIRECTION,DIO_u8_PD6_DIRECTION,DIO_u8_PD5_DIRECTION,DIO_u8_PD4_DIRECTION,
    171e:	e1 e3       	ldi	r30, 0x31	; 49
    1720:	f0 e0       	ldi	r31, 0x00	; 0
    1722:	8f ef       	ldi	r24, 0xFF	; 255
    1724:	80 83       	st	Z, r24
		                          DIO_u8_PD3_DIRECTION,DIO_u8_PD2_DIRECTION,DIO_u8_PD1_DIRECTION,DIO_u8_PD0_DIRECTION);

/*Value PORT*/

DIO_u8_PORTA_REG = PRIVATE_u8_CONC(DIO_u8_PA7_VALUE,DIO_u8_PA6_VALUE,DIO_u8_PA5_VALUE,DIO_u8_PA4_VALUE,
    1726:	eb e3       	ldi	r30, 0x3B	; 59
    1728:	f0 e0       	ldi	r31, 0x00	; 0
    172a:	10 82       	st	Z, r1
	                               DIO_u8_PA3_VALUE,DIO_u8_PA2_VALUE,DIO_u8_PA1_VALUE,DIO_u8_PA0_VALUE);

DIO_u8_PORTB_REG = PRIVATE_u8_CONC(DIO_u8_PB7_VALUE,DIO_u8_PB6_VALUE,DIO_u8_PB5_VALUE,DIO_u8_PB4_VALUE,
    172c:	e8 e3       	ldi	r30, 0x38	; 56
    172e:	f0 e0       	ldi	r31, 0x00	; 0
    1730:	10 82       	st	Z, r1
								   DIO_u8_PB3_VALUE,DIO_u8_PB2_VALUE,DIO_u8_PB1_VALUE,DIO_u8_PB0_VALUE);

DIO_u8_PORTC_REG = PRIVATE_u8_CONC(DIO_u8_PC7_VALUE,DIO_u8_PC6_VALUE,DIO_u8_PC5_VALUE,DIO_u8_PC4_VALUE,
    1732:	e5 e3       	ldi	r30, 0x35	; 53
    1734:	f0 e0       	ldi	r31, 0x00	; 0
    1736:	88 ef       	ldi	r24, 0xF8	; 248
    1738:	80 83       	st	Z, r24
	                                DIO_u8_PC3_VALUE,DIO_u8_PC2_VALUE,DIO_u8_PC1_VALUE,DIO_u8_PC0_VALUE);

DIO_u8_PORTD_REG = PRIVATE_u8_CONC(DIO_u8_PD7_VALUE,DIO_u8_PD6_VALUE,DIO_u8_PD5_VALUE,DIO_u8_PD4_VALUE,
    173a:	e2 e3       	ldi	r30, 0x32	; 50
    173c:	f0 e0       	ldi	r31, 0x00	; 0
    173e:	10 82       	st	Z, r1
		                          DIO_u8_PD3_VALUE,DIO_u8_PD2_VALUE,DIO_u8_PD1_VALUE,DIO_u8_PD0_VALUE);



}
    1740:	cf 91       	pop	r28
    1742:	df 91       	pop	r29
    1744:	08 95       	ret

00001746 <GIE_voidEnable>:

#include "GIE_interface.h"
#include "GIE_private.h"

void GIE_voidEnable(void)
{
    1746:	df 93       	push	r29
    1748:	cf 93       	push	r28
    174a:	cd b7       	in	r28, 0x3d	; 61
    174c:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(SREG,7);
    174e:	af e5       	ldi	r26, 0x5F	; 95
    1750:	b0 e0       	ldi	r27, 0x00	; 0
    1752:	ef e5       	ldi	r30, 0x5F	; 95
    1754:	f0 e0       	ldi	r31, 0x00	; 0
    1756:	80 81       	ld	r24, Z
    1758:	80 68       	ori	r24, 0x80	; 128
    175a:	8c 93       	st	X, r24

}
    175c:	cf 91       	pop	r28
    175e:	df 91       	pop	r29
    1760:	08 95       	ret

00001762 <GIE_voidDisable>:
void GIE_voidDisable(void)
{
    1762:	df 93       	push	r29
    1764:	cf 93       	push	r28
    1766:	cd b7       	in	r28, 0x3d	; 61
    1768:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(SREG,7);
    176a:	af e5       	ldi	r26, 0x5F	; 95
    176c:	b0 e0       	ldi	r27, 0x00	; 0
    176e:	ef e5       	ldi	r30, 0x5F	; 95
    1770:	f0 e0       	ldi	r31, 0x00	; 0
    1772:	80 81       	ld	r24, Z
    1774:	8f 77       	andi	r24, 0x7F	; 127
    1776:	8c 93       	st	X, r24

}
    1778:	cf 91       	pop	r28
    177a:	df 91       	pop	r29
    177c:	08 95       	ret

0000177e <LCD_voidInit>:
#include "LCD_interface.h"
#include "LCD_private.h"
#include "LCD_config.h"

void LCD_voidInit(void)
{
    177e:	0f 93       	push	r16
    1780:	1f 93       	push	r17
    1782:	df 93       	push	r29
    1784:	cf 93       	push	r28
    1786:	cd b7       	in	r28, 0x3d	; 61
    1788:	de b7       	in	r29, 0x3e	; 62
    178a:	cc 54       	subi	r28, 0x4C	; 76
    178c:	d0 40       	sbci	r29, 0x00	; 0
    178e:	0f b6       	in	r0, 0x3f	; 63
    1790:	f8 94       	cli
    1792:	de bf       	out	0x3e, r29	; 62
    1794:	0f be       	out	0x3f, r0	; 63
    1796:	cd bf       	out	0x3d, r28	; 61
    1798:	fe 01       	movw	r30, r28
    179a:	e7 5b       	subi	r30, 0xB7	; 183
    179c:	ff 4f       	sbci	r31, 0xFF	; 255
    179e:	80 e0       	ldi	r24, 0x00	; 0
    17a0:	90 e0       	ldi	r25, 0x00	; 0
    17a2:	ac e0       	ldi	r26, 0x0C	; 12
    17a4:	b2 e4       	ldi	r27, 0x42	; 66
    17a6:	80 83       	st	Z, r24
    17a8:	91 83       	std	Z+1, r25	; 0x01
    17aa:	a2 83       	std	Z+2, r26	; 0x02
    17ac:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    17ae:	8e 01       	movw	r16, r28
    17b0:	0b 5b       	subi	r16, 0xBB	; 187
    17b2:	1f 4f       	sbci	r17, 0xFF	; 255
    17b4:	fe 01       	movw	r30, r28
    17b6:	e7 5b       	subi	r30, 0xB7	; 183
    17b8:	ff 4f       	sbci	r31, 0xFF	; 255
    17ba:	60 81       	ld	r22, Z
    17bc:	71 81       	ldd	r23, Z+1	; 0x01
    17be:	82 81       	ldd	r24, Z+2	; 0x02
    17c0:	93 81       	ldd	r25, Z+3	; 0x03
    17c2:	20 e0       	ldi	r18, 0x00	; 0
    17c4:	30 e0       	ldi	r19, 0x00	; 0
    17c6:	4a ef       	ldi	r20, 0xFA	; 250
    17c8:	54 e4       	ldi	r21, 0x44	; 68
    17ca:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    17ce:	dc 01       	movw	r26, r24
    17d0:	cb 01       	movw	r24, r22
    17d2:	f8 01       	movw	r30, r16
    17d4:	80 83       	st	Z, r24
    17d6:	91 83       	std	Z+1, r25	; 0x01
    17d8:	a2 83       	std	Z+2, r26	; 0x02
    17da:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    17dc:	fe 01       	movw	r30, r28
    17de:	eb 5b       	subi	r30, 0xBB	; 187
    17e0:	ff 4f       	sbci	r31, 0xFF	; 255
    17e2:	60 81       	ld	r22, Z
    17e4:	71 81       	ldd	r23, Z+1	; 0x01
    17e6:	82 81       	ldd	r24, Z+2	; 0x02
    17e8:	93 81       	ldd	r25, Z+3	; 0x03
    17ea:	20 e0       	ldi	r18, 0x00	; 0
    17ec:	30 e0       	ldi	r19, 0x00	; 0
    17ee:	40 e8       	ldi	r20, 0x80	; 128
    17f0:	5f e3       	ldi	r21, 0x3F	; 63
    17f2:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    17f6:	88 23       	and	r24, r24
    17f8:	44 f4       	brge	.+16     	; 0x180a <LCD_voidInit+0x8c>
		__ticks = 1;
    17fa:	fe 01       	movw	r30, r28
    17fc:	ed 5b       	subi	r30, 0xBD	; 189
    17fe:	ff 4f       	sbci	r31, 0xFF	; 255
    1800:	81 e0       	ldi	r24, 0x01	; 1
    1802:	90 e0       	ldi	r25, 0x00	; 0
    1804:	91 83       	std	Z+1, r25	; 0x01
    1806:	80 83       	st	Z, r24
    1808:	64 c0       	rjmp	.+200    	; 0x18d2 <LCD_voidInit+0x154>
	else if (__tmp > 65535)
    180a:	fe 01       	movw	r30, r28
    180c:	eb 5b       	subi	r30, 0xBB	; 187
    180e:	ff 4f       	sbci	r31, 0xFF	; 255
    1810:	60 81       	ld	r22, Z
    1812:	71 81       	ldd	r23, Z+1	; 0x01
    1814:	82 81       	ldd	r24, Z+2	; 0x02
    1816:	93 81       	ldd	r25, Z+3	; 0x03
    1818:	20 e0       	ldi	r18, 0x00	; 0
    181a:	3f ef       	ldi	r19, 0xFF	; 255
    181c:	4f e7       	ldi	r20, 0x7F	; 127
    181e:	57 e4       	ldi	r21, 0x47	; 71
    1820:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1824:	18 16       	cp	r1, r24
    1826:	0c f0       	brlt	.+2      	; 0x182a <LCD_voidInit+0xac>
    1828:	43 c0       	rjmp	.+134    	; 0x18b0 <LCD_voidInit+0x132>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    182a:	fe 01       	movw	r30, r28
    182c:	e7 5b       	subi	r30, 0xB7	; 183
    182e:	ff 4f       	sbci	r31, 0xFF	; 255
    1830:	60 81       	ld	r22, Z
    1832:	71 81       	ldd	r23, Z+1	; 0x01
    1834:	82 81       	ldd	r24, Z+2	; 0x02
    1836:	93 81       	ldd	r25, Z+3	; 0x03
    1838:	20 e0       	ldi	r18, 0x00	; 0
    183a:	30 e0       	ldi	r19, 0x00	; 0
    183c:	40 e2       	ldi	r20, 0x20	; 32
    183e:	51 e4       	ldi	r21, 0x41	; 65
    1840:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1844:	dc 01       	movw	r26, r24
    1846:	cb 01       	movw	r24, r22
    1848:	8e 01       	movw	r16, r28
    184a:	0d 5b       	subi	r16, 0xBD	; 189
    184c:	1f 4f       	sbci	r17, 0xFF	; 255
    184e:	bc 01       	movw	r22, r24
    1850:	cd 01       	movw	r24, r26
    1852:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1856:	dc 01       	movw	r26, r24
    1858:	cb 01       	movw	r24, r22
    185a:	f8 01       	movw	r30, r16
    185c:	91 83       	std	Z+1, r25	; 0x01
    185e:	80 83       	st	Z, r24
    1860:	1f c0       	rjmp	.+62     	; 0x18a0 <LCD_voidInit+0x122>
    1862:	fe 01       	movw	r30, r28
    1864:	ef 5b       	subi	r30, 0xBF	; 191
    1866:	ff 4f       	sbci	r31, 0xFF	; 255
    1868:	88 ec       	ldi	r24, 0xC8	; 200
    186a:	90 e0       	ldi	r25, 0x00	; 0
    186c:	91 83       	std	Z+1, r25	; 0x01
    186e:	80 83       	st	Z, r24
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1870:	fe 01       	movw	r30, r28
    1872:	ef 5b       	subi	r30, 0xBF	; 191
    1874:	ff 4f       	sbci	r31, 0xFF	; 255
    1876:	80 81       	ld	r24, Z
    1878:	91 81       	ldd	r25, Z+1	; 0x01
    187a:	01 97       	sbiw	r24, 0x01	; 1
    187c:	f1 f7       	brne	.-4      	; 0x187a <LCD_voidInit+0xfc>
    187e:	fe 01       	movw	r30, r28
    1880:	ef 5b       	subi	r30, 0xBF	; 191
    1882:	ff 4f       	sbci	r31, 0xFF	; 255
    1884:	91 83       	std	Z+1, r25	; 0x01
    1886:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1888:	de 01       	movw	r26, r28
    188a:	ad 5b       	subi	r26, 0xBD	; 189
    188c:	bf 4f       	sbci	r27, 0xFF	; 255
    188e:	fe 01       	movw	r30, r28
    1890:	ed 5b       	subi	r30, 0xBD	; 189
    1892:	ff 4f       	sbci	r31, 0xFF	; 255
    1894:	80 81       	ld	r24, Z
    1896:	91 81       	ldd	r25, Z+1	; 0x01
    1898:	01 97       	sbiw	r24, 0x01	; 1
    189a:	11 96       	adiw	r26, 0x01	; 1
    189c:	9c 93       	st	X, r25
    189e:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    18a0:	fe 01       	movw	r30, r28
    18a2:	ed 5b       	subi	r30, 0xBD	; 189
    18a4:	ff 4f       	sbci	r31, 0xFF	; 255
    18a6:	80 81       	ld	r24, Z
    18a8:	91 81       	ldd	r25, Z+1	; 0x01
    18aa:	00 97       	sbiw	r24, 0x00	; 0
    18ac:	d1 f6       	brne	.-76     	; 0x1862 <LCD_voidInit+0xe4>
    18ae:	24 c0       	rjmp	.+72     	; 0x18f8 <LCD_voidInit+0x17a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    18b0:	8e 01       	movw	r16, r28
    18b2:	0d 5b       	subi	r16, 0xBD	; 189
    18b4:	1f 4f       	sbci	r17, 0xFF	; 255
    18b6:	fe 01       	movw	r30, r28
    18b8:	eb 5b       	subi	r30, 0xBB	; 187
    18ba:	ff 4f       	sbci	r31, 0xFF	; 255
    18bc:	60 81       	ld	r22, Z
    18be:	71 81       	ldd	r23, Z+1	; 0x01
    18c0:	82 81       	ldd	r24, Z+2	; 0x02
    18c2:	93 81       	ldd	r25, Z+3	; 0x03
    18c4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    18c8:	dc 01       	movw	r26, r24
    18ca:	cb 01       	movw	r24, r22
    18cc:	f8 01       	movw	r30, r16
    18ce:	91 83       	std	Z+1, r25	; 0x01
    18d0:	80 83       	st	Z, r24
    18d2:	fe 01       	movw	r30, r28
    18d4:	ed 5b       	subi	r30, 0xBD	; 189
    18d6:	ff 4f       	sbci	r31, 0xFF	; 255
    18d8:	80 81       	ld	r24, Z
    18da:	91 81       	ldd	r25, Z+1	; 0x01
    18dc:	fe 01       	movw	r30, r28
    18de:	ff 96       	adiw	r30, 0x3f	; 63
    18e0:	91 83       	std	Z+1, r25	; 0x01
    18e2:	80 83       	st	Z, r24
    18e4:	fe 01       	movw	r30, r28
    18e6:	ff 96       	adiw	r30, 0x3f	; 63
    18e8:	80 81       	ld	r24, Z
    18ea:	91 81       	ldd	r25, Z+1	; 0x01
    18ec:	01 97       	sbiw	r24, 0x01	; 1
    18ee:	f1 f7       	brne	.-4      	; 0x18ec <LCD_voidInit+0x16e>
    18f0:	fe 01       	movw	r30, r28
    18f2:	ff 96       	adiw	r30, 0x3f	; 63
    18f4:	91 83       	std	Z+1, r25	; 0x01
    18f6:	80 83       	st	Z, r24
	_delay_ms(35);
	LCD_voidWriteCmnd(0b00111000);
    18f8:	88 e3       	ldi	r24, 0x38	; 56
    18fa:	0e 94 6c 0f 	call	0x1ed8	; 0x1ed8 <LCD_voidWriteCmnd>
    18fe:	80 e0       	ldi	r24, 0x00	; 0
    1900:	90 e0       	ldi	r25, 0x00	; 0
    1902:	a0 e2       	ldi	r26, 0x20	; 32
    1904:	b2 e4       	ldi	r27, 0x42	; 66
    1906:	8b af       	std	Y+59, r24	; 0x3b
    1908:	9c af       	std	Y+60, r25	; 0x3c
    190a:	ad af       	std	Y+61, r26	; 0x3d
    190c:	be af       	std	Y+62, r27	; 0x3e
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    190e:	6b ad       	ldd	r22, Y+59	; 0x3b
    1910:	7c ad       	ldd	r23, Y+60	; 0x3c
    1912:	8d ad       	ldd	r24, Y+61	; 0x3d
    1914:	9e ad       	ldd	r25, Y+62	; 0x3e
    1916:	2b ea       	ldi	r18, 0xAB	; 171
    1918:	3a ea       	ldi	r19, 0xAA	; 170
    191a:	4a e2       	ldi	r20, 0x2A	; 42
    191c:	50 e4       	ldi	r21, 0x40	; 64
    191e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1922:	dc 01       	movw	r26, r24
    1924:	cb 01       	movw	r24, r22
    1926:	8f ab       	std	Y+55, r24	; 0x37
    1928:	98 af       	std	Y+56, r25	; 0x38
    192a:	a9 af       	std	Y+57, r26	; 0x39
    192c:	ba af       	std	Y+58, r27	; 0x3a
	if (__tmp < 1.0)
    192e:	6f a9       	ldd	r22, Y+55	; 0x37
    1930:	78 ad       	ldd	r23, Y+56	; 0x38
    1932:	89 ad       	ldd	r24, Y+57	; 0x39
    1934:	9a ad       	ldd	r25, Y+58	; 0x3a
    1936:	20 e0       	ldi	r18, 0x00	; 0
    1938:	30 e0       	ldi	r19, 0x00	; 0
    193a:	40 e8       	ldi	r20, 0x80	; 128
    193c:	5f e3       	ldi	r21, 0x3F	; 63
    193e:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1942:	88 23       	and	r24, r24
    1944:	1c f4       	brge	.+6      	; 0x194c <LCD_voidInit+0x1ce>
		__ticks = 1;
    1946:	81 e0       	ldi	r24, 0x01	; 1
    1948:	8e ab       	std	Y+54, r24	; 0x36
    194a:	91 c0       	rjmp	.+290    	; 0x1a6e <LCD_voidInit+0x2f0>
	else if (__tmp > 255)
    194c:	6f a9       	ldd	r22, Y+55	; 0x37
    194e:	78 ad       	ldd	r23, Y+56	; 0x38
    1950:	89 ad       	ldd	r24, Y+57	; 0x39
    1952:	9a ad       	ldd	r25, Y+58	; 0x3a
    1954:	20 e0       	ldi	r18, 0x00	; 0
    1956:	30 e0       	ldi	r19, 0x00	; 0
    1958:	4f e7       	ldi	r20, 0x7F	; 127
    195a:	53 e4       	ldi	r21, 0x43	; 67
    195c:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1960:	18 16       	cp	r1, r24
    1962:	0c f0       	brlt	.+2      	; 0x1966 <LCD_voidInit+0x1e8>
    1964:	7b c0       	rjmp	.+246    	; 0x1a5c <LCD_voidInit+0x2de>
	{
		_delay_ms(__us / 1000.0);
    1966:	6b ad       	ldd	r22, Y+59	; 0x3b
    1968:	7c ad       	ldd	r23, Y+60	; 0x3c
    196a:	8d ad       	ldd	r24, Y+61	; 0x3d
    196c:	9e ad       	ldd	r25, Y+62	; 0x3e
    196e:	20 e0       	ldi	r18, 0x00	; 0
    1970:	30 e0       	ldi	r19, 0x00	; 0
    1972:	4a e7       	ldi	r20, 0x7A	; 122
    1974:	54 e4       	ldi	r21, 0x44	; 68
    1976:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    197a:	dc 01       	movw	r26, r24
    197c:	cb 01       	movw	r24, r22
    197e:	8a ab       	std	Y+50, r24	; 0x32
    1980:	9b ab       	std	Y+51, r25	; 0x33
    1982:	ac ab       	std	Y+52, r26	; 0x34
    1984:	bd ab       	std	Y+53, r27	; 0x35
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1986:	6a a9       	ldd	r22, Y+50	; 0x32
    1988:	7b a9       	ldd	r23, Y+51	; 0x33
    198a:	8c a9       	ldd	r24, Y+52	; 0x34
    198c:	9d a9       	ldd	r25, Y+53	; 0x35
    198e:	20 e0       	ldi	r18, 0x00	; 0
    1990:	30 e0       	ldi	r19, 0x00	; 0
    1992:	4a ef       	ldi	r20, 0xFA	; 250
    1994:	54 e4       	ldi	r21, 0x44	; 68
    1996:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    199a:	dc 01       	movw	r26, r24
    199c:	cb 01       	movw	r24, r22
    199e:	8e a7       	std	Y+46, r24	; 0x2e
    19a0:	9f a7       	std	Y+47, r25	; 0x2f
    19a2:	a8 ab       	std	Y+48, r26	; 0x30
    19a4:	b9 ab       	std	Y+49, r27	; 0x31
	if (__tmp < 1.0)
    19a6:	6e a5       	ldd	r22, Y+46	; 0x2e
    19a8:	7f a5       	ldd	r23, Y+47	; 0x2f
    19aa:	88 a9       	ldd	r24, Y+48	; 0x30
    19ac:	99 a9       	ldd	r25, Y+49	; 0x31
    19ae:	20 e0       	ldi	r18, 0x00	; 0
    19b0:	30 e0       	ldi	r19, 0x00	; 0
    19b2:	40 e8       	ldi	r20, 0x80	; 128
    19b4:	5f e3       	ldi	r21, 0x3F	; 63
    19b6:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    19ba:	88 23       	and	r24, r24
    19bc:	2c f4       	brge	.+10     	; 0x19c8 <LCD_voidInit+0x24a>
		__ticks = 1;
    19be:	81 e0       	ldi	r24, 0x01	; 1
    19c0:	90 e0       	ldi	r25, 0x00	; 0
    19c2:	9d a7       	std	Y+45, r25	; 0x2d
    19c4:	8c a7       	std	Y+44, r24	; 0x2c
    19c6:	3f c0       	rjmp	.+126    	; 0x1a46 <LCD_voidInit+0x2c8>
	else if (__tmp > 65535)
    19c8:	6e a5       	ldd	r22, Y+46	; 0x2e
    19ca:	7f a5       	ldd	r23, Y+47	; 0x2f
    19cc:	88 a9       	ldd	r24, Y+48	; 0x30
    19ce:	99 a9       	ldd	r25, Y+49	; 0x31
    19d0:	20 e0       	ldi	r18, 0x00	; 0
    19d2:	3f ef       	ldi	r19, 0xFF	; 255
    19d4:	4f e7       	ldi	r20, 0x7F	; 127
    19d6:	57 e4       	ldi	r21, 0x47	; 71
    19d8:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    19dc:	18 16       	cp	r1, r24
    19de:	4c f5       	brge	.+82     	; 0x1a32 <LCD_voidInit+0x2b4>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    19e0:	6a a9       	ldd	r22, Y+50	; 0x32
    19e2:	7b a9       	ldd	r23, Y+51	; 0x33
    19e4:	8c a9       	ldd	r24, Y+52	; 0x34
    19e6:	9d a9       	ldd	r25, Y+53	; 0x35
    19e8:	20 e0       	ldi	r18, 0x00	; 0
    19ea:	30 e0       	ldi	r19, 0x00	; 0
    19ec:	40 e2       	ldi	r20, 0x20	; 32
    19ee:	51 e4       	ldi	r21, 0x41	; 65
    19f0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    19f4:	dc 01       	movw	r26, r24
    19f6:	cb 01       	movw	r24, r22
    19f8:	bc 01       	movw	r22, r24
    19fa:	cd 01       	movw	r24, r26
    19fc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1a00:	dc 01       	movw	r26, r24
    1a02:	cb 01       	movw	r24, r22
    1a04:	9d a7       	std	Y+45, r25	; 0x2d
    1a06:	8c a7       	std	Y+44, r24	; 0x2c
    1a08:	0f c0       	rjmp	.+30     	; 0x1a28 <LCD_voidInit+0x2aa>
    1a0a:	88 ec       	ldi	r24, 0xC8	; 200
    1a0c:	90 e0       	ldi	r25, 0x00	; 0
    1a0e:	9b a7       	std	Y+43, r25	; 0x2b
    1a10:	8a a7       	std	Y+42, r24	; 0x2a
    1a12:	8a a5       	ldd	r24, Y+42	; 0x2a
    1a14:	9b a5       	ldd	r25, Y+43	; 0x2b
    1a16:	01 97       	sbiw	r24, 0x01	; 1
    1a18:	f1 f7       	brne	.-4      	; 0x1a16 <LCD_voidInit+0x298>
    1a1a:	9b a7       	std	Y+43, r25	; 0x2b
    1a1c:	8a a7       	std	Y+42, r24	; 0x2a
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1a1e:	8c a5       	ldd	r24, Y+44	; 0x2c
    1a20:	9d a5       	ldd	r25, Y+45	; 0x2d
    1a22:	01 97       	sbiw	r24, 0x01	; 1
    1a24:	9d a7       	std	Y+45, r25	; 0x2d
    1a26:	8c a7       	std	Y+44, r24	; 0x2c
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1a28:	8c a5       	ldd	r24, Y+44	; 0x2c
    1a2a:	9d a5       	ldd	r25, Y+45	; 0x2d
    1a2c:	00 97       	sbiw	r24, 0x00	; 0
    1a2e:	69 f7       	brne	.-38     	; 0x1a0a <LCD_voidInit+0x28c>
    1a30:	24 c0       	rjmp	.+72     	; 0x1a7a <LCD_voidInit+0x2fc>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1a32:	6e a5       	ldd	r22, Y+46	; 0x2e
    1a34:	7f a5       	ldd	r23, Y+47	; 0x2f
    1a36:	88 a9       	ldd	r24, Y+48	; 0x30
    1a38:	99 a9       	ldd	r25, Y+49	; 0x31
    1a3a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1a3e:	dc 01       	movw	r26, r24
    1a40:	cb 01       	movw	r24, r22
    1a42:	9d a7       	std	Y+45, r25	; 0x2d
    1a44:	8c a7       	std	Y+44, r24	; 0x2c
    1a46:	8c a5       	ldd	r24, Y+44	; 0x2c
    1a48:	9d a5       	ldd	r25, Y+45	; 0x2d
    1a4a:	99 a7       	std	Y+41, r25	; 0x29
    1a4c:	88 a7       	std	Y+40, r24	; 0x28
    1a4e:	88 a5       	ldd	r24, Y+40	; 0x28
    1a50:	99 a5       	ldd	r25, Y+41	; 0x29
    1a52:	01 97       	sbiw	r24, 0x01	; 1
    1a54:	f1 f7       	brne	.-4      	; 0x1a52 <LCD_voidInit+0x2d4>
    1a56:	99 a7       	std	Y+41, r25	; 0x29
    1a58:	88 a7       	std	Y+40, r24	; 0x28
    1a5a:	0f c0       	rjmp	.+30     	; 0x1a7a <LCD_voidInit+0x2fc>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    1a5c:	6f a9       	ldd	r22, Y+55	; 0x37
    1a5e:	78 ad       	ldd	r23, Y+56	; 0x38
    1a60:	89 ad       	ldd	r24, Y+57	; 0x39
    1a62:	9a ad       	ldd	r25, Y+58	; 0x3a
    1a64:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1a68:	dc 01       	movw	r26, r24
    1a6a:	cb 01       	movw	r24, r22
    1a6c:	8e ab       	std	Y+54, r24	; 0x36
    1a6e:	8e a9       	ldd	r24, Y+54	; 0x36
    1a70:	8f a3       	std	Y+39, r24	; 0x27
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    1a72:	8f a1       	ldd	r24, Y+39	; 0x27
    1a74:	8a 95       	dec	r24
    1a76:	f1 f7       	brne	.-4      	; 0x1a74 <LCD_voidInit+0x2f6>
    1a78:	8f a3       	std	Y+39, r24	; 0x27
	_delay_us(40);
	LCD_voidWriteCmnd(0b00001111);
    1a7a:	8f e0       	ldi	r24, 0x0F	; 15
    1a7c:	0e 94 6c 0f 	call	0x1ed8	; 0x1ed8 <LCD_voidWriteCmnd>
    1a80:	80 e0       	ldi	r24, 0x00	; 0
    1a82:	90 e0       	ldi	r25, 0x00	; 0
    1a84:	a0 e2       	ldi	r26, 0x20	; 32
    1a86:	b2 e4       	ldi	r27, 0x42	; 66
    1a88:	8b a3       	std	Y+35, r24	; 0x23
    1a8a:	9c a3       	std	Y+36, r25	; 0x24
    1a8c:	ad a3       	std	Y+37, r26	; 0x25
    1a8e:	be a3       	std	Y+38, r27	; 0x26
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    1a90:	6b a1       	ldd	r22, Y+35	; 0x23
    1a92:	7c a1       	ldd	r23, Y+36	; 0x24
    1a94:	8d a1       	ldd	r24, Y+37	; 0x25
    1a96:	9e a1       	ldd	r25, Y+38	; 0x26
    1a98:	2b ea       	ldi	r18, 0xAB	; 171
    1a9a:	3a ea       	ldi	r19, 0xAA	; 170
    1a9c:	4a e2       	ldi	r20, 0x2A	; 42
    1a9e:	50 e4       	ldi	r21, 0x40	; 64
    1aa0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1aa4:	dc 01       	movw	r26, r24
    1aa6:	cb 01       	movw	r24, r22
    1aa8:	8f 8f       	std	Y+31, r24	; 0x1f
    1aaa:	98 a3       	std	Y+32, r25	; 0x20
    1aac:	a9 a3       	std	Y+33, r26	; 0x21
    1aae:	ba a3       	std	Y+34, r27	; 0x22
	if (__tmp < 1.0)
    1ab0:	6f 8d       	ldd	r22, Y+31	; 0x1f
    1ab2:	78 a1       	ldd	r23, Y+32	; 0x20
    1ab4:	89 a1       	ldd	r24, Y+33	; 0x21
    1ab6:	9a a1       	ldd	r25, Y+34	; 0x22
    1ab8:	20 e0       	ldi	r18, 0x00	; 0
    1aba:	30 e0       	ldi	r19, 0x00	; 0
    1abc:	40 e8       	ldi	r20, 0x80	; 128
    1abe:	5f e3       	ldi	r21, 0x3F	; 63
    1ac0:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1ac4:	88 23       	and	r24, r24
    1ac6:	1c f4       	brge	.+6      	; 0x1ace <LCD_voidInit+0x350>
		__ticks = 1;
    1ac8:	81 e0       	ldi	r24, 0x01	; 1
    1aca:	8e 8f       	std	Y+30, r24	; 0x1e
    1acc:	91 c0       	rjmp	.+290    	; 0x1bf0 <LCD_voidInit+0x472>
	else if (__tmp > 255)
    1ace:	6f 8d       	ldd	r22, Y+31	; 0x1f
    1ad0:	78 a1       	ldd	r23, Y+32	; 0x20
    1ad2:	89 a1       	ldd	r24, Y+33	; 0x21
    1ad4:	9a a1       	ldd	r25, Y+34	; 0x22
    1ad6:	20 e0       	ldi	r18, 0x00	; 0
    1ad8:	30 e0       	ldi	r19, 0x00	; 0
    1ada:	4f e7       	ldi	r20, 0x7F	; 127
    1adc:	53 e4       	ldi	r21, 0x43	; 67
    1ade:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1ae2:	18 16       	cp	r1, r24
    1ae4:	0c f0       	brlt	.+2      	; 0x1ae8 <LCD_voidInit+0x36a>
    1ae6:	7b c0       	rjmp	.+246    	; 0x1bde <LCD_voidInit+0x460>
	{
		_delay_ms(__us / 1000.0);
    1ae8:	6b a1       	ldd	r22, Y+35	; 0x23
    1aea:	7c a1       	ldd	r23, Y+36	; 0x24
    1aec:	8d a1       	ldd	r24, Y+37	; 0x25
    1aee:	9e a1       	ldd	r25, Y+38	; 0x26
    1af0:	20 e0       	ldi	r18, 0x00	; 0
    1af2:	30 e0       	ldi	r19, 0x00	; 0
    1af4:	4a e7       	ldi	r20, 0x7A	; 122
    1af6:	54 e4       	ldi	r21, 0x44	; 68
    1af8:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    1afc:	dc 01       	movw	r26, r24
    1afe:	cb 01       	movw	r24, r22
    1b00:	8a 8f       	std	Y+26, r24	; 0x1a
    1b02:	9b 8f       	std	Y+27, r25	; 0x1b
    1b04:	ac 8f       	std	Y+28, r26	; 0x1c
    1b06:	bd 8f       	std	Y+29, r27	; 0x1d
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1b08:	6a 8d       	ldd	r22, Y+26	; 0x1a
    1b0a:	7b 8d       	ldd	r23, Y+27	; 0x1b
    1b0c:	8c 8d       	ldd	r24, Y+28	; 0x1c
    1b0e:	9d 8d       	ldd	r25, Y+29	; 0x1d
    1b10:	20 e0       	ldi	r18, 0x00	; 0
    1b12:	30 e0       	ldi	r19, 0x00	; 0
    1b14:	4a ef       	ldi	r20, 0xFA	; 250
    1b16:	54 e4       	ldi	r21, 0x44	; 68
    1b18:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1b1c:	dc 01       	movw	r26, r24
    1b1e:	cb 01       	movw	r24, r22
    1b20:	8e 8b       	std	Y+22, r24	; 0x16
    1b22:	9f 8b       	std	Y+23, r25	; 0x17
    1b24:	a8 8f       	std	Y+24, r26	; 0x18
    1b26:	b9 8f       	std	Y+25, r27	; 0x19
	if (__tmp < 1.0)
    1b28:	6e 89       	ldd	r22, Y+22	; 0x16
    1b2a:	7f 89       	ldd	r23, Y+23	; 0x17
    1b2c:	88 8d       	ldd	r24, Y+24	; 0x18
    1b2e:	99 8d       	ldd	r25, Y+25	; 0x19
    1b30:	20 e0       	ldi	r18, 0x00	; 0
    1b32:	30 e0       	ldi	r19, 0x00	; 0
    1b34:	40 e8       	ldi	r20, 0x80	; 128
    1b36:	5f e3       	ldi	r21, 0x3F	; 63
    1b38:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1b3c:	88 23       	and	r24, r24
    1b3e:	2c f4       	brge	.+10     	; 0x1b4a <LCD_voidInit+0x3cc>
		__ticks = 1;
    1b40:	81 e0       	ldi	r24, 0x01	; 1
    1b42:	90 e0       	ldi	r25, 0x00	; 0
    1b44:	9d 8b       	std	Y+21, r25	; 0x15
    1b46:	8c 8b       	std	Y+20, r24	; 0x14
    1b48:	3f c0       	rjmp	.+126    	; 0x1bc8 <LCD_voidInit+0x44a>
	else if (__tmp > 65535)
    1b4a:	6e 89       	ldd	r22, Y+22	; 0x16
    1b4c:	7f 89       	ldd	r23, Y+23	; 0x17
    1b4e:	88 8d       	ldd	r24, Y+24	; 0x18
    1b50:	99 8d       	ldd	r25, Y+25	; 0x19
    1b52:	20 e0       	ldi	r18, 0x00	; 0
    1b54:	3f ef       	ldi	r19, 0xFF	; 255
    1b56:	4f e7       	ldi	r20, 0x7F	; 127
    1b58:	57 e4       	ldi	r21, 0x47	; 71
    1b5a:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1b5e:	18 16       	cp	r1, r24
    1b60:	4c f5       	brge	.+82     	; 0x1bb4 <LCD_voidInit+0x436>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1b62:	6a 8d       	ldd	r22, Y+26	; 0x1a
    1b64:	7b 8d       	ldd	r23, Y+27	; 0x1b
    1b66:	8c 8d       	ldd	r24, Y+28	; 0x1c
    1b68:	9d 8d       	ldd	r25, Y+29	; 0x1d
    1b6a:	20 e0       	ldi	r18, 0x00	; 0
    1b6c:	30 e0       	ldi	r19, 0x00	; 0
    1b6e:	40 e2       	ldi	r20, 0x20	; 32
    1b70:	51 e4       	ldi	r21, 0x41	; 65
    1b72:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1b76:	dc 01       	movw	r26, r24
    1b78:	cb 01       	movw	r24, r22
    1b7a:	bc 01       	movw	r22, r24
    1b7c:	cd 01       	movw	r24, r26
    1b7e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1b82:	dc 01       	movw	r26, r24
    1b84:	cb 01       	movw	r24, r22
    1b86:	9d 8b       	std	Y+21, r25	; 0x15
    1b88:	8c 8b       	std	Y+20, r24	; 0x14
    1b8a:	0f c0       	rjmp	.+30     	; 0x1baa <LCD_voidInit+0x42c>
    1b8c:	88 ec       	ldi	r24, 0xC8	; 200
    1b8e:	90 e0       	ldi	r25, 0x00	; 0
    1b90:	9b 8b       	std	Y+19, r25	; 0x13
    1b92:	8a 8b       	std	Y+18, r24	; 0x12
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1b94:	8a 89       	ldd	r24, Y+18	; 0x12
    1b96:	9b 89       	ldd	r25, Y+19	; 0x13
    1b98:	01 97       	sbiw	r24, 0x01	; 1
    1b9a:	f1 f7       	brne	.-4      	; 0x1b98 <LCD_voidInit+0x41a>
    1b9c:	9b 8b       	std	Y+19, r25	; 0x13
    1b9e:	8a 8b       	std	Y+18, r24	; 0x12
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1ba0:	8c 89       	ldd	r24, Y+20	; 0x14
    1ba2:	9d 89       	ldd	r25, Y+21	; 0x15
    1ba4:	01 97       	sbiw	r24, 0x01	; 1
    1ba6:	9d 8b       	std	Y+21, r25	; 0x15
    1ba8:	8c 8b       	std	Y+20, r24	; 0x14
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1baa:	8c 89       	ldd	r24, Y+20	; 0x14
    1bac:	9d 89       	ldd	r25, Y+21	; 0x15
    1bae:	00 97       	sbiw	r24, 0x00	; 0
    1bb0:	69 f7       	brne	.-38     	; 0x1b8c <LCD_voidInit+0x40e>
    1bb2:	24 c0       	rjmp	.+72     	; 0x1bfc <LCD_voidInit+0x47e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1bb4:	6e 89       	ldd	r22, Y+22	; 0x16
    1bb6:	7f 89       	ldd	r23, Y+23	; 0x17
    1bb8:	88 8d       	ldd	r24, Y+24	; 0x18
    1bba:	99 8d       	ldd	r25, Y+25	; 0x19
    1bbc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1bc0:	dc 01       	movw	r26, r24
    1bc2:	cb 01       	movw	r24, r22
    1bc4:	9d 8b       	std	Y+21, r25	; 0x15
    1bc6:	8c 8b       	std	Y+20, r24	; 0x14
    1bc8:	8c 89       	ldd	r24, Y+20	; 0x14
    1bca:	9d 89       	ldd	r25, Y+21	; 0x15
    1bcc:	99 8b       	std	Y+17, r25	; 0x11
    1bce:	88 8b       	std	Y+16, r24	; 0x10
    1bd0:	88 89       	ldd	r24, Y+16	; 0x10
    1bd2:	99 89       	ldd	r25, Y+17	; 0x11
    1bd4:	01 97       	sbiw	r24, 0x01	; 1
    1bd6:	f1 f7       	brne	.-4      	; 0x1bd4 <LCD_voidInit+0x456>
    1bd8:	99 8b       	std	Y+17, r25	; 0x11
    1bda:	88 8b       	std	Y+16, r24	; 0x10
    1bdc:	0f c0       	rjmp	.+30     	; 0x1bfc <LCD_voidInit+0x47e>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    1bde:	6f 8d       	ldd	r22, Y+31	; 0x1f
    1be0:	78 a1       	ldd	r23, Y+32	; 0x20
    1be2:	89 a1       	ldd	r24, Y+33	; 0x21
    1be4:	9a a1       	ldd	r25, Y+34	; 0x22
    1be6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1bea:	dc 01       	movw	r26, r24
    1bec:	cb 01       	movw	r24, r22
    1bee:	8e 8f       	std	Y+30, r24	; 0x1e
    1bf0:	8e 8d       	ldd	r24, Y+30	; 0x1e
    1bf2:	8f 87       	std	Y+15, r24	; 0x0f
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    1bf4:	8f 85       	ldd	r24, Y+15	; 0x0f
    1bf6:	8a 95       	dec	r24
    1bf8:	f1 f7       	brne	.-4      	; 0x1bf6 <LCD_voidInit+0x478>
    1bfa:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_us(40);
	LCD_voidWriteCmnd(0x01);
    1bfc:	81 e0       	ldi	r24, 0x01	; 1
    1bfe:	0e 94 6c 0f 	call	0x1ed8	; 0x1ed8 <LCD_voidWriteCmnd>
    1c02:	80 e0       	ldi	r24, 0x00	; 0
    1c04:	90 e0       	ldi	r25, 0x00	; 0
    1c06:	a0 e0       	ldi	r26, 0x00	; 0
    1c08:	b0 e4       	ldi	r27, 0x40	; 64
    1c0a:	8b 87       	std	Y+11, r24	; 0x0b
    1c0c:	9c 87       	std	Y+12, r25	; 0x0c
    1c0e:	ad 87       	std	Y+13, r26	; 0x0d
    1c10:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1c12:	6b 85       	ldd	r22, Y+11	; 0x0b
    1c14:	7c 85       	ldd	r23, Y+12	; 0x0c
    1c16:	8d 85       	ldd	r24, Y+13	; 0x0d
    1c18:	9e 85       	ldd	r25, Y+14	; 0x0e
    1c1a:	20 e0       	ldi	r18, 0x00	; 0
    1c1c:	30 e0       	ldi	r19, 0x00	; 0
    1c1e:	4a ef       	ldi	r20, 0xFA	; 250
    1c20:	54 e4       	ldi	r21, 0x44	; 68
    1c22:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1c26:	dc 01       	movw	r26, r24
    1c28:	cb 01       	movw	r24, r22
    1c2a:	8f 83       	std	Y+7, r24	; 0x07
    1c2c:	98 87       	std	Y+8, r25	; 0x08
    1c2e:	a9 87       	std	Y+9, r26	; 0x09
    1c30:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1c32:	6f 81       	ldd	r22, Y+7	; 0x07
    1c34:	78 85       	ldd	r23, Y+8	; 0x08
    1c36:	89 85       	ldd	r24, Y+9	; 0x09
    1c38:	9a 85       	ldd	r25, Y+10	; 0x0a
    1c3a:	20 e0       	ldi	r18, 0x00	; 0
    1c3c:	30 e0       	ldi	r19, 0x00	; 0
    1c3e:	40 e8       	ldi	r20, 0x80	; 128
    1c40:	5f e3       	ldi	r21, 0x3F	; 63
    1c42:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1c46:	88 23       	and	r24, r24
    1c48:	2c f4       	brge	.+10     	; 0x1c54 <LCD_voidInit+0x4d6>
		__ticks = 1;
    1c4a:	81 e0       	ldi	r24, 0x01	; 1
    1c4c:	90 e0       	ldi	r25, 0x00	; 0
    1c4e:	9e 83       	std	Y+6, r25	; 0x06
    1c50:	8d 83       	std	Y+5, r24	; 0x05
    1c52:	3f c0       	rjmp	.+126    	; 0x1cd2 <LCD_voidInit+0x554>
	else if (__tmp > 65535)
    1c54:	6f 81       	ldd	r22, Y+7	; 0x07
    1c56:	78 85       	ldd	r23, Y+8	; 0x08
    1c58:	89 85       	ldd	r24, Y+9	; 0x09
    1c5a:	9a 85       	ldd	r25, Y+10	; 0x0a
    1c5c:	20 e0       	ldi	r18, 0x00	; 0
    1c5e:	3f ef       	ldi	r19, 0xFF	; 255
    1c60:	4f e7       	ldi	r20, 0x7F	; 127
    1c62:	57 e4       	ldi	r21, 0x47	; 71
    1c64:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1c68:	18 16       	cp	r1, r24
    1c6a:	4c f5       	brge	.+82     	; 0x1cbe <LCD_voidInit+0x540>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1c6c:	6b 85       	ldd	r22, Y+11	; 0x0b
    1c6e:	7c 85       	ldd	r23, Y+12	; 0x0c
    1c70:	8d 85       	ldd	r24, Y+13	; 0x0d
    1c72:	9e 85       	ldd	r25, Y+14	; 0x0e
    1c74:	20 e0       	ldi	r18, 0x00	; 0
    1c76:	30 e0       	ldi	r19, 0x00	; 0
    1c78:	40 e2       	ldi	r20, 0x20	; 32
    1c7a:	51 e4       	ldi	r21, 0x41	; 65
    1c7c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1c80:	dc 01       	movw	r26, r24
    1c82:	cb 01       	movw	r24, r22
    1c84:	bc 01       	movw	r22, r24
    1c86:	cd 01       	movw	r24, r26
    1c88:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1c8c:	dc 01       	movw	r26, r24
    1c8e:	cb 01       	movw	r24, r22
    1c90:	9e 83       	std	Y+6, r25	; 0x06
    1c92:	8d 83       	std	Y+5, r24	; 0x05
    1c94:	0f c0       	rjmp	.+30     	; 0x1cb4 <LCD_voidInit+0x536>
    1c96:	88 ec       	ldi	r24, 0xC8	; 200
    1c98:	90 e0       	ldi	r25, 0x00	; 0
    1c9a:	9c 83       	std	Y+4, r25	; 0x04
    1c9c:	8b 83       	std	Y+3, r24	; 0x03
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1c9e:	8b 81       	ldd	r24, Y+3	; 0x03
    1ca0:	9c 81       	ldd	r25, Y+4	; 0x04
    1ca2:	01 97       	sbiw	r24, 0x01	; 1
    1ca4:	f1 f7       	brne	.-4      	; 0x1ca2 <LCD_voidInit+0x524>
    1ca6:	9c 83       	std	Y+4, r25	; 0x04
    1ca8:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1caa:	8d 81       	ldd	r24, Y+5	; 0x05
    1cac:	9e 81       	ldd	r25, Y+6	; 0x06
    1cae:	01 97       	sbiw	r24, 0x01	; 1
    1cb0:	9e 83       	std	Y+6, r25	; 0x06
    1cb2:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1cb4:	8d 81       	ldd	r24, Y+5	; 0x05
    1cb6:	9e 81       	ldd	r25, Y+6	; 0x06
    1cb8:	00 97       	sbiw	r24, 0x00	; 0
    1cba:	69 f7       	brne	.-38     	; 0x1c96 <LCD_voidInit+0x518>
    1cbc:	14 c0       	rjmp	.+40     	; 0x1ce6 <LCD_voidInit+0x568>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1cbe:	6f 81       	ldd	r22, Y+7	; 0x07
    1cc0:	78 85       	ldd	r23, Y+8	; 0x08
    1cc2:	89 85       	ldd	r24, Y+9	; 0x09
    1cc4:	9a 85       	ldd	r25, Y+10	; 0x0a
    1cc6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1cca:	dc 01       	movw	r26, r24
    1ccc:	cb 01       	movw	r24, r22
    1cce:	9e 83       	std	Y+6, r25	; 0x06
    1cd0:	8d 83       	std	Y+5, r24	; 0x05
    1cd2:	8d 81       	ldd	r24, Y+5	; 0x05
    1cd4:	9e 81       	ldd	r25, Y+6	; 0x06
    1cd6:	9a 83       	std	Y+2, r25	; 0x02
    1cd8:	89 83       	std	Y+1, r24	; 0x01
    1cda:	89 81       	ldd	r24, Y+1	; 0x01
    1cdc:	9a 81       	ldd	r25, Y+2	; 0x02
    1cde:	01 97       	sbiw	r24, 0x01	; 1
    1ce0:	f1 f7       	brne	.-4      	; 0x1cde <LCD_voidInit+0x560>
    1ce2:	9a 83       	std	Y+2, r25	; 0x02
    1ce4:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(2);
	LCD_voidWriteCmnd(0b00000110);
    1ce6:	86 e0       	ldi	r24, 0x06	; 6
    1ce8:	0e 94 6c 0f 	call	0x1ed8	; 0x1ed8 <LCD_voidWriteCmnd>
}
    1cec:	c4 5b       	subi	r28, 0xB4	; 180
    1cee:	df 4f       	sbci	r29, 0xFF	; 255
    1cf0:	0f b6       	in	r0, 0x3f	; 63
    1cf2:	f8 94       	cli
    1cf4:	de bf       	out	0x3e, r29	; 62
    1cf6:	0f be       	out	0x3f, r0	; 63
    1cf8:	cd bf       	out	0x3d, r28	; 61
    1cfa:	cf 91       	pop	r28
    1cfc:	df 91       	pop	r29
    1cfe:	1f 91       	pop	r17
    1d00:	0f 91       	pop	r16
    1d02:	08 95       	ret

00001d04 <LCD_voidWriteChar>:

void LCD_voidWriteChar(u8 Copy_u8Char)
{
    1d04:	df 93       	push	r29
    1d06:	cf 93       	push	r28
    1d08:	cd b7       	in	r28, 0x3d	; 61
    1d0a:	de b7       	in	r29, 0x3e	; 62
    1d0c:	69 97       	sbiw	r28, 0x19	; 25
    1d0e:	0f b6       	in	r0, 0x3f	; 63
    1d10:	f8 94       	cli
    1d12:	de bf       	out	0x3e, r29	; 62
    1d14:	0f be       	out	0x3f, r0	; 63
    1d16:	cd bf       	out	0x3d, r28	; 61
    1d18:	89 8f       	std	Y+25, r24	; 0x19
	/* RS = 1 (Data Byte) 		*/
	DIO_u8SetPinValue(LCD_u8_RS_PORT,LCD_u8_RS_PIN,DIO_u8_HIGH);
    1d1a:	82 e0       	ldi	r24, 0x02	; 2
    1d1c:	60 e0       	ldi	r22, 0x00	; 0
    1d1e:	41 e0       	ldi	r20, 0x01	; 1
    1d20:	0e 94 d7 07 	call	0xfae	; 0xfae <DIO_u8SetPinValue>
	/* RW = 0 (Write Operation) */
	DIO_u8SetPinValue(LCD_u8_RW_PORT,LCD_u8_RW_PIN,DIO_u8_LOW);
    1d24:	82 e0       	ldi	r24, 0x02	; 2
    1d26:	61 e0       	ldi	r22, 0x01	; 1
    1d28:	40 e0       	ldi	r20, 0x00	; 0
    1d2a:	0e 94 d7 07 	call	0xfae	; 0xfae <DIO_u8SetPinValue>
	/* Send Data Byte to LCD 	*/
	DIO_u8SetPortValue(LCD_u8_DATA_PORT,Copy_u8Char);
    1d2e:	83 e0       	ldi	r24, 0x03	; 3
    1d30:	69 8d       	ldd	r22, Y+25	; 0x19
    1d32:	0e 94 e3 0a 	call	0x15c6	; 0x15c6 <DIO_u8SetPortValue>
	/* Enable Pulse				*/
	DIO_u8SetPinValue(LCD_u8_EN_PORT,LCD_u8_EN_PIN,DIO_u8_HIGH);
    1d36:	82 e0       	ldi	r24, 0x02	; 2
    1d38:	62 e0       	ldi	r22, 0x02	; 2
    1d3a:	41 e0       	ldi	r20, 0x01	; 1
    1d3c:	0e 94 d7 07 	call	0xfae	; 0xfae <DIO_u8SetPinValue>
    1d40:	80 e0       	ldi	r24, 0x00	; 0
    1d42:	90 e0       	ldi	r25, 0x00	; 0
    1d44:	a0 e8       	ldi	r26, 0x80	; 128
    1d46:	bf e3       	ldi	r27, 0x3F	; 63
    1d48:	8d 8b       	std	Y+21, r24	; 0x15
    1d4a:	9e 8b       	std	Y+22, r25	; 0x16
    1d4c:	af 8b       	std	Y+23, r26	; 0x17
    1d4e:	b8 8f       	std	Y+24, r27	; 0x18
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    1d50:	6d 89       	ldd	r22, Y+21	; 0x15
    1d52:	7e 89       	ldd	r23, Y+22	; 0x16
    1d54:	8f 89       	ldd	r24, Y+23	; 0x17
    1d56:	98 8d       	ldd	r25, Y+24	; 0x18
    1d58:	2b ea       	ldi	r18, 0xAB	; 171
    1d5a:	3a ea       	ldi	r19, 0xAA	; 170
    1d5c:	4a e2       	ldi	r20, 0x2A	; 42
    1d5e:	50 e4       	ldi	r21, 0x40	; 64
    1d60:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1d64:	dc 01       	movw	r26, r24
    1d66:	cb 01       	movw	r24, r22
    1d68:	89 8b       	std	Y+17, r24	; 0x11
    1d6a:	9a 8b       	std	Y+18, r25	; 0x12
    1d6c:	ab 8b       	std	Y+19, r26	; 0x13
    1d6e:	bc 8b       	std	Y+20, r27	; 0x14
	if (__tmp < 1.0)
    1d70:	69 89       	ldd	r22, Y+17	; 0x11
    1d72:	7a 89       	ldd	r23, Y+18	; 0x12
    1d74:	8b 89       	ldd	r24, Y+19	; 0x13
    1d76:	9c 89       	ldd	r25, Y+20	; 0x14
    1d78:	20 e0       	ldi	r18, 0x00	; 0
    1d7a:	30 e0       	ldi	r19, 0x00	; 0
    1d7c:	40 e8       	ldi	r20, 0x80	; 128
    1d7e:	5f e3       	ldi	r21, 0x3F	; 63
    1d80:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1d84:	88 23       	and	r24, r24
    1d86:	1c f4       	brge	.+6      	; 0x1d8e <LCD_voidWriteChar+0x8a>
		__ticks = 1;
    1d88:	81 e0       	ldi	r24, 0x01	; 1
    1d8a:	88 8b       	std	Y+16, r24	; 0x10
    1d8c:	91 c0       	rjmp	.+290    	; 0x1eb0 <LCD_voidWriteChar+0x1ac>
	else if (__tmp > 255)
    1d8e:	69 89       	ldd	r22, Y+17	; 0x11
    1d90:	7a 89       	ldd	r23, Y+18	; 0x12
    1d92:	8b 89       	ldd	r24, Y+19	; 0x13
    1d94:	9c 89       	ldd	r25, Y+20	; 0x14
    1d96:	20 e0       	ldi	r18, 0x00	; 0
    1d98:	30 e0       	ldi	r19, 0x00	; 0
    1d9a:	4f e7       	ldi	r20, 0x7F	; 127
    1d9c:	53 e4       	ldi	r21, 0x43	; 67
    1d9e:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1da2:	18 16       	cp	r1, r24
    1da4:	0c f0       	brlt	.+2      	; 0x1da8 <LCD_voidWriteChar+0xa4>
    1da6:	7b c0       	rjmp	.+246    	; 0x1e9e <LCD_voidWriteChar+0x19a>
	{
		_delay_ms(__us / 1000.0);
    1da8:	6d 89       	ldd	r22, Y+21	; 0x15
    1daa:	7e 89       	ldd	r23, Y+22	; 0x16
    1dac:	8f 89       	ldd	r24, Y+23	; 0x17
    1dae:	98 8d       	ldd	r25, Y+24	; 0x18
    1db0:	20 e0       	ldi	r18, 0x00	; 0
    1db2:	30 e0       	ldi	r19, 0x00	; 0
    1db4:	4a e7       	ldi	r20, 0x7A	; 122
    1db6:	54 e4       	ldi	r21, 0x44	; 68
    1db8:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    1dbc:	dc 01       	movw	r26, r24
    1dbe:	cb 01       	movw	r24, r22
    1dc0:	8c 87       	std	Y+12, r24	; 0x0c
    1dc2:	9d 87       	std	Y+13, r25	; 0x0d
    1dc4:	ae 87       	std	Y+14, r26	; 0x0e
    1dc6:	bf 87       	std	Y+15, r27	; 0x0f
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1dc8:	6c 85       	ldd	r22, Y+12	; 0x0c
    1dca:	7d 85       	ldd	r23, Y+13	; 0x0d
    1dcc:	8e 85       	ldd	r24, Y+14	; 0x0e
    1dce:	9f 85       	ldd	r25, Y+15	; 0x0f
    1dd0:	20 e0       	ldi	r18, 0x00	; 0
    1dd2:	30 e0       	ldi	r19, 0x00	; 0
    1dd4:	4a ef       	ldi	r20, 0xFA	; 250
    1dd6:	54 e4       	ldi	r21, 0x44	; 68
    1dd8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1ddc:	dc 01       	movw	r26, r24
    1dde:	cb 01       	movw	r24, r22
    1de0:	88 87       	std	Y+8, r24	; 0x08
    1de2:	99 87       	std	Y+9, r25	; 0x09
    1de4:	aa 87       	std	Y+10, r26	; 0x0a
    1de6:	bb 87       	std	Y+11, r27	; 0x0b
	if (__tmp < 1.0)
    1de8:	68 85       	ldd	r22, Y+8	; 0x08
    1dea:	79 85       	ldd	r23, Y+9	; 0x09
    1dec:	8a 85       	ldd	r24, Y+10	; 0x0a
    1dee:	9b 85       	ldd	r25, Y+11	; 0x0b
    1df0:	20 e0       	ldi	r18, 0x00	; 0
    1df2:	30 e0       	ldi	r19, 0x00	; 0
    1df4:	40 e8       	ldi	r20, 0x80	; 128
    1df6:	5f e3       	ldi	r21, 0x3F	; 63
    1df8:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1dfc:	88 23       	and	r24, r24
    1dfe:	2c f4       	brge	.+10     	; 0x1e0a <LCD_voidWriteChar+0x106>
		__ticks = 1;
    1e00:	81 e0       	ldi	r24, 0x01	; 1
    1e02:	90 e0       	ldi	r25, 0x00	; 0
    1e04:	9f 83       	std	Y+7, r25	; 0x07
    1e06:	8e 83       	std	Y+6, r24	; 0x06
    1e08:	3f c0       	rjmp	.+126    	; 0x1e88 <LCD_voidWriteChar+0x184>
	else if (__tmp > 65535)
    1e0a:	68 85       	ldd	r22, Y+8	; 0x08
    1e0c:	79 85       	ldd	r23, Y+9	; 0x09
    1e0e:	8a 85       	ldd	r24, Y+10	; 0x0a
    1e10:	9b 85       	ldd	r25, Y+11	; 0x0b
    1e12:	20 e0       	ldi	r18, 0x00	; 0
    1e14:	3f ef       	ldi	r19, 0xFF	; 255
    1e16:	4f e7       	ldi	r20, 0x7F	; 127
    1e18:	57 e4       	ldi	r21, 0x47	; 71
    1e1a:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1e1e:	18 16       	cp	r1, r24
    1e20:	4c f5       	brge	.+82     	; 0x1e74 <LCD_voidWriteChar+0x170>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1e22:	6c 85       	ldd	r22, Y+12	; 0x0c
    1e24:	7d 85       	ldd	r23, Y+13	; 0x0d
    1e26:	8e 85       	ldd	r24, Y+14	; 0x0e
    1e28:	9f 85       	ldd	r25, Y+15	; 0x0f
    1e2a:	20 e0       	ldi	r18, 0x00	; 0
    1e2c:	30 e0       	ldi	r19, 0x00	; 0
    1e2e:	40 e2       	ldi	r20, 0x20	; 32
    1e30:	51 e4       	ldi	r21, 0x41	; 65
    1e32:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1e36:	dc 01       	movw	r26, r24
    1e38:	cb 01       	movw	r24, r22
    1e3a:	bc 01       	movw	r22, r24
    1e3c:	cd 01       	movw	r24, r26
    1e3e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1e42:	dc 01       	movw	r26, r24
    1e44:	cb 01       	movw	r24, r22
    1e46:	9f 83       	std	Y+7, r25	; 0x07
    1e48:	8e 83       	std	Y+6, r24	; 0x06
    1e4a:	0f c0       	rjmp	.+30     	; 0x1e6a <LCD_voidWriteChar+0x166>
    1e4c:	88 ec       	ldi	r24, 0xC8	; 200
    1e4e:	90 e0       	ldi	r25, 0x00	; 0
    1e50:	9d 83       	std	Y+5, r25	; 0x05
    1e52:	8c 83       	std	Y+4, r24	; 0x04
    1e54:	8c 81       	ldd	r24, Y+4	; 0x04
    1e56:	9d 81       	ldd	r25, Y+5	; 0x05
    1e58:	01 97       	sbiw	r24, 0x01	; 1
    1e5a:	f1 f7       	brne	.-4      	; 0x1e58 <LCD_voidWriteChar+0x154>
    1e5c:	9d 83       	std	Y+5, r25	; 0x05
    1e5e:	8c 83       	std	Y+4, r24	; 0x04
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1e60:	8e 81       	ldd	r24, Y+6	; 0x06
    1e62:	9f 81       	ldd	r25, Y+7	; 0x07
    1e64:	01 97       	sbiw	r24, 0x01	; 1
    1e66:	9f 83       	std	Y+7, r25	; 0x07
    1e68:	8e 83       	std	Y+6, r24	; 0x06
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1e6a:	8e 81       	ldd	r24, Y+6	; 0x06
    1e6c:	9f 81       	ldd	r25, Y+7	; 0x07
    1e6e:	00 97       	sbiw	r24, 0x00	; 0
    1e70:	69 f7       	brne	.-38     	; 0x1e4c <LCD_voidWriteChar+0x148>
    1e72:	24 c0       	rjmp	.+72     	; 0x1ebc <LCD_voidWriteChar+0x1b8>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1e74:	68 85       	ldd	r22, Y+8	; 0x08
    1e76:	79 85       	ldd	r23, Y+9	; 0x09
    1e78:	8a 85       	ldd	r24, Y+10	; 0x0a
    1e7a:	9b 85       	ldd	r25, Y+11	; 0x0b
    1e7c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1e80:	dc 01       	movw	r26, r24
    1e82:	cb 01       	movw	r24, r22
    1e84:	9f 83       	std	Y+7, r25	; 0x07
    1e86:	8e 83       	std	Y+6, r24	; 0x06
    1e88:	8e 81       	ldd	r24, Y+6	; 0x06
    1e8a:	9f 81       	ldd	r25, Y+7	; 0x07
    1e8c:	9b 83       	std	Y+3, r25	; 0x03
    1e8e:	8a 83       	std	Y+2, r24	; 0x02
    1e90:	8a 81       	ldd	r24, Y+2	; 0x02
    1e92:	9b 81       	ldd	r25, Y+3	; 0x03
    1e94:	01 97       	sbiw	r24, 0x01	; 1
    1e96:	f1 f7       	brne	.-4      	; 0x1e94 <LCD_voidWriteChar+0x190>
    1e98:	9b 83       	std	Y+3, r25	; 0x03
    1e9a:	8a 83       	std	Y+2, r24	; 0x02
    1e9c:	0f c0       	rjmp	.+30     	; 0x1ebc <LCD_voidWriteChar+0x1b8>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    1e9e:	69 89       	ldd	r22, Y+17	; 0x11
    1ea0:	7a 89       	ldd	r23, Y+18	; 0x12
    1ea2:	8b 89       	ldd	r24, Y+19	; 0x13
    1ea4:	9c 89       	ldd	r25, Y+20	; 0x14
    1ea6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1eaa:	dc 01       	movw	r26, r24
    1eac:	cb 01       	movw	r24, r22
    1eae:	88 8b       	std	Y+16, r24	; 0x10
    1eb0:	88 89       	ldd	r24, Y+16	; 0x10
    1eb2:	89 83       	std	Y+1, r24	; 0x01
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    1eb4:	89 81       	ldd	r24, Y+1	; 0x01
    1eb6:	8a 95       	dec	r24
    1eb8:	f1 f7       	brne	.-4      	; 0x1eb6 <LCD_voidWriteChar+0x1b2>
    1eba:	89 83       	std	Y+1, r24	; 0x01
	_delay_us(1);
	DIO_u8SetPinValue(LCD_u8_EN_PORT,LCD_u8_EN_PIN,DIO_u8_LOW);
    1ebc:	82 e0       	ldi	r24, 0x02	; 2
    1ebe:	62 e0       	ldi	r22, 0x02	; 2
    1ec0:	40 e0       	ldi	r20, 0x00	; 0
    1ec2:	0e 94 d7 07 	call	0xfae	; 0xfae <DIO_u8SetPinValue>
}
    1ec6:	69 96       	adiw	r28, 0x19	; 25
    1ec8:	0f b6       	in	r0, 0x3f	; 63
    1eca:	f8 94       	cli
    1ecc:	de bf       	out	0x3e, r29	; 62
    1ece:	0f be       	out	0x3f, r0	; 63
    1ed0:	cd bf       	out	0x3d, r28	; 61
    1ed2:	cf 91       	pop	r28
    1ed4:	df 91       	pop	r29
    1ed6:	08 95       	ret

00001ed8 <LCD_voidWriteCmnd>:

void LCD_voidWriteCmnd (u8 Copy_u8Cmnd)
{
    1ed8:	df 93       	push	r29
    1eda:	cf 93       	push	r28
    1edc:	cd b7       	in	r28, 0x3d	; 61
    1ede:	de b7       	in	r29, 0x3e	; 62
    1ee0:	69 97       	sbiw	r28, 0x19	; 25
    1ee2:	0f b6       	in	r0, 0x3f	; 63
    1ee4:	f8 94       	cli
    1ee6:	de bf       	out	0x3e, r29	; 62
    1ee8:	0f be       	out	0x3f, r0	; 63
    1eea:	cd bf       	out	0x3d, r28	; 61
    1eec:	89 8f       	std	Y+25, r24	; 0x19
	/* RS = 0 (Command Byte) 		*/
	DIO_u8SetPinValue(LCD_u8_RS_PORT,LCD_u8_RS_PIN,DIO_u8_LOW);
    1eee:	82 e0       	ldi	r24, 0x02	; 2
    1ef0:	60 e0       	ldi	r22, 0x00	; 0
    1ef2:	40 e0       	ldi	r20, 0x00	; 0
    1ef4:	0e 94 d7 07 	call	0xfae	; 0xfae <DIO_u8SetPinValue>
	/* RW = 0 (Write Operation) */
	DIO_u8SetPinValue(LCD_u8_RW_PORT,LCD_u8_RW_PIN,DIO_u8_LOW);
    1ef8:	82 e0       	ldi	r24, 0x02	; 2
    1efa:	61 e0       	ldi	r22, 0x01	; 1
    1efc:	40 e0       	ldi	r20, 0x00	; 0
    1efe:	0e 94 d7 07 	call	0xfae	; 0xfae <DIO_u8SetPinValue>
	/* Send Data Byte to LCD 	*/
	DIO_u8SetPortValue(LCD_u8_DATA_PORT,Copy_u8Cmnd);
    1f02:	83 e0       	ldi	r24, 0x03	; 3
    1f04:	69 8d       	ldd	r22, Y+25	; 0x19
    1f06:	0e 94 e3 0a 	call	0x15c6	; 0x15c6 <DIO_u8SetPortValue>
	/* Enable Pulse				*/
	DIO_u8SetPinValue(LCD_u8_EN_PORT,LCD_u8_EN_PIN,DIO_u8_HIGH);
    1f0a:	82 e0       	ldi	r24, 0x02	; 2
    1f0c:	62 e0       	ldi	r22, 0x02	; 2
    1f0e:	41 e0       	ldi	r20, 0x01	; 1
    1f10:	0e 94 d7 07 	call	0xfae	; 0xfae <DIO_u8SetPinValue>
    1f14:	80 e0       	ldi	r24, 0x00	; 0
    1f16:	90 e0       	ldi	r25, 0x00	; 0
    1f18:	a0 e8       	ldi	r26, 0x80	; 128
    1f1a:	bf e3       	ldi	r27, 0x3F	; 63
    1f1c:	8d 8b       	std	Y+21, r24	; 0x15
    1f1e:	9e 8b       	std	Y+22, r25	; 0x16
    1f20:	af 8b       	std	Y+23, r26	; 0x17
    1f22:	b8 8f       	std	Y+24, r27	; 0x18
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    1f24:	6d 89       	ldd	r22, Y+21	; 0x15
    1f26:	7e 89       	ldd	r23, Y+22	; 0x16
    1f28:	8f 89       	ldd	r24, Y+23	; 0x17
    1f2a:	98 8d       	ldd	r25, Y+24	; 0x18
    1f2c:	2b ea       	ldi	r18, 0xAB	; 171
    1f2e:	3a ea       	ldi	r19, 0xAA	; 170
    1f30:	4a e2       	ldi	r20, 0x2A	; 42
    1f32:	50 e4       	ldi	r21, 0x40	; 64
    1f34:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1f38:	dc 01       	movw	r26, r24
    1f3a:	cb 01       	movw	r24, r22
    1f3c:	89 8b       	std	Y+17, r24	; 0x11
    1f3e:	9a 8b       	std	Y+18, r25	; 0x12
    1f40:	ab 8b       	std	Y+19, r26	; 0x13
    1f42:	bc 8b       	std	Y+20, r27	; 0x14
	if (__tmp < 1.0)
    1f44:	69 89       	ldd	r22, Y+17	; 0x11
    1f46:	7a 89       	ldd	r23, Y+18	; 0x12
    1f48:	8b 89       	ldd	r24, Y+19	; 0x13
    1f4a:	9c 89       	ldd	r25, Y+20	; 0x14
    1f4c:	20 e0       	ldi	r18, 0x00	; 0
    1f4e:	30 e0       	ldi	r19, 0x00	; 0
    1f50:	40 e8       	ldi	r20, 0x80	; 128
    1f52:	5f e3       	ldi	r21, 0x3F	; 63
    1f54:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1f58:	88 23       	and	r24, r24
    1f5a:	1c f4       	brge	.+6      	; 0x1f62 <LCD_voidWriteCmnd+0x8a>
		__ticks = 1;
    1f5c:	81 e0       	ldi	r24, 0x01	; 1
    1f5e:	88 8b       	std	Y+16, r24	; 0x10
    1f60:	91 c0       	rjmp	.+290    	; 0x2084 <LCD_voidWriteCmnd+0x1ac>
	else if (__tmp > 255)
    1f62:	69 89       	ldd	r22, Y+17	; 0x11
    1f64:	7a 89       	ldd	r23, Y+18	; 0x12
    1f66:	8b 89       	ldd	r24, Y+19	; 0x13
    1f68:	9c 89       	ldd	r25, Y+20	; 0x14
    1f6a:	20 e0       	ldi	r18, 0x00	; 0
    1f6c:	30 e0       	ldi	r19, 0x00	; 0
    1f6e:	4f e7       	ldi	r20, 0x7F	; 127
    1f70:	53 e4       	ldi	r21, 0x43	; 67
    1f72:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1f76:	18 16       	cp	r1, r24
    1f78:	0c f0       	brlt	.+2      	; 0x1f7c <LCD_voidWriteCmnd+0xa4>
    1f7a:	7b c0       	rjmp	.+246    	; 0x2072 <LCD_voidWriteCmnd+0x19a>
	{
		_delay_ms(__us / 1000.0);
    1f7c:	6d 89       	ldd	r22, Y+21	; 0x15
    1f7e:	7e 89       	ldd	r23, Y+22	; 0x16
    1f80:	8f 89       	ldd	r24, Y+23	; 0x17
    1f82:	98 8d       	ldd	r25, Y+24	; 0x18
    1f84:	20 e0       	ldi	r18, 0x00	; 0
    1f86:	30 e0       	ldi	r19, 0x00	; 0
    1f88:	4a e7       	ldi	r20, 0x7A	; 122
    1f8a:	54 e4       	ldi	r21, 0x44	; 68
    1f8c:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    1f90:	dc 01       	movw	r26, r24
    1f92:	cb 01       	movw	r24, r22
    1f94:	8c 87       	std	Y+12, r24	; 0x0c
    1f96:	9d 87       	std	Y+13, r25	; 0x0d
    1f98:	ae 87       	std	Y+14, r26	; 0x0e
    1f9a:	bf 87       	std	Y+15, r27	; 0x0f
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1f9c:	6c 85       	ldd	r22, Y+12	; 0x0c
    1f9e:	7d 85       	ldd	r23, Y+13	; 0x0d
    1fa0:	8e 85       	ldd	r24, Y+14	; 0x0e
    1fa2:	9f 85       	ldd	r25, Y+15	; 0x0f
    1fa4:	20 e0       	ldi	r18, 0x00	; 0
    1fa6:	30 e0       	ldi	r19, 0x00	; 0
    1fa8:	4a ef       	ldi	r20, 0xFA	; 250
    1faa:	54 e4       	ldi	r21, 0x44	; 68
    1fac:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1fb0:	dc 01       	movw	r26, r24
    1fb2:	cb 01       	movw	r24, r22
    1fb4:	88 87       	std	Y+8, r24	; 0x08
    1fb6:	99 87       	std	Y+9, r25	; 0x09
    1fb8:	aa 87       	std	Y+10, r26	; 0x0a
    1fba:	bb 87       	std	Y+11, r27	; 0x0b
	if (__tmp < 1.0)
    1fbc:	68 85       	ldd	r22, Y+8	; 0x08
    1fbe:	79 85       	ldd	r23, Y+9	; 0x09
    1fc0:	8a 85       	ldd	r24, Y+10	; 0x0a
    1fc2:	9b 85       	ldd	r25, Y+11	; 0x0b
    1fc4:	20 e0       	ldi	r18, 0x00	; 0
    1fc6:	30 e0       	ldi	r19, 0x00	; 0
    1fc8:	40 e8       	ldi	r20, 0x80	; 128
    1fca:	5f e3       	ldi	r21, 0x3F	; 63
    1fcc:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1fd0:	88 23       	and	r24, r24
    1fd2:	2c f4       	brge	.+10     	; 0x1fde <LCD_voidWriteCmnd+0x106>
		__ticks = 1;
    1fd4:	81 e0       	ldi	r24, 0x01	; 1
    1fd6:	90 e0       	ldi	r25, 0x00	; 0
    1fd8:	9f 83       	std	Y+7, r25	; 0x07
    1fda:	8e 83       	std	Y+6, r24	; 0x06
    1fdc:	3f c0       	rjmp	.+126    	; 0x205c <LCD_voidWriteCmnd+0x184>
	else if (__tmp > 65535)
    1fde:	68 85       	ldd	r22, Y+8	; 0x08
    1fe0:	79 85       	ldd	r23, Y+9	; 0x09
    1fe2:	8a 85       	ldd	r24, Y+10	; 0x0a
    1fe4:	9b 85       	ldd	r25, Y+11	; 0x0b
    1fe6:	20 e0       	ldi	r18, 0x00	; 0
    1fe8:	3f ef       	ldi	r19, 0xFF	; 255
    1fea:	4f e7       	ldi	r20, 0x7F	; 127
    1fec:	57 e4       	ldi	r21, 0x47	; 71
    1fee:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1ff2:	18 16       	cp	r1, r24
    1ff4:	4c f5       	brge	.+82     	; 0x2048 <LCD_voidWriteCmnd+0x170>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1ff6:	6c 85       	ldd	r22, Y+12	; 0x0c
    1ff8:	7d 85       	ldd	r23, Y+13	; 0x0d
    1ffa:	8e 85       	ldd	r24, Y+14	; 0x0e
    1ffc:	9f 85       	ldd	r25, Y+15	; 0x0f
    1ffe:	20 e0       	ldi	r18, 0x00	; 0
    2000:	30 e0       	ldi	r19, 0x00	; 0
    2002:	40 e2       	ldi	r20, 0x20	; 32
    2004:	51 e4       	ldi	r21, 0x41	; 65
    2006:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    200a:	dc 01       	movw	r26, r24
    200c:	cb 01       	movw	r24, r22
    200e:	bc 01       	movw	r22, r24
    2010:	cd 01       	movw	r24, r26
    2012:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2016:	dc 01       	movw	r26, r24
    2018:	cb 01       	movw	r24, r22
    201a:	9f 83       	std	Y+7, r25	; 0x07
    201c:	8e 83       	std	Y+6, r24	; 0x06
    201e:	0f c0       	rjmp	.+30     	; 0x203e <LCD_voidWriteCmnd+0x166>
    2020:	88 ec       	ldi	r24, 0xC8	; 200
    2022:	90 e0       	ldi	r25, 0x00	; 0
    2024:	9d 83       	std	Y+5, r25	; 0x05
    2026:	8c 83       	std	Y+4, r24	; 0x04
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    2028:	8c 81       	ldd	r24, Y+4	; 0x04
    202a:	9d 81       	ldd	r25, Y+5	; 0x05
    202c:	01 97       	sbiw	r24, 0x01	; 1
    202e:	f1 f7       	brne	.-4      	; 0x202c <LCD_voidWriteCmnd+0x154>
    2030:	9d 83       	std	Y+5, r25	; 0x05
    2032:	8c 83       	std	Y+4, r24	; 0x04
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2034:	8e 81       	ldd	r24, Y+6	; 0x06
    2036:	9f 81       	ldd	r25, Y+7	; 0x07
    2038:	01 97       	sbiw	r24, 0x01	; 1
    203a:	9f 83       	std	Y+7, r25	; 0x07
    203c:	8e 83       	std	Y+6, r24	; 0x06
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    203e:	8e 81       	ldd	r24, Y+6	; 0x06
    2040:	9f 81       	ldd	r25, Y+7	; 0x07
    2042:	00 97       	sbiw	r24, 0x00	; 0
    2044:	69 f7       	brne	.-38     	; 0x2020 <LCD_voidWriteCmnd+0x148>
    2046:	24 c0       	rjmp	.+72     	; 0x2090 <LCD_voidWriteCmnd+0x1b8>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2048:	68 85       	ldd	r22, Y+8	; 0x08
    204a:	79 85       	ldd	r23, Y+9	; 0x09
    204c:	8a 85       	ldd	r24, Y+10	; 0x0a
    204e:	9b 85       	ldd	r25, Y+11	; 0x0b
    2050:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2054:	dc 01       	movw	r26, r24
    2056:	cb 01       	movw	r24, r22
    2058:	9f 83       	std	Y+7, r25	; 0x07
    205a:	8e 83       	std	Y+6, r24	; 0x06
    205c:	8e 81       	ldd	r24, Y+6	; 0x06
    205e:	9f 81       	ldd	r25, Y+7	; 0x07
    2060:	9b 83       	std	Y+3, r25	; 0x03
    2062:	8a 83       	std	Y+2, r24	; 0x02
    2064:	8a 81       	ldd	r24, Y+2	; 0x02
    2066:	9b 81       	ldd	r25, Y+3	; 0x03
    2068:	01 97       	sbiw	r24, 0x01	; 1
    206a:	f1 f7       	brne	.-4      	; 0x2068 <LCD_voidWriteCmnd+0x190>
    206c:	9b 83       	std	Y+3, r25	; 0x03
    206e:	8a 83       	std	Y+2, r24	; 0x02
    2070:	0f c0       	rjmp	.+30     	; 0x2090 <LCD_voidWriteCmnd+0x1b8>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    2072:	69 89       	ldd	r22, Y+17	; 0x11
    2074:	7a 89       	ldd	r23, Y+18	; 0x12
    2076:	8b 89       	ldd	r24, Y+19	; 0x13
    2078:	9c 89       	ldd	r25, Y+20	; 0x14
    207a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    207e:	dc 01       	movw	r26, r24
    2080:	cb 01       	movw	r24, r22
    2082:	88 8b       	std	Y+16, r24	; 0x10
    2084:	88 89       	ldd	r24, Y+16	; 0x10
    2086:	89 83       	std	Y+1, r24	; 0x01
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    2088:	89 81       	ldd	r24, Y+1	; 0x01
    208a:	8a 95       	dec	r24
    208c:	f1 f7       	brne	.-4      	; 0x208a <LCD_voidWriteCmnd+0x1b2>
    208e:	89 83       	std	Y+1, r24	; 0x01
	_delay_us(1);
	DIO_u8SetPinValue(LCD_u8_EN_PORT,LCD_u8_EN_PIN,DIO_u8_LOW);
    2090:	82 e0       	ldi	r24, 0x02	; 2
    2092:	62 e0       	ldi	r22, 0x02	; 2
    2094:	40 e0       	ldi	r20, 0x00	; 0
    2096:	0e 94 d7 07 	call	0xfae	; 0xfae <DIO_u8SetPinValue>
}
    209a:	69 96       	adiw	r28, 0x19	; 25
    209c:	0f b6       	in	r0, 0x3f	; 63
    209e:	f8 94       	cli
    20a0:	de bf       	out	0x3e, r29	; 62
    20a2:	0f be       	out	0x3f, r0	; 63
    20a4:	cd bf       	out	0x3d, r28	; 61
    20a6:	cf 91       	pop	r28
    20a8:	df 91       	pop	r29
    20aa:	08 95       	ret

000020ac <LCD_voidWriteString>:



void LCD_voidWriteString(u8 *Copy_pu8String)
{
    20ac:	df 93       	push	r29
    20ae:	cf 93       	push	r28
    20b0:	00 d0       	rcall	.+0      	; 0x20b2 <LCD_voidWriteString+0x6>
    20b2:	0f 92       	push	r0
    20b4:	cd b7       	in	r28, 0x3d	; 61
    20b6:	de b7       	in	r29, 0x3e	; 62
    20b8:	9b 83       	std	Y+3, r25	; 0x03
    20ba:	8a 83       	std	Y+2, r24	; 0x02
	u8 Local_u8_stringcounter = 0;
    20bc:	19 82       	std	Y+1, r1	; 0x01
    20be:	0e c0       	rjmp	.+28     	; 0x20dc <LCD_voidWriteString+0x30>
	/*	Send Data Byte to LCD	*/
	while (Copy_pu8String[Local_u8_stringcounter] != '\0')
	{
		LCD_voidWriteChar(Copy_pu8String[Local_u8_stringcounter]);
    20c0:	89 81       	ldd	r24, Y+1	; 0x01
    20c2:	28 2f       	mov	r18, r24
    20c4:	30 e0       	ldi	r19, 0x00	; 0
    20c6:	8a 81       	ldd	r24, Y+2	; 0x02
    20c8:	9b 81       	ldd	r25, Y+3	; 0x03
    20ca:	fc 01       	movw	r30, r24
    20cc:	e2 0f       	add	r30, r18
    20ce:	f3 1f       	adc	r31, r19
    20d0:	80 81       	ld	r24, Z
    20d2:	0e 94 82 0e 	call	0x1d04	; 0x1d04 <LCD_voidWriteChar>
		Local_u8_stringcounter++;
    20d6:	89 81       	ldd	r24, Y+1	; 0x01
    20d8:	8f 5f       	subi	r24, 0xFF	; 255
    20da:	89 83       	std	Y+1, r24	; 0x01

void LCD_voidWriteString(u8 *Copy_pu8String)
{
	u8 Local_u8_stringcounter = 0;
	/*	Send Data Byte to LCD	*/
	while (Copy_pu8String[Local_u8_stringcounter] != '\0')
    20dc:	89 81       	ldd	r24, Y+1	; 0x01
    20de:	28 2f       	mov	r18, r24
    20e0:	30 e0       	ldi	r19, 0x00	; 0
    20e2:	8a 81       	ldd	r24, Y+2	; 0x02
    20e4:	9b 81       	ldd	r25, Y+3	; 0x03
    20e6:	fc 01       	movw	r30, r24
    20e8:	e2 0f       	add	r30, r18
    20ea:	f3 1f       	adc	r31, r19
    20ec:	80 81       	ld	r24, Z
    20ee:	88 23       	and	r24, r24
    20f0:	39 f7       	brne	.-50     	; 0x20c0 <LCD_voidWriteString+0x14>
	{
		LCD_voidWriteChar(Copy_pu8String[Local_u8_stringcounter]);
		Local_u8_stringcounter++;
	}

}
    20f2:	0f 90       	pop	r0
    20f4:	0f 90       	pop	r0
    20f6:	0f 90       	pop	r0
    20f8:	cf 91       	pop	r28
    20fa:	df 91       	pop	r29
    20fc:	08 95       	ret

000020fe <LCD_voidWriteNumber>:

void LCD_voidWriteNumber(u16 Copy_u16Number)
{
    20fe:	df 93       	push	r29
    2100:	cf 93       	push	r28
    2102:	cd b7       	in	r28, 0x3d	; 61
    2104:	de b7       	in	r29, 0x3e	; 62
    2106:	27 97       	sbiw	r28, 0x07	; 7
    2108:	0f b6       	in	r0, 0x3f	; 63
    210a:	f8 94       	cli
    210c:	de bf       	out	0x3e, r29	; 62
    210e:	0f be       	out	0x3f, r0	; 63
    2110:	cd bf       	out	0x3d, r28	; 61
    2112:	9f 83       	std	Y+7, r25	; 0x07
    2114:	8e 83       	std	Y+6, r24	; 0x06
	u16 Local_u16_Remaining;
	u16 Local_u16_Reverse = 1;
    2116:	81 e0       	ldi	r24, 0x01	; 1
    2118:	90 e0       	ldi	r25, 0x00	; 0
    211a:	9b 83       	std	Y+3, r25	; 0x03
    211c:	8a 83       	std	Y+2, r24	; 0x02
	u8 Local_u8_FinalReverse;

	if (Copy_u16Number == 0)
    211e:	8e 81       	ldd	r24, Y+6	; 0x06
    2120:	9f 81       	ldd	r25, Y+7	; 0x07
    2122:	00 97       	sbiw	r24, 0x00	; 0
    2124:	51 f5       	brne	.+84     	; 0x217a <LCD_voidWriteNumber+0x7c>
	{
		LCD_voidWriteChar(Copy_u16Number + '0');
    2126:	8e 81       	ldd	r24, Y+6	; 0x06
    2128:	80 5d       	subi	r24, 0xD0	; 208
    212a:	0e 94 82 0e 	call	0x1d04	; 0x1d04 <LCD_voidWriteChar>
    212e:	45 c0       	rjmp	.+138    	; 0x21ba <LCD_voidWriteNumber+0xbc>
	}
	else
	{
		while (Copy_u16Number != 0)
		{
			Local_u16_Remaining = Copy_u16Number % 10;
    2130:	8e 81       	ldd	r24, Y+6	; 0x06
    2132:	9f 81       	ldd	r25, Y+7	; 0x07
    2134:	2a e0       	ldi	r18, 0x0A	; 10
    2136:	30 e0       	ldi	r19, 0x00	; 0
    2138:	b9 01       	movw	r22, r18
    213a:	0e 94 16 13 	call	0x262c	; 0x262c <__udivmodhi4>
    213e:	9d 83       	std	Y+5, r25	; 0x05
    2140:	8c 83       	std	Y+4, r24	; 0x04
			Local_u16_Reverse = Local_u16_Reverse * 10 + Local_u16_Remaining;
    2142:	8a 81       	ldd	r24, Y+2	; 0x02
    2144:	9b 81       	ldd	r25, Y+3	; 0x03
    2146:	9c 01       	movw	r18, r24
    2148:	22 0f       	add	r18, r18
    214a:	33 1f       	adc	r19, r19
    214c:	c9 01       	movw	r24, r18
    214e:	88 0f       	add	r24, r24
    2150:	99 1f       	adc	r25, r25
    2152:	88 0f       	add	r24, r24
    2154:	99 1f       	adc	r25, r25
    2156:	28 0f       	add	r18, r24
    2158:	39 1f       	adc	r19, r25
    215a:	8c 81       	ldd	r24, Y+4	; 0x04
    215c:	9d 81       	ldd	r25, Y+5	; 0x05
    215e:	82 0f       	add	r24, r18
    2160:	93 1f       	adc	r25, r19
    2162:	9b 83       	std	Y+3, r25	; 0x03
    2164:	8a 83       	std	Y+2, r24	; 0x02
			Copy_u16Number /= 10;
    2166:	8e 81       	ldd	r24, Y+6	; 0x06
    2168:	9f 81       	ldd	r25, Y+7	; 0x07
    216a:	2a e0       	ldi	r18, 0x0A	; 10
    216c:	30 e0       	ldi	r19, 0x00	; 0
    216e:	b9 01       	movw	r22, r18
    2170:	0e 94 16 13 	call	0x262c	; 0x262c <__udivmodhi4>
    2174:	cb 01       	movw	r24, r22
    2176:	9f 83       	std	Y+7, r25	; 0x07
    2178:	8e 83       	std	Y+6, r24	; 0x06
	{
		LCD_voidWriteChar(Copy_u16Number + '0');
	}
	else
	{
		while (Copy_u16Number != 0)
    217a:	8e 81       	ldd	r24, Y+6	; 0x06
    217c:	9f 81       	ldd	r25, Y+7	; 0x07
    217e:	00 97       	sbiw	r24, 0x00	; 0
    2180:	b9 f6       	brne	.-82     	; 0x2130 <LCD_voidWriteNumber+0x32>
    2182:	16 c0       	rjmp	.+44     	; 0x21b0 <LCD_voidWriteNumber+0xb2>
			Local_u16_Reverse = Local_u16_Reverse * 10 + Local_u16_Remaining;
			Copy_u16Number /= 10;
		}
		while (Local_u16_Reverse != 1)
		{
			Local_u8_FinalReverse = Local_u16_Reverse % 10;
    2184:	8a 81       	ldd	r24, Y+2	; 0x02
    2186:	9b 81       	ldd	r25, Y+3	; 0x03
    2188:	2a e0       	ldi	r18, 0x0A	; 10
    218a:	30 e0       	ldi	r19, 0x00	; 0
    218c:	b9 01       	movw	r22, r18
    218e:	0e 94 16 13 	call	0x262c	; 0x262c <__udivmodhi4>
    2192:	89 83       	std	Y+1, r24	; 0x01
			LCD_voidWriteChar (Local_u8_FinalReverse + '0');
    2194:	89 81       	ldd	r24, Y+1	; 0x01
    2196:	80 5d       	subi	r24, 0xD0	; 208
    2198:	0e 94 82 0e 	call	0x1d04	; 0x1d04 <LCD_voidWriteChar>
			Local_u16_Reverse /= 10;
    219c:	8a 81       	ldd	r24, Y+2	; 0x02
    219e:	9b 81       	ldd	r25, Y+3	; 0x03
    21a0:	2a e0       	ldi	r18, 0x0A	; 10
    21a2:	30 e0       	ldi	r19, 0x00	; 0
    21a4:	b9 01       	movw	r22, r18
    21a6:	0e 94 16 13 	call	0x262c	; 0x262c <__udivmodhi4>
    21aa:	cb 01       	movw	r24, r22
    21ac:	9b 83       	std	Y+3, r25	; 0x03
    21ae:	8a 83       	std	Y+2, r24	; 0x02
		{
			Local_u16_Remaining = Copy_u16Number % 10;
			Local_u16_Reverse = Local_u16_Reverse * 10 + Local_u16_Remaining;
			Copy_u16Number /= 10;
		}
		while (Local_u16_Reverse != 1)
    21b0:	8a 81       	ldd	r24, Y+2	; 0x02
    21b2:	9b 81       	ldd	r25, Y+3	; 0x03
    21b4:	81 30       	cpi	r24, 0x01	; 1
    21b6:	91 05       	cpc	r25, r1
    21b8:	29 f7       	brne	.-54     	; 0x2184 <LCD_voidWriteNumber+0x86>
			Local_u8_FinalReverse = Local_u16_Reverse % 10;
			LCD_voidWriteChar (Local_u8_FinalReverse + '0');
			Local_u16_Reverse /= 10;
		}
	}
}
    21ba:	27 96       	adiw	r28, 0x07	; 7
    21bc:	0f b6       	in	r0, 0x3f	; 63
    21be:	f8 94       	cli
    21c0:	de bf       	out	0x3e, r29	; 62
    21c2:	0f be       	out	0x3f, r0	; 63
    21c4:	cd bf       	out	0x3d, r28	; 61
    21c6:	cf 91       	pop	r28
    21c8:	df 91       	pop	r29
    21ca:	08 95       	ret

000021cc <LCD_u8GoToXY>:

u8 LCD_u8GoToXY(u8 Copy_u8LineNum, u8 Copy_u8CharLocation)
{
    21cc:	df 93       	push	r29
    21ce:	cf 93       	push	r28
    21d0:	00 d0       	rcall	.+0      	; 0x21d2 <LCD_u8GoToXY+0x6>
    21d2:	00 d0       	rcall	.+0      	; 0x21d4 <LCD_u8GoToXY+0x8>
    21d4:	cd b7       	in	r28, 0x3d	; 61
    21d6:	de b7       	in	r29, 0x3e	; 62
    21d8:	8a 83       	std	Y+2, r24	; 0x02
    21da:	6b 83       	std	Y+3, r22	; 0x03
	u8 Local_u8Adress;
	/* Location of first line */
	if(Copy_u8LineNum == 0)
    21dc:	8a 81       	ldd	r24, Y+2	; 0x02
    21de:	88 23       	and	r24, r24
    21e0:	19 f4       	brne	.+6      	; 0x21e8 <LCD_u8GoToXY+0x1c>
	{
		Local_u8Adress = Copy_u8CharLocation;
    21e2:	8b 81       	ldd	r24, Y+3	; 0x03
    21e4:	89 83       	std	Y+1, r24	; 0x01
    21e6:	06 c0       	rjmp	.+12     	; 0x21f4 <LCD_u8GoToXY+0x28>
	}
	/* Location is at second line */
	else if (Copy_u8LineNum == 1)
    21e8:	8a 81       	ldd	r24, Y+2	; 0x02
    21ea:	81 30       	cpi	r24, 0x01	; 1
    21ec:	19 f4       	brne	.+6      	; 0x21f4 <LCD_u8GoToXY+0x28>
	{
		Local_u8Adress = Copy_u8CharLocation + 0x40;
    21ee:	8b 81       	ldd	r24, Y+3	; 0x03
    21f0:	80 5c       	subi	r24, 0xC0	; 192
    21f2:	89 83       	std	Y+1, r24	; 0x01
	}
	/* set bit num 8 to 1 */
	LCD_voidWriteCmnd(Local_u8Adress + 128);
    21f4:	89 81       	ldd	r24, Y+1	; 0x01
    21f6:	80 58       	subi	r24, 0x80	; 128
    21f8:	0e 94 6c 0f 	call	0x1ed8	; 0x1ed8 <LCD_voidWriteCmnd>
}
    21fc:	0f 90       	pop	r0
    21fe:	0f 90       	pop	r0
    2200:	0f 90       	pop	r0
    2202:	0f 90       	pop	r0
    2204:	cf 91       	pop	r28
    2206:	df 91       	pop	r29
    2208:	08 95       	ret

0000220a <LCD_voidWriteSpecialCharacter>:

void LCD_voidWriteSpecialCharacter(u8 *Copy_pu8Pattern, u8 Copy_u8PatternNumber, u8 Copy_u8XPos, u8 Copy_u8YPos)
{
    220a:	df 93       	push	r29
    220c:	cf 93       	push	r28
    220e:	cd b7       	in	r28, 0x3d	; 61
    2210:	de b7       	in	r29, 0x3e	; 62
    2212:	27 97       	sbiw	r28, 0x07	; 7
    2214:	0f b6       	in	r0, 0x3f	; 63
    2216:	f8 94       	cli
    2218:	de bf       	out	0x3e, r29	; 62
    221a:	0f be       	out	0x3f, r0	; 63
    221c:	cd bf       	out	0x3d, r28	; 61
    221e:	9c 83       	std	Y+4, r25	; 0x04
    2220:	8b 83       	std	Y+3, r24	; 0x03
    2222:	6d 83       	std	Y+5, r22	; 0x05
    2224:	4e 83       	std	Y+6, r20	; 0x06
    2226:	2f 83       	std	Y+7, r18	; 0x07
	u8 Local_u8CGRAMAdress = 0 , Local_u8Iterator;
    2228:	1a 82       	std	Y+2, r1	; 0x02
	/* Calculate the CGRAM Adress whose each block is 8 bytes */
	Local_u8CGRAMAdress = Copy_u8PatternNumber * 8;
    222a:	8d 81       	ldd	r24, Y+5	; 0x05
    222c:	88 2f       	mov	r24, r24
    222e:	90 e0       	ldi	r25, 0x00	; 0
    2230:	88 0f       	add	r24, r24
    2232:	99 1f       	adc	r25, r25
    2234:	88 0f       	add	r24, r24
    2236:	99 1f       	adc	r25, r25
    2238:	88 0f       	add	r24, r24
    223a:	99 1f       	adc	r25, r25
    223c:	8a 83       	std	Y+2, r24	; 0x02
	/* Send CGRAM adress command to LCD with setting bit 6 , clearing bit 7 (already cleared) */
	LCD_voidWriteCmnd(Local_u8CGRAMAdress + 64);
    223e:	8a 81       	ldd	r24, Y+2	; 0x02
    2240:	80 5c       	subi	r24, 0xC0	; 192
    2242:	0e 94 6c 0f 	call	0x1ed8	; 0x1ed8 <LCD_voidWriteCmnd>
	/* Write pattern into CGRAM */
	for(Local_u8Iterator = 0; Local_u8Iterator < 8; Local_u8Iterator ++)
    2246:	19 82       	std	Y+1, r1	; 0x01
    2248:	0e c0       	rjmp	.+28     	; 0x2266 <LCD_voidWriteSpecialCharacter+0x5c>
	{
		LCD_voidWriteChar(Copy_pu8Pattern[Local_u8Iterator]);
    224a:	89 81       	ldd	r24, Y+1	; 0x01
    224c:	28 2f       	mov	r18, r24
    224e:	30 e0       	ldi	r19, 0x00	; 0
    2250:	8b 81       	ldd	r24, Y+3	; 0x03
    2252:	9c 81       	ldd	r25, Y+4	; 0x04
    2254:	fc 01       	movw	r30, r24
    2256:	e2 0f       	add	r30, r18
    2258:	f3 1f       	adc	r31, r19
    225a:	80 81       	ld	r24, Z
    225c:	0e 94 82 0e 	call	0x1d04	; 0x1d04 <LCD_voidWriteChar>
	/* Calculate the CGRAM Adress whose each block is 8 bytes */
	Local_u8CGRAMAdress = Copy_u8PatternNumber * 8;
	/* Send CGRAM adress command to LCD with setting bit 6 , clearing bit 7 (already cleared) */
	LCD_voidWriteCmnd(Local_u8CGRAMAdress + 64);
	/* Write pattern into CGRAM */
	for(Local_u8Iterator = 0; Local_u8Iterator < 8; Local_u8Iterator ++)
    2260:	89 81       	ldd	r24, Y+1	; 0x01
    2262:	8f 5f       	subi	r24, 0xFF	; 255
    2264:	89 83       	std	Y+1, r24	; 0x01
    2266:	89 81       	ldd	r24, Y+1	; 0x01
    2268:	88 30       	cpi	r24, 0x08	; 8
    226a:	78 f3       	brcs	.-34     	; 0x224a <LCD_voidWriteSpecialCharacter+0x40>
	{
		LCD_voidWriteChar(Copy_pu8Pattern[Local_u8Iterator]);
	}
	/* Go back to DDRAM to display the pattern */
	LCD_u8GoToXY(Copy_u8XPos,Copy_u8YPos);
    226c:	8e 81       	ldd	r24, Y+6	; 0x06
    226e:	6f 81       	ldd	r22, Y+7	; 0x07
    2270:	0e 94 e6 10 	call	0x21cc	; 0x21cc <LCD_u8GoToXY>
	/* Display the pattern written in the CGRAM */
	LCD_voidWriteChar(Copy_u8PatternNumber);
    2274:	8d 81       	ldd	r24, Y+5	; 0x05
    2276:	0e 94 82 0e 	call	0x1d04	; 0x1d04 <LCD_voidWriteChar>
}
    227a:	27 96       	adiw	r28, 0x07	; 7
    227c:	0f b6       	in	r0, 0x3f	; 63
    227e:	f8 94       	cli
    2280:	de bf       	out	0x3e, r29	; 62
    2282:	0f be       	out	0x3f, r0	; 63
    2284:	cd bf       	out	0x3d, r28	; 61
    2286:	cf 91       	pop	r28
    2288:	df 91       	pop	r29
    228a:	08 95       	ret

0000228c <LCD_voidClear>:

void LCD_voidClear(void)
{
    228c:	df 93       	push	r29
    228e:	cf 93       	push	r28
    2290:	cd b7       	in	r28, 0x3d	; 61
    2292:	de b7       	in	r29, 0x3e	; 62
	LCD_u8GoToXY(0,0);
    2294:	80 e0       	ldi	r24, 0x00	; 0
    2296:	60 e0       	ldi	r22, 0x00	; 0
    2298:	0e 94 e6 10 	call	0x21cc	; 0x21cc <LCD_u8GoToXY>
	LCD_voidWriteString("                                                       ");
    229c:	80 e6       	ldi	r24, 0x60	; 96
    229e:	90 e0       	ldi	r25, 0x00	; 0
    22a0:	0e 94 56 10 	call	0x20ac	; 0x20ac <LCD_voidWriteString>
	LCD_u8GoToXY(0,0);
    22a4:	80 e0       	ldi	r24, 0x00	; 0
    22a6:	60 e0       	ldi	r22, 0x00	; 0
    22a8:	0e 94 e6 10 	call	0x21cc	; 0x21cc <LCD_u8GoToXY>
}
    22ac:	cf 91       	pop	r28
    22ae:	df 91       	pop	r29
    22b0:	08 95       	ret

000022b2 <TMR_voidTMR0Init>:
//#define OCIE0A
//#define CS01
//#define CS00

void TMR_voidTMR0Init(void)
{
    22b2:	df 93       	push	r29
    22b4:	cf 93       	push	r28
    22b6:	cd b7       	in	r28, 0x3d	; 61
    22b8:	de b7       	in	r29, 0x3e	; 62
#if 1
	// Select mode => CTC mode
	CLR_BIT(TMR_u8_TCCR0,6);
    22ba:	a3 e5       	ldi	r26, 0x53	; 83
    22bc:	b0 e0       	ldi	r27, 0x00	; 0
    22be:	e3 e5       	ldi	r30, 0x53	; 83
    22c0:	f0 e0       	ldi	r31, 0x00	; 0
    22c2:	80 81       	ld	r24, Z
    22c4:	8f 7b       	andi	r24, 0xBF	; 191
    22c6:	8c 93       	st	X, r24
	SET_BIT(TMR_u8_TCCR0,3);
    22c8:	a3 e5       	ldi	r26, 0x53	; 83
    22ca:	b0 e0       	ldi	r27, 0x00	; 0
    22cc:	e3 e5       	ldi	r30, 0x53	; 83
    22ce:	f0 e0       	ldi	r31, 0x00	; 0
    22d0:	80 81       	ld	r24, Z
    22d2:	88 60       	ori	r24, 0x08	; 8
    22d4:	8c 93       	st	X, r24
	//set the value for 1ms
	TMR_u8_OCR0 = 0xF9;
    22d6:	ec e5       	ldi	r30, 0x5C	; 92
    22d8:	f0 e0       	ldi	r31, 0x00	; 0
    22da:	89 ef       	ldi	r24, 0xF9	; 249
    22dc:	80 83       	st	Z, r24
	// Enable Interrupt CTC
	SET_BIT(TMR_u8_TIMSK,1);
    22de:	a9 e5       	ldi	r26, 0x59	; 89
    22e0:	b0 e0       	ldi	r27, 0x00	; 0
    22e2:	e9 e5       	ldi	r30, 0x59	; 89
    22e4:	f0 e0       	ldi	r31, 0x00	; 0
    22e6:	80 81       	ld	r24, Z
    22e8:	82 60       	ori	r24, 0x02	; 2
    22ea:	8c 93       	st	X, r24
//	sei();
	GIE_voidEnable();
    22ec:	0e 94 a3 0b 	call	0x1746	; 0x1746 <GIE_voidEnable>
	// Set preload value
//	TMR_u8_TCNT0 = 192;
	// Set prescaler value clk / 64
	CLR_BIT(TMR_u8_TCCR0,2);
    22f0:	a3 e5       	ldi	r26, 0x53	; 83
    22f2:	b0 e0       	ldi	r27, 0x00	; 0
    22f4:	e3 e5       	ldi	r30, 0x53	; 83
    22f6:	f0 e0       	ldi	r31, 0x00	; 0
    22f8:	80 81       	ld	r24, Z
    22fa:	8b 7f       	andi	r24, 0xFB	; 251
    22fc:	8c 93       	st	X, r24
	SET_BIT(TMR_u8_TCCR0,1);
    22fe:	a3 e5       	ldi	r26, 0x53	; 83
    2300:	b0 e0       	ldi	r27, 0x00	; 0
    2302:	e3 e5       	ldi	r30, 0x53	; 83
    2304:	f0 e0       	ldi	r31, 0x00	; 0
    2306:	80 81       	ld	r24, Z
    2308:	82 60       	ori	r24, 0x02	; 2
    230a:	8c 93       	st	X, r24
	SET_BIT(TMR_u8_TCCR0,0);
    230c:	a3 e5       	ldi	r26, 0x53	; 83
    230e:	b0 e0       	ldi	r27, 0x00	; 0
    2310:	e3 e5       	ldi	r30, 0x53	; 83
    2312:	f0 e0       	ldi	r31, 0x00	; 0
    2314:	80 81       	ld	r24, Z
    2316:	81 60       	ori	r24, 0x01	; 1
    2318:	8c 93       	st	X, r24
//	 TIMSK0|=(1<<OCIE0A);   //Set the interrupt request
//	 sei();                 //Enable interrupt
//	 TCCR0B|=(1<<CS01);    //Set the prescale 1/64 clock
//	 TCCR0B|=(1<<CS00);
	
}
    231a:	cf 91       	pop	r28
    231c:	df 91       	pop	r29
    231e:	08 95       	ret

00002320 <__vector_10>:
// prototype of ovf ISR

void __vector_10(void)	__attribute__((signal));
void __vector_10(void)
//ISR(TIMER0_OVF_vect)
{
    2320:	1f 92       	push	r1
    2322:	0f 92       	push	r0
    2324:	0f b6       	in	r0, 0x3f	; 63
    2326:	0f 92       	push	r0
    2328:	11 24       	eor	r1, r1
    232a:	8f 93       	push	r24
    232c:	9f 93       	push	r25
    232e:	af 93       	push	r26
    2330:	bf 93       	push	r27
    2332:	df 93       	push	r29
    2334:	cf 93       	push	r28
    2336:	00 d0       	rcall	.+0      	; 0x2338 <__vector_10+0x18>
    2338:	00 d0       	rcall	.+0      	; 0x233a <__vector_10+0x1a>
    233a:	0f 92       	push	r0
    233c:	cd b7       	in	r28, 0x3d	; 61
    233e:	de b7       	in	r29, 0x3e	; 62
	// copy these to local variables so they can be stored in registers
	// (volatile variables must be read from memory on every access)
	unsigned long m = timer0_millis;
    2340:	80 91 a4 00 	lds	r24, 0x00A4
    2344:	90 91 a5 00 	lds	r25, 0x00A5
    2348:	a0 91 a6 00 	lds	r26, 0x00A6
    234c:	b0 91 a7 00 	lds	r27, 0x00A7
    2350:	8a 83       	std	Y+2, r24	; 0x02
    2352:	9b 83       	std	Y+3, r25	; 0x03
    2354:	ac 83       	std	Y+4, r26	; 0x04
    2356:	bd 83       	std	Y+5, r27	; 0x05
	unsigned char f = timer0_fract;
    2358:	80 91 a8 00 	lds	r24, 0x00A8
    235c:	89 83       	std	Y+1, r24	; 0x01

	m += MILLIS_INC;
    235e:	8a 81       	ldd	r24, Y+2	; 0x02
    2360:	9b 81       	ldd	r25, Y+3	; 0x03
    2362:	ac 81       	ldd	r26, Y+4	; 0x04
    2364:	bd 81       	ldd	r27, Y+5	; 0x05
    2366:	02 96       	adiw	r24, 0x02	; 2
    2368:	a1 1d       	adc	r26, r1
    236a:	b1 1d       	adc	r27, r1
    236c:	8a 83       	std	Y+2, r24	; 0x02
    236e:	9b 83       	std	Y+3, r25	; 0x03
    2370:	ac 83       	std	Y+4, r26	; 0x04
    2372:	bd 83       	std	Y+5, r27	; 0x05
	f += FRACT_INC;
    2374:	89 81       	ldd	r24, Y+1	; 0x01
    2376:	8a 5f       	subi	r24, 0xFA	; 250
    2378:	89 83       	std	Y+1, r24	; 0x01
	if (f >= FRACT_MAX) {
    237a:	89 81       	ldd	r24, Y+1	; 0x01
    237c:	8d 37       	cpi	r24, 0x7D	; 125
    237e:	70 f0       	brcs	.+28     	; 0x239c <__vector_10+0x7c>
		f -= FRACT_MAX;
    2380:	89 81       	ldd	r24, Y+1	; 0x01
    2382:	8d 57       	subi	r24, 0x7D	; 125
    2384:	89 83       	std	Y+1, r24	; 0x01
		m += 1;
    2386:	8a 81       	ldd	r24, Y+2	; 0x02
    2388:	9b 81       	ldd	r25, Y+3	; 0x03
    238a:	ac 81       	ldd	r26, Y+4	; 0x04
    238c:	bd 81       	ldd	r27, Y+5	; 0x05
    238e:	01 96       	adiw	r24, 0x01	; 1
    2390:	a1 1d       	adc	r26, r1
    2392:	b1 1d       	adc	r27, r1
    2394:	8a 83       	std	Y+2, r24	; 0x02
    2396:	9b 83       	std	Y+3, r25	; 0x03
    2398:	ac 83       	std	Y+4, r26	; 0x04
    239a:	bd 83       	std	Y+5, r27	; 0x05
	}

	timer0_fract = f;
    239c:	89 81       	ldd	r24, Y+1	; 0x01
    239e:	80 93 a8 00 	sts	0x00A8, r24
	timer0_millis = m;
    23a2:	8a 81       	ldd	r24, Y+2	; 0x02
    23a4:	9b 81       	ldd	r25, Y+3	; 0x03
    23a6:	ac 81       	ldd	r26, Y+4	; 0x04
    23a8:	bd 81       	ldd	r27, Y+5	; 0x05
    23aa:	80 93 a4 00 	sts	0x00A4, r24
    23ae:	90 93 a5 00 	sts	0x00A5, r25
    23b2:	a0 93 a6 00 	sts	0x00A6, r26
    23b6:	b0 93 a7 00 	sts	0x00A7, r27
	timer0_overflow_count++;
    23ba:	80 91 a0 00 	lds	r24, 0x00A0
    23be:	90 91 a1 00 	lds	r25, 0x00A1
    23c2:	a0 91 a2 00 	lds	r26, 0x00A2
    23c6:	b0 91 a3 00 	lds	r27, 0x00A3
    23ca:	01 96       	adiw	r24, 0x01	; 1
    23cc:	a1 1d       	adc	r26, r1
    23ce:	b1 1d       	adc	r27, r1
    23d0:	80 93 a0 00 	sts	0x00A0, r24
    23d4:	90 93 a1 00 	sts	0x00A1, r25
    23d8:	a0 93 a2 00 	sts	0x00A2, r26
    23dc:	b0 93 a3 00 	sts	0x00A3, r27
}
    23e0:	0f 90       	pop	r0
    23e2:	0f 90       	pop	r0
    23e4:	0f 90       	pop	r0
    23e6:	0f 90       	pop	r0
    23e8:	0f 90       	pop	r0
    23ea:	cf 91       	pop	r28
    23ec:	df 91       	pop	r29
    23ee:	bf 91       	pop	r27
    23f0:	af 91       	pop	r26
    23f2:	9f 91       	pop	r25
    23f4:	8f 91       	pop	r24
    23f6:	0f 90       	pop	r0
    23f8:	0f be       	out	0x3f, r0	; 63
    23fa:	0f 90       	pop	r0
    23fc:	1f 90       	pop	r1
    23fe:	18 95       	reti

00002400 <millis>:

unsigned long millis()
{
    2400:	df 93       	push	r29
    2402:	cf 93       	push	r28
    2404:	00 d0       	rcall	.+0      	; 0x2406 <millis+0x6>
    2406:	00 d0       	rcall	.+0      	; 0x2408 <millis+0x8>
    2408:	0f 92       	push	r0
    240a:	cd b7       	in	r28, 0x3d	; 61
    240c:	de b7       	in	r29, 0x3e	; 62
	unsigned long m;
	u8 oldSREG = SREG;
    240e:	ef e5       	ldi	r30, 0x5F	; 95
    2410:	f0 e0       	ldi	r31, 0x00	; 0
    2412:	80 81       	ld	r24, Z
    2414:	89 83       	std	Y+1, r24	; 0x01

	// disable interrupts while we read timer0_millis or we might get an
	// inconsistent value (e.g. in the middle of a write to timer0_millis)
	cli();
    2416:	f8 94       	cli
//	GIE_voidDisable();
	m = timer0_millis;
    2418:	80 91 a4 00 	lds	r24, 0x00A4
    241c:	90 91 a5 00 	lds	r25, 0x00A5
    2420:	a0 91 a6 00 	lds	r26, 0x00A6
    2424:	b0 91 a7 00 	lds	r27, 0x00A7
    2428:	8a 83       	std	Y+2, r24	; 0x02
    242a:	9b 83       	std	Y+3, r25	; 0x03
    242c:	ac 83       	std	Y+4, r26	; 0x04
    242e:	bd 83       	std	Y+5, r27	; 0x05
	SREG = oldSREG;
    2430:	ef e5       	ldi	r30, 0x5F	; 95
    2432:	f0 e0       	ldi	r31, 0x00	; 0
    2434:	89 81       	ldd	r24, Y+1	; 0x01
    2436:	80 83       	st	Z, r24
//	GIE_voidEnable();
	
	return m;
    2438:	8a 81       	ldd	r24, Y+2	; 0x02
    243a:	9b 81       	ldd	r25, Y+3	; 0x03
    243c:	ac 81       	ldd	r26, Y+4	; 0x04
    243e:	bd 81       	ldd	r27, Y+5	; 0x05
}
    2440:	bc 01       	movw	r22, r24
    2442:	cd 01       	movw	r24, r26
    2444:	0f 90       	pop	r0
    2446:	0f 90       	pop	r0
    2448:	0f 90       	pop	r0
    244a:	0f 90       	pop	r0
    244c:	0f 90       	pop	r0
    244e:	cf 91       	pop	r28
    2450:	df 91       	pop	r29
    2452:	08 95       	ret

00002454 <micros>:

unsigned long micros() 
{
    2454:	df 93       	push	r29
    2456:	cf 93       	push	r28
    2458:	00 d0       	rcall	.+0      	; 0x245a <micros+0x6>
    245a:	00 d0       	rcall	.+0      	; 0x245c <micros+0x8>
    245c:	00 d0       	rcall	.+0      	; 0x245e <micros+0xa>
    245e:	cd b7       	in	r28, 0x3d	; 61
    2460:	de b7       	in	r29, 0x3e	; 62
	unsigned long m;
	u8 oldSREG = SREG, t;
    2462:	ef e5       	ldi	r30, 0x5F	; 95
    2464:	f0 e0       	ldi	r31, 0x00	; 0
    2466:	80 81       	ld	r24, Z
    2468:	8a 83       	std	Y+2, r24	; 0x02
	cli();
    246a:	f8 94       	cli
	
//	GIE_voidDisable();
	m = timer0_overflow_count;
    246c:	80 91 a0 00 	lds	r24, 0x00A0
    2470:	90 91 a1 00 	lds	r25, 0x00A1
    2474:	a0 91 a2 00 	lds	r26, 0x00A2
    2478:	b0 91 a3 00 	lds	r27, 0x00A3
    247c:	8b 83       	std	Y+3, r24	; 0x03
    247e:	9c 83       	std	Y+4, r25	; 0x04
    2480:	ad 83       	std	Y+5, r26	; 0x05
    2482:	be 83       	std	Y+6, r27	; 0x06

	t = TMR_u8_TCNT0;
    2484:	e2 e5       	ldi	r30, 0x52	; 82
    2486:	f0 e0       	ldi	r31, 0x00	; 0
    2488:	80 81       	ld	r24, Z
    248a:	89 83       	std	Y+1, r24	; 0x01


	if ((GET_BIT(TMR_u8_TIFR,0)) && (t < 255))
    248c:	e8 e5       	ldi	r30, 0x58	; 88
    248e:	f0 e0       	ldi	r31, 0x00	; 0
    2490:	80 81       	ld	r24, Z
    2492:	88 2f       	mov	r24, r24
    2494:	90 e0       	ldi	r25, 0x00	; 0
    2496:	81 70       	andi	r24, 0x01	; 1
    2498:	90 70       	andi	r25, 0x00	; 0
    249a:	88 23       	and	r24, r24
    249c:	71 f0       	breq	.+28     	; 0x24ba <micros+0x66>
    249e:	89 81       	ldd	r24, Y+1	; 0x01
    24a0:	8f 3f       	cpi	r24, 0xFF	; 255
    24a2:	59 f0       	breq	.+22     	; 0x24ba <micros+0x66>
		m++;
    24a4:	8b 81       	ldd	r24, Y+3	; 0x03
    24a6:	9c 81       	ldd	r25, Y+4	; 0x04
    24a8:	ad 81       	ldd	r26, Y+5	; 0x05
    24aa:	be 81       	ldd	r27, Y+6	; 0x06
    24ac:	01 96       	adiw	r24, 0x01	; 1
    24ae:	a1 1d       	adc	r26, r1
    24b0:	b1 1d       	adc	r27, r1
    24b2:	8b 83       	std	Y+3, r24	; 0x03
    24b4:	9c 83       	std	Y+4, r25	; 0x04
    24b6:	ad 83       	std	Y+5, r26	; 0x05
    24b8:	be 83       	std	Y+6, r27	; 0x06

	SREG = oldSREG;
    24ba:	ef e5       	ldi	r30, 0x5F	; 95
    24bc:	f0 e0       	ldi	r31, 0x00	; 0
    24be:	8a 81       	ldd	r24, Y+2	; 0x02
    24c0:	80 83       	st	Z, r24
//	GIE_voidEnable();
	
	return ((m << 8) + t) * (64 / clockCyclesPerMicrosecond());
    24c2:	8b 81       	ldd	r24, Y+3	; 0x03
    24c4:	9c 81       	ldd	r25, Y+4	; 0x04
    24c6:	ad 81       	ldd	r26, Y+5	; 0x05
    24c8:	be 81       	ldd	r27, Y+6	; 0x06
    24ca:	22 27       	eor	r18, r18
    24cc:	38 2f       	mov	r19, r24
    24ce:	49 2f       	mov	r20, r25
    24d0:	5a 2f       	mov	r21, r26
    24d2:	89 81       	ldd	r24, Y+1	; 0x01
    24d4:	88 2f       	mov	r24, r24
    24d6:	90 e0       	ldi	r25, 0x00	; 0
    24d8:	a0 e0       	ldi	r26, 0x00	; 0
    24da:	b0 e0       	ldi	r27, 0x00	; 0
    24dc:	82 0f       	add	r24, r18
    24de:	93 1f       	adc	r25, r19
    24e0:	a4 1f       	adc	r26, r20
    24e2:	b5 1f       	adc	r27, r21
    24e4:	88 0f       	add	r24, r24
    24e6:	99 1f       	adc	r25, r25
    24e8:	aa 1f       	adc	r26, r26
    24ea:	bb 1f       	adc	r27, r27
    24ec:	88 0f       	add	r24, r24
    24ee:	99 1f       	adc	r25, r25
    24f0:	aa 1f       	adc	r26, r26
    24f2:	bb 1f       	adc	r27, r27
    24f4:	88 0f       	add	r24, r24
    24f6:	99 1f       	adc	r25, r25
    24f8:	aa 1f       	adc	r26, r26
    24fa:	bb 1f       	adc	r27, r27
}
    24fc:	bc 01       	movw	r22, r24
    24fe:	cd 01       	movw	r24, r26
    2500:	26 96       	adiw	r28, 0x06	; 6
    2502:	0f b6       	in	r0, 0x3f	; 63
    2504:	f8 94       	cli
    2506:	de bf       	out	0x3e, r29	; 62
    2508:	0f be       	out	0x3f, r0	; 63
    250a:	cd bf       	out	0x3d, r28	; 61
    250c:	cf 91       	pop	r28
    250e:	df 91       	pop	r29
    2510:	08 95       	ret

00002512 <main>:
#include <avr/delay.h>

//#define F_CPU	8000000UL

int main(void)
{
    2512:	df 93       	push	r29
    2514:	cf 93       	push	r28
    2516:	cd b7       	in	r28, 0x3d	; 61
    2518:	de b7       	in	r29, 0x3e	; 62
    251a:	2e 97       	sbiw	r28, 0x0e	; 14
    251c:	0f b6       	in	r0, 0x3f	; 63
    251e:	f8 94       	cli
    2520:	de bf       	out	0x3e, r29	; 62
    2522:	0f be       	out	0x3f, r0	; 63
    2524:	cd bf       	out	0x3d, r28	; 61
	DIO_u8Init();
    2526:	0e 94 81 0b 	call	0x1702	; 0x1702 <DIO_u8Init>
	GIE_voidEnable();
    252a:	0e 94 a3 0b 	call	0x1746	; 0x1746 <GIE_voidEnable>
	TMR_voidTMR0Init();
    252e:	0e 94 59 11 	call	0x22b2	; 0x22b2 <TMR_voidTMR0Init>
	LCD_voidInit();
    2532:	0e 94 bf 0b 	call	0x177e	; 0x177e <LCD_voidInit>

	while(1)
	{
//		LCD_u8GoToXY(0,0);
		LCD_voidWriteNumber((u16)micros());
    2536:	0e 94 2a 12 	call	0x2454	; 0x2454 <micros>
    253a:	dc 01       	movw	r26, r24
    253c:	cb 01       	movw	r24, r22
    253e:	0e 94 7f 10 	call	0x20fe	; 0x20fe <LCD_voidWriteNumber>
    2542:	80 e0       	ldi	r24, 0x00	; 0
    2544:	90 e0       	ldi	r25, 0x00	; 0
    2546:	aa e7       	ldi	r26, 0x7A	; 122
    2548:	b4 e4       	ldi	r27, 0x44	; 68
    254a:	8b 87       	std	Y+11, r24	; 0x0b
    254c:	9c 87       	std	Y+12, r25	; 0x0c
    254e:	ad 87       	std	Y+13, r26	; 0x0d
    2550:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2552:	6b 85       	ldd	r22, Y+11	; 0x0b
    2554:	7c 85       	ldd	r23, Y+12	; 0x0c
    2556:	8d 85       	ldd	r24, Y+13	; 0x0d
    2558:	9e 85       	ldd	r25, Y+14	; 0x0e
    255a:	20 e0       	ldi	r18, 0x00	; 0
    255c:	30 e0       	ldi	r19, 0x00	; 0
    255e:	4a ef       	ldi	r20, 0xFA	; 250
    2560:	54 e4       	ldi	r21, 0x44	; 68
    2562:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2566:	dc 01       	movw	r26, r24
    2568:	cb 01       	movw	r24, r22
    256a:	8f 83       	std	Y+7, r24	; 0x07
    256c:	98 87       	std	Y+8, r25	; 0x08
    256e:	a9 87       	std	Y+9, r26	; 0x09
    2570:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2572:	6f 81       	ldd	r22, Y+7	; 0x07
    2574:	78 85       	ldd	r23, Y+8	; 0x08
    2576:	89 85       	ldd	r24, Y+9	; 0x09
    2578:	9a 85       	ldd	r25, Y+10	; 0x0a
    257a:	20 e0       	ldi	r18, 0x00	; 0
    257c:	30 e0       	ldi	r19, 0x00	; 0
    257e:	40 e8       	ldi	r20, 0x80	; 128
    2580:	5f e3       	ldi	r21, 0x3F	; 63
    2582:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2586:	88 23       	and	r24, r24
    2588:	2c f4       	brge	.+10     	; 0x2594 <main+0x82>
		__ticks = 1;
    258a:	81 e0       	ldi	r24, 0x01	; 1
    258c:	90 e0       	ldi	r25, 0x00	; 0
    258e:	9e 83       	std	Y+6, r25	; 0x06
    2590:	8d 83       	std	Y+5, r24	; 0x05
    2592:	3f c0       	rjmp	.+126    	; 0x2612 <main+0x100>
	else if (__tmp > 65535)
    2594:	6f 81       	ldd	r22, Y+7	; 0x07
    2596:	78 85       	ldd	r23, Y+8	; 0x08
    2598:	89 85       	ldd	r24, Y+9	; 0x09
    259a:	9a 85       	ldd	r25, Y+10	; 0x0a
    259c:	20 e0       	ldi	r18, 0x00	; 0
    259e:	3f ef       	ldi	r19, 0xFF	; 255
    25a0:	4f e7       	ldi	r20, 0x7F	; 127
    25a2:	57 e4       	ldi	r21, 0x47	; 71
    25a4:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    25a8:	18 16       	cp	r1, r24
    25aa:	4c f5       	brge	.+82     	; 0x25fe <main+0xec>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    25ac:	6b 85       	ldd	r22, Y+11	; 0x0b
    25ae:	7c 85       	ldd	r23, Y+12	; 0x0c
    25b0:	8d 85       	ldd	r24, Y+13	; 0x0d
    25b2:	9e 85       	ldd	r25, Y+14	; 0x0e
    25b4:	20 e0       	ldi	r18, 0x00	; 0
    25b6:	30 e0       	ldi	r19, 0x00	; 0
    25b8:	40 e2       	ldi	r20, 0x20	; 32
    25ba:	51 e4       	ldi	r21, 0x41	; 65
    25bc:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    25c0:	dc 01       	movw	r26, r24
    25c2:	cb 01       	movw	r24, r22
    25c4:	bc 01       	movw	r22, r24
    25c6:	cd 01       	movw	r24, r26
    25c8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    25cc:	dc 01       	movw	r26, r24
    25ce:	cb 01       	movw	r24, r22
    25d0:	9e 83       	std	Y+6, r25	; 0x06
    25d2:	8d 83       	std	Y+5, r24	; 0x05
    25d4:	0f c0       	rjmp	.+30     	; 0x25f4 <main+0xe2>
    25d6:	88 ec       	ldi	r24, 0xC8	; 200
    25d8:	90 e0       	ldi	r25, 0x00	; 0
    25da:	9c 83       	std	Y+4, r25	; 0x04
    25dc:	8b 83       	std	Y+3, r24	; 0x03
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    25de:	8b 81       	ldd	r24, Y+3	; 0x03
    25e0:	9c 81       	ldd	r25, Y+4	; 0x04
    25e2:	01 97       	sbiw	r24, 0x01	; 1
    25e4:	f1 f7       	brne	.-4      	; 0x25e2 <main+0xd0>
    25e6:	9c 83       	std	Y+4, r25	; 0x04
    25e8:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    25ea:	8d 81       	ldd	r24, Y+5	; 0x05
    25ec:	9e 81       	ldd	r25, Y+6	; 0x06
    25ee:	01 97       	sbiw	r24, 0x01	; 1
    25f0:	9e 83       	std	Y+6, r25	; 0x06
    25f2:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    25f4:	8d 81       	ldd	r24, Y+5	; 0x05
    25f6:	9e 81       	ldd	r25, Y+6	; 0x06
    25f8:	00 97       	sbiw	r24, 0x00	; 0
    25fa:	69 f7       	brne	.-38     	; 0x25d6 <main+0xc4>
    25fc:	14 c0       	rjmp	.+40     	; 0x2626 <main+0x114>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    25fe:	6f 81       	ldd	r22, Y+7	; 0x07
    2600:	78 85       	ldd	r23, Y+8	; 0x08
    2602:	89 85       	ldd	r24, Y+9	; 0x09
    2604:	9a 85       	ldd	r25, Y+10	; 0x0a
    2606:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    260a:	dc 01       	movw	r26, r24
    260c:	cb 01       	movw	r24, r22
    260e:	9e 83       	std	Y+6, r25	; 0x06
    2610:	8d 83       	std	Y+5, r24	; 0x05
    2612:	8d 81       	ldd	r24, Y+5	; 0x05
    2614:	9e 81       	ldd	r25, Y+6	; 0x06
    2616:	9a 83       	std	Y+2, r25	; 0x02
    2618:	89 83       	std	Y+1, r24	; 0x01
    261a:	89 81       	ldd	r24, Y+1	; 0x01
    261c:	9a 81       	ldd	r25, Y+2	; 0x02
    261e:	01 97       	sbiw	r24, 0x01	; 1
    2620:	f1 f7       	brne	.-4      	; 0x261e <main+0x10c>
    2622:	9a 83       	std	Y+2, r25	; 0x02
    2624:	89 83       	std	Y+1, r24	; 0x01
		_delay_ms(1000);
		LCD_voidClear();
    2626:	0e 94 46 11 	call	0x228c	; 0x228c <LCD_voidClear>
    262a:	85 cf       	rjmp	.-246    	; 0x2536 <main+0x24>

0000262c <__udivmodhi4>:
    262c:	aa 1b       	sub	r26, r26
    262e:	bb 1b       	sub	r27, r27
    2630:	51 e1       	ldi	r21, 0x11	; 17
    2632:	07 c0       	rjmp	.+14     	; 0x2642 <__udivmodhi4_ep>

00002634 <__udivmodhi4_loop>:
    2634:	aa 1f       	adc	r26, r26
    2636:	bb 1f       	adc	r27, r27
    2638:	a6 17       	cp	r26, r22
    263a:	b7 07       	cpc	r27, r23
    263c:	10 f0       	brcs	.+4      	; 0x2642 <__udivmodhi4_ep>
    263e:	a6 1b       	sub	r26, r22
    2640:	b7 0b       	sbc	r27, r23

00002642 <__udivmodhi4_ep>:
    2642:	88 1f       	adc	r24, r24
    2644:	99 1f       	adc	r25, r25
    2646:	5a 95       	dec	r21
    2648:	a9 f7       	brne	.-22     	; 0x2634 <__udivmodhi4_loop>
    264a:	80 95       	com	r24
    264c:	90 95       	com	r25
    264e:	bc 01       	movw	r22, r24
    2650:	cd 01       	movw	r24, r26
    2652:	08 95       	ret

00002654 <__prologue_saves__>:
    2654:	2f 92       	push	r2
    2656:	3f 92       	push	r3
    2658:	4f 92       	push	r4
    265a:	5f 92       	push	r5
    265c:	6f 92       	push	r6
    265e:	7f 92       	push	r7
    2660:	8f 92       	push	r8
    2662:	9f 92       	push	r9
    2664:	af 92       	push	r10
    2666:	bf 92       	push	r11
    2668:	cf 92       	push	r12
    266a:	df 92       	push	r13
    266c:	ef 92       	push	r14
    266e:	ff 92       	push	r15
    2670:	0f 93       	push	r16
    2672:	1f 93       	push	r17
    2674:	cf 93       	push	r28
    2676:	df 93       	push	r29
    2678:	cd b7       	in	r28, 0x3d	; 61
    267a:	de b7       	in	r29, 0x3e	; 62
    267c:	ca 1b       	sub	r28, r26
    267e:	db 0b       	sbc	r29, r27
    2680:	0f b6       	in	r0, 0x3f	; 63
    2682:	f8 94       	cli
    2684:	de bf       	out	0x3e, r29	; 62
    2686:	0f be       	out	0x3f, r0	; 63
    2688:	cd bf       	out	0x3d, r28	; 61
    268a:	09 94       	ijmp

0000268c <__epilogue_restores__>:
    268c:	2a 88       	ldd	r2, Y+18	; 0x12
    268e:	39 88       	ldd	r3, Y+17	; 0x11
    2690:	48 88       	ldd	r4, Y+16	; 0x10
    2692:	5f 84       	ldd	r5, Y+15	; 0x0f
    2694:	6e 84       	ldd	r6, Y+14	; 0x0e
    2696:	7d 84       	ldd	r7, Y+13	; 0x0d
    2698:	8c 84       	ldd	r8, Y+12	; 0x0c
    269a:	9b 84       	ldd	r9, Y+11	; 0x0b
    269c:	aa 84       	ldd	r10, Y+10	; 0x0a
    269e:	b9 84       	ldd	r11, Y+9	; 0x09
    26a0:	c8 84       	ldd	r12, Y+8	; 0x08
    26a2:	df 80       	ldd	r13, Y+7	; 0x07
    26a4:	ee 80       	ldd	r14, Y+6	; 0x06
    26a6:	fd 80       	ldd	r15, Y+5	; 0x05
    26a8:	0c 81       	ldd	r16, Y+4	; 0x04
    26aa:	1b 81       	ldd	r17, Y+3	; 0x03
    26ac:	aa 81       	ldd	r26, Y+2	; 0x02
    26ae:	b9 81       	ldd	r27, Y+1	; 0x01
    26b0:	ce 0f       	add	r28, r30
    26b2:	d1 1d       	adc	r29, r1
    26b4:	0f b6       	in	r0, 0x3f	; 63
    26b6:	f8 94       	cli
    26b8:	de bf       	out	0x3e, r29	; 62
    26ba:	0f be       	out	0x3f, r0	; 63
    26bc:	cd bf       	out	0x3d, r28	; 61
    26be:	ed 01       	movw	r28, r26
    26c0:	08 95       	ret

000026c2 <_exit>:
    26c2:	f8 94       	cli

000026c4 <__stop_program>:
    26c4:	ff cf       	rjmp	.-2      	; 0x26c4 <__stop_program>
