

================================================================
== Vitis HLS Report for 'pass'
================================================================
* Date:           Fri Apr  1 01:11:28 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        hash_controller
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu35p-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  2.22 ns|  1.621 ns|     0.60 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+----------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline |
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type   |
    +----------+----------+-----------+-----------+----------+----------+----------+
    |  67108874|  67108874|  0.149 sec|  0.149 sec|  67108875|  67108875|  dataflow|
    +----------+----------+-----------+-----------+----------+----------+----------+

    + Detail: 
        * Instance: 
        +--------------+-----------+----------+----------+-----------+-----------+----------+----------+---------+
        |              |           |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
        |   Instance   |   Module  |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
        +--------------+-----------+----------+----------+-----------+-----------+----------+----------+---------+
        |ingress_U0    |ingress    |  67108874|  67108874|  0.149 sec|  0.149 sec|  67108874|  67108874|       no|
        |ingress_1_U0  |ingress_1  |  67108874|  67108874|  0.149 sec|  0.149 sec|  67108874|  67108874|       no|
        |egress_U0     |egress     |  67108872|  67108872|  0.149 sec|  0.149 sec|  67108872|  67108872|       no|
        |egress_1_U0   |egress_1   |  67108872|  67108872|  0.149 sec|  0.149 sec|  67108872|  67108872|       no|
        +--------------+-----------+----------+----------+-----------+-----------+----------+----------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      24|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|    11250|    2146|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      36|    -|
|Register             |        -|     -|        4|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|    11254|    2206|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|        1|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------+-----------+---------+----+------+-----+-----+
    |   Instance   |   Module  | BRAM_18K| DSP|  FF  | LUT | URAM|
    +--------------+-----------+---------+----+------+-----+-----+
    |egress_U0     |egress     |        0|   0|  1660|  614|    0|
    |egress_1_U0   |egress_1   |        0|   0|  1660|  614|    0|
    |ingress_U0    |ingress    |        0|   0|  3965|  459|    0|
    |ingress_1_U0  |ingress_1  |        0|   0|  3965|  459|    0|
    +--------------+-----------+---------+----+------+-----+-----+
    |Total         |           |        0|   0| 11250| 2146|    0|
    +--------------+-----------+---------+----+------+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+----+---+----+------------+------------+
    |         Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+----+---+----+------------+------------+
    |ap_idle                        |       and|   0|  0|   2|           1|           1|
    |ap_sync_continue               |       and|   0|  0|   2|           1|           1|
    |ap_sync_done                   |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                  |       and|   0|  0|   2|           1|           1|
    |egress_1_U0_ap_start           |       and|   0|  0|   2|           1|           1|
    |egress_U0_ap_start             |       and|   0|  0|   2|           1|           1|
    |ingress_1_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |ingress_U0_ap_start            |       and|   0|  0|   2|           1|           1|
    |ap_sync_egress_1_U0_ap_ready   |        or|   0|  0|   2|           1|           1|
    |ap_sync_egress_U0_ap_ready     |        or|   0|  0|   2|           1|           1|
    |ap_sync_ingress_1_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_ingress_U0_ap_ready    |        or|   0|  0|   2|           1|           1|
    +-------------------------------+----------+----+---+----+------------+------------+
    |Total                          |          |   0|  0|  24|          12|          12|
    +-------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_egress_1_U0_ap_ready   |   9|          2|    1|          2|
    |ap_sync_reg_egress_U0_ap_ready     |   9|          2|    1|          2|
    |ap_sync_reg_ingress_1_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_ingress_U0_ap_ready    |   9|          2|    1|          2|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              |  36|          8|    4|          8|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+---+----+-----+-----------+
    |                Name               | FF| LUT| Bits| Const Bits|
    +-----------------------------------+---+----+-----+-----------+
    |ap_sync_reg_egress_1_U0_ap_ready   |  1|   0|    1|          0|
    |ap_sync_reg_egress_U0_ap_ready     |  1|   0|    1|          0|
    |ap_sync_reg_ingress_1_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_ingress_U0_ap_ready    |  1|   0|    1|          0|
    +-----------------------------------+---+----+-----+-----------+
    |Total                              |  4|   0|    4|          0|
    +-----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+----------------------+-----+-----+------------+--------------------+--------------+
|m_axi_rd_0_AWVALID    |  out|    1|       m_axi|                rd_0|       pointer|
|m_axi_rd_0_AWREADY    |   in|    1|       m_axi|                rd_0|       pointer|
|m_axi_rd_0_AWADDR     |  out|   64|       m_axi|                rd_0|       pointer|
|m_axi_rd_0_AWID       |  out|    1|       m_axi|                rd_0|       pointer|
|m_axi_rd_0_AWLEN      |  out|   32|       m_axi|                rd_0|       pointer|
|m_axi_rd_0_AWSIZE     |  out|    3|       m_axi|                rd_0|       pointer|
|m_axi_rd_0_AWBURST    |  out|    2|       m_axi|                rd_0|       pointer|
|m_axi_rd_0_AWLOCK     |  out|    2|       m_axi|                rd_0|       pointer|
|m_axi_rd_0_AWCACHE    |  out|    4|       m_axi|                rd_0|       pointer|
|m_axi_rd_0_AWPROT     |  out|    3|       m_axi|                rd_0|       pointer|
|m_axi_rd_0_AWQOS      |  out|    4|       m_axi|                rd_0|       pointer|
|m_axi_rd_0_AWREGION   |  out|    4|       m_axi|                rd_0|       pointer|
|m_axi_rd_0_AWUSER     |  out|    1|       m_axi|                rd_0|       pointer|
|m_axi_rd_0_WVALID     |  out|    1|       m_axi|                rd_0|       pointer|
|m_axi_rd_0_WREADY     |   in|    1|       m_axi|                rd_0|       pointer|
|m_axi_rd_0_WDATA      |  out|  256|       m_axi|                rd_0|       pointer|
|m_axi_rd_0_WSTRB      |  out|   32|       m_axi|                rd_0|       pointer|
|m_axi_rd_0_WLAST      |  out|    1|       m_axi|                rd_0|       pointer|
|m_axi_rd_0_WID        |  out|    1|       m_axi|                rd_0|       pointer|
|m_axi_rd_0_WUSER      |  out|    1|       m_axi|                rd_0|       pointer|
|m_axi_rd_0_ARVALID    |  out|    1|       m_axi|                rd_0|       pointer|
|m_axi_rd_0_ARREADY    |   in|    1|       m_axi|                rd_0|       pointer|
|m_axi_rd_0_ARADDR     |  out|   64|       m_axi|                rd_0|       pointer|
|m_axi_rd_0_ARID       |  out|    1|       m_axi|                rd_0|       pointer|
|m_axi_rd_0_ARLEN      |  out|   32|       m_axi|                rd_0|       pointer|
|m_axi_rd_0_ARSIZE     |  out|    3|       m_axi|                rd_0|       pointer|
|m_axi_rd_0_ARBURST    |  out|    2|       m_axi|                rd_0|       pointer|
|m_axi_rd_0_ARLOCK     |  out|    2|       m_axi|                rd_0|       pointer|
|m_axi_rd_0_ARCACHE    |  out|    4|       m_axi|                rd_0|       pointer|
|m_axi_rd_0_ARPROT     |  out|    3|       m_axi|                rd_0|       pointer|
|m_axi_rd_0_ARQOS      |  out|    4|       m_axi|                rd_0|       pointer|
|m_axi_rd_0_ARREGION   |  out|    4|       m_axi|                rd_0|       pointer|
|m_axi_rd_0_ARUSER     |  out|    1|       m_axi|                rd_0|       pointer|
|m_axi_rd_0_RVALID     |   in|    1|       m_axi|                rd_0|       pointer|
|m_axi_rd_0_RREADY     |  out|    1|       m_axi|                rd_0|       pointer|
|m_axi_rd_0_RDATA      |   in|  256|       m_axi|                rd_0|       pointer|
|m_axi_rd_0_RLAST      |   in|    1|       m_axi|                rd_0|       pointer|
|m_axi_rd_0_RID        |   in|    1|       m_axi|                rd_0|       pointer|
|m_axi_rd_0_RFIFONUM   |   in|    9|       m_axi|                rd_0|       pointer|
|m_axi_rd_0_RUSER      |   in|    1|       m_axi|                rd_0|       pointer|
|m_axi_rd_0_RRESP      |   in|    2|       m_axi|                rd_0|       pointer|
|m_axi_rd_0_BVALID     |   in|    1|       m_axi|                rd_0|       pointer|
|m_axi_rd_0_BREADY     |  out|    1|       m_axi|                rd_0|       pointer|
|m_axi_rd_0_BRESP      |   in|    2|       m_axi|                rd_0|       pointer|
|m_axi_rd_0_BID        |   in|    1|       m_axi|                rd_0|       pointer|
|m_axi_rd_0_BUSER      |   in|    1|       m_axi|                rd_0|       pointer|
|rd_01                 |   in|   64|     ap_none|               rd_01|        scalar|
|rd_01_ap_vld          |   in|    1|     ap_none|               rd_01|        scalar|
|m_axi_rd_1_AWVALID    |  out|    1|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_AWREADY    |   in|    1|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_AWADDR     |  out|   64|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_AWID       |  out|    1|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_AWLEN      |  out|   32|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_AWSIZE     |  out|    3|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_AWBURST    |  out|    2|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_AWLOCK     |  out|    2|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_AWCACHE    |  out|    4|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_AWPROT     |  out|    3|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_AWQOS      |  out|    4|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_AWREGION   |  out|    4|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_AWUSER     |  out|    1|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_WVALID     |  out|    1|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_WREADY     |   in|    1|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_WDATA      |  out|  256|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_WSTRB      |  out|   32|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_WLAST      |  out|    1|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_WID        |  out|    1|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_WUSER      |  out|    1|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_ARVALID    |  out|    1|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_ARREADY    |   in|    1|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_ARADDR     |  out|   64|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_ARID       |  out|    1|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_ARLEN      |  out|   32|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_ARSIZE     |  out|    3|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_ARBURST    |  out|    2|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_ARLOCK     |  out|    2|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_ARCACHE    |  out|    4|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_ARPROT     |  out|    3|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_ARQOS      |  out|    4|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_ARREGION   |  out|    4|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_ARUSER     |  out|    1|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_RVALID     |   in|    1|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_RREADY     |  out|    1|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_RDATA      |   in|  256|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_RLAST      |   in|    1|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_RID        |   in|    1|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_RFIFONUM   |   in|    9|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_RUSER      |   in|    1|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_RRESP      |   in|    2|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_BVALID     |   in|    1|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_BREADY     |  out|    1|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_BRESP      |   in|    2|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_BID        |   in|    1|       m_axi|                rd_1|       pointer|
|m_axi_rd_1_BUSER      |   in|    1|       m_axi|                rd_1|       pointer|
|rd_12                 |   in|   64|     ap_none|               rd_12|        scalar|
|rd_12_ap_vld          |   in|    1|     ap_none|               rd_12|        scalar|
|m_axi_wr_0_AWVALID    |  out|    1|       m_axi|                wr_0|       pointer|
|m_axi_wr_0_AWREADY    |   in|    1|       m_axi|                wr_0|       pointer|
|m_axi_wr_0_AWADDR     |  out|   64|       m_axi|                wr_0|       pointer|
|m_axi_wr_0_AWID       |  out|    1|       m_axi|                wr_0|       pointer|
|m_axi_wr_0_AWLEN      |  out|   32|       m_axi|                wr_0|       pointer|
|m_axi_wr_0_AWSIZE     |  out|    3|       m_axi|                wr_0|       pointer|
|m_axi_wr_0_AWBURST    |  out|    2|       m_axi|                wr_0|       pointer|
|m_axi_wr_0_AWLOCK     |  out|    2|       m_axi|                wr_0|       pointer|
|m_axi_wr_0_AWCACHE    |  out|    4|       m_axi|                wr_0|       pointer|
|m_axi_wr_0_AWPROT     |  out|    3|       m_axi|                wr_0|       pointer|
|m_axi_wr_0_AWQOS      |  out|    4|       m_axi|                wr_0|       pointer|
|m_axi_wr_0_AWREGION   |  out|    4|       m_axi|                wr_0|       pointer|
|m_axi_wr_0_AWUSER     |  out|    1|       m_axi|                wr_0|       pointer|
|m_axi_wr_0_WVALID     |  out|    1|       m_axi|                wr_0|       pointer|
|m_axi_wr_0_WREADY     |   in|    1|       m_axi|                wr_0|       pointer|
|m_axi_wr_0_WDATA      |  out|  256|       m_axi|                wr_0|       pointer|
|m_axi_wr_0_WSTRB      |  out|   32|       m_axi|                wr_0|       pointer|
|m_axi_wr_0_WLAST      |  out|    1|       m_axi|                wr_0|       pointer|
|m_axi_wr_0_WID        |  out|    1|       m_axi|                wr_0|       pointer|
|m_axi_wr_0_WUSER      |  out|    1|       m_axi|                wr_0|       pointer|
|m_axi_wr_0_ARVALID    |  out|    1|       m_axi|                wr_0|       pointer|
|m_axi_wr_0_ARREADY    |   in|    1|       m_axi|                wr_0|       pointer|
|m_axi_wr_0_ARADDR     |  out|   64|       m_axi|                wr_0|       pointer|
|m_axi_wr_0_ARID       |  out|    1|       m_axi|                wr_0|       pointer|
|m_axi_wr_0_ARLEN      |  out|   32|       m_axi|                wr_0|       pointer|
|m_axi_wr_0_ARSIZE     |  out|    3|       m_axi|                wr_0|       pointer|
|m_axi_wr_0_ARBURST    |  out|    2|       m_axi|                wr_0|       pointer|
|m_axi_wr_0_ARLOCK     |  out|    2|       m_axi|                wr_0|       pointer|
|m_axi_wr_0_ARCACHE    |  out|    4|       m_axi|                wr_0|       pointer|
|m_axi_wr_0_ARPROT     |  out|    3|       m_axi|                wr_0|       pointer|
|m_axi_wr_0_ARQOS      |  out|    4|       m_axi|                wr_0|       pointer|
|m_axi_wr_0_ARREGION   |  out|    4|       m_axi|                wr_0|       pointer|
|m_axi_wr_0_ARUSER     |  out|    1|       m_axi|                wr_0|       pointer|
|m_axi_wr_0_RVALID     |   in|    1|       m_axi|                wr_0|       pointer|
|m_axi_wr_0_RREADY     |  out|    1|       m_axi|                wr_0|       pointer|
|m_axi_wr_0_RDATA      |   in|  256|       m_axi|                wr_0|       pointer|
|m_axi_wr_0_RLAST      |   in|    1|       m_axi|                wr_0|       pointer|
|m_axi_wr_0_RID        |   in|    1|       m_axi|                wr_0|       pointer|
|m_axi_wr_0_RFIFONUM   |   in|    9|       m_axi|                wr_0|       pointer|
|m_axi_wr_0_RUSER      |   in|    1|       m_axi|                wr_0|       pointer|
|m_axi_wr_0_RRESP      |   in|    2|       m_axi|                wr_0|       pointer|
|m_axi_wr_0_BVALID     |   in|    1|       m_axi|                wr_0|       pointer|
|m_axi_wr_0_BREADY     |  out|    1|       m_axi|                wr_0|       pointer|
|m_axi_wr_0_BRESP      |   in|    2|       m_axi|                wr_0|       pointer|
|m_axi_wr_0_BID        |   in|    1|       m_axi|                wr_0|       pointer|
|m_axi_wr_0_BUSER      |   in|    1|       m_axi|                wr_0|       pointer|
|wr_03                 |   in|   64|     ap_none|               wr_03|        scalar|
|wr_03_ap_vld          |   in|    1|     ap_none|               wr_03|        scalar|
|m_axi_wr_1_AWVALID    |  out|    1|       m_axi|                wr_1|       pointer|
|m_axi_wr_1_AWREADY    |   in|    1|       m_axi|                wr_1|       pointer|
|m_axi_wr_1_AWADDR     |  out|   64|       m_axi|                wr_1|       pointer|
|m_axi_wr_1_AWID       |  out|    1|       m_axi|                wr_1|       pointer|
|m_axi_wr_1_AWLEN      |  out|   32|       m_axi|                wr_1|       pointer|
|m_axi_wr_1_AWSIZE     |  out|    3|       m_axi|                wr_1|       pointer|
|m_axi_wr_1_AWBURST    |  out|    2|       m_axi|                wr_1|       pointer|
|m_axi_wr_1_AWLOCK     |  out|    2|       m_axi|                wr_1|       pointer|
|m_axi_wr_1_AWCACHE    |  out|    4|       m_axi|                wr_1|       pointer|
|m_axi_wr_1_AWPROT     |  out|    3|       m_axi|                wr_1|       pointer|
|m_axi_wr_1_AWQOS      |  out|    4|       m_axi|                wr_1|       pointer|
|m_axi_wr_1_AWREGION   |  out|    4|       m_axi|                wr_1|       pointer|
|m_axi_wr_1_AWUSER     |  out|    1|       m_axi|                wr_1|       pointer|
|m_axi_wr_1_WVALID     |  out|    1|       m_axi|                wr_1|       pointer|
|m_axi_wr_1_WREADY     |   in|    1|       m_axi|                wr_1|       pointer|
|m_axi_wr_1_WDATA      |  out|  256|       m_axi|                wr_1|       pointer|
|m_axi_wr_1_WSTRB      |  out|   32|       m_axi|                wr_1|       pointer|
|m_axi_wr_1_WLAST      |  out|    1|       m_axi|                wr_1|       pointer|
|m_axi_wr_1_WID        |  out|    1|       m_axi|                wr_1|       pointer|
|m_axi_wr_1_WUSER      |  out|    1|       m_axi|                wr_1|       pointer|
|m_axi_wr_1_ARVALID    |  out|    1|       m_axi|                wr_1|       pointer|
|m_axi_wr_1_ARREADY    |   in|    1|       m_axi|                wr_1|       pointer|
|m_axi_wr_1_ARADDR     |  out|   64|       m_axi|                wr_1|       pointer|
|m_axi_wr_1_ARID       |  out|    1|       m_axi|                wr_1|       pointer|
|m_axi_wr_1_ARLEN      |  out|   32|       m_axi|                wr_1|       pointer|
|m_axi_wr_1_ARSIZE     |  out|    3|       m_axi|                wr_1|       pointer|
|m_axi_wr_1_ARBURST    |  out|    2|       m_axi|                wr_1|       pointer|
|m_axi_wr_1_ARLOCK     |  out|    2|       m_axi|                wr_1|       pointer|
|m_axi_wr_1_ARCACHE    |  out|    4|       m_axi|                wr_1|       pointer|
|m_axi_wr_1_ARPROT     |  out|    3|       m_axi|                wr_1|       pointer|
|m_axi_wr_1_ARQOS      |  out|    4|       m_axi|                wr_1|       pointer|
|m_axi_wr_1_ARREGION   |  out|    4|       m_axi|                wr_1|       pointer|
|m_axi_wr_1_ARUSER     |  out|    1|       m_axi|                wr_1|       pointer|
|m_axi_wr_1_RVALID     |   in|    1|       m_axi|                wr_1|       pointer|
|m_axi_wr_1_RREADY     |  out|    1|       m_axi|                wr_1|       pointer|
|m_axi_wr_1_RDATA      |   in|  256|       m_axi|                wr_1|       pointer|
|m_axi_wr_1_RLAST      |   in|    1|       m_axi|                wr_1|       pointer|
|m_axi_wr_1_RID        |   in|    1|       m_axi|                wr_1|       pointer|
|m_axi_wr_1_RFIFONUM   |   in|    9|       m_axi|                wr_1|       pointer|
|m_axi_wr_1_RUSER      |   in|    1|       m_axi|                wr_1|       pointer|
|m_axi_wr_1_RRESP      |   in|    2|       m_axi|                wr_1|       pointer|
|m_axi_wr_1_BVALID     |   in|    1|       m_axi|                wr_1|       pointer|
|m_axi_wr_1_BREADY     |  out|    1|       m_axi|                wr_1|       pointer|
|m_axi_wr_1_BRESP      |   in|    2|       m_axi|                wr_1|       pointer|
|m_axi_wr_1_BID        |   in|    1|       m_axi|                wr_1|       pointer|
|m_axi_wr_1_BUSER      |   in|    1|       m_axi|                wr_1|       pointer|
|wr_14                 |   in|   64|     ap_none|               wr_14|        scalar|
|wr_14_ap_vld          |   in|    1|     ap_none|               wr_14|        scalar|
|ingress_0_TDATA       |  out|  512|        axis|  ingress_0_V_data_V|       pointer|
|ingress_0_TKEEP       |  out|   64|        axis|  ingress_0_V_keep_V|       pointer|
|ingress_0_TSTRB       |  out|   64|        axis|  ingress_0_V_strb_V|       pointer|
|ingress_0_TLAST       |  out|    1|        axis|  ingress_0_V_last_V|       pointer|
|ingress_0_TDEST       |  out|    1|        axis|  ingress_0_V_dest_V|       pointer|
|ingress_0_TVALID      |  out|    1|        axis|  ingress_0_V_dest_V|       pointer|
|ingress_0_TREADY      |   in|    1|        axis|  ingress_0_V_dest_V|       pointer|
|ingress_1_TDATA       |  out|  512|        axis|  ingress_1_V_data_V|       pointer|
|ingress_1_TKEEP       |  out|   64|        axis|  ingress_1_V_keep_V|       pointer|
|ingress_1_TSTRB       |  out|   64|        axis|  ingress_1_V_strb_V|       pointer|
|ingress_1_TLAST       |  out|    1|        axis|  ingress_1_V_last_V|       pointer|
|ingress_1_TDEST       |  out|    1|        axis|  ingress_1_V_dest_V|       pointer|
|ingress_1_TVALID      |  out|    1|        axis|  ingress_1_V_dest_V|       pointer|
|ingress_1_TREADY      |   in|    1|        axis|  ingress_1_V_dest_V|       pointer|
|egress_0_TDATA        |   in|  512|        axis|   egress_0_V_data_V|       pointer|
|egress_0_TKEEP        |   in|   64|        axis|   egress_0_V_keep_V|       pointer|
|egress_0_TSTRB        |   in|   64|        axis|   egress_0_V_strb_V|       pointer|
|egress_0_TLAST        |   in|    1|        axis|   egress_0_V_last_V|       pointer|
|egress_0_TDEST        |   in|    1|        axis|   egress_0_V_dest_V|       pointer|
|egress_0_TVALID       |   in|    1|        axis|   egress_0_V_dest_V|       pointer|
|egress_0_TREADY       |  out|    1|        axis|   egress_0_V_dest_V|       pointer|
|egress_1_TDATA        |   in|  512|        axis|   egress_1_V_data_V|       pointer|
|egress_1_TKEEP        |   in|   64|        axis|   egress_1_V_keep_V|       pointer|
|egress_1_TSTRB        |   in|   64|        axis|   egress_1_V_strb_V|       pointer|
|egress_1_TLAST        |   in|    1|        axis|   egress_1_V_last_V|       pointer|
|egress_1_TDEST        |   in|    1|        axis|   egress_1_V_dest_V|       pointer|
|egress_1_TVALID       |   in|    1|        axis|   egress_1_V_dest_V|       pointer|
|egress_1_TREADY       |  out|    1|        axis|   egress_1_V_dest_V|       pointer|
|golden_fifo_0_TDATA   |  out|   32|        axis|       golden_fifo_0|       pointer|
|golden_fifo_0_TVALID  |  out|    1|        axis|       golden_fifo_0|       pointer|
|golden_fifo_0_TREADY  |   in|    1|        axis|       golden_fifo_0|       pointer|
|golden_fifo_1_TDATA   |  out|   32|        axis|       golden_fifo_1|       pointer|
|golden_fifo_1_TVALID  |  out|    1|        axis|       golden_fifo_1|       pointer|
|golden_fifo_1_TREADY  |   in|    1|        axis|       golden_fifo_1|       pointer|
|first                 |   in|    1|     ap_none|               first|        scalar|
|first_ap_vld          |   in|    1|     ap_none|               first|        scalar|
|last                  |   in|    1|     ap_none|                last|        scalar|
|last_ap_vld           |   in|    1|     ap_none|                last|        scalar|
|block_header          |   in|  512|     ap_none|        block_header|        scalar|
|block_header_ap_vld   |   in|    1|     ap_none|        block_header|        scalar|
|target                |   in|  512|     ap_none|              target|        scalar|
|target_ap_vld         |   in|    1|     ap_none|              target|        scalar|
|ap_clk                |   in|    1|  ap_ctrl_hs|                pass|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|                pass|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|                pass|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|                pass|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|                pass|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|                pass|  return value|
|ap_continue           |   in|    1|  ap_ctrl_hs|                pass|  return value|
+----------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 2, States = { 1 2 }

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.32>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%target_read = read i512 @_ssdm_op_Read.ap_auto.i512, i512 %target" [hash_controller/hash_controller.cpp:56]   --->   Operation 3 'read' 'target_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%block_header_read = read i512 @_ssdm_op_Read.ap_auto.i512, i512 %block_header" [hash_controller/hash_controller.cpp:56]   --->   Operation 4 'read' 'block_header_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%last_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %last" [hash_controller/hash_controller.cpp:56]   --->   Operation 5 'read' 'last_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%first_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %first" [hash_controller/hash_controller.cpp:56]   --->   Operation 6 'read' 'first_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%wr_14_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %wr_14" [hash_controller/hash_controller.cpp:56]   --->   Operation 7 'read' 'wr_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%wr_03_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %wr_03" [hash_controller/hash_controller.cpp:56]   --->   Operation 8 'read' 'wr_03_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%rd_12_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %rd_12" [hash_controller/hash_controller.cpp:56]   --->   Operation 9 'read' 'rd_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%rd_01_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %rd_01" [hash_controller/hash_controller.cpp:56]   --->   Operation 10 'read' 'rd_01_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [2/2] (1.14ns)   --->   "%call_ln56 = call void @ingress, i512 %ingress_0_V_data_V, i64 %ingress_0_V_keep_V, i64 %ingress_0_V_strb_V, i1 %ingress_0_V_last_V, i1 %ingress_0_V_dest_V, i256 %rd_0, i64 %rd_01_read, i1 %first_read, i512 %block_header_read" [hash_controller/hash_controller.cpp:56]   --->   Operation 11 'call' 'call_ln56' <Predicate = true> <Delay = 1.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 12 [2/2] (1.14ns)   --->   "%call_ln57 = call void @ingress.1, i512 %ingress_1_V_data_V, i64 %ingress_1_V_keep_V, i64 %ingress_1_V_strb_V, i1 %ingress_1_V_last_V, i1 %ingress_1_V_dest_V, i256 %rd_1, i64 %rd_12_read, i1 %first_read, i512 %block_header_read" [hash_controller/hash_controller.cpp:57]   --->   Operation 12 'call' 'call_ln57' <Predicate = true> <Delay = 1.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 13 [2/2] (1.32ns)   --->   "%call_ln58 = call void @egress, i256 %wr_0, i64 %wr_03_read, i512 %egress_0_V_data_V, i64 %egress_0_V_keep_V, i64 %egress_0_V_strb_V, i1 %egress_0_V_last_V, i1 %egress_0_V_dest_V, i1 %last_read, i512 %target_read, i32 %golden_fifo_0" [hash_controller/hash_controller.cpp:58]   --->   Operation 13 'call' 'call_ln58' <Predicate = true> <Delay = 1.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 14 [2/2] (1.32ns)   --->   "%call_ln59 = call void @egress.1, i256 %wr_1, i64 %wr_14_read, i512 %egress_1_V_data_V, i64 %egress_1_V_keep_V, i64 %egress_1_V_strb_V, i1 %egress_1_V_last_V, i1 %egress_1_V_dest_V, i1 %last_read, i512 %target_read, i32 %golden_fifo_1" [hash_controller/hash_controller.cpp:59]   --->   Operation 14 'call' 'call_ln59' <Predicate = true> <Delay = 1.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.38>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty"   --->   Operation 15 'specdataflowpipeline' 'specdataflowpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %golden_fifo_1, void @empty_12, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %golden_fifo_0, void @empty_12, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %egress_1_V_dest_V, i1 %egress_1_V_last_V, i64 %egress_1_V_strb_V, i64 %egress_1_V_keep_V, i512 %egress_1_V_data_V, void @empty_12, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %egress_0_V_dest_V, i1 %egress_0_V_last_V, i64 %egress_0_V_strb_V, i64 %egress_0_V_keep_V, i512 %egress_0_V_data_V, void @empty_12, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %ingress_1_V_dest_V, i1 %ingress_1_V_last_V, i64 %ingress_1_V_strb_V, i64 %ingress_1_V_keep_V, i512 %ingress_1_V_data_V, void @empty_12, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %ingress_0_V_dest_V, i1 %ingress_0_V_last_V, i64 %ingress_0_V_strb_V, i64 %ingress_0_V_keep_V, i512 %ingress_0_V_data_V, void @empty_12, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %wr_1, void @empty_10, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_5, void @empty_1, void @empty, i32 16, i32 16, i32 16, i32 16, void @empty, void @empty"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %wr_0, void @empty_10, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_3, void @empty_1, void @empty, i32 16, i32 16, i32 16, i32 16, void @empty, void @empty"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %rd_1, void @empty_10, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_2, void @empty_1, void @empty, i32 16, i32 16, i32 16, i32 16, void @empty, void @empty"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %rd_0, void @empty_10, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_1, void @empty, i32 16, i32 16, i32 16, i32 16, void @empty, void @empty"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/2] (0.38ns)   --->   "%call_ln56 = call void @ingress, i512 %ingress_0_V_data_V, i64 %ingress_0_V_keep_V, i64 %ingress_0_V_strb_V, i1 %ingress_0_V_last_V, i1 %ingress_0_V_dest_V, i256 %rd_0, i64 %rd_01_read, i1 %first_read, i512 %block_header_read" [hash_controller/hash_controller.cpp:56]   --->   Operation 26 'call' 'call_ln56' <Predicate = true> <Delay = 0.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 27 [1/2] (0.38ns)   --->   "%call_ln57 = call void @ingress.1, i512 %ingress_1_V_data_V, i64 %ingress_1_V_keep_V, i64 %ingress_1_V_strb_V, i1 %ingress_1_V_last_V, i1 %ingress_1_V_dest_V, i256 %rd_1, i64 %rd_12_read, i1 %first_read, i512 %block_header_read" [hash_controller/hash_controller.cpp:57]   --->   Operation 27 'call' 'call_ln57' <Predicate = true> <Delay = 0.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 28 [1/2] (0.00ns)   --->   "%call_ln58 = call void @egress, i256 %wr_0, i64 %wr_03_read, i512 %egress_0_V_data_V, i64 %egress_0_V_keep_V, i64 %egress_0_V_strb_V, i1 %egress_0_V_last_V, i1 %egress_0_V_dest_V, i1 %last_read, i512 %target_read, i32 %golden_fifo_0" [hash_controller/hash_controller.cpp:58]   --->   Operation 28 'call' 'call_ln58' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 29 [1/2] (0.00ns)   --->   "%call_ln59 = call void @egress.1, i256 %wr_1, i64 %wr_14_read, i512 %egress_1_V_data_V, i64 %egress_1_V_keep_V, i64 %egress_1_V_strb_V, i1 %egress_1_V_last_V, i1 %egress_1_V_dest_V, i1 %last_read, i512 %target_read, i32 %golden_fifo_1" [hash_controller/hash_controller.cpp:59]   --->   Operation 29 'call' 'call_ln59' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%ret_ln60 = ret" [hash_controller/hash_controller.cpp:60]   --->   Operation 30 'ret' 'ret_ln60' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ rd_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ rd_01]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rd_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ rd_12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ wr_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ wr_03]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ wr_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ wr_14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ingress_0_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ingress_0_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ingress_0_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ingress_0_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ingress_0_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ingress_1_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ingress_1_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ingress_1_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ingress_1_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ingress_1_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ egress_0_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ egress_0_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ egress_0_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ egress_0_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ egress_0_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ egress_1_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ egress_1_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ egress_1_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ egress_1_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ egress_1_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ golden_fifo_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ golden_fifo_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ first]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ last]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ block_header]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ target]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
target_read              (read                ) [ 001]
block_header_read        (read                ) [ 001]
last_read                (read                ) [ 001]
first_read               (read                ) [ 001]
wr_14_read               (read                ) [ 001]
wr_03_read               (read                ) [ 001]
rd_12_read               (read                ) [ 001]
rd_01_read               (read                ) [ 001]
specdataflowpipeline_ln0 (specdataflowpipeline) [ 000]
specinterface_ln0        (specinterface       ) [ 000]
specinterface_ln0        (specinterface       ) [ 000]
specinterface_ln0        (specinterface       ) [ 000]
specinterface_ln0        (specinterface       ) [ 000]
specinterface_ln0        (specinterface       ) [ 000]
specinterface_ln0        (specinterface       ) [ 000]
specinterface_ln0        (specinterface       ) [ 000]
specinterface_ln0        (specinterface       ) [ 000]
specinterface_ln0        (specinterface       ) [ 000]
specinterface_ln0        (specinterface       ) [ 000]
call_ln56                (call                ) [ 000]
call_ln57                (call                ) [ 000]
call_ln58                (call                ) [ 000]
call_ln59                (call                ) [ 000]
ret_ln60                 (ret                 ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="rd_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rd_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="rd_01">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rd_01"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="rd_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rd_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="rd_12">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rd_12"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="wr_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wr_0"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="wr_03">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wr_03"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="wr_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wr_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="wr_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wr_14"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="ingress_0_V_data_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ingress_0_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="ingress_0_V_keep_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ingress_0_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="ingress_0_V_strb_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ingress_0_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="ingress_0_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ingress_0_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="ingress_0_V_dest_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ingress_0_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="ingress_1_V_data_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ingress_1_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="ingress_1_V_keep_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ingress_1_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="ingress_1_V_strb_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ingress_1_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="ingress_1_V_last_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ingress_1_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="ingress_1_V_dest_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ingress_1_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="egress_0_V_data_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="egress_0_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="egress_0_V_keep_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="egress_0_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="egress_0_V_strb_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="egress_0_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="egress_0_V_last_V">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="egress_0_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="egress_0_V_dest_V">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="egress_0_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="egress_1_V_data_V">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="egress_1_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="egress_1_V_keep_V">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="egress_1_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="egress_1_V_strb_V">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="egress_1_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="egress_1_V_last_V">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="egress_1_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="egress_1_V_dest_V">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="egress_1_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="golden_fifo_0">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="golden_fifo_0"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="golden_fifo_1">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="golden_fifo_1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="first">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="first"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="last">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="last"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="block_header">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_header"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="target">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="target"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i512"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ingress"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ingress.1"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="egress"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="egress.1"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="110" class="1004" name="target_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="512" slack="0"/>
<pin id="112" dir="0" index="1" bw="512" slack="0"/>
<pin id="113" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="target_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="block_header_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="512" slack="0"/>
<pin id="118" dir="0" index="1" bw="512" slack="0"/>
<pin id="119" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="block_header_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="last_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="last_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="first_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="first_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="wr_14_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="64" slack="0"/>
<pin id="136" dir="0" index="1" bw="64" slack="0"/>
<pin id="137" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wr_14_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="wr_03_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="64" slack="0"/>
<pin id="142" dir="0" index="1" bw="64" slack="0"/>
<pin id="143" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wr_03_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="rd_12_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="64" slack="0"/>
<pin id="148" dir="0" index="1" bw="64" slack="0"/>
<pin id="149" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rd_12_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="rd_01_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="64" slack="0"/>
<pin id="154" dir="0" index="1" bw="64" slack="0"/>
<pin id="155" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rd_01_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_ingress_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="0" slack="0"/>
<pin id="160" dir="0" index="1" bw="512" slack="0"/>
<pin id="161" dir="0" index="2" bw="64" slack="0"/>
<pin id="162" dir="0" index="3" bw="64" slack="0"/>
<pin id="163" dir="0" index="4" bw="1" slack="0"/>
<pin id="164" dir="0" index="5" bw="1" slack="0"/>
<pin id="165" dir="0" index="6" bw="256" slack="0"/>
<pin id="166" dir="0" index="7" bw="64" slack="0"/>
<pin id="167" dir="0" index="8" bw="1" slack="0"/>
<pin id="168" dir="0" index="9" bw="512" slack="0"/>
<pin id="169" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln56/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_ingress_1_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="0" slack="0"/>
<pin id="182" dir="0" index="1" bw="512" slack="0"/>
<pin id="183" dir="0" index="2" bw="64" slack="0"/>
<pin id="184" dir="0" index="3" bw="64" slack="0"/>
<pin id="185" dir="0" index="4" bw="1" slack="0"/>
<pin id="186" dir="0" index="5" bw="1" slack="0"/>
<pin id="187" dir="0" index="6" bw="256" slack="0"/>
<pin id="188" dir="0" index="7" bw="64" slack="0"/>
<pin id="189" dir="0" index="8" bw="1" slack="0"/>
<pin id="190" dir="0" index="9" bw="512" slack="0"/>
<pin id="191" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln57/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_egress_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="0" slack="0"/>
<pin id="204" dir="0" index="1" bw="256" slack="0"/>
<pin id="205" dir="0" index="2" bw="64" slack="0"/>
<pin id="206" dir="0" index="3" bw="512" slack="0"/>
<pin id="207" dir="0" index="4" bw="64" slack="0"/>
<pin id="208" dir="0" index="5" bw="64" slack="0"/>
<pin id="209" dir="0" index="6" bw="1" slack="0"/>
<pin id="210" dir="0" index="7" bw="1" slack="0"/>
<pin id="211" dir="0" index="8" bw="1" slack="0"/>
<pin id="212" dir="0" index="9" bw="512" slack="0"/>
<pin id="213" dir="0" index="10" bw="32" slack="0"/>
<pin id="214" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln58/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="grp_egress_1_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="0" slack="0"/>
<pin id="228" dir="0" index="1" bw="256" slack="0"/>
<pin id="229" dir="0" index="2" bw="64" slack="0"/>
<pin id="230" dir="0" index="3" bw="512" slack="0"/>
<pin id="231" dir="0" index="4" bw="64" slack="0"/>
<pin id="232" dir="0" index="5" bw="64" slack="0"/>
<pin id="233" dir="0" index="6" bw="1" slack="0"/>
<pin id="234" dir="0" index="7" bw="1" slack="0"/>
<pin id="235" dir="0" index="8" bw="1" slack="0"/>
<pin id="236" dir="0" index="9" bw="512" slack="0"/>
<pin id="237" dir="0" index="10" bw="32" slack="0"/>
<pin id="238" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln59/1 "/>
</bind>
</comp>

<comp id="250" class="1005" name="target_read_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="512" slack="1"/>
<pin id="252" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="target_read "/>
</bind>
</comp>

<comp id="256" class="1005" name="block_header_read_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="512" slack="1"/>
<pin id="258" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="block_header_read "/>
</bind>
</comp>

<comp id="262" class="1005" name="last_read_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="1"/>
<pin id="264" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="last_read "/>
</bind>
</comp>

<comp id="268" class="1005" name="first_read_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="1"/>
<pin id="270" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="first_read "/>
</bind>
</comp>

<comp id="274" class="1005" name="wr_14_read_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="64" slack="1"/>
<pin id="276" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="wr_14_read "/>
</bind>
</comp>

<comp id="279" class="1005" name="wr_03_read_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="64" slack="1"/>
<pin id="281" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="wr_03_read "/>
</bind>
</comp>

<comp id="284" class="1005" name="rd_12_read_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="64" slack="1"/>
<pin id="286" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="rd_12_read "/>
</bind>
</comp>

<comp id="289" class="1005" name="rd_01_read_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="64" slack="1"/>
<pin id="291" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="rd_01_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="114"><net_src comp="68" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="66" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="68" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="64" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="70" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="62" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="70" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="60" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="72" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="14" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="72" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="10" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="72" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="6" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="72" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="2" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="170"><net_src comp="74" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="171"><net_src comp="16" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="172"><net_src comp="18" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="173"><net_src comp="20" pin="0"/><net_sink comp="158" pin=3"/></net>

<net id="174"><net_src comp="22" pin="0"/><net_sink comp="158" pin=4"/></net>

<net id="175"><net_src comp="24" pin="0"/><net_sink comp="158" pin=5"/></net>

<net id="176"><net_src comp="0" pin="0"/><net_sink comp="158" pin=6"/></net>

<net id="177"><net_src comp="152" pin="2"/><net_sink comp="158" pin=7"/></net>

<net id="178"><net_src comp="128" pin="2"/><net_sink comp="158" pin=8"/></net>

<net id="179"><net_src comp="116" pin="2"/><net_sink comp="158" pin=9"/></net>

<net id="192"><net_src comp="76" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="193"><net_src comp="26" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="194"><net_src comp="28" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="195"><net_src comp="30" pin="0"/><net_sink comp="180" pin=3"/></net>

<net id="196"><net_src comp="32" pin="0"/><net_sink comp="180" pin=4"/></net>

<net id="197"><net_src comp="34" pin="0"/><net_sink comp="180" pin=5"/></net>

<net id="198"><net_src comp="4" pin="0"/><net_sink comp="180" pin=6"/></net>

<net id="199"><net_src comp="146" pin="2"/><net_sink comp="180" pin=7"/></net>

<net id="200"><net_src comp="128" pin="2"/><net_sink comp="180" pin=8"/></net>

<net id="201"><net_src comp="116" pin="2"/><net_sink comp="180" pin=9"/></net>

<net id="215"><net_src comp="78" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="216"><net_src comp="8" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="217"><net_src comp="140" pin="2"/><net_sink comp="202" pin=2"/></net>

<net id="218"><net_src comp="36" pin="0"/><net_sink comp="202" pin=3"/></net>

<net id="219"><net_src comp="38" pin="0"/><net_sink comp="202" pin=4"/></net>

<net id="220"><net_src comp="40" pin="0"/><net_sink comp="202" pin=5"/></net>

<net id="221"><net_src comp="42" pin="0"/><net_sink comp="202" pin=6"/></net>

<net id="222"><net_src comp="44" pin="0"/><net_sink comp="202" pin=7"/></net>

<net id="223"><net_src comp="122" pin="2"/><net_sink comp="202" pin=8"/></net>

<net id="224"><net_src comp="110" pin="2"/><net_sink comp="202" pin=9"/></net>

<net id="225"><net_src comp="56" pin="0"/><net_sink comp="202" pin=10"/></net>

<net id="239"><net_src comp="80" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="240"><net_src comp="12" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="241"><net_src comp="134" pin="2"/><net_sink comp="226" pin=2"/></net>

<net id="242"><net_src comp="46" pin="0"/><net_sink comp="226" pin=3"/></net>

<net id="243"><net_src comp="48" pin="0"/><net_sink comp="226" pin=4"/></net>

<net id="244"><net_src comp="50" pin="0"/><net_sink comp="226" pin=5"/></net>

<net id="245"><net_src comp="52" pin="0"/><net_sink comp="226" pin=6"/></net>

<net id="246"><net_src comp="54" pin="0"/><net_sink comp="226" pin=7"/></net>

<net id="247"><net_src comp="122" pin="2"/><net_sink comp="226" pin=8"/></net>

<net id="248"><net_src comp="110" pin="2"/><net_sink comp="226" pin=9"/></net>

<net id="249"><net_src comp="58" pin="0"/><net_sink comp="226" pin=10"/></net>

<net id="253"><net_src comp="110" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="202" pin=9"/></net>

<net id="255"><net_src comp="250" pin="1"/><net_sink comp="226" pin=9"/></net>

<net id="259"><net_src comp="116" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="158" pin=9"/></net>

<net id="261"><net_src comp="256" pin="1"/><net_sink comp="180" pin=9"/></net>

<net id="265"><net_src comp="122" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="202" pin=8"/></net>

<net id="267"><net_src comp="262" pin="1"/><net_sink comp="226" pin=8"/></net>

<net id="271"><net_src comp="128" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="158" pin=8"/></net>

<net id="273"><net_src comp="268" pin="1"/><net_sink comp="180" pin=8"/></net>

<net id="277"><net_src comp="134" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="282"><net_src comp="140" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="287"><net_src comp="146" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="180" pin=7"/></net>

<net id="292"><net_src comp="152" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="158" pin=7"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: rd_0 | {}
	Port: rd_1 | {}
	Port: wr_0 | {1 2 }
	Port: wr_1 | {1 2 }
	Port: ingress_0_V_data_V | {1 2 }
	Port: ingress_0_V_keep_V | {1 2 }
	Port: ingress_0_V_strb_V | {1 2 }
	Port: ingress_0_V_last_V | {1 2 }
	Port: ingress_0_V_dest_V | {1 2 }
	Port: ingress_1_V_data_V | {1 2 }
	Port: ingress_1_V_keep_V | {1 2 }
	Port: ingress_1_V_strb_V | {1 2 }
	Port: ingress_1_V_last_V | {1 2 }
	Port: ingress_1_V_dest_V | {1 2 }
	Port: egress_0_V_data_V | {}
	Port: egress_0_V_keep_V | {}
	Port: egress_0_V_strb_V | {}
	Port: egress_0_V_last_V | {}
	Port: egress_0_V_dest_V | {}
	Port: egress_1_V_data_V | {}
	Port: egress_1_V_keep_V | {}
	Port: egress_1_V_strb_V | {}
	Port: egress_1_V_last_V | {}
	Port: egress_1_V_dest_V | {}
	Port: golden_fifo_0 | {1 2 }
	Port: golden_fifo_1 | {1 2 }
 - Input state : 
	Port: pass : rd_0 | {1 2 }
	Port: pass : rd_01 | {1 }
	Port: pass : rd_1 | {1 2 }
	Port: pass : rd_12 | {1 }
	Port: pass : wr_0 | {}
	Port: pass : wr_03 | {1 }
	Port: pass : wr_1 | {}
	Port: pass : wr_14 | {1 }
	Port: pass : ingress_0_V_data_V | {}
	Port: pass : ingress_0_V_keep_V | {}
	Port: pass : ingress_0_V_strb_V | {}
	Port: pass : ingress_0_V_last_V | {}
	Port: pass : ingress_0_V_dest_V | {}
	Port: pass : ingress_1_V_data_V | {}
	Port: pass : ingress_1_V_keep_V | {}
	Port: pass : ingress_1_V_strb_V | {}
	Port: pass : ingress_1_V_last_V | {}
	Port: pass : ingress_1_V_dest_V | {}
	Port: pass : egress_0_V_data_V | {1 2 }
	Port: pass : egress_0_V_keep_V | {1 2 }
	Port: pass : egress_0_V_strb_V | {1 2 }
	Port: pass : egress_0_V_last_V | {1 2 }
	Port: pass : egress_0_V_dest_V | {1 2 }
	Port: pass : egress_1_V_data_V | {1 2 }
	Port: pass : egress_1_V_keep_V | {1 2 }
	Port: pass : egress_1_V_strb_V | {1 2 }
	Port: pass : egress_1_V_last_V | {1 2 }
	Port: pass : egress_1_V_dest_V | {1 2 }
	Port: pass : golden_fifo_0 | {}
	Port: pass : golden_fifo_1 | {}
	Port: pass : first | {1 }
	Port: pass : last | {1 }
	Port: pass : block_header | {1 }
	Port: pass : target | {1 }
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |  Delay  |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |       grp_ingress_fu_158      |  0.387  |   2416  |   169   |
|   call   |      grp_ingress_1_fu_180     |  0.387  |   2416  |   169   |
|          |       grp_egress_fu_202       |  0.774  |   1649  |   309   |
|          |      grp_egress_1_fu_226      |  0.774  |   1649  |   309   |
|----------|-------------------------------|---------|---------|---------|
|          |    target_read_read_fu_110    |    0    |    0    |    0    |
|          | block_header_read_read_fu_116 |    0    |    0    |    0    |
|          |     last_read_read_fu_122     |    0    |    0    |    0    |
|   read   |     first_read_read_fu_128    |    0    |    0    |    0    |
|          |     wr_14_read_read_fu_134    |    0    |    0    |    0    |
|          |     wr_03_read_read_fu_140    |    0    |    0    |    0    |
|          |     rd_12_read_read_fu_146    |    0    |    0    |    0    |
|          |     rd_01_read_read_fu_152    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |  2.322  |   8130  |   956   |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|block_header_read_reg_256|   512  |
|    first_read_reg_268   |    1   |
|    last_read_reg_262    |    1   |
|    rd_01_read_reg_289   |   64   |
|    rd_12_read_reg_284   |   64   |
|   target_read_reg_250   |   512  |
|    wr_03_read_reg_279   |   64   |
|    wr_14_read_reg_274   |   64   |
+-------------------------+--------+
|          Total          |  1282  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|  grp_ingress_fu_158  |  p7  |   2  |  64  |   128  ||    9    |
|  grp_ingress_fu_158  |  p8  |   2  |   1  |    2   ||    9    |
|  grp_ingress_fu_158  |  p9  |   2  |  512 |  1024  ||    9    |
| grp_ingress_1_fu_180 |  p7  |   2  |  64  |   128  ||    9    |
| grp_ingress_1_fu_180 |  p8  |   2  |   1  |    2   ||    9    |
| grp_ingress_1_fu_180 |  p9  |   2  |  512 |  1024  ||    9    |
|   grp_egress_fu_202  |  p2  |   2  |  64  |   128  ||    9    |
|   grp_egress_fu_202  |  p8  |   2  |   1  |    2   ||    9    |
|   grp_egress_fu_202  |  p9  |   2  |  512 |  1024  ||    9    |
|  grp_egress_1_fu_226 |  p2  |   2  |  64  |   128  ||    9    |
|  grp_egress_1_fu_226 |  p8  |   2  |   1  |    2   ||    9    |
|  grp_egress_1_fu_226 |  p9  |   2  |  512 |  1024  ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |  4616  ||  4.644  ||   108   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    2   |  8130  |   956  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    4   |    -   |   108  |
|  Register |    -   |  1282  |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |  9412  |  1064  |
+-----------+--------+--------+--------+
