{
    "design": {
        "design_info": {
            "boundary_crc": "0x6CEB8377DDC26A3B",
            "device": "xc7a35ticsg324-1L",
            "gen_directory": "../../../../vga_pong.gen/sources_1/bd/clk_divider",
            "name": "clk_divider",
            "rev_ctrl_bd_flag": "RevCtrlBdOff",
            "synth_flow_mode": "Hierarchical",
            "tool_version": "2020.2",
            "validated": "true"
        },
        "design_tree": {
            "clk_div": ""
        },
        "ports": {
            "i_reset": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                    "INSERT_VIP": {
                        "value": "0",
                        "value_src": "default"
                    },
                    "POLARITY": {
                        "value": "ACTIVE_HIGH"
                    }
                }
            },
            "i_clk_100M": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                    "CLK_DOMAIN": {
                        "value": "clk_divider_i_clk_100M",
                        "value_src": "default"
                    },
                    "FREQ_HZ": {
                        "value": "100000000"
                    },
                    "FREQ_TOLERANCE_HZ": {
                        "value": "0",
                        "value_src": "default"
                    },
                    "INSERT_VIP": {
                        "value": "0",
                        "value_src": "default"
                    },
                    "PHASE": {
                        "value": "0.000",
                        "value_src": "default"
                    }
                }
            },
            "o_locked": {
                "direction": "O"
            },
            "o_clk_25M": {
                "type": "clk",
                "direction": "O",
                "parameters": {
                    "CLK_DOMAIN": {
                        "value": "/clk_div_clk_out1",
                        "value_src": "ip_prop"
                    },
                    "FREQ_HZ": {
                        "value": "25173010",
                        "value_src": "ip_prop"
                    },
                    "FREQ_TOLERANCE_HZ": {
                        "value": "0",
                        "value_src": "default"
                    },
                    "INSERT_VIP": {
                        "value": "0",
                        "value_src": "default"
                    },
                    "PHASE": {
                        "value": "0.0",
                        "value_src": "ip_prop"
                    }
                }
            }
        },
        "components": {
            "clk_div": {
                "vlnv": "xilinx.com:ip:clk_wiz:6.0",
                "xci_name": "clk_divider_clk_wiz_0_0",
                "xci_path": "ip\\clk_divider_clk_wiz_0_0_1\\clk_divider_clk_wiz_0_0.xci",
                "inst_hier_path": "clk_div",
                "parameters": {
                    "CLKOUT1_JITTER": {
                        "value": "319.783"
                    },
                    "CLKOUT1_PHASE_ERROR": {
                        "value": "246.739"
                    },
                    "CLKOUT1_REQUESTED_OUT_FREQ": {
                        "value": "25.175"
                    },
                    "CLK_OUT1_PORT": {
                        "value": "clk_out1"
                    },
                    "MMCM_CLKFBOUT_MULT_F": {
                        "value": "36.375"
                    },
                    "MMCM_CLKOUT0_DIVIDE_F": {
                        "value": "36.125"
                    },
                    "MMCM_DIVCLK_DIVIDE": {
                        "value": "4"
                    }
                }
            }
        },
        "nets": {
            "i_reset_1": {
                "ports": [
                    "i_reset",
                    "clk_div/reset"
                ]
            },
            "i_clk_100M_1": {
                "ports": [
                    "i_clk_100M",
                    "clk_div/clk_in1"
                ]
            },
            "clk_div_locked": {
                "ports": [
                    "clk_div/locked",
                    "o_locked"
                ]
            },
            "o_clk_25M": {
                "ports": [
                    "clk_div/clk_out1",
                    "o_clk_25M"
                ]
            }
        }
    }
}