{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1550443238985 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1550443239000 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 17 16:40:38 2019 " "Processing started: Sun Feb 17 16:40:38 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1550443239000 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550443239000 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab6_leihaoc2 -c Lab6_leihaoc2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab6_leihaoc2 -c Lab6_leihaoc2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550443239000 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1550443240110 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1550443240110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/ece385/lab6/tianhao6/updated_ece385_lab6_provided_spring_2018/registers.sv 1 1 " "Found 1 design units, including 1 entities, in source file /documents/ece385/lab6/tianhao6/updated_ece385_lab6_provided_spring_2018/registers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bit16Reg " "Found entity 1: bit16Reg" {  } { { "../tianhao6/Updated_ECE385_lab6_provided_Spring_2018/registers.sv" "" { Text "U:/documents/ECE385/Lab6/tianhao6/Updated_ECE385_lab6_provided_Spring_2018/registers.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550443250751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550443250751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcgenerator.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcgenerator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PCGenerator " "Found entity 1: PCGenerator" {  } { { "PCGenerator.sv" "" { Text "U:/documents/ECE385/Lab6/leihaoc2/PCGenerator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550443250767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550443250767 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(24) " "Verilog HDL warning at HexDriver.sv(24): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "U:/documents/ECE385/Lab6/leihaoc2/HexDriver.sv" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1550443250782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "U:/documents/ECE385/Lab6/leihaoc2/HexDriver.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550443250782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550443250782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "U:/documents/ECE385/Lab6/leihaoc2/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550443250798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550443250798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/ece385/lab6/updated_ece385_lab6_provided_spring_2018/tristate.sv 1 1 " "Found 1 design units, including 1 entities, in source file /documents/ece385/lab6/updated_ece385_lab6_provided_spring_2018/tristate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Found entity 1: tristate" {  } { { "../Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" "" { Text "U:/documents/ECE385/Lab6/Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550443250829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550443250829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/ece385/lab6/updated_ece385_lab6_provided_spring_2018/test_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file /documents/ece385/lab6/updated_ece385_lab6_provided_spring_2018/test_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_memory " "Found entity 1: test_memory" {  } { { "../Updated_ECE385_lab6_provided_Spring_2018/test_memory.sv" "" { Text "U:/documents/ECE385/Lab6/Updated_ECE385_lab6_provided_Spring_2018/test_memory.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550443250845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550443250845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/ece385/lab6/updated_ece385_lab6_provided_spring_2018/slc3_2.sv 1 0 " "Found 1 design units, including 0 entities, in source file /documents/ece385/lab6/updated_ece385_lab6_provided_spring_2018/slc3_2.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SLC3_2 (SystemVerilog) " "Found design unit 1: SLC3_2 (SystemVerilog)" {  } { { "../Updated_ECE385_lab6_provided_Spring_2018/SLC3_2.sv" "" { Text "U:/documents/ECE385/Lab6/Updated_ECE385_lab6_provided_Spring_2018/SLC3_2.sv" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550443250876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550443250876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/ece385/lab6/updated_ece385_lab6_provided_spring_2018/slc3.sv 1 1 " "Found 1 design units, including 1 entities, in source file /documents/ece385/lab6/updated_ece385_lab6_provided_spring_2018/slc3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slc3 " "Found entity 1: slc3" {  } { { "../Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" "" { Text "U:/documents/ECE385/Lab6/Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550443250892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550443250892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/ece385/lab6/updated_ece385_lab6_provided_spring_2018/memory_contents.sv 1 1 " "Found 1 design units, including 1 entities, in source file /documents/ece385/lab6/updated_ece385_lab6_provided_spring_2018/memory_contents.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_parser " "Found entity 1: memory_parser" {  } { { "../Updated_ECE385_lab6_provided_Spring_2018/memory_contents.sv" "" { Text "U:/documents/ECE385/Lab6/Updated_ECE385_lab6_provided_Spring_2018/memory_contents.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550443250923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550443250923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/ece385/lab6/updated_ece385_lab6_provided_spring_2018/mem2io.sv 1 1 " "Found 1 design units, including 1 entities, in source file /documents/ece385/lab6/updated_ece385_lab6_provided_spring_2018/mem2io.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mem2IO " "Found entity 1: Mem2IO" {  } { { "../Updated_ECE385_lab6_provided_Spring_2018/Mem2IO.sv" "" { Text "U:/documents/ECE385/Lab6/Updated_ECE385_lab6_provided_Spring_2018/Mem2IO.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550443250954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550443250954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/ece385/lab6/updated_ece385_lab6_provided_spring_2018/lab6_toplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file /documents/ece385/lab6/updated_ece385_lab6_provided_spring_2018/lab6_toplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab6_toplevel " "Found entity 1: lab6_toplevel" {  } { { "../Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" "" { Text "U:/documents/ECE385/Lab6/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550443250970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550443250970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/ece385/lab6/updated_ece385_lab6_provided_spring_2018/isdu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /documents/ece385/lab6/updated_ece385_lab6_provided_spring_2018/isdu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ISDU " "Found entity 1: ISDU" {  } { { "../Updated_ECE385_lab6_provided_Spring_2018/ISDU.sv" "" { Text "U:/documents/ECE385/Lab6/Updated_ECE385_lab6_provided_Spring_2018/ISDU.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550443250985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550443250985 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "datapath.sv(56) " "Verilog HDL Instantiation warning at datapath.sv(56): instance has no name" {  } { { "datapath.sv" "" { Text "U:/documents/ECE385/Lab6/leihaoc2/datapath.sv" 56 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1550443250985 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab6_toplevel " "Elaborating entity \"lab6_toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1550443251126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slc3 slc3:my_slc " "Elaborating entity \"slc3\" for hierarchy \"slc3:my_slc\"" {  } { { "../Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" "my_slc" { Text "U:/documents/ECE385/Lab6/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550443251173 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BEN 0 slc3.sv(37) " "Net \"BEN\" at slc3.sv(37) has no driver or initial value, using a default initial value '0'" {  } { { "../Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" "" { Text "U:/documents/ECE385/Lab6/Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1550443251188 "|lab6_toplevel|slc3:my_slc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED slc3.sv(22) " "Output port \"LED\" at slc3.sv(22) has no driver" {  } { { "../Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" "" { Text "U:/documents/ECE385/Lab6/Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1550443251188 "|lab6_toplevel|slc3:my_slc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver slc3:my_slc\|HexDriver:hex_driver3 " "Elaborating entity \"HexDriver\" for hierarchy \"slc3:my_slc\|HexDriver:hex_driver3\"" {  } { { "../Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" "hex_driver3" { Text "U:/documents/ECE385/Lab6/Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550443251188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath slc3:my_slc\|datapath:d0 " "Elaborating entity \"datapath\" for hierarchy \"slc3:my_slc\|datapath:d0\"" {  } { { "../Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" "d0" { Text "U:/documents/ECE385/Lab6/Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550443251220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCGenerator slc3:my_slc\|datapath:d0\|PCGenerator:comb_75 " "Elaborating entity \"PCGenerator\" for hierarchy \"slc3:my_slc\|datapath:d0\|PCGenerator:comb_75\"" {  } { { "datapath.sv" "comb_75" { Text "U:/documents/ECE385/Lab6/leihaoc2/datapath.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550443251235 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 PCGenerator.sv(8) " "Verilog HDL assignment warning at PCGenerator.sv(8): truncated value with size 32 to match size of target (16)" {  } { { "PCGenerator.sv" "" { Text "U:/documents/ECE385/Lab6/leihaoc2/PCGenerator.sv" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1550443251235 "|lab6_toplevel|slc3:my_slc|datapath:d0|PCGenerator:comb_75"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit16Reg slc3:my_slc\|datapath:d0\|bit16Reg:reg_PC " "Elaborating entity \"bit16Reg\" for hierarchy \"slc3:my_slc\|datapath:d0\|bit16Reg:reg_PC\"" {  } { { "datapath.sv" "reg_PC" { Text "U:/documents/ECE385/Lab6/leihaoc2/datapath.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550443251251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mem2IO slc3:my_slc\|Mem2IO:memory_subsystem " "Elaborating entity \"Mem2IO\" for hierarchy \"slc3:my_slc\|Mem2IO:memory_subsystem\"" {  } { { "../Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" "memory_subsystem" { Text "U:/documents/ECE385/Lab6/Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550443251282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate slc3:my_slc\|tristate:tr0 " "Elaborating entity \"tristate\" for hierarchy \"slc3:my_slc\|tristate:tr0\"" {  } { { "../Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" "tr0" { Text "U:/documents/ECE385/Lab6/Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550443251298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ISDU slc3:my_slc\|ISDU:state_controller " "Elaborating entity \"ISDU\" for hierarchy \"slc3:my_slc\|ISDU:state_controller\"" {  } { { "../Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" "state_controller" { Text "U:/documents/ECE385/Lab6/Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550443251313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_memory test_memory:my_test_memory " "Elaborating entity \"test_memory\" for hierarchy \"test_memory:my_test_memory\"" {  } { { "../Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" "my_test_memory" { Text "U:/documents/ECE385/Lab6/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550443251501 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "actual_address test_memory.sv(42) " "Verilog HDL or VHDL warning at test_memory.sv(42): object \"actual_address\" assigned a value but never read" {  } { { "../Updated_ECE385_lab6_provided_Spring_2018/test_memory.sv" "" { Text "U:/documents/ECE385/Lab6/Updated_ECE385_lab6_provided_Spring_2018/test_memory.sv" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1550443251501 "|lab6_toplevel|test_memory:my_test_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_parser test_memory:my_test_memory\|memory_parser:parser " "Elaborating entity \"memory_parser\" for hierarchy \"test_memory:my_test_memory\|memory_parser:parser\"" {  } { { "../Updated_ECE385_lab6_provided_Spring_2018/test_memory.sv" "parser" { Text "U:/documents/ECE385/Lab6/Updated_ECE385_lab6_provided_Spring_2018/test_memory.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550443251501 ""}
{ "Warning" "WMLS_MLS_DISABLED_OE" "" "TRI or OPNDRN buffers permanently disabled" { { "Warning" "WMLS_MLS_NODE_NAME" "slc3:my_slc\|tristate:tr0\|Data\[0\]~synth " "Node \"slc3:my_slc\|tristate:tr0\|Data\[0\]~synth\"" {  } { { "../Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" "" { Text "U:/documents/ECE385/Lab6/Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550443252438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "slc3:my_slc\|tristate:tr0\|Data\[1\]~synth " "Node \"slc3:my_slc\|tristate:tr0\|Data\[1\]~synth\"" {  } { { "../Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" "" { Text "U:/documents/ECE385/Lab6/Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550443252438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "slc3:my_slc\|tristate:tr0\|Data\[2\]~synth " "Node \"slc3:my_slc\|tristate:tr0\|Data\[2\]~synth\"" {  } { { "../Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" "" { Text "U:/documents/ECE385/Lab6/Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550443252438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "slc3:my_slc\|tristate:tr0\|Data\[3\]~synth " "Node \"slc3:my_slc\|tristate:tr0\|Data\[3\]~synth\"" {  } { { "../Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" "" { Text "U:/documents/ECE385/Lab6/Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550443252438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "slc3:my_slc\|tristate:tr0\|Data\[4\]~synth " "Node \"slc3:my_slc\|tristate:tr0\|Data\[4\]~synth\"" {  } { { "../Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" "" { Text "U:/documents/ECE385/Lab6/Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550443252438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "slc3:my_slc\|tristate:tr0\|Data\[5\]~synth " "Node \"slc3:my_slc\|tristate:tr0\|Data\[5\]~synth\"" {  } { { "../Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" "" { Text "U:/documents/ECE385/Lab6/Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550443252438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "slc3:my_slc\|tristate:tr0\|Data\[6\]~synth " "Node \"slc3:my_slc\|tristate:tr0\|Data\[6\]~synth\"" {  } { { "../Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" "" { Text "U:/documents/ECE385/Lab6/Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550443252438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "slc3:my_slc\|tristate:tr0\|Data\[7\]~synth " "Node \"slc3:my_slc\|tristate:tr0\|Data\[7\]~synth\"" {  } { { "../Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" "" { Text "U:/documents/ECE385/Lab6/Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550443252438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "slc3:my_slc\|tristate:tr0\|Data\[8\]~synth " "Node \"slc3:my_slc\|tristate:tr0\|Data\[8\]~synth\"" {  } { { "../Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" "" { Text "U:/documents/ECE385/Lab6/Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550443252438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "slc3:my_slc\|tristate:tr0\|Data\[9\]~synth " "Node \"slc3:my_slc\|tristate:tr0\|Data\[9\]~synth\"" {  } { { "../Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" "" { Text "U:/documents/ECE385/Lab6/Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550443252438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "slc3:my_slc\|tristate:tr0\|Data\[10\]~synth " "Node \"slc3:my_slc\|tristate:tr0\|Data\[10\]~synth\"" {  } { { "../Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" "" { Text "U:/documents/ECE385/Lab6/Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550443252438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "slc3:my_slc\|tristate:tr0\|Data\[11\]~synth " "Node \"slc3:my_slc\|tristate:tr0\|Data\[11\]~synth\"" {  } { { "../Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" "" { Text "U:/documents/ECE385/Lab6/Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550443252438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "slc3:my_slc\|tristate:tr0\|Data\[12\]~synth " "Node \"slc3:my_slc\|tristate:tr0\|Data\[12\]~synth\"" {  } { { "../Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" "" { Text "U:/documents/ECE385/Lab6/Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550443252438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "slc3:my_slc\|tristate:tr0\|Data\[13\]~synth " "Node \"slc3:my_slc\|tristate:tr0\|Data\[13\]~synth\"" {  } { { "../Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" "" { Text "U:/documents/ECE385/Lab6/Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550443252438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "slc3:my_slc\|tristate:tr0\|Data\[14\]~synth " "Node \"slc3:my_slc\|tristate:tr0\|Data\[14\]~synth\"" {  } { { "../Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" "" { Text "U:/documents/ECE385/Lab6/Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550443252438 ""} { "Warning" "WMLS_MLS_NODE_NAME" "slc3:my_slc\|tristate:tr0\|Data\[15\]~synth " "Node \"slc3:my_slc\|tristate:tr0\|Data\[15\]~synth\"" {  } { { "../Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" "" { Text "U:/documents/ECE385/Lab6/Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550443252438 ""}  } {  } 0 13008 "TRI or OPNDRN buffers permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1550443252438 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "../Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" "" { Text "U:/documents/ECE385/Lab6/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550443252470 "|lab6_toplevel|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "../Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" "" { Text "U:/documents/ECE385/Lab6/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550443252470 "|lab6_toplevel|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "../Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" "" { Text "U:/documents/ECE385/Lab6/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550443252470 "|lab6_toplevel|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "../Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" "" { Text "U:/documents/ECE385/Lab6/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550443252470 "|lab6_toplevel|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "../Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" "" { Text "U:/documents/ECE385/Lab6/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550443252470 "|lab6_toplevel|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "../Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" "" { Text "U:/documents/ECE385/Lab6/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550443252470 "|lab6_toplevel|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "../Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" "" { Text "U:/documents/ECE385/Lab6/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550443252470 "|lab6_toplevel|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "../Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" "" { Text "U:/documents/ECE385/Lab6/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550443252470 "|lab6_toplevel|LED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[8\] GND " "Pin \"LED\[8\]\" is stuck at GND" {  } { { "../Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" "" { Text "U:/documents/ECE385/Lab6/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550443252470 "|lab6_toplevel|LED[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[9\] GND " "Pin \"LED\[9\]\" is stuck at GND" {  } { { "../Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" "" { Text "U:/documents/ECE385/Lab6/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550443252470 "|lab6_toplevel|LED[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[10\] GND " "Pin \"LED\[10\]\" is stuck at GND" {  } { { "../Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" "" { Text "U:/documents/ECE385/Lab6/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550443252470 "|lab6_toplevel|LED[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[11\] GND " "Pin \"LED\[11\]\" is stuck at GND" {  } { { "../Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" "" { Text "U:/documents/ECE385/Lab6/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550443252470 "|lab6_toplevel|LED[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CE GND " "Pin \"CE\" is stuck at GND" {  } { { "../Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" "" { Text "U:/documents/ECE385/Lab6/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550443252470 "|lab6_toplevel|CE"} { "Warning" "WMLS_MLS_STUCK_PIN" "UB GND " "Pin \"UB\" is stuck at GND" {  } { { "../Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" "" { Text "U:/documents/ECE385/Lab6/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550443252470 "|lab6_toplevel|UB"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB GND " "Pin \"LB\" is stuck at GND" {  } { { "../Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" "" { Text "U:/documents/ECE385/Lab6/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550443252470 "|lab6_toplevel|LB"} { "Warning" "WMLS_MLS_STUCK_PIN" "WE VCC " "Pin \"WE\" is stuck at VCC" {  } { { "../Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" "" { Text "U:/documents/ECE385/Lab6/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550443252470 "|lab6_toplevel|WE"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[16\] GND " "Pin \"ADDR\[16\]\" is stuck at GND" {  } { { "../Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" "" { Text "U:/documents/ECE385/Lab6/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550443252470 "|lab6_toplevel|ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[17\] GND " "Pin \"ADDR\[17\]\" is stuck at GND" {  } { { "../Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" "" { Text "U:/documents/ECE385/Lab6/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550443252470 "|lab6_toplevel|ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[18\] GND " "Pin \"ADDR\[18\]\" is stuck at GND" {  } { { "../Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" "" { Text "U:/documents/ECE385/Lab6/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550443252470 "|lab6_toplevel|ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[19\] GND " "Pin \"ADDR\[19\]\" is stuck at GND" {  } { { "../Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" "" { Text "U:/documents/ECE385/Lab6/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550443252470 "|lab6_toplevel|ADDR[19]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1550443252470 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1550443252579 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1550443253110 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "U:/documents/ECE385/Lab6/leihaoc2/output_files/Lab6_leihaoc2.map.smsg " "Generated suppressed messages file U:/documents/ECE385/Lab6/leihaoc2/output_files/Lab6_leihaoc2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550443253376 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1550443253969 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550443253969 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "315 " "Implemented 315 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1550443254345 ""} { "Info" "ICUT_CUT_TM_OPINS" "93 " "Implemented 93 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1550443254345 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1550443254345 ""} { "Info" "ICUT_CUT_TM_LCELLS" "186 " "Implemented 186 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1550443254345 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1550443254345 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4792 " "Peak virtual memory: 4792 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1550443254408 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 17 16:40:54 2019 " "Processing ended: Sun Feb 17 16:40:54 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1550443254408 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1550443254408 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1550443254408 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1550443254408 ""}
