name: VexRiscv
variants:
- name: VexRiscv
  cores:
  - name: core0
    type: riscv
    core_access_options: !Riscv
  jtag:
    riscv_tunnel:
      ir_id: 0x23
      ir_width: 6
  memory_map:
  - !Ram
    range:
      start: 0x00000000
      end: 0x00010000
    cores:
    - core0
