
Servo_Firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bf6c  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000007c  0800c078  0800c078  0001c078  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c0f4  0800c0f4  000201a4  2**0
                  CONTENTS
  4 .ARM          00000000  0800c0f4  0800c0f4  000201a4  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800c0f4  0800c0f4  000201a4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c0f4  0800c0f4  0001c0f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c0f8  0800c0f8  0001c0f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001a4  20000000  0800c0fc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000014c4  200001a8  0800c2a0  000201a8  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  2000166c  0800c2a0  0002166c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201a4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00018b07  00000000  00000000  000201cd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000049fb  00000000  00000000  00038cd4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001568  00000000  00000000  0003d6d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001318  00000000  00000000  0003ec38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001d0ee  00000000  00000000  0003ff50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001d20e  00000000  00000000  0005d03e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000936b9  00000000  00000000  0007a24c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0010d905  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005560  00000000  00000000  0010d958  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200001a8 	.word	0x200001a8
 8000128:	00000000 	.word	0x00000000
 800012c:	0800c060 	.word	0x0800c060

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200001ac 	.word	0x200001ac
 8000148:	0800c060 	.word	0x0800c060

0800014c <__aeabi_frsub>:
 800014c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000150:	e002      	b.n	8000158 <__addsf3>
 8000152:	bf00      	nop

08000154 <__aeabi_fsub>:
 8000154:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000158 <__addsf3>:
 8000158:	0042      	lsls	r2, r0, #1
 800015a:	bf1f      	itttt	ne
 800015c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000160:	ea92 0f03 	teqne	r2, r3
 8000164:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000168:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800016c:	d06a      	beq.n	8000244 <__addsf3+0xec>
 800016e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000172:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000176:	bfc1      	itttt	gt
 8000178:	18d2      	addgt	r2, r2, r3
 800017a:	4041      	eorgt	r1, r0
 800017c:	4048      	eorgt	r0, r1
 800017e:	4041      	eorgt	r1, r0
 8000180:	bfb8      	it	lt
 8000182:	425b      	neglt	r3, r3
 8000184:	2b19      	cmp	r3, #25
 8000186:	bf88      	it	hi
 8000188:	4770      	bxhi	lr
 800018a:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 800018e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000192:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000196:	bf18      	it	ne
 8000198:	4240      	negne	r0, r0
 800019a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800019e:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80001a2:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 80001a6:	bf18      	it	ne
 80001a8:	4249      	negne	r1, r1
 80001aa:	ea92 0f03 	teq	r2, r3
 80001ae:	d03f      	beq.n	8000230 <__addsf3+0xd8>
 80001b0:	f1a2 0201 	sub.w	r2, r2, #1
 80001b4:	fa41 fc03 	asr.w	ip, r1, r3
 80001b8:	eb10 000c 	adds.w	r0, r0, ip
 80001bc:	f1c3 0320 	rsb	r3, r3, #32
 80001c0:	fa01 f103 	lsl.w	r1, r1, r3
 80001c4:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80001c8:	d502      	bpl.n	80001d0 <__addsf3+0x78>
 80001ca:	4249      	negs	r1, r1
 80001cc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80001d0:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 80001d4:	d313      	bcc.n	80001fe <__addsf3+0xa6>
 80001d6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80001da:	d306      	bcc.n	80001ea <__addsf3+0x92>
 80001dc:	0840      	lsrs	r0, r0, #1
 80001de:	ea4f 0131 	mov.w	r1, r1, rrx
 80001e2:	f102 0201 	add.w	r2, r2, #1
 80001e6:	2afe      	cmp	r2, #254	; 0xfe
 80001e8:	d251      	bcs.n	800028e <__addsf3+0x136>
 80001ea:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 80001ee:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001f2:	bf08      	it	eq
 80001f4:	f020 0001 	biceq.w	r0, r0, #1
 80001f8:	ea40 0003 	orr.w	r0, r0, r3
 80001fc:	4770      	bx	lr
 80001fe:	0049      	lsls	r1, r1, #1
 8000200:	eb40 0000 	adc.w	r0, r0, r0
 8000204:	3a01      	subs	r2, #1
 8000206:	bf28      	it	cs
 8000208:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 800020c:	d2ed      	bcs.n	80001ea <__addsf3+0x92>
 800020e:	fab0 fc80 	clz	ip, r0
 8000212:	f1ac 0c08 	sub.w	ip, ip, #8
 8000216:	ebb2 020c 	subs.w	r2, r2, ip
 800021a:	fa00 f00c 	lsl.w	r0, r0, ip
 800021e:	bfaa      	itet	ge
 8000220:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000224:	4252      	neglt	r2, r2
 8000226:	4318      	orrge	r0, r3
 8000228:	bfbc      	itt	lt
 800022a:	40d0      	lsrlt	r0, r2
 800022c:	4318      	orrlt	r0, r3
 800022e:	4770      	bx	lr
 8000230:	f092 0f00 	teq	r2, #0
 8000234:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000238:	bf06      	itte	eq
 800023a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 800023e:	3201      	addeq	r2, #1
 8000240:	3b01      	subne	r3, #1
 8000242:	e7b5      	b.n	80001b0 <__addsf3+0x58>
 8000244:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000248:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800024c:	bf18      	it	ne
 800024e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000252:	d021      	beq.n	8000298 <__addsf3+0x140>
 8000254:	ea92 0f03 	teq	r2, r3
 8000258:	d004      	beq.n	8000264 <__addsf3+0x10c>
 800025a:	f092 0f00 	teq	r2, #0
 800025e:	bf08      	it	eq
 8000260:	4608      	moveq	r0, r1
 8000262:	4770      	bx	lr
 8000264:	ea90 0f01 	teq	r0, r1
 8000268:	bf1c      	itt	ne
 800026a:	2000      	movne	r0, #0
 800026c:	4770      	bxne	lr
 800026e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000272:	d104      	bne.n	800027e <__addsf3+0x126>
 8000274:	0040      	lsls	r0, r0, #1
 8000276:	bf28      	it	cs
 8000278:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 800027c:	4770      	bx	lr
 800027e:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000282:	bf3c      	itt	cc
 8000284:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000288:	4770      	bxcc	lr
 800028a:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 800028e:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000292:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000296:	4770      	bx	lr
 8000298:	ea7f 6222 	mvns.w	r2, r2, asr #24
 800029c:	bf16      	itet	ne
 800029e:	4608      	movne	r0, r1
 80002a0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80002a4:	4601      	movne	r1, r0
 80002a6:	0242      	lsls	r2, r0, #9
 80002a8:	bf06      	itte	eq
 80002aa:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80002ae:	ea90 0f01 	teqeq	r0, r1
 80002b2:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 80002b6:	4770      	bx	lr

080002b8 <__aeabi_ui2f>:
 80002b8:	f04f 0300 	mov.w	r3, #0
 80002bc:	e004      	b.n	80002c8 <__aeabi_i2f+0x8>
 80002be:	bf00      	nop

080002c0 <__aeabi_i2f>:
 80002c0:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 80002c4:	bf48      	it	mi
 80002c6:	4240      	negmi	r0, r0
 80002c8:	ea5f 0c00 	movs.w	ip, r0
 80002cc:	bf08      	it	eq
 80002ce:	4770      	bxeq	lr
 80002d0:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 80002d4:	4601      	mov	r1, r0
 80002d6:	f04f 0000 	mov.w	r0, #0
 80002da:	e01c      	b.n	8000316 <__aeabi_l2f+0x2a>

080002dc <__aeabi_ul2f>:
 80002dc:	ea50 0201 	orrs.w	r2, r0, r1
 80002e0:	bf08      	it	eq
 80002e2:	4770      	bxeq	lr
 80002e4:	f04f 0300 	mov.w	r3, #0
 80002e8:	e00a      	b.n	8000300 <__aeabi_l2f+0x14>
 80002ea:	bf00      	nop

080002ec <__aeabi_l2f>:
 80002ec:	ea50 0201 	orrs.w	r2, r0, r1
 80002f0:	bf08      	it	eq
 80002f2:	4770      	bxeq	lr
 80002f4:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 80002f8:	d502      	bpl.n	8000300 <__aeabi_l2f+0x14>
 80002fa:	4240      	negs	r0, r0
 80002fc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000300:	ea5f 0c01 	movs.w	ip, r1
 8000304:	bf02      	ittt	eq
 8000306:	4684      	moveq	ip, r0
 8000308:	4601      	moveq	r1, r0
 800030a:	2000      	moveq	r0, #0
 800030c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000310:	bf08      	it	eq
 8000312:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000316:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 800031a:	fabc f28c 	clz	r2, ip
 800031e:	3a08      	subs	r2, #8
 8000320:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000324:	db10      	blt.n	8000348 <__aeabi_l2f+0x5c>
 8000326:	fa01 fc02 	lsl.w	ip, r1, r2
 800032a:	4463      	add	r3, ip
 800032c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000330:	f1c2 0220 	rsb	r2, r2, #32
 8000334:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000338:	fa20 f202 	lsr.w	r2, r0, r2
 800033c:	eb43 0002 	adc.w	r0, r3, r2
 8000340:	bf08      	it	eq
 8000342:	f020 0001 	biceq.w	r0, r0, #1
 8000346:	4770      	bx	lr
 8000348:	f102 0220 	add.w	r2, r2, #32
 800034c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000350:	f1c2 0220 	rsb	r2, r2, #32
 8000354:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000358:	fa21 f202 	lsr.w	r2, r1, r2
 800035c:	eb43 0002 	adc.w	r0, r3, r2
 8000360:	bf08      	it	eq
 8000362:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000366:	4770      	bx	lr

08000368 <__aeabi_fmul>:
 8000368:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800036c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000370:	bf1e      	ittt	ne
 8000372:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000376:	ea92 0f0c 	teqne	r2, ip
 800037a:	ea93 0f0c 	teqne	r3, ip
 800037e:	d06f      	beq.n	8000460 <__aeabi_fmul+0xf8>
 8000380:	441a      	add	r2, r3
 8000382:	ea80 0c01 	eor.w	ip, r0, r1
 8000386:	0240      	lsls	r0, r0, #9
 8000388:	bf18      	it	ne
 800038a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 800038e:	d01e      	beq.n	80003ce <__aeabi_fmul+0x66>
 8000390:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000394:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000398:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 800039c:	fba0 3101 	umull	r3, r1, r0, r1
 80003a0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 80003a4:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 80003a8:	bf3e      	ittt	cc
 80003aa:	0049      	lslcc	r1, r1, #1
 80003ac:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80003b0:	005b      	lslcc	r3, r3, #1
 80003b2:	ea40 0001 	orr.w	r0, r0, r1
 80003b6:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 80003ba:	2afd      	cmp	r2, #253	; 0xfd
 80003bc:	d81d      	bhi.n	80003fa <__aeabi_fmul+0x92>
 80003be:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80003c2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80003c6:	bf08      	it	eq
 80003c8:	f020 0001 	biceq.w	r0, r0, #1
 80003cc:	4770      	bx	lr
 80003ce:	f090 0f00 	teq	r0, #0
 80003d2:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80003d6:	bf08      	it	eq
 80003d8:	0249      	lsleq	r1, r1, #9
 80003da:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80003de:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80003e2:	3a7f      	subs	r2, #127	; 0x7f
 80003e4:	bfc2      	ittt	gt
 80003e6:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80003ea:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80003ee:	4770      	bxgt	lr
 80003f0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80003f4:	f04f 0300 	mov.w	r3, #0
 80003f8:	3a01      	subs	r2, #1
 80003fa:	dc5d      	bgt.n	80004b8 <__aeabi_fmul+0x150>
 80003fc:	f112 0f19 	cmn.w	r2, #25
 8000400:	bfdc      	itt	le
 8000402:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000406:	4770      	bxle	lr
 8000408:	f1c2 0200 	rsb	r2, r2, #0
 800040c:	0041      	lsls	r1, r0, #1
 800040e:	fa21 f102 	lsr.w	r1, r1, r2
 8000412:	f1c2 0220 	rsb	r2, r2, #32
 8000416:	fa00 fc02 	lsl.w	ip, r0, r2
 800041a:	ea5f 0031 	movs.w	r0, r1, rrx
 800041e:	f140 0000 	adc.w	r0, r0, #0
 8000422:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000426:	bf08      	it	eq
 8000428:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800042c:	4770      	bx	lr
 800042e:	f092 0f00 	teq	r2, #0
 8000432:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000436:	bf02      	ittt	eq
 8000438:	0040      	lsleq	r0, r0, #1
 800043a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800043e:	3a01      	subeq	r2, #1
 8000440:	d0f9      	beq.n	8000436 <__aeabi_fmul+0xce>
 8000442:	ea40 000c 	orr.w	r0, r0, ip
 8000446:	f093 0f00 	teq	r3, #0
 800044a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800044e:	bf02      	ittt	eq
 8000450:	0049      	lsleq	r1, r1, #1
 8000452:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000456:	3b01      	subeq	r3, #1
 8000458:	d0f9      	beq.n	800044e <__aeabi_fmul+0xe6>
 800045a:	ea41 010c 	orr.w	r1, r1, ip
 800045e:	e78f      	b.n	8000380 <__aeabi_fmul+0x18>
 8000460:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000464:	ea92 0f0c 	teq	r2, ip
 8000468:	bf18      	it	ne
 800046a:	ea93 0f0c 	teqne	r3, ip
 800046e:	d00a      	beq.n	8000486 <__aeabi_fmul+0x11e>
 8000470:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000474:	bf18      	it	ne
 8000476:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800047a:	d1d8      	bne.n	800042e <__aeabi_fmul+0xc6>
 800047c:	ea80 0001 	eor.w	r0, r0, r1
 8000480:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000484:	4770      	bx	lr
 8000486:	f090 0f00 	teq	r0, #0
 800048a:	bf17      	itett	ne
 800048c:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000490:	4608      	moveq	r0, r1
 8000492:	f091 0f00 	teqne	r1, #0
 8000496:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 800049a:	d014      	beq.n	80004c6 <__aeabi_fmul+0x15e>
 800049c:	ea92 0f0c 	teq	r2, ip
 80004a0:	d101      	bne.n	80004a6 <__aeabi_fmul+0x13e>
 80004a2:	0242      	lsls	r2, r0, #9
 80004a4:	d10f      	bne.n	80004c6 <__aeabi_fmul+0x15e>
 80004a6:	ea93 0f0c 	teq	r3, ip
 80004aa:	d103      	bne.n	80004b4 <__aeabi_fmul+0x14c>
 80004ac:	024b      	lsls	r3, r1, #9
 80004ae:	bf18      	it	ne
 80004b0:	4608      	movne	r0, r1
 80004b2:	d108      	bne.n	80004c6 <__aeabi_fmul+0x15e>
 80004b4:	ea80 0001 	eor.w	r0, r0, r1
 80004b8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80004bc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80004c0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80004c4:	4770      	bx	lr
 80004c6:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80004ca:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 80004ce:	4770      	bx	lr

080004d0 <__aeabi_fdiv>:
 80004d0:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004d4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80004d8:	bf1e      	ittt	ne
 80004da:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80004de:	ea92 0f0c 	teqne	r2, ip
 80004e2:	ea93 0f0c 	teqne	r3, ip
 80004e6:	d069      	beq.n	80005bc <__aeabi_fdiv+0xec>
 80004e8:	eba2 0203 	sub.w	r2, r2, r3
 80004ec:	ea80 0c01 	eor.w	ip, r0, r1
 80004f0:	0249      	lsls	r1, r1, #9
 80004f2:	ea4f 2040 	mov.w	r0, r0, lsl #9
 80004f6:	d037      	beq.n	8000568 <__aeabi_fdiv+0x98>
 80004f8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80004fc:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000500:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000504:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000508:	428b      	cmp	r3, r1
 800050a:	bf38      	it	cc
 800050c:	005b      	lslcc	r3, r3, #1
 800050e:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000512:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000516:	428b      	cmp	r3, r1
 8000518:	bf24      	itt	cs
 800051a:	1a5b      	subcs	r3, r3, r1
 800051c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000520:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000524:	bf24      	itt	cs
 8000526:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800052a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800052e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000532:	bf24      	itt	cs
 8000534:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000538:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800053c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000540:	bf24      	itt	cs
 8000542:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000546:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800054a:	011b      	lsls	r3, r3, #4
 800054c:	bf18      	it	ne
 800054e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000552:	d1e0      	bne.n	8000516 <__aeabi_fdiv+0x46>
 8000554:	2afd      	cmp	r2, #253	; 0xfd
 8000556:	f63f af50 	bhi.w	80003fa <__aeabi_fmul+0x92>
 800055a:	428b      	cmp	r3, r1
 800055c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000560:	bf08      	it	eq
 8000562:	f020 0001 	biceq.w	r0, r0, #1
 8000566:	4770      	bx	lr
 8000568:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 800056c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000570:	327f      	adds	r2, #127	; 0x7f
 8000572:	bfc2      	ittt	gt
 8000574:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000578:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 800057c:	4770      	bxgt	lr
 800057e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000582:	f04f 0300 	mov.w	r3, #0
 8000586:	3a01      	subs	r2, #1
 8000588:	e737      	b.n	80003fa <__aeabi_fmul+0x92>
 800058a:	f092 0f00 	teq	r2, #0
 800058e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000592:	bf02      	ittt	eq
 8000594:	0040      	lsleq	r0, r0, #1
 8000596:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800059a:	3a01      	subeq	r2, #1
 800059c:	d0f9      	beq.n	8000592 <__aeabi_fdiv+0xc2>
 800059e:	ea40 000c 	orr.w	r0, r0, ip
 80005a2:	f093 0f00 	teq	r3, #0
 80005a6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80005aa:	bf02      	ittt	eq
 80005ac:	0049      	lsleq	r1, r1, #1
 80005ae:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 80005b2:	3b01      	subeq	r3, #1
 80005b4:	d0f9      	beq.n	80005aa <__aeabi_fdiv+0xda>
 80005b6:	ea41 010c 	orr.w	r1, r1, ip
 80005ba:	e795      	b.n	80004e8 <__aeabi_fdiv+0x18>
 80005bc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80005c0:	ea92 0f0c 	teq	r2, ip
 80005c4:	d108      	bne.n	80005d8 <__aeabi_fdiv+0x108>
 80005c6:	0242      	lsls	r2, r0, #9
 80005c8:	f47f af7d 	bne.w	80004c6 <__aeabi_fmul+0x15e>
 80005cc:	ea93 0f0c 	teq	r3, ip
 80005d0:	f47f af70 	bne.w	80004b4 <__aeabi_fmul+0x14c>
 80005d4:	4608      	mov	r0, r1
 80005d6:	e776      	b.n	80004c6 <__aeabi_fmul+0x15e>
 80005d8:	ea93 0f0c 	teq	r3, ip
 80005dc:	d104      	bne.n	80005e8 <__aeabi_fdiv+0x118>
 80005de:	024b      	lsls	r3, r1, #9
 80005e0:	f43f af4c 	beq.w	800047c <__aeabi_fmul+0x114>
 80005e4:	4608      	mov	r0, r1
 80005e6:	e76e      	b.n	80004c6 <__aeabi_fmul+0x15e>
 80005e8:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 80005ec:	bf18      	it	ne
 80005ee:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 80005f2:	d1ca      	bne.n	800058a <__aeabi_fdiv+0xba>
 80005f4:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 80005f8:	f47f af5c 	bne.w	80004b4 <__aeabi_fmul+0x14c>
 80005fc:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000600:	f47f af3c 	bne.w	800047c <__aeabi_fmul+0x114>
 8000604:	e75f      	b.n	80004c6 <__aeabi_fmul+0x15e>
 8000606:	bf00      	nop

08000608 <__gesf2>:
 8000608:	f04f 3cff 	mov.w	ip, #4294967295
 800060c:	e006      	b.n	800061c <__cmpsf2+0x4>
 800060e:	bf00      	nop

08000610 <__lesf2>:
 8000610:	f04f 0c01 	mov.w	ip, #1
 8000614:	e002      	b.n	800061c <__cmpsf2+0x4>
 8000616:	bf00      	nop

08000618 <__cmpsf2>:
 8000618:	f04f 0c01 	mov.w	ip, #1
 800061c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000620:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000624:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000628:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800062c:	bf18      	it	ne
 800062e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000632:	d011      	beq.n	8000658 <__cmpsf2+0x40>
 8000634:	b001      	add	sp, #4
 8000636:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800063a:	bf18      	it	ne
 800063c:	ea90 0f01 	teqne	r0, r1
 8000640:	bf58      	it	pl
 8000642:	ebb2 0003 	subspl.w	r0, r2, r3
 8000646:	bf88      	it	hi
 8000648:	17c8      	asrhi	r0, r1, #31
 800064a:	bf38      	it	cc
 800064c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000650:	bf18      	it	ne
 8000652:	f040 0001 	orrne.w	r0, r0, #1
 8000656:	4770      	bx	lr
 8000658:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800065c:	d102      	bne.n	8000664 <__cmpsf2+0x4c>
 800065e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000662:	d105      	bne.n	8000670 <__cmpsf2+0x58>
 8000664:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000668:	d1e4      	bne.n	8000634 <__cmpsf2+0x1c>
 800066a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800066e:	d0e1      	beq.n	8000634 <__cmpsf2+0x1c>
 8000670:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000674:	4770      	bx	lr
 8000676:	bf00      	nop

08000678 <__aeabi_cfrcmple>:
 8000678:	4684      	mov	ip, r0
 800067a:	4608      	mov	r0, r1
 800067c:	4661      	mov	r1, ip
 800067e:	e7ff      	b.n	8000680 <__aeabi_cfcmpeq>

08000680 <__aeabi_cfcmpeq>:
 8000680:	b50f      	push	{r0, r1, r2, r3, lr}
 8000682:	f7ff ffc9 	bl	8000618 <__cmpsf2>
 8000686:	2800      	cmp	r0, #0
 8000688:	bf48      	it	mi
 800068a:	f110 0f00 	cmnmi.w	r0, #0
 800068e:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000690 <__aeabi_fcmpeq>:
 8000690:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000694:	f7ff fff4 	bl	8000680 <__aeabi_cfcmpeq>
 8000698:	bf0c      	ite	eq
 800069a:	2001      	moveq	r0, #1
 800069c:	2000      	movne	r0, #0
 800069e:	f85d fb08 	ldr.w	pc, [sp], #8
 80006a2:	bf00      	nop

080006a4 <__aeabi_fcmplt>:
 80006a4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006a8:	f7ff ffea 	bl	8000680 <__aeabi_cfcmpeq>
 80006ac:	bf34      	ite	cc
 80006ae:	2001      	movcc	r0, #1
 80006b0:	2000      	movcs	r0, #0
 80006b2:	f85d fb08 	ldr.w	pc, [sp], #8
 80006b6:	bf00      	nop

080006b8 <__aeabi_fcmple>:
 80006b8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006bc:	f7ff ffe0 	bl	8000680 <__aeabi_cfcmpeq>
 80006c0:	bf94      	ite	ls
 80006c2:	2001      	movls	r0, #1
 80006c4:	2000      	movhi	r0, #0
 80006c6:	f85d fb08 	ldr.w	pc, [sp], #8
 80006ca:	bf00      	nop

080006cc <__aeabi_fcmpge>:
 80006cc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006d0:	f7ff ffd2 	bl	8000678 <__aeabi_cfrcmple>
 80006d4:	bf94      	ite	ls
 80006d6:	2001      	movls	r0, #1
 80006d8:	2000      	movhi	r0, #0
 80006da:	f85d fb08 	ldr.w	pc, [sp], #8
 80006de:	bf00      	nop

080006e0 <__aeabi_fcmpgt>:
 80006e0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006e4:	f7ff ffc8 	bl	8000678 <__aeabi_cfrcmple>
 80006e8:	bf34      	ite	cc
 80006ea:	2001      	movcc	r0, #1
 80006ec:	2000      	movcs	r0, #0
 80006ee:	f85d fb08 	ldr.w	pc, [sp], #8
 80006f2:	bf00      	nop

080006f4 <__aeabi_f2iz>:
 80006f4:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80006f8:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 80006fc:	d30f      	bcc.n	800071e <__aeabi_f2iz+0x2a>
 80006fe:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000702:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000706:	d90d      	bls.n	8000724 <__aeabi_f2iz+0x30>
 8000708:	ea4f 2300 	mov.w	r3, r0, lsl #8
 800070c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000710:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000714:	fa23 f002 	lsr.w	r0, r3, r2
 8000718:	bf18      	it	ne
 800071a:	4240      	negne	r0, r0
 800071c:	4770      	bx	lr
 800071e:	f04f 0000 	mov.w	r0, #0
 8000722:	4770      	bx	lr
 8000724:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000728:	d101      	bne.n	800072e <__aeabi_f2iz+0x3a>
 800072a:	0242      	lsls	r2, r0, #9
 800072c:	d105      	bne.n	800073a <__aeabi_f2iz+0x46>
 800072e:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 8000732:	bf08      	it	eq
 8000734:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000738:	4770      	bx	lr
 800073a:	f04f 0000 	mov.w	r0, #0
 800073e:	4770      	bx	lr

08000740 <Potentiometer_Ready>:
extern uint8_t usb_rq;
extern uint8_t usb_rq_sett_revert_flash;
extern uint8_t usb_rq_stat_motor;
extern uint8_t usb_rq_stat_phold;

void Potentiometer_Ready(){
 8000740:	b580      	push	{r7, lr}
 8000742:	af00      	add	r7, sp, #0
	pid_input = potentiometer_position;
 8000744:	4b1e      	ldr	r3, [pc, #120]	; (80007c0 <Potentiometer_Ready+0x80>)
 8000746:	681b      	ldr	r3, [r3, #0]
 8000748:	4a1e      	ldr	r2, [pc, #120]	; (80007c4 <Potentiometer_Ready+0x84>)
 800074a:	6013      	str	r3, [r2, #0]
	if(!pid_running){
 800074c:	4b1e      	ldr	r3, [pc, #120]	; (80007c8 <Potentiometer_Ready+0x88>)
 800074e:	781b      	ldrb	r3, [r3, #0]
 8000750:	2b00      	cmp	r3, #0
 8000752:	d133      	bne.n	80007bc <Potentiometer_Ready+0x7c>
		if(motor_running){
 8000754:	4b1d      	ldr	r3, [pc, #116]	; (80007cc <Potentiometer_Ready+0x8c>)
 8000756:	781b      	ldrb	r3, [r3, #0]
 8000758:	2b00      	cmp	r3, #0
 800075a:	d02f      	beq.n	80007bc <Potentiometer_Ready+0x7c>
			if((potentiometer_position <= potentiometer_min) && (Motor_Get() < 0)){
 800075c:	4b1c      	ldr	r3, [pc, #112]	; (80007d0 <Potentiometer_Ready+0x90>)
 800075e:	881b      	ldrh	r3, [r3, #0]
 8000760:	4618      	mov	r0, r3
 8000762:	f7ff fdad 	bl	80002c0 <__aeabi_i2f>
 8000766:	4602      	mov	r2, r0
 8000768:	4b15      	ldr	r3, [pc, #84]	; (80007c0 <Potentiometer_Ready+0x80>)
 800076a:	681b      	ldr	r3, [r3, #0]
 800076c:	4619      	mov	r1, r3
 800076e:	4610      	mov	r0, r2
 8000770:	f7ff ffac 	bl	80006cc <__aeabi_fcmpge>
 8000774:	4603      	mov	r3, r0
 8000776:	2b00      	cmp	r3, #0
 8000778:	d008      	beq.n	800078c <Potentiometer_Ready+0x4c>
 800077a:	f000 fb15 	bl	8000da8 <Motor_Get>
 800077e:	4603      	mov	r3, r0
 8000780:	2b00      	cmp	r3, #0
 8000782:	da03      	bge.n	800078c <Potentiometer_Ready+0x4c>
				Motor_Set(0);
 8000784:	2000      	movs	r0, #0
 8000786:	f000 faa7 	bl	8000cd8 <Motor_Set>
			}else if((potentiometer_position >= potentiometer_max) && (Motor_Get() > 0)){
				Motor_Set(0);
			}
		}
	}
}
 800078a:	e017      	b.n	80007bc <Potentiometer_Ready+0x7c>
			}else if((potentiometer_position >= potentiometer_max) && (Motor_Get() > 0)){
 800078c:	4b11      	ldr	r3, [pc, #68]	; (80007d4 <Potentiometer_Ready+0x94>)
 800078e:	881b      	ldrh	r3, [r3, #0]
 8000790:	4618      	mov	r0, r3
 8000792:	f7ff fd95 	bl	80002c0 <__aeabi_i2f>
 8000796:	4602      	mov	r2, r0
 8000798:	4b09      	ldr	r3, [pc, #36]	; (80007c0 <Potentiometer_Ready+0x80>)
 800079a:	681b      	ldr	r3, [r3, #0]
 800079c:	4619      	mov	r1, r3
 800079e:	4610      	mov	r0, r2
 80007a0:	f7ff ff8a 	bl	80006b8 <__aeabi_fcmple>
 80007a4:	4603      	mov	r3, r0
 80007a6:	2b00      	cmp	r3, #0
 80007a8:	d100      	bne.n	80007ac <Potentiometer_Ready+0x6c>
}
 80007aa:	e007      	b.n	80007bc <Potentiometer_Ready+0x7c>
			}else if((potentiometer_position >= potentiometer_max) && (Motor_Get() > 0)){
 80007ac:	f000 fafc 	bl	8000da8 <Motor_Get>
 80007b0:	4603      	mov	r3, r0
 80007b2:	2b00      	cmp	r3, #0
 80007b4:	dd02      	ble.n	80007bc <Potentiometer_Ready+0x7c>
				Motor_Set(0);
 80007b6:	2000      	movs	r0, #0
 80007b8:	f000 fa8e 	bl	8000cd8 <Motor_Set>
}
 80007bc:	bf00      	nop
 80007be:	bd80      	pop	{r7, pc}
 80007c0:	200001f8 	.word	0x200001f8
 80007c4:	200001dc 	.word	0x200001dc
 80007c8:	200001d8 	.word	0x200001d8
 80007cc:	200001c8 	.word	0x200001c8
 80007d0:	200001ec 	.word	0x200001ec
 80007d4:	200001ee 	.word	0x200001ee

080007d8 <PID_Ready>:
void PID_Ready(float output){
 80007d8:	b580      	push	{r7, lr}
 80007da:	b082      	sub	sp, #8
 80007dc:	af00      	add	r7, sp, #0
 80007de:	6078      	str	r0, [r7, #4]
	Motor_Set(output);
 80007e0:	6878      	ldr	r0, [r7, #4]
 80007e2:	f7ff ff87 	bl	80006f4 <__aeabi_f2iz>
 80007e6:	4603      	mov	r3, r0
 80007e8:	b21b      	sxth	r3, r3
 80007ea:	4618      	mov	r0, r3
 80007ec:	f000 fa74 	bl	8000cd8 <Motor_Set>
}
 80007f0:	bf00      	nop
 80007f2:	3708      	adds	r7, #8
 80007f4:	46bd      	mov	sp, r7
 80007f6:	bd80      	pop	{r7, pc}

080007f8 <App_Init>:

void App_Init(){
 80007f8:	b580      	push	{r7, lr}
 80007fa:	af00      	add	r7, sp, #0
	Settings_Read();
 80007fc:	f000 fdd6 	bl	80013ac <Settings_Read>
	USB_Init();
 8000800:	f001 fb2a 	bl	8001e58 <USB_Init>
	Signal_Init();
 8000804:	f001 fad2 	bl	8001dac <Signal_Init>
	Potentiometer_Init();
 8000808:	f000 fdb8 	bl	800137c <Potentiometer_Init>
	Motor_Init();
 800080c:	f000 fb0a 	bl	8000e24 <Motor_Init>
}
 8000810:	bf00      	nop
 8000812:	bd80      	pop	{r7, pc}

08000814 <App_Loop>:
void App_Loop(){
 8000814:	b580      	push	{r7, lr}
 8000816:	af00      	add	r7, sp, #0
	switch(usb_rq){
 8000818:	4b3c      	ldr	r3, [pc, #240]	; (800090c <App_Loop+0xf8>)
 800081a:	781b      	ldrb	r3, [r3, #0]
 800081c:	2b01      	cmp	r3, #1
 800081e:	d002      	beq.n	8000826 <App_Loop+0x12>
 8000820:	2b02      	cmp	r3, #2
 8000822:	d019      	beq.n	8000858 <App_Loop+0x44>
 8000824:	e06e      	b.n	8000904 <App_Loop+0xf0>
		case USB_RQ_CONF:
			if(usb_rq_sett_revert_flash == USB_SETTINGS_REVERT){
 8000826:	4b3a      	ldr	r3, [pc, #232]	; (8000910 <App_Loop+0xfc>)
 8000828:	781b      	ldrb	r3, [r3, #0]
 800082a:	2b01      	cmp	r3, #1
 800082c:	d105      	bne.n	800083a <App_Loop+0x26>
				usb_rq_sett_revert_flash = USB_SETTINGS_KEEP;
 800082e:	4b38      	ldr	r3, [pc, #224]	; (8000910 <App_Loop+0xfc>)
 8000830:	2200      	movs	r2, #0
 8000832:	701a      	strb	r2, [r3, #0]
				//Read from flash
				Settings_Read();
 8000834:	f000 fdba 	bl	80013ac <Settings_Read>
 8000838:	e008      	b.n	800084c <App_Loop+0x38>
			}else if(usb_rq_sett_revert_flash == USB_SETTINGS_FLASH){
 800083a:	4b35      	ldr	r3, [pc, #212]	; (8000910 <App_Loop+0xfc>)
 800083c:	781b      	ldrb	r3, [r3, #0]
 800083e:	2b02      	cmp	r3, #2
 8000840:	d104      	bne.n	800084c <App_Loop+0x38>
				usb_rq_sett_revert_flash = USB_SETTINGS_KEEP;
 8000842:	4b33      	ldr	r3, [pc, #204]	; (8000910 <App_Loop+0xfc>)
 8000844:	2200      	movs	r2, #0
 8000846:	701a      	strb	r2, [r3, #0]
				//Write to flash
				Settings_Write();
 8000848:	f001 f894 	bl	8001974 <Settings_Write>
			}
			USB_Send_Config();
 800084c:	f001 fb96 	bl	8001f7c <USB_Send_Config>
			usb_rq = USB_RQ_NONE;
 8000850:	4b2e      	ldr	r3, [pc, #184]	; (800090c <App_Loop+0xf8>)
 8000852:	2200      	movs	r2, #0
 8000854:	701a      	strb	r2, [r3, #0]
		break;
 8000856:	e055      	b.n	8000904 <App_Loop+0xf0>
		case USB_RQ_STAT:
			if(usb_rq_stat_motor != 0){
 8000858:	4b2e      	ldr	r3, [pc, #184]	; (8000914 <App_Loop+0x100>)
 800085a:	781b      	ldrb	r3, [r3, #0]
 800085c:	2b00      	cmp	r3, #0
 800085e:	d033      	beq.n	80008c8 <App_Loop+0xb4>
				//Rotate motor with MOTOR_USB_TEST_TIMEOUT_MS timeout
				if(usb_rq_stat_motor == 1){//Backward
 8000860:	4b2c      	ldr	r3, [pc, #176]	; (8000914 <App_Loop+0x100>)
 8000862:	781b      	ldrb	r3, [r3, #0]
 8000864:	2b01      	cmp	r3, #1
 8000866:	d112      	bne.n	800088e <App_Loop+0x7a>
					if(potentiometer_position > potentiometer_min){
 8000868:	4b2b      	ldr	r3, [pc, #172]	; (8000918 <App_Loop+0x104>)
 800086a:	881b      	ldrh	r3, [r3, #0]
 800086c:	4618      	mov	r0, r3
 800086e:	f7ff fd27 	bl	80002c0 <__aeabi_i2f>
 8000872:	4602      	mov	r2, r0
 8000874:	4b29      	ldr	r3, [pc, #164]	; (800091c <App_Loop+0x108>)
 8000876:	681b      	ldr	r3, [r3, #0]
 8000878:	4619      	mov	r1, r3
 800087a:	4610      	mov	r0, r2
 800087c:	f7ff ff12 	bl	80006a4 <__aeabi_fcmplt>
 8000880:	4603      	mov	r3, r0
 8000882:	2b00      	cmp	r3, #0
 8000884:	d01a      	beq.n	80008bc <App_Loop+0xa8>
						Motor_Set(-1000);
 8000886:	4826      	ldr	r0, [pc, #152]	; (8000920 <App_Loop+0x10c>)
 8000888:	f000 fa26 	bl	8000cd8 <Motor_Set>
 800088c:	e016      	b.n	80008bc <App_Loop+0xa8>
					}
				}else if(usb_rq_stat_motor == 2){//Forward
 800088e:	4b21      	ldr	r3, [pc, #132]	; (8000914 <App_Loop+0x100>)
 8000890:	781b      	ldrb	r3, [r3, #0]
 8000892:	2b02      	cmp	r3, #2
 8000894:	d112      	bne.n	80008bc <App_Loop+0xa8>
					if(potentiometer_position < potentiometer_max){
 8000896:	4b23      	ldr	r3, [pc, #140]	; (8000924 <App_Loop+0x110>)
 8000898:	881b      	ldrh	r3, [r3, #0]
 800089a:	4618      	mov	r0, r3
 800089c:	f7ff fd10 	bl	80002c0 <__aeabi_i2f>
 80008a0:	4602      	mov	r2, r0
 80008a2:	4b1e      	ldr	r3, [pc, #120]	; (800091c <App_Loop+0x108>)
 80008a4:	681b      	ldr	r3, [r3, #0]
 80008a6:	4619      	mov	r1, r3
 80008a8:	4610      	mov	r0, r2
 80008aa:	f7ff ff19 	bl	80006e0 <__aeabi_fcmpgt>
 80008ae:	4603      	mov	r3, r0
 80008b0:	2b00      	cmp	r3, #0
 80008b2:	d003      	beq.n	80008bc <App_Loop+0xa8>
						Motor_Set(1000);
 80008b4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80008b8:	f000 fa0e 	bl	8000cd8 <Motor_Set>
					}
				}
				motor_systick = 0;
 80008bc:	4b1a      	ldr	r3, [pc, #104]	; (8000928 <App_Loop+0x114>)
 80008be:	2200      	movs	r2, #0
 80008c0:	701a      	strb	r2, [r3, #0]
				usb_rq_stat_motor = 0;
 80008c2:	4b14      	ldr	r3, [pc, #80]	; (8000914 <App_Loop+0x100>)
 80008c4:	2200      	movs	r2, #0
 80008c6:	701a      	strb	r2, [r3, #0]
			}
			if(usb_rq_stat_phold == 1){
 80008c8:	4b18      	ldr	r3, [pc, #96]	; (800092c <App_Loop+0x118>)
 80008ca:	781b      	ldrb	r3, [r3, #0]
 80008cc:	2b01      	cmp	r3, #1
 80008ce:	d109      	bne.n	80008e4 <App_Loop+0xd0>
				usb_rq_stat_phold = 0;
 80008d0:	4b16      	ldr	r3, [pc, #88]	; (800092c <App_Loop+0x118>)
 80008d2:	2200      	movs	r2, #0
 80008d4:	701a      	strb	r2, [r3, #0]
				if(!pid_running){//Run pid with signal timeout
 80008d6:	4b16      	ldr	r3, [pc, #88]	; (8000930 <App_Loop+0x11c>)
 80008d8:	781b      	ldrb	r3, [r3, #0]
 80008da:	2b00      	cmp	r3, #0
 80008dc:	d10c      	bne.n	80008f8 <App_Loop+0xe4>
					PID_Start();
 80008de:	f000 fcdf 	bl	80012a0 <PID_Start>
 80008e2:	e009      	b.n	80008f8 <App_Loop+0xe4>
				}
			}else if(signal_ignore && pid_running){
 80008e4:	4b13      	ldr	r3, [pc, #76]	; (8000934 <App_Loop+0x120>)
 80008e6:	781b      	ldrb	r3, [r3, #0]
 80008e8:	2b00      	cmp	r3, #0
 80008ea:	d005      	beq.n	80008f8 <App_Loop+0xe4>
 80008ec:	4b10      	ldr	r3, [pc, #64]	; (8000930 <App_Loop+0x11c>)
 80008ee:	781b      	ldrb	r3, [r3, #0]
 80008f0:	2b00      	cmp	r3, #0
 80008f2:	d001      	beq.n	80008f8 <App_Loop+0xe4>
				PID_Stop();
 80008f4:	f000 fcf6 	bl	80012e4 <PID_Stop>
			}
			USB_Send_Status();
 80008f8:	f001 fd0e 	bl	8002318 <USB_Send_Status>
			usb_rq = USB_RQ_NONE;
 80008fc:	4b03      	ldr	r3, [pc, #12]	; (800090c <App_Loop+0xf8>)
 80008fe:	2200      	movs	r2, #0
 8000900:	701a      	strb	r2, [r3, #0]
		break;
 8000902:	bf00      	nop
	}
	LED_Update();
 8000904:	f000 f988 	bl	8000c18 <LED_Update>
}
 8000908:	bf00      	nop
 800090a:	bd80      	pop	{r7, pc}
 800090c:	20000249 	.word	0x20000249
 8000910:	2000024a 	.word	0x2000024a
 8000914:	2000024b 	.word	0x2000024b
 8000918:	200001ec 	.word	0x200001ec
 800091c:	200001f8 	.word	0x200001f8
 8000920:	fffffc18 	.word	0xfffffc18
 8000924:	200001ee 	.word	0x200001ee
 8000928:	200001c9 	.word	0x200001c9
 800092c:	2000024c 	.word	0x2000024c
 8000930:	200001d8 	.word	0x200001d8
 8000934:	2000023c 	.word	0x2000023c

08000938 <Flash_Read>:
#include "main.h"
#include "flash.h"

void Flash_Read(uint8_t *data, uint32_t address, uint32_t length){
 8000938:	b480      	push	{r7}
 800093a:	b087      	sub	sp, #28
 800093c:	af00      	add	r7, sp, #0
 800093e:	60f8      	str	r0, [r7, #12]
 8000940:	60b9      	str	r1, [r7, #8]
 8000942:	607a      	str	r2, [r7, #4]
	uint32_t i = 0;
 8000944:	2300      	movs	r3, #0
 8000946:	617b      	str	r3, [r7, #20]
	while(i != length){
 8000948:	e00b      	b.n	8000962 <Flash_Read+0x2a>
		data[i] = *(uint8_t *)(address + i);
 800094a:	68ba      	ldr	r2, [r7, #8]
 800094c:	697b      	ldr	r3, [r7, #20]
 800094e:	4413      	add	r3, r2
 8000950:	4619      	mov	r1, r3
 8000952:	68fa      	ldr	r2, [r7, #12]
 8000954:	697b      	ldr	r3, [r7, #20]
 8000956:	4413      	add	r3, r2
 8000958:	780a      	ldrb	r2, [r1, #0]
 800095a:	701a      	strb	r2, [r3, #0]
		i++;
 800095c:	697b      	ldr	r3, [r7, #20]
 800095e:	3301      	adds	r3, #1
 8000960:	617b      	str	r3, [r7, #20]
	while(i != length){
 8000962:	697a      	ldr	r2, [r7, #20]
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	429a      	cmp	r2, r3
 8000968:	d1ef      	bne.n	800094a <Flash_Read+0x12>
	}
}
 800096a:	bf00      	nop
 800096c:	bf00      	nop
 800096e:	371c      	adds	r7, #28
 8000970:	46bd      	mov	sp, r7
 8000972:	bc80      	pop	{r7}
 8000974:	4770      	bx	lr

08000976 <Flash_Write>:
void Flash_Write(uint8_t *data, uint32_t address, uint32_t length){
 8000976:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800097a:	b08c      	sub	sp, #48	; 0x30
 800097c:	af00      	add	r7, sp, #0
 800097e:	60f8      	str	r0, [r7, #12]
 8000980:	60b9      	str	r1, [r7, #8]
 8000982:	607a      	str	r2, [r7, #4]
	FLASH_EraseInitTypeDef EraseInitStruct;
	EraseInitStruct.TypeErase = FLASH_TYPEERASE_PAGES;
 8000984:	2300      	movs	r3, #0
 8000986:	617b      	str	r3, [r7, #20]
	EraseInitStruct.PageAddress = address;
 8000988:	68bb      	ldr	r3, [r7, #8]
 800098a:	61fb      	str	r3, [r7, #28]
	EraseInitStruct.NbPages = 1;
 800098c:	2301      	movs	r3, #1
 800098e:	623b      	str	r3, [r7, #32]
	uint32_t ErrorCode = 0;
 8000990:	2300      	movs	r3, #0
 8000992:	613b      	str	r3, [r7, #16]
	HAL_FLASH_Unlock();
 8000994:	f002 ffda 	bl	800394c <HAL_FLASH_Unlock>
	HAL_FLASHEx_Erase(&EraseInitStruct, &ErrorCode);
 8000998:	f107 0210 	add.w	r2, r7, #16
 800099c:	f107 0314 	add.w	r3, r7, #20
 80009a0:	4611      	mov	r1, r2
 80009a2:	4618      	mov	r0, r3
 80009a4:	f003 f8ba 	bl	8003b1c <HAL_FLASHEx_Erase>

	uint16_t fpages = length/4;
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	089b      	lsrs	r3, r3, #2
 80009ac:	84fb      	strh	r3, [r7, #38]	; 0x26
	uint16_t lbytes = length-(fpages*4);
 80009ae:	687b      	ldr	r3, [r7, #4]
 80009b0:	b29a      	uxth	r2, r3
 80009b2:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80009b4:	009b      	lsls	r3, r3, #2
 80009b6:	b29b      	uxth	r3, r3
 80009b8:	1ad3      	subs	r3, r2, r3
 80009ba:	84bb      	strh	r3, [r7, #36]	; 0x24
	uint16_t i = 0;
 80009bc:	2300      	movs	r3, #0
 80009be:	85fb      	strh	r3, [r7, #46]	; 0x2e
	while(i != (fpages*4)){
 80009c0:	e027      	b.n	8000a12 <Flash_Write+0x9c>
		HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, address + i, ((uint32_t)data[i]<<24)|((uint32_t)data[i+1]<<16)|((uint32_t)data[i+2]<<8)|(uint32_t)data[i+3]);
 80009c2:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80009c4:	68bb      	ldr	r3, [r7, #8]
 80009c6:	18d0      	adds	r0, r2, r3
 80009c8:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80009ca:	68fa      	ldr	r2, [r7, #12]
 80009cc:	4413      	add	r3, r2
 80009ce:	781b      	ldrb	r3, [r3, #0]
 80009d0:	061a      	lsls	r2, r3, #24
 80009d2:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80009d4:	3301      	adds	r3, #1
 80009d6:	68f9      	ldr	r1, [r7, #12]
 80009d8:	440b      	add	r3, r1
 80009da:	781b      	ldrb	r3, [r3, #0]
 80009dc:	041b      	lsls	r3, r3, #16
 80009de:	431a      	orrs	r2, r3
 80009e0:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80009e2:	3302      	adds	r3, #2
 80009e4:	68f9      	ldr	r1, [r7, #12]
 80009e6:	440b      	add	r3, r1
 80009e8:	781b      	ldrb	r3, [r3, #0]
 80009ea:	021b      	lsls	r3, r3, #8
 80009ec:	4313      	orrs	r3, r2
 80009ee:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80009f0:	3203      	adds	r2, #3
 80009f2:	68f9      	ldr	r1, [r7, #12]
 80009f4:	440a      	add	r2, r1
 80009f6:	7812      	ldrb	r2, [r2, #0]
 80009f8:	4313      	orrs	r3, r2
 80009fa:	2200      	movs	r2, #0
 80009fc:	4698      	mov	r8, r3
 80009fe:	4691      	mov	r9, r2
 8000a00:	4642      	mov	r2, r8
 8000a02:	464b      	mov	r3, r9
 8000a04:	4601      	mov	r1, r0
 8000a06:	2002      	movs	r0, #2
 8000a08:	f002 ff30 	bl	800386c <HAL_FLASH_Program>
		i+=4;
 8000a0c:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8000a0e:	3304      	adds	r3, #4
 8000a10:	85fb      	strh	r3, [r7, #46]	; 0x2e
	while(i != (fpages*4)){
 8000a12:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8000a14:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8000a16:	009b      	lsls	r3, r3, #2
 8000a18:	429a      	cmp	r2, r3
 8000a1a:	d1d2      	bne.n	80009c2 <Flash_Write+0x4c>
	}
	if(lbytes != 0){
 8000a1c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000a1e:	2b00      	cmp	r3, #0
 8000a20:	d03f      	beq.n	8000aa2 <Flash_Write+0x12c>
		uint32_t wdata = 0;
 8000a22:	2300      	movs	r3, #0
 8000a24:	62bb      	str	r3, [r7, #40]	; 0x28
		if(lbytes == 3){
 8000a26:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000a28:	2b03      	cmp	r3, #3
 8000a2a:	d114      	bne.n	8000a56 <Flash_Write+0xe0>
			wdata = ((uint32_t)data[i]<<24)|((uint32_t)data[i+1]<<16)|((uint32_t)data[i+2]<<8);
 8000a2c:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8000a2e:	68fa      	ldr	r2, [r7, #12]
 8000a30:	4413      	add	r3, r2
 8000a32:	781b      	ldrb	r3, [r3, #0]
 8000a34:	061a      	lsls	r2, r3, #24
 8000a36:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8000a38:	3301      	adds	r3, #1
 8000a3a:	68f9      	ldr	r1, [r7, #12]
 8000a3c:	440b      	add	r3, r1
 8000a3e:	781b      	ldrb	r3, [r3, #0]
 8000a40:	041b      	lsls	r3, r3, #16
 8000a42:	431a      	orrs	r2, r3
 8000a44:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8000a46:	3302      	adds	r3, #2
 8000a48:	68f9      	ldr	r1, [r7, #12]
 8000a4a:	440b      	add	r3, r1
 8000a4c:	781b      	ldrb	r3, [r3, #0]
 8000a4e:	021b      	lsls	r3, r3, #8
 8000a50:	4313      	orrs	r3, r2
 8000a52:	62bb      	str	r3, [r7, #40]	; 0x28
 8000a54:	e019      	b.n	8000a8a <Flash_Write+0x114>
		}
		else if(lbytes == 2){
 8000a56:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000a58:	2b02      	cmp	r3, #2
 8000a5a:	d10d      	bne.n	8000a78 <Flash_Write+0x102>
			wdata = ((uint32_t)data[i]<<24)|((uint32_t)data[i+1]<<16);
 8000a5c:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8000a5e:	68fa      	ldr	r2, [r7, #12]
 8000a60:	4413      	add	r3, r2
 8000a62:	781b      	ldrb	r3, [r3, #0]
 8000a64:	061a      	lsls	r2, r3, #24
 8000a66:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8000a68:	3301      	adds	r3, #1
 8000a6a:	68f9      	ldr	r1, [r7, #12]
 8000a6c:	440b      	add	r3, r1
 8000a6e:	781b      	ldrb	r3, [r3, #0]
 8000a70:	041b      	lsls	r3, r3, #16
 8000a72:	4313      	orrs	r3, r2
 8000a74:	62bb      	str	r3, [r7, #40]	; 0x28
 8000a76:	e008      	b.n	8000a8a <Flash_Write+0x114>
		}
		else if(lbytes == 1){
 8000a78:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000a7a:	2b01      	cmp	r3, #1
 8000a7c:	d105      	bne.n	8000a8a <Flash_Write+0x114>
			wdata = ((uint32_t)data[i]<<24);
 8000a7e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8000a80:	68fa      	ldr	r2, [r7, #12]
 8000a82:	4413      	add	r3, r2
 8000a84:	781b      	ldrb	r3, [r3, #0]
 8000a86:	061b      	lsls	r3, r3, #24
 8000a88:	62bb      	str	r3, [r7, #40]	; 0x28
		}
		HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, address + i, wdata);
 8000a8a:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8000a8c:	68bb      	ldr	r3, [r7, #8]
 8000a8e:	18d1      	adds	r1, r2, r3
 8000a90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000a92:	2200      	movs	r2, #0
 8000a94:	461c      	mov	r4, r3
 8000a96:	4615      	mov	r5, r2
 8000a98:	4622      	mov	r2, r4
 8000a9a:	462b      	mov	r3, r5
 8000a9c:	2002      	movs	r0, #2
 8000a9e:	f002 fee5 	bl	800386c <HAL_FLASH_Program>
	}

	HAL_FLASH_Lock();
 8000aa2:	f002 ff79 	bl	8003998 <HAL_FLASH_Lock>
}
 8000aa6:	bf00      	nop
 8000aa8:	3730      	adds	r7, #48	; 0x30
 8000aaa:	46bd      	mov	sp, r7
 8000aac:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

08000ab0 <General_Copy_32_Bit>:
#include "main.h"
#include "general.h"

void General_Copy_32_Bit(uint32_t address_to, uint32_t address_from){
 8000ab0:	b480      	push	{r7}
 8000ab2:	b085      	sub	sp, #20
 8000ab4:	af00      	add	r7, sp, #0
 8000ab6:	6078      	str	r0, [r7, #4]
 8000ab8:	6039      	str	r1, [r7, #0]
	uint8_t i = 0;
 8000aba:	2300      	movs	r3, #0
 8000abc:	73fb      	strb	r3, [r7, #15]
	while(i != 4){
 8000abe:	e00b      	b.n	8000ad8 <General_Copy_32_Bit+0x28>
		*(uint8_t *)(address_to + i) = *(uint8_t *)(address_from + i);
 8000ac0:	7bfa      	ldrb	r2, [r7, #15]
 8000ac2:	683b      	ldr	r3, [r7, #0]
 8000ac4:	4413      	add	r3, r2
 8000ac6:	4619      	mov	r1, r3
 8000ac8:	7bfa      	ldrb	r2, [r7, #15]
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	4413      	add	r3, r2
 8000ace:	780a      	ldrb	r2, [r1, #0]
 8000ad0:	701a      	strb	r2, [r3, #0]
		i++;
 8000ad2:	7bfb      	ldrb	r3, [r7, #15]
 8000ad4:	3301      	adds	r3, #1
 8000ad6:	73fb      	strb	r3, [r7, #15]
	while(i != 4){
 8000ad8:	7bfb      	ldrb	r3, [r7, #15]
 8000ada:	2b04      	cmp	r3, #4
 8000adc:	d1f0      	bne.n	8000ac0 <General_Copy_32_Bit+0x10>
	}
}
 8000ade:	bf00      	nop
 8000ae0:	bf00      	nop
 8000ae2:	3714      	adds	r7, #20
 8000ae4:	46bd      	mov	sp, r7
 8000ae6:	bc80      	pop	{r7}
 8000ae8:	4770      	bx	lr

08000aea <General_Copy_16_Bit>:
void General_Copy_16_Bit(uint32_t address_to, uint32_t address_from){
 8000aea:	b480      	push	{r7}
 8000aec:	b085      	sub	sp, #20
 8000aee:	af00      	add	r7, sp, #0
 8000af0:	6078      	str	r0, [r7, #4]
 8000af2:	6039      	str	r1, [r7, #0]
	uint8_t i = 0;
 8000af4:	2300      	movs	r3, #0
 8000af6:	73fb      	strb	r3, [r7, #15]
	while(i != 2){
 8000af8:	e00b      	b.n	8000b12 <General_Copy_16_Bit+0x28>
		*(uint8_t *)(address_to + i) = *(uint8_t *)(address_from + i);
 8000afa:	7bfa      	ldrb	r2, [r7, #15]
 8000afc:	683b      	ldr	r3, [r7, #0]
 8000afe:	4413      	add	r3, r2
 8000b00:	4619      	mov	r1, r3
 8000b02:	7bfa      	ldrb	r2, [r7, #15]
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	4413      	add	r3, r2
 8000b08:	780a      	ldrb	r2, [r1, #0]
 8000b0a:	701a      	strb	r2, [r3, #0]
		i++;
 8000b0c:	7bfb      	ldrb	r3, [r7, #15]
 8000b0e:	3301      	adds	r3, #1
 8000b10:	73fb      	strb	r3, [r7, #15]
	while(i != 2){
 8000b12:	7bfb      	ldrb	r3, [r7, #15]
 8000b14:	2b02      	cmp	r3, #2
 8000b16:	d1f0      	bne.n	8000afa <General_Copy_16_Bit+0x10>
	}
 8000b18:	bf00      	nop
 8000b1a:	bf00      	nop
 8000b1c:	3714      	adds	r7, #20
 8000b1e:	46bd      	mov	sp, r7
 8000b20:	bc80      	pop	{r7}
 8000b22:	4770      	bx	lr

08000b24 <HAL_ADC_ConvCpltCallback>:
#include "motor.h"
#include "signal.h"
#include "usb.h"
#include "led.h"

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
 8000b24:	b580      	push	{r7, lr}
 8000b26:	b082      	sub	sp, #8
 8000b28:	af00      	add	r7, sp, #0
 8000b2a:	6078      	str	r0, [r7, #4]
	if(hadc->Instance == ADC1){
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	681b      	ldr	r3, [r3, #0]
 8000b30:	4a04      	ldr	r2, [pc, #16]	; (8000b44 <HAL_ADC_ConvCpltCallback+0x20>)
 8000b32:	4293      	cmp	r3, r2
 8000b34:	d101      	bne.n	8000b3a <HAL_ADC_ConvCpltCallback+0x16>
        Potentiometer_ADC_Interrupt();
 8000b36:	f000 fbe5 	bl	8001304 <Potentiometer_ADC_Interrupt>
    }
}
 8000b3a:	bf00      	nop
 8000b3c:	3708      	adds	r7, #8
 8000b3e:	46bd      	mov	sp, r7
 8000b40:	bd80      	pop	{r7, pc}
 8000b42:	bf00      	nop
 8000b44:	40012400 	.word	0x40012400

08000b48 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	b082      	sub	sp, #8
 8000b4c:	af00      	add	r7, sp, #0
 8000b4e:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM3){
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	681b      	ldr	r3, [r3, #0]
 8000b54:	4a04      	ldr	r2, [pc, #16]	; (8000b68 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000b56:	4293      	cmp	r3, r2
 8000b58:	d101      	bne.n	8000b5e <HAL_TIM_PeriodElapsedCallback+0x16>
		PID_Timer_Interrupt();
 8000b5a:	f000 f98b 	bl	8000e74 <PID_Timer_Interrupt>
	}
}
 8000b5e:	bf00      	nop
 8000b60:	3708      	adds	r7, #8
 8000b62:	46bd      	mov	sp, r7
 8000b64:	bd80      	pop	{r7, pc}
 8000b66:	bf00      	nop
 8000b68:	40000400 	.word	0x40000400

08000b6c <Interrupts_SysTick>:

void Interrupts_SysTick(){
 8000b6c:	b580      	push	{r7, lr}
 8000b6e:	af00      	add	r7, sp, #0
	Motor_SysTick_Interrupt();
 8000b70:	f000 f890 	bl	8000c94 <Motor_SysTick_Interrupt>
	Signal_SysTick_Interrupt();
 8000b74:	f000 ffe0 	bl	8001b38 <Signal_SysTick_Interrupt>
	LED_SysTick_Interrupt();
 8000b78:	f000 f818 	bl	8000bac <LED_SysTick_Interrupt>
}
 8000b7c:	bf00      	nop
 8000b7e:	bd80      	pop	{r7, pc}

08000b80 <HAL_GPIO_EXTI_Callback>:
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8000b80:	b580      	push	{r7, lr}
 8000b82:	b082      	sub	sp, #8
 8000b84:	af00      	add	r7, sp, #0
 8000b86:	4603      	mov	r3, r0
 8000b88:	80fb      	strh	r3, [r7, #6]
	switch(GPIO_Pin){
 8000b8a:	88fb      	ldrh	r3, [r7, #6]
 8000b8c:	2b02      	cmp	r3, #2
 8000b8e:	d003      	beq.n	8000b98 <HAL_GPIO_EXTI_Callback+0x18>
 8000b90:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000b94:	d003      	beq.n	8000b9e <HAL_GPIO_EXTI_Callback+0x1e>
		break;
		case USB_DET_Pin:
			USB_Det_Interrupt();
		break;
	}
}
 8000b96:	e005      	b.n	8000ba4 <HAL_GPIO_EXTI_Callback+0x24>
			Signal_Interrupt();
 8000b98:	f001 f80e 	bl	8001bb8 <Signal_Interrupt>
		break;
 8000b9c:	e002      	b.n	8000ba4 <HAL_GPIO_EXTI_Callback+0x24>
			USB_Det_Interrupt();
 8000b9e:	f001 f941 	bl	8001e24 <USB_Det_Interrupt>
		break;
 8000ba2:	bf00      	nop
}
 8000ba4:	bf00      	nop
 8000ba6:	3708      	adds	r7, #8
 8000ba8:	46bd      	mov	sp, r7
 8000baa:	bd80      	pop	{r7, pc}

08000bac <LED_SysTick_Interrupt>:

uint8_t led_mode = 0;
uint8_t led_position_changed = 0;
uint8_t led_systick = 0;

void LED_SysTick_Interrupt(){
 8000bac:	b580      	push	{r7, lr}
 8000bae:	af00      	add	r7, sp, #0
	if(led_mode == LED_MODE_POSITION_CHANGE){
 8000bb0:	4b0a      	ldr	r3, [pc, #40]	; (8000bdc <LED_SysTick_Interrupt+0x30>)
 8000bb2:	781b      	ldrb	r3, [r3, #0]
 8000bb4:	2b03      	cmp	r3, #3
 8000bb6:	d10f      	bne.n	8000bd8 <LED_SysTick_Interrupt+0x2c>
		led_systick++;
 8000bb8:	4b09      	ldr	r3, [pc, #36]	; (8000be0 <LED_SysTick_Interrupt+0x34>)
 8000bba:	781b      	ldrb	r3, [r3, #0]
 8000bbc:	3301      	adds	r3, #1
 8000bbe:	b2da      	uxtb	r2, r3
 8000bc0:	4b07      	ldr	r3, [pc, #28]	; (8000be0 <LED_SysTick_Interrupt+0x34>)
 8000bc2:	701a      	strb	r2, [r3, #0]
		if(led_systick >= LED_POSITION_CHANGE_MODE_TIMEOUT_MS){
 8000bc4:	4b06      	ldr	r3, [pc, #24]	; (8000be0 <LED_SysTick_Interrupt+0x34>)
 8000bc6:	781b      	ldrb	r3, [r3, #0]
 8000bc8:	2b13      	cmp	r3, #19
 8000bca:	d905      	bls.n	8000bd8 <LED_SysTick_Interrupt+0x2c>
			LED_Set(OFF);
 8000bcc:	2000      	movs	r0, #0
 8000bce:	f000 f809 	bl	8000be4 <LED_Set>
			led_systick = 0;
 8000bd2:	4b03      	ldr	r3, [pc, #12]	; (8000be0 <LED_SysTick_Interrupt+0x34>)
 8000bd4:	2200      	movs	r2, #0
 8000bd6:	701a      	strb	r2, [r3, #0]
		}
	}
}
 8000bd8:	bf00      	nop
 8000bda:	bd80      	pop	{r7, pc}
 8000bdc:	200001c4 	.word	0x200001c4
 8000be0:	200001c6 	.word	0x200001c6

08000be4 <LED_Set>:

void LED_Set(uint8_t state){
 8000be4:	b580      	push	{r7, lr}
 8000be6:	b082      	sub	sp, #8
 8000be8:	af00      	add	r7, sp, #0
 8000bea:	4603      	mov	r3, r0
 8000bec:	71fb      	strb	r3, [r7, #7]
	if(state == ON){
 8000bee:	79fb      	ldrb	r3, [r7, #7]
 8000bf0:	2b01      	cmp	r3, #1
 8000bf2:	d105      	bne.n	8000c00 <LED_Set+0x1c>
		HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 8000bf4:	2201      	movs	r2, #1
 8000bf6:	2180      	movs	r1, #128	; 0x80
 8000bf8:	4806      	ldr	r0, [pc, #24]	; (8000c14 <LED_Set+0x30>)
 8000bfa:	f003 f9d2 	bl	8003fa2 <HAL_GPIO_WritePin>
	}else{
		HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
	}
}
 8000bfe:	e004      	b.n	8000c0a <LED_Set+0x26>
		HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8000c00:	2200      	movs	r2, #0
 8000c02:	2180      	movs	r1, #128	; 0x80
 8000c04:	4803      	ldr	r0, [pc, #12]	; (8000c14 <LED_Set+0x30>)
 8000c06:	f003 f9cc 	bl	8003fa2 <HAL_GPIO_WritePin>
}
 8000c0a:	bf00      	nop
 8000c0c:	3708      	adds	r7, #8
 8000c0e:	46bd      	mov	sp, r7
 8000c10:	bd80      	pop	{r7, pc}
 8000c12:	bf00      	nop
 8000c14:	40010800 	.word	0x40010800

08000c18 <LED_Update>:
void LED_Update(){
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	af00      	add	r7, sp, #0
	switch(led_mode){
 8000c1c:	4b19      	ldr	r3, [pc, #100]	; (8000c84 <LED_Update+0x6c>)
 8000c1e:	781b      	ldrb	r3, [r3, #0]
 8000c20:	2b03      	cmp	r3, #3
 8000c22:	d82a      	bhi.n	8000c7a <LED_Update+0x62>
 8000c24:	a201      	add	r2, pc, #4	; (adr r2, 8000c2c <LED_Update+0x14>)
 8000c26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c2a:	bf00      	nop
 8000c2c:	08000c3d 	.word	0x08000c3d
 8000c30:	08000c45 	.word	0x08000c45
 8000c34:	08000c4d 	.word	0x08000c4d
 8000c38:	08000c65 	.word	0x08000c65
		case LED_MODE_OFF:
			LED_Set(OFF);
 8000c3c:	2000      	movs	r0, #0
 8000c3e:	f7ff ffd1 	bl	8000be4 <LED_Set>
		break;
 8000c42:	e01a      	b.n	8000c7a <LED_Update+0x62>
		case LED_MODE_POWER:
			LED_Set(ON);
 8000c44:	2001      	movs	r0, #1
 8000c46:	f7ff ffcd 	bl	8000be4 <LED_Set>
		break;
 8000c4a:	e016      	b.n	8000c7a <LED_Update+0x62>
		case LED_MODE_SIGNAL:
			if(pid_running){
 8000c4c:	4b0e      	ldr	r3, [pc, #56]	; (8000c88 <LED_Update+0x70>)
 8000c4e:	781b      	ldrb	r3, [r3, #0]
 8000c50:	2b00      	cmp	r3, #0
 8000c52:	d003      	beq.n	8000c5c <LED_Update+0x44>
				LED_Set(ON);
 8000c54:	2001      	movs	r0, #1
 8000c56:	f7ff ffc5 	bl	8000be4 <LED_Set>
			}else{
				LED_Set(OFF);
			}
		break;
 8000c5a:	e00e      	b.n	8000c7a <LED_Update+0x62>
				LED_Set(OFF);
 8000c5c:	2000      	movs	r0, #0
 8000c5e:	f7ff ffc1 	bl	8000be4 <LED_Set>
		break;
 8000c62:	e00a      	b.n	8000c7a <LED_Update+0x62>
		case LED_MODE_POSITION_CHANGE:
			if(led_position_changed){
 8000c64:	4b09      	ldr	r3, [pc, #36]	; (8000c8c <LED_Update+0x74>)
 8000c66:	781b      	ldrb	r3, [r3, #0]
 8000c68:	2b00      	cmp	r3, #0
 8000c6a:	d005      	beq.n	8000c78 <LED_Update+0x60>
				led_systick = 0;
 8000c6c:	4b08      	ldr	r3, [pc, #32]	; (8000c90 <LED_Update+0x78>)
 8000c6e:	2200      	movs	r2, #0
 8000c70:	701a      	strb	r2, [r3, #0]
				LED_Set(ON);
 8000c72:	2001      	movs	r0, #1
 8000c74:	f7ff ffb6 	bl	8000be4 <LED_Set>
			}
		break;
 8000c78:	bf00      	nop
	}
	led_position_changed = 0;
 8000c7a:	4b04      	ldr	r3, [pc, #16]	; (8000c8c <LED_Update+0x74>)
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	701a      	strb	r2, [r3, #0]
 8000c80:	bf00      	nop
 8000c82:	bd80      	pop	{r7, pc}
 8000c84:	200001c4 	.word	0x200001c4
 8000c88:	200001d8 	.word	0x200001d8
 8000c8c:	200001c5 	.word	0x200001c5
 8000c90:	200001c6 	.word	0x200001c6

08000c94 <Motor_SysTick_Interrupt>:
uint8_t motor_invert = MOTOR_NORMAL;
uint16_t motor_max_power = 1000;
uint8_t motor_running = 0;
uint8_t motor_systick = 0;

void Motor_SysTick_Interrupt(){
 8000c94:	b580      	push	{r7, lr}
 8000c96:	af00      	add	r7, sp, #0
	if(!pid_running){
 8000c98:	4b0c      	ldr	r3, [pc, #48]	; (8000ccc <Motor_SysTick_Interrupt+0x38>)
 8000c9a:	781b      	ldrb	r3, [r3, #0]
 8000c9c:	2b00      	cmp	r3, #0
 8000c9e:	d113      	bne.n	8000cc8 <Motor_SysTick_Interrupt+0x34>
		if(motor_running){
 8000ca0:	4b0b      	ldr	r3, [pc, #44]	; (8000cd0 <Motor_SysTick_Interrupt+0x3c>)
 8000ca2:	781b      	ldrb	r3, [r3, #0]
 8000ca4:	2b00      	cmp	r3, #0
 8000ca6:	d00f      	beq.n	8000cc8 <Motor_SysTick_Interrupt+0x34>
			motor_systick++;
 8000ca8:	4b0a      	ldr	r3, [pc, #40]	; (8000cd4 <Motor_SysTick_Interrupt+0x40>)
 8000caa:	781b      	ldrb	r3, [r3, #0]
 8000cac:	3301      	adds	r3, #1
 8000cae:	b2da      	uxtb	r2, r3
 8000cb0:	4b08      	ldr	r3, [pc, #32]	; (8000cd4 <Motor_SysTick_Interrupt+0x40>)
 8000cb2:	701a      	strb	r2, [r3, #0]
			if(motor_systick == MOTOR_USB_TEST_TIMEOUT_MS){
 8000cb4:	4b07      	ldr	r3, [pc, #28]	; (8000cd4 <Motor_SysTick_Interrupt+0x40>)
 8000cb6:	781b      	ldrb	r3, [r3, #0]
 8000cb8:	2b32      	cmp	r3, #50	; 0x32
 8000cba:	d105      	bne.n	8000cc8 <Motor_SysTick_Interrupt+0x34>
				Motor_Set(0);
 8000cbc:	2000      	movs	r0, #0
 8000cbe:	f000 f80b 	bl	8000cd8 <Motor_Set>
				motor_systick = 0;
 8000cc2:	4b04      	ldr	r3, [pc, #16]	; (8000cd4 <Motor_SysTick_Interrupt+0x40>)
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	701a      	strb	r2, [r3, #0]
			}
		}
	}
}
 8000cc8:	bf00      	nop
 8000cca:	bd80      	pop	{r7, pc}
 8000ccc:	200001d8 	.word	0x200001d8
 8000cd0:	200001c8 	.word	0x200001c8
 8000cd4:	200001c9 	.word	0x200001c9

08000cd8 <Motor_Set>:

void Motor_Set(int16_t strength){//-1000 0 1000 Strength
 8000cd8:	b480      	push	{r7}
 8000cda:	b083      	sub	sp, #12
 8000cdc:	af00      	add	r7, sp, #0
 8000cde:	4603      	mov	r3, r0
 8000ce0:	80fb      	strh	r3, [r7, #6]
	if(motor_invert == MOTOR_INVERT){
 8000ce2:	4b2d      	ldr	r3, [pc, #180]	; (8000d98 <Motor_Set+0xc0>)
 8000ce4:	781b      	ldrb	r3, [r3, #0]
 8000ce6:	2b01      	cmp	r3, #1
 8000ce8:	d103      	bne.n	8000cf2 <Motor_Set+0x1a>
		strength = strength - (2 * strength);
 8000cea:	88fb      	ldrh	r3, [r7, #6]
 8000cec:	425b      	negs	r3, r3
 8000cee:	b29b      	uxth	r3, r3
 8000cf0:	80fb      	strh	r3, [r7, #6]
	}

	if(strength == 0){
 8000cf2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	d110      	bne.n	8000d1c <Motor_Set+0x44>
		TIM2 -> CCR1 = 1000;
 8000cfa:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000cfe:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000d02:	635a      	str	r2, [r3, #52]	; 0x34
		TIM2 -> CCR2 = 1000;
 8000d04:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000d08:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000d0c:	639a      	str	r2, [r3, #56]	; 0x38
		motor_running = 0;
 8000d0e:	4b23      	ldr	r3, [pc, #140]	; (8000d9c <Motor_Set+0xc4>)
 8000d10:	2200      	movs	r2, #0
 8000d12:	701a      	strb	r2, [r3, #0]
		motor_systick = 0;
 8000d14:	4b22      	ldr	r3, [pc, #136]	; (8000da0 <Motor_Set+0xc8>)
 8000d16:	2200      	movs	r2, #0
 8000d18:	701a      	strb	r2, [r3, #0]
	}else if(strength > 0){
		TIM2 -> CCR1 = 1000 - (strength / (1000 / motor_max_power));
		TIM2 -> CCR2 = 1000;
		motor_running = 1;
	}
}
 8000d1a:	e038      	b.n	8000d8e <Motor_Set+0xb6>
	}else if(strength < 0){
 8000d1c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	da18      	bge.n	8000d56 <Motor_Set+0x7e>
		TIM2 -> CCR1 = 1000;
 8000d24:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000d28:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000d2c:	635a      	str	r2, [r3, #52]	; 0x34
		TIM2 -> CCR2 = 1000 + (strength / (1000 / motor_max_power));
 8000d2e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8000d32:	4b1c      	ldr	r3, [pc, #112]	; (8000da4 <Motor_Set+0xcc>)
 8000d34:	881b      	ldrh	r3, [r3, #0]
 8000d36:	4619      	mov	r1, r3
 8000d38:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000d3c:	fb93 f3f1 	sdiv	r3, r3, r1
 8000d40:	fb92 f3f3 	sdiv	r3, r2, r3
 8000d44:	f503 727a 	add.w	r2, r3, #1000	; 0x3e8
 8000d48:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000d4c:	639a      	str	r2, [r3, #56]	; 0x38
		motor_running = 1;
 8000d4e:	4b13      	ldr	r3, [pc, #76]	; (8000d9c <Motor_Set+0xc4>)
 8000d50:	2201      	movs	r2, #1
 8000d52:	701a      	strb	r2, [r3, #0]
}
 8000d54:	e01b      	b.n	8000d8e <Motor_Set+0xb6>
	}else if(strength > 0){
 8000d56:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000d5a:	2b00      	cmp	r3, #0
 8000d5c:	dd17      	ble.n	8000d8e <Motor_Set+0xb6>
		TIM2 -> CCR1 = 1000 - (strength / (1000 / motor_max_power));
 8000d5e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8000d62:	4b10      	ldr	r3, [pc, #64]	; (8000da4 <Motor_Set+0xcc>)
 8000d64:	881b      	ldrh	r3, [r3, #0]
 8000d66:	4619      	mov	r1, r3
 8000d68:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000d6c:	fb93 f3f1 	sdiv	r3, r3, r1
 8000d70:	fb92 f3f3 	sdiv	r3, r2, r3
 8000d74:	f5c3 727a 	rsb	r2, r3, #1000	; 0x3e8
 8000d78:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000d7c:	635a      	str	r2, [r3, #52]	; 0x34
		TIM2 -> CCR2 = 1000;
 8000d7e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000d82:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000d86:	639a      	str	r2, [r3, #56]	; 0x38
		motor_running = 1;
 8000d88:	4b04      	ldr	r3, [pc, #16]	; (8000d9c <Motor_Set+0xc4>)
 8000d8a:	2201      	movs	r2, #1
 8000d8c:	701a      	strb	r2, [r3, #0]
}
 8000d8e:	bf00      	nop
 8000d90:	370c      	adds	r7, #12
 8000d92:	46bd      	mov	sp, r7
 8000d94:	bc80      	pop	{r7}
 8000d96:	4770      	bx	lr
 8000d98:	200001c7 	.word	0x200001c7
 8000d9c:	200001c8 	.word	0x200001c8
 8000da0:	200001c9 	.word	0x200001c9
 8000da4:	20000000 	.word	0x20000000

08000da8 <Motor_Get>:
int16_t Motor_Get(){
 8000da8:	b480      	push	{r7}
 8000daa:	af00      	add	r7, sp, #0
	if(TIM2 -> CCR1 != 1000){
 8000dac:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000db0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000db2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000db6:	d013      	beq.n	8000de0 <Motor_Get+0x38>
		return (1000 - (int16_t)(TIM2 -> CCR1)) * (1000 / motor_max_power);
 8000db8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000dbc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000dbe:	b21b      	sxth	r3, r3
 8000dc0:	f5c3 737a 	rsb	r3, r3, #1000	; 0x3e8
 8000dc4:	b29b      	uxth	r3, r3
 8000dc6:	4a16      	ldr	r2, [pc, #88]	; (8000e20 <Motor_Get+0x78>)
 8000dc8:	8812      	ldrh	r2, [r2, #0]
 8000dca:	4611      	mov	r1, r2
 8000dcc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000dd0:	fb92 f2f1 	sdiv	r2, r2, r1
 8000dd4:	b292      	uxth	r2, r2
 8000dd6:	fb02 f303 	mul.w	r3, r2, r3
 8000dda:	b29b      	uxth	r3, r3
 8000ddc:	b21b      	sxth	r3, r3
 8000dde:	e01a      	b.n	8000e16 <Motor_Get+0x6e>
	}else if(TIM2 -> CCR2 != 1000){
 8000de0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000de4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000de6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000dea:	d013      	beq.n	8000e14 <Motor_Get+0x6c>
		return ((int16_t)(TIM2 -> CCR2) - 1000) * (1000 / motor_max_power);
 8000dec:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000df0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000df2:	b21b      	sxth	r3, r3
 8000df4:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 8000df8:	b29b      	uxth	r3, r3
 8000dfa:	4a09      	ldr	r2, [pc, #36]	; (8000e20 <Motor_Get+0x78>)
 8000dfc:	8812      	ldrh	r2, [r2, #0]
 8000dfe:	4611      	mov	r1, r2
 8000e00:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000e04:	fb92 f2f1 	sdiv	r2, r2, r1
 8000e08:	b292      	uxth	r2, r2
 8000e0a:	fb02 f303 	mul.w	r3, r2, r3
 8000e0e:	b29b      	uxth	r3, r3
 8000e10:	b21b      	sxth	r3, r3
 8000e12:	e000      	b.n	8000e16 <Motor_Get+0x6e>
	}
	return 0;
 8000e14:	2300      	movs	r3, #0
} 
 8000e16:	4618      	mov	r0, r3
 8000e18:	46bd      	mov	sp, r7
 8000e1a:	bc80      	pop	{r7}
 8000e1c:	4770      	bx	lr
 8000e1e:	bf00      	nop
 8000e20:	20000000 	.word	0x20000000

08000e24 <Motor_Init>:
void Motor_Init(){
 8000e24:	b580      	push	{r7, lr}
 8000e26:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8000e28:	2100      	movs	r1, #0
 8000e2a:	4804      	ldr	r0, [pc, #16]	; (8000e3c <Motor_Init+0x18>)
 8000e2c:	f005 fc9c 	bl	8006768 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8000e30:	2104      	movs	r1, #4
 8000e32:	4802      	ldr	r0, [pc, #8]	; (8000e3c <Motor_Init+0x18>)
 8000e34:	f005 fc98 	bl	8006768 <HAL_TIM_PWM_Start>
 8000e38:	bf00      	nop
 8000e3a:	bd80      	pop	{r7, pc}
 8000e3c:	200003c8 	.word	0x200003c8

08000e40 <PID_Timer_Stop>:
float pid_setpoint = 2047;
//Runtime variables
float pid_last_input = 0;
float pid_output_sum = 0;

void PID_Timer_Stop(){
 8000e40:	b580      	push	{r7, lr}
 8000e42:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Stop_IT(&htim3);
 8000e44:	4802      	ldr	r0, [pc, #8]	; (8000e50 <PID_Timer_Stop+0x10>)
 8000e46:	f005 fc09 	bl	800665c <HAL_TIM_Base_Stop_IT>
}
 8000e4a:	bf00      	nop
 8000e4c:	bd80      	pop	{r7, pc}
 8000e4e:	bf00      	nop
 8000e50:	20000410 	.word	0x20000410

08000e54 <PID_Timer_Restart>:
void PID_Timer_Restart(){
 8000e54:	b580      	push	{r7, lr}
 8000e56:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Stop_IT(&htim3);
 8000e58:	4805      	ldr	r0, [pc, #20]	; (8000e70 <PID_Timer_Restart+0x1c>)
 8000e5a:	f005 fbff 	bl	800665c <HAL_TIM_Base_Stop_IT>
	__HAL_TIM_SET_COUNTER(&htim3, 0);
 8000e5e:	4b04      	ldr	r3, [pc, #16]	; (8000e70 <PID_Timer_Restart+0x1c>)
 8000e60:	681b      	ldr	r3, [r3, #0]
 8000e62:	2200      	movs	r2, #0
 8000e64:	625a      	str	r2, [r3, #36]	; 0x24
	HAL_TIM_Base_Start_IT(&htim3);
 8000e66:	4802      	ldr	r0, [pc, #8]	; (8000e70 <PID_Timer_Restart+0x1c>)
 8000e68:	f005 fba6 	bl	80065b8 <HAL_TIM_Base_Start_IT>
}
 8000e6c:	bf00      	nop
 8000e6e:	bd80      	pop	{r7, pc}
 8000e70:	20000410 	.word	0x20000410

08000e74 <PID_Timer_Interrupt>:
void PID_Timer_Interrupt(){
 8000e74:	b580      	push	{r7, lr}
 8000e76:	af00      	add	r7, sp, #0
	PID_Compute();
 8000e78:	f000 f838 	bl	8000eec <PID_Compute>
	PID_Ready(pid_output);
 8000e7c:	4b04      	ldr	r3, [pc, #16]	; (8000e90 <PID_Timer_Interrupt+0x1c>)
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	4618      	mov	r0, r3
 8000e82:	f7ff fca9 	bl	80007d8 <PID_Ready>
	PID_Timer_Restart();
 8000e86:	f7ff ffe5 	bl	8000e54 <PID_Timer_Restart>
}
 8000e8a:	bf00      	nop
 8000e8c:	bd80      	pop	{r7, pc}
 8000e8e:	bf00      	nop
 8000e90:	200001e0 	.word	0x200001e0

08000e94 <PID_Get_Sampling_Time>:

uint16_t PID_Get_Sampling_Time(){
 8000e94:	b480      	push	{r7}
 8000e96:	af00      	add	r7, sp, #0
	return (__HAL_TIM_GET_AUTORELOAD(&htim3) / 100);
 8000e98:	4b05      	ldr	r3, [pc, #20]	; (8000eb0 <PID_Get_Sampling_Time+0x1c>)
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e9e:	4a05      	ldr	r2, [pc, #20]	; (8000eb4 <PID_Get_Sampling_Time+0x20>)
 8000ea0:	fba2 2303 	umull	r2, r3, r2, r3
 8000ea4:	095b      	lsrs	r3, r3, #5
 8000ea6:	b29b      	uxth	r3, r3
}
 8000ea8:	4618      	mov	r0, r3
 8000eaa:	46bd      	mov	sp, r7
 8000eac:	bc80      	pop	{r7}
 8000eae:	4770      	bx	lr
 8000eb0:	20000410 	.word	0x20000410
 8000eb4:	51eb851f 	.word	0x51eb851f

08000eb8 <PID_Set_Sampling_Time>:
void PID_Set_Sampling_Time(uint16_t ms){
 8000eb8:	b480      	push	{r7}
 8000eba:	b083      	sub	sp, #12
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	4603      	mov	r3, r0
 8000ec0:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_AUTORELOAD(&htim3, ms * 100);
 8000ec2:	88fb      	ldrh	r3, [r7, #6]
 8000ec4:	2264      	movs	r2, #100	; 0x64
 8000ec6:	fb03 f202 	mul.w	r2, r3, r2
 8000eca:	4b07      	ldr	r3, [pc, #28]	; (8000ee8 <PID_Set_Sampling_Time+0x30>)
 8000ecc:	681b      	ldr	r3, [r3, #0]
 8000ece:	62da      	str	r2, [r3, #44]	; 0x2c
 8000ed0:	88fb      	ldrh	r3, [r7, #6]
 8000ed2:	2264      	movs	r2, #100	; 0x64
 8000ed4:	fb02 f303 	mul.w	r3, r2, r3
 8000ed8:	461a      	mov	r2, r3
 8000eda:	4b03      	ldr	r3, [pc, #12]	; (8000ee8 <PID_Set_Sampling_Time+0x30>)
 8000edc:	60da      	str	r2, [r3, #12]
}
 8000ede:	bf00      	nop
 8000ee0:	370c      	adds	r7, #12
 8000ee2:	46bd      	mov	sp, r7
 8000ee4:	bc80      	pop	{r7}
 8000ee6:	4770      	bx	lr
 8000ee8:	20000410 	.word	0x20000410

08000eec <PID_Compute>:
void PID_Compute(){
 8000eec:	b590      	push	{r4, r7, lr}
 8000eee:	b085      	sub	sp, #20
 8000ef0:	af00      	add	r7, sp, #0
	float input = pid_input;
 8000ef2:	4b94      	ldr	r3, [pc, #592]	; (8001144 <PID_Compute+0x258>)
 8000ef4:	681b      	ldr	r3, [r3, #0]
 8000ef6:	60bb      	str	r3, [r7, #8]
	float error = pid_setpoint - input;
 8000ef8:	4b93      	ldr	r3, [pc, #588]	; (8001148 <PID_Compute+0x25c>)
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	68b9      	ldr	r1, [r7, #8]
 8000efe:	4618      	mov	r0, r3
 8000f00:	f7ff f928 	bl	8000154 <__aeabi_fsub>
 8000f04:	4603      	mov	r3, r0
 8000f06:	607b      	str	r3, [r7, #4]
	float input_d = (input - pid_last_input);
 8000f08:	4b90      	ldr	r3, [pc, #576]	; (800114c <PID_Compute+0x260>)
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	4619      	mov	r1, r3
 8000f0e:	68b8      	ldr	r0, [r7, #8]
 8000f10:	f7ff f920 	bl	8000154 <__aeabi_fsub>
 8000f14:	4603      	mov	r3, r0
 8000f16:	603b      	str	r3, [r7, #0]
	float output = 0;
 8000f18:	f04f 0300 	mov.w	r3, #0
 8000f1c:	60fb      	str	r3, [r7, #12]

	if(error >= pid_split_1){
 8000f1e:	4b8c      	ldr	r3, [pc, #560]	; (8001150 <PID_Compute+0x264>)
 8000f20:	881b      	ldrh	r3, [r3, #0]
 8000f22:	4618      	mov	r0, r3
 8000f24:	f7ff f9cc 	bl	80002c0 <__aeabi_i2f>
 8000f28:	4603      	mov	r3, r0
 8000f2a:	4619      	mov	r1, r3
 8000f2c:	6878      	ldr	r0, [r7, #4]
 8000f2e:	f7ff fbcd 	bl	80006cc <__aeabi_fcmpge>
 8000f32:	4603      	mov	r3, r0
 8000f34:	2b00      	cmp	r3, #0
 8000f36:	d074      	beq.n	8001022 <PID_Compute+0x136>
		pid_output_sum += pid_ki_1 * error;
 8000f38:	4b86      	ldr	r3, [pc, #536]	; (8001154 <PID_Compute+0x268>)
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	6879      	ldr	r1, [r7, #4]
 8000f3e:	4618      	mov	r0, r3
 8000f40:	f7ff fa12 	bl	8000368 <__aeabi_fmul>
 8000f44:	4603      	mov	r3, r0
 8000f46:	461a      	mov	r2, r3
 8000f48:	4b83      	ldr	r3, [pc, #524]	; (8001158 <PID_Compute+0x26c>)
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	4619      	mov	r1, r3
 8000f4e:	4610      	mov	r0, r2
 8000f50:	f7ff f902 	bl	8000158 <__addsf3>
 8000f54:	4603      	mov	r3, r0
 8000f56:	461a      	mov	r2, r3
 8000f58:	4b7f      	ldr	r3, [pc, #508]	; (8001158 <PID_Compute+0x26c>)
 8000f5a:	601a      	str	r2, [r3, #0]
		if(pid_on == PID_ON_M){
 8000f5c:	4b7f      	ldr	r3, [pc, #508]	; (800115c <PID_Compute+0x270>)
 8000f5e:	781b      	ldrb	r3, [r3, #0]
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	d110      	bne.n	8000f86 <PID_Compute+0x9a>
			pid_output_sum -= pid_kp_1 * input_d;
 8000f64:	4b7c      	ldr	r3, [pc, #496]	; (8001158 <PID_Compute+0x26c>)
 8000f66:	681c      	ldr	r4, [r3, #0]
 8000f68:	4b7d      	ldr	r3, [pc, #500]	; (8001160 <PID_Compute+0x274>)
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	6839      	ldr	r1, [r7, #0]
 8000f6e:	4618      	mov	r0, r3
 8000f70:	f7ff f9fa 	bl	8000368 <__aeabi_fmul>
 8000f74:	4603      	mov	r3, r0
 8000f76:	4619      	mov	r1, r3
 8000f78:	4620      	mov	r0, r4
 8000f7a:	f7ff f8eb 	bl	8000154 <__aeabi_fsub>
 8000f7e:	4603      	mov	r3, r0
 8000f80:	461a      	mov	r2, r3
 8000f82:	4b75      	ldr	r3, [pc, #468]	; (8001158 <PID_Compute+0x26c>)
 8000f84:	601a      	str	r2, [r3, #0]
		}

		if(pid_output_sum > 1000.0f){
 8000f86:	4b74      	ldr	r3, [pc, #464]	; (8001158 <PID_Compute+0x26c>)
 8000f88:	681b      	ldr	r3, [r3, #0]
 8000f8a:	4976      	ldr	r1, [pc, #472]	; (8001164 <PID_Compute+0x278>)
 8000f8c:	4618      	mov	r0, r3
 8000f8e:	f7ff fba7 	bl	80006e0 <__aeabi_fcmpgt>
 8000f92:	4603      	mov	r3, r0
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	d003      	beq.n	8000fa0 <PID_Compute+0xb4>
			pid_output_sum = 1000.0f;
 8000f98:	4b6f      	ldr	r3, [pc, #444]	; (8001158 <PID_Compute+0x26c>)
 8000f9a:	4a72      	ldr	r2, [pc, #456]	; (8001164 <PID_Compute+0x278>)
 8000f9c:	601a      	str	r2, [r3, #0]
 8000f9e:	e00b      	b.n	8000fb8 <PID_Compute+0xcc>
		}else if(pid_output_sum < -1000.0f){
 8000fa0:	4b6d      	ldr	r3, [pc, #436]	; (8001158 <PID_Compute+0x26c>)
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	4970      	ldr	r1, [pc, #448]	; (8001168 <PID_Compute+0x27c>)
 8000fa6:	4618      	mov	r0, r3
 8000fa8:	f7ff fb7c 	bl	80006a4 <__aeabi_fcmplt>
 8000fac:	4603      	mov	r3, r0
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d002      	beq.n	8000fb8 <PID_Compute+0xcc>
			pid_output_sum = -1000.0f;
 8000fb2:	4b69      	ldr	r3, [pc, #420]	; (8001158 <PID_Compute+0x26c>)
 8000fb4:	4a6c      	ldr	r2, [pc, #432]	; (8001168 <PID_Compute+0x27c>)
 8000fb6:	601a      	str	r2, [r3, #0]
		}

		if(pid_on == PID_ON_E){
 8000fb8:	4b68      	ldr	r3, [pc, #416]	; (800115c <PID_Compute+0x270>)
 8000fba:	781b      	ldrb	r3, [r3, #0]
 8000fbc:	2b01      	cmp	r3, #1
 8000fbe:	d107      	bne.n	8000fd0 <PID_Compute+0xe4>
			output = pid_kp_1 * error;
 8000fc0:	4b67      	ldr	r3, [pc, #412]	; (8001160 <PID_Compute+0x274>)
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	4619      	mov	r1, r3
 8000fc6:	6878      	ldr	r0, [r7, #4]
 8000fc8:	f7ff f9ce 	bl	8000368 <__aeabi_fmul>
 8000fcc:	4603      	mov	r3, r0
 8000fce:	60fb      	str	r3, [r7, #12]
		}

		output += pid_output_sum - pid_kd_1 * input_d;
 8000fd0:	4b61      	ldr	r3, [pc, #388]	; (8001158 <PID_Compute+0x26c>)
 8000fd2:	681c      	ldr	r4, [r3, #0]
 8000fd4:	4b65      	ldr	r3, [pc, #404]	; (800116c <PID_Compute+0x280>)
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	6839      	ldr	r1, [r7, #0]
 8000fda:	4618      	mov	r0, r3
 8000fdc:	f7ff f9c4 	bl	8000368 <__aeabi_fmul>
 8000fe0:	4603      	mov	r3, r0
 8000fe2:	4619      	mov	r1, r3
 8000fe4:	4620      	mov	r0, r4
 8000fe6:	f7ff f8b5 	bl	8000154 <__aeabi_fsub>
 8000fea:	4603      	mov	r3, r0
 8000fec:	4619      	mov	r1, r3
 8000fee:	68f8      	ldr	r0, [r7, #12]
 8000ff0:	f7ff f8b2 	bl	8000158 <__addsf3>
 8000ff4:	4603      	mov	r3, r0
 8000ff6:	60fb      	str	r3, [r7, #12]
		if(output > 1000.0f){
 8000ff8:	495a      	ldr	r1, [pc, #360]	; (8001164 <PID_Compute+0x278>)
 8000ffa:	68f8      	ldr	r0, [r7, #12]
 8000ffc:	f7ff fb70 	bl	80006e0 <__aeabi_fcmpgt>
 8001000:	4603      	mov	r3, r0
 8001002:	2b00      	cmp	r3, #0
 8001004:	d002      	beq.n	800100c <PID_Compute+0x120>
			output = 1000.0f;
 8001006:	4b57      	ldr	r3, [pc, #348]	; (8001164 <PID_Compute+0x278>)
 8001008:	60fb      	str	r3, [r7, #12]
 800100a:	e12c      	b.n	8001266 <PID_Compute+0x37a>
		}
		else if(output < -1000.0f){
 800100c:	4956      	ldr	r1, [pc, #344]	; (8001168 <PID_Compute+0x27c>)
 800100e:	68f8      	ldr	r0, [r7, #12]
 8001010:	f7ff fb48 	bl	80006a4 <__aeabi_fcmplt>
 8001014:	4603      	mov	r3, r0
 8001016:	2b00      	cmp	r3, #0
 8001018:	f000 8125 	beq.w	8001266 <PID_Compute+0x37a>
			output = -1000.0f;
 800101c:	4b52      	ldr	r3, [pc, #328]	; (8001168 <PID_Compute+0x27c>)
 800101e:	60fb      	str	r3, [r7, #12]
 8001020:	e121      	b.n	8001266 <PID_Compute+0x37a>
		}
	}else if((error < pid_split_1) && (error >= pid_split_2)){
 8001022:	4b4b      	ldr	r3, [pc, #300]	; (8001150 <PID_Compute+0x264>)
 8001024:	881b      	ldrh	r3, [r3, #0]
 8001026:	4618      	mov	r0, r3
 8001028:	f7ff f94a 	bl	80002c0 <__aeabi_i2f>
 800102c:	4603      	mov	r3, r0
 800102e:	4619      	mov	r1, r3
 8001030:	6878      	ldr	r0, [r7, #4]
 8001032:	f7ff fb37 	bl	80006a4 <__aeabi_fcmplt>
 8001036:	4603      	mov	r3, r0
 8001038:	2b00      	cmp	r3, #0
 800103a:	f000 80a1 	beq.w	8001180 <PID_Compute+0x294>
 800103e:	4b4c      	ldr	r3, [pc, #304]	; (8001170 <PID_Compute+0x284>)
 8001040:	881b      	ldrh	r3, [r3, #0]
 8001042:	4618      	mov	r0, r3
 8001044:	f7ff f93c 	bl	80002c0 <__aeabi_i2f>
 8001048:	4603      	mov	r3, r0
 800104a:	4619      	mov	r1, r3
 800104c:	6878      	ldr	r0, [r7, #4]
 800104e:	f7ff fb3d 	bl	80006cc <__aeabi_fcmpge>
 8001052:	4603      	mov	r3, r0
 8001054:	2b00      	cmp	r3, #0
 8001056:	f000 8093 	beq.w	8001180 <PID_Compute+0x294>
		pid_output_sum += pid_ki_2 * error;
 800105a:	4b46      	ldr	r3, [pc, #280]	; (8001174 <PID_Compute+0x288>)
 800105c:	681b      	ldr	r3, [r3, #0]
 800105e:	6879      	ldr	r1, [r7, #4]
 8001060:	4618      	mov	r0, r3
 8001062:	f7ff f981 	bl	8000368 <__aeabi_fmul>
 8001066:	4603      	mov	r3, r0
 8001068:	461a      	mov	r2, r3
 800106a:	4b3b      	ldr	r3, [pc, #236]	; (8001158 <PID_Compute+0x26c>)
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	4619      	mov	r1, r3
 8001070:	4610      	mov	r0, r2
 8001072:	f7ff f871 	bl	8000158 <__addsf3>
 8001076:	4603      	mov	r3, r0
 8001078:	461a      	mov	r2, r3
 800107a:	4b37      	ldr	r3, [pc, #220]	; (8001158 <PID_Compute+0x26c>)
 800107c:	601a      	str	r2, [r3, #0]
		if(pid_on == PID_ON_M){
 800107e:	4b37      	ldr	r3, [pc, #220]	; (800115c <PID_Compute+0x270>)
 8001080:	781b      	ldrb	r3, [r3, #0]
 8001082:	2b00      	cmp	r3, #0
 8001084:	d110      	bne.n	80010a8 <PID_Compute+0x1bc>
			pid_output_sum -= pid_kp_2 * input_d;
 8001086:	4b34      	ldr	r3, [pc, #208]	; (8001158 <PID_Compute+0x26c>)
 8001088:	681c      	ldr	r4, [r3, #0]
 800108a:	4b3b      	ldr	r3, [pc, #236]	; (8001178 <PID_Compute+0x28c>)
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	6839      	ldr	r1, [r7, #0]
 8001090:	4618      	mov	r0, r3
 8001092:	f7ff f969 	bl	8000368 <__aeabi_fmul>
 8001096:	4603      	mov	r3, r0
 8001098:	4619      	mov	r1, r3
 800109a:	4620      	mov	r0, r4
 800109c:	f7ff f85a 	bl	8000154 <__aeabi_fsub>
 80010a0:	4603      	mov	r3, r0
 80010a2:	461a      	mov	r2, r3
 80010a4:	4b2c      	ldr	r3, [pc, #176]	; (8001158 <PID_Compute+0x26c>)
 80010a6:	601a      	str	r2, [r3, #0]
		}

		if(pid_output_sum > 1000.0f){
 80010a8:	4b2b      	ldr	r3, [pc, #172]	; (8001158 <PID_Compute+0x26c>)
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	492d      	ldr	r1, [pc, #180]	; (8001164 <PID_Compute+0x278>)
 80010ae:	4618      	mov	r0, r3
 80010b0:	f7ff fb16 	bl	80006e0 <__aeabi_fcmpgt>
 80010b4:	4603      	mov	r3, r0
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d003      	beq.n	80010c2 <PID_Compute+0x1d6>
			pid_output_sum = 1000.0f;
 80010ba:	4b27      	ldr	r3, [pc, #156]	; (8001158 <PID_Compute+0x26c>)
 80010bc:	4a29      	ldr	r2, [pc, #164]	; (8001164 <PID_Compute+0x278>)
 80010be:	601a      	str	r2, [r3, #0]
 80010c0:	e00b      	b.n	80010da <PID_Compute+0x1ee>
		}else if(pid_output_sum < -1000.0f){
 80010c2:	4b25      	ldr	r3, [pc, #148]	; (8001158 <PID_Compute+0x26c>)
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	4928      	ldr	r1, [pc, #160]	; (8001168 <PID_Compute+0x27c>)
 80010c8:	4618      	mov	r0, r3
 80010ca:	f7ff faeb 	bl	80006a4 <__aeabi_fcmplt>
 80010ce:	4603      	mov	r3, r0
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d002      	beq.n	80010da <PID_Compute+0x1ee>
			pid_output_sum = -1000.0f;
 80010d4:	4b20      	ldr	r3, [pc, #128]	; (8001158 <PID_Compute+0x26c>)
 80010d6:	4a24      	ldr	r2, [pc, #144]	; (8001168 <PID_Compute+0x27c>)
 80010d8:	601a      	str	r2, [r3, #0]
		}

		if(pid_on == PID_ON_E){
 80010da:	4b20      	ldr	r3, [pc, #128]	; (800115c <PID_Compute+0x270>)
 80010dc:	781b      	ldrb	r3, [r3, #0]
 80010de:	2b01      	cmp	r3, #1
 80010e0:	d107      	bne.n	80010f2 <PID_Compute+0x206>
			output = pid_kp_2 * error;
 80010e2:	4b25      	ldr	r3, [pc, #148]	; (8001178 <PID_Compute+0x28c>)
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	4619      	mov	r1, r3
 80010e8:	6878      	ldr	r0, [r7, #4]
 80010ea:	f7ff f93d 	bl	8000368 <__aeabi_fmul>
 80010ee:	4603      	mov	r3, r0
 80010f0:	60fb      	str	r3, [r7, #12]
		}

		output += pid_output_sum - pid_kd_2 * input_d;
 80010f2:	4b19      	ldr	r3, [pc, #100]	; (8001158 <PID_Compute+0x26c>)
 80010f4:	681c      	ldr	r4, [r3, #0]
 80010f6:	4b21      	ldr	r3, [pc, #132]	; (800117c <PID_Compute+0x290>)
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	6839      	ldr	r1, [r7, #0]
 80010fc:	4618      	mov	r0, r3
 80010fe:	f7ff f933 	bl	8000368 <__aeabi_fmul>
 8001102:	4603      	mov	r3, r0
 8001104:	4619      	mov	r1, r3
 8001106:	4620      	mov	r0, r4
 8001108:	f7ff f824 	bl	8000154 <__aeabi_fsub>
 800110c:	4603      	mov	r3, r0
 800110e:	4619      	mov	r1, r3
 8001110:	68f8      	ldr	r0, [r7, #12]
 8001112:	f7ff f821 	bl	8000158 <__addsf3>
 8001116:	4603      	mov	r3, r0
 8001118:	60fb      	str	r3, [r7, #12]
		if(output > 1000.0f){
 800111a:	4912      	ldr	r1, [pc, #72]	; (8001164 <PID_Compute+0x278>)
 800111c:	68f8      	ldr	r0, [r7, #12]
 800111e:	f7ff fadf 	bl	80006e0 <__aeabi_fcmpgt>
 8001122:	4603      	mov	r3, r0
 8001124:	2b00      	cmp	r3, #0
 8001126:	d002      	beq.n	800112e <PID_Compute+0x242>
			output = 1000.0f;
 8001128:	4b0e      	ldr	r3, [pc, #56]	; (8001164 <PID_Compute+0x278>)
 800112a:	60fb      	str	r3, [r7, #12]
		if(output > 1000.0f){
 800112c:	e09b      	b.n	8001266 <PID_Compute+0x37a>
		}
		else if(output < -1000.0f){
 800112e:	490e      	ldr	r1, [pc, #56]	; (8001168 <PID_Compute+0x27c>)
 8001130:	68f8      	ldr	r0, [r7, #12]
 8001132:	f7ff fab7 	bl	80006a4 <__aeabi_fcmplt>
 8001136:	4603      	mov	r3, r0
 8001138:	2b00      	cmp	r3, #0
 800113a:	d100      	bne.n	800113e <PID_Compute+0x252>
		if(output > 1000.0f){
 800113c:	e093      	b.n	8001266 <PID_Compute+0x37a>
			output = -1000.0f;
 800113e:	4b0a      	ldr	r3, [pc, #40]	; (8001168 <PID_Compute+0x27c>)
 8001140:	60fb      	str	r3, [r7, #12]
		if(output > 1000.0f){
 8001142:	e090      	b.n	8001266 <PID_Compute+0x37a>
 8001144:	200001dc 	.word	0x200001dc
 8001148:	20000024 	.word	0x20000024
 800114c:	200001e4 	.word	0x200001e4
 8001150:	2000001c 	.word	0x2000001c
 8001154:	200001cc 	.word	0x200001cc
 8001158:	200001e8 	.word	0x200001e8
 800115c:	20000020 	.word	0x20000020
 8001160:	20000004 	.word	0x20000004
 8001164:	447a0000 	.word	0x447a0000
 8001168:	c47a0000 	.word	0xc47a0000
 800116c:	20000008 	.word	0x20000008
 8001170:	2000001e 	.word	0x2000001e
 8001174:	200001d0 	.word	0x200001d0
 8001178:	2000000c 	.word	0x2000000c
 800117c:	20000010 	.word	0x20000010
		}
	}else{
		pid_output_sum += pid_ki_3 * error;
 8001180:	4b3e      	ldr	r3, [pc, #248]	; (800127c <PID_Compute+0x390>)
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	6879      	ldr	r1, [r7, #4]
 8001186:	4618      	mov	r0, r3
 8001188:	f7ff f8ee 	bl	8000368 <__aeabi_fmul>
 800118c:	4603      	mov	r3, r0
 800118e:	461a      	mov	r2, r3
 8001190:	4b3b      	ldr	r3, [pc, #236]	; (8001280 <PID_Compute+0x394>)
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	4619      	mov	r1, r3
 8001196:	4610      	mov	r0, r2
 8001198:	f7fe ffde 	bl	8000158 <__addsf3>
 800119c:	4603      	mov	r3, r0
 800119e:	461a      	mov	r2, r3
 80011a0:	4b37      	ldr	r3, [pc, #220]	; (8001280 <PID_Compute+0x394>)
 80011a2:	601a      	str	r2, [r3, #0]
		if(pid_on == PID_ON_M){
 80011a4:	4b37      	ldr	r3, [pc, #220]	; (8001284 <PID_Compute+0x398>)
 80011a6:	781b      	ldrb	r3, [r3, #0]
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d110      	bne.n	80011ce <PID_Compute+0x2e2>
			pid_output_sum -= pid_kp_3 * input_d;
 80011ac:	4b34      	ldr	r3, [pc, #208]	; (8001280 <PID_Compute+0x394>)
 80011ae:	681c      	ldr	r4, [r3, #0]
 80011b0:	4b35      	ldr	r3, [pc, #212]	; (8001288 <PID_Compute+0x39c>)
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	6839      	ldr	r1, [r7, #0]
 80011b6:	4618      	mov	r0, r3
 80011b8:	f7ff f8d6 	bl	8000368 <__aeabi_fmul>
 80011bc:	4603      	mov	r3, r0
 80011be:	4619      	mov	r1, r3
 80011c0:	4620      	mov	r0, r4
 80011c2:	f7fe ffc7 	bl	8000154 <__aeabi_fsub>
 80011c6:	4603      	mov	r3, r0
 80011c8:	461a      	mov	r2, r3
 80011ca:	4b2d      	ldr	r3, [pc, #180]	; (8001280 <PID_Compute+0x394>)
 80011cc:	601a      	str	r2, [r3, #0]
		}

		if(pid_output_sum > 1000.0f){
 80011ce:	4b2c      	ldr	r3, [pc, #176]	; (8001280 <PID_Compute+0x394>)
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	492e      	ldr	r1, [pc, #184]	; (800128c <PID_Compute+0x3a0>)
 80011d4:	4618      	mov	r0, r3
 80011d6:	f7ff fa83 	bl	80006e0 <__aeabi_fcmpgt>
 80011da:	4603      	mov	r3, r0
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d003      	beq.n	80011e8 <PID_Compute+0x2fc>
			pid_output_sum = 1000.0f;
 80011e0:	4b27      	ldr	r3, [pc, #156]	; (8001280 <PID_Compute+0x394>)
 80011e2:	4a2a      	ldr	r2, [pc, #168]	; (800128c <PID_Compute+0x3a0>)
 80011e4:	601a      	str	r2, [r3, #0]
 80011e6:	e00b      	b.n	8001200 <PID_Compute+0x314>
		}else if(pid_output_sum < -1000.0f){
 80011e8:	4b25      	ldr	r3, [pc, #148]	; (8001280 <PID_Compute+0x394>)
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	4928      	ldr	r1, [pc, #160]	; (8001290 <PID_Compute+0x3a4>)
 80011ee:	4618      	mov	r0, r3
 80011f0:	f7ff fa58 	bl	80006a4 <__aeabi_fcmplt>
 80011f4:	4603      	mov	r3, r0
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d002      	beq.n	8001200 <PID_Compute+0x314>
			pid_output_sum = -1000.0f;
 80011fa:	4b21      	ldr	r3, [pc, #132]	; (8001280 <PID_Compute+0x394>)
 80011fc:	4a24      	ldr	r2, [pc, #144]	; (8001290 <PID_Compute+0x3a4>)
 80011fe:	601a      	str	r2, [r3, #0]
		}

		if(pid_on == PID_ON_E){
 8001200:	4b20      	ldr	r3, [pc, #128]	; (8001284 <PID_Compute+0x398>)
 8001202:	781b      	ldrb	r3, [r3, #0]
 8001204:	2b01      	cmp	r3, #1
 8001206:	d107      	bne.n	8001218 <PID_Compute+0x32c>
			output = pid_kp_3 * error;
 8001208:	4b1f      	ldr	r3, [pc, #124]	; (8001288 <PID_Compute+0x39c>)
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	4619      	mov	r1, r3
 800120e:	6878      	ldr	r0, [r7, #4]
 8001210:	f7ff f8aa 	bl	8000368 <__aeabi_fmul>
 8001214:	4603      	mov	r3, r0
 8001216:	60fb      	str	r3, [r7, #12]
		}

		output += pid_output_sum - pid_kd_3 * input_d;
 8001218:	4b19      	ldr	r3, [pc, #100]	; (8001280 <PID_Compute+0x394>)
 800121a:	681c      	ldr	r4, [r3, #0]
 800121c:	4b1d      	ldr	r3, [pc, #116]	; (8001294 <PID_Compute+0x3a8>)
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	6839      	ldr	r1, [r7, #0]
 8001222:	4618      	mov	r0, r3
 8001224:	f7ff f8a0 	bl	8000368 <__aeabi_fmul>
 8001228:	4603      	mov	r3, r0
 800122a:	4619      	mov	r1, r3
 800122c:	4620      	mov	r0, r4
 800122e:	f7fe ff91 	bl	8000154 <__aeabi_fsub>
 8001232:	4603      	mov	r3, r0
 8001234:	4619      	mov	r1, r3
 8001236:	68f8      	ldr	r0, [r7, #12]
 8001238:	f7fe ff8e 	bl	8000158 <__addsf3>
 800123c:	4603      	mov	r3, r0
 800123e:	60fb      	str	r3, [r7, #12]
		if(output > 1000.0f){
 8001240:	4912      	ldr	r1, [pc, #72]	; (800128c <PID_Compute+0x3a0>)
 8001242:	68f8      	ldr	r0, [r7, #12]
 8001244:	f7ff fa4c 	bl	80006e0 <__aeabi_fcmpgt>
 8001248:	4603      	mov	r3, r0
 800124a:	2b00      	cmp	r3, #0
 800124c:	d002      	beq.n	8001254 <PID_Compute+0x368>
			output = 1000.0f;
 800124e:	4b0f      	ldr	r3, [pc, #60]	; (800128c <PID_Compute+0x3a0>)
 8001250:	60fb      	str	r3, [r7, #12]
 8001252:	e008      	b.n	8001266 <PID_Compute+0x37a>
		}
		else if(output < -1000.0f){
 8001254:	490e      	ldr	r1, [pc, #56]	; (8001290 <PID_Compute+0x3a4>)
 8001256:	68f8      	ldr	r0, [r7, #12]
 8001258:	f7ff fa24 	bl	80006a4 <__aeabi_fcmplt>
 800125c:	4603      	mov	r3, r0
 800125e:	2b00      	cmp	r3, #0
 8001260:	d001      	beq.n	8001266 <PID_Compute+0x37a>
			output = -1000.0f;
 8001262:	4b0b      	ldr	r3, [pc, #44]	; (8001290 <PID_Compute+0x3a4>)
 8001264:	60fb      	str	r3, [r7, #12]
		}
	}

	pid_output = output;
 8001266:	4a0c      	ldr	r2, [pc, #48]	; (8001298 <PID_Compute+0x3ac>)
 8001268:	68fb      	ldr	r3, [r7, #12]
 800126a:	6013      	str	r3, [r2, #0]
	pid_last_input = input;
 800126c:	4a0b      	ldr	r2, [pc, #44]	; (800129c <PID_Compute+0x3b0>)
 800126e:	68bb      	ldr	r3, [r7, #8]
 8001270:	6013      	str	r3, [r2, #0]
}
 8001272:	bf00      	nop
 8001274:	3714      	adds	r7, #20
 8001276:	46bd      	mov	sp, r7
 8001278:	bd90      	pop	{r4, r7, pc}
 800127a:	bf00      	nop
 800127c:	200001d4 	.word	0x200001d4
 8001280:	200001e8 	.word	0x200001e8
 8001284:	20000020 	.word	0x20000020
 8001288:	20000014 	.word	0x20000014
 800128c:	447a0000 	.word	0x447a0000
 8001290:	c47a0000 	.word	0xc47a0000
 8001294:	20000018 	.word	0x20000018
 8001298:	200001e0 	.word	0x200001e0
 800129c:	200001e4 	.word	0x200001e4

080012a0 <PID_Start>:
void PID_Start(){
 80012a0:	b580      	push	{r7, lr}
 80012a2:	af00      	add	r7, sp, #0
	pid_last_input = pid_input;
 80012a4:	4b0a      	ldr	r3, [pc, #40]	; (80012d0 <PID_Start+0x30>)
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	4a0a      	ldr	r2, [pc, #40]	; (80012d4 <PID_Start+0x34>)
 80012aa:	6013      	str	r3, [r2, #0]
	pid_output_sum = 0;
 80012ac:	4b0a      	ldr	r3, [pc, #40]	; (80012d8 <PID_Start+0x38>)
 80012ae:	f04f 0200 	mov.w	r2, #0
 80012b2:	601a      	str	r2, [r3, #0]
    PID_Set_Sampling_Time(pid_sampling_time);
 80012b4:	4b09      	ldr	r3, [pc, #36]	; (80012dc <PID_Start+0x3c>)
 80012b6:	781b      	ldrb	r3, [r3, #0]
 80012b8:	b29b      	uxth	r3, r3
 80012ba:	4618      	mov	r0, r3
 80012bc:	f7ff fdfc 	bl	8000eb8 <PID_Set_Sampling_Time>
	PID_Timer_Restart();
 80012c0:	f7ff fdc8 	bl	8000e54 <PID_Timer_Restart>
	pid_running = 1;
 80012c4:	4b06      	ldr	r3, [pc, #24]	; (80012e0 <PID_Start+0x40>)
 80012c6:	2201      	movs	r2, #1
 80012c8:	701a      	strb	r2, [r3, #0]
}
 80012ca:	bf00      	nop
 80012cc:	bd80      	pop	{r7, pc}
 80012ce:	bf00      	nop
 80012d0:	200001dc 	.word	0x200001dc
 80012d4:	200001e4 	.word	0x200001e4
 80012d8:	200001e8 	.word	0x200001e8
 80012dc:	20000002 	.word	0x20000002
 80012e0:	200001d8 	.word	0x200001d8

080012e4 <PID_Stop>:
void PID_Stop(){
 80012e4:	b580      	push	{r7, lr}
 80012e6:	af00      	add	r7, sp, #0
	PID_Timer_Stop();
 80012e8:	f7ff fdaa 	bl	8000e40 <PID_Timer_Stop>
	PID_Ready(0);
 80012ec:	f04f 0000 	mov.w	r0, #0
 80012f0:	f7ff fa72 	bl	80007d8 <PID_Ready>
	pid_running = 0;
 80012f4:	4b02      	ldr	r3, [pc, #8]	; (8001300 <PID_Stop+0x1c>)
 80012f6:	2200      	movs	r2, #0
 80012f8:	701a      	strb	r2, [r3, #0]
}
 80012fa:	bf00      	nop
 80012fc:	bd80      	pop	{r7, pc}
 80012fe:	bf00      	nop
 8001300:	200001d8 	.word	0x200001d8

08001304 <Potentiometer_ADC_Interrupt>:
uint32_t potentiometer_adctmp = 0;
uint16_t potentiometer_adccnt = 0;
uint8_t potentiometer_init_cplt = 0;
float potentiometer_position = 0;

void Potentiometer_ADC_Interrupt(){
 8001304:	b580      	push	{r7, lr}
 8001306:	af00      	add	r7, sp, #0
	potentiometer_adctmp += HAL_ADC_GetValue(&hadc1);
 8001308:	4816      	ldr	r0, [pc, #88]	; (8001364 <Potentiometer_ADC_Interrupt+0x60>)
 800130a:	f001 fe31 	bl	8002f70 <HAL_ADC_GetValue>
 800130e:	4602      	mov	r2, r0
 8001310:	4b15      	ldr	r3, [pc, #84]	; (8001368 <Potentiometer_ADC_Interrupt+0x64>)
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	4413      	add	r3, r2
 8001316:	4a14      	ldr	r2, [pc, #80]	; (8001368 <Potentiometer_ADC_Interrupt+0x64>)
 8001318:	6013      	str	r3, [r2, #0]
	potentiometer_adccnt++;
 800131a:	4b14      	ldr	r3, [pc, #80]	; (800136c <Potentiometer_ADC_Interrupt+0x68>)
 800131c:	881b      	ldrh	r3, [r3, #0]
 800131e:	3301      	adds	r3, #1
 8001320:	b29a      	uxth	r2, r3
 8001322:	4b12      	ldr	r3, [pc, #72]	; (800136c <Potentiometer_ADC_Interrupt+0x68>)
 8001324:	801a      	strh	r2, [r3, #0]
	if(potentiometer_adccnt == POTENTIOMETER_SAMPLE_CNT){
 8001326:	4b11      	ldr	r3, [pc, #68]	; (800136c <Potentiometer_ADC_Interrupt+0x68>)
 8001328:	881b      	ldrh	r3, [r3, #0]
 800132a:	2b64      	cmp	r3, #100	; 0x64
 800132c:	d115      	bne.n	800135a <Potentiometer_ADC_Interrupt+0x56>
		potentiometer_position = (float)potentiometer_adctmp/POTENTIOMETER_SAMPLE_CNT;
 800132e:	4b0e      	ldr	r3, [pc, #56]	; (8001368 <Potentiometer_ADC_Interrupt+0x64>)
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	4618      	mov	r0, r3
 8001334:	f7fe ffc0 	bl	80002b8 <__aeabi_ui2f>
 8001338:	4603      	mov	r3, r0
 800133a:	490d      	ldr	r1, [pc, #52]	; (8001370 <Potentiometer_ADC_Interrupt+0x6c>)
 800133c:	4618      	mov	r0, r3
 800133e:	f7ff f8c7 	bl	80004d0 <__aeabi_fdiv>
 8001342:	4603      	mov	r3, r0
 8001344:	461a      	mov	r2, r3
 8001346:	4b0b      	ldr	r3, [pc, #44]	; (8001374 <Potentiometer_ADC_Interrupt+0x70>)
 8001348:	601a      	str	r2, [r3, #0]
		Potentiometer_Ready();
 800134a:	f7ff f9f9 	bl	8000740 <Potentiometer_Ready>
		potentiometer_adccnt = 0;
 800134e:	4b07      	ldr	r3, [pc, #28]	; (800136c <Potentiometer_ADC_Interrupt+0x68>)
 8001350:	2200      	movs	r2, #0
 8001352:	801a      	strh	r2, [r3, #0]
		potentiometer_adctmp = 0;
 8001354:	4b04      	ldr	r3, [pc, #16]	; (8001368 <Potentiometer_ADC_Interrupt+0x64>)
 8001356:	2200      	movs	r2, #0
 8001358:	601a      	str	r2, [r3, #0]
	}
	potentiometer_init_cplt = 1;
 800135a:	4b07      	ldr	r3, [pc, #28]	; (8001378 <Potentiometer_ADC_Interrupt+0x74>)
 800135c:	2201      	movs	r2, #1
 800135e:	701a      	strb	r2, [r3, #0]
}
 8001360:	bf00      	nop
 8001362:	bd80      	pop	{r7, pc}
 8001364:	20000390 	.word	0x20000390
 8001368:	200001f0 	.word	0x200001f0
 800136c:	200001f4 	.word	0x200001f4
 8001370:	42c80000 	.word	0x42c80000
 8001374:	200001f8 	.word	0x200001f8
 8001378:	200001f6 	.word	0x200001f6

0800137c <Potentiometer_Init>:

void Potentiometer_Init(){
 800137c:	b580      	push	{r7, lr}
 800137e:	af00      	add	r7, sp, #0
	while(HAL_ADCEx_Calibration_Start(&hadc1) != HAL_OK);
 8001380:	bf00      	nop
 8001382:	4808      	ldr	r0, [pc, #32]	; (80013a4 <Potentiometer_Init+0x28>)
 8001384:	f002 f860 	bl	8003448 <HAL_ADCEx_Calibration_Start>
 8001388:	4603      	mov	r3, r0
 800138a:	2b00      	cmp	r3, #0
 800138c:	d1f9      	bne.n	8001382 <Potentiometer_Init+0x6>
	HAL_ADC_Start_IT(&hadc1);
 800138e:	4805      	ldr	r0, [pc, #20]	; (80013a4 <Potentiometer_Init+0x28>)
 8001390:	f001 fd38 	bl	8002e04 <HAL_ADC_Start_IT>
	while(!potentiometer_init_cplt);
 8001394:	bf00      	nop
 8001396:	4b04      	ldr	r3, [pc, #16]	; (80013a8 <Potentiometer_Init+0x2c>)
 8001398:	781b      	ldrb	r3, [r3, #0]
 800139a:	2b00      	cmp	r3, #0
 800139c:	d0fb      	beq.n	8001396 <Potentiometer_Init+0x1a>
}
 800139e:	bf00      	nop
 80013a0:	bf00      	nop
 80013a2:	bd80      	pop	{r7, pc}
 80013a4:	20000390 	.word	0x20000390
 80013a8:	200001f6 	.word	0x200001f6

080013ac <Settings_Read>:
extern uint16_t pid_split_2;
extern uint8_t pid_sampling_time;

uint8_t settings[SETTINGS_TOTAL_LENGTH];

void Settings_Read(){
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b082      	sub	sp, #8
 80013b0:	af00      	add	r7, sp, #0
	//Read
	Flash_Read(&settings[0], SETTINGS_FLASH_ADDRESS, SETTINGS_TOTAL_LENGTH);
 80013b2:	2240      	movs	r2, #64	; 0x40
 80013b4:	49a3      	ldr	r1, [pc, #652]	; (8001644 <Settings_Read+0x298>)
 80013b6:	48a4      	ldr	r0, [pc, #656]	; (8001648 <Settings_Read+0x29c>)
 80013b8:	f7ff fabe 	bl	8000938 <Flash_Read>
	//Get CRC
	uint32_t crc = 0;
 80013bc:	2300      	movs	r3, #0
 80013be:	607b      	str	r3, [r7, #4]
	General_Copy_32_Bit((uint32_t)&crc, (uint32_t)&settings[32]);
 80013c0:	1d3b      	adds	r3, r7, #4
 80013c2:	4aa2      	ldr	r2, [pc, #648]	; (800164c <Settings_Read+0x2a0>)
 80013c4:	4611      	mov	r1, r2
 80013c6:	4618      	mov	r0, r3
 80013c8:	f7ff fb72 	bl	8000ab0 <General_Copy_32_Bit>
	//If CRC is correct
	if(HAL_CRC_Calculate(&hcrc, (uint32_t *)settings, (SETTINGS_TOTAL_LENGTH / 4) - 1) == crc){
 80013cc:	220f      	movs	r2, #15
 80013ce:	499e      	ldr	r1, [pc, #632]	; (8001648 <Settings_Read+0x29c>)
 80013d0:	489f      	ldr	r0, [pc, #636]	; (8001650 <Settings_Read+0x2a4>)
 80013d2:	f002 fa18 	bl	8003806 <HAL_CRC_Calculate>
 80013d6:	4602      	mov	r2, r0
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	429a      	cmp	r2, r3
 80013dc:	f040 8249 	bne.w	8001872 <Settings_Read+0x4c6>
		//Parse
		General_Copy_16_Bit((uint32_t)&potentiometer_min, (uint32_t)&settings[0]);
 80013e0:	4b9c      	ldr	r3, [pc, #624]	; (8001654 <Settings_Read+0x2a8>)
 80013e2:	4a99      	ldr	r2, [pc, #612]	; (8001648 <Settings_Read+0x29c>)
 80013e4:	4611      	mov	r1, r2
 80013e6:	4618      	mov	r0, r3
 80013e8:	f7ff fb7f 	bl	8000aea <General_Copy_16_Bit>
		General_Copy_16_Bit((uint32_t)&potentiometer_max, (uint32_t)&settings[2]);
 80013ec:	4b9a      	ldr	r3, [pc, #616]	; (8001658 <Settings_Read+0x2ac>)
 80013ee:	4a9b      	ldr	r2, [pc, #620]	; (800165c <Settings_Read+0x2b0>)
 80013f0:	4611      	mov	r1, r2
 80013f2:	4618      	mov	r0, r3
 80013f4:	f7ff fb79 	bl	8000aea <General_Copy_16_Bit>
		General_Copy_16_Bit((uint32_t)&motor_max_power, (uint32_t)&settings[4]);
 80013f8:	4b99      	ldr	r3, [pc, #612]	; (8001660 <Settings_Read+0x2b4>)
 80013fa:	4a9a      	ldr	r2, [pc, #616]	; (8001664 <Settings_Read+0x2b8>)
 80013fc:	4611      	mov	r1, r2
 80013fe:	4618      	mov	r0, r3
 8001400:	f7ff fb73 	bl	8000aea <General_Copy_16_Bit>
		motor_invert = settings[6];
 8001404:	4b90      	ldr	r3, [pc, #576]	; (8001648 <Settings_Read+0x29c>)
 8001406:	799a      	ldrb	r2, [r3, #6]
 8001408:	4b97      	ldr	r3, [pc, #604]	; (8001668 <Settings_Read+0x2bc>)
 800140a:	701a      	strb	r2, [r3, #0]
		signal_ignore = settings[7];
 800140c:	4b8e      	ldr	r3, [pc, #568]	; (8001648 <Settings_Read+0x29c>)
 800140e:	79da      	ldrb	r2, [r3, #7]
 8001410:	4b96      	ldr	r3, [pc, #600]	; (800166c <Settings_Read+0x2c0>)
 8001412:	701a      	strb	r2, [r3, #0]
		General_Copy_32_Bit((uint32_t)&signal_length, (uint32_t)&settings[8]);
 8001414:	4b96      	ldr	r3, [pc, #600]	; (8001670 <Settings_Read+0x2c4>)
 8001416:	4a97      	ldr	r2, [pc, #604]	; (8001674 <Settings_Read+0x2c8>)
 8001418:	4611      	mov	r1, r2
 800141a:	4618      	mov	r0, r3
 800141c:	f7ff fb48 	bl	8000ab0 <General_Copy_32_Bit>
		General_Copy_32_Bit((uint32_t)&signal_timeout, (uint32_t)&settings[12]);
 8001420:	4b95      	ldr	r3, [pc, #596]	; (8001678 <Settings_Read+0x2cc>)
 8001422:	4a96      	ldr	r2, [pc, #600]	; (800167c <Settings_Read+0x2d0>)
 8001424:	4611      	mov	r1, r2
 8001426:	4618      	mov	r0, r3
 8001428:	f7ff fb42 	bl	8000ab0 <General_Copy_32_Bit>
		led_mode = settings[16];
 800142c:	4b86      	ldr	r3, [pc, #536]	; (8001648 <Settings_Read+0x29c>)
 800142e:	7c1a      	ldrb	r2, [r3, #16]
 8001430:	4b93      	ldr	r3, [pc, #588]	; (8001680 <Settings_Read+0x2d4>)
 8001432:	701a      	strb	r2, [r3, #0]
		pid_on = settings[17];
 8001434:	4b84      	ldr	r3, [pc, #528]	; (8001648 <Settings_Read+0x29c>)
 8001436:	7c5a      	ldrb	r2, [r3, #17]
 8001438:	4b92      	ldr	r3, [pc, #584]	; (8001684 <Settings_Read+0x2d8>)
 800143a:	701a      	strb	r2, [r3, #0]
		General_Copy_32_Bit((uint32_t)&pid_kp_1, (uint32_t)&settings[18]);
 800143c:	4b92      	ldr	r3, [pc, #584]	; (8001688 <Settings_Read+0x2dc>)
 800143e:	4a93      	ldr	r2, [pc, #588]	; (800168c <Settings_Read+0x2e0>)
 8001440:	4611      	mov	r1, r2
 8001442:	4618      	mov	r0, r3
 8001444:	f7ff fb34 	bl	8000ab0 <General_Copy_32_Bit>
		General_Copy_32_Bit((uint32_t)&pid_ki_1, (uint32_t)&settings[22]);
 8001448:	4b91      	ldr	r3, [pc, #580]	; (8001690 <Settings_Read+0x2e4>)
 800144a:	4a92      	ldr	r2, [pc, #584]	; (8001694 <Settings_Read+0x2e8>)
 800144c:	4611      	mov	r1, r2
 800144e:	4618      	mov	r0, r3
 8001450:	f7ff fb2e 	bl	8000ab0 <General_Copy_32_Bit>
		General_Copy_32_Bit((uint32_t)&pid_kd_1, (uint32_t)&settings[26]);
 8001454:	4b90      	ldr	r3, [pc, #576]	; (8001698 <Settings_Read+0x2ec>)
 8001456:	4a91      	ldr	r2, [pc, #580]	; (800169c <Settings_Read+0x2f0>)
 8001458:	4611      	mov	r1, r2
 800145a:	4618      	mov	r0, r3
 800145c:	f7ff fb28 	bl	8000ab0 <General_Copy_32_Bit>
		General_Copy_32_Bit((uint32_t)&pid_kp_2, (uint32_t)&settings[30]);
 8001460:	4b8f      	ldr	r3, [pc, #572]	; (80016a0 <Settings_Read+0x2f4>)
 8001462:	4a90      	ldr	r2, [pc, #576]	; (80016a4 <Settings_Read+0x2f8>)
 8001464:	4611      	mov	r1, r2
 8001466:	4618      	mov	r0, r3
 8001468:	f7ff fb22 	bl	8000ab0 <General_Copy_32_Bit>
		General_Copy_32_Bit((uint32_t)&pid_ki_2, (uint32_t)&settings[34]);
 800146c:	4b8e      	ldr	r3, [pc, #568]	; (80016a8 <Settings_Read+0x2fc>)
 800146e:	4a8f      	ldr	r2, [pc, #572]	; (80016ac <Settings_Read+0x300>)
 8001470:	4611      	mov	r1, r2
 8001472:	4618      	mov	r0, r3
 8001474:	f7ff fb1c 	bl	8000ab0 <General_Copy_32_Bit>
		General_Copy_32_Bit((uint32_t)&pid_kd_2, (uint32_t)&settings[38]);
 8001478:	4b8d      	ldr	r3, [pc, #564]	; (80016b0 <Settings_Read+0x304>)
 800147a:	4a8e      	ldr	r2, [pc, #568]	; (80016b4 <Settings_Read+0x308>)
 800147c:	4611      	mov	r1, r2
 800147e:	4618      	mov	r0, r3
 8001480:	f7ff fb16 	bl	8000ab0 <General_Copy_32_Bit>
		General_Copy_32_Bit((uint32_t)&pid_kp_3, (uint32_t)&settings[42]);
 8001484:	4b8c      	ldr	r3, [pc, #560]	; (80016b8 <Settings_Read+0x30c>)
 8001486:	4a8d      	ldr	r2, [pc, #564]	; (80016bc <Settings_Read+0x310>)
 8001488:	4611      	mov	r1, r2
 800148a:	4618      	mov	r0, r3
 800148c:	f7ff fb10 	bl	8000ab0 <General_Copy_32_Bit>
		General_Copy_32_Bit((uint32_t)&pid_ki_3, (uint32_t)&settings[46]);
 8001490:	4b8b      	ldr	r3, [pc, #556]	; (80016c0 <Settings_Read+0x314>)
 8001492:	4a8c      	ldr	r2, [pc, #560]	; (80016c4 <Settings_Read+0x318>)
 8001494:	4611      	mov	r1, r2
 8001496:	4618      	mov	r0, r3
 8001498:	f7ff fb0a 	bl	8000ab0 <General_Copy_32_Bit>
		General_Copy_32_Bit((uint32_t)&pid_kd_3, (uint32_t)&settings[50]);
 800149c:	4b8a      	ldr	r3, [pc, #552]	; (80016c8 <Settings_Read+0x31c>)
 800149e:	4a8b      	ldr	r2, [pc, #556]	; (80016cc <Settings_Read+0x320>)
 80014a0:	4611      	mov	r1, r2
 80014a2:	4618      	mov	r0, r3
 80014a4:	f7ff fb04 	bl	8000ab0 <General_Copy_32_Bit>
		General_Copy_16_Bit((uint32_t)&pid_split_1, (uint32_t)&settings[54]);
 80014a8:	4b89      	ldr	r3, [pc, #548]	; (80016d0 <Settings_Read+0x324>)
 80014aa:	4a8a      	ldr	r2, [pc, #552]	; (80016d4 <Settings_Read+0x328>)
 80014ac:	4611      	mov	r1, r2
 80014ae:	4618      	mov	r0, r3
 80014b0:	f7ff fb1b 	bl	8000aea <General_Copy_16_Bit>
		General_Copy_16_Bit((uint32_t)&pid_split_2, (uint32_t)&settings[56]);
 80014b4:	4b88      	ldr	r3, [pc, #544]	; (80016d8 <Settings_Read+0x32c>)
 80014b6:	4a89      	ldr	r2, [pc, #548]	; (80016dc <Settings_Read+0x330>)
 80014b8:	4611      	mov	r1, r2
 80014ba:	4618      	mov	r0, r3
 80014bc:	f7ff fb15 	bl	8000aea <General_Copy_16_Bit>
		pid_sampling_time = settings[58];
 80014c0:	4b61      	ldr	r3, [pc, #388]	; (8001648 <Settings_Read+0x29c>)
 80014c2:	f893 203a 	ldrb.w	r2, [r3, #58]	; 0x3a
 80014c6:	4b86      	ldr	r3, [pc, #536]	; (80016e0 <Settings_Read+0x334>)
 80014c8:	701a      	strb	r2, [r3, #0]

		//Verify
		if((potentiometer_min < SETTINGS_DEF_POTENTIOMETER_MIN_MIN)||(potentiometer_min > SETTINGS_DEF_POTENTIOMETER_MIN_MAX)){
 80014ca:	4b62      	ldr	r3, [pc, #392]	; (8001654 <Settings_Read+0x2a8>)
 80014cc:	881b      	ldrh	r3, [r3, #0]
 80014ce:	f5b3 6f78 	cmp.w	r3, #3968	; 0xf80
 80014d2:	d302      	bcc.n	80014da <Settings_Read+0x12e>
			potentiometer_min = SETTINGS_DEF_POTENTIOMETER_MIN_DEF;
 80014d4:	4b5f      	ldr	r3, [pc, #380]	; (8001654 <Settings_Read+0x2a8>)
 80014d6:	2280      	movs	r2, #128	; 0x80
 80014d8:	801a      	strh	r2, [r3, #0]
		}
		if((potentiometer_max < SETTINGS_DEF_POTENTIOMETER_MAX_MIN)||(potentiometer_max > SETTINGS_DEF_POTENTIOMETER_MAX_MAX)){
 80014da:	4b5f      	ldr	r3, [pc, #380]	; (8001658 <Settings_Read+0x2ac>)
 80014dc:	881b      	ldrh	r3, [r3, #0]
 80014de:	2b7f      	cmp	r3, #127	; 0x7f
 80014e0:	d904      	bls.n	80014ec <Settings_Read+0x140>
 80014e2:	4b5d      	ldr	r3, [pc, #372]	; (8001658 <Settings_Read+0x2ac>)
 80014e4:	881b      	ldrh	r3, [r3, #0]
 80014e6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80014ea:	d303      	bcc.n	80014f4 <Settings_Read+0x148>
			potentiometer_max = SETTINGS_DEF_POTENTIOMETER_MAX_DEF;
 80014ec:	4b5a      	ldr	r3, [pc, #360]	; (8001658 <Settings_Read+0x2ac>)
 80014ee:	f640 727f 	movw	r2, #3967	; 0xf7f
 80014f2:	801a      	strh	r2, [r3, #0]
		}
		if((motor_max_power < SETTINGS_DEF_MOTOR_MAX_POWER_MIN)||(motor_max_power > SETTINGS_DEF_MOTOR_MAX_POWER_MAX)){
 80014f4:	4b5a      	ldr	r3, [pc, #360]	; (8001660 <Settings_Read+0x2b4>)
 80014f6:	881b      	ldrh	r3, [r3, #0]
 80014f8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80014fc:	d903      	bls.n	8001506 <Settings_Read+0x15a>
			motor_max_power = SETTINGS_DEF_MOTOR_MAX_POWER_DEF;
 80014fe:	4b58      	ldr	r3, [pc, #352]	; (8001660 <Settings_Read+0x2b4>)
 8001500:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001504:	801a      	strh	r2, [r3, #0]
		}
		if((motor_invert != MOTOR_NORMAL) && (motor_invert != MOTOR_INVERT)){
 8001506:	4b58      	ldr	r3, [pc, #352]	; (8001668 <Settings_Read+0x2bc>)
 8001508:	781b      	ldrb	r3, [r3, #0]
 800150a:	2b00      	cmp	r3, #0
 800150c:	d006      	beq.n	800151c <Settings_Read+0x170>
 800150e:	4b56      	ldr	r3, [pc, #344]	; (8001668 <Settings_Read+0x2bc>)
 8001510:	781b      	ldrb	r3, [r3, #0]
 8001512:	2b01      	cmp	r3, #1
 8001514:	d002      	beq.n	800151c <Settings_Read+0x170>
			motor_invert = SETTINGS_DEF_MOTOR_INVERT_DEF;
 8001516:	4b54      	ldr	r3, [pc, #336]	; (8001668 <Settings_Read+0x2bc>)
 8001518:	2200      	movs	r2, #0
 800151a:	701a      	strb	r2, [r3, #0]
		}
		if((signal_ignore != GENERAL_TRUE) && (signal_ignore != GENERAL_FALSE)){
 800151c:	4b53      	ldr	r3, [pc, #332]	; (800166c <Settings_Read+0x2c0>)
 800151e:	781b      	ldrb	r3, [r3, #0]
 8001520:	2b01      	cmp	r3, #1
 8001522:	d006      	beq.n	8001532 <Settings_Read+0x186>
 8001524:	4b51      	ldr	r3, [pc, #324]	; (800166c <Settings_Read+0x2c0>)
 8001526:	781b      	ldrb	r3, [r3, #0]
 8001528:	2b00      	cmp	r3, #0
 800152a:	d002      	beq.n	8001532 <Settings_Read+0x186>
			signal_ignore = SETTINGS_DEF_SIGNAL_IGNORE_DEF;
 800152c:	4b4f      	ldr	r3, [pc, #316]	; (800166c <Settings_Read+0x2c0>)
 800152e:	2201      	movs	r2, #1
 8001530:	701a      	strb	r2, [r3, #0]
		}
		if((signal_length < SETTINGS_DEF_SIGNAL_LENGTH_MIN)||(signal_length > SETTINGS_DEF_SIGNAL_LENGTH_MAX)){
 8001532:	4b4f      	ldr	r3, [pc, #316]	; (8001670 <Settings_Read+0x2c4>)
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800153a:	4618      	mov	r0, r3
 800153c:	f7ff f8b2 	bl	80006a4 <__aeabi_fcmplt>
 8001540:	4603      	mov	r3, r0
 8001542:	2b00      	cmp	r3, #0
 8001544:	d108      	bne.n	8001558 <Settings_Read+0x1ac>
 8001546:	4b4a      	ldr	r3, [pc, #296]	; (8001670 <Settings_Read+0x2c4>)
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	4966      	ldr	r1, [pc, #408]	; (80016e4 <Settings_Read+0x338>)
 800154c:	4618      	mov	r0, r3
 800154e:	f7ff f8c7 	bl	80006e0 <__aeabi_fcmpgt>
 8001552:	4603      	mov	r3, r0
 8001554:	2b00      	cmp	r3, #0
 8001556:	d003      	beq.n	8001560 <Settings_Read+0x1b4>
			signal_length = SETTINGS_DEF_SIGNAL_LENGTH_DEF;
 8001558:	4b45      	ldr	r3, [pc, #276]	; (8001670 <Settings_Read+0x2c4>)
 800155a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800155e:	601a      	str	r2, [r3, #0]
		}
		if((signal_timeout < SETTINGS_DEF_SIGNAL_TIMEOUT_MIN)||(signal_timeout > SETTINGS_DEF_SIGNAL_TIMEOUT_MAX)){
 8001560:	4b45      	ldr	r3, [pc, #276]	; (8001678 <Settings_Read+0x2cc>)
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	f04f 4182 	mov.w	r1, #1090519040	; 0x41000000
 8001568:	4618      	mov	r0, r3
 800156a:	f7ff f89b 	bl	80006a4 <__aeabi_fcmplt>
 800156e:	4603      	mov	r3, r0
 8001570:	2b00      	cmp	r3, #0
 8001572:	d108      	bne.n	8001586 <Settings_Read+0x1da>
 8001574:	4b40      	ldr	r3, [pc, #256]	; (8001678 <Settings_Read+0x2cc>)
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	495b      	ldr	r1, [pc, #364]	; (80016e8 <Settings_Read+0x33c>)
 800157a:	4618      	mov	r0, r3
 800157c:	f7ff f8b0 	bl	80006e0 <__aeabi_fcmpgt>
 8001580:	4603      	mov	r3, r0
 8001582:	2b00      	cmp	r3, #0
 8001584:	d002      	beq.n	800158c <Settings_Read+0x1e0>
			signal_timeout = SETTINGS_DEF_SIGNAL_TIMEOUT_DEF;
 8001586:	4b3c      	ldr	r3, [pc, #240]	; (8001678 <Settings_Read+0x2cc>)
 8001588:	4a58      	ldr	r2, [pc, #352]	; (80016ec <Settings_Read+0x340>)
 800158a:	601a      	str	r2, [r3, #0]
		}
		if((led_mode != LED_MODE_OFF) && (led_mode != LED_MODE_POWER) && (led_mode != LED_MODE_SIGNAL) && (led_mode != LED_MODE_POSITION_CHANGE)){
 800158c:	4b3c      	ldr	r3, [pc, #240]	; (8001680 <Settings_Read+0x2d4>)
 800158e:	781b      	ldrb	r3, [r3, #0]
 8001590:	2b00      	cmp	r3, #0
 8001592:	d00e      	beq.n	80015b2 <Settings_Read+0x206>
 8001594:	4b3a      	ldr	r3, [pc, #232]	; (8001680 <Settings_Read+0x2d4>)
 8001596:	781b      	ldrb	r3, [r3, #0]
 8001598:	2b01      	cmp	r3, #1
 800159a:	d00a      	beq.n	80015b2 <Settings_Read+0x206>
 800159c:	4b38      	ldr	r3, [pc, #224]	; (8001680 <Settings_Read+0x2d4>)
 800159e:	781b      	ldrb	r3, [r3, #0]
 80015a0:	2b02      	cmp	r3, #2
 80015a2:	d006      	beq.n	80015b2 <Settings_Read+0x206>
 80015a4:	4b36      	ldr	r3, [pc, #216]	; (8001680 <Settings_Read+0x2d4>)
 80015a6:	781b      	ldrb	r3, [r3, #0]
 80015a8:	2b03      	cmp	r3, #3
 80015aa:	d002      	beq.n	80015b2 <Settings_Read+0x206>
			led_mode = SETTINGS_DEF_LED_MODE_DEF;
 80015ac:	4b34      	ldr	r3, [pc, #208]	; (8001680 <Settings_Read+0x2d4>)
 80015ae:	2201      	movs	r2, #1
 80015b0:	701a      	strb	r2, [r3, #0]
		}
		if((pid_on != PID_ON_M) && (pid_on != PID_ON_E)){
 80015b2:	4b34      	ldr	r3, [pc, #208]	; (8001684 <Settings_Read+0x2d8>)
 80015b4:	781b      	ldrb	r3, [r3, #0]
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d006      	beq.n	80015c8 <Settings_Read+0x21c>
 80015ba:	4b32      	ldr	r3, [pc, #200]	; (8001684 <Settings_Read+0x2d8>)
 80015bc:	781b      	ldrb	r3, [r3, #0]
 80015be:	2b01      	cmp	r3, #1
 80015c0:	d002      	beq.n	80015c8 <Settings_Read+0x21c>
			pid_on = SETTINGS_DEF_PID_ON_DEF;
 80015c2:	4b30      	ldr	r3, [pc, #192]	; (8001684 <Settings_Read+0x2d8>)
 80015c4:	2201      	movs	r2, #1
 80015c6:	701a      	strb	r2, [r3, #0]
		}
		if((pid_kp_1 < SETTINGS_DEF_PID_KP_MIN)||(pid_kp_1 > SETTINGS_DEF_PID_KP_MAX)){
 80015c8:	4b2f      	ldr	r3, [pc, #188]	; (8001688 <Settings_Read+0x2dc>)
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	f04f 0100 	mov.w	r1, #0
 80015d0:	4618      	mov	r0, r3
 80015d2:	f7ff f867 	bl	80006a4 <__aeabi_fcmplt>
 80015d6:	4603      	mov	r3, r0
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d108      	bne.n	80015ee <Settings_Read+0x242>
 80015dc:	4b2a      	ldr	r3, [pc, #168]	; (8001688 <Settings_Read+0x2dc>)
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	4941      	ldr	r1, [pc, #260]	; (80016e8 <Settings_Read+0x33c>)
 80015e2:	4618      	mov	r0, r3
 80015e4:	f7ff f87c 	bl	80006e0 <__aeabi_fcmpgt>
 80015e8:	4603      	mov	r3, r0
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d003      	beq.n	80015f6 <Settings_Read+0x24a>
			pid_kp_1 = SETTINGS_DEF_PID_KP_DEF;
 80015ee:	4b26      	ldr	r3, [pc, #152]	; (8001688 <Settings_Read+0x2dc>)
 80015f0:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80015f4:	601a      	str	r2, [r3, #0]
		}
		if((pid_ki_1 < SETTINGS_DEF_PID_KI_MIN)||(pid_ki_1 > SETTINGS_DEF_PID_KI_MAX)){
 80015f6:	4b26      	ldr	r3, [pc, #152]	; (8001690 <Settings_Read+0x2e4>)
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	f04f 0100 	mov.w	r1, #0
 80015fe:	4618      	mov	r0, r3
 8001600:	f7ff f850 	bl	80006a4 <__aeabi_fcmplt>
 8001604:	4603      	mov	r3, r0
 8001606:	2b00      	cmp	r3, #0
 8001608:	d108      	bne.n	800161c <Settings_Read+0x270>
 800160a:	4b21      	ldr	r3, [pc, #132]	; (8001690 <Settings_Read+0x2e4>)
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	4936      	ldr	r1, [pc, #216]	; (80016e8 <Settings_Read+0x33c>)
 8001610:	4618      	mov	r0, r3
 8001612:	f7ff f865 	bl	80006e0 <__aeabi_fcmpgt>
 8001616:	4603      	mov	r3, r0
 8001618:	2b00      	cmp	r3, #0
 800161a:	d003      	beq.n	8001624 <Settings_Read+0x278>
			pid_ki_1 = SETTINGS_DEF_PID_KI_DEF;
 800161c:	4b1c      	ldr	r3, [pc, #112]	; (8001690 <Settings_Read+0x2e4>)
 800161e:	f04f 0200 	mov.w	r2, #0
 8001622:	601a      	str	r2, [r3, #0]
		}
		if((pid_kd_1 < SETTINGS_DEF_PID_KD_MIN)||(pid_kd_1 > SETTINGS_DEF_PID_KD_MAX)){
 8001624:	4b1c      	ldr	r3, [pc, #112]	; (8001698 <Settings_Read+0x2ec>)
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	f04f 0100 	mov.w	r1, #0
 800162c:	4618      	mov	r0, r3
 800162e:	f7ff f839 	bl	80006a4 <__aeabi_fcmplt>
 8001632:	4603      	mov	r3, r0
 8001634:	2b00      	cmp	r3, #0
 8001636:	d160      	bne.n	80016fa <Settings_Read+0x34e>
 8001638:	4b17      	ldr	r3, [pc, #92]	; (8001698 <Settings_Read+0x2ec>)
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	492a      	ldr	r1, [pc, #168]	; (80016e8 <Settings_Read+0x33c>)
 800163e:	4618      	mov	r0, r3
 8001640:	e056      	b.n	80016f0 <Settings_Read+0x344>
 8001642:	bf00      	nop
 8001644:	0800c000 	.word	0x0800c000
 8001648:	200001fc 	.word	0x200001fc
 800164c:	2000021c 	.word	0x2000021c
 8001650:	200003c0 	.word	0x200003c0
 8001654:	200001ec 	.word	0x200001ec
 8001658:	200001ee 	.word	0x200001ee
 800165c:	200001fe 	.word	0x200001fe
 8001660:	20000000 	.word	0x20000000
 8001664:	20000200 	.word	0x20000200
 8001668:	200001c7 	.word	0x200001c7
 800166c:	2000023c 	.word	0x2000023c
 8001670:	20000240 	.word	0x20000240
 8001674:	20000204 	.word	0x20000204
 8001678:	20000244 	.word	0x20000244
 800167c:	20000208 	.word	0x20000208
 8001680:	200001c4 	.word	0x200001c4
 8001684:	20000020 	.word	0x20000020
 8001688:	20000004 	.word	0x20000004
 800168c:	2000020e 	.word	0x2000020e
 8001690:	200001cc 	.word	0x200001cc
 8001694:	20000212 	.word	0x20000212
 8001698:	20000008 	.word	0x20000008
 800169c:	20000216 	.word	0x20000216
 80016a0:	2000000c 	.word	0x2000000c
 80016a4:	2000021a 	.word	0x2000021a
 80016a8:	200001d0 	.word	0x200001d0
 80016ac:	2000021e 	.word	0x2000021e
 80016b0:	20000010 	.word	0x20000010
 80016b4:	20000222 	.word	0x20000222
 80016b8:	20000014 	.word	0x20000014
 80016bc:	20000226 	.word	0x20000226
 80016c0:	200001d4 	.word	0x200001d4
 80016c4:	2000022a 	.word	0x2000022a
 80016c8:	20000018 	.word	0x20000018
 80016cc:	2000022e 	.word	0x2000022e
 80016d0:	2000001c 	.word	0x2000001c
 80016d4:	20000232 	.word	0x20000232
 80016d8:	2000001e 	.word	0x2000001e
 80016dc:	20000234 	.word	0x20000234
 80016e0:	20000002 	.word	0x20000002
 80016e4:	41200000 	.word	0x41200000
 80016e8:	42c80000 	.word	0x42c80000
 80016ec:	41a00000 	.word	0x41a00000
 80016f0:	f7fe fff6 	bl	80006e0 <__aeabi_fcmpgt>
 80016f4:	4603      	mov	r3, r0
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d002      	beq.n	8001700 <Settings_Read+0x354>
			pid_kd_1 = SETTINGS_DEF_PID_KD_DEF;
 80016fa:	4b85      	ldr	r3, [pc, #532]	; (8001910 <Settings_Read+0x564>)
 80016fc:	4a85      	ldr	r2, [pc, #532]	; (8001914 <Settings_Read+0x568>)
 80016fe:	601a      	str	r2, [r3, #0]
		}
		if((pid_kp_2 < SETTINGS_DEF_PID_KP_MIN)||(pid_kp_2 > SETTINGS_DEF_PID_KP_MAX)){
 8001700:	4b85      	ldr	r3, [pc, #532]	; (8001918 <Settings_Read+0x56c>)
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	f04f 0100 	mov.w	r1, #0
 8001708:	4618      	mov	r0, r3
 800170a:	f7fe ffcb 	bl	80006a4 <__aeabi_fcmplt>
 800170e:	4603      	mov	r3, r0
 8001710:	2b00      	cmp	r3, #0
 8001712:	d108      	bne.n	8001726 <Settings_Read+0x37a>
 8001714:	4b80      	ldr	r3, [pc, #512]	; (8001918 <Settings_Read+0x56c>)
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	4980      	ldr	r1, [pc, #512]	; (800191c <Settings_Read+0x570>)
 800171a:	4618      	mov	r0, r3
 800171c:	f7fe ffe0 	bl	80006e0 <__aeabi_fcmpgt>
 8001720:	4603      	mov	r3, r0
 8001722:	2b00      	cmp	r3, #0
 8001724:	d003      	beq.n	800172e <Settings_Read+0x382>
			pid_kp_2 = SETTINGS_DEF_PID_KP_DEF;
 8001726:	4b7c      	ldr	r3, [pc, #496]	; (8001918 <Settings_Read+0x56c>)
 8001728:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800172c:	601a      	str	r2, [r3, #0]
		}
		if((pid_ki_2 < SETTINGS_DEF_PID_KI_MIN)||(pid_ki_2 > SETTINGS_DEF_PID_KI_MAX)){
 800172e:	4b7c      	ldr	r3, [pc, #496]	; (8001920 <Settings_Read+0x574>)
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	f04f 0100 	mov.w	r1, #0
 8001736:	4618      	mov	r0, r3
 8001738:	f7fe ffb4 	bl	80006a4 <__aeabi_fcmplt>
 800173c:	4603      	mov	r3, r0
 800173e:	2b00      	cmp	r3, #0
 8001740:	d108      	bne.n	8001754 <Settings_Read+0x3a8>
 8001742:	4b77      	ldr	r3, [pc, #476]	; (8001920 <Settings_Read+0x574>)
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	4975      	ldr	r1, [pc, #468]	; (800191c <Settings_Read+0x570>)
 8001748:	4618      	mov	r0, r3
 800174a:	f7fe ffc9 	bl	80006e0 <__aeabi_fcmpgt>
 800174e:	4603      	mov	r3, r0
 8001750:	2b00      	cmp	r3, #0
 8001752:	d003      	beq.n	800175c <Settings_Read+0x3b0>
			pid_ki_2 = SETTINGS_DEF_PID_KI_DEF;
 8001754:	4b72      	ldr	r3, [pc, #456]	; (8001920 <Settings_Read+0x574>)
 8001756:	f04f 0200 	mov.w	r2, #0
 800175a:	601a      	str	r2, [r3, #0]
		}
		if((pid_kd_2 < SETTINGS_DEF_PID_KD_MIN)||(pid_kd_2 > SETTINGS_DEF_PID_KD_MAX)){
 800175c:	4b71      	ldr	r3, [pc, #452]	; (8001924 <Settings_Read+0x578>)
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	f04f 0100 	mov.w	r1, #0
 8001764:	4618      	mov	r0, r3
 8001766:	f7fe ff9d 	bl	80006a4 <__aeabi_fcmplt>
 800176a:	4603      	mov	r3, r0
 800176c:	2b00      	cmp	r3, #0
 800176e:	d108      	bne.n	8001782 <Settings_Read+0x3d6>
 8001770:	4b6c      	ldr	r3, [pc, #432]	; (8001924 <Settings_Read+0x578>)
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	4969      	ldr	r1, [pc, #420]	; (800191c <Settings_Read+0x570>)
 8001776:	4618      	mov	r0, r3
 8001778:	f7fe ffb2 	bl	80006e0 <__aeabi_fcmpgt>
 800177c:	4603      	mov	r3, r0
 800177e:	2b00      	cmp	r3, #0
 8001780:	d002      	beq.n	8001788 <Settings_Read+0x3dc>
			pid_kd_2 = SETTINGS_DEF_PID_KD_DEF;
 8001782:	4b68      	ldr	r3, [pc, #416]	; (8001924 <Settings_Read+0x578>)
 8001784:	4a63      	ldr	r2, [pc, #396]	; (8001914 <Settings_Read+0x568>)
 8001786:	601a      	str	r2, [r3, #0]
		}
		if((pid_kp_3 < SETTINGS_DEF_PID_KP_MIN)||(pid_kp_3 > SETTINGS_DEF_PID_KP_MAX)){
 8001788:	4b67      	ldr	r3, [pc, #412]	; (8001928 <Settings_Read+0x57c>)
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	f04f 0100 	mov.w	r1, #0
 8001790:	4618      	mov	r0, r3
 8001792:	f7fe ff87 	bl	80006a4 <__aeabi_fcmplt>
 8001796:	4603      	mov	r3, r0
 8001798:	2b00      	cmp	r3, #0
 800179a:	d108      	bne.n	80017ae <Settings_Read+0x402>
 800179c:	4b62      	ldr	r3, [pc, #392]	; (8001928 <Settings_Read+0x57c>)
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	495e      	ldr	r1, [pc, #376]	; (800191c <Settings_Read+0x570>)
 80017a2:	4618      	mov	r0, r3
 80017a4:	f7fe ff9c 	bl	80006e0 <__aeabi_fcmpgt>
 80017a8:	4603      	mov	r3, r0
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d003      	beq.n	80017b6 <Settings_Read+0x40a>
			pid_kp_3 = SETTINGS_DEF_PID_KP_DEF;
 80017ae:	4b5e      	ldr	r3, [pc, #376]	; (8001928 <Settings_Read+0x57c>)
 80017b0:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80017b4:	601a      	str	r2, [r3, #0]
		}
		if((pid_ki_3 < SETTINGS_DEF_PID_KI_MIN)||(pid_ki_3 > SETTINGS_DEF_PID_KI_MAX)){
 80017b6:	4b5d      	ldr	r3, [pc, #372]	; (800192c <Settings_Read+0x580>)
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	f04f 0100 	mov.w	r1, #0
 80017be:	4618      	mov	r0, r3
 80017c0:	f7fe ff70 	bl	80006a4 <__aeabi_fcmplt>
 80017c4:	4603      	mov	r3, r0
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d108      	bne.n	80017dc <Settings_Read+0x430>
 80017ca:	4b58      	ldr	r3, [pc, #352]	; (800192c <Settings_Read+0x580>)
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	4953      	ldr	r1, [pc, #332]	; (800191c <Settings_Read+0x570>)
 80017d0:	4618      	mov	r0, r3
 80017d2:	f7fe ff85 	bl	80006e0 <__aeabi_fcmpgt>
 80017d6:	4603      	mov	r3, r0
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d003      	beq.n	80017e4 <Settings_Read+0x438>
			pid_ki_3 = SETTINGS_DEF_PID_KI_DEF;
 80017dc:	4b53      	ldr	r3, [pc, #332]	; (800192c <Settings_Read+0x580>)
 80017de:	f04f 0200 	mov.w	r2, #0
 80017e2:	601a      	str	r2, [r3, #0]
		}
		if((pid_kd_3 < SETTINGS_DEF_PID_KD_MIN)||(pid_kd_3 > SETTINGS_DEF_PID_KD_MAX)){
 80017e4:	4b52      	ldr	r3, [pc, #328]	; (8001930 <Settings_Read+0x584>)
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	f04f 0100 	mov.w	r1, #0
 80017ec:	4618      	mov	r0, r3
 80017ee:	f7fe ff59 	bl	80006a4 <__aeabi_fcmplt>
 80017f2:	4603      	mov	r3, r0
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d108      	bne.n	800180a <Settings_Read+0x45e>
 80017f8:	4b4d      	ldr	r3, [pc, #308]	; (8001930 <Settings_Read+0x584>)
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	4947      	ldr	r1, [pc, #284]	; (800191c <Settings_Read+0x570>)
 80017fe:	4618      	mov	r0, r3
 8001800:	f7fe ff6e 	bl	80006e0 <__aeabi_fcmpgt>
 8001804:	4603      	mov	r3, r0
 8001806:	2b00      	cmp	r3, #0
 8001808:	d002      	beq.n	8001810 <Settings_Read+0x464>
			pid_kd_3 = SETTINGS_DEF_PID_KD_DEF;
 800180a:	4b49      	ldr	r3, [pc, #292]	; (8001930 <Settings_Read+0x584>)
 800180c:	4a41      	ldr	r2, [pc, #260]	; (8001914 <Settings_Read+0x568>)
 800180e:	601a      	str	r2, [r3, #0]
		}
		if((pid_split_1 < SETTINGS_DEF_PID_SPLIT_1_MIN)||(pid_split_1 > SETTINGS_DEF_PID_SPLIT_1_MAX)){
 8001810:	4b48      	ldr	r3, [pc, #288]	; (8001934 <Settings_Read+0x588>)
 8001812:	881b      	ldrh	r3, [r3, #0]
 8001814:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001818:	d303      	bcc.n	8001822 <Settings_Read+0x476>
			pid_split_1 = SETTINGS_DEF_PID_SPLIT_1_DEF;
 800181a:	4b46      	ldr	r3, [pc, #280]	; (8001934 <Settings_Read+0x588>)
 800181c:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8001820:	801a      	strh	r2, [r3, #0]
		}
		if((pid_split_2 < SETTINGS_DEF_PID_SPLIT_2_MIN)||(pid_split_2 > SETTINGS_DEF_PID_SPLIT_2_MAX)){
 8001822:	4b45      	ldr	r3, [pc, #276]	; (8001938 <Settings_Read+0x58c>)
 8001824:	881b      	ldrh	r3, [r3, #0]
 8001826:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800182a:	d303      	bcc.n	8001834 <Settings_Read+0x488>
			pid_split_2 = SETTINGS_DEF_PID_SPLIT_2_DEF;
 800182c:	4b42      	ldr	r3, [pc, #264]	; (8001938 <Settings_Read+0x58c>)
 800182e:	f640 32fc 	movw	r2, #3068	; 0xbfc
 8001832:	801a      	strh	r2, [r3, #0]
		}
		if((pid_sampling_time < SETTINGS_DEF_PID_SAMPLING_TIME_MIN)||(pid_sampling_time > SETTINGS_DEF_PID_SAMPLING_TIME_MAX)){
 8001834:	4b41      	ldr	r3, [pc, #260]	; (800193c <Settings_Read+0x590>)
 8001836:	781b      	ldrb	r3, [r3, #0]
 8001838:	4618      	mov	r0, r3
 800183a:	f7fe fd41 	bl	80002c0 <__aeabi_i2f>
 800183e:	4603      	mov	r3, r0
 8001840:	493f      	ldr	r1, [pc, #252]	; (8001940 <Settings_Read+0x594>)
 8001842:	4618      	mov	r0, r3
 8001844:	f7fe ff2e 	bl	80006a4 <__aeabi_fcmplt>
 8001848:	4603      	mov	r3, r0
 800184a:	2b00      	cmp	r3, #0
 800184c:	d10d      	bne.n	800186a <Settings_Read+0x4be>
 800184e:	4b3b      	ldr	r3, [pc, #236]	; (800193c <Settings_Read+0x590>)
 8001850:	781b      	ldrb	r3, [r3, #0]
 8001852:	4618      	mov	r0, r3
 8001854:	f7fe fd34 	bl	80002c0 <__aeabi_i2f>
 8001858:	4603      	mov	r3, r0
 800185a:	4930      	ldr	r1, [pc, #192]	; (800191c <Settings_Read+0x570>)
 800185c:	4618      	mov	r0, r3
 800185e:	f7fe ff3f 	bl	80006e0 <__aeabi_fcmpgt>
 8001862:	4603      	mov	r3, r0
 8001864:	2b00      	cmp	r3, #0
 8001866:	d100      	bne.n	800186a <Settings_Read+0x4be>
		pid_kd_3 = SETTINGS_DEF_PID_KD_DEF;
		pid_split_1 = SETTINGS_DEF_PID_SPLIT_1_DEF;
		pid_split_2 = SETTINGS_DEF_PID_SPLIT_2_DEF;
		pid_sampling_time = SETTINGS_DEF_PID_SAMPLING_TIME_DEF;
	}
}
 8001868:	e04d      	b.n	8001906 <Settings_Read+0x55a>
			pid_sampling_time = SETTINGS_DEF_PID_SAMPLING_TIME_DEF;
 800186a:	4b34      	ldr	r3, [pc, #208]	; (800193c <Settings_Read+0x590>)
 800186c:	2205      	movs	r2, #5
 800186e:	701a      	strb	r2, [r3, #0]
}
 8001870:	e049      	b.n	8001906 <Settings_Read+0x55a>
		potentiometer_min = SETTINGS_DEF_POTENTIOMETER_MIN_DEF;
 8001872:	4b34      	ldr	r3, [pc, #208]	; (8001944 <Settings_Read+0x598>)
 8001874:	2280      	movs	r2, #128	; 0x80
 8001876:	801a      	strh	r2, [r3, #0]
		potentiometer_max = SETTINGS_DEF_POTENTIOMETER_MAX_DEF;
 8001878:	4b33      	ldr	r3, [pc, #204]	; (8001948 <Settings_Read+0x59c>)
 800187a:	f640 727f 	movw	r2, #3967	; 0xf7f
 800187e:	801a      	strh	r2, [r3, #0]
		motor_max_power = SETTINGS_DEF_MOTOR_MAX_POWER_DEF;
 8001880:	4b32      	ldr	r3, [pc, #200]	; (800194c <Settings_Read+0x5a0>)
 8001882:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001886:	801a      	strh	r2, [r3, #0]
		motor_invert = SETTINGS_DEF_MOTOR_INVERT_DEF;
 8001888:	4b31      	ldr	r3, [pc, #196]	; (8001950 <Settings_Read+0x5a4>)
 800188a:	2200      	movs	r2, #0
 800188c:	701a      	strb	r2, [r3, #0]
		signal_ignore = SETTINGS_DEF_SIGNAL_IGNORE_DEF;
 800188e:	4b31      	ldr	r3, [pc, #196]	; (8001954 <Settings_Read+0x5a8>)
 8001890:	2201      	movs	r2, #1
 8001892:	701a      	strb	r2, [r3, #0]
		signal_length = SETTINGS_DEF_SIGNAL_LENGTH_DEF;
 8001894:	4b30      	ldr	r3, [pc, #192]	; (8001958 <Settings_Read+0x5ac>)
 8001896:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800189a:	601a      	str	r2, [r3, #0]
		signal_timeout = SETTINGS_DEF_SIGNAL_TIMEOUT_DEF;
 800189c:	4b2f      	ldr	r3, [pc, #188]	; (800195c <Settings_Read+0x5b0>)
 800189e:	4a30      	ldr	r2, [pc, #192]	; (8001960 <Settings_Read+0x5b4>)
 80018a0:	601a      	str	r2, [r3, #0]
		led_mode = SETTINGS_DEF_LED_MODE_DEF;
 80018a2:	4b30      	ldr	r3, [pc, #192]	; (8001964 <Settings_Read+0x5b8>)
 80018a4:	2201      	movs	r2, #1
 80018a6:	701a      	strb	r2, [r3, #0]
		pid_on = SETTINGS_DEF_PID_ON_DEF;
 80018a8:	4b2f      	ldr	r3, [pc, #188]	; (8001968 <Settings_Read+0x5bc>)
 80018aa:	2201      	movs	r2, #1
 80018ac:	701a      	strb	r2, [r3, #0]
		pid_kp_1 = SETTINGS_DEF_PID_KP_DEF;
 80018ae:	4b2f      	ldr	r3, [pc, #188]	; (800196c <Settings_Read+0x5c0>)
 80018b0:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80018b4:	601a      	str	r2, [r3, #0]
		pid_ki_1 = SETTINGS_DEF_PID_KI_DEF;
 80018b6:	4b2e      	ldr	r3, [pc, #184]	; (8001970 <Settings_Read+0x5c4>)
 80018b8:	f04f 0200 	mov.w	r2, #0
 80018bc:	601a      	str	r2, [r3, #0]
		pid_kd_1 = SETTINGS_DEF_PID_KD_DEF;
 80018be:	4b14      	ldr	r3, [pc, #80]	; (8001910 <Settings_Read+0x564>)
 80018c0:	4a14      	ldr	r2, [pc, #80]	; (8001914 <Settings_Read+0x568>)
 80018c2:	601a      	str	r2, [r3, #0]
		pid_kp_2 = SETTINGS_DEF_PID_KP_DEF;
 80018c4:	4b14      	ldr	r3, [pc, #80]	; (8001918 <Settings_Read+0x56c>)
 80018c6:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80018ca:	601a      	str	r2, [r3, #0]
		pid_ki_2 = SETTINGS_DEF_PID_KI_DEF;
 80018cc:	4b14      	ldr	r3, [pc, #80]	; (8001920 <Settings_Read+0x574>)
 80018ce:	f04f 0200 	mov.w	r2, #0
 80018d2:	601a      	str	r2, [r3, #0]
		pid_kd_2 = SETTINGS_DEF_PID_KD_DEF;
 80018d4:	4b13      	ldr	r3, [pc, #76]	; (8001924 <Settings_Read+0x578>)
 80018d6:	4a0f      	ldr	r2, [pc, #60]	; (8001914 <Settings_Read+0x568>)
 80018d8:	601a      	str	r2, [r3, #0]
		pid_kp_3 = SETTINGS_DEF_PID_KP_DEF;
 80018da:	4b13      	ldr	r3, [pc, #76]	; (8001928 <Settings_Read+0x57c>)
 80018dc:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80018e0:	601a      	str	r2, [r3, #0]
		pid_ki_3 = SETTINGS_DEF_PID_KI_DEF;
 80018e2:	4b12      	ldr	r3, [pc, #72]	; (800192c <Settings_Read+0x580>)
 80018e4:	f04f 0200 	mov.w	r2, #0
 80018e8:	601a      	str	r2, [r3, #0]
		pid_kd_3 = SETTINGS_DEF_PID_KD_DEF;
 80018ea:	4b11      	ldr	r3, [pc, #68]	; (8001930 <Settings_Read+0x584>)
 80018ec:	4a09      	ldr	r2, [pc, #36]	; (8001914 <Settings_Read+0x568>)
 80018ee:	601a      	str	r2, [r3, #0]
		pid_split_1 = SETTINGS_DEF_PID_SPLIT_1_DEF;
 80018f0:	4b10      	ldr	r3, [pc, #64]	; (8001934 <Settings_Read+0x588>)
 80018f2:	f240 72ff 	movw	r2, #2047	; 0x7ff
 80018f6:	801a      	strh	r2, [r3, #0]
		pid_split_2 = SETTINGS_DEF_PID_SPLIT_2_DEF;
 80018f8:	4b0f      	ldr	r3, [pc, #60]	; (8001938 <Settings_Read+0x58c>)
 80018fa:	f640 32fc 	movw	r2, #3068	; 0xbfc
 80018fe:	801a      	strh	r2, [r3, #0]
		pid_sampling_time = SETTINGS_DEF_PID_SAMPLING_TIME_DEF;
 8001900:	4b0e      	ldr	r3, [pc, #56]	; (800193c <Settings_Read+0x590>)
 8001902:	2205      	movs	r2, #5
 8001904:	701a      	strb	r2, [r3, #0]
}
 8001906:	bf00      	nop
 8001908:	3708      	adds	r7, #8
 800190a:	46bd      	mov	sp, r7
 800190c:	bd80      	pop	{r7, pc}
 800190e:	bf00      	nop
 8001910:	20000008 	.word	0x20000008
 8001914:	40400000 	.word	0x40400000
 8001918:	2000000c 	.word	0x2000000c
 800191c:	42c80000 	.word	0x42c80000
 8001920:	200001d0 	.word	0x200001d0
 8001924:	20000010 	.word	0x20000010
 8001928:	20000014 	.word	0x20000014
 800192c:	200001d4 	.word	0x200001d4
 8001930:	20000018 	.word	0x20000018
 8001934:	2000001c 	.word	0x2000001c
 8001938:	2000001e 	.word	0x2000001e
 800193c:	20000002 	.word	0x20000002
 8001940:	40a00000 	.word	0x40a00000
 8001944:	200001ec 	.word	0x200001ec
 8001948:	200001ee 	.word	0x200001ee
 800194c:	20000000 	.word	0x20000000
 8001950:	200001c7 	.word	0x200001c7
 8001954:	2000023c 	.word	0x2000023c
 8001958:	20000240 	.word	0x20000240
 800195c:	20000244 	.word	0x20000244
 8001960:	41a00000 	.word	0x41a00000
 8001964:	200001c4 	.word	0x200001c4
 8001968:	20000020 	.word	0x20000020
 800196c:	20000004 	.word	0x20000004
 8001970:	200001cc 	.word	0x200001cc

08001974 <Settings_Write>:
void Settings_Write(){
 8001974:	b580      	push	{r7, lr}
 8001976:	b082      	sub	sp, #8
 8001978:	af00      	add	r7, sp, #0
	General_Copy_16_Bit((uint32_t)&settings[0], (uint32_t)&potentiometer_min);
 800197a:	4b47      	ldr	r3, [pc, #284]	; (8001a98 <Settings_Write+0x124>)
 800197c:	4a47      	ldr	r2, [pc, #284]	; (8001a9c <Settings_Write+0x128>)
 800197e:	4611      	mov	r1, r2
 8001980:	4618      	mov	r0, r3
 8001982:	f7ff f8b2 	bl	8000aea <General_Copy_16_Bit>
	General_Copy_16_Bit((uint32_t)&settings[2], (uint32_t)&potentiometer_max);
 8001986:	4b46      	ldr	r3, [pc, #280]	; (8001aa0 <Settings_Write+0x12c>)
 8001988:	4a46      	ldr	r2, [pc, #280]	; (8001aa4 <Settings_Write+0x130>)
 800198a:	4611      	mov	r1, r2
 800198c:	4618      	mov	r0, r3
 800198e:	f7ff f8ac 	bl	8000aea <General_Copy_16_Bit>
	General_Copy_16_Bit((uint32_t)&settings[4], (uint32_t)&motor_max_power);
 8001992:	4b45      	ldr	r3, [pc, #276]	; (8001aa8 <Settings_Write+0x134>)
 8001994:	4a45      	ldr	r2, [pc, #276]	; (8001aac <Settings_Write+0x138>)
 8001996:	4611      	mov	r1, r2
 8001998:	4618      	mov	r0, r3
 800199a:	f7ff f8a6 	bl	8000aea <General_Copy_16_Bit>
	settings[6] = motor_invert;
 800199e:	4b44      	ldr	r3, [pc, #272]	; (8001ab0 <Settings_Write+0x13c>)
 80019a0:	781a      	ldrb	r2, [r3, #0]
 80019a2:	4b3d      	ldr	r3, [pc, #244]	; (8001a98 <Settings_Write+0x124>)
 80019a4:	719a      	strb	r2, [r3, #6]
	settings[7] = signal_ignore;
 80019a6:	4b43      	ldr	r3, [pc, #268]	; (8001ab4 <Settings_Write+0x140>)
 80019a8:	781a      	ldrb	r2, [r3, #0]
 80019aa:	4b3b      	ldr	r3, [pc, #236]	; (8001a98 <Settings_Write+0x124>)
 80019ac:	71da      	strb	r2, [r3, #7]
	General_Copy_32_Bit((uint32_t)&settings[8], (uint32_t)&signal_length);
 80019ae:	4b42      	ldr	r3, [pc, #264]	; (8001ab8 <Settings_Write+0x144>)
 80019b0:	4a42      	ldr	r2, [pc, #264]	; (8001abc <Settings_Write+0x148>)
 80019b2:	4611      	mov	r1, r2
 80019b4:	4618      	mov	r0, r3
 80019b6:	f7ff f87b 	bl	8000ab0 <General_Copy_32_Bit>
	General_Copy_32_Bit((uint32_t)&settings[12], (uint32_t)&signal_timeout);
 80019ba:	4b41      	ldr	r3, [pc, #260]	; (8001ac0 <Settings_Write+0x14c>)
 80019bc:	4a41      	ldr	r2, [pc, #260]	; (8001ac4 <Settings_Write+0x150>)
 80019be:	4611      	mov	r1, r2
 80019c0:	4618      	mov	r0, r3
 80019c2:	f7ff f875 	bl	8000ab0 <General_Copy_32_Bit>
	settings[16] = led_mode;
 80019c6:	4b40      	ldr	r3, [pc, #256]	; (8001ac8 <Settings_Write+0x154>)
 80019c8:	781a      	ldrb	r2, [r3, #0]
 80019ca:	4b33      	ldr	r3, [pc, #204]	; (8001a98 <Settings_Write+0x124>)
 80019cc:	741a      	strb	r2, [r3, #16]
	settings[17] = pid_on;
 80019ce:	4b3f      	ldr	r3, [pc, #252]	; (8001acc <Settings_Write+0x158>)
 80019d0:	781a      	ldrb	r2, [r3, #0]
 80019d2:	4b31      	ldr	r3, [pc, #196]	; (8001a98 <Settings_Write+0x124>)
 80019d4:	745a      	strb	r2, [r3, #17]
	General_Copy_32_Bit((uint32_t)&settings[18], (uint32_t)&pid_kp_1);
 80019d6:	4b3e      	ldr	r3, [pc, #248]	; (8001ad0 <Settings_Write+0x15c>)
 80019d8:	4a3e      	ldr	r2, [pc, #248]	; (8001ad4 <Settings_Write+0x160>)
 80019da:	4611      	mov	r1, r2
 80019dc:	4618      	mov	r0, r3
 80019de:	f7ff f867 	bl	8000ab0 <General_Copy_32_Bit>
	General_Copy_32_Bit((uint32_t)&settings[22], (uint32_t)&pid_ki_1);
 80019e2:	4b3d      	ldr	r3, [pc, #244]	; (8001ad8 <Settings_Write+0x164>)
 80019e4:	4a3d      	ldr	r2, [pc, #244]	; (8001adc <Settings_Write+0x168>)
 80019e6:	4611      	mov	r1, r2
 80019e8:	4618      	mov	r0, r3
 80019ea:	f7ff f861 	bl	8000ab0 <General_Copy_32_Bit>
	General_Copy_32_Bit((uint32_t)&settings[26], (uint32_t)&pid_kd_1);
 80019ee:	4b3c      	ldr	r3, [pc, #240]	; (8001ae0 <Settings_Write+0x16c>)
 80019f0:	4a3c      	ldr	r2, [pc, #240]	; (8001ae4 <Settings_Write+0x170>)
 80019f2:	4611      	mov	r1, r2
 80019f4:	4618      	mov	r0, r3
 80019f6:	f7ff f85b 	bl	8000ab0 <General_Copy_32_Bit>
	General_Copy_32_Bit((uint32_t)&settings[30], (uint32_t)&pid_kp_2);
 80019fa:	4b3b      	ldr	r3, [pc, #236]	; (8001ae8 <Settings_Write+0x174>)
 80019fc:	4a3b      	ldr	r2, [pc, #236]	; (8001aec <Settings_Write+0x178>)
 80019fe:	4611      	mov	r1, r2
 8001a00:	4618      	mov	r0, r3
 8001a02:	f7ff f855 	bl	8000ab0 <General_Copy_32_Bit>
	General_Copy_32_Bit((uint32_t)&settings[34], (uint32_t)&pid_ki_2);
 8001a06:	4b3a      	ldr	r3, [pc, #232]	; (8001af0 <Settings_Write+0x17c>)
 8001a08:	4a3a      	ldr	r2, [pc, #232]	; (8001af4 <Settings_Write+0x180>)
 8001a0a:	4611      	mov	r1, r2
 8001a0c:	4618      	mov	r0, r3
 8001a0e:	f7ff f84f 	bl	8000ab0 <General_Copy_32_Bit>
	General_Copy_32_Bit((uint32_t)&settings[38], (uint32_t)&pid_kd_2);
 8001a12:	4b39      	ldr	r3, [pc, #228]	; (8001af8 <Settings_Write+0x184>)
 8001a14:	4a39      	ldr	r2, [pc, #228]	; (8001afc <Settings_Write+0x188>)
 8001a16:	4611      	mov	r1, r2
 8001a18:	4618      	mov	r0, r3
 8001a1a:	f7ff f849 	bl	8000ab0 <General_Copy_32_Bit>
	General_Copy_32_Bit((uint32_t)&settings[42], (uint32_t)&pid_kp_3);
 8001a1e:	4b38      	ldr	r3, [pc, #224]	; (8001b00 <Settings_Write+0x18c>)
 8001a20:	4a38      	ldr	r2, [pc, #224]	; (8001b04 <Settings_Write+0x190>)
 8001a22:	4611      	mov	r1, r2
 8001a24:	4618      	mov	r0, r3
 8001a26:	f7ff f843 	bl	8000ab0 <General_Copy_32_Bit>
	General_Copy_32_Bit((uint32_t)&settings[46], (uint32_t)&pid_ki_3);
 8001a2a:	4b37      	ldr	r3, [pc, #220]	; (8001b08 <Settings_Write+0x194>)
 8001a2c:	4a37      	ldr	r2, [pc, #220]	; (8001b0c <Settings_Write+0x198>)
 8001a2e:	4611      	mov	r1, r2
 8001a30:	4618      	mov	r0, r3
 8001a32:	f7ff f83d 	bl	8000ab0 <General_Copy_32_Bit>
	General_Copy_32_Bit((uint32_t)&settings[50], (uint32_t)&pid_kd_3);
 8001a36:	4b36      	ldr	r3, [pc, #216]	; (8001b10 <Settings_Write+0x19c>)
 8001a38:	4a36      	ldr	r2, [pc, #216]	; (8001b14 <Settings_Write+0x1a0>)
 8001a3a:	4611      	mov	r1, r2
 8001a3c:	4618      	mov	r0, r3
 8001a3e:	f7ff f837 	bl	8000ab0 <General_Copy_32_Bit>
	General_Copy_16_Bit((uint32_t)&settings[54], (uint32_t)&pid_split_1);
 8001a42:	4b35      	ldr	r3, [pc, #212]	; (8001b18 <Settings_Write+0x1a4>)
 8001a44:	4a35      	ldr	r2, [pc, #212]	; (8001b1c <Settings_Write+0x1a8>)
 8001a46:	4611      	mov	r1, r2
 8001a48:	4618      	mov	r0, r3
 8001a4a:	f7ff f84e 	bl	8000aea <General_Copy_16_Bit>
	General_Copy_16_Bit((uint32_t)&settings[56], (uint32_t)&pid_split_2);
 8001a4e:	4b34      	ldr	r3, [pc, #208]	; (8001b20 <Settings_Write+0x1ac>)
 8001a50:	4a34      	ldr	r2, [pc, #208]	; (8001b24 <Settings_Write+0x1b0>)
 8001a52:	4611      	mov	r1, r2
 8001a54:	4618      	mov	r0, r3
 8001a56:	f7ff f848 	bl	8000aea <General_Copy_16_Bit>
	settings[58] = pid_sampling_time;
 8001a5a:	4b33      	ldr	r3, [pc, #204]	; (8001b28 <Settings_Write+0x1b4>)
 8001a5c:	781a      	ldrb	r2, [r3, #0]
 8001a5e:	4b0e      	ldr	r3, [pc, #56]	; (8001a98 <Settings_Write+0x124>)
 8001a60:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
	settings[59] = SETTINGS_CRC_PADDING;
 8001a64:	4b0c      	ldr	r3, [pc, #48]	; (8001a98 <Settings_Write+0x124>)
 8001a66:	2200      	movs	r2, #0
 8001a68:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
	uint32_t crc = HAL_CRC_Calculate(&hcrc, (uint32_t *)settings, (SETTINGS_TOTAL_LENGTH / 4) - 1);
 8001a6c:	220f      	movs	r2, #15
 8001a6e:	490a      	ldr	r1, [pc, #40]	; (8001a98 <Settings_Write+0x124>)
 8001a70:	482e      	ldr	r0, [pc, #184]	; (8001b2c <Settings_Write+0x1b8>)
 8001a72:	f001 fec8 	bl	8003806 <HAL_CRC_Calculate>
 8001a76:	4603      	mov	r3, r0
 8001a78:	607b      	str	r3, [r7, #4]
	General_Copy_32_Bit((uint32_t)&settings[60], (uint32_t)&crc);
 8001a7a:	4a2d      	ldr	r2, [pc, #180]	; (8001b30 <Settings_Write+0x1bc>)
 8001a7c:	1d3b      	adds	r3, r7, #4
 8001a7e:	4619      	mov	r1, r3
 8001a80:	4610      	mov	r0, r2
 8001a82:	f7ff f815 	bl	8000ab0 <General_Copy_32_Bit>
	Flash_Write(&settings[0], SETTINGS_FLASH_ADDRESS, SETTINGS_TOTAL_LENGTH);
 8001a86:	2240      	movs	r2, #64	; 0x40
 8001a88:	492a      	ldr	r1, [pc, #168]	; (8001b34 <Settings_Write+0x1c0>)
 8001a8a:	4803      	ldr	r0, [pc, #12]	; (8001a98 <Settings_Write+0x124>)
 8001a8c:	f7fe ff73 	bl	8000976 <Flash_Write>
}
 8001a90:	bf00      	nop
 8001a92:	3708      	adds	r7, #8
 8001a94:	46bd      	mov	sp, r7
 8001a96:	bd80      	pop	{r7, pc}
 8001a98:	200001fc 	.word	0x200001fc
 8001a9c:	200001ec 	.word	0x200001ec
 8001aa0:	200001fe 	.word	0x200001fe
 8001aa4:	200001ee 	.word	0x200001ee
 8001aa8:	20000200 	.word	0x20000200
 8001aac:	20000000 	.word	0x20000000
 8001ab0:	200001c7 	.word	0x200001c7
 8001ab4:	2000023c 	.word	0x2000023c
 8001ab8:	20000204 	.word	0x20000204
 8001abc:	20000240 	.word	0x20000240
 8001ac0:	20000208 	.word	0x20000208
 8001ac4:	20000244 	.word	0x20000244
 8001ac8:	200001c4 	.word	0x200001c4
 8001acc:	20000020 	.word	0x20000020
 8001ad0:	2000020e 	.word	0x2000020e
 8001ad4:	20000004 	.word	0x20000004
 8001ad8:	20000212 	.word	0x20000212
 8001adc:	200001cc 	.word	0x200001cc
 8001ae0:	20000216 	.word	0x20000216
 8001ae4:	20000008 	.word	0x20000008
 8001ae8:	2000021a 	.word	0x2000021a
 8001aec:	2000000c 	.word	0x2000000c
 8001af0:	2000021e 	.word	0x2000021e
 8001af4:	200001d0 	.word	0x200001d0
 8001af8:	20000222 	.word	0x20000222
 8001afc:	20000010 	.word	0x20000010
 8001b00:	20000226 	.word	0x20000226
 8001b04:	20000014 	.word	0x20000014
 8001b08:	2000022a 	.word	0x2000022a
 8001b0c:	200001d4 	.word	0x200001d4
 8001b10:	2000022e 	.word	0x2000022e
 8001b14:	20000018 	.word	0x20000018
 8001b18:	20000232 	.word	0x20000232
 8001b1c:	2000001c 	.word	0x2000001c
 8001b20:	20000234 	.word	0x20000234
 8001b24:	2000001e 	.word	0x2000001e
 8001b28:	20000002 	.word	0x20000002
 8001b2c:	200003c0 	.word	0x200003c0
 8001b30:	20000238 	.word	0x20000238
 8001b34:	0800c000 	.word	0x0800c000

08001b38 <Signal_SysTick_Interrupt>:
float signal_length;
float signal_timeout;

uint8_t signal_present = 0;

void Signal_SysTick_Interrupt(){
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	af00      	add	r7, sp, #0
	if(((float)(Signal_Read_Timer() + 1) / 500.0f) > signal_timeout){
 8001b3c:	f000 f8ee 	bl	8001d1c <Signal_Read_Timer>
 8001b40:	4603      	mov	r3, r0
 8001b42:	3301      	adds	r3, #1
 8001b44:	4618      	mov	r0, r3
 8001b46:	f7fe fbb7 	bl	80002b8 <__aeabi_ui2f>
 8001b4a:	4603      	mov	r3, r0
 8001b4c:	4914      	ldr	r1, [pc, #80]	; (8001ba0 <Signal_SysTick_Interrupt+0x68>)
 8001b4e:	4618      	mov	r0, r3
 8001b50:	f7fe fcbe 	bl	80004d0 <__aeabi_fdiv>
 8001b54:	4603      	mov	r3, r0
 8001b56:	461a      	mov	r2, r3
 8001b58:	4b12      	ldr	r3, [pc, #72]	; (8001ba4 <Signal_SysTick_Interrupt+0x6c>)
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	4619      	mov	r1, r3
 8001b5e:	4610      	mov	r0, r2
 8001b60:	f7fe fdbe 	bl	80006e0 <__aeabi_fcmpgt>
 8001b64:	4603      	mov	r3, r0
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d100      	bne.n	8001b6c <Signal_SysTick_Interrupt+0x34>
		Signal_Timer_Reset();
		if((!signal_ignore || (signal_ignore && (!usb_present))) && pid_running){
			PID_Stop();
		}
	}
}
 8001b6a:	e016      	b.n	8001b9a <Signal_SysTick_Interrupt+0x62>
		signal_present = 0;
 8001b6c:	4b0e      	ldr	r3, [pc, #56]	; (8001ba8 <Signal_SysTick_Interrupt+0x70>)
 8001b6e:	2200      	movs	r2, #0
 8001b70:	701a      	strb	r2, [r3, #0]
		Signal_Timer_Reset();
 8001b72:	f000 f8df 	bl	8001d34 <Signal_Timer_Reset>
		if((!signal_ignore || (signal_ignore && (!usb_present))) && pid_running){
 8001b76:	4b0d      	ldr	r3, [pc, #52]	; (8001bac <Signal_SysTick_Interrupt+0x74>)
 8001b78:	781b      	ldrb	r3, [r3, #0]
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d007      	beq.n	8001b8e <Signal_SysTick_Interrupt+0x56>
 8001b7e:	4b0b      	ldr	r3, [pc, #44]	; (8001bac <Signal_SysTick_Interrupt+0x74>)
 8001b80:	781b      	ldrb	r3, [r3, #0]
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d009      	beq.n	8001b9a <Signal_SysTick_Interrupt+0x62>
 8001b86:	4b0a      	ldr	r3, [pc, #40]	; (8001bb0 <Signal_SysTick_Interrupt+0x78>)
 8001b88:	781b      	ldrb	r3, [r3, #0]
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d105      	bne.n	8001b9a <Signal_SysTick_Interrupt+0x62>
 8001b8e:	4b09      	ldr	r3, [pc, #36]	; (8001bb4 <Signal_SysTick_Interrupt+0x7c>)
 8001b90:	781b      	ldrb	r3, [r3, #0]
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d001      	beq.n	8001b9a <Signal_SysTick_Interrupt+0x62>
			PID_Stop();
 8001b96:	f7ff fba5 	bl	80012e4 <PID_Stop>
}
 8001b9a:	bf00      	nop
 8001b9c:	bd80      	pop	{r7, pc}
 8001b9e:	bf00      	nop
 8001ba0:	43fa0000 	.word	0x43fa0000
 8001ba4:	20000244 	.word	0x20000244
 8001ba8:	20000248 	.word	0x20000248
 8001bac:	2000023c 	.word	0x2000023c
 8001bb0:	2000024d 	.word	0x2000024d
 8001bb4:	200001d8 	.word	0x200001d8

08001bb8 <Signal_Interrupt>:
void Signal_Interrupt(){
 8001bb8:	b5b0      	push	{r4, r5, r7, lr}
 8001bba:	b084      	sub	sp, #16
 8001bbc:	af00      	add	r7, sp, #0
	uint32_t cnt = Signal_Read_Timer();
 8001bbe:	f000 f8ad 	bl	8001d1c <Signal_Read_Timer>
 8001bc2:	60f8      	str	r0, [r7, #12]
	if(!signal_ignore || (signal_ignore && (!usb_present))){
 8001bc4:	4b4b      	ldr	r3, [pc, #300]	; (8001cf4 <Signal_Interrupt+0x13c>)
 8001bc6:	781b      	ldrb	r3, [r3, #0]
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d009      	beq.n	8001be0 <Signal_Interrupt+0x28>
 8001bcc:	4b49      	ldr	r3, [pc, #292]	; (8001cf4 <Signal_Interrupt+0x13c>)
 8001bce:	781b      	ldrb	r3, [r3, #0]
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	f000 808a 	beq.w	8001cea <Signal_Interrupt+0x132>
 8001bd6:	4b48      	ldr	r3, [pc, #288]	; (8001cf8 <Signal_Interrupt+0x140>)
 8001bd8:	781b      	ldrb	r3, [r3, #0]
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	f040 8085 	bne.w	8001cea <Signal_Interrupt+0x132>
		if(Signal_Read() == SIGNAL_HIGH){
 8001be0:	f000 f8b4 	bl	8001d4c <Signal_Read>
 8001be4:	4603      	mov	r3, r0
 8001be6:	2b01      	cmp	r3, #1
 8001be8:	d105      	bne.n	8001bf6 <Signal_Interrupt+0x3e>
			Signal_Timer_Reset();
 8001bea:	f000 f8a3 	bl	8001d34 <Signal_Timer_Reset>
			signal_present = 1;
 8001bee:	4b43      	ldr	r3, [pc, #268]	; (8001cfc <Signal_Interrupt+0x144>)
 8001bf0:	2201      	movs	r2, #1
 8001bf2:	701a      	strb	r2, [r3, #0]
					PID_Stop();
				}
			}
		}
	}
}
 8001bf4:	e079      	b.n	8001cea <Signal_Interrupt+0x132>
		}else if(signal_present){
 8001bf6:	4b41      	ldr	r3, [pc, #260]	; (8001cfc <Signal_Interrupt+0x144>)
 8001bf8:	781b      	ldrb	r3, [r3, #0]
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d075      	beq.n	8001cea <Signal_Interrupt+0x132>
			float received_length_ms  = (float)((uint32_t)cnt + (uint32_t)1) / 500.0f;
 8001bfe:	68fb      	ldr	r3, [r7, #12]
 8001c00:	3301      	adds	r3, #1
 8001c02:	4618      	mov	r0, r3
 8001c04:	f7fe fb58 	bl	80002b8 <__aeabi_ui2f>
 8001c08:	4603      	mov	r3, r0
 8001c0a:	493d      	ldr	r1, [pc, #244]	; (8001d00 <Signal_Interrupt+0x148>)
 8001c0c:	4618      	mov	r0, r3
 8001c0e:	f7fe fc5f 	bl	80004d0 <__aeabi_fdiv>
 8001c12:	4603      	mov	r3, r0
 8001c14:	60bb      	str	r3, [r7, #8]
			if((received_length_ms <= signal_length) && (received_length_ms >= 1.0f)){
 8001c16:	4b3b      	ldr	r3, [pc, #236]	; (8001d04 <Signal_Interrupt+0x14c>)
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	4619      	mov	r1, r3
 8001c1c:	68b8      	ldr	r0, [r7, #8]
 8001c1e:	f7fe fd4b 	bl	80006b8 <__aeabi_fcmple>
 8001c22:	4603      	mov	r3, r0
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d055      	beq.n	8001cd4 <Signal_Interrupt+0x11c>
 8001c28:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8001c2c:	68b8      	ldr	r0, [r7, #8]
 8001c2e:	f7fe fd4d 	bl	80006cc <__aeabi_fcmpge>
 8001c32:	4603      	mov	r3, r0
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d04d      	beq.n	8001cd4 <Signal_Interrupt+0x11c>
				float new_pid_setpoint = (((float)potentiometer_max - (float)potentiometer_min) * ((received_length_ms - 1.0f) / (signal_length - 1.0f))) + (float)potentiometer_min;
 8001c38:	4b33      	ldr	r3, [pc, #204]	; (8001d08 <Signal_Interrupt+0x150>)
 8001c3a:	881b      	ldrh	r3, [r3, #0]
 8001c3c:	4618      	mov	r0, r3
 8001c3e:	f7fe fb3b 	bl	80002b8 <__aeabi_ui2f>
 8001c42:	4604      	mov	r4, r0
 8001c44:	4b31      	ldr	r3, [pc, #196]	; (8001d0c <Signal_Interrupt+0x154>)
 8001c46:	881b      	ldrh	r3, [r3, #0]
 8001c48:	4618      	mov	r0, r3
 8001c4a:	f7fe fb35 	bl	80002b8 <__aeabi_ui2f>
 8001c4e:	4603      	mov	r3, r0
 8001c50:	4619      	mov	r1, r3
 8001c52:	4620      	mov	r0, r4
 8001c54:	f7fe fa7e 	bl	8000154 <__aeabi_fsub>
 8001c58:	4603      	mov	r3, r0
 8001c5a:	461c      	mov	r4, r3
 8001c5c:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8001c60:	68b8      	ldr	r0, [r7, #8]
 8001c62:	f7fe fa77 	bl	8000154 <__aeabi_fsub>
 8001c66:	4603      	mov	r3, r0
 8001c68:	461d      	mov	r5, r3
 8001c6a:	4b26      	ldr	r3, [pc, #152]	; (8001d04 <Signal_Interrupt+0x14c>)
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8001c72:	4618      	mov	r0, r3
 8001c74:	f7fe fa6e 	bl	8000154 <__aeabi_fsub>
 8001c78:	4603      	mov	r3, r0
 8001c7a:	4619      	mov	r1, r3
 8001c7c:	4628      	mov	r0, r5
 8001c7e:	f7fe fc27 	bl	80004d0 <__aeabi_fdiv>
 8001c82:	4603      	mov	r3, r0
 8001c84:	4619      	mov	r1, r3
 8001c86:	4620      	mov	r0, r4
 8001c88:	f7fe fb6e 	bl	8000368 <__aeabi_fmul>
 8001c8c:	4603      	mov	r3, r0
 8001c8e:	461c      	mov	r4, r3
 8001c90:	4b1e      	ldr	r3, [pc, #120]	; (8001d0c <Signal_Interrupt+0x154>)
 8001c92:	881b      	ldrh	r3, [r3, #0]
 8001c94:	4618      	mov	r0, r3
 8001c96:	f7fe fb0f 	bl	80002b8 <__aeabi_ui2f>
 8001c9a:	4603      	mov	r3, r0
 8001c9c:	4619      	mov	r1, r3
 8001c9e:	4620      	mov	r0, r4
 8001ca0:	f7fe fa5a 	bl	8000158 <__addsf3>
 8001ca4:	4603      	mov	r3, r0
 8001ca6:	607b      	str	r3, [r7, #4]
				if(pid_setpoint != new_pid_setpoint){
 8001ca8:	4b19      	ldr	r3, [pc, #100]	; (8001d10 <Signal_Interrupt+0x158>)
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	4619      	mov	r1, r3
 8001cae:	6878      	ldr	r0, [r7, #4]
 8001cb0:	f7fe fcee 	bl	8000690 <__aeabi_fcmpeq>
 8001cb4:	4603      	mov	r3, r0
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d102      	bne.n	8001cc0 <Signal_Interrupt+0x108>
					led_position_changed = 1;
 8001cba:	4b16      	ldr	r3, [pc, #88]	; (8001d14 <Signal_Interrupt+0x15c>)
 8001cbc:	2201      	movs	r2, #1
 8001cbe:	701a      	strb	r2, [r3, #0]
				pid_setpoint = new_pid_setpoint;
 8001cc0:	4a13      	ldr	r2, [pc, #76]	; (8001d10 <Signal_Interrupt+0x158>)
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	6013      	str	r3, [r2, #0]
				if(!pid_running){
 8001cc6:	4b14      	ldr	r3, [pc, #80]	; (8001d18 <Signal_Interrupt+0x160>)
 8001cc8:	781b      	ldrb	r3, [r3, #0]
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d10c      	bne.n	8001ce8 <Signal_Interrupt+0x130>
					PID_Start();
 8001cce:	f7ff fae7 	bl	80012a0 <PID_Start>
			if((received_length_ms <= signal_length) && (received_length_ms >= 1.0f)){
 8001cd2:	e009      	b.n	8001ce8 <Signal_Interrupt+0x130>
				signal_present = 0;
 8001cd4:	4b09      	ldr	r3, [pc, #36]	; (8001cfc <Signal_Interrupt+0x144>)
 8001cd6:	2200      	movs	r2, #0
 8001cd8:	701a      	strb	r2, [r3, #0]
				if(pid_running){
 8001cda:	4b0f      	ldr	r3, [pc, #60]	; (8001d18 <Signal_Interrupt+0x160>)
 8001cdc:	781b      	ldrb	r3, [r3, #0]
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d003      	beq.n	8001cea <Signal_Interrupt+0x132>
					PID_Stop();
 8001ce2:	f7ff faff 	bl	80012e4 <PID_Stop>
}
 8001ce6:	e000      	b.n	8001cea <Signal_Interrupt+0x132>
			if((received_length_ms <= signal_length) && (received_length_ms >= 1.0f)){
 8001ce8:	bf00      	nop
}
 8001cea:	bf00      	nop
 8001cec:	3710      	adds	r7, #16
 8001cee:	46bd      	mov	sp, r7
 8001cf0:	bdb0      	pop	{r4, r5, r7, pc}
 8001cf2:	bf00      	nop
 8001cf4:	2000023c 	.word	0x2000023c
 8001cf8:	2000024d 	.word	0x2000024d
 8001cfc:	20000248 	.word	0x20000248
 8001d00:	43fa0000 	.word	0x43fa0000
 8001d04:	20000240 	.word	0x20000240
 8001d08:	200001ee 	.word	0x200001ee
 8001d0c:	200001ec 	.word	0x200001ec
 8001d10:	20000024 	.word	0x20000024
 8001d14:	200001c5 	.word	0x200001c5
 8001d18:	200001d8 	.word	0x200001d8

08001d1c <Signal_Read_Timer>:

uint32_t Signal_Read_Timer(){
 8001d1c:	b480      	push	{r7}
 8001d1e:	af00      	add	r7, sp, #0
	return __HAL_TIM_GET_COUNTER(&htim4);
 8001d20:	4b03      	ldr	r3, [pc, #12]	; (8001d30 <Signal_Read_Timer+0x14>)
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
 8001d26:	4618      	mov	r0, r3
 8001d28:	46bd      	mov	sp, r7
 8001d2a:	bc80      	pop	{r7}
 8001d2c:	4770      	bx	lr
 8001d2e:	bf00      	nop
 8001d30:	20000458 	.word	0x20000458

08001d34 <Signal_Timer_Reset>:
void Signal_Timer_Reset(){
 8001d34:	b480      	push	{r7}
 8001d36:	af00      	add	r7, sp, #0
	__HAL_TIM_SET_COUNTER(&htim4, 0);
 8001d38:	4b03      	ldr	r3, [pc, #12]	; (8001d48 <Signal_Timer_Reset+0x14>)
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	2200      	movs	r2, #0
 8001d3e:	625a      	str	r2, [r3, #36]	; 0x24
}
 8001d40:	bf00      	nop
 8001d42:	46bd      	mov	sp, r7
 8001d44:	bc80      	pop	{r7}
 8001d46:	4770      	bx	lr
 8001d48:	20000458 	.word	0x20000458

08001d4c <Signal_Read>:
uint8_t Signal_Read(){
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	b082      	sub	sp, #8
 8001d50:	af00      	add	r7, sp, #0
	uint8_t level;
	uint8_t d = 0;
 8001d52:	2300      	movs	r3, #0
 8001d54:	71bb      	strb	r3, [r7, #6]
	uint8_t i = 0;
 8001d56:	2300      	movs	r3, #0
 8001d58:	717b      	strb	r3, [r7, #5]
	while(d != 1){
 8001d5a:	e01d      	b.n	8001d98 <Signal_Read+0x4c>
		i = 0;
 8001d5c:	2300      	movs	r3, #0
 8001d5e:	717b      	strb	r3, [r7, #5]
		level = HAL_GPIO_ReadPin(SIGNAL_GPIO_Port, SIGNAL_Pin);
 8001d60:	2102      	movs	r1, #2
 8001d62:	4811      	ldr	r0, [pc, #68]	; (8001da8 <Signal_Read+0x5c>)
 8001d64:	f002 f906 	bl	8003f74 <HAL_GPIO_ReadPin>
 8001d68:	4603      	mov	r3, r0
 8001d6a:	71fb      	strb	r3, [r7, #7]
		while(i != SIGNAL_DEBOUNCE_SAMPLES){
 8001d6c:	e011      	b.n	8001d92 <Signal_Read+0x46>
			i++;
 8001d6e:	797b      	ldrb	r3, [r7, #5]
 8001d70:	3301      	adds	r3, #1
 8001d72:	717b      	strb	r3, [r7, #5]
			if(HAL_GPIO_ReadPin(SIGNAL_GPIO_Port, SIGNAL_Pin) != level){
 8001d74:	2102      	movs	r1, #2
 8001d76:	480c      	ldr	r0, [pc, #48]	; (8001da8 <Signal_Read+0x5c>)
 8001d78:	f002 f8fc 	bl	8003f74 <HAL_GPIO_ReadPin>
 8001d7c:	4603      	mov	r3, r0
 8001d7e:	461a      	mov	r2, r3
 8001d80:	79fb      	ldrb	r3, [r7, #7]
 8001d82:	4293      	cmp	r3, r2
 8001d84:	d000      	beq.n	8001d88 <Signal_Read+0x3c>
				break;
 8001d86:	e007      	b.n	8001d98 <Signal_Read+0x4c>
			}
			if(i == SIGNAL_DEBOUNCE_SAMPLES){
 8001d88:	797b      	ldrb	r3, [r7, #5]
 8001d8a:	2b05      	cmp	r3, #5
 8001d8c:	d101      	bne.n	8001d92 <Signal_Read+0x46>
				d = 1;
 8001d8e:	2301      	movs	r3, #1
 8001d90:	71bb      	strb	r3, [r7, #6]
		while(i != SIGNAL_DEBOUNCE_SAMPLES){
 8001d92:	797b      	ldrb	r3, [r7, #5]
 8001d94:	2b05      	cmp	r3, #5
 8001d96:	d1ea      	bne.n	8001d6e <Signal_Read+0x22>
	while(d != 1){
 8001d98:	79bb      	ldrb	r3, [r7, #6]
 8001d9a:	2b01      	cmp	r3, #1
 8001d9c:	d1de      	bne.n	8001d5c <Signal_Read+0x10>
			}
		}
	}
	return level;
 8001d9e:	79fb      	ldrb	r3, [r7, #7]
}
 8001da0:	4618      	mov	r0, r3
 8001da2:	3708      	adds	r7, #8
 8001da4:	46bd      	mov	sp, r7
 8001da6:	bd80      	pop	{r7, pc}
 8001da8:	40010c00 	.word	0x40010c00

08001dac <Signal_Init>:

void Signal_Init(){
 8001dac:	b580      	push	{r7, lr}
 8001dae:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start(&htim4);
 8001db0:	4802      	ldr	r0, [pc, #8]	; (8001dbc <Signal_Init+0x10>)
 8001db2:	f004 fbb7 	bl	8006524 <HAL_TIM_Base_Start>
}
 8001db6:	bf00      	nop
 8001db8:	bd80      	pop	{r7, pc}
 8001dba:	bf00      	nop
 8001dbc:	20000458 	.word	0x20000458

08001dc0 <USB_Det_Read>:

uint8_t usb_present = 0;
uint8_t usb_tx_buffer[64];
uint8_t usb_long_buffer[256];

uint8_t USB_Det_Read(){
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	b082      	sub	sp, #8
 8001dc4:	af00      	add	r7, sp, #0
	uint8_t level;
	uint8_t d = 0;
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	71bb      	strb	r3, [r7, #6]
	uint8_t i = 0;
 8001dca:	2300      	movs	r3, #0
 8001dcc:	717b      	strb	r3, [r7, #5]
	while(d != 1){
 8001dce:	e01f      	b.n	8001e10 <USB_Det_Read+0x50>
		i = 0;
 8001dd0:	2300      	movs	r3, #0
 8001dd2:	717b      	strb	r3, [r7, #5]
		level = HAL_GPIO_ReadPin(USB_DET_GPIO_Port, USB_DET_Pin);
 8001dd4:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001dd8:	4811      	ldr	r0, [pc, #68]	; (8001e20 <USB_Det_Read+0x60>)
 8001dda:	f002 f8cb 	bl	8003f74 <HAL_GPIO_ReadPin>
 8001dde:	4603      	mov	r3, r0
 8001de0:	71fb      	strb	r3, [r7, #7]
		while(i != USB_DET_DEBOUNCE_SAMPLES){
 8001de2:	e012      	b.n	8001e0a <USB_Det_Read+0x4a>
			i++;
 8001de4:	797b      	ldrb	r3, [r7, #5]
 8001de6:	3301      	adds	r3, #1
 8001de8:	717b      	strb	r3, [r7, #5]
			if(HAL_GPIO_ReadPin(USB_DET_GPIO_Port, USB_DET_Pin) != level){
 8001dea:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001dee:	480c      	ldr	r0, [pc, #48]	; (8001e20 <USB_Det_Read+0x60>)
 8001df0:	f002 f8c0 	bl	8003f74 <HAL_GPIO_ReadPin>
 8001df4:	4603      	mov	r3, r0
 8001df6:	461a      	mov	r2, r3
 8001df8:	79fb      	ldrb	r3, [r7, #7]
 8001dfa:	4293      	cmp	r3, r2
 8001dfc:	d000      	beq.n	8001e00 <USB_Det_Read+0x40>
				break;
 8001dfe:	e007      	b.n	8001e10 <USB_Det_Read+0x50>
			}
			if(i == USB_DET_DEBOUNCE_SAMPLES){
 8001e00:	797b      	ldrb	r3, [r7, #5]
 8001e02:	2b05      	cmp	r3, #5
 8001e04:	d101      	bne.n	8001e0a <USB_Det_Read+0x4a>
				d = 1;
 8001e06:	2301      	movs	r3, #1
 8001e08:	71bb      	strb	r3, [r7, #6]
		while(i != USB_DET_DEBOUNCE_SAMPLES){
 8001e0a:	797b      	ldrb	r3, [r7, #5]
 8001e0c:	2b05      	cmp	r3, #5
 8001e0e:	d1e9      	bne.n	8001de4 <USB_Det_Read+0x24>
	while(d != 1){
 8001e10:	79bb      	ldrb	r3, [r7, #6]
 8001e12:	2b01      	cmp	r3, #1
 8001e14:	d1dc      	bne.n	8001dd0 <USB_Det_Read+0x10>
			}
		}
	}
	return level;
 8001e16:	79fb      	ldrb	r3, [r7, #7]
}
 8001e18:	4618      	mov	r0, r3
 8001e1a:	3708      	adds	r7, #8
 8001e1c:	46bd      	mov	sp, r7
 8001e1e:	bd80      	pop	{r7, pc}
 8001e20:	40010c00 	.word	0x40010c00

08001e24 <USB_Det_Interrupt>:
void USB_Det_Interrupt(){
 8001e24:	b580      	push	{r7, lr}
 8001e26:	af00      	add	r7, sp, #0
	if(USB_Det_Read() == USB_DET_HIGH){
 8001e28:	f7ff ffca 	bl	8001dc0 <USB_Det_Read>
 8001e2c:	4603      	mov	r3, r0
 8001e2e:	2b01      	cmp	r3, #1
 8001e30:	d103      	bne.n	8001e3a <USB_Det_Interrupt+0x16>
		usb_present = 1;
 8001e32:	4b07      	ldr	r3, [pc, #28]	; (8001e50 <USB_Det_Interrupt+0x2c>)
 8001e34:	2201      	movs	r2, #1
 8001e36:	701a      	strb	r2, [r3, #0]
 8001e38:	e002      	b.n	8001e40 <USB_Det_Interrupt+0x1c>
	}else{
		usb_present = 0;
 8001e3a:	4b05      	ldr	r3, [pc, #20]	; (8001e50 <USB_Det_Interrupt+0x2c>)
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	701a      	strb	r2, [r3, #0]
	}
	if(pid_running){
 8001e40:	4b04      	ldr	r3, [pc, #16]	; (8001e54 <USB_Det_Interrupt+0x30>)
 8001e42:	781b      	ldrb	r3, [r3, #0]
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d001      	beq.n	8001e4c <USB_Det_Interrupt+0x28>
		PID_Stop();
 8001e48:	f7ff fa4c 	bl	80012e4 <PID_Stop>
	}
}
 8001e4c:	bf00      	nop
 8001e4e:	bd80      	pop	{r7, pc}
 8001e50:	2000024d 	.word	0x2000024d
 8001e54:	200001d8 	.word	0x200001d8

08001e58 <USB_Init>:
void USB_Init(){
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	af00      	add	r7, sp, #0
	if(USB_Det_Read() == USB_DET_HIGH){
 8001e5c:	f7ff ffb0 	bl	8001dc0 <USB_Det_Read>
 8001e60:	4603      	mov	r3, r0
 8001e62:	2b01      	cmp	r3, #1
 8001e64:	d103      	bne.n	8001e6e <USB_Init+0x16>
		usb_present = 1;
 8001e66:	4b04      	ldr	r3, [pc, #16]	; (8001e78 <USB_Init+0x20>)
 8001e68:	2201      	movs	r2, #1
 8001e6a:	701a      	strb	r2, [r3, #0]
	}else{
		usb_present = 0;
	}
}
 8001e6c:	e002      	b.n	8001e74 <USB_Init+0x1c>
		usb_present = 0;
 8001e6e:	4b02      	ldr	r3, [pc, #8]	; (8001e78 <USB_Init+0x20>)
 8001e70:	2200      	movs	r2, #0
 8001e72:	701a      	strb	r2, [r3, #0]
}
 8001e74:	bf00      	nop
 8001e76:	bd80      	pop	{r7, pc}
 8001e78:	2000024d 	.word	0x2000024d

08001e7c <USB_Packet_Received>:
void USB_Packet_Received(uint8_t *data, uint32_t length){
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	b082      	sub	sp, #8
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	6078      	str	r0, [r7, #4]
 8001e84:	6039      	str	r1, [r7, #0]
	if((data[1] == USB_CMD_CONFIG) && (uint32_t)data[0] == length){
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	3301      	adds	r3, #1
 8001e8a:	781b      	ldrb	r3, [r3, #0]
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d11c      	bne.n	8001eca <USB_Packet_Received+0x4e>
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	781b      	ldrb	r3, [r3, #0]
 8001e94:	461a      	mov	r2, r3
 8001e96:	683b      	ldr	r3, [r7, #0]
 8001e98:	4293      	cmp	r3, r2
 8001e9a:	d116      	bne.n	8001eca <USB_Packet_Received+0x4e>
		if(HAL_CRC_Calculate(&hcrc, (uint32_t *)data, (length / 4) - 1) == *(uint32_t *)&data[length - 4]){
 8001e9c:	683b      	ldr	r3, [r7, #0]
 8001e9e:	089b      	lsrs	r3, r3, #2
 8001ea0:	3b01      	subs	r3, #1
 8001ea2:	461a      	mov	r2, r3
 8001ea4:	6879      	ldr	r1, [r7, #4]
 8001ea6:	4829      	ldr	r0, [pc, #164]	; (8001f4c <USB_Packet_Received+0xd0>)
 8001ea8:	f001 fcad 	bl	8003806 <HAL_CRC_Calculate>
 8001eac:	4601      	mov	r1, r0
 8001eae:	683b      	ldr	r3, [r7, #0]
 8001eb0:	3b04      	subs	r3, #4
 8001eb2:	687a      	ldr	r2, [r7, #4]
 8001eb4:	4413      	add	r3, r2
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	4299      	cmp	r1, r3
 8001eba:	d143      	bne.n	8001f44 <USB_Packet_Received+0xc8>
			USB_Parse_Config(data);
 8001ebc:	6878      	ldr	r0, [r7, #4]
 8001ebe:	f000 f84d 	bl	8001f5c <USB_Parse_Config>
			usb_rq = USB_RQ_CONF;
 8001ec2:	4b23      	ldr	r3, [pc, #140]	; (8001f50 <USB_Packet_Received+0xd4>)
 8001ec4:	2201      	movs	r2, #1
 8001ec6:	701a      	strb	r2, [r3, #0]
		if(HAL_CRC_Calculate(&hcrc, (uint32_t *)data, (length / 4) - 1) == *(uint32_t *)&data[length - 4]){
 8001ec8:	e03c      	b.n	8001f44 <USB_Packet_Received+0xc8>
		}
	}else if((data[1] == USB_CMD_STATUS) && (length == 64)){
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	3301      	adds	r3, #1
 8001ece:	781b      	ldrb	r3, [r3, #0]
 8001ed0:	2b01      	cmp	r3, #1
 8001ed2:	d108      	bne.n	8001ee6 <USB_Packet_Received+0x6a>
 8001ed4:	683b      	ldr	r3, [r7, #0]
 8001ed6:	2b40      	cmp	r3, #64	; 0x40
 8001ed8:	d105      	bne.n	8001ee6 <USB_Packet_Received+0x6a>
		memcpy(usb_long_buffer, data, 64);
 8001eda:	2240      	movs	r2, #64	; 0x40
 8001edc:	6879      	ldr	r1, [r7, #4]
 8001ede:	481d      	ldr	r0, [pc, #116]	; (8001f54 <USB_Packet_Received+0xd8>)
 8001ee0:	f00a f8a8 	bl	800c034 <memcpy>
 8001ee4:	e02e      	b.n	8001f44 <USB_Packet_Received+0xc8>
	}
	else if((usb_long_buffer[1] == USB_CMD_STATUS) && (usb_long_buffer[0] == (length + 64))){
 8001ee6:	4b1b      	ldr	r3, [pc, #108]	; (8001f54 <USB_Packet_Received+0xd8>)
 8001ee8:	785b      	ldrb	r3, [r3, #1]
 8001eea:	2b01      	cmp	r3, #1
 8001eec:	d126      	bne.n	8001f3c <USB_Packet_Received+0xc0>
 8001eee:	4b19      	ldr	r3, [pc, #100]	; (8001f54 <USB_Packet_Received+0xd8>)
 8001ef0:	781b      	ldrb	r3, [r3, #0]
 8001ef2:	461a      	mov	r2, r3
 8001ef4:	683b      	ldr	r3, [r7, #0]
 8001ef6:	3340      	adds	r3, #64	; 0x40
 8001ef8:	429a      	cmp	r2, r3
 8001efa:	d11f      	bne.n	8001f3c <USB_Packet_Received+0xc0>
		memcpy(&usb_long_buffer[64], data, length);
 8001efc:	683a      	ldr	r2, [r7, #0]
 8001efe:	6879      	ldr	r1, [r7, #4]
 8001f00:	4815      	ldr	r0, [pc, #84]	; (8001f58 <USB_Packet_Received+0xdc>)
 8001f02:	f00a f897 	bl	800c034 <memcpy>
		if(HAL_CRC_Calculate(&hcrc, (uint32_t *)usb_long_buffer, ((length + 64) / 4) - 1) == *(uint32_t *)&usb_long_buffer[length + 64- 4]){
 8001f06:	683b      	ldr	r3, [r7, #0]
 8001f08:	3340      	adds	r3, #64	; 0x40
 8001f0a:	089b      	lsrs	r3, r3, #2
 8001f0c:	3b01      	subs	r3, #1
 8001f0e:	461a      	mov	r2, r3
 8001f10:	4910      	ldr	r1, [pc, #64]	; (8001f54 <USB_Packet_Received+0xd8>)
 8001f12:	480e      	ldr	r0, [pc, #56]	; (8001f4c <USB_Packet_Received+0xd0>)
 8001f14:	f001 fc77 	bl	8003806 <HAL_CRC_Calculate>
 8001f18:	4602      	mov	r2, r0
 8001f1a:	683b      	ldr	r3, [r7, #0]
 8001f1c:	333c      	adds	r3, #60	; 0x3c
 8001f1e:	490d      	ldr	r1, [pc, #52]	; (8001f54 <USB_Packet_Received+0xd8>)
 8001f20:	440b      	add	r3, r1
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	429a      	cmp	r2, r3
 8001f26:	d105      	bne.n	8001f34 <USB_Packet_Received+0xb8>
			USB_Parse_Status(usb_long_buffer);
 8001f28:	480a      	ldr	r0, [pc, #40]	; (8001f54 <USB_Packet_Received+0xd8>)
 8001f2a:	f000 f8ff 	bl	800212c <USB_Parse_Status>
			usb_rq = USB_RQ_STAT;
 8001f2e:	4b08      	ldr	r3, [pc, #32]	; (8001f50 <USB_Packet_Received+0xd4>)
 8001f30:	2202      	movs	r2, #2
 8001f32:	701a      	strb	r2, [r3, #0]
		}
		usb_long_buffer[1] = 0xff;
 8001f34:	4b07      	ldr	r3, [pc, #28]	; (8001f54 <USB_Packet_Received+0xd8>)
 8001f36:	22ff      	movs	r2, #255	; 0xff
 8001f38:	705a      	strb	r2, [r3, #1]
 8001f3a:	e003      	b.n	8001f44 <USB_Packet_Received+0xc8>
	}else{
		usb_long_buffer[1] = 0xff;
 8001f3c:	4b05      	ldr	r3, [pc, #20]	; (8001f54 <USB_Packet_Received+0xd8>)
 8001f3e:	22ff      	movs	r2, #255	; 0xff
 8001f40:	705a      	strb	r2, [r3, #1]
	}
}
 8001f42:	bf00      	nop
 8001f44:	bf00      	nop
 8001f46:	3708      	adds	r7, #8
 8001f48:	46bd      	mov	sp, r7
 8001f4a:	bd80      	pop	{r7, pc}
 8001f4c:	200003c0 	.word	0x200003c0
 8001f50:	20000249 	.word	0x20000249
 8001f54:	20000290 	.word	0x20000290
 8001f58:	200002d0 	.word	0x200002d0

08001f5c <USB_Parse_Config>:
void USB_Parse_Config(uint8_t *data){
 8001f5c:	b480      	push	{r7}
 8001f5e:	b083      	sub	sp, #12
 8001f60:	af00      	add	r7, sp, #0
 8001f62:	6078      	str	r0, [r7, #4]
	usb_rq_sett_revert_flash = data[2];
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	789a      	ldrb	r2, [r3, #2]
 8001f68:	4b03      	ldr	r3, [pc, #12]	; (8001f78 <USB_Parse_Config+0x1c>)
 8001f6a:	701a      	strb	r2, [r3, #0]
}
 8001f6c:	bf00      	nop
 8001f6e:	370c      	adds	r7, #12
 8001f70:	46bd      	mov	sp, r7
 8001f72:	bc80      	pop	{r7}
 8001f74:	4770      	bx	lr
 8001f76:	bf00      	nop
 8001f78:	2000024a 	.word	0x2000024a

08001f7c <USB_Send_Config>:
void USB_Send_Config(){
 8001f7c:	b580      	push	{r7, lr}
 8001f7e:	b082      	sub	sp, #8
 8001f80:	af00      	add	r7, sp, #0
	usb_tx_buffer[0] = USB_TX_CONFIG_LENGTH;
 8001f82:	4b48      	ldr	r3, [pc, #288]	; (80020a4 <USB_Send_Config+0x128>)
 8001f84:	2240      	movs	r2, #64	; 0x40
 8001f86:	701a      	strb	r2, [r3, #0]
	usb_tx_buffer[1] = USB_CMD_CONFIG;
 8001f88:	4b46      	ldr	r3, [pc, #280]	; (80020a4 <USB_Send_Config+0x128>)
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	705a      	strb	r2, [r3, #1]
	*(uint16_t *)&usb_tx_buffer[2] = potentiometer_min;
 8001f8e:	4b46      	ldr	r3, [pc, #280]	; (80020a8 <USB_Send_Config+0x12c>)
 8001f90:	4a46      	ldr	r2, [pc, #280]	; (80020ac <USB_Send_Config+0x130>)
 8001f92:	8812      	ldrh	r2, [r2, #0]
 8001f94:	801a      	strh	r2, [r3, #0]
	*(uint16_t *)&usb_tx_buffer[4] = potentiometer_max;
 8001f96:	4b46      	ldr	r3, [pc, #280]	; (80020b0 <USB_Send_Config+0x134>)
 8001f98:	4a46      	ldr	r2, [pc, #280]	; (80020b4 <USB_Send_Config+0x138>)
 8001f9a:	8812      	ldrh	r2, [r2, #0]
 8001f9c:	801a      	strh	r2, [r3, #0]
	usb_tx_buffer[6] = (uint8_t)((uint16_t)motor_max_power / 10);
 8001f9e:	4b46      	ldr	r3, [pc, #280]	; (80020b8 <USB_Send_Config+0x13c>)
 8001fa0:	881b      	ldrh	r3, [r3, #0]
 8001fa2:	4a46      	ldr	r2, [pc, #280]	; (80020bc <USB_Send_Config+0x140>)
 8001fa4:	fba2 2303 	umull	r2, r3, r2, r3
 8001fa8:	08db      	lsrs	r3, r3, #3
 8001faa:	b29b      	uxth	r3, r3
 8001fac:	b2da      	uxtb	r2, r3
 8001fae:	4b3d      	ldr	r3, [pc, #244]	; (80020a4 <USB_Send_Config+0x128>)
 8001fb0:	719a      	strb	r2, [r3, #6]
	usb_tx_buffer[7] = motor_invert;
 8001fb2:	4b43      	ldr	r3, [pc, #268]	; (80020c0 <USB_Send_Config+0x144>)
 8001fb4:	781a      	ldrb	r2, [r3, #0]
 8001fb6:	4b3b      	ldr	r3, [pc, #236]	; (80020a4 <USB_Send_Config+0x128>)
 8001fb8:	71da      	strb	r2, [r3, #7]
	usb_tx_buffer[8] = signal_ignore;
 8001fba:	4b42      	ldr	r3, [pc, #264]	; (80020c4 <USB_Send_Config+0x148>)
 8001fbc:	781a      	ldrb	r2, [r3, #0]
 8001fbe:	4b39      	ldr	r3, [pc, #228]	; (80020a4 <USB_Send_Config+0x128>)
 8001fc0:	721a      	strb	r2, [r3, #8]
	General_Copy_32_Bit((uint32_t)&usb_tx_buffer[9], (uint32_t)&signal_length);
 8001fc2:	4b41      	ldr	r3, [pc, #260]	; (80020c8 <USB_Send_Config+0x14c>)
 8001fc4:	4a41      	ldr	r2, [pc, #260]	; (80020cc <USB_Send_Config+0x150>)
 8001fc6:	4611      	mov	r1, r2
 8001fc8:	4618      	mov	r0, r3
 8001fca:	f7fe fd71 	bl	8000ab0 <General_Copy_32_Bit>
	General_Copy_32_Bit((uint32_t)&usb_tx_buffer[13], (uint32_t)&signal_timeout);
 8001fce:	4b40      	ldr	r3, [pc, #256]	; (80020d0 <USB_Send_Config+0x154>)
 8001fd0:	4a40      	ldr	r2, [pc, #256]	; (80020d4 <USB_Send_Config+0x158>)
 8001fd2:	4611      	mov	r1, r2
 8001fd4:	4618      	mov	r0, r3
 8001fd6:	f7fe fd6b 	bl	8000ab0 <General_Copy_32_Bit>
	usb_tx_buffer[17] = led_mode;
 8001fda:	4b3f      	ldr	r3, [pc, #252]	; (80020d8 <USB_Send_Config+0x15c>)
 8001fdc:	781a      	ldrb	r2, [r3, #0]
 8001fde:	4b31      	ldr	r3, [pc, #196]	; (80020a4 <USB_Send_Config+0x128>)
 8001fe0:	745a      	strb	r2, [r3, #17]
	usb_tx_buffer[18] = pid_on;
 8001fe2:	4b3e      	ldr	r3, [pc, #248]	; (80020dc <USB_Send_Config+0x160>)
 8001fe4:	781a      	ldrb	r2, [r3, #0]
 8001fe6:	4b2f      	ldr	r3, [pc, #188]	; (80020a4 <USB_Send_Config+0x128>)
 8001fe8:	749a      	strb	r2, [r3, #18]
	General_Copy_32_Bit((uint32_t)&usb_tx_buffer[19], (uint32_t)&pid_kp_1);
 8001fea:	4b3d      	ldr	r3, [pc, #244]	; (80020e0 <USB_Send_Config+0x164>)
 8001fec:	4a3d      	ldr	r2, [pc, #244]	; (80020e4 <USB_Send_Config+0x168>)
 8001fee:	4611      	mov	r1, r2
 8001ff0:	4618      	mov	r0, r3
 8001ff2:	f7fe fd5d 	bl	8000ab0 <General_Copy_32_Bit>
	General_Copy_32_Bit((uint32_t)&usb_tx_buffer[23], (uint32_t)&pid_ki_1);
 8001ff6:	4b3c      	ldr	r3, [pc, #240]	; (80020e8 <USB_Send_Config+0x16c>)
 8001ff8:	4a3c      	ldr	r2, [pc, #240]	; (80020ec <USB_Send_Config+0x170>)
 8001ffa:	4611      	mov	r1, r2
 8001ffc:	4618      	mov	r0, r3
 8001ffe:	f7fe fd57 	bl	8000ab0 <General_Copy_32_Bit>
	General_Copy_32_Bit((uint32_t)&usb_tx_buffer[27], (uint32_t)&pid_kd_1);
 8002002:	4b3b      	ldr	r3, [pc, #236]	; (80020f0 <USB_Send_Config+0x174>)
 8002004:	4a3b      	ldr	r2, [pc, #236]	; (80020f4 <USB_Send_Config+0x178>)
 8002006:	4611      	mov	r1, r2
 8002008:	4618      	mov	r0, r3
 800200a:	f7fe fd51 	bl	8000ab0 <General_Copy_32_Bit>
	General_Copy_32_Bit((uint32_t)&usb_tx_buffer[31], (uint32_t)&pid_kp_1);
 800200e:	4b3a      	ldr	r3, [pc, #232]	; (80020f8 <USB_Send_Config+0x17c>)
 8002010:	4a34      	ldr	r2, [pc, #208]	; (80020e4 <USB_Send_Config+0x168>)
 8002012:	4611      	mov	r1, r2
 8002014:	4618      	mov	r0, r3
 8002016:	f7fe fd4b 	bl	8000ab0 <General_Copy_32_Bit>
	General_Copy_32_Bit((uint32_t)&usb_tx_buffer[35], (uint32_t)&pid_ki_1);
 800201a:	4b38      	ldr	r3, [pc, #224]	; (80020fc <USB_Send_Config+0x180>)
 800201c:	4a33      	ldr	r2, [pc, #204]	; (80020ec <USB_Send_Config+0x170>)
 800201e:	4611      	mov	r1, r2
 8002020:	4618      	mov	r0, r3
 8002022:	f7fe fd45 	bl	8000ab0 <General_Copy_32_Bit>
	General_Copy_32_Bit((uint32_t)&usb_tx_buffer[39], (uint32_t)&pid_kd_1);
 8002026:	4b36      	ldr	r3, [pc, #216]	; (8002100 <USB_Send_Config+0x184>)
 8002028:	4a32      	ldr	r2, [pc, #200]	; (80020f4 <USB_Send_Config+0x178>)
 800202a:	4611      	mov	r1, r2
 800202c:	4618      	mov	r0, r3
 800202e:	f7fe fd3f 	bl	8000ab0 <General_Copy_32_Bit>
	General_Copy_32_Bit((uint32_t)&usb_tx_buffer[43], (uint32_t)&pid_kp_1);
 8002032:	4b34      	ldr	r3, [pc, #208]	; (8002104 <USB_Send_Config+0x188>)
 8002034:	4a2b      	ldr	r2, [pc, #172]	; (80020e4 <USB_Send_Config+0x168>)
 8002036:	4611      	mov	r1, r2
 8002038:	4618      	mov	r0, r3
 800203a:	f7fe fd39 	bl	8000ab0 <General_Copy_32_Bit>
	General_Copy_32_Bit((uint32_t)&usb_tx_buffer[47], (uint32_t)&pid_ki_1);
 800203e:	4b32      	ldr	r3, [pc, #200]	; (8002108 <USB_Send_Config+0x18c>)
 8002040:	4a2a      	ldr	r2, [pc, #168]	; (80020ec <USB_Send_Config+0x170>)
 8002042:	4611      	mov	r1, r2
 8002044:	4618      	mov	r0, r3
 8002046:	f7fe fd33 	bl	8000ab0 <General_Copy_32_Bit>
	General_Copy_32_Bit((uint32_t)&usb_tx_buffer[51], (uint32_t)&pid_kd_1);
 800204a:	4b30      	ldr	r3, [pc, #192]	; (800210c <USB_Send_Config+0x190>)
 800204c:	4a29      	ldr	r2, [pc, #164]	; (80020f4 <USB_Send_Config+0x178>)
 800204e:	4611      	mov	r1, r2
 8002050:	4618      	mov	r0, r3
 8002052:	f7fe fd2d 	bl	8000ab0 <General_Copy_32_Bit>
	General_Copy_16_Bit((uint32_t)&usb_tx_buffer[55], (uint32_t)&pid_split_1);
 8002056:	4b2e      	ldr	r3, [pc, #184]	; (8002110 <USB_Send_Config+0x194>)
 8002058:	4a2e      	ldr	r2, [pc, #184]	; (8002114 <USB_Send_Config+0x198>)
 800205a:	4611      	mov	r1, r2
 800205c:	4618      	mov	r0, r3
 800205e:	f7fe fd44 	bl	8000aea <General_Copy_16_Bit>
	General_Copy_16_Bit((uint32_t)&usb_tx_buffer[57], (uint32_t)&pid_split_2);
 8002062:	4b2d      	ldr	r3, [pc, #180]	; (8002118 <USB_Send_Config+0x19c>)
 8002064:	4a2d      	ldr	r2, [pc, #180]	; (800211c <USB_Send_Config+0x1a0>)
 8002066:	4611      	mov	r1, r2
 8002068:	4618      	mov	r0, r3
 800206a:	f7fe fd3e 	bl	8000aea <General_Copy_16_Bit>
	usb_tx_buffer[59] = pid_sampling_time;
 800206e:	4b2c      	ldr	r3, [pc, #176]	; (8002120 <USB_Send_Config+0x1a4>)
 8002070:	781a      	ldrb	r2, [r3, #0]
 8002072:	4b0c      	ldr	r3, [pc, #48]	; (80020a4 <USB_Send_Config+0x128>)
 8002074:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
	uint32_t crc = HAL_CRC_Calculate(&hcrc, (uint32_t *)&usb_tx_buffer, (USB_TX_CONFIG_LENGTH / 4) - 1);
 8002078:	220f      	movs	r2, #15
 800207a:	490a      	ldr	r1, [pc, #40]	; (80020a4 <USB_Send_Config+0x128>)
 800207c:	4829      	ldr	r0, [pc, #164]	; (8002124 <USB_Send_Config+0x1a8>)
 800207e:	f001 fbc2 	bl	8003806 <HAL_CRC_Calculate>
 8002082:	4603      	mov	r3, r0
 8002084:	607b      	str	r3, [r7, #4]
	General_Copy_32_Bit((uint32_t)&usb_tx_buffer[60], (uint32_t)&crc);
 8002086:	4a28      	ldr	r2, [pc, #160]	; (8002128 <USB_Send_Config+0x1ac>)
 8002088:	1d3b      	adds	r3, r7, #4
 800208a:	4619      	mov	r1, r3
 800208c:	4610      	mov	r0, r2
 800208e:	f7fe fd0f 	bl	8000ab0 <General_Copy_32_Bit>
	CDC_Transmit_FS((uint8_t *)&usb_tx_buffer, USB_TX_CONFIG_LENGTH);
 8002092:	2140      	movs	r1, #64	; 0x40
 8002094:	4803      	ldr	r0, [pc, #12]	; (80020a4 <USB_Send_Config+0x128>)
 8002096:	f009 fbcb 	bl	800b830 <CDC_Transmit_FS>
}
 800209a:	bf00      	nop
 800209c:	3708      	adds	r7, #8
 800209e:	46bd      	mov	sp, r7
 80020a0:	bd80      	pop	{r7, pc}
 80020a2:	bf00      	nop
 80020a4:	20000250 	.word	0x20000250
 80020a8:	20000252 	.word	0x20000252
 80020ac:	200001ec 	.word	0x200001ec
 80020b0:	20000254 	.word	0x20000254
 80020b4:	200001ee 	.word	0x200001ee
 80020b8:	20000000 	.word	0x20000000
 80020bc:	cccccccd 	.word	0xcccccccd
 80020c0:	200001c7 	.word	0x200001c7
 80020c4:	2000023c 	.word	0x2000023c
 80020c8:	20000259 	.word	0x20000259
 80020cc:	20000240 	.word	0x20000240
 80020d0:	2000025d 	.word	0x2000025d
 80020d4:	20000244 	.word	0x20000244
 80020d8:	200001c4 	.word	0x200001c4
 80020dc:	20000020 	.word	0x20000020
 80020e0:	20000263 	.word	0x20000263
 80020e4:	20000004 	.word	0x20000004
 80020e8:	20000267 	.word	0x20000267
 80020ec:	200001cc 	.word	0x200001cc
 80020f0:	2000026b 	.word	0x2000026b
 80020f4:	20000008 	.word	0x20000008
 80020f8:	2000026f 	.word	0x2000026f
 80020fc:	20000273 	.word	0x20000273
 8002100:	20000277 	.word	0x20000277
 8002104:	2000027b 	.word	0x2000027b
 8002108:	2000027f 	.word	0x2000027f
 800210c:	20000283 	.word	0x20000283
 8002110:	20000287 	.word	0x20000287
 8002114:	2000001c 	.word	0x2000001c
 8002118:	20000289 	.word	0x20000289
 800211c:	2000001e 	.word	0x2000001e
 8002120:	20000002 	.word	0x20000002
 8002124:	200003c0 	.word	0x200003c0
 8002128:	2000028c 	.word	0x2000028c

0800212c <USB_Parse_Status>:
void USB_Parse_Status(uint8_t *data){
 800212c:	b580      	push	{r7, lr}
 800212e:	b084      	sub	sp, #16
 8002130:	af00      	add	r7, sp, #0
 8002132:	6078      	str	r0, [r7, #4]
	potentiometer_min = *(uint16_t *)&data[2];
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	885a      	ldrh	r2, [r3, #2]
 8002138:	4b5e      	ldr	r3, [pc, #376]	; (80022b4 <USB_Parse_Status+0x188>)
 800213a:	801a      	strh	r2, [r3, #0]
	potentiometer_max = *(uint16_t *)&data[4];
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	889a      	ldrh	r2, [r3, #4]
 8002140:	4b5d      	ldr	r3, [pc, #372]	; (80022b8 <USB_Parse_Status+0x18c>)
 8002142:	801a      	strh	r2, [r3, #0]
	motor_max_power = (uint16_t)data[6] * 10;
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	3306      	adds	r3, #6
 8002148:	781b      	ldrb	r3, [r3, #0]
 800214a:	b29b      	uxth	r3, r3
 800214c:	461a      	mov	r2, r3
 800214e:	0092      	lsls	r2, r2, #2
 8002150:	4413      	add	r3, r2
 8002152:	005b      	lsls	r3, r3, #1
 8002154:	b29a      	uxth	r2, r3
 8002156:	4b59      	ldr	r3, [pc, #356]	; (80022bc <USB_Parse_Status+0x190>)
 8002158:	801a      	strh	r2, [r3, #0]
	motor_invert = data[7];
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	79da      	ldrb	r2, [r3, #7]
 800215e:	4b58      	ldr	r3, [pc, #352]	; (80022c0 <USB_Parse_Status+0x194>)
 8002160:	701a      	strb	r2, [r3, #0]
	signal_ignore = data[8];
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	7a1a      	ldrb	r2, [r3, #8]
 8002166:	4b57      	ldr	r3, [pc, #348]	; (80022c4 <USB_Parse_Status+0x198>)
 8002168:	701a      	strb	r2, [r3, #0]
	General_Copy_32_Bit((uint32_t)&signal_length, (uint32_t)&data[9]);
 800216a:	4a57      	ldr	r2, [pc, #348]	; (80022c8 <USB_Parse_Status+0x19c>)
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	3309      	adds	r3, #9
 8002170:	4619      	mov	r1, r3
 8002172:	4610      	mov	r0, r2
 8002174:	f7fe fc9c 	bl	8000ab0 <General_Copy_32_Bit>
	General_Copy_32_Bit((uint32_t)&signal_timeout, (uint32_t)&data[13]);
 8002178:	4a54      	ldr	r2, [pc, #336]	; (80022cc <USB_Parse_Status+0x1a0>)
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	330d      	adds	r3, #13
 800217e:	4619      	mov	r1, r3
 8002180:	4610      	mov	r0, r2
 8002182:	f7fe fc95 	bl	8000ab0 <General_Copy_32_Bit>
	led_mode = data[17];
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	7c5a      	ldrb	r2, [r3, #17]
 800218a:	4b51      	ldr	r3, [pc, #324]	; (80022d0 <USB_Parse_Status+0x1a4>)
 800218c:	701a      	strb	r2, [r3, #0]
	pid_on = data[18];
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	7c9a      	ldrb	r2, [r3, #18]
 8002192:	4b50      	ldr	r3, [pc, #320]	; (80022d4 <USB_Parse_Status+0x1a8>)
 8002194:	701a      	strb	r2, [r3, #0]
	General_Copy_32_Bit((uint32_t)&pid_kp_1, (uint32_t)&data[19]);
 8002196:	4a50      	ldr	r2, [pc, #320]	; (80022d8 <USB_Parse_Status+0x1ac>)
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	3313      	adds	r3, #19
 800219c:	4619      	mov	r1, r3
 800219e:	4610      	mov	r0, r2
 80021a0:	f7fe fc86 	bl	8000ab0 <General_Copy_32_Bit>
	General_Copy_32_Bit((uint32_t)&pid_ki_1, (uint32_t)&data[23]);
 80021a4:	4a4d      	ldr	r2, [pc, #308]	; (80022dc <USB_Parse_Status+0x1b0>)
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	3317      	adds	r3, #23
 80021aa:	4619      	mov	r1, r3
 80021ac:	4610      	mov	r0, r2
 80021ae:	f7fe fc7f 	bl	8000ab0 <General_Copy_32_Bit>
	General_Copy_32_Bit((uint32_t)&pid_kd_1, (uint32_t)&data[27]);
 80021b2:	4a4b      	ldr	r2, [pc, #300]	; (80022e0 <USB_Parse_Status+0x1b4>)
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	331b      	adds	r3, #27
 80021b8:	4619      	mov	r1, r3
 80021ba:	4610      	mov	r0, r2
 80021bc:	f7fe fc78 	bl	8000ab0 <General_Copy_32_Bit>
	General_Copy_32_Bit((uint32_t)&pid_kp_2, (uint32_t)&data[31]);
 80021c0:	4a48      	ldr	r2, [pc, #288]	; (80022e4 <USB_Parse_Status+0x1b8>)
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	331f      	adds	r3, #31
 80021c6:	4619      	mov	r1, r3
 80021c8:	4610      	mov	r0, r2
 80021ca:	f7fe fc71 	bl	8000ab0 <General_Copy_32_Bit>
	General_Copy_32_Bit((uint32_t)&pid_ki_2, (uint32_t)&data[35]);
 80021ce:	4a46      	ldr	r2, [pc, #280]	; (80022e8 <USB_Parse_Status+0x1bc>)
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	3323      	adds	r3, #35	; 0x23
 80021d4:	4619      	mov	r1, r3
 80021d6:	4610      	mov	r0, r2
 80021d8:	f7fe fc6a 	bl	8000ab0 <General_Copy_32_Bit>
	General_Copy_32_Bit((uint32_t)&pid_kd_2, (uint32_t)&data[39]);
 80021dc:	4a43      	ldr	r2, [pc, #268]	; (80022ec <USB_Parse_Status+0x1c0>)
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	3327      	adds	r3, #39	; 0x27
 80021e2:	4619      	mov	r1, r3
 80021e4:	4610      	mov	r0, r2
 80021e6:	f7fe fc63 	bl	8000ab0 <General_Copy_32_Bit>
	General_Copy_32_Bit((uint32_t)&pid_kp_3, (uint32_t)&data[43]);
 80021ea:	4a41      	ldr	r2, [pc, #260]	; (80022f0 <USB_Parse_Status+0x1c4>)
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	332b      	adds	r3, #43	; 0x2b
 80021f0:	4619      	mov	r1, r3
 80021f2:	4610      	mov	r0, r2
 80021f4:	f7fe fc5c 	bl	8000ab0 <General_Copy_32_Bit>
	General_Copy_32_Bit((uint32_t)&pid_ki_3, (uint32_t)&data[47]);
 80021f8:	4a3e      	ldr	r2, [pc, #248]	; (80022f4 <USB_Parse_Status+0x1c8>)
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	332f      	adds	r3, #47	; 0x2f
 80021fe:	4619      	mov	r1, r3
 8002200:	4610      	mov	r0, r2
 8002202:	f7fe fc55 	bl	8000ab0 <General_Copy_32_Bit>
	General_Copy_32_Bit((uint32_t)&pid_kd_3, (uint32_t)&data[51]);
 8002206:	4a3c      	ldr	r2, [pc, #240]	; (80022f8 <USB_Parse_Status+0x1cc>)
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	3333      	adds	r3, #51	; 0x33
 800220c:	4619      	mov	r1, r3
 800220e:	4610      	mov	r0, r2
 8002210:	f7fe fc4e 	bl	8000ab0 <General_Copy_32_Bit>
	General_Copy_16_Bit((uint32_t)&pid_split_1, (uint32_t)&data[55]);
 8002214:	4a39      	ldr	r2, [pc, #228]	; (80022fc <USB_Parse_Status+0x1d0>)
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	3337      	adds	r3, #55	; 0x37
 800221a:	4619      	mov	r1, r3
 800221c:	4610      	mov	r0, r2
 800221e:	f7fe fc64 	bl	8000aea <General_Copy_16_Bit>
	General_Copy_16_Bit((uint32_t)&pid_split_2, (uint32_t)&data[57]);
 8002222:	4a37      	ldr	r2, [pc, #220]	; (8002300 <USB_Parse_Status+0x1d4>)
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	3339      	adds	r3, #57	; 0x39
 8002228:	4619      	mov	r1, r3
 800222a:	4610      	mov	r0, r2
 800222c:	f7fe fc5d 	bl	8000aea <General_Copy_16_Bit>
	pid_sampling_time = data[59];
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	f893 203b 	ldrb.w	r2, [r3, #59]	; 0x3b
 8002236:	4b33      	ldr	r3, [pc, #204]	; (8002304 <USB_Parse_Status+0x1d8>)
 8002238:	701a      	strb	r2, [r3, #0]
	if(PID_Get_Sampling_Time() != pid_sampling_time){
 800223a:	f7fe fe2b 	bl	8000e94 <PID_Get_Sampling_Time>
 800223e:	4603      	mov	r3, r0
 8002240:	461a      	mov	r2, r3
 8002242:	4b30      	ldr	r3, [pc, #192]	; (8002304 <USB_Parse_Status+0x1d8>)
 8002244:	781b      	ldrb	r3, [r3, #0]
 8002246:	b29b      	uxth	r3, r3
 8002248:	429a      	cmp	r2, r3
 800224a:	d005      	beq.n	8002258 <USB_Parse_Status+0x12c>
		PID_Set_Sampling_Time(pid_sampling_time);
 800224c:	4b2d      	ldr	r3, [pc, #180]	; (8002304 <USB_Parse_Status+0x1d8>)
 800224e:	781b      	ldrb	r3, [r3, #0]
 8002250:	b29b      	uxth	r3, r3
 8002252:	4618      	mov	r0, r3
 8002254:	f7fe fe30 	bl	8000eb8 <PID_Set_Sampling_Time>
	}
	float new_pid_setpoint = 0;
 8002258:	f04f 0300 	mov.w	r3, #0
 800225c:	60fb      	str	r3, [r7, #12]
	General_Copy_32_Bit((uint32_t)&new_pid_setpoint, (uint32_t)&data[60]);
 800225e:	f107 020c 	add.w	r2, r7, #12
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	333c      	adds	r3, #60	; 0x3c
 8002266:	4619      	mov	r1, r3
 8002268:	4610      	mov	r0, r2
 800226a:	f7fe fc21 	bl	8000ab0 <General_Copy_32_Bit>
	if(signal_ignore){
 800226e:	4b15      	ldr	r3, [pc, #84]	; (80022c4 <USB_Parse_Status+0x198>)
 8002270:	781b      	ldrb	r3, [r3, #0]
 8002272:	2b00      	cmp	r3, #0
 8002274:	d00f      	beq.n	8002296 <USB_Parse_Status+0x16a>
		if(pid_setpoint != new_pid_setpoint){
 8002276:	4b24      	ldr	r3, [pc, #144]	; (8002308 <USB_Parse_Status+0x1dc>)
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	68fa      	ldr	r2, [r7, #12]
 800227c:	4611      	mov	r1, r2
 800227e:	4618      	mov	r0, r3
 8002280:	f7fe fa06 	bl	8000690 <__aeabi_fcmpeq>
 8002284:	4603      	mov	r3, r0
 8002286:	2b00      	cmp	r3, #0
 8002288:	d102      	bne.n	8002290 <USB_Parse_Status+0x164>
			led_position_changed = 1;
 800228a:	4b20      	ldr	r3, [pc, #128]	; (800230c <USB_Parse_Status+0x1e0>)
 800228c:	2201      	movs	r2, #1
 800228e:	701a      	strb	r2, [r3, #0]
		}
		pid_setpoint = new_pid_setpoint;
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	4a1d      	ldr	r2, [pc, #116]	; (8002308 <USB_Parse_Status+0x1dc>)
 8002294:	6013      	str	r3, [r2, #0]
	}
	usb_rq_stat_phold = data[64];
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
 800229c:	4b1c      	ldr	r3, [pc, #112]	; (8002310 <USB_Parse_Status+0x1e4>)
 800229e:	701a      	strb	r2, [r3, #0]
	usb_rq_stat_motor = data[65];
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	f893 2041 	ldrb.w	r2, [r3, #65]	; 0x41
 80022a6:	4b1b      	ldr	r3, [pc, #108]	; (8002314 <USB_Parse_Status+0x1e8>)
 80022a8:	701a      	strb	r2, [r3, #0]
}
 80022aa:	bf00      	nop
 80022ac:	3710      	adds	r7, #16
 80022ae:	46bd      	mov	sp, r7
 80022b0:	bd80      	pop	{r7, pc}
 80022b2:	bf00      	nop
 80022b4:	200001ec 	.word	0x200001ec
 80022b8:	200001ee 	.word	0x200001ee
 80022bc:	20000000 	.word	0x20000000
 80022c0:	200001c7 	.word	0x200001c7
 80022c4:	2000023c 	.word	0x2000023c
 80022c8:	20000240 	.word	0x20000240
 80022cc:	20000244 	.word	0x20000244
 80022d0:	200001c4 	.word	0x200001c4
 80022d4:	20000020 	.word	0x20000020
 80022d8:	20000004 	.word	0x20000004
 80022dc:	200001cc 	.word	0x200001cc
 80022e0:	20000008 	.word	0x20000008
 80022e4:	2000000c 	.word	0x2000000c
 80022e8:	200001d0 	.word	0x200001d0
 80022ec:	20000010 	.word	0x20000010
 80022f0:	20000014 	.word	0x20000014
 80022f4:	200001d4 	.word	0x200001d4
 80022f8:	20000018 	.word	0x20000018
 80022fc:	2000001c 	.word	0x2000001c
 8002300:	2000001e 	.word	0x2000001e
 8002304:	20000002 	.word	0x20000002
 8002308:	20000024 	.word	0x20000024
 800230c:	200001c5 	.word	0x200001c5
 8002310:	2000024c 	.word	0x2000024c
 8002314:	2000024b 	.word	0x2000024b

08002318 <USB_Send_Status>:
void USB_Send_Status(){
 8002318:	b580      	push	{r7, lr}
 800231a:	b082      	sub	sp, #8
 800231c:	af00      	add	r7, sp, #0
	usb_tx_buffer[0] = USB_TX_STATUS_LENGTH;
 800231e:	4b1f      	ldr	r3, [pc, #124]	; (800239c <USB_Send_Status+0x84>)
 8002320:	2214      	movs	r2, #20
 8002322:	701a      	strb	r2, [r3, #0]
	usb_tx_buffer[1] = USB_CMD_STATUS;
 8002324:	4b1d      	ldr	r3, [pc, #116]	; (800239c <USB_Send_Status+0x84>)
 8002326:	2201      	movs	r2, #1
 8002328:	705a      	strb	r2, [r3, #1]
	usb_tx_buffer[2] = pid_running;
 800232a:	4b1d      	ldr	r3, [pc, #116]	; (80023a0 <USB_Send_Status+0x88>)
 800232c:	781a      	ldrb	r2, [r3, #0]
 800232e:	4b1b      	ldr	r3, [pc, #108]	; (800239c <USB_Send_Status+0x84>)
 8002330:	709a      	strb	r2, [r3, #2]
	General_Copy_32_Bit((uint32_t)&usb_tx_buffer[3], (uint32_t)&pid_setpoint);
 8002332:	4b1c      	ldr	r3, [pc, #112]	; (80023a4 <USB_Send_Status+0x8c>)
 8002334:	4a1c      	ldr	r2, [pc, #112]	; (80023a8 <USB_Send_Status+0x90>)
 8002336:	4611      	mov	r1, r2
 8002338:	4618      	mov	r0, r3
 800233a:	f7fe fbb9 	bl	8000ab0 <General_Copy_32_Bit>
	General_Copy_32_Bit((uint32_t)&usb_tx_buffer[7], (uint32_t)&potentiometer_position);
 800233e:	4b1b      	ldr	r3, [pc, #108]	; (80023ac <USB_Send_Status+0x94>)
 8002340:	4a1b      	ldr	r2, [pc, #108]	; (80023b0 <USB_Send_Status+0x98>)
 8002342:	4611      	mov	r1, r2
 8002344:	4618      	mov	r0, r3
 8002346:	f7fe fbb3 	bl	8000ab0 <General_Copy_32_Bit>
	int16_t motor_val = Motor_Get();
 800234a:	f7fe fd2d 	bl	8000da8 <Motor_Get>
 800234e:	4603      	mov	r3, r0
 8002350:	80fb      	strh	r3, [r7, #6]
	General_Copy_16_Bit((uint32_t)&usb_tx_buffer[11], (uint32_t)&motor_val);
 8002352:	4a18      	ldr	r2, [pc, #96]	; (80023b4 <USB_Send_Status+0x9c>)
 8002354:	1dbb      	adds	r3, r7, #6
 8002356:	4619      	mov	r1, r3
 8002358:	4610      	mov	r0, r2
 800235a:	f7fe fbc6 	bl	8000aea <General_Copy_16_Bit>
	usb_tx_buffer[13] = USB_CRC_PADDING;
 800235e:	4b0f      	ldr	r3, [pc, #60]	; (800239c <USB_Send_Status+0x84>)
 8002360:	2200      	movs	r2, #0
 8002362:	735a      	strb	r2, [r3, #13]
	usb_tx_buffer[14] = USB_CRC_PADDING;
 8002364:	4b0d      	ldr	r3, [pc, #52]	; (800239c <USB_Send_Status+0x84>)
 8002366:	2200      	movs	r2, #0
 8002368:	739a      	strb	r2, [r3, #14]
	usb_tx_buffer[15] = USB_CRC_PADDING;
 800236a:	4b0c      	ldr	r3, [pc, #48]	; (800239c <USB_Send_Status+0x84>)
 800236c:	2200      	movs	r2, #0
 800236e:	73da      	strb	r2, [r3, #15]
	uint32_t crc = HAL_CRC_Calculate(&hcrc, (uint32_t *)&usb_tx_buffer, (USB_TX_STATUS_LENGTH / 4) - 1);
 8002370:	2204      	movs	r2, #4
 8002372:	490a      	ldr	r1, [pc, #40]	; (800239c <USB_Send_Status+0x84>)
 8002374:	4810      	ldr	r0, [pc, #64]	; (80023b8 <USB_Send_Status+0xa0>)
 8002376:	f001 fa46 	bl	8003806 <HAL_CRC_Calculate>
 800237a:	4603      	mov	r3, r0
 800237c:	603b      	str	r3, [r7, #0]
	General_Copy_32_Bit((uint32_t)&usb_tx_buffer[16], (uint32_t)&crc);
 800237e:	4a0f      	ldr	r2, [pc, #60]	; (80023bc <USB_Send_Status+0xa4>)
 8002380:	463b      	mov	r3, r7
 8002382:	4619      	mov	r1, r3
 8002384:	4610      	mov	r0, r2
 8002386:	f7fe fb93 	bl	8000ab0 <General_Copy_32_Bit>
	CDC_Transmit_FS((uint8_t *)&usb_tx_buffer, USB_TX_STATUS_LENGTH);
 800238a:	2114      	movs	r1, #20
 800238c:	4803      	ldr	r0, [pc, #12]	; (800239c <USB_Send_Status+0x84>)
 800238e:	f009 fa4f 	bl	800b830 <CDC_Transmit_FS>
 8002392:	bf00      	nop
 8002394:	3708      	adds	r7, #8
 8002396:	46bd      	mov	sp, r7
 8002398:	bd80      	pop	{r7, pc}
 800239a:	bf00      	nop
 800239c:	20000250 	.word	0x20000250
 80023a0:	200001d8 	.word	0x200001d8
 80023a4:	20000253 	.word	0x20000253
 80023a8:	20000024 	.word	0x20000024
 80023ac:	20000257 	.word	0x20000257
 80023b0:	200001f8 	.word	0x200001f8
 80023b4:	2000025b 	.word	0x2000025b
 80023b8:	200003c0 	.word	0x200003c0
 80023bc:	20000260 	.word	0x20000260

080023c0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80023c4:	f000 fbe4 	bl	8002b90 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80023c8:	f000 f813 	bl	80023f2 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80023cc:	f000 f9de 	bl	800278c <MX_GPIO_Init>
  MX_ADC1_Init();
 80023d0:	f000 f86c 	bl	80024ac <MX_ADC1_Init>
  MX_CRC_Init();
 80023d4:	f000 f8a8 	bl	8002528 <MX_CRC_Init>
  MX_TIM2_Init();
 80023d8:	f000 f8ba 	bl	8002550 <MX_TIM2_Init>
  MX_TIM3_Init();
 80023dc:	f000 f93a 	bl	8002654 <MX_TIM3_Init>
  MX_TIM4_Init();
 80023e0:	f000 f986 	bl	80026f0 <MX_TIM4_Init>
  MX_USB_DEVICE_Init();
 80023e4:	f009 f960 	bl	800b6a8 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */
App_Init();
 80023e8:	f7fe fa06 	bl	80007f8 <App_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
App_Loop();
 80023ec:	f7fe fa12 	bl	8000814 <App_Loop>
 80023f0:	e7fc      	b.n	80023ec <main+0x2c>

080023f2 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80023f2:	b580      	push	{r7, lr}
 80023f4:	b094      	sub	sp, #80	; 0x50
 80023f6:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80023f8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80023fc:	2228      	movs	r2, #40	; 0x28
 80023fe:	2100      	movs	r1, #0
 8002400:	4618      	mov	r0, r3
 8002402:	f009 fe25 	bl	800c050 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002406:	f107 0314 	add.w	r3, r7, #20
 800240a:	2200      	movs	r2, #0
 800240c:	601a      	str	r2, [r3, #0]
 800240e:	605a      	str	r2, [r3, #4]
 8002410:	609a      	str	r2, [r3, #8]
 8002412:	60da      	str	r2, [r3, #12]
 8002414:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002416:	1d3b      	adds	r3, r7, #4
 8002418:	2200      	movs	r2, #0
 800241a:	601a      	str	r2, [r3, #0]
 800241c:	605a      	str	r2, [r3, #4]
 800241e:	609a      	str	r2, [r3, #8]
 8002420:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002422:	2301      	movs	r3, #1
 8002424:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002426:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800242a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800242c:	2300      	movs	r3, #0
 800242e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002430:	2301      	movs	r3, #1
 8002432:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002434:	2302      	movs	r3, #2
 8002436:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002438:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800243c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800243e:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8002442:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002444:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002448:	4618      	mov	r0, r3
 800244a:	f003 fa9f 	bl	800598c <HAL_RCC_OscConfig>
 800244e:	4603      	mov	r3, r0
 8002450:	2b00      	cmp	r3, #0
 8002452:	d001      	beq.n	8002458 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8002454:	f000 fa04 	bl	8002860 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002458:	230f      	movs	r3, #15
 800245a:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800245c:	2302      	movs	r3, #2
 800245e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002460:	2300      	movs	r3, #0
 8002462:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002464:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002468:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800246a:	2300      	movs	r3, #0
 800246c:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800246e:	f107 0314 	add.w	r3, r7, #20
 8002472:	2102      	movs	r1, #2
 8002474:	4618      	mov	r0, r3
 8002476:	f003 fd0b 	bl	8005e90 <HAL_RCC_ClockConfig>
 800247a:	4603      	mov	r3, r0
 800247c:	2b00      	cmp	r3, #0
 800247e:	d001      	beq.n	8002484 <SystemClock_Config+0x92>
  {
    Error_Handler();
 8002480:	f000 f9ee 	bl	8002860 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC|RCC_PERIPHCLK_USB;
 8002484:	2312      	movs	r3, #18
 8002486:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8002488:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800248c:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 800248e:	2300      	movs	r3, #0
 8002490:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002492:	1d3b      	adds	r3, r7, #4
 8002494:	4618      	mov	r0, r3
 8002496:	f003 fe7f 	bl	8006198 <HAL_RCCEx_PeriphCLKConfig>
 800249a:	4603      	mov	r3, r0
 800249c:	2b00      	cmp	r3, #0
 800249e:	d001      	beq.n	80024a4 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 80024a0:	f000 f9de 	bl	8002860 <Error_Handler>
  }
}
 80024a4:	bf00      	nop
 80024a6:	3750      	adds	r7, #80	; 0x50
 80024a8:	46bd      	mov	sp, r7
 80024aa:	bd80      	pop	{r7, pc}

080024ac <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80024ac:	b580      	push	{r7, lr}
 80024ae:	b084      	sub	sp, #16
 80024b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80024b2:	1d3b      	adds	r3, r7, #4
 80024b4:	2200      	movs	r2, #0
 80024b6:	601a      	str	r2, [r3, #0]
 80024b8:	605a      	str	r2, [r3, #4]
 80024ba:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80024bc:	4b18      	ldr	r3, [pc, #96]	; (8002520 <MX_ADC1_Init+0x74>)
 80024be:	4a19      	ldr	r2, [pc, #100]	; (8002524 <MX_ADC1_Init+0x78>)
 80024c0:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80024c2:	4b17      	ldr	r3, [pc, #92]	; (8002520 <MX_ADC1_Init+0x74>)
 80024c4:	2200      	movs	r2, #0
 80024c6:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80024c8:	4b15      	ldr	r3, [pc, #84]	; (8002520 <MX_ADC1_Init+0x74>)
 80024ca:	2201      	movs	r2, #1
 80024cc:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80024ce:	4b14      	ldr	r3, [pc, #80]	; (8002520 <MX_ADC1_Init+0x74>)
 80024d0:	2200      	movs	r2, #0
 80024d2:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80024d4:	4b12      	ldr	r3, [pc, #72]	; (8002520 <MX_ADC1_Init+0x74>)
 80024d6:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 80024da:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80024dc:	4b10      	ldr	r3, [pc, #64]	; (8002520 <MX_ADC1_Init+0x74>)
 80024de:	2200      	movs	r2, #0
 80024e0:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 80024e2:	4b0f      	ldr	r3, [pc, #60]	; (8002520 <MX_ADC1_Init+0x74>)
 80024e4:	2201      	movs	r2, #1
 80024e6:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80024e8:	480d      	ldr	r0, [pc, #52]	; (8002520 <MX_ADC1_Init+0x74>)
 80024ea:	f000 fbb3 	bl	8002c54 <HAL_ADC_Init>
 80024ee:	4603      	mov	r3, r0
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d001      	beq.n	80024f8 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 80024f4:	f000 f9b4 	bl	8002860 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80024f8:	2304      	movs	r3, #4
 80024fa:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80024fc:	2301      	movs	r3, #1
 80024fe:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8002500:	2307      	movs	r3, #7
 8002502:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002504:	1d3b      	adds	r3, r7, #4
 8002506:	4619      	mov	r1, r3
 8002508:	4805      	ldr	r0, [pc, #20]	; (8002520 <MX_ADC1_Init+0x74>)
 800250a:	f000 fe09 	bl	8003120 <HAL_ADC_ConfigChannel>
 800250e:	4603      	mov	r3, r0
 8002510:	2b00      	cmp	r3, #0
 8002512:	d001      	beq.n	8002518 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8002514:	f000 f9a4 	bl	8002860 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002518:	bf00      	nop
 800251a:	3710      	adds	r7, #16
 800251c:	46bd      	mov	sp, r7
 800251e:	bd80      	pop	{r7, pc}
 8002520:	20000390 	.word	0x20000390
 8002524:	40012400 	.word	0x40012400

08002528 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 800252c:	4b06      	ldr	r3, [pc, #24]	; (8002548 <MX_CRC_Init+0x20>)
 800252e:	4a07      	ldr	r2, [pc, #28]	; (800254c <MX_CRC_Init+0x24>)
 8002530:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8002532:	4805      	ldr	r0, [pc, #20]	; (8002548 <MX_CRC_Init+0x20>)
 8002534:	f001 f94b 	bl	80037ce <HAL_CRC_Init>
 8002538:	4603      	mov	r3, r0
 800253a:	2b00      	cmp	r3, #0
 800253c:	d001      	beq.n	8002542 <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 800253e:	f000 f98f 	bl	8002860 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8002542:	bf00      	nop
 8002544:	bd80      	pop	{r7, pc}
 8002546:	bf00      	nop
 8002548:	200003c0 	.word	0x200003c0
 800254c:	40023000 	.word	0x40023000

08002550 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002550:	b580      	push	{r7, lr}
 8002552:	b08e      	sub	sp, #56	; 0x38
 8002554:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002556:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800255a:	2200      	movs	r2, #0
 800255c:	601a      	str	r2, [r3, #0]
 800255e:	605a      	str	r2, [r3, #4]
 8002560:	609a      	str	r2, [r3, #8]
 8002562:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002564:	f107 0320 	add.w	r3, r7, #32
 8002568:	2200      	movs	r2, #0
 800256a:	601a      	str	r2, [r3, #0]
 800256c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800256e:	1d3b      	adds	r3, r7, #4
 8002570:	2200      	movs	r2, #0
 8002572:	601a      	str	r2, [r3, #0]
 8002574:	605a      	str	r2, [r3, #4]
 8002576:	609a      	str	r2, [r3, #8]
 8002578:	60da      	str	r2, [r3, #12]
 800257a:	611a      	str	r2, [r3, #16]
 800257c:	615a      	str	r2, [r3, #20]
 800257e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002580:	4b33      	ldr	r3, [pc, #204]	; (8002650 <MX_TIM2_Init+0x100>)
 8002582:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002586:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7;
 8002588:	4b31      	ldr	r3, [pc, #196]	; (8002650 <MX_TIM2_Init+0x100>)
 800258a:	2207      	movs	r2, #7
 800258c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800258e:	4b30      	ldr	r3, [pc, #192]	; (8002650 <MX_TIM2_Init+0x100>)
 8002590:	2200      	movs	r2, #0
 8002592:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000;
 8002594:	4b2e      	ldr	r3, [pc, #184]	; (8002650 <MX_TIM2_Init+0x100>)
 8002596:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800259a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800259c:	4b2c      	ldr	r3, [pc, #176]	; (8002650 <MX_TIM2_Init+0x100>)
 800259e:	2200      	movs	r2, #0
 80025a0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80025a2:	4b2b      	ldr	r3, [pc, #172]	; (8002650 <MX_TIM2_Init+0x100>)
 80025a4:	2200      	movs	r2, #0
 80025a6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80025a8:	4829      	ldr	r0, [pc, #164]	; (8002650 <MX_TIM2_Init+0x100>)
 80025aa:	f003 ff6b 	bl	8006484 <HAL_TIM_Base_Init>
 80025ae:	4603      	mov	r3, r0
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d001      	beq.n	80025b8 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 80025b4:	f000 f954 	bl	8002860 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80025b8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80025bc:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80025be:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80025c2:	4619      	mov	r1, r3
 80025c4:	4822      	ldr	r0, [pc, #136]	; (8002650 <MX_TIM2_Init+0x100>)
 80025c6:	f004 fb37 	bl	8006c38 <HAL_TIM_ConfigClockSource>
 80025ca:	4603      	mov	r3, r0
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d001      	beq.n	80025d4 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 80025d0:	f000 f946 	bl	8002860 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80025d4:	481e      	ldr	r0, [pc, #120]	; (8002650 <MX_TIM2_Init+0x100>)
 80025d6:	f004 f86f 	bl	80066b8 <HAL_TIM_PWM_Init>
 80025da:	4603      	mov	r3, r0
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d001      	beq.n	80025e4 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 80025e0:	f000 f93e 	bl	8002860 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80025e4:	2300      	movs	r3, #0
 80025e6:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80025e8:	2300      	movs	r3, #0
 80025ea:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80025ec:	f107 0320 	add.w	r3, r7, #32
 80025f0:	4619      	mov	r1, r3
 80025f2:	4817      	ldr	r0, [pc, #92]	; (8002650 <MX_TIM2_Init+0x100>)
 80025f4:	f004 feac 	bl	8007350 <HAL_TIMEx_MasterConfigSynchronization>
 80025f8:	4603      	mov	r3, r0
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d001      	beq.n	8002602 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 80025fe:	f000 f92f 	bl	8002860 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002602:	2360      	movs	r3, #96	; 0x60
 8002604:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1000;
 8002606:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800260a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 800260c:	2302      	movs	r3, #2
 800260e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002610:	2300      	movs	r3, #0
 8002612:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002614:	1d3b      	adds	r3, r7, #4
 8002616:	2200      	movs	r2, #0
 8002618:	4619      	mov	r1, r3
 800261a:	480d      	ldr	r0, [pc, #52]	; (8002650 <MX_TIM2_Init+0x100>)
 800261c:	f004 fa4e 	bl	8006abc <HAL_TIM_PWM_ConfigChannel>
 8002620:	4603      	mov	r3, r0
 8002622:	2b00      	cmp	r3, #0
 8002624:	d001      	beq.n	800262a <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 8002626:	f000 f91b 	bl	8002860 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800262a:	1d3b      	adds	r3, r7, #4
 800262c:	2204      	movs	r2, #4
 800262e:	4619      	mov	r1, r3
 8002630:	4807      	ldr	r0, [pc, #28]	; (8002650 <MX_TIM2_Init+0x100>)
 8002632:	f004 fa43 	bl	8006abc <HAL_TIM_PWM_ConfigChannel>
 8002636:	4603      	mov	r3, r0
 8002638:	2b00      	cmp	r3, #0
 800263a:	d001      	beq.n	8002640 <MX_TIM2_Init+0xf0>
  {
    Error_Handler();
 800263c:	f000 f910 	bl	8002860 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8002640:	4803      	ldr	r0, [pc, #12]	; (8002650 <MX_TIM2_Init+0x100>)
 8002642:	f000 f9f3 	bl	8002a2c <HAL_TIM_MspPostInit>

}
 8002646:	bf00      	nop
 8002648:	3738      	adds	r7, #56	; 0x38
 800264a:	46bd      	mov	sp, r7
 800264c:	bd80      	pop	{r7, pc}
 800264e:	bf00      	nop
 8002650:	200003c8 	.word	0x200003c8

08002654 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002654:	b580      	push	{r7, lr}
 8002656:	b086      	sub	sp, #24
 8002658:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800265a:	f107 0308 	add.w	r3, r7, #8
 800265e:	2200      	movs	r2, #0
 8002660:	601a      	str	r2, [r3, #0]
 8002662:	605a      	str	r2, [r3, #4]
 8002664:	609a      	str	r2, [r3, #8]
 8002666:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002668:	463b      	mov	r3, r7
 800266a:	2200      	movs	r2, #0
 800266c:	601a      	str	r2, [r3, #0]
 800266e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002670:	4b1d      	ldr	r3, [pc, #116]	; (80026e8 <MX_TIM3_Init+0x94>)
 8002672:	4a1e      	ldr	r2, [pc, #120]	; (80026ec <MX_TIM3_Init+0x98>)
 8002674:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 719;
 8002676:	4b1c      	ldr	r3, [pc, #112]	; (80026e8 <MX_TIM3_Init+0x94>)
 8002678:	f240 22cf 	movw	r2, #719	; 0x2cf
 800267c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800267e:	4b1a      	ldr	r3, [pc, #104]	; (80026e8 <MX_TIM3_Init+0x94>)
 8002680:	2200      	movs	r2, #0
 8002682:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 199;
 8002684:	4b18      	ldr	r3, [pc, #96]	; (80026e8 <MX_TIM3_Init+0x94>)
 8002686:	22c7      	movs	r2, #199	; 0xc7
 8002688:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800268a:	4b17      	ldr	r3, [pc, #92]	; (80026e8 <MX_TIM3_Init+0x94>)
 800268c:	2200      	movs	r2, #0
 800268e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002690:	4b15      	ldr	r3, [pc, #84]	; (80026e8 <MX_TIM3_Init+0x94>)
 8002692:	2280      	movs	r2, #128	; 0x80
 8002694:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002696:	4814      	ldr	r0, [pc, #80]	; (80026e8 <MX_TIM3_Init+0x94>)
 8002698:	f003 fef4 	bl	8006484 <HAL_TIM_Base_Init>
 800269c:	4603      	mov	r3, r0
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d001      	beq.n	80026a6 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 80026a2:	f000 f8dd 	bl	8002860 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80026a6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80026aa:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80026ac:	f107 0308 	add.w	r3, r7, #8
 80026b0:	4619      	mov	r1, r3
 80026b2:	480d      	ldr	r0, [pc, #52]	; (80026e8 <MX_TIM3_Init+0x94>)
 80026b4:	f004 fac0 	bl	8006c38 <HAL_TIM_ConfigClockSource>
 80026b8:	4603      	mov	r3, r0
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d001      	beq.n	80026c2 <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 80026be:	f000 f8cf 	bl	8002860 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80026c2:	2300      	movs	r3, #0
 80026c4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80026c6:	2300      	movs	r3, #0
 80026c8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80026ca:	463b      	mov	r3, r7
 80026cc:	4619      	mov	r1, r3
 80026ce:	4806      	ldr	r0, [pc, #24]	; (80026e8 <MX_TIM3_Init+0x94>)
 80026d0:	f004 fe3e 	bl	8007350 <HAL_TIMEx_MasterConfigSynchronization>
 80026d4:	4603      	mov	r3, r0
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d001      	beq.n	80026de <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 80026da:	f000 f8c1 	bl	8002860 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80026de:	bf00      	nop
 80026e0:	3718      	adds	r7, #24
 80026e2:	46bd      	mov	sp, r7
 80026e4:	bd80      	pop	{r7, pc}
 80026e6:	bf00      	nop
 80026e8:	20000410 	.word	0x20000410
 80026ec:	40000400 	.word	0x40000400

080026f0 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80026f0:	b580      	push	{r7, lr}
 80026f2:	b086      	sub	sp, #24
 80026f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80026f6:	f107 0308 	add.w	r3, r7, #8
 80026fa:	2200      	movs	r2, #0
 80026fc:	601a      	str	r2, [r3, #0]
 80026fe:	605a      	str	r2, [r3, #4]
 8002700:	609a      	str	r2, [r3, #8]
 8002702:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002704:	463b      	mov	r3, r7
 8002706:	2200      	movs	r2, #0
 8002708:	601a      	str	r2, [r3, #0]
 800270a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800270c:	4b1d      	ldr	r3, [pc, #116]	; (8002784 <MX_TIM4_Init+0x94>)
 800270e:	4a1e      	ldr	r2, [pc, #120]	; (8002788 <MX_TIM4_Init+0x98>)
 8002710:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 143;
 8002712:	4b1c      	ldr	r3, [pc, #112]	; (8002784 <MX_TIM4_Init+0x94>)
 8002714:	228f      	movs	r2, #143	; 0x8f
 8002716:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002718:	4b1a      	ldr	r3, [pc, #104]	; (8002784 <MX_TIM4_Init+0x94>)
 800271a:	2200      	movs	r2, #0
 800271c:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 800271e:	4b19      	ldr	r3, [pc, #100]	; (8002784 <MX_TIM4_Init+0x94>)
 8002720:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002724:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002726:	4b17      	ldr	r3, [pc, #92]	; (8002784 <MX_TIM4_Init+0x94>)
 8002728:	2200      	movs	r2, #0
 800272a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800272c:	4b15      	ldr	r3, [pc, #84]	; (8002784 <MX_TIM4_Init+0x94>)
 800272e:	2200      	movs	r2, #0
 8002730:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002732:	4814      	ldr	r0, [pc, #80]	; (8002784 <MX_TIM4_Init+0x94>)
 8002734:	f003 fea6 	bl	8006484 <HAL_TIM_Base_Init>
 8002738:	4603      	mov	r3, r0
 800273a:	2b00      	cmp	r3, #0
 800273c:	d001      	beq.n	8002742 <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 800273e:	f000 f88f 	bl	8002860 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002742:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002746:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002748:	f107 0308 	add.w	r3, r7, #8
 800274c:	4619      	mov	r1, r3
 800274e:	480d      	ldr	r0, [pc, #52]	; (8002784 <MX_TIM4_Init+0x94>)
 8002750:	f004 fa72 	bl	8006c38 <HAL_TIM_ConfigClockSource>
 8002754:	4603      	mov	r3, r0
 8002756:	2b00      	cmp	r3, #0
 8002758:	d001      	beq.n	800275e <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 800275a:	f000 f881 	bl	8002860 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800275e:	2300      	movs	r3, #0
 8002760:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002762:	2300      	movs	r3, #0
 8002764:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002766:	463b      	mov	r3, r7
 8002768:	4619      	mov	r1, r3
 800276a:	4806      	ldr	r0, [pc, #24]	; (8002784 <MX_TIM4_Init+0x94>)
 800276c:	f004 fdf0 	bl	8007350 <HAL_TIMEx_MasterConfigSynchronization>
 8002770:	4603      	mov	r3, r0
 8002772:	2b00      	cmp	r3, #0
 8002774:	d001      	beq.n	800277a <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 8002776:	f000 f873 	bl	8002860 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800277a:	bf00      	nop
 800277c:	3718      	adds	r7, #24
 800277e:	46bd      	mov	sp, r7
 8002780:	bd80      	pop	{r7, pc}
 8002782:	bf00      	nop
 8002784:	20000458 	.word	0x20000458
 8002788:	40000800 	.word	0x40000800

0800278c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800278c:	b580      	push	{r7, lr}
 800278e:	b088      	sub	sp, #32
 8002790:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002792:	f107 0310 	add.w	r3, r7, #16
 8002796:	2200      	movs	r2, #0
 8002798:	601a      	str	r2, [r3, #0]
 800279a:	605a      	str	r2, [r3, #4]
 800279c:	609a      	str	r2, [r3, #8]
 800279e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80027a0:	4b2b      	ldr	r3, [pc, #172]	; (8002850 <MX_GPIO_Init+0xc4>)
 80027a2:	699b      	ldr	r3, [r3, #24]
 80027a4:	4a2a      	ldr	r2, [pc, #168]	; (8002850 <MX_GPIO_Init+0xc4>)
 80027a6:	f043 0320 	orr.w	r3, r3, #32
 80027aa:	6193      	str	r3, [r2, #24]
 80027ac:	4b28      	ldr	r3, [pc, #160]	; (8002850 <MX_GPIO_Init+0xc4>)
 80027ae:	699b      	ldr	r3, [r3, #24]
 80027b0:	f003 0320 	and.w	r3, r3, #32
 80027b4:	60fb      	str	r3, [r7, #12]
 80027b6:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80027b8:	4b25      	ldr	r3, [pc, #148]	; (8002850 <MX_GPIO_Init+0xc4>)
 80027ba:	699b      	ldr	r3, [r3, #24]
 80027bc:	4a24      	ldr	r2, [pc, #144]	; (8002850 <MX_GPIO_Init+0xc4>)
 80027be:	f043 0304 	orr.w	r3, r3, #4
 80027c2:	6193      	str	r3, [r2, #24]
 80027c4:	4b22      	ldr	r3, [pc, #136]	; (8002850 <MX_GPIO_Init+0xc4>)
 80027c6:	699b      	ldr	r3, [r3, #24]
 80027c8:	f003 0304 	and.w	r3, r3, #4
 80027cc:	60bb      	str	r3, [r7, #8]
 80027ce:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80027d0:	4b1f      	ldr	r3, [pc, #124]	; (8002850 <MX_GPIO_Init+0xc4>)
 80027d2:	699b      	ldr	r3, [r3, #24]
 80027d4:	4a1e      	ldr	r2, [pc, #120]	; (8002850 <MX_GPIO_Init+0xc4>)
 80027d6:	f043 0308 	orr.w	r3, r3, #8
 80027da:	6193      	str	r3, [r2, #24]
 80027dc:	4b1c      	ldr	r3, [pc, #112]	; (8002850 <MX_GPIO_Init+0xc4>)
 80027de:	699b      	ldr	r3, [r3, #24]
 80027e0:	f003 0308 	and.w	r3, r3, #8
 80027e4:	607b      	str	r3, [r7, #4]
 80027e6:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80027e8:	2200      	movs	r2, #0
 80027ea:	2180      	movs	r1, #128	; 0x80
 80027ec:	4819      	ldr	r0, [pc, #100]	; (8002854 <MX_GPIO_Init+0xc8>)
 80027ee:	f001 fbd8 	bl	8003fa2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 80027f2:	2380      	movs	r3, #128	; 0x80
 80027f4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80027f6:	2301      	movs	r3, #1
 80027f8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80027fa:	2302      	movs	r3, #2
 80027fc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80027fe:	2303      	movs	r3, #3
 8002800:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8002802:	f107 0310 	add.w	r3, r7, #16
 8002806:	4619      	mov	r1, r3
 8002808:	4812      	ldr	r0, [pc, #72]	; (8002854 <MX_GPIO_Init+0xc8>)
 800280a:	f001 fa2f 	bl	8003c6c <HAL_GPIO_Init>

  /*Configure GPIO pins : SIGNAL_Pin USB_DET_Pin */
  GPIO_InitStruct.Pin = SIGNAL_Pin|USB_DET_Pin;
 800280e:	f240 2302 	movw	r3, #514	; 0x202
 8002812:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8002814:	4b10      	ldr	r3, [pc, #64]	; (8002858 <MX_GPIO_Init+0xcc>)
 8002816:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002818:	2302      	movs	r3, #2
 800281a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800281c:	f107 0310 	add.w	r3, r7, #16
 8002820:	4619      	mov	r1, r3
 8002822:	480e      	ldr	r0, [pc, #56]	; (800285c <MX_GPIO_Init+0xd0>)
 8002824:	f001 fa22 	bl	8003c6c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8002828:	2200      	movs	r2, #0
 800282a:	2100      	movs	r1, #0
 800282c:	2007      	movs	r0, #7
 800282e:	f000 ff98 	bl	8003762 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8002832:	2007      	movs	r0, #7
 8002834:	f000 ffb1 	bl	800379a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 8002838:	2200      	movs	r2, #0
 800283a:	2105      	movs	r1, #5
 800283c:	2017      	movs	r0, #23
 800283e:	f000 ff90 	bl	8003762 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8002842:	2017      	movs	r0, #23
 8002844:	f000 ffa9 	bl	800379a <HAL_NVIC_EnableIRQ>

}
 8002848:	bf00      	nop
 800284a:	3720      	adds	r7, #32
 800284c:	46bd      	mov	sp, r7
 800284e:	bd80      	pop	{r7, pc}
 8002850:	40021000 	.word	0x40021000
 8002854:	40010800 	.word	0x40010800
 8002858:	10310000 	.word	0x10310000
 800285c:	40010c00 	.word	0x40010c00

08002860 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002860:	b480      	push	{r7}
 8002862:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002864:	b672      	cpsid	i
}
 8002866:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002868:	e7fe      	b.n	8002868 <Error_Handler+0x8>
	...

0800286c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800286c:	b480      	push	{r7}
 800286e:	b085      	sub	sp, #20
 8002870:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002872:	4b15      	ldr	r3, [pc, #84]	; (80028c8 <HAL_MspInit+0x5c>)
 8002874:	699b      	ldr	r3, [r3, #24]
 8002876:	4a14      	ldr	r2, [pc, #80]	; (80028c8 <HAL_MspInit+0x5c>)
 8002878:	f043 0301 	orr.w	r3, r3, #1
 800287c:	6193      	str	r3, [r2, #24]
 800287e:	4b12      	ldr	r3, [pc, #72]	; (80028c8 <HAL_MspInit+0x5c>)
 8002880:	699b      	ldr	r3, [r3, #24]
 8002882:	f003 0301 	and.w	r3, r3, #1
 8002886:	60bb      	str	r3, [r7, #8]
 8002888:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800288a:	4b0f      	ldr	r3, [pc, #60]	; (80028c8 <HAL_MspInit+0x5c>)
 800288c:	69db      	ldr	r3, [r3, #28]
 800288e:	4a0e      	ldr	r2, [pc, #56]	; (80028c8 <HAL_MspInit+0x5c>)
 8002890:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002894:	61d3      	str	r3, [r2, #28]
 8002896:	4b0c      	ldr	r3, [pc, #48]	; (80028c8 <HAL_MspInit+0x5c>)
 8002898:	69db      	ldr	r3, [r3, #28]
 800289a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800289e:	607b      	str	r3, [r7, #4]
 80028a0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80028a2:	4b0a      	ldr	r3, [pc, #40]	; (80028cc <HAL_MspInit+0x60>)
 80028a4:	685b      	ldr	r3, [r3, #4]
 80028a6:	60fb      	str	r3, [r7, #12]
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80028ae:	60fb      	str	r3, [r7, #12]
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80028b6:	60fb      	str	r3, [r7, #12]
 80028b8:	4a04      	ldr	r2, [pc, #16]	; (80028cc <HAL_MspInit+0x60>)
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80028be:	bf00      	nop
 80028c0:	3714      	adds	r7, #20
 80028c2:	46bd      	mov	sp, r7
 80028c4:	bc80      	pop	{r7}
 80028c6:	4770      	bx	lr
 80028c8:	40021000 	.word	0x40021000
 80028cc:	40010000 	.word	0x40010000

080028d0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80028d0:	b580      	push	{r7, lr}
 80028d2:	b088      	sub	sp, #32
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028d8:	f107 0310 	add.w	r3, r7, #16
 80028dc:	2200      	movs	r2, #0
 80028de:	601a      	str	r2, [r3, #0]
 80028e0:	605a      	str	r2, [r3, #4]
 80028e2:	609a      	str	r2, [r3, #8]
 80028e4:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	4a18      	ldr	r2, [pc, #96]	; (800294c <HAL_ADC_MspInit+0x7c>)
 80028ec:	4293      	cmp	r3, r2
 80028ee:	d129      	bne.n	8002944 <HAL_ADC_MspInit+0x74>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80028f0:	4b17      	ldr	r3, [pc, #92]	; (8002950 <HAL_ADC_MspInit+0x80>)
 80028f2:	699b      	ldr	r3, [r3, #24]
 80028f4:	4a16      	ldr	r2, [pc, #88]	; (8002950 <HAL_ADC_MspInit+0x80>)
 80028f6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80028fa:	6193      	str	r3, [r2, #24]
 80028fc:	4b14      	ldr	r3, [pc, #80]	; (8002950 <HAL_ADC_MspInit+0x80>)
 80028fe:	699b      	ldr	r3, [r3, #24]
 8002900:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002904:	60fb      	str	r3, [r7, #12]
 8002906:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002908:	4b11      	ldr	r3, [pc, #68]	; (8002950 <HAL_ADC_MspInit+0x80>)
 800290a:	699b      	ldr	r3, [r3, #24]
 800290c:	4a10      	ldr	r2, [pc, #64]	; (8002950 <HAL_ADC_MspInit+0x80>)
 800290e:	f043 0304 	orr.w	r3, r3, #4
 8002912:	6193      	str	r3, [r2, #24]
 8002914:	4b0e      	ldr	r3, [pc, #56]	; (8002950 <HAL_ADC_MspInit+0x80>)
 8002916:	699b      	ldr	r3, [r3, #24]
 8002918:	f003 0304 	and.w	r3, r3, #4
 800291c:	60bb      	str	r3, [r7, #8]
 800291e:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = POTENTIOMETER_Pin;
 8002920:	2310      	movs	r3, #16
 8002922:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002924:	2303      	movs	r3, #3
 8002926:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(POTENTIOMETER_GPIO_Port, &GPIO_InitStruct);
 8002928:	f107 0310 	add.w	r3, r7, #16
 800292c:	4619      	mov	r1, r3
 800292e:	4809      	ldr	r0, [pc, #36]	; (8002954 <HAL_ADC_MspInit+0x84>)
 8002930:	f001 f99c 	bl	8003c6c <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 2, 0);
 8002934:	2200      	movs	r2, #0
 8002936:	2102      	movs	r1, #2
 8002938:	2012      	movs	r0, #18
 800293a:	f000 ff12 	bl	8003762 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 800293e:	2012      	movs	r0, #18
 8002940:	f000 ff2b 	bl	800379a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002944:	bf00      	nop
 8002946:	3720      	adds	r7, #32
 8002948:	46bd      	mov	sp, r7
 800294a:	bd80      	pop	{r7, pc}
 800294c:	40012400 	.word	0x40012400
 8002950:	40021000 	.word	0x40021000
 8002954:	40010800 	.word	0x40010800

08002958 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8002958:	b480      	push	{r7}
 800295a:	b085      	sub	sp, #20
 800295c:	af00      	add	r7, sp, #0
 800295e:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	4a09      	ldr	r2, [pc, #36]	; (800298c <HAL_CRC_MspInit+0x34>)
 8002966:	4293      	cmp	r3, r2
 8002968:	d10b      	bne.n	8002982 <HAL_CRC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 800296a:	4b09      	ldr	r3, [pc, #36]	; (8002990 <HAL_CRC_MspInit+0x38>)
 800296c:	695b      	ldr	r3, [r3, #20]
 800296e:	4a08      	ldr	r2, [pc, #32]	; (8002990 <HAL_CRC_MspInit+0x38>)
 8002970:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002974:	6153      	str	r3, [r2, #20]
 8002976:	4b06      	ldr	r3, [pc, #24]	; (8002990 <HAL_CRC_MspInit+0x38>)
 8002978:	695b      	ldr	r3, [r3, #20]
 800297a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800297e:	60fb      	str	r3, [r7, #12]
 8002980:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 8002982:	bf00      	nop
 8002984:	3714      	adds	r7, #20
 8002986:	46bd      	mov	sp, r7
 8002988:	bc80      	pop	{r7}
 800298a:	4770      	bx	lr
 800298c:	40023000 	.word	0x40023000
 8002990:	40021000 	.word	0x40021000

08002994 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002994:	b580      	push	{r7, lr}
 8002996:	b086      	sub	sp, #24
 8002998:	af00      	add	r7, sp, #0
 800299a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80029a4:	d10c      	bne.n	80029c0 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80029a6:	4b1e      	ldr	r3, [pc, #120]	; (8002a20 <HAL_TIM_Base_MspInit+0x8c>)
 80029a8:	69db      	ldr	r3, [r3, #28]
 80029aa:	4a1d      	ldr	r2, [pc, #116]	; (8002a20 <HAL_TIM_Base_MspInit+0x8c>)
 80029ac:	f043 0301 	orr.w	r3, r3, #1
 80029b0:	61d3      	str	r3, [r2, #28]
 80029b2:	4b1b      	ldr	r3, [pc, #108]	; (8002a20 <HAL_TIM_Base_MspInit+0x8c>)
 80029b4:	69db      	ldr	r3, [r3, #28]
 80029b6:	f003 0301 	and.w	r3, r3, #1
 80029ba:	617b      	str	r3, [r7, #20]
 80029bc:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 80029be:	e02a      	b.n	8002a16 <HAL_TIM_Base_MspInit+0x82>
  else if(htim_base->Instance==TIM3)
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	4a17      	ldr	r2, [pc, #92]	; (8002a24 <HAL_TIM_Base_MspInit+0x90>)
 80029c6:	4293      	cmp	r3, r2
 80029c8:	d114      	bne.n	80029f4 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80029ca:	4b15      	ldr	r3, [pc, #84]	; (8002a20 <HAL_TIM_Base_MspInit+0x8c>)
 80029cc:	69db      	ldr	r3, [r3, #28]
 80029ce:	4a14      	ldr	r2, [pc, #80]	; (8002a20 <HAL_TIM_Base_MspInit+0x8c>)
 80029d0:	f043 0302 	orr.w	r3, r3, #2
 80029d4:	61d3      	str	r3, [r2, #28]
 80029d6:	4b12      	ldr	r3, [pc, #72]	; (8002a20 <HAL_TIM_Base_MspInit+0x8c>)
 80029d8:	69db      	ldr	r3, [r3, #28]
 80029da:	f003 0302 	and.w	r3, r3, #2
 80029de:	613b      	str	r3, [r7, #16]
 80029e0:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM3_IRQn, 1, 0);
 80029e2:	2200      	movs	r2, #0
 80029e4:	2101      	movs	r1, #1
 80029e6:	201d      	movs	r0, #29
 80029e8:	f000 febb 	bl	8003762 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80029ec:	201d      	movs	r0, #29
 80029ee:	f000 fed4 	bl	800379a <HAL_NVIC_EnableIRQ>
}
 80029f2:	e010      	b.n	8002a16 <HAL_TIM_Base_MspInit+0x82>
  else if(htim_base->Instance==TIM4)
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	4a0b      	ldr	r2, [pc, #44]	; (8002a28 <HAL_TIM_Base_MspInit+0x94>)
 80029fa:	4293      	cmp	r3, r2
 80029fc:	d10b      	bne.n	8002a16 <HAL_TIM_Base_MspInit+0x82>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80029fe:	4b08      	ldr	r3, [pc, #32]	; (8002a20 <HAL_TIM_Base_MspInit+0x8c>)
 8002a00:	69db      	ldr	r3, [r3, #28]
 8002a02:	4a07      	ldr	r2, [pc, #28]	; (8002a20 <HAL_TIM_Base_MspInit+0x8c>)
 8002a04:	f043 0304 	orr.w	r3, r3, #4
 8002a08:	61d3      	str	r3, [r2, #28]
 8002a0a:	4b05      	ldr	r3, [pc, #20]	; (8002a20 <HAL_TIM_Base_MspInit+0x8c>)
 8002a0c:	69db      	ldr	r3, [r3, #28]
 8002a0e:	f003 0304 	and.w	r3, r3, #4
 8002a12:	60fb      	str	r3, [r7, #12]
 8002a14:	68fb      	ldr	r3, [r7, #12]
}
 8002a16:	bf00      	nop
 8002a18:	3718      	adds	r7, #24
 8002a1a:	46bd      	mov	sp, r7
 8002a1c:	bd80      	pop	{r7, pc}
 8002a1e:	bf00      	nop
 8002a20:	40021000 	.word	0x40021000
 8002a24:	40000400 	.word	0x40000400
 8002a28:	40000800 	.word	0x40000800

08002a2c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002a2c:	b580      	push	{r7, lr}
 8002a2e:	b088      	sub	sp, #32
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a34:	f107 0310 	add.w	r3, r7, #16
 8002a38:	2200      	movs	r2, #0
 8002a3a:	601a      	str	r2, [r3, #0]
 8002a3c:	605a      	str	r2, [r3, #4]
 8002a3e:	609a      	str	r2, [r3, #8]
 8002a40:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM2)
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002a4a:	d117      	bne.n	8002a7c <HAL_TIM_MspPostInit+0x50>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a4c:	4b0d      	ldr	r3, [pc, #52]	; (8002a84 <HAL_TIM_MspPostInit+0x58>)
 8002a4e:	699b      	ldr	r3, [r3, #24]
 8002a50:	4a0c      	ldr	r2, [pc, #48]	; (8002a84 <HAL_TIM_MspPostInit+0x58>)
 8002a52:	f043 0304 	orr.w	r3, r3, #4
 8002a56:	6193      	str	r3, [r2, #24]
 8002a58:	4b0a      	ldr	r3, [pc, #40]	; (8002a84 <HAL_TIM_MspPostInit+0x58>)
 8002a5a:	699b      	ldr	r3, [r3, #24]
 8002a5c:	f003 0304 	and.w	r3, r3, #4
 8002a60:	60fb      	str	r3, [r7, #12]
 8002a62:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = MOTOR_A_Pin|MOTOR_B_Pin;
 8002a64:	2303      	movs	r3, #3
 8002a66:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a68:	2302      	movs	r3, #2
 8002a6a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002a6c:	2303      	movs	r3, #3
 8002a6e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a70:	f107 0310 	add.w	r3, r7, #16
 8002a74:	4619      	mov	r1, r3
 8002a76:	4804      	ldr	r0, [pc, #16]	; (8002a88 <HAL_TIM_MspPostInit+0x5c>)
 8002a78:	f001 f8f8 	bl	8003c6c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8002a7c:	bf00      	nop
 8002a7e:	3720      	adds	r7, #32
 8002a80:	46bd      	mov	sp, r7
 8002a82:	bd80      	pop	{r7, pc}
 8002a84:	40021000 	.word	0x40021000
 8002a88:	40010800 	.word	0x40010800

08002a8c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002a8c:	b480      	push	{r7}
 8002a8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002a90:	e7fe      	b.n	8002a90 <NMI_Handler+0x4>

08002a92 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002a92:	b480      	push	{r7}
 8002a94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002a96:	e7fe      	b.n	8002a96 <HardFault_Handler+0x4>

08002a98 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002a98:	b480      	push	{r7}
 8002a9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002a9c:	e7fe      	b.n	8002a9c <MemManage_Handler+0x4>

08002a9e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002a9e:	b480      	push	{r7}
 8002aa0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002aa2:	e7fe      	b.n	8002aa2 <BusFault_Handler+0x4>

08002aa4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002aa4:	b480      	push	{r7}
 8002aa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002aa8:	e7fe      	b.n	8002aa8 <UsageFault_Handler+0x4>

08002aaa <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002aaa:	b480      	push	{r7}
 8002aac:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002aae:	bf00      	nop
 8002ab0:	46bd      	mov	sp, r7
 8002ab2:	bc80      	pop	{r7}
 8002ab4:	4770      	bx	lr

08002ab6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002ab6:	b480      	push	{r7}
 8002ab8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002aba:	bf00      	nop
 8002abc:	46bd      	mov	sp, r7
 8002abe:	bc80      	pop	{r7}
 8002ac0:	4770      	bx	lr

08002ac2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002ac2:	b480      	push	{r7}
 8002ac4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002ac6:	bf00      	nop
 8002ac8:	46bd      	mov	sp, r7
 8002aca:	bc80      	pop	{r7}
 8002acc:	4770      	bx	lr

08002ace <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002ace:	b580      	push	{r7, lr}
 8002ad0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002ad2:	f000 f8a3 	bl	8002c1c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
Interrupts_SysTick();
 8002ad6:	f7fe f849 	bl	8000b6c <Interrupts_SysTick>
  /* USER CODE END SysTick_IRQn 1 */
}
 8002ada:	bf00      	nop
 8002adc:	bd80      	pop	{r7, pc}

08002ade <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8002ade:	b580      	push	{r7, lr}
 8002ae0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SIGNAL_Pin);
 8002ae2:	2002      	movs	r0, #2
 8002ae4:	f001 fa76 	bl	8003fd4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8002ae8:	bf00      	nop
 8002aea:	bd80      	pop	{r7, pc}

08002aec <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8002aec:	b580      	push	{r7, lr}
 8002aee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002af0:	4802      	ldr	r0, [pc, #8]	; (8002afc <ADC1_2_IRQHandler+0x10>)
 8002af2:	f000 fa49 	bl	8002f88 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8002af6:	bf00      	nop
 8002af8:	bd80      	pop	{r7, pc}
 8002afa:	bf00      	nop
 8002afc:	20000390 	.word	0x20000390

08002b00 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8002b00:	b580      	push	{r7, lr}
 8002b02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8002b04:	4802      	ldr	r0, [pc, #8]	; (8002b10 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 8002b06:	f001 fbae 	bl	8004266 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 8002b0a:	bf00      	nop
 8002b0c:	bd80      	pop	{r7, pc}
 8002b0e:	bf00      	nop
 8002b10:	20001160 	.word	0x20001160

08002b14 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8002b14:	b580      	push	{r7, lr}
 8002b16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USB_DET_Pin);
 8002b18:	f44f 7000 	mov.w	r0, #512	; 0x200
 8002b1c:	f001 fa5a 	bl	8003fd4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8002b20:	bf00      	nop
 8002b22:	bd80      	pop	{r7, pc}

08002b24 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002b24:	b580      	push	{r7, lr}
 8002b26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002b28:	4802      	ldr	r0, [pc, #8]	; (8002b34 <TIM3_IRQHandler+0x10>)
 8002b2a:	f003 febf 	bl	80068ac <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002b2e:	bf00      	nop
 8002b30:	bd80      	pop	{r7, pc}
 8002b32:	bf00      	nop
 8002b34:	20000410 	.word	0x20000410

08002b38 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002b38:	b480      	push	{r7}
 8002b3a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002b3c:	bf00      	nop
 8002b3e:	46bd      	mov	sp, r7
 8002b40:	bc80      	pop	{r7}
 8002b42:	4770      	bx	lr

08002b44 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002b44:	480c      	ldr	r0, [pc, #48]	; (8002b78 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002b46:	490d      	ldr	r1, [pc, #52]	; (8002b7c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002b48:	4a0d      	ldr	r2, [pc, #52]	; (8002b80 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002b4a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002b4c:	e002      	b.n	8002b54 <LoopCopyDataInit>

08002b4e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002b4e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002b50:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002b52:	3304      	adds	r3, #4

08002b54 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002b54:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002b56:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002b58:	d3f9      	bcc.n	8002b4e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002b5a:	4a0a      	ldr	r2, [pc, #40]	; (8002b84 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002b5c:	4c0a      	ldr	r4, [pc, #40]	; (8002b88 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002b5e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002b60:	e001      	b.n	8002b66 <LoopFillZerobss>

08002b62 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002b62:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002b64:	3204      	adds	r2, #4

08002b66 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002b66:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002b68:	d3fb      	bcc.n	8002b62 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002b6a:	f7ff ffe5 	bl	8002b38 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002b6e:	f009 fa3d 	bl	800bfec <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002b72:	f7ff fc25 	bl	80023c0 <main>
  bx lr
 8002b76:	4770      	bx	lr
  ldr r0, =_sdata
 8002b78:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002b7c:	200001a4 	.word	0x200001a4
  ldr r2, =_sidata
 8002b80:	0800c0fc 	.word	0x0800c0fc
  ldr r2, =_sbss
 8002b84:	200001a8 	.word	0x200001a8
  ldr r4, =_ebss
 8002b88:	2000166c 	.word	0x2000166c

08002b8c <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002b8c:	e7fe      	b.n	8002b8c <CAN1_RX1_IRQHandler>
	...

08002b90 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002b90:	b580      	push	{r7, lr}
 8002b92:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002b94:	4b08      	ldr	r3, [pc, #32]	; (8002bb8 <HAL_Init+0x28>)
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	4a07      	ldr	r2, [pc, #28]	; (8002bb8 <HAL_Init+0x28>)
 8002b9a:	f043 0310 	orr.w	r3, r3, #16
 8002b9e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002ba0:	2003      	movs	r0, #3
 8002ba2:	f000 fdd3 	bl	800374c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002ba6:	2004      	movs	r0, #4
 8002ba8:	f000 f808 	bl	8002bbc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002bac:	f7ff fe5e 	bl	800286c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002bb0:	2300      	movs	r3, #0
}
 8002bb2:	4618      	mov	r0, r3
 8002bb4:	bd80      	pop	{r7, pc}
 8002bb6:	bf00      	nop
 8002bb8:	40022000 	.word	0x40022000

08002bbc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002bbc:	b580      	push	{r7, lr}
 8002bbe:	b082      	sub	sp, #8
 8002bc0:	af00      	add	r7, sp, #0
 8002bc2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002bc4:	4b12      	ldr	r3, [pc, #72]	; (8002c10 <HAL_InitTick+0x54>)
 8002bc6:	681a      	ldr	r2, [r3, #0]
 8002bc8:	4b12      	ldr	r3, [pc, #72]	; (8002c14 <HAL_InitTick+0x58>)
 8002bca:	781b      	ldrb	r3, [r3, #0]
 8002bcc:	4619      	mov	r1, r3
 8002bce:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002bd2:	fbb3 f3f1 	udiv	r3, r3, r1
 8002bd6:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bda:	4618      	mov	r0, r3
 8002bdc:	f000 fdeb 	bl	80037b6 <HAL_SYSTICK_Config>
 8002be0:	4603      	mov	r3, r0
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d001      	beq.n	8002bea <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002be6:	2301      	movs	r3, #1
 8002be8:	e00e      	b.n	8002c08 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	2b0f      	cmp	r3, #15
 8002bee:	d80a      	bhi.n	8002c06 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	6879      	ldr	r1, [r7, #4]
 8002bf4:	f04f 30ff 	mov.w	r0, #4294967295
 8002bf8:	f000 fdb3 	bl	8003762 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002bfc:	4a06      	ldr	r2, [pc, #24]	; (8002c18 <HAL_InitTick+0x5c>)
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002c02:	2300      	movs	r3, #0
 8002c04:	e000      	b.n	8002c08 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002c06:	2301      	movs	r3, #1
}
 8002c08:	4618      	mov	r0, r3
 8002c0a:	3708      	adds	r7, #8
 8002c0c:	46bd      	mov	sp, r7
 8002c0e:	bd80      	pop	{r7, pc}
 8002c10:	20000028 	.word	0x20000028
 8002c14:	20000030 	.word	0x20000030
 8002c18:	2000002c 	.word	0x2000002c

08002c1c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002c1c:	b480      	push	{r7}
 8002c1e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002c20:	4b05      	ldr	r3, [pc, #20]	; (8002c38 <HAL_IncTick+0x1c>)
 8002c22:	781b      	ldrb	r3, [r3, #0]
 8002c24:	461a      	mov	r2, r3
 8002c26:	4b05      	ldr	r3, [pc, #20]	; (8002c3c <HAL_IncTick+0x20>)
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	4413      	add	r3, r2
 8002c2c:	4a03      	ldr	r2, [pc, #12]	; (8002c3c <HAL_IncTick+0x20>)
 8002c2e:	6013      	str	r3, [r2, #0]
}
 8002c30:	bf00      	nop
 8002c32:	46bd      	mov	sp, r7
 8002c34:	bc80      	pop	{r7}
 8002c36:	4770      	bx	lr
 8002c38:	20000030 	.word	0x20000030
 8002c3c:	200004a0 	.word	0x200004a0

08002c40 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002c40:	b480      	push	{r7}
 8002c42:	af00      	add	r7, sp, #0
  return uwTick;
 8002c44:	4b02      	ldr	r3, [pc, #8]	; (8002c50 <HAL_GetTick+0x10>)
 8002c46:	681b      	ldr	r3, [r3, #0]
}
 8002c48:	4618      	mov	r0, r3
 8002c4a:	46bd      	mov	sp, r7
 8002c4c:	bc80      	pop	{r7}
 8002c4e:	4770      	bx	lr
 8002c50:	200004a0 	.word	0x200004a0

08002c54 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002c54:	b580      	push	{r7, lr}
 8002c56:	b086      	sub	sp, #24
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002c5c:	2300      	movs	r3, #0
 8002c5e:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8002c60:	2300      	movs	r3, #0
 8002c62:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8002c64:	2300      	movs	r3, #0
 8002c66:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8002c68:	2300      	movs	r3, #0
 8002c6a:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d101      	bne.n	8002c76 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8002c72:	2301      	movs	r3, #1
 8002c74:	e0be      	b.n	8002df4 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	689b      	ldr	r3, [r3, #8]
 8002c7a:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d109      	bne.n	8002c98 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	2200      	movs	r2, #0
 8002c88:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	2200      	movs	r2, #0
 8002c8e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002c92:	6878      	ldr	r0, [r7, #4]
 8002c94:	f7ff fe1c 	bl	80028d0 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002c98:	6878      	ldr	r0, [r7, #4]
 8002c9a:	f000 fb93 	bl	80033c4 <ADC_ConversionStop_Disable>
 8002c9e:	4603      	mov	r3, r0
 8002ca0:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ca6:	f003 0310 	and.w	r3, r3, #16
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	f040 8099 	bne.w	8002de2 <HAL_ADC_Init+0x18e>
 8002cb0:	7dfb      	ldrb	r3, [r7, #23]
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	f040 8095 	bne.w	8002de2 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cbc:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002cc0:	f023 0302 	bic.w	r3, r3, #2
 8002cc4:	f043 0202 	orr.w	r2, r3, #2
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002cd4:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	7b1b      	ldrb	r3, [r3, #12]
 8002cda:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002cdc:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002cde:	68ba      	ldr	r2, [r7, #8]
 8002ce0:	4313      	orrs	r3, r2
 8002ce2:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	689b      	ldr	r3, [r3, #8]
 8002ce8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002cec:	d003      	beq.n	8002cf6 <HAL_ADC_Init+0xa2>
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	689b      	ldr	r3, [r3, #8]
 8002cf2:	2b01      	cmp	r3, #1
 8002cf4:	d102      	bne.n	8002cfc <HAL_ADC_Init+0xa8>
 8002cf6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002cfa:	e000      	b.n	8002cfe <HAL_ADC_Init+0xaa>
 8002cfc:	2300      	movs	r3, #0
 8002cfe:	693a      	ldr	r2, [r7, #16]
 8002d00:	4313      	orrs	r3, r2
 8002d02:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	7d1b      	ldrb	r3, [r3, #20]
 8002d08:	2b01      	cmp	r3, #1
 8002d0a:	d119      	bne.n	8002d40 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	7b1b      	ldrb	r3, [r3, #12]
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d109      	bne.n	8002d28 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	699b      	ldr	r3, [r3, #24]
 8002d18:	3b01      	subs	r3, #1
 8002d1a:	035a      	lsls	r2, r3, #13
 8002d1c:	693b      	ldr	r3, [r7, #16]
 8002d1e:	4313      	orrs	r3, r2
 8002d20:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002d24:	613b      	str	r3, [r7, #16]
 8002d26:	e00b      	b.n	8002d40 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d2c:	f043 0220 	orr.w	r2, r3, #32
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d38:	f043 0201 	orr.w	r2, r3, #1
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	685b      	ldr	r3, [r3, #4]
 8002d46:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	693a      	ldr	r2, [r7, #16]
 8002d50:	430a      	orrs	r2, r1
 8002d52:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	689a      	ldr	r2, [r3, #8]
 8002d5a:	4b28      	ldr	r3, [pc, #160]	; (8002dfc <HAL_ADC_Init+0x1a8>)
 8002d5c:	4013      	ands	r3, r2
 8002d5e:	687a      	ldr	r2, [r7, #4]
 8002d60:	6812      	ldr	r2, [r2, #0]
 8002d62:	68b9      	ldr	r1, [r7, #8]
 8002d64:	430b      	orrs	r3, r1
 8002d66:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	689b      	ldr	r3, [r3, #8]
 8002d6c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002d70:	d003      	beq.n	8002d7a <HAL_ADC_Init+0x126>
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	689b      	ldr	r3, [r3, #8]
 8002d76:	2b01      	cmp	r3, #1
 8002d78:	d104      	bne.n	8002d84 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	691b      	ldr	r3, [r3, #16]
 8002d7e:	3b01      	subs	r3, #1
 8002d80:	051b      	lsls	r3, r3, #20
 8002d82:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d8a:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	68fa      	ldr	r2, [r7, #12]
 8002d94:	430a      	orrs	r2, r1
 8002d96:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	689a      	ldr	r2, [r3, #8]
 8002d9e:	4b18      	ldr	r3, [pc, #96]	; (8002e00 <HAL_ADC_Init+0x1ac>)
 8002da0:	4013      	ands	r3, r2
 8002da2:	68ba      	ldr	r2, [r7, #8]
 8002da4:	429a      	cmp	r2, r3
 8002da6:	d10b      	bne.n	8002dc0 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	2200      	movs	r2, #0
 8002dac:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002db2:	f023 0303 	bic.w	r3, r3, #3
 8002db6:	f043 0201 	orr.w	r2, r3, #1
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002dbe:	e018      	b.n	8002df2 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002dc4:	f023 0312 	bic.w	r3, r3, #18
 8002dc8:	f043 0210 	orr.w	r2, r3, #16
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002dd4:	f043 0201 	orr.w	r2, r3, #1
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8002ddc:	2301      	movs	r3, #1
 8002dde:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002de0:	e007      	b.n	8002df2 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002de6:	f043 0210 	orr.w	r2, r3, #16
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8002dee:	2301      	movs	r3, #1
 8002df0:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002df2:	7dfb      	ldrb	r3, [r7, #23]
}
 8002df4:	4618      	mov	r0, r3
 8002df6:	3718      	adds	r7, #24
 8002df8:	46bd      	mov	sp, r7
 8002dfa:	bd80      	pop	{r7, pc}
 8002dfc:	ffe1f7fd 	.word	0xffe1f7fd
 8002e00:	ff1f0efe 	.word	0xff1f0efe

08002e04 <HAL_ADC_Start_IT>:
  *         Each of these interruptions has its dedicated callback function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 8002e04:	b580      	push	{r7, lr}
 8002e06:	b084      	sub	sp, #16
 8002e08:	af00      	add	r7, sp, #0
 8002e0a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002e0c:	2300      	movs	r3, #0
 8002e0e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002e16:	2b01      	cmp	r3, #1
 8002e18:	d101      	bne.n	8002e1e <HAL_ADC_Start_IT+0x1a>
 8002e1a:	2302      	movs	r3, #2
 8002e1c:	e0a0      	b.n	8002f60 <HAL_ADC_Start_IT+0x15c>
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	2201      	movs	r2, #1
 8002e22:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8002e26:	6878      	ldr	r0, [r7, #4]
 8002e28:	f000 fa72 	bl	8003310 <ADC_Enable>
 8002e2c:	4603      	mov	r3, r0
 8002e2e:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8002e30:	7bfb      	ldrb	r3, [r7, #15]
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	f040 808f 	bne.w	8002f56 <HAL_ADC_Start_IT+0x152>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e3c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002e40:	f023 0301 	bic.w	r3, r3, #1
 8002e44:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	4a45      	ldr	r2, [pc, #276]	; (8002f68 <HAL_ADC_Start_IT+0x164>)
 8002e52:	4293      	cmp	r3, r2
 8002e54:	d105      	bne.n	8002e62 <HAL_ADC_Start_IT+0x5e>
 8002e56:	4b45      	ldr	r3, [pc, #276]	; (8002f6c <HAL_ADC_Start_IT+0x168>)
 8002e58:	685b      	ldr	r3, [r3, #4]
 8002e5a:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d115      	bne.n	8002e8e <HAL_ADC_Start_IT+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e66:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	685b      	ldr	r3, [r3, #4]
 8002e74:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d026      	beq.n	8002eca <HAL_ADC_Start_IT+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e80:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002e84:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002e8c:	e01d      	b.n	8002eca <HAL_ADC_Start_IT+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e92:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	4a33      	ldr	r2, [pc, #204]	; (8002f6c <HAL_ADC_Start_IT+0x168>)
 8002ea0:	4293      	cmp	r3, r2
 8002ea2:	d004      	beq.n	8002eae <HAL_ADC_Start_IT+0xaa>
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	4a2f      	ldr	r2, [pc, #188]	; (8002f68 <HAL_ADC_Start_IT+0x164>)
 8002eaa:	4293      	cmp	r3, r2
 8002eac:	d10d      	bne.n	8002eca <HAL_ADC_Start_IT+0xc6>
 8002eae:	4b2f      	ldr	r3, [pc, #188]	; (8002f6c <HAL_ADC_Start_IT+0x168>)
 8002eb0:	685b      	ldr	r3, [r3, #4]
 8002eb2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d007      	beq.n	8002eca <HAL_ADC_Start_IT+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ebe:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002ec2:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ece:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d006      	beq.n	8002ee4 <HAL_ADC_Start_IT+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002eda:	f023 0206 	bic.w	r2, r3, #6
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	62da      	str	r2, [r3, #44]	; 0x2c
 8002ee2:	e002      	b.n	8002eea <HAL_ADC_Start_IT+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	2200      	movs	r2, #0
 8002ee8:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	2200      	movs	r2, #0
 8002eee:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	f06f 0202 	mvn.w	r2, #2
 8002efa:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	685a      	ldr	r2, [r3, #4]
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	f042 0220 	orr.w	r2, r2, #32
 8002f0a:	605a      	str	r2, [r3, #4]
    /* If external trigger has been selected, conversion will start at next   */
    /* trigger event.                                                         */
    /* Case of multimode enabled:                                             */ 
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	689b      	ldr	r3, [r3, #8]
 8002f12:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8002f16:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002f1a:	d113      	bne.n	8002f44 <HAL_ADC_Start_IT+0x140>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002f20:	4a11      	ldr	r2, [pc, #68]	; (8002f68 <HAL_ADC_Start_IT+0x164>)
 8002f22:	4293      	cmp	r3, r2
 8002f24:	d105      	bne.n	8002f32 <HAL_ADC_Start_IT+0x12e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8002f26:	4b11      	ldr	r3, [pc, #68]	; (8002f6c <HAL_ADC_Start_IT+0x168>)
 8002f28:	685b      	ldr	r3, [r3, #4]
 8002f2a:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d108      	bne.n	8002f44 <HAL_ADC_Start_IT+0x140>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	689a      	ldr	r2, [r3, #8]
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8002f40:	609a      	str	r2, [r3, #8]
 8002f42:	e00c      	b.n	8002f5e <HAL_ADC_Start_IT+0x15a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	689a      	ldr	r2, [r3, #8]
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8002f52:	609a      	str	r2, [r3, #8]
 8002f54:	e003      	b.n	8002f5e <HAL_ADC_Start_IT+0x15a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	2200      	movs	r2, #0
 8002f5a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002f5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f60:	4618      	mov	r0, r3
 8002f62:	3710      	adds	r7, #16
 8002f64:	46bd      	mov	sp, r7
 8002f66:	bd80      	pop	{r7, pc}
 8002f68:	40012800 	.word	0x40012800
 8002f6c:	40012400 	.word	0x40012400

08002f70 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8002f70:	b480      	push	{r7}
 8002f72:	b083      	sub	sp, #12
 8002f74:	af00      	add	r7, sp, #0
 8002f76:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8002f7e:	4618      	mov	r0, r3
 8002f80:	370c      	adds	r7, #12
 8002f82:	46bd      	mov	sp, r7
 8002f84:	bc80      	pop	{r7}
 8002f86:	4770      	bx	lr

08002f88 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8002f88:	b580      	push	{r7, lr}
 8002f8a:	b082      	sub	sp, #8
 8002f8c:	af00      	add	r7, sp, #0
 8002f8e:	6078      	str	r0, [r7, #4]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	685b      	ldr	r3, [r3, #4]
 8002f96:	f003 0320 	and.w	r3, r3, #32
 8002f9a:	2b20      	cmp	r3, #32
 8002f9c:	d140      	bne.n	8003020 <HAL_ADC_IRQHandler+0x98>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) )
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	f003 0302 	and.w	r3, r3, #2
 8002fa8:	2b02      	cmp	r3, #2
 8002faa:	d139      	bne.n	8003020 <HAL_ADC_IRQHandler+0x98>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fb0:	f003 0310 	and.w	r3, r3, #16
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d105      	bne.n	8002fc4 <HAL_ADC_IRQHandler+0x3c>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fbc:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	629a      	str	r2, [r3, #40]	; 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	689b      	ldr	r3, [r3, #8]
 8002fca:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8002fce:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002fd2:	d11d      	bne.n	8003010 <HAL_ADC_IRQHandler+0x88>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d119      	bne.n	8003010 <HAL_ADC_IRQHandler+0x88>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	685a      	ldr	r2, [r3, #4]
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	f022 0220 	bic.w	r2, r2, #32
 8002fea:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ff0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	629a      	str	r2, [r3, #40]	; 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ffc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003000:	2b00      	cmp	r3, #0
 8003002:	d105      	bne.n	8003010 <HAL_ADC_IRQHandler+0x88>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003008:	f043 0201 	orr.w	r2, r3, #1
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8003010:	6878      	ldr	r0, [r7, #4]
 8003012:	f7fd fd87 	bl	8000b24 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	f06f 0212 	mvn.w	r2, #18
 800301e:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC))
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	685b      	ldr	r3, [r3, #4]
 8003026:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800302a:	2b80      	cmp	r3, #128	; 0x80
 800302c:	d14f      	bne.n	80030ce <HAL_ADC_IRQHandler+0x146>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC))
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	f003 0304 	and.w	r3, r3, #4
 8003038:	2b04      	cmp	r3, #4
 800303a:	d148      	bne.n	80030ce <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003040:	f003 0310 	and.w	r3, r3, #16
 8003044:	2b00      	cmp	r3, #0
 8003046:	d105      	bne.n	8003054 <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800304c:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	629a      	str	r2, [r3, #40]	; 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	689b      	ldr	r3, [r3, #8]
 800305a:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 800305e:	f5b3 4fe0 	cmp.w	r3, #28672	; 0x7000
 8003062:	d012      	beq.n	800308a <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	685b      	ldr	r3, [r3, #4]
 800306a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 800306e:	2b00      	cmp	r3, #0
 8003070:	d125      	bne.n	80030be <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	689b      	ldr	r3, [r3, #8]
 8003078:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 800307c:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8003080:	d11d      	bne.n	80030be <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8003086:	2b00      	cmp	r3, #0
 8003088:	d119      	bne.n	80030be <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	685a      	ldr	r2, [r3, #4]
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003098:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800309e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	629a      	str	r2, [r3, #40]	; 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d105      	bne.n	80030be <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030b6:	f043 0201 	orr.w	r2, r3, #1
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80030be:	6878      	ldr	r0, [r7, #4]
 80030c0:	f000 fa6e 	bl	80035a0 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	f06f 020c 	mvn.w	r2, #12
 80030cc:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	685b      	ldr	r3, [r3, #4]
 80030d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80030d8:	2b40      	cmp	r3, #64	; 0x40
 80030da:	d114      	bne.n	8003106 <HAL_ADC_IRQHandler+0x17e>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	f003 0301 	and.w	r3, r3, #1
 80030e6:	2b01      	cmp	r3, #1
 80030e8:	d10d      	bne.n	8003106 <HAL_ADC_IRQHandler+0x17e>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030ee:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80030f6:	6878      	ldr	r0, [r7, #4]
 80030f8:	f000 f809 	bl	800310e <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	f06f 0201 	mvn.w	r2, #1
 8003104:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 8003106:	bf00      	nop
 8003108:	3708      	adds	r7, #8
 800310a:	46bd      	mov	sp, r7
 800310c:	bd80      	pop	{r7, pc}

0800310e <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 800310e:	b480      	push	{r7}
 8003110:	b083      	sub	sp, #12
 8003112:	af00      	add	r7, sp, #0
 8003114:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8003116:	bf00      	nop
 8003118:	370c      	adds	r7, #12
 800311a:	46bd      	mov	sp, r7
 800311c:	bc80      	pop	{r7}
 800311e:	4770      	bx	lr

08003120 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8003120:	b480      	push	{r7}
 8003122:	b085      	sub	sp, #20
 8003124:	af00      	add	r7, sp, #0
 8003126:	6078      	str	r0, [r7, #4]
 8003128:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800312a:	2300      	movs	r3, #0
 800312c:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800312e:	2300      	movs	r3, #0
 8003130:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003138:	2b01      	cmp	r3, #1
 800313a:	d101      	bne.n	8003140 <HAL_ADC_ConfigChannel+0x20>
 800313c:	2302      	movs	r3, #2
 800313e:	e0dc      	b.n	80032fa <HAL_ADC_ConfigChannel+0x1da>
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	2201      	movs	r2, #1
 8003144:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003148:	683b      	ldr	r3, [r7, #0]
 800314a:	685b      	ldr	r3, [r3, #4]
 800314c:	2b06      	cmp	r3, #6
 800314e:	d81c      	bhi.n	800318a <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003156:	683b      	ldr	r3, [r7, #0]
 8003158:	685a      	ldr	r2, [r3, #4]
 800315a:	4613      	mov	r3, r2
 800315c:	009b      	lsls	r3, r3, #2
 800315e:	4413      	add	r3, r2
 8003160:	3b05      	subs	r3, #5
 8003162:	221f      	movs	r2, #31
 8003164:	fa02 f303 	lsl.w	r3, r2, r3
 8003168:	43db      	mvns	r3, r3
 800316a:	4019      	ands	r1, r3
 800316c:	683b      	ldr	r3, [r7, #0]
 800316e:	6818      	ldr	r0, [r3, #0]
 8003170:	683b      	ldr	r3, [r7, #0]
 8003172:	685a      	ldr	r2, [r3, #4]
 8003174:	4613      	mov	r3, r2
 8003176:	009b      	lsls	r3, r3, #2
 8003178:	4413      	add	r3, r2
 800317a:	3b05      	subs	r3, #5
 800317c:	fa00 f203 	lsl.w	r2, r0, r3
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	430a      	orrs	r2, r1
 8003186:	635a      	str	r2, [r3, #52]	; 0x34
 8003188:	e03c      	b.n	8003204 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800318a:	683b      	ldr	r3, [r7, #0]
 800318c:	685b      	ldr	r3, [r3, #4]
 800318e:	2b0c      	cmp	r3, #12
 8003190:	d81c      	bhi.n	80031cc <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003198:	683b      	ldr	r3, [r7, #0]
 800319a:	685a      	ldr	r2, [r3, #4]
 800319c:	4613      	mov	r3, r2
 800319e:	009b      	lsls	r3, r3, #2
 80031a0:	4413      	add	r3, r2
 80031a2:	3b23      	subs	r3, #35	; 0x23
 80031a4:	221f      	movs	r2, #31
 80031a6:	fa02 f303 	lsl.w	r3, r2, r3
 80031aa:	43db      	mvns	r3, r3
 80031ac:	4019      	ands	r1, r3
 80031ae:	683b      	ldr	r3, [r7, #0]
 80031b0:	6818      	ldr	r0, [r3, #0]
 80031b2:	683b      	ldr	r3, [r7, #0]
 80031b4:	685a      	ldr	r2, [r3, #4]
 80031b6:	4613      	mov	r3, r2
 80031b8:	009b      	lsls	r3, r3, #2
 80031ba:	4413      	add	r3, r2
 80031bc:	3b23      	subs	r3, #35	; 0x23
 80031be:	fa00 f203 	lsl.w	r2, r0, r3
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	430a      	orrs	r2, r1
 80031c8:	631a      	str	r2, [r3, #48]	; 0x30
 80031ca:	e01b      	b.n	8003204 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80031d2:	683b      	ldr	r3, [r7, #0]
 80031d4:	685a      	ldr	r2, [r3, #4]
 80031d6:	4613      	mov	r3, r2
 80031d8:	009b      	lsls	r3, r3, #2
 80031da:	4413      	add	r3, r2
 80031dc:	3b41      	subs	r3, #65	; 0x41
 80031de:	221f      	movs	r2, #31
 80031e0:	fa02 f303 	lsl.w	r3, r2, r3
 80031e4:	43db      	mvns	r3, r3
 80031e6:	4019      	ands	r1, r3
 80031e8:	683b      	ldr	r3, [r7, #0]
 80031ea:	6818      	ldr	r0, [r3, #0]
 80031ec:	683b      	ldr	r3, [r7, #0]
 80031ee:	685a      	ldr	r2, [r3, #4]
 80031f0:	4613      	mov	r3, r2
 80031f2:	009b      	lsls	r3, r3, #2
 80031f4:	4413      	add	r3, r2
 80031f6:	3b41      	subs	r3, #65	; 0x41
 80031f8:	fa00 f203 	lsl.w	r2, r0, r3
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	430a      	orrs	r2, r1
 8003202:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8003204:	683b      	ldr	r3, [r7, #0]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	2b09      	cmp	r3, #9
 800320a:	d91c      	bls.n	8003246 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	68d9      	ldr	r1, [r3, #12]
 8003212:	683b      	ldr	r3, [r7, #0]
 8003214:	681a      	ldr	r2, [r3, #0]
 8003216:	4613      	mov	r3, r2
 8003218:	005b      	lsls	r3, r3, #1
 800321a:	4413      	add	r3, r2
 800321c:	3b1e      	subs	r3, #30
 800321e:	2207      	movs	r2, #7
 8003220:	fa02 f303 	lsl.w	r3, r2, r3
 8003224:	43db      	mvns	r3, r3
 8003226:	4019      	ands	r1, r3
 8003228:	683b      	ldr	r3, [r7, #0]
 800322a:	6898      	ldr	r0, [r3, #8]
 800322c:	683b      	ldr	r3, [r7, #0]
 800322e:	681a      	ldr	r2, [r3, #0]
 8003230:	4613      	mov	r3, r2
 8003232:	005b      	lsls	r3, r3, #1
 8003234:	4413      	add	r3, r2
 8003236:	3b1e      	subs	r3, #30
 8003238:	fa00 f203 	lsl.w	r2, r0, r3
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	430a      	orrs	r2, r1
 8003242:	60da      	str	r2, [r3, #12]
 8003244:	e019      	b.n	800327a <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	6919      	ldr	r1, [r3, #16]
 800324c:	683b      	ldr	r3, [r7, #0]
 800324e:	681a      	ldr	r2, [r3, #0]
 8003250:	4613      	mov	r3, r2
 8003252:	005b      	lsls	r3, r3, #1
 8003254:	4413      	add	r3, r2
 8003256:	2207      	movs	r2, #7
 8003258:	fa02 f303 	lsl.w	r3, r2, r3
 800325c:	43db      	mvns	r3, r3
 800325e:	4019      	ands	r1, r3
 8003260:	683b      	ldr	r3, [r7, #0]
 8003262:	6898      	ldr	r0, [r3, #8]
 8003264:	683b      	ldr	r3, [r7, #0]
 8003266:	681a      	ldr	r2, [r3, #0]
 8003268:	4613      	mov	r3, r2
 800326a:	005b      	lsls	r3, r3, #1
 800326c:	4413      	add	r3, r2
 800326e:	fa00 f203 	lsl.w	r2, r0, r3
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	430a      	orrs	r2, r1
 8003278:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800327a:	683b      	ldr	r3, [r7, #0]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	2b10      	cmp	r3, #16
 8003280:	d003      	beq.n	800328a <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8003282:	683b      	ldr	r3, [r7, #0]
 8003284:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8003286:	2b11      	cmp	r3, #17
 8003288:	d132      	bne.n	80032f0 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	4a1d      	ldr	r2, [pc, #116]	; (8003304 <HAL_ADC_ConfigChannel+0x1e4>)
 8003290:	4293      	cmp	r3, r2
 8003292:	d125      	bne.n	80032e0 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	689b      	ldr	r3, [r3, #8]
 800329a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d126      	bne.n	80032f0 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	689a      	ldr	r2, [r3, #8]
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80032b0:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80032b2:	683b      	ldr	r3, [r7, #0]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	2b10      	cmp	r3, #16
 80032b8:	d11a      	bne.n	80032f0 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80032ba:	4b13      	ldr	r3, [pc, #76]	; (8003308 <HAL_ADC_ConfigChannel+0x1e8>)
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	4a13      	ldr	r2, [pc, #76]	; (800330c <HAL_ADC_ConfigChannel+0x1ec>)
 80032c0:	fba2 2303 	umull	r2, r3, r2, r3
 80032c4:	0c9a      	lsrs	r2, r3, #18
 80032c6:	4613      	mov	r3, r2
 80032c8:	009b      	lsls	r3, r3, #2
 80032ca:	4413      	add	r3, r2
 80032cc:	005b      	lsls	r3, r3, #1
 80032ce:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80032d0:	e002      	b.n	80032d8 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80032d2:	68bb      	ldr	r3, [r7, #8]
 80032d4:	3b01      	subs	r3, #1
 80032d6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80032d8:	68bb      	ldr	r3, [r7, #8]
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d1f9      	bne.n	80032d2 <HAL_ADC_ConfigChannel+0x1b2>
 80032de:	e007      	b.n	80032f0 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032e4:	f043 0220 	orr.w	r2, r3, #32
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 80032ec:	2301      	movs	r3, #1
 80032ee:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	2200      	movs	r2, #0
 80032f4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80032f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80032fa:	4618      	mov	r0, r3
 80032fc:	3714      	adds	r7, #20
 80032fe:	46bd      	mov	sp, r7
 8003300:	bc80      	pop	{r7}
 8003302:	4770      	bx	lr
 8003304:	40012400 	.word	0x40012400
 8003308:	20000028 	.word	0x20000028
 800330c:	431bde83 	.word	0x431bde83

08003310 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8003310:	b580      	push	{r7, lr}
 8003312:	b084      	sub	sp, #16
 8003314:	af00      	add	r7, sp, #0
 8003316:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003318:	2300      	movs	r3, #0
 800331a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 800331c:	2300      	movs	r3, #0
 800331e:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	689b      	ldr	r3, [r3, #8]
 8003326:	f003 0301 	and.w	r3, r3, #1
 800332a:	2b01      	cmp	r3, #1
 800332c:	d040      	beq.n	80033b0 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	689a      	ldr	r2, [r3, #8]
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	f042 0201 	orr.w	r2, r2, #1
 800333c:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800333e:	4b1f      	ldr	r3, [pc, #124]	; (80033bc <ADC_Enable+0xac>)
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	4a1f      	ldr	r2, [pc, #124]	; (80033c0 <ADC_Enable+0xb0>)
 8003344:	fba2 2303 	umull	r2, r3, r2, r3
 8003348:	0c9b      	lsrs	r3, r3, #18
 800334a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800334c:	e002      	b.n	8003354 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 800334e:	68bb      	ldr	r3, [r7, #8]
 8003350:	3b01      	subs	r3, #1
 8003352:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003354:	68bb      	ldr	r3, [r7, #8]
 8003356:	2b00      	cmp	r3, #0
 8003358:	d1f9      	bne.n	800334e <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 800335a:	f7ff fc71 	bl	8002c40 <HAL_GetTick>
 800335e:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8003360:	e01f      	b.n	80033a2 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003362:	f7ff fc6d 	bl	8002c40 <HAL_GetTick>
 8003366:	4602      	mov	r2, r0
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	1ad3      	subs	r3, r2, r3
 800336c:	2b02      	cmp	r3, #2
 800336e:	d918      	bls.n	80033a2 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	689b      	ldr	r3, [r3, #8]
 8003376:	f003 0301 	and.w	r3, r3, #1
 800337a:	2b01      	cmp	r3, #1
 800337c:	d011      	beq.n	80033a2 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003382:	f043 0210 	orr.w	r2, r3, #16
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800338e:	f043 0201 	orr.w	r2, r3, #1
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	2200      	movs	r2, #0
 800339a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 800339e:	2301      	movs	r3, #1
 80033a0:	e007      	b.n	80033b2 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	689b      	ldr	r3, [r3, #8]
 80033a8:	f003 0301 	and.w	r3, r3, #1
 80033ac:	2b01      	cmp	r3, #1
 80033ae:	d1d8      	bne.n	8003362 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80033b0:	2300      	movs	r3, #0
}
 80033b2:	4618      	mov	r0, r3
 80033b4:	3710      	adds	r7, #16
 80033b6:	46bd      	mov	sp, r7
 80033b8:	bd80      	pop	{r7, pc}
 80033ba:	bf00      	nop
 80033bc:	20000028 	.word	0x20000028
 80033c0:	431bde83 	.word	0x431bde83

080033c4 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80033c4:	b580      	push	{r7, lr}
 80033c6:	b084      	sub	sp, #16
 80033c8:	af00      	add	r7, sp, #0
 80033ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80033cc:	2300      	movs	r3, #0
 80033ce:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	689b      	ldr	r3, [r3, #8]
 80033d6:	f003 0301 	and.w	r3, r3, #1
 80033da:	2b01      	cmp	r3, #1
 80033dc:	d12e      	bne.n	800343c <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	689a      	ldr	r2, [r3, #8]
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	f022 0201 	bic.w	r2, r2, #1
 80033ec:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80033ee:	f7ff fc27 	bl	8002c40 <HAL_GetTick>
 80033f2:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80033f4:	e01b      	b.n	800342e <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80033f6:	f7ff fc23 	bl	8002c40 <HAL_GetTick>
 80033fa:	4602      	mov	r2, r0
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	1ad3      	subs	r3, r2, r3
 8003400:	2b02      	cmp	r3, #2
 8003402:	d914      	bls.n	800342e <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	689b      	ldr	r3, [r3, #8]
 800340a:	f003 0301 	and.w	r3, r3, #1
 800340e:	2b01      	cmp	r3, #1
 8003410:	d10d      	bne.n	800342e <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003416:	f043 0210 	orr.w	r2, r3, #16
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003422:	f043 0201 	orr.w	r2, r3, #1
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 800342a:	2301      	movs	r3, #1
 800342c:	e007      	b.n	800343e <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	689b      	ldr	r3, [r3, #8]
 8003434:	f003 0301 	and.w	r3, r3, #1
 8003438:	2b01      	cmp	r3, #1
 800343a:	d0dc      	beq.n	80033f6 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800343c:	2300      	movs	r3, #0
}
 800343e:	4618      	mov	r0, r3
 8003440:	3710      	adds	r7, #16
 8003442:	46bd      	mov	sp, r7
 8003444:	bd80      	pop	{r7, pc}
	...

08003448 <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8003448:	b590      	push	{r4, r7, lr}
 800344a:	b087      	sub	sp, #28
 800344c:	af00      	add	r7, sp, #0
 800344e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003450:	2300      	movs	r3, #0
 8003452:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 8003454:	2300      	movs	r3, #0
 8003456:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800345e:	2b01      	cmp	r3, #1
 8003460:	d101      	bne.n	8003466 <HAL_ADCEx_Calibration_Start+0x1e>
 8003462:	2302      	movs	r3, #2
 8003464:	e095      	b.n	8003592 <HAL_ADCEx_Calibration_Start+0x14a>
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	2201      	movs	r2, #1
 800346a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  /* 1. Calibration prerequisite:                                             */
  /*    - ADC must be disabled for at least two ADC clock cycles in disable   */
  /*      mode before ADC enable                                              */
  /* Stop potential conversion on going, on regular and injected groups       */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800346e:	6878      	ldr	r0, [r7, #4]
 8003470:	f7ff ffa8 	bl	80033c4 <ADC_ConversionStop_Disable>
 8003474:	4603      	mov	r3, r0
 8003476:	75fb      	strb	r3, [r7, #23]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8003478:	7dfb      	ldrb	r3, [r7, #23]
 800347a:	2b00      	cmp	r3, #0
 800347c:	f040 8084 	bne.w	8003588 <HAL_ADCEx_Calibration_Start+0x140>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003484:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003488:	f023 0302 	bic.w	r3, r3, #2
 800348c:	f043 0202 	orr.w	r2, r3, #2
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8003494:	4b41      	ldr	r3, [pc, #260]	; (800359c <HAL_ADCEx_Calibration_Start+0x154>)
 8003496:	681c      	ldr	r4, [r3, #0]
 8003498:	2002      	movs	r0, #2
 800349a:	f002 ff33 	bl	8006304 <HAL_RCCEx_GetPeriphCLKFreq>
 800349e:	4603      	mov	r3, r0
 80034a0:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 80034a4:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 80034a6:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 80034a8:	e002      	b.n	80034b0 <HAL_ADCEx_Calibration_Start+0x68>
    {
      wait_loop_index--;
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	3b01      	subs	r3, #1
 80034ae:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d1f9      	bne.n	80034aa <HAL_ADCEx_Calibration_Start+0x62>
    }
    
    /* 2. Enable the ADC peripheral */
    ADC_Enable(hadc);
 80034b6:	6878      	ldr	r0, [r7, #4]
 80034b8:	f7ff ff2a 	bl	8003310 <ADC_Enable>
    
    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	689a      	ldr	r2, [r3, #8]
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	f042 0208 	orr.w	r2, r2, #8
 80034ca:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 80034cc:	f7ff fbb8 	bl	8002c40 <HAL_GetTick>
 80034d0:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 80034d2:	e01b      	b.n	800350c <HAL_ADCEx_Calibration_Start+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 80034d4:	f7ff fbb4 	bl	8002c40 <HAL_GetTick>
 80034d8:	4602      	mov	r2, r0
 80034da:	693b      	ldr	r3, [r7, #16]
 80034dc:	1ad3      	subs	r3, r2, r3
 80034de:	2b0a      	cmp	r3, #10
 80034e0:	d914      	bls.n	800350c <HAL_ADCEx_Calibration_Start+0xc4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	689b      	ldr	r3, [r3, #8]
 80034e8:	f003 0308 	and.w	r3, r3, #8
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d00d      	beq.n	800350c <HAL_ADCEx_Calibration_Start+0xc4>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034f4:	f023 0312 	bic.w	r3, r3, #18
 80034f8:	f043 0210 	orr.w	r2, r3, #16
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	629a      	str	r2, [r3, #40]	; 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	2200      	movs	r2, #0
 8003504:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8003508:	2301      	movs	r3, #1
 800350a:	e042      	b.n	8003592 <HAL_ADCEx_Calibration_Start+0x14a>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	689b      	ldr	r3, [r3, #8]
 8003512:	f003 0308 	and.w	r3, r3, #8
 8003516:	2b00      	cmp	r3, #0
 8003518:	d1dc      	bne.n	80034d4 <HAL_ADCEx_Calibration_Start+0x8c>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	689a      	ldr	r2, [r3, #8]
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	f042 0204 	orr.w	r2, r2, #4
 8003528:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 800352a:	f7ff fb89 	bl	8002c40 <HAL_GetTick>
 800352e:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8003530:	e01b      	b.n	800356a <HAL_ADCEx_Calibration_Start+0x122>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8003532:	f7ff fb85 	bl	8002c40 <HAL_GetTick>
 8003536:	4602      	mov	r2, r0
 8003538:	693b      	ldr	r3, [r7, #16]
 800353a:	1ad3      	subs	r3, r2, r3
 800353c:	2b0a      	cmp	r3, #10
 800353e:	d914      	bls.n	800356a <HAL_ADCEx_Calibration_Start+0x122>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	689b      	ldr	r3, [r3, #8]
 8003546:	f003 0304 	and.w	r3, r3, #4
 800354a:	2b00      	cmp	r3, #0
 800354c:	d00d      	beq.n	800356a <HAL_ADCEx_Calibration_Start+0x122>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003552:	f023 0312 	bic.w	r3, r3, #18
 8003556:	f043 0210 	orr.w	r2, r3, #16
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	629a      	str	r2, [r3, #40]	; 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	2200      	movs	r2, #0
 8003562:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8003566:	2301      	movs	r3, #1
 8003568:	e013      	b.n	8003592 <HAL_ADCEx_Calibration_Start+0x14a>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	689b      	ldr	r3, [r3, #8]
 8003570:	f003 0304 	and.w	r3, r3, #4
 8003574:	2b00      	cmp	r3, #0
 8003576:	d1dc      	bne.n	8003532 <HAL_ADCEx_Calibration_Start+0xea>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800357c:	f023 0303 	bic.w	r3, r3, #3
 8003580:	f043 0201 	orr.w	r2, r3, #1
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	2200      	movs	r2, #0
 800358c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8003590:	7dfb      	ldrb	r3, [r7, #23]
}
 8003592:	4618      	mov	r0, r3
 8003594:	371c      	adds	r7, #28
 8003596:	46bd      	mov	sp, r7
 8003598:	bd90      	pop	{r4, r7, pc}
 800359a:	bf00      	nop
 800359c:	20000028 	.word	0x20000028

080035a0 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80035a0:	b480      	push	{r7}
 80035a2:	b083      	sub	sp, #12
 80035a4:	af00      	add	r7, sp, #0
 80035a6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 80035a8:	bf00      	nop
 80035aa:	370c      	adds	r7, #12
 80035ac:	46bd      	mov	sp, r7
 80035ae:	bc80      	pop	{r7}
 80035b0:	4770      	bx	lr
	...

080035b4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80035b4:	b480      	push	{r7}
 80035b6:	b085      	sub	sp, #20
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	f003 0307 	and.w	r3, r3, #7
 80035c2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80035c4:	4b0c      	ldr	r3, [pc, #48]	; (80035f8 <__NVIC_SetPriorityGrouping+0x44>)
 80035c6:	68db      	ldr	r3, [r3, #12]
 80035c8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80035ca:	68ba      	ldr	r2, [r7, #8]
 80035cc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80035d0:	4013      	ands	r3, r2
 80035d2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80035d8:	68bb      	ldr	r3, [r7, #8]
 80035da:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80035dc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80035e0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80035e4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80035e6:	4a04      	ldr	r2, [pc, #16]	; (80035f8 <__NVIC_SetPriorityGrouping+0x44>)
 80035e8:	68bb      	ldr	r3, [r7, #8]
 80035ea:	60d3      	str	r3, [r2, #12]
}
 80035ec:	bf00      	nop
 80035ee:	3714      	adds	r7, #20
 80035f0:	46bd      	mov	sp, r7
 80035f2:	bc80      	pop	{r7}
 80035f4:	4770      	bx	lr
 80035f6:	bf00      	nop
 80035f8:	e000ed00 	.word	0xe000ed00

080035fc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80035fc:	b480      	push	{r7}
 80035fe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003600:	4b04      	ldr	r3, [pc, #16]	; (8003614 <__NVIC_GetPriorityGrouping+0x18>)
 8003602:	68db      	ldr	r3, [r3, #12]
 8003604:	0a1b      	lsrs	r3, r3, #8
 8003606:	f003 0307 	and.w	r3, r3, #7
}
 800360a:	4618      	mov	r0, r3
 800360c:	46bd      	mov	sp, r7
 800360e:	bc80      	pop	{r7}
 8003610:	4770      	bx	lr
 8003612:	bf00      	nop
 8003614:	e000ed00 	.word	0xe000ed00

08003618 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003618:	b480      	push	{r7}
 800361a:	b083      	sub	sp, #12
 800361c:	af00      	add	r7, sp, #0
 800361e:	4603      	mov	r3, r0
 8003620:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003622:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003626:	2b00      	cmp	r3, #0
 8003628:	db0b      	blt.n	8003642 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800362a:	79fb      	ldrb	r3, [r7, #7]
 800362c:	f003 021f 	and.w	r2, r3, #31
 8003630:	4906      	ldr	r1, [pc, #24]	; (800364c <__NVIC_EnableIRQ+0x34>)
 8003632:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003636:	095b      	lsrs	r3, r3, #5
 8003638:	2001      	movs	r0, #1
 800363a:	fa00 f202 	lsl.w	r2, r0, r2
 800363e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003642:	bf00      	nop
 8003644:	370c      	adds	r7, #12
 8003646:	46bd      	mov	sp, r7
 8003648:	bc80      	pop	{r7}
 800364a:	4770      	bx	lr
 800364c:	e000e100 	.word	0xe000e100

08003650 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003650:	b480      	push	{r7}
 8003652:	b083      	sub	sp, #12
 8003654:	af00      	add	r7, sp, #0
 8003656:	4603      	mov	r3, r0
 8003658:	6039      	str	r1, [r7, #0]
 800365a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800365c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003660:	2b00      	cmp	r3, #0
 8003662:	db0a      	blt.n	800367a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003664:	683b      	ldr	r3, [r7, #0]
 8003666:	b2da      	uxtb	r2, r3
 8003668:	490c      	ldr	r1, [pc, #48]	; (800369c <__NVIC_SetPriority+0x4c>)
 800366a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800366e:	0112      	lsls	r2, r2, #4
 8003670:	b2d2      	uxtb	r2, r2
 8003672:	440b      	add	r3, r1
 8003674:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003678:	e00a      	b.n	8003690 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800367a:	683b      	ldr	r3, [r7, #0]
 800367c:	b2da      	uxtb	r2, r3
 800367e:	4908      	ldr	r1, [pc, #32]	; (80036a0 <__NVIC_SetPriority+0x50>)
 8003680:	79fb      	ldrb	r3, [r7, #7]
 8003682:	f003 030f 	and.w	r3, r3, #15
 8003686:	3b04      	subs	r3, #4
 8003688:	0112      	lsls	r2, r2, #4
 800368a:	b2d2      	uxtb	r2, r2
 800368c:	440b      	add	r3, r1
 800368e:	761a      	strb	r2, [r3, #24]
}
 8003690:	bf00      	nop
 8003692:	370c      	adds	r7, #12
 8003694:	46bd      	mov	sp, r7
 8003696:	bc80      	pop	{r7}
 8003698:	4770      	bx	lr
 800369a:	bf00      	nop
 800369c:	e000e100 	.word	0xe000e100
 80036a0:	e000ed00 	.word	0xe000ed00

080036a4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80036a4:	b480      	push	{r7}
 80036a6:	b089      	sub	sp, #36	; 0x24
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	60f8      	str	r0, [r7, #12]
 80036ac:	60b9      	str	r1, [r7, #8]
 80036ae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	f003 0307 	and.w	r3, r3, #7
 80036b6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80036b8:	69fb      	ldr	r3, [r7, #28]
 80036ba:	f1c3 0307 	rsb	r3, r3, #7
 80036be:	2b04      	cmp	r3, #4
 80036c0:	bf28      	it	cs
 80036c2:	2304      	movcs	r3, #4
 80036c4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80036c6:	69fb      	ldr	r3, [r7, #28]
 80036c8:	3304      	adds	r3, #4
 80036ca:	2b06      	cmp	r3, #6
 80036cc:	d902      	bls.n	80036d4 <NVIC_EncodePriority+0x30>
 80036ce:	69fb      	ldr	r3, [r7, #28]
 80036d0:	3b03      	subs	r3, #3
 80036d2:	e000      	b.n	80036d6 <NVIC_EncodePriority+0x32>
 80036d4:	2300      	movs	r3, #0
 80036d6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80036d8:	f04f 32ff 	mov.w	r2, #4294967295
 80036dc:	69bb      	ldr	r3, [r7, #24]
 80036de:	fa02 f303 	lsl.w	r3, r2, r3
 80036e2:	43da      	mvns	r2, r3
 80036e4:	68bb      	ldr	r3, [r7, #8]
 80036e6:	401a      	ands	r2, r3
 80036e8:	697b      	ldr	r3, [r7, #20]
 80036ea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80036ec:	f04f 31ff 	mov.w	r1, #4294967295
 80036f0:	697b      	ldr	r3, [r7, #20]
 80036f2:	fa01 f303 	lsl.w	r3, r1, r3
 80036f6:	43d9      	mvns	r1, r3
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80036fc:	4313      	orrs	r3, r2
         );
}
 80036fe:	4618      	mov	r0, r3
 8003700:	3724      	adds	r7, #36	; 0x24
 8003702:	46bd      	mov	sp, r7
 8003704:	bc80      	pop	{r7}
 8003706:	4770      	bx	lr

08003708 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003708:	b580      	push	{r7, lr}
 800370a:	b082      	sub	sp, #8
 800370c:	af00      	add	r7, sp, #0
 800370e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	3b01      	subs	r3, #1
 8003714:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003718:	d301      	bcc.n	800371e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800371a:	2301      	movs	r3, #1
 800371c:	e00f      	b.n	800373e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800371e:	4a0a      	ldr	r2, [pc, #40]	; (8003748 <SysTick_Config+0x40>)
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	3b01      	subs	r3, #1
 8003724:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003726:	210f      	movs	r1, #15
 8003728:	f04f 30ff 	mov.w	r0, #4294967295
 800372c:	f7ff ff90 	bl	8003650 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003730:	4b05      	ldr	r3, [pc, #20]	; (8003748 <SysTick_Config+0x40>)
 8003732:	2200      	movs	r2, #0
 8003734:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003736:	4b04      	ldr	r3, [pc, #16]	; (8003748 <SysTick_Config+0x40>)
 8003738:	2207      	movs	r2, #7
 800373a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800373c:	2300      	movs	r3, #0
}
 800373e:	4618      	mov	r0, r3
 8003740:	3708      	adds	r7, #8
 8003742:	46bd      	mov	sp, r7
 8003744:	bd80      	pop	{r7, pc}
 8003746:	bf00      	nop
 8003748:	e000e010 	.word	0xe000e010

0800374c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800374c:	b580      	push	{r7, lr}
 800374e:	b082      	sub	sp, #8
 8003750:	af00      	add	r7, sp, #0
 8003752:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003754:	6878      	ldr	r0, [r7, #4]
 8003756:	f7ff ff2d 	bl	80035b4 <__NVIC_SetPriorityGrouping>
}
 800375a:	bf00      	nop
 800375c:	3708      	adds	r7, #8
 800375e:	46bd      	mov	sp, r7
 8003760:	bd80      	pop	{r7, pc}

08003762 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003762:	b580      	push	{r7, lr}
 8003764:	b086      	sub	sp, #24
 8003766:	af00      	add	r7, sp, #0
 8003768:	4603      	mov	r3, r0
 800376a:	60b9      	str	r1, [r7, #8]
 800376c:	607a      	str	r2, [r7, #4]
 800376e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003770:	2300      	movs	r3, #0
 8003772:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003774:	f7ff ff42 	bl	80035fc <__NVIC_GetPriorityGrouping>
 8003778:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800377a:	687a      	ldr	r2, [r7, #4]
 800377c:	68b9      	ldr	r1, [r7, #8]
 800377e:	6978      	ldr	r0, [r7, #20]
 8003780:	f7ff ff90 	bl	80036a4 <NVIC_EncodePriority>
 8003784:	4602      	mov	r2, r0
 8003786:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800378a:	4611      	mov	r1, r2
 800378c:	4618      	mov	r0, r3
 800378e:	f7ff ff5f 	bl	8003650 <__NVIC_SetPriority>
}
 8003792:	bf00      	nop
 8003794:	3718      	adds	r7, #24
 8003796:	46bd      	mov	sp, r7
 8003798:	bd80      	pop	{r7, pc}

0800379a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800379a:	b580      	push	{r7, lr}
 800379c:	b082      	sub	sp, #8
 800379e:	af00      	add	r7, sp, #0
 80037a0:	4603      	mov	r3, r0
 80037a2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80037a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037a8:	4618      	mov	r0, r3
 80037aa:	f7ff ff35 	bl	8003618 <__NVIC_EnableIRQ>
}
 80037ae:	bf00      	nop
 80037b0:	3708      	adds	r7, #8
 80037b2:	46bd      	mov	sp, r7
 80037b4:	bd80      	pop	{r7, pc}

080037b6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80037b6:	b580      	push	{r7, lr}
 80037b8:	b082      	sub	sp, #8
 80037ba:	af00      	add	r7, sp, #0
 80037bc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80037be:	6878      	ldr	r0, [r7, #4]
 80037c0:	f7ff ffa2 	bl	8003708 <SysTick_Config>
 80037c4:	4603      	mov	r3, r0
}
 80037c6:	4618      	mov	r0, r3
 80037c8:	3708      	adds	r7, #8
 80037ca:	46bd      	mov	sp, r7
 80037cc:	bd80      	pop	{r7, pc}

080037ce <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 80037ce:	b580      	push	{r7, lr}
 80037d0:	b082      	sub	sp, #8
 80037d2:	af00      	add	r7, sp, #0
 80037d4:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d101      	bne.n	80037e0 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 80037dc:	2301      	movs	r3, #1
 80037de:	e00e      	b.n	80037fe <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	795b      	ldrb	r3, [r3, #5]
 80037e4:	b2db      	uxtb	r3, r3
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d105      	bne.n	80037f6 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	2200      	movs	r2, #0
 80037ee:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 80037f0:	6878      	ldr	r0, [r7, #4]
 80037f2:	f7ff f8b1 	bl	8002958 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	2201      	movs	r2, #1
 80037fa:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80037fc:	2300      	movs	r3, #0
}
 80037fe:	4618      	mov	r0, r3
 8003800:	3708      	adds	r7, #8
 8003802:	46bd      	mov	sp, r7
 8003804:	bd80      	pop	{r7, pc}

08003806 <HAL_CRC_Calculate>:
  * @param  pBuffer pointer to the input data buffer.
  * @param  BufferLength input data buffer length (number of uint32_t words).
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
uint32_t HAL_CRC_Calculate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
{
 8003806:	b480      	push	{r7}
 8003808:	b087      	sub	sp, #28
 800380a:	af00      	add	r7, sp, #0
 800380c:	60f8      	str	r0, [r7, #12]
 800380e:	60b9      	str	r1, [r7, #8]
 8003810:	607a      	str	r2, [r7, #4]
  uint32_t index;      /* CRC input data buffer index */
  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */
 8003812:	2300      	movs	r3, #0
 8003814:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	2202      	movs	r2, #2
 800381a:	715a      	strb	r2, [r3, #5]

  /* Reset CRC Calculation Unit (hcrc->Instance->INIT is
  *  written in hcrc->Instance->DR) */
  __HAL_CRC_DR_RESET(hcrc);
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	689a      	ldr	r2, [r3, #8]
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	f042 0201 	orr.w	r2, r2, #1
 800382a:	609a      	str	r2, [r3, #8]

  /* Enter 32-bit input data to the CRC calculator */
  for (index = 0U; index < BufferLength; index++)
 800382c:	2300      	movs	r3, #0
 800382e:	617b      	str	r3, [r7, #20]
 8003830:	e00a      	b.n	8003848 <HAL_CRC_Calculate+0x42>
  {
    hcrc->Instance->DR = pBuffer[index];
 8003832:	697b      	ldr	r3, [r7, #20]
 8003834:	009b      	lsls	r3, r3, #2
 8003836:	68ba      	ldr	r2, [r7, #8]
 8003838:	441a      	add	r2, r3
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	6812      	ldr	r2, [r2, #0]
 8003840:	601a      	str	r2, [r3, #0]
  for (index = 0U; index < BufferLength; index++)
 8003842:	697b      	ldr	r3, [r7, #20]
 8003844:	3301      	adds	r3, #1
 8003846:	617b      	str	r3, [r7, #20]
 8003848:	697a      	ldr	r2, [r7, #20]
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	429a      	cmp	r2, r3
 800384e:	d3f0      	bcc.n	8003832 <HAL_CRC_Calculate+0x2c>
  }
  temp = hcrc->Instance->DR;
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	2201      	movs	r2, #1
 800385c:	715a      	strb	r2, [r3, #5]

  /* Return the CRC computed value */
  return temp;
 800385e:	693b      	ldr	r3, [r7, #16]
}
 8003860:	4618      	mov	r0, r3
 8003862:	371c      	adds	r7, #28
 8003864:	46bd      	mov	sp, r7
 8003866:	bc80      	pop	{r7}
 8003868:	4770      	bx	lr
	...

0800386c <HAL_FLASH_Program>:
  * @param  Data:         Specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 800386c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800386e:	b087      	sub	sp, #28
 8003870:	af00      	add	r7, sp, #0
 8003872:	60f8      	str	r0, [r7, #12]
 8003874:	60b9      	str	r1, [r7, #8]
 8003876:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 800387a:	2301      	movs	r3, #1
 800387c:	75fb      	strb	r3, [r7, #23]
  uint8_t index = 0;
 800387e:	2300      	movs	r3, #0
 8003880:	75bb      	strb	r3, [r7, #22]
  uint8_t nbiterations = 0;
 8003882:	2300      	movs	r3, #0
 8003884:	757b      	strb	r3, [r7, #21]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8003886:	4b2f      	ldr	r3, [pc, #188]	; (8003944 <HAL_FLASH_Program+0xd8>)
 8003888:	7e1b      	ldrb	r3, [r3, #24]
 800388a:	2b01      	cmp	r3, #1
 800388c:	d101      	bne.n	8003892 <HAL_FLASH_Program+0x26>
 800388e:	2302      	movs	r3, #2
 8003890:	e054      	b.n	800393c <HAL_FLASH_Program+0xd0>
 8003892:	4b2c      	ldr	r3, [pc, #176]	; (8003944 <HAL_FLASH_Program+0xd8>)
 8003894:	2201      	movs	r2, #1
 8003896:	761a      	strb	r2, [r3, #24]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8003898:	f24c 3050 	movw	r0, #50000	; 0xc350
 800389c:	f000 f8a8 	bl	80039f0 <FLASH_WaitForLastOperation>
 80038a0:	4603      	mov	r3, r0
 80038a2:	75fb      	strb	r3, [r7, #23]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperationBank2(FLASH_TIMEOUT_VALUE);
  }
#endif /* FLASH_BANK2_END */
  
  if(status == HAL_OK)
 80038a4:	7dfb      	ldrb	r3, [r7, #23]
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d144      	bne.n	8003934 <HAL_FLASH_Program+0xc8>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	2b01      	cmp	r3, #1
 80038ae:	d102      	bne.n	80038b6 <HAL_FLASH_Program+0x4a>
    {
      /* Program halfword (16-bit) at a specified address. */
      nbiterations = 1U;
 80038b0:	2301      	movs	r3, #1
 80038b2:	757b      	strb	r3, [r7, #21]
 80038b4:	e007      	b.n	80038c6 <HAL_FLASH_Program+0x5a>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	2b02      	cmp	r3, #2
 80038ba:	d102      	bne.n	80038c2 <HAL_FLASH_Program+0x56>
    {
      /* Program word (32-bit = 2*16-bit) at a specified address. */
      nbiterations = 2U;
 80038bc:	2302      	movs	r3, #2
 80038be:	757b      	strb	r3, [r7, #21]
 80038c0:	e001      	b.n	80038c6 <HAL_FLASH_Program+0x5a>
    }
    else
    {
      /* Program double word (64-bit = 4*16-bit) at a specified address. */
      nbiterations = 4U;
 80038c2:	2304      	movs	r3, #4
 80038c4:	757b      	strb	r3, [r7, #21]
    }

    for (index = 0U; index < nbiterations; index++)
 80038c6:	2300      	movs	r3, #0
 80038c8:	75bb      	strb	r3, [r7, #22]
 80038ca:	e02d      	b.n	8003928 <HAL_FLASH_Program+0xbc>
    {
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 80038cc:	7dbb      	ldrb	r3, [r7, #22]
 80038ce:	005a      	lsls	r2, r3, #1
 80038d0:	68bb      	ldr	r3, [r7, #8]
 80038d2:	eb02 0c03 	add.w	ip, r2, r3
 80038d6:	7dbb      	ldrb	r3, [r7, #22]
 80038d8:	0119      	lsls	r1, r3, #4
 80038da:	e9d7 2300 	ldrd	r2, r3, [r7]
 80038de:	f1c1 0620 	rsb	r6, r1, #32
 80038e2:	f1a1 0020 	sub.w	r0, r1, #32
 80038e6:	fa22 f401 	lsr.w	r4, r2, r1
 80038ea:	fa03 f606 	lsl.w	r6, r3, r6
 80038ee:	4334      	orrs	r4, r6
 80038f0:	fa23 f000 	lsr.w	r0, r3, r0
 80038f4:	4304      	orrs	r4, r0
 80038f6:	fa23 f501 	lsr.w	r5, r3, r1
 80038fa:	b2a3      	uxth	r3, r4
 80038fc:	4619      	mov	r1, r3
 80038fe:	4660      	mov	r0, ip
 8003900:	f000 f85a 	bl	80039b8 <FLASH_Program_HalfWord>
#if defined(FLASH_BANK2_END)
      if(Address <= FLASH_BANK1_END)
      {
#endif /* FLASH_BANK2_END */
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8003904:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003908:	f000 f872 	bl	80039f0 <FLASH_WaitForLastOperation>
 800390c:	4603      	mov	r3, r0
 800390e:	75fb      	strb	r3, [r7, #23]
    
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8003910:	4b0d      	ldr	r3, [pc, #52]	; (8003948 <HAL_FLASH_Program+0xdc>)
 8003912:	691b      	ldr	r3, [r3, #16]
 8003914:	4a0c      	ldr	r2, [pc, #48]	; (8003948 <HAL_FLASH_Program+0xdc>)
 8003916:	f023 0301 	bic.w	r3, r3, #1
 800391a:	6113      	str	r3, [r2, #16]
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR2, FLASH_CR2_PG);
      }
#endif /* FLASH_BANK2_END */
      /* In case of error, stop programation procedure */
      if (status != HAL_OK)
 800391c:	7dfb      	ldrb	r3, [r7, #23]
 800391e:	2b00      	cmp	r3, #0
 8003920:	d107      	bne.n	8003932 <HAL_FLASH_Program+0xc6>
    for (index = 0U; index < nbiterations; index++)
 8003922:	7dbb      	ldrb	r3, [r7, #22]
 8003924:	3301      	adds	r3, #1
 8003926:	75bb      	strb	r3, [r7, #22]
 8003928:	7dba      	ldrb	r2, [r7, #22]
 800392a:	7d7b      	ldrb	r3, [r7, #21]
 800392c:	429a      	cmp	r2, r3
 800392e:	d3cd      	bcc.n	80038cc <HAL_FLASH_Program+0x60>
 8003930:	e000      	b.n	8003934 <HAL_FLASH_Program+0xc8>
      {
        break;
 8003932:	bf00      	nop
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8003934:	4b03      	ldr	r3, [pc, #12]	; (8003944 <HAL_FLASH_Program+0xd8>)
 8003936:	2200      	movs	r2, #0
 8003938:	761a      	strb	r2, [r3, #24]

  return status;
 800393a:	7dfb      	ldrb	r3, [r7, #23]
}
 800393c:	4618      	mov	r0, r3
 800393e:	371c      	adds	r7, #28
 8003940:	46bd      	mov	sp, r7
 8003942:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003944:	200004a8 	.word	0x200004a8
 8003948:	40022000 	.word	0x40022000

0800394c <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 800394c:	b480      	push	{r7}
 800394e:	b083      	sub	sp, #12
 8003950:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8003952:	2300      	movs	r3, #0
 8003954:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8003956:	4b0d      	ldr	r3, [pc, #52]	; (800398c <HAL_FLASH_Unlock+0x40>)
 8003958:	691b      	ldr	r3, [r3, #16]
 800395a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800395e:	2b00      	cmp	r3, #0
 8003960:	d00d      	beq.n	800397e <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8003962:	4b0a      	ldr	r3, [pc, #40]	; (800398c <HAL_FLASH_Unlock+0x40>)
 8003964:	4a0a      	ldr	r2, [pc, #40]	; (8003990 <HAL_FLASH_Unlock+0x44>)
 8003966:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8003968:	4b08      	ldr	r3, [pc, #32]	; (800398c <HAL_FLASH_Unlock+0x40>)
 800396a:	4a0a      	ldr	r2, [pc, #40]	; (8003994 <HAL_FLASH_Unlock+0x48>)
 800396c:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800396e:	4b07      	ldr	r3, [pc, #28]	; (800398c <HAL_FLASH_Unlock+0x40>)
 8003970:	691b      	ldr	r3, [r3, #16]
 8003972:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003976:	2b00      	cmp	r3, #0
 8003978:	d001      	beq.n	800397e <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 800397a:	2301      	movs	r3, #1
 800397c:	71fb      	strb	r3, [r7, #7]
      status = HAL_ERROR;
    }
  }
#endif /* FLASH_BANK2_END */

  return status;
 800397e:	79fb      	ldrb	r3, [r7, #7]
}
 8003980:	4618      	mov	r0, r3
 8003982:	370c      	adds	r7, #12
 8003984:	46bd      	mov	sp, r7
 8003986:	bc80      	pop	{r7}
 8003988:	4770      	bx	lr
 800398a:	bf00      	nop
 800398c:	40022000 	.word	0x40022000
 8003990:	45670123 	.word	0x45670123
 8003994:	cdef89ab 	.word	0xcdef89ab

08003998 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8003998:	b480      	push	{r7}
 800399a:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 800399c:	4b05      	ldr	r3, [pc, #20]	; (80039b4 <HAL_FLASH_Lock+0x1c>)
 800399e:	691b      	ldr	r3, [r3, #16]
 80039a0:	4a04      	ldr	r2, [pc, #16]	; (80039b4 <HAL_FLASH_Lock+0x1c>)
 80039a2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80039a6:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  /* Set the LOCK Bit to lock the FLASH BANK2 Registers access */
  SET_BIT(FLASH->CR2, FLASH_CR2_LOCK);

#endif /* FLASH_BANK2_END */
  return HAL_OK;  
 80039a8:	2300      	movs	r3, #0
}
 80039aa:	4618      	mov	r0, r3
 80039ac:	46bd      	mov	sp, r7
 80039ae:	bc80      	pop	{r7}
 80039b0:	4770      	bx	lr
 80039b2:	bf00      	nop
 80039b4:	40022000 	.word	0x40022000

080039b8 <FLASH_Program_HalfWord>:
  * @param  Address specify the address to be programmed.
  * @param  Data    specify the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 80039b8:	b480      	push	{r7}
 80039ba:	b083      	sub	sp, #12
 80039bc:	af00      	add	r7, sp, #0
 80039be:	6078      	str	r0, [r7, #4]
 80039c0:	460b      	mov	r3, r1
 80039c2:	807b      	strh	r3, [r7, #2]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80039c4:	4b08      	ldr	r3, [pc, #32]	; (80039e8 <FLASH_Program_HalfWord+0x30>)
 80039c6:	2200      	movs	r2, #0
 80039c8:	61da      	str	r2, [r3, #28]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 80039ca:	4b08      	ldr	r3, [pc, #32]	; (80039ec <FLASH_Program_HalfWord+0x34>)
 80039cc:	691b      	ldr	r3, [r3, #16]
 80039ce:	4a07      	ldr	r2, [pc, #28]	; (80039ec <FLASH_Program_HalfWord+0x34>)
 80039d0:	f043 0301 	orr.w	r3, r3, #1
 80039d4:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR2, FLASH_CR2_PG);
  }
#endif /* FLASH_BANK2_END */

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	887a      	ldrh	r2, [r7, #2]
 80039da:	801a      	strh	r2, [r3, #0]
}
 80039dc:	bf00      	nop
 80039de:	370c      	adds	r7, #12
 80039e0:	46bd      	mov	sp, r7
 80039e2:	bc80      	pop	{r7}
 80039e4:	4770      	bx	lr
 80039e6:	bf00      	nop
 80039e8:	200004a8 	.word	0x200004a8
 80039ec:	40022000 	.word	0x40022000

080039f0 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 80039f0:	b580      	push	{r7, lr}
 80039f2:	b084      	sub	sp, #16
 80039f4:	af00      	add	r7, sp, #0
 80039f6:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 80039f8:	f7ff f922 	bl	8002c40 <HAL_GetTick>
 80039fc:	60f8      	str	r0, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 80039fe:	e010      	b.n	8003a22 <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a06:	d00c      	beq.n	8003a22 <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d007      	beq.n	8003a1e <FLASH_WaitForLastOperation+0x2e>
 8003a0e:	f7ff f917 	bl	8002c40 <HAL_GetTick>
 8003a12:	4602      	mov	r2, r0
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	1ad3      	subs	r3, r2, r3
 8003a18:	687a      	ldr	r2, [r7, #4]
 8003a1a:	429a      	cmp	r2, r3
 8003a1c:	d201      	bcs.n	8003a22 <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 8003a1e:	2303      	movs	r3, #3
 8003a20:	e025      	b.n	8003a6e <FLASH_WaitForLastOperation+0x7e>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8003a22:	4b15      	ldr	r3, [pc, #84]	; (8003a78 <FLASH_WaitForLastOperation+0x88>)
 8003a24:	68db      	ldr	r3, [r3, #12]
 8003a26:	f003 0301 	and.w	r3, r3, #1
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d1e8      	bne.n	8003a00 <FLASH_WaitForLastOperation+0x10>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8003a2e:	4b12      	ldr	r3, [pc, #72]	; (8003a78 <FLASH_WaitForLastOperation+0x88>)
 8003a30:	68db      	ldr	r3, [r3, #12]
 8003a32:	f003 0320 	and.w	r3, r3, #32
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d002      	beq.n	8003a40 <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8003a3a:	4b0f      	ldr	r3, [pc, #60]	; (8003a78 <FLASH_WaitForLastOperation+0x88>)
 8003a3c:	2220      	movs	r2, #32
 8003a3e:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8003a40:	4b0d      	ldr	r3, [pc, #52]	; (8003a78 <FLASH_WaitForLastOperation+0x88>)
 8003a42:	68db      	ldr	r3, [r3, #12]
 8003a44:	f003 0310 	and.w	r3, r3, #16
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d10b      	bne.n	8003a64 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8003a4c:	4b0a      	ldr	r3, [pc, #40]	; (8003a78 <FLASH_WaitForLastOperation+0x88>)
 8003a4e:	69db      	ldr	r3, [r3, #28]
 8003a50:	f003 0301 	and.w	r3, r3, #1
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d105      	bne.n	8003a64 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8003a58:	4b07      	ldr	r3, [pc, #28]	; (8003a78 <FLASH_WaitForLastOperation+0x88>)
 8003a5a:	68db      	ldr	r3, [r3, #12]
 8003a5c:	f003 0304 	and.w	r3, r3, #4
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d003      	beq.n	8003a6c <FLASH_WaitForLastOperation+0x7c>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8003a64:	f000 f80a 	bl	8003a7c <FLASH_SetErrorCode>
    return HAL_ERROR;
 8003a68:	2301      	movs	r3, #1
 8003a6a:	e000      	b.n	8003a6e <FLASH_WaitForLastOperation+0x7e>
  }

  /* There is no error flag set */
  return HAL_OK;
 8003a6c:	2300      	movs	r3, #0
}
 8003a6e:	4618      	mov	r0, r3
 8003a70:	3710      	adds	r7, #16
 8003a72:	46bd      	mov	sp, r7
 8003a74:	bd80      	pop	{r7, pc}
 8003a76:	bf00      	nop
 8003a78:	40022000 	.word	0x40022000

08003a7c <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8003a7c:	b480      	push	{r7}
 8003a7e:	b083      	sub	sp, #12
 8003a80:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 8003a82:	2300      	movs	r3, #0
 8003a84:	607b      	str	r3, [r7, #4]
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8003a86:	4b23      	ldr	r3, [pc, #140]	; (8003b14 <FLASH_SetErrorCode+0x98>)
 8003a88:	68db      	ldr	r3, [r3, #12]
 8003a8a:	f003 0310 	and.w	r3, r3, #16
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d009      	beq.n	8003aa6 <FLASH_SetErrorCode+0x2a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8003a92:	4b21      	ldr	r3, [pc, #132]	; (8003b18 <FLASH_SetErrorCode+0x9c>)
 8003a94:	69db      	ldr	r3, [r3, #28]
 8003a96:	f043 0302 	orr.w	r3, r3, #2
 8003a9a:	4a1f      	ldr	r2, [pc, #124]	; (8003b18 <FLASH_SetErrorCode+0x9c>)
 8003a9c:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	f043 0310 	orr.w	r3, r3, #16
 8003aa4:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8003aa6:	4b1b      	ldr	r3, [pc, #108]	; (8003b14 <FLASH_SetErrorCode+0x98>)
 8003aa8:	68db      	ldr	r3, [r3, #12]
 8003aaa:	f003 0304 	and.w	r3, r3, #4
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d009      	beq.n	8003ac6 <FLASH_SetErrorCode+0x4a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8003ab2:	4b19      	ldr	r3, [pc, #100]	; (8003b18 <FLASH_SetErrorCode+0x9c>)
 8003ab4:	69db      	ldr	r3, [r3, #28]
 8003ab6:	f043 0301 	orr.w	r3, r3, #1
 8003aba:	4a17      	ldr	r2, [pc, #92]	; (8003b18 <FLASH_SetErrorCode+0x9c>)
 8003abc:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	f043 0304 	orr.w	r3, r3, #4
 8003ac4:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 8003ac6:	4b13      	ldr	r3, [pc, #76]	; (8003b14 <FLASH_SetErrorCode+0x98>)
 8003ac8:	69db      	ldr	r3, [r3, #28]
 8003aca:	f003 0301 	and.w	r3, r3, #1
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d00b      	beq.n	8003aea <FLASH_SetErrorCode+0x6e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 8003ad2:	4b11      	ldr	r3, [pc, #68]	; (8003b18 <FLASH_SetErrorCode+0x9c>)
 8003ad4:	69db      	ldr	r3, [r3, #28]
 8003ad6:	f043 0304 	orr.w	r3, r3, #4
 8003ada:	4a0f      	ldr	r2, [pc, #60]	; (8003b18 <FLASH_SetErrorCode+0x9c>)
 8003adc:	61d3      	str	r3, [r2, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8003ade:	4b0d      	ldr	r3, [pc, #52]	; (8003b14 <FLASH_SetErrorCode+0x98>)
 8003ae0:	69db      	ldr	r3, [r3, #28]
 8003ae2:	4a0c      	ldr	r2, [pc, #48]	; (8003b14 <FLASH_SetErrorCode+0x98>)
 8003ae4:	f023 0301 	bic.w	r3, r3, #1
 8003ae8:	61d3      	str	r3, [r2, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	f240 1201 	movw	r2, #257	; 0x101
 8003af0:	4293      	cmp	r3, r2
 8003af2:	d106      	bne.n	8003b02 <FLASH_SetErrorCode+0x86>
 8003af4:	4b07      	ldr	r3, [pc, #28]	; (8003b14 <FLASH_SetErrorCode+0x98>)
 8003af6:	69db      	ldr	r3, [r3, #28]
 8003af8:	4a06      	ldr	r2, [pc, #24]	; (8003b14 <FLASH_SetErrorCode+0x98>)
 8003afa:	f023 0301 	bic.w	r3, r3, #1
 8003afe:	61d3      	str	r3, [r2, #28]
}  
 8003b00:	e002      	b.n	8003b08 <FLASH_SetErrorCode+0x8c>
  __HAL_FLASH_CLEAR_FLAG(flags);
 8003b02:	4a04      	ldr	r2, [pc, #16]	; (8003b14 <FLASH_SetErrorCode+0x98>)
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	60d3      	str	r3, [r2, #12]
}  
 8003b08:	bf00      	nop
 8003b0a:	370c      	adds	r7, #12
 8003b0c:	46bd      	mov	sp, r7
 8003b0e:	bc80      	pop	{r7}
 8003b10:	4770      	bx	lr
 8003b12:	bf00      	nop
 8003b14:	40022000 	.word	0x40022000
 8003b18:	200004a8 	.word	0x200004a8

08003b1c <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the pages have been correctly erased)
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8003b1c:	b580      	push	{r7, lr}
 8003b1e:	b084      	sub	sp, #16
 8003b20:	af00      	add	r7, sp, #0
 8003b22:	6078      	str	r0, [r7, #4]
 8003b24:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8003b26:	2301      	movs	r3, #1
 8003b28:	73fb      	strb	r3, [r7, #15]
  uint32_t address = 0U;
 8003b2a:	2300      	movs	r3, #0
 8003b2c:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8003b2e:	4b2f      	ldr	r3, [pc, #188]	; (8003bec <HAL_FLASHEx_Erase+0xd0>)
 8003b30:	7e1b      	ldrb	r3, [r3, #24]
 8003b32:	2b01      	cmp	r3, #1
 8003b34:	d101      	bne.n	8003b3a <HAL_FLASHEx_Erase+0x1e>
 8003b36:	2302      	movs	r3, #2
 8003b38:	e053      	b.n	8003be2 <HAL_FLASHEx_Erase+0xc6>
 8003b3a:	4b2c      	ldr	r3, [pc, #176]	; (8003bec <HAL_FLASHEx_Erase+0xd0>)
 8003b3c:	2201      	movs	r2, #1
 8003b3e:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	2b02      	cmp	r3, #2
 8003b46:	d116      	bne.n	8003b76 <HAL_FLASHEx_Erase+0x5a>
    else 
#endif /* FLASH_BANK2_END */
    {
      /* Mass Erase requested for Bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8003b48:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003b4c:	f7ff ff50 	bl	80039f0 <FLASH_WaitForLastOperation>
 8003b50:	4603      	mov	r3, r0
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d141      	bne.n	8003bda <HAL_FLASHEx_Erase+0xbe>
      {
        /*Mass erase to be done*/
        FLASH_MassErase(FLASH_BANK_1);
 8003b56:	2001      	movs	r0, #1
 8003b58:	f000 f84c 	bl	8003bf4 <FLASH_MassErase>
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003b5c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003b60:	f7ff ff46 	bl	80039f0 <FLASH_WaitForLastOperation>
 8003b64:	4603      	mov	r3, r0
 8003b66:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 8003b68:	4b21      	ldr	r3, [pc, #132]	; (8003bf0 <HAL_FLASHEx_Erase+0xd4>)
 8003b6a:	691b      	ldr	r3, [r3, #16]
 8003b6c:	4a20      	ldr	r2, [pc, #128]	; (8003bf0 <HAL_FLASHEx_Erase+0xd4>)
 8003b6e:	f023 0304 	bic.w	r3, r3, #4
 8003b72:	6113      	str	r3, [r2, #16]
 8003b74:	e031      	b.n	8003bda <HAL_FLASHEx_Erase+0xbe>
    else
#endif /* FLASH_BANK2_END */
   {
      /* Page Erase requested on address located on bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8003b76:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003b7a:	f7ff ff39 	bl	80039f0 <FLASH_WaitForLastOperation>
 8003b7e:	4603      	mov	r3, r0
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d12a      	bne.n	8003bda <HAL_FLASHEx_Erase+0xbe>
      {
        /*Initialization of PageError variable*/
        *PageError = 0xFFFFFFFFU;
 8003b84:	683b      	ldr	r3, [r7, #0]
 8003b86:	f04f 32ff 	mov.w	r2, #4294967295
 8003b8a:	601a      	str	r2, [r3, #0]
        
        /* Erase page by page to be done*/
        for(address = pEraseInit->PageAddress;
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	689b      	ldr	r3, [r3, #8]
 8003b90:	60bb      	str	r3, [r7, #8]
 8003b92:	e019      	b.n	8003bc8 <HAL_FLASHEx_Erase+0xac>
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
            address += FLASH_PAGE_SIZE)
        {
          FLASH_PageErase(address);
 8003b94:	68b8      	ldr	r0, [r7, #8]
 8003b96:	f000 f849 	bl	8003c2c <FLASH_PageErase>
          
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003b9a:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003b9e:	f7ff ff27 	bl	80039f0 <FLASH_WaitForLastOperation>
 8003ba2:	4603      	mov	r3, r0
 8003ba4:	73fb      	strb	r3, [r7, #15]
          
          /* If the erase operation is completed, disable the PER Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 8003ba6:	4b12      	ldr	r3, [pc, #72]	; (8003bf0 <HAL_FLASHEx_Erase+0xd4>)
 8003ba8:	691b      	ldr	r3, [r3, #16]
 8003baa:	4a11      	ldr	r2, [pc, #68]	; (8003bf0 <HAL_FLASHEx_Erase+0xd4>)
 8003bac:	f023 0302 	bic.w	r3, r3, #2
 8003bb0:	6113      	str	r3, [r2, #16]
          
          if (status != HAL_OK)
 8003bb2:	7bfb      	ldrb	r3, [r7, #15]
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d003      	beq.n	8003bc0 <HAL_FLASHEx_Erase+0xa4>
          {
            /* In case of error, stop erase procedure and return the faulty address */
            *PageError = address;
 8003bb8:	683b      	ldr	r3, [r7, #0]
 8003bba:	68ba      	ldr	r2, [r7, #8]
 8003bbc:	601a      	str	r2, [r3, #0]
            break;
 8003bbe:	e00c      	b.n	8003bda <HAL_FLASHEx_Erase+0xbe>
            address += FLASH_PAGE_SIZE)
 8003bc0:	68bb      	ldr	r3, [r7, #8]
 8003bc2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003bc6:	60bb      	str	r3, [r7, #8]
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	68db      	ldr	r3, [r3, #12]
 8003bcc:	029a      	lsls	r2, r3, #10
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	689b      	ldr	r3, [r3, #8]
 8003bd2:	4413      	add	r3, r2
        for(address = pEraseInit->PageAddress;
 8003bd4:	68ba      	ldr	r2, [r7, #8]
 8003bd6:	429a      	cmp	r2, r3
 8003bd8:	d3dc      	bcc.n	8003b94 <HAL_FLASHEx_Erase+0x78>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8003bda:	4b04      	ldr	r3, [pc, #16]	; (8003bec <HAL_FLASHEx_Erase+0xd0>)
 8003bdc:	2200      	movs	r2, #0
 8003bde:	761a      	strb	r2, [r3, #24]

  return status;
 8003be0:	7bfb      	ldrb	r3, [r7, #15]
}
 8003be2:	4618      	mov	r0, r3
 8003be4:	3710      	adds	r7, #16
 8003be6:	46bd      	mov	sp, r7
 8003be8:	bd80      	pop	{r7, pc}
 8003bea:	bf00      	nop
 8003bec:	200004a8 	.word	0x200004a8
 8003bf0:	40022000 	.word	0x40022000

08003bf4 <FLASH_MassErase>:
  @endif
  *
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 8003bf4:	b480      	push	{r7}
 8003bf6:	b083      	sub	sp, #12
 8003bf8:	af00      	add	r7, sp, #0
 8003bfa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8003bfc:	4b09      	ldr	r3, [pc, #36]	; (8003c24 <FLASH_MassErase+0x30>)
 8003bfe:	2200      	movs	r2, #0
 8003c00:	61da      	str	r2, [r3, #28]
#if !defined(FLASH_BANK2_END)
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_BANK2_END */  
    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 8003c02:	4b09      	ldr	r3, [pc, #36]	; (8003c28 <FLASH_MassErase+0x34>)
 8003c04:	691b      	ldr	r3, [r3, #16]
 8003c06:	4a08      	ldr	r2, [pc, #32]	; (8003c28 <FLASH_MassErase+0x34>)
 8003c08:	f043 0304 	orr.w	r3, r3, #4
 8003c0c:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8003c0e:	4b06      	ldr	r3, [pc, #24]	; (8003c28 <FLASH_MassErase+0x34>)
 8003c10:	691b      	ldr	r3, [r3, #16]
 8003c12:	4a05      	ldr	r2, [pc, #20]	; (8003c28 <FLASH_MassErase+0x34>)
 8003c14:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003c18:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8003c1a:	bf00      	nop
 8003c1c:	370c      	adds	r7, #12
 8003c1e:	46bd      	mov	sp, r7
 8003c20:	bc80      	pop	{r7}
 8003c22:	4770      	bx	lr
 8003c24:	200004a8 	.word	0x200004a8
 8003c28:	40022000 	.word	0x40022000

08003c2c <FLASH_PageErase>:
  *         The value of this parameter depend on device used within the same series      
  * 
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 8003c2c:	b480      	push	{r7}
 8003c2e:	b083      	sub	sp, #12
 8003c30:	af00      	add	r7, sp, #0
 8003c32:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8003c34:	4b0b      	ldr	r3, [pc, #44]	; (8003c64 <FLASH_PageErase+0x38>)
 8003c36:	2200      	movs	r2, #0
 8003c38:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 8003c3a:	4b0b      	ldr	r3, [pc, #44]	; (8003c68 <FLASH_PageErase+0x3c>)
 8003c3c:	691b      	ldr	r3, [r3, #16]
 8003c3e:	4a0a      	ldr	r2, [pc, #40]	; (8003c68 <FLASH_PageErase+0x3c>)
 8003c40:	f043 0302 	orr.w	r3, r3, #2
 8003c44:	6113      	str	r3, [r2, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 8003c46:	4a08      	ldr	r2, [pc, #32]	; (8003c68 <FLASH_PageErase+0x3c>)
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8003c4c:	4b06      	ldr	r3, [pc, #24]	; (8003c68 <FLASH_PageErase+0x3c>)
 8003c4e:	691b      	ldr	r3, [r3, #16]
 8003c50:	4a05      	ldr	r2, [pc, #20]	; (8003c68 <FLASH_PageErase+0x3c>)
 8003c52:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003c56:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8003c58:	bf00      	nop
 8003c5a:	370c      	adds	r7, #12
 8003c5c:	46bd      	mov	sp, r7
 8003c5e:	bc80      	pop	{r7}
 8003c60:	4770      	bx	lr
 8003c62:	bf00      	nop
 8003c64:	200004a8 	.word	0x200004a8
 8003c68:	40022000 	.word	0x40022000

08003c6c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003c6c:	b480      	push	{r7}
 8003c6e:	b08b      	sub	sp, #44	; 0x2c
 8003c70:	af00      	add	r7, sp, #0
 8003c72:	6078      	str	r0, [r7, #4]
 8003c74:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003c76:	2300      	movs	r3, #0
 8003c78:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003c7a:	2300      	movs	r3, #0
 8003c7c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003c7e:	e169      	b.n	8003f54 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003c80:	2201      	movs	r2, #1
 8003c82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c84:	fa02 f303 	lsl.w	r3, r2, r3
 8003c88:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003c8a:	683b      	ldr	r3, [r7, #0]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	69fa      	ldr	r2, [r7, #28]
 8003c90:	4013      	ands	r3, r2
 8003c92:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003c94:	69ba      	ldr	r2, [r7, #24]
 8003c96:	69fb      	ldr	r3, [r7, #28]
 8003c98:	429a      	cmp	r2, r3
 8003c9a:	f040 8158 	bne.w	8003f4e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003c9e:	683b      	ldr	r3, [r7, #0]
 8003ca0:	685b      	ldr	r3, [r3, #4]
 8003ca2:	4a9a      	ldr	r2, [pc, #616]	; (8003f0c <HAL_GPIO_Init+0x2a0>)
 8003ca4:	4293      	cmp	r3, r2
 8003ca6:	d05e      	beq.n	8003d66 <HAL_GPIO_Init+0xfa>
 8003ca8:	4a98      	ldr	r2, [pc, #608]	; (8003f0c <HAL_GPIO_Init+0x2a0>)
 8003caa:	4293      	cmp	r3, r2
 8003cac:	d875      	bhi.n	8003d9a <HAL_GPIO_Init+0x12e>
 8003cae:	4a98      	ldr	r2, [pc, #608]	; (8003f10 <HAL_GPIO_Init+0x2a4>)
 8003cb0:	4293      	cmp	r3, r2
 8003cb2:	d058      	beq.n	8003d66 <HAL_GPIO_Init+0xfa>
 8003cb4:	4a96      	ldr	r2, [pc, #600]	; (8003f10 <HAL_GPIO_Init+0x2a4>)
 8003cb6:	4293      	cmp	r3, r2
 8003cb8:	d86f      	bhi.n	8003d9a <HAL_GPIO_Init+0x12e>
 8003cba:	4a96      	ldr	r2, [pc, #600]	; (8003f14 <HAL_GPIO_Init+0x2a8>)
 8003cbc:	4293      	cmp	r3, r2
 8003cbe:	d052      	beq.n	8003d66 <HAL_GPIO_Init+0xfa>
 8003cc0:	4a94      	ldr	r2, [pc, #592]	; (8003f14 <HAL_GPIO_Init+0x2a8>)
 8003cc2:	4293      	cmp	r3, r2
 8003cc4:	d869      	bhi.n	8003d9a <HAL_GPIO_Init+0x12e>
 8003cc6:	4a94      	ldr	r2, [pc, #592]	; (8003f18 <HAL_GPIO_Init+0x2ac>)
 8003cc8:	4293      	cmp	r3, r2
 8003cca:	d04c      	beq.n	8003d66 <HAL_GPIO_Init+0xfa>
 8003ccc:	4a92      	ldr	r2, [pc, #584]	; (8003f18 <HAL_GPIO_Init+0x2ac>)
 8003cce:	4293      	cmp	r3, r2
 8003cd0:	d863      	bhi.n	8003d9a <HAL_GPIO_Init+0x12e>
 8003cd2:	4a92      	ldr	r2, [pc, #584]	; (8003f1c <HAL_GPIO_Init+0x2b0>)
 8003cd4:	4293      	cmp	r3, r2
 8003cd6:	d046      	beq.n	8003d66 <HAL_GPIO_Init+0xfa>
 8003cd8:	4a90      	ldr	r2, [pc, #576]	; (8003f1c <HAL_GPIO_Init+0x2b0>)
 8003cda:	4293      	cmp	r3, r2
 8003cdc:	d85d      	bhi.n	8003d9a <HAL_GPIO_Init+0x12e>
 8003cde:	2b12      	cmp	r3, #18
 8003ce0:	d82a      	bhi.n	8003d38 <HAL_GPIO_Init+0xcc>
 8003ce2:	2b12      	cmp	r3, #18
 8003ce4:	d859      	bhi.n	8003d9a <HAL_GPIO_Init+0x12e>
 8003ce6:	a201      	add	r2, pc, #4	; (adr r2, 8003cec <HAL_GPIO_Init+0x80>)
 8003ce8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003cec:	08003d67 	.word	0x08003d67
 8003cf0:	08003d41 	.word	0x08003d41
 8003cf4:	08003d53 	.word	0x08003d53
 8003cf8:	08003d95 	.word	0x08003d95
 8003cfc:	08003d9b 	.word	0x08003d9b
 8003d00:	08003d9b 	.word	0x08003d9b
 8003d04:	08003d9b 	.word	0x08003d9b
 8003d08:	08003d9b 	.word	0x08003d9b
 8003d0c:	08003d9b 	.word	0x08003d9b
 8003d10:	08003d9b 	.word	0x08003d9b
 8003d14:	08003d9b 	.word	0x08003d9b
 8003d18:	08003d9b 	.word	0x08003d9b
 8003d1c:	08003d9b 	.word	0x08003d9b
 8003d20:	08003d9b 	.word	0x08003d9b
 8003d24:	08003d9b 	.word	0x08003d9b
 8003d28:	08003d9b 	.word	0x08003d9b
 8003d2c:	08003d9b 	.word	0x08003d9b
 8003d30:	08003d49 	.word	0x08003d49
 8003d34:	08003d5d 	.word	0x08003d5d
 8003d38:	4a79      	ldr	r2, [pc, #484]	; (8003f20 <HAL_GPIO_Init+0x2b4>)
 8003d3a:	4293      	cmp	r3, r2
 8003d3c:	d013      	beq.n	8003d66 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003d3e:	e02c      	b.n	8003d9a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003d40:	683b      	ldr	r3, [r7, #0]
 8003d42:	68db      	ldr	r3, [r3, #12]
 8003d44:	623b      	str	r3, [r7, #32]
          break;
 8003d46:	e029      	b.n	8003d9c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003d48:	683b      	ldr	r3, [r7, #0]
 8003d4a:	68db      	ldr	r3, [r3, #12]
 8003d4c:	3304      	adds	r3, #4
 8003d4e:	623b      	str	r3, [r7, #32]
          break;
 8003d50:	e024      	b.n	8003d9c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003d52:	683b      	ldr	r3, [r7, #0]
 8003d54:	68db      	ldr	r3, [r3, #12]
 8003d56:	3308      	adds	r3, #8
 8003d58:	623b      	str	r3, [r7, #32]
          break;
 8003d5a:	e01f      	b.n	8003d9c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003d5c:	683b      	ldr	r3, [r7, #0]
 8003d5e:	68db      	ldr	r3, [r3, #12]
 8003d60:	330c      	adds	r3, #12
 8003d62:	623b      	str	r3, [r7, #32]
          break;
 8003d64:	e01a      	b.n	8003d9c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003d66:	683b      	ldr	r3, [r7, #0]
 8003d68:	689b      	ldr	r3, [r3, #8]
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d102      	bne.n	8003d74 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003d6e:	2304      	movs	r3, #4
 8003d70:	623b      	str	r3, [r7, #32]
          break;
 8003d72:	e013      	b.n	8003d9c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003d74:	683b      	ldr	r3, [r7, #0]
 8003d76:	689b      	ldr	r3, [r3, #8]
 8003d78:	2b01      	cmp	r3, #1
 8003d7a:	d105      	bne.n	8003d88 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003d7c:	2308      	movs	r3, #8
 8003d7e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	69fa      	ldr	r2, [r7, #28]
 8003d84:	611a      	str	r2, [r3, #16]
          break;
 8003d86:	e009      	b.n	8003d9c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003d88:	2308      	movs	r3, #8
 8003d8a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	69fa      	ldr	r2, [r7, #28]
 8003d90:	615a      	str	r2, [r3, #20]
          break;
 8003d92:	e003      	b.n	8003d9c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003d94:	2300      	movs	r3, #0
 8003d96:	623b      	str	r3, [r7, #32]
          break;
 8003d98:	e000      	b.n	8003d9c <HAL_GPIO_Init+0x130>
          break;
 8003d9a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003d9c:	69bb      	ldr	r3, [r7, #24]
 8003d9e:	2bff      	cmp	r3, #255	; 0xff
 8003da0:	d801      	bhi.n	8003da6 <HAL_GPIO_Init+0x13a>
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	e001      	b.n	8003daa <HAL_GPIO_Init+0x13e>
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	3304      	adds	r3, #4
 8003daa:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003dac:	69bb      	ldr	r3, [r7, #24]
 8003dae:	2bff      	cmp	r3, #255	; 0xff
 8003db0:	d802      	bhi.n	8003db8 <HAL_GPIO_Init+0x14c>
 8003db2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003db4:	009b      	lsls	r3, r3, #2
 8003db6:	e002      	b.n	8003dbe <HAL_GPIO_Init+0x152>
 8003db8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dba:	3b08      	subs	r3, #8
 8003dbc:	009b      	lsls	r3, r3, #2
 8003dbe:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003dc0:	697b      	ldr	r3, [r7, #20]
 8003dc2:	681a      	ldr	r2, [r3, #0]
 8003dc4:	210f      	movs	r1, #15
 8003dc6:	693b      	ldr	r3, [r7, #16]
 8003dc8:	fa01 f303 	lsl.w	r3, r1, r3
 8003dcc:	43db      	mvns	r3, r3
 8003dce:	401a      	ands	r2, r3
 8003dd0:	6a39      	ldr	r1, [r7, #32]
 8003dd2:	693b      	ldr	r3, [r7, #16]
 8003dd4:	fa01 f303 	lsl.w	r3, r1, r3
 8003dd8:	431a      	orrs	r2, r3
 8003dda:	697b      	ldr	r3, [r7, #20]
 8003ddc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003dde:	683b      	ldr	r3, [r7, #0]
 8003de0:	685b      	ldr	r3, [r3, #4]
 8003de2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	f000 80b1 	beq.w	8003f4e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003dec:	4b4d      	ldr	r3, [pc, #308]	; (8003f24 <HAL_GPIO_Init+0x2b8>)
 8003dee:	699b      	ldr	r3, [r3, #24]
 8003df0:	4a4c      	ldr	r2, [pc, #304]	; (8003f24 <HAL_GPIO_Init+0x2b8>)
 8003df2:	f043 0301 	orr.w	r3, r3, #1
 8003df6:	6193      	str	r3, [r2, #24]
 8003df8:	4b4a      	ldr	r3, [pc, #296]	; (8003f24 <HAL_GPIO_Init+0x2b8>)
 8003dfa:	699b      	ldr	r3, [r3, #24]
 8003dfc:	f003 0301 	and.w	r3, r3, #1
 8003e00:	60bb      	str	r3, [r7, #8]
 8003e02:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003e04:	4a48      	ldr	r2, [pc, #288]	; (8003f28 <HAL_GPIO_Init+0x2bc>)
 8003e06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e08:	089b      	lsrs	r3, r3, #2
 8003e0a:	3302      	adds	r3, #2
 8003e0c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e10:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003e12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e14:	f003 0303 	and.w	r3, r3, #3
 8003e18:	009b      	lsls	r3, r3, #2
 8003e1a:	220f      	movs	r2, #15
 8003e1c:	fa02 f303 	lsl.w	r3, r2, r3
 8003e20:	43db      	mvns	r3, r3
 8003e22:	68fa      	ldr	r2, [r7, #12]
 8003e24:	4013      	ands	r3, r2
 8003e26:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	4a40      	ldr	r2, [pc, #256]	; (8003f2c <HAL_GPIO_Init+0x2c0>)
 8003e2c:	4293      	cmp	r3, r2
 8003e2e:	d013      	beq.n	8003e58 <HAL_GPIO_Init+0x1ec>
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	4a3f      	ldr	r2, [pc, #252]	; (8003f30 <HAL_GPIO_Init+0x2c4>)
 8003e34:	4293      	cmp	r3, r2
 8003e36:	d00d      	beq.n	8003e54 <HAL_GPIO_Init+0x1e8>
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	4a3e      	ldr	r2, [pc, #248]	; (8003f34 <HAL_GPIO_Init+0x2c8>)
 8003e3c:	4293      	cmp	r3, r2
 8003e3e:	d007      	beq.n	8003e50 <HAL_GPIO_Init+0x1e4>
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	4a3d      	ldr	r2, [pc, #244]	; (8003f38 <HAL_GPIO_Init+0x2cc>)
 8003e44:	4293      	cmp	r3, r2
 8003e46:	d101      	bne.n	8003e4c <HAL_GPIO_Init+0x1e0>
 8003e48:	2303      	movs	r3, #3
 8003e4a:	e006      	b.n	8003e5a <HAL_GPIO_Init+0x1ee>
 8003e4c:	2304      	movs	r3, #4
 8003e4e:	e004      	b.n	8003e5a <HAL_GPIO_Init+0x1ee>
 8003e50:	2302      	movs	r3, #2
 8003e52:	e002      	b.n	8003e5a <HAL_GPIO_Init+0x1ee>
 8003e54:	2301      	movs	r3, #1
 8003e56:	e000      	b.n	8003e5a <HAL_GPIO_Init+0x1ee>
 8003e58:	2300      	movs	r3, #0
 8003e5a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003e5c:	f002 0203 	and.w	r2, r2, #3
 8003e60:	0092      	lsls	r2, r2, #2
 8003e62:	4093      	lsls	r3, r2
 8003e64:	68fa      	ldr	r2, [r7, #12]
 8003e66:	4313      	orrs	r3, r2
 8003e68:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003e6a:	492f      	ldr	r1, [pc, #188]	; (8003f28 <HAL_GPIO_Init+0x2bc>)
 8003e6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e6e:	089b      	lsrs	r3, r3, #2
 8003e70:	3302      	adds	r3, #2
 8003e72:	68fa      	ldr	r2, [r7, #12]
 8003e74:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003e78:	683b      	ldr	r3, [r7, #0]
 8003e7a:	685b      	ldr	r3, [r3, #4]
 8003e7c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d006      	beq.n	8003e92 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003e84:	4b2d      	ldr	r3, [pc, #180]	; (8003f3c <HAL_GPIO_Init+0x2d0>)
 8003e86:	681a      	ldr	r2, [r3, #0]
 8003e88:	492c      	ldr	r1, [pc, #176]	; (8003f3c <HAL_GPIO_Init+0x2d0>)
 8003e8a:	69bb      	ldr	r3, [r7, #24]
 8003e8c:	4313      	orrs	r3, r2
 8003e8e:	600b      	str	r3, [r1, #0]
 8003e90:	e006      	b.n	8003ea0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003e92:	4b2a      	ldr	r3, [pc, #168]	; (8003f3c <HAL_GPIO_Init+0x2d0>)
 8003e94:	681a      	ldr	r2, [r3, #0]
 8003e96:	69bb      	ldr	r3, [r7, #24]
 8003e98:	43db      	mvns	r3, r3
 8003e9a:	4928      	ldr	r1, [pc, #160]	; (8003f3c <HAL_GPIO_Init+0x2d0>)
 8003e9c:	4013      	ands	r3, r2
 8003e9e:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003ea0:	683b      	ldr	r3, [r7, #0]
 8003ea2:	685b      	ldr	r3, [r3, #4]
 8003ea4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d006      	beq.n	8003eba <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003eac:	4b23      	ldr	r3, [pc, #140]	; (8003f3c <HAL_GPIO_Init+0x2d0>)
 8003eae:	685a      	ldr	r2, [r3, #4]
 8003eb0:	4922      	ldr	r1, [pc, #136]	; (8003f3c <HAL_GPIO_Init+0x2d0>)
 8003eb2:	69bb      	ldr	r3, [r7, #24]
 8003eb4:	4313      	orrs	r3, r2
 8003eb6:	604b      	str	r3, [r1, #4]
 8003eb8:	e006      	b.n	8003ec8 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003eba:	4b20      	ldr	r3, [pc, #128]	; (8003f3c <HAL_GPIO_Init+0x2d0>)
 8003ebc:	685a      	ldr	r2, [r3, #4]
 8003ebe:	69bb      	ldr	r3, [r7, #24]
 8003ec0:	43db      	mvns	r3, r3
 8003ec2:	491e      	ldr	r1, [pc, #120]	; (8003f3c <HAL_GPIO_Init+0x2d0>)
 8003ec4:	4013      	ands	r3, r2
 8003ec6:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003ec8:	683b      	ldr	r3, [r7, #0]
 8003eca:	685b      	ldr	r3, [r3, #4]
 8003ecc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d006      	beq.n	8003ee2 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003ed4:	4b19      	ldr	r3, [pc, #100]	; (8003f3c <HAL_GPIO_Init+0x2d0>)
 8003ed6:	689a      	ldr	r2, [r3, #8]
 8003ed8:	4918      	ldr	r1, [pc, #96]	; (8003f3c <HAL_GPIO_Init+0x2d0>)
 8003eda:	69bb      	ldr	r3, [r7, #24]
 8003edc:	4313      	orrs	r3, r2
 8003ede:	608b      	str	r3, [r1, #8]
 8003ee0:	e006      	b.n	8003ef0 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003ee2:	4b16      	ldr	r3, [pc, #88]	; (8003f3c <HAL_GPIO_Init+0x2d0>)
 8003ee4:	689a      	ldr	r2, [r3, #8]
 8003ee6:	69bb      	ldr	r3, [r7, #24]
 8003ee8:	43db      	mvns	r3, r3
 8003eea:	4914      	ldr	r1, [pc, #80]	; (8003f3c <HAL_GPIO_Init+0x2d0>)
 8003eec:	4013      	ands	r3, r2
 8003eee:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003ef0:	683b      	ldr	r3, [r7, #0]
 8003ef2:	685b      	ldr	r3, [r3, #4]
 8003ef4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d021      	beq.n	8003f40 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003efc:	4b0f      	ldr	r3, [pc, #60]	; (8003f3c <HAL_GPIO_Init+0x2d0>)
 8003efe:	68da      	ldr	r2, [r3, #12]
 8003f00:	490e      	ldr	r1, [pc, #56]	; (8003f3c <HAL_GPIO_Init+0x2d0>)
 8003f02:	69bb      	ldr	r3, [r7, #24]
 8003f04:	4313      	orrs	r3, r2
 8003f06:	60cb      	str	r3, [r1, #12]
 8003f08:	e021      	b.n	8003f4e <HAL_GPIO_Init+0x2e2>
 8003f0a:	bf00      	nop
 8003f0c:	10320000 	.word	0x10320000
 8003f10:	10310000 	.word	0x10310000
 8003f14:	10220000 	.word	0x10220000
 8003f18:	10210000 	.word	0x10210000
 8003f1c:	10120000 	.word	0x10120000
 8003f20:	10110000 	.word	0x10110000
 8003f24:	40021000 	.word	0x40021000
 8003f28:	40010000 	.word	0x40010000
 8003f2c:	40010800 	.word	0x40010800
 8003f30:	40010c00 	.word	0x40010c00
 8003f34:	40011000 	.word	0x40011000
 8003f38:	40011400 	.word	0x40011400
 8003f3c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003f40:	4b0b      	ldr	r3, [pc, #44]	; (8003f70 <HAL_GPIO_Init+0x304>)
 8003f42:	68da      	ldr	r2, [r3, #12]
 8003f44:	69bb      	ldr	r3, [r7, #24]
 8003f46:	43db      	mvns	r3, r3
 8003f48:	4909      	ldr	r1, [pc, #36]	; (8003f70 <HAL_GPIO_Init+0x304>)
 8003f4a:	4013      	ands	r3, r2
 8003f4c:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8003f4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f50:	3301      	adds	r3, #1
 8003f52:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003f54:	683b      	ldr	r3, [r7, #0]
 8003f56:	681a      	ldr	r2, [r3, #0]
 8003f58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f5a:	fa22 f303 	lsr.w	r3, r2, r3
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	f47f ae8e 	bne.w	8003c80 <HAL_GPIO_Init+0x14>
  }
}
 8003f64:	bf00      	nop
 8003f66:	bf00      	nop
 8003f68:	372c      	adds	r7, #44	; 0x2c
 8003f6a:	46bd      	mov	sp, r7
 8003f6c:	bc80      	pop	{r7}
 8003f6e:	4770      	bx	lr
 8003f70:	40010400 	.word	0x40010400

08003f74 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003f74:	b480      	push	{r7}
 8003f76:	b085      	sub	sp, #20
 8003f78:	af00      	add	r7, sp, #0
 8003f7a:	6078      	str	r0, [r7, #4]
 8003f7c:	460b      	mov	r3, r1
 8003f7e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	689a      	ldr	r2, [r3, #8]
 8003f84:	887b      	ldrh	r3, [r7, #2]
 8003f86:	4013      	ands	r3, r2
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d002      	beq.n	8003f92 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003f8c:	2301      	movs	r3, #1
 8003f8e:	73fb      	strb	r3, [r7, #15]
 8003f90:	e001      	b.n	8003f96 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003f92:	2300      	movs	r3, #0
 8003f94:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003f96:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f98:	4618      	mov	r0, r3
 8003f9a:	3714      	adds	r7, #20
 8003f9c:	46bd      	mov	sp, r7
 8003f9e:	bc80      	pop	{r7}
 8003fa0:	4770      	bx	lr

08003fa2 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003fa2:	b480      	push	{r7}
 8003fa4:	b083      	sub	sp, #12
 8003fa6:	af00      	add	r7, sp, #0
 8003fa8:	6078      	str	r0, [r7, #4]
 8003faa:	460b      	mov	r3, r1
 8003fac:	807b      	strh	r3, [r7, #2]
 8003fae:	4613      	mov	r3, r2
 8003fb0:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003fb2:	787b      	ldrb	r3, [r7, #1]
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d003      	beq.n	8003fc0 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003fb8:	887a      	ldrh	r2, [r7, #2]
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003fbe:	e003      	b.n	8003fc8 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003fc0:	887b      	ldrh	r3, [r7, #2]
 8003fc2:	041a      	lsls	r2, r3, #16
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	611a      	str	r2, [r3, #16]
}
 8003fc8:	bf00      	nop
 8003fca:	370c      	adds	r7, #12
 8003fcc:	46bd      	mov	sp, r7
 8003fce:	bc80      	pop	{r7}
 8003fd0:	4770      	bx	lr
	...

08003fd4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003fd4:	b580      	push	{r7, lr}
 8003fd6:	b082      	sub	sp, #8
 8003fd8:	af00      	add	r7, sp, #0
 8003fda:	4603      	mov	r3, r0
 8003fdc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003fde:	4b08      	ldr	r3, [pc, #32]	; (8004000 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003fe0:	695a      	ldr	r2, [r3, #20]
 8003fe2:	88fb      	ldrh	r3, [r7, #6]
 8003fe4:	4013      	ands	r3, r2
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d006      	beq.n	8003ff8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003fea:	4a05      	ldr	r2, [pc, #20]	; (8004000 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003fec:	88fb      	ldrh	r3, [r7, #6]
 8003fee:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003ff0:	88fb      	ldrh	r3, [r7, #6]
 8003ff2:	4618      	mov	r0, r3
 8003ff4:	f7fc fdc4 	bl	8000b80 <HAL_GPIO_EXTI_Callback>
  }
}
 8003ff8:	bf00      	nop
 8003ffa:	3708      	adds	r7, #8
 8003ffc:	46bd      	mov	sp, r7
 8003ffe:	bd80      	pop	{r7, pc}
 8004000:	40010400 	.word	0x40010400

08004004 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8004004:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004006:	b08b      	sub	sp, #44	; 0x2c
 8004008:	af06      	add	r7, sp, #24
 800400a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	2b00      	cmp	r3, #0
 8004010:	d101      	bne.n	8004016 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8004012:	2301      	movs	r3, #1
 8004014:	e0fd      	b.n	8004212 <HAL_PCD_Init+0x20e>

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 800401c:	b2db      	uxtb	r3, r3
 800401e:	2b00      	cmp	r3, #0
 8004020:	d106      	bne.n	8004030 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	2200      	movs	r2, #0
 8004026:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800402a:	6878      	ldr	r0, [r7, #4]
 800402c:	f007 fd34 	bl	800ba98 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	2203      	movs	r2, #3
 8004034:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    hpcd->Init.dma_enable = 0U;
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	4618      	mov	r0, r3
 800403e:	f003 fa1d 	bl	800747c <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	603b      	str	r3, [r7, #0]
 8004048:	687e      	ldr	r6, [r7, #4]
 800404a:	466d      	mov	r5, sp
 800404c:	f106 0410 	add.w	r4, r6, #16
 8004050:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004052:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004054:	6823      	ldr	r3, [r4, #0]
 8004056:	602b      	str	r3, [r5, #0]
 8004058:	1d33      	adds	r3, r6, #4
 800405a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800405c:	6838      	ldr	r0, [r7, #0]
 800405e:	f003 f9e7 	bl	8007430 <USB_CoreInit>
 8004062:	4603      	mov	r3, r0
 8004064:	2b00      	cmp	r3, #0
 8004066:	d005      	beq.n	8004074 <HAL_PCD_Init+0x70>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	2202      	movs	r2, #2
 800406c:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    return HAL_ERROR;
 8004070:	2301      	movs	r3, #1
 8004072:	e0ce      	b.n	8004212 <HAL_PCD_Init+0x20e>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	2100      	movs	r1, #0
 800407a:	4618      	mov	r0, r3
 800407c:	f003 fa18 	bl	80074b0 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004080:	2300      	movs	r3, #0
 8004082:	73fb      	strb	r3, [r7, #15]
 8004084:	e04c      	b.n	8004120 <HAL_PCD_Init+0x11c>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8004086:	7bfb      	ldrb	r3, [r7, #15]
 8004088:	6879      	ldr	r1, [r7, #4]
 800408a:	1c5a      	adds	r2, r3, #1
 800408c:	4613      	mov	r3, r2
 800408e:	009b      	lsls	r3, r3, #2
 8004090:	4413      	add	r3, r2
 8004092:	00db      	lsls	r3, r3, #3
 8004094:	440b      	add	r3, r1
 8004096:	3301      	adds	r3, #1
 8004098:	2201      	movs	r2, #1
 800409a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800409c:	7bfb      	ldrb	r3, [r7, #15]
 800409e:	6879      	ldr	r1, [r7, #4]
 80040a0:	1c5a      	adds	r2, r3, #1
 80040a2:	4613      	mov	r3, r2
 80040a4:	009b      	lsls	r3, r3, #2
 80040a6:	4413      	add	r3, r2
 80040a8:	00db      	lsls	r3, r3, #3
 80040aa:	440b      	add	r3, r1
 80040ac:	7bfa      	ldrb	r2, [r7, #15]
 80040ae:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80040b0:	7bfa      	ldrb	r2, [r7, #15]
 80040b2:	7bfb      	ldrb	r3, [r7, #15]
 80040b4:	b298      	uxth	r0, r3
 80040b6:	6879      	ldr	r1, [r7, #4]
 80040b8:	4613      	mov	r3, r2
 80040ba:	009b      	lsls	r3, r3, #2
 80040bc:	4413      	add	r3, r2
 80040be:	00db      	lsls	r3, r3, #3
 80040c0:	440b      	add	r3, r1
 80040c2:	3336      	adds	r3, #54	; 0x36
 80040c4:	4602      	mov	r2, r0
 80040c6:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80040c8:	7bfb      	ldrb	r3, [r7, #15]
 80040ca:	6879      	ldr	r1, [r7, #4]
 80040cc:	1c5a      	adds	r2, r3, #1
 80040ce:	4613      	mov	r3, r2
 80040d0:	009b      	lsls	r3, r3, #2
 80040d2:	4413      	add	r3, r2
 80040d4:	00db      	lsls	r3, r3, #3
 80040d6:	440b      	add	r3, r1
 80040d8:	3303      	adds	r3, #3
 80040da:	2200      	movs	r2, #0
 80040dc:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80040de:	7bfa      	ldrb	r2, [r7, #15]
 80040e0:	6879      	ldr	r1, [r7, #4]
 80040e2:	4613      	mov	r3, r2
 80040e4:	009b      	lsls	r3, r3, #2
 80040e6:	4413      	add	r3, r2
 80040e8:	00db      	lsls	r3, r3, #3
 80040ea:	440b      	add	r3, r1
 80040ec:	3338      	adds	r3, #56	; 0x38
 80040ee:	2200      	movs	r2, #0
 80040f0:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80040f2:	7bfa      	ldrb	r2, [r7, #15]
 80040f4:	6879      	ldr	r1, [r7, #4]
 80040f6:	4613      	mov	r3, r2
 80040f8:	009b      	lsls	r3, r3, #2
 80040fa:	4413      	add	r3, r2
 80040fc:	00db      	lsls	r3, r3, #3
 80040fe:	440b      	add	r3, r1
 8004100:	333c      	adds	r3, #60	; 0x3c
 8004102:	2200      	movs	r2, #0
 8004104:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8004106:	7bfa      	ldrb	r2, [r7, #15]
 8004108:	6879      	ldr	r1, [r7, #4]
 800410a:	4613      	mov	r3, r2
 800410c:	009b      	lsls	r3, r3, #2
 800410e:	4413      	add	r3, r2
 8004110:	00db      	lsls	r3, r3, #3
 8004112:	440b      	add	r3, r1
 8004114:	3340      	adds	r3, #64	; 0x40
 8004116:	2200      	movs	r2, #0
 8004118:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800411a:	7bfb      	ldrb	r3, [r7, #15]
 800411c:	3301      	adds	r3, #1
 800411e:	73fb      	strb	r3, [r7, #15]
 8004120:	7bfa      	ldrb	r2, [r7, #15]
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	685b      	ldr	r3, [r3, #4]
 8004126:	429a      	cmp	r2, r3
 8004128:	d3ad      	bcc.n	8004086 <HAL_PCD_Init+0x82>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800412a:	2300      	movs	r3, #0
 800412c:	73fb      	strb	r3, [r7, #15]
 800412e:	e044      	b.n	80041ba <HAL_PCD_Init+0x1b6>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8004130:	7bfa      	ldrb	r2, [r7, #15]
 8004132:	6879      	ldr	r1, [r7, #4]
 8004134:	4613      	mov	r3, r2
 8004136:	009b      	lsls	r3, r3, #2
 8004138:	4413      	add	r3, r2
 800413a:	00db      	lsls	r3, r3, #3
 800413c:	440b      	add	r3, r1
 800413e:	f203 1369 	addw	r3, r3, #361	; 0x169
 8004142:	2200      	movs	r2, #0
 8004144:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8004146:	7bfa      	ldrb	r2, [r7, #15]
 8004148:	6879      	ldr	r1, [r7, #4]
 800414a:	4613      	mov	r3, r2
 800414c:	009b      	lsls	r3, r3, #2
 800414e:	4413      	add	r3, r2
 8004150:	00db      	lsls	r3, r3, #3
 8004152:	440b      	add	r3, r1
 8004154:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8004158:	7bfa      	ldrb	r2, [r7, #15]
 800415a:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800415c:	7bfa      	ldrb	r2, [r7, #15]
 800415e:	6879      	ldr	r1, [r7, #4]
 8004160:	4613      	mov	r3, r2
 8004162:	009b      	lsls	r3, r3, #2
 8004164:	4413      	add	r3, r2
 8004166:	00db      	lsls	r3, r3, #3
 8004168:	440b      	add	r3, r1
 800416a:	f203 136b 	addw	r3, r3, #363	; 0x16b
 800416e:	2200      	movs	r2, #0
 8004170:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004172:	7bfa      	ldrb	r2, [r7, #15]
 8004174:	6879      	ldr	r1, [r7, #4]
 8004176:	4613      	mov	r3, r2
 8004178:	009b      	lsls	r3, r3, #2
 800417a:	4413      	add	r3, r2
 800417c:	00db      	lsls	r3, r3, #3
 800417e:	440b      	add	r3, r1
 8004180:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 8004184:	2200      	movs	r2, #0
 8004186:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004188:	7bfa      	ldrb	r2, [r7, #15]
 800418a:	6879      	ldr	r1, [r7, #4]
 800418c:	4613      	mov	r3, r2
 800418e:	009b      	lsls	r3, r3, #2
 8004190:	4413      	add	r3, r2
 8004192:	00db      	lsls	r3, r3, #3
 8004194:	440b      	add	r3, r1
 8004196:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 800419a:	2200      	movs	r2, #0
 800419c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800419e:	7bfa      	ldrb	r2, [r7, #15]
 80041a0:	6879      	ldr	r1, [r7, #4]
 80041a2:	4613      	mov	r3, r2
 80041a4:	009b      	lsls	r3, r3, #2
 80041a6:	4413      	add	r3, r2
 80041a8:	00db      	lsls	r3, r3, #3
 80041aa:	440b      	add	r3, r1
 80041ac:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 80041b0:	2200      	movs	r2, #0
 80041b2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80041b4:	7bfb      	ldrb	r3, [r7, #15]
 80041b6:	3301      	adds	r3, #1
 80041b8:	73fb      	strb	r3, [r7, #15]
 80041ba:	7bfa      	ldrb	r2, [r7, #15]
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	685b      	ldr	r3, [r3, #4]
 80041c0:	429a      	cmp	r2, r3
 80041c2:	d3b5      	bcc.n	8004130 <HAL_PCD_Init+0x12c>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	603b      	str	r3, [r7, #0]
 80041ca:	687e      	ldr	r6, [r7, #4]
 80041cc:	466d      	mov	r5, sp
 80041ce:	f106 0410 	add.w	r4, r6, #16
 80041d2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80041d4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80041d6:	6823      	ldr	r3, [r4, #0]
 80041d8:	602b      	str	r3, [r5, #0]
 80041da:	1d33      	adds	r3, r6, #4
 80041dc:	cb0e      	ldmia	r3, {r1, r2, r3}
 80041de:	6838      	ldr	r0, [r7, #0]
 80041e0:	f003 f972 	bl	80074c8 <USB_DevInit>
 80041e4:	4603      	mov	r3, r0
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d005      	beq.n	80041f6 <HAL_PCD_Init+0x1f2>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	2202      	movs	r2, #2
 80041ee:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    return HAL_ERROR;
 80041f2:	2301      	movs	r3, #1
 80041f4:	e00d      	b.n	8004212 <HAL_PCD_Init+0x20e>
  }

  hpcd->USB_Address = 0U;
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	2200      	movs	r2, #0
 80041fa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	2201      	movs	r2, #1
 8004202:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
  (void)USB_DevDisconnect(hpcd->Instance);
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	4618      	mov	r0, r3
 800420c:	f005 fe24 	bl	8009e58 <USB_DevDisconnect>

  return HAL_OK;
 8004210:	2300      	movs	r3, #0
}
 8004212:	4618      	mov	r0, r3
 8004214:	3714      	adds	r7, #20
 8004216:	46bd      	mov	sp, r7
 8004218:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800421a <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800421a:	b580      	push	{r7, lr}
 800421c:	b082      	sub	sp, #8
 800421e:	af00      	add	r7, sp, #0
 8004220:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8004228:	2b01      	cmp	r3, #1
 800422a:	d101      	bne.n	8004230 <HAL_PCD_Start+0x16>
 800422c:	2302      	movs	r3, #2
 800422e:	e016      	b.n	800425e <HAL_PCD_Start+0x44>
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	2201      	movs	r2, #1
 8004234:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  __HAL_PCD_ENABLE(hpcd);
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	4618      	mov	r0, r3
 800423e:	f003 f907 	bl	8007450 <USB_EnableGlobalInt>

#if defined (USB)
  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 8004242:	2101      	movs	r1, #1
 8004244:	6878      	ldr	r0, [r7, #4]
 8004246:	f007 fe9a 	bl	800bf7e <HAL_PCDEx_SetConnectionState>
#endif /* defined (USB) */

  (void)USB_DevConnect(hpcd->Instance);
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	4618      	mov	r0, r3
 8004250:	f005 fdf8 	bl	8009e44 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	2200      	movs	r2, #0
 8004258:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 800425c:	2300      	movs	r3, #0
}
 800425e:	4618      	mov	r0, r3
 8004260:	3708      	adds	r7, #8
 8004262:	46bd      	mov	sp, r7
 8004264:	bd80      	pop	{r7, pc}

08004266 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8004266:	b580      	push	{r7, lr}
 8004268:	b088      	sub	sp, #32
 800426a:	af00      	add	r7, sp, #0
 800426c:	6078      	str	r0, [r7, #4]
  uint16_t store_ep[8];
  uint8_t i;

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_CTR))
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	4618      	mov	r0, r3
 8004274:	f005 fdfa 	bl	8009e6c <USB_ReadInterrupts>
 8004278:	4603      	mov	r3, r0
 800427a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800427e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004282:	d102      	bne.n	800428a <HAL_PCD_IRQHandler+0x24>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8004284:	6878      	ldr	r0, [r7, #4]
 8004286:	f000 fb5f 	bl	8004948 <PCD_EP_ISR_Handler>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_RESET))
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	4618      	mov	r0, r3
 8004290:	f005 fdec 	bl	8009e6c <USB_ReadInterrupts>
 8004294:	4603      	mov	r3, r0
 8004296:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800429a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800429e:	d112      	bne.n	80042c6 <HAL_PCD_IRQHandler+0x60>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80042a8:	b29a      	uxth	r2, r3
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80042b2:	b292      	uxth	r2, r2
 80042b4:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 80042b8:	6878      	ldr	r0, [r7, #4]
 80042ba:	f007 fc68 	bl	800bb8e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 80042be:	2100      	movs	r1, #0
 80042c0:	6878      	ldr	r0, [r7, #4]
 80042c2:	f000 f923 	bl	800450c <HAL_PCD_SetAddress>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_PMAOVR))
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	4618      	mov	r0, r3
 80042cc:	f005 fdce 	bl	8009e6c <USB_ReadInterrupts>
 80042d0:	4603      	mov	r3, r0
 80042d2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80042d6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80042da:	d10b      	bne.n	80042f4 <HAL_PCD_IRQHandler+0x8e>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80042e4:	b29a      	uxth	r2, r3
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80042ee:	b292      	uxth	r2, r2
 80042f0:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ERR))
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	4618      	mov	r0, r3
 80042fa:	f005 fdb7 	bl	8009e6c <USB_ReadInterrupts>
 80042fe:	4603      	mov	r3, r0
 8004300:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004304:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004308:	d10b      	bne.n	8004322 <HAL_PCD_IRQHandler+0xbc>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8004312:	b29a      	uxth	r2, r3
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800431c:	b292      	uxth	r2, r2
 800431e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	4618      	mov	r0, r3
 8004328:	f005 fda0 	bl	8009e6c <USB_ReadInterrupts>
 800432c:	4603      	mov	r3, r0
 800432e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004332:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004336:	d126      	bne.n	8004386 <HAL_PCD_IRQHandler+0x120>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LP_MODE);
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8004340:	b29a      	uxth	r2, r3
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	f022 0204 	bic.w	r2, r2, #4
 800434a:	b292      	uxth	r2, r2
 800434c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8004358:	b29a      	uxth	r2, r3
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	f022 0208 	bic.w	r2, r2, #8
 8004362:	b292      	uxth	r2, r2
 8004364:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8004368:	6878      	ldr	r0, [r7, #4]
 800436a:	f007 fc49 	bl	800bc00 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8004376:	b29a      	uxth	r2, r3
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004380:	b292      	uxth	r2, r2
 8004382:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SUSP))
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	4618      	mov	r0, r3
 800438c:	f005 fd6e 	bl	8009e6c <USB_ReadInterrupts>
 8004390:	4603      	mov	r3, r0
 8004392:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004396:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800439a:	f040 8082 	bne.w	80044a2 <HAL_PCD_IRQHandler+0x23c>
  {
    /* WA: To Clear Wakeup flag if raised with suspend signal */

    /* Store Endpoint register */
    for (i = 0U; i < 8U; i++)
 800439e:	2300      	movs	r3, #0
 80043a0:	77fb      	strb	r3, [r7, #31]
 80043a2:	e010      	b.n	80043c6 <HAL_PCD_IRQHandler+0x160>
    {
      store_ep[i] = PCD_GET_ENDPOINT(hpcd->Instance, i);
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	461a      	mov	r2, r3
 80043aa:	7ffb      	ldrb	r3, [r7, #31]
 80043ac:	009b      	lsls	r3, r3, #2
 80043ae:	441a      	add	r2, r3
 80043b0:	7ffb      	ldrb	r3, [r7, #31]
 80043b2:	8812      	ldrh	r2, [r2, #0]
 80043b4:	b292      	uxth	r2, r2
 80043b6:	005b      	lsls	r3, r3, #1
 80043b8:	3320      	adds	r3, #32
 80043ba:	443b      	add	r3, r7
 80043bc:	f823 2c14 	strh.w	r2, [r3, #-20]
    for (i = 0U; i < 8U; i++)
 80043c0:	7ffb      	ldrb	r3, [r7, #31]
 80043c2:	3301      	adds	r3, #1
 80043c4:	77fb      	strb	r3, [r7, #31]
 80043c6:	7ffb      	ldrb	r3, [r7, #31]
 80043c8:	2b07      	cmp	r3, #7
 80043ca:	d9eb      	bls.n	80043a4 <HAL_PCD_IRQHandler+0x13e>
    }

    /* FORCE RESET */
    hpcd->Instance->CNTR |= (uint16_t)(USB_CNTR_FRES);
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80043d4:	b29a      	uxth	r2, r3
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	f042 0201 	orr.w	r2, r2, #1
 80043de:	b292      	uxth	r2, r2
 80043e0:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* CLEAR RESET */
    hpcd->Instance->CNTR &= (uint16_t)(~USB_CNTR_FRES);
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80043ec:	b29a      	uxth	r2, r3
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	f022 0201 	bic.w	r2, r2, #1
 80043f6:	b292      	uxth	r2, r2
 80043f8:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* wait for reset flag in ISTR */
    while ((hpcd->Instance->ISTR & USB_ISTR_RESET) == 0U)
 80043fc:	bf00      	nop
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8004406:	b29b      	uxth	r3, r3
 8004408:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800440c:	2b00      	cmp	r3, #0
 800440e:	d0f6      	beq.n	80043fe <HAL_PCD_IRQHandler+0x198>
    {
    }

    /* Clear Reset Flag */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8004418:	b29a      	uxth	r2, r3
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004422:	b292      	uxth	r2, r2
 8004424:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    /* Restore Registre */
    for (i = 0U; i < 8U; i++)
 8004428:	2300      	movs	r3, #0
 800442a:	77fb      	strb	r3, [r7, #31]
 800442c:	e00f      	b.n	800444e <HAL_PCD_IRQHandler+0x1e8>
    {
      PCD_SET_ENDPOINT(hpcd->Instance, i, store_ep[i]);
 800442e:	7ffb      	ldrb	r3, [r7, #31]
 8004430:	687a      	ldr	r2, [r7, #4]
 8004432:	6812      	ldr	r2, [r2, #0]
 8004434:	4611      	mov	r1, r2
 8004436:	7ffa      	ldrb	r2, [r7, #31]
 8004438:	0092      	lsls	r2, r2, #2
 800443a:	440a      	add	r2, r1
 800443c:	005b      	lsls	r3, r3, #1
 800443e:	3320      	adds	r3, #32
 8004440:	443b      	add	r3, r7
 8004442:	f833 3c14 	ldrh.w	r3, [r3, #-20]
 8004446:	8013      	strh	r3, [r2, #0]
    for (i = 0U; i < 8U; i++)
 8004448:	7ffb      	ldrb	r3, [r7, #31]
 800444a:	3301      	adds	r3, #1
 800444c:	77fb      	strb	r3, [r7, #31]
 800444e:	7ffb      	ldrb	r3, [r7, #31]
 8004450:	2b07      	cmp	r3, #7
 8004452:	d9ec      	bls.n	800442e <HAL_PCD_IRQHandler+0x1c8>
    }

    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800445c:	b29a      	uxth	r2, r3
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	f042 0208 	orr.w	r2, r2, #8
 8004466:	b292      	uxth	r2, r2
 8004468:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8004474:	b29a      	uxth	r2, r3
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800447e:	b292      	uxth	r2, r2
 8004480:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LP_MODE;
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800448c:	b29a      	uxth	r2, r3
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	f042 0204 	orr.w	r2, r2, #4
 8004496:	b292      	uxth	r2, r2
 8004498:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 800449c:	6878      	ldr	r0, [r7, #4]
 800449e:	f007 fb95 	bl	800bbcc <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SOF))
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	4618      	mov	r0, r3
 80044a8:	f005 fce0 	bl	8009e6c <USB_ReadInterrupts>
 80044ac:	4603      	mov	r3, r0
 80044ae:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80044b2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80044b6:	d10e      	bne.n	80044d6 <HAL_PCD_IRQHandler+0x270>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80044c0:	b29a      	uxth	r2, r3
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80044ca:	b292      	uxth	r2, r2
 80044cc:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 80044d0:	6878      	ldr	r0, [r7, #4]
 80044d2:	f007 fb4e 	bl	800bb72 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ESOF))
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	4618      	mov	r0, r3
 80044dc:	f005 fcc6 	bl	8009e6c <USB_ReadInterrupts>
 80044e0:	4603      	mov	r3, r0
 80044e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80044e6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80044ea:	d10b      	bne.n	8004504 <HAL_PCD_IRQHandler+0x29e>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80044f4:	b29a      	uxth	r2, r3
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80044fe:	b292      	uxth	r2, r2
 8004500:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }
}
 8004504:	bf00      	nop
 8004506:	3720      	adds	r7, #32
 8004508:	46bd      	mov	sp, r7
 800450a:	bd80      	pop	{r7, pc}

0800450c <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800450c:	b580      	push	{r7, lr}
 800450e:	b082      	sub	sp, #8
 8004510:	af00      	add	r7, sp, #0
 8004512:	6078      	str	r0, [r7, #4]
 8004514:	460b      	mov	r3, r1
 8004516:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800451e:	2b01      	cmp	r3, #1
 8004520:	d101      	bne.n	8004526 <HAL_PCD_SetAddress+0x1a>
 8004522:	2302      	movs	r3, #2
 8004524:	e013      	b.n	800454e <HAL_PCD_SetAddress+0x42>
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	2201      	movs	r2, #1
 800452a:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  hpcd->USB_Address = address;
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	78fa      	ldrb	r2, [r7, #3]
 8004532:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	78fa      	ldrb	r2, [r7, #3]
 800453c:	4611      	mov	r1, r2
 800453e:	4618      	mov	r0, r3
 8004540:	f005 fc6d 	bl	8009e1e <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	2200      	movs	r2, #0
 8004548:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 800454c:	2300      	movs	r3, #0
}
 800454e:	4618      	mov	r0, r3
 8004550:	3708      	adds	r7, #8
 8004552:	46bd      	mov	sp, r7
 8004554:	bd80      	pop	{r7, pc}

08004556 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8004556:	b580      	push	{r7, lr}
 8004558:	b084      	sub	sp, #16
 800455a:	af00      	add	r7, sp, #0
 800455c:	6078      	str	r0, [r7, #4]
 800455e:	4608      	mov	r0, r1
 8004560:	4611      	mov	r1, r2
 8004562:	461a      	mov	r2, r3
 8004564:	4603      	mov	r3, r0
 8004566:	70fb      	strb	r3, [r7, #3]
 8004568:	460b      	mov	r3, r1
 800456a:	803b      	strh	r3, [r7, #0]
 800456c:	4613      	mov	r3, r2
 800456e:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8004570:	2300      	movs	r3, #0
 8004572:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004574:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004578:	2b00      	cmp	r3, #0
 800457a:	da0e      	bge.n	800459a <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800457c:	78fb      	ldrb	r3, [r7, #3]
 800457e:	f003 0307 	and.w	r3, r3, #7
 8004582:	1c5a      	adds	r2, r3, #1
 8004584:	4613      	mov	r3, r2
 8004586:	009b      	lsls	r3, r3, #2
 8004588:	4413      	add	r3, r2
 800458a:	00db      	lsls	r3, r3, #3
 800458c:	687a      	ldr	r2, [r7, #4]
 800458e:	4413      	add	r3, r2
 8004590:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	2201      	movs	r2, #1
 8004596:	705a      	strb	r2, [r3, #1]
 8004598:	e00e      	b.n	80045b8 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800459a:	78fb      	ldrb	r3, [r7, #3]
 800459c:	f003 0207 	and.w	r2, r3, #7
 80045a0:	4613      	mov	r3, r2
 80045a2:	009b      	lsls	r3, r3, #2
 80045a4:	4413      	add	r3, r2
 80045a6:	00db      	lsls	r3, r3, #3
 80045a8:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80045ac:	687a      	ldr	r2, [r7, #4]
 80045ae:	4413      	add	r3, r2
 80045b0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	2200      	movs	r2, #0
 80045b6:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80045b8:	78fb      	ldrb	r3, [r7, #3]
 80045ba:	f003 0307 	and.w	r3, r3, #7
 80045be:	b2da      	uxtb	r2, r3
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 80045c4:	883a      	ldrh	r2, [r7, #0]
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	78ba      	ldrb	r2, [r7, #2]
 80045ce:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	785b      	ldrb	r3, [r3, #1]
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d004      	beq.n	80045e2 <HAL_PCD_EP_Open+0x8c>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	781b      	ldrb	r3, [r3, #0]
 80045dc:	b29a      	uxth	r2, r3
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	81da      	strh	r2, [r3, #14]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80045e2:	78bb      	ldrb	r3, [r7, #2]
 80045e4:	2b02      	cmp	r3, #2
 80045e6:	d102      	bne.n	80045ee <HAL_PCD_EP_Open+0x98>
  {
    ep->data_pid_start = 0U;
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	2200      	movs	r2, #0
 80045ec:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80045f4:	2b01      	cmp	r3, #1
 80045f6:	d101      	bne.n	80045fc <HAL_PCD_EP_Open+0xa6>
 80045f8:	2302      	movs	r3, #2
 80045fa:	e00e      	b.n	800461a <HAL_PCD_EP_Open+0xc4>
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	2201      	movs	r2, #1
 8004600:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	68f9      	ldr	r1, [r7, #12]
 800460a:	4618      	mov	r0, r3
 800460c:	f002 ff7c 	bl	8007508 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	2200      	movs	r2, #0
 8004614:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return ret;
 8004618:	7afb      	ldrb	r3, [r7, #11]
}
 800461a:	4618      	mov	r0, r3
 800461c:	3710      	adds	r7, #16
 800461e:	46bd      	mov	sp, r7
 8004620:	bd80      	pop	{r7, pc}

08004622 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004622:	b580      	push	{r7, lr}
 8004624:	b084      	sub	sp, #16
 8004626:	af00      	add	r7, sp, #0
 8004628:	6078      	str	r0, [r7, #4]
 800462a:	460b      	mov	r3, r1
 800462c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800462e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004632:	2b00      	cmp	r3, #0
 8004634:	da0e      	bge.n	8004654 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004636:	78fb      	ldrb	r3, [r7, #3]
 8004638:	f003 0307 	and.w	r3, r3, #7
 800463c:	1c5a      	adds	r2, r3, #1
 800463e:	4613      	mov	r3, r2
 8004640:	009b      	lsls	r3, r3, #2
 8004642:	4413      	add	r3, r2
 8004644:	00db      	lsls	r3, r3, #3
 8004646:	687a      	ldr	r2, [r7, #4]
 8004648:	4413      	add	r3, r2
 800464a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	2201      	movs	r2, #1
 8004650:	705a      	strb	r2, [r3, #1]
 8004652:	e00e      	b.n	8004672 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004654:	78fb      	ldrb	r3, [r7, #3]
 8004656:	f003 0207 	and.w	r2, r3, #7
 800465a:	4613      	mov	r3, r2
 800465c:	009b      	lsls	r3, r3, #2
 800465e:	4413      	add	r3, r2
 8004660:	00db      	lsls	r3, r3, #3
 8004662:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8004666:	687a      	ldr	r2, [r7, #4]
 8004668:	4413      	add	r3, r2
 800466a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	2200      	movs	r2, #0
 8004670:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8004672:	78fb      	ldrb	r3, [r7, #3]
 8004674:	f003 0307 	and.w	r3, r3, #7
 8004678:	b2da      	uxtb	r2, r3
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8004684:	2b01      	cmp	r3, #1
 8004686:	d101      	bne.n	800468c <HAL_PCD_EP_Close+0x6a>
 8004688:	2302      	movs	r3, #2
 800468a:	e00e      	b.n	80046aa <HAL_PCD_EP_Close+0x88>
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	2201      	movs	r2, #1
 8004690:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	68f9      	ldr	r1, [r7, #12]
 800469a:	4618      	mov	r0, r3
 800469c:	f003 fa9e 	bl	8007bdc <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	2200      	movs	r2, #0
 80046a4:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  return HAL_OK;
 80046a8:	2300      	movs	r3, #0
}
 80046aa:	4618      	mov	r0, r3
 80046ac:	3710      	adds	r7, #16
 80046ae:	46bd      	mov	sp, r7
 80046b0:	bd80      	pop	{r7, pc}

080046b2 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80046b2:	b580      	push	{r7, lr}
 80046b4:	b086      	sub	sp, #24
 80046b6:	af00      	add	r7, sp, #0
 80046b8:	60f8      	str	r0, [r7, #12]
 80046ba:	607a      	str	r2, [r7, #4]
 80046bc:	603b      	str	r3, [r7, #0]
 80046be:	460b      	mov	r3, r1
 80046c0:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80046c2:	7afb      	ldrb	r3, [r7, #11]
 80046c4:	f003 0207 	and.w	r2, r3, #7
 80046c8:	4613      	mov	r3, r2
 80046ca:	009b      	lsls	r3, r3, #2
 80046cc:	4413      	add	r3, r2
 80046ce:	00db      	lsls	r3, r3, #3
 80046d0:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80046d4:	68fa      	ldr	r2, [r7, #12]
 80046d6:	4413      	add	r3, r2
 80046d8:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80046da:	697b      	ldr	r3, [r7, #20]
 80046dc:	687a      	ldr	r2, [r7, #4]
 80046de:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80046e0:	697b      	ldr	r3, [r7, #20]
 80046e2:	683a      	ldr	r2, [r7, #0]
 80046e4:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 80046e6:	697b      	ldr	r3, [r7, #20]
 80046e8:	2200      	movs	r2, #0
 80046ea:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 80046ec:	697b      	ldr	r3, [r7, #20]
 80046ee:	2200      	movs	r2, #0
 80046f0:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80046f2:	7afb      	ldrb	r3, [r7, #11]
 80046f4:	f003 0307 	and.w	r3, r3, #7
 80046f8:	b2da      	uxtb	r2, r3
 80046fa:	697b      	ldr	r3, [r7, #20]
 80046fc:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80046fe:	7afb      	ldrb	r3, [r7, #11]
 8004700:	f003 0307 	and.w	r3, r3, #7
 8004704:	2b00      	cmp	r3, #0
 8004706:	d106      	bne.n	8004716 <HAL_PCD_EP_Receive+0x64>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	6979      	ldr	r1, [r7, #20]
 800470e:	4618      	mov	r0, r3
 8004710:	f003 fc50 	bl	8007fb4 <USB_EPStartXfer>
 8004714:	e005      	b.n	8004722 <HAL_PCD_EP_Receive+0x70>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	6979      	ldr	r1, [r7, #20]
 800471c:	4618      	mov	r0, r3
 800471e:	f003 fc49 	bl	8007fb4 <USB_EPStartXfer>
  }

  return HAL_OK;
 8004722:	2300      	movs	r3, #0
}
 8004724:	4618      	mov	r0, r3
 8004726:	3718      	adds	r7, #24
 8004728:	46bd      	mov	sp, r7
 800472a:	bd80      	pop	{r7, pc}

0800472c <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800472c:	b480      	push	{r7}
 800472e:	b083      	sub	sp, #12
 8004730:	af00      	add	r7, sp, #0
 8004732:	6078      	str	r0, [r7, #4]
 8004734:	460b      	mov	r3, r1
 8004736:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8004738:	78fb      	ldrb	r3, [r7, #3]
 800473a:	f003 0207 	and.w	r2, r3, #7
 800473e:	6879      	ldr	r1, [r7, #4]
 8004740:	4613      	mov	r3, r2
 8004742:	009b      	lsls	r3, r3, #2
 8004744:	4413      	add	r3, r2
 8004746:	00db      	lsls	r3, r3, #3
 8004748:	440b      	add	r3, r1
 800474a:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 800474e:	681b      	ldr	r3, [r3, #0]
}
 8004750:	4618      	mov	r0, r3
 8004752:	370c      	adds	r7, #12
 8004754:	46bd      	mov	sp, r7
 8004756:	bc80      	pop	{r7}
 8004758:	4770      	bx	lr

0800475a <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800475a:	b580      	push	{r7, lr}
 800475c:	b086      	sub	sp, #24
 800475e:	af00      	add	r7, sp, #0
 8004760:	60f8      	str	r0, [r7, #12]
 8004762:	607a      	str	r2, [r7, #4]
 8004764:	603b      	str	r3, [r7, #0]
 8004766:	460b      	mov	r3, r1
 8004768:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800476a:	7afb      	ldrb	r3, [r7, #11]
 800476c:	f003 0307 	and.w	r3, r3, #7
 8004770:	1c5a      	adds	r2, r3, #1
 8004772:	4613      	mov	r3, r2
 8004774:	009b      	lsls	r3, r3, #2
 8004776:	4413      	add	r3, r2
 8004778:	00db      	lsls	r3, r3, #3
 800477a:	68fa      	ldr	r2, [r7, #12]
 800477c:	4413      	add	r3, r2
 800477e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004780:	697b      	ldr	r3, [r7, #20]
 8004782:	687a      	ldr	r2, [r7, #4]
 8004784:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8004786:	697b      	ldr	r3, [r7, #20]
 8004788:	683a      	ldr	r2, [r7, #0]
 800478a:	619a      	str	r2, [r3, #24]
#if defined (USB)
  ep->xfer_fill_db = 1U;
 800478c:	697b      	ldr	r3, [r7, #20]
 800478e:	2201      	movs	r2, #1
 8004790:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  ep->xfer_len_db = len;
 8004794:	697b      	ldr	r3, [r7, #20]
 8004796:	683a      	ldr	r2, [r7, #0]
 8004798:	621a      	str	r2, [r3, #32]
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 800479a:	697b      	ldr	r3, [r7, #20]
 800479c:	2200      	movs	r2, #0
 800479e:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 80047a0:	697b      	ldr	r3, [r7, #20]
 80047a2:	2201      	movs	r2, #1
 80047a4:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80047a6:	7afb      	ldrb	r3, [r7, #11]
 80047a8:	f003 0307 	and.w	r3, r3, #7
 80047ac:	b2da      	uxtb	r2, r3
 80047ae:	697b      	ldr	r3, [r7, #20]
 80047b0:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80047b2:	7afb      	ldrb	r3, [r7, #11]
 80047b4:	f003 0307 	and.w	r3, r3, #7
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d106      	bne.n	80047ca <HAL_PCD_EP_Transmit+0x70>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	6979      	ldr	r1, [r7, #20]
 80047c2:	4618      	mov	r0, r3
 80047c4:	f003 fbf6 	bl	8007fb4 <USB_EPStartXfer>
 80047c8:	e005      	b.n	80047d6 <HAL_PCD_EP_Transmit+0x7c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	6979      	ldr	r1, [r7, #20]
 80047d0:	4618      	mov	r0, r3
 80047d2:	f003 fbef 	bl	8007fb4 <USB_EPStartXfer>
  }

  return HAL_OK;
 80047d6:	2300      	movs	r3, #0
}
 80047d8:	4618      	mov	r0, r3
 80047da:	3718      	adds	r7, #24
 80047dc:	46bd      	mov	sp, r7
 80047de:	bd80      	pop	{r7, pc}

080047e0 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80047e0:	b580      	push	{r7, lr}
 80047e2:	b084      	sub	sp, #16
 80047e4:	af00      	add	r7, sp, #0
 80047e6:	6078      	str	r0, [r7, #4]
 80047e8:	460b      	mov	r3, r1
 80047ea:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80047ec:	78fb      	ldrb	r3, [r7, #3]
 80047ee:	f003 0207 	and.w	r2, r3, #7
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	685b      	ldr	r3, [r3, #4]
 80047f6:	429a      	cmp	r2, r3
 80047f8:	d901      	bls.n	80047fe <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80047fa:	2301      	movs	r3, #1
 80047fc:	e04c      	b.n	8004898 <HAL_PCD_EP_SetStall+0xb8>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80047fe:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004802:	2b00      	cmp	r3, #0
 8004804:	da0e      	bge.n	8004824 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004806:	78fb      	ldrb	r3, [r7, #3]
 8004808:	f003 0307 	and.w	r3, r3, #7
 800480c:	1c5a      	adds	r2, r3, #1
 800480e:	4613      	mov	r3, r2
 8004810:	009b      	lsls	r3, r3, #2
 8004812:	4413      	add	r3, r2
 8004814:	00db      	lsls	r3, r3, #3
 8004816:	687a      	ldr	r2, [r7, #4]
 8004818:	4413      	add	r3, r2
 800481a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	2201      	movs	r2, #1
 8004820:	705a      	strb	r2, [r3, #1]
 8004822:	e00c      	b.n	800483e <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004824:	78fa      	ldrb	r2, [r7, #3]
 8004826:	4613      	mov	r3, r2
 8004828:	009b      	lsls	r3, r3, #2
 800482a:	4413      	add	r3, r2
 800482c:	00db      	lsls	r3, r3, #3
 800482e:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8004832:	687a      	ldr	r2, [r7, #4]
 8004834:	4413      	add	r3, r2
 8004836:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	2200      	movs	r2, #0
 800483c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	2201      	movs	r2, #1
 8004842:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004844:	78fb      	ldrb	r3, [r7, #3]
 8004846:	f003 0307 	and.w	r3, r3, #7
 800484a:	b2da      	uxtb	r2, r3
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8004856:	2b01      	cmp	r3, #1
 8004858:	d101      	bne.n	800485e <HAL_PCD_EP_SetStall+0x7e>
 800485a:	2302      	movs	r3, #2
 800485c:	e01c      	b.n	8004898 <HAL_PCD_EP_SetStall+0xb8>
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	2201      	movs	r2, #1
 8004862:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	68f9      	ldr	r1, [r7, #12]
 800486c:	4618      	mov	r0, r3
 800486e:	f005 f9d9 	bl	8009c24 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004872:	78fb      	ldrb	r3, [r7, #3]
 8004874:	f003 0307 	and.w	r3, r3, #7
 8004878:	2b00      	cmp	r3, #0
 800487a:	d108      	bne.n	800488e <HAL_PCD_EP_SetStall+0xae>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681a      	ldr	r2, [r3, #0]
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 8004886:	4619      	mov	r1, r3
 8004888:	4610      	mov	r0, r2
 800488a:	f005 fafe 	bl	8009e8a <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	2200      	movs	r2, #0
 8004892:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8004896:	2300      	movs	r3, #0
}
 8004898:	4618      	mov	r0, r3
 800489a:	3710      	adds	r7, #16
 800489c:	46bd      	mov	sp, r7
 800489e:	bd80      	pop	{r7, pc}

080048a0 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80048a0:	b580      	push	{r7, lr}
 80048a2:	b084      	sub	sp, #16
 80048a4:	af00      	add	r7, sp, #0
 80048a6:	6078      	str	r0, [r7, #4]
 80048a8:	460b      	mov	r3, r1
 80048aa:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80048ac:	78fb      	ldrb	r3, [r7, #3]
 80048ae:	f003 020f 	and.w	r2, r3, #15
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	685b      	ldr	r3, [r3, #4]
 80048b6:	429a      	cmp	r2, r3
 80048b8:	d901      	bls.n	80048be <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80048ba:	2301      	movs	r3, #1
 80048bc:	e040      	b.n	8004940 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80048be:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	da0e      	bge.n	80048e4 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80048c6:	78fb      	ldrb	r3, [r7, #3]
 80048c8:	f003 0307 	and.w	r3, r3, #7
 80048cc:	1c5a      	adds	r2, r3, #1
 80048ce:	4613      	mov	r3, r2
 80048d0:	009b      	lsls	r3, r3, #2
 80048d2:	4413      	add	r3, r2
 80048d4:	00db      	lsls	r3, r3, #3
 80048d6:	687a      	ldr	r2, [r7, #4]
 80048d8:	4413      	add	r3, r2
 80048da:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	2201      	movs	r2, #1
 80048e0:	705a      	strb	r2, [r3, #1]
 80048e2:	e00e      	b.n	8004902 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80048e4:	78fb      	ldrb	r3, [r7, #3]
 80048e6:	f003 0207 	and.w	r2, r3, #7
 80048ea:	4613      	mov	r3, r2
 80048ec:	009b      	lsls	r3, r3, #2
 80048ee:	4413      	add	r3, r2
 80048f0:	00db      	lsls	r3, r3, #3
 80048f2:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80048f6:	687a      	ldr	r2, [r7, #4]
 80048f8:	4413      	add	r3, r2
 80048fa:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	2200      	movs	r2, #0
 8004900:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	2200      	movs	r2, #0
 8004906:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004908:	78fb      	ldrb	r3, [r7, #3]
 800490a:	f003 0307 	and.w	r3, r3, #7
 800490e:	b2da      	uxtb	r2, r3
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800491a:	2b01      	cmp	r3, #1
 800491c:	d101      	bne.n	8004922 <HAL_PCD_EP_ClrStall+0x82>
 800491e:	2302      	movs	r3, #2
 8004920:	e00e      	b.n	8004940 <HAL_PCD_EP_ClrStall+0xa0>
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	2201      	movs	r2, #1
 8004926:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	68f9      	ldr	r1, [r7, #12]
 8004930:	4618      	mov	r0, r3
 8004932:	f005 f9c7 	bl	8009cc4 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	2200      	movs	r2, #0
 800493a:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 800493e:	2300      	movs	r3, #0
}
 8004940:	4618      	mov	r0, r3
 8004942:	3710      	adds	r7, #16
 8004944:	46bd      	mov	sp, r7
 8004946:	bd80      	pop	{r7, pc}

08004948 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8004948:	b580      	push	{r7, lr}
 800494a:	b08e      	sub	sp, #56	; 0x38
 800494c:	af00      	add	r7, sp, #0
 800494e:	6078      	str	r0, [r7, #4]
  PCD_EPTypeDef *ep;
  uint16_t count, wIstr, wEPVal, TxByteNbre;
  uint8_t epindex;

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8004950:	e2ec      	b.n	8004f2c <PCD_EP_ISR_Handler+0x5e4>
  {
    wIstr = hpcd->Instance->ISTR;
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800495a:	85fb      	strh	r3, [r7, #46]	; 0x2e

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 800495c:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800495e:	b2db      	uxtb	r3, r3
 8004960:	f003 030f 	and.w	r3, r3, #15
 8004964:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d

    if (epindex == 0U)
 8004968:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800496c:	2b00      	cmp	r3, #0
 800496e:	f040 8161 	bne.w	8004c34 <PCD_EP_ISR_Handler+0x2ec>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8004972:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8004974:	f003 0310 	and.w	r3, r3, #16
 8004978:	2b00      	cmp	r3, #0
 800497a:	d152      	bne.n	8004a22 <PCD_EP_ISR_Handler+0xda>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	881b      	ldrh	r3, [r3, #0]
 8004982:	b29b      	uxth	r3, r3
 8004984:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8004988:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800498c:	81fb      	strh	r3, [r7, #14]
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681a      	ldr	r2, [r3, #0]
 8004992:	89fb      	ldrh	r3, [r7, #14]
 8004994:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004998:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800499c:	b29b      	uxth	r3, r3
 800499e:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	3328      	adds	r3, #40	; 0x28
 80049a4:	627b      	str	r3, [r7, #36]	; 0x24

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80049ae:	b29b      	uxth	r3, r3
 80049b0:	461a      	mov	r2, r3
 80049b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049b4:	781b      	ldrb	r3, [r3, #0]
 80049b6:	00db      	lsls	r3, r3, #3
 80049b8:	4413      	add	r3, r2
 80049ba:	3302      	adds	r3, #2
 80049bc:	005b      	lsls	r3, r3, #1
 80049be:	687a      	ldr	r2, [r7, #4]
 80049c0:	6812      	ldr	r2, [r2, #0]
 80049c2:	4413      	add	r3, r2
 80049c4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80049c8:	881b      	ldrh	r3, [r3, #0]
 80049ca:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80049ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049d0:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 80049d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049d4:	695a      	ldr	r2, [r3, #20]
 80049d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049d8:	69db      	ldr	r3, [r3, #28]
 80049da:	441a      	add	r2, r3
 80049dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049de:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 80049e0:	2100      	movs	r1, #0
 80049e2:	6878      	ldr	r0, [r7, #4]
 80049e4:	f007 f8ab 	bl	800bb3e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80049ee:	b2db      	uxtb	r3, r3
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	f000 829b 	beq.w	8004f2c <PCD_EP_ISR_Handler+0x5e4>
 80049f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049f8:	699b      	ldr	r3, [r3, #24]
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	f040 8296 	bne.w	8004f2c <PCD_EP_ISR_Handler+0x5e4>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004a06:	b2db      	uxtb	r3, r3
 8004a08:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004a0c:	b2da      	uxtb	r2, r3
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	b292      	uxth	r2, r2
 8004a14:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	2200      	movs	r2, #0
 8004a1c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8004a20:	e284      	b.n	8004f2c <PCD_EP_ISR_Handler+0x5e4>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8004a28:	627b      	str	r3, [r7, #36]	; 0x24
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	881b      	ldrh	r3, [r3, #0]
 8004a30:	857b      	strh	r3, [r7, #42]	; 0x2a

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8004a32:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8004a34:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d034      	beq.n	8004aa6 <PCD_EP_ISR_Handler+0x15e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004a44:	b29b      	uxth	r3, r3
 8004a46:	461a      	mov	r2, r3
 8004a48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a4a:	781b      	ldrb	r3, [r3, #0]
 8004a4c:	00db      	lsls	r3, r3, #3
 8004a4e:	4413      	add	r3, r2
 8004a50:	3306      	adds	r3, #6
 8004a52:	005b      	lsls	r3, r3, #1
 8004a54:	687a      	ldr	r2, [r7, #4]
 8004a56:	6812      	ldr	r2, [r2, #0]
 8004a58:	4413      	add	r3, r2
 8004a5a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004a5e:	881b      	ldrh	r3, [r3, #0]
 8004a60:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8004a64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a66:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	6818      	ldr	r0, [r3, #0]
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	f503 712c 	add.w	r1, r3, #688	; 0x2b0
 8004a72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a74:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8004a76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a78:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8004a7a:	b29b      	uxth	r3, r3
 8004a7c:	f005 fa55 	bl	8009f2a <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	881b      	ldrh	r3, [r3, #0]
 8004a86:	b29a      	uxth	r2, r3
 8004a88:	f640 738f 	movw	r3, #3983	; 0xf8f
 8004a8c:	4013      	ands	r3, r2
 8004a8e:	823b      	strh	r3, [r7, #16]
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	8a3a      	ldrh	r2, [r7, #16]
 8004a96:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004a9a:	b292      	uxth	r2, r2
 8004a9c:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8004a9e:	6878      	ldr	r0, [r7, #4]
 8004aa0:	f007 f820 	bl	800bae4 <HAL_PCD_SetupStageCallback>
 8004aa4:	e242      	b.n	8004f2c <PCD_EP_ISR_Handler+0x5e4>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8004aa6:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	f280 823e 	bge.w	8004f2c <PCD_EP_ISR_Handler+0x5e4>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	881b      	ldrh	r3, [r3, #0]
 8004ab6:	b29a      	uxth	r2, r3
 8004ab8:	f640 738f 	movw	r3, #3983	; 0xf8f
 8004abc:	4013      	ands	r3, r2
 8004abe:	83bb      	strh	r3, [r7, #28]
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	8bba      	ldrh	r2, [r7, #28]
 8004ac6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004aca:	b292      	uxth	r2, r2
 8004acc:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004ad6:	b29b      	uxth	r3, r3
 8004ad8:	461a      	mov	r2, r3
 8004ada:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004adc:	781b      	ldrb	r3, [r3, #0]
 8004ade:	00db      	lsls	r3, r3, #3
 8004ae0:	4413      	add	r3, r2
 8004ae2:	3306      	adds	r3, #6
 8004ae4:	005b      	lsls	r3, r3, #1
 8004ae6:	687a      	ldr	r2, [r7, #4]
 8004ae8:	6812      	ldr	r2, [r2, #0]
 8004aea:	4413      	add	r3, r2
 8004aec:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004af0:	881b      	ldrh	r3, [r3, #0]
 8004af2:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8004af6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004af8:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8004afa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004afc:	69db      	ldr	r3, [r3, #28]
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d019      	beq.n	8004b36 <PCD_EP_ISR_Handler+0x1ee>
 8004b02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b04:	695b      	ldr	r3, [r3, #20]
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d015      	beq.n	8004b36 <PCD_EP_ISR_Handler+0x1ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	6818      	ldr	r0, [r3, #0]
 8004b0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b10:	6959      	ldr	r1, [r3, #20]
 8004b12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b14:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8004b16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b18:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8004b1a:	b29b      	uxth	r3, r3
 8004b1c:	f005 fa05 	bl	8009f2a <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8004b20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b22:	695a      	ldr	r2, [r3, #20]
 8004b24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b26:	69db      	ldr	r3, [r3, #28]
 8004b28:	441a      	add	r2, r3
 8004b2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b2c:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8004b2e:	2100      	movs	r1, #0
 8004b30:	6878      	ldr	r0, [r7, #4]
 8004b32:	f006 ffe9 	bl	800bb08 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          if ((PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0) & USB_EP_SETUP) == 0U)
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	881b      	ldrh	r3, [r3, #0]
 8004b3c:	b29b      	uxth	r3, r3
 8004b3e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	f040 81f2 	bne.w	8004f2c <PCD_EP_ISR_Handler+0x5e4>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	61bb      	str	r3, [r7, #24]
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004b56:	b29b      	uxth	r3, r3
 8004b58:	461a      	mov	r2, r3
 8004b5a:	69bb      	ldr	r3, [r7, #24]
 8004b5c:	4413      	add	r3, r2
 8004b5e:	61bb      	str	r3, [r7, #24]
 8004b60:	69bb      	ldr	r3, [r7, #24]
 8004b62:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004b66:	617b      	str	r3, [r7, #20]
 8004b68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b6a:	691b      	ldr	r3, [r3, #16]
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d112      	bne.n	8004b96 <PCD_EP_ISR_Handler+0x24e>
 8004b70:	697b      	ldr	r3, [r7, #20]
 8004b72:	881b      	ldrh	r3, [r3, #0]
 8004b74:	b29b      	uxth	r3, r3
 8004b76:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8004b7a:	b29a      	uxth	r2, r3
 8004b7c:	697b      	ldr	r3, [r7, #20]
 8004b7e:	801a      	strh	r2, [r3, #0]
 8004b80:	697b      	ldr	r3, [r7, #20]
 8004b82:	881b      	ldrh	r3, [r3, #0]
 8004b84:	b29b      	uxth	r3, r3
 8004b86:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004b8a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004b8e:	b29a      	uxth	r2, r3
 8004b90:	697b      	ldr	r3, [r7, #20]
 8004b92:	801a      	strh	r2, [r3, #0]
 8004b94:	e02f      	b.n	8004bf6 <PCD_EP_ISR_Handler+0x2ae>
 8004b96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b98:	691b      	ldr	r3, [r3, #16]
 8004b9a:	2b3e      	cmp	r3, #62	; 0x3e
 8004b9c:	d813      	bhi.n	8004bc6 <PCD_EP_ISR_Handler+0x27e>
 8004b9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ba0:	691b      	ldr	r3, [r3, #16]
 8004ba2:	085b      	lsrs	r3, r3, #1
 8004ba4:	633b      	str	r3, [r7, #48]	; 0x30
 8004ba6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ba8:	691b      	ldr	r3, [r3, #16]
 8004baa:	f003 0301 	and.w	r3, r3, #1
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d002      	beq.n	8004bb8 <PCD_EP_ISR_Handler+0x270>
 8004bb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004bb4:	3301      	adds	r3, #1
 8004bb6:	633b      	str	r3, [r7, #48]	; 0x30
 8004bb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004bba:	b29b      	uxth	r3, r3
 8004bbc:	029b      	lsls	r3, r3, #10
 8004bbe:	b29a      	uxth	r2, r3
 8004bc0:	697b      	ldr	r3, [r7, #20]
 8004bc2:	801a      	strh	r2, [r3, #0]
 8004bc4:	e017      	b.n	8004bf6 <PCD_EP_ISR_Handler+0x2ae>
 8004bc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bc8:	691b      	ldr	r3, [r3, #16]
 8004bca:	095b      	lsrs	r3, r3, #5
 8004bcc:	633b      	str	r3, [r7, #48]	; 0x30
 8004bce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bd0:	691b      	ldr	r3, [r3, #16]
 8004bd2:	f003 031f 	and.w	r3, r3, #31
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d102      	bne.n	8004be0 <PCD_EP_ISR_Handler+0x298>
 8004bda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004bdc:	3b01      	subs	r3, #1
 8004bde:	633b      	str	r3, [r7, #48]	; 0x30
 8004be0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004be2:	b29b      	uxth	r3, r3
 8004be4:	029b      	lsls	r3, r3, #10
 8004be6:	b29b      	uxth	r3, r3
 8004be8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004bec:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004bf0:	b29a      	uxth	r2, r3
 8004bf2:	697b      	ldr	r3, [r7, #20]
 8004bf4:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	881b      	ldrh	r3, [r3, #0]
 8004bfc:	b29b      	uxth	r3, r3
 8004bfe:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004c02:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c06:	827b      	strh	r3, [r7, #18]
 8004c08:	8a7b      	ldrh	r3, [r7, #18]
 8004c0a:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8004c0e:	827b      	strh	r3, [r7, #18]
 8004c10:	8a7b      	ldrh	r3, [r7, #18]
 8004c12:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8004c16:	827b      	strh	r3, [r7, #18]
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681a      	ldr	r2, [r3, #0]
 8004c1c:	8a7b      	ldrh	r3, [r7, #18]
 8004c1e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004c22:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004c26:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004c2a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004c2e:	b29b      	uxth	r3, r3
 8004c30:	8013      	strh	r3, [r2, #0]
 8004c32:	e17b      	b.n	8004f2c <PCD_EP_ISR_Handler+0x5e4>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	461a      	mov	r2, r3
 8004c3a:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8004c3e:	009b      	lsls	r3, r3, #2
 8004c40:	4413      	add	r3, r2
 8004c42:	881b      	ldrh	r3, [r3, #0]
 8004c44:	857b      	strh	r3, [r7, #42]	; 0x2a

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8004c46:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	f280 80ea 	bge.w	8004e24 <PCD_EP_ISR_Handler+0x4dc>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	461a      	mov	r2, r3
 8004c56:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8004c5a:	009b      	lsls	r3, r3, #2
 8004c5c:	4413      	add	r3, r2
 8004c5e:	881b      	ldrh	r3, [r3, #0]
 8004c60:	b29a      	uxth	r2, r3
 8004c62:	f640 738f 	movw	r3, #3983	; 0xf8f
 8004c66:	4013      	ands	r3, r2
 8004c68:	853b      	strh	r3, [r7, #40]	; 0x28
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	461a      	mov	r2, r3
 8004c70:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8004c74:	009b      	lsls	r3, r3, #2
 8004c76:	4413      	add	r3, r2
 8004c78:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8004c7a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004c7e:	b292      	uxth	r2, r2
 8004c80:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8004c82:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 8004c86:	4613      	mov	r3, r2
 8004c88:	009b      	lsls	r3, r3, #2
 8004c8a:	4413      	add	r3, r2
 8004c8c:	00db      	lsls	r3, r3, #3
 8004c8e:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8004c92:	687a      	ldr	r2, [r7, #4]
 8004c94:	4413      	add	r3, r2
 8004c96:	627b      	str	r3, [r7, #36]	; 0x24

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8004c98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c9a:	7b1b      	ldrb	r3, [r3, #12]
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d122      	bne.n	8004ce6 <PCD_EP_ISR_Handler+0x39e>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004ca8:	b29b      	uxth	r3, r3
 8004caa:	461a      	mov	r2, r3
 8004cac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cae:	781b      	ldrb	r3, [r3, #0]
 8004cb0:	00db      	lsls	r3, r3, #3
 8004cb2:	4413      	add	r3, r2
 8004cb4:	3306      	adds	r3, #6
 8004cb6:	005b      	lsls	r3, r3, #1
 8004cb8:	687a      	ldr	r2, [r7, #4]
 8004cba:	6812      	ldr	r2, [r2, #0]
 8004cbc:	4413      	add	r3, r2
 8004cbe:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004cc2:	881b      	ldrh	r3, [r3, #0]
 8004cc4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004cc8:	86fb      	strh	r3, [r7, #54]	; 0x36

          if (count != 0U)
 8004cca:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	f000 8087 	beq.w	8004de0 <PCD_EP_ISR_Handler+0x498>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	6818      	ldr	r0, [r3, #0]
 8004cd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cd8:	6959      	ldr	r1, [r3, #20]
 8004cda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cdc:	88da      	ldrh	r2, [r3, #6]
 8004cde:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8004ce0:	f005 f923 	bl	8009f2a <USB_ReadPMA>
 8004ce4:	e07c      	b.n	8004de0 <PCD_EP_ISR_Handler+0x498>
          }
        }
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8004ce6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ce8:	78db      	ldrb	r3, [r3, #3]
 8004cea:	2b02      	cmp	r3, #2
 8004cec:	d108      	bne.n	8004d00 <PCD_EP_ISR_Handler+0x3b8>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8004cee:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8004cf0:	461a      	mov	r2, r3
 8004cf2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004cf4:	6878      	ldr	r0, [r7, #4]
 8004cf6:	f000 f927 	bl	8004f48 <HAL_PCD_EP_DB_Receive>
 8004cfa:	4603      	mov	r3, r0
 8004cfc:	86fb      	strh	r3, [r7, #54]	; 0x36
 8004cfe:	e06f      	b.n	8004de0 <PCD_EP_ISR_Handler+0x498>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	461a      	mov	r2, r3
 8004d06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d08:	781b      	ldrb	r3, [r3, #0]
 8004d0a:	009b      	lsls	r3, r3, #2
 8004d0c:	4413      	add	r3, r2
 8004d0e:	881b      	ldrh	r3, [r3, #0]
 8004d10:	b29b      	uxth	r3, r3
 8004d12:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004d16:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004d1a:	847b      	strh	r3, [r7, #34]	; 0x22
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	461a      	mov	r2, r3
 8004d22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d24:	781b      	ldrb	r3, [r3, #0]
 8004d26:	009b      	lsls	r3, r3, #2
 8004d28:	441a      	add	r2, r3
 8004d2a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8004d2c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004d30:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004d34:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004d38:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8004d3c:	b29b      	uxth	r3, r3
 8004d3e:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	461a      	mov	r2, r3
 8004d46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d48:	781b      	ldrb	r3, [r3, #0]
 8004d4a:	009b      	lsls	r3, r3, #2
 8004d4c:	4413      	add	r3, r2
 8004d4e:	881b      	ldrh	r3, [r3, #0]
 8004d50:	b29b      	uxth	r3, r3
 8004d52:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d021      	beq.n	8004d9e <PCD_EP_ISR_Handler+0x456>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004d62:	b29b      	uxth	r3, r3
 8004d64:	461a      	mov	r2, r3
 8004d66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d68:	781b      	ldrb	r3, [r3, #0]
 8004d6a:	00db      	lsls	r3, r3, #3
 8004d6c:	4413      	add	r3, r2
 8004d6e:	3302      	adds	r3, #2
 8004d70:	005b      	lsls	r3, r3, #1
 8004d72:	687a      	ldr	r2, [r7, #4]
 8004d74:	6812      	ldr	r2, [r2, #0]
 8004d76:	4413      	add	r3, r2
 8004d78:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004d7c:	881b      	ldrh	r3, [r3, #0]
 8004d7e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004d82:	86fb      	strh	r3, [r7, #54]	; 0x36

              if (count != 0U)
 8004d84:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d02a      	beq.n	8004de0 <PCD_EP_ISR_Handler+0x498>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	6818      	ldr	r0, [r3, #0]
 8004d8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d90:	6959      	ldr	r1, [r3, #20]
 8004d92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d94:	891a      	ldrh	r2, [r3, #8]
 8004d96:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8004d98:	f005 f8c7 	bl	8009f2a <USB_ReadPMA>
 8004d9c:	e020      	b.n	8004de0 <PCD_EP_ISR_Handler+0x498>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004da6:	b29b      	uxth	r3, r3
 8004da8:	461a      	mov	r2, r3
 8004daa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dac:	781b      	ldrb	r3, [r3, #0]
 8004dae:	00db      	lsls	r3, r3, #3
 8004db0:	4413      	add	r3, r2
 8004db2:	3306      	adds	r3, #6
 8004db4:	005b      	lsls	r3, r3, #1
 8004db6:	687a      	ldr	r2, [r7, #4]
 8004db8:	6812      	ldr	r2, [r2, #0]
 8004dba:	4413      	add	r3, r2
 8004dbc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004dc0:	881b      	ldrh	r3, [r3, #0]
 8004dc2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004dc6:	86fb      	strh	r3, [r7, #54]	; 0x36

              if (count != 0U)
 8004dc8:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d008      	beq.n	8004de0 <PCD_EP_ISR_Handler+0x498>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	6818      	ldr	r0, [r3, #0]
 8004dd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dd4:	6959      	ldr	r1, [r3, #20]
 8004dd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dd8:	895a      	ldrh	r2, [r3, #10]
 8004dda:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8004ddc:	f005 f8a5 	bl	8009f2a <USB_ReadPMA>
              }
            }
          }
        }
        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8004de0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004de2:	69da      	ldr	r2, [r3, #28]
 8004de4:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8004de6:	441a      	add	r2, r3
 8004de8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dea:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8004dec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dee:	695a      	ldr	r2, [r3, #20]
 8004df0:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8004df2:	441a      	add	r2, r3
 8004df4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004df6:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8004df8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dfa:	699b      	ldr	r3, [r3, #24]
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d004      	beq.n	8004e0a <PCD_EP_ISR_Handler+0x4c2>
 8004e00:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8004e02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e04:	691b      	ldr	r3, [r3, #16]
 8004e06:	429a      	cmp	r2, r3
 8004e08:	d206      	bcs.n	8004e18 <PCD_EP_ISR_Handler+0x4d0>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8004e0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e0c:	781b      	ldrb	r3, [r3, #0]
 8004e0e:	4619      	mov	r1, r3
 8004e10:	6878      	ldr	r0, [r7, #4]
 8004e12:	f006 fe79 	bl	800bb08 <HAL_PCD_DataOutStageCallback>
 8004e16:	e005      	b.n	8004e24 <PCD_EP_ISR_Handler+0x4dc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void) USB_EPStartXfer(hpcd->Instance, ep);
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004e1e:	4618      	mov	r0, r3
 8004e20:	f003 f8c8 	bl	8007fb4 <USB_EPStartXfer>
        }

      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8004e24:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8004e26:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d07e      	beq.n	8004f2c <PCD_EP_ISR_Handler+0x5e4>
      {
        ep = &hpcd->IN_ep[epindex];
 8004e2e:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8004e32:	1c5a      	adds	r2, r3, #1
 8004e34:	4613      	mov	r3, r2
 8004e36:	009b      	lsls	r3, r3, #2
 8004e38:	4413      	add	r3, r2
 8004e3a:	00db      	lsls	r3, r3, #3
 8004e3c:	687a      	ldr	r2, [r7, #4]
 8004e3e:	4413      	add	r3, r2
 8004e40:	627b      	str	r3, [r7, #36]	; 0x24

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	461a      	mov	r2, r3
 8004e48:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8004e4c:	009b      	lsls	r3, r3, #2
 8004e4e:	4413      	add	r3, r2
 8004e50:	881b      	ldrh	r3, [r3, #0]
 8004e52:	b29b      	uxth	r3, r3
 8004e54:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8004e58:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e5c:	843b      	strh	r3, [r7, #32]
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	461a      	mov	r2, r3
 8004e64:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8004e68:	009b      	lsls	r3, r3, #2
 8004e6a:	441a      	add	r2, r3
 8004e6c:	8c3b      	ldrh	r3, [r7, #32]
 8004e6e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004e72:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004e76:	b29b      	uxth	r3, r3
 8004e78:	8013      	strh	r3, [r2, #0]

        /* Manage all non bulk/isoc transaction Bulk Single Buffer Transaction */
        if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_CTRL) ||
 8004e7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e7c:	78db      	ldrb	r3, [r3, #3]
 8004e7e:	2b03      	cmp	r3, #3
 8004e80:	d00c      	beq.n	8004e9c <PCD_EP_ISR_Handler+0x554>
 8004e82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e84:	78db      	ldrb	r3, [r3, #3]
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d008      	beq.n	8004e9c <PCD_EP_ISR_Handler+0x554>
           ((ep->type == EP_TYPE_BULK) && ((wEPVal & USB_EP_KIND) == 0U)))
 8004e8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e8c:	78db      	ldrb	r3, [r3, #3]
        if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_CTRL) ||
 8004e8e:	2b02      	cmp	r3, #2
 8004e90:	d146      	bne.n	8004f20 <PCD_EP_ISR_Handler+0x5d8>
           ((ep->type == EP_TYPE_BULK) && ((wEPVal & USB_EP_KIND) == 0U)))
 8004e92:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8004e94:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d141      	bne.n	8004f20 <PCD_EP_ISR_Handler+0x5d8>
        {
          /* multi-packet on the NON control IN endpoint */
          TxByteNbre = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004ea4:	b29b      	uxth	r3, r3
 8004ea6:	461a      	mov	r2, r3
 8004ea8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004eaa:	781b      	ldrb	r3, [r3, #0]
 8004eac:	00db      	lsls	r3, r3, #3
 8004eae:	4413      	add	r3, r2
 8004eb0:	3302      	adds	r3, #2
 8004eb2:	005b      	lsls	r3, r3, #1
 8004eb4:	687a      	ldr	r2, [r7, #4]
 8004eb6:	6812      	ldr	r2, [r2, #0]
 8004eb8:	4413      	add	r3, r2
 8004eba:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004ebe:	881b      	ldrh	r3, [r3, #0]
 8004ec0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004ec4:	83fb      	strh	r3, [r7, #30]

          if (ep->xfer_len > TxByteNbre)
 8004ec6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ec8:	699a      	ldr	r2, [r3, #24]
 8004eca:	8bfb      	ldrh	r3, [r7, #30]
 8004ecc:	429a      	cmp	r2, r3
 8004ece:	d906      	bls.n	8004ede <PCD_EP_ISR_Handler+0x596>
          {
            ep->xfer_len -= TxByteNbre;
 8004ed0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ed2:	699a      	ldr	r2, [r3, #24]
 8004ed4:	8bfb      	ldrh	r3, [r7, #30]
 8004ed6:	1ad2      	subs	r2, r2, r3
 8004ed8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004eda:	619a      	str	r2, [r3, #24]
 8004edc:	e002      	b.n	8004ee4 <PCD_EP_ISR_Handler+0x59c>
          }
          else
          {
            ep->xfer_len = 0U;
 8004ede:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ee0:	2200      	movs	r2, #0
 8004ee2:	619a      	str	r2, [r3, #24]
          }

          /* Zero Length Packet? */
          if (ep->xfer_len == 0U)
 8004ee4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ee6:	699b      	ldr	r3, [r3, #24]
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d106      	bne.n	8004efa <PCD_EP_ISR_Handler+0x5b2>
          {
            /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, ep->num);
#else
            HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8004eec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004eee:	781b      	ldrb	r3, [r3, #0]
 8004ef0:	4619      	mov	r1, r3
 8004ef2:	6878      	ldr	r0, [r7, #4]
 8004ef4:	f006 fe23 	bl	800bb3e <HAL_PCD_DataInStageCallback>
 8004ef8:	e018      	b.n	8004f2c <PCD_EP_ISR_Handler+0x5e4>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          else
          {
            /* Transfer is not yet Done */
            ep->xfer_buff += TxByteNbre;
 8004efa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004efc:	695a      	ldr	r2, [r3, #20]
 8004efe:	8bfb      	ldrh	r3, [r7, #30]
 8004f00:	441a      	add	r2, r3
 8004f02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f04:	615a      	str	r2, [r3, #20]
            ep->xfer_count += TxByteNbre;
 8004f06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f08:	69da      	ldr	r2, [r3, #28]
 8004f0a:	8bfb      	ldrh	r3, [r7, #30]
 8004f0c:	441a      	add	r2, r3
 8004f0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f10:	61da      	str	r2, [r3, #28]
            (void)USB_EPStartXfer(hpcd->Instance, ep);
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004f18:	4618      	mov	r0, r3
 8004f1a:	f003 f84b 	bl	8007fb4 <USB_EPStartXfer>
          if (ep->xfer_len == 0U)
 8004f1e:	e005      	b.n	8004f2c <PCD_EP_ISR_Handler+0x5e4>
          }
        }
        /* Double Buffer Iso/bulk IN (bulk transfer Len > Ep_Mps) */
        else
        {
          (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8004f20:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8004f22:	461a      	mov	r2, r3
 8004f24:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004f26:	6878      	ldr	r0, [r7, #4]
 8004f28:	f000 f91b 	bl	8005162 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8004f34:	b29b      	uxth	r3, r3
 8004f36:	b21b      	sxth	r3, r3
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	f6ff ad0a 	blt.w	8004952 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8004f3e:	2300      	movs	r3, #0
}
 8004f40:	4618      	mov	r0, r3
 8004f42:	3738      	adds	r7, #56	; 0x38
 8004f44:	46bd      	mov	sp, r7
 8004f46:	bd80      	pop	{r7, pc}

08004f48 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8004f48:	b580      	push	{r7, lr}
 8004f4a:	b088      	sub	sp, #32
 8004f4c:	af00      	add	r7, sp, #0
 8004f4e:	60f8      	str	r0, [r7, #12]
 8004f50:	60b9      	str	r1, [r7, #8]
 8004f52:	4613      	mov	r3, r2
 8004f54:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8004f56:	88fb      	ldrh	r3, [r7, #6]
 8004f58:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d07e      	beq.n	800505e <HAL_PCD_EP_DB_Receive+0x116>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004f68:	b29b      	uxth	r3, r3
 8004f6a:	461a      	mov	r2, r3
 8004f6c:	68bb      	ldr	r3, [r7, #8]
 8004f6e:	781b      	ldrb	r3, [r3, #0]
 8004f70:	00db      	lsls	r3, r3, #3
 8004f72:	4413      	add	r3, r2
 8004f74:	3302      	adds	r3, #2
 8004f76:	005b      	lsls	r3, r3, #1
 8004f78:	68fa      	ldr	r2, [r7, #12]
 8004f7a:	6812      	ldr	r2, [r2, #0]
 8004f7c:	4413      	add	r3, r2
 8004f7e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004f82:	881b      	ldrh	r3, [r3, #0]
 8004f84:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004f88:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8004f8a:	68bb      	ldr	r3, [r7, #8]
 8004f8c:	699a      	ldr	r2, [r3, #24]
 8004f8e:	8b7b      	ldrh	r3, [r7, #26]
 8004f90:	429a      	cmp	r2, r3
 8004f92:	d306      	bcc.n	8004fa2 <HAL_PCD_EP_DB_Receive+0x5a>
    {
      ep->xfer_len -= count;
 8004f94:	68bb      	ldr	r3, [r7, #8]
 8004f96:	699a      	ldr	r2, [r3, #24]
 8004f98:	8b7b      	ldrh	r3, [r7, #26]
 8004f9a:	1ad2      	subs	r2, r2, r3
 8004f9c:	68bb      	ldr	r3, [r7, #8]
 8004f9e:	619a      	str	r2, [r3, #24]
 8004fa0:	e002      	b.n	8004fa8 <HAL_PCD_EP_DB_Receive+0x60>
    }
    else
    {
      ep->xfer_len = 0U;
 8004fa2:	68bb      	ldr	r3, [r7, #8]
 8004fa4:	2200      	movs	r2, #0
 8004fa6:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8004fa8:	68bb      	ldr	r3, [r7, #8]
 8004faa:	699b      	ldr	r3, [r3, #24]
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d123      	bne.n	8004ff8 <HAL_PCD_EP_DB_Receive+0xb0>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	461a      	mov	r2, r3
 8004fb6:	68bb      	ldr	r3, [r7, #8]
 8004fb8:	781b      	ldrb	r3, [r3, #0]
 8004fba:	009b      	lsls	r3, r3, #2
 8004fbc:	4413      	add	r3, r2
 8004fbe:	881b      	ldrh	r3, [r3, #0]
 8004fc0:	b29b      	uxth	r3, r3
 8004fc2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004fc6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004fca:	833b      	strh	r3, [r7, #24]
 8004fcc:	8b3b      	ldrh	r3, [r7, #24]
 8004fce:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8004fd2:	833b      	strh	r3, [r7, #24]
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	461a      	mov	r2, r3
 8004fda:	68bb      	ldr	r3, [r7, #8]
 8004fdc:	781b      	ldrb	r3, [r3, #0]
 8004fde:	009b      	lsls	r3, r3, #2
 8004fe0:	441a      	add	r2, r3
 8004fe2:	8b3b      	ldrh	r3, [r7, #24]
 8004fe4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004fe8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004fec:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004ff0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004ff4:	b29b      	uxth	r3, r3
 8004ff6:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked sate which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8004ff8:	88fb      	ldrh	r3, [r7, #6]
 8004ffa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d01f      	beq.n	8005042 <HAL_PCD_EP_DB_Receive+0xfa>
    {
      PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	461a      	mov	r2, r3
 8005008:	68bb      	ldr	r3, [r7, #8]
 800500a:	781b      	ldrb	r3, [r3, #0]
 800500c:	009b      	lsls	r3, r3, #2
 800500e:	4413      	add	r3, r2
 8005010:	881b      	ldrh	r3, [r3, #0]
 8005012:	b29b      	uxth	r3, r3
 8005014:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005018:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800501c:	82fb      	strh	r3, [r7, #22]
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	461a      	mov	r2, r3
 8005024:	68bb      	ldr	r3, [r7, #8]
 8005026:	781b      	ldrb	r3, [r3, #0]
 8005028:	009b      	lsls	r3, r3, #2
 800502a:	441a      	add	r2, r3
 800502c:	8afb      	ldrh	r3, [r7, #22]
 800502e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005032:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005036:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800503a:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800503e:	b29b      	uxth	r3, r3
 8005040:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8005042:	8b7b      	ldrh	r3, [r7, #26]
 8005044:	2b00      	cmp	r3, #0
 8005046:	f000 8087 	beq.w	8005158 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	6818      	ldr	r0, [r3, #0]
 800504e:	68bb      	ldr	r3, [r7, #8]
 8005050:	6959      	ldr	r1, [r3, #20]
 8005052:	68bb      	ldr	r3, [r7, #8]
 8005054:	891a      	ldrh	r2, [r3, #8]
 8005056:	8b7b      	ldrh	r3, [r7, #26]
 8005058:	f004 ff67 	bl	8009f2a <USB_ReadPMA>
 800505c:	e07c      	b.n	8005158 <HAL_PCD_EP_DB_Receive+0x210>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005066:	b29b      	uxth	r3, r3
 8005068:	461a      	mov	r2, r3
 800506a:	68bb      	ldr	r3, [r7, #8]
 800506c:	781b      	ldrb	r3, [r3, #0]
 800506e:	00db      	lsls	r3, r3, #3
 8005070:	4413      	add	r3, r2
 8005072:	3306      	adds	r3, #6
 8005074:	005b      	lsls	r3, r3, #1
 8005076:	68fa      	ldr	r2, [r7, #12]
 8005078:	6812      	ldr	r2, [r2, #0]
 800507a:	4413      	add	r3, r2
 800507c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005080:	881b      	ldrh	r3, [r3, #0]
 8005082:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005086:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8005088:	68bb      	ldr	r3, [r7, #8]
 800508a:	699a      	ldr	r2, [r3, #24]
 800508c:	8b7b      	ldrh	r3, [r7, #26]
 800508e:	429a      	cmp	r2, r3
 8005090:	d306      	bcc.n	80050a0 <HAL_PCD_EP_DB_Receive+0x158>
    {
      ep->xfer_len -= count;
 8005092:	68bb      	ldr	r3, [r7, #8]
 8005094:	699a      	ldr	r2, [r3, #24]
 8005096:	8b7b      	ldrh	r3, [r7, #26]
 8005098:	1ad2      	subs	r2, r2, r3
 800509a:	68bb      	ldr	r3, [r7, #8]
 800509c:	619a      	str	r2, [r3, #24]
 800509e:	e002      	b.n	80050a6 <HAL_PCD_EP_DB_Receive+0x15e>
    }
    else
    {
      ep->xfer_len = 0U;
 80050a0:	68bb      	ldr	r3, [r7, #8]
 80050a2:	2200      	movs	r2, #0
 80050a4:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 80050a6:	68bb      	ldr	r3, [r7, #8]
 80050a8:	699b      	ldr	r3, [r3, #24]
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d123      	bne.n	80050f6 <HAL_PCD_EP_DB_Receive+0x1ae>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	461a      	mov	r2, r3
 80050b4:	68bb      	ldr	r3, [r7, #8]
 80050b6:	781b      	ldrb	r3, [r3, #0]
 80050b8:	009b      	lsls	r3, r3, #2
 80050ba:	4413      	add	r3, r2
 80050bc:	881b      	ldrh	r3, [r3, #0]
 80050be:	b29b      	uxth	r3, r3
 80050c0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80050c4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80050c8:	83fb      	strh	r3, [r7, #30]
 80050ca:	8bfb      	ldrh	r3, [r7, #30]
 80050cc:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80050d0:	83fb      	strh	r3, [r7, #30]
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	461a      	mov	r2, r3
 80050d8:	68bb      	ldr	r3, [r7, #8]
 80050da:	781b      	ldrb	r3, [r3, #0]
 80050dc:	009b      	lsls	r3, r3, #2
 80050de:	441a      	add	r2, r3
 80050e0:	8bfb      	ldrh	r3, [r7, #30]
 80050e2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80050e6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80050ea:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80050ee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80050f2:	b29b      	uxth	r3, r3
 80050f4:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 80050f6:	88fb      	ldrh	r3, [r7, #6]
 80050f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d11f      	bne.n	8005140 <HAL_PCD_EP_DB_Receive+0x1f8>
    {
      PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	461a      	mov	r2, r3
 8005106:	68bb      	ldr	r3, [r7, #8]
 8005108:	781b      	ldrb	r3, [r3, #0]
 800510a:	009b      	lsls	r3, r3, #2
 800510c:	4413      	add	r3, r2
 800510e:	881b      	ldrh	r3, [r3, #0]
 8005110:	b29b      	uxth	r3, r3
 8005112:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005116:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800511a:	83bb      	strh	r3, [r7, #28]
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	461a      	mov	r2, r3
 8005122:	68bb      	ldr	r3, [r7, #8]
 8005124:	781b      	ldrb	r3, [r3, #0]
 8005126:	009b      	lsls	r3, r3, #2
 8005128:	441a      	add	r2, r3
 800512a:	8bbb      	ldrh	r3, [r7, #28]
 800512c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005130:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005134:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005138:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800513c:	b29b      	uxth	r3, r3
 800513e:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8005140:	8b7b      	ldrh	r3, [r7, #26]
 8005142:	2b00      	cmp	r3, #0
 8005144:	d008      	beq.n	8005158 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	6818      	ldr	r0, [r3, #0]
 800514a:	68bb      	ldr	r3, [r7, #8]
 800514c:	6959      	ldr	r1, [r3, #20]
 800514e:	68bb      	ldr	r3, [r7, #8]
 8005150:	895a      	ldrh	r2, [r3, #10]
 8005152:	8b7b      	ldrh	r3, [r7, #26]
 8005154:	f004 fee9 	bl	8009f2a <USB_ReadPMA>
    }
  }

  return count;
 8005158:	8b7b      	ldrh	r3, [r7, #26]
}
 800515a:	4618      	mov	r0, r3
 800515c:	3720      	adds	r7, #32
 800515e:	46bd      	mov	sp, r7
 8005160:	bd80      	pop	{r7, pc}

08005162 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8005162:	b580      	push	{r7, lr}
 8005164:	b0a2      	sub	sp, #136	; 0x88
 8005166:	af00      	add	r7, sp, #0
 8005168:	60f8      	str	r0, [r7, #12]
 800516a:	60b9      	str	r1, [r7, #8]
 800516c:	4613      	mov	r3, r2
 800516e:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxByteNbre;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8005170:	88fb      	ldrh	r3, [r7, #6]
 8005172:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005176:	2b00      	cmp	r3, #0
 8005178:	f000 81c7 	beq.w	800550a <HAL_PCD_EP_DB_Transmit+0x3a8>
  {
    /* multi-packet on the NON control IN endpoint */
    TxByteNbre = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005184:	b29b      	uxth	r3, r3
 8005186:	461a      	mov	r2, r3
 8005188:	68bb      	ldr	r3, [r7, #8]
 800518a:	781b      	ldrb	r3, [r3, #0]
 800518c:	00db      	lsls	r3, r3, #3
 800518e:	4413      	add	r3, r2
 8005190:	3302      	adds	r3, #2
 8005192:	005b      	lsls	r3, r3, #1
 8005194:	68fa      	ldr	r2, [r7, #12]
 8005196:	6812      	ldr	r2, [r2, #0]
 8005198:	4413      	add	r3, r2
 800519a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800519e:	881b      	ldrh	r3, [r3, #0]
 80051a0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80051a4:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

    if (ep->xfer_len > TxByteNbre)
 80051a8:	68bb      	ldr	r3, [r7, #8]
 80051aa:	699a      	ldr	r2, [r3, #24]
 80051ac:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80051b0:	429a      	cmp	r2, r3
 80051b2:	d907      	bls.n	80051c4 <HAL_PCD_EP_DB_Transmit+0x62>
    {
      ep->xfer_len -= TxByteNbre;
 80051b4:	68bb      	ldr	r3, [r7, #8]
 80051b6:	699a      	ldr	r2, [r3, #24]
 80051b8:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80051bc:	1ad2      	subs	r2, r2, r3
 80051be:	68bb      	ldr	r3, [r7, #8]
 80051c0:	619a      	str	r2, [r3, #24]
 80051c2:	e002      	b.n	80051ca <HAL_PCD_EP_DB_Transmit+0x68>
    }
    else
    {
      ep->xfer_len = 0U;
 80051c4:	68bb      	ldr	r3, [r7, #8]
 80051c6:	2200      	movs	r2, #0
 80051c8:	619a      	str	r2, [r3, #24]
    }
    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 80051ca:	68bb      	ldr	r3, [r7, #8]
 80051cc:	699b      	ldr	r3, [r3, #24]
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	f040 80b9 	bne.w	8005346 <HAL_PCD_EP_DB_Transmit+0x1e4>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80051d4:	68bb      	ldr	r3, [r7, #8]
 80051d6:	785b      	ldrb	r3, [r3, #1]
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d126      	bne.n	800522a <HAL_PCD_EP_DB_Transmit+0xc8>
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	62bb      	str	r3, [r7, #40]	; 0x28
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80051ea:	b29b      	uxth	r3, r3
 80051ec:	461a      	mov	r2, r3
 80051ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051f0:	4413      	add	r3, r2
 80051f2:	62bb      	str	r3, [r7, #40]	; 0x28
 80051f4:	68bb      	ldr	r3, [r7, #8]
 80051f6:	781b      	ldrb	r3, [r3, #0]
 80051f8:	011a      	lsls	r2, r3, #4
 80051fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051fc:	4413      	add	r3, r2
 80051fe:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8005202:	627b      	str	r3, [r7, #36]	; 0x24
 8005204:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005206:	881b      	ldrh	r3, [r3, #0]
 8005208:	b29b      	uxth	r3, r3
 800520a:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800520e:	b29a      	uxth	r2, r3
 8005210:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005212:	801a      	strh	r2, [r3, #0]
 8005214:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005216:	881b      	ldrh	r3, [r3, #0]
 8005218:	b29b      	uxth	r3, r3
 800521a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800521e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005222:	b29a      	uxth	r2, r3
 8005224:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005226:	801a      	strh	r2, [r3, #0]
 8005228:	e01a      	b.n	8005260 <HAL_PCD_EP_DB_Transmit+0xfe>
 800522a:	68bb      	ldr	r3, [r7, #8]
 800522c:	785b      	ldrb	r3, [r3, #1]
 800522e:	2b01      	cmp	r3, #1
 8005230:	d116      	bne.n	8005260 <HAL_PCD_EP_DB_Transmit+0xfe>
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	633b      	str	r3, [r7, #48]	; 0x30
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005240:	b29b      	uxth	r3, r3
 8005242:	461a      	mov	r2, r3
 8005244:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005246:	4413      	add	r3, r2
 8005248:	633b      	str	r3, [r7, #48]	; 0x30
 800524a:	68bb      	ldr	r3, [r7, #8]
 800524c:	781b      	ldrb	r3, [r3, #0]
 800524e:	011a      	lsls	r2, r3, #4
 8005250:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005252:	4413      	add	r3, r2
 8005254:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8005258:	62fb      	str	r3, [r7, #44]	; 0x2c
 800525a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800525c:	2200      	movs	r2, #0
 800525e:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	623b      	str	r3, [r7, #32]
 8005266:	68bb      	ldr	r3, [r7, #8]
 8005268:	785b      	ldrb	r3, [r3, #1]
 800526a:	2b00      	cmp	r3, #0
 800526c:	d126      	bne.n	80052bc <HAL_PCD_EP_DB_Transmit+0x15a>
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	61bb      	str	r3, [r7, #24]
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800527c:	b29b      	uxth	r3, r3
 800527e:	461a      	mov	r2, r3
 8005280:	69bb      	ldr	r3, [r7, #24]
 8005282:	4413      	add	r3, r2
 8005284:	61bb      	str	r3, [r7, #24]
 8005286:	68bb      	ldr	r3, [r7, #8]
 8005288:	781b      	ldrb	r3, [r3, #0]
 800528a:	011a      	lsls	r2, r3, #4
 800528c:	69bb      	ldr	r3, [r7, #24]
 800528e:	4413      	add	r3, r2
 8005290:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8005294:	617b      	str	r3, [r7, #20]
 8005296:	697b      	ldr	r3, [r7, #20]
 8005298:	881b      	ldrh	r3, [r3, #0]
 800529a:	b29b      	uxth	r3, r3
 800529c:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80052a0:	b29a      	uxth	r2, r3
 80052a2:	697b      	ldr	r3, [r7, #20]
 80052a4:	801a      	strh	r2, [r3, #0]
 80052a6:	697b      	ldr	r3, [r7, #20]
 80052a8:	881b      	ldrh	r3, [r3, #0]
 80052aa:	b29b      	uxth	r3, r3
 80052ac:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80052b0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80052b4:	b29a      	uxth	r2, r3
 80052b6:	697b      	ldr	r3, [r7, #20]
 80052b8:	801a      	strh	r2, [r3, #0]
 80052ba:	e017      	b.n	80052ec <HAL_PCD_EP_DB_Transmit+0x18a>
 80052bc:	68bb      	ldr	r3, [r7, #8]
 80052be:	785b      	ldrb	r3, [r3, #1]
 80052c0:	2b01      	cmp	r3, #1
 80052c2:	d113      	bne.n	80052ec <HAL_PCD_EP_DB_Transmit+0x18a>
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80052cc:	b29b      	uxth	r3, r3
 80052ce:	461a      	mov	r2, r3
 80052d0:	6a3b      	ldr	r3, [r7, #32]
 80052d2:	4413      	add	r3, r2
 80052d4:	623b      	str	r3, [r7, #32]
 80052d6:	68bb      	ldr	r3, [r7, #8]
 80052d8:	781b      	ldrb	r3, [r3, #0]
 80052da:	011a      	lsls	r2, r3, #4
 80052dc:	6a3b      	ldr	r3, [r7, #32]
 80052de:	4413      	add	r3, r2
 80052e0:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80052e4:	61fb      	str	r3, [r7, #28]
 80052e6:	69fb      	ldr	r3, [r7, #28]
 80052e8:	2200      	movs	r2, #0
 80052ea:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80052ec:	68bb      	ldr	r3, [r7, #8]
 80052ee:	781b      	ldrb	r3, [r3, #0]
 80052f0:	4619      	mov	r1, r3
 80052f2:	68f8      	ldr	r0, [r7, #12]
 80052f4:	f006 fc23 	bl	800bb3e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80052f8:	88fb      	ldrh	r3, [r7, #6]
 80052fa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80052fe:	2b00      	cmp	r3, #0
 8005300:	f000 82d4 	beq.w	80058ac <HAL_PCD_EP_DB_Transmit+0x74a>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	461a      	mov	r2, r3
 800530a:	68bb      	ldr	r3, [r7, #8]
 800530c:	781b      	ldrb	r3, [r3, #0]
 800530e:	009b      	lsls	r3, r3, #2
 8005310:	4413      	add	r3, r2
 8005312:	881b      	ldrh	r3, [r3, #0]
 8005314:	b29b      	uxth	r3, r3
 8005316:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800531a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800531e:	827b      	strh	r3, [r7, #18]
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	461a      	mov	r2, r3
 8005326:	68bb      	ldr	r3, [r7, #8]
 8005328:	781b      	ldrb	r3, [r3, #0]
 800532a:	009b      	lsls	r3, r3, #2
 800532c:	441a      	add	r2, r3
 800532e:	8a7b      	ldrh	r3, [r7, #18]
 8005330:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005334:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005338:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800533c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005340:	b29b      	uxth	r3, r3
 8005342:	8013      	strh	r3, [r2, #0]
 8005344:	e2b2      	b.n	80058ac <HAL_PCD_EP_DB_Transmit+0x74a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8005346:	88fb      	ldrh	r3, [r7, #6]
 8005348:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800534c:	2b00      	cmp	r3, #0
 800534e:	d021      	beq.n	8005394 <HAL_PCD_EP_DB_Transmit+0x232>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	461a      	mov	r2, r3
 8005356:	68bb      	ldr	r3, [r7, #8]
 8005358:	781b      	ldrb	r3, [r3, #0]
 800535a:	009b      	lsls	r3, r3, #2
 800535c:	4413      	add	r3, r2
 800535e:	881b      	ldrh	r3, [r3, #0]
 8005360:	b29b      	uxth	r3, r3
 8005362:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005366:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800536a:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	461a      	mov	r2, r3
 8005374:	68bb      	ldr	r3, [r7, #8]
 8005376:	781b      	ldrb	r3, [r3, #0]
 8005378:	009b      	lsls	r3, r3, #2
 800537a:	441a      	add	r2, r3
 800537c:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8005380:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005384:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005388:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800538c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005390:	b29b      	uxth	r3, r3
 8005392:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8005394:	68bb      	ldr	r3, [r7, #8]
 8005396:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800539a:	2b01      	cmp	r3, #1
 800539c:	f040 8286 	bne.w	80058ac <HAL_PCD_EP_DB_Transmit+0x74a>
      {
        ep->xfer_buff += TxByteNbre;
 80053a0:	68bb      	ldr	r3, [r7, #8]
 80053a2:	695a      	ldr	r2, [r3, #20]
 80053a4:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80053a8:	441a      	add	r2, r3
 80053aa:	68bb      	ldr	r3, [r7, #8]
 80053ac:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxByteNbre;
 80053ae:	68bb      	ldr	r3, [r7, #8]
 80053b0:	69da      	ldr	r2, [r3, #28]
 80053b2:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80053b6:	441a      	add	r2, r3
 80053b8:	68bb      	ldr	r3, [r7, #8]
 80053ba:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 80053bc:	68bb      	ldr	r3, [r7, #8]
 80053be:	6a1a      	ldr	r2, [r3, #32]
 80053c0:	68bb      	ldr	r3, [r7, #8]
 80053c2:	691b      	ldr	r3, [r3, #16]
 80053c4:	429a      	cmp	r2, r3
 80053c6:	d309      	bcc.n	80053dc <HAL_PCD_EP_DB_Transmit+0x27a>
        {
          len = ep->maxpacket;
 80053c8:	68bb      	ldr	r3, [r7, #8]
 80053ca:	691b      	ldr	r3, [r3, #16]
 80053cc:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db -= len;
 80053ce:	68bb      	ldr	r3, [r7, #8]
 80053d0:	6a1a      	ldr	r2, [r3, #32]
 80053d2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80053d4:	1ad2      	subs	r2, r2, r3
 80053d6:	68bb      	ldr	r3, [r7, #8]
 80053d8:	621a      	str	r2, [r3, #32]
 80053da:	e015      	b.n	8005408 <HAL_PCD_EP_DB_Transmit+0x2a6>
        }
        else if (ep->xfer_len_db == 0U)
 80053dc:	68bb      	ldr	r3, [r7, #8]
 80053de:	6a1b      	ldr	r3, [r3, #32]
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d107      	bne.n	80053f4 <HAL_PCD_EP_DB_Transmit+0x292>
        {
          len = TxByteNbre;
 80053e4:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80053e8:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_fill_db = 0U;
 80053ea:	68bb      	ldr	r3, [r7, #8]
 80053ec:	2200      	movs	r2, #0
 80053ee:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 80053f2:	e009      	b.n	8005408 <HAL_PCD_EP_DB_Transmit+0x2a6>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 80053f4:	68bb      	ldr	r3, [r7, #8]
 80053f6:	2200      	movs	r2, #0
 80053f8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          len = ep->xfer_len_db;
 80053fc:	68bb      	ldr	r3, [r7, #8]
 80053fe:	6a1b      	ldr	r3, [r3, #32]
 8005400:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db = 0U;
 8005402:	68bb      	ldr	r3, [r7, #8]
 8005404:	2200      	movs	r2, #0
 8005406:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8005408:	68bb      	ldr	r3, [r7, #8]
 800540a:	785b      	ldrb	r3, [r3, #1]
 800540c:	2b00      	cmp	r3, #0
 800540e:	d155      	bne.n	80054bc <HAL_PCD_EP_DB_Transmit+0x35a>
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	63bb      	str	r3, [r7, #56]	; 0x38
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800541e:	b29b      	uxth	r3, r3
 8005420:	461a      	mov	r2, r3
 8005422:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005424:	4413      	add	r3, r2
 8005426:	63bb      	str	r3, [r7, #56]	; 0x38
 8005428:	68bb      	ldr	r3, [r7, #8]
 800542a:	781b      	ldrb	r3, [r3, #0]
 800542c:	011a      	lsls	r2, r3, #4
 800542e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005430:	4413      	add	r3, r2
 8005432:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8005436:	637b      	str	r3, [r7, #52]	; 0x34
 8005438:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800543a:	2b00      	cmp	r3, #0
 800543c:	d112      	bne.n	8005464 <HAL_PCD_EP_DB_Transmit+0x302>
 800543e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005440:	881b      	ldrh	r3, [r3, #0]
 8005442:	b29b      	uxth	r3, r3
 8005444:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8005448:	b29a      	uxth	r2, r3
 800544a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800544c:	801a      	strh	r2, [r3, #0]
 800544e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005450:	881b      	ldrh	r3, [r3, #0]
 8005452:	b29b      	uxth	r3, r3
 8005454:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005458:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800545c:	b29a      	uxth	r2, r3
 800545e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005460:	801a      	strh	r2, [r3, #0]
 8005462:	e047      	b.n	80054f4 <HAL_PCD_EP_DB_Transmit+0x392>
 8005464:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005466:	2b3e      	cmp	r3, #62	; 0x3e
 8005468:	d811      	bhi.n	800548e <HAL_PCD_EP_DB_Transmit+0x32c>
 800546a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800546c:	085b      	lsrs	r3, r3, #1
 800546e:	64bb      	str	r3, [r7, #72]	; 0x48
 8005470:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005472:	f003 0301 	and.w	r3, r3, #1
 8005476:	2b00      	cmp	r3, #0
 8005478:	d002      	beq.n	8005480 <HAL_PCD_EP_DB_Transmit+0x31e>
 800547a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800547c:	3301      	adds	r3, #1
 800547e:	64bb      	str	r3, [r7, #72]	; 0x48
 8005480:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005482:	b29b      	uxth	r3, r3
 8005484:	029b      	lsls	r3, r3, #10
 8005486:	b29a      	uxth	r2, r3
 8005488:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800548a:	801a      	strh	r2, [r3, #0]
 800548c:	e032      	b.n	80054f4 <HAL_PCD_EP_DB_Transmit+0x392>
 800548e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005490:	095b      	lsrs	r3, r3, #5
 8005492:	64bb      	str	r3, [r7, #72]	; 0x48
 8005494:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005496:	f003 031f 	and.w	r3, r3, #31
 800549a:	2b00      	cmp	r3, #0
 800549c:	d102      	bne.n	80054a4 <HAL_PCD_EP_DB_Transmit+0x342>
 800549e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80054a0:	3b01      	subs	r3, #1
 80054a2:	64bb      	str	r3, [r7, #72]	; 0x48
 80054a4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80054a6:	b29b      	uxth	r3, r3
 80054a8:	029b      	lsls	r3, r3, #10
 80054aa:	b29b      	uxth	r3, r3
 80054ac:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80054b0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80054b4:	b29a      	uxth	r2, r3
 80054b6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80054b8:	801a      	strh	r2, [r3, #0]
 80054ba:	e01b      	b.n	80054f4 <HAL_PCD_EP_DB_Transmit+0x392>
 80054bc:	68bb      	ldr	r3, [r7, #8]
 80054be:	785b      	ldrb	r3, [r3, #1]
 80054c0:	2b01      	cmp	r3, #1
 80054c2:	d117      	bne.n	80054f4 <HAL_PCD_EP_DB_Transmit+0x392>
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	643b      	str	r3, [r7, #64]	; 0x40
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80054d2:	b29b      	uxth	r3, r3
 80054d4:	461a      	mov	r2, r3
 80054d6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80054d8:	4413      	add	r3, r2
 80054da:	643b      	str	r3, [r7, #64]	; 0x40
 80054dc:	68bb      	ldr	r3, [r7, #8]
 80054de:	781b      	ldrb	r3, [r3, #0]
 80054e0:	011a      	lsls	r2, r3, #4
 80054e2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80054e4:	4413      	add	r3, r2
 80054e6:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80054ea:	63fb      	str	r3, [r7, #60]	; 0x3c
 80054ec:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80054ee:	b29a      	uxth	r2, r3
 80054f0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80054f2:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	6818      	ldr	r0, [r3, #0]
 80054f8:	68bb      	ldr	r3, [r7, #8]
 80054fa:	6959      	ldr	r1, [r3, #20]
 80054fc:	68bb      	ldr	r3, [r7, #8]
 80054fe:	891a      	ldrh	r2, [r3, #8]
 8005500:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005502:	b29b      	uxth	r3, r3
 8005504:	f004 fccc 	bl	8009ea0 <USB_WritePMA>
 8005508:	e1d0      	b.n	80058ac <HAL_PCD_EP_DB_Transmit+0x74a>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxByteNbre = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005512:	b29b      	uxth	r3, r3
 8005514:	461a      	mov	r2, r3
 8005516:	68bb      	ldr	r3, [r7, #8]
 8005518:	781b      	ldrb	r3, [r3, #0]
 800551a:	00db      	lsls	r3, r3, #3
 800551c:	4413      	add	r3, r2
 800551e:	3306      	adds	r3, #6
 8005520:	005b      	lsls	r3, r3, #1
 8005522:	68fa      	ldr	r2, [r7, #12]
 8005524:	6812      	ldr	r2, [r2, #0]
 8005526:	4413      	add	r3, r2
 8005528:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800552c:	881b      	ldrh	r3, [r3, #0]
 800552e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005532:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

    if (ep->xfer_len >= TxByteNbre)
 8005536:	68bb      	ldr	r3, [r7, #8]
 8005538:	699a      	ldr	r2, [r3, #24]
 800553a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800553e:	429a      	cmp	r2, r3
 8005540:	d307      	bcc.n	8005552 <HAL_PCD_EP_DB_Transmit+0x3f0>
    {
      ep->xfer_len -= TxByteNbre;
 8005542:	68bb      	ldr	r3, [r7, #8]
 8005544:	699a      	ldr	r2, [r3, #24]
 8005546:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800554a:	1ad2      	subs	r2, r2, r3
 800554c:	68bb      	ldr	r3, [r7, #8]
 800554e:	619a      	str	r2, [r3, #24]
 8005550:	e002      	b.n	8005558 <HAL_PCD_EP_DB_Transmit+0x3f6>
    }
    else
    {
      ep->xfer_len = 0U;
 8005552:	68bb      	ldr	r3, [r7, #8]
 8005554:	2200      	movs	r2, #0
 8005556:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8005558:	68bb      	ldr	r3, [r7, #8]
 800555a:	699b      	ldr	r3, [r3, #24]
 800555c:	2b00      	cmp	r3, #0
 800555e:	f040 80c4 	bne.w	80056ea <HAL_PCD_EP_DB_Transmit+0x588>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8005562:	68bb      	ldr	r3, [r7, #8]
 8005564:	785b      	ldrb	r3, [r3, #1]
 8005566:	2b00      	cmp	r3, #0
 8005568:	d126      	bne.n	80055b8 <HAL_PCD_EP_DB_Transmit+0x456>
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005578:	b29b      	uxth	r3, r3
 800557a:	461a      	mov	r2, r3
 800557c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800557e:	4413      	add	r3, r2
 8005580:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005582:	68bb      	ldr	r3, [r7, #8]
 8005584:	781b      	ldrb	r3, [r3, #0]
 8005586:	011a      	lsls	r2, r3, #4
 8005588:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800558a:	4413      	add	r3, r2
 800558c:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8005590:	66bb      	str	r3, [r7, #104]	; 0x68
 8005592:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005594:	881b      	ldrh	r3, [r3, #0]
 8005596:	b29b      	uxth	r3, r3
 8005598:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800559c:	b29a      	uxth	r2, r3
 800559e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80055a0:	801a      	strh	r2, [r3, #0]
 80055a2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80055a4:	881b      	ldrh	r3, [r3, #0]
 80055a6:	b29b      	uxth	r3, r3
 80055a8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80055ac:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80055b0:	b29a      	uxth	r2, r3
 80055b2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80055b4:	801a      	strh	r2, [r3, #0]
 80055b6:	e01a      	b.n	80055ee <HAL_PCD_EP_DB_Transmit+0x48c>
 80055b8:	68bb      	ldr	r3, [r7, #8]
 80055ba:	785b      	ldrb	r3, [r3, #1]
 80055bc:	2b01      	cmp	r3, #1
 80055be:	d116      	bne.n	80055ee <HAL_PCD_EP_DB_Transmit+0x48c>
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	677b      	str	r3, [r7, #116]	; 0x74
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80055ce:	b29b      	uxth	r3, r3
 80055d0:	461a      	mov	r2, r3
 80055d2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80055d4:	4413      	add	r3, r2
 80055d6:	677b      	str	r3, [r7, #116]	; 0x74
 80055d8:	68bb      	ldr	r3, [r7, #8]
 80055da:	781b      	ldrb	r3, [r3, #0]
 80055dc:	011a      	lsls	r2, r3, #4
 80055de:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80055e0:	4413      	add	r3, r2
 80055e2:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80055e6:	673b      	str	r3, [r7, #112]	; 0x70
 80055e8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80055ea:	2200      	movs	r2, #0
 80055ec:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	67bb      	str	r3, [r7, #120]	; 0x78
 80055f4:	68bb      	ldr	r3, [r7, #8]
 80055f6:	785b      	ldrb	r3, [r3, #1]
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d12f      	bne.n	800565c <HAL_PCD_EP_DB_Transmit+0x4fa>
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800560c:	b29b      	uxth	r3, r3
 800560e:	461a      	mov	r2, r3
 8005610:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8005614:	4413      	add	r3, r2
 8005616:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800561a:	68bb      	ldr	r3, [r7, #8]
 800561c:	781b      	ldrb	r3, [r3, #0]
 800561e:	011a      	lsls	r2, r3, #4
 8005620:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8005624:	4413      	add	r3, r2
 8005626:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800562a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800562e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005632:	881b      	ldrh	r3, [r3, #0]
 8005634:	b29b      	uxth	r3, r3
 8005636:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800563a:	b29a      	uxth	r2, r3
 800563c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005640:	801a      	strh	r2, [r3, #0]
 8005642:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005646:	881b      	ldrh	r3, [r3, #0]
 8005648:	b29b      	uxth	r3, r3
 800564a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800564e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005652:	b29a      	uxth	r2, r3
 8005654:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005658:	801a      	strh	r2, [r3, #0]
 800565a:	e017      	b.n	800568c <HAL_PCD_EP_DB_Transmit+0x52a>
 800565c:	68bb      	ldr	r3, [r7, #8]
 800565e:	785b      	ldrb	r3, [r3, #1]
 8005660:	2b01      	cmp	r3, #1
 8005662:	d113      	bne.n	800568c <HAL_PCD_EP_DB_Transmit+0x52a>
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800566c:	b29b      	uxth	r3, r3
 800566e:	461a      	mov	r2, r3
 8005670:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005672:	4413      	add	r3, r2
 8005674:	67bb      	str	r3, [r7, #120]	; 0x78
 8005676:	68bb      	ldr	r3, [r7, #8]
 8005678:	781b      	ldrb	r3, [r3, #0]
 800567a:	011a      	lsls	r2, r3, #4
 800567c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800567e:	4413      	add	r3, r2
 8005680:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8005684:	67fb      	str	r3, [r7, #124]	; 0x7c
 8005686:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8005688:	2200      	movs	r2, #0
 800568a:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800568c:	68bb      	ldr	r3, [r7, #8]
 800568e:	781b      	ldrb	r3, [r3, #0]
 8005690:	4619      	mov	r1, r3
 8005692:	68f8      	ldr	r0, [r7, #12]
 8005694:	f006 fa53 	bl	800bb3e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8005698:	88fb      	ldrh	r3, [r7, #6]
 800569a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800569e:	2b00      	cmp	r3, #0
 80056a0:	f040 8104 	bne.w	80058ac <HAL_PCD_EP_DB_Transmit+0x74a>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	461a      	mov	r2, r3
 80056aa:	68bb      	ldr	r3, [r7, #8]
 80056ac:	781b      	ldrb	r3, [r3, #0]
 80056ae:	009b      	lsls	r3, r3, #2
 80056b0:	4413      	add	r3, r2
 80056b2:	881b      	ldrh	r3, [r3, #0]
 80056b4:	b29b      	uxth	r3, r3
 80056b6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80056ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80056be:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	461a      	mov	r2, r3
 80056c8:	68bb      	ldr	r3, [r7, #8]
 80056ca:	781b      	ldrb	r3, [r3, #0]
 80056cc:	009b      	lsls	r3, r3, #2
 80056ce:	441a      	add	r2, r3
 80056d0:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 80056d4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80056d8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80056dc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80056e0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80056e4:	b29b      	uxth	r3, r3
 80056e6:	8013      	strh	r3, [r2, #0]
 80056e8:	e0e0      	b.n	80058ac <HAL_PCD_EP_DB_Transmit+0x74a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80056ea:	88fb      	ldrh	r3, [r7, #6]
 80056ec:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d121      	bne.n	8005738 <HAL_PCD_EP_DB_Transmit+0x5d6>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	461a      	mov	r2, r3
 80056fa:	68bb      	ldr	r3, [r7, #8]
 80056fc:	781b      	ldrb	r3, [r3, #0]
 80056fe:	009b      	lsls	r3, r3, #2
 8005700:	4413      	add	r3, r2
 8005702:	881b      	ldrh	r3, [r3, #0]
 8005704:	b29b      	uxth	r3, r3
 8005706:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800570a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800570e:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	461a      	mov	r2, r3
 8005718:	68bb      	ldr	r3, [r7, #8]
 800571a:	781b      	ldrb	r3, [r3, #0]
 800571c:	009b      	lsls	r3, r3, #2
 800571e:	441a      	add	r2, r3
 8005720:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8005724:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005728:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800572c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005730:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005734:	b29b      	uxth	r3, r3
 8005736:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8005738:	68bb      	ldr	r3, [r7, #8]
 800573a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800573e:	2b01      	cmp	r3, #1
 8005740:	f040 80b4 	bne.w	80058ac <HAL_PCD_EP_DB_Transmit+0x74a>
      {
        ep->xfer_buff += TxByteNbre;
 8005744:	68bb      	ldr	r3, [r7, #8]
 8005746:	695a      	ldr	r2, [r3, #20]
 8005748:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800574c:	441a      	add	r2, r3
 800574e:	68bb      	ldr	r3, [r7, #8]
 8005750:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxByteNbre;
 8005752:	68bb      	ldr	r3, [r7, #8]
 8005754:	69da      	ldr	r2, [r3, #28]
 8005756:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800575a:	441a      	add	r2, r3
 800575c:	68bb      	ldr	r3, [r7, #8]
 800575e:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8005760:	68bb      	ldr	r3, [r7, #8]
 8005762:	6a1a      	ldr	r2, [r3, #32]
 8005764:	68bb      	ldr	r3, [r7, #8]
 8005766:	691b      	ldr	r3, [r3, #16]
 8005768:	429a      	cmp	r2, r3
 800576a:	d309      	bcc.n	8005780 <HAL_PCD_EP_DB_Transmit+0x61e>
        {
          len = ep->maxpacket;
 800576c:	68bb      	ldr	r3, [r7, #8]
 800576e:	691b      	ldr	r3, [r3, #16]
 8005770:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db -= len;
 8005772:	68bb      	ldr	r3, [r7, #8]
 8005774:	6a1a      	ldr	r2, [r3, #32]
 8005776:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005778:	1ad2      	subs	r2, r2, r3
 800577a:	68bb      	ldr	r3, [r7, #8]
 800577c:	621a      	str	r2, [r3, #32]
 800577e:	e015      	b.n	80057ac <HAL_PCD_EP_DB_Transmit+0x64a>
        }
        else if (ep->xfer_len_db == 0U)
 8005780:	68bb      	ldr	r3, [r7, #8]
 8005782:	6a1b      	ldr	r3, [r3, #32]
 8005784:	2b00      	cmp	r3, #0
 8005786:	d107      	bne.n	8005798 <HAL_PCD_EP_DB_Transmit+0x636>
        {
          len = TxByteNbre;
 8005788:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800578c:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_fill_db = 0U;
 800578e:	68bb      	ldr	r3, [r7, #8]
 8005790:	2200      	movs	r2, #0
 8005792:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8005796:	e009      	b.n	80057ac <HAL_PCD_EP_DB_Transmit+0x64a>
        }
        else
        {
          len = ep->xfer_len_db;
 8005798:	68bb      	ldr	r3, [r7, #8]
 800579a:	6a1b      	ldr	r3, [r3, #32]
 800579c:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db = 0U;
 800579e:	68bb      	ldr	r3, [r7, #8]
 80057a0:	2200      	movs	r2, #0
 80057a2:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 80057a4:	68bb      	ldr	r3, [r7, #8]
 80057a6:	2200      	movs	r2, #0
 80057a8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	667b      	str	r3, [r7, #100]	; 0x64
 80057b2:	68bb      	ldr	r3, [r7, #8]
 80057b4:	785b      	ldrb	r3, [r3, #1]
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d155      	bne.n	8005866 <HAL_PCD_EP_DB_Transmit+0x704>
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	65fb      	str	r3, [r7, #92]	; 0x5c
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80057c8:	b29b      	uxth	r3, r3
 80057ca:	461a      	mov	r2, r3
 80057cc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80057ce:	4413      	add	r3, r2
 80057d0:	65fb      	str	r3, [r7, #92]	; 0x5c
 80057d2:	68bb      	ldr	r3, [r7, #8]
 80057d4:	781b      	ldrb	r3, [r3, #0]
 80057d6:	011a      	lsls	r2, r3, #4
 80057d8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80057da:	4413      	add	r3, r2
 80057dc:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80057e0:	65bb      	str	r3, [r7, #88]	; 0x58
 80057e2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d112      	bne.n	800580e <HAL_PCD_EP_DB_Transmit+0x6ac>
 80057e8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80057ea:	881b      	ldrh	r3, [r3, #0]
 80057ec:	b29b      	uxth	r3, r3
 80057ee:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80057f2:	b29a      	uxth	r2, r3
 80057f4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80057f6:	801a      	strh	r2, [r3, #0]
 80057f8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80057fa:	881b      	ldrh	r3, [r3, #0]
 80057fc:	b29b      	uxth	r3, r3
 80057fe:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005802:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005806:	b29a      	uxth	r2, r3
 8005808:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800580a:	801a      	strh	r2, [r3, #0]
 800580c:	e044      	b.n	8005898 <HAL_PCD_EP_DB_Transmit+0x736>
 800580e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005810:	2b3e      	cmp	r3, #62	; 0x3e
 8005812:	d811      	bhi.n	8005838 <HAL_PCD_EP_DB_Transmit+0x6d6>
 8005814:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005816:	085b      	lsrs	r3, r3, #1
 8005818:	657b      	str	r3, [r7, #84]	; 0x54
 800581a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800581c:	f003 0301 	and.w	r3, r3, #1
 8005820:	2b00      	cmp	r3, #0
 8005822:	d002      	beq.n	800582a <HAL_PCD_EP_DB_Transmit+0x6c8>
 8005824:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005826:	3301      	adds	r3, #1
 8005828:	657b      	str	r3, [r7, #84]	; 0x54
 800582a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800582c:	b29b      	uxth	r3, r3
 800582e:	029b      	lsls	r3, r3, #10
 8005830:	b29a      	uxth	r2, r3
 8005832:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005834:	801a      	strh	r2, [r3, #0]
 8005836:	e02f      	b.n	8005898 <HAL_PCD_EP_DB_Transmit+0x736>
 8005838:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800583a:	095b      	lsrs	r3, r3, #5
 800583c:	657b      	str	r3, [r7, #84]	; 0x54
 800583e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005840:	f003 031f 	and.w	r3, r3, #31
 8005844:	2b00      	cmp	r3, #0
 8005846:	d102      	bne.n	800584e <HAL_PCD_EP_DB_Transmit+0x6ec>
 8005848:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800584a:	3b01      	subs	r3, #1
 800584c:	657b      	str	r3, [r7, #84]	; 0x54
 800584e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005850:	b29b      	uxth	r3, r3
 8005852:	029b      	lsls	r3, r3, #10
 8005854:	b29b      	uxth	r3, r3
 8005856:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800585a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800585e:	b29a      	uxth	r2, r3
 8005860:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005862:	801a      	strh	r2, [r3, #0]
 8005864:	e018      	b.n	8005898 <HAL_PCD_EP_DB_Transmit+0x736>
 8005866:	68bb      	ldr	r3, [r7, #8]
 8005868:	785b      	ldrb	r3, [r3, #1]
 800586a:	2b01      	cmp	r3, #1
 800586c:	d114      	bne.n	8005898 <HAL_PCD_EP_DB_Transmit+0x736>
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005876:	b29b      	uxth	r3, r3
 8005878:	461a      	mov	r2, r3
 800587a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800587c:	4413      	add	r3, r2
 800587e:	667b      	str	r3, [r7, #100]	; 0x64
 8005880:	68bb      	ldr	r3, [r7, #8]
 8005882:	781b      	ldrb	r3, [r3, #0]
 8005884:	011a      	lsls	r2, r3, #4
 8005886:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005888:	4413      	add	r3, r2
 800588a:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800588e:	663b      	str	r3, [r7, #96]	; 0x60
 8005890:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005892:	b29a      	uxth	r2, r3
 8005894:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005896:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	6818      	ldr	r0, [r3, #0]
 800589c:	68bb      	ldr	r3, [r7, #8]
 800589e:	6959      	ldr	r1, [r3, #20]
 80058a0:	68bb      	ldr	r3, [r7, #8]
 80058a2:	895a      	ldrh	r2, [r3, #10]
 80058a4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80058a6:	b29b      	uxth	r3, r3
 80058a8:	f004 fafa 	bl	8009ea0 <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	461a      	mov	r2, r3
 80058b2:	68bb      	ldr	r3, [r7, #8]
 80058b4:	781b      	ldrb	r3, [r3, #0]
 80058b6:	009b      	lsls	r3, r3, #2
 80058b8:	4413      	add	r3, r2
 80058ba:	881b      	ldrh	r3, [r3, #0]
 80058bc:	b29b      	uxth	r3, r3
 80058be:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80058c2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80058c6:	823b      	strh	r3, [r7, #16]
 80058c8:	8a3b      	ldrh	r3, [r7, #16]
 80058ca:	f083 0310 	eor.w	r3, r3, #16
 80058ce:	823b      	strh	r3, [r7, #16]
 80058d0:	8a3b      	ldrh	r3, [r7, #16]
 80058d2:	f083 0320 	eor.w	r3, r3, #32
 80058d6:	823b      	strh	r3, [r7, #16]
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	461a      	mov	r2, r3
 80058de:	68bb      	ldr	r3, [r7, #8]
 80058e0:	781b      	ldrb	r3, [r3, #0]
 80058e2:	009b      	lsls	r3, r3, #2
 80058e4:	441a      	add	r2, r3
 80058e6:	8a3b      	ldrh	r3, [r7, #16]
 80058e8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80058ec:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80058f0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80058f4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80058f8:	b29b      	uxth	r3, r3
 80058fa:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 80058fc:	2300      	movs	r3, #0
}
 80058fe:	4618      	mov	r0, r3
 8005900:	3788      	adds	r7, #136	; 0x88
 8005902:	46bd      	mov	sp, r7
 8005904:	bd80      	pop	{r7, pc}

08005906 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8005906:	b480      	push	{r7}
 8005908:	b087      	sub	sp, #28
 800590a:	af00      	add	r7, sp, #0
 800590c:	60f8      	str	r0, [r7, #12]
 800590e:	607b      	str	r3, [r7, #4]
 8005910:	460b      	mov	r3, r1
 8005912:	817b      	strh	r3, [r7, #10]
 8005914:	4613      	mov	r3, r2
 8005916:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8005918:	897b      	ldrh	r3, [r7, #10]
 800591a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800591e:	b29b      	uxth	r3, r3
 8005920:	2b00      	cmp	r3, #0
 8005922:	d00b      	beq.n	800593c <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005924:	897b      	ldrh	r3, [r7, #10]
 8005926:	f003 0307 	and.w	r3, r3, #7
 800592a:	1c5a      	adds	r2, r3, #1
 800592c:	4613      	mov	r3, r2
 800592e:	009b      	lsls	r3, r3, #2
 8005930:	4413      	add	r3, r2
 8005932:	00db      	lsls	r3, r3, #3
 8005934:	68fa      	ldr	r2, [r7, #12]
 8005936:	4413      	add	r3, r2
 8005938:	617b      	str	r3, [r7, #20]
 800593a:	e009      	b.n	8005950 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800593c:	897a      	ldrh	r2, [r7, #10]
 800593e:	4613      	mov	r3, r2
 8005940:	009b      	lsls	r3, r3, #2
 8005942:	4413      	add	r3, r2
 8005944:	00db      	lsls	r3, r3, #3
 8005946:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800594a:	68fa      	ldr	r2, [r7, #12]
 800594c:	4413      	add	r3, r2
 800594e:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8005950:	893b      	ldrh	r3, [r7, #8]
 8005952:	2b00      	cmp	r3, #0
 8005954:	d107      	bne.n	8005966 <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8005956:	697b      	ldr	r3, [r7, #20]
 8005958:	2200      	movs	r2, #0
 800595a:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	b29a      	uxth	r2, r3
 8005960:	697b      	ldr	r3, [r7, #20]
 8005962:	80da      	strh	r2, [r3, #6]
 8005964:	e00b      	b.n	800597e <HAL_PCDEx_PMAConfig+0x78>
  }
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8005966:	697b      	ldr	r3, [r7, #20]
 8005968:	2201      	movs	r2, #1
 800596a:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	b29a      	uxth	r2, r3
 8005970:	697b      	ldr	r3, [r7, #20]
 8005972:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	0c1b      	lsrs	r3, r3, #16
 8005978:	b29a      	uxth	r2, r3
 800597a:	697b      	ldr	r3, [r7, #20]
 800597c:	815a      	strh	r2, [r3, #10]
  }

  return HAL_OK;
 800597e:	2300      	movs	r3, #0
}
 8005980:	4618      	mov	r0, r3
 8005982:	371c      	adds	r7, #28
 8005984:	46bd      	mov	sp, r7
 8005986:	bc80      	pop	{r7}
 8005988:	4770      	bx	lr
	...

0800598c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800598c:	b580      	push	{r7, lr}
 800598e:	b086      	sub	sp, #24
 8005990:	af00      	add	r7, sp, #0
 8005992:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	2b00      	cmp	r3, #0
 8005998:	d101      	bne.n	800599e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800599a:	2301      	movs	r3, #1
 800599c:	e272      	b.n	8005e84 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	f003 0301 	and.w	r3, r3, #1
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	f000 8087 	beq.w	8005aba <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80059ac:	4b92      	ldr	r3, [pc, #584]	; (8005bf8 <HAL_RCC_OscConfig+0x26c>)
 80059ae:	685b      	ldr	r3, [r3, #4]
 80059b0:	f003 030c 	and.w	r3, r3, #12
 80059b4:	2b04      	cmp	r3, #4
 80059b6:	d00c      	beq.n	80059d2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80059b8:	4b8f      	ldr	r3, [pc, #572]	; (8005bf8 <HAL_RCC_OscConfig+0x26c>)
 80059ba:	685b      	ldr	r3, [r3, #4]
 80059bc:	f003 030c 	and.w	r3, r3, #12
 80059c0:	2b08      	cmp	r3, #8
 80059c2:	d112      	bne.n	80059ea <HAL_RCC_OscConfig+0x5e>
 80059c4:	4b8c      	ldr	r3, [pc, #560]	; (8005bf8 <HAL_RCC_OscConfig+0x26c>)
 80059c6:	685b      	ldr	r3, [r3, #4]
 80059c8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80059cc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80059d0:	d10b      	bne.n	80059ea <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80059d2:	4b89      	ldr	r3, [pc, #548]	; (8005bf8 <HAL_RCC_OscConfig+0x26c>)
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d06c      	beq.n	8005ab8 <HAL_RCC_OscConfig+0x12c>
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	685b      	ldr	r3, [r3, #4]
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d168      	bne.n	8005ab8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80059e6:	2301      	movs	r3, #1
 80059e8:	e24c      	b.n	8005e84 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	685b      	ldr	r3, [r3, #4]
 80059ee:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80059f2:	d106      	bne.n	8005a02 <HAL_RCC_OscConfig+0x76>
 80059f4:	4b80      	ldr	r3, [pc, #512]	; (8005bf8 <HAL_RCC_OscConfig+0x26c>)
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	4a7f      	ldr	r2, [pc, #508]	; (8005bf8 <HAL_RCC_OscConfig+0x26c>)
 80059fa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80059fe:	6013      	str	r3, [r2, #0]
 8005a00:	e02e      	b.n	8005a60 <HAL_RCC_OscConfig+0xd4>
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	685b      	ldr	r3, [r3, #4]
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d10c      	bne.n	8005a24 <HAL_RCC_OscConfig+0x98>
 8005a0a:	4b7b      	ldr	r3, [pc, #492]	; (8005bf8 <HAL_RCC_OscConfig+0x26c>)
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	4a7a      	ldr	r2, [pc, #488]	; (8005bf8 <HAL_RCC_OscConfig+0x26c>)
 8005a10:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005a14:	6013      	str	r3, [r2, #0]
 8005a16:	4b78      	ldr	r3, [pc, #480]	; (8005bf8 <HAL_RCC_OscConfig+0x26c>)
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	4a77      	ldr	r2, [pc, #476]	; (8005bf8 <HAL_RCC_OscConfig+0x26c>)
 8005a1c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005a20:	6013      	str	r3, [r2, #0]
 8005a22:	e01d      	b.n	8005a60 <HAL_RCC_OscConfig+0xd4>
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	685b      	ldr	r3, [r3, #4]
 8005a28:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005a2c:	d10c      	bne.n	8005a48 <HAL_RCC_OscConfig+0xbc>
 8005a2e:	4b72      	ldr	r3, [pc, #456]	; (8005bf8 <HAL_RCC_OscConfig+0x26c>)
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	4a71      	ldr	r2, [pc, #452]	; (8005bf8 <HAL_RCC_OscConfig+0x26c>)
 8005a34:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005a38:	6013      	str	r3, [r2, #0]
 8005a3a:	4b6f      	ldr	r3, [pc, #444]	; (8005bf8 <HAL_RCC_OscConfig+0x26c>)
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	4a6e      	ldr	r2, [pc, #440]	; (8005bf8 <HAL_RCC_OscConfig+0x26c>)
 8005a40:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005a44:	6013      	str	r3, [r2, #0]
 8005a46:	e00b      	b.n	8005a60 <HAL_RCC_OscConfig+0xd4>
 8005a48:	4b6b      	ldr	r3, [pc, #428]	; (8005bf8 <HAL_RCC_OscConfig+0x26c>)
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	4a6a      	ldr	r2, [pc, #424]	; (8005bf8 <HAL_RCC_OscConfig+0x26c>)
 8005a4e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005a52:	6013      	str	r3, [r2, #0]
 8005a54:	4b68      	ldr	r3, [pc, #416]	; (8005bf8 <HAL_RCC_OscConfig+0x26c>)
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	4a67      	ldr	r2, [pc, #412]	; (8005bf8 <HAL_RCC_OscConfig+0x26c>)
 8005a5a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005a5e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	685b      	ldr	r3, [r3, #4]
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d013      	beq.n	8005a90 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a68:	f7fd f8ea 	bl	8002c40 <HAL_GetTick>
 8005a6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005a6e:	e008      	b.n	8005a82 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005a70:	f7fd f8e6 	bl	8002c40 <HAL_GetTick>
 8005a74:	4602      	mov	r2, r0
 8005a76:	693b      	ldr	r3, [r7, #16]
 8005a78:	1ad3      	subs	r3, r2, r3
 8005a7a:	2b64      	cmp	r3, #100	; 0x64
 8005a7c:	d901      	bls.n	8005a82 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8005a7e:	2303      	movs	r3, #3
 8005a80:	e200      	b.n	8005e84 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005a82:	4b5d      	ldr	r3, [pc, #372]	; (8005bf8 <HAL_RCC_OscConfig+0x26c>)
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d0f0      	beq.n	8005a70 <HAL_RCC_OscConfig+0xe4>
 8005a8e:	e014      	b.n	8005aba <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a90:	f7fd f8d6 	bl	8002c40 <HAL_GetTick>
 8005a94:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005a96:	e008      	b.n	8005aaa <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005a98:	f7fd f8d2 	bl	8002c40 <HAL_GetTick>
 8005a9c:	4602      	mov	r2, r0
 8005a9e:	693b      	ldr	r3, [r7, #16]
 8005aa0:	1ad3      	subs	r3, r2, r3
 8005aa2:	2b64      	cmp	r3, #100	; 0x64
 8005aa4:	d901      	bls.n	8005aaa <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8005aa6:	2303      	movs	r3, #3
 8005aa8:	e1ec      	b.n	8005e84 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005aaa:	4b53      	ldr	r3, [pc, #332]	; (8005bf8 <HAL_RCC_OscConfig+0x26c>)
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d1f0      	bne.n	8005a98 <HAL_RCC_OscConfig+0x10c>
 8005ab6:	e000      	b.n	8005aba <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005ab8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	f003 0302 	and.w	r3, r3, #2
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d063      	beq.n	8005b8e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005ac6:	4b4c      	ldr	r3, [pc, #304]	; (8005bf8 <HAL_RCC_OscConfig+0x26c>)
 8005ac8:	685b      	ldr	r3, [r3, #4]
 8005aca:	f003 030c 	and.w	r3, r3, #12
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d00b      	beq.n	8005aea <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8005ad2:	4b49      	ldr	r3, [pc, #292]	; (8005bf8 <HAL_RCC_OscConfig+0x26c>)
 8005ad4:	685b      	ldr	r3, [r3, #4]
 8005ad6:	f003 030c 	and.w	r3, r3, #12
 8005ada:	2b08      	cmp	r3, #8
 8005adc:	d11c      	bne.n	8005b18 <HAL_RCC_OscConfig+0x18c>
 8005ade:	4b46      	ldr	r3, [pc, #280]	; (8005bf8 <HAL_RCC_OscConfig+0x26c>)
 8005ae0:	685b      	ldr	r3, [r3, #4]
 8005ae2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d116      	bne.n	8005b18 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005aea:	4b43      	ldr	r3, [pc, #268]	; (8005bf8 <HAL_RCC_OscConfig+0x26c>)
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	f003 0302 	and.w	r3, r3, #2
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d005      	beq.n	8005b02 <HAL_RCC_OscConfig+0x176>
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	691b      	ldr	r3, [r3, #16]
 8005afa:	2b01      	cmp	r3, #1
 8005afc:	d001      	beq.n	8005b02 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8005afe:	2301      	movs	r3, #1
 8005b00:	e1c0      	b.n	8005e84 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005b02:	4b3d      	ldr	r3, [pc, #244]	; (8005bf8 <HAL_RCC_OscConfig+0x26c>)
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	695b      	ldr	r3, [r3, #20]
 8005b0e:	00db      	lsls	r3, r3, #3
 8005b10:	4939      	ldr	r1, [pc, #228]	; (8005bf8 <HAL_RCC_OscConfig+0x26c>)
 8005b12:	4313      	orrs	r3, r2
 8005b14:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005b16:	e03a      	b.n	8005b8e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	691b      	ldr	r3, [r3, #16]
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d020      	beq.n	8005b62 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005b20:	4b36      	ldr	r3, [pc, #216]	; (8005bfc <HAL_RCC_OscConfig+0x270>)
 8005b22:	2201      	movs	r2, #1
 8005b24:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b26:	f7fd f88b 	bl	8002c40 <HAL_GetTick>
 8005b2a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005b2c:	e008      	b.n	8005b40 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005b2e:	f7fd f887 	bl	8002c40 <HAL_GetTick>
 8005b32:	4602      	mov	r2, r0
 8005b34:	693b      	ldr	r3, [r7, #16]
 8005b36:	1ad3      	subs	r3, r2, r3
 8005b38:	2b02      	cmp	r3, #2
 8005b3a:	d901      	bls.n	8005b40 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8005b3c:	2303      	movs	r3, #3
 8005b3e:	e1a1      	b.n	8005e84 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005b40:	4b2d      	ldr	r3, [pc, #180]	; (8005bf8 <HAL_RCC_OscConfig+0x26c>)
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	f003 0302 	and.w	r3, r3, #2
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	d0f0      	beq.n	8005b2e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005b4c:	4b2a      	ldr	r3, [pc, #168]	; (8005bf8 <HAL_RCC_OscConfig+0x26c>)
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	695b      	ldr	r3, [r3, #20]
 8005b58:	00db      	lsls	r3, r3, #3
 8005b5a:	4927      	ldr	r1, [pc, #156]	; (8005bf8 <HAL_RCC_OscConfig+0x26c>)
 8005b5c:	4313      	orrs	r3, r2
 8005b5e:	600b      	str	r3, [r1, #0]
 8005b60:	e015      	b.n	8005b8e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005b62:	4b26      	ldr	r3, [pc, #152]	; (8005bfc <HAL_RCC_OscConfig+0x270>)
 8005b64:	2200      	movs	r2, #0
 8005b66:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b68:	f7fd f86a 	bl	8002c40 <HAL_GetTick>
 8005b6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005b6e:	e008      	b.n	8005b82 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005b70:	f7fd f866 	bl	8002c40 <HAL_GetTick>
 8005b74:	4602      	mov	r2, r0
 8005b76:	693b      	ldr	r3, [r7, #16]
 8005b78:	1ad3      	subs	r3, r2, r3
 8005b7a:	2b02      	cmp	r3, #2
 8005b7c:	d901      	bls.n	8005b82 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8005b7e:	2303      	movs	r3, #3
 8005b80:	e180      	b.n	8005e84 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005b82:	4b1d      	ldr	r3, [pc, #116]	; (8005bf8 <HAL_RCC_OscConfig+0x26c>)
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	f003 0302 	and.w	r3, r3, #2
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d1f0      	bne.n	8005b70 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	f003 0308 	and.w	r3, r3, #8
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d03a      	beq.n	8005c10 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	699b      	ldr	r3, [r3, #24]
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d019      	beq.n	8005bd6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005ba2:	4b17      	ldr	r3, [pc, #92]	; (8005c00 <HAL_RCC_OscConfig+0x274>)
 8005ba4:	2201      	movs	r2, #1
 8005ba6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005ba8:	f7fd f84a 	bl	8002c40 <HAL_GetTick>
 8005bac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005bae:	e008      	b.n	8005bc2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005bb0:	f7fd f846 	bl	8002c40 <HAL_GetTick>
 8005bb4:	4602      	mov	r2, r0
 8005bb6:	693b      	ldr	r3, [r7, #16]
 8005bb8:	1ad3      	subs	r3, r2, r3
 8005bba:	2b02      	cmp	r3, #2
 8005bbc:	d901      	bls.n	8005bc2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8005bbe:	2303      	movs	r3, #3
 8005bc0:	e160      	b.n	8005e84 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005bc2:	4b0d      	ldr	r3, [pc, #52]	; (8005bf8 <HAL_RCC_OscConfig+0x26c>)
 8005bc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bc6:	f003 0302 	and.w	r3, r3, #2
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d0f0      	beq.n	8005bb0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8005bce:	2001      	movs	r0, #1
 8005bd0:	f000 fac4 	bl	800615c <RCC_Delay>
 8005bd4:	e01c      	b.n	8005c10 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005bd6:	4b0a      	ldr	r3, [pc, #40]	; (8005c00 <HAL_RCC_OscConfig+0x274>)
 8005bd8:	2200      	movs	r2, #0
 8005bda:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005bdc:	f7fd f830 	bl	8002c40 <HAL_GetTick>
 8005be0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005be2:	e00f      	b.n	8005c04 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005be4:	f7fd f82c 	bl	8002c40 <HAL_GetTick>
 8005be8:	4602      	mov	r2, r0
 8005bea:	693b      	ldr	r3, [r7, #16]
 8005bec:	1ad3      	subs	r3, r2, r3
 8005bee:	2b02      	cmp	r3, #2
 8005bf0:	d908      	bls.n	8005c04 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8005bf2:	2303      	movs	r3, #3
 8005bf4:	e146      	b.n	8005e84 <HAL_RCC_OscConfig+0x4f8>
 8005bf6:	bf00      	nop
 8005bf8:	40021000 	.word	0x40021000
 8005bfc:	42420000 	.word	0x42420000
 8005c00:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005c04:	4b92      	ldr	r3, [pc, #584]	; (8005e50 <HAL_RCC_OscConfig+0x4c4>)
 8005c06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c08:	f003 0302 	and.w	r3, r3, #2
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d1e9      	bne.n	8005be4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	f003 0304 	and.w	r3, r3, #4
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	f000 80a6 	beq.w	8005d6a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005c1e:	2300      	movs	r3, #0
 8005c20:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005c22:	4b8b      	ldr	r3, [pc, #556]	; (8005e50 <HAL_RCC_OscConfig+0x4c4>)
 8005c24:	69db      	ldr	r3, [r3, #28]
 8005c26:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d10d      	bne.n	8005c4a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005c2e:	4b88      	ldr	r3, [pc, #544]	; (8005e50 <HAL_RCC_OscConfig+0x4c4>)
 8005c30:	69db      	ldr	r3, [r3, #28]
 8005c32:	4a87      	ldr	r2, [pc, #540]	; (8005e50 <HAL_RCC_OscConfig+0x4c4>)
 8005c34:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005c38:	61d3      	str	r3, [r2, #28]
 8005c3a:	4b85      	ldr	r3, [pc, #532]	; (8005e50 <HAL_RCC_OscConfig+0x4c4>)
 8005c3c:	69db      	ldr	r3, [r3, #28]
 8005c3e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005c42:	60bb      	str	r3, [r7, #8]
 8005c44:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005c46:	2301      	movs	r3, #1
 8005c48:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005c4a:	4b82      	ldr	r3, [pc, #520]	; (8005e54 <HAL_RCC_OscConfig+0x4c8>)
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d118      	bne.n	8005c88 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005c56:	4b7f      	ldr	r3, [pc, #508]	; (8005e54 <HAL_RCC_OscConfig+0x4c8>)
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	4a7e      	ldr	r2, [pc, #504]	; (8005e54 <HAL_RCC_OscConfig+0x4c8>)
 8005c5c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005c60:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005c62:	f7fc ffed 	bl	8002c40 <HAL_GetTick>
 8005c66:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005c68:	e008      	b.n	8005c7c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005c6a:	f7fc ffe9 	bl	8002c40 <HAL_GetTick>
 8005c6e:	4602      	mov	r2, r0
 8005c70:	693b      	ldr	r3, [r7, #16]
 8005c72:	1ad3      	subs	r3, r2, r3
 8005c74:	2b64      	cmp	r3, #100	; 0x64
 8005c76:	d901      	bls.n	8005c7c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8005c78:	2303      	movs	r3, #3
 8005c7a:	e103      	b.n	8005e84 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005c7c:	4b75      	ldr	r3, [pc, #468]	; (8005e54 <HAL_RCC_OscConfig+0x4c8>)
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d0f0      	beq.n	8005c6a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	68db      	ldr	r3, [r3, #12]
 8005c8c:	2b01      	cmp	r3, #1
 8005c8e:	d106      	bne.n	8005c9e <HAL_RCC_OscConfig+0x312>
 8005c90:	4b6f      	ldr	r3, [pc, #444]	; (8005e50 <HAL_RCC_OscConfig+0x4c4>)
 8005c92:	6a1b      	ldr	r3, [r3, #32]
 8005c94:	4a6e      	ldr	r2, [pc, #440]	; (8005e50 <HAL_RCC_OscConfig+0x4c4>)
 8005c96:	f043 0301 	orr.w	r3, r3, #1
 8005c9a:	6213      	str	r3, [r2, #32]
 8005c9c:	e02d      	b.n	8005cfa <HAL_RCC_OscConfig+0x36e>
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	68db      	ldr	r3, [r3, #12]
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d10c      	bne.n	8005cc0 <HAL_RCC_OscConfig+0x334>
 8005ca6:	4b6a      	ldr	r3, [pc, #424]	; (8005e50 <HAL_RCC_OscConfig+0x4c4>)
 8005ca8:	6a1b      	ldr	r3, [r3, #32]
 8005caa:	4a69      	ldr	r2, [pc, #420]	; (8005e50 <HAL_RCC_OscConfig+0x4c4>)
 8005cac:	f023 0301 	bic.w	r3, r3, #1
 8005cb0:	6213      	str	r3, [r2, #32]
 8005cb2:	4b67      	ldr	r3, [pc, #412]	; (8005e50 <HAL_RCC_OscConfig+0x4c4>)
 8005cb4:	6a1b      	ldr	r3, [r3, #32]
 8005cb6:	4a66      	ldr	r2, [pc, #408]	; (8005e50 <HAL_RCC_OscConfig+0x4c4>)
 8005cb8:	f023 0304 	bic.w	r3, r3, #4
 8005cbc:	6213      	str	r3, [r2, #32]
 8005cbe:	e01c      	b.n	8005cfa <HAL_RCC_OscConfig+0x36e>
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	68db      	ldr	r3, [r3, #12]
 8005cc4:	2b05      	cmp	r3, #5
 8005cc6:	d10c      	bne.n	8005ce2 <HAL_RCC_OscConfig+0x356>
 8005cc8:	4b61      	ldr	r3, [pc, #388]	; (8005e50 <HAL_RCC_OscConfig+0x4c4>)
 8005cca:	6a1b      	ldr	r3, [r3, #32]
 8005ccc:	4a60      	ldr	r2, [pc, #384]	; (8005e50 <HAL_RCC_OscConfig+0x4c4>)
 8005cce:	f043 0304 	orr.w	r3, r3, #4
 8005cd2:	6213      	str	r3, [r2, #32]
 8005cd4:	4b5e      	ldr	r3, [pc, #376]	; (8005e50 <HAL_RCC_OscConfig+0x4c4>)
 8005cd6:	6a1b      	ldr	r3, [r3, #32]
 8005cd8:	4a5d      	ldr	r2, [pc, #372]	; (8005e50 <HAL_RCC_OscConfig+0x4c4>)
 8005cda:	f043 0301 	orr.w	r3, r3, #1
 8005cde:	6213      	str	r3, [r2, #32]
 8005ce0:	e00b      	b.n	8005cfa <HAL_RCC_OscConfig+0x36e>
 8005ce2:	4b5b      	ldr	r3, [pc, #364]	; (8005e50 <HAL_RCC_OscConfig+0x4c4>)
 8005ce4:	6a1b      	ldr	r3, [r3, #32]
 8005ce6:	4a5a      	ldr	r2, [pc, #360]	; (8005e50 <HAL_RCC_OscConfig+0x4c4>)
 8005ce8:	f023 0301 	bic.w	r3, r3, #1
 8005cec:	6213      	str	r3, [r2, #32]
 8005cee:	4b58      	ldr	r3, [pc, #352]	; (8005e50 <HAL_RCC_OscConfig+0x4c4>)
 8005cf0:	6a1b      	ldr	r3, [r3, #32]
 8005cf2:	4a57      	ldr	r2, [pc, #348]	; (8005e50 <HAL_RCC_OscConfig+0x4c4>)
 8005cf4:	f023 0304 	bic.w	r3, r3, #4
 8005cf8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	68db      	ldr	r3, [r3, #12]
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	d015      	beq.n	8005d2e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005d02:	f7fc ff9d 	bl	8002c40 <HAL_GetTick>
 8005d06:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005d08:	e00a      	b.n	8005d20 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005d0a:	f7fc ff99 	bl	8002c40 <HAL_GetTick>
 8005d0e:	4602      	mov	r2, r0
 8005d10:	693b      	ldr	r3, [r7, #16]
 8005d12:	1ad3      	subs	r3, r2, r3
 8005d14:	f241 3288 	movw	r2, #5000	; 0x1388
 8005d18:	4293      	cmp	r3, r2
 8005d1a:	d901      	bls.n	8005d20 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8005d1c:	2303      	movs	r3, #3
 8005d1e:	e0b1      	b.n	8005e84 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005d20:	4b4b      	ldr	r3, [pc, #300]	; (8005e50 <HAL_RCC_OscConfig+0x4c4>)
 8005d22:	6a1b      	ldr	r3, [r3, #32]
 8005d24:	f003 0302 	and.w	r3, r3, #2
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d0ee      	beq.n	8005d0a <HAL_RCC_OscConfig+0x37e>
 8005d2c:	e014      	b.n	8005d58 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005d2e:	f7fc ff87 	bl	8002c40 <HAL_GetTick>
 8005d32:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005d34:	e00a      	b.n	8005d4c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005d36:	f7fc ff83 	bl	8002c40 <HAL_GetTick>
 8005d3a:	4602      	mov	r2, r0
 8005d3c:	693b      	ldr	r3, [r7, #16]
 8005d3e:	1ad3      	subs	r3, r2, r3
 8005d40:	f241 3288 	movw	r2, #5000	; 0x1388
 8005d44:	4293      	cmp	r3, r2
 8005d46:	d901      	bls.n	8005d4c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8005d48:	2303      	movs	r3, #3
 8005d4a:	e09b      	b.n	8005e84 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005d4c:	4b40      	ldr	r3, [pc, #256]	; (8005e50 <HAL_RCC_OscConfig+0x4c4>)
 8005d4e:	6a1b      	ldr	r3, [r3, #32]
 8005d50:	f003 0302 	and.w	r3, r3, #2
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d1ee      	bne.n	8005d36 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8005d58:	7dfb      	ldrb	r3, [r7, #23]
 8005d5a:	2b01      	cmp	r3, #1
 8005d5c:	d105      	bne.n	8005d6a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005d5e:	4b3c      	ldr	r3, [pc, #240]	; (8005e50 <HAL_RCC_OscConfig+0x4c4>)
 8005d60:	69db      	ldr	r3, [r3, #28]
 8005d62:	4a3b      	ldr	r2, [pc, #236]	; (8005e50 <HAL_RCC_OscConfig+0x4c4>)
 8005d64:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005d68:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	69db      	ldr	r3, [r3, #28]
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	f000 8087 	beq.w	8005e82 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005d74:	4b36      	ldr	r3, [pc, #216]	; (8005e50 <HAL_RCC_OscConfig+0x4c4>)
 8005d76:	685b      	ldr	r3, [r3, #4]
 8005d78:	f003 030c 	and.w	r3, r3, #12
 8005d7c:	2b08      	cmp	r3, #8
 8005d7e:	d061      	beq.n	8005e44 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	69db      	ldr	r3, [r3, #28]
 8005d84:	2b02      	cmp	r3, #2
 8005d86:	d146      	bne.n	8005e16 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005d88:	4b33      	ldr	r3, [pc, #204]	; (8005e58 <HAL_RCC_OscConfig+0x4cc>)
 8005d8a:	2200      	movs	r2, #0
 8005d8c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d8e:	f7fc ff57 	bl	8002c40 <HAL_GetTick>
 8005d92:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005d94:	e008      	b.n	8005da8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005d96:	f7fc ff53 	bl	8002c40 <HAL_GetTick>
 8005d9a:	4602      	mov	r2, r0
 8005d9c:	693b      	ldr	r3, [r7, #16]
 8005d9e:	1ad3      	subs	r3, r2, r3
 8005da0:	2b02      	cmp	r3, #2
 8005da2:	d901      	bls.n	8005da8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8005da4:	2303      	movs	r3, #3
 8005da6:	e06d      	b.n	8005e84 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005da8:	4b29      	ldr	r3, [pc, #164]	; (8005e50 <HAL_RCC_OscConfig+0x4c4>)
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d1f0      	bne.n	8005d96 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	6a1b      	ldr	r3, [r3, #32]
 8005db8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005dbc:	d108      	bne.n	8005dd0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8005dbe:	4b24      	ldr	r3, [pc, #144]	; (8005e50 <HAL_RCC_OscConfig+0x4c4>)
 8005dc0:	685b      	ldr	r3, [r3, #4]
 8005dc2:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	689b      	ldr	r3, [r3, #8]
 8005dca:	4921      	ldr	r1, [pc, #132]	; (8005e50 <HAL_RCC_OscConfig+0x4c4>)
 8005dcc:	4313      	orrs	r3, r2
 8005dce:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005dd0:	4b1f      	ldr	r3, [pc, #124]	; (8005e50 <HAL_RCC_OscConfig+0x4c4>)
 8005dd2:	685b      	ldr	r3, [r3, #4]
 8005dd4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	6a19      	ldr	r1, [r3, #32]
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005de0:	430b      	orrs	r3, r1
 8005de2:	491b      	ldr	r1, [pc, #108]	; (8005e50 <HAL_RCC_OscConfig+0x4c4>)
 8005de4:	4313      	orrs	r3, r2
 8005de6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005de8:	4b1b      	ldr	r3, [pc, #108]	; (8005e58 <HAL_RCC_OscConfig+0x4cc>)
 8005dea:	2201      	movs	r2, #1
 8005dec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005dee:	f7fc ff27 	bl	8002c40 <HAL_GetTick>
 8005df2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005df4:	e008      	b.n	8005e08 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005df6:	f7fc ff23 	bl	8002c40 <HAL_GetTick>
 8005dfa:	4602      	mov	r2, r0
 8005dfc:	693b      	ldr	r3, [r7, #16]
 8005dfe:	1ad3      	subs	r3, r2, r3
 8005e00:	2b02      	cmp	r3, #2
 8005e02:	d901      	bls.n	8005e08 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8005e04:	2303      	movs	r3, #3
 8005e06:	e03d      	b.n	8005e84 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005e08:	4b11      	ldr	r3, [pc, #68]	; (8005e50 <HAL_RCC_OscConfig+0x4c4>)
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	d0f0      	beq.n	8005df6 <HAL_RCC_OscConfig+0x46a>
 8005e14:	e035      	b.n	8005e82 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005e16:	4b10      	ldr	r3, [pc, #64]	; (8005e58 <HAL_RCC_OscConfig+0x4cc>)
 8005e18:	2200      	movs	r2, #0
 8005e1a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e1c:	f7fc ff10 	bl	8002c40 <HAL_GetTick>
 8005e20:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005e22:	e008      	b.n	8005e36 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005e24:	f7fc ff0c 	bl	8002c40 <HAL_GetTick>
 8005e28:	4602      	mov	r2, r0
 8005e2a:	693b      	ldr	r3, [r7, #16]
 8005e2c:	1ad3      	subs	r3, r2, r3
 8005e2e:	2b02      	cmp	r3, #2
 8005e30:	d901      	bls.n	8005e36 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8005e32:	2303      	movs	r3, #3
 8005e34:	e026      	b.n	8005e84 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005e36:	4b06      	ldr	r3, [pc, #24]	; (8005e50 <HAL_RCC_OscConfig+0x4c4>)
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d1f0      	bne.n	8005e24 <HAL_RCC_OscConfig+0x498>
 8005e42:	e01e      	b.n	8005e82 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	69db      	ldr	r3, [r3, #28]
 8005e48:	2b01      	cmp	r3, #1
 8005e4a:	d107      	bne.n	8005e5c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8005e4c:	2301      	movs	r3, #1
 8005e4e:	e019      	b.n	8005e84 <HAL_RCC_OscConfig+0x4f8>
 8005e50:	40021000 	.word	0x40021000
 8005e54:	40007000 	.word	0x40007000
 8005e58:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005e5c:	4b0b      	ldr	r3, [pc, #44]	; (8005e8c <HAL_RCC_OscConfig+0x500>)
 8005e5e:	685b      	ldr	r3, [r3, #4]
 8005e60:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	6a1b      	ldr	r3, [r3, #32]
 8005e6c:	429a      	cmp	r2, r3
 8005e6e:	d106      	bne.n	8005e7e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005e7a:	429a      	cmp	r2, r3
 8005e7c:	d001      	beq.n	8005e82 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8005e7e:	2301      	movs	r3, #1
 8005e80:	e000      	b.n	8005e84 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8005e82:	2300      	movs	r3, #0
}
 8005e84:	4618      	mov	r0, r3
 8005e86:	3718      	adds	r7, #24
 8005e88:	46bd      	mov	sp, r7
 8005e8a:	bd80      	pop	{r7, pc}
 8005e8c:	40021000 	.word	0x40021000

08005e90 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005e90:	b580      	push	{r7, lr}
 8005e92:	b084      	sub	sp, #16
 8005e94:	af00      	add	r7, sp, #0
 8005e96:	6078      	str	r0, [r7, #4]
 8005e98:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d101      	bne.n	8005ea4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005ea0:	2301      	movs	r3, #1
 8005ea2:	e0d0      	b.n	8006046 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005ea4:	4b6a      	ldr	r3, [pc, #424]	; (8006050 <HAL_RCC_ClockConfig+0x1c0>)
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	f003 0307 	and.w	r3, r3, #7
 8005eac:	683a      	ldr	r2, [r7, #0]
 8005eae:	429a      	cmp	r2, r3
 8005eb0:	d910      	bls.n	8005ed4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005eb2:	4b67      	ldr	r3, [pc, #412]	; (8006050 <HAL_RCC_ClockConfig+0x1c0>)
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	f023 0207 	bic.w	r2, r3, #7
 8005eba:	4965      	ldr	r1, [pc, #404]	; (8006050 <HAL_RCC_ClockConfig+0x1c0>)
 8005ebc:	683b      	ldr	r3, [r7, #0]
 8005ebe:	4313      	orrs	r3, r2
 8005ec0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005ec2:	4b63      	ldr	r3, [pc, #396]	; (8006050 <HAL_RCC_ClockConfig+0x1c0>)
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	f003 0307 	and.w	r3, r3, #7
 8005eca:	683a      	ldr	r2, [r7, #0]
 8005ecc:	429a      	cmp	r2, r3
 8005ece:	d001      	beq.n	8005ed4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8005ed0:	2301      	movs	r3, #1
 8005ed2:	e0b8      	b.n	8006046 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	f003 0302 	and.w	r3, r3, #2
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	d020      	beq.n	8005f22 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	f003 0304 	and.w	r3, r3, #4
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	d005      	beq.n	8005ef8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005eec:	4b59      	ldr	r3, [pc, #356]	; (8006054 <HAL_RCC_ClockConfig+0x1c4>)
 8005eee:	685b      	ldr	r3, [r3, #4]
 8005ef0:	4a58      	ldr	r2, [pc, #352]	; (8006054 <HAL_RCC_ClockConfig+0x1c4>)
 8005ef2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8005ef6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	f003 0308 	and.w	r3, r3, #8
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d005      	beq.n	8005f10 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005f04:	4b53      	ldr	r3, [pc, #332]	; (8006054 <HAL_RCC_ClockConfig+0x1c4>)
 8005f06:	685b      	ldr	r3, [r3, #4]
 8005f08:	4a52      	ldr	r2, [pc, #328]	; (8006054 <HAL_RCC_ClockConfig+0x1c4>)
 8005f0a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8005f0e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005f10:	4b50      	ldr	r3, [pc, #320]	; (8006054 <HAL_RCC_ClockConfig+0x1c4>)
 8005f12:	685b      	ldr	r3, [r3, #4]
 8005f14:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	689b      	ldr	r3, [r3, #8]
 8005f1c:	494d      	ldr	r1, [pc, #308]	; (8006054 <HAL_RCC_ClockConfig+0x1c4>)
 8005f1e:	4313      	orrs	r3, r2
 8005f20:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	f003 0301 	and.w	r3, r3, #1
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d040      	beq.n	8005fb0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	685b      	ldr	r3, [r3, #4]
 8005f32:	2b01      	cmp	r3, #1
 8005f34:	d107      	bne.n	8005f46 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005f36:	4b47      	ldr	r3, [pc, #284]	; (8006054 <HAL_RCC_ClockConfig+0x1c4>)
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d115      	bne.n	8005f6e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005f42:	2301      	movs	r3, #1
 8005f44:	e07f      	b.n	8006046 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	685b      	ldr	r3, [r3, #4]
 8005f4a:	2b02      	cmp	r3, #2
 8005f4c:	d107      	bne.n	8005f5e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005f4e:	4b41      	ldr	r3, [pc, #260]	; (8006054 <HAL_RCC_ClockConfig+0x1c4>)
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d109      	bne.n	8005f6e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005f5a:	2301      	movs	r3, #1
 8005f5c:	e073      	b.n	8006046 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005f5e:	4b3d      	ldr	r3, [pc, #244]	; (8006054 <HAL_RCC_ClockConfig+0x1c4>)
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	f003 0302 	and.w	r3, r3, #2
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d101      	bne.n	8005f6e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005f6a:	2301      	movs	r3, #1
 8005f6c:	e06b      	b.n	8006046 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005f6e:	4b39      	ldr	r3, [pc, #228]	; (8006054 <HAL_RCC_ClockConfig+0x1c4>)
 8005f70:	685b      	ldr	r3, [r3, #4]
 8005f72:	f023 0203 	bic.w	r2, r3, #3
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	685b      	ldr	r3, [r3, #4]
 8005f7a:	4936      	ldr	r1, [pc, #216]	; (8006054 <HAL_RCC_ClockConfig+0x1c4>)
 8005f7c:	4313      	orrs	r3, r2
 8005f7e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005f80:	f7fc fe5e 	bl	8002c40 <HAL_GetTick>
 8005f84:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005f86:	e00a      	b.n	8005f9e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005f88:	f7fc fe5a 	bl	8002c40 <HAL_GetTick>
 8005f8c:	4602      	mov	r2, r0
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	1ad3      	subs	r3, r2, r3
 8005f92:	f241 3288 	movw	r2, #5000	; 0x1388
 8005f96:	4293      	cmp	r3, r2
 8005f98:	d901      	bls.n	8005f9e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005f9a:	2303      	movs	r3, #3
 8005f9c:	e053      	b.n	8006046 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005f9e:	4b2d      	ldr	r3, [pc, #180]	; (8006054 <HAL_RCC_ClockConfig+0x1c4>)
 8005fa0:	685b      	ldr	r3, [r3, #4]
 8005fa2:	f003 020c 	and.w	r2, r3, #12
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	685b      	ldr	r3, [r3, #4]
 8005faa:	009b      	lsls	r3, r3, #2
 8005fac:	429a      	cmp	r2, r3
 8005fae:	d1eb      	bne.n	8005f88 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005fb0:	4b27      	ldr	r3, [pc, #156]	; (8006050 <HAL_RCC_ClockConfig+0x1c0>)
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	f003 0307 	and.w	r3, r3, #7
 8005fb8:	683a      	ldr	r2, [r7, #0]
 8005fba:	429a      	cmp	r2, r3
 8005fbc:	d210      	bcs.n	8005fe0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005fbe:	4b24      	ldr	r3, [pc, #144]	; (8006050 <HAL_RCC_ClockConfig+0x1c0>)
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	f023 0207 	bic.w	r2, r3, #7
 8005fc6:	4922      	ldr	r1, [pc, #136]	; (8006050 <HAL_RCC_ClockConfig+0x1c0>)
 8005fc8:	683b      	ldr	r3, [r7, #0]
 8005fca:	4313      	orrs	r3, r2
 8005fcc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005fce:	4b20      	ldr	r3, [pc, #128]	; (8006050 <HAL_RCC_ClockConfig+0x1c0>)
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	f003 0307 	and.w	r3, r3, #7
 8005fd6:	683a      	ldr	r2, [r7, #0]
 8005fd8:	429a      	cmp	r2, r3
 8005fda:	d001      	beq.n	8005fe0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8005fdc:	2301      	movs	r3, #1
 8005fde:	e032      	b.n	8006046 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	f003 0304 	and.w	r3, r3, #4
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	d008      	beq.n	8005ffe <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005fec:	4b19      	ldr	r3, [pc, #100]	; (8006054 <HAL_RCC_ClockConfig+0x1c4>)
 8005fee:	685b      	ldr	r3, [r3, #4]
 8005ff0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	68db      	ldr	r3, [r3, #12]
 8005ff8:	4916      	ldr	r1, [pc, #88]	; (8006054 <HAL_RCC_ClockConfig+0x1c4>)
 8005ffa:	4313      	orrs	r3, r2
 8005ffc:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	f003 0308 	and.w	r3, r3, #8
 8006006:	2b00      	cmp	r3, #0
 8006008:	d009      	beq.n	800601e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800600a:	4b12      	ldr	r3, [pc, #72]	; (8006054 <HAL_RCC_ClockConfig+0x1c4>)
 800600c:	685b      	ldr	r3, [r3, #4]
 800600e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	691b      	ldr	r3, [r3, #16]
 8006016:	00db      	lsls	r3, r3, #3
 8006018:	490e      	ldr	r1, [pc, #56]	; (8006054 <HAL_RCC_ClockConfig+0x1c4>)
 800601a:	4313      	orrs	r3, r2
 800601c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800601e:	f000 f821 	bl	8006064 <HAL_RCC_GetSysClockFreq>
 8006022:	4602      	mov	r2, r0
 8006024:	4b0b      	ldr	r3, [pc, #44]	; (8006054 <HAL_RCC_ClockConfig+0x1c4>)
 8006026:	685b      	ldr	r3, [r3, #4]
 8006028:	091b      	lsrs	r3, r3, #4
 800602a:	f003 030f 	and.w	r3, r3, #15
 800602e:	490a      	ldr	r1, [pc, #40]	; (8006058 <HAL_RCC_ClockConfig+0x1c8>)
 8006030:	5ccb      	ldrb	r3, [r1, r3]
 8006032:	fa22 f303 	lsr.w	r3, r2, r3
 8006036:	4a09      	ldr	r2, [pc, #36]	; (800605c <HAL_RCC_ClockConfig+0x1cc>)
 8006038:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800603a:	4b09      	ldr	r3, [pc, #36]	; (8006060 <HAL_RCC_ClockConfig+0x1d0>)
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	4618      	mov	r0, r3
 8006040:	f7fc fdbc 	bl	8002bbc <HAL_InitTick>

  return HAL_OK;
 8006044:	2300      	movs	r3, #0
}
 8006046:	4618      	mov	r0, r3
 8006048:	3710      	adds	r7, #16
 800604a:	46bd      	mov	sp, r7
 800604c:	bd80      	pop	{r7, pc}
 800604e:	bf00      	nop
 8006050:	40022000 	.word	0x40022000
 8006054:	40021000 	.word	0x40021000
 8006058:	0800c0dc 	.word	0x0800c0dc
 800605c:	20000028 	.word	0x20000028
 8006060:	2000002c 	.word	0x2000002c

08006064 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006064:	b490      	push	{r4, r7}
 8006066:	b08a      	sub	sp, #40	; 0x28
 8006068:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800606a:	4b29      	ldr	r3, [pc, #164]	; (8006110 <HAL_RCC_GetSysClockFreq+0xac>)
 800606c:	1d3c      	adds	r4, r7, #4
 800606e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8006070:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8006074:	f240 2301 	movw	r3, #513	; 0x201
 8006078:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800607a:	2300      	movs	r3, #0
 800607c:	61fb      	str	r3, [r7, #28]
 800607e:	2300      	movs	r3, #0
 8006080:	61bb      	str	r3, [r7, #24]
 8006082:	2300      	movs	r3, #0
 8006084:	627b      	str	r3, [r7, #36]	; 0x24
 8006086:	2300      	movs	r3, #0
 8006088:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800608a:	2300      	movs	r3, #0
 800608c:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800608e:	4b21      	ldr	r3, [pc, #132]	; (8006114 <HAL_RCC_GetSysClockFreq+0xb0>)
 8006090:	685b      	ldr	r3, [r3, #4]
 8006092:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8006094:	69fb      	ldr	r3, [r7, #28]
 8006096:	f003 030c 	and.w	r3, r3, #12
 800609a:	2b04      	cmp	r3, #4
 800609c:	d002      	beq.n	80060a4 <HAL_RCC_GetSysClockFreq+0x40>
 800609e:	2b08      	cmp	r3, #8
 80060a0:	d003      	beq.n	80060aa <HAL_RCC_GetSysClockFreq+0x46>
 80060a2:	e02b      	b.n	80060fc <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80060a4:	4b1c      	ldr	r3, [pc, #112]	; (8006118 <HAL_RCC_GetSysClockFreq+0xb4>)
 80060a6:	623b      	str	r3, [r7, #32]
      break;
 80060a8:	e02b      	b.n	8006102 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80060aa:	69fb      	ldr	r3, [r7, #28]
 80060ac:	0c9b      	lsrs	r3, r3, #18
 80060ae:	f003 030f 	and.w	r3, r3, #15
 80060b2:	3328      	adds	r3, #40	; 0x28
 80060b4:	443b      	add	r3, r7
 80060b6:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80060ba:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80060bc:	69fb      	ldr	r3, [r7, #28]
 80060be:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d012      	beq.n	80060ec <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80060c6:	4b13      	ldr	r3, [pc, #76]	; (8006114 <HAL_RCC_GetSysClockFreq+0xb0>)
 80060c8:	685b      	ldr	r3, [r3, #4]
 80060ca:	0c5b      	lsrs	r3, r3, #17
 80060cc:	f003 0301 	and.w	r3, r3, #1
 80060d0:	3328      	adds	r3, #40	; 0x28
 80060d2:	443b      	add	r3, r7
 80060d4:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80060d8:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80060da:	697b      	ldr	r3, [r7, #20]
 80060dc:	4a0e      	ldr	r2, [pc, #56]	; (8006118 <HAL_RCC_GetSysClockFreq+0xb4>)
 80060de:	fb03 f202 	mul.w	r2, r3, r2
 80060e2:	69bb      	ldr	r3, [r7, #24]
 80060e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80060e8:	627b      	str	r3, [r7, #36]	; 0x24
 80060ea:	e004      	b.n	80060f6 <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80060ec:	697b      	ldr	r3, [r7, #20]
 80060ee:	4a0b      	ldr	r2, [pc, #44]	; (800611c <HAL_RCC_GetSysClockFreq+0xb8>)
 80060f0:	fb02 f303 	mul.w	r3, r2, r3
 80060f4:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80060f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060f8:	623b      	str	r3, [r7, #32]
      break;
 80060fa:	e002      	b.n	8006102 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80060fc:	4b06      	ldr	r3, [pc, #24]	; (8006118 <HAL_RCC_GetSysClockFreq+0xb4>)
 80060fe:	623b      	str	r3, [r7, #32]
      break;
 8006100:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006102:	6a3b      	ldr	r3, [r7, #32]
}
 8006104:	4618      	mov	r0, r3
 8006106:	3728      	adds	r7, #40	; 0x28
 8006108:	46bd      	mov	sp, r7
 800610a:	bc90      	pop	{r4, r7}
 800610c:	4770      	bx	lr
 800610e:	bf00      	nop
 8006110:	0800c078 	.word	0x0800c078
 8006114:	40021000 	.word	0x40021000
 8006118:	007a1200 	.word	0x007a1200
 800611c:	003d0900 	.word	0x003d0900

08006120 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006120:	b480      	push	{r7}
 8006122:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006124:	4b02      	ldr	r3, [pc, #8]	; (8006130 <HAL_RCC_GetHCLKFreq+0x10>)
 8006126:	681b      	ldr	r3, [r3, #0]
}
 8006128:	4618      	mov	r0, r3
 800612a:	46bd      	mov	sp, r7
 800612c:	bc80      	pop	{r7}
 800612e:	4770      	bx	lr
 8006130:	20000028 	.word	0x20000028

08006134 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006134:	b580      	push	{r7, lr}
 8006136:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006138:	f7ff fff2 	bl	8006120 <HAL_RCC_GetHCLKFreq>
 800613c:	4602      	mov	r2, r0
 800613e:	4b05      	ldr	r3, [pc, #20]	; (8006154 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006140:	685b      	ldr	r3, [r3, #4]
 8006142:	0adb      	lsrs	r3, r3, #11
 8006144:	f003 0307 	and.w	r3, r3, #7
 8006148:	4903      	ldr	r1, [pc, #12]	; (8006158 <HAL_RCC_GetPCLK2Freq+0x24>)
 800614a:	5ccb      	ldrb	r3, [r1, r3]
 800614c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006150:	4618      	mov	r0, r3
 8006152:	bd80      	pop	{r7, pc}
 8006154:	40021000 	.word	0x40021000
 8006158:	0800c0ec 	.word	0x0800c0ec

0800615c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800615c:	b480      	push	{r7}
 800615e:	b085      	sub	sp, #20
 8006160:	af00      	add	r7, sp, #0
 8006162:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8006164:	4b0a      	ldr	r3, [pc, #40]	; (8006190 <RCC_Delay+0x34>)
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	4a0a      	ldr	r2, [pc, #40]	; (8006194 <RCC_Delay+0x38>)
 800616a:	fba2 2303 	umull	r2, r3, r2, r3
 800616e:	0a5b      	lsrs	r3, r3, #9
 8006170:	687a      	ldr	r2, [r7, #4]
 8006172:	fb02 f303 	mul.w	r3, r2, r3
 8006176:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8006178:	bf00      	nop
  }
  while (Delay --);
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	1e5a      	subs	r2, r3, #1
 800617e:	60fa      	str	r2, [r7, #12]
 8006180:	2b00      	cmp	r3, #0
 8006182:	d1f9      	bne.n	8006178 <RCC_Delay+0x1c>
}
 8006184:	bf00      	nop
 8006186:	bf00      	nop
 8006188:	3714      	adds	r7, #20
 800618a:	46bd      	mov	sp, r7
 800618c:	bc80      	pop	{r7}
 800618e:	4770      	bx	lr
 8006190:	20000028 	.word	0x20000028
 8006194:	10624dd3 	.word	0x10624dd3

08006198 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006198:	b580      	push	{r7, lr}
 800619a:	b086      	sub	sp, #24
 800619c:	af00      	add	r7, sp, #0
 800619e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80061a0:	2300      	movs	r3, #0
 80061a2:	613b      	str	r3, [r7, #16]
 80061a4:	2300      	movs	r3, #0
 80061a6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	f003 0301 	and.w	r3, r3, #1
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d07d      	beq.n	80062b0 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 80061b4:	2300      	movs	r3, #0
 80061b6:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80061b8:	4b4f      	ldr	r3, [pc, #316]	; (80062f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80061ba:	69db      	ldr	r3, [r3, #28]
 80061bc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	d10d      	bne.n	80061e0 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80061c4:	4b4c      	ldr	r3, [pc, #304]	; (80062f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80061c6:	69db      	ldr	r3, [r3, #28]
 80061c8:	4a4b      	ldr	r2, [pc, #300]	; (80062f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80061ca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80061ce:	61d3      	str	r3, [r2, #28]
 80061d0:	4b49      	ldr	r3, [pc, #292]	; (80062f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80061d2:	69db      	ldr	r3, [r3, #28]
 80061d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80061d8:	60bb      	str	r3, [r7, #8]
 80061da:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80061dc:	2301      	movs	r3, #1
 80061de:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80061e0:	4b46      	ldr	r3, [pc, #280]	; (80062fc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	d118      	bne.n	800621e <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80061ec:	4b43      	ldr	r3, [pc, #268]	; (80062fc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	4a42      	ldr	r2, [pc, #264]	; (80062fc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80061f2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80061f6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80061f8:	f7fc fd22 	bl	8002c40 <HAL_GetTick>
 80061fc:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80061fe:	e008      	b.n	8006212 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006200:	f7fc fd1e 	bl	8002c40 <HAL_GetTick>
 8006204:	4602      	mov	r2, r0
 8006206:	693b      	ldr	r3, [r7, #16]
 8006208:	1ad3      	subs	r3, r2, r3
 800620a:	2b64      	cmp	r3, #100	; 0x64
 800620c:	d901      	bls.n	8006212 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800620e:	2303      	movs	r3, #3
 8006210:	e06d      	b.n	80062ee <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006212:	4b3a      	ldr	r3, [pc, #232]	; (80062fc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800621a:	2b00      	cmp	r3, #0
 800621c:	d0f0      	beq.n	8006200 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800621e:	4b36      	ldr	r3, [pc, #216]	; (80062f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006220:	6a1b      	ldr	r3, [r3, #32]
 8006222:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006226:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	2b00      	cmp	r3, #0
 800622c:	d02e      	beq.n	800628c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	685b      	ldr	r3, [r3, #4]
 8006232:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006236:	68fa      	ldr	r2, [r7, #12]
 8006238:	429a      	cmp	r2, r3
 800623a:	d027      	beq.n	800628c <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800623c:	4b2e      	ldr	r3, [pc, #184]	; (80062f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800623e:	6a1b      	ldr	r3, [r3, #32]
 8006240:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006244:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006246:	4b2e      	ldr	r3, [pc, #184]	; (8006300 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8006248:	2201      	movs	r2, #1
 800624a:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800624c:	4b2c      	ldr	r3, [pc, #176]	; (8006300 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800624e:	2200      	movs	r2, #0
 8006250:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8006252:	4a29      	ldr	r2, [pc, #164]	; (80062f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	f003 0301 	and.w	r3, r3, #1
 800625e:	2b00      	cmp	r3, #0
 8006260:	d014      	beq.n	800628c <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006262:	f7fc fced 	bl	8002c40 <HAL_GetTick>
 8006266:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006268:	e00a      	b.n	8006280 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800626a:	f7fc fce9 	bl	8002c40 <HAL_GetTick>
 800626e:	4602      	mov	r2, r0
 8006270:	693b      	ldr	r3, [r7, #16]
 8006272:	1ad3      	subs	r3, r2, r3
 8006274:	f241 3288 	movw	r2, #5000	; 0x1388
 8006278:	4293      	cmp	r3, r2
 800627a:	d901      	bls.n	8006280 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 800627c:	2303      	movs	r3, #3
 800627e:	e036      	b.n	80062ee <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006280:	4b1d      	ldr	r3, [pc, #116]	; (80062f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006282:	6a1b      	ldr	r3, [r3, #32]
 8006284:	f003 0302 	and.w	r3, r3, #2
 8006288:	2b00      	cmp	r3, #0
 800628a:	d0ee      	beq.n	800626a <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800628c:	4b1a      	ldr	r3, [pc, #104]	; (80062f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800628e:	6a1b      	ldr	r3, [r3, #32]
 8006290:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	685b      	ldr	r3, [r3, #4]
 8006298:	4917      	ldr	r1, [pc, #92]	; (80062f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800629a:	4313      	orrs	r3, r2
 800629c:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800629e:	7dfb      	ldrb	r3, [r7, #23]
 80062a0:	2b01      	cmp	r3, #1
 80062a2:	d105      	bne.n	80062b0 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80062a4:	4b14      	ldr	r3, [pc, #80]	; (80062f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80062a6:	69db      	ldr	r3, [r3, #28]
 80062a8:	4a13      	ldr	r2, [pc, #76]	; (80062f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80062aa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80062ae:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	f003 0302 	and.w	r3, r3, #2
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d008      	beq.n	80062ce <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80062bc:	4b0e      	ldr	r3, [pc, #56]	; (80062f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80062be:	685b      	ldr	r3, [r3, #4]
 80062c0:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	689b      	ldr	r3, [r3, #8]
 80062c8:	490b      	ldr	r1, [pc, #44]	; (80062f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80062ca:	4313      	orrs	r3, r2
 80062cc:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	f003 0310 	and.w	r3, r3, #16
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d008      	beq.n	80062ec <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80062da:	4b07      	ldr	r3, [pc, #28]	; (80062f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80062dc:	685b      	ldr	r3, [r3, #4]
 80062de:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	68db      	ldr	r3, [r3, #12]
 80062e6:	4904      	ldr	r1, [pc, #16]	; (80062f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80062e8:	4313      	orrs	r3, r2
 80062ea:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80062ec:	2300      	movs	r3, #0
}
 80062ee:	4618      	mov	r0, r3
 80062f0:	3718      	adds	r7, #24
 80062f2:	46bd      	mov	sp, r7
 80062f4:	bd80      	pop	{r7, pc}
 80062f6:	bf00      	nop
 80062f8:	40021000 	.word	0x40021000
 80062fc:	40007000 	.word	0x40007000
 8006300:	42420440 	.word	0x42420440

08006304 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8006304:	b590      	push	{r4, r7, lr}
 8006306:	b08d      	sub	sp, #52	; 0x34
 8006308:	af00      	add	r7, sp, #0
 800630a:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800630c:	4b58      	ldr	r3, [pc, #352]	; (8006470 <HAL_RCCEx_GetPeriphCLKFreq+0x16c>)
 800630e:	f107 040c 	add.w	r4, r7, #12
 8006312:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8006314:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8006318:	f240 2301 	movw	r3, #513	; 0x201
 800631c:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 800631e:	2300      	movs	r3, #0
 8006320:	627b      	str	r3, [r7, #36]	; 0x24
 8006322:	2300      	movs	r3, #0
 8006324:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006326:	2300      	movs	r3, #0
 8006328:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 800632a:	2300      	movs	r3, #0
 800632c:	61fb      	str	r3, [r7, #28]
 800632e:	2300      	movs	r3, #0
 8006330:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	2b10      	cmp	r3, #16
 8006336:	d00a      	beq.n	800634e <HAL_RCCEx_GetPeriphCLKFreq+0x4a>
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	2b10      	cmp	r3, #16
 800633c:	f200 808e 	bhi.w	800645c <HAL_RCCEx_GetPeriphCLKFreq+0x158>
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	2b01      	cmp	r3, #1
 8006344:	d049      	beq.n	80063da <HAL_RCCEx_GetPeriphCLKFreq+0xd6>
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	2b02      	cmp	r3, #2
 800634a:	d079      	beq.n	8006440 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 800634c:	e086      	b.n	800645c <HAL_RCCEx_GetPeriphCLKFreq+0x158>
      temp_reg = RCC->CFGR;
 800634e:	4b49      	ldr	r3, [pc, #292]	; (8006474 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8006350:	685b      	ldr	r3, [r3, #4]
 8006352:	61fb      	str	r3, [r7, #28]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8006354:	4b47      	ldr	r3, [pc, #284]	; (8006474 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800635c:	2b00      	cmp	r3, #0
 800635e:	d07f      	beq.n	8006460 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8006360:	69fb      	ldr	r3, [r7, #28]
 8006362:	0c9b      	lsrs	r3, r3, #18
 8006364:	f003 030f 	and.w	r3, r3, #15
 8006368:	3330      	adds	r3, #48	; 0x30
 800636a:	443b      	add	r3, r7
 800636c:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8006370:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8006372:	69fb      	ldr	r3, [r7, #28]
 8006374:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006378:	2b00      	cmp	r3, #0
 800637a:	d017      	beq.n	80063ac <HAL_RCCEx_GetPeriphCLKFreq+0xa8>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800637c:	4b3d      	ldr	r3, [pc, #244]	; (8006474 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 800637e:	685b      	ldr	r3, [r3, #4]
 8006380:	0c5b      	lsrs	r3, r3, #17
 8006382:	f003 0301 	and.w	r3, r3, #1
 8006386:	3330      	adds	r3, #48	; 0x30
 8006388:	443b      	add	r3, r7
 800638a:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800638e:	627b      	str	r3, [r7, #36]	; 0x24
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8006390:	69fb      	ldr	r3, [r7, #28]
 8006392:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006396:	2b00      	cmp	r3, #0
 8006398:	d00d      	beq.n	80063b6 <HAL_RCCEx_GetPeriphCLKFreq+0xb2>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 800639a:	4a37      	ldr	r2, [pc, #220]	; (8006478 <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 800639c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800639e:	fbb2 f2f3 	udiv	r2, r2, r3
 80063a2:	6a3b      	ldr	r3, [r7, #32]
 80063a4:	fb02 f303 	mul.w	r3, r2, r3
 80063a8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80063aa:	e004      	b.n	80063b6 <HAL_RCCEx_GetPeriphCLKFreq+0xb2>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80063ac:	6a3b      	ldr	r3, [r7, #32]
 80063ae:	4a33      	ldr	r2, [pc, #204]	; (800647c <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 80063b0:	fb02 f303 	mul.w	r3, r2, r3
 80063b4:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 80063b6:	4b2f      	ldr	r3, [pc, #188]	; (8006474 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 80063b8:	685b      	ldr	r3, [r3, #4]
 80063ba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80063be:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80063c2:	d102      	bne.n	80063ca <HAL_RCCEx_GetPeriphCLKFreq+0xc6>
          frequency = pllclk;
 80063c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80063c6:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 80063c8:	e04a      	b.n	8006460 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
          frequency = (pllclk * 2) / 3;
 80063ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80063cc:	005b      	lsls	r3, r3, #1
 80063ce:	4a2c      	ldr	r2, [pc, #176]	; (8006480 <HAL_RCCEx_GetPeriphCLKFreq+0x17c>)
 80063d0:	fba2 2303 	umull	r2, r3, r2, r3
 80063d4:	085b      	lsrs	r3, r3, #1
 80063d6:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 80063d8:	e042      	b.n	8006460 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
      temp_reg = RCC->BDCR;
 80063da:	4b26      	ldr	r3, [pc, #152]	; (8006474 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 80063dc:	6a1b      	ldr	r3, [r3, #32]
 80063de:	61fb      	str	r3, [r7, #28]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 80063e0:	69fb      	ldr	r3, [r7, #28]
 80063e2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80063e6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80063ea:	d108      	bne.n	80063fe <HAL_RCCEx_GetPeriphCLKFreq+0xfa>
 80063ec:	69fb      	ldr	r3, [r7, #28]
 80063ee:	f003 0302 	and.w	r3, r3, #2
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	d003      	beq.n	80063fe <HAL_RCCEx_GetPeriphCLKFreq+0xfa>
        frequency = LSE_VALUE;
 80063f6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80063fa:	62bb      	str	r3, [r7, #40]	; 0x28
 80063fc:	e01f      	b.n	800643e <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 80063fe:	69fb      	ldr	r3, [r7, #28]
 8006400:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006404:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006408:	d109      	bne.n	800641e <HAL_RCCEx_GetPeriphCLKFreq+0x11a>
 800640a:	4b1a      	ldr	r3, [pc, #104]	; (8006474 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 800640c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800640e:	f003 0302 	and.w	r3, r3, #2
 8006412:	2b00      	cmp	r3, #0
 8006414:	d003      	beq.n	800641e <HAL_RCCEx_GetPeriphCLKFreq+0x11a>
        frequency = LSI_VALUE;
 8006416:	f649 4340 	movw	r3, #40000	; 0x9c40
 800641a:	62bb      	str	r3, [r7, #40]	; 0x28
 800641c:	e00f      	b.n	800643e <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 800641e:	69fb      	ldr	r3, [r7, #28]
 8006420:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006424:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006428:	d11c      	bne.n	8006464 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
 800642a:	4b12      	ldr	r3, [pc, #72]	; (8006474 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006432:	2b00      	cmp	r3, #0
 8006434:	d016      	beq.n	8006464 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
        frequency = HSE_VALUE / 128U;
 8006436:	f24f 4324 	movw	r3, #62500	; 0xf424
 800643a:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 800643c:	e012      	b.n	8006464 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
 800643e:	e011      	b.n	8006464 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8006440:	f7ff fe78 	bl	8006134 <HAL_RCC_GetPCLK2Freq>
 8006444:	4602      	mov	r2, r0
 8006446:	4b0b      	ldr	r3, [pc, #44]	; (8006474 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8006448:	685b      	ldr	r3, [r3, #4]
 800644a:	0b9b      	lsrs	r3, r3, #14
 800644c:	f003 0303 	and.w	r3, r3, #3
 8006450:	3301      	adds	r3, #1
 8006452:	005b      	lsls	r3, r3, #1
 8006454:	fbb2 f3f3 	udiv	r3, r2, r3
 8006458:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 800645a:	e004      	b.n	8006466 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      break;
 800645c:	bf00      	nop
 800645e:	e002      	b.n	8006466 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      break;
 8006460:	bf00      	nop
 8006462:	e000      	b.n	8006466 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      break;
 8006464:	bf00      	nop
    }
  }
  return (frequency);
 8006466:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 8006468:	4618      	mov	r0, r3
 800646a:	3734      	adds	r7, #52	; 0x34
 800646c:	46bd      	mov	sp, r7
 800646e:	bd90      	pop	{r4, r7, pc}
 8006470:	0800c088 	.word	0x0800c088
 8006474:	40021000 	.word	0x40021000
 8006478:	007a1200 	.word	0x007a1200
 800647c:	003d0900 	.word	0x003d0900
 8006480:	aaaaaaab 	.word	0xaaaaaaab

08006484 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006484:	b580      	push	{r7, lr}
 8006486:	b082      	sub	sp, #8
 8006488:	af00      	add	r7, sp, #0
 800648a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	2b00      	cmp	r3, #0
 8006490:	d101      	bne.n	8006496 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006492:	2301      	movs	r3, #1
 8006494:	e041      	b.n	800651a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800649c:	b2db      	uxtb	r3, r3
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d106      	bne.n	80064b0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	2200      	movs	r2, #0
 80064a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80064aa:	6878      	ldr	r0, [r7, #4]
 80064ac:	f7fc fa72 	bl	8002994 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	2202      	movs	r2, #2
 80064b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	681a      	ldr	r2, [r3, #0]
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	3304      	adds	r3, #4
 80064c0:	4619      	mov	r1, r3
 80064c2:	4610      	mov	r0, r2
 80064c4:	f000 fca0 	bl	8006e08 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	2201      	movs	r2, #1
 80064cc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	2201      	movs	r2, #1
 80064d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	2201      	movs	r2, #1
 80064dc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	2201      	movs	r2, #1
 80064e4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	2201      	movs	r2, #1
 80064ec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	2201      	movs	r2, #1
 80064f4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	2201      	movs	r2, #1
 80064fc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	2201      	movs	r2, #1
 8006504:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	2201      	movs	r2, #1
 800650c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	2201      	movs	r2, #1
 8006514:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006518:	2300      	movs	r3, #0
}
 800651a:	4618      	mov	r0, r3
 800651c:	3708      	adds	r7, #8
 800651e:	46bd      	mov	sp, r7
 8006520:	bd80      	pop	{r7, pc}
	...

08006524 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8006524:	b480      	push	{r7}
 8006526:	b085      	sub	sp, #20
 8006528:	af00      	add	r7, sp, #0
 800652a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006532:	b2db      	uxtb	r3, r3
 8006534:	2b01      	cmp	r3, #1
 8006536:	d001      	beq.n	800653c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8006538:	2301      	movs	r3, #1
 800653a:	e032      	b.n	80065a2 <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	2202      	movs	r2, #2
 8006540:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	4a18      	ldr	r2, [pc, #96]	; (80065ac <HAL_TIM_Base_Start+0x88>)
 800654a:	4293      	cmp	r3, r2
 800654c:	d00e      	beq.n	800656c <HAL_TIM_Base_Start+0x48>
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006556:	d009      	beq.n	800656c <HAL_TIM_Base_Start+0x48>
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	4a14      	ldr	r2, [pc, #80]	; (80065b0 <HAL_TIM_Base_Start+0x8c>)
 800655e:	4293      	cmp	r3, r2
 8006560:	d004      	beq.n	800656c <HAL_TIM_Base_Start+0x48>
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	4a13      	ldr	r2, [pc, #76]	; (80065b4 <HAL_TIM_Base_Start+0x90>)
 8006568:	4293      	cmp	r3, r2
 800656a:	d111      	bne.n	8006590 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	689b      	ldr	r3, [r3, #8]
 8006572:	f003 0307 	and.w	r3, r3, #7
 8006576:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	2b06      	cmp	r3, #6
 800657c:	d010      	beq.n	80065a0 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	681a      	ldr	r2, [r3, #0]
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	f042 0201 	orr.w	r2, r2, #1
 800658c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800658e:	e007      	b.n	80065a0 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	681a      	ldr	r2, [r3, #0]
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	f042 0201 	orr.w	r2, r2, #1
 800659e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80065a0:	2300      	movs	r3, #0
}
 80065a2:	4618      	mov	r0, r3
 80065a4:	3714      	adds	r7, #20
 80065a6:	46bd      	mov	sp, r7
 80065a8:	bc80      	pop	{r7}
 80065aa:	4770      	bx	lr
 80065ac:	40012c00 	.word	0x40012c00
 80065b0:	40000400 	.word	0x40000400
 80065b4:	40000800 	.word	0x40000800

080065b8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80065b8:	b480      	push	{r7}
 80065ba:	b085      	sub	sp, #20
 80065bc:	af00      	add	r7, sp, #0
 80065be:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80065c6:	b2db      	uxtb	r3, r3
 80065c8:	2b01      	cmp	r3, #1
 80065ca:	d001      	beq.n	80065d0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80065cc:	2301      	movs	r3, #1
 80065ce:	e03a      	b.n	8006646 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	2202      	movs	r2, #2
 80065d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	68da      	ldr	r2, [r3, #12]
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	f042 0201 	orr.w	r2, r2, #1
 80065e6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	4a18      	ldr	r2, [pc, #96]	; (8006650 <HAL_TIM_Base_Start_IT+0x98>)
 80065ee:	4293      	cmp	r3, r2
 80065f0:	d00e      	beq.n	8006610 <HAL_TIM_Base_Start_IT+0x58>
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80065fa:	d009      	beq.n	8006610 <HAL_TIM_Base_Start_IT+0x58>
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	4a14      	ldr	r2, [pc, #80]	; (8006654 <HAL_TIM_Base_Start_IT+0x9c>)
 8006602:	4293      	cmp	r3, r2
 8006604:	d004      	beq.n	8006610 <HAL_TIM_Base_Start_IT+0x58>
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	4a13      	ldr	r2, [pc, #76]	; (8006658 <HAL_TIM_Base_Start_IT+0xa0>)
 800660c:	4293      	cmp	r3, r2
 800660e:	d111      	bne.n	8006634 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	689b      	ldr	r3, [r3, #8]
 8006616:	f003 0307 	and.w	r3, r3, #7
 800661a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	2b06      	cmp	r3, #6
 8006620:	d010      	beq.n	8006644 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	681a      	ldr	r2, [r3, #0]
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	f042 0201 	orr.w	r2, r2, #1
 8006630:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006632:	e007      	b.n	8006644 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	681a      	ldr	r2, [r3, #0]
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	f042 0201 	orr.w	r2, r2, #1
 8006642:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006644:	2300      	movs	r3, #0
}
 8006646:	4618      	mov	r0, r3
 8006648:	3714      	adds	r7, #20
 800664a:	46bd      	mov	sp, r7
 800664c:	bc80      	pop	{r7}
 800664e:	4770      	bx	lr
 8006650:	40012c00 	.word	0x40012c00
 8006654:	40000400 	.word	0x40000400
 8006658:	40000800 	.word	0x40000800

0800665c <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800665c:	b480      	push	{r7}
 800665e:	b083      	sub	sp, #12
 8006660:	af00      	add	r7, sp, #0
 8006662:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	68da      	ldr	r2, [r3, #12]
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	f022 0201 	bic.w	r2, r2, #1
 8006672:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	6a1a      	ldr	r2, [r3, #32]
 800667a:	f241 1311 	movw	r3, #4369	; 0x1111
 800667e:	4013      	ands	r3, r2
 8006680:	2b00      	cmp	r3, #0
 8006682:	d10f      	bne.n	80066a4 <HAL_TIM_Base_Stop_IT+0x48>
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	6a1a      	ldr	r2, [r3, #32]
 800668a:	f240 4344 	movw	r3, #1092	; 0x444
 800668e:	4013      	ands	r3, r2
 8006690:	2b00      	cmp	r3, #0
 8006692:	d107      	bne.n	80066a4 <HAL_TIM_Base_Stop_IT+0x48>
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	681a      	ldr	r2, [r3, #0]
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	f022 0201 	bic.w	r2, r2, #1
 80066a2:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	2201      	movs	r2, #1
 80066a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 80066ac:	2300      	movs	r3, #0
}
 80066ae:	4618      	mov	r0, r3
 80066b0:	370c      	adds	r7, #12
 80066b2:	46bd      	mov	sp, r7
 80066b4:	bc80      	pop	{r7}
 80066b6:	4770      	bx	lr

080066b8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80066b8:	b580      	push	{r7, lr}
 80066ba:	b082      	sub	sp, #8
 80066bc:	af00      	add	r7, sp, #0
 80066be:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d101      	bne.n	80066ca <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80066c6:	2301      	movs	r3, #1
 80066c8:	e041      	b.n	800674e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80066d0:	b2db      	uxtb	r3, r3
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d106      	bne.n	80066e4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	2200      	movs	r2, #0
 80066da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80066de:	6878      	ldr	r0, [r7, #4]
 80066e0:	f000 f839 	bl	8006756 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	2202      	movs	r2, #2
 80066e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	681a      	ldr	r2, [r3, #0]
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	3304      	adds	r3, #4
 80066f4:	4619      	mov	r1, r3
 80066f6:	4610      	mov	r0, r2
 80066f8:	f000 fb86 	bl	8006e08 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	2201      	movs	r2, #1
 8006700:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	2201      	movs	r2, #1
 8006708:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	2201      	movs	r2, #1
 8006710:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	2201      	movs	r2, #1
 8006718:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	2201      	movs	r2, #1
 8006720:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	2201      	movs	r2, #1
 8006728:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	2201      	movs	r2, #1
 8006730:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	2201      	movs	r2, #1
 8006738:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	2201      	movs	r2, #1
 8006740:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	2201      	movs	r2, #1
 8006748:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800674c:	2300      	movs	r3, #0
}
 800674e:	4618      	mov	r0, r3
 8006750:	3708      	adds	r7, #8
 8006752:	46bd      	mov	sp, r7
 8006754:	bd80      	pop	{r7, pc}

08006756 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006756:	b480      	push	{r7}
 8006758:	b083      	sub	sp, #12
 800675a:	af00      	add	r7, sp, #0
 800675c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800675e:	bf00      	nop
 8006760:	370c      	adds	r7, #12
 8006762:	46bd      	mov	sp, r7
 8006764:	bc80      	pop	{r7}
 8006766:	4770      	bx	lr

08006768 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006768:	b580      	push	{r7, lr}
 800676a:	b084      	sub	sp, #16
 800676c:	af00      	add	r7, sp, #0
 800676e:	6078      	str	r0, [r7, #4]
 8006770:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006772:	683b      	ldr	r3, [r7, #0]
 8006774:	2b00      	cmp	r3, #0
 8006776:	d109      	bne.n	800678c <HAL_TIM_PWM_Start+0x24>
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800677e:	b2db      	uxtb	r3, r3
 8006780:	2b01      	cmp	r3, #1
 8006782:	bf14      	ite	ne
 8006784:	2301      	movne	r3, #1
 8006786:	2300      	moveq	r3, #0
 8006788:	b2db      	uxtb	r3, r3
 800678a:	e022      	b.n	80067d2 <HAL_TIM_PWM_Start+0x6a>
 800678c:	683b      	ldr	r3, [r7, #0]
 800678e:	2b04      	cmp	r3, #4
 8006790:	d109      	bne.n	80067a6 <HAL_TIM_PWM_Start+0x3e>
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006798:	b2db      	uxtb	r3, r3
 800679a:	2b01      	cmp	r3, #1
 800679c:	bf14      	ite	ne
 800679e:	2301      	movne	r3, #1
 80067a0:	2300      	moveq	r3, #0
 80067a2:	b2db      	uxtb	r3, r3
 80067a4:	e015      	b.n	80067d2 <HAL_TIM_PWM_Start+0x6a>
 80067a6:	683b      	ldr	r3, [r7, #0]
 80067a8:	2b08      	cmp	r3, #8
 80067aa:	d109      	bne.n	80067c0 <HAL_TIM_PWM_Start+0x58>
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80067b2:	b2db      	uxtb	r3, r3
 80067b4:	2b01      	cmp	r3, #1
 80067b6:	bf14      	ite	ne
 80067b8:	2301      	movne	r3, #1
 80067ba:	2300      	moveq	r3, #0
 80067bc:	b2db      	uxtb	r3, r3
 80067be:	e008      	b.n	80067d2 <HAL_TIM_PWM_Start+0x6a>
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80067c6:	b2db      	uxtb	r3, r3
 80067c8:	2b01      	cmp	r3, #1
 80067ca:	bf14      	ite	ne
 80067cc:	2301      	movne	r3, #1
 80067ce:	2300      	moveq	r3, #0
 80067d0:	b2db      	uxtb	r3, r3
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d001      	beq.n	80067da <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80067d6:	2301      	movs	r3, #1
 80067d8:	e05e      	b.n	8006898 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80067da:	683b      	ldr	r3, [r7, #0]
 80067dc:	2b00      	cmp	r3, #0
 80067de:	d104      	bne.n	80067ea <HAL_TIM_PWM_Start+0x82>
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	2202      	movs	r2, #2
 80067e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80067e8:	e013      	b.n	8006812 <HAL_TIM_PWM_Start+0xaa>
 80067ea:	683b      	ldr	r3, [r7, #0]
 80067ec:	2b04      	cmp	r3, #4
 80067ee:	d104      	bne.n	80067fa <HAL_TIM_PWM_Start+0x92>
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	2202      	movs	r2, #2
 80067f4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80067f8:	e00b      	b.n	8006812 <HAL_TIM_PWM_Start+0xaa>
 80067fa:	683b      	ldr	r3, [r7, #0]
 80067fc:	2b08      	cmp	r3, #8
 80067fe:	d104      	bne.n	800680a <HAL_TIM_PWM_Start+0xa2>
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	2202      	movs	r2, #2
 8006804:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006808:	e003      	b.n	8006812 <HAL_TIM_PWM_Start+0xaa>
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	2202      	movs	r2, #2
 800680e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	2201      	movs	r2, #1
 8006818:	6839      	ldr	r1, [r7, #0]
 800681a:	4618      	mov	r0, r3
 800681c:	f000 fd74 	bl	8007308 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	4a1e      	ldr	r2, [pc, #120]	; (80068a0 <HAL_TIM_PWM_Start+0x138>)
 8006826:	4293      	cmp	r3, r2
 8006828:	d107      	bne.n	800683a <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006838:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	4a18      	ldr	r2, [pc, #96]	; (80068a0 <HAL_TIM_PWM_Start+0x138>)
 8006840:	4293      	cmp	r3, r2
 8006842:	d00e      	beq.n	8006862 <HAL_TIM_PWM_Start+0xfa>
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800684c:	d009      	beq.n	8006862 <HAL_TIM_PWM_Start+0xfa>
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	4a14      	ldr	r2, [pc, #80]	; (80068a4 <HAL_TIM_PWM_Start+0x13c>)
 8006854:	4293      	cmp	r3, r2
 8006856:	d004      	beq.n	8006862 <HAL_TIM_PWM_Start+0xfa>
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	4a12      	ldr	r2, [pc, #72]	; (80068a8 <HAL_TIM_PWM_Start+0x140>)
 800685e:	4293      	cmp	r3, r2
 8006860:	d111      	bne.n	8006886 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	689b      	ldr	r3, [r3, #8]
 8006868:	f003 0307 	and.w	r3, r3, #7
 800686c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	2b06      	cmp	r3, #6
 8006872:	d010      	beq.n	8006896 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	681a      	ldr	r2, [r3, #0]
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	f042 0201 	orr.w	r2, r2, #1
 8006882:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006884:	e007      	b.n	8006896 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	681a      	ldr	r2, [r3, #0]
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	f042 0201 	orr.w	r2, r2, #1
 8006894:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006896:	2300      	movs	r3, #0
}
 8006898:	4618      	mov	r0, r3
 800689a:	3710      	adds	r7, #16
 800689c:	46bd      	mov	sp, r7
 800689e:	bd80      	pop	{r7, pc}
 80068a0:	40012c00 	.word	0x40012c00
 80068a4:	40000400 	.word	0x40000400
 80068a8:	40000800 	.word	0x40000800

080068ac <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80068ac:	b580      	push	{r7, lr}
 80068ae:	b082      	sub	sp, #8
 80068b0:	af00      	add	r7, sp, #0
 80068b2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	691b      	ldr	r3, [r3, #16]
 80068ba:	f003 0302 	and.w	r3, r3, #2
 80068be:	2b02      	cmp	r3, #2
 80068c0:	d122      	bne.n	8006908 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	68db      	ldr	r3, [r3, #12]
 80068c8:	f003 0302 	and.w	r3, r3, #2
 80068cc:	2b02      	cmp	r3, #2
 80068ce:	d11b      	bne.n	8006908 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	f06f 0202 	mvn.w	r2, #2
 80068d8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	2201      	movs	r2, #1
 80068de:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	699b      	ldr	r3, [r3, #24]
 80068e6:	f003 0303 	and.w	r3, r3, #3
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	d003      	beq.n	80068f6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80068ee:	6878      	ldr	r0, [r7, #4]
 80068f0:	f000 fa6f 	bl	8006dd2 <HAL_TIM_IC_CaptureCallback>
 80068f4:	e005      	b.n	8006902 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80068f6:	6878      	ldr	r0, [r7, #4]
 80068f8:	f000 fa62 	bl	8006dc0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80068fc:	6878      	ldr	r0, [r7, #4]
 80068fe:	f000 fa71 	bl	8006de4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	2200      	movs	r2, #0
 8006906:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	691b      	ldr	r3, [r3, #16]
 800690e:	f003 0304 	and.w	r3, r3, #4
 8006912:	2b04      	cmp	r3, #4
 8006914:	d122      	bne.n	800695c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	68db      	ldr	r3, [r3, #12]
 800691c:	f003 0304 	and.w	r3, r3, #4
 8006920:	2b04      	cmp	r3, #4
 8006922:	d11b      	bne.n	800695c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	f06f 0204 	mvn.w	r2, #4
 800692c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	2202      	movs	r2, #2
 8006932:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	699b      	ldr	r3, [r3, #24]
 800693a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800693e:	2b00      	cmp	r3, #0
 8006940:	d003      	beq.n	800694a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006942:	6878      	ldr	r0, [r7, #4]
 8006944:	f000 fa45 	bl	8006dd2 <HAL_TIM_IC_CaptureCallback>
 8006948:	e005      	b.n	8006956 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800694a:	6878      	ldr	r0, [r7, #4]
 800694c:	f000 fa38 	bl	8006dc0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006950:	6878      	ldr	r0, [r7, #4]
 8006952:	f000 fa47 	bl	8006de4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	2200      	movs	r2, #0
 800695a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	691b      	ldr	r3, [r3, #16]
 8006962:	f003 0308 	and.w	r3, r3, #8
 8006966:	2b08      	cmp	r3, #8
 8006968:	d122      	bne.n	80069b0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	68db      	ldr	r3, [r3, #12]
 8006970:	f003 0308 	and.w	r3, r3, #8
 8006974:	2b08      	cmp	r3, #8
 8006976:	d11b      	bne.n	80069b0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	f06f 0208 	mvn.w	r2, #8
 8006980:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	2204      	movs	r2, #4
 8006986:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	69db      	ldr	r3, [r3, #28]
 800698e:	f003 0303 	and.w	r3, r3, #3
 8006992:	2b00      	cmp	r3, #0
 8006994:	d003      	beq.n	800699e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006996:	6878      	ldr	r0, [r7, #4]
 8006998:	f000 fa1b 	bl	8006dd2 <HAL_TIM_IC_CaptureCallback>
 800699c:	e005      	b.n	80069aa <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800699e:	6878      	ldr	r0, [r7, #4]
 80069a0:	f000 fa0e 	bl	8006dc0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80069a4:	6878      	ldr	r0, [r7, #4]
 80069a6:	f000 fa1d 	bl	8006de4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	2200      	movs	r2, #0
 80069ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	691b      	ldr	r3, [r3, #16]
 80069b6:	f003 0310 	and.w	r3, r3, #16
 80069ba:	2b10      	cmp	r3, #16
 80069bc:	d122      	bne.n	8006a04 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	68db      	ldr	r3, [r3, #12]
 80069c4:	f003 0310 	and.w	r3, r3, #16
 80069c8:	2b10      	cmp	r3, #16
 80069ca:	d11b      	bne.n	8006a04 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	f06f 0210 	mvn.w	r2, #16
 80069d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	2208      	movs	r2, #8
 80069da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	69db      	ldr	r3, [r3, #28]
 80069e2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d003      	beq.n	80069f2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80069ea:	6878      	ldr	r0, [r7, #4]
 80069ec:	f000 f9f1 	bl	8006dd2 <HAL_TIM_IC_CaptureCallback>
 80069f0:	e005      	b.n	80069fe <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80069f2:	6878      	ldr	r0, [r7, #4]
 80069f4:	f000 f9e4 	bl	8006dc0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80069f8:	6878      	ldr	r0, [r7, #4]
 80069fa:	f000 f9f3 	bl	8006de4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	2200      	movs	r2, #0
 8006a02:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	691b      	ldr	r3, [r3, #16]
 8006a0a:	f003 0301 	and.w	r3, r3, #1
 8006a0e:	2b01      	cmp	r3, #1
 8006a10:	d10e      	bne.n	8006a30 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	68db      	ldr	r3, [r3, #12]
 8006a18:	f003 0301 	and.w	r3, r3, #1
 8006a1c:	2b01      	cmp	r3, #1
 8006a1e:	d107      	bne.n	8006a30 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	f06f 0201 	mvn.w	r2, #1
 8006a28:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006a2a:	6878      	ldr	r0, [r7, #4]
 8006a2c:	f7fa f88c 	bl	8000b48 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	691b      	ldr	r3, [r3, #16]
 8006a36:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006a3a:	2b80      	cmp	r3, #128	; 0x80
 8006a3c:	d10e      	bne.n	8006a5c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	68db      	ldr	r3, [r3, #12]
 8006a44:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006a48:	2b80      	cmp	r3, #128	; 0x80
 8006a4a:	d107      	bne.n	8006a5c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006a54:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006a56:	6878      	ldr	r0, [r7, #4]
 8006a58:	f000 fce1 	bl	800741e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	691b      	ldr	r3, [r3, #16]
 8006a62:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a66:	2b40      	cmp	r3, #64	; 0x40
 8006a68:	d10e      	bne.n	8006a88 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	68db      	ldr	r3, [r3, #12]
 8006a70:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a74:	2b40      	cmp	r3, #64	; 0x40
 8006a76:	d107      	bne.n	8006a88 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006a80:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006a82:	6878      	ldr	r0, [r7, #4]
 8006a84:	f000 f9b7 	bl	8006df6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	691b      	ldr	r3, [r3, #16]
 8006a8e:	f003 0320 	and.w	r3, r3, #32
 8006a92:	2b20      	cmp	r3, #32
 8006a94:	d10e      	bne.n	8006ab4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	68db      	ldr	r3, [r3, #12]
 8006a9c:	f003 0320 	and.w	r3, r3, #32
 8006aa0:	2b20      	cmp	r3, #32
 8006aa2:	d107      	bne.n	8006ab4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	f06f 0220 	mvn.w	r2, #32
 8006aac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006aae:	6878      	ldr	r0, [r7, #4]
 8006ab0:	f000 fcac 	bl	800740c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006ab4:	bf00      	nop
 8006ab6:	3708      	adds	r7, #8
 8006ab8:	46bd      	mov	sp, r7
 8006aba:	bd80      	pop	{r7, pc}

08006abc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006abc:	b580      	push	{r7, lr}
 8006abe:	b084      	sub	sp, #16
 8006ac0:	af00      	add	r7, sp, #0
 8006ac2:	60f8      	str	r0, [r7, #12]
 8006ac4:	60b9      	str	r1, [r7, #8]
 8006ac6:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006ace:	2b01      	cmp	r3, #1
 8006ad0:	d101      	bne.n	8006ad6 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8006ad2:	2302      	movs	r3, #2
 8006ad4:	e0ac      	b.n	8006c30 <HAL_TIM_PWM_ConfigChannel+0x174>
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	2201      	movs	r2, #1
 8006ada:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	2b0c      	cmp	r3, #12
 8006ae2:	f200 809f 	bhi.w	8006c24 <HAL_TIM_PWM_ConfigChannel+0x168>
 8006ae6:	a201      	add	r2, pc, #4	; (adr r2, 8006aec <HAL_TIM_PWM_ConfigChannel+0x30>)
 8006ae8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006aec:	08006b21 	.word	0x08006b21
 8006af0:	08006c25 	.word	0x08006c25
 8006af4:	08006c25 	.word	0x08006c25
 8006af8:	08006c25 	.word	0x08006c25
 8006afc:	08006b61 	.word	0x08006b61
 8006b00:	08006c25 	.word	0x08006c25
 8006b04:	08006c25 	.word	0x08006c25
 8006b08:	08006c25 	.word	0x08006c25
 8006b0c:	08006ba3 	.word	0x08006ba3
 8006b10:	08006c25 	.word	0x08006c25
 8006b14:	08006c25 	.word	0x08006c25
 8006b18:	08006c25 	.word	0x08006c25
 8006b1c:	08006be3 	.word	0x08006be3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	68b9      	ldr	r1, [r7, #8]
 8006b26:	4618      	mov	r0, r3
 8006b28:	f000 f9d0 	bl	8006ecc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	699a      	ldr	r2, [r3, #24]
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	f042 0208 	orr.w	r2, r2, #8
 8006b3a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	699a      	ldr	r2, [r3, #24]
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	f022 0204 	bic.w	r2, r2, #4
 8006b4a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	6999      	ldr	r1, [r3, #24]
 8006b52:	68bb      	ldr	r3, [r7, #8]
 8006b54:	691a      	ldr	r2, [r3, #16]
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	430a      	orrs	r2, r1
 8006b5c:	619a      	str	r2, [r3, #24]
      break;
 8006b5e:	e062      	b.n	8006c26 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	68b9      	ldr	r1, [r7, #8]
 8006b66:	4618      	mov	r0, r3
 8006b68:	f000 fa16 	bl	8006f98 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	699a      	ldr	r2, [r3, #24]
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006b7a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	699a      	ldr	r2, [r3, #24]
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006b8a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	6999      	ldr	r1, [r3, #24]
 8006b92:	68bb      	ldr	r3, [r7, #8]
 8006b94:	691b      	ldr	r3, [r3, #16]
 8006b96:	021a      	lsls	r2, r3, #8
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	430a      	orrs	r2, r1
 8006b9e:	619a      	str	r2, [r3, #24]
      break;
 8006ba0:	e041      	b.n	8006c26 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	68b9      	ldr	r1, [r7, #8]
 8006ba8:	4618      	mov	r0, r3
 8006baa:	f000 fa5f 	bl	800706c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	69da      	ldr	r2, [r3, #28]
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	f042 0208 	orr.w	r2, r2, #8
 8006bbc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	69da      	ldr	r2, [r3, #28]
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	f022 0204 	bic.w	r2, r2, #4
 8006bcc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	69d9      	ldr	r1, [r3, #28]
 8006bd4:	68bb      	ldr	r3, [r7, #8]
 8006bd6:	691a      	ldr	r2, [r3, #16]
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	430a      	orrs	r2, r1
 8006bde:	61da      	str	r2, [r3, #28]
      break;
 8006be0:	e021      	b.n	8006c26 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	68b9      	ldr	r1, [r7, #8]
 8006be8:	4618      	mov	r0, r3
 8006bea:	f000 faa9 	bl	8007140 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	69da      	ldr	r2, [r3, #28]
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006bfc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	69da      	ldr	r2, [r3, #28]
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006c0c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	69d9      	ldr	r1, [r3, #28]
 8006c14:	68bb      	ldr	r3, [r7, #8]
 8006c16:	691b      	ldr	r3, [r3, #16]
 8006c18:	021a      	lsls	r2, r3, #8
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	430a      	orrs	r2, r1
 8006c20:	61da      	str	r2, [r3, #28]
      break;
 8006c22:	e000      	b.n	8006c26 <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8006c24:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	2200      	movs	r2, #0
 8006c2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006c2e:	2300      	movs	r3, #0
}
 8006c30:	4618      	mov	r0, r3
 8006c32:	3710      	adds	r7, #16
 8006c34:	46bd      	mov	sp, r7
 8006c36:	bd80      	pop	{r7, pc}

08006c38 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006c38:	b580      	push	{r7, lr}
 8006c3a:	b084      	sub	sp, #16
 8006c3c:	af00      	add	r7, sp, #0
 8006c3e:	6078      	str	r0, [r7, #4]
 8006c40:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006c48:	2b01      	cmp	r3, #1
 8006c4a:	d101      	bne.n	8006c50 <HAL_TIM_ConfigClockSource+0x18>
 8006c4c:	2302      	movs	r3, #2
 8006c4e:	e0b3      	b.n	8006db8 <HAL_TIM_ConfigClockSource+0x180>
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	2201      	movs	r2, #1
 8006c54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	2202      	movs	r2, #2
 8006c5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	689b      	ldr	r3, [r3, #8]
 8006c66:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006c6e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006c76:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	68fa      	ldr	r2, [r7, #12]
 8006c7e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006c80:	683b      	ldr	r3, [r7, #0]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006c88:	d03e      	beq.n	8006d08 <HAL_TIM_ConfigClockSource+0xd0>
 8006c8a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006c8e:	f200 8087 	bhi.w	8006da0 <HAL_TIM_ConfigClockSource+0x168>
 8006c92:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006c96:	f000 8085 	beq.w	8006da4 <HAL_TIM_ConfigClockSource+0x16c>
 8006c9a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006c9e:	d87f      	bhi.n	8006da0 <HAL_TIM_ConfigClockSource+0x168>
 8006ca0:	2b70      	cmp	r3, #112	; 0x70
 8006ca2:	d01a      	beq.n	8006cda <HAL_TIM_ConfigClockSource+0xa2>
 8006ca4:	2b70      	cmp	r3, #112	; 0x70
 8006ca6:	d87b      	bhi.n	8006da0 <HAL_TIM_ConfigClockSource+0x168>
 8006ca8:	2b60      	cmp	r3, #96	; 0x60
 8006caa:	d050      	beq.n	8006d4e <HAL_TIM_ConfigClockSource+0x116>
 8006cac:	2b60      	cmp	r3, #96	; 0x60
 8006cae:	d877      	bhi.n	8006da0 <HAL_TIM_ConfigClockSource+0x168>
 8006cb0:	2b50      	cmp	r3, #80	; 0x50
 8006cb2:	d03c      	beq.n	8006d2e <HAL_TIM_ConfigClockSource+0xf6>
 8006cb4:	2b50      	cmp	r3, #80	; 0x50
 8006cb6:	d873      	bhi.n	8006da0 <HAL_TIM_ConfigClockSource+0x168>
 8006cb8:	2b40      	cmp	r3, #64	; 0x40
 8006cba:	d058      	beq.n	8006d6e <HAL_TIM_ConfigClockSource+0x136>
 8006cbc:	2b40      	cmp	r3, #64	; 0x40
 8006cbe:	d86f      	bhi.n	8006da0 <HAL_TIM_ConfigClockSource+0x168>
 8006cc0:	2b30      	cmp	r3, #48	; 0x30
 8006cc2:	d064      	beq.n	8006d8e <HAL_TIM_ConfigClockSource+0x156>
 8006cc4:	2b30      	cmp	r3, #48	; 0x30
 8006cc6:	d86b      	bhi.n	8006da0 <HAL_TIM_ConfigClockSource+0x168>
 8006cc8:	2b20      	cmp	r3, #32
 8006cca:	d060      	beq.n	8006d8e <HAL_TIM_ConfigClockSource+0x156>
 8006ccc:	2b20      	cmp	r3, #32
 8006cce:	d867      	bhi.n	8006da0 <HAL_TIM_ConfigClockSource+0x168>
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	d05c      	beq.n	8006d8e <HAL_TIM_ConfigClockSource+0x156>
 8006cd4:	2b10      	cmp	r3, #16
 8006cd6:	d05a      	beq.n	8006d8e <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8006cd8:	e062      	b.n	8006da0 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	6818      	ldr	r0, [r3, #0]
 8006cde:	683b      	ldr	r3, [r7, #0]
 8006ce0:	6899      	ldr	r1, [r3, #8]
 8006ce2:	683b      	ldr	r3, [r7, #0]
 8006ce4:	685a      	ldr	r2, [r3, #4]
 8006ce6:	683b      	ldr	r3, [r7, #0]
 8006ce8:	68db      	ldr	r3, [r3, #12]
 8006cea:	f000 faee 	bl	80072ca <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	689b      	ldr	r3, [r3, #8]
 8006cf4:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006cfc:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	68fa      	ldr	r2, [r7, #12]
 8006d04:	609a      	str	r2, [r3, #8]
      break;
 8006d06:	e04e      	b.n	8006da6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	6818      	ldr	r0, [r3, #0]
 8006d0c:	683b      	ldr	r3, [r7, #0]
 8006d0e:	6899      	ldr	r1, [r3, #8]
 8006d10:	683b      	ldr	r3, [r7, #0]
 8006d12:	685a      	ldr	r2, [r3, #4]
 8006d14:	683b      	ldr	r3, [r7, #0]
 8006d16:	68db      	ldr	r3, [r3, #12]
 8006d18:	f000 fad7 	bl	80072ca <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	689a      	ldr	r2, [r3, #8]
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006d2a:	609a      	str	r2, [r3, #8]
      break;
 8006d2c:	e03b      	b.n	8006da6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	6818      	ldr	r0, [r3, #0]
 8006d32:	683b      	ldr	r3, [r7, #0]
 8006d34:	6859      	ldr	r1, [r3, #4]
 8006d36:	683b      	ldr	r3, [r7, #0]
 8006d38:	68db      	ldr	r3, [r3, #12]
 8006d3a:	461a      	mov	r2, r3
 8006d3c:	f000 fa4e 	bl	80071dc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	2150      	movs	r1, #80	; 0x50
 8006d46:	4618      	mov	r0, r3
 8006d48:	f000 faa5 	bl	8007296 <TIM_ITRx_SetConfig>
      break;
 8006d4c:	e02b      	b.n	8006da6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	6818      	ldr	r0, [r3, #0]
 8006d52:	683b      	ldr	r3, [r7, #0]
 8006d54:	6859      	ldr	r1, [r3, #4]
 8006d56:	683b      	ldr	r3, [r7, #0]
 8006d58:	68db      	ldr	r3, [r3, #12]
 8006d5a:	461a      	mov	r2, r3
 8006d5c:	f000 fa6c 	bl	8007238 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	2160      	movs	r1, #96	; 0x60
 8006d66:	4618      	mov	r0, r3
 8006d68:	f000 fa95 	bl	8007296 <TIM_ITRx_SetConfig>
      break;
 8006d6c:	e01b      	b.n	8006da6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	6818      	ldr	r0, [r3, #0]
 8006d72:	683b      	ldr	r3, [r7, #0]
 8006d74:	6859      	ldr	r1, [r3, #4]
 8006d76:	683b      	ldr	r3, [r7, #0]
 8006d78:	68db      	ldr	r3, [r3, #12]
 8006d7a:	461a      	mov	r2, r3
 8006d7c:	f000 fa2e 	bl	80071dc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	2140      	movs	r1, #64	; 0x40
 8006d86:	4618      	mov	r0, r3
 8006d88:	f000 fa85 	bl	8007296 <TIM_ITRx_SetConfig>
      break;
 8006d8c:	e00b      	b.n	8006da6 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	681a      	ldr	r2, [r3, #0]
 8006d92:	683b      	ldr	r3, [r7, #0]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	4619      	mov	r1, r3
 8006d98:	4610      	mov	r0, r2
 8006d9a:	f000 fa7c 	bl	8007296 <TIM_ITRx_SetConfig>
        break;
 8006d9e:	e002      	b.n	8006da6 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8006da0:	bf00      	nop
 8006da2:	e000      	b.n	8006da6 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8006da4:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	2201      	movs	r2, #1
 8006daa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	2200      	movs	r2, #0
 8006db2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006db6:	2300      	movs	r3, #0
}
 8006db8:	4618      	mov	r0, r3
 8006dba:	3710      	adds	r7, #16
 8006dbc:	46bd      	mov	sp, r7
 8006dbe:	bd80      	pop	{r7, pc}

08006dc0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006dc0:	b480      	push	{r7}
 8006dc2:	b083      	sub	sp, #12
 8006dc4:	af00      	add	r7, sp, #0
 8006dc6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006dc8:	bf00      	nop
 8006dca:	370c      	adds	r7, #12
 8006dcc:	46bd      	mov	sp, r7
 8006dce:	bc80      	pop	{r7}
 8006dd0:	4770      	bx	lr

08006dd2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006dd2:	b480      	push	{r7}
 8006dd4:	b083      	sub	sp, #12
 8006dd6:	af00      	add	r7, sp, #0
 8006dd8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006dda:	bf00      	nop
 8006ddc:	370c      	adds	r7, #12
 8006dde:	46bd      	mov	sp, r7
 8006de0:	bc80      	pop	{r7}
 8006de2:	4770      	bx	lr

08006de4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006de4:	b480      	push	{r7}
 8006de6:	b083      	sub	sp, #12
 8006de8:	af00      	add	r7, sp, #0
 8006dea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006dec:	bf00      	nop
 8006dee:	370c      	adds	r7, #12
 8006df0:	46bd      	mov	sp, r7
 8006df2:	bc80      	pop	{r7}
 8006df4:	4770      	bx	lr

08006df6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006df6:	b480      	push	{r7}
 8006df8:	b083      	sub	sp, #12
 8006dfa:	af00      	add	r7, sp, #0
 8006dfc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006dfe:	bf00      	nop
 8006e00:	370c      	adds	r7, #12
 8006e02:	46bd      	mov	sp, r7
 8006e04:	bc80      	pop	{r7}
 8006e06:	4770      	bx	lr

08006e08 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006e08:	b480      	push	{r7}
 8006e0a:	b085      	sub	sp, #20
 8006e0c:	af00      	add	r7, sp, #0
 8006e0e:	6078      	str	r0, [r7, #4]
 8006e10:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	4a29      	ldr	r2, [pc, #164]	; (8006ec0 <TIM_Base_SetConfig+0xb8>)
 8006e1c:	4293      	cmp	r3, r2
 8006e1e:	d00b      	beq.n	8006e38 <TIM_Base_SetConfig+0x30>
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006e26:	d007      	beq.n	8006e38 <TIM_Base_SetConfig+0x30>
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	4a26      	ldr	r2, [pc, #152]	; (8006ec4 <TIM_Base_SetConfig+0xbc>)
 8006e2c:	4293      	cmp	r3, r2
 8006e2e:	d003      	beq.n	8006e38 <TIM_Base_SetConfig+0x30>
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	4a25      	ldr	r2, [pc, #148]	; (8006ec8 <TIM_Base_SetConfig+0xc0>)
 8006e34:	4293      	cmp	r3, r2
 8006e36:	d108      	bne.n	8006e4a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006e3e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006e40:	683b      	ldr	r3, [r7, #0]
 8006e42:	685b      	ldr	r3, [r3, #4]
 8006e44:	68fa      	ldr	r2, [r7, #12]
 8006e46:	4313      	orrs	r3, r2
 8006e48:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	4a1c      	ldr	r2, [pc, #112]	; (8006ec0 <TIM_Base_SetConfig+0xb8>)
 8006e4e:	4293      	cmp	r3, r2
 8006e50:	d00b      	beq.n	8006e6a <TIM_Base_SetConfig+0x62>
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006e58:	d007      	beq.n	8006e6a <TIM_Base_SetConfig+0x62>
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	4a19      	ldr	r2, [pc, #100]	; (8006ec4 <TIM_Base_SetConfig+0xbc>)
 8006e5e:	4293      	cmp	r3, r2
 8006e60:	d003      	beq.n	8006e6a <TIM_Base_SetConfig+0x62>
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	4a18      	ldr	r2, [pc, #96]	; (8006ec8 <TIM_Base_SetConfig+0xc0>)
 8006e66:	4293      	cmp	r3, r2
 8006e68:	d108      	bne.n	8006e7c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006e70:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006e72:	683b      	ldr	r3, [r7, #0]
 8006e74:	68db      	ldr	r3, [r3, #12]
 8006e76:	68fa      	ldr	r2, [r7, #12]
 8006e78:	4313      	orrs	r3, r2
 8006e7a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006e82:	683b      	ldr	r3, [r7, #0]
 8006e84:	695b      	ldr	r3, [r3, #20]
 8006e86:	4313      	orrs	r3, r2
 8006e88:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	68fa      	ldr	r2, [r7, #12]
 8006e8e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006e90:	683b      	ldr	r3, [r7, #0]
 8006e92:	689a      	ldr	r2, [r3, #8]
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006e98:	683b      	ldr	r3, [r7, #0]
 8006e9a:	681a      	ldr	r2, [r3, #0]
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	4a07      	ldr	r2, [pc, #28]	; (8006ec0 <TIM_Base_SetConfig+0xb8>)
 8006ea4:	4293      	cmp	r3, r2
 8006ea6:	d103      	bne.n	8006eb0 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006ea8:	683b      	ldr	r3, [r7, #0]
 8006eaa:	691a      	ldr	r2, [r3, #16]
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	2201      	movs	r2, #1
 8006eb4:	615a      	str	r2, [r3, #20]
}
 8006eb6:	bf00      	nop
 8006eb8:	3714      	adds	r7, #20
 8006eba:	46bd      	mov	sp, r7
 8006ebc:	bc80      	pop	{r7}
 8006ebe:	4770      	bx	lr
 8006ec0:	40012c00 	.word	0x40012c00
 8006ec4:	40000400 	.word	0x40000400
 8006ec8:	40000800 	.word	0x40000800

08006ecc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006ecc:	b480      	push	{r7}
 8006ece:	b087      	sub	sp, #28
 8006ed0:	af00      	add	r7, sp, #0
 8006ed2:	6078      	str	r0, [r7, #4]
 8006ed4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	6a1b      	ldr	r3, [r3, #32]
 8006eda:	f023 0201 	bic.w	r2, r3, #1
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	6a1b      	ldr	r3, [r3, #32]
 8006ee6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	685b      	ldr	r3, [r3, #4]
 8006eec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	699b      	ldr	r3, [r3, #24]
 8006ef2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006efa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	f023 0303 	bic.w	r3, r3, #3
 8006f02:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006f04:	683b      	ldr	r3, [r7, #0]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	68fa      	ldr	r2, [r7, #12]
 8006f0a:	4313      	orrs	r3, r2
 8006f0c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006f0e:	697b      	ldr	r3, [r7, #20]
 8006f10:	f023 0302 	bic.w	r3, r3, #2
 8006f14:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006f16:	683b      	ldr	r3, [r7, #0]
 8006f18:	689b      	ldr	r3, [r3, #8]
 8006f1a:	697a      	ldr	r2, [r7, #20]
 8006f1c:	4313      	orrs	r3, r2
 8006f1e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	4a1c      	ldr	r2, [pc, #112]	; (8006f94 <TIM_OC1_SetConfig+0xc8>)
 8006f24:	4293      	cmp	r3, r2
 8006f26:	d10c      	bne.n	8006f42 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006f28:	697b      	ldr	r3, [r7, #20]
 8006f2a:	f023 0308 	bic.w	r3, r3, #8
 8006f2e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006f30:	683b      	ldr	r3, [r7, #0]
 8006f32:	68db      	ldr	r3, [r3, #12]
 8006f34:	697a      	ldr	r2, [r7, #20]
 8006f36:	4313      	orrs	r3, r2
 8006f38:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006f3a:	697b      	ldr	r3, [r7, #20]
 8006f3c:	f023 0304 	bic.w	r3, r3, #4
 8006f40:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	4a13      	ldr	r2, [pc, #76]	; (8006f94 <TIM_OC1_SetConfig+0xc8>)
 8006f46:	4293      	cmp	r3, r2
 8006f48:	d111      	bne.n	8006f6e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006f4a:	693b      	ldr	r3, [r7, #16]
 8006f4c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006f50:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006f52:	693b      	ldr	r3, [r7, #16]
 8006f54:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006f58:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006f5a:	683b      	ldr	r3, [r7, #0]
 8006f5c:	695b      	ldr	r3, [r3, #20]
 8006f5e:	693a      	ldr	r2, [r7, #16]
 8006f60:	4313      	orrs	r3, r2
 8006f62:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006f64:	683b      	ldr	r3, [r7, #0]
 8006f66:	699b      	ldr	r3, [r3, #24]
 8006f68:	693a      	ldr	r2, [r7, #16]
 8006f6a:	4313      	orrs	r3, r2
 8006f6c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	693a      	ldr	r2, [r7, #16]
 8006f72:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	68fa      	ldr	r2, [r7, #12]
 8006f78:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006f7a:	683b      	ldr	r3, [r7, #0]
 8006f7c:	685a      	ldr	r2, [r3, #4]
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	697a      	ldr	r2, [r7, #20]
 8006f86:	621a      	str	r2, [r3, #32]
}
 8006f88:	bf00      	nop
 8006f8a:	371c      	adds	r7, #28
 8006f8c:	46bd      	mov	sp, r7
 8006f8e:	bc80      	pop	{r7}
 8006f90:	4770      	bx	lr
 8006f92:	bf00      	nop
 8006f94:	40012c00 	.word	0x40012c00

08006f98 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006f98:	b480      	push	{r7}
 8006f9a:	b087      	sub	sp, #28
 8006f9c:	af00      	add	r7, sp, #0
 8006f9e:	6078      	str	r0, [r7, #4]
 8006fa0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	6a1b      	ldr	r3, [r3, #32]
 8006fa6:	f023 0210 	bic.w	r2, r3, #16
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	6a1b      	ldr	r3, [r3, #32]
 8006fb2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	685b      	ldr	r3, [r3, #4]
 8006fb8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	699b      	ldr	r3, [r3, #24]
 8006fbe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006fc6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006fce:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006fd0:	683b      	ldr	r3, [r7, #0]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	021b      	lsls	r3, r3, #8
 8006fd6:	68fa      	ldr	r2, [r7, #12]
 8006fd8:	4313      	orrs	r3, r2
 8006fda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006fdc:	697b      	ldr	r3, [r7, #20]
 8006fde:	f023 0320 	bic.w	r3, r3, #32
 8006fe2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006fe4:	683b      	ldr	r3, [r7, #0]
 8006fe6:	689b      	ldr	r3, [r3, #8]
 8006fe8:	011b      	lsls	r3, r3, #4
 8006fea:	697a      	ldr	r2, [r7, #20]
 8006fec:	4313      	orrs	r3, r2
 8006fee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	4a1d      	ldr	r2, [pc, #116]	; (8007068 <TIM_OC2_SetConfig+0xd0>)
 8006ff4:	4293      	cmp	r3, r2
 8006ff6:	d10d      	bne.n	8007014 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006ff8:	697b      	ldr	r3, [r7, #20]
 8006ffa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006ffe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007000:	683b      	ldr	r3, [r7, #0]
 8007002:	68db      	ldr	r3, [r3, #12]
 8007004:	011b      	lsls	r3, r3, #4
 8007006:	697a      	ldr	r2, [r7, #20]
 8007008:	4313      	orrs	r3, r2
 800700a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800700c:	697b      	ldr	r3, [r7, #20]
 800700e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007012:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	4a14      	ldr	r2, [pc, #80]	; (8007068 <TIM_OC2_SetConfig+0xd0>)
 8007018:	4293      	cmp	r3, r2
 800701a:	d113      	bne.n	8007044 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800701c:	693b      	ldr	r3, [r7, #16]
 800701e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007022:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007024:	693b      	ldr	r3, [r7, #16]
 8007026:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800702a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800702c:	683b      	ldr	r3, [r7, #0]
 800702e:	695b      	ldr	r3, [r3, #20]
 8007030:	009b      	lsls	r3, r3, #2
 8007032:	693a      	ldr	r2, [r7, #16]
 8007034:	4313      	orrs	r3, r2
 8007036:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007038:	683b      	ldr	r3, [r7, #0]
 800703a:	699b      	ldr	r3, [r3, #24]
 800703c:	009b      	lsls	r3, r3, #2
 800703e:	693a      	ldr	r2, [r7, #16]
 8007040:	4313      	orrs	r3, r2
 8007042:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	693a      	ldr	r2, [r7, #16]
 8007048:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	68fa      	ldr	r2, [r7, #12]
 800704e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007050:	683b      	ldr	r3, [r7, #0]
 8007052:	685a      	ldr	r2, [r3, #4]
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	697a      	ldr	r2, [r7, #20]
 800705c:	621a      	str	r2, [r3, #32]
}
 800705e:	bf00      	nop
 8007060:	371c      	adds	r7, #28
 8007062:	46bd      	mov	sp, r7
 8007064:	bc80      	pop	{r7}
 8007066:	4770      	bx	lr
 8007068:	40012c00 	.word	0x40012c00

0800706c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800706c:	b480      	push	{r7}
 800706e:	b087      	sub	sp, #28
 8007070:	af00      	add	r7, sp, #0
 8007072:	6078      	str	r0, [r7, #4]
 8007074:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	6a1b      	ldr	r3, [r3, #32]
 800707a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	6a1b      	ldr	r3, [r3, #32]
 8007086:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	685b      	ldr	r3, [r3, #4]
 800708c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	69db      	ldr	r3, [r3, #28]
 8007092:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800709a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	f023 0303 	bic.w	r3, r3, #3
 80070a2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80070a4:	683b      	ldr	r3, [r7, #0]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	68fa      	ldr	r2, [r7, #12]
 80070aa:	4313      	orrs	r3, r2
 80070ac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80070ae:	697b      	ldr	r3, [r7, #20]
 80070b0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80070b4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80070b6:	683b      	ldr	r3, [r7, #0]
 80070b8:	689b      	ldr	r3, [r3, #8]
 80070ba:	021b      	lsls	r3, r3, #8
 80070bc:	697a      	ldr	r2, [r7, #20]
 80070be:	4313      	orrs	r3, r2
 80070c0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	4a1d      	ldr	r2, [pc, #116]	; (800713c <TIM_OC3_SetConfig+0xd0>)
 80070c6:	4293      	cmp	r3, r2
 80070c8:	d10d      	bne.n	80070e6 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80070ca:	697b      	ldr	r3, [r7, #20]
 80070cc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80070d0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80070d2:	683b      	ldr	r3, [r7, #0]
 80070d4:	68db      	ldr	r3, [r3, #12]
 80070d6:	021b      	lsls	r3, r3, #8
 80070d8:	697a      	ldr	r2, [r7, #20]
 80070da:	4313      	orrs	r3, r2
 80070dc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80070de:	697b      	ldr	r3, [r7, #20]
 80070e0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80070e4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	4a14      	ldr	r2, [pc, #80]	; (800713c <TIM_OC3_SetConfig+0xd0>)
 80070ea:	4293      	cmp	r3, r2
 80070ec:	d113      	bne.n	8007116 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80070ee:	693b      	ldr	r3, [r7, #16]
 80070f0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80070f4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80070f6:	693b      	ldr	r3, [r7, #16]
 80070f8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80070fc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80070fe:	683b      	ldr	r3, [r7, #0]
 8007100:	695b      	ldr	r3, [r3, #20]
 8007102:	011b      	lsls	r3, r3, #4
 8007104:	693a      	ldr	r2, [r7, #16]
 8007106:	4313      	orrs	r3, r2
 8007108:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800710a:	683b      	ldr	r3, [r7, #0]
 800710c:	699b      	ldr	r3, [r3, #24]
 800710e:	011b      	lsls	r3, r3, #4
 8007110:	693a      	ldr	r2, [r7, #16]
 8007112:	4313      	orrs	r3, r2
 8007114:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	693a      	ldr	r2, [r7, #16]
 800711a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	68fa      	ldr	r2, [r7, #12]
 8007120:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007122:	683b      	ldr	r3, [r7, #0]
 8007124:	685a      	ldr	r2, [r3, #4]
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	697a      	ldr	r2, [r7, #20]
 800712e:	621a      	str	r2, [r3, #32]
}
 8007130:	bf00      	nop
 8007132:	371c      	adds	r7, #28
 8007134:	46bd      	mov	sp, r7
 8007136:	bc80      	pop	{r7}
 8007138:	4770      	bx	lr
 800713a:	bf00      	nop
 800713c:	40012c00 	.word	0x40012c00

08007140 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007140:	b480      	push	{r7}
 8007142:	b087      	sub	sp, #28
 8007144:	af00      	add	r7, sp, #0
 8007146:	6078      	str	r0, [r7, #4]
 8007148:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	6a1b      	ldr	r3, [r3, #32]
 800714e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	6a1b      	ldr	r3, [r3, #32]
 800715a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	685b      	ldr	r3, [r3, #4]
 8007160:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	69db      	ldr	r3, [r3, #28]
 8007166:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800716e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007176:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007178:	683b      	ldr	r3, [r7, #0]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	021b      	lsls	r3, r3, #8
 800717e:	68fa      	ldr	r2, [r7, #12]
 8007180:	4313      	orrs	r3, r2
 8007182:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007184:	693b      	ldr	r3, [r7, #16]
 8007186:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800718a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800718c:	683b      	ldr	r3, [r7, #0]
 800718e:	689b      	ldr	r3, [r3, #8]
 8007190:	031b      	lsls	r3, r3, #12
 8007192:	693a      	ldr	r2, [r7, #16]
 8007194:	4313      	orrs	r3, r2
 8007196:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	4a0f      	ldr	r2, [pc, #60]	; (80071d8 <TIM_OC4_SetConfig+0x98>)
 800719c:	4293      	cmp	r3, r2
 800719e:	d109      	bne.n	80071b4 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80071a0:	697b      	ldr	r3, [r7, #20]
 80071a2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80071a6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80071a8:	683b      	ldr	r3, [r7, #0]
 80071aa:	695b      	ldr	r3, [r3, #20]
 80071ac:	019b      	lsls	r3, r3, #6
 80071ae:	697a      	ldr	r2, [r7, #20]
 80071b0:	4313      	orrs	r3, r2
 80071b2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	697a      	ldr	r2, [r7, #20]
 80071b8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	68fa      	ldr	r2, [r7, #12]
 80071be:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80071c0:	683b      	ldr	r3, [r7, #0]
 80071c2:	685a      	ldr	r2, [r3, #4]
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	693a      	ldr	r2, [r7, #16]
 80071cc:	621a      	str	r2, [r3, #32]
}
 80071ce:	bf00      	nop
 80071d0:	371c      	adds	r7, #28
 80071d2:	46bd      	mov	sp, r7
 80071d4:	bc80      	pop	{r7}
 80071d6:	4770      	bx	lr
 80071d8:	40012c00 	.word	0x40012c00

080071dc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80071dc:	b480      	push	{r7}
 80071de:	b087      	sub	sp, #28
 80071e0:	af00      	add	r7, sp, #0
 80071e2:	60f8      	str	r0, [r7, #12]
 80071e4:	60b9      	str	r1, [r7, #8]
 80071e6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80071e8:	68fb      	ldr	r3, [r7, #12]
 80071ea:	6a1b      	ldr	r3, [r3, #32]
 80071ec:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80071ee:	68fb      	ldr	r3, [r7, #12]
 80071f0:	6a1b      	ldr	r3, [r3, #32]
 80071f2:	f023 0201 	bic.w	r2, r3, #1
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	699b      	ldr	r3, [r3, #24]
 80071fe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007200:	693b      	ldr	r3, [r7, #16]
 8007202:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007206:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	011b      	lsls	r3, r3, #4
 800720c:	693a      	ldr	r2, [r7, #16]
 800720e:	4313      	orrs	r3, r2
 8007210:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007212:	697b      	ldr	r3, [r7, #20]
 8007214:	f023 030a 	bic.w	r3, r3, #10
 8007218:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800721a:	697a      	ldr	r2, [r7, #20]
 800721c:	68bb      	ldr	r3, [r7, #8]
 800721e:	4313      	orrs	r3, r2
 8007220:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	693a      	ldr	r2, [r7, #16]
 8007226:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	697a      	ldr	r2, [r7, #20]
 800722c:	621a      	str	r2, [r3, #32]
}
 800722e:	bf00      	nop
 8007230:	371c      	adds	r7, #28
 8007232:	46bd      	mov	sp, r7
 8007234:	bc80      	pop	{r7}
 8007236:	4770      	bx	lr

08007238 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007238:	b480      	push	{r7}
 800723a:	b087      	sub	sp, #28
 800723c:	af00      	add	r7, sp, #0
 800723e:	60f8      	str	r0, [r7, #12]
 8007240:	60b9      	str	r1, [r7, #8]
 8007242:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	6a1b      	ldr	r3, [r3, #32]
 8007248:	f023 0210 	bic.w	r2, r3, #16
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	699b      	ldr	r3, [r3, #24]
 8007254:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	6a1b      	ldr	r3, [r3, #32]
 800725a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800725c:	697b      	ldr	r3, [r7, #20]
 800725e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007262:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	031b      	lsls	r3, r3, #12
 8007268:	697a      	ldr	r2, [r7, #20]
 800726a:	4313      	orrs	r3, r2
 800726c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800726e:	693b      	ldr	r3, [r7, #16]
 8007270:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007274:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007276:	68bb      	ldr	r3, [r7, #8]
 8007278:	011b      	lsls	r3, r3, #4
 800727a:	693a      	ldr	r2, [r7, #16]
 800727c:	4313      	orrs	r3, r2
 800727e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	697a      	ldr	r2, [r7, #20]
 8007284:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	693a      	ldr	r2, [r7, #16]
 800728a:	621a      	str	r2, [r3, #32]
}
 800728c:	bf00      	nop
 800728e:	371c      	adds	r7, #28
 8007290:	46bd      	mov	sp, r7
 8007292:	bc80      	pop	{r7}
 8007294:	4770      	bx	lr

08007296 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007296:	b480      	push	{r7}
 8007298:	b085      	sub	sp, #20
 800729a:	af00      	add	r7, sp, #0
 800729c:	6078      	str	r0, [r7, #4]
 800729e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	689b      	ldr	r3, [r3, #8]
 80072a4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80072a6:	68fb      	ldr	r3, [r7, #12]
 80072a8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80072ac:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80072ae:	683a      	ldr	r2, [r7, #0]
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	4313      	orrs	r3, r2
 80072b4:	f043 0307 	orr.w	r3, r3, #7
 80072b8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	68fa      	ldr	r2, [r7, #12]
 80072be:	609a      	str	r2, [r3, #8]
}
 80072c0:	bf00      	nop
 80072c2:	3714      	adds	r7, #20
 80072c4:	46bd      	mov	sp, r7
 80072c6:	bc80      	pop	{r7}
 80072c8:	4770      	bx	lr

080072ca <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80072ca:	b480      	push	{r7}
 80072cc:	b087      	sub	sp, #28
 80072ce:	af00      	add	r7, sp, #0
 80072d0:	60f8      	str	r0, [r7, #12]
 80072d2:	60b9      	str	r1, [r7, #8]
 80072d4:	607a      	str	r2, [r7, #4]
 80072d6:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	689b      	ldr	r3, [r3, #8]
 80072dc:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80072de:	697b      	ldr	r3, [r7, #20]
 80072e0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80072e4:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80072e6:	683b      	ldr	r3, [r7, #0]
 80072e8:	021a      	lsls	r2, r3, #8
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	431a      	orrs	r2, r3
 80072ee:	68bb      	ldr	r3, [r7, #8]
 80072f0:	4313      	orrs	r3, r2
 80072f2:	697a      	ldr	r2, [r7, #20]
 80072f4:	4313      	orrs	r3, r2
 80072f6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	697a      	ldr	r2, [r7, #20]
 80072fc:	609a      	str	r2, [r3, #8]
}
 80072fe:	bf00      	nop
 8007300:	371c      	adds	r7, #28
 8007302:	46bd      	mov	sp, r7
 8007304:	bc80      	pop	{r7}
 8007306:	4770      	bx	lr

08007308 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007308:	b480      	push	{r7}
 800730a:	b087      	sub	sp, #28
 800730c:	af00      	add	r7, sp, #0
 800730e:	60f8      	str	r0, [r7, #12]
 8007310:	60b9      	str	r1, [r7, #8]
 8007312:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007314:	68bb      	ldr	r3, [r7, #8]
 8007316:	f003 031f 	and.w	r3, r3, #31
 800731a:	2201      	movs	r2, #1
 800731c:	fa02 f303 	lsl.w	r3, r2, r3
 8007320:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	6a1a      	ldr	r2, [r3, #32]
 8007326:	697b      	ldr	r3, [r7, #20]
 8007328:	43db      	mvns	r3, r3
 800732a:	401a      	ands	r2, r3
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	6a1a      	ldr	r2, [r3, #32]
 8007334:	68bb      	ldr	r3, [r7, #8]
 8007336:	f003 031f 	and.w	r3, r3, #31
 800733a:	6879      	ldr	r1, [r7, #4]
 800733c:	fa01 f303 	lsl.w	r3, r1, r3
 8007340:	431a      	orrs	r2, r3
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	621a      	str	r2, [r3, #32]
}
 8007346:	bf00      	nop
 8007348:	371c      	adds	r7, #28
 800734a:	46bd      	mov	sp, r7
 800734c:	bc80      	pop	{r7}
 800734e:	4770      	bx	lr

08007350 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007350:	b480      	push	{r7}
 8007352:	b085      	sub	sp, #20
 8007354:	af00      	add	r7, sp, #0
 8007356:	6078      	str	r0, [r7, #4]
 8007358:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007360:	2b01      	cmp	r3, #1
 8007362:	d101      	bne.n	8007368 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007364:	2302      	movs	r3, #2
 8007366:	e046      	b.n	80073f6 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	2201      	movs	r2, #1
 800736c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	2202      	movs	r2, #2
 8007374:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	685b      	ldr	r3, [r3, #4]
 800737e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	689b      	ldr	r3, [r3, #8]
 8007386:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007388:	68fb      	ldr	r3, [r7, #12]
 800738a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800738e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007390:	683b      	ldr	r3, [r7, #0]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	68fa      	ldr	r2, [r7, #12]
 8007396:	4313      	orrs	r3, r2
 8007398:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	68fa      	ldr	r2, [r7, #12]
 80073a0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	4a16      	ldr	r2, [pc, #88]	; (8007400 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80073a8:	4293      	cmp	r3, r2
 80073aa:	d00e      	beq.n	80073ca <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80073b4:	d009      	beq.n	80073ca <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	4a12      	ldr	r2, [pc, #72]	; (8007404 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80073bc:	4293      	cmp	r3, r2
 80073be:	d004      	beq.n	80073ca <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	4a10      	ldr	r2, [pc, #64]	; (8007408 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80073c6:	4293      	cmp	r3, r2
 80073c8:	d10c      	bne.n	80073e4 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80073ca:	68bb      	ldr	r3, [r7, #8]
 80073cc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80073d0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80073d2:	683b      	ldr	r3, [r7, #0]
 80073d4:	685b      	ldr	r3, [r3, #4]
 80073d6:	68ba      	ldr	r2, [r7, #8]
 80073d8:	4313      	orrs	r3, r2
 80073da:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	68ba      	ldr	r2, [r7, #8]
 80073e2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	2201      	movs	r2, #1
 80073e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	2200      	movs	r2, #0
 80073f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80073f4:	2300      	movs	r3, #0
}
 80073f6:	4618      	mov	r0, r3
 80073f8:	3714      	adds	r7, #20
 80073fa:	46bd      	mov	sp, r7
 80073fc:	bc80      	pop	{r7}
 80073fe:	4770      	bx	lr
 8007400:	40012c00 	.word	0x40012c00
 8007404:	40000400 	.word	0x40000400
 8007408:	40000800 	.word	0x40000800

0800740c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800740c:	b480      	push	{r7}
 800740e:	b083      	sub	sp, #12
 8007410:	af00      	add	r7, sp, #0
 8007412:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007414:	bf00      	nop
 8007416:	370c      	adds	r7, #12
 8007418:	46bd      	mov	sp, r7
 800741a:	bc80      	pop	{r7}
 800741c:	4770      	bx	lr

0800741e <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800741e:	b480      	push	{r7}
 8007420:	b083      	sub	sp, #12
 8007422:	af00      	add	r7, sp, #0
 8007424:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007426:	bf00      	nop
 8007428:	370c      	adds	r7, #12
 800742a:	46bd      	mov	sp, r7
 800742c:	bc80      	pop	{r7}
 800742e:	4770      	bx	lr

08007430 <USB_CoreInit>:
  * @param  cfg pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8007430:	b084      	sub	sp, #16
 8007432:	b480      	push	{r7}
 8007434:	b083      	sub	sp, #12
 8007436:	af00      	add	r7, sp, #0
 8007438:	6078      	str	r0, [r7, #4]
 800743a:	f107 0014 	add.w	r0, r7, #20
 800743e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8007442:	2300      	movs	r3, #0
}
 8007444:	4618      	mov	r0, r3
 8007446:	370c      	adds	r7, #12
 8007448:	46bd      	mov	sp, r7
 800744a:	bc80      	pop	{r7}
 800744c:	b004      	add	sp, #16
 800744e:	4770      	bx	lr

08007450 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8007450:	b480      	push	{r7}
 8007452:	b085      	sub	sp, #20
 8007454:	af00      	add	r7, sp, #0
 8007456:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	2200      	movs	r2, #0
 800745c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8007460:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8007464:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	b29a      	uxth	r2, r3
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8007470:	2300      	movs	r3, #0
}
 8007472:	4618      	mov	r0, r3
 8007474:	3714      	adds	r7, #20
 8007476:	46bd      	mov	sp, r7
 8007478:	bc80      	pop	{r7}
 800747a:	4770      	bx	lr

0800747c <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800747c:	b480      	push	{r7}
 800747e:	b085      	sub	sp, #20
 8007480:	af00      	add	r7, sp, #0
 8007482:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8007484:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8007488:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8007490:	b29a      	uxth	r2, r3
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	b29b      	uxth	r3, r3
 8007496:	43db      	mvns	r3, r3
 8007498:	b29b      	uxth	r3, r3
 800749a:	4013      	ands	r3, r2
 800749c:	b29a      	uxth	r2, r3
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80074a4:	2300      	movs	r3, #0
}
 80074a6:	4618      	mov	r0, r3
 80074a8:	3714      	adds	r7, #20
 80074aa:	46bd      	mov	sp, r7
 80074ac:	bc80      	pop	{r7}
 80074ae:	4770      	bx	lr

080074b0 <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 80074b0:	b480      	push	{r7}
 80074b2:	b083      	sub	sp, #12
 80074b4:	af00      	add	r7, sp, #0
 80074b6:	6078      	str	r0, [r7, #4]
 80074b8:	460b      	mov	r3, r1
 80074ba:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 80074bc:	2300      	movs	r3, #0
}
 80074be:	4618      	mov	r0, r3
 80074c0:	370c      	adds	r7, #12
 80074c2:	46bd      	mov	sp, r7
 80074c4:	bc80      	pop	{r7}
 80074c6:	4770      	bx	lr

080074c8 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 80074c8:	b084      	sub	sp, #16
 80074ca:	b480      	push	{r7}
 80074cc:	b083      	sub	sp, #12
 80074ce:	af00      	add	r7, sp, #0
 80074d0:	6078      	str	r0, [r7, #4]
 80074d2:	f107 0014 	add.w	r0, r7, #20
 80074d6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	2201      	movs	r2, #1
 80074de:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	2200      	movs	r2, #0
 80074e6:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	2200      	movs	r2, #0
 80074ee:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	2200      	movs	r2, #0
 80074f6:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 80074fa:	2300      	movs	r3, #0
}
 80074fc:	4618      	mov	r0, r3
 80074fe:	370c      	adds	r7, #12
 8007500:	46bd      	mov	sp, r7
 8007502:	bc80      	pop	{r7}
 8007504:	b004      	add	sp, #16
 8007506:	4770      	bx	lr

08007508 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8007508:	b480      	push	{r7}
 800750a:	b09b      	sub	sp, #108	; 0x6c
 800750c:	af00      	add	r7, sp, #0
 800750e:	6078      	str	r0, [r7, #4]
 8007510:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8007512:	2300      	movs	r3, #0
 8007514:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8007518:	687a      	ldr	r2, [r7, #4]
 800751a:	683b      	ldr	r3, [r7, #0]
 800751c:	781b      	ldrb	r3, [r3, #0]
 800751e:	009b      	lsls	r3, r3, #2
 8007520:	4413      	add	r3, r2
 8007522:	881b      	ldrh	r3, [r3, #0]
 8007524:	b29b      	uxth	r3, r3
 8007526:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 800752a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800752e:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64

  /* initialize Endpoint */
  switch (ep->type)
 8007532:	683b      	ldr	r3, [r7, #0]
 8007534:	78db      	ldrb	r3, [r3, #3]
 8007536:	2b03      	cmp	r3, #3
 8007538:	d81f      	bhi.n	800757a <USB_ActivateEndpoint+0x72>
 800753a:	a201      	add	r2, pc, #4	; (adr r2, 8007540 <USB_ActivateEndpoint+0x38>)
 800753c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007540:	08007551 	.word	0x08007551
 8007544:	0800756d 	.word	0x0800756d
 8007548:	08007583 	.word	0x08007583
 800754c:	0800755f 	.word	0x0800755f
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8007550:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8007554:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8007558:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 800755c:	e012      	b.n	8007584 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 800755e:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8007562:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 8007566:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 800756a:	e00b      	b.n	8007584 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 800756c:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8007570:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8007574:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 8007578:	e004      	b.n	8007584 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 800757a:	2301      	movs	r3, #1
 800757c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
      break;
 8007580:	e000      	b.n	8007584 <USB_ActivateEndpoint+0x7c>
      break;
 8007582:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8007584:	687a      	ldr	r2, [r7, #4]
 8007586:	683b      	ldr	r3, [r7, #0]
 8007588:	781b      	ldrb	r3, [r3, #0]
 800758a:	009b      	lsls	r3, r3, #2
 800758c:	441a      	add	r2, r3
 800758e:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8007592:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007596:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800759a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800759e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80075a2:	b29b      	uxth	r3, r3
 80075a4:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 80075a6:	687a      	ldr	r2, [r7, #4]
 80075a8:	683b      	ldr	r3, [r7, #0]
 80075aa:	781b      	ldrb	r3, [r3, #0]
 80075ac:	009b      	lsls	r3, r3, #2
 80075ae:	4413      	add	r3, r2
 80075b0:	881b      	ldrh	r3, [r3, #0]
 80075b2:	b29b      	uxth	r3, r3
 80075b4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80075b8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80075bc:	b29a      	uxth	r2, r3
 80075be:	683b      	ldr	r3, [r7, #0]
 80075c0:	781b      	ldrb	r3, [r3, #0]
 80075c2:	b29b      	uxth	r3, r3
 80075c4:	4313      	orrs	r3, r2
 80075c6:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
 80075ca:	687a      	ldr	r2, [r7, #4]
 80075cc:	683b      	ldr	r3, [r7, #0]
 80075ce:	781b      	ldrb	r3, [r3, #0]
 80075d0:	009b      	lsls	r3, r3, #2
 80075d2:	441a      	add	r2, r3
 80075d4:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 80075d8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80075dc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80075e0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80075e4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80075e8:	b29b      	uxth	r3, r3
 80075ea:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 80075ec:	683b      	ldr	r3, [r7, #0]
 80075ee:	7b1b      	ldrb	r3, [r3, #12]
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	f040 8149 	bne.w	8007888 <USB_ActivateEndpoint+0x380>
  {
    if (ep->is_in != 0U)
 80075f6:	683b      	ldr	r3, [r7, #0]
 80075f8:	785b      	ldrb	r3, [r3, #1]
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	f000 8084 	beq.w	8007708 <USB_ActivateEndpoint+0x200>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	617b      	str	r3, [r7, #20]
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800760a:	b29b      	uxth	r3, r3
 800760c:	461a      	mov	r2, r3
 800760e:	697b      	ldr	r3, [r7, #20]
 8007610:	4413      	add	r3, r2
 8007612:	617b      	str	r3, [r7, #20]
 8007614:	683b      	ldr	r3, [r7, #0]
 8007616:	781b      	ldrb	r3, [r3, #0]
 8007618:	011a      	lsls	r2, r3, #4
 800761a:	697b      	ldr	r3, [r7, #20]
 800761c:	4413      	add	r3, r2
 800761e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007622:	613b      	str	r3, [r7, #16]
 8007624:	683b      	ldr	r3, [r7, #0]
 8007626:	88db      	ldrh	r3, [r3, #6]
 8007628:	085b      	lsrs	r3, r3, #1
 800762a:	b29b      	uxth	r3, r3
 800762c:	005b      	lsls	r3, r3, #1
 800762e:	b29a      	uxth	r2, r3
 8007630:	693b      	ldr	r3, [r7, #16]
 8007632:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007634:	687a      	ldr	r2, [r7, #4]
 8007636:	683b      	ldr	r3, [r7, #0]
 8007638:	781b      	ldrb	r3, [r3, #0]
 800763a:	009b      	lsls	r3, r3, #2
 800763c:	4413      	add	r3, r2
 800763e:	881b      	ldrh	r3, [r3, #0]
 8007640:	81fb      	strh	r3, [r7, #14]
 8007642:	89fb      	ldrh	r3, [r7, #14]
 8007644:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007648:	2b00      	cmp	r3, #0
 800764a:	d01b      	beq.n	8007684 <USB_ActivateEndpoint+0x17c>
 800764c:	687a      	ldr	r2, [r7, #4]
 800764e:	683b      	ldr	r3, [r7, #0]
 8007650:	781b      	ldrb	r3, [r3, #0]
 8007652:	009b      	lsls	r3, r3, #2
 8007654:	4413      	add	r3, r2
 8007656:	881b      	ldrh	r3, [r3, #0]
 8007658:	b29b      	uxth	r3, r3
 800765a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800765e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007662:	81bb      	strh	r3, [r7, #12]
 8007664:	687a      	ldr	r2, [r7, #4]
 8007666:	683b      	ldr	r3, [r7, #0]
 8007668:	781b      	ldrb	r3, [r3, #0]
 800766a:	009b      	lsls	r3, r3, #2
 800766c:	441a      	add	r2, r3
 800766e:	89bb      	ldrh	r3, [r7, #12]
 8007670:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007674:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007678:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800767c:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8007680:	b29b      	uxth	r3, r3
 8007682:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8007684:	683b      	ldr	r3, [r7, #0]
 8007686:	78db      	ldrb	r3, [r3, #3]
 8007688:	2b01      	cmp	r3, #1
 800768a:	d020      	beq.n	80076ce <USB_ActivateEndpoint+0x1c6>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800768c:	687a      	ldr	r2, [r7, #4]
 800768e:	683b      	ldr	r3, [r7, #0]
 8007690:	781b      	ldrb	r3, [r3, #0]
 8007692:	009b      	lsls	r3, r3, #2
 8007694:	4413      	add	r3, r2
 8007696:	881b      	ldrh	r3, [r3, #0]
 8007698:	b29b      	uxth	r3, r3
 800769a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800769e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80076a2:	813b      	strh	r3, [r7, #8]
 80076a4:	893b      	ldrh	r3, [r7, #8]
 80076a6:	f083 0320 	eor.w	r3, r3, #32
 80076aa:	813b      	strh	r3, [r7, #8]
 80076ac:	687a      	ldr	r2, [r7, #4]
 80076ae:	683b      	ldr	r3, [r7, #0]
 80076b0:	781b      	ldrb	r3, [r3, #0]
 80076b2:	009b      	lsls	r3, r3, #2
 80076b4:	441a      	add	r2, r3
 80076b6:	893b      	ldrh	r3, [r7, #8]
 80076b8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80076bc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80076c0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80076c4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80076c8:	b29b      	uxth	r3, r3
 80076ca:	8013      	strh	r3, [r2, #0]
 80076cc:	e27f      	b.n	8007bce <USB_ActivateEndpoint+0x6c6>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80076ce:	687a      	ldr	r2, [r7, #4]
 80076d0:	683b      	ldr	r3, [r7, #0]
 80076d2:	781b      	ldrb	r3, [r3, #0]
 80076d4:	009b      	lsls	r3, r3, #2
 80076d6:	4413      	add	r3, r2
 80076d8:	881b      	ldrh	r3, [r3, #0]
 80076da:	b29b      	uxth	r3, r3
 80076dc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80076e0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80076e4:	817b      	strh	r3, [r7, #10]
 80076e6:	687a      	ldr	r2, [r7, #4]
 80076e8:	683b      	ldr	r3, [r7, #0]
 80076ea:	781b      	ldrb	r3, [r3, #0]
 80076ec:	009b      	lsls	r3, r3, #2
 80076ee:	441a      	add	r2, r3
 80076f0:	897b      	ldrh	r3, [r7, #10]
 80076f2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80076f6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80076fa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80076fe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007702:	b29b      	uxth	r3, r3
 8007704:	8013      	strh	r3, [r2, #0]
 8007706:	e262      	b.n	8007bce <USB_ActivateEndpoint+0x6c6>
      }
    }
    else
    {
      /*Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007712:	b29b      	uxth	r3, r3
 8007714:	461a      	mov	r2, r3
 8007716:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007718:	4413      	add	r3, r2
 800771a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800771c:	683b      	ldr	r3, [r7, #0]
 800771e:	781b      	ldrb	r3, [r3, #0]
 8007720:	011a      	lsls	r2, r3, #4
 8007722:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007724:	4413      	add	r3, r2
 8007726:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 800772a:	62bb      	str	r3, [r7, #40]	; 0x28
 800772c:	683b      	ldr	r3, [r7, #0]
 800772e:	88db      	ldrh	r3, [r3, #6]
 8007730:	085b      	lsrs	r3, r3, #1
 8007732:	b29b      	uxth	r3, r3
 8007734:	005b      	lsls	r3, r3, #1
 8007736:	b29a      	uxth	r2, r3
 8007738:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800773a:	801a      	strh	r2, [r3, #0]

      /*Set the endpoint Receive buffer counter*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	627b      	str	r3, [r7, #36]	; 0x24
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007746:	b29b      	uxth	r3, r3
 8007748:	461a      	mov	r2, r3
 800774a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800774c:	4413      	add	r3, r2
 800774e:	627b      	str	r3, [r7, #36]	; 0x24
 8007750:	683b      	ldr	r3, [r7, #0]
 8007752:	781b      	ldrb	r3, [r3, #0]
 8007754:	011a      	lsls	r2, r3, #4
 8007756:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007758:	4413      	add	r3, r2
 800775a:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800775e:	623b      	str	r3, [r7, #32]
 8007760:	683b      	ldr	r3, [r7, #0]
 8007762:	691b      	ldr	r3, [r3, #16]
 8007764:	2b00      	cmp	r3, #0
 8007766:	d112      	bne.n	800778e <USB_ActivateEndpoint+0x286>
 8007768:	6a3b      	ldr	r3, [r7, #32]
 800776a:	881b      	ldrh	r3, [r3, #0]
 800776c:	b29b      	uxth	r3, r3
 800776e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007772:	b29a      	uxth	r2, r3
 8007774:	6a3b      	ldr	r3, [r7, #32]
 8007776:	801a      	strh	r2, [r3, #0]
 8007778:	6a3b      	ldr	r3, [r7, #32]
 800777a:	881b      	ldrh	r3, [r3, #0]
 800777c:	b29b      	uxth	r3, r3
 800777e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007782:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007786:	b29a      	uxth	r2, r3
 8007788:	6a3b      	ldr	r3, [r7, #32]
 800778a:	801a      	strh	r2, [r3, #0]
 800778c:	e02f      	b.n	80077ee <USB_ActivateEndpoint+0x2e6>
 800778e:	683b      	ldr	r3, [r7, #0]
 8007790:	691b      	ldr	r3, [r3, #16]
 8007792:	2b3e      	cmp	r3, #62	; 0x3e
 8007794:	d813      	bhi.n	80077be <USB_ActivateEndpoint+0x2b6>
 8007796:	683b      	ldr	r3, [r7, #0]
 8007798:	691b      	ldr	r3, [r3, #16]
 800779a:	085b      	lsrs	r3, r3, #1
 800779c:	663b      	str	r3, [r7, #96]	; 0x60
 800779e:	683b      	ldr	r3, [r7, #0]
 80077a0:	691b      	ldr	r3, [r3, #16]
 80077a2:	f003 0301 	and.w	r3, r3, #1
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	d002      	beq.n	80077b0 <USB_ActivateEndpoint+0x2a8>
 80077aa:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80077ac:	3301      	adds	r3, #1
 80077ae:	663b      	str	r3, [r7, #96]	; 0x60
 80077b0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80077b2:	b29b      	uxth	r3, r3
 80077b4:	029b      	lsls	r3, r3, #10
 80077b6:	b29a      	uxth	r2, r3
 80077b8:	6a3b      	ldr	r3, [r7, #32]
 80077ba:	801a      	strh	r2, [r3, #0]
 80077bc:	e017      	b.n	80077ee <USB_ActivateEndpoint+0x2e6>
 80077be:	683b      	ldr	r3, [r7, #0]
 80077c0:	691b      	ldr	r3, [r3, #16]
 80077c2:	095b      	lsrs	r3, r3, #5
 80077c4:	663b      	str	r3, [r7, #96]	; 0x60
 80077c6:	683b      	ldr	r3, [r7, #0]
 80077c8:	691b      	ldr	r3, [r3, #16]
 80077ca:	f003 031f 	and.w	r3, r3, #31
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	d102      	bne.n	80077d8 <USB_ActivateEndpoint+0x2d0>
 80077d2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80077d4:	3b01      	subs	r3, #1
 80077d6:	663b      	str	r3, [r7, #96]	; 0x60
 80077d8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80077da:	b29b      	uxth	r3, r3
 80077dc:	029b      	lsls	r3, r3, #10
 80077de:	b29b      	uxth	r3, r3
 80077e0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80077e4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80077e8:	b29a      	uxth	r2, r3
 80077ea:	6a3b      	ldr	r3, [r7, #32]
 80077ec:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80077ee:	687a      	ldr	r2, [r7, #4]
 80077f0:	683b      	ldr	r3, [r7, #0]
 80077f2:	781b      	ldrb	r3, [r3, #0]
 80077f4:	009b      	lsls	r3, r3, #2
 80077f6:	4413      	add	r3, r2
 80077f8:	881b      	ldrh	r3, [r3, #0]
 80077fa:	83fb      	strh	r3, [r7, #30]
 80077fc:	8bfb      	ldrh	r3, [r7, #30]
 80077fe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007802:	2b00      	cmp	r3, #0
 8007804:	d01b      	beq.n	800783e <USB_ActivateEndpoint+0x336>
 8007806:	687a      	ldr	r2, [r7, #4]
 8007808:	683b      	ldr	r3, [r7, #0]
 800780a:	781b      	ldrb	r3, [r3, #0]
 800780c:	009b      	lsls	r3, r3, #2
 800780e:	4413      	add	r3, r2
 8007810:	881b      	ldrh	r3, [r3, #0]
 8007812:	b29b      	uxth	r3, r3
 8007814:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007818:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800781c:	83bb      	strh	r3, [r7, #28]
 800781e:	687a      	ldr	r2, [r7, #4]
 8007820:	683b      	ldr	r3, [r7, #0]
 8007822:	781b      	ldrb	r3, [r3, #0]
 8007824:	009b      	lsls	r3, r3, #2
 8007826:	441a      	add	r2, r3
 8007828:	8bbb      	ldrh	r3, [r7, #28]
 800782a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800782e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007832:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007836:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800783a:	b29b      	uxth	r3, r3
 800783c:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800783e:	687a      	ldr	r2, [r7, #4]
 8007840:	683b      	ldr	r3, [r7, #0]
 8007842:	781b      	ldrb	r3, [r3, #0]
 8007844:	009b      	lsls	r3, r3, #2
 8007846:	4413      	add	r3, r2
 8007848:	881b      	ldrh	r3, [r3, #0]
 800784a:	b29b      	uxth	r3, r3
 800784c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007850:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007854:	837b      	strh	r3, [r7, #26]
 8007856:	8b7b      	ldrh	r3, [r7, #26]
 8007858:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800785c:	837b      	strh	r3, [r7, #26]
 800785e:	8b7b      	ldrh	r3, [r7, #26]
 8007860:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8007864:	837b      	strh	r3, [r7, #26]
 8007866:	687a      	ldr	r2, [r7, #4]
 8007868:	683b      	ldr	r3, [r7, #0]
 800786a:	781b      	ldrb	r3, [r3, #0]
 800786c:	009b      	lsls	r3, r3, #2
 800786e:	441a      	add	r2, r3
 8007870:	8b7b      	ldrh	r3, [r7, #26]
 8007872:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007876:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800787a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800787e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007882:	b29b      	uxth	r3, r3
 8007884:	8013      	strh	r3, [r2, #0]
 8007886:	e1a2      	b.n	8007bce <USB_ActivateEndpoint+0x6c6>
  }
  /*Double Buffer*/
  else
  {
    /* Set the endpoint as double buffered */
    PCD_SET_EP_DBUF(USBx, ep->num);
 8007888:	687a      	ldr	r2, [r7, #4]
 800788a:	683b      	ldr	r3, [r7, #0]
 800788c:	781b      	ldrb	r3, [r3, #0]
 800788e:	009b      	lsls	r3, r3, #2
 8007890:	4413      	add	r3, r2
 8007892:	881b      	ldrh	r3, [r3, #0]
 8007894:	b29b      	uxth	r3, r3
 8007896:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800789a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800789e:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c
 80078a2:	687a      	ldr	r2, [r7, #4]
 80078a4:	683b      	ldr	r3, [r7, #0]
 80078a6:	781b      	ldrb	r3, [r3, #0]
 80078a8:	009b      	lsls	r3, r3, #2
 80078aa:	441a      	add	r2, r3
 80078ac:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 80078b0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80078b4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80078b8:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 80078bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80078c0:	b29b      	uxth	r3, r3
 80078c2:	8013      	strh	r3, [r2, #0]

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	65bb      	str	r3, [r7, #88]	; 0x58
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80078ce:	b29b      	uxth	r3, r3
 80078d0:	461a      	mov	r2, r3
 80078d2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80078d4:	4413      	add	r3, r2
 80078d6:	65bb      	str	r3, [r7, #88]	; 0x58
 80078d8:	683b      	ldr	r3, [r7, #0]
 80078da:	781b      	ldrb	r3, [r3, #0]
 80078dc:	011a      	lsls	r2, r3, #4
 80078de:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80078e0:	4413      	add	r3, r2
 80078e2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80078e6:	657b      	str	r3, [r7, #84]	; 0x54
 80078e8:	683b      	ldr	r3, [r7, #0]
 80078ea:	891b      	ldrh	r3, [r3, #8]
 80078ec:	085b      	lsrs	r3, r3, #1
 80078ee:	b29b      	uxth	r3, r3
 80078f0:	005b      	lsls	r3, r3, #1
 80078f2:	b29a      	uxth	r2, r3
 80078f4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80078f6:	801a      	strh	r2, [r3, #0]
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	653b      	str	r3, [r7, #80]	; 0x50
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007902:	b29b      	uxth	r3, r3
 8007904:	461a      	mov	r2, r3
 8007906:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007908:	4413      	add	r3, r2
 800790a:	653b      	str	r3, [r7, #80]	; 0x50
 800790c:	683b      	ldr	r3, [r7, #0]
 800790e:	781b      	ldrb	r3, [r3, #0]
 8007910:	011a      	lsls	r2, r3, #4
 8007912:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007914:	4413      	add	r3, r2
 8007916:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 800791a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800791c:	683b      	ldr	r3, [r7, #0]
 800791e:	895b      	ldrh	r3, [r3, #10]
 8007920:	085b      	lsrs	r3, r3, #1
 8007922:	b29b      	uxth	r3, r3
 8007924:	005b      	lsls	r3, r3, #1
 8007926:	b29a      	uxth	r2, r3
 8007928:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800792a:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 800792c:	683b      	ldr	r3, [r7, #0]
 800792e:	785b      	ldrb	r3, [r3, #1]
 8007930:	2b00      	cmp	r3, #0
 8007932:	f040 8091 	bne.w	8007a58 <USB_ActivateEndpoint+0x550>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007936:	687a      	ldr	r2, [r7, #4]
 8007938:	683b      	ldr	r3, [r7, #0]
 800793a:	781b      	ldrb	r3, [r3, #0]
 800793c:	009b      	lsls	r3, r3, #2
 800793e:	4413      	add	r3, r2
 8007940:	881b      	ldrh	r3, [r3, #0]
 8007942:	87bb      	strh	r3, [r7, #60]	; 0x3c
 8007944:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8007946:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800794a:	2b00      	cmp	r3, #0
 800794c:	d01b      	beq.n	8007986 <USB_ActivateEndpoint+0x47e>
 800794e:	687a      	ldr	r2, [r7, #4]
 8007950:	683b      	ldr	r3, [r7, #0]
 8007952:	781b      	ldrb	r3, [r3, #0]
 8007954:	009b      	lsls	r3, r3, #2
 8007956:	4413      	add	r3, r2
 8007958:	881b      	ldrh	r3, [r3, #0]
 800795a:	b29b      	uxth	r3, r3
 800795c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007960:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007964:	877b      	strh	r3, [r7, #58]	; 0x3a
 8007966:	687a      	ldr	r2, [r7, #4]
 8007968:	683b      	ldr	r3, [r7, #0]
 800796a:	781b      	ldrb	r3, [r3, #0]
 800796c:	009b      	lsls	r3, r3, #2
 800796e:	441a      	add	r2, r3
 8007970:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8007972:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007976:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800797a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800797e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007982:	b29b      	uxth	r3, r3
 8007984:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007986:	687a      	ldr	r2, [r7, #4]
 8007988:	683b      	ldr	r3, [r7, #0]
 800798a:	781b      	ldrb	r3, [r3, #0]
 800798c:	009b      	lsls	r3, r3, #2
 800798e:	4413      	add	r3, r2
 8007990:	881b      	ldrh	r3, [r3, #0]
 8007992:	873b      	strh	r3, [r7, #56]	; 0x38
 8007994:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8007996:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800799a:	2b00      	cmp	r3, #0
 800799c:	d01b      	beq.n	80079d6 <USB_ActivateEndpoint+0x4ce>
 800799e:	687a      	ldr	r2, [r7, #4]
 80079a0:	683b      	ldr	r3, [r7, #0]
 80079a2:	781b      	ldrb	r3, [r3, #0]
 80079a4:	009b      	lsls	r3, r3, #2
 80079a6:	4413      	add	r3, r2
 80079a8:	881b      	ldrh	r3, [r3, #0]
 80079aa:	b29b      	uxth	r3, r3
 80079ac:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80079b0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80079b4:	86fb      	strh	r3, [r7, #54]	; 0x36
 80079b6:	687a      	ldr	r2, [r7, #4]
 80079b8:	683b      	ldr	r3, [r7, #0]
 80079ba:	781b      	ldrb	r3, [r3, #0]
 80079bc:	009b      	lsls	r3, r3, #2
 80079be:	441a      	add	r2, r3
 80079c0:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80079c2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80079c6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80079ca:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80079ce:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80079d2:	b29b      	uxth	r3, r3
 80079d4:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80079d6:	687a      	ldr	r2, [r7, #4]
 80079d8:	683b      	ldr	r3, [r7, #0]
 80079da:	781b      	ldrb	r3, [r3, #0]
 80079dc:	009b      	lsls	r3, r3, #2
 80079de:	4413      	add	r3, r2
 80079e0:	881b      	ldrh	r3, [r3, #0]
 80079e2:	b29b      	uxth	r3, r3
 80079e4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80079e8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80079ec:	86bb      	strh	r3, [r7, #52]	; 0x34
 80079ee:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80079f0:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 80079f4:	86bb      	strh	r3, [r7, #52]	; 0x34
 80079f6:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80079f8:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80079fc:	86bb      	strh	r3, [r7, #52]	; 0x34
 80079fe:	687a      	ldr	r2, [r7, #4]
 8007a00:	683b      	ldr	r3, [r7, #0]
 8007a02:	781b      	ldrb	r3, [r3, #0]
 8007a04:	009b      	lsls	r3, r3, #2
 8007a06:	441a      	add	r2, r3
 8007a08:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8007a0a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007a0e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007a12:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007a16:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007a1a:	b29b      	uxth	r3, r3
 8007a1c:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007a1e:	687a      	ldr	r2, [r7, #4]
 8007a20:	683b      	ldr	r3, [r7, #0]
 8007a22:	781b      	ldrb	r3, [r3, #0]
 8007a24:	009b      	lsls	r3, r3, #2
 8007a26:	4413      	add	r3, r2
 8007a28:	881b      	ldrh	r3, [r3, #0]
 8007a2a:	b29b      	uxth	r3, r3
 8007a2c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007a30:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007a34:	867b      	strh	r3, [r7, #50]	; 0x32
 8007a36:	687a      	ldr	r2, [r7, #4]
 8007a38:	683b      	ldr	r3, [r7, #0]
 8007a3a:	781b      	ldrb	r3, [r3, #0]
 8007a3c:	009b      	lsls	r3, r3, #2
 8007a3e:	441a      	add	r2, r3
 8007a40:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8007a42:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007a46:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007a4a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007a4e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007a52:	b29b      	uxth	r3, r3
 8007a54:	8013      	strh	r3, [r2, #0]
 8007a56:	e0ba      	b.n	8007bce <USB_ActivateEndpoint+0x6c6>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007a58:	687a      	ldr	r2, [r7, #4]
 8007a5a:	683b      	ldr	r3, [r7, #0]
 8007a5c:	781b      	ldrb	r3, [r3, #0]
 8007a5e:	009b      	lsls	r3, r3, #2
 8007a60:	4413      	add	r3, r2
 8007a62:	881b      	ldrh	r3, [r3, #0]
 8007a64:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 8007a68:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8007a6c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007a70:	2b00      	cmp	r3, #0
 8007a72:	d01d      	beq.n	8007ab0 <USB_ActivateEndpoint+0x5a8>
 8007a74:	687a      	ldr	r2, [r7, #4]
 8007a76:	683b      	ldr	r3, [r7, #0]
 8007a78:	781b      	ldrb	r3, [r3, #0]
 8007a7a:	009b      	lsls	r3, r3, #2
 8007a7c:	4413      	add	r3, r2
 8007a7e:	881b      	ldrh	r3, [r3, #0]
 8007a80:	b29b      	uxth	r3, r3
 8007a82:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007a86:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007a8a:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 8007a8e:	687a      	ldr	r2, [r7, #4]
 8007a90:	683b      	ldr	r3, [r7, #0]
 8007a92:	781b      	ldrb	r3, [r3, #0]
 8007a94:	009b      	lsls	r3, r3, #2
 8007a96:	441a      	add	r2, r3
 8007a98:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8007a9c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007aa0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007aa4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007aa8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007aac:	b29b      	uxth	r3, r3
 8007aae:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007ab0:	687a      	ldr	r2, [r7, #4]
 8007ab2:	683b      	ldr	r3, [r7, #0]
 8007ab4:	781b      	ldrb	r3, [r3, #0]
 8007ab6:	009b      	lsls	r3, r3, #2
 8007ab8:	4413      	add	r3, r2
 8007aba:	881b      	ldrh	r3, [r3, #0]
 8007abc:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 8007ac0:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8007ac4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	d01d      	beq.n	8007b08 <USB_ActivateEndpoint+0x600>
 8007acc:	687a      	ldr	r2, [r7, #4]
 8007ace:	683b      	ldr	r3, [r7, #0]
 8007ad0:	781b      	ldrb	r3, [r3, #0]
 8007ad2:	009b      	lsls	r3, r3, #2
 8007ad4:	4413      	add	r3, r2
 8007ad6:	881b      	ldrh	r3, [r3, #0]
 8007ad8:	b29b      	uxth	r3, r3
 8007ada:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007ade:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007ae2:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 8007ae6:	687a      	ldr	r2, [r7, #4]
 8007ae8:	683b      	ldr	r3, [r7, #0]
 8007aea:	781b      	ldrb	r3, [r3, #0]
 8007aec:	009b      	lsls	r3, r3, #2
 8007aee:	441a      	add	r2, r3
 8007af0:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8007af4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007af8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007afc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007b00:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8007b04:	b29b      	uxth	r3, r3
 8007b06:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8007b08:	683b      	ldr	r3, [r7, #0]
 8007b0a:	78db      	ldrb	r3, [r3, #3]
 8007b0c:	2b01      	cmp	r3, #1
 8007b0e:	d024      	beq.n	8007b5a <USB_ActivateEndpoint+0x652>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8007b10:	687a      	ldr	r2, [r7, #4]
 8007b12:	683b      	ldr	r3, [r7, #0]
 8007b14:	781b      	ldrb	r3, [r3, #0]
 8007b16:	009b      	lsls	r3, r3, #2
 8007b18:	4413      	add	r3, r2
 8007b1a:	881b      	ldrh	r3, [r3, #0]
 8007b1c:	b29b      	uxth	r3, r3
 8007b1e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007b22:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007b26:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 8007b2a:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8007b2e:	f083 0320 	eor.w	r3, r3, #32
 8007b32:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 8007b36:	687a      	ldr	r2, [r7, #4]
 8007b38:	683b      	ldr	r3, [r7, #0]
 8007b3a:	781b      	ldrb	r3, [r3, #0]
 8007b3c:	009b      	lsls	r3, r3, #2
 8007b3e:	441a      	add	r2, r3
 8007b40:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8007b44:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007b48:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007b4c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007b50:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007b54:	b29b      	uxth	r3, r3
 8007b56:	8013      	strh	r3, [r2, #0]
 8007b58:	e01d      	b.n	8007b96 <USB_ActivateEndpoint+0x68e>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007b5a:	687a      	ldr	r2, [r7, #4]
 8007b5c:	683b      	ldr	r3, [r7, #0]
 8007b5e:	781b      	ldrb	r3, [r3, #0]
 8007b60:	009b      	lsls	r3, r3, #2
 8007b62:	4413      	add	r3, r2
 8007b64:	881b      	ldrh	r3, [r3, #0]
 8007b66:	b29b      	uxth	r3, r3
 8007b68:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007b6c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007b70:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 8007b74:	687a      	ldr	r2, [r7, #4]
 8007b76:	683b      	ldr	r3, [r7, #0]
 8007b78:	781b      	ldrb	r3, [r3, #0]
 8007b7a:	009b      	lsls	r3, r3, #2
 8007b7c:	441a      	add	r2, r3
 8007b7e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8007b82:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007b86:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007b8a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007b8e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007b92:	b29b      	uxth	r3, r3
 8007b94:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8007b96:	687a      	ldr	r2, [r7, #4]
 8007b98:	683b      	ldr	r3, [r7, #0]
 8007b9a:	781b      	ldrb	r3, [r3, #0]
 8007b9c:	009b      	lsls	r3, r3, #2
 8007b9e:	4413      	add	r3, r2
 8007ba0:	881b      	ldrh	r3, [r3, #0]
 8007ba2:	b29b      	uxth	r3, r3
 8007ba4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007ba8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007bac:	87fb      	strh	r3, [r7, #62]	; 0x3e
 8007bae:	687a      	ldr	r2, [r7, #4]
 8007bb0:	683b      	ldr	r3, [r7, #0]
 8007bb2:	781b      	ldrb	r3, [r3, #0]
 8007bb4:	009b      	lsls	r3, r3, #2
 8007bb6:	441a      	add	r2, r3
 8007bb8:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8007bba:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007bbe:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007bc2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007bc6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007bca:	b29b      	uxth	r3, r3
 8007bcc:	8013      	strh	r3, [r2, #0]
    }
  }

  return ret;
 8007bce:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8007bd2:	4618      	mov	r0, r3
 8007bd4:	376c      	adds	r7, #108	; 0x6c
 8007bd6:	46bd      	mov	sp, r7
 8007bd8:	bc80      	pop	{r7}
 8007bda:	4770      	bx	lr

08007bdc <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8007bdc:	b480      	push	{r7}
 8007bde:	b08d      	sub	sp, #52	; 0x34
 8007be0:	af00      	add	r7, sp, #0
 8007be2:	6078      	str	r0, [r7, #4]
 8007be4:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8007be6:	683b      	ldr	r3, [r7, #0]
 8007be8:	7b1b      	ldrb	r3, [r3, #12]
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	f040 808e 	bne.w	8007d0c <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 8007bf0:	683b      	ldr	r3, [r7, #0]
 8007bf2:	785b      	ldrb	r3, [r3, #1]
 8007bf4:	2b00      	cmp	r3, #0
 8007bf6:	d044      	beq.n	8007c82 <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007bf8:	687a      	ldr	r2, [r7, #4]
 8007bfa:	683b      	ldr	r3, [r7, #0]
 8007bfc:	781b      	ldrb	r3, [r3, #0]
 8007bfe:	009b      	lsls	r3, r3, #2
 8007c00:	4413      	add	r3, r2
 8007c02:	881b      	ldrh	r3, [r3, #0]
 8007c04:	81bb      	strh	r3, [r7, #12]
 8007c06:	89bb      	ldrh	r3, [r7, #12]
 8007c08:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007c0c:	2b00      	cmp	r3, #0
 8007c0e:	d01b      	beq.n	8007c48 <USB_DeactivateEndpoint+0x6c>
 8007c10:	687a      	ldr	r2, [r7, #4]
 8007c12:	683b      	ldr	r3, [r7, #0]
 8007c14:	781b      	ldrb	r3, [r3, #0]
 8007c16:	009b      	lsls	r3, r3, #2
 8007c18:	4413      	add	r3, r2
 8007c1a:	881b      	ldrh	r3, [r3, #0]
 8007c1c:	b29b      	uxth	r3, r3
 8007c1e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007c22:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007c26:	817b      	strh	r3, [r7, #10]
 8007c28:	687a      	ldr	r2, [r7, #4]
 8007c2a:	683b      	ldr	r3, [r7, #0]
 8007c2c:	781b      	ldrb	r3, [r3, #0]
 8007c2e:	009b      	lsls	r3, r3, #2
 8007c30:	441a      	add	r2, r3
 8007c32:	897b      	ldrh	r3, [r7, #10]
 8007c34:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007c38:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007c3c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007c40:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8007c44:	b29b      	uxth	r3, r3
 8007c46:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007c48:	687a      	ldr	r2, [r7, #4]
 8007c4a:	683b      	ldr	r3, [r7, #0]
 8007c4c:	781b      	ldrb	r3, [r3, #0]
 8007c4e:	009b      	lsls	r3, r3, #2
 8007c50:	4413      	add	r3, r2
 8007c52:	881b      	ldrh	r3, [r3, #0]
 8007c54:	b29b      	uxth	r3, r3
 8007c56:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007c5a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007c5e:	813b      	strh	r3, [r7, #8]
 8007c60:	687a      	ldr	r2, [r7, #4]
 8007c62:	683b      	ldr	r3, [r7, #0]
 8007c64:	781b      	ldrb	r3, [r3, #0]
 8007c66:	009b      	lsls	r3, r3, #2
 8007c68:	441a      	add	r2, r3
 8007c6a:	893b      	ldrh	r3, [r7, #8]
 8007c6c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007c70:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007c74:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007c78:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007c7c:	b29b      	uxth	r3, r3
 8007c7e:	8013      	strh	r3, [r2, #0]
 8007c80:	e192      	b.n	8007fa8 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007c82:	687a      	ldr	r2, [r7, #4]
 8007c84:	683b      	ldr	r3, [r7, #0]
 8007c86:	781b      	ldrb	r3, [r3, #0]
 8007c88:	009b      	lsls	r3, r3, #2
 8007c8a:	4413      	add	r3, r2
 8007c8c:	881b      	ldrh	r3, [r3, #0]
 8007c8e:	827b      	strh	r3, [r7, #18]
 8007c90:	8a7b      	ldrh	r3, [r7, #18]
 8007c92:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007c96:	2b00      	cmp	r3, #0
 8007c98:	d01b      	beq.n	8007cd2 <USB_DeactivateEndpoint+0xf6>
 8007c9a:	687a      	ldr	r2, [r7, #4]
 8007c9c:	683b      	ldr	r3, [r7, #0]
 8007c9e:	781b      	ldrb	r3, [r3, #0]
 8007ca0:	009b      	lsls	r3, r3, #2
 8007ca2:	4413      	add	r3, r2
 8007ca4:	881b      	ldrh	r3, [r3, #0]
 8007ca6:	b29b      	uxth	r3, r3
 8007ca8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007cac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007cb0:	823b      	strh	r3, [r7, #16]
 8007cb2:	687a      	ldr	r2, [r7, #4]
 8007cb4:	683b      	ldr	r3, [r7, #0]
 8007cb6:	781b      	ldrb	r3, [r3, #0]
 8007cb8:	009b      	lsls	r3, r3, #2
 8007cba:	441a      	add	r2, r3
 8007cbc:	8a3b      	ldrh	r3, [r7, #16]
 8007cbe:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007cc2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007cc6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007cca:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007cce:	b29b      	uxth	r3, r3
 8007cd0:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8007cd2:	687a      	ldr	r2, [r7, #4]
 8007cd4:	683b      	ldr	r3, [r7, #0]
 8007cd6:	781b      	ldrb	r3, [r3, #0]
 8007cd8:	009b      	lsls	r3, r3, #2
 8007cda:	4413      	add	r3, r2
 8007cdc:	881b      	ldrh	r3, [r3, #0]
 8007cde:	b29b      	uxth	r3, r3
 8007ce0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007ce4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007ce8:	81fb      	strh	r3, [r7, #14]
 8007cea:	687a      	ldr	r2, [r7, #4]
 8007cec:	683b      	ldr	r3, [r7, #0]
 8007cee:	781b      	ldrb	r3, [r3, #0]
 8007cf0:	009b      	lsls	r3, r3, #2
 8007cf2:	441a      	add	r2, r3
 8007cf4:	89fb      	ldrh	r3, [r7, #14]
 8007cf6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007cfa:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007cfe:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007d02:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007d06:	b29b      	uxth	r3, r3
 8007d08:	8013      	strh	r3, [r2, #0]
 8007d0a:	e14d      	b.n	8007fa8 <USB_DeactivateEndpoint+0x3cc>
    }
  }
  /*Double Buffer*/
  else
  {
    if (ep->is_in == 0U)
 8007d0c:	683b      	ldr	r3, [r7, #0]
 8007d0e:	785b      	ldrb	r3, [r3, #1]
 8007d10:	2b00      	cmp	r3, #0
 8007d12:	f040 80a5 	bne.w	8007e60 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007d16:	687a      	ldr	r2, [r7, #4]
 8007d18:	683b      	ldr	r3, [r7, #0]
 8007d1a:	781b      	ldrb	r3, [r3, #0]
 8007d1c:	009b      	lsls	r3, r3, #2
 8007d1e:	4413      	add	r3, r2
 8007d20:	881b      	ldrh	r3, [r3, #0]
 8007d22:	843b      	strh	r3, [r7, #32]
 8007d24:	8c3b      	ldrh	r3, [r7, #32]
 8007d26:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007d2a:	2b00      	cmp	r3, #0
 8007d2c:	d01b      	beq.n	8007d66 <USB_DeactivateEndpoint+0x18a>
 8007d2e:	687a      	ldr	r2, [r7, #4]
 8007d30:	683b      	ldr	r3, [r7, #0]
 8007d32:	781b      	ldrb	r3, [r3, #0]
 8007d34:	009b      	lsls	r3, r3, #2
 8007d36:	4413      	add	r3, r2
 8007d38:	881b      	ldrh	r3, [r3, #0]
 8007d3a:	b29b      	uxth	r3, r3
 8007d3c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007d40:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007d44:	83fb      	strh	r3, [r7, #30]
 8007d46:	687a      	ldr	r2, [r7, #4]
 8007d48:	683b      	ldr	r3, [r7, #0]
 8007d4a:	781b      	ldrb	r3, [r3, #0]
 8007d4c:	009b      	lsls	r3, r3, #2
 8007d4e:	441a      	add	r2, r3
 8007d50:	8bfb      	ldrh	r3, [r7, #30]
 8007d52:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007d56:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007d5a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007d5e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007d62:	b29b      	uxth	r3, r3
 8007d64:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007d66:	687a      	ldr	r2, [r7, #4]
 8007d68:	683b      	ldr	r3, [r7, #0]
 8007d6a:	781b      	ldrb	r3, [r3, #0]
 8007d6c:	009b      	lsls	r3, r3, #2
 8007d6e:	4413      	add	r3, r2
 8007d70:	881b      	ldrh	r3, [r3, #0]
 8007d72:	83bb      	strh	r3, [r7, #28]
 8007d74:	8bbb      	ldrh	r3, [r7, #28]
 8007d76:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007d7a:	2b00      	cmp	r3, #0
 8007d7c:	d01b      	beq.n	8007db6 <USB_DeactivateEndpoint+0x1da>
 8007d7e:	687a      	ldr	r2, [r7, #4]
 8007d80:	683b      	ldr	r3, [r7, #0]
 8007d82:	781b      	ldrb	r3, [r3, #0]
 8007d84:	009b      	lsls	r3, r3, #2
 8007d86:	4413      	add	r3, r2
 8007d88:	881b      	ldrh	r3, [r3, #0]
 8007d8a:	b29b      	uxth	r3, r3
 8007d8c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007d90:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007d94:	837b      	strh	r3, [r7, #26]
 8007d96:	687a      	ldr	r2, [r7, #4]
 8007d98:	683b      	ldr	r3, [r7, #0]
 8007d9a:	781b      	ldrb	r3, [r3, #0]
 8007d9c:	009b      	lsls	r3, r3, #2
 8007d9e:	441a      	add	r2, r3
 8007da0:	8b7b      	ldrh	r3, [r7, #26]
 8007da2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007da6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007daa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007dae:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8007db2:	b29b      	uxth	r3, r3
 8007db4:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8007db6:	687a      	ldr	r2, [r7, #4]
 8007db8:	683b      	ldr	r3, [r7, #0]
 8007dba:	781b      	ldrb	r3, [r3, #0]
 8007dbc:	009b      	lsls	r3, r3, #2
 8007dbe:	4413      	add	r3, r2
 8007dc0:	881b      	ldrh	r3, [r3, #0]
 8007dc2:	b29b      	uxth	r3, r3
 8007dc4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007dc8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007dcc:	833b      	strh	r3, [r7, #24]
 8007dce:	687a      	ldr	r2, [r7, #4]
 8007dd0:	683b      	ldr	r3, [r7, #0]
 8007dd2:	781b      	ldrb	r3, [r3, #0]
 8007dd4:	009b      	lsls	r3, r3, #2
 8007dd6:	441a      	add	r2, r3
 8007dd8:	8b3b      	ldrh	r3, [r7, #24]
 8007dda:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007dde:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007de2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007de6:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8007dea:	b29b      	uxth	r3, r3
 8007dec:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8007dee:	687a      	ldr	r2, [r7, #4]
 8007df0:	683b      	ldr	r3, [r7, #0]
 8007df2:	781b      	ldrb	r3, [r3, #0]
 8007df4:	009b      	lsls	r3, r3, #2
 8007df6:	4413      	add	r3, r2
 8007df8:	881b      	ldrh	r3, [r3, #0]
 8007dfa:	b29b      	uxth	r3, r3
 8007dfc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007e00:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007e04:	82fb      	strh	r3, [r7, #22]
 8007e06:	687a      	ldr	r2, [r7, #4]
 8007e08:	683b      	ldr	r3, [r7, #0]
 8007e0a:	781b      	ldrb	r3, [r3, #0]
 8007e0c:	009b      	lsls	r3, r3, #2
 8007e0e:	441a      	add	r2, r3
 8007e10:	8afb      	ldrh	r3, [r7, #22]
 8007e12:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007e16:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007e1a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007e1e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007e22:	b29b      	uxth	r3, r3
 8007e24:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007e26:	687a      	ldr	r2, [r7, #4]
 8007e28:	683b      	ldr	r3, [r7, #0]
 8007e2a:	781b      	ldrb	r3, [r3, #0]
 8007e2c:	009b      	lsls	r3, r3, #2
 8007e2e:	4413      	add	r3, r2
 8007e30:	881b      	ldrh	r3, [r3, #0]
 8007e32:	b29b      	uxth	r3, r3
 8007e34:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007e38:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007e3c:	82bb      	strh	r3, [r7, #20]
 8007e3e:	687a      	ldr	r2, [r7, #4]
 8007e40:	683b      	ldr	r3, [r7, #0]
 8007e42:	781b      	ldrb	r3, [r3, #0]
 8007e44:	009b      	lsls	r3, r3, #2
 8007e46:	441a      	add	r2, r3
 8007e48:	8abb      	ldrh	r3, [r7, #20]
 8007e4a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007e4e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007e52:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007e56:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007e5a:	b29b      	uxth	r3, r3
 8007e5c:	8013      	strh	r3, [r2, #0]
 8007e5e:	e0a3      	b.n	8007fa8 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007e60:	687a      	ldr	r2, [r7, #4]
 8007e62:	683b      	ldr	r3, [r7, #0]
 8007e64:	781b      	ldrb	r3, [r3, #0]
 8007e66:	009b      	lsls	r3, r3, #2
 8007e68:	4413      	add	r3, r2
 8007e6a:	881b      	ldrh	r3, [r3, #0]
 8007e6c:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8007e6e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8007e70:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	d01b      	beq.n	8007eb0 <USB_DeactivateEndpoint+0x2d4>
 8007e78:	687a      	ldr	r2, [r7, #4]
 8007e7a:	683b      	ldr	r3, [r7, #0]
 8007e7c:	781b      	ldrb	r3, [r3, #0]
 8007e7e:	009b      	lsls	r3, r3, #2
 8007e80:	4413      	add	r3, r2
 8007e82:	881b      	ldrh	r3, [r3, #0]
 8007e84:	b29b      	uxth	r3, r3
 8007e86:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007e8a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007e8e:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8007e90:	687a      	ldr	r2, [r7, #4]
 8007e92:	683b      	ldr	r3, [r7, #0]
 8007e94:	781b      	ldrb	r3, [r3, #0]
 8007e96:	009b      	lsls	r3, r3, #2
 8007e98:	441a      	add	r2, r3
 8007e9a:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8007e9c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007ea0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007ea4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007ea8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007eac:	b29b      	uxth	r3, r3
 8007eae:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007eb0:	687a      	ldr	r2, [r7, #4]
 8007eb2:	683b      	ldr	r3, [r7, #0]
 8007eb4:	781b      	ldrb	r3, [r3, #0]
 8007eb6:	009b      	lsls	r3, r3, #2
 8007eb8:	4413      	add	r3, r2
 8007eba:	881b      	ldrh	r3, [r3, #0]
 8007ebc:	857b      	strh	r3, [r7, #42]	; 0x2a
 8007ebe:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8007ec0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007ec4:	2b00      	cmp	r3, #0
 8007ec6:	d01b      	beq.n	8007f00 <USB_DeactivateEndpoint+0x324>
 8007ec8:	687a      	ldr	r2, [r7, #4]
 8007eca:	683b      	ldr	r3, [r7, #0]
 8007ecc:	781b      	ldrb	r3, [r3, #0]
 8007ece:	009b      	lsls	r3, r3, #2
 8007ed0:	4413      	add	r3, r2
 8007ed2:	881b      	ldrh	r3, [r3, #0]
 8007ed4:	b29b      	uxth	r3, r3
 8007ed6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007eda:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007ede:	853b      	strh	r3, [r7, #40]	; 0x28
 8007ee0:	687a      	ldr	r2, [r7, #4]
 8007ee2:	683b      	ldr	r3, [r7, #0]
 8007ee4:	781b      	ldrb	r3, [r3, #0]
 8007ee6:	009b      	lsls	r3, r3, #2
 8007ee8:	441a      	add	r2, r3
 8007eea:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8007eec:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007ef0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007ef4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007ef8:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8007efc:	b29b      	uxth	r3, r3
 8007efe:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8007f00:	687a      	ldr	r2, [r7, #4]
 8007f02:	683b      	ldr	r3, [r7, #0]
 8007f04:	781b      	ldrb	r3, [r3, #0]
 8007f06:	009b      	lsls	r3, r3, #2
 8007f08:	4413      	add	r3, r2
 8007f0a:	881b      	ldrh	r3, [r3, #0]
 8007f0c:	b29b      	uxth	r3, r3
 8007f0e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007f12:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007f16:	84fb      	strh	r3, [r7, #38]	; 0x26
 8007f18:	687a      	ldr	r2, [r7, #4]
 8007f1a:	683b      	ldr	r3, [r7, #0]
 8007f1c:	781b      	ldrb	r3, [r3, #0]
 8007f1e:	009b      	lsls	r3, r3, #2
 8007f20:	441a      	add	r2, r3
 8007f22:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8007f24:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007f28:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007f2c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007f30:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007f34:	b29b      	uxth	r3, r3
 8007f36:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007f38:	687a      	ldr	r2, [r7, #4]
 8007f3a:	683b      	ldr	r3, [r7, #0]
 8007f3c:	781b      	ldrb	r3, [r3, #0]
 8007f3e:	009b      	lsls	r3, r3, #2
 8007f40:	4413      	add	r3, r2
 8007f42:	881b      	ldrh	r3, [r3, #0]
 8007f44:	b29b      	uxth	r3, r3
 8007f46:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007f4a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007f4e:	84bb      	strh	r3, [r7, #36]	; 0x24
 8007f50:	687a      	ldr	r2, [r7, #4]
 8007f52:	683b      	ldr	r3, [r7, #0]
 8007f54:	781b      	ldrb	r3, [r3, #0]
 8007f56:	009b      	lsls	r3, r3, #2
 8007f58:	441a      	add	r2, r3
 8007f5a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007f5c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007f60:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007f64:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007f68:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007f6c:	b29b      	uxth	r3, r3
 8007f6e:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8007f70:	687a      	ldr	r2, [r7, #4]
 8007f72:	683b      	ldr	r3, [r7, #0]
 8007f74:	781b      	ldrb	r3, [r3, #0]
 8007f76:	009b      	lsls	r3, r3, #2
 8007f78:	4413      	add	r3, r2
 8007f7a:	881b      	ldrh	r3, [r3, #0]
 8007f7c:	b29b      	uxth	r3, r3
 8007f7e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007f82:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007f86:	847b      	strh	r3, [r7, #34]	; 0x22
 8007f88:	687a      	ldr	r2, [r7, #4]
 8007f8a:	683b      	ldr	r3, [r7, #0]
 8007f8c:	781b      	ldrb	r3, [r3, #0]
 8007f8e:	009b      	lsls	r3, r3, #2
 8007f90:	441a      	add	r2, r3
 8007f92:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8007f94:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007f98:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007f9c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007fa0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007fa4:	b29b      	uxth	r3, r3
 8007fa6:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 8007fa8:	2300      	movs	r3, #0
}
 8007faa:	4618      	mov	r0, r3
 8007fac:	3734      	adds	r7, #52	; 0x34
 8007fae:	46bd      	mov	sp, r7
 8007fb0:	bc80      	pop	{r7}
 8007fb2:	4770      	bx	lr

08007fb4 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8007fb4:	b580      	push	{r7, lr}
 8007fb6:	b0cc      	sub	sp, #304	; 0x130
 8007fb8:	af00      	add	r7, sp, #0
 8007fba:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007fbe:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8007fc2:	6018      	str	r0, [r3, #0]
 8007fc4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007fc8:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007fcc:	6019      	str	r1, [r3, #0]
  uint32_t len;
  uint16_t pmabuffer;
  uint16_t wEPVal;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007fce:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007fd2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	785b      	ldrb	r3, [r3, #1]
 8007fda:	2b01      	cmp	r3, #1
 8007fdc:	f041 817d 	bne.w	80092da <USB_EPStartXfer+0x1326>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8007fe0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007fe4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	699a      	ldr	r2, [r3, #24]
 8007fec:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007ff0:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007ff4:	681b      	ldr	r3, [r3, #0]
 8007ff6:	691b      	ldr	r3, [r3, #16]
 8007ff8:	429a      	cmp	r2, r3
 8007ffa:	d908      	bls.n	800800e <USB_EPStartXfer+0x5a>
    {
      len = ep->maxpacket;
 8007ffc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008000:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	691b      	ldr	r3, [r3, #16]
 8008008:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 800800c:	e007      	b.n	800801e <USB_EPStartXfer+0x6a>
    }
    else
    {
      len = ep->xfer_len;
 800800e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008012:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	699b      	ldr	r3, [r3, #24]
 800801a:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 800801e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008022:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	7b1b      	ldrb	r3, [r3, #12]
 800802a:	2b00      	cmp	r3, #0
 800802c:	d152      	bne.n	80080d4 <USB_EPStartXfer+0x120>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800802e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008032:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	6959      	ldr	r1, [r3, #20]
 800803a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800803e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	88da      	ldrh	r2, [r3, #6]
 8008046:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800804a:	b29b      	uxth	r3, r3
 800804c:	f507 7098 	add.w	r0, r7, #304	; 0x130
 8008050:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 8008054:	6800      	ldr	r0, [r0, #0]
 8008056:	f001 ff23 	bl	8009ea0 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800805a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800805e:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8008062:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8008066:	f5a2 7296 	sub.w	r2, r2, #300	; 0x12c
 800806a:	6812      	ldr	r2, [r2, #0]
 800806c:	601a      	str	r2, [r3, #0]
 800806e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008072:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800807c:	b29b      	uxth	r3, r3
 800807e:	4619      	mov	r1, r3
 8008080:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008084:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8008088:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800808c:	f5a2 7290 	sub.w	r2, r2, #288	; 0x120
 8008090:	6812      	ldr	r2, [r2, #0]
 8008092:	440a      	add	r2, r1
 8008094:	601a      	str	r2, [r3, #0]
 8008096:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800809a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	781b      	ldrb	r3, [r3, #0]
 80080a2:	011a      	lsls	r2, r3, #4
 80080a4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80080a8:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	4413      	add	r3, r2
 80080b0:	f203 4204 	addw	r2, r3, #1028	; 0x404
 80080b4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80080b8:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 80080bc:	601a      	str	r2, [r3, #0]
 80080be:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80080c2:	b29a      	uxth	r2, r3
 80080c4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80080c8:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	801a      	strh	r2, [r3, #0]
 80080d0:	f001 b8b5 	b.w	800923e <USB_EPStartXfer+0x128a>
    }
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 80080d4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80080d8:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	78db      	ldrb	r3, [r3, #3]
 80080e0:	2b02      	cmp	r3, #2
 80080e2:	f040 84c6 	bne.w	8008a72 <USB_EPStartXfer+0xabe>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 80080e6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80080ea:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	6a1a      	ldr	r2, [r3, #32]
 80080f2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80080f6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	691b      	ldr	r3, [r3, #16]
 80080fe:	429a      	cmp	r2, r3
 8008100:	f240 8443 	bls.w	800898a <USB_EPStartXfer+0x9d6>
        {
          /* enable double buffer */
          PCD_SET_EP_DBUF(USBx, ep->num);
 8008104:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008108:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800810c:	681a      	ldr	r2, [r3, #0]
 800810e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008112:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	781b      	ldrb	r3, [r3, #0]
 800811a:	009b      	lsls	r3, r3, #2
 800811c:	4413      	add	r3, r2
 800811e:	881b      	ldrh	r3, [r3, #0]
 8008120:	b29b      	uxth	r3, r3
 8008122:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008126:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800812a:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
 800812e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008132:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8008136:	681a      	ldr	r2, [r3, #0]
 8008138:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800813c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	781b      	ldrb	r3, [r3, #0]
 8008144:	009b      	lsls	r3, r3, #2
 8008146:	441a      	add	r2, r3
 8008148:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800814c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008150:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008154:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8008158:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800815c:	b29b      	uxth	r3, r3
 800815e:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 8008160:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008164:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	6a1a      	ldr	r2, [r3, #32]
 800816c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008170:	1ad2      	subs	r2, r2, r3
 8008172:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008176:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800817e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008182:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8008186:	681a      	ldr	r2, [r3, #0]
 8008188:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800818c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	781b      	ldrb	r3, [r3, #0]
 8008194:	009b      	lsls	r3, r3, #2
 8008196:	4413      	add	r3, r2
 8008198:	881b      	ldrh	r3, [r3, #0]
 800819a:	b29b      	uxth	r3, r3
 800819c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	f000 823e 	beq.w	8008622 <USB_EPStartXfer+0x66e>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80081a6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80081aa:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 80081ae:	f507 7298 	add.w	r2, r7, #304	; 0x130
 80081b2:	f5a2 7296 	sub.w	r2, r2, #300	; 0x12c
 80081b6:	6812      	ldr	r2, [r2, #0]
 80081b8:	601a      	str	r2, [r3, #0]
 80081ba:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80081be:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80081c2:	681b      	ldr	r3, [r3, #0]
 80081c4:	785b      	ldrb	r3, [r3, #1]
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	f040 809a 	bne.w	8008300 <USB_EPStartXfer+0x34c>
 80081cc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80081d0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80081d4:	f507 7298 	add.w	r2, r7, #304	; 0x130
 80081d8:	f5a2 7296 	sub.w	r2, r2, #300	; 0x12c
 80081dc:	6812      	ldr	r2, [r2, #0]
 80081de:	601a      	str	r2, [r3, #0]
 80081e0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80081e4:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80081ee:	b29b      	uxth	r3, r3
 80081f0:	4619      	mov	r1, r3
 80081f2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80081f6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80081fa:	f507 7298 	add.w	r2, r7, #304	; 0x130
 80081fe:	f5a2 7284 	sub.w	r2, r2, #264	; 0x108
 8008202:	6812      	ldr	r2, [r2, #0]
 8008204:	440a      	add	r2, r1
 8008206:	601a      	str	r2, [r3, #0]
 8008208:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800820c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	781b      	ldrb	r3, [r3, #0]
 8008214:	011a      	lsls	r2, r3, #4
 8008216:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800821a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	4413      	add	r3, r2
 8008222:	f203 420c 	addw	r2, r3, #1036	; 0x40c
 8008226:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800822a:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800822e:	601a      	str	r2, [r3, #0]
 8008230:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008234:	2b00      	cmp	r3, #0
 8008236:	d122      	bne.n	800827e <USB_EPStartXfer+0x2ca>
 8008238:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800823c:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	881b      	ldrh	r3, [r3, #0]
 8008244:	b29b      	uxth	r3, r3
 8008246:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800824a:	b29a      	uxth	r2, r3
 800824c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008250:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	801a      	strh	r2, [r3, #0]
 8008258:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800825c:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	881b      	ldrh	r3, [r3, #0]
 8008264:	b29b      	uxth	r3, r3
 8008266:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800826a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800826e:	b29a      	uxth	r2, r3
 8008270:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008274:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	801a      	strh	r2, [r3, #0]
 800827c:	e079      	b.n	8008372 <USB_EPStartXfer+0x3be>
 800827e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008282:	2b3e      	cmp	r3, #62	; 0x3e
 8008284:	d81b      	bhi.n	80082be <USB_EPStartXfer+0x30a>
 8008286:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800828a:	085b      	lsrs	r3, r3, #1
 800828c:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8008290:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008294:	f003 0301 	and.w	r3, r3, #1
 8008298:	2b00      	cmp	r3, #0
 800829a:	d004      	beq.n	80082a6 <USB_EPStartXfer+0x2f2>
 800829c:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80082a0:	3301      	adds	r3, #1
 80082a2:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 80082a6:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80082aa:	b29b      	uxth	r3, r3
 80082ac:	029b      	lsls	r3, r3, #10
 80082ae:	b29a      	uxth	r2, r3
 80082b0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80082b4:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	801a      	strh	r2, [r3, #0]
 80082bc:	e059      	b.n	8008372 <USB_EPStartXfer+0x3be>
 80082be:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80082c2:	095b      	lsrs	r3, r3, #5
 80082c4:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 80082c8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80082cc:	f003 031f 	and.w	r3, r3, #31
 80082d0:	2b00      	cmp	r3, #0
 80082d2:	d104      	bne.n	80082de <USB_EPStartXfer+0x32a>
 80082d4:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80082d8:	3b01      	subs	r3, #1
 80082da:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 80082de:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80082e2:	b29b      	uxth	r3, r3
 80082e4:	029b      	lsls	r3, r3, #10
 80082e6:	b29b      	uxth	r3, r3
 80082e8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80082ec:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80082f0:	b29a      	uxth	r2, r3
 80082f2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80082f6:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	801a      	strh	r2, [r3, #0]
 80082fe:	e038      	b.n	8008372 <USB_EPStartXfer+0x3be>
 8008300:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008304:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	785b      	ldrb	r3, [r3, #1]
 800830c:	2b01      	cmp	r3, #1
 800830e:	d130      	bne.n	8008372 <USB_EPStartXfer+0x3be>
 8008310:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008314:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800831e:	b29b      	uxth	r3, r3
 8008320:	4619      	mov	r1, r3
 8008322:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008326:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 800832a:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800832e:	f5a2 7280 	sub.w	r2, r2, #256	; 0x100
 8008332:	6812      	ldr	r2, [r2, #0]
 8008334:	440a      	add	r2, r1
 8008336:	601a      	str	r2, [r3, #0]
 8008338:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800833c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	781b      	ldrb	r3, [r3, #0]
 8008344:	011a      	lsls	r2, r3, #4
 8008346:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800834a:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	4413      	add	r3, r2
 8008352:	f203 420c 	addw	r2, r3, #1036	; 0x40c
 8008356:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800835a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800835e:	601a      	str	r2, [r3, #0]
 8008360:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008364:	b29a      	uxth	r2, r3
 8008366:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800836a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8008372:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008376:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	895b      	ldrh	r3, [r3, #10]
 800837e:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008382:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008386:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	6959      	ldr	r1, [r3, #20]
 800838e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008392:	b29b      	uxth	r3, r3
 8008394:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 8008398:	f507 7098 	add.w	r0, r7, #304	; 0x130
 800839c:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 80083a0:	6800      	ldr	r0, [r0, #0]
 80083a2:	f001 fd7d 	bl	8009ea0 <USB_WritePMA>
            ep->xfer_buff += len;
 80083a6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80083aa:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	695a      	ldr	r2, [r3, #20]
 80083b2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80083b6:	441a      	add	r2, r3
 80083b8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80083bc:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 80083c4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80083c8:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80083cc:	681b      	ldr	r3, [r3, #0]
 80083ce:	6a1a      	ldr	r2, [r3, #32]
 80083d0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80083d4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	691b      	ldr	r3, [r3, #16]
 80083dc:	429a      	cmp	r2, r3
 80083de:	d90f      	bls.n	8008400 <USB_EPStartXfer+0x44c>
            {
              ep->xfer_len_db -= len;
 80083e0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80083e4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	6a1a      	ldr	r2, [r3, #32]
 80083ec:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80083f0:	1ad2      	subs	r2, r2, r3
 80083f2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80083f6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	621a      	str	r2, [r3, #32]
 80083fe:	e00e      	b.n	800841e <USB_EPStartXfer+0x46a>
            }
            else
            {
              len = ep->xfer_len_db;
 8008400:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008404:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008408:	681b      	ldr	r3, [r3, #0]
 800840a:	6a1b      	ldr	r3, [r3, #32]
 800840c:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
              ep->xfer_len_db = 0U;
 8008410:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008414:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008418:	681b      	ldr	r3, [r3, #0]
 800841a:	2200      	movs	r2, #0
 800841c:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800841e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008422:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	785b      	ldrb	r3, [r3, #1]
 800842a:	2b00      	cmp	r3, #0
 800842c:	f040 809a 	bne.w	8008564 <USB_EPStartXfer+0x5b0>
 8008430:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008434:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8008438:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800843c:	f5a2 7296 	sub.w	r2, r2, #300	; 0x12c
 8008440:	6812      	ldr	r2, [r2, #0]
 8008442:	601a      	str	r2, [r3, #0]
 8008444:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008448:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008452:	b29b      	uxth	r3, r3
 8008454:	4619      	mov	r1, r3
 8008456:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800845a:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 800845e:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8008462:	f5a2 728c 	sub.w	r2, r2, #280	; 0x118
 8008466:	6812      	ldr	r2, [r2, #0]
 8008468:	440a      	add	r2, r1
 800846a:	601a      	str	r2, [r3, #0]
 800846c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008470:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	781b      	ldrb	r3, [r3, #0]
 8008478:	011a      	lsls	r2, r3, #4
 800847a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800847e:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8008482:	681b      	ldr	r3, [r3, #0]
 8008484:	4413      	add	r3, r2
 8008486:	f203 4204 	addw	r2, r3, #1028	; 0x404
 800848a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800848e:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8008492:	601a      	str	r2, [r3, #0]
 8008494:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008498:	2b00      	cmp	r3, #0
 800849a:	d122      	bne.n	80084e2 <USB_EPStartXfer+0x52e>
 800849c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80084a0:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 80084a4:	681b      	ldr	r3, [r3, #0]
 80084a6:	881b      	ldrh	r3, [r3, #0]
 80084a8:	b29b      	uxth	r3, r3
 80084aa:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80084ae:	b29a      	uxth	r2, r3
 80084b0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80084b4:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	801a      	strh	r2, [r3, #0]
 80084bc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80084c0:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	881b      	ldrh	r3, [r3, #0]
 80084c8:	b29b      	uxth	r3, r3
 80084ca:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80084ce:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80084d2:	b29a      	uxth	r2, r3
 80084d4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80084d8:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	801a      	strh	r2, [r3, #0]
 80084e0:	e083      	b.n	80085ea <USB_EPStartXfer+0x636>
 80084e2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80084e6:	2b3e      	cmp	r3, #62	; 0x3e
 80084e8:	d81b      	bhi.n	8008522 <USB_EPStartXfer+0x56e>
 80084ea:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80084ee:	085b      	lsrs	r3, r3, #1
 80084f0:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 80084f4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80084f8:	f003 0301 	and.w	r3, r3, #1
 80084fc:	2b00      	cmp	r3, #0
 80084fe:	d004      	beq.n	800850a <USB_EPStartXfer+0x556>
 8008500:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8008504:	3301      	adds	r3, #1
 8008506:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 800850a:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 800850e:	b29b      	uxth	r3, r3
 8008510:	029b      	lsls	r3, r3, #10
 8008512:	b29a      	uxth	r2, r3
 8008514:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008518:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	801a      	strh	r2, [r3, #0]
 8008520:	e063      	b.n	80085ea <USB_EPStartXfer+0x636>
 8008522:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008526:	095b      	lsrs	r3, r3, #5
 8008528:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 800852c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008530:	f003 031f 	and.w	r3, r3, #31
 8008534:	2b00      	cmp	r3, #0
 8008536:	d104      	bne.n	8008542 <USB_EPStartXfer+0x58e>
 8008538:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 800853c:	3b01      	subs	r3, #1
 800853e:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8008542:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8008546:	b29b      	uxth	r3, r3
 8008548:	029b      	lsls	r3, r3, #10
 800854a:	b29b      	uxth	r3, r3
 800854c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008550:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008554:	b29a      	uxth	r2, r3
 8008556:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800855a:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	801a      	strh	r2, [r3, #0]
 8008562:	e042      	b.n	80085ea <USB_EPStartXfer+0x636>
 8008564:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008568:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	785b      	ldrb	r3, [r3, #1]
 8008570:	2b01      	cmp	r3, #1
 8008572:	d13a      	bne.n	80085ea <USB_EPStartXfer+0x636>
 8008574:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008578:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 800857c:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8008580:	f5a2 7296 	sub.w	r2, r2, #300	; 0x12c
 8008584:	6812      	ldr	r2, [r2, #0]
 8008586:	601a      	str	r2, [r3, #0]
 8008588:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800858c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8008590:	681b      	ldr	r3, [r3, #0]
 8008592:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008596:	b29b      	uxth	r3, r3
 8008598:	4619      	mov	r1, r3
 800859a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800859e:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80085a2:	f507 7298 	add.w	r2, r7, #304	; 0x130
 80085a6:	f5a2 7288 	sub.w	r2, r2, #272	; 0x110
 80085aa:	6812      	ldr	r2, [r2, #0]
 80085ac:	440a      	add	r2, r1
 80085ae:	601a      	str	r2, [r3, #0]
 80085b0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80085b4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	781b      	ldrb	r3, [r3, #0]
 80085bc:	011a      	lsls	r2, r3, #4
 80085be:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80085c2:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80085c6:	681b      	ldr	r3, [r3, #0]
 80085c8:	4413      	add	r3, r2
 80085ca:	f203 4204 	addw	r2, r3, #1028	; 0x404
 80085ce:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80085d2:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80085d6:	601a      	str	r2, [r3, #0]
 80085d8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80085dc:	b29a      	uxth	r2, r3
 80085de:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80085e2:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 80085ea:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80085ee:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80085f2:	681b      	ldr	r3, [r3, #0]
 80085f4:	891b      	ldrh	r3, [r3, #8]
 80085f6:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80085fa:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80085fe:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008602:	681b      	ldr	r3, [r3, #0]
 8008604:	6959      	ldr	r1, [r3, #20]
 8008606:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800860a:	b29b      	uxth	r3, r3
 800860c:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 8008610:	f507 7098 	add.w	r0, r7, #304	; 0x130
 8008614:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 8008618:	6800      	ldr	r0, [r0, #0]
 800861a:	f001 fc41 	bl	8009ea0 <USB_WritePMA>
 800861e:	f000 be0e 	b.w	800923e <USB_EPStartXfer+0x128a>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8008622:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008626:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800862a:	681b      	ldr	r3, [r3, #0]
 800862c:	785b      	ldrb	r3, [r3, #1]
 800862e:	2b00      	cmp	r3, #0
 8008630:	d16d      	bne.n	800870e <USB_EPStartXfer+0x75a>
 8008632:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008636:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800863a:	681b      	ldr	r3, [r3, #0]
 800863c:	64bb      	str	r3, [r7, #72]	; 0x48
 800863e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008642:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800864c:	b29b      	uxth	r3, r3
 800864e:	461a      	mov	r2, r3
 8008650:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008652:	4413      	add	r3, r2
 8008654:	64bb      	str	r3, [r7, #72]	; 0x48
 8008656:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800865a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	781b      	ldrb	r3, [r3, #0]
 8008662:	011a      	lsls	r2, r3, #4
 8008664:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008666:	4413      	add	r3, r2
 8008668:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800866c:	647b      	str	r3, [r7, #68]	; 0x44
 800866e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008672:	2b00      	cmp	r3, #0
 8008674:	d112      	bne.n	800869c <USB_EPStartXfer+0x6e8>
 8008676:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008678:	881b      	ldrh	r3, [r3, #0]
 800867a:	b29b      	uxth	r3, r3
 800867c:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8008680:	b29a      	uxth	r2, r3
 8008682:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008684:	801a      	strh	r2, [r3, #0]
 8008686:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008688:	881b      	ldrh	r3, [r3, #0]
 800868a:	b29b      	uxth	r3, r3
 800868c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008690:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008694:	b29a      	uxth	r2, r3
 8008696:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008698:	801a      	strh	r2, [r3, #0]
 800869a:	e063      	b.n	8008764 <USB_EPStartXfer+0x7b0>
 800869c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80086a0:	2b3e      	cmp	r3, #62	; 0x3e
 80086a2:	d817      	bhi.n	80086d4 <USB_EPStartXfer+0x720>
 80086a4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80086a8:	085b      	lsrs	r3, r3, #1
 80086aa:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 80086ae:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80086b2:	f003 0301 	and.w	r3, r3, #1
 80086b6:	2b00      	cmp	r3, #0
 80086b8:	d004      	beq.n	80086c4 <USB_EPStartXfer+0x710>
 80086ba:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80086be:	3301      	adds	r3, #1
 80086c0:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 80086c4:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80086c8:	b29b      	uxth	r3, r3
 80086ca:	029b      	lsls	r3, r3, #10
 80086cc:	b29a      	uxth	r2, r3
 80086ce:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80086d0:	801a      	strh	r2, [r3, #0]
 80086d2:	e047      	b.n	8008764 <USB_EPStartXfer+0x7b0>
 80086d4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80086d8:	095b      	lsrs	r3, r3, #5
 80086da:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 80086de:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80086e2:	f003 031f 	and.w	r3, r3, #31
 80086e6:	2b00      	cmp	r3, #0
 80086e8:	d104      	bne.n	80086f4 <USB_EPStartXfer+0x740>
 80086ea:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80086ee:	3b01      	subs	r3, #1
 80086f0:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 80086f4:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80086f8:	b29b      	uxth	r3, r3
 80086fa:	029b      	lsls	r3, r3, #10
 80086fc:	b29b      	uxth	r3, r3
 80086fe:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008702:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008706:	b29a      	uxth	r2, r3
 8008708:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800870a:	801a      	strh	r2, [r3, #0]
 800870c:	e02a      	b.n	8008764 <USB_EPStartXfer+0x7b0>
 800870e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008712:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008716:	681b      	ldr	r3, [r3, #0]
 8008718:	785b      	ldrb	r3, [r3, #1]
 800871a:	2b01      	cmp	r3, #1
 800871c:	d122      	bne.n	8008764 <USB_EPStartXfer+0x7b0>
 800871e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008722:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8008726:	681b      	ldr	r3, [r3, #0]
 8008728:	653b      	str	r3, [r7, #80]	; 0x50
 800872a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800872e:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008738:	b29b      	uxth	r3, r3
 800873a:	461a      	mov	r2, r3
 800873c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800873e:	4413      	add	r3, r2
 8008740:	653b      	str	r3, [r7, #80]	; 0x50
 8008742:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008746:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	781b      	ldrb	r3, [r3, #0]
 800874e:	011a      	lsls	r2, r3, #4
 8008750:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008752:	4413      	add	r3, r2
 8008754:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8008758:	64fb      	str	r3, [r7, #76]	; 0x4c
 800875a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800875e:	b29a      	uxth	r2, r3
 8008760:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008762:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8008764:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008768:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800876c:	681b      	ldr	r3, [r3, #0]
 800876e:	891b      	ldrh	r3, [r3, #8]
 8008770:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008774:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008778:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	6959      	ldr	r1, [r3, #20]
 8008780:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008784:	b29b      	uxth	r3, r3
 8008786:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 800878a:	f507 7098 	add.w	r0, r7, #304	; 0x130
 800878e:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 8008792:	6800      	ldr	r0, [r0, #0]
 8008794:	f001 fb84 	bl	8009ea0 <USB_WritePMA>
            ep->xfer_buff += len;
 8008798:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800879c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80087a0:	681b      	ldr	r3, [r3, #0]
 80087a2:	695a      	ldr	r2, [r3, #20]
 80087a4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80087a8:	441a      	add	r2, r3
 80087aa:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80087ae:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 80087b6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80087ba:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80087be:	681b      	ldr	r3, [r3, #0]
 80087c0:	6a1a      	ldr	r2, [r3, #32]
 80087c2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80087c6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80087ca:	681b      	ldr	r3, [r3, #0]
 80087cc:	691b      	ldr	r3, [r3, #16]
 80087ce:	429a      	cmp	r2, r3
 80087d0:	d90f      	bls.n	80087f2 <USB_EPStartXfer+0x83e>
            {
              ep->xfer_len_db -= len;
 80087d2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80087d6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	6a1a      	ldr	r2, [r3, #32]
 80087de:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80087e2:	1ad2      	subs	r2, r2, r3
 80087e4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80087e8:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80087ec:	681b      	ldr	r3, [r3, #0]
 80087ee:	621a      	str	r2, [r3, #32]
 80087f0:	e00e      	b.n	8008810 <USB_EPStartXfer+0x85c>
            }
            else
            {
              len = ep->xfer_len_db;
 80087f2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80087f6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	6a1b      	ldr	r3, [r3, #32]
 80087fe:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
              ep->xfer_len_db = 0U;
 8008802:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008806:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	2200      	movs	r2, #0
 800880e:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8008810:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008814:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8008818:	681b      	ldr	r3, [r3, #0]
 800881a:	643b      	str	r3, [r7, #64]	; 0x40
 800881c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008820:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008824:	681b      	ldr	r3, [r3, #0]
 8008826:	785b      	ldrb	r3, [r3, #1]
 8008828:	2b00      	cmp	r3, #0
 800882a:	d16d      	bne.n	8008908 <USB_EPStartXfer+0x954>
 800882c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008830:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	63bb      	str	r3, [r7, #56]	; 0x38
 8008838:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800883c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8008840:	681b      	ldr	r3, [r3, #0]
 8008842:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008846:	b29b      	uxth	r3, r3
 8008848:	461a      	mov	r2, r3
 800884a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800884c:	4413      	add	r3, r2
 800884e:	63bb      	str	r3, [r7, #56]	; 0x38
 8008850:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008854:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	781b      	ldrb	r3, [r3, #0]
 800885c:	011a      	lsls	r2, r3, #4
 800885e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008860:	4413      	add	r3, r2
 8008862:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8008866:	637b      	str	r3, [r7, #52]	; 0x34
 8008868:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800886c:	2b00      	cmp	r3, #0
 800886e:	d112      	bne.n	8008896 <USB_EPStartXfer+0x8e2>
 8008870:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008872:	881b      	ldrh	r3, [r3, #0]
 8008874:	b29b      	uxth	r3, r3
 8008876:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800887a:	b29a      	uxth	r2, r3
 800887c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800887e:	801a      	strh	r2, [r3, #0]
 8008880:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008882:	881b      	ldrh	r3, [r3, #0]
 8008884:	b29b      	uxth	r3, r3
 8008886:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800888a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800888e:	b29a      	uxth	r2, r3
 8008890:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008892:	801a      	strh	r2, [r3, #0]
 8008894:	e05d      	b.n	8008952 <USB_EPStartXfer+0x99e>
 8008896:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800889a:	2b3e      	cmp	r3, #62	; 0x3e
 800889c:	d817      	bhi.n	80088ce <USB_EPStartXfer+0x91a>
 800889e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80088a2:	085b      	lsrs	r3, r3, #1
 80088a4:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 80088a8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80088ac:	f003 0301 	and.w	r3, r3, #1
 80088b0:	2b00      	cmp	r3, #0
 80088b2:	d004      	beq.n	80088be <USB_EPStartXfer+0x90a>
 80088b4:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 80088b8:	3301      	adds	r3, #1
 80088ba:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 80088be:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 80088c2:	b29b      	uxth	r3, r3
 80088c4:	029b      	lsls	r3, r3, #10
 80088c6:	b29a      	uxth	r2, r3
 80088c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80088ca:	801a      	strh	r2, [r3, #0]
 80088cc:	e041      	b.n	8008952 <USB_EPStartXfer+0x99e>
 80088ce:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80088d2:	095b      	lsrs	r3, r3, #5
 80088d4:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 80088d8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80088dc:	f003 031f 	and.w	r3, r3, #31
 80088e0:	2b00      	cmp	r3, #0
 80088e2:	d104      	bne.n	80088ee <USB_EPStartXfer+0x93a>
 80088e4:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 80088e8:	3b01      	subs	r3, #1
 80088ea:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 80088ee:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 80088f2:	b29b      	uxth	r3, r3
 80088f4:	029b      	lsls	r3, r3, #10
 80088f6:	b29b      	uxth	r3, r3
 80088f8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80088fc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008900:	b29a      	uxth	r2, r3
 8008902:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008904:	801a      	strh	r2, [r3, #0]
 8008906:	e024      	b.n	8008952 <USB_EPStartXfer+0x99e>
 8008908:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800890c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008910:	681b      	ldr	r3, [r3, #0]
 8008912:	785b      	ldrb	r3, [r3, #1]
 8008914:	2b01      	cmp	r3, #1
 8008916:	d11c      	bne.n	8008952 <USB_EPStartXfer+0x99e>
 8008918:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800891c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008926:	b29b      	uxth	r3, r3
 8008928:	461a      	mov	r2, r3
 800892a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800892c:	4413      	add	r3, r2
 800892e:	643b      	str	r3, [r7, #64]	; 0x40
 8008930:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008934:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008938:	681b      	ldr	r3, [r3, #0]
 800893a:	781b      	ldrb	r3, [r3, #0]
 800893c:	011a      	lsls	r2, r3, #4
 800893e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008940:	4413      	add	r3, r2
 8008942:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8008946:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008948:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800894c:	b29a      	uxth	r2, r3
 800894e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008950:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8008952:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008956:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800895a:	681b      	ldr	r3, [r3, #0]
 800895c:	895b      	ldrh	r3, [r3, #10]
 800895e:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008962:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008966:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800896a:	681b      	ldr	r3, [r3, #0]
 800896c:	6959      	ldr	r1, [r3, #20]
 800896e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008972:	b29b      	uxth	r3, r3
 8008974:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 8008978:	f507 7098 	add.w	r0, r7, #304	; 0x130
 800897c:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 8008980:	6800      	ldr	r0, [r0, #0]
 8008982:	f001 fa8d 	bl	8009ea0 <USB_WritePMA>
 8008986:	f000 bc5a 	b.w	800923e <USB_EPStartXfer+0x128a>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 800898a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800898e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	6a1b      	ldr	r3, [r3, #32]
 8008996:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c

          /* disable double buffer mode */
          PCD_CLEAR_EP_DBUF(USBx, ep->num);
 800899a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800899e:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80089a2:	681a      	ldr	r2, [r3, #0]
 80089a4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80089a8:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	781b      	ldrb	r3, [r3, #0]
 80089b0:	009b      	lsls	r3, r3, #2
 80089b2:	4413      	add	r3, r2
 80089b4:	881b      	ldrh	r3, [r3, #0]
 80089b6:	b29b      	uxth	r3, r3
 80089b8:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 80089bc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80089c0:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
 80089c4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80089c8:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80089cc:	681a      	ldr	r2, [r3, #0]
 80089ce:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80089d2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80089d6:	681b      	ldr	r3, [r3, #0]
 80089d8:	781b      	ldrb	r3, [r3, #0]
 80089da:	009b      	lsls	r3, r3, #2
 80089dc:	441a      	add	r2, r3
 80089de:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 80089e2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80089e6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80089ea:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80089ee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80089f2:	b29b      	uxth	r3, r3
 80089f4:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 80089f6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80089fa:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008a02:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008a06:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8008a0a:	681b      	ldr	r3, [r3, #0]
 8008a0c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008a10:	b29b      	uxth	r3, r3
 8008a12:	461a      	mov	r2, r3
 8008a14:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008a16:	4413      	add	r3, r2
 8008a18:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008a1a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008a1e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	781b      	ldrb	r3, [r3, #0]
 8008a26:	011a      	lsls	r2, r3, #4
 8008a28:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008a2a:	4413      	add	r3, r2
 8008a2c:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8008a30:	65bb      	str	r3, [r7, #88]	; 0x58
 8008a32:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008a36:	b29a      	uxth	r2, r3
 8008a38:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008a3a:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8008a3c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008a40:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008a44:	681b      	ldr	r3, [r3, #0]
 8008a46:	891b      	ldrh	r3, [r3, #8]
 8008a48:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008a4c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008a50:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008a54:	681b      	ldr	r3, [r3, #0]
 8008a56:	6959      	ldr	r1, [r3, #20]
 8008a58:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008a5c:	b29b      	uxth	r3, r3
 8008a5e:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 8008a62:	f507 7098 	add.w	r0, r7, #304	; 0x130
 8008a66:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 8008a6a:	6800      	ldr	r0, [r0, #0]
 8008a6c:	f001 fa18 	bl	8009ea0 <USB_WritePMA>
 8008a70:	e3e5      	b.n	800923e <USB_EPStartXfer+0x128a>

      /* manage isochronous double buffer IN mode */
      else
      {
        /* enable double buffer */
        PCD_SET_EP_DBUF(USBx, ep->num);
 8008a72:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008a76:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8008a7a:	681a      	ldr	r2, [r3, #0]
 8008a7c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008a80:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	781b      	ldrb	r3, [r3, #0]
 8008a88:	009b      	lsls	r3, r3, #2
 8008a8a:	4413      	add	r3, r2
 8008a8c:	881b      	ldrh	r3, [r3, #0]
 8008a8e:	b29b      	uxth	r3, r3
 8008a90:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008a94:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008a98:	f8a7 30a8 	strh.w	r3, [r7, #168]	; 0xa8
 8008a9c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008aa0:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8008aa4:	681a      	ldr	r2, [r3, #0]
 8008aa6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008aaa:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008aae:	681b      	ldr	r3, [r3, #0]
 8008ab0:	781b      	ldrb	r3, [r3, #0]
 8008ab2:	009b      	lsls	r3, r3, #2
 8008ab4:	441a      	add	r2, r3
 8008ab6:	f8b7 30a8 	ldrh.w	r3, [r7, #168]	; 0xa8
 8008aba:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008abe:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008ac2:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8008ac6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008aca:	b29b      	uxth	r3, r3
 8008acc:	8013      	strh	r3, [r2, #0]

        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 8008ace:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008ad2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008ad6:	681b      	ldr	r3, [r3, #0]
 8008ad8:	6a1a      	ldr	r2, [r3, #32]
 8008ada:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008ade:	1ad2      	subs	r2, r2, r3
 8008ae0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008ae4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008ae8:	681b      	ldr	r3, [r3, #0]
 8008aea:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8008aec:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008af0:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8008af4:	681a      	ldr	r2, [r3, #0]
 8008af6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008afa:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008afe:	681b      	ldr	r3, [r3, #0]
 8008b00:	781b      	ldrb	r3, [r3, #0]
 8008b02:	009b      	lsls	r3, r3, #2
 8008b04:	4413      	add	r3, r2
 8008b06:	881b      	ldrh	r3, [r3, #0]
 8008b08:	b29b      	uxth	r3, r3
 8008b0a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008b0e:	2b00      	cmp	r3, #0
 8008b10:	f000 81bc 	beq.w	8008e8c <USB_EPStartXfer+0xed8>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8008b14:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008b18:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8008b22:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008b26:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008b2a:	681b      	ldr	r3, [r3, #0]
 8008b2c:	785b      	ldrb	r3, [r3, #1]
 8008b2e:	2b00      	cmp	r3, #0
 8008b30:	d16d      	bne.n	8008c0e <USB_EPStartXfer+0xc5a>
 8008b32:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008b36:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	67bb      	str	r3, [r7, #120]	; 0x78
 8008b3e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008b42:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008b4c:	b29b      	uxth	r3, r3
 8008b4e:	461a      	mov	r2, r3
 8008b50:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008b52:	4413      	add	r3, r2
 8008b54:	67bb      	str	r3, [r7, #120]	; 0x78
 8008b56:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008b5a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	781b      	ldrb	r3, [r3, #0]
 8008b62:	011a      	lsls	r2, r3, #4
 8008b64:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008b66:	4413      	add	r3, r2
 8008b68:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8008b6c:	677b      	str	r3, [r7, #116]	; 0x74
 8008b6e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008b72:	2b00      	cmp	r3, #0
 8008b74:	d112      	bne.n	8008b9c <USB_EPStartXfer+0xbe8>
 8008b76:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008b78:	881b      	ldrh	r3, [r3, #0]
 8008b7a:	b29b      	uxth	r3, r3
 8008b7c:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8008b80:	b29a      	uxth	r2, r3
 8008b82:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008b84:	801a      	strh	r2, [r3, #0]
 8008b86:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008b88:	881b      	ldrh	r3, [r3, #0]
 8008b8a:	b29b      	uxth	r3, r3
 8008b8c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008b90:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008b94:	b29a      	uxth	r2, r3
 8008b96:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008b98:	801a      	strh	r2, [r3, #0]
 8008b9a:	e060      	b.n	8008c5e <USB_EPStartXfer+0xcaa>
 8008b9c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008ba0:	2b3e      	cmp	r3, #62	; 0x3e
 8008ba2:	d817      	bhi.n	8008bd4 <USB_EPStartXfer+0xc20>
 8008ba4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008ba8:	085b      	lsrs	r3, r3, #1
 8008baa:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 8008bae:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008bb2:	f003 0301 	and.w	r3, r3, #1
 8008bb6:	2b00      	cmp	r3, #0
 8008bb8:	d004      	beq.n	8008bc4 <USB_EPStartXfer+0xc10>
 8008bba:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8008bbe:	3301      	adds	r3, #1
 8008bc0:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 8008bc4:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8008bc8:	b29b      	uxth	r3, r3
 8008bca:	029b      	lsls	r3, r3, #10
 8008bcc:	b29a      	uxth	r2, r3
 8008bce:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008bd0:	801a      	strh	r2, [r3, #0]
 8008bd2:	e044      	b.n	8008c5e <USB_EPStartXfer+0xcaa>
 8008bd4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008bd8:	095b      	lsrs	r3, r3, #5
 8008bda:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 8008bde:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008be2:	f003 031f 	and.w	r3, r3, #31
 8008be6:	2b00      	cmp	r3, #0
 8008be8:	d104      	bne.n	8008bf4 <USB_EPStartXfer+0xc40>
 8008bea:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8008bee:	3b01      	subs	r3, #1
 8008bf0:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 8008bf4:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8008bf8:	b29b      	uxth	r3, r3
 8008bfa:	029b      	lsls	r3, r3, #10
 8008bfc:	b29b      	uxth	r3, r3
 8008bfe:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008c02:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008c06:	b29a      	uxth	r2, r3
 8008c08:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008c0a:	801a      	strh	r2, [r3, #0]
 8008c0c:	e027      	b.n	8008c5e <USB_EPStartXfer+0xcaa>
 8008c0e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008c12:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008c16:	681b      	ldr	r3, [r3, #0]
 8008c18:	785b      	ldrb	r3, [r3, #1]
 8008c1a:	2b01      	cmp	r3, #1
 8008c1c:	d11f      	bne.n	8008c5e <USB_EPStartXfer+0xcaa>
 8008c1e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008c22:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8008c26:	681b      	ldr	r3, [r3, #0]
 8008c28:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008c2c:	b29b      	uxth	r3, r3
 8008c2e:	461a      	mov	r2, r3
 8008c30:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8008c34:	4413      	add	r3, r2
 8008c36:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8008c3a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008c3e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008c42:	681b      	ldr	r3, [r3, #0]
 8008c44:	781b      	ldrb	r3, [r3, #0]
 8008c46:	011a      	lsls	r2, r3, #4
 8008c48:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8008c4c:	4413      	add	r3, r2
 8008c4e:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8008c52:	67fb      	str	r3, [r7, #124]	; 0x7c
 8008c54:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008c58:	b29a      	uxth	r2, r3
 8008c5a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8008c5c:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 8008c5e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008c62:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008c66:	681b      	ldr	r3, [r3, #0]
 8008c68:	895b      	ldrh	r3, [r3, #10]
 8008c6a:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008c6e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008c72:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008c76:	681b      	ldr	r3, [r3, #0]
 8008c78:	6959      	ldr	r1, [r3, #20]
 8008c7a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008c7e:	b29b      	uxth	r3, r3
 8008c80:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 8008c84:	f507 7098 	add.w	r0, r7, #304	; 0x130
 8008c88:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 8008c8c:	6800      	ldr	r0, [r0, #0]
 8008c8e:	f001 f907 	bl	8009ea0 <USB_WritePMA>
          ep->xfer_buff += len;
 8008c92:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008c96:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008c9a:	681b      	ldr	r3, [r3, #0]
 8008c9c:	695a      	ldr	r2, [r3, #20]
 8008c9e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008ca2:	441a      	add	r2, r3
 8008ca4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008ca8:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008cac:	681b      	ldr	r3, [r3, #0]
 8008cae:	615a      	str	r2, [r3, #20]

          if (ep->xfer_len_db > ep->maxpacket)
 8008cb0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008cb4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	6a1a      	ldr	r2, [r3, #32]
 8008cbc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008cc0:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	691b      	ldr	r3, [r3, #16]
 8008cc8:	429a      	cmp	r2, r3
 8008cca:	d90f      	bls.n	8008cec <USB_EPStartXfer+0xd38>
          {
            ep->xfer_len_db -= len;
 8008ccc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008cd0:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008cd4:	681b      	ldr	r3, [r3, #0]
 8008cd6:	6a1a      	ldr	r2, [r3, #32]
 8008cd8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008cdc:	1ad2      	subs	r2, r2, r3
 8008cde:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008ce2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008ce6:	681b      	ldr	r3, [r3, #0]
 8008ce8:	621a      	str	r2, [r3, #32]
 8008cea:	e00e      	b.n	8008d0a <USB_EPStartXfer+0xd56>
          }
          else
          {
            len = ep->xfer_len_db;
 8008cec:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008cf0:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008cf4:	681b      	ldr	r3, [r3, #0]
 8008cf6:	6a1b      	ldr	r3, [r3, #32]
 8008cf8:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
            ep->xfer_len_db = 0U;
 8008cfc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008d00:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008d04:	681b      	ldr	r3, [r3, #0]
 8008d06:	2200      	movs	r2, #0
 8008d08:	621a      	str	r2, [r3, #32]
          }

          if (len > 0U)
 8008d0a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008d0e:	2b00      	cmp	r3, #0
 8008d10:	f000 8295 	beq.w	800923e <USB_EPStartXfer+0x128a>
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8008d14:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008d18:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008d1c:	681b      	ldr	r3, [r3, #0]
 8008d1e:	785b      	ldrb	r3, [r3, #1]
 8008d20:	2b00      	cmp	r3, #0
 8008d22:	d16d      	bne.n	8008e00 <USB_EPStartXfer+0xe4c>
 8008d24:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008d28:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8008d2c:	681b      	ldr	r3, [r3, #0]
 8008d2e:	66bb      	str	r3, [r7, #104]	; 0x68
 8008d30:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008d34:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8008d38:	681b      	ldr	r3, [r3, #0]
 8008d3a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008d3e:	b29b      	uxth	r3, r3
 8008d40:	461a      	mov	r2, r3
 8008d42:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8008d44:	4413      	add	r3, r2
 8008d46:	66bb      	str	r3, [r7, #104]	; 0x68
 8008d48:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008d4c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008d50:	681b      	ldr	r3, [r3, #0]
 8008d52:	781b      	ldrb	r3, [r3, #0]
 8008d54:	011a      	lsls	r2, r3, #4
 8008d56:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8008d58:	4413      	add	r3, r2
 8008d5a:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8008d5e:	667b      	str	r3, [r7, #100]	; 0x64
 8008d60:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008d64:	2b00      	cmp	r3, #0
 8008d66:	d112      	bne.n	8008d8e <USB_EPStartXfer+0xdda>
 8008d68:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008d6a:	881b      	ldrh	r3, [r3, #0]
 8008d6c:	b29b      	uxth	r3, r3
 8008d6e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8008d72:	b29a      	uxth	r2, r3
 8008d74:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008d76:	801a      	strh	r2, [r3, #0]
 8008d78:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008d7a:	881b      	ldrh	r3, [r3, #0]
 8008d7c:	b29b      	uxth	r3, r3
 8008d7e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008d82:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008d86:	b29a      	uxth	r2, r3
 8008d88:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008d8a:	801a      	strh	r2, [r3, #0]
 8008d8c:	e063      	b.n	8008e56 <USB_EPStartXfer+0xea2>
 8008d8e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008d92:	2b3e      	cmp	r3, #62	; 0x3e
 8008d94:	d817      	bhi.n	8008dc6 <USB_EPStartXfer+0xe12>
 8008d96:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008d9a:	085b      	lsrs	r3, r3, #1
 8008d9c:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8008da0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008da4:	f003 0301 	and.w	r3, r3, #1
 8008da8:	2b00      	cmp	r3, #0
 8008daa:	d004      	beq.n	8008db6 <USB_EPStartXfer+0xe02>
 8008dac:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008db0:	3301      	adds	r3, #1
 8008db2:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8008db6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008dba:	b29b      	uxth	r3, r3
 8008dbc:	029b      	lsls	r3, r3, #10
 8008dbe:	b29a      	uxth	r2, r3
 8008dc0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008dc2:	801a      	strh	r2, [r3, #0]
 8008dc4:	e047      	b.n	8008e56 <USB_EPStartXfer+0xea2>
 8008dc6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008dca:	095b      	lsrs	r3, r3, #5
 8008dcc:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8008dd0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008dd4:	f003 031f 	and.w	r3, r3, #31
 8008dd8:	2b00      	cmp	r3, #0
 8008dda:	d104      	bne.n	8008de6 <USB_EPStartXfer+0xe32>
 8008ddc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008de0:	3b01      	subs	r3, #1
 8008de2:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8008de6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008dea:	b29b      	uxth	r3, r3
 8008dec:	029b      	lsls	r3, r3, #10
 8008dee:	b29b      	uxth	r3, r3
 8008df0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008df4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008df8:	b29a      	uxth	r2, r3
 8008dfa:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008dfc:	801a      	strh	r2, [r3, #0]
 8008dfe:	e02a      	b.n	8008e56 <USB_EPStartXfer+0xea2>
 8008e00:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008e04:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008e08:	681b      	ldr	r3, [r3, #0]
 8008e0a:	785b      	ldrb	r3, [r3, #1]
 8008e0c:	2b01      	cmp	r3, #1
 8008e0e:	d122      	bne.n	8008e56 <USB_EPStartXfer+0xea2>
 8008e10:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008e14:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8008e18:	681b      	ldr	r3, [r3, #0]
 8008e1a:	673b      	str	r3, [r7, #112]	; 0x70
 8008e1c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008e20:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8008e24:	681b      	ldr	r3, [r3, #0]
 8008e26:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008e2a:	b29b      	uxth	r3, r3
 8008e2c:	461a      	mov	r2, r3
 8008e2e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008e30:	4413      	add	r3, r2
 8008e32:	673b      	str	r3, [r7, #112]	; 0x70
 8008e34:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008e38:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008e3c:	681b      	ldr	r3, [r3, #0]
 8008e3e:	781b      	ldrb	r3, [r3, #0]
 8008e40:	011a      	lsls	r2, r3, #4
 8008e42:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008e44:	4413      	add	r3, r2
 8008e46:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8008e4a:	66fb      	str	r3, [r7, #108]	; 0x6c
 8008e4c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008e50:	b29a      	uxth	r2, r3
 8008e52:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008e54:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8008e56:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008e5a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008e5e:	681b      	ldr	r3, [r3, #0]
 8008e60:	891b      	ldrh	r3, [r3, #8]
 8008e62:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008e66:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008e6a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008e6e:	681b      	ldr	r3, [r3, #0]
 8008e70:	6959      	ldr	r1, [r3, #20]
 8008e72:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008e76:	b29b      	uxth	r3, r3
 8008e78:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 8008e7c:	f507 7098 	add.w	r0, r7, #304	; 0x130
 8008e80:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 8008e84:	6800      	ldr	r0, [r0, #0]
 8008e86:	f001 f80b 	bl	8009ea0 <USB_WritePMA>
 8008e8a:	e1d8      	b.n	800923e <USB_EPStartXfer+0x128a>
          }
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8008e8c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008e90:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008e94:	681b      	ldr	r3, [r3, #0]
 8008e96:	785b      	ldrb	r3, [r3, #1]
 8008e98:	2b00      	cmp	r3, #0
 8008e9a:	d178      	bne.n	8008f8e <USB_EPStartXfer+0xfda>
 8008e9c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008ea0:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8008ea4:	681b      	ldr	r3, [r3, #0]
 8008ea6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8008eaa:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008eae:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8008eb2:	681b      	ldr	r3, [r3, #0]
 8008eb4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008eb8:	b29b      	uxth	r3, r3
 8008eba:	461a      	mov	r2, r3
 8008ebc:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8008ec0:	4413      	add	r3, r2
 8008ec2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8008ec6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008eca:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008ece:	681b      	ldr	r3, [r3, #0]
 8008ed0:	781b      	ldrb	r3, [r3, #0]
 8008ed2:	011a      	lsls	r2, r3, #4
 8008ed4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8008ed8:	4413      	add	r3, r2
 8008eda:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8008ede:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8008ee2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008ee6:	2b00      	cmp	r3, #0
 8008ee8:	d116      	bne.n	8008f18 <USB_EPStartXfer+0xf64>
 8008eea:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8008eee:	881b      	ldrh	r3, [r3, #0]
 8008ef0:	b29b      	uxth	r3, r3
 8008ef2:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8008ef6:	b29a      	uxth	r2, r3
 8008ef8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8008efc:	801a      	strh	r2, [r3, #0]
 8008efe:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8008f02:	881b      	ldrh	r3, [r3, #0]
 8008f04:	b29b      	uxth	r3, r3
 8008f06:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008f0a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008f0e:	b29a      	uxth	r2, r3
 8008f10:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8008f14:	801a      	strh	r2, [r3, #0]
 8008f16:	e06b      	b.n	8008ff0 <USB_EPStartXfer+0x103c>
 8008f18:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008f1c:	2b3e      	cmp	r3, #62	; 0x3e
 8008f1e:	d818      	bhi.n	8008f52 <USB_EPStartXfer+0xf9e>
 8008f20:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008f24:	085b      	lsrs	r3, r3, #1
 8008f26:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 8008f2a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008f2e:	f003 0301 	and.w	r3, r3, #1
 8008f32:	2b00      	cmp	r3, #0
 8008f34:	d004      	beq.n	8008f40 <USB_EPStartXfer+0xf8c>
 8008f36:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8008f3a:	3301      	adds	r3, #1
 8008f3c:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 8008f40:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8008f44:	b29b      	uxth	r3, r3
 8008f46:	029b      	lsls	r3, r3, #10
 8008f48:	b29a      	uxth	r2, r3
 8008f4a:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8008f4e:	801a      	strh	r2, [r3, #0]
 8008f50:	e04e      	b.n	8008ff0 <USB_EPStartXfer+0x103c>
 8008f52:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008f56:	095b      	lsrs	r3, r3, #5
 8008f58:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 8008f5c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008f60:	f003 031f 	and.w	r3, r3, #31
 8008f64:	2b00      	cmp	r3, #0
 8008f66:	d104      	bne.n	8008f72 <USB_EPStartXfer+0xfbe>
 8008f68:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8008f6c:	3b01      	subs	r3, #1
 8008f6e:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 8008f72:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8008f76:	b29b      	uxth	r3, r3
 8008f78:	029b      	lsls	r3, r3, #10
 8008f7a:	b29b      	uxth	r3, r3
 8008f7c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008f80:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008f84:	b29a      	uxth	r2, r3
 8008f86:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8008f8a:	801a      	strh	r2, [r3, #0]
 8008f8c:	e030      	b.n	8008ff0 <USB_EPStartXfer+0x103c>
 8008f8e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008f92:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008f96:	681b      	ldr	r3, [r3, #0]
 8008f98:	785b      	ldrb	r3, [r3, #1]
 8008f9a:	2b01      	cmp	r3, #1
 8008f9c:	d128      	bne.n	8008ff0 <USB_EPStartXfer+0x103c>
 8008f9e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008fa2:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8008fa6:	681b      	ldr	r3, [r3, #0]
 8008fa8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8008fac:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008fb0:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8008fb4:	681b      	ldr	r3, [r3, #0]
 8008fb6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008fba:	b29b      	uxth	r3, r3
 8008fbc:	461a      	mov	r2, r3
 8008fbe:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8008fc2:	4413      	add	r3, r2
 8008fc4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8008fc8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008fcc:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008fd0:	681b      	ldr	r3, [r3, #0]
 8008fd2:	781b      	ldrb	r3, [r3, #0]
 8008fd4:	011a      	lsls	r2, r3, #4
 8008fd6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8008fda:	4413      	add	r3, r2
 8008fdc:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8008fe0:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8008fe4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008fe8:	b29a      	uxth	r2, r3
 8008fea:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8008fee:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8008ff0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008ff4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008ff8:	681b      	ldr	r3, [r3, #0]
 8008ffa:	891b      	ldrh	r3, [r3, #8]
 8008ffc:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8009000:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009004:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009008:	681b      	ldr	r3, [r3, #0]
 800900a:	6959      	ldr	r1, [r3, #20]
 800900c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009010:	b29b      	uxth	r3, r3
 8009012:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 8009016:	f507 7098 	add.w	r0, r7, #304	; 0x130
 800901a:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 800901e:	6800      	ldr	r0, [r0, #0]
 8009020:	f000 ff3e 	bl	8009ea0 <USB_WritePMA>
          ep->xfer_buff += len;
 8009024:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009028:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800902c:	681b      	ldr	r3, [r3, #0]
 800902e:	695a      	ldr	r2, [r3, #20]
 8009030:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009034:	441a      	add	r2, r3
 8009036:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800903a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800903e:	681b      	ldr	r3, [r3, #0]
 8009040:	615a      	str	r2, [r3, #20]

          if (ep->xfer_len_db > ep->maxpacket)
 8009042:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009046:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800904a:	681b      	ldr	r3, [r3, #0]
 800904c:	6a1a      	ldr	r2, [r3, #32]
 800904e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009052:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009056:	681b      	ldr	r3, [r3, #0]
 8009058:	691b      	ldr	r3, [r3, #16]
 800905a:	429a      	cmp	r2, r3
 800905c:	d90f      	bls.n	800907e <USB_EPStartXfer+0x10ca>
          {
            ep->xfer_len_db -= len;
 800905e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009062:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009066:	681b      	ldr	r3, [r3, #0]
 8009068:	6a1a      	ldr	r2, [r3, #32]
 800906a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800906e:	1ad2      	subs	r2, r2, r3
 8009070:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009074:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009078:	681b      	ldr	r3, [r3, #0]
 800907a:	621a      	str	r2, [r3, #32]
 800907c:	e00e      	b.n	800909c <USB_EPStartXfer+0x10e8>
          }
          else
          {
            len = ep->xfer_len_db;
 800907e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009082:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009086:	681b      	ldr	r3, [r3, #0]
 8009088:	6a1b      	ldr	r3, [r3, #32]
 800908a:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
            ep->xfer_len_db = 0U;
 800908e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009092:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009096:	681b      	ldr	r3, [r3, #0]
 8009098:	2200      	movs	r2, #0
 800909a:	621a      	str	r2, [r3, #32]
          }

          if (len > 0U)
 800909c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80090a0:	2b00      	cmp	r3, #0
 80090a2:	f000 80cc 	beq.w	800923e <USB_EPStartXfer+0x128a>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80090a6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80090aa:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80090ae:	681b      	ldr	r3, [r3, #0]
 80090b0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80090b4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80090b8:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80090bc:	681b      	ldr	r3, [r3, #0]
 80090be:	785b      	ldrb	r3, [r3, #1]
 80090c0:	2b00      	cmp	r3, #0
 80090c2:	d178      	bne.n	80091b6 <USB_EPStartXfer+0x1202>
 80090c4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80090c8:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80090cc:	681b      	ldr	r3, [r3, #0]
 80090ce:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80090d2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80090d6:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80090da:	681b      	ldr	r3, [r3, #0]
 80090dc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80090e0:	b29b      	uxth	r3, r3
 80090e2:	461a      	mov	r2, r3
 80090e4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80090e8:	4413      	add	r3, r2
 80090ea:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80090ee:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80090f2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	781b      	ldrb	r3, [r3, #0]
 80090fa:	011a      	lsls	r2, r3, #4
 80090fc:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009100:	4413      	add	r3, r2
 8009102:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8009106:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800910a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800910e:	2b00      	cmp	r3, #0
 8009110:	d116      	bne.n	8009140 <USB_EPStartXfer+0x118c>
 8009112:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009116:	881b      	ldrh	r3, [r3, #0]
 8009118:	b29b      	uxth	r3, r3
 800911a:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800911e:	b29a      	uxth	r2, r3
 8009120:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009124:	801a      	strh	r2, [r3, #0]
 8009126:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800912a:	881b      	ldrh	r3, [r3, #0]
 800912c:	b29b      	uxth	r3, r3
 800912e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009132:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009136:	b29a      	uxth	r2, r3
 8009138:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800913c:	801a      	strh	r2, [r3, #0]
 800913e:	e064      	b.n	800920a <USB_EPStartXfer+0x1256>
 8009140:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009144:	2b3e      	cmp	r3, #62	; 0x3e
 8009146:	d818      	bhi.n	800917a <USB_EPStartXfer+0x11c6>
 8009148:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800914c:	085b      	lsrs	r3, r3, #1
 800914e:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8009152:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009156:	f003 0301 	and.w	r3, r3, #1
 800915a:	2b00      	cmp	r3, #0
 800915c:	d004      	beq.n	8009168 <USB_EPStartXfer+0x11b4>
 800915e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009162:	3301      	adds	r3, #1
 8009164:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8009168:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800916c:	b29b      	uxth	r3, r3
 800916e:	029b      	lsls	r3, r3, #10
 8009170:	b29a      	uxth	r2, r3
 8009172:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009176:	801a      	strh	r2, [r3, #0]
 8009178:	e047      	b.n	800920a <USB_EPStartXfer+0x1256>
 800917a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800917e:	095b      	lsrs	r3, r3, #5
 8009180:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8009184:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009188:	f003 031f 	and.w	r3, r3, #31
 800918c:	2b00      	cmp	r3, #0
 800918e:	d104      	bne.n	800919a <USB_EPStartXfer+0x11e6>
 8009190:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009194:	3b01      	subs	r3, #1
 8009196:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 800919a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800919e:	b29b      	uxth	r3, r3
 80091a0:	029b      	lsls	r3, r3, #10
 80091a2:	b29b      	uxth	r3, r3
 80091a4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80091a8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80091ac:	b29a      	uxth	r2, r3
 80091ae:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80091b2:	801a      	strh	r2, [r3, #0]
 80091b4:	e029      	b.n	800920a <USB_EPStartXfer+0x1256>
 80091b6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80091ba:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80091be:	681b      	ldr	r3, [r3, #0]
 80091c0:	785b      	ldrb	r3, [r3, #1]
 80091c2:	2b01      	cmp	r3, #1
 80091c4:	d121      	bne.n	800920a <USB_EPStartXfer+0x1256>
 80091c6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80091ca:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80091ce:	681b      	ldr	r3, [r3, #0]
 80091d0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80091d4:	b29b      	uxth	r3, r3
 80091d6:	461a      	mov	r2, r3
 80091d8:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80091dc:	4413      	add	r3, r2
 80091de:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80091e2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80091e6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80091ea:	681b      	ldr	r3, [r3, #0]
 80091ec:	781b      	ldrb	r3, [r3, #0]
 80091ee:	011a      	lsls	r2, r3, #4
 80091f0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80091f4:	4413      	add	r3, r2
 80091f6:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80091fa:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 80091fe:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009202:	b29a      	uxth	r2, r3
 8009204:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009208:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800920a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800920e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009212:	681b      	ldr	r3, [r3, #0]
 8009214:	895b      	ldrh	r3, [r3, #10]
 8009216:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800921a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800921e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009222:	681b      	ldr	r3, [r3, #0]
 8009224:	6959      	ldr	r1, [r3, #20]
 8009226:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800922a:	b29b      	uxth	r3, r3
 800922c:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 8009230:	f507 7098 	add.w	r0, r7, #304	; 0x130
 8009234:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 8009238:	6800      	ldr	r0, [r0, #0]
 800923a:	f000 fe31 	bl	8009ea0 <USB_WritePMA>
          }
        }
      }
    }

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800923e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009242:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8009246:	681a      	ldr	r2, [r3, #0]
 8009248:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800924c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009250:	681b      	ldr	r3, [r3, #0]
 8009252:	781b      	ldrb	r3, [r3, #0]
 8009254:	009b      	lsls	r3, r3, #2
 8009256:	4413      	add	r3, r2
 8009258:	881b      	ldrh	r3, [r3, #0]
 800925a:	b29b      	uxth	r3, r3
 800925c:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8009260:	f5a2 7293 	sub.w	r2, r2, #294	; 0x126
 8009264:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009268:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800926c:	8013      	strh	r3, [r2, #0]
 800926e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009272:	f5a3 7393 	sub.w	r3, r3, #294	; 0x126
 8009276:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800927a:	f5a2 7293 	sub.w	r2, r2, #294	; 0x126
 800927e:	8812      	ldrh	r2, [r2, #0]
 8009280:	f082 0210 	eor.w	r2, r2, #16
 8009284:	801a      	strh	r2, [r3, #0]
 8009286:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800928a:	f5a3 7393 	sub.w	r3, r3, #294	; 0x126
 800928e:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8009292:	f5a2 7293 	sub.w	r2, r2, #294	; 0x126
 8009296:	8812      	ldrh	r2, [r2, #0]
 8009298:	f082 0220 	eor.w	r2, r2, #32
 800929c:	801a      	strh	r2, [r3, #0]
 800929e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80092a2:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80092a6:	681a      	ldr	r2, [r3, #0]
 80092a8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80092ac:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80092b0:	681b      	ldr	r3, [r3, #0]
 80092b2:	781b      	ldrb	r3, [r3, #0]
 80092b4:	009b      	lsls	r3, r3, #2
 80092b6:	441a      	add	r2, r3
 80092b8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80092bc:	f5a3 7393 	sub.w	r3, r3, #294	; 0x126
 80092c0:	881b      	ldrh	r3, [r3, #0]
 80092c2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80092c6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80092ca:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80092ce:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80092d2:	b29b      	uxth	r3, r3
 80092d4:	8013      	strh	r3, [r2, #0]
 80092d6:	f000 bc9f 	b.w	8009c18 <USB_EPStartXfer+0x1c64>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 80092da:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80092de:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80092e2:	681b      	ldr	r3, [r3, #0]
 80092e4:	7b1b      	ldrb	r3, [r3, #12]
 80092e6:	2b00      	cmp	r3, #0
 80092e8:	f040 80ae 	bne.w	8009448 <USB_EPStartXfer+0x1494>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 80092ec:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80092f0:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80092f4:	681b      	ldr	r3, [r3, #0]
 80092f6:	699a      	ldr	r2, [r3, #24]
 80092f8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80092fc:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009300:	681b      	ldr	r3, [r3, #0]
 8009302:	691b      	ldr	r3, [r3, #16]
 8009304:	429a      	cmp	r2, r3
 8009306:	d917      	bls.n	8009338 <USB_EPStartXfer+0x1384>
      {
        len = ep->maxpacket;
 8009308:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800930c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009310:	681b      	ldr	r3, [r3, #0]
 8009312:	691b      	ldr	r3, [r3, #16]
 8009314:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
        ep->xfer_len -= len;
 8009318:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800931c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009320:	681b      	ldr	r3, [r3, #0]
 8009322:	699a      	ldr	r2, [r3, #24]
 8009324:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009328:	1ad2      	subs	r2, r2, r3
 800932a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800932e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009332:	681b      	ldr	r3, [r3, #0]
 8009334:	619a      	str	r2, [r3, #24]
 8009336:	e00e      	b.n	8009356 <USB_EPStartXfer+0x13a2>
      }
      else
      {
        len = ep->xfer_len;
 8009338:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800933c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009340:	681b      	ldr	r3, [r3, #0]
 8009342:	699b      	ldr	r3, [r3, #24]
 8009344:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
        ep->xfer_len = 0U;
 8009348:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800934c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009350:	681b      	ldr	r3, [r3, #0]
 8009352:	2200      	movs	r2, #0
 8009354:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8009356:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800935a:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800935e:	681b      	ldr	r3, [r3, #0]
 8009360:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8009364:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009368:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800936c:	681b      	ldr	r3, [r3, #0]
 800936e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009372:	b29b      	uxth	r3, r3
 8009374:	461a      	mov	r2, r3
 8009376:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800937a:	4413      	add	r3, r2
 800937c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8009380:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009384:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009388:	681b      	ldr	r3, [r3, #0]
 800938a:	781b      	ldrb	r3, [r3, #0]
 800938c:	011a      	lsls	r2, r3, #4
 800938e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8009392:	4413      	add	r3, r2
 8009394:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8009398:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800939c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80093a0:	2b00      	cmp	r3, #0
 80093a2:	d116      	bne.n	80093d2 <USB_EPStartXfer+0x141e>
 80093a4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80093a8:	881b      	ldrh	r3, [r3, #0]
 80093aa:	b29b      	uxth	r3, r3
 80093ac:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80093b0:	b29a      	uxth	r2, r3
 80093b2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80093b6:	801a      	strh	r2, [r3, #0]
 80093b8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80093bc:	881b      	ldrh	r3, [r3, #0]
 80093be:	b29b      	uxth	r3, r3
 80093c0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80093c4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80093c8:	b29a      	uxth	r2, r3
 80093ca:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80093ce:	801a      	strh	r2, [r3, #0]
 80093d0:	e3e8      	b.n	8009ba4 <USB_EPStartXfer+0x1bf0>
 80093d2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80093d6:	2b3e      	cmp	r3, #62	; 0x3e
 80093d8:	d818      	bhi.n	800940c <USB_EPStartXfer+0x1458>
 80093da:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80093de:	085b      	lsrs	r3, r3, #1
 80093e0:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 80093e4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80093e8:	f003 0301 	and.w	r3, r3, #1
 80093ec:	2b00      	cmp	r3, #0
 80093ee:	d004      	beq.n	80093fa <USB_EPStartXfer+0x1446>
 80093f0:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80093f4:	3301      	adds	r3, #1
 80093f6:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 80093fa:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80093fe:	b29b      	uxth	r3, r3
 8009400:	029b      	lsls	r3, r3, #10
 8009402:	b29a      	uxth	r2, r3
 8009404:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8009408:	801a      	strh	r2, [r3, #0]
 800940a:	e3cb      	b.n	8009ba4 <USB_EPStartXfer+0x1bf0>
 800940c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009410:	095b      	lsrs	r3, r3, #5
 8009412:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8009416:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800941a:	f003 031f 	and.w	r3, r3, #31
 800941e:	2b00      	cmp	r3, #0
 8009420:	d104      	bne.n	800942c <USB_EPStartXfer+0x1478>
 8009422:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8009426:	3b01      	subs	r3, #1
 8009428:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 800942c:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8009430:	b29b      	uxth	r3, r3
 8009432:	029b      	lsls	r3, r3, #10
 8009434:	b29b      	uxth	r3, r3
 8009436:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800943a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800943e:	b29a      	uxth	r2, r3
 8009440:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8009444:	801a      	strh	r2, [r3, #0]
 8009446:	e3ad      	b.n	8009ba4 <USB_EPStartXfer+0x1bf0>
    }
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8009448:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800944c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009450:	681b      	ldr	r3, [r3, #0]
 8009452:	78db      	ldrb	r3, [r3, #3]
 8009454:	2b02      	cmp	r3, #2
 8009456:	f040 8200 	bne.w	800985a <USB_EPStartXfer+0x18a6>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800945a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800945e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009462:	681b      	ldr	r3, [r3, #0]
 8009464:	785b      	ldrb	r3, [r3, #1]
 8009466:	2b00      	cmp	r3, #0
 8009468:	f040 8091 	bne.w	800958e <USB_EPStartXfer+0x15da>
 800946c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009470:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8009474:	681b      	ldr	r3, [r3, #0]
 8009476:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800947a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800947e:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8009482:	681b      	ldr	r3, [r3, #0]
 8009484:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009488:	b29b      	uxth	r3, r3
 800948a:	461a      	mov	r2, r3
 800948c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8009490:	4413      	add	r3, r2
 8009492:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8009496:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800949a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800949e:	681b      	ldr	r3, [r3, #0]
 80094a0:	781b      	ldrb	r3, [r3, #0]
 80094a2:	011a      	lsls	r2, r3, #4
 80094a4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80094a8:	4413      	add	r3, r2
 80094aa:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80094ae:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80094b2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80094b6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80094ba:	681b      	ldr	r3, [r3, #0]
 80094bc:	691b      	ldr	r3, [r3, #16]
 80094be:	2b00      	cmp	r3, #0
 80094c0:	d116      	bne.n	80094f0 <USB_EPStartXfer+0x153c>
 80094c2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80094c6:	881b      	ldrh	r3, [r3, #0]
 80094c8:	b29b      	uxth	r3, r3
 80094ca:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80094ce:	b29a      	uxth	r2, r3
 80094d0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80094d4:	801a      	strh	r2, [r3, #0]
 80094d6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80094da:	881b      	ldrh	r3, [r3, #0]
 80094dc:	b29b      	uxth	r3, r3
 80094de:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80094e2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80094e6:	b29a      	uxth	r2, r3
 80094e8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80094ec:	801a      	strh	r2, [r3, #0]
 80094ee:	e083      	b.n	80095f8 <USB_EPStartXfer+0x1644>
 80094f0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80094f4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80094f8:	681b      	ldr	r3, [r3, #0]
 80094fa:	691b      	ldr	r3, [r3, #16]
 80094fc:	2b3e      	cmp	r3, #62	; 0x3e
 80094fe:	d820      	bhi.n	8009542 <USB_EPStartXfer+0x158e>
 8009500:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009504:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009508:	681b      	ldr	r3, [r3, #0]
 800950a:	691b      	ldr	r3, [r3, #16]
 800950c:	085b      	lsrs	r3, r3, #1
 800950e:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8009512:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009516:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800951a:	681b      	ldr	r3, [r3, #0]
 800951c:	691b      	ldr	r3, [r3, #16]
 800951e:	f003 0301 	and.w	r3, r3, #1
 8009522:	2b00      	cmp	r3, #0
 8009524:	d004      	beq.n	8009530 <USB_EPStartXfer+0x157c>
 8009526:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800952a:	3301      	adds	r3, #1
 800952c:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8009530:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009534:	b29b      	uxth	r3, r3
 8009536:	029b      	lsls	r3, r3, #10
 8009538:	b29a      	uxth	r2, r3
 800953a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800953e:	801a      	strh	r2, [r3, #0]
 8009540:	e05a      	b.n	80095f8 <USB_EPStartXfer+0x1644>
 8009542:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009546:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800954a:	681b      	ldr	r3, [r3, #0]
 800954c:	691b      	ldr	r3, [r3, #16]
 800954e:	095b      	lsrs	r3, r3, #5
 8009550:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8009554:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009558:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800955c:	681b      	ldr	r3, [r3, #0]
 800955e:	691b      	ldr	r3, [r3, #16]
 8009560:	f003 031f 	and.w	r3, r3, #31
 8009564:	2b00      	cmp	r3, #0
 8009566:	d104      	bne.n	8009572 <USB_EPStartXfer+0x15be>
 8009568:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800956c:	3b01      	subs	r3, #1
 800956e:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8009572:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009576:	b29b      	uxth	r3, r3
 8009578:	029b      	lsls	r3, r3, #10
 800957a:	b29b      	uxth	r3, r3
 800957c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009580:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009584:	b29a      	uxth	r2, r3
 8009586:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800958a:	801a      	strh	r2, [r3, #0]
 800958c:	e034      	b.n	80095f8 <USB_EPStartXfer+0x1644>
 800958e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009592:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009596:	681b      	ldr	r3, [r3, #0]
 8009598:	785b      	ldrb	r3, [r3, #1]
 800959a:	2b01      	cmp	r3, #1
 800959c:	d12c      	bne.n	80095f8 <USB_EPStartXfer+0x1644>
 800959e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80095a2:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80095a6:	681b      	ldr	r3, [r3, #0]
 80095a8:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 80095ac:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80095b0:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80095b4:	681b      	ldr	r3, [r3, #0]
 80095b6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80095ba:	b29b      	uxth	r3, r3
 80095bc:	461a      	mov	r2, r3
 80095be:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80095c2:	4413      	add	r3, r2
 80095c4:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 80095c8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80095cc:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80095d0:	681b      	ldr	r3, [r3, #0]
 80095d2:	781b      	ldrb	r3, [r3, #0]
 80095d4:	011a      	lsls	r2, r3, #4
 80095d6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80095da:	4413      	add	r3, r2
 80095dc:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80095e0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80095e4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80095e8:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80095ec:	681b      	ldr	r3, [r3, #0]
 80095ee:	691b      	ldr	r3, [r3, #16]
 80095f0:	b29a      	uxth	r2, r3
 80095f2:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80095f6:	801a      	strh	r2, [r3, #0]
 80095f8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80095fc:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8009600:	681b      	ldr	r3, [r3, #0]
 8009602:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8009606:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800960a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800960e:	681b      	ldr	r3, [r3, #0]
 8009610:	785b      	ldrb	r3, [r3, #1]
 8009612:	2b00      	cmp	r3, #0
 8009614:	f040 8091 	bne.w	800973a <USB_EPStartXfer+0x1786>
 8009618:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800961c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8009620:	681b      	ldr	r3, [r3, #0]
 8009622:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8009626:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800962a:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800962e:	681b      	ldr	r3, [r3, #0]
 8009630:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009634:	b29b      	uxth	r3, r3
 8009636:	461a      	mov	r2, r3
 8009638:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800963c:	4413      	add	r3, r2
 800963e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8009642:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009646:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800964a:	681b      	ldr	r3, [r3, #0]
 800964c:	781b      	ldrb	r3, [r3, #0]
 800964e:	011a      	lsls	r2, r3, #4
 8009650:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8009654:	4413      	add	r3, r2
 8009656:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800965a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800965e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009662:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009666:	681b      	ldr	r3, [r3, #0]
 8009668:	691b      	ldr	r3, [r3, #16]
 800966a:	2b00      	cmp	r3, #0
 800966c:	d116      	bne.n	800969c <USB_EPStartXfer+0x16e8>
 800966e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8009672:	881b      	ldrh	r3, [r3, #0]
 8009674:	b29b      	uxth	r3, r3
 8009676:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800967a:	b29a      	uxth	r2, r3
 800967c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8009680:	801a      	strh	r2, [r3, #0]
 8009682:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8009686:	881b      	ldrh	r3, [r3, #0]
 8009688:	b29b      	uxth	r3, r3
 800968a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800968e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009692:	b29a      	uxth	r2, r3
 8009694:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8009698:	801a      	strh	r2, [r3, #0]
 800969a:	e07c      	b.n	8009796 <USB_EPStartXfer+0x17e2>
 800969c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80096a0:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80096a4:	681b      	ldr	r3, [r3, #0]
 80096a6:	691b      	ldr	r3, [r3, #16]
 80096a8:	2b3e      	cmp	r3, #62	; 0x3e
 80096aa:	d820      	bhi.n	80096ee <USB_EPStartXfer+0x173a>
 80096ac:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80096b0:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80096b4:	681b      	ldr	r3, [r3, #0]
 80096b6:	691b      	ldr	r3, [r3, #16]
 80096b8:	085b      	lsrs	r3, r3, #1
 80096ba:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 80096be:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80096c2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80096c6:	681b      	ldr	r3, [r3, #0]
 80096c8:	691b      	ldr	r3, [r3, #16]
 80096ca:	f003 0301 	and.w	r3, r3, #1
 80096ce:	2b00      	cmp	r3, #0
 80096d0:	d004      	beq.n	80096dc <USB_EPStartXfer+0x1728>
 80096d2:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 80096d6:	3301      	adds	r3, #1
 80096d8:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 80096dc:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 80096e0:	b29b      	uxth	r3, r3
 80096e2:	029b      	lsls	r3, r3, #10
 80096e4:	b29a      	uxth	r2, r3
 80096e6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80096ea:	801a      	strh	r2, [r3, #0]
 80096ec:	e053      	b.n	8009796 <USB_EPStartXfer+0x17e2>
 80096ee:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80096f2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80096f6:	681b      	ldr	r3, [r3, #0]
 80096f8:	691b      	ldr	r3, [r3, #16]
 80096fa:	095b      	lsrs	r3, r3, #5
 80096fc:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8009700:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009704:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009708:	681b      	ldr	r3, [r3, #0]
 800970a:	691b      	ldr	r3, [r3, #16]
 800970c:	f003 031f 	and.w	r3, r3, #31
 8009710:	2b00      	cmp	r3, #0
 8009712:	d104      	bne.n	800971e <USB_EPStartXfer+0x176a>
 8009714:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8009718:	3b01      	subs	r3, #1
 800971a:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800971e:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8009722:	b29b      	uxth	r3, r3
 8009724:	029b      	lsls	r3, r3, #10
 8009726:	b29b      	uxth	r3, r3
 8009728:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800972c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009730:	b29a      	uxth	r2, r3
 8009732:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8009736:	801a      	strh	r2, [r3, #0]
 8009738:	e02d      	b.n	8009796 <USB_EPStartXfer+0x17e2>
 800973a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800973e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009742:	681b      	ldr	r3, [r3, #0]
 8009744:	785b      	ldrb	r3, [r3, #1]
 8009746:	2b01      	cmp	r3, #1
 8009748:	d125      	bne.n	8009796 <USB_EPStartXfer+0x17e2>
 800974a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800974e:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8009752:	681b      	ldr	r3, [r3, #0]
 8009754:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009758:	b29b      	uxth	r3, r3
 800975a:	461a      	mov	r2, r3
 800975c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8009760:	4413      	add	r3, r2
 8009762:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8009766:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800976a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800976e:	681b      	ldr	r3, [r3, #0]
 8009770:	781b      	ldrb	r3, [r3, #0]
 8009772:	011a      	lsls	r2, r3, #4
 8009774:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8009778:	4413      	add	r3, r2
 800977a:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800977e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8009782:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009786:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800978a:	681b      	ldr	r3, [r3, #0]
 800978c:	691b      	ldr	r3, [r3, #16]
 800978e:	b29a      	uxth	r2, r3
 8009790:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8009794:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8009796:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800979a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800979e:	681b      	ldr	r3, [r3, #0]
 80097a0:	69db      	ldr	r3, [r3, #28]
 80097a2:	2b00      	cmp	r3, #0
 80097a4:	f000 81fe 	beq.w	8009ba4 <USB_EPStartXfer+0x1bf0>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 80097a8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80097ac:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80097b0:	681a      	ldr	r2, [r3, #0]
 80097b2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80097b6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80097ba:	681b      	ldr	r3, [r3, #0]
 80097bc:	781b      	ldrb	r3, [r3, #0]
 80097be:	009b      	lsls	r3, r3, #2
 80097c0:	4413      	add	r3, r2
 80097c2:	881b      	ldrh	r3, [r3, #0]
 80097c4:	f8a7 30b6 	strh.w	r3, [r7, #182]	; 0xb6

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 80097c8:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	; 0xb6
 80097cc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80097d0:	2b00      	cmp	r3, #0
 80097d2:	d005      	beq.n	80097e0 <USB_EPStartXfer+0x182c>
 80097d4:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	; 0xb6
 80097d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80097dc:	2b00      	cmp	r3, #0
 80097de:	d10d      	bne.n	80097fc <USB_EPStartXfer+0x1848>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 80097e0:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	; 0xb6
 80097e4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 80097e8:	2b00      	cmp	r3, #0
 80097ea:	f040 81db 	bne.w	8009ba4 <USB_EPStartXfer+0x1bf0>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 80097ee:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	; 0xb6
 80097f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80097f6:	2b00      	cmp	r3, #0
 80097f8:	f040 81d4 	bne.w	8009ba4 <USB_EPStartXfer+0x1bf0>
          {
            PCD_FreeUserBuffer(USBx, ep->num, 0U);
 80097fc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009800:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8009804:	681a      	ldr	r2, [r3, #0]
 8009806:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800980a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800980e:	681b      	ldr	r3, [r3, #0]
 8009810:	781b      	ldrb	r3, [r3, #0]
 8009812:	009b      	lsls	r3, r3, #2
 8009814:	4413      	add	r3, r2
 8009816:	881b      	ldrh	r3, [r3, #0]
 8009818:	b29b      	uxth	r3, r3
 800981a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800981e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009822:	f8a7 30b4 	strh.w	r3, [r7, #180]	; 0xb4
 8009826:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800982a:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800982e:	681a      	ldr	r2, [r3, #0]
 8009830:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009834:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009838:	681b      	ldr	r3, [r3, #0]
 800983a:	781b      	ldrb	r3, [r3, #0]
 800983c:	009b      	lsls	r3, r3, #2
 800983e:	441a      	add	r2, r3
 8009840:	f8b7 30b4 	ldrh.w	r3, [r7, #180]	; 0xb4
 8009844:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009848:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800984c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009850:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8009854:	b29b      	uxth	r3, r3
 8009856:	8013      	strh	r3, [r2, #0]
 8009858:	e1a4      	b.n	8009ba4 <USB_EPStartXfer+0x1bf0>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 800985a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800985e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009862:	681b      	ldr	r3, [r3, #0]
 8009864:	78db      	ldrb	r3, [r3, #3]
 8009866:	2b01      	cmp	r3, #1
 8009868:	f040 819a 	bne.w	8009ba0 <USB_EPStartXfer+0x1bec>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 800986c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009870:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009874:	681b      	ldr	r3, [r3, #0]
 8009876:	699a      	ldr	r2, [r3, #24]
 8009878:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800987c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009880:	681b      	ldr	r3, [r3, #0]
 8009882:	691b      	ldr	r3, [r3, #16]
 8009884:	429a      	cmp	r2, r3
 8009886:	d917      	bls.n	80098b8 <USB_EPStartXfer+0x1904>
        {
          len = ep->maxpacket;
 8009888:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800988c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009890:	681b      	ldr	r3, [r3, #0]
 8009892:	691b      	ldr	r3, [r3, #16]
 8009894:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
          ep->xfer_len -= len;
 8009898:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800989c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80098a0:	681b      	ldr	r3, [r3, #0]
 80098a2:	699a      	ldr	r2, [r3, #24]
 80098a4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80098a8:	1ad2      	subs	r2, r2, r3
 80098aa:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80098ae:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80098b2:	681b      	ldr	r3, [r3, #0]
 80098b4:	619a      	str	r2, [r3, #24]
 80098b6:	e00e      	b.n	80098d6 <USB_EPStartXfer+0x1922>
        }
        else
        {
          len = ep->xfer_len;
 80098b8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80098bc:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80098c0:	681b      	ldr	r3, [r3, #0]
 80098c2:	699b      	ldr	r3, [r3, #24]
 80098c4:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
          ep->xfer_len = 0U;
 80098c8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80098cc:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80098d0:	681b      	ldr	r3, [r3, #0]
 80098d2:	2200      	movs	r2, #0
 80098d4:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 80098d6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80098da:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80098de:	681b      	ldr	r3, [r3, #0]
 80098e0:	785b      	ldrb	r3, [r3, #1]
 80098e2:	2b00      	cmp	r3, #0
 80098e4:	d178      	bne.n	80099d8 <USB_EPStartXfer+0x1a24>
 80098e6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80098ea:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80098ee:	681b      	ldr	r3, [r3, #0]
 80098f0:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 80098f4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80098f8:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80098fc:	681b      	ldr	r3, [r3, #0]
 80098fe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009902:	b29b      	uxth	r3, r3
 8009904:	461a      	mov	r2, r3
 8009906:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800990a:	4413      	add	r3, r2
 800990c:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8009910:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009914:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009918:	681b      	ldr	r3, [r3, #0]
 800991a:	781b      	ldrb	r3, [r3, #0]
 800991c:	011a      	lsls	r2, r3, #4
 800991e:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8009922:	4413      	add	r3, r2
 8009924:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8009928:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800992c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009930:	2b00      	cmp	r3, #0
 8009932:	d116      	bne.n	8009962 <USB_EPStartXfer+0x19ae>
 8009934:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8009938:	881b      	ldrh	r3, [r3, #0]
 800993a:	b29b      	uxth	r3, r3
 800993c:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8009940:	b29a      	uxth	r2, r3
 8009942:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8009946:	801a      	strh	r2, [r3, #0]
 8009948:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800994c:	881b      	ldrh	r3, [r3, #0]
 800994e:	b29b      	uxth	r3, r3
 8009950:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009954:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009958:	b29a      	uxth	r2, r3
 800995a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800995e:	801a      	strh	r2, [r3, #0]
 8009960:	e06b      	b.n	8009a3a <USB_EPStartXfer+0x1a86>
 8009962:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009966:	2b3e      	cmp	r3, #62	; 0x3e
 8009968:	d818      	bhi.n	800999c <USB_EPStartXfer+0x19e8>
 800996a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800996e:	085b      	lsrs	r3, r3, #1
 8009970:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8009974:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009978:	f003 0301 	and.w	r3, r3, #1
 800997c:	2b00      	cmp	r3, #0
 800997e:	d004      	beq.n	800998a <USB_EPStartXfer+0x19d6>
 8009980:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009984:	3301      	adds	r3, #1
 8009986:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800998a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800998e:	b29b      	uxth	r3, r3
 8009990:	029b      	lsls	r3, r3, #10
 8009992:	b29a      	uxth	r2, r3
 8009994:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8009998:	801a      	strh	r2, [r3, #0]
 800999a:	e04e      	b.n	8009a3a <USB_EPStartXfer+0x1a86>
 800999c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80099a0:	095b      	lsrs	r3, r3, #5
 80099a2:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 80099a6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80099aa:	f003 031f 	and.w	r3, r3, #31
 80099ae:	2b00      	cmp	r3, #0
 80099b0:	d104      	bne.n	80099bc <USB_EPStartXfer+0x1a08>
 80099b2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80099b6:	3b01      	subs	r3, #1
 80099b8:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 80099bc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80099c0:	b29b      	uxth	r3, r3
 80099c2:	029b      	lsls	r3, r3, #10
 80099c4:	b29b      	uxth	r3, r3
 80099c6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80099ca:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80099ce:	b29a      	uxth	r2, r3
 80099d0:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80099d4:	801a      	strh	r2, [r3, #0]
 80099d6:	e030      	b.n	8009a3a <USB_EPStartXfer+0x1a86>
 80099d8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80099dc:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	785b      	ldrb	r3, [r3, #1]
 80099e4:	2b01      	cmp	r3, #1
 80099e6:	d128      	bne.n	8009a3a <USB_EPStartXfer+0x1a86>
 80099e8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80099ec:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80099f0:	681b      	ldr	r3, [r3, #0]
 80099f2:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 80099f6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80099fa:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80099fe:	681b      	ldr	r3, [r3, #0]
 8009a00:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009a04:	b29b      	uxth	r3, r3
 8009a06:	461a      	mov	r2, r3
 8009a08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009a0c:	4413      	add	r3, r2
 8009a0e:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8009a12:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009a16:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009a1a:	681b      	ldr	r3, [r3, #0]
 8009a1c:	781b      	ldrb	r3, [r3, #0]
 8009a1e:	011a      	lsls	r2, r3, #4
 8009a20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009a24:	4413      	add	r3, r2
 8009a26:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8009a2a:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8009a2e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009a32:	b29a      	uxth	r2, r3
 8009a34:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8009a38:	801a      	strh	r2, [r3, #0]
 8009a3a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009a3e:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8009a42:	681b      	ldr	r3, [r3, #0]
 8009a44:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8009a48:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009a4c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009a50:	681b      	ldr	r3, [r3, #0]
 8009a52:	785b      	ldrb	r3, [r3, #1]
 8009a54:	2b00      	cmp	r3, #0
 8009a56:	d178      	bne.n	8009b4a <USB_EPStartXfer+0x1b96>
 8009a58:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009a5c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8009a60:	681b      	ldr	r3, [r3, #0]
 8009a62:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8009a66:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009a6a:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8009a6e:	681b      	ldr	r3, [r3, #0]
 8009a70:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009a74:	b29b      	uxth	r3, r3
 8009a76:	461a      	mov	r2, r3
 8009a78:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009a7c:	4413      	add	r3, r2
 8009a7e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8009a82:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009a86:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009a8a:	681b      	ldr	r3, [r3, #0]
 8009a8c:	781b      	ldrb	r3, [r3, #0]
 8009a8e:	011a      	lsls	r2, r3, #4
 8009a90:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009a94:	4413      	add	r3, r2
 8009a96:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8009a9a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8009a9e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009aa2:	2b00      	cmp	r3, #0
 8009aa4:	d116      	bne.n	8009ad4 <USB_EPStartXfer+0x1b20>
 8009aa6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8009aaa:	881b      	ldrh	r3, [r3, #0]
 8009aac:	b29b      	uxth	r3, r3
 8009aae:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8009ab2:	b29a      	uxth	r2, r3
 8009ab4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8009ab8:	801a      	strh	r2, [r3, #0]
 8009aba:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8009abe:	881b      	ldrh	r3, [r3, #0]
 8009ac0:	b29b      	uxth	r3, r3
 8009ac2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009ac6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009aca:	b29a      	uxth	r2, r3
 8009acc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8009ad0:	801a      	strh	r2, [r3, #0]
 8009ad2:	e067      	b.n	8009ba4 <USB_EPStartXfer+0x1bf0>
 8009ad4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009ad8:	2b3e      	cmp	r3, #62	; 0x3e
 8009ada:	d818      	bhi.n	8009b0e <USB_EPStartXfer+0x1b5a>
 8009adc:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009ae0:	085b      	lsrs	r3, r3, #1
 8009ae2:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8009ae6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009aea:	f003 0301 	and.w	r3, r3, #1
 8009aee:	2b00      	cmp	r3, #0
 8009af0:	d004      	beq.n	8009afc <USB_EPStartXfer+0x1b48>
 8009af2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8009af6:	3301      	adds	r3, #1
 8009af8:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8009afc:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8009b00:	b29b      	uxth	r3, r3
 8009b02:	029b      	lsls	r3, r3, #10
 8009b04:	b29a      	uxth	r2, r3
 8009b06:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8009b0a:	801a      	strh	r2, [r3, #0]
 8009b0c:	e04a      	b.n	8009ba4 <USB_EPStartXfer+0x1bf0>
 8009b0e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009b12:	095b      	lsrs	r3, r3, #5
 8009b14:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8009b18:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009b1c:	f003 031f 	and.w	r3, r3, #31
 8009b20:	2b00      	cmp	r3, #0
 8009b22:	d104      	bne.n	8009b2e <USB_EPStartXfer+0x1b7a>
 8009b24:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8009b28:	3b01      	subs	r3, #1
 8009b2a:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8009b2e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8009b32:	b29b      	uxth	r3, r3
 8009b34:	029b      	lsls	r3, r3, #10
 8009b36:	b29b      	uxth	r3, r3
 8009b38:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009b3c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009b40:	b29a      	uxth	r2, r3
 8009b42:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8009b46:	801a      	strh	r2, [r3, #0]
 8009b48:	e02c      	b.n	8009ba4 <USB_EPStartXfer+0x1bf0>
 8009b4a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009b4e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009b52:	681b      	ldr	r3, [r3, #0]
 8009b54:	785b      	ldrb	r3, [r3, #1]
 8009b56:	2b01      	cmp	r3, #1
 8009b58:	d124      	bne.n	8009ba4 <USB_EPStartXfer+0x1bf0>
 8009b5a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009b5e:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8009b62:	681b      	ldr	r3, [r3, #0]
 8009b64:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009b68:	b29b      	uxth	r3, r3
 8009b6a:	461a      	mov	r2, r3
 8009b6c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009b70:	4413      	add	r3, r2
 8009b72:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8009b76:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009b7a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009b7e:	681b      	ldr	r3, [r3, #0]
 8009b80:	781b      	ldrb	r3, [r3, #0]
 8009b82:	011a      	lsls	r2, r3, #4
 8009b84:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009b88:	4413      	add	r3, r2
 8009b8a:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8009b8e:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8009b92:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009b96:	b29a      	uxth	r2, r3
 8009b98:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009b9c:	801a      	strh	r2, [r3, #0]
 8009b9e:	e001      	b.n	8009ba4 <USB_EPStartXfer+0x1bf0>
      }
      else
      {
        return HAL_ERROR;
 8009ba0:	2301      	movs	r3, #1
 8009ba2:	e03a      	b.n	8009c1a <USB_EPStartXfer+0x1c66>
      }
    }

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8009ba4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009ba8:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8009bac:	681a      	ldr	r2, [r3, #0]
 8009bae:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009bb2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009bb6:	681b      	ldr	r3, [r3, #0]
 8009bb8:	781b      	ldrb	r3, [r3, #0]
 8009bba:	009b      	lsls	r3, r3, #2
 8009bbc:	4413      	add	r3, r2
 8009bbe:	881b      	ldrh	r3, [r3, #0]
 8009bc0:	b29b      	uxth	r3, r3
 8009bc2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009bc6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009bca:	f8a7 30aa 	strh.w	r3, [r7, #170]	; 0xaa
 8009bce:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 8009bd2:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8009bd6:	f8a7 30aa 	strh.w	r3, [r7, #170]	; 0xaa
 8009bda:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 8009bde:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8009be2:	f8a7 30aa 	strh.w	r3, [r7, #170]	; 0xaa
 8009be6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009bea:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8009bee:	681a      	ldr	r2, [r3, #0]
 8009bf0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009bf4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009bf8:	681b      	ldr	r3, [r3, #0]
 8009bfa:	781b      	ldrb	r3, [r3, #0]
 8009bfc:	009b      	lsls	r3, r3, #2
 8009bfe:	441a      	add	r2, r3
 8009c00:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 8009c04:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009c08:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009c0c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009c10:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009c14:	b29b      	uxth	r3, r3
 8009c16:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8009c18:	2300      	movs	r3, #0
}
 8009c1a:	4618      	mov	r0, r3
 8009c1c:	f507 7798 	add.w	r7, r7, #304	; 0x130
 8009c20:	46bd      	mov	sp, r7
 8009c22:	bd80      	pop	{r7, pc}

08009c24 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8009c24:	b480      	push	{r7}
 8009c26:	b085      	sub	sp, #20
 8009c28:	af00      	add	r7, sp, #0
 8009c2a:	6078      	str	r0, [r7, #4]
 8009c2c:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8009c2e:	683b      	ldr	r3, [r7, #0]
 8009c30:	785b      	ldrb	r3, [r3, #1]
 8009c32:	2b00      	cmp	r3, #0
 8009c34:	d020      	beq.n	8009c78 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8009c36:	687a      	ldr	r2, [r7, #4]
 8009c38:	683b      	ldr	r3, [r7, #0]
 8009c3a:	781b      	ldrb	r3, [r3, #0]
 8009c3c:	009b      	lsls	r3, r3, #2
 8009c3e:	4413      	add	r3, r2
 8009c40:	881b      	ldrh	r3, [r3, #0]
 8009c42:	b29b      	uxth	r3, r3
 8009c44:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009c48:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009c4c:	81bb      	strh	r3, [r7, #12]
 8009c4e:	89bb      	ldrh	r3, [r7, #12]
 8009c50:	f083 0310 	eor.w	r3, r3, #16
 8009c54:	81bb      	strh	r3, [r7, #12]
 8009c56:	687a      	ldr	r2, [r7, #4]
 8009c58:	683b      	ldr	r3, [r7, #0]
 8009c5a:	781b      	ldrb	r3, [r3, #0]
 8009c5c:	009b      	lsls	r3, r3, #2
 8009c5e:	441a      	add	r2, r3
 8009c60:	89bb      	ldrh	r3, [r7, #12]
 8009c62:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009c66:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009c6a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009c6e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009c72:	b29b      	uxth	r3, r3
 8009c74:	8013      	strh	r3, [r2, #0]
 8009c76:	e01f      	b.n	8009cb8 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8009c78:	687a      	ldr	r2, [r7, #4]
 8009c7a:	683b      	ldr	r3, [r7, #0]
 8009c7c:	781b      	ldrb	r3, [r3, #0]
 8009c7e:	009b      	lsls	r3, r3, #2
 8009c80:	4413      	add	r3, r2
 8009c82:	881b      	ldrh	r3, [r3, #0]
 8009c84:	b29b      	uxth	r3, r3
 8009c86:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009c8a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009c8e:	81fb      	strh	r3, [r7, #14]
 8009c90:	89fb      	ldrh	r3, [r7, #14]
 8009c92:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8009c96:	81fb      	strh	r3, [r7, #14]
 8009c98:	687a      	ldr	r2, [r7, #4]
 8009c9a:	683b      	ldr	r3, [r7, #0]
 8009c9c:	781b      	ldrb	r3, [r3, #0]
 8009c9e:	009b      	lsls	r3, r3, #2
 8009ca0:	441a      	add	r2, r3
 8009ca2:	89fb      	ldrh	r3, [r7, #14]
 8009ca4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009ca8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009cac:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009cb0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009cb4:	b29b      	uxth	r3, r3
 8009cb6:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8009cb8:	2300      	movs	r3, #0
}
 8009cba:	4618      	mov	r0, r3
 8009cbc:	3714      	adds	r7, #20
 8009cbe:	46bd      	mov	sp, r7
 8009cc0:	bc80      	pop	{r7}
 8009cc2:	4770      	bx	lr

08009cc4 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8009cc4:	b480      	push	{r7}
 8009cc6:	b087      	sub	sp, #28
 8009cc8:	af00      	add	r7, sp, #0
 8009cca:	6078      	str	r0, [r7, #4]
 8009ccc:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8009cce:	683b      	ldr	r3, [r7, #0]
 8009cd0:	7b1b      	ldrb	r3, [r3, #12]
 8009cd2:	2b00      	cmp	r3, #0
 8009cd4:	f040 809d 	bne.w	8009e12 <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 8009cd8:	683b      	ldr	r3, [r7, #0]
 8009cda:	785b      	ldrb	r3, [r3, #1]
 8009cdc:	2b00      	cmp	r3, #0
 8009cde:	d04c      	beq.n	8009d7a <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8009ce0:	687a      	ldr	r2, [r7, #4]
 8009ce2:	683b      	ldr	r3, [r7, #0]
 8009ce4:	781b      	ldrb	r3, [r3, #0]
 8009ce6:	009b      	lsls	r3, r3, #2
 8009ce8:	4413      	add	r3, r2
 8009cea:	881b      	ldrh	r3, [r3, #0]
 8009cec:	823b      	strh	r3, [r7, #16]
 8009cee:	8a3b      	ldrh	r3, [r7, #16]
 8009cf0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009cf4:	2b00      	cmp	r3, #0
 8009cf6:	d01b      	beq.n	8009d30 <USB_EPClearStall+0x6c>
 8009cf8:	687a      	ldr	r2, [r7, #4]
 8009cfa:	683b      	ldr	r3, [r7, #0]
 8009cfc:	781b      	ldrb	r3, [r3, #0]
 8009cfe:	009b      	lsls	r3, r3, #2
 8009d00:	4413      	add	r3, r2
 8009d02:	881b      	ldrh	r3, [r3, #0]
 8009d04:	b29b      	uxth	r3, r3
 8009d06:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009d0a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009d0e:	81fb      	strh	r3, [r7, #14]
 8009d10:	687a      	ldr	r2, [r7, #4]
 8009d12:	683b      	ldr	r3, [r7, #0]
 8009d14:	781b      	ldrb	r3, [r3, #0]
 8009d16:	009b      	lsls	r3, r3, #2
 8009d18:	441a      	add	r2, r3
 8009d1a:	89fb      	ldrh	r3, [r7, #14]
 8009d1c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009d20:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009d24:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009d28:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8009d2c:	b29b      	uxth	r3, r3
 8009d2e:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8009d30:	683b      	ldr	r3, [r7, #0]
 8009d32:	78db      	ldrb	r3, [r3, #3]
 8009d34:	2b01      	cmp	r3, #1
 8009d36:	d06c      	beq.n	8009e12 <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8009d38:	687a      	ldr	r2, [r7, #4]
 8009d3a:	683b      	ldr	r3, [r7, #0]
 8009d3c:	781b      	ldrb	r3, [r3, #0]
 8009d3e:	009b      	lsls	r3, r3, #2
 8009d40:	4413      	add	r3, r2
 8009d42:	881b      	ldrh	r3, [r3, #0]
 8009d44:	b29b      	uxth	r3, r3
 8009d46:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009d4a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009d4e:	81bb      	strh	r3, [r7, #12]
 8009d50:	89bb      	ldrh	r3, [r7, #12]
 8009d52:	f083 0320 	eor.w	r3, r3, #32
 8009d56:	81bb      	strh	r3, [r7, #12]
 8009d58:	687a      	ldr	r2, [r7, #4]
 8009d5a:	683b      	ldr	r3, [r7, #0]
 8009d5c:	781b      	ldrb	r3, [r3, #0]
 8009d5e:	009b      	lsls	r3, r3, #2
 8009d60:	441a      	add	r2, r3
 8009d62:	89bb      	ldrh	r3, [r7, #12]
 8009d64:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009d68:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009d6c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009d70:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009d74:	b29b      	uxth	r3, r3
 8009d76:	8013      	strh	r3, [r2, #0]
 8009d78:	e04b      	b.n	8009e12 <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8009d7a:	687a      	ldr	r2, [r7, #4]
 8009d7c:	683b      	ldr	r3, [r7, #0]
 8009d7e:	781b      	ldrb	r3, [r3, #0]
 8009d80:	009b      	lsls	r3, r3, #2
 8009d82:	4413      	add	r3, r2
 8009d84:	881b      	ldrh	r3, [r3, #0]
 8009d86:	82fb      	strh	r3, [r7, #22]
 8009d88:	8afb      	ldrh	r3, [r7, #22]
 8009d8a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009d8e:	2b00      	cmp	r3, #0
 8009d90:	d01b      	beq.n	8009dca <USB_EPClearStall+0x106>
 8009d92:	687a      	ldr	r2, [r7, #4]
 8009d94:	683b      	ldr	r3, [r7, #0]
 8009d96:	781b      	ldrb	r3, [r3, #0]
 8009d98:	009b      	lsls	r3, r3, #2
 8009d9a:	4413      	add	r3, r2
 8009d9c:	881b      	ldrh	r3, [r3, #0]
 8009d9e:	b29b      	uxth	r3, r3
 8009da0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009da4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009da8:	82bb      	strh	r3, [r7, #20]
 8009daa:	687a      	ldr	r2, [r7, #4]
 8009dac:	683b      	ldr	r3, [r7, #0]
 8009dae:	781b      	ldrb	r3, [r3, #0]
 8009db0:	009b      	lsls	r3, r3, #2
 8009db2:	441a      	add	r2, r3
 8009db4:	8abb      	ldrh	r3, [r7, #20]
 8009db6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009dba:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009dbe:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8009dc2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009dc6:	b29b      	uxth	r3, r3
 8009dc8:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8009dca:	687a      	ldr	r2, [r7, #4]
 8009dcc:	683b      	ldr	r3, [r7, #0]
 8009dce:	781b      	ldrb	r3, [r3, #0]
 8009dd0:	009b      	lsls	r3, r3, #2
 8009dd2:	4413      	add	r3, r2
 8009dd4:	881b      	ldrh	r3, [r3, #0]
 8009dd6:	b29b      	uxth	r3, r3
 8009dd8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009ddc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009de0:	827b      	strh	r3, [r7, #18]
 8009de2:	8a7b      	ldrh	r3, [r7, #18]
 8009de4:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8009de8:	827b      	strh	r3, [r7, #18]
 8009dea:	8a7b      	ldrh	r3, [r7, #18]
 8009dec:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8009df0:	827b      	strh	r3, [r7, #18]
 8009df2:	687a      	ldr	r2, [r7, #4]
 8009df4:	683b      	ldr	r3, [r7, #0]
 8009df6:	781b      	ldrb	r3, [r3, #0]
 8009df8:	009b      	lsls	r3, r3, #2
 8009dfa:	441a      	add	r2, r3
 8009dfc:	8a7b      	ldrh	r3, [r7, #18]
 8009dfe:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009e02:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009e06:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009e0a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009e0e:	b29b      	uxth	r3, r3
 8009e10:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 8009e12:	2300      	movs	r3, #0
}
 8009e14:	4618      	mov	r0, r3
 8009e16:	371c      	adds	r7, #28
 8009e18:	46bd      	mov	sp, r7
 8009e1a:	bc80      	pop	{r7}
 8009e1c:	4770      	bx	lr

08009e1e <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 8009e1e:	b480      	push	{r7}
 8009e20:	b083      	sub	sp, #12
 8009e22:	af00      	add	r7, sp, #0
 8009e24:	6078      	str	r0, [r7, #4]
 8009e26:	460b      	mov	r3, r1
 8009e28:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 8009e2a:	78fb      	ldrb	r3, [r7, #3]
 8009e2c:	2b00      	cmp	r3, #0
 8009e2e:	d103      	bne.n	8009e38 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	2280      	movs	r2, #128	; 0x80
 8009e34:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8009e38:	2300      	movs	r3, #0
}
 8009e3a:	4618      	mov	r0, r3
 8009e3c:	370c      	adds	r7, #12
 8009e3e:	46bd      	mov	sp, r7
 8009e40:	bc80      	pop	{r7}
 8009e42:	4770      	bx	lr

08009e44 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 8009e44:	b480      	push	{r7}
 8009e46:	b083      	sub	sp, #12
 8009e48:	af00      	add	r7, sp, #0
 8009e4a:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8009e4c:	2300      	movs	r3, #0
}
 8009e4e:	4618      	mov	r0, r3
 8009e50:	370c      	adds	r7, #12
 8009e52:	46bd      	mov	sp, r7
 8009e54:	bc80      	pop	{r7}
 8009e56:	4770      	bx	lr

08009e58 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 8009e58:	b480      	push	{r7}
 8009e5a:	b083      	sub	sp, #12
 8009e5c:	af00      	add	r7, sp, #0
 8009e5e:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8009e60:	2300      	movs	r3, #0
}
 8009e62:	4618      	mov	r0, r3
 8009e64:	370c      	adds	r7, #12
 8009e66:	46bd      	mov	sp, r7
 8009e68:	bc80      	pop	{r7}
 8009e6a:	4770      	bx	lr

08009e6c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_TypeDef *USBx)
{
 8009e6c:	b480      	push	{r7}
 8009e6e:	b085      	sub	sp, #20
 8009e70:	af00      	add	r7, sp, #0
 8009e72:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8009e7a:	b29b      	uxth	r3, r3
 8009e7c:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8009e7e:	68fb      	ldr	r3, [r7, #12]
}
 8009e80:	4618      	mov	r0, r3
 8009e82:	3714      	adds	r7, #20
 8009e84:	46bd      	mov	sp, r7
 8009e86:	bc80      	pop	{r7}
 8009e88:	4770      	bx	lr

08009e8a <USB_EP0_OutStart>:
  * @param  USBx Selected device
  * @param  psetup pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 8009e8a:	b480      	push	{r7}
 8009e8c:	b083      	sub	sp, #12
 8009e8e:	af00      	add	r7, sp, #0
 8009e90:	6078      	str	r0, [r7, #4]
 8009e92:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8009e94:	2300      	movs	r3, #0
}
 8009e96:	4618      	mov	r0, r3
 8009e98:	370c      	adds	r7, #12
 8009e9a:	46bd      	mov	sp, r7
 8009e9c:	bc80      	pop	{r7}
 8009e9e:	4770      	bx	lr

08009ea0 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8009ea0:	b480      	push	{r7}
 8009ea2:	b08d      	sub	sp, #52	; 0x34
 8009ea4:	af00      	add	r7, sp, #0
 8009ea6:	60f8      	str	r0, [r7, #12]
 8009ea8:	60b9      	str	r1, [r7, #8]
 8009eaa:	4611      	mov	r1, r2
 8009eac:	461a      	mov	r2, r3
 8009eae:	460b      	mov	r3, r1
 8009eb0:	80fb      	strh	r3, [r7, #6]
 8009eb2:	4613      	mov	r3, r2
 8009eb4:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8009eb6:	88bb      	ldrh	r3, [r7, #4]
 8009eb8:	3301      	adds	r3, #1
 8009eba:	085b      	lsrs	r3, r3, #1
 8009ebc:	623b      	str	r3, [r7, #32]
  uint32_t BaseAddr = (uint32_t)USBx;
 8009ebe:	68fb      	ldr	r3, [r7, #12]
 8009ec0:	61fb      	str	r3, [r7, #28]
  uint32_t i, temp1, temp2;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8009ec2:	68bb      	ldr	r3, [r7, #8]
 8009ec4:	627b      	str	r3, [r7, #36]	; 0x24

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8009ec6:	88fb      	ldrh	r3, [r7, #6]
 8009ec8:	005a      	lsls	r2, r3, #1
 8009eca:	69fb      	ldr	r3, [r7, #28]
 8009ecc:	4413      	add	r3, r2
 8009ece:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009ed2:	62bb      	str	r3, [r7, #40]	; 0x28

  for (i = n; i != 0U; i--)
 8009ed4:	6a3b      	ldr	r3, [r7, #32]
 8009ed6:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009ed8:	e01e      	b.n	8009f18 <USB_WritePMA+0x78>
  {
    temp1 = *pBuf;
 8009eda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009edc:	781b      	ldrb	r3, [r3, #0]
 8009ede:	61bb      	str	r3, [r7, #24]
    pBuf++;
 8009ee0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ee2:	3301      	adds	r3, #1
 8009ee4:	627b      	str	r3, [r7, #36]	; 0x24
    temp2 = temp1 | ((uint16_t)((uint16_t) *pBuf << 8));
 8009ee6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ee8:	781b      	ldrb	r3, [r3, #0]
 8009eea:	b29b      	uxth	r3, r3
 8009eec:	021b      	lsls	r3, r3, #8
 8009eee:	b29b      	uxth	r3, r3
 8009ef0:	461a      	mov	r2, r3
 8009ef2:	69bb      	ldr	r3, [r7, #24]
 8009ef4:	4313      	orrs	r3, r2
 8009ef6:	617b      	str	r3, [r7, #20]
    *pdwVal = (uint16_t)temp2;
 8009ef8:	697b      	ldr	r3, [r7, #20]
 8009efa:	b29a      	uxth	r2, r3
 8009efc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009efe:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 8009f00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009f02:	3302      	adds	r3, #2
 8009f04:	62bb      	str	r3, [r7, #40]	; 0x28

#if PMA_ACCESS > 1U
    pdwVal++;
 8009f06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009f08:	3302      	adds	r3, #2
 8009f0a:	62bb      	str	r3, [r7, #40]	; 0x28
#endif

    pBuf++;
 8009f0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f0e:	3301      	adds	r3, #1
 8009f10:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = n; i != 0U; i--)
 8009f12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009f14:	3b01      	subs	r3, #1
 8009f16:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009f18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009f1a:	2b00      	cmp	r3, #0
 8009f1c:	d1dd      	bne.n	8009eda <USB_WritePMA+0x3a>
  }
}
 8009f1e:	bf00      	nop
 8009f20:	bf00      	nop
 8009f22:	3734      	adds	r7, #52	; 0x34
 8009f24:	46bd      	mov	sp, r7
 8009f26:	bc80      	pop	{r7}
 8009f28:	4770      	bx	lr

08009f2a <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8009f2a:	b480      	push	{r7}
 8009f2c:	b08b      	sub	sp, #44	; 0x2c
 8009f2e:	af00      	add	r7, sp, #0
 8009f30:	60f8      	str	r0, [r7, #12]
 8009f32:	60b9      	str	r1, [r7, #8]
 8009f34:	4611      	mov	r1, r2
 8009f36:	461a      	mov	r2, r3
 8009f38:	460b      	mov	r3, r1
 8009f3a:	80fb      	strh	r3, [r7, #6]
 8009f3c:	4613      	mov	r3, r2
 8009f3e:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8009f40:	88bb      	ldrh	r3, [r7, #4]
 8009f42:	085b      	lsrs	r3, r3, #1
 8009f44:	b29b      	uxth	r3, r3
 8009f46:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8009f48:	68fb      	ldr	r3, [r7, #12]
 8009f4a:	617b      	str	r3, [r7, #20]
  uint32_t i, temp;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8009f4c:	68bb      	ldr	r3, [r7, #8]
 8009f4e:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8009f50:	88fb      	ldrh	r3, [r7, #6]
 8009f52:	005a      	lsls	r2, r3, #1
 8009f54:	697b      	ldr	r3, [r7, #20]
 8009f56:	4413      	add	r3, r2
 8009f58:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009f5c:	623b      	str	r3, [r7, #32]

  for (i = n; i != 0U; i--)
 8009f5e:	69bb      	ldr	r3, [r7, #24]
 8009f60:	627b      	str	r3, [r7, #36]	; 0x24
 8009f62:	e01b      	b.n	8009f9c <USB_ReadPMA+0x72>
  {
    temp = *(__IO uint16_t *)pdwVal;
 8009f64:	6a3b      	ldr	r3, [r7, #32]
 8009f66:	881b      	ldrh	r3, [r3, #0]
 8009f68:	b29b      	uxth	r3, r3
 8009f6a:	613b      	str	r3, [r7, #16]
    pdwVal++;
 8009f6c:	6a3b      	ldr	r3, [r7, #32]
 8009f6e:	3302      	adds	r3, #2
 8009f70:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 8009f72:	693b      	ldr	r3, [r7, #16]
 8009f74:	b2da      	uxtb	r2, r3
 8009f76:	69fb      	ldr	r3, [r7, #28]
 8009f78:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8009f7a:	69fb      	ldr	r3, [r7, #28]
 8009f7c:	3301      	adds	r3, #1
 8009f7e:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((temp >> 8) & 0xFFU);
 8009f80:	693b      	ldr	r3, [r7, #16]
 8009f82:	0a1b      	lsrs	r3, r3, #8
 8009f84:	b2da      	uxtb	r2, r3
 8009f86:	69fb      	ldr	r3, [r7, #28]
 8009f88:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8009f8a:	69fb      	ldr	r3, [r7, #28]
 8009f8c:	3301      	adds	r3, #1
 8009f8e:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 8009f90:	6a3b      	ldr	r3, [r7, #32]
 8009f92:	3302      	adds	r3, #2
 8009f94:	623b      	str	r3, [r7, #32]
  for (i = n; i != 0U; i--)
 8009f96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f98:	3b01      	subs	r3, #1
 8009f9a:	627b      	str	r3, [r7, #36]	; 0x24
 8009f9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f9e:	2b00      	cmp	r3, #0
 8009fa0:	d1e0      	bne.n	8009f64 <USB_ReadPMA+0x3a>
#endif
  }

  if ((wNBytes % 2U) != 0U)
 8009fa2:	88bb      	ldrh	r3, [r7, #4]
 8009fa4:	f003 0301 	and.w	r3, r3, #1
 8009fa8:	b29b      	uxth	r3, r3
 8009faa:	2b00      	cmp	r3, #0
 8009fac:	d007      	beq.n	8009fbe <USB_ReadPMA+0x94>
  {
    temp = *pdwVal;
 8009fae:	6a3b      	ldr	r3, [r7, #32]
 8009fb0:	881b      	ldrh	r3, [r3, #0]
 8009fb2:	b29b      	uxth	r3, r3
 8009fb4:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 8009fb6:	693b      	ldr	r3, [r7, #16]
 8009fb8:	b2da      	uxtb	r2, r3
 8009fba:	69fb      	ldr	r3, [r7, #28]
 8009fbc:	701a      	strb	r2, [r3, #0]
  }
}
 8009fbe:	bf00      	nop
 8009fc0:	372c      	adds	r7, #44	; 0x2c
 8009fc2:	46bd      	mov	sp, r7
 8009fc4:	bc80      	pop	{r7}
 8009fc6:	4770      	bx	lr

08009fc8 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009fc8:	b580      	push	{r7, lr}
 8009fca:	b084      	sub	sp, #16
 8009fcc:	af00      	add	r7, sp, #0
 8009fce:	6078      	str	r0, [r7, #4]
 8009fd0:	460b      	mov	r3, r1
 8009fd2:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8009fd4:	2300      	movs	r3, #0
 8009fd6:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	7c1b      	ldrb	r3, [r3, #16]
 8009fdc:	2b00      	cmp	r3, #0
 8009fde:	d115      	bne.n	800a00c <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8009fe0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009fe4:	2202      	movs	r2, #2
 8009fe6:	2181      	movs	r1, #129	; 0x81
 8009fe8:	6878      	ldr	r0, [r7, #4]
 8009fea:	f001 fe8c 	bl	800bd06 <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	2201      	movs	r2, #1
 8009ff2:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8009ff4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009ff8:	2202      	movs	r2, #2
 8009ffa:	2101      	movs	r1, #1
 8009ffc:	6878      	ldr	r0, [r7, #4]
 8009ffe:	f001 fe82 	bl	800bd06 <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	2201      	movs	r2, #1
 800a006:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
 800a00a:	e012      	b.n	800a032 <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800a00c:	2340      	movs	r3, #64	; 0x40
 800a00e:	2202      	movs	r2, #2
 800a010:	2181      	movs	r1, #129	; 0x81
 800a012:	6878      	ldr	r0, [r7, #4]
 800a014:	f001 fe77 	bl	800bd06 <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	2201      	movs	r2, #1
 800a01c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800a01e:	2340      	movs	r3, #64	; 0x40
 800a020:	2202      	movs	r2, #2
 800a022:	2101      	movs	r1, #1
 800a024:	6878      	ldr	r0, [r7, #4]
 800a026:	f001 fe6e 	bl	800bd06 <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	2201      	movs	r2, #1
 800a02e:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800a032:	2308      	movs	r3, #8
 800a034:	2203      	movs	r2, #3
 800a036:	2182      	movs	r1, #130	; 0x82
 800a038:	6878      	ldr	r0, [r7, #4]
 800a03a:	f001 fe64 	bl	800bd06 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	2201      	movs	r2, #1
 800a042:	641a      	str	r2, [r3, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800a044:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800a048:	f001 ff84 	bl	800bf54 <USBD_static_malloc>
 800a04c:	4602      	mov	r2, r0
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  if (pdev->pClassData == NULL)
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a05a:	2b00      	cmp	r3, #0
 800a05c:	d102      	bne.n	800a064 <USBD_CDC_Init+0x9c>
  {
    ret = 1U;
 800a05e:	2301      	movs	r3, #1
 800a060:	73fb      	strb	r3, [r7, #15]
 800a062:	e026      	b.n	800a0b2 <USBD_CDC_Init+0xea>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a06a:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a072:	681b      	ldr	r3, [r3, #0]
 800a074:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 800a076:	68bb      	ldr	r3, [r7, #8]
 800a078:	2200      	movs	r2, #0
 800a07a:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    hcdc->RxState = 0U;
 800a07e:	68bb      	ldr	r3, [r7, #8]
 800a080:	2200      	movs	r2, #0
 800a082:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	7c1b      	ldrb	r3, [r3, #16]
 800a08a:	2b00      	cmp	r3, #0
 800a08c:	d109      	bne.n	800a0a2 <USBD_CDC_Init+0xda>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800a08e:	68bb      	ldr	r3, [r7, #8]
 800a090:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800a094:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a098:	2101      	movs	r1, #1
 800a09a:	6878      	ldr	r0, [r7, #4]
 800a09c:	f001 ff24 	bl	800bee8 <USBD_LL_PrepareReceive>
 800a0a0:	e007      	b.n	800a0b2 <USBD_CDC_Init+0xea>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800a0a2:	68bb      	ldr	r3, [r7, #8]
 800a0a4:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800a0a8:	2340      	movs	r3, #64	; 0x40
 800a0aa:	2101      	movs	r1, #1
 800a0ac:	6878      	ldr	r0, [r7, #4]
 800a0ae:	f001 ff1b 	bl	800bee8 <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 800a0b2:	7bfb      	ldrb	r3, [r7, #15]
}
 800a0b4:	4618      	mov	r0, r3
 800a0b6:	3710      	adds	r7, #16
 800a0b8:	46bd      	mov	sp, r7
 800a0ba:	bd80      	pop	{r7, pc}

0800a0bc <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a0bc:	b580      	push	{r7, lr}
 800a0be:	b084      	sub	sp, #16
 800a0c0:	af00      	add	r7, sp, #0
 800a0c2:	6078      	str	r0, [r7, #4]
 800a0c4:	460b      	mov	r3, r1
 800a0c6:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 800a0c8:	2300      	movs	r3, #0
 800a0ca:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800a0cc:	2181      	movs	r1, #129	; 0x81
 800a0ce:	6878      	ldr	r0, [r7, #4]
 800a0d0:	f001 fe3f 	bl	800bd52 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	2200      	movs	r2, #0
 800a0d8:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800a0da:	2101      	movs	r1, #1
 800a0dc:	6878      	ldr	r0, [r7, #4]
 800a0de:	f001 fe38 	bl	800bd52 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	2200      	movs	r2, #0
 800a0e6:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800a0ea:	2182      	movs	r1, #130	; 0x82
 800a0ec:	6878      	ldr	r0, [r7, #4]
 800a0ee:	f001 fe30 	bl	800bd52 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	2200      	movs	r2, #0
 800a0f6:	641a      	str	r2, [r3, #64]	; 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a0fe:	2b00      	cmp	r3, #0
 800a100:	d00e      	beq.n	800a120 <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a108:	685b      	ldr	r3, [r3, #4]
 800a10a:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a112:	4618      	mov	r0, r3
 800a114:	f001 ff2a 	bl	800bf6c <USBD_static_free>
    pdev->pClassData = NULL;
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	2200      	movs	r2, #0
 800a11c:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  return ret;
 800a120:	7bfb      	ldrb	r3, [r7, #15]
}
 800a122:	4618      	mov	r0, r3
 800a124:	3710      	adds	r7, #16
 800a126:	46bd      	mov	sp, r7
 800a128:	bd80      	pop	{r7, pc}

0800a12a <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800a12a:	b580      	push	{r7, lr}
 800a12c:	b086      	sub	sp, #24
 800a12e:	af00      	add	r7, sp, #0
 800a130:	6078      	str	r0, [r7, #4]
 800a132:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a13a:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 800a13c:	2300      	movs	r3, #0
 800a13e:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 800a140:	2300      	movs	r3, #0
 800a142:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 800a144:	2300      	movs	r3, #0
 800a146:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a148:	683b      	ldr	r3, [r7, #0]
 800a14a:	781b      	ldrb	r3, [r3, #0]
 800a14c:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a150:	2b00      	cmp	r3, #0
 800a152:	d039      	beq.n	800a1c8 <USBD_CDC_Setup+0x9e>
 800a154:	2b20      	cmp	r3, #32
 800a156:	d17f      	bne.n	800a258 <USBD_CDC_Setup+0x12e>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 800a158:	683b      	ldr	r3, [r7, #0]
 800a15a:	88db      	ldrh	r3, [r3, #6]
 800a15c:	2b00      	cmp	r3, #0
 800a15e:	d029      	beq.n	800a1b4 <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 800a160:	683b      	ldr	r3, [r7, #0]
 800a162:	781b      	ldrb	r3, [r3, #0]
 800a164:	b25b      	sxtb	r3, r3
 800a166:	2b00      	cmp	r3, #0
 800a168:	da11      	bge.n	800a18e <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a170:	689b      	ldr	r3, [r3, #8]
 800a172:	683a      	ldr	r2, [r7, #0]
 800a174:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 800a176:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800a178:	683a      	ldr	r2, [r7, #0]
 800a17a:	88d2      	ldrh	r2, [r2, #6]
 800a17c:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800a17e:	6939      	ldr	r1, [r7, #16]
 800a180:	683b      	ldr	r3, [r7, #0]
 800a182:	88db      	ldrh	r3, [r3, #6]
 800a184:	461a      	mov	r2, r3
 800a186:	6878      	ldr	r0, [r7, #4]
 800a188:	f001 fa09 	bl	800b59e <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 800a18c:	e06b      	b.n	800a266 <USBD_CDC_Setup+0x13c>
          hcdc->CmdOpCode = req->bRequest;
 800a18e:	683b      	ldr	r3, [r7, #0]
 800a190:	785a      	ldrb	r2, [r3, #1]
 800a192:	693b      	ldr	r3, [r7, #16]
 800a194:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800a198:	683b      	ldr	r3, [r7, #0]
 800a19a:	88db      	ldrh	r3, [r3, #6]
 800a19c:	b2da      	uxtb	r2, r3
 800a19e:	693b      	ldr	r3, [r7, #16]
 800a1a0:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800a1a4:	6939      	ldr	r1, [r7, #16]
 800a1a6:	683b      	ldr	r3, [r7, #0]
 800a1a8:	88db      	ldrh	r3, [r3, #6]
 800a1aa:	461a      	mov	r2, r3
 800a1ac:	6878      	ldr	r0, [r7, #4]
 800a1ae:	f001 fa24 	bl	800b5fa <USBD_CtlPrepareRx>
      break;
 800a1b2:	e058      	b.n	800a266 <USBD_CDC_Setup+0x13c>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a1ba:	689b      	ldr	r3, [r3, #8]
 800a1bc:	683a      	ldr	r2, [r7, #0]
 800a1be:	7850      	ldrb	r0, [r2, #1]
 800a1c0:	2200      	movs	r2, #0
 800a1c2:	6839      	ldr	r1, [r7, #0]
 800a1c4:	4798      	blx	r3
      break;
 800a1c6:	e04e      	b.n	800a266 <USBD_CDC_Setup+0x13c>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a1c8:	683b      	ldr	r3, [r7, #0]
 800a1ca:	785b      	ldrb	r3, [r3, #1]
 800a1cc:	2b0b      	cmp	r3, #11
 800a1ce:	d02e      	beq.n	800a22e <USBD_CDC_Setup+0x104>
 800a1d0:	2b0b      	cmp	r3, #11
 800a1d2:	dc38      	bgt.n	800a246 <USBD_CDC_Setup+0x11c>
 800a1d4:	2b00      	cmp	r3, #0
 800a1d6:	d002      	beq.n	800a1de <USBD_CDC_Setup+0xb4>
 800a1d8:	2b0a      	cmp	r3, #10
 800a1da:	d014      	beq.n	800a206 <USBD_CDC_Setup+0xdc>
 800a1dc:	e033      	b.n	800a246 <USBD_CDC_Setup+0x11c>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a1e4:	2b03      	cmp	r3, #3
 800a1e6:	d107      	bne.n	800a1f8 <USBD_CDC_Setup+0xce>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 800a1e8:	f107 030c 	add.w	r3, r7, #12
 800a1ec:	2202      	movs	r2, #2
 800a1ee:	4619      	mov	r1, r3
 800a1f0:	6878      	ldr	r0, [r7, #4]
 800a1f2:	f001 f9d4 	bl	800b59e <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800a1f6:	e02e      	b.n	800a256 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 800a1f8:	6839      	ldr	r1, [r7, #0]
 800a1fa:	6878      	ldr	r0, [r7, #4]
 800a1fc:	f001 f965 	bl	800b4ca <USBD_CtlError>
            ret = USBD_FAIL;
 800a200:	2302      	movs	r3, #2
 800a202:	75fb      	strb	r3, [r7, #23]
          break;
 800a204:	e027      	b.n	800a256 <USBD_CDC_Setup+0x12c>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a20c:	2b03      	cmp	r3, #3
 800a20e:	d107      	bne.n	800a220 <USBD_CDC_Setup+0xf6>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 800a210:	f107 030f 	add.w	r3, r7, #15
 800a214:	2201      	movs	r2, #1
 800a216:	4619      	mov	r1, r3
 800a218:	6878      	ldr	r0, [r7, #4]
 800a21a:	f001 f9c0 	bl	800b59e <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800a21e:	e01a      	b.n	800a256 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 800a220:	6839      	ldr	r1, [r7, #0]
 800a222:	6878      	ldr	r0, [r7, #4]
 800a224:	f001 f951 	bl	800b4ca <USBD_CtlError>
            ret = USBD_FAIL;
 800a228:	2302      	movs	r3, #2
 800a22a:	75fb      	strb	r3, [r7, #23]
          break;
 800a22c:	e013      	b.n	800a256 <USBD_CDC_Setup+0x12c>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800a22e:	687b      	ldr	r3, [r7, #4]
 800a230:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a234:	2b03      	cmp	r3, #3
 800a236:	d00d      	beq.n	800a254 <USBD_CDC_Setup+0x12a>
          {
            USBD_CtlError(pdev, req);
 800a238:	6839      	ldr	r1, [r7, #0]
 800a23a:	6878      	ldr	r0, [r7, #4]
 800a23c:	f001 f945 	bl	800b4ca <USBD_CtlError>
            ret = USBD_FAIL;
 800a240:	2302      	movs	r3, #2
 800a242:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800a244:	e006      	b.n	800a254 <USBD_CDC_Setup+0x12a>

        default:
          USBD_CtlError(pdev, req);
 800a246:	6839      	ldr	r1, [r7, #0]
 800a248:	6878      	ldr	r0, [r7, #4]
 800a24a:	f001 f93e 	bl	800b4ca <USBD_CtlError>
          ret = USBD_FAIL;
 800a24e:	2302      	movs	r3, #2
 800a250:	75fb      	strb	r3, [r7, #23]
          break;
 800a252:	e000      	b.n	800a256 <USBD_CDC_Setup+0x12c>
          break;
 800a254:	bf00      	nop
      }
      break;
 800a256:	e006      	b.n	800a266 <USBD_CDC_Setup+0x13c>

    default:
      USBD_CtlError(pdev, req);
 800a258:	6839      	ldr	r1, [r7, #0]
 800a25a:	6878      	ldr	r0, [r7, #4]
 800a25c:	f001 f935 	bl	800b4ca <USBD_CtlError>
      ret = USBD_FAIL;
 800a260:	2302      	movs	r3, #2
 800a262:	75fb      	strb	r3, [r7, #23]
      break;
 800a264:	bf00      	nop
  }

  return ret;
 800a266:	7dfb      	ldrb	r3, [r7, #23]
}
 800a268:	4618      	mov	r0, r3
 800a26a:	3718      	adds	r7, #24
 800a26c:	46bd      	mov	sp, r7
 800a26e:	bd80      	pop	{r7, pc}

0800a270 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800a270:	b580      	push	{r7, lr}
 800a272:	b084      	sub	sp, #16
 800a274:	af00      	add	r7, sp, #0
 800a276:	6078      	str	r0, [r7, #4]
 800a278:	460b      	mov	r3, r1
 800a27a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a282:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a28a:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a292:	2b00      	cmp	r3, #0
 800a294:	d03a      	beq.n	800a30c <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800a296:	78fa      	ldrb	r2, [r7, #3]
 800a298:	6879      	ldr	r1, [r7, #4]
 800a29a:	4613      	mov	r3, r2
 800a29c:	009b      	lsls	r3, r3, #2
 800a29e:	4413      	add	r3, r2
 800a2a0:	009b      	lsls	r3, r3, #2
 800a2a2:	440b      	add	r3, r1
 800a2a4:	331c      	adds	r3, #28
 800a2a6:	681b      	ldr	r3, [r3, #0]
 800a2a8:	2b00      	cmp	r3, #0
 800a2aa:	d029      	beq.n	800a300 <USBD_CDC_DataIn+0x90>
 800a2ac:	78fa      	ldrb	r2, [r7, #3]
 800a2ae:	6879      	ldr	r1, [r7, #4]
 800a2b0:	4613      	mov	r3, r2
 800a2b2:	009b      	lsls	r3, r3, #2
 800a2b4:	4413      	add	r3, r2
 800a2b6:	009b      	lsls	r3, r3, #2
 800a2b8:	440b      	add	r3, r1
 800a2ba:	331c      	adds	r3, #28
 800a2bc:	681a      	ldr	r2, [r3, #0]
 800a2be:	78f9      	ldrb	r1, [r7, #3]
 800a2c0:	68b8      	ldr	r0, [r7, #8]
 800a2c2:	460b      	mov	r3, r1
 800a2c4:	009b      	lsls	r3, r3, #2
 800a2c6:	440b      	add	r3, r1
 800a2c8:	00db      	lsls	r3, r3, #3
 800a2ca:	4403      	add	r3, r0
 800a2cc:	3338      	adds	r3, #56	; 0x38
 800a2ce:	681b      	ldr	r3, [r3, #0]
 800a2d0:	fbb2 f1f3 	udiv	r1, r2, r3
 800a2d4:	fb01 f303 	mul.w	r3, r1, r3
 800a2d8:	1ad3      	subs	r3, r2, r3
 800a2da:	2b00      	cmp	r3, #0
 800a2dc:	d110      	bne.n	800a300 <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 800a2de:	78fa      	ldrb	r2, [r7, #3]
 800a2e0:	6879      	ldr	r1, [r7, #4]
 800a2e2:	4613      	mov	r3, r2
 800a2e4:	009b      	lsls	r3, r3, #2
 800a2e6:	4413      	add	r3, r2
 800a2e8:	009b      	lsls	r3, r3, #2
 800a2ea:	440b      	add	r3, r1
 800a2ec:	331c      	adds	r3, #28
 800a2ee:	2200      	movs	r2, #0
 800a2f0:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800a2f2:	78f9      	ldrb	r1, [r7, #3]
 800a2f4:	2300      	movs	r3, #0
 800a2f6:	2200      	movs	r2, #0
 800a2f8:	6878      	ldr	r0, [r7, #4]
 800a2fa:	f001 fdd2 	bl	800bea2 <USBD_LL_Transmit>
 800a2fe:	e003      	b.n	800a308 <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 800a300:	68fb      	ldr	r3, [r7, #12]
 800a302:	2200      	movs	r2, #0
 800a304:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }
    return USBD_OK;
 800a308:	2300      	movs	r3, #0
 800a30a:	e000      	b.n	800a30e <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 800a30c:	2302      	movs	r3, #2
  }
}
 800a30e:	4618      	mov	r0, r3
 800a310:	3710      	adds	r7, #16
 800a312:	46bd      	mov	sp, r7
 800a314:	bd80      	pop	{r7, pc}

0800a316 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800a316:	b580      	push	{r7, lr}
 800a318:	b084      	sub	sp, #16
 800a31a:	af00      	add	r7, sp, #0
 800a31c:	6078      	str	r0, [r7, #4]
 800a31e:	460b      	mov	r3, r1
 800a320:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800a322:	687b      	ldr	r3, [r7, #4]
 800a324:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a328:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800a32a:	78fb      	ldrb	r3, [r7, #3]
 800a32c:	4619      	mov	r1, r3
 800a32e:	6878      	ldr	r0, [r7, #4]
 800a330:	f001 fdfd 	bl	800bf2e <USBD_LL_GetRxDataSize>
 800a334:	4602      	mov	r2, r0
 800a336:	68fb      	ldr	r3, [r7, #12]
 800a338:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 800a33c:	687b      	ldr	r3, [r7, #4]
 800a33e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a342:	2b00      	cmp	r3, #0
 800a344:	d00d      	beq.n	800a362 <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800a346:	687b      	ldr	r3, [r7, #4]
 800a348:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a34c:	68db      	ldr	r3, [r3, #12]
 800a34e:	68fa      	ldr	r2, [r7, #12]
 800a350:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800a354:	68fa      	ldr	r2, [r7, #12]
 800a356:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800a35a:	4611      	mov	r1, r2
 800a35c:	4798      	blx	r3

    return USBD_OK;
 800a35e:	2300      	movs	r3, #0
 800a360:	e000      	b.n	800a364 <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 800a362:	2302      	movs	r3, #2
  }
}
 800a364:	4618      	mov	r0, r3
 800a366:	3710      	adds	r7, #16
 800a368:	46bd      	mov	sp, r7
 800a36a:	bd80      	pop	{r7, pc}

0800a36c <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800a36c:	b580      	push	{r7, lr}
 800a36e:	b084      	sub	sp, #16
 800a370:	af00      	add	r7, sp, #0
 800a372:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a37a:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a382:	2b00      	cmp	r3, #0
 800a384:	d015      	beq.n	800a3b2 <USBD_CDC_EP0_RxReady+0x46>
 800a386:	68fb      	ldr	r3, [r7, #12]
 800a388:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800a38c:	2bff      	cmp	r3, #255	; 0xff
 800a38e:	d010      	beq.n	800a3b2 <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a396:	689b      	ldr	r3, [r3, #8]
 800a398:	68fa      	ldr	r2, [r7, #12]
 800a39a:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 800a39e:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800a3a0:	68fa      	ldr	r2, [r7, #12]
 800a3a2:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800a3a6:	b292      	uxth	r2, r2
 800a3a8:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800a3aa:	68fb      	ldr	r3, [r7, #12]
 800a3ac:	22ff      	movs	r2, #255	; 0xff
 800a3ae:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }
  return USBD_OK;
 800a3b2:	2300      	movs	r3, #0
}
 800a3b4:	4618      	mov	r0, r3
 800a3b6:	3710      	adds	r7, #16
 800a3b8:	46bd      	mov	sp, r7
 800a3ba:	bd80      	pop	{r7, pc}

0800a3bc <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800a3bc:	b480      	push	{r7}
 800a3be:	b083      	sub	sp, #12
 800a3c0:	af00      	add	r7, sp, #0
 800a3c2:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 800a3c4:	687b      	ldr	r3, [r7, #4]
 800a3c6:	2243      	movs	r2, #67	; 0x43
 800a3c8:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 800a3ca:	4b03      	ldr	r3, [pc, #12]	; (800a3d8 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800a3cc:	4618      	mov	r0, r3
 800a3ce:	370c      	adds	r7, #12
 800a3d0:	46bd      	mov	sp, r7
 800a3d2:	bc80      	pop	{r7}
 800a3d4:	4770      	bx	lr
 800a3d6:	bf00      	nop
 800a3d8:	200000bc 	.word	0x200000bc

0800a3dc <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800a3dc:	b480      	push	{r7}
 800a3de:	b083      	sub	sp, #12
 800a3e0:	af00      	add	r7, sp, #0
 800a3e2:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 800a3e4:	687b      	ldr	r3, [r7, #4]
 800a3e6:	2243      	movs	r2, #67	; 0x43
 800a3e8:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 800a3ea:	4b03      	ldr	r3, [pc, #12]	; (800a3f8 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800a3ec:	4618      	mov	r0, r3
 800a3ee:	370c      	adds	r7, #12
 800a3f0:	46bd      	mov	sp, r7
 800a3f2:	bc80      	pop	{r7}
 800a3f4:	4770      	bx	lr
 800a3f6:	bf00      	nop
 800a3f8:	20000078 	.word	0x20000078

0800a3fc <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800a3fc:	b480      	push	{r7}
 800a3fe:	b083      	sub	sp, #12
 800a400:	af00      	add	r7, sp, #0
 800a402:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	2243      	movs	r2, #67	; 0x43
 800a408:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 800a40a:	4b03      	ldr	r3, [pc, #12]	; (800a418 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800a40c:	4618      	mov	r0, r3
 800a40e:	370c      	adds	r7, #12
 800a410:	46bd      	mov	sp, r7
 800a412:	bc80      	pop	{r7}
 800a414:	4770      	bx	lr
 800a416:	bf00      	nop
 800a418:	20000100 	.word	0x20000100

0800a41c <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800a41c:	b480      	push	{r7}
 800a41e:	b083      	sub	sp, #12
 800a420:	af00      	add	r7, sp, #0
 800a422:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	220a      	movs	r2, #10
 800a428:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 800a42a:	4b03      	ldr	r3, [pc, #12]	; (800a438 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800a42c:	4618      	mov	r0, r3
 800a42e:	370c      	adds	r7, #12
 800a430:	46bd      	mov	sp, r7
 800a432:	bc80      	pop	{r7}
 800a434:	4770      	bx	lr
 800a436:	bf00      	nop
 800a438:	20000034 	.word	0x20000034

0800a43c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 800a43c:	b480      	push	{r7}
 800a43e:	b085      	sub	sp, #20
 800a440:	af00      	add	r7, sp, #0
 800a442:	6078      	str	r0, [r7, #4]
 800a444:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 800a446:	2302      	movs	r3, #2
 800a448:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 800a44a:	683b      	ldr	r3, [r7, #0]
 800a44c:	2b00      	cmp	r3, #0
 800a44e:	d005      	beq.n	800a45c <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	683a      	ldr	r2, [r7, #0]
 800a454:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    ret = USBD_OK;
 800a458:	2300      	movs	r3, #0
 800a45a:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800a45c:	7bfb      	ldrb	r3, [r7, #15]
}
 800a45e:	4618      	mov	r0, r3
 800a460:	3714      	adds	r7, #20
 800a462:	46bd      	mov	sp, r7
 800a464:	bc80      	pop	{r7}
 800a466:	4770      	bx	lr

0800a468 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 800a468:	b480      	push	{r7}
 800a46a:	b087      	sub	sp, #28
 800a46c:	af00      	add	r7, sp, #0
 800a46e:	60f8      	str	r0, [r7, #12]
 800a470:	60b9      	str	r1, [r7, #8]
 800a472:	4613      	mov	r3, r2
 800a474:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800a476:	68fb      	ldr	r3, [r7, #12]
 800a478:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a47c:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 800a47e:	697b      	ldr	r3, [r7, #20]
 800a480:	68ba      	ldr	r2, [r7, #8]
 800a482:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800a486:	88fa      	ldrh	r2, [r7, #6]
 800a488:	697b      	ldr	r3, [r7, #20]
 800a48a:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return USBD_OK;
 800a48e:	2300      	movs	r3, #0
}
 800a490:	4618      	mov	r0, r3
 800a492:	371c      	adds	r7, #28
 800a494:	46bd      	mov	sp, r7
 800a496:	bc80      	pop	{r7}
 800a498:	4770      	bx	lr

0800a49a <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 800a49a:	b480      	push	{r7}
 800a49c:	b085      	sub	sp, #20
 800a49e:	af00      	add	r7, sp, #0
 800a4a0:	6078      	str	r0, [r7, #4]
 800a4a2:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a4aa:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 800a4ac:	68fb      	ldr	r3, [r7, #12]
 800a4ae:	683a      	ldr	r2, [r7, #0]
 800a4b0:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return USBD_OK;
 800a4b4:	2300      	movs	r3, #0
}
 800a4b6:	4618      	mov	r0, r3
 800a4b8:	3714      	adds	r7, #20
 800a4ba:	46bd      	mov	sp, r7
 800a4bc:	bc80      	pop	{r7}
 800a4be:	4770      	bx	lr

0800a4c0 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800a4c0:	b580      	push	{r7, lr}
 800a4c2:	b084      	sub	sp, #16
 800a4c4:	af00      	add	r7, sp, #0
 800a4c6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a4ce:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a4d6:	2b00      	cmp	r3, #0
 800a4d8:	d01c      	beq.n	800a514 <USBD_CDC_TransmitPacket+0x54>
  {
    if (hcdc->TxState == 0U)
 800a4da:	68fb      	ldr	r3, [r7, #12]
 800a4dc:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800a4e0:	2b00      	cmp	r3, #0
 800a4e2:	d115      	bne.n	800a510 <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 800a4e4:	68fb      	ldr	r3, [r7, #12]
 800a4e6:	2201      	movs	r2, #1
 800a4e8:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800a4ec:	68fb      	ldr	r3, [r7, #12]
 800a4ee:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 800a4f2:	687b      	ldr	r3, [r7, #4]
 800a4f4:	631a      	str	r2, [r3, #48]	; 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800a4f6:	68fb      	ldr	r3, [r7, #12]
 800a4f8:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
                       (uint16_t)hcdc->TxLength);
 800a4fc:	68fb      	ldr	r3, [r7, #12]
 800a4fe:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800a502:	b29b      	uxth	r3, r3
 800a504:	2181      	movs	r1, #129	; 0x81
 800a506:	6878      	ldr	r0, [r7, #4]
 800a508:	f001 fccb 	bl	800bea2 <USBD_LL_Transmit>

      return USBD_OK;
 800a50c:	2300      	movs	r3, #0
 800a50e:	e002      	b.n	800a516 <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 800a510:	2301      	movs	r3, #1
 800a512:	e000      	b.n	800a516 <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 800a514:	2302      	movs	r3, #2
  }
}
 800a516:	4618      	mov	r0, r3
 800a518:	3710      	adds	r7, #16
 800a51a:	46bd      	mov	sp, r7
 800a51c:	bd80      	pop	{r7, pc}

0800a51e <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800a51e:	b580      	push	{r7, lr}
 800a520:	b084      	sub	sp, #16
 800a522:	af00      	add	r7, sp, #0
 800a524:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a52c:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 800a52e:	687b      	ldr	r3, [r7, #4]
 800a530:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a534:	2b00      	cmp	r3, #0
 800a536:	d017      	beq.n	800a568 <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	7c1b      	ldrb	r3, [r3, #16]
 800a53c:	2b00      	cmp	r3, #0
 800a53e:	d109      	bne.n	800a554 <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800a540:	68fb      	ldr	r3, [r7, #12]
 800a542:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800a546:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a54a:	2101      	movs	r1, #1
 800a54c:	6878      	ldr	r0, [r7, #4]
 800a54e:	f001 fccb 	bl	800bee8 <USBD_LL_PrepareReceive>
 800a552:	e007      	b.n	800a564 <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800a554:	68fb      	ldr	r3, [r7, #12]
 800a556:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800a55a:	2340      	movs	r3, #64	; 0x40
 800a55c:	2101      	movs	r1, #1
 800a55e:	6878      	ldr	r0, [r7, #4]
 800a560:	f001 fcc2 	bl	800bee8 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 800a564:	2300      	movs	r3, #0
 800a566:	e000      	b.n	800a56a <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 800a568:	2302      	movs	r3, #2
  }
}
 800a56a:	4618      	mov	r0, r3
 800a56c:	3710      	adds	r7, #16
 800a56e:	46bd      	mov	sp, r7
 800a570:	bd80      	pop	{r7, pc}

0800a572 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800a572:	b580      	push	{r7, lr}
 800a574:	b084      	sub	sp, #16
 800a576:	af00      	add	r7, sp, #0
 800a578:	60f8      	str	r0, [r7, #12]
 800a57a:	60b9      	str	r1, [r7, #8]
 800a57c:	4613      	mov	r3, r2
 800a57e:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800a580:	68fb      	ldr	r3, [r7, #12]
 800a582:	2b00      	cmp	r3, #0
 800a584:	d101      	bne.n	800a58a <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800a586:	2302      	movs	r3, #2
 800a588:	e01a      	b.n	800a5c0 <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 800a58a:	68fb      	ldr	r3, [r7, #12]
 800a58c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a590:	2b00      	cmp	r3, #0
 800a592:	d003      	beq.n	800a59c <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 800a594:	68fb      	ldr	r3, [r7, #12]
 800a596:	2200      	movs	r2, #0
 800a598:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800a59c:	68bb      	ldr	r3, [r7, #8]
 800a59e:	2b00      	cmp	r3, #0
 800a5a0:	d003      	beq.n	800a5aa <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 800a5a2:	68fb      	ldr	r3, [r7, #12]
 800a5a4:	68ba      	ldr	r2, [r7, #8]
 800a5a6:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a5aa:	68fb      	ldr	r3, [r7, #12]
 800a5ac:	2201      	movs	r2, #1
 800a5ae:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800a5b2:	68fb      	ldr	r3, [r7, #12]
 800a5b4:	79fa      	ldrb	r2, [r7, #7]
 800a5b6:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 800a5b8:	68f8      	ldr	r0, [r7, #12]
 800a5ba:	f001 fb2f 	bl	800bc1c <USBD_LL_Init>

  return USBD_OK;
 800a5be:	2300      	movs	r3, #0
}
 800a5c0:	4618      	mov	r0, r3
 800a5c2:	3710      	adds	r7, #16
 800a5c4:	46bd      	mov	sp, r7
 800a5c6:	bd80      	pop	{r7, pc}

0800a5c8 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800a5c8:	b480      	push	{r7}
 800a5ca:	b085      	sub	sp, #20
 800a5cc:	af00      	add	r7, sp, #0
 800a5ce:	6078      	str	r0, [r7, #4]
 800a5d0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 800a5d2:	2300      	movs	r3, #0
 800a5d4:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 800a5d6:	683b      	ldr	r3, [r7, #0]
 800a5d8:	2b00      	cmp	r3, #0
 800a5da:	d006      	beq.n	800a5ea <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 800a5dc:	687b      	ldr	r3, [r7, #4]
 800a5de:	683a      	ldr	r2, [r7, #0]
 800a5e0:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
    status = USBD_OK;
 800a5e4:	2300      	movs	r3, #0
 800a5e6:	73fb      	strb	r3, [r7, #15]
 800a5e8:	e001      	b.n	800a5ee <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 800a5ea:	2302      	movs	r3, #2
 800a5ec:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800a5ee:	7bfb      	ldrb	r3, [r7, #15]
}
 800a5f0:	4618      	mov	r0, r3
 800a5f2:	3714      	adds	r7, #20
 800a5f4:	46bd      	mov	sp, r7
 800a5f6:	bc80      	pop	{r7}
 800a5f8:	4770      	bx	lr

0800a5fa <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 800a5fa:	b580      	push	{r7, lr}
 800a5fc:	b082      	sub	sp, #8
 800a5fe:	af00      	add	r7, sp, #0
 800a600:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 800a602:	6878      	ldr	r0, [r7, #4]
 800a604:	f001 fb64 	bl	800bcd0 <USBD_LL_Start>

  return USBD_OK;
 800a608:	2300      	movs	r3, #0
}
 800a60a:	4618      	mov	r0, r3
 800a60c:	3708      	adds	r7, #8
 800a60e:	46bd      	mov	sp, r7
 800a610:	bd80      	pop	{r7, pc}

0800a612 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800a612:	b480      	push	{r7}
 800a614:	b083      	sub	sp, #12
 800a616:	af00      	add	r7, sp, #0
 800a618:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800a61a:	2300      	movs	r3, #0
}
 800a61c:	4618      	mov	r0, r3
 800a61e:	370c      	adds	r7, #12
 800a620:	46bd      	mov	sp, r7
 800a622:	bc80      	pop	{r7}
 800a624:	4770      	bx	lr

0800a626 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800a626:	b580      	push	{r7, lr}
 800a628:	b084      	sub	sp, #16
 800a62a:	af00      	add	r7, sp, #0
 800a62c:	6078      	str	r0, [r7, #4]
 800a62e:	460b      	mov	r3, r1
 800a630:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800a632:	2302      	movs	r3, #2
 800a634:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800a636:	687b      	ldr	r3, [r7, #4]
 800a638:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a63c:	2b00      	cmp	r3, #0
 800a63e:	d00c      	beq.n	800a65a <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a646:	681b      	ldr	r3, [r3, #0]
 800a648:	78fa      	ldrb	r2, [r7, #3]
 800a64a:	4611      	mov	r1, r2
 800a64c:	6878      	ldr	r0, [r7, #4]
 800a64e:	4798      	blx	r3
 800a650:	4603      	mov	r3, r0
 800a652:	2b00      	cmp	r3, #0
 800a654:	d101      	bne.n	800a65a <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 800a656:	2300      	movs	r3, #0
 800a658:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 800a65a:	7bfb      	ldrb	r3, [r7, #15]
}
 800a65c:	4618      	mov	r0, r3
 800a65e:	3710      	adds	r7, #16
 800a660:	46bd      	mov	sp, r7
 800a662:	bd80      	pop	{r7, pc}

0800a664 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800a664:	b580      	push	{r7, lr}
 800a666:	b082      	sub	sp, #8
 800a668:	af00      	add	r7, sp, #0
 800a66a:	6078      	str	r0, [r7, #4]
 800a66c:	460b      	mov	r3, r1
 800a66e:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 800a670:	687b      	ldr	r3, [r7, #4]
 800a672:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a676:	685b      	ldr	r3, [r3, #4]
 800a678:	78fa      	ldrb	r2, [r7, #3]
 800a67a:	4611      	mov	r1, r2
 800a67c:	6878      	ldr	r0, [r7, #4]
 800a67e:	4798      	blx	r3

  return USBD_OK;
 800a680:	2300      	movs	r3, #0
}
 800a682:	4618      	mov	r0, r3
 800a684:	3708      	adds	r7, #8
 800a686:	46bd      	mov	sp, r7
 800a688:	bd80      	pop	{r7, pc}

0800a68a <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800a68a:	b580      	push	{r7, lr}
 800a68c:	b082      	sub	sp, #8
 800a68e:	af00      	add	r7, sp, #0
 800a690:	6078      	str	r0, [r7, #4]
 800a692:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800a69a:	6839      	ldr	r1, [r7, #0]
 800a69c:	4618      	mov	r0, r3
 800a69e:	f000 fed8 	bl	800b452 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800a6a2:	687b      	ldr	r3, [r7, #4]
 800a6a4:	2201      	movs	r2, #1
 800a6a6:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800a6b0:	461a      	mov	r2, r3
 800a6b2:	687b      	ldr	r3, [r7, #4]
 800a6b4:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800a6b8:	687b      	ldr	r3, [r7, #4]
 800a6ba:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800a6be:	f003 031f 	and.w	r3, r3, #31
 800a6c2:	2b02      	cmp	r3, #2
 800a6c4:	d016      	beq.n	800a6f4 <USBD_LL_SetupStage+0x6a>
 800a6c6:	2b02      	cmp	r3, #2
 800a6c8:	d81c      	bhi.n	800a704 <USBD_LL_SetupStage+0x7a>
 800a6ca:	2b00      	cmp	r3, #0
 800a6cc:	d002      	beq.n	800a6d4 <USBD_LL_SetupStage+0x4a>
 800a6ce:	2b01      	cmp	r3, #1
 800a6d0:	d008      	beq.n	800a6e4 <USBD_LL_SetupStage+0x5a>
 800a6d2:	e017      	b.n	800a704 <USBD_LL_SetupStage+0x7a>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800a6da:	4619      	mov	r1, r3
 800a6dc:	6878      	ldr	r0, [r7, #4]
 800a6de:	f000 f9cb 	bl	800aa78 <USBD_StdDevReq>
      break;
 800a6e2:	e01a      	b.n	800a71a <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 800a6e4:	687b      	ldr	r3, [r7, #4]
 800a6e6:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800a6ea:	4619      	mov	r1, r3
 800a6ec:	6878      	ldr	r0, [r7, #4]
 800a6ee:	f000 fa2d 	bl	800ab4c <USBD_StdItfReq>
      break;
 800a6f2:	e012      	b.n	800a71a <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 800a6f4:	687b      	ldr	r3, [r7, #4]
 800a6f6:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800a6fa:	4619      	mov	r1, r3
 800a6fc:	6878      	ldr	r0, [r7, #4]
 800a6fe:	f000 fa6d 	bl	800abdc <USBD_StdEPReq>
      break;
 800a702:	e00a      	b.n	800a71a <USBD_LL_SetupStage+0x90>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800a70a:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800a70e:	b2db      	uxtb	r3, r3
 800a710:	4619      	mov	r1, r3
 800a712:	6878      	ldr	r0, [r7, #4]
 800a714:	f001 fb3c 	bl	800bd90 <USBD_LL_StallEP>
      break;
 800a718:	bf00      	nop
  }

  return USBD_OK;
 800a71a:	2300      	movs	r3, #0
}
 800a71c:	4618      	mov	r0, r3
 800a71e:	3708      	adds	r7, #8
 800a720:	46bd      	mov	sp, r7
 800a722:	bd80      	pop	{r7, pc}

0800a724 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800a724:	b580      	push	{r7, lr}
 800a726:	b086      	sub	sp, #24
 800a728:	af00      	add	r7, sp, #0
 800a72a:	60f8      	str	r0, [r7, #12]
 800a72c:	460b      	mov	r3, r1
 800a72e:	607a      	str	r2, [r7, #4]
 800a730:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800a732:	7afb      	ldrb	r3, [r7, #11]
 800a734:	2b00      	cmp	r3, #0
 800a736:	d14b      	bne.n	800a7d0 <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 800a738:	68fb      	ldr	r3, [r7, #12]
 800a73a:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800a73e:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800a740:	68fb      	ldr	r3, [r7, #12]
 800a742:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800a746:	2b03      	cmp	r3, #3
 800a748:	d134      	bne.n	800a7b4 <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 800a74a:	697b      	ldr	r3, [r7, #20]
 800a74c:	68da      	ldr	r2, [r3, #12]
 800a74e:	697b      	ldr	r3, [r7, #20]
 800a750:	691b      	ldr	r3, [r3, #16]
 800a752:	429a      	cmp	r2, r3
 800a754:	d919      	bls.n	800a78a <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 800a756:	697b      	ldr	r3, [r7, #20]
 800a758:	68da      	ldr	r2, [r3, #12]
 800a75a:	697b      	ldr	r3, [r7, #20]
 800a75c:	691b      	ldr	r3, [r3, #16]
 800a75e:	1ad2      	subs	r2, r2, r3
 800a760:	697b      	ldr	r3, [r7, #20]
 800a762:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800a764:	697b      	ldr	r3, [r7, #20]
 800a766:	68da      	ldr	r2, [r3, #12]
 800a768:	697b      	ldr	r3, [r7, #20]
 800a76a:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800a76c:	429a      	cmp	r2, r3
 800a76e:	d203      	bcs.n	800a778 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800a770:	697b      	ldr	r3, [r7, #20]
 800a772:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 800a774:	b29b      	uxth	r3, r3
 800a776:	e002      	b.n	800a77e <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800a778:	697b      	ldr	r3, [r7, #20]
 800a77a:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800a77c:	b29b      	uxth	r3, r3
 800a77e:	461a      	mov	r2, r3
 800a780:	6879      	ldr	r1, [r7, #4]
 800a782:	68f8      	ldr	r0, [r7, #12]
 800a784:	f000 ff57 	bl	800b636 <USBD_CtlContinueRx>
 800a788:	e038      	b.n	800a7fc <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800a78a:	68fb      	ldr	r3, [r7, #12]
 800a78c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a790:	691b      	ldr	r3, [r3, #16]
 800a792:	2b00      	cmp	r3, #0
 800a794:	d00a      	beq.n	800a7ac <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 800a796:	68fb      	ldr	r3, [r7, #12]
 800a798:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800a79c:	2b03      	cmp	r3, #3
 800a79e:	d105      	bne.n	800a7ac <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800a7a0:	68fb      	ldr	r3, [r7, #12]
 800a7a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a7a6:	691b      	ldr	r3, [r3, #16]
 800a7a8:	68f8      	ldr	r0, [r7, #12]
 800a7aa:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 800a7ac:	68f8      	ldr	r0, [r7, #12]
 800a7ae:	f000 ff54 	bl	800b65a <USBD_CtlSendStatus>
 800a7b2:	e023      	b.n	800a7fc <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 800a7b4:	68fb      	ldr	r3, [r7, #12]
 800a7b6:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800a7ba:	2b05      	cmp	r3, #5
 800a7bc:	d11e      	bne.n	800a7fc <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 800a7be:	68fb      	ldr	r3, [r7, #12]
 800a7c0:	2200      	movs	r2, #0
 800a7c2:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 800a7c6:	2100      	movs	r1, #0
 800a7c8:	68f8      	ldr	r0, [r7, #12]
 800a7ca:	f001 fae1 	bl	800bd90 <USBD_LL_StallEP>
 800a7ce:	e015      	b.n	800a7fc <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 800a7d0:	68fb      	ldr	r3, [r7, #12]
 800a7d2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a7d6:	699b      	ldr	r3, [r3, #24]
 800a7d8:	2b00      	cmp	r3, #0
 800a7da:	d00d      	beq.n	800a7f8 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800a7dc:	68fb      	ldr	r3, [r7, #12]
 800a7de:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 800a7e2:	2b03      	cmp	r3, #3
 800a7e4:	d108      	bne.n	800a7f8 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 800a7e6:	68fb      	ldr	r3, [r7, #12]
 800a7e8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a7ec:	699b      	ldr	r3, [r3, #24]
 800a7ee:	7afa      	ldrb	r2, [r7, #11]
 800a7f0:	4611      	mov	r1, r2
 800a7f2:	68f8      	ldr	r0, [r7, #12]
 800a7f4:	4798      	blx	r3
 800a7f6:	e001      	b.n	800a7fc <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800a7f8:	2302      	movs	r3, #2
 800a7fa:	e000      	b.n	800a7fe <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 800a7fc:	2300      	movs	r3, #0
}
 800a7fe:	4618      	mov	r0, r3
 800a800:	3718      	adds	r7, #24
 800a802:	46bd      	mov	sp, r7
 800a804:	bd80      	pop	{r7, pc}

0800a806 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800a806:	b580      	push	{r7, lr}
 800a808:	b086      	sub	sp, #24
 800a80a:	af00      	add	r7, sp, #0
 800a80c:	60f8      	str	r0, [r7, #12]
 800a80e:	460b      	mov	r3, r1
 800a810:	607a      	str	r2, [r7, #4]
 800a812:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800a814:	7afb      	ldrb	r3, [r7, #11]
 800a816:	2b00      	cmp	r3, #0
 800a818:	d17f      	bne.n	800a91a <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 800a81a:	68fb      	ldr	r3, [r7, #12]
 800a81c:	3314      	adds	r3, #20
 800a81e:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800a820:	68fb      	ldr	r3, [r7, #12]
 800a822:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800a826:	2b02      	cmp	r3, #2
 800a828:	d15c      	bne.n	800a8e4 <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 800a82a:	697b      	ldr	r3, [r7, #20]
 800a82c:	68da      	ldr	r2, [r3, #12]
 800a82e:	697b      	ldr	r3, [r7, #20]
 800a830:	691b      	ldr	r3, [r3, #16]
 800a832:	429a      	cmp	r2, r3
 800a834:	d915      	bls.n	800a862 <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 800a836:	697b      	ldr	r3, [r7, #20]
 800a838:	68da      	ldr	r2, [r3, #12]
 800a83a:	697b      	ldr	r3, [r7, #20]
 800a83c:	691b      	ldr	r3, [r3, #16]
 800a83e:	1ad2      	subs	r2, r2, r3
 800a840:	697b      	ldr	r3, [r7, #20]
 800a842:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 800a844:	697b      	ldr	r3, [r7, #20]
 800a846:	68db      	ldr	r3, [r3, #12]
 800a848:	b29b      	uxth	r3, r3
 800a84a:	461a      	mov	r2, r3
 800a84c:	6879      	ldr	r1, [r7, #4]
 800a84e:	68f8      	ldr	r0, [r7, #12]
 800a850:	f000 fec1 	bl	800b5d6 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a854:	2300      	movs	r3, #0
 800a856:	2200      	movs	r2, #0
 800a858:	2100      	movs	r1, #0
 800a85a:	68f8      	ldr	r0, [r7, #12]
 800a85c:	f001 fb44 	bl	800bee8 <USBD_LL_PrepareReceive>
 800a860:	e04e      	b.n	800a900 <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800a862:	697b      	ldr	r3, [r7, #20]
 800a864:	689b      	ldr	r3, [r3, #8]
 800a866:	697a      	ldr	r2, [r7, #20]
 800a868:	6912      	ldr	r2, [r2, #16]
 800a86a:	fbb3 f1f2 	udiv	r1, r3, r2
 800a86e:	fb01 f202 	mul.w	r2, r1, r2
 800a872:	1a9b      	subs	r3, r3, r2
 800a874:	2b00      	cmp	r3, #0
 800a876:	d11c      	bne.n	800a8b2 <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 800a878:	697b      	ldr	r3, [r7, #20]
 800a87a:	689a      	ldr	r2, [r3, #8]
 800a87c:	697b      	ldr	r3, [r7, #20]
 800a87e:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800a880:	429a      	cmp	r2, r3
 800a882:	d316      	bcc.n	800a8b2 <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 800a884:	697b      	ldr	r3, [r7, #20]
 800a886:	689a      	ldr	r2, [r3, #8]
 800a888:	68fb      	ldr	r3, [r7, #12]
 800a88a:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800a88e:	429a      	cmp	r2, r3
 800a890:	d20f      	bcs.n	800a8b2 <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 800a892:	2200      	movs	r2, #0
 800a894:	2100      	movs	r1, #0
 800a896:	68f8      	ldr	r0, [r7, #12]
 800a898:	f000 fe9d 	bl	800b5d6 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800a89c:	68fb      	ldr	r3, [r7, #12]
 800a89e:	2200      	movs	r2, #0
 800a8a0:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a8a4:	2300      	movs	r3, #0
 800a8a6:	2200      	movs	r2, #0
 800a8a8:	2100      	movs	r1, #0
 800a8aa:	68f8      	ldr	r0, [r7, #12]
 800a8ac:	f001 fb1c 	bl	800bee8 <USBD_LL_PrepareReceive>
 800a8b0:	e026      	b.n	800a900 <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800a8b2:	68fb      	ldr	r3, [r7, #12]
 800a8b4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a8b8:	68db      	ldr	r3, [r3, #12]
 800a8ba:	2b00      	cmp	r3, #0
 800a8bc:	d00a      	beq.n	800a8d4 <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 800a8be:	68fb      	ldr	r3, [r7, #12]
 800a8c0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800a8c4:	2b03      	cmp	r3, #3
 800a8c6:	d105      	bne.n	800a8d4 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 800a8c8:	68fb      	ldr	r3, [r7, #12]
 800a8ca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a8ce:	68db      	ldr	r3, [r3, #12]
 800a8d0:	68f8      	ldr	r0, [r7, #12]
 800a8d2:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 800a8d4:	2180      	movs	r1, #128	; 0x80
 800a8d6:	68f8      	ldr	r0, [r7, #12]
 800a8d8:	f001 fa5a 	bl	800bd90 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 800a8dc:	68f8      	ldr	r0, [r7, #12]
 800a8de:	f000 fecf 	bl	800b680 <USBD_CtlReceiveStatus>
 800a8e2:	e00d      	b.n	800a900 <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800a8e4:	68fb      	ldr	r3, [r7, #12]
 800a8e6:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800a8ea:	2b04      	cmp	r3, #4
 800a8ec:	d004      	beq.n	800a8f8 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 800a8ee:	68fb      	ldr	r3, [r7, #12]
 800a8f0:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800a8f4:	2b00      	cmp	r3, #0
 800a8f6:	d103      	bne.n	800a900 <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 800a8f8:	2180      	movs	r1, #128	; 0x80
 800a8fa:	68f8      	ldr	r0, [r7, #12]
 800a8fc:	f001 fa48 	bl	800bd90 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 800a900:	68fb      	ldr	r3, [r7, #12]
 800a902:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800a906:	2b01      	cmp	r3, #1
 800a908:	d11d      	bne.n	800a946 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 800a90a:	68f8      	ldr	r0, [r7, #12]
 800a90c:	f7ff fe81 	bl	800a612 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800a910:	68fb      	ldr	r3, [r7, #12]
 800a912:	2200      	movs	r2, #0
 800a914:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800a918:	e015      	b.n	800a946 <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 800a91a:	68fb      	ldr	r3, [r7, #12]
 800a91c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a920:	695b      	ldr	r3, [r3, #20]
 800a922:	2b00      	cmp	r3, #0
 800a924:	d00d      	beq.n	800a942 <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800a926:	68fb      	ldr	r3, [r7, #12]
 800a928:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 800a92c:	2b03      	cmp	r3, #3
 800a92e:	d108      	bne.n	800a942 <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 800a930:	68fb      	ldr	r3, [r7, #12]
 800a932:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a936:	695b      	ldr	r3, [r3, #20]
 800a938:	7afa      	ldrb	r2, [r7, #11]
 800a93a:	4611      	mov	r1, r2
 800a93c:	68f8      	ldr	r0, [r7, #12]
 800a93e:	4798      	blx	r3
 800a940:	e001      	b.n	800a946 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800a942:	2302      	movs	r3, #2
 800a944:	e000      	b.n	800a948 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 800a946:	2300      	movs	r3, #0
}
 800a948:	4618      	mov	r0, r3
 800a94a:	3718      	adds	r7, #24
 800a94c:	46bd      	mov	sp, r7
 800a94e:	bd80      	pop	{r7, pc}

0800a950 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800a950:	b580      	push	{r7, lr}
 800a952:	b082      	sub	sp, #8
 800a954:	af00      	add	r7, sp, #0
 800a956:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a958:	2340      	movs	r3, #64	; 0x40
 800a95a:	2200      	movs	r2, #0
 800a95c:	2100      	movs	r1, #0
 800a95e:	6878      	ldr	r0, [r7, #4]
 800a960:	f001 f9d1 	bl	800bd06 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	2201      	movs	r2, #1
 800a968:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800a96c:	687b      	ldr	r3, [r7, #4]
 800a96e:	2240      	movs	r2, #64	; 0x40
 800a970:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a974:	2340      	movs	r3, #64	; 0x40
 800a976:	2200      	movs	r2, #0
 800a978:	2180      	movs	r1, #128	; 0x80
 800a97a:	6878      	ldr	r0, [r7, #4]
 800a97c:	f001 f9c3 	bl	800bd06 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800a980:	687b      	ldr	r3, [r7, #4]
 800a982:	2201      	movs	r2, #1
 800a984:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800a986:	687b      	ldr	r3, [r7, #4]
 800a988:	2240      	movs	r2, #64	; 0x40
 800a98a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a98c:	687b      	ldr	r3, [r7, #4]
 800a98e:	2201      	movs	r2, #1
 800a990:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800a994:	687b      	ldr	r3, [r7, #4]
 800a996:	2200      	movs	r2, #0
 800a998:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800a99c:	687b      	ldr	r3, [r7, #4]
 800a99e:	2200      	movs	r2, #0
 800a9a0:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800a9a2:	687b      	ldr	r3, [r7, #4]
 800a9a4:	2200      	movs	r2, #0
 800a9a6:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 800a9aa:	687b      	ldr	r3, [r7, #4]
 800a9ac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a9b0:	2b00      	cmp	r3, #0
 800a9b2:	d009      	beq.n	800a9c8 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800a9b4:	687b      	ldr	r3, [r7, #4]
 800a9b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a9ba:	685b      	ldr	r3, [r3, #4]
 800a9bc:	687a      	ldr	r2, [r7, #4]
 800a9be:	6852      	ldr	r2, [r2, #4]
 800a9c0:	b2d2      	uxtb	r2, r2
 800a9c2:	4611      	mov	r1, r2
 800a9c4:	6878      	ldr	r0, [r7, #4]
 800a9c6:	4798      	blx	r3
  }

  return USBD_OK;
 800a9c8:	2300      	movs	r3, #0
}
 800a9ca:	4618      	mov	r0, r3
 800a9cc:	3708      	adds	r7, #8
 800a9ce:	46bd      	mov	sp, r7
 800a9d0:	bd80      	pop	{r7, pc}

0800a9d2 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800a9d2:	b480      	push	{r7}
 800a9d4:	b083      	sub	sp, #12
 800a9d6:	af00      	add	r7, sp, #0
 800a9d8:	6078      	str	r0, [r7, #4]
 800a9da:	460b      	mov	r3, r1
 800a9dc:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800a9de:	687b      	ldr	r3, [r7, #4]
 800a9e0:	78fa      	ldrb	r2, [r7, #3]
 800a9e2:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800a9e4:	2300      	movs	r3, #0
}
 800a9e6:	4618      	mov	r0, r3
 800a9e8:	370c      	adds	r7, #12
 800a9ea:	46bd      	mov	sp, r7
 800a9ec:	bc80      	pop	{r7}
 800a9ee:	4770      	bx	lr

0800a9f0 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800a9f0:	b480      	push	{r7}
 800a9f2:	b083      	sub	sp, #12
 800a9f4:	af00      	add	r7, sp, #0
 800a9f6:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 800a9f8:	687b      	ldr	r3, [r7, #4]
 800a9fa:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 800a9fe:	687b      	ldr	r3, [r7, #4]
 800aa00:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 800aa04:	687b      	ldr	r3, [r7, #4]
 800aa06:	2204      	movs	r2, #4
 800aa08:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800aa0c:	2300      	movs	r3, #0
}
 800aa0e:	4618      	mov	r0, r3
 800aa10:	370c      	adds	r7, #12
 800aa12:	46bd      	mov	sp, r7
 800aa14:	bc80      	pop	{r7}
 800aa16:	4770      	bx	lr

0800aa18 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800aa18:	b480      	push	{r7}
 800aa1a:	b083      	sub	sp, #12
 800aa1c:	af00      	add	r7, sp, #0
 800aa1e:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800aa20:	687b      	ldr	r3, [r7, #4]
 800aa22:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800aa26:	2b04      	cmp	r3, #4
 800aa28:	d105      	bne.n	800aa36 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 800aa30:	687b      	ldr	r3, [r7, #4]
 800aa32:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800aa36:	2300      	movs	r3, #0
}
 800aa38:	4618      	mov	r0, r3
 800aa3a:	370c      	adds	r7, #12
 800aa3c:	46bd      	mov	sp, r7
 800aa3e:	bc80      	pop	{r7}
 800aa40:	4770      	bx	lr

0800aa42 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800aa42:	b580      	push	{r7, lr}
 800aa44:	b082      	sub	sp, #8
 800aa46:	af00      	add	r7, sp, #0
 800aa48:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800aa50:	2b03      	cmp	r3, #3
 800aa52:	d10b      	bne.n	800aa6c <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 800aa54:	687b      	ldr	r3, [r7, #4]
 800aa56:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800aa5a:	69db      	ldr	r3, [r3, #28]
 800aa5c:	2b00      	cmp	r3, #0
 800aa5e:	d005      	beq.n	800aa6c <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 800aa60:	687b      	ldr	r3, [r7, #4]
 800aa62:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800aa66:	69db      	ldr	r3, [r3, #28]
 800aa68:	6878      	ldr	r0, [r7, #4]
 800aa6a:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800aa6c:	2300      	movs	r3, #0
}
 800aa6e:	4618      	mov	r0, r3
 800aa70:	3708      	adds	r7, #8
 800aa72:	46bd      	mov	sp, r7
 800aa74:	bd80      	pop	{r7, pc}
	...

0800aa78 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 800aa78:	b580      	push	{r7, lr}
 800aa7a:	b084      	sub	sp, #16
 800aa7c:	af00      	add	r7, sp, #0
 800aa7e:	6078      	str	r0, [r7, #4]
 800aa80:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800aa82:	2300      	movs	r3, #0
 800aa84:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800aa86:	683b      	ldr	r3, [r7, #0]
 800aa88:	781b      	ldrb	r3, [r3, #0]
 800aa8a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800aa8e:	2b40      	cmp	r3, #64	; 0x40
 800aa90:	d005      	beq.n	800aa9e <USBD_StdDevReq+0x26>
 800aa92:	2b40      	cmp	r3, #64	; 0x40
 800aa94:	d84f      	bhi.n	800ab36 <USBD_StdDevReq+0xbe>
 800aa96:	2b00      	cmp	r3, #0
 800aa98:	d009      	beq.n	800aaae <USBD_StdDevReq+0x36>
 800aa9a:	2b20      	cmp	r3, #32
 800aa9c:	d14b      	bne.n	800ab36 <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800aa9e:	687b      	ldr	r3, [r7, #4]
 800aaa0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800aaa4:	689b      	ldr	r3, [r3, #8]
 800aaa6:	6839      	ldr	r1, [r7, #0]
 800aaa8:	6878      	ldr	r0, [r7, #4]
 800aaaa:	4798      	blx	r3
      break;
 800aaac:	e048      	b.n	800ab40 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800aaae:	683b      	ldr	r3, [r7, #0]
 800aab0:	785b      	ldrb	r3, [r3, #1]
 800aab2:	2b09      	cmp	r3, #9
 800aab4:	d839      	bhi.n	800ab2a <USBD_StdDevReq+0xb2>
 800aab6:	a201      	add	r2, pc, #4	; (adr r2, 800aabc <USBD_StdDevReq+0x44>)
 800aab8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aabc:	0800ab0d 	.word	0x0800ab0d
 800aac0:	0800ab21 	.word	0x0800ab21
 800aac4:	0800ab2b 	.word	0x0800ab2b
 800aac8:	0800ab17 	.word	0x0800ab17
 800aacc:	0800ab2b 	.word	0x0800ab2b
 800aad0:	0800aaef 	.word	0x0800aaef
 800aad4:	0800aae5 	.word	0x0800aae5
 800aad8:	0800ab2b 	.word	0x0800ab2b
 800aadc:	0800ab03 	.word	0x0800ab03
 800aae0:	0800aaf9 	.word	0x0800aaf9
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800aae4:	6839      	ldr	r1, [r7, #0]
 800aae6:	6878      	ldr	r0, [r7, #4]
 800aae8:	f000 f9dc 	bl	800aea4 <USBD_GetDescriptor>
          break;
 800aaec:	e022      	b.n	800ab34 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800aaee:	6839      	ldr	r1, [r7, #0]
 800aaf0:	6878      	ldr	r0, [r7, #4]
 800aaf2:	f000 fb3f 	bl	800b174 <USBD_SetAddress>
          break;
 800aaf6:	e01d      	b.n	800ab34 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 800aaf8:	6839      	ldr	r1, [r7, #0]
 800aafa:	6878      	ldr	r0, [r7, #4]
 800aafc:	f000 fb7e 	bl	800b1fc <USBD_SetConfig>
          break;
 800ab00:	e018      	b.n	800ab34 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800ab02:	6839      	ldr	r1, [r7, #0]
 800ab04:	6878      	ldr	r0, [r7, #4]
 800ab06:	f000 fc07 	bl	800b318 <USBD_GetConfig>
          break;
 800ab0a:	e013      	b.n	800ab34 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800ab0c:	6839      	ldr	r1, [r7, #0]
 800ab0e:	6878      	ldr	r0, [r7, #4]
 800ab10:	f000 fc37 	bl	800b382 <USBD_GetStatus>
          break;
 800ab14:	e00e      	b.n	800ab34 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800ab16:	6839      	ldr	r1, [r7, #0]
 800ab18:	6878      	ldr	r0, [r7, #4]
 800ab1a:	f000 fc65 	bl	800b3e8 <USBD_SetFeature>
          break;
 800ab1e:	e009      	b.n	800ab34 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800ab20:	6839      	ldr	r1, [r7, #0]
 800ab22:	6878      	ldr	r0, [r7, #4]
 800ab24:	f000 fc74 	bl	800b410 <USBD_ClrFeature>
          break;
 800ab28:	e004      	b.n	800ab34 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 800ab2a:	6839      	ldr	r1, [r7, #0]
 800ab2c:	6878      	ldr	r0, [r7, #4]
 800ab2e:	f000 fccc 	bl	800b4ca <USBD_CtlError>
          break;
 800ab32:	bf00      	nop
      }
      break;
 800ab34:	e004      	b.n	800ab40 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 800ab36:	6839      	ldr	r1, [r7, #0]
 800ab38:	6878      	ldr	r0, [r7, #4]
 800ab3a:	f000 fcc6 	bl	800b4ca <USBD_CtlError>
      break;
 800ab3e:	bf00      	nop
  }

  return ret;
 800ab40:	7bfb      	ldrb	r3, [r7, #15]
}
 800ab42:	4618      	mov	r0, r3
 800ab44:	3710      	adds	r7, #16
 800ab46:	46bd      	mov	sp, r7
 800ab48:	bd80      	pop	{r7, pc}
 800ab4a:	bf00      	nop

0800ab4c <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 800ab4c:	b580      	push	{r7, lr}
 800ab4e:	b084      	sub	sp, #16
 800ab50:	af00      	add	r7, sp, #0
 800ab52:	6078      	str	r0, [r7, #4]
 800ab54:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800ab56:	2300      	movs	r3, #0
 800ab58:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ab5a:	683b      	ldr	r3, [r7, #0]
 800ab5c:	781b      	ldrb	r3, [r3, #0]
 800ab5e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800ab62:	2b40      	cmp	r3, #64	; 0x40
 800ab64:	d005      	beq.n	800ab72 <USBD_StdItfReq+0x26>
 800ab66:	2b40      	cmp	r3, #64	; 0x40
 800ab68:	d82e      	bhi.n	800abc8 <USBD_StdItfReq+0x7c>
 800ab6a:	2b00      	cmp	r3, #0
 800ab6c:	d001      	beq.n	800ab72 <USBD_StdItfReq+0x26>
 800ab6e:	2b20      	cmp	r3, #32
 800ab70:	d12a      	bne.n	800abc8 <USBD_StdItfReq+0x7c>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800ab72:	687b      	ldr	r3, [r7, #4]
 800ab74:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ab78:	3b01      	subs	r3, #1
 800ab7a:	2b02      	cmp	r3, #2
 800ab7c:	d81d      	bhi.n	800abba <USBD_StdItfReq+0x6e>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800ab7e:	683b      	ldr	r3, [r7, #0]
 800ab80:	889b      	ldrh	r3, [r3, #4]
 800ab82:	b2db      	uxtb	r3, r3
 800ab84:	2b01      	cmp	r3, #1
 800ab86:	d813      	bhi.n	800abb0 <USBD_StdItfReq+0x64>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ab8e:	689b      	ldr	r3, [r3, #8]
 800ab90:	6839      	ldr	r1, [r7, #0]
 800ab92:	6878      	ldr	r0, [r7, #4]
 800ab94:	4798      	blx	r3
 800ab96:	4603      	mov	r3, r0
 800ab98:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800ab9a:	683b      	ldr	r3, [r7, #0]
 800ab9c:	88db      	ldrh	r3, [r3, #6]
 800ab9e:	2b00      	cmp	r3, #0
 800aba0:	d110      	bne.n	800abc4 <USBD_StdItfReq+0x78>
 800aba2:	7bfb      	ldrb	r3, [r7, #15]
 800aba4:	2b00      	cmp	r3, #0
 800aba6:	d10d      	bne.n	800abc4 <USBD_StdItfReq+0x78>
            {
              USBD_CtlSendStatus(pdev);
 800aba8:	6878      	ldr	r0, [r7, #4]
 800abaa:	f000 fd56 	bl	800b65a <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800abae:	e009      	b.n	800abc4 <USBD_StdItfReq+0x78>
            USBD_CtlError(pdev, req);
 800abb0:	6839      	ldr	r1, [r7, #0]
 800abb2:	6878      	ldr	r0, [r7, #4]
 800abb4:	f000 fc89 	bl	800b4ca <USBD_CtlError>
          break;
 800abb8:	e004      	b.n	800abc4 <USBD_StdItfReq+0x78>

        default:
          USBD_CtlError(pdev, req);
 800abba:	6839      	ldr	r1, [r7, #0]
 800abbc:	6878      	ldr	r0, [r7, #4]
 800abbe:	f000 fc84 	bl	800b4ca <USBD_CtlError>
          break;
 800abc2:	e000      	b.n	800abc6 <USBD_StdItfReq+0x7a>
          break;
 800abc4:	bf00      	nop
      }
      break;
 800abc6:	e004      	b.n	800abd2 <USBD_StdItfReq+0x86>

    default:
      USBD_CtlError(pdev, req);
 800abc8:	6839      	ldr	r1, [r7, #0]
 800abca:	6878      	ldr	r0, [r7, #4]
 800abcc:	f000 fc7d 	bl	800b4ca <USBD_CtlError>
      break;
 800abd0:	bf00      	nop
  }

  return USBD_OK;
 800abd2:	2300      	movs	r3, #0
}
 800abd4:	4618      	mov	r0, r3
 800abd6:	3710      	adds	r7, #16
 800abd8:	46bd      	mov	sp, r7
 800abda:	bd80      	pop	{r7, pc}

0800abdc <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 800abdc:	b580      	push	{r7, lr}
 800abde:	b084      	sub	sp, #16
 800abe0:	af00      	add	r7, sp, #0
 800abe2:	6078      	str	r0, [r7, #4]
 800abe4:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800abe6:	2300      	movs	r3, #0
 800abe8:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 800abea:	683b      	ldr	r3, [r7, #0]
 800abec:	889b      	ldrh	r3, [r3, #4]
 800abee:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800abf0:	683b      	ldr	r3, [r7, #0]
 800abf2:	781b      	ldrb	r3, [r3, #0]
 800abf4:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800abf8:	2b40      	cmp	r3, #64	; 0x40
 800abfa:	d007      	beq.n	800ac0c <USBD_StdEPReq+0x30>
 800abfc:	2b40      	cmp	r3, #64	; 0x40
 800abfe:	f200 8146 	bhi.w	800ae8e <USBD_StdEPReq+0x2b2>
 800ac02:	2b00      	cmp	r3, #0
 800ac04:	d00a      	beq.n	800ac1c <USBD_StdEPReq+0x40>
 800ac06:	2b20      	cmp	r3, #32
 800ac08:	f040 8141 	bne.w	800ae8e <USBD_StdEPReq+0x2b2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800ac0c:	687b      	ldr	r3, [r7, #4]
 800ac0e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ac12:	689b      	ldr	r3, [r3, #8]
 800ac14:	6839      	ldr	r1, [r7, #0]
 800ac16:	6878      	ldr	r0, [r7, #4]
 800ac18:	4798      	blx	r3
      break;
 800ac1a:	e13d      	b.n	800ae98 <USBD_StdEPReq+0x2bc>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 800ac1c:	683b      	ldr	r3, [r7, #0]
 800ac1e:	781b      	ldrb	r3, [r3, #0]
 800ac20:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800ac24:	2b20      	cmp	r3, #32
 800ac26:	d10a      	bne.n	800ac3e <USBD_StdEPReq+0x62>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800ac28:	687b      	ldr	r3, [r7, #4]
 800ac2a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ac2e:	689b      	ldr	r3, [r3, #8]
 800ac30:	6839      	ldr	r1, [r7, #0]
 800ac32:	6878      	ldr	r0, [r7, #4]
 800ac34:	4798      	blx	r3
 800ac36:	4603      	mov	r3, r0
 800ac38:	73fb      	strb	r3, [r7, #15]

        return ret;
 800ac3a:	7bfb      	ldrb	r3, [r7, #15]
 800ac3c:	e12d      	b.n	800ae9a <USBD_StdEPReq+0x2be>
      }

      switch (req->bRequest)
 800ac3e:	683b      	ldr	r3, [r7, #0]
 800ac40:	785b      	ldrb	r3, [r3, #1]
 800ac42:	2b03      	cmp	r3, #3
 800ac44:	d007      	beq.n	800ac56 <USBD_StdEPReq+0x7a>
 800ac46:	2b03      	cmp	r3, #3
 800ac48:	f300 811b 	bgt.w	800ae82 <USBD_StdEPReq+0x2a6>
 800ac4c:	2b00      	cmp	r3, #0
 800ac4e:	d072      	beq.n	800ad36 <USBD_StdEPReq+0x15a>
 800ac50:	2b01      	cmp	r3, #1
 800ac52:	d03a      	beq.n	800acca <USBD_StdEPReq+0xee>
 800ac54:	e115      	b.n	800ae82 <USBD_StdEPReq+0x2a6>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800ac56:	687b      	ldr	r3, [r7, #4]
 800ac58:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ac5c:	2b02      	cmp	r3, #2
 800ac5e:	d002      	beq.n	800ac66 <USBD_StdEPReq+0x8a>
 800ac60:	2b03      	cmp	r3, #3
 800ac62:	d015      	beq.n	800ac90 <USBD_StdEPReq+0xb4>
 800ac64:	e02b      	b.n	800acbe <USBD_StdEPReq+0xe2>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800ac66:	7bbb      	ldrb	r3, [r7, #14]
 800ac68:	2b00      	cmp	r3, #0
 800ac6a:	d00c      	beq.n	800ac86 <USBD_StdEPReq+0xaa>
 800ac6c:	7bbb      	ldrb	r3, [r7, #14]
 800ac6e:	2b80      	cmp	r3, #128	; 0x80
 800ac70:	d009      	beq.n	800ac86 <USBD_StdEPReq+0xaa>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800ac72:	7bbb      	ldrb	r3, [r7, #14]
 800ac74:	4619      	mov	r1, r3
 800ac76:	6878      	ldr	r0, [r7, #4]
 800ac78:	f001 f88a 	bl	800bd90 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800ac7c:	2180      	movs	r1, #128	; 0x80
 800ac7e:	6878      	ldr	r0, [r7, #4]
 800ac80:	f001 f886 	bl	800bd90 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800ac84:	e020      	b.n	800acc8 <USBD_StdEPReq+0xec>
                USBD_CtlError(pdev, req);
 800ac86:	6839      	ldr	r1, [r7, #0]
 800ac88:	6878      	ldr	r0, [r7, #4]
 800ac8a:	f000 fc1e 	bl	800b4ca <USBD_CtlError>
              break;
 800ac8e:	e01b      	b.n	800acc8 <USBD_StdEPReq+0xec>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800ac90:	683b      	ldr	r3, [r7, #0]
 800ac92:	885b      	ldrh	r3, [r3, #2]
 800ac94:	2b00      	cmp	r3, #0
 800ac96:	d10e      	bne.n	800acb6 <USBD_StdEPReq+0xda>
              {
                if ((ep_addr != 0x00U) &&
 800ac98:	7bbb      	ldrb	r3, [r7, #14]
 800ac9a:	2b00      	cmp	r3, #0
 800ac9c:	d00b      	beq.n	800acb6 <USBD_StdEPReq+0xda>
 800ac9e:	7bbb      	ldrb	r3, [r7, #14]
 800aca0:	2b80      	cmp	r3, #128	; 0x80
 800aca2:	d008      	beq.n	800acb6 <USBD_StdEPReq+0xda>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800aca4:	683b      	ldr	r3, [r7, #0]
 800aca6:	88db      	ldrh	r3, [r3, #6]
 800aca8:	2b00      	cmp	r3, #0
 800acaa:	d104      	bne.n	800acb6 <USBD_StdEPReq+0xda>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 800acac:	7bbb      	ldrb	r3, [r7, #14]
 800acae:	4619      	mov	r1, r3
 800acb0:	6878      	ldr	r0, [r7, #4]
 800acb2:	f001 f86d 	bl	800bd90 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 800acb6:	6878      	ldr	r0, [r7, #4]
 800acb8:	f000 fccf 	bl	800b65a <USBD_CtlSendStatus>

              break;
 800acbc:	e004      	b.n	800acc8 <USBD_StdEPReq+0xec>

            default:
              USBD_CtlError(pdev, req);
 800acbe:	6839      	ldr	r1, [r7, #0]
 800acc0:	6878      	ldr	r0, [r7, #4]
 800acc2:	f000 fc02 	bl	800b4ca <USBD_CtlError>
              break;
 800acc6:	bf00      	nop
          }
          break;
 800acc8:	e0e0      	b.n	800ae8c <USBD_StdEPReq+0x2b0>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800acca:	687b      	ldr	r3, [r7, #4]
 800accc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800acd0:	2b02      	cmp	r3, #2
 800acd2:	d002      	beq.n	800acda <USBD_StdEPReq+0xfe>
 800acd4:	2b03      	cmp	r3, #3
 800acd6:	d015      	beq.n	800ad04 <USBD_StdEPReq+0x128>
 800acd8:	e026      	b.n	800ad28 <USBD_StdEPReq+0x14c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800acda:	7bbb      	ldrb	r3, [r7, #14]
 800acdc:	2b00      	cmp	r3, #0
 800acde:	d00c      	beq.n	800acfa <USBD_StdEPReq+0x11e>
 800ace0:	7bbb      	ldrb	r3, [r7, #14]
 800ace2:	2b80      	cmp	r3, #128	; 0x80
 800ace4:	d009      	beq.n	800acfa <USBD_StdEPReq+0x11e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800ace6:	7bbb      	ldrb	r3, [r7, #14]
 800ace8:	4619      	mov	r1, r3
 800acea:	6878      	ldr	r0, [r7, #4]
 800acec:	f001 f850 	bl	800bd90 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800acf0:	2180      	movs	r1, #128	; 0x80
 800acf2:	6878      	ldr	r0, [r7, #4]
 800acf4:	f001 f84c 	bl	800bd90 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800acf8:	e01c      	b.n	800ad34 <USBD_StdEPReq+0x158>
                USBD_CtlError(pdev, req);
 800acfa:	6839      	ldr	r1, [r7, #0]
 800acfc:	6878      	ldr	r0, [r7, #4]
 800acfe:	f000 fbe4 	bl	800b4ca <USBD_CtlError>
              break;
 800ad02:	e017      	b.n	800ad34 <USBD_StdEPReq+0x158>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800ad04:	683b      	ldr	r3, [r7, #0]
 800ad06:	885b      	ldrh	r3, [r3, #2]
 800ad08:	2b00      	cmp	r3, #0
 800ad0a:	d112      	bne.n	800ad32 <USBD_StdEPReq+0x156>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800ad0c:	7bbb      	ldrb	r3, [r7, #14]
 800ad0e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ad12:	2b00      	cmp	r3, #0
 800ad14:	d004      	beq.n	800ad20 <USBD_StdEPReq+0x144>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 800ad16:	7bbb      	ldrb	r3, [r7, #14]
 800ad18:	4619      	mov	r1, r3
 800ad1a:	6878      	ldr	r0, [r7, #4]
 800ad1c:	f001 f857 	bl	800bdce <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 800ad20:	6878      	ldr	r0, [r7, #4]
 800ad22:	f000 fc9a 	bl	800b65a <USBD_CtlSendStatus>
              }
              break;
 800ad26:	e004      	b.n	800ad32 <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 800ad28:	6839      	ldr	r1, [r7, #0]
 800ad2a:	6878      	ldr	r0, [r7, #4]
 800ad2c:	f000 fbcd 	bl	800b4ca <USBD_CtlError>
              break;
 800ad30:	e000      	b.n	800ad34 <USBD_StdEPReq+0x158>
              break;
 800ad32:	bf00      	nop
          }
          break;
 800ad34:	e0aa      	b.n	800ae8c <USBD_StdEPReq+0x2b0>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800ad36:	687b      	ldr	r3, [r7, #4]
 800ad38:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ad3c:	2b02      	cmp	r3, #2
 800ad3e:	d002      	beq.n	800ad46 <USBD_StdEPReq+0x16a>
 800ad40:	2b03      	cmp	r3, #3
 800ad42:	d032      	beq.n	800adaa <USBD_StdEPReq+0x1ce>
 800ad44:	e097      	b.n	800ae76 <USBD_StdEPReq+0x29a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800ad46:	7bbb      	ldrb	r3, [r7, #14]
 800ad48:	2b00      	cmp	r3, #0
 800ad4a:	d007      	beq.n	800ad5c <USBD_StdEPReq+0x180>
 800ad4c:	7bbb      	ldrb	r3, [r7, #14]
 800ad4e:	2b80      	cmp	r3, #128	; 0x80
 800ad50:	d004      	beq.n	800ad5c <USBD_StdEPReq+0x180>
              {
                USBD_CtlError(pdev, req);
 800ad52:	6839      	ldr	r1, [r7, #0]
 800ad54:	6878      	ldr	r0, [r7, #4]
 800ad56:	f000 fbb8 	bl	800b4ca <USBD_CtlError>
                break;
 800ad5a:	e091      	b.n	800ae80 <USBD_StdEPReq+0x2a4>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ad5c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ad60:	2b00      	cmp	r3, #0
 800ad62:	da0b      	bge.n	800ad7c <USBD_StdEPReq+0x1a0>
 800ad64:	7bbb      	ldrb	r3, [r7, #14]
 800ad66:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800ad6a:	4613      	mov	r3, r2
 800ad6c:	009b      	lsls	r3, r3, #2
 800ad6e:	4413      	add	r3, r2
 800ad70:	009b      	lsls	r3, r3, #2
 800ad72:	3310      	adds	r3, #16
 800ad74:	687a      	ldr	r2, [r7, #4]
 800ad76:	4413      	add	r3, r2
 800ad78:	3304      	adds	r3, #4
 800ad7a:	e00b      	b.n	800ad94 <USBD_StdEPReq+0x1b8>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800ad7c:	7bbb      	ldrb	r3, [r7, #14]
 800ad7e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ad82:	4613      	mov	r3, r2
 800ad84:	009b      	lsls	r3, r3, #2
 800ad86:	4413      	add	r3, r2
 800ad88:	009b      	lsls	r3, r3, #2
 800ad8a:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800ad8e:	687a      	ldr	r2, [r7, #4]
 800ad90:	4413      	add	r3, r2
 800ad92:	3304      	adds	r3, #4
 800ad94:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800ad96:	68bb      	ldr	r3, [r7, #8]
 800ad98:	2200      	movs	r2, #0
 800ad9a:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800ad9c:	68bb      	ldr	r3, [r7, #8]
 800ad9e:	2202      	movs	r2, #2
 800ada0:	4619      	mov	r1, r3
 800ada2:	6878      	ldr	r0, [r7, #4]
 800ada4:	f000 fbfb 	bl	800b59e <USBD_CtlSendData>
              break;
 800ada8:	e06a      	b.n	800ae80 <USBD_StdEPReq+0x2a4>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800adaa:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800adae:	2b00      	cmp	r3, #0
 800adb0:	da11      	bge.n	800add6 <USBD_StdEPReq+0x1fa>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800adb2:	7bbb      	ldrb	r3, [r7, #14]
 800adb4:	f003 020f 	and.w	r2, r3, #15
 800adb8:	6879      	ldr	r1, [r7, #4]
 800adba:	4613      	mov	r3, r2
 800adbc:	009b      	lsls	r3, r3, #2
 800adbe:	4413      	add	r3, r2
 800adc0:	009b      	lsls	r3, r3, #2
 800adc2:	440b      	add	r3, r1
 800adc4:	3318      	adds	r3, #24
 800adc6:	681b      	ldr	r3, [r3, #0]
 800adc8:	2b00      	cmp	r3, #0
 800adca:	d117      	bne.n	800adfc <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 800adcc:	6839      	ldr	r1, [r7, #0]
 800adce:	6878      	ldr	r0, [r7, #4]
 800add0:	f000 fb7b 	bl	800b4ca <USBD_CtlError>
                  break;
 800add4:	e054      	b.n	800ae80 <USBD_StdEPReq+0x2a4>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800add6:	7bbb      	ldrb	r3, [r7, #14]
 800add8:	f003 020f 	and.w	r2, r3, #15
 800addc:	6879      	ldr	r1, [r7, #4]
 800adde:	4613      	mov	r3, r2
 800ade0:	009b      	lsls	r3, r3, #2
 800ade2:	4413      	add	r3, r2
 800ade4:	009b      	lsls	r3, r3, #2
 800ade6:	440b      	add	r3, r1
 800ade8:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 800adec:	681b      	ldr	r3, [r3, #0]
 800adee:	2b00      	cmp	r3, #0
 800adf0:	d104      	bne.n	800adfc <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 800adf2:	6839      	ldr	r1, [r7, #0]
 800adf4:	6878      	ldr	r0, [r7, #4]
 800adf6:	f000 fb68 	bl	800b4ca <USBD_CtlError>
                  break;
 800adfa:	e041      	b.n	800ae80 <USBD_StdEPReq+0x2a4>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800adfc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ae00:	2b00      	cmp	r3, #0
 800ae02:	da0b      	bge.n	800ae1c <USBD_StdEPReq+0x240>
 800ae04:	7bbb      	ldrb	r3, [r7, #14]
 800ae06:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800ae0a:	4613      	mov	r3, r2
 800ae0c:	009b      	lsls	r3, r3, #2
 800ae0e:	4413      	add	r3, r2
 800ae10:	009b      	lsls	r3, r3, #2
 800ae12:	3310      	adds	r3, #16
 800ae14:	687a      	ldr	r2, [r7, #4]
 800ae16:	4413      	add	r3, r2
 800ae18:	3304      	adds	r3, #4
 800ae1a:	e00b      	b.n	800ae34 <USBD_StdEPReq+0x258>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800ae1c:	7bbb      	ldrb	r3, [r7, #14]
 800ae1e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ae22:	4613      	mov	r3, r2
 800ae24:	009b      	lsls	r3, r3, #2
 800ae26:	4413      	add	r3, r2
 800ae28:	009b      	lsls	r3, r3, #2
 800ae2a:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800ae2e:	687a      	ldr	r2, [r7, #4]
 800ae30:	4413      	add	r3, r2
 800ae32:	3304      	adds	r3, #4
 800ae34:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800ae36:	7bbb      	ldrb	r3, [r7, #14]
 800ae38:	2b00      	cmp	r3, #0
 800ae3a:	d002      	beq.n	800ae42 <USBD_StdEPReq+0x266>
 800ae3c:	7bbb      	ldrb	r3, [r7, #14]
 800ae3e:	2b80      	cmp	r3, #128	; 0x80
 800ae40:	d103      	bne.n	800ae4a <USBD_StdEPReq+0x26e>
              {
                pep->status = 0x0000U;
 800ae42:	68bb      	ldr	r3, [r7, #8]
 800ae44:	2200      	movs	r2, #0
 800ae46:	601a      	str	r2, [r3, #0]
 800ae48:	e00e      	b.n	800ae68 <USBD_StdEPReq+0x28c>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 800ae4a:	7bbb      	ldrb	r3, [r7, #14]
 800ae4c:	4619      	mov	r1, r3
 800ae4e:	6878      	ldr	r0, [r7, #4]
 800ae50:	f000 ffdc 	bl	800be0c <USBD_LL_IsStallEP>
 800ae54:	4603      	mov	r3, r0
 800ae56:	2b00      	cmp	r3, #0
 800ae58:	d003      	beq.n	800ae62 <USBD_StdEPReq+0x286>
              {
                pep->status = 0x0001U;
 800ae5a:	68bb      	ldr	r3, [r7, #8]
 800ae5c:	2201      	movs	r2, #1
 800ae5e:	601a      	str	r2, [r3, #0]
 800ae60:	e002      	b.n	800ae68 <USBD_StdEPReq+0x28c>
              }
              else
              {
                pep->status = 0x0000U;
 800ae62:	68bb      	ldr	r3, [r7, #8]
 800ae64:	2200      	movs	r2, #0
 800ae66:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800ae68:	68bb      	ldr	r3, [r7, #8]
 800ae6a:	2202      	movs	r2, #2
 800ae6c:	4619      	mov	r1, r3
 800ae6e:	6878      	ldr	r0, [r7, #4]
 800ae70:	f000 fb95 	bl	800b59e <USBD_CtlSendData>
              break;
 800ae74:	e004      	b.n	800ae80 <USBD_StdEPReq+0x2a4>

            default:
              USBD_CtlError(pdev, req);
 800ae76:	6839      	ldr	r1, [r7, #0]
 800ae78:	6878      	ldr	r0, [r7, #4]
 800ae7a:	f000 fb26 	bl	800b4ca <USBD_CtlError>
              break;
 800ae7e:	bf00      	nop
          }
          break;
 800ae80:	e004      	b.n	800ae8c <USBD_StdEPReq+0x2b0>

        default:
          USBD_CtlError(pdev, req);
 800ae82:	6839      	ldr	r1, [r7, #0]
 800ae84:	6878      	ldr	r0, [r7, #4]
 800ae86:	f000 fb20 	bl	800b4ca <USBD_CtlError>
          break;
 800ae8a:	bf00      	nop
      }
      break;
 800ae8c:	e004      	b.n	800ae98 <USBD_StdEPReq+0x2bc>

    default:
      USBD_CtlError(pdev, req);
 800ae8e:	6839      	ldr	r1, [r7, #0]
 800ae90:	6878      	ldr	r0, [r7, #4]
 800ae92:	f000 fb1a 	bl	800b4ca <USBD_CtlError>
      break;
 800ae96:	bf00      	nop
  }

  return ret;
 800ae98:	7bfb      	ldrb	r3, [r7, #15]
}
 800ae9a:	4618      	mov	r0, r3
 800ae9c:	3710      	adds	r7, #16
 800ae9e:	46bd      	mov	sp, r7
 800aea0:	bd80      	pop	{r7, pc}
	...

0800aea4 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800aea4:	b580      	push	{r7, lr}
 800aea6:	b084      	sub	sp, #16
 800aea8:	af00      	add	r7, sp, #0
 800aeaa:	6078      	str	r0, [r7, #4]
 800aeac:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800aeae:	2300      	movs	r3, #0
 800aeb0:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800aeb2:	2300      	movs	r3, #0
 800aeb4:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800aeb6:	2300      	movs	r3, #0
 800aeb8:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800aeba:	683b      	ldr	r3, [r7, #0]
 800aebc:	885b      	ldrh	r3, [r3, #2]
 800aebe:	0a1b      	lsrs	r3, r3, #8
 800aec0:	b29b      	uxth	r3, r3
 800aec2:	3b01      	subs	r3, #1
 800aec4:	2b06      	cmp	r3, #6
 800aec6:	f200 8128 	bhi.w	800b11a <USBD_GetDescriptor+0x276>
 800aeca:	a201      	add	r2, pc, #4	; (adr r2, 800aed0 <USBD_GetDescriptor+0x2c>)
 800aecc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aed0:	0800aeed 	.word	0x0800aeed
 800aed4:	0800af05 	.word	0x0800af05
 800aed8:	0800af45 	.word	0x0800af45
 800aedc:	0800b11b 	.word	0x0800b11b
 800aee0:	0800b11b 	.word	0x0800b11b
 800aee4:	0800b0bb 	.word	0x0800b0bb
 800aee8:	0800b0e7 	.word	0x0800b0e7
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800aeec:	687b      	ldr	r3, [r7, #4]
 800aeee:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800aef2:	681b      	ldr	r3, [r3, #0]
 800aef4:	687a      	ldr	r2, [r7, #4]
 800aef6:	7c12      	ldrb	r2, [r2, #16]
 800aef8:	f107 0108 	add.w	r1, r7, #8
 800aefc:	4610      	mov	r0, r2
 800aefe:	4798      	blx	r3
 800af00:	60f8      	str	r0, [r7, #12]
      break;
 800af02:	e112      	b.n	800b12a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800af04:	687b      	ldr	r3, [r7, #4]
 800af06:	7c1b      	ldrb	r3, [r3, #16]
 800af08:	2b00      	cmp	r3, #0
 800af0a:	d10d      	bne.n	800af28 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800af0c:	687b      	ldr	r3, [r7, #4]
 800af0e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800af12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800af14:	f107 0208 	add.w	r2, r7, #8
 800af18:	4610      	mov	r0, r2
 800af1a:	4798      	blx	r3
 800af1c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800af1e:	68fb      	ldr	r3, [r7, #12]
 800af20:	3301      	adds	r3, #1
 800af22:	2202      	movs	r2, #2
 800af24:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800af26:	e100      	b.n	800b12a <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800af28:	687b      	ldr	r3, [r7, #4]
 800af2a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800af2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800af30:	f107 0208 	add.w	r2, r7, #8
 800af34:	4610      	mov	r0, r2
 800af36:	4798      	blx	r3
 800af38:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800af3a:	68fb      	ldr	r3, [r7, #12]
 800af3c:	3301      	adds	r3, #1
 800af3e:	2202      	movs	r2, #2
 800af40:	701a      	strb	r2, [r3, #0]
      break;
 800af42:	e0f2      	b.n	800b12a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800af44:	683b      	ldr	r3, [r7, #0]
 800af46:	885b      	ldrh	r3, [r3, #2]
 800af48:	b2db      	uxtb	r3, r3
 800af4a:	2b05      	cmp	r3, #5
 800af4c:	f200 80ac 	bhi.w	800b0a8 <USBD_GetDescriptor+0x204>
 800af50:	a201      	add	r2, pc, #4	; (adr r2, 800af58 <USBD_GetDescriptor+0xb4>)
 800af52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800af56:	bf00      	nop
 800af58:	0800af71 	.word	0x0800af71
 800af5c:	0800afa5 	.word	0x0800afa5
 800af60:	0800afd9 	.word	0x0800afd9
 800af64:	0800b00d 	.word	0x0800b00d
 800af68:	0800b041 	.word	0x0800b041
 800af6c:	0800b075 	.word	0x0800b075
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800af70:	687b      	ldr	r3, [r7, #4]
 800af72:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800af76:	685b      	ldr	r3, [r3, #4]
 800af78:	2b00      	cmp	r3, #0
 800af7a:	d00b      	beq.n	800af94 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800af7c:	687b      	ldr	r3, [r7, #4]
 800af7e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800af82:	685b      	ldr	r3, [r3, #4]
 800af84:	687a      	ldr	r2, [r7, #4]
 800af86:	7c12      	ldrb	r2, [r2, #16]
 800af88:	f107 0108 	add.w	r1, r7, #8
 800af8c:	4610      	mov	r0, r2
 800af8e:	4798      	blx	r3
 800af90:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800af92:	e091      	b.n	800b0b8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800af94:	6839      	ldr	r1, [r7, #0]
 800af96:	6878      	ldr	r0, [r7, #4]
 800af98:	f000 fa97 	bl	800b4ca <USBD_CtlError>
            err++;
 800af9c:	7afb      	ldrb	r3, [r7, #11]
 800af9e:	3301      	adds	r3, #1
 800afa0:	72fb      	strb	r3, [r7, #11]
          break;
 800afa2:	e089      	b.n	800b0b8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800afa4:	687b      	ldr	r3, [r7, #4]
 800afa6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800afaa:	689b      	ldr	r3, [r3, #8]
 800afac:	2b00      	cmp	r3, #0
 800afae:	d00b      	beq.n	800afc8 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800afb0:	687b      	ldr	r3, [r7, #4]
 800afb2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800afb6:	689b      	ldr	r3, [r3, #8]
 800afb8:	687a      	ldr	r2, [r7, #4]
 800afba:	7c12      	ldrb	r2, [r2, #16]
 800afbc:	f107 0108 	add.w	r1, r7, #8
 800afc0:	4610      	mov	r0, r2
 800afc2:	4798      	blx	r3
 800afc4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800afc6:	e077      	b.n	800b0b8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800afc8:	6839      	ldr	r1, [r7, #0]
 800afca:	6878      	ldr	r0, [r7, #4]
 800afcc:	f000 fa7d 	bl	800b4ca <USBD_CtlError>
            err++;
 800afd0:	7afb      	ldrb	r3, [r7, #11]
 800afd2:	3301      	adds	r3, #1
 800afd4:	72fb      	strb	r3, [r7, #11]
          break;
 800afd6:	e06f      	b.n	800b0b8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800afd8:	687b      	ldr	r3, [r7, #4]
 800afda:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800afde:	68db      	ldr	r3, [r3, #12]
 800afe0:	2b00      	cmp	r3, #0
 800afe2:	d00b      	beq.n	800affc <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800afe4:	687b      	ldr	r3, [r7, #4]
 800afe6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800afea:	68db      	ldr	r3, [r3, #12]
 800afec:	687a      	ldr	r2, [r7, #4]
 800afee:	7c12      	ldrb	r2, [r2, #16]
 800aff0:	f107 0108 	add.w	r1, r7, #8
 800aff4:	4610      	mov	r0, r2
 800aff6:	4798      	blx	r3
 800aff8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800affa:	e05d      	b.n	800b0b8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800affc:	6839      	ldr	r1, [r7, #0]
 800affe:	6878      	ldr	r0, [r7, #4]
 800b000:	f000 fa63 	bl	800b4ca <USBD_CtlError>
            err++;
 800b004:	7afb      	ldrb	r3, [r7, #11]
 800b006:	3301      	adds	r3, #1
 800b008:	72fb      	strb	r3, [r7, #11]
          break;
 800b00a:	e055      	b.n	800b0b8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800b00c:	687b      	ldr	r3, [r7, #4]
 800b00e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800b012:	691b      	ldr	r3, [r3, #16]
 800b014:	2b00      	cmp	r3, #0
 800b016:	d00b      	beq.n	800b030 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800b018:	687b      	ldr	r3, [r7, #4]
 800b01a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800b01e:	691b      	ldr	r3, [r3, #16]
 800b020:	687a      	ldr	r2, [r7, #4]
 800b022:	7c12      	ldrb	r2, [r2, #16]
 800b024:	f107 0108 	add.w	r1, r7, #8
 800b028:	4610      	mov	r0, r2
 800b02a:	4798      	blx	r3
 800b02c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b02e:	e043      	b.n	800b0b8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b030:	6839      	ldr	r1, [r7, #0]
 800b032:	6878      	ldr	r0, [r7, #4]
 800b034:	f000 fa49 	bl	800b4ca <USBD_CtlError>
            err++;
 800b038:	7afb      	ldrb	r3, [r7, #11]
 800b03a:	3301      	adds	r3, #1
 800b03c:	72fb      	strb	r3, [r7, #11]
          break;
 800b03e:	e03b      	b.n	800b0b8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800b040:	687b      	ldr	r3, [r7, #4]
 800b042:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800b046:	695b      	ldr	r3, [r3, #20]
 800b048:	2b00      	cmp	r3, #0
 800b04a:	d00b      	beq.n	800b064 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800b04c:	687b      	ldr	r3, [r7, #4]
 800b04e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800b052:	695b      	ldr	r3, [r3, #20]
 800b054:	687a      	ldr	r2, [r7, #4]
 800b056:	7c12      	ldrb	r2, [r2, #16]
 800b058:	f107 0108 	add.w	r1, r7, #8
 800b05c:	4610      	mov	r0, r2
 800b05e:	4798      	blx	r3
 800b060:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b062:	e029      	b.n	800b0b8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b064:	6839      	ldr	r1, [r7, #0]
 800b066:	6878      	ldr	r0, [r7, #4]
 800b068:	f000 fa2f 	bl	800b4ca <USBD_CtlError>
            err++;
 800b06c:	7afb      	ldrb	r3, [r7, #11]
 800b06e:	3301      	adds	r3, #1
 800b070:	72fb      	strb	r3, [r7, #11]
          break;
 800b072:	e021      	b.n	800b0b8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800b074:	687b      	ldr	r3, [r7, #4]
 800b076:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800b07a:	699b      	ldr	r3, [r3, #24]
 800b07c:	2b00      	cmp	r3, #0
 800b07e:	d00b      	beq.n	800b098 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800b080:	687b      	ldr	r3, [r7, #4]
 800b082:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800b086:	699b      	ldr	r3, [r3, #24]
 800b088:	687a      	ldr	r2, [r7, #4]
 800b08a:	7c12      	ldrb	r2, [r2, #16]
 800b08c:	f107 0108 	add.w	r1, r7, #8
 800b090:	4610      	mov	r0, r2
 800b092:	4798      	blx	r3
 800b094:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b096:	e00f      	b.n	800b0b8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b098:	6839      	ldr	r1, [r7, #0]
 800b09a:	6878      	ldr	r0, [r7, #4]
 800b09c:	f000 fa15 	bl	800b4ca <USBD_CtlError>
            err++;
 800b0a0:	7afb      	ldrb	r3, [r7, #11]
 800b0a2:	3301      	adds	r3, #1
 800b0a4:	72fb      	strb	r3, [r7, #11]
          break;
 800b0a6:	e007      	b.n	800b0b8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 800b0a8:	6839      	ldr	r1, [r7, #0]
 800b0aa:	6878      	ldr	r0, [r7, #4]
 800b0ac:	f000 fa0d 	bl	800b4ca <USBD_CtlError>
          err++;
 800b0b0:	7afb      	ldrb	r3, [r7, #11]
 800b0b2:	3301      	adds	r3, #1
 800b0b4:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 800b0b6:	e038      	b.n	800b12a <USBD_GetDescriptor+0x286>
 800b0b8:	e037      	b.n	800b12a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b0ba:	687b      	ldr	r3, [r7, #4]
 800b0bc:	7c1b      	ldrb	r3, [r3, #16]
 800b0be:	2b00      	cmp	r3, #0
 800b0c0:	d109      	bne.n	800b0d6 <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800b0c2:	687b      	ldr	r3, [r7, #4]
 800b0c4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b0c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b0ca:	f107 0208 	add.w	r2, r7, #8
 800b0ce:	4610      	mov	r0, r2
 800b0d0:	4798      	blx	r3
 800b0d2:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b0d4:	e029      	b.n	800b12a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800b0d6:	6839      	ldr	r1, [r7, #0]
 800b0d8:	6878      	ldr	r0, [r7, #4]
 800b0da:	f000 f9f6 	bl	800b4ca <USBD_CtlError>
        err++;
 800b0de:	7afb      	ldrb	r3, [r7, #11]
 800b0e0:	3301      	adds	r3, #1
 800b0e2:	72fb      	strb	r3, [r7, #11]
      break;
 800b0e4:	e021      	b.n	800b12a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b0e6:	687b      	ldr	r3, [r7, #4]
 800b0e8:	7c1b      	ldrb	r3, [r3, #16]
 800b0ea:	2b00      	cmp	r3, #0
 800b0ec:	d10d      	bne.n	800b10a <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800b0ee:	687b      	ldr	r3, [r7, #4]
 800b0f0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b0f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b0f6:	f107 0208 	add.w	r2, r7, #8
 800b0fa:	4610      	mov	r0, r2
 800b0fc:	4798      	blx	r3
 800b0fe:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800b100:	68fb      	ldr	r3, [r7, #12]
 800b102:	3301      	adds	r3, #1
 800b104:	2207      	movs	r2, #7
 800b106:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b108:	e00f      	b.n	800b12a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800b10a:	6839      	ldr	r1, [r7, #0]
 800b10c:	6878      	ldr	r0, [r7, #4]
 800b10e:	f000 f9dc 	bl	800b4ca <USBD_CtlError>
        err++;
 800b112:	7afb      	ldrb	r3, [r7, #11]
 800b114:	3301      	adds	r3, #1
 800b116:	72fb      	strb	r3, [r7, #11]
      break;
 800b118:	e007      	b.n	800b12a <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800b11a:	6839      	ldr	r1, [r7, #0]
 800b11c:	6878      	ldr	r0, [r7, #4]
 800b11e:	f000 f9d4 	bl	800b4ca <USBD_CtlError>
      err++;
 800b122:	7afb      	ldrb	r3, [r7, #11]
 800b124:	3301      	adds	r3, #1
 800b126:	72fb      	strb	r3, [r7, #11]
      break;
 800b128:	bf00      	nop
  }

  if (err != 0U)
 800b12a:	7afb      	ldrb	r3, [r7, #11]
 800b12c:	2b00      	cmp	r3, #0
 800b12e:	d11c      	bne.n	800b16a <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 800b130:	893b      	ldrh	r3, [r7, #8]
 800b132:	2b00      	cmp	r3, #0
 800b134:	d011      	beq.n	800b15a <USBD_GetDescriptor+0x2b6>
 800b136:	683b      	ldr	r3, [r7, #0]
 800b138:	88db      	ldrh	r3, [r3, #6]
 800b13a:	2b00      	cmp	r3, #0
 800b13c:	d00d      	beq.n	800b15a <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 800b13e:	683b      	ldr	r3, [r7, #0]
 800b140:	88da      	ldrh	r2, [r3, #6]
 800b142:	893b      	ldrh	r3, [r7, #8]
 800b144:	4293      	cmp	r3, r2
 800b146:	bf28      	it	cs
 800b148:	4613      	movcs	r3, r2
 800b14a:	b29b      	uxth	r3, r3
 800b14c:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800b14e:	893b      	ldrh	r3, [r7, #8]
 800b150:	461a      	mov	r2, r3
 800b152:	68f9      	ldr	r1, [r7, #12]
 800b154:	6878      	ldr	r0, [r7, #4]
 800b156:	f000 fa22 	bl	800b59e <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 800b15a:	683b      	ldr	r3, [r7, #0]
 800b15c:	88db      	ldrh	r3, [r3, #6]
 800b15e:	2b00      	cmp	r3, #0
 800b160:	d104      	bne.n	800b16c <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 800b162:	6878      	ldr	r0, [r7, #4]
 800b164:	f000 fa79 	bl	800b65a <USBD_CtlSendStatus>
 800b168:	e000      	b.n	800b16c <USBD_GetDescriptor+0x2c8>
    return;
 800b16a:	bf00      	nop
    }
  }
}
 800b16c:	3710      	adds	r7, #16
 800b16e:	46bd      	mov	sp, r7
 800b170:	bd80      	pop	{r7, pc}
 800b172:	bf00      	nop

0800b174 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800b174:	b580      	push	{r7, lr}
 800b176:	b084      	sub	sp, #16
 800b178:	af00      	add	r7, sp, #0
 800b17a:	6078      	str	r0, [r7, #4]
 800b17c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800b17e:	683b      	ldr	r3, [r7, #0]
 800b180:	889b      	ldrh	r3, [r3, #4]
 800b182:	2b00      	cmp	r3, #0
 800b184:	d130      	bne.n	800b1e8 <USBD_SetAddress+0x74>
 800b186:	683b      	ldr	r3, [r7, #0]
 800b188:	88db      	ldrh	r3, [r3, #6]
 800b18a:	2b00      	cmp	r3, #0
 800b18c:	d12c      	bne.n	800b1e8 <USBD_SetAddress+0x74>
 800b18e:	683b      	ldr	r3, [r7, #0]
 800b190:	885b      	ldrh	r3, [r3, #2]
 800b192:	2b7f      	cmp	r3, #127	; 0x7f
 800b194:	d828      	bhi.n	800b1e8 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800b196:	683b      	ldr	r3, [r7, #0]
 800b198:	885b      	ldrh	r3, [r3, #2]
 800b19a:	b2db      	uxtb	r3, r3
 800b19c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b1a0:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b1a2:	687b      	ldr	r3, [r7, #4]
 800b1a4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b1a8:	2b03      	cmp	r3, #3
 800b1aa:	d104      	bne.n	800b1b6 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 800b1ac:	6839      	ldr	r1, [r7, #0]
 800b1ae:	6878      	ldr	r0, [r7, #4]
 800b1b0:	f000 f98b 	bl	800b4ca <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b1b4:	e01d      	b.n	800b1f2 <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800b1b6:	687b      	ldr	r3, [r7, #4]
 800b1b8:	7bfa      	ldrb	r2, [r7, #15]
 800b1ba:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 800b1be:	7bfb      	ldrb	r3, [r7, #15]
 800b1c0:	4619      	mov	r1, r3
 800b1c2:	6878      	ldr	r0, [r7, #4]
 800b1c4:	f000 fe4e 	bl	800be64 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 800b1c8:	6878      	ldr	r0, [r7, #4]
 800b1ca:	f000 fa46 	bl	800b65a <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800b1ce:	7bfb      	ldrb	r3, [r7, #15]
 800b1d0:	2b00      	cmp	r3, #0
 800b1d2:	d004      	beq.n	800b1de <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800b1d4:	687b      	ldr	r3, [r7, #4]
 800b1d6:	2202      	movs	r2, #2
 800b1d8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b1dc:	e009      	b.n	800b1f2 <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800b1de:	687b      	ldr	r3, [r7, #4]
 800b1e0:	2201      	movs	r2, #1
 800b1e2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b1e6:	e004      	b.n	800b1f2 <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800b1e8:	6839      	ldr	r1, [r7, #0]
 800b1ea:	6878      	ldr	r0, [r7, #4]
 800b1ec:	f000 f96d 	bl	800b4ca <USBD_CtlError>
  }
}
 800b1f0:	bf00      	nop
 800b1f2:	bf00      	nop
 800b1f4:	3710      	adds	r7, #16
 800b1f6:	46bd      	mov	sp, r7
 800b1f8:	bd80      	pop	{r7, pc}
	...

0800b1fc <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b1fc:	b580      	push	{r7, lr}
 800b1fe:	b082      	sub	sp, #8
 800b200:	af00      	add	r7, sp, #0
 800b202:	6078      	str	r0, [r7, #4]
 800b204:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800b206:	683b      	ldr	r3, [r7, #0]
 800b208:	885b      	ldrh	r3, [r3, #2]
 800b20a:	b2da      	uxtb	r2, r3
 800b20c:	4b41      	ldr	r3, [pc, #260]	; (800b314 <USBD_SetConfig+0x118>)
 800b20e:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800b210:	4b40      	ldr	r3, [pc, #256]	; (800b314 <USBD_SetConfig+0x118>)
 800b212:	781b      	ldrb	r3, [r3, #0]
 800b214:	2b01      	cmp	r3, #1
 800b216:	d904      	bls.n	800b222 <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 800b218:	6839      	ldr	r1, [r7, #0]
 800b21a:	6878      	ldr	r0, [r7, #4]
 800b21c:	f000 f955 	bl	800b4ca <USBD_CtlError>
 800b220:	e075      	b.n	800b30e <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 800b222:	687b      	ldr	r3, [r7, #4]
 800b224:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b228:	2b02      	cmp	r3, #2
 800b22a:	d002      	beq.n	800b232 <USBD_SetConfig+0x36>
 800b22c:	2b03      	cmp	r3, #3
 800b22e:	d023      	beq.n	800b278 <USBD_SetConfig+0x7c>
 800b230:	e062      	b.n	800b2f8 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 800b232:	4b38      	ldr	r3, [pc, #224]	; (800b314 <USBD_SetConfig+0x118>)
 800b234:	781b      	ldrb	r3, [r3, #0]
 800b236:	2b00      	cmp	r3, #0
 800b238:	d01a      	beq.n	800b270 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 800b23a:	4b36      	ldr	r3, [pc, #216]	; (800b314 <USBD_SetConfig+0x118>)
 800b23c:	781b      	ldrb	r3, [r3, #0]
 800b23e:	461a      	mov	r2, r3
 800b240:	687b      	ldr	r3, [r7, #4]
 800b242:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800b244:	687b      	ldr	r3, [r7, #4]
 800b246:	2203      	movs	r2, #3
 800b248:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800b24c:	4b31      	ldr	r3, [pc, #196]	; (800b314 <USBD_SetConfig+0x118>)
 800b24e:	781b      	ldrb	r3, [r3, #0]
 800b250:	4619      	mov	r1, r3
 800b252:	6878      	ldr	r0, [r7, #4]
 800b254:	f7ff f9e7 	bl	800a626 <USBD_SetClassConfig>
 800b258:	4603      	mov	r3, r0
 800b25a:	2b02      	cmp	r3, #2
 800b25c:	d104      	bne.n	800b268 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 800b25e:	6839      	ldr	r1, [r7, #0]
 800b260:	6878      	ldr	r0, [r7, #4]
 800b262:	f000 f932 	bl	800b4ca <USBD_CtlError>
            return;
 800b266:	e052      	b.n	800b30e <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 800b268:	6878      	ldr	r0, [r7, #4]
 800b26a:	f000 f9f6 	bl	800b65a <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800b26e:	e04e      	b.n	800b30e <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800b270:	6878      	ldr	r0, [r7, #4]
 800b272:	f000 f9f2 	bl	800b65a <USBD_CtlSendStatus>
        break;
 800b276:	e04a      	b.n	800b30e <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 800b278:	4b26      	ldr	r3, [pc, #152]	; (800b314 <USBD_SetConfig+0x118>)
 800b27a:	781b      	ldrb	r3, [r3, #0]
 800b27c:	2b00      	cmp	r3, #0
 800b27e:	d112      	bne.n	800b2a6 <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800b280:	687b      	ldr	r3, [r7, #4]
 800b282:	2202      	movs	r2, #2
 800b284:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 800b288:	4b22      	ldr	r3, [pc, #136]	; (800b314 <USBD_SetConfig+0x118>)
 800b28a:	781b      	ldrb	r3, [r3, #0]
 800b28c:	461a      	mov	r2, r3
 800b28e:	687b      	ldr	r3, [r7, #4]
 800b290:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 800b292:	4b20      	ldr	r3, [pc, #128]	; (800b314 <USBD_SetConfig+0x118>)
 800b294:	781b      	ldrb	r3, [r3, #0]
 800b296:	4619      	mov	r1, r3
 800b298:	6878      	ldr	r0, [r7, #4]
 800b29a:	f7ff f9e3 	bl	800a664 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 800b29e:	6878      	ldr	r0, [r7, #4]
 800b2a0:	f000 f9db 	bl	800b65a <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800b2a4:	e033      	b.n	800b30e <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 800b2a6:	4b1b      	ldr	r3, [pc, #108]	; (800b314 <USBD_SetConfig+0x118>)
 800b2a8:	781b      	ldrb	r3, [r3, #0]
 800b2aa:	461a      	mov	r2, r3
 800b2ac:	687b      	ldr	r3, [r7, #4]
 800b2ae:	685b      	ldr	r3, [r3, #4]
 800b2b0:	429a      	cmp	r2, r3
 800b2b2:	d01d      	beq.n	800b2f0 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800b2b4:	687b      	ldr	r3, [r7, #4]
 800b2b6:	685b      	ldr	r3, [r3, #4]
 800b2b8:	b2db      	uxtb	r3, r3
 800b2ba:	4619      	mov	r1, r3
 800b2bc:	6878      	ldr	r0, [r7, #4]
 800b2be:	f7ff f9d1 	bl	800a664 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 800b2c2:	4b14      	ldr	r3, [pc, #80]	; (800b314 <USBD_SetConfig+0x118>)
 800b2c4:	781b      	ldrb	r3, [r3, #0]
 800b2c6:	461a      	mov	r2, r3
 800b2c8:	687b      	ldr	r3, [r7, #4]
 800b2ca:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800b2cc:	4b11      	ldr	r3, [pc, #68]	; (800b314 <USBD_SetConfig+0x118>)
 800b2ce:	781b      	ldrb	r3, [r3, #0]
 800b2d0:	4619      	mov	r1, r3
 800b2d2:	6878      	ldr	r0, [r7, #4]
 800b2d4:	f7ff f9a7 	bl	800a626 <USBD_SetClassConfig>
 800b2d8:	4603      	mov	r3, r0
 800b2da:	2b02      	cmp	r3, #2
 800b2dc:	d104      	bne.n	800b2e8 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 800b2de:	6839      	ldr	r1, [r7, #0]
 800b2e0:	6878      	ldr	r0, [r7, #4]
 800b2e2:	f000 f8f2 	bl	800b4ca <USBD_CtlError>
            return;
 800b2e6:	e012      	b.n	800b30e <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800b2e8:	6878      	ldr	r0, [r7, #4]
 800b2ea:	f000 f9b6 	bl	800b65a <USBD_CtlSendStatus>
        break;
 800b2ee:	e00e      	b.n	800b30e <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800b2f0:	6878      	ldr	r0, [r7, #4]
 800b2f2:	f000 f9b2 	bl	800b65a <USBD_CtlSendStatus>
        break;
 800b2f6:	e00a      	b.n	800b30e <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 800b2f8:	6839      	ldr	r1, [r7, #0]
 800b2fa:	6878      	ldr	r0, [r7, #4]
 800b2fc:	f000 f8e5 	bl	800b4ca <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 800b300:	4b04      	ldr	r3, [pc, #16]	; (800b314 <USBD_SetConfig+0x118>)
 800b302:	781b      	ldrb	r3, [r3, #0]
 800b304:	4619      	mov	r1, r3
 800b306:	6878      	ldr	r0, [r7, #4]
 800b308:	f7ff f9ac 	bl	800a664 <USBD_ClrClassConfig>
        break;
 800b30c:	bf00      	nop
    }
  }
}
 800b30e:	3708      	adds	r7, #8
 800b310:	46bd      	mov	sp, r7
 800b312:	bd80      	pop	{r7, pc}
 800b314:	200004c8 	.word	0x200004c8

0800b318 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b318:	b580      	push	{r7, lr}
 800b31a:	b082      	sub	sp, #8
 800b31c:	af00      	add	r7, sp, #0
 800b31e:	6078      	str	r0, [r7, #4]
 800b320:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800b322:	683b      	ldr	r3, [r7, #0]
 800b324:	88db      	ldrh	r3, [r3, #6]
 800b326:	2b01      	cmp	r3, #1
 800b328:	d004      	beq.n	800b334 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800b32a:	6839      	ldr	r1, [r7, #0]
 800b32c:	6878      	ldr	r0, [r7, #4]
 800b32e:	f000 f8cc 	bl	800b4ca <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800b332:	e022      	b.n	800b37a <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 800b334:	687b      	ldr	r3, [r7, #4]
 800b336:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b33a:	2b02      	cmp	r3, #2
 800b33c:	dc02      	bgt.n	800b344 <USBD_GetConfig+0x2c>
 800b33e:	2b00      	cmp	r3, #0
 800b340:	dc03      	bgt.n	800b34a <USBD_GetConfig+0x32>
 800b342:	e015      	b.n	800b370 <USBD_GetConfig+0x58>
 800b344:	2b03      	cmp	r3, #3
 800b346:	d00b      	beq.n	800b360 <USBD_GetConfig+0x48>
 800b348:	e012      	b.n	800b370 <USBD_GetConfig+0x58>
        pdev->dev_default_config = 0U;
 800b34a:	687b      	ldr	r3, [r7, #4]
 800b34c:	2200      	movs	r2, #0
 800b34e:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 800b350:	687b      	ldr	r3, [r7, #4]
 800b352:	3308      	adds	r3, #8
 800b354:	2201      	movs	r2, #1
 800b356:	4619      	mov	r1, r3
 800b358:	6878      	ldr	r0, [r7, #4]
 800b35a:	f000 f920 	bl	800b59e <USBD_CtlSendData>
        break;
 800b35e:	e00c      	b.n	800b37a <USBD_GetConfig+0x62>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 800b360:	687b      	ldr	r3, [r7, #4]
 800b362:	3304      	adds	r3, #4
 800b364:	2201      	movs	r2, #1
 800b366:	4619      	mov	r1, r3
 800b368:	6878      	ldr	r0, [r7, #4]
 800b36a:	f000 f918 	bl	800b59e <USBD_CtlSendData>
        break;
 800b36e:	e004      	b.n	800b37a <USBD_GetConfig+0x62>
        USBD_CtlError(pdev, req);
 800b370:	6839      	ldr	r1, [r7, #0]
 800b372:	6878      	ldr	r0, [r7, #4]
 800b374:	f000 f8a9 	bl	800b4ca <USBD_CtlError>
        break;
 800b378:	bf00      	nop
}
 800b37a:	bf00      	nop
 800b37c:	3708      	adds	r7, #8
 800b37e:	46bd      	mov	sp, r7
 800b380:	bd80      	pop	{r7, pc}

0800b382 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b382:	b580      	push	{r7, lr}
 800b384:	b082      	sub	sp, #8
 800b386:	af00      	add	r7, sp, #0
 800b388:	6078      	str	r0, [r7, #4]
 800b38a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b38c:	687b      	ldr	r3, [r7, #4]
 800b38e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b392:	3b01      	subs	r3, #1
 800b394:	2b02      	cmp	r3, #2
 800b396:	d81e      	bhi.n	800b3d6 <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800b398:	683b      	ldr	r3, [r7, #0]
 800b39a:	88db      	ldrh	r3, [r3, #6]
 800b39c:	2b02      	cmp	r3, #2
 800b39e:	d004      	beq.n	800b3aa <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 800b3a0:	6839      	ldr	r1, [r7, #0]
 800b3a2:	6878      	ldr	r0, [r7, #4]
 800b3a4:	f000 f891 	bl	800b4ca <USBD_CtlError>
        break;
 800b3a8:	e01a      	b.n	800b3e0 <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800b3aa:	687b      	ldr	r3, [r7, #4]
 800b3ac:	2201      	movs	r2, #1
 800b3ae:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 800b3b0:	687b      	ldr	r3, [r7, #4]
 800b3b2:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800b3b6:	2b00      	cmp	r3, #0
 800b3b8:	d005      	beq.n	800b3c6 <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800b3ba:	687b      	ldr	r3, [r7, #4]
 800b3bc:	68db      	ldr	r3, [r3, #12]
 800b3be:	f043 0202 	orr.w	r2, r3, #2
 800b3c2:	687b      	ldr	r3, [r7, #4]
 800b3c4:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 800b3c6:	687b      	ldr	r3, [r7, #4]
 800b3c8:	330c      	adds	r3, #12
 800b3ca:	2202      	movs	r2, #2
 800b3cc:	4619      	mov	r1, r3
 800b3ce:	6878      	ldr	r0, [r7, #4]
 800b3d0:	f000 f8e5 	bl	800b59e <USBD_CtlSendData>
      break;
 800b3d4:	e004      	b.n	800b3e0 <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 800b3d6:	6839      	ldr	r1, [r7, #0]
 800b3d8:	6878      	ldr	r0, [r7, #4]
 800b3da:	f000 f876 	bl	800b4ca <USBD_CtlError>
      break;
 800b3de:	bf00      	nop
  }
}
 800b3e0:	bf00      	nop
 800b3e2:	3708      	adds	r7, #8
 800b3e4:	46bd      	mov	sp, r7
 800b3e6:	bd80      	pop	{r7, pc}

0800b3e8 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800b3e8:	b580      	push	{r7, lr}
 800b3ea:	b082      	sub	sp, #8
 800b3ec:	af00      	add	r7, sp, #0
 800b3ee:	6078      	str	r0, [r7, #4]
 800b3f0:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b3f2:	683b      	ldr	r3, [r7, #0]
 800b3f4:	885b      	ldrh	r3, [r3, #2]
 800b3f6:	2b01      	cmp	r3, #1
 800b3f8:	d106      	bne.n	800b408 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800b3fa:	687b      	ldr	r3, [r7, #4]
 800b3fc:	2201      	movs	r2, #1
 800b3fe:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 800b402:	6878      	ldr	r0, [r7, #4]
 800b404:	f000 f929 	bl	800b65a <USBD_CtlSendStatus>
  }
}
 800b408:	bf00      	nop
 800b40a:	3708      	adds	r7, #8
 800b40c:	46bd      	mov	sp, r7
 800b40e:	bd80      	pop	{r7, pc}

0800b410 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800b410:	b580      	push	{r7, lr}
 800b412:	b082      	sub	sp, #8
 800b414:	af00      	add	r7, sp, #0
 800b416:	6078      	str	r0, [r7, #4]
 800b418:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b41a:	687b      	ldr	r3, [r7, #4]
 800b41c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b420:	3b01      	subs	r3, #1
 800b422:	2b02      	cmp	r3, #2
 800b424:	d80b      	bhi.n	800b43e <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b426:	683b      	ldr	r3, [r7, #0]
 800b428:	885b      	ldrh	r3, [r3, #2]
 800b42a:	2b01      	cmp	r3, #1
 800b42c:	d10c      	bne.n	800b448 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 800b42e:	687b      	ldr	r3, [r7, #4]
 800b430:	2200      	movs	r2, #0
 800b432:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 800b436:	6878      	ldr	r0, [r7, #4]
 800b438:	f000 f90f 	bl	800b65a <USBD_CtlSendStatus>
      }
      break;
 800b43c:	e004      	b.n	800b448 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 800b43e:	6839      	ldr	r1, [r7, #0]
 800b440:	6878      	ldr	r0, [r7, #4]
 800b442:	f000 f842 	bl	800b4ca <USBD_CtlError>
      break;
 800b446:	e000      	b.n	800b44a <USBD_ClrFeature+0x3a>
      break;
 800b448:	bf00      	nop
  }
}
 800b44a:	bf00      	nop
 800b44c:	3708      	adds	r7, #8
 800b44e:	46bd      	mov	sp, r7
 800b450:	bd80      	pop	{r7, pc}

0800b452 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800b452:	b480      	push	{r7}
 800b454:	b083      	sub	sp, #12
 800b456:	af00      	add	r7, sp, #0
 800b458:	6078      	str	r0, [r7, #4]
 800b45a:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 800b45c:	683b      	ldr	r3, [r7, #0]
 800b45e:	781a      	ldrb	r2, [r3, #0]
 800b460:	687b      	ldr	r3, [r7, #4]
 800b462:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 800b464:	683b      	ldr	r3, [r7, #0]
 800b466:	785a      	ldrb	r2, [r3, #1]
 800b468:	687b      	ldr	r3, [r7, #4]
 800b46a:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 800b46c:	683b      	ldr	r3, [r7, #0]
 800b46e:	3302      	adds	r3, #2
 800b470:	781b      	ldrb	r3, [r3, #0]
 800b472:	b29a      	uxth	r2, r3
 800b474:	683b      	ldr	r3, [r7, #0]
 800b476:	3303      	adds	r3, #3
 800b478:	781b      	ldrb	r3, [r3, #0]
 800b47a:	b29b      	uxth	r3, r3
 800b47c:	021b      	lsls	r3, r3, #8
 800b47e:	b29b      	uxth	r3, r3
 800b480:	4413      	add	r3, r2
 800b482:	b29a      	uxth	r2, r3
 800b484:	687b      	ldr	r3, [r7, #4]
 800b486:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 800b488:	683b      	ldr	r3, [r7, #0]
 800b48a:	3304      	adds	r3, #4
 800b48c:	781b      	ldrb	r3, [r3, #0]
 800b48e:	b29a      	uxth	r2, r3
 800b490:	683b      	ldr	r3, [r7, #0]
 800b492:	3305      	adds	r3, #5
 800b494:	781b      	ldrb	r3, [r3, #0]
 800b496:	b29b      	uxth	r3, r3
 800b498:	021b      	lsls	r3, r3, #8
 800b49a:	b29b      	uxth	r3, r3
 800b49c:	4413      	add	r3, r2
 800b49e:	b29a      	uxth	r2, r3
 800b4a0:	687b      	ldr	r3, [r7, #4]
 800b4a2:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 800b4a4:	683b      	ldr	r3, [r7, #0]
 800b4a6:	3306      	adds	r3, #6
 800b4a8:	781b      	ldrb	r3, [r3, #0]
 800b4aa:	b29a      	uxth	r2, r3
 800b4ac:	683b      	ldr	r3, [r7, #0]
 800b4ae:	3307      	adds	r3, #7
 800b4b0:	781b      	ldrb	r3, [r3, #0]
 800b4b2:	b29b      	uxth	r3, r3
 800b4b4:	021b      	lsls	r3, r3, #8
 800b4b6:	b29b      	uxth	r3, r3
 800b4b8:	4413      	add	r3, r2
 800b4ba:	b29a      	uxth	r2, r3
 800b4bc:	687b      	ldr	r3, [r7, #4]
 800b4be:	80da      	strh	r2, [r3, #6]

}
 800b4c0:	bf00      	nop
 800b4c2:	370c      	adds	r7, #12
 800b4c4:	46bd      	mov	sp, r7
 800b4c6:	bc80      	pop	{r7}
 800b4c8:	4770      	bx	lr

0800b4ca <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 800b4ca:	b580      	push	{r7, lr}
 800b4cc:	b082      	sub	sp, #8
 800b4ce:	af00      	add	r7, sp, #0
 800b4d0:	6078      	str	r0, [r7, #4]
 800b4d2:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 800b4d4:	2180      	movs	r1, #128	; 0x80
 800b4d6:	6878      	ldr	r0, [r7, #4]
 800b4d8:	f000 fc5a 	bl	800bd90 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 800b4dc:	2100      	movs	r1, #0
 800b4de:	6878      	ldr	r0, [r7, #4]
 800b4e0:	f000 fc56 	bl	800bd90 <USBD_LL_StallEP>
}
 800b4e4:	bf00      	nop
 800b4e6:	3708      	adds	r7, #8
 800b4e8:	46bd      	mov	sp, r7
 800b4ea:	bd80      	pop	{r7, pc}

0800b4ec <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800b4ec:	b580      	push	{r7, lr}
 800b4ee:	b086      	sub	sp, #24
 800b4f0:	af00      	add	r7, sp, #0
 800b4f2:	60f8      	str	r0, [r7, #12]
 800b4f4:	60b9      	str	r1, [r7, #8]
 800b4f6:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800b4f8:	2300      	movs	r3, #0
 800b4fa:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 800b4fc:	68fb      	ldr	r3, [r7, #12]
 800b4fe:	2b00      	cmp	r3, #0
 800b500:	d032      	beq.n	800b568 <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 800b502:	68f8      	ldr	r0, [r7, #12]
 800b504:	f000 f834 	bl	800b570 <USBD_GetLen>
 800b508:	4603      	mov	r3, r0
 800b50a:	3301      	adds	r3, #1
 800b50c:	b29b      	uxth	r3, r3
 800b50e:	005b      	lsls	r3, r3, #1
 800b510:	b29a      	uxth	r2, r3
 800b512:	687b      	ldr	r3, [r7, #4]
 800b514:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 800b516:	7dfb      	ldrb	r3, [r7, #23]
 800b518:	1c5a      	adds	r2, r3, #1
 800b51a:	75fa      	strb	r2, [r7, #23]
 800b51c:	461a      	mov	r2, r3
 800b51e:	68bb      	ldr	r3, [r7, #8]
 800b520:	4413      	add	r3, r2
 800b522:	687a      	ldr	r2, [r7, #4]
 800b524:	7812      	ldrb	r2, [r2, #0]
 800b526:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 800b528:	7dfb      	ldrb	r3, [r7, #23]
 800b52a:	1c5a      	adds	r2, r3, #1
 800b52c:	75fa      	strb	r2, [r7, #23]
 800b52e:	461a      	mov	r2, r3
 800b530:	68bb      	ldr	r3, [r7, #8]
 800b532:	4413      	add	r3, r2
 800b534:	2203      	movs	r2, #3
 800b536:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 800b538:	e012      	b.n	800b560 <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 800b53a:	68fb      	ldr	r3, [r7, #12]
 800b53c:	1c5a      	adds	r2, r3, #1
 800b53e:	60fa      	str	r2, [r7, #12]
 800b540:	7dfa      	ldrb	r2, [r7, #23]
 800b542:	1c51      	adds	r1, r2, #1
 800b544:	75f9      	strb	r1, [r7, #23]
 800b546:	4611      	mov	r1, r2
 800b548:	68ba      	ldr	r2, [r7, #8]
 800b54a:	440a      	add	r2, r1
 800b54c:	781b      	ldrb	r3, [r3, #0]
 800b54e:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 800b550:	7dfb      	ldrb	r3, [r7, #23]
 800b552:	1c5a      	adds	r2, r3, #1
 800b554:	75fa      	strb	r2, [r7, #23]
 800b556:	461a      	mov	r2, r3
 800b558:	68bb      	ldr	r3, [r7, #8]
 800b55a:	4413      	add	r3, r2
 800b55c:	2200      	movs	r2, #0
 800b55e:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 800b560:	68fb      	ldr	r3, [r7, #12]
 800b562:	781b      	ldrb	r3, [r3, #0]
 800b564:	2b00      	cmp	r3, #0
 800b566:	d1e8      	bne.n	800b53a <USBD_GetString+0x4e>
    }
  }
}
 800b568:	bf00      	nop
 800b56a:	3718      	adds	r7, #24
 800b56c:	46bd      	mov	sp, r7
 800b56e:	bd80      	pop	{r7, pc}

0800b570 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800b570:	b480      	push	{r7}
 800b572:	b085      	sub	sp, #20
 800b574:	af00      	add	r7, sp, #0
 800b576:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800b578:	2300      	movs	r3, #0
 800b57a:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 800b57c:	e005      	b.n	800b58a <USBD_GetLen+0x1a>
  {
    len++;
 800b57e:	7bfb      	ldrb	r3, [r7, #15]
 800b580:	3301      	adds	r3, #1
 800b582:	73fb      	strb	r3, [r7, #15]
    buf++;
 800b584:	687b      	ldr	r3, [r7, #4]
 800b586:	3301      	adds	r3, #1
 800b588:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 800b58a:	687b      	ldr	r3, [r7, #4]
 800b58c:	781b      	ldrb	r3, [r3, #0]
 800b58e:	2b00      	cmp	r3, #0
 800b590:	d1f5      	bne.n	800b57e <USBD_GetLen+0xe>
  }

  return len;
 800b592:	7bfb      	ldrb	r3, [r7, #15]
}
 800b594:	4618      	mov	r0, r3
 800b596:	3714      	adds	r7, #20
 800b598:	46bd      	mov	sp, r7
 800b59a:	bc80      	pop	{r7}
 800b59c:	4770      	bx	lr

0800b59e <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 800b59e:	b580      	push	{r7, lr}
 800b5a0:	b084      	sub	sp, #16
 800b5a2:	af00      	add	r7, sp, #0
 800b5a4:	60f8      	str	r0, [r7, #12]
 800b5a6:	60b9      	str	r1, [r7, #8]
 800b5a8:	4613      	mov	r3, r2
 800b5aa:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800b5ac:	68fb      	ldr	r3, [r7, #12]
 800b5ae:	2202      	movs	r2, #2
 800b5b0:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800b5b4:	88fa      	ldrh	r2, [r7, #6]
 800b5b6:	68fb      	ldr	r3, [r7, #12]
 800b5b8:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 800b5ba:	88fa      	ldrh	r2, [r7, #6]
 800b5bc:	68fb      	ldr	r3, [r7, #12]
 800b5be:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b5c0:	88fb      	ldrh	r3, [r7, #6]
 800b5c2:	68ba      	ldr	r2, [r7, #8]
 800b5c4:	2100      	movs	r1, #0
 800b5c6:	68f8      	ldr	r0, [r7, #12]
 800b5c8:	f000 fc6b 	bl	800bea2 <USBD_LL_Transmit>

  return USBD_OK;
 800b5cc:	2300      	movs	r3, #0
}
 800b5ce:	4618      	mov	r0, r3
 800b5d0:	3710      	adds	r7, #16
 800b5d2:	46bd      	mov	sp, r7
 800b5d4:	bd80      	pop	{r7, pc}

0800b5d6 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 800b5d6:	b580      	push	{r7, lr}
 800b5d8:	b084      	sub	sp, #16
 800b5da:	af00      	add	r7, sp, #0
 800b5dc:	60f8      	str	r0, [r7, #12]
 800b5de:	60b9      	str	r1, [r7, #8]
 800b5e0:	4613      	mov	r3, r2
 800b5e2:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b5e4:	88fb      	ldrh	r3, [r7, #6]
 800b5e6:	68ba      	ldr	r2, [r7, #8]
 800b5e8:	2100      	movs	r1, #0
 800b5ea:	68f8      	ldr	r0, [r7, #12]
 800b5ec:	f000 fc59 	bl	800bea2 <USBD_LL_Transmit>

  return USBD_OK;
 800b5f0:	2300      	movs	r3, #0
}
 800b5f2:	4618      	mov	r0, r3
 800b5f4:	3710      	adds	r7, #16
 800b5f6:	46bd      	mov	sp, r7
 800b5f8:	bd80      	pop	{r7, pc}

0800b5fa <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 800b5fa:	b580      	push	{r7, lr}
 800b5fc:	b084      	sub	sp, #16
 800b5fe:	af00      	add	r7, sp, #0
 800b600:	60f8      	str	r0, [r7, #12]
 800b602:	60b9      	str	r1, [r7, #8]
 800b604:	4613      	mov	r3, r2
 800b606:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800b608:	68fb      	ldr	r3, [r7, #12]
 800b60a:	2203      	movs	r2, #3
 800b60c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800b610:	88fa      	ldrh	r2, [r7, #6]
 800b612:	68fb      	ldr	r3, [r7, #12]
 800b614:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
  pdev->ep_out[0].rem_length   = len;
 800b618:	88fa      	ldrh	r2, [r7, #6]
 800b61a:	68fb      	ldr	r3, [r7, #12]
 800b61c:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800b620:	88fb      	ldrh	r3, [r7, #6]
 800b622:	68ba      	ldr	r2, [r7, #8]
 800b624:	2100      	movs	r1, #0
 800b626:	68f8      	ldr	r0, [r7, #12]
 800b628:	f000 fc5e 	bl	800bee8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b62c:	2300      	movs	r3, #0
}
 800b62e:	4618      	mov	r0, r3
 800b630:	3710      	adds	r7, #16
 800b632:	46bd      	mov	sp, r7
 800b634:	bd80      	pop	{r7, pc}

0800b636 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 800b636:	b580      	push	{r7, lr}
 800b638:	b084      	sub	sp, #16
 800b63a:	af00      	add	r7, sp, #0
 800b63c:	60f8      	str	r0, [r7, #12]
 800b63e:	60b9      	str	r1, [r7, #8]
 800b640:	4613      	mov	r3, r2
 800b642:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800b644:	88fb      	ldrh	r3, [r7, #6]
 800b646:	68ba      	ldr	r2, [r7, #8]
 800b648:	2100      	movs	r1, #0
 800b64a:	68f8      	ldr	r0, [r7, #12]
 800b64c:	f000 fc4c 	bl	800bee8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b650:	2300      	movs	r3, #0
}
 800b652:	4618      	mov	r0, r3
 800b654:	3710      	adds	r7, #16
 800b656:	46bd      	mov	sp, r7
 800b658:	bd80      	pop	{r7, pc}

0800b65a <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800b65a:	b580      	push	{r7, lr}
 800b65c:	b082      	sub	sp, #8
 800b65e:	af00      	add	r7, sp, #0
 800b660:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800b662:	687b      	ldr	r3, [r7, #4]
 800b664:	2204      	movs	r2, #4
 800b666:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800b66a:	2300      	movs	r3, #0
 800b66c:	2200      	movs	r2, #0
 800b66e:	2100      	movs	r1, #0
 800b670:	6878      	ldr	r0, [r7, #4]
 800b672:	f000 fc16 	bl	800bea2 <USBD_LL_Transmit>

  return USBD_OK;
 800b676:	2300      	movs	r3, #0
}
 800b678:	4618      	mov	r0, r3
 800b67a:	3708      	adds	r7, #8
 800b67c:	46bd      	mov	sp, r7
 800b67e:	bd80      	pop	{r7, pc}

0800b680 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800b680:	b580      	push	{r7, lr}
 800b682:	b082      	sub	sp, #8
 800b684:	af00      	add	r7, sp, #0
 800b686:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800b688:	687b      	ldr	r3, [r7, #4]
 800b68a:	2205      	movs	r2, #5
 800b68c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b690:	2300      	movs	r3, #0
 800b692:	2200      	movs	r2, #0
 800b694:	2100      	movs	r1, #0
 800b696:	6878      	ldr	r0, [r7, #4]
 800b698:	f000 fc26 	bl	800bee8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b69c:	2300      	movs	r3, #0
}
 800b69e:	4618      	mov	r0, r3
 800b6a0:	3708      	adds	r7, #8
 800b6a2:	46bd      	mov	sp, r7
 800b6a4:	bd80      	pop	{r7, pc}
	...

0800b6a8 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800b6a8:	b580      	push	{r7, lr}
 800b6aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800b6ac:	2200      	movs	r2, #0
 800b6ae:	4912      	ldr	r1, [pc, #72]	; (800b6f8 <MX_USB_DEVICE_Init+0x50>)
 800b6b0:	4812      	ldr	r0, [pc, #72]	; (800b6fc <MX_USB_DEVICE_Init+0x54>)
 800b6b2:	f7fe ff5e 	bl	800a572 <USBD_Init>
 800b6b6:	4603      	mov	r3, r0
 800b6b8:	2b00      	cmp	r3, #0
 800b6ba:	d001      	beq.n	800b6c0 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800b6bc:	f7f7 f8d0 	bl	8002860 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800b6c0:	490f      	ldr	r1, [pc, #60]	; (800b700 <MX_USB_DEVICE_Init+0x58>)
 800b6c2:	480e      	ldr	r0, [pc, #56]	; (800b6fc <MX_USB_DEVICE_Init+0x54>)
 800b6c4:	f7fe ff80 	bl	800a5c8 <USBD_RegisterClass>
 800b6c8:	4603      	mov	r3, r0
 800b6ca:	2b00      	cmp	r3, #0
 800b6cc:	d001      	beq.n	800b6d2 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800b6ce:	f7f7 f8c7 	bl	8002860 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800b6d2:	490c      	ldr	r1, [pc, #48]	; (800b704 <MX_USB_DEVICE_Init+0x5c>)
 800b6d4:	4809      	ldr	r0, [pc, #36]	; (800b6fc <MX_USB_DEVICE_Init+0x54>)
 800b6d6:	f7fe feb1 	bl	800a43c <USBD_CDC_RegisterInterface>
 800b6da:	4603      	mov	r3, r0
 800b6dc:	2b00      	cmp	r3, #0
 800b6de:	d001      	beq.n	800b6e4 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800b6e0:	f7f7 f8be 	bl	8002860 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800b6e4:	4805      	ldr	r0, [pc, #20]	; (800b6fc <MX_USB_DEVICE_Init+0x54>)
 800b6e6:	f7fe ff88 	bl	800a5fa <USBD_Start>
 800b6ea:	4603      	mov	r3, r0
 800b6ec:	2b00      	cmp	r3, #0
 800b6ee:	d001      	beq.n	800b6f4 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800b6f0:	f7f7 f8b6 	bl	8002860 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800b6f4:	bf00      	nop
 800b6f6:	bd80      	pop	{r7, pc}
 800b6f8:	20000154 	.word	0x20000154
 800b6fc:	200004cc 	.word	0x200004cc
 800b700:	20000040 	.word	0x20000040
 800b704:	20000144 	.word	0x20000144

0800b708 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800b708:	b580      	push	{r7, lr}
 800b70a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800b70c:	2200      	movs	r2, #0
 800b70e:	4905      	ldr	r1, [pc, #20]	; (800b724 <CDC_Init_FS+0x1c>)
 800b710:	4805      	ldr	r0, [pc, #20]	; (800b728 <CDC_Init_FS+0x20>)
 800b712:	f7fe fea9 	bl	800a468 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800b716:	4905      	ldr	r1, [pc, #20]	; (800b72c <CDC_Init_FS+0x24>)
 800b718:	4803      	ldr	r0, [pc, #12]	; (800b728 <CDC_Init_FS+0x20>)
 800b71a:	f7fe febe 	bl	800a49a <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800b71e:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800b720:	4618      	mov	r0, r3
 800b722:	bd80      	pop	{r7, pc}
 800b724:	20000b78 	.word	0x20000b78
 800b728:	200004cc 	.word	0x200004cc
 800b72c:	20000790 	.word	0x20000790

0800b730 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800b730:	b480      	push	{r7}
 800b732:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800b734:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800b736:	4618      	mov	r0, r3
 800b738:	46bd      	mov	sp, r7
 800b73a:	bc80      	pop	{r7}
 800b73c:	4770      	bx	lr
	...

0800b740 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800b740:	b480      	push	{r7}
 800b742:	b083      	sub	sp, #12
 800b744:	af00      	add	r7, sp, #0
 800b746:	4603      	mov	r3, r0
 800b748:	6039      	str	r1, [r7, #0]
 800b74a:	71fb      	strb	r3, [r7, #7]
 800b74c:	4613      	mov	r3, r2
 800b74e:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800b750:	79fb      	ldrb	r3, [r7, #7]
 800b752:	2b23      	cmp	r3, #35	; 0x23
 800b754:	d84a      	bhi.n	800b7ec <CDC_Control_FS+0xac>
 800b756:	a201      	add	r2, pc, #4	; (adr r2, 800b75c <CDC_Control_FS+0x1c>)
 800b758:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b75c:	0800b7ed 	.word	0x0800b7ed
 800b760:	0800b7ed 	.word	0x0800b7ed
 800b764:	0800b7ed 	.word	0x0800b7ed
 800b768:	0800b7ed 	.word	0x0800b7ed
 800b76c:	0800b7ed 	.word	0x0800b7ed
 800b770:	0800b7ed 	.word	0x0800b7ed
 800b774:	0800b7ed 	.word	0x0800b7ed
 800b778:	0800b7ed 	.word	0x0800b7ed
 800b77c:	0800b7ed 	.word	0x0800b7ed
 800b780:	0800b7ed 	.word	0x0800b7ed
 800b784:	0800b7ed 	.word	0x0800b7ed
 800b788:	0800b7ed 	.word	0x0800b7ed
 800b78c:	0800b7ed 	.word	0x0800b7ed
 800b790:	0800b7ed 	.word	0x0800b7ed
 800b794:	0800b7ed 	.word	0x0800b7ed
 800b798:	0800b7ed 	.word	0x0800b7ed
 800b79c:	0800b7ed 	.word	0x0800b7ed
 800b7a0:	0800b7ed 	.word	0x0800b7ed
 800b7a4:	0800b7ed 	.word	0x0800b7ed
 800b7a8:	0800b7ed 	.word	0x0800b7ed
 800b7ac:	0800b7ed 	.word	0x0800b7ed
 800b7b0:	0800b7ed 	.word	0x0800b7ed
 800b7b4:	0800b7ed 	.word	0x0800b7ed
 800b7b8:	0800b7ed 	.word	0x0800b7ed
 800b7bc:	0800b7ed 	.word	0x0800b7ed
 800b7c0:	0800b7ed 	.word	0x0800b7ed
 800b7c4:	0800b7ed 	.word	0x0800b7ed
 800b7c8:	0800b7ed 	.word	0x0800b7ed
 800b7cc:	0800b7ed 	.word	0x0800b7ed
 800b7d0:	0800b7ed 	.word	0x0800b7ed
 800b7d4:	0800b7ed 	.word	0x0800b7ed
 800b7d8:	0800b7ed 	.word	0x0800b7ed
 800b7dc:	0800b7ed 	.word	0x0800b7ed
 800b7e0:	0800b7ed 	.word	0x0800b7ed
 800b7e4:	0800b7ed 	.word	0x0800b7ed
 800b7e8:	0800b7ed 	.word	0x0800b7ed
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800b7ec:	bf00      	nop
  }

  return (USBD_OK);
 800b7ee:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800b7f0:	4618      	mov	r0, r3
 800b7f2:	370c      	adds	r7, #12
 800b7f4:	46bd      	mov	sp, r7
 800b7f6:	bc80      	pop	{r7}
 800b7f8:	4770      	bx	lr
 800b7fa:	bf00      	nop

0800b7fc <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800b7fc:	b580      	push	{r7, lr}
 800b7fe:	b082      	sub	sp, #8
 800b800:	af00      	add	r7, sp, #0
 800b802:	6078      	str	r0, [r7, #4]
 800b804:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800b806:	6879      	ldr	r1, [r7, #4]
 800b808:	4808      	ldr	r0, [pc, #32]	; (800b82c <CDC_Receive_FS+0x30>)
 800b80a:	f7fe fe46 	bl	800a49a <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800b80e:	4807      	ldr	r0, [pc, #28]	; (800b82c <CDC_Receive_FS+0x30>)
 800b810:	f7fe fe85 	bl	800a51e <USBD_CDC_ReceivePacket>
USB_Packet_Received(&Buf[0], Len[0]);
 800b814:	683b      	ldr	r3, [r7, #0]
 800b816:	681b      	ldr	r3, [r3, #0]
 800b818:	4619      	mov	r1, r3
 800b81a:	6878      	ldr	r0, [r7, #4]
 800b81c:	f7f6 fb2e 	bl	8001e7c <USB_Packet_Received>
  return (USBD_OK);
 800b820:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800b822:	4618      	mov	r0, r3
 800b824:	3708      	adds	r7, #8
 800b826:	46bd      	mov	sp, r7
 800b828:	bd80      	pop	{r7, pc}
 800b82a:	bf00      	nop
 800b82c:	200004cc 	.word	0x200004cc

0800b830 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800b830:	b580      	push	{r7, lr}
 800b832:	b084      	sub	sp, #16
 800b834:	af00      	add	r7, sp, #0
 800b836:	6078      	str	r0, [r7, #4]
 800b838:	460b      	mov	r3, r1
 800b83a:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800b83c:	2300      	movs	r3, #0
 800b83e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800b840:	4b0d      	ldr	r3, [pc, #52]	; (800b878 <CDC_Transmit_FS+0x48>)
 800b842:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b846:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800b848:	68bb      	ldr	r3, [r7, #8]
 800b84a:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800b84e:	2b00      	cmp	r3, #0
 800b850:	d001      	beq.n	800b856 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800b852:	2301      	movs	r3, #1
 800b854:	e00b      	b.n	800b86e <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800b856:	887b      	ldrh	r3, [r7, #2]
 800b858:	461a      	mov	r2, r3
 800b85a:	6879      	ldr	r1, [r7, #4]
 800b85c:	4806      	ldr	r0, [pc, #24]	; (800b878 <CDC_Transmit_FS+0x48>)
 800b85e:	f7fe fe03 	bl	800a468 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800b862:	4805      	ldr	r0, [pc, #20]	; (800b878 <CDC_Transmit_FS+0x48>)
 800b864:	f7fe fe2c 	bl	800a4c0 <USBD_CDC_TransmitPacket>
 800b868:	4603      	mov	r3, r0
 800b86a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800b86c:	7bfb      	ldrb	r3, [r7, #15]
}
 800b86e:	4618      	mov	r0, r3
 800b870:	3710      	adds	r7, #16
 800b872:	46bd      	mov	sp, r7
 800b874:	bd80      	pop	{r7, pc}
 800b876:	bf00      	nop
 800b878:	200004cc 	.word	0x200004cc

0800b87c <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b87c:	b480      	push	{r7}
 800b87e:	b083      	sub	sp, #12
 800b880:	af00      	add	r7, sp, #0
 800b882:	4603      	mov	r3, r0
 800b884:	6039      	str	r1, [r7, #0]
 800b886:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800b888:	683b      	ldr	r3, [r7, #0]
 800b88a:	2212      	movs	r2, #18
 800b88c:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800b88e:	4b03      	ldr	r3, [pc, #12]	; (800b89c <USBD_FS_DeviceDescriptor+0x20>)
}
 800b890:	4618      	mov	r0, r3
 800b892:	370c      	adds	r7, #12
 800b894:	46bd      	mov	sp, r7
 800b896:	bc80      	pop	{r7}
 800b898:	4770      	bx	lr
 800b89a:	bf00      	nop
 800b89c:	20000170 	.word	0x20000170

0800b8a0 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b8a0:	b480      	push	{r7}
 800b8a2:	b083      	sub	sp, #12
 800b8a4:	af00      	add	r7, sp, #0
 800b8a6:	4603      	mov	r3, r0
 800b8a8:	6039      	str	r1, [r7, #0]
 800b8aa:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800b8ac:	683b      	ldr	r3, [r7, #0]
 800b8ae:	2204      	movs	r2, #4
 800b8b0:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800b8b2:	4b03      	ldr	r3, [pc, #12]	; (800b8c0 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800b8b4:	4618      	mov	r0, r3
 800b8b6:	370c      	adds	r7, #12
 800b8b8:	46bd      	mov	sp, r7
 800b8ba:	bc80      	pop	{r7}
 800b8bc:	4770      	bx	lr
 800b8be:	bf00      	nop
 800b8c0:	20000184 	.word	0x20000184

0800b8c4 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b8c4:	b580      	push	{r7, lr}
 800b8c6:	b082      	sub	sp, #8
 800b8c8:	af00      	add	r7, sp, #0
 800b8ca:	4603      	mov	r3, r0
 800b8cc:	6039      	str	r1, [r7, #0]
 800b8ce:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800b8d0:	79fb      	ldrb	r3, [r7, #7]
 800b8d2:	2b00      	cmp	r3, #0
 800b8d4:	d105      	bne.n	800b8e2 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800b8d6:	683a      	ldr	r2, [r7, #0]
 800b8d8:	4907      	ldr	r1, [pc, #28]	; (800b8f8 <USBD_FS_ProductStrDescriptor+0x34>)
 800b8da:	4808      	ldr	r0, [pc, #32]	; (800b8fc <USBD_FS_ProductStrDescriptor+0x38>)
 800b8dc:	f7ff fe06 	bl	800b4ec <USBD_GetString>
 800b8e0:	e004      	b.n	800b8ec <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800b8e2:	683a      	ldr	r2, [r7, #0]
 800b8e4:	4904      	ldr	r1, [pc, #16]	; (800b8f8 <USBD_FS_ProductStrDescriptor+0x34>)
 800b8e6:	4805      	ldr	r0, [pc, #20]	; (800b8fc <USBD_FS_ProductStrDescriptor+0x38>)
 800b8e8:	f7ff fe00 	bl	800b4ec <USBD_GetString>
  }
  return USBD_StrDesc;
 800b8ec:	4b02      	ldr	r3, [pc, #8]	; (800b8f8 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800b8ee:	4618      	mov	r0, r3
 800b8f0:	3708      	adds	r7, #8
 800b8f2:	46bd      	mov	sp, r7
 800b8f4:	bd80      	pop	{r7, pc}
 800b8f6:	bf00      	nop
 800b8f8:	20000f60 	.word	0x20000f60
 800b8fc:	0800c098 	.word	0x0800c098

0800b900 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b900:	b580      	push	{r7, lr}
 800b902:	b082      	sub	sp, #8
 800b904:	af00      	add	r7, sp, #0
 800b906:	4603      	mov	r3, r0
 800b908:	6039      	str	r1, [r7, #0]
 800b90a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800b90c:	683a      	ldr	r2, [r7, #0]
 800b90e:	4904      	ldr	r1, [pc, #16]	; (800b920 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800b910:	4804      	ldr	r0, [pc, #16]	; (800b924 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800b912:	f7ff fdeb 	bl	800b4ec <USBD_GetString>
  return USBD_StrDesc;
 800b916:	4b02      	ldr	r3, [pc, #8]	; (800b920 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800b918:	4618      	mov	r0, r3
 800b91a:	3708      	adds	r7, #8
 800b91c:	46bd      	mov	sp, r7
 800b91e:	bd80      	pop	{r7, pc}
 800b920:	20000f60 	.word	0x20000f60
 800b924:	0800c0ac 	.word	0x0800c0ac

0800b928 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b928:	b580      	push	{r7, lr}
 800b92a:	b082      	sub	sp, #8
 800b92c:	af00      	add	r7, sp, #0
 800b92e:	4603      	mov	r3, r0
 800b930:	6039      	str	r1, [r7, #0]
 800b932:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800b934:	683b      	ldr	r3, [r7, #0]
 800b936:	221a      	movs	r2, #26
 800b938:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800b93a:	f000 f843 	bl	800b9c4 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800b93e:	4b02      	ldr	r3, [pc, #8]	; (800b948 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800b940:	4618      	mov	r0, r3
 800b942:	3708      	adds	r7, #8
 800b944:	46bd      	mov	sp, r7
 800b946:	bd80      	pop	{r7, pc}
 800b948:	20000188 	.word	0x20000188

0800b94c <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b94c:	b580      	push	{r7, lr}
 800b94e:	b082      	sub	sp, #8
 800b950:	af00      	add	r7, sp, #0
 800b952:	4603      	mov	r3, r0
 800b954:	6039      	str	r1, [r7, #0]
 800b956:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800b958:	79fb      	ldrb	r3, [r7, #7]
 800b95a:	2b00      	cmp	r3, #0
 800b95c:	d105      	bne.n	800b96a <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800b95e:	683a      	ldr	r2, [r7, #0]
 800b960:	4907      	ldr	r1, [pc, #28]	; (800b980 <USBD_FS_ConfigStrDescriptor+0x34>)
 800b962:	4808      	ldr	r0, [pc, #32]	; (800b984 <USBD_FS_ConfigStrDescriptor+0x38>)
 800b964:	f7ff fdc2 	bl	800b4ec <USBD_GetString>
 800b968:	e004      	b.n	800b974 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800b96a:	683a      	ldr	r2, [r7, #0]
 800b96c:	4904      	ldr	r1, [pc, #16]	; (800b980 <USBD_FS_ConfigStrDescriptor+0x34>)
 800b96e:	4805      	ldr	r0, [pc, #20]	; (800b984 <USBD_FS_ConfigStrDescriptor+0x38>)
 800b970:	f7ff fdbc 	bl	800b4ec <USBD_GetString>
  }
  return USBD_StrDesc;
 800b974:	4b02      	ldr	r3, [pc, #8]	; (800b980 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800b976:	4618      	mov	r0, r3
 800b978:	3708      	adds	r7, #8
 800b97a:	46bd      	mov	sp, r7
 800b97c:	bd80      	pop	{r7, pc}
 800b97e:	bf00      	nop
 800b980:	20000f60 	.word	0x20000f60
 800b984:	0800c0c0 	.word	0x0800c0c0

0800b988 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b988:	b580      	push	{r7, lr}
 800b98a:	b082      	sub	sp, #8
 800b98c:	af00      	add	r7, sp, #0
 800b98e:	4603      	mov	r3, r0
 800b990:	6039      	str	r1, [r7, #0]
 800b992:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800b994:	79fb      	ldrb	r3, [r7, #7]
 800b996:	2b00      	cmp	r3, #0
 800b998:	d105      	bne.n	800b9a6 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800b99a:	683a      	ldr	r2, [r7, #0]
 800b99c:	4907      	ldr	r1, [pc, #28]	; (800b9bc <USBD_FS_InterfaceStrDescriptor+0x34>)
 800b99e:	4808      	ldr	r0, [pc, #32]	; (800b9c0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800b9a0:	f7ff fda4 	bl	800b4ec <USBD_GetString>
 800b9a4:	e004      	b.n	800b9b0 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800b9a6:	683a      	ldr	r2, [r7, #0]
 800b9a8:	4904      	ldr	r1, [pc, #16]	; (800b9bc <USBD_FS_InterfaceStrDescriptor+0x34>)
 800b9aa:	4805      	ldr	r0, [pc, #20]	; (800b9c0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800b9ac:	f7ff fd9e 	bl	800b4ec <USBD_GetString>
  }
  return USBD_StrDesc;
 800b9b0:	4b02      	ldr	r3, [pc, #8]	; (800b9bc <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800b9b2:	4618      	mov	r0, r3
 800b9b4:	3708      	adds	r7, #8
 800b9b6:	46bd      	mov	sp, r7
 800b9b8:	bd80      	pop	{r7, pc}
 800b9ba:	bf00      	nop
 800b9bc:	20000f60 	.word	0x20000f60
 800b9c0:	0800c0cc 	.word	0x0800c0cc

0800b9c4 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800b9c4:	b580      	push	{r7, lr}
 800b9c6:	b084      	sub	sp, #16
 800b9c8:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800b9ca:	4b0f      	ldr	r3, [pc, #60]	; (800ba08 <Get_SerialNum+0x44>)
 800b9cc:	681b      	ldr	r3, [r3, #0]
 800b9ce:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800b9d0:	4b0e      	ldr	r3, [pc, #56]	; (800ba0c <Get_SerialNum+0x48>)
 800b9d2:	681b      	ldr	r3, [r3, #0]
 800b9d4:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800b9d6:	4b0e      	ldr	r3, [pc, #56]	; (800ba10 <Get_SerialNum+0x4c>)
 800b9d8:	681b      	ldr	r3, [r3, #0]
 800b9da:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800b9dc:	68fa      	ldr	r2, [r7, #12]
 800b9de:	687b      	ldr	r3, [r7, #4]
 800b9e0:	4413      	add	r3, r2
 800b9e2:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800b9e4:	68fb      	ldr	r3, [r7, #12]
 800b9e6:	2b00      	cmp	r3, #0
 800b9e8:	d009      	beq.n	800b9fe <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800b9ea:	2208      	movs	r2, #8
 800b9ec:	4909      	ldr	r1, [pc, #36]	; (800ba14 <Get_SerialNum+0x50>)
 800b9ee:	68f8      	ldr	r0, [r7, #12]
 800b9f0:	f000 f814 	bl	800ba1c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800b9f4:	2204      	movs	r2, #4
 800b9f6:	4908      	ldr	r1, [pc, #32]	; (800ba18 <Get_SerialNum+0x54>)
 800b9f8:	68b8      	ldr	r0, [r7, #8]
 800b9fa:	f000 f80f 	bl	800ba1c <IntToUnicode>
  }
}
 800b9fe:	bf00      	nop
 800ba00:	3710      	adds	r7, #16
 800ba02:	46bd      	mov	sp, r7
 800ba04:	bd80      	pop	{r7, pc}
 800ba06:	bf00      	nop
 800ba08:	1ffff7e8 	.word	0x1ffff7e8
 800ba0c:	1ffff7ec 	.word	0x1ffff7ec
 800ba10:	1ffff7f0 	.word	0x1ffff7f0
 800ba14:	2000018a 	.word	0x2000018a
 800ba18:	2000019a 	.word	0x2000019a

0800ba1c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800ba1c:	b480      	push	{r7}
 800ba1e:	b087      	sub	sp, #28
 800ba20:	af00      	add	r7, sp, #0
 800ba22:	60f8      	str	r0, [r7, #12]
 800ba24:	60b9      	str	r1, [r7, #8]
 800ba26:	4613      	mov	r3, r2
 800ba28:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800ba2a:	2300      	movs	r3, #0
 800ba2c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800ba2e:	2300      	movs	r3, #0
 800ba30:	75fb      	strb	r3, [r7, #23]
 800ba32:	e027      	b.n	800ba84 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800ba34:	68fb      	ldr	r3, [r7, #12]
 800ba36:	0f1b      	lsrs	r3, r3, #28
 800ba38:	2b09      	cmp	r3, #9
 800ba3a:	d80b      	bhi.n	800ba54 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800ba3c:	68fb      	ldr	r3, [r7, #12]
 800ba3e:	0f1b      	lsrs	r3, r3, #28
 800ba40:	b2da      	uxtb	r2, r3
 800ba42:	7dfb      	ldrb	r3, [r7, #23]
 800ba44:	005b      	lsls	r3, r3, #1
 800ba46:	4619      	mov	r1, r3
 800ba48:	68bb      	ldr	r3, [r7, #8]
 800ba4a:	440b      	add	r3, r1
 800ba4c:	3230      	adds	r2, #48	; 0x30
 800ba4e:	b2d2      	uxtb	r2, r2
 800ba50:	701a      	strb	r2, [r3, #0]
 800ba52:	e00a      	b.n	800ba6a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800ba54:	68fb      	ldr	r3, [r7, #12]
 800ba56:	0f1b      	lsrs	r3, r3, #28
 800ba58:	b2da      	uxtb	r2, r3
 800ba5a:	7dfb      	ldrb	r3, [r7, #23]
 800ba5c:	005b      	lsls	r3, r3, #1
 800ba5e:	4619      	mov	r1, r3
 800ba60:	68bb      	ldr	r3, [r7, #8]
 800ba62:	440b      	add	r3, r1
 800ba64:	3237      	adds	r2, #55	; 0x37
 800ba66:	b2d2      	uxtb	r2, r2
 800ba68:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800ba6a:	68fb      	ldr	r3, [r7, #12]
 800ba6c:	011b      	lsls	r3, r3, #4
 800ba6e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800ba70:	7dfb      	ldrb	r3, [r7, #23]
 800ba72:	005b      	lsls	r3, r3, #1
 800ba74:	3301      	adds	r3, #1
 800ba76:	68ba      	ldr	r2, [r7, #8]
 800ba78:	4413      	add	r3, r2
 800ba7a:	2200      	movs	r2, #0
 800ba7c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800ba7e:	7dfb      	ldrb	r3, [r7, #23]
 800ba80:	3301      	adds	r3, #1
 800ba82:	75fb      	strb	r3, [r7, #23]
 800ba84:	7dfa      	ldrb	r2, [r7, #23]
 800ba86:	79fb      	ldrb	r3, [r7, #7]
 800ba88:	429a      	cmp	r2, r3
 800ba8a:	d3d3      	bcc.n	800ba34 <IntToUnicode+0x18>
  }
}
 800ba8c:	bf00      	nop
 800ba8e:	bf00      	nop
 800ba90:	371c      	adds	r7, #28
 800ba92:	46bd      	mov	sp, r7
 800ba94:	bc80      	pop	{r7}
 800ba96:	4770      	bx	lr

0800ba98 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800ba98:	b580      	push	{r7, lr}
 800ba9a:	b084      	sub	sp, #16
 800ba9c:	af00      	add	r7, sp, #0
 800ba9e:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 800baa0:	687b      	ldr	r3, [r7, #4]
 800baa2:	681b      	ldr	r3, [r3, #0]
 800baa4:	4a0d      	ldr	r2, [pc, #52]	; (800badc <HAL_PCD_MspInit+0x44>)
 800baa6:	4293      	cmp	r3, r2
 800baa8:	d113      	bne.n	800bad2 <HAL_PCD_MspInit+0x3a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800baaa:	4b0d      	ldr	r3, [pc, #52]	; (800bae0 <HAL_PCD_MspInit+0x48>)
 800baac:	69db      	ldr	r3, [r3, #28]
 800baae:	4a0c      	ldr	r2, [pc, #48]	; (800bae0 <HAL_PCD_MspInit+0x48>)
 800bab0:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800bab4:	61d3      	str	r3, [r2, #28]
 800bab6:	4b0a      	ldr	r3, [pc, #40]	; (800bae0 <HAL_PCD_MspInit+0x48>)
 800bab8:	69db      	ldr	r3, [r3, #28]
 800baba:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800babe:	60fb      	str	r3, [r7, #12]
 800bac0:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 3, 0);
 800bac2:	2200      	movs	r2, #0
 800bac4:	2103      	movs	r1, #3
 800bac6:	2014      	movs	r0, #20
 800bac8:	f7f7 fe4b 	bl	8003762 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 800bacc:	2014      	movs	r0, #20
 800bace:	f7f7 fe64 	bl	800379a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800bad2:	bf00      	nop
 800bad4:	3710      	adds	r7, #16
 800bad6:	46bd      	mov	sp, r7
 800bad8:	bd80      	pop	{r7, pc}
 800bada:	bf00      	nop
 800badc:	40005c00 	.word	0x40005c00
 800bae0:	40021000 	.word	0x40021000

0800bae4 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bae4:	b580      	push	{r7, lr}
 800bae6:	b082      	sub	sp, #8
 800bae8:	af00      	add	r7, sp, #0
 800baea:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800baec:	687b      	ldr	r3, [r7, #4]
 800baee:	f8d3 22e8 	ldr.w	r2, [r3, #744]	; 0x2e8
 800baf2:	687b      	ldr	r3, [r7, #4]
 800baf4:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 800baf8:	4619      	mov	r1, r3
 800bafa:	4610      	mov	r0, r2
 800bafc:	f7fe fdc5 	bl	800a68a <USBD_LL_SetupStage>
}
 800bb00:	bf00      	nop
 800bb02:	3708      	adds	r7, #8
 800bb04:	46bd      	mov	sp, r7
 800bb06:	bd80      	pop	{r7, pc}

0800bb08 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bb08:	b580      	push	{r7, lr}
 800bb0a:	b082      	sub	sp, #8
 800bb0c:	af00      	add	r7, sp, #0
 800bb0e:	6078      	str	r0, [r7, #4]
 800bb10:	460b      	mov	r3, r1
 800bb12:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800bb14:	687b      	ldr	r3, [r7, #4]
 800bb16:	f8d3 02e8 	ldr.w	r0, [r3, #744]	; 0x2e8
 800bb1a:	78fa      	ldrb	r2, [r7, #3]
 800bb1c:	6879      	ldr	r1, [r7, #4]
 800bb1e:	4613      	mov	r3, r2
 800bb20:	009b      	lsls	r3, r3, #2
 800bb22:	4413      	add	r3, r2
 800bb24:	00db      	lsls	r3, r3, #3
 800bb26:	440b      	add	r3, r1
 800bb28:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 800bb2c:	681a      	ldr	r2, [r3, #0]
 800bb2e:	78fb      	ldrb	r3, [r7, #3]
 800bb30:	4619      	mov	r1, r3
 800bb32:	f7fe fdf7 	bl	800a724 <USBD_LL_DataOutStage>
}
 800bb36:	bf00      	nop
 800bb38:	3708      	adds	r7, #8
 800bb3a:	46bd      	mov	sp, r7
 800bb3c:	bd80      	pop	{r7, pc}

0800bb3e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bb3e:	b580      	push	{r7, lr}
 800bb40:	b082      	sub	sp, #8
 800bb42:	af00      	add	r7, sp, #0
 800bb44:	6078      	str	r0, [r7, #4]
 800bb46:	460b      	mov	r3, r1
 800bb48:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800bb4a:	687b      	ldr	r3, [r7, #4]
 800bb4c:	f8d3 02e8 	ldr.w	r0, [r3, #744]	; 0x2e8
 800bb50:	78fa      	ldrb	r2, [r7, #3]
 800bb52:	6879      	ldr	r1, [r7, #4]
 800bb54:	4613      	mov	r3, r2
 800bb56:	009b      	lsls	r3, r3, #2
 800bb58:	4413      	add	r3, r2
 800bb5a:	00db      	lsls	r3, r3, #3
 800bb5c:	440b      	add	r3, r1
 800bb5e:	333c      	adds	r3, #60	; 0x3c
 800bb60:	681a      	ldr	r2, [r3, #0]
 800bb62:	78fb      	ldrb	r3, [r7, #3]
 800bb64:	4619      	mov	r1, r3
 800bb66:	f7fe fe4e 	bl	800a806 <USBD_LL_DataInStage>
}
 800bb6a:	bf00      	nop
 800bb6c:	3708      	adds	r7, #8
 800bb6e:	46bd      	mov	sp, r7
 800bb70:	bd80      	pop	{r7, pc}

0800bb72 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bb72:	b580      	push	{r7, lr}
 800bb74:	b082      	sub	sp, #8
 800bb76:	af00      	add	r7, sp, #0
 800bb78:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800bb7a:	687b      	ldr	r3, [r7, #4]
 800bb7c:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800bb80:	4618      	mov	r0, r3
 800bb82:	f7fe ff5e 	bl	800aa42 <USBD_LL_SOF>
}
 800bb86:	bf00      	nop
 800bb88:	3708      	adds	r7, #8
 800bb8a:	46bd      	mov	sp, r7
 800bb8c:	bd80      	pop	{r7, pc}

0800bb8e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bb8e:	b580      	push	{r7, lr}
 800bb90:	b084      	sub	sp, #16
 800bb92:	af00      	add	r7, sp, #0
 800bb94:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800bb96:	2301      	movs	r3, #1
 800bb98:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800bb9a:	687b      	ldr	r3, [r7, #4]
 800bb9c:	689b      	ldr	r3, [r3, #8]
 800bb9e:	2b02      	cmp	r3, #2
 800bba0:	d001      	beq.n	800bba6 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800bba2:	f7f6 fe5d 	bl	8002860 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800bba6:	687b      	ldr	r3, [r7, #4]
 800bba8:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800bbac:	7bfa      	ldrb	r2, [r7, #15]
 800bbae:	4611      	mov	r1, r2
 800bbb0:	4618      	mov	r0, r3
 800bbb2:	f7fe ff0e 	bl	800a9d2 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800bbb6:	687b      	ldr	r3, [r7, #4]
 800bbb8:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800bbbc:	4618      	mov	r0, r3
 800bbbe:	f7fe fec7 	bl	800a950 <USBD_LL_Reset>
}
 800bbc2:	bf00      	nop
 800bbc4:	3710      	adds	r7, #16
 800bbc6:	46bd      	mov	sp, r7
 800bbc8:	bd80      	pop	{r7, pc}
	...

0800bbcc <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bbcc:	b580      	push	{r7, lr}
 800bbce:	b082      	sub	sp, #8
 800bbd0:	af00      	add	r7, sp, #0
 800bbd2:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800bbd4:	687b      	ldr	r3, [r7, #4]
 800bbd6:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800bbda:	4618      	mov	r0, r3
 800bbdc:	f7fe ff08 	bl	800a9f0 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800bbe0:	687b      	ldr	r3, [r7, #4]
 800bbe2:	699b      	ldr	r3, [r3, #24]
 800bbe4:	2b00      	cmp	r3, #0
 800bbe6:	d005      	beq.n	800bbf4 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800bbe8:	4b04      	ldr	r3, [pc, #16]	; (800bbfc <HAL_PCD_SuspendCallback+0x30>)
 800bbea:	691b      	ldr	r3, [r3, #16]
 800bbec:	4a03      	ldr	r2, [pc, #12]	; (800bbfc <HAL_PCD_SuspendCallback+0x30>)
 800bbee:	f043 0306 	orr.w	r3, r3, #6
 800bbf2:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800bbf4:	bf00      	nop
 800bbf6:	3708      	adds	r7, #8
 800bbf8:	46bd      	mov	sp, r7
 800bbfa:	bd80      	pop	{r7, pc}
 800bbfc:	e000ed00 	.word	0xe000ed00

0800bc00 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bc00:	b580      	push	{r7, lr}
 800bc02:	b082      	sub	sp, #8
 800bc04:	af00      	add	r7, sp, #0
 800bc06:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800bc08:	687b      	ldr	r3, [r7, #4]
 800bc0a:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800bc0e:	4618      	mov	r0, r3
 800bc10:	f7fe ff02 	bl	800aa18 <USBD_LL_Resume>
}
 800bc14:	bf00      	nop
 800bc16:	3708      	adds	r7, #8
 800bc18:	46bd      	mov	sp, r7
 800bc1a:	bd80      	pop	{r7, pc}

0800bc1c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800bc1c:	b580      	push	{r7, lr}
 800bc1e:	b082      	sub	sp, #8
 800bc20:	af00      	add	r7, sp, #0
 800bc22:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 800bc24:	4a28      	ldr	r2, [pc, #160]	; (800bcc8 <USBD_LL_Init+0xac>)
 800bc26:	687b      	ldr	r3, [r7, #4]
 800bc28:	f8c2 32e8 	str.w	r3, [r2, #744]	; 0x2e8
  pdev->pData = &hpcd_USB_FS;
 800bc2c:	687b      	ldr	r3, [r7, #4]
 800bc2e:	4a26      	ldr	r2, [pc, #152]	; (800bcc8 <USBD_LL_Init+0xac>)
 800bc30:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  hpcd_USB_FS.Instance = USB;
 800bc34:	4b24      	ldr	r3, [pc, #144]	; (800bcc8 <USBD_LL_Init+0xac>)
 800bc36:	4a25      	ldr	r2, [pc, #148]	; (800bccc <USBD_LL_Init+0xb0>)
 800bc38:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800bc3a:	4b23      	ldr	r3, [pc, #140]	; (800bcc8 <USBD_LL_Init+0xac>)
 800bc3c:	2208      	movs	r2, #8
 800bc3e:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800bc40:	4b21      	ldr	r3, [pc, #132]	; (800bcc8 <USBD_LL_Init+0xac>)
 800bc42:	2202      	movs	r2, #2
 800bc44:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800bc46:	4b20      	ldr	r3, [pc, #128]	; (800bcc8 <USBD_LL_Init+0xac>)
 800bc48:	2200      	movs	r2, #0
 800bc4a:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800bc4c:	4b1e      	ldr	r3, [pc, #120]	; (800bcc8 <USBD_LL_Init+0xac>)
 800bc4e:	2200      	movs	r2, #0
 800bc50:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800bc52:	4b1d      	ldr	r3, [pc, #116]	; (800bcc8 <USBD_LL_Init+0xac>)
 800bc54:	2200      	movs	r2, #0
 800bc56:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800bc58:	481b      	ldr	r0, [pc, #108]	; (800bcc8 <USBD_LL_Init+0xac>)
 800bc5a:	f7f8 f9d3 	bl	8004004 <HAL_PCD_Init>
 800bc5e:	4603      	mov	r3, r0
 800bc60:	2b00      	cmp	r3, #0
 800bc62:	d001      	beq.n	800bc68 <USBD_LL_Init+0x4c>
  {
    Error_Handler( );
 800bc64:	f7f6 fdfc 	bl	8002860 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800bc68:	687b      	ldr	r3, [r7, #4]
 800bc6a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800bc6e:	2318      	movs	r3, #24
 800bc70:	2200      	movs	r2, #0
 800bc72:	2100      	movs	r1, #0
 800bc74:	f7f9 fe47 	bl	8005906 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800bc78:	687b      	ldr	r3, [r7, #4]
 800bc7a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800bc7e:	2358      	movs	r3, #88	; 0x58
 800bc80:	2200      	movs	r2, #0
 800bc82:	2180      	movs	r1, #128	; 0x80
 800bc84:	f7f9 fe3f 	bl	8005906 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800bc88:	687b      	ldr	r3, [r7, #4]
 800bc8a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800bc8e:	23c0      	movs	r3, #192	; 0xc0
 800bc90:	2200      	movs	r2, #0
 800bc92:	2181      	movs	r1, #129	; 0x81
 800bc94:	f7f9 fe37 	bl	8005906 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800bc98:	687b      	ldr	r3, [r7, #4]
 800bc9a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800bc9e:	f44f 7388 	mov.w	r3, #272	; 0x110
 800bca2:	2200      	movs	r2, #0
 800bca4:	2101      	movs	r1, #1
 800bca6:	f7f9 fe2e 	bl	8005906 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800bcaa:	687b      	ldr	r3, [r7, #4]
 800bcac:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800bcb0:	f44f 7380 	mov.w	r3, #256	; 0x100
 800bcb4:	2200      	movs	r2, #0
 800bcb6:	2182      	movs	r1, #130	; 0x82
 800bcb8:	f7f9 fe25 	bl	8005906 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 800bcbc:	2300      	movs	r3, #0
}
 800bcbe:	4618      	mov	r0, r3
 800bcc0:	3708      	adds	r7, #8
 800bcc2:	46bd      	mov	sp, r7
 800bcc4:	bd80      	pop	{r7, pc}
 800bcc6:	bf00      	nop
 800bcc8:	20001160 	.word	0x20001160
 800bccc:	40005c00 	.word	0x40005c00

0800bcd0 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800bcd0:	b580      	push	{r7, lr}
 800bcd2:	b084      	sub	sp, #16
 800bcd4:	af00      	add	r7, sp, #0
 800bcd6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bcd8:	2300      	movs	r3, #0
 800bcda:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bcdc:	2300      	movs	r3, #0
 800bcde:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800bce0:	687b      	ldr	r3, [r7, #4]
 800bce2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800bce6:	4618      	mov	r0, r3
 800bce8:	f7f8 fa97 	bl	800421a <HAL_PCD_Start>
 800bcec:	4603      	mov	r3, r0
 800bcee:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bcf0:	7bfb      	ldrb	r3, [r7, #15]
 800bcf2:	4618      	mov	r0, r3
 800bcf4:	f000 f94e 	bl	800bf94 <USBD_Get_USB_Status>
 800bcf8:	4603      	mov	r3, r0
 800bcfa:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bcfc:	7bbb      	ldrb	r3, [r7, #14]
}
 800bcfe:	4618      	mov	r0, r3
 800bd00:	3710      	adds	r7, #16
 800bd02:	46bd      	mov	sp, r7
 800bd04:	bd80      	pop	{r7, pc}

0800bd06 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800bd06:	b580      	push	{r7, lr}
 800bd08:	b084      	sub	sp, #16
 800bd0a:	af00      	add	r7, sp, #0
 800bd0c:	6078      	str	r0, [r7, #4]
 800bd0e:	4608      	mov	r0, r1
 800bd10:	4611      	mov	r1, r2
 800bd12:	461a      	mov	r2, r3
 800bd14:	4603      	mov	r3, r0
 800bd16:	70fb      	strb	r3, [r7, #3]
 800bd18:	460b      	mov	r3, r1
 800bd1a:	70bb      	strb	r3, [r7, #2]
 800bd1c:	4613      	mov	r3, r2
 800bd1e:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bd20:	2300      	movs	r3, #0
 800bd22:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bd24:	2300      	movs	r3, #0
 800bd26:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800bd28:	687b      	ldr	r3, [r7, #4]
 800bd2a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800bd2e:	78bb      	ldrb	r3, [r7, #2]
 800bd30:	883a      	ldrh	r2, [r7, #0]
 800bd32:	78f9      	ldrb	r1, [r7, #3]
 800bd34:	f7f8 fc0f 	bl	8004556 <HAL_PCD_EP_Open>
 800bd38:	4603      	mov	r3, r0
 800bd3a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bd3c:	7bfb      	ldrb	r3, [r7, #15]
 800bd3e:	4618      	mov	r0, r3
 800bd40:	f000 f928 	bl	800bf94 <USBD_Get_USB_Status>
 800bd44:	4603      	mov	r3, r0
 800bd46:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bd48:	7bbb      	ldrb	r3, [r7, #14]
}
 800bd4a:	4618      	mov	r0, r3
 800bd4c:	3710      	adds	r7, #16
 800bd4e:	46bd      	mov	sp, r7
 800bd50:	bd80      	pop	{r7, pc}

0800bd52 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bd52:	b580      	push	{r7, lr}
 800bd54:	b084      	sub	sp, #16
 800bd56:	af00      	add	r7, sp, #0
 800bd58:	6078      	str	r0, [r7, #4]
 800bd5a:	460b      	mov	r3, r1
 800bd5c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bd5e:	2300      	movs	r3, #0
 800bd60:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bd62:	2300      	movs	r3, #0
 800bd64:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800bd66:	687b      	ldr	r3, [r7, #4]
 800bd68:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800bd6c:	78fa      	ldrb	r2, [r7, #3]
 800bd6e:	4611      	mov	r1, r2
 800bd70:	4618      	mov	r0, r3
 800bd72:	f7f8 fc56 	bl	8004622 <HAL_PCD_EP_Close>
 800bd76:	4603      	mov	r3, r0
 800bd78:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bd7a:	7bfb      	ldrb	r3, [r7, #15]
 800bd7c:	4618      	mov	r0, r3
 800bd7e:	f000 f909 	bl	800bf94 <USBD_Get_USB_Status>
 800bd82:	4603      	mov	r3, r0
 800bd84:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bd86:	7bbb      	ldrb	r3, [r7, #14]
}
 800bd88:	4618      	mov	r0, r3
 800bd8a:	3710      	adds	r7, #16
 800bd8c:	46bd      	mov	sp, r7
 800bd8e:	bd80      	pop	{r7, pc}

0800bd90 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bd90:	b580      	push	{r7, lr}
 800bd92:	b084      	sub	sp, #16
 800bd94:	af00      	add	r7, sp, #0
 800bd96:	6078      	str	r0, [r7, #4]
 800bd98:	460b      	mov	r3, r1
 800bd9a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bd9c:	2300      	movs	r3, #0
 800bd9e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bda0:	2300      	movs	r3, #0
 800bda2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800bda4:	687b      	ldr	r3, [r7, #4]
 800bda6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800bdaa:	78fa      	ldrb	r2, [r7, #3]
 800bdac:	4611      	mov	r1, r2
 800bdae:	4618      	mov	r0, r3
 800bdb0:	f7f8 fd16 	bl	80047e0 <HAL_PCD_EP_SetStall>
 800bdb4:	4603      	mov	r3, r0
 800bdb6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bdb8:	7bfb      	ldrb	r3, [r7, #15]
 800bdba:	4618      	mov	r0, r3
 800bdbc:	f000 f8ea 	bl	800bf94 <USBD_Get_USB_Status>
 800bdc0:	4603      	mov	r3, r0
 800bdc2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bdc4:	7bbb      	ldrb	r3, [r7, #14]
}
 800bdc6:	4618      	mov	r0, r3
 800bdc8:	3710      	adds	r7, #16
 800bdca:	46bd      	mov	sp, r7
 800bdcc:	bd80      	pop	{r7, pc}

0800bdce <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bdce:	b580      	push	{r7, lr}
 800bdd0:	b084      	sub	sp, #16
 800bdd2:	af00      	add	r7, sp, #0
 800bdd4:	6078      	str	r0, [r7, #4]
 800bdd6:	460b      	mov	r3, r1
 800bdd8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bdda:	2300      	movs	r3, #0
 800bddc:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bdde:	2300      	movs	r3, #0
 800bde0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800bde2:	687b      	ldr	r3, [r7, #4]
 800bde4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800bde8:	78fa      	ldrb	r2, [r7, #3]
 800bdea:	4611      	mov	r1, r2
 800bdec:	4618      	mov	r0, r3
 800bdee:	f7f8 fd57 	bl	80048a0 <HAL_PCD_EP_ClrStall>
 800bdf2:	4603      	mov	r3, r0
 800bdf4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bdf6:	7bfb      	ldrb	r3, [r7, #15]
 800bdf8:	4618      	mov	r0, r3
 800bdfa:	f000 f8cb 	bl	800bf94 <USBD_Get_USB_Status>
 800bdfe:	4603      	mov	r3, r0
 800be00:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800be02:	7bbb      	ldrb	r3, [r7, #14]
}
 800be04:	4618      	mov	r0, r3
 800be06:	3710      	adds	r7, #16
 800be08:	46bd      	mov	sp, r7
 800be0a:	bd80      	pop	{r7, pc}

0800be0c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800be0c:	b480      	push	{r7}
 800be0e:	b085      	sub	sp, #20
 800be10:	af00      	add	r7, sp, #0
 800be12:	6078      	str	r0, [r7, #4]
 800be14:	460b      	mov	r3, r1
 800be16:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800be18:	687b      	ldr	r3, [r7, #4]
 800be1a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800be1e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800be20:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800be24:	2b00      	cmp	r3, #0
 800be26:	da0c      	bge.n	800be42 <USBD_LL_IsStallEP+0x36>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800be28:	78fb      	ldrb	r3, [r7, #3]
 800be2a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800be2e:	68f9      	ldr	r1, [r7, #12]
 800be30:	1c5a      	adds	r2, r3, #1
 800be32:	4613      	mov	r3, r2
 800be34:	009b      	lsls	r3, r3, #2
 800be36:	4413      	add	r3, r2
 800be38:	00db      	lsls	r3, r3, #3
 800be3a:	440b      	add	r3, r1
 800be3c:	3302      	adds	r3, #2
 800be3e:	781b      	ldrb	r3, [r3, #0]
 800be40:	e00b      	b.n	800be5a <USBD_LL_IsStallEP+0x4e>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800be42:	78fb      	ldrb	r3, [r7, #3]
 800be44:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800be48:	68f9      	ldr	r1, [r7, #12]
 800be4a:	4613      	mov	r3, r2
 800be4c:	009b      	lsls	r3, r3, #2
 800be4e:	4413      	add	r3, r2
 800be50:	00db      	lsls	r3, r3, #3
 800be52:	440b      	add	r3, r1
 800be54:	f503 73b5 	add.w	r3, r3, #362	; 0x16a
 800be58:	781b      	ldrb	r3, [r3, #0]
  }
}
 800be5a:	4618      	mov	r0, r3
 800be5c:	3714      	adds	r7, #20
 800be5e:	46bd      	mov	sp, r7
 800be60:	bc80      	pop	{r7}
 800be62:	4770      	bx	lr

0800be64 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800be64:	b580      	push	{r7, lr}
 800be66:	b084      	sub	sp, #16
 800be68:	af00      	add	r7, sp, #0
 800be6a:	6078      	str	r0, [r7, #4]
 800be6c:	460b      	mov	r3, r1
 800be6e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800be70:	2300      	movs	r3, #0
 800be72:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800be74:	2300      	movs	r3, #0
 800be76:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800be78:	687b      	ldr	r3, [r7, #4]
 800be7a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800be7e:	78fa      	ldrb	r2, [r7, #3]
 800be80:	4611      	mov	r1, r2
 800be82:	4618      	mov	r0, r3
 800be84:	f7f8 fb42 	bl	800450c <HAL_PCD_SetAddress>
 800be88:	4603      	mov	r3, r0
 800be8a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800be8c:	7bfb      	ldrb	r3, [r7, #15]
 800be8e:	4618      	mov	r0, r3
 800be90:	f000 f880 	bl	800bf94 <USBD_Get_USB_Status>
 800be94:	4603      	mov	r3, r0
 800be96:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800be98:	7bbb      	ldrb	r3, [r7, #14]
}
 800be9a:	4618      	mov	r0, r3
 800be9c:	3710      	adds	r7, #16
 800be9e:	46bd      	mov	sp, r7
 800bea0:	bd80      	pop	{r7, pc}

0800bea2 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800bea2:	b580      	push	{r7, lr}
 800bea4:	b086      	sub	sp, #24
 800bea6:	af00      	add	r7, sp, #0
 800bea8:	60f8      	str	r0, [r7, #12]
 800beaa:	607a      	str	r2, [r7, #4]
 800beac:	461a      	mov	r2, r3
 800beae:	460b      	mov	r3, r1
 800beb0:	72fb      	strb	r3, [r7, #11]
 800beb2:	4613      	mov	r3, r2
 800beb4:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800beb6:	2300      	movs	r3, #0
 800beb8:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800beba:	2300      	movs	r3, #0
 800bebc:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800bebe:	68fb      	ldr	r3, [r7, #12]
 800bec0:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800bec4:	893b      	ldrh	r3, [r7, #8]
 800bec6:	7af9      	ldrb	r1, [r7, #11]
 800bec8:	687a      	ldr	r2, [r7, #4]
 800beca:	f7f8 fc46 	bl	800475a <HAL_PCD_EP_Transmit>
 800bece:	4603      	mov	r3, r0
 800bed0:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bed2:	7dfb      	ldrb	r3, [r7, #23]
 800bed4:	4618      	mov	r0, r3
 800bed6:	f000 f85d 	bl	800bf94 <USBD_Get_USB_Status>
 800beda:	4603      	mov	r3, r0
 800bedc:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800bede:	7dbb      	ldrb	r3, [r7, #22]
}
 800bee0:	4618      	mov	r0, r3
 800bee2:	3718      	adds	r7, #24
 800bee4:	46bd      	mov	sp, r7
 800bee6:	bd80      	pop	{r7, pc}

0800bee8 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800bee8:	b580      	push	{r7, lr}
 800beea:	b086      	sub	sp, #24
 800beec:	af00      	add	r7, sp, #0
 800beee:	60f8      	str	r0, [r7, #12]
 800bef0:	607a      	str	r2, [r7, #4]
 800bef2:	461a      	mov	r2, r3
 800bef4:	460b      	mov	r3, r1
 800bef6:	72fb      	strb	r3, [r7, #11]
 800bef8:	4613      	mov	r3, r2
 800befa:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800befc:	2300      	movs	r3, #0
 800befe:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bf00:	2300      	movs	r3, #0
 800bf02:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800bf04:	68fb      	ldr	r3, [r7, #12]
 800bf06:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800bf0a:	893b      	ldrh	r3, [r7, #8]
 800bf0c:	7af9      	ldrb	r1, [r7, #11]
 800bf0e:	687a      	ldr	r2, [r7, #4]
 800bf10:	f7f8 fbcf 	bl	80046b2 <HAL_PCD_EP_Receive>
 800bf14:	4603      	mov	r3, r0
 800bf16:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bf18:	7dfb      	ldrb	r3, [r7, #23]
 800bf1a:	4618      	mov	r0, r3
 800bf1c:	f000 f83a 	bl	800bf94 <USBD_Get_USB_Status>
 800bf20:	4603      	mov	r3, r0
 800bf22:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800bf24:	7dbb      	ldrb	r3, [r7, #22]
}
 800bf26:	4618      	mov	r0, r3
 800bf28:	3718      	adds	r7, #24
 800bf2a:	46bd      	mov	sp, r7
 800bf2c:	bd80      	pop	{r7, pc}

0800bf2e <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bf2e:	b580      	push	{r7, lr}
 800bf30:	b082      	sub	sp, #8
 800bf32:	af00      	add	r7, sp, #0
 800bf34:	6078      	str	r0, [r7, #4]
 800bf36:	460b      	mov	r3, r1
 800bf38:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800bf3a:	687b      	ldr	r3, [r7, #4]
 800bf3c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800bf40:	78fa      	ldrb	r2, [r7, #3]
 800bf42:	4611      	mov	r1, r2
 800bf44:	4618      	mov	r0, r3
 800bf46:	f7f8 fbf1 	bl	800472c <HAL_PCD_EP_GetRxCount>
 800bf4a:	4603      	mov	r3, r0
}
 800bf4c:	4618      	mov	r0, r3
 800bf4e:	3708      	adds	r7, #8
 800bf50:	46bd      	mov	sp, r7
 800bf52:	bd80      	pop	{r7, pc}

0800bf54 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800bf54:	b480      	push	{r7}
 800bf56:	b083      	sub	sp, #12
 800bf58:	af00      	add	r7, sp, #0
 800bf5a:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800bf5c:	4b02      	ldr	r3, [pc, #8]	; (800bf68 <USBD_static_malloc+0x14>)
}
 800bf5e:	4618      	mov	r0, r3
 800bf60:	370c      	adds	r7, #12
 800bf62:	46bd      	mov	sp, r7
 800bf64:	bc80      	pop	{r7}
 800bf66:	4770      	bx	lr
 800bf68:	2000144c 	.word	0x2000144c

0800bf6c <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800bf6c:	b480      	push	{r7}
 800bf6e:	b083      	sub	sp, #12
 800bf70:	af00      	add	r7, sp, #0
 800bf72:	6078      	str	r0, [r7, #4]

}
 800bf74:	bf00      	nop
 800bf76:	370c      	adds	r7, #12
 800bf78:	46bd      	mov	sp, r7
 800bf7a:	bc80      	pop	{r7}
 800bf7c:	4770      	bx	lr

0800bf7e <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bf7e:	b480      	push	{r7}
 800bf80:	b083      	sub	sp, #12
 800bf82:	af00      	add	r7, sp, #0
 800bf84:	6078      	str	r0, [r7, #4]
 800bf86:	460b      	mov	r3, r1
 800bf88:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High connection state. */

  }
  /* USER CODE END 6 */
}
 800bf8a:	bf00      	nop
 800bf8c:	370c      	adds	r7, #12
 800bf8e:	46bd      	mov	sp, r7
 800bf90:	bc80      	pop	{r7}
 800bf92:	4770      	bx	lr

0800bf94 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800bf94:	b480      	push	{r7}
 800bf96:	b085      	sub	sp, #20
 800bf98:	af00      	add	r7, sp, #0
 800bf9a:	4603      	mov	r3, r0
 800bf9c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bf9e:	2300      	movs	r3, #0
 800bfa0:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800bfa2:	79fb      	ldrb	r3, [r7, #7]
 800bfa4:	2b03      	cmp	r3, #3
 800bfa6:	d817      	bhi.n	800bfd8 <USBD_Get_USB_Status+0x44>
 800bfa8:	a201      	add	r2, pc, #4	; (adr r2, 800bfb0 <USBD_Get_USB_Status+0x1c>)
 800bfaa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bfae:	bf00      	nop
 800bfb0:	0800bfc1 	.word	0x0800bfc1
 800bfb4:	0800bfc7 	.word	0x0800bfc7
 800bfb8:	0800bfcd 	.word	0x0800bfcd
 800bfbc:	0800bfd3 	.word	0x0800bfd3
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800bfc0:	2300      	movs	r3, #0
 800bfc2:	73fb      	strb	r3, [r7, #15]
    break;
 800bfc4:	e00b      	b.n	800bfde <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800bfc6:	2302      	movs	r3, #2
 800bfc8:	73fb      	strb	r3, [r7, #15]
    break;
 800bfca:	e008      	b.n	800bfde <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800bfcc:	2301      	movs	r3, #1
 800bfce:	73fb      	strb	r3, [r7, #15]
    break;
 800bfd0:	e005      	b.n	800bfde <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800bfd2:	2302      	movs	r3, #2
 800bfd4:	73fb      	strb	r3, [r7, #15]
    break;
 800bfd6:	e002      	b.n	800bfde <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800bfd8:	2302      	movs	r3, #2
 800bfda:	73fb      	strb	r3, [r7, #15]
    break;
 800bfdc:	bf00      	nop
  }
  return usb_status;
 800bfde:	7bfb      	ldrb	r3, [r7, #15]
}
 800bfe0:	4618      	mov	r0, r3
 800bfe2:	3714      	adds	r7, #20
 800bfe4:	46bd      	mov	sp, r7
 800bfe6:	bc80      	pop	{r7}
 800bfe8:	4770      	bx	lr
 800bfea:	bf00      	nop

0800bfec <__libc_init_array>:
 800bfec:	b570      	push	{r4, r5, r6, lr}
 800bfee:	2600      	movs	r6, #0
 800bff0:	4d0c      	ldr	r5, [pc, #48]	; (800c024 <__libc_init_array+0x38>)
 800bff2:	4c0d      	ldr	r4, [pc, #52]	; (800c028 <__libc_init_array+0x3c>)
 800bff4:	1b64      	subs	r4, r4, r5
 800bff6:	10a4      	asrs	r4, r4, #2
 800bff8:	42a6      	cmp	r6, r4
 800bffa:	d109      	bne.n	800c010 <__libc_init_array+0x24>
 800bffc:	f000 f830 	bl	800c060 <_init>
 800c000:	2600      	movs	r6, #0
 800c002:	4d0a      	ldr	r5, [pc, #40]	; (800c02c <__libc_init_array+0x40>)
 800c004:	4c0a      	ldr	r4, [pc, #40]	; (800c030 <__libc_init_array+0x44>)
 800c006:	1b64      	subs	r4, r4, r5
 800c008:	10a4      	asrs	r4, r4, #2
 800c00a:	42a6      	cmp	r6, r4
 800c00c:	d105      	bne.n	800c01a <__libc_init_array+0x2e>
 800c00e:	bd70      	pop	{r4, r5, r6, pc}
 800c010:	f855 3b04 	ldr.w	r3, [r5], #4
 800c014:	4798      	blx	r3
 800c016:	3601      	adds	r6, #1
 800c018:	e7ee      	b.n	800bff8 <__libc_init_array+0xc>
 800c01a:	f855 3b04 	ldr.w	r3, [r5], #4
 800c01e:	4798      	blx	r3
 800c020:	3601      	adds	r6, #1
 800c022:	e7f2      	b.n	800c00a <__libc_init_array+0x1e>
 800c024:	0800c0f4 	.word	0x0800c0f4
 800c028:	0800c0f4 	.word	0x0800c0f4
 800c02c:	0800c0f4 	.word	0x0800c0f4
 800c030:	0800c0f8 	.word	0x0800c0f8

0800c034 <memcpy>:
 800c034:	440a      	add	r2, r1
 800c036:	4291      	cmp	r1, r2
 800c038:	f100 33ff 	add.w	r3, r0, #4294967295
 800c03c:	d100      	bne.n	800c040 <memcpy+0xc>
 800c03e:	4770      	bx	lr
 800c040:	b510      	push	{r4, lr}
 800c042:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c046:	4291      	cmp	r1, r2
 800c048:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c04c:	d1f9      	bne.n	800c042 <memcpy+0xe>
 800c04e:	bd10      	pop	{r4, pc}

0800c050 <memset>:
 800c050:	4603      	mov	r3, r0
 800c052:	4402      	add	r2, r0
 800c054:	4293      	cmp	r3, r2
 800c056:	d100      	bne.n	800c05a <memset+0xa>
 800c058:	4770      	bx	lr
 800c05a:	f803 1b01 	strb.w	r1, [r3], #1
 800c05e:	e7f9      	b.n	800c054 <memset+0x4>

0800c060 <_init>:
 800c060:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c062:	bf00      	nop
 800c064:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c066:	bc08      	pop	{r3}
 800c068:	469e      	mov	lr, r3
 800c06a:	4770      	bx	lr

0800c06c <_fini>:
 800c06c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c06e:	bf00      	nop
 800c070:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c072:	bc08      	pop	{r3}
 800c074:	469e      	mov	lr, r3
 800c076:	4770      	bx	lr
