--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\xilinEmpotrado\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v
3 -s 5 -n 3 -fastpaths -xml user_logic.twx user_logic.ncd -o user_logic.twr
user_logic.pcf

Design file:              user_logic.ncd
Physical constraint file: user_logic.pcf
Device,package,speed:     xc3s1000,ft256,-5 (PRODUCTION 1.39 2012-04-23)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Bus2IP_Clk
-----------------+------------+------------+------------------+--------+
                 |Max Setup to|Max Hold to |                  | Clock  |
Source           | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-----------------+------------+------------+------------------+--------+
Bus2IP_Reset     |    2.869(R)|   -0.623(R)|Bus2IP_Clk_BUFGP  |   0.000|
WFIFO2IP_Data<5> |    3.772(R)|    0.202(R)|Bus2IP_Clk_BUFGP  |   0.000|
WFIFO2IP_Data<6> |    4.077(R)|   -0.125(R)|Bus2IP_Clk_BUFGP  |   0.000|
WFIFO2IP_Data<7> |    5.244(R)|    0.037(R)|Bus2IP_Clk_BUFGP  |   0.000|
WFIFO2IP_Data<13>|    4.402(R)|    0.118(R)|Bus2IP_Clk_BUFGP  |   0.000|
WFIFO2IP_Data<14>|    4.343(R)|    0.627(R)|Bus2IP_Clk_BUFGP  |   0.000|
WFIFO2IP_Data<15>|    5.463(R)|    0.134(R)|Bus2IP_Clk_BUFGP  |   0.000|
WFIFO2IP_Data<19>|    3.839(R)|   -0.136(R)|Bus2IP_Clk_BUFGP  |   0.000|
WFIFO2IP_Data<20>|    4.410(R)|   -0.211(R)|Bus2IP_Clk_BUFGP  |   0.000|
WFIFO2IP_Data<21>|    3.645(R)|    0.417(R)|Bus2IP_Clk_BUFGP  |   0.000|
WFIFO2IP_Data<22>|    4.260(R)|    0.482(R)|Bus2IP_Clk_BUFGP  |   0.000|
WFIFO2IP_Data<23>|    3.062(R)|   -0.018(R)|Bus2IP_Clk_BUFGP  |   0.000|
WFIFO2IP_Empty   |   -0.041(R)|    1.125(R)|Bus2IP_Clk_BUFGP  |   0.000|
-----------------+------------+------------+------------------+--------+

Clock Bus2IP_Clk to Pad
--------------+------------+------------------+--------+
              | clk (edge) |                  | Clock  |
Destination   |   to PAD   |Internal Clock(s) | Phase  |
--------------+------------+------------------+--------+
IP2WFIFO_RdReq|    8.139(R)|Bus2IP_Clk_BUFGP  |   0.000|
row_clk       |    9.222(R)|Bus2IP_Clk_BUFGP  |   0.000|
row_serial_out|   14.505(R)|Bus2IP_Clk_BUFGP  |   0.000|
--------------+------------+------------------+--------+

Clock to Setup on destination clock Bus2IP_Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Bus2IP_Clk     |    5.380|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
Bus2IP_Reset   |reset2_out     |    6.970|
Bus2IP_Reset   |reset_out      |    6.682|
---------------+---------------+---------+


Analysis completed Thu Dec 14 12:08:49 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4511 MB



