<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>demo_axi_streams</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>i_axi_rst</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>i_axi_rst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>i_axis_rst</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>i_axis_rst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>i_axi_clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>i_axi_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.I_AXI_CLK.ASSOCIATED_RESET">i_axi_rst</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.I_AXI_CLK.ASSOCIATED_BUSIF">ctrl</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>i_axis_clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>i_axis_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.I_AXIS_CLK.ASSOCIATED_RESET">i_axis_rst</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.I_AXIS_CLK.ASSOCIATED_BUSIF">axis_out:axis_in</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>ctrl</spirit:name>
      <spirit:displayName>Control</spirit:displayName>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="ctrl"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>i_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>i_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>i_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>i_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>i_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>i_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>i_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>i_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>o_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>o_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>o_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>o_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>o_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>o_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>o_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>o_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>NUM_READ_OUTSTANDING</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CTRL.NUM_READ_OUTSTANDING"/>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_OUTSTANDING</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CTRL.NUM_WRITE_OUTSTANDING"/>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>axis_in</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>i_axis_in_tuser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>i_axis_in_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>i_axis_in_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>i_axis_in_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>o_axis_in_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>axis_out</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>o_axis_out_tuser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>o_axis_out_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>o_axis_out_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>o_axis_out_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>i_axis_out_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>ctrl</spirit:name>
      <spirit:addressBlock>
        <spirit:name>main</spirit:name>
        <spirit:baseAddress spirit:format="long">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">0</spirit:width>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>demo_axi_streams</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>0dd49954</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>demo_axi_streams</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>0dd49954</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>d53f9aea</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>i_axi_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_axi_rst</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.ADDR_WIDTH&apos;)) - 1)">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.ADDR_WIDTH&apos;)) - 1)">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_axis_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_axis_rst</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_axis_in_tuser</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_axis_in_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_axis_in_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_axis_in_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_axis_in_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.AXIS_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_axis_out_tuser</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_axis_out_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_axis_out_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_axis_out_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_axis_out_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.AXIS_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>ADDR_WIDTH</spirit:name>
        <spirit:displayName>Addr Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.ADDR_WIDTH">16</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>DATA_WIDTH</spirit:name>
        <spirit:displayName>Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.DATA_WIDTH">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>AXIS_DATA_WIDTH</spirit:name>
        <spirit:displayName>Axis Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.AXIS_DATA_WIDTH">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>AXIS_KEEP_WIDTH</spirit:name>
        <spirit:displayName>Axis Keep Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.AXIS_KEEP_WIDTH" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.AXIS_DATA_WIDTH&apos;)) / 8)">4</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>AXIS_DATA_USER_WIDTH</spirit:name>
        <spirit:displayName>Axis Data User Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.AXIS_DATA_USER_WIDTH">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>FIFO_DATA_WIDTH</spirit:name>
        <spirit:displayName>Fifo Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.FIFO_DATA_WIDTH" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.AXIS_DATA_WIDTH&apos;)) + 1) + 1)">34</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>FIFO_DEPTH</spirit:name>
        <spirit:displayName>Fifo Depth</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.FIFO_DEPTH">4</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>INVERT_AXI_RESET</spirit:name>
        <spirit:displayName>Invert Axi Reset</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.INVERT_AXI_RESET">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>INVERT_AXIS_RESET</spirit:name>
        <spirit:displayName>Invert Axis Reset</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.INVERT_AXIS_RESET">1</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/axi_defines.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/axi_lite_slave.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/axis_2_fifo_adapter.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/fifo.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/fifo_2_axis_adapter.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/demo_axi_streams.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_72033d9d</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/axi_defines.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/axi_lite_slave.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/axis_2_fifo_adapter.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/fifo.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/fifo_2_axis_adapter.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/demo_axi_streams.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/demo_axi_streams_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_d53f9aea</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>demo_axi_streams_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>ADDR_WIDTH</spirit:name>
      <spirit:displayName>Addr Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.ADDR_WIDTH">16</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>DATA_WIDTH</spirit:name>
      <spirit:displayName>Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.DATA_WIDTH">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>AXIS_DATA_WIDTH</spirit:name>
      <spirit:displayName>Axis Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.AXIS_DATA_WIDTH">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>AXIS_KEEP_WIDTH</spirit:name>
      <spirit:displayName>Axis Keep Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.AXIS_KEEP_WIDTH">4</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>AXIS_DATA_USER_WIDTH</spirit:name>
      <spirit:displayName>Axis Data User Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.AXIS_DATA_USER_WIDTH">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>FIFO_DATA_WIDTH</spirit:name>
      <spirit:displayName>Fifo Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.FIFO_DATA_WIDTH">34</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>FIFO_DEPTH</spirit:name>
      <spirit:displayName>Fifo Depth</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.FIFO_DEPTH">4</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>INVERT_AXI_RESET</spirit:name>
      <spirit:displayName>Invert Axi Reset</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.INVERT_AXI_RESET">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>INVERT_AXIS_RESET</spirit:name>
      <spirit:displayName>Invert Axis Reset</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.INVERT_AXIS_RESET">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">demo_axi_streams_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">virtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qvirtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">akintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">spartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aspartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexu</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplusHBM</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus58g</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexu</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>demo_axi_streams_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:vendorDisplayName>Vendorius Maximus</xilinx:vendorDisplayName>
      <xilinx:coreRevision>9</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2021-08-18T01:56:19Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4aa3778_ARCHIVE_LOCATION">/home/cospan/Projects/ip-cores/cores/demo_axi_streams</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32c0b27a_ARCHIVE_LOCATION">/home/cospan/Projects/ip-cores/cores/demo_axi_streams</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b128d66_ARCHIVE_LOCATION">/home/cospan/Projects/ip-cores/cores/demo_axi_streams</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e82c704_ARCHIVE_LOCATION">/home/cospan/Projects/ip-cores/cores/demo_axi_streams</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@574bf4f2_ARCHIVE_LOCATION">/home/cospan/Projects/ip-cores/cores/demo_axi_streams</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2496f01d_ARCHIVE_LOCATION">/home/cospan/Projects/ip-cores/cores/demo_axi_streams</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@757b23da_ARCHIVE_LOCATION">/home/cospan/Projects/ip-cores/cores/demo_axi_streams</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7735116b_ARCHIVE_LOCATION">/home/cospan/Projects/ip-cores/cores/demo_axi_streams</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b47aa67_ARCHIVE_LOCATION">/home/cospan/Projects/ip-cores/cores/demo_axi_streams</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43c6d1be_ARCHIVE_LOCATION">/home/cospan/Projects/ip-cores/cores/demo_axi_streams</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f24ec0d_ARCHIVE_LOCATION">/home/cospan/Projects/ip-cores/cores/demo_axi_streams</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64139824_ARCHIVE_LOCATION">/home/cospan/Projects/ip-cores/cores/demo_axi_streams</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f4a78ce_ARCHIVE_LOCATION">/home/cospan/Projects/ip-cores/cores/demo_axi_streams</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@153b02f4_ARCHIVE_LOCATION">/home/cospan/Projects/ip-cores/cores/demo_axi_streams</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1329d166_ARCHIVE_LOCATION">/home/cospan/Projects/ip-cores/cores/demo_axi_streams</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ba43e12_ARCHIVE_LOCATION">/home/cospan/Projects/ip-cores/cores/demo_axi_streams</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40ad3a9e_ARCHIVE_LOCATION">/home/cospan/Projects/ip-cores/cores/demo_axi_streams</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4799b42b_ARCHIVE_LOCATION">/home/cospan/Projects/ip-cores/cores/demo_axi_streams</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@292d82a8_ARCHIVE_LOCATION">/home/cospan/Projects/ip-cores/cores/demo_axi_streams</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@575b2ee7_ARCHIVE_LOCATION">/home/cospan/Projects/ip-cores/cores/demo_axi_streams</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@772191cf_ARCHIVE_LOCATION">/home/cospan/Projects/ip-cores/cores/demo_axi_streams</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17dd23ca_ARCHIVE_LOCATION">/home/cospan/Projects/ip-cores/cores/demo_axi_streams</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f47b8c5_ARCHIVE_LOCATION">/home/cospan/Projects/ip-cores/cores/demo_axi_streams</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a79b193_ARCHIVE_LOCATION">/home/cospan/Projects/ip-cores/cores/demo_axi_streams</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dd8c0b9_ARCHIVE_LOCATION">/home/cospan/Projects/ip-cores/cores/demo_axi_streams</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2103df09_ARCHIVE_LOCATION">/home/cospan/Projects/ip-cores/cores/demo_axi_streams</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50ed45fe_ARCHIVE_LOCATION">/home/cospan/Projects/ip-cores/cores/demo_axi_streams</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ce307c6_ARCHIVE_LOCATION">/home/cospan/Projects/ip-cores/cores/demo_axi_streams</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66cd6853_ARCHIVE_LOCATION">/home/cospan/Projects/ip-cores/cores/demo_axi_streams</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@483de43d_ARCHIVE_LOCATION">/home/cospan/Projects/ip-cores/cores/demo_axi_streams</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a8116b5_ARCHIVE_LOCATION">/home/cospan/Projects/ip-cores/cores/demo_axi_streams</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e462a60_ARCHIVE_LOCATION">/home/cospan/Projects/ip-cores/cores/demo_axi_streams</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a11301d_ARCHIVE_LOCATION">/home/cospan/Projects/ip-cores/cores/demo_axi_streams</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a9178ae_ARCHIVE_LOCATION">/home/cospan/Projects/ip-cores/cores/demo_axi_streams</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32574908_ARCHIVE_LOCATION">/home/cospan/Projects/ip-cores/cores/demo_axi_streams</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bce3d42_ARCHIVE_LOCATION">/home/cospan/Projects/ip-cores/cores/demo_axi_streams</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@298ee50e_ARCHIVE_LOCATION">/home/cospan/Projects/ip-cores/cores/demo_axi_streams</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@254958cf_ARCHIVE_LOCATION">/home/cospan/Projects/ip-cores/cores/demo_axi_streams</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ee5d325_ARCHIVE_LOCATION">/home/cospan/Projects/ip-cores/cores/demo_axi_streams</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a8376ab_ARCHIVE_LOCATION">/home/cospan/Projects/ip-cores/cores/demo_axi_streams</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52cd2e7_ARCHIVE_LOCATION">/home/cospan/Projects/ip-cores/cores/demo_axi_streams</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bacff4d_ARCHIVE_LOCATION">/home/cospan/Projects/ip-cores/cores/demo_axi_streams</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d970a06_ARCHIVE_LOCATION">/home/cospan/Projects/ip-cores/cores/demo_axi_streams</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a38dad3_ARCHIVE_LOCATION">/home/cospan/Projects/ip-cores/cores/demo_axi_streams</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40b48e50_ARCHIVE_LOCATION">/home/cospan/Projects/ip-cores/cores/demo_axi_streams</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fc8c5e4_ARCHIVE_LOCATION">/home/cospan/Projects/ip-cores/cores/demo_axi_streams</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67c6a335_ARCHIVE_LOCATION">/home/cospan/Projects/ip-cores/cores/demo_axi_streams</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43104ea6_ARCHIVE_LOCATION">/home/cospan/Projects/ip-cores/cores/demo_axi_streams</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@147801fb_ARCHIVE_LOCATION">/home/cospan/Projects/ip-cores/cores/demo_axi_streams</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6df54581_ARCHIVE_LOCATION">/home/cospan/Projects/ip-cores/cores/demo_axi_streams</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b3b9d05_ARCHIVE_LOCATION">/home/cospan/Projects/ip-cores/cores/demo_axi_streams</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70197e18_ARCHIVE_LOCATION">/home/cospan/Projects/ip-cores/cores/demo_axi_streams</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a478190_ARCHIVE_LOCATION">/home/cospan/Projects/ip-cores/cores/demo_axi_streams</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67062f75_ARCHIVE_LOCATION">/home/cospan/Projects/ip-cores/cores/demo_axi_streams</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33f9d8ef_ARCHIVE_LOCATION">/home/cospan/Projects/ip-cores/cores/demo_axi_streams</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28380f8b_ARCHIVE_LOCATION">/home/cospan/Projects/ip-cores/cores/demo_axi_streams</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@700e3a3c_ARCHIVE_LOCATION">/home/cospan/Projects/ip-cores/cores/demo_axi_streams</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65d0c9ef_ARCHIVE_LOCATION">/home/cospan/Projects/ip-cores/cores/demo_axi_streams</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ddbcb67_ARCHIVE_LOCATION">/home/cospan/Projects/ip-cores/cores/demo_axi_streams</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c92aa3a_ARCHIVE_LOCATION">/home/cospan/Projects/ip-cores/cores/demo_axi_streams</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@eb63924_ARCHIVE_LOCATION">/home/cospan/Projects/ip-cores/cores/demo_axi_streams</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13ec4be5_ARCHIVE_LOCATION">/home/cospan/Projects/ip-cores/cores/demo_axi_streams</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bd921d3_ARCHIVE_LOCATION">/home/cospan/Projects/ip-cores/cores/demo_axi_streams</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d44774e_ARCHIVE_LOCATION">/home/cospan/Projects/ip-cores/cores/demo_axi_streams</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@568bc96c_ARCHIVE_LOCATION">/home/cospan/Projects/ip-cores/cores/demo_axi_streams</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37d809a7_ARCHIVE_LOCATION">/home/cospan/Projects/ip-cores/cores/demo_axi_streams</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3105dbc6_ARCHIVE_LOCATION">/home/cospan/Projects/ip-cores/cores/demo_axi_streams</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f4c92a6_ARCHIVE_LOCATION">/home/cospan/Projects/ip-cores/cores/demo_axi_streams</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6368d95d_ARCHIVE_LOCATION">/home/cospan/Projects/ip-cores/cores/demo_axi_streams</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19afc11f_ARCHIVE_LOCATION">/home/cospan/Projects/ip-cores/cores/demo_axi_streams</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f725e8c_ARCHIVE_LOCATION">/home/cospan/Projects/ip-cores/cores/demo_axi_streams</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c9d07ac_ARCHIVE_LOCATION">/home/cospan/Projects/ip-cores/cores/demo_axi_streams</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@196142e0_ARCHIVE_LOCATION">/home/cospan/Projects/ip-cores/cores/demo_axi_streams</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17f6e910_ARCHIVE_LOCATION">/home/cospan/Projects/ip-cores/cores/demo_axi_streams</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17a3da1d_ARCHIVE_LOCATION">/home/cospan/Projects/ip-cores/cores/demo_axi_streams</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a3996cb_ARCHIVE_LOCATION">/home/cospan/Projects/ip-cores/cores/demo_axi_streams</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61e47bfb_ARCHIVE_LOCATION">/home/cospan/Projects/ip-cores/cores/demo_axi_streams</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@619c497b_ARCHIVE_LOCATION">/home/cospan/Projects/ip-cores/cores/demo_axi_streams</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@594191f9_ARCHIVE_LOCATION">/home/cospan/Projects/ip-cores/cores/demo_axi_streams</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@304dec42_ARCHIVE_LOCATION">/home/cospan/Projects/ip-cores/cores/demo_axi_streams</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8a2bbd8_ARCHIVE_LOCATION">/home/cospan/Projects/ip-cores/cores/demo_axi_streams</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a9953e8_ARCHIVE_LOCATION">/home/cospan/Projects/ip-cores/cores/demo_axi_streams</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34c42692_ARCHIVE_LOCATION">/home/cospan/Projects/ip-cores/cores/demo_axi_streams</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@363cb84c_ARCHIVE_LOCATION">/home/cospan/Projects/ip-cores/cores/demo_axi_streams</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20bf5c69_ARCHIVE_LOCATION">/home/cospan/Projects/ip-cores/cores/demo_axi_streams</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3516b16e_ARCHIVE_LOCATION">/home/cospan/Projects/ip-cores/cores/demo_axi_streams</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@481d2986_ARCHIVE_LOCATION">/home/cospan/Projects/ip-cores/cores/demo_axi_streams</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21923e30_ARCHIVE_LOCATION">/home/cospan/Projects/ip-cores/cores/demo_axi_streams</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@523ef4b7_ARCHIVE_LOCATION">/home/cospan/Projects/ip-cores/cores/demo_axi_streams</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d10e537_ARCHIVE_LOCATION">/home/cospan/Projects/ip-cores/cores/demo_axi_streams</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d088735_ARCHIVE_LOCATION">/home/cospan/Projects/ip-cores/cores/demo_axi_streams</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b0c2f39_ARCHIVE_LOCATION">/home/cospan/Projects/ip-cores/cores/demo_axi_streams</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4eed50f6_ARCHIVE_LOCATION">/home/cospan/Projects/ip-cores/cores/demo_axi_streams</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20de656d_ARCHIVE_LOCATION">/home/cospan/Projects/ip-cores/cores/demo_axi_streams</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1886a806_ARCHIVE_LOCATION">/home/cospan/Projects/ip-cores/cores/demo_axi_streams</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17604c71_ARCHIVE_LOCATION">/home/cospan/Projects/ip-cores/cores/demo_axi_streams</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e02ef2c_ARCHIVE_LOCATION">/home/cospan/Projects/ip-cores/cores/demo_axi_streams</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b1d345e_ARCHIVE_LOCATION">/home/cospan/Projects/ip-cores/cores/demo_axi_streams</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@530f3c94_ARCHIVE_LOCATION">/home/cospan/Projects/ip-cores/cores/demo_axi_streams</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@96c589e_ARCHIVE_LOCATION">/home/cospan/Projects/ip-cores/cores/demo_axi_streams</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4347289e_ARCHIVE_LOCATION">/home/cospan/Projects/ip-cores/cores/demo_axi_streams</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e8714a0_ARCHIVE_LOCATION">/home/cospan/Projects/ip-cores/cores/demo_axi_streams</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e83ae52_ARCHIVE_LOCATION">/home/cospan/Projects/ip-cores/cores/demo_axi_streams</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1784fc14_ARCHIVE_LOCATION">/home/cospan/Projects/ip-cores/cores/demo_axi_streams</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27ee9d8a_ARCHIVE_LOCATION">/home/cospan/Projects/ip-cores/cores/demo_axi_streams</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10f8d935_ARCHIVE_LOCATION">/home/cospan/Projects/ip-cores/cores/demo_axi_streams</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bb46a99_ARCHIVE_LOCATION">/home/cospan/Projects/ip-cores/cores/demo_axi_streams</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55baf91_ARCHIVE_LOCATION">/home/cospan/Projects/ip-cores/cores/demo_axi_streams</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cec9239_ARCHIVE_LOCATION">/home/cospan/Projects/ip-cores/cores/demo_axi_streams</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f0aa7d3_ARCHIVE_LOCATION">/home/cospan/Projects/ip-cores/cores/demo_axi_streams</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="3a4e45a3"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="b705f9f8"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="cb1f43e4"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="6a0f6065"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="94b1a04a"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="0a9c13ba"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
