{
  "Top": "filter_kernel",
  "RtlTop": "filter_kernel",
  "RtlPrefix": "",
  "RtlSubPrefix": "filter_kernel_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "width": {
      "index": "0",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "width",
          "usage": "data",
          "direction": "in"
        }]
    },
    "height": {
      "index": "1",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "height",
          "usage": "data",
          "direction": "in"
        }]
    },
    "kernel": {
      "index": "2",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "memory",
          "interface": "s_axi_control",
          "name": "kernel",
          "usage": "data",
          "direction": "in"
        }]
    },
    "input_stream": {
      "index": "3",
      "direction": "in",
      "srcType": "stream<hls::axis<ap_int<32>, 0, 0, 0, '8', false>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "input_stream",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "output_stream": {
      "index": "4",
      "direction": "out",
      "srcType": "stream<hls::axis<ap_int<32>, 0, 0, 0, '8', false>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "output_stream",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": ["config_export -format=ip_catalog"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "filter_kernel"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "filter_kernel",
    "Version": "1.0",
    "DisplayName": "Filter_kernel",
    "Revision": "2114002801",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_filter_kernel_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/grayscale_kernel.cpp"],
    "Vhdl": [
      "impl\/vhdl\/filter_kernel_control_s_axi.vhd",
      "impl\/vhdl\/filter_kernel_fadd_32ns_32ns_32_5_full_dsp_1.vhd",
      "impl\/vhdl\/filter_kernel_fcmp_32ns_32ns_1_2_no_dsp_1.vhd",
      "impl\/vhdl\/filter_kernel_filter_kernel_Pipeline_VITIS_LOOP_117_2.vhd",
      "impl\/vhdl\/filter_kernel_filter_kernel_Pipeline_VITIS_LOOP_117_21.vhd",
      "impl\/vhdl\/filter_kernel_filter_kernel_Pipeline_VITIS_LOOP_117_22.vhd",
      "impl\/vhdl\/filter_kernel_filter_kernel_Pipeline_VITIS_LOOP_137_8.vhd",
      "impl\/vhdl\/filter_kernel_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/filter_kernel_fmul_32ns_32ns_32_4_max_dsp_1.vhd",
      "impl\/vhdl\/filter_kernel_line_buffer_RAM_1WNR_AUTO_1R1W.vhd",
      "impl\/vhdl\/filter_kernel_regslice_both.vhd",
      "impl\/vhdl\/filter_kernel_sparsemux_7_2_8_1_1.vhd",
      "impl\/vhdl\/filter_kernel_sparsemux_9_3_8_1_1.vhd",
      "impl\/vhdl\/filter_kernel_uitofp_32ns_32_6_no_dsp_1.vhd",
      "impl\/vhdl\/filter_kernel_urem_31ns_3ns_2_35_seq_1.vhd",
      "impl\/vhdl\/filter_kernel_urem_32ns_3ns_2_36_seq_1.vhd",
      "impl\/vhdl\/filter_kernel.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/filter_kernel_control_s_axi.v",
      "impl\/verilog\/filter_kernel_fadd_32ns_32ns_32_5_full_dsp_1.v",
      "impl\/verilog\/filter_kernel_fcmp_32ns_32ns_1_2_no_dsp_1.v",
      "impl\/verilog\/filter_kernel_filter_kernel_Pipeline_VITIS_LOOP_117_2.v",
      "impl\/verilog\/filter_kernel_filter_kernel_Pipeline_VITIS_LOOP_117_21.v",
      "impl\/verilog\/filter_kernel_filter_kernel_Pipeline_VITIS_LOOP_117_22.v",
      "impl\/verilog\/filter_kernel_filter_kernel_Pipeline_VITIS_LOOP_137_8.v",
      "impl\/verilog\/filter_kernel_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/filter_kernel_fmul_32ns_32ns_32_4_max_dsp_1.v",
      "impl\/verilog\/filter_kernel_line_buffer_RAM_1WNR_AUTO_1R1W.dat",
      "impl\/verilog\/filter_kernel_line_buffer_RAM_1WNR_AUTO_1R1W.v",
      "impl\/verilog\/filter_kernel_regslice_both.v",
      "impl\/verilog\/filter_kernel_sparsemux_7_2_8_1_1.v",
      "impl\/verilog\/filter_kernel_sparsemux_9_3_8_1_1.v",
      "impl\/verilog\/filter_kernel_uitofp_32ns_32_6_no_dsp_1.v",
      "impl\/verilog\/filter_kernel_urem_31ns_3ns_2_35_seq_1.v",
      "impl\/verilog\/filter_kernel_urem_32ns_3ns_2_36_seq_1.v",
      "impl\/verilog\/filter_kernel.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/filter_kernel_v1_0\/data\/filter_kernel.mdd",
      "impl\/misc\/drivers\/filter_kernel_v1_0\/data\/filter_kernel.tcl",
      "impl\/misc\/drivers\/filter_kernel_v1_0\/data\/filter_kernel.yaml",
      "impl\/misc\/drivers\/filter_kernel_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/filter_kernel_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/filter_kernel_v1_0\/src\/xfilter_kernel.c",
      "impl\/misc\/drivers\/filter_kernel_v1_0\/src\/xfilter_kernel.h",
      "impl\/misc\/drivers\/filter_kernel_v1_0\/src\/xfilter_kernel_hw.h",
      "impl\/misc\/drivers\/filter_kernel_v1_0\/src\/xfilter_kernel_linux.c",
      "impl\/misc\/drivers\/filter_kernel_v1_0\/src\/xfilter_kernel_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/filter_kernel_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl",
      "impl\/misc\/filter_kernel_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl",
      "impl\/misc\/filter_kernel_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl",
      "impl\/misc\/filter_kernel_uitofp_32ns_32_6_no_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/filter_kernel.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "filter_kernel_fadd_32ns_32ns_32_5_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name filter_kernel_fadd_32ns_32ns_32_5_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "filter_kernel_fcmp_32ns_32ns_1_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name filter_kernel_fcmp_32ns_32ns_1_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "filter_kernel_fmul_32ns_32ns_32_4_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name filter_kernel_fmul_32ns_32ns_32_4_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "filter_kernel_uitofp_32ns_32_6_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Uint32 CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 4 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name filter_kernel_uitofp_32ns_32_6_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "7",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "memories": {"kernel": {
          "offset": "64",
          "range": "64"
        }},
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "width",
          "access": "W",
          "description": "Data signal of width",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "width",
              "access": "W",
              "description": "Bit 31 to 0 of width"
            }]
        },
        {
          "offset": "0x18",
          "name": "height",
          "access": "W",
          "description": "Data signal of height",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "height",
              "access": "W",
              "description": "Bit 31 to 0 of height"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "1",
          "offset": "16",
          "argName": "width"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "1",
          "offset": "24",
          "argName": "height"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "64",
          "argName": "kernel"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:input_stream:output_stream",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "input_stream": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "direction": "in",
      "dataWidth": "32",
      "portPrefix": "input_stream_",
      "ports": [
        "input_stream_TDATA",
        "input_stream_TKEEP",
        "input_stream_TLAST",
        "input_stream_TREADY",
        "input_stream_TSTRB",
        "input_stream_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "input_stream"
        }]
    },
    "output_stream": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "direction": "out",
      "dataWidth": "32",
      "portPrefix": "output_stream_",
      "ports": [
        "output_stream_TDATA",
        "output_stream_TKEEP",
        "output_stream_TLAST",
        "output_stream_TREADY",
        "output_stream_TSTRB",
        "output_stream_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "output_stream"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "input_stream_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "input_stream_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "input_stream_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "input_stream_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "input_stream_TKEEP": {
      "dir": "in",
      "width": "4"
    },
    "input_stream_TSTRB": {
      "dir": "in",
      "width": "4"
    },
    "output_stream_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "output_stream_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "output_stream_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "output_stream_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "output_stream_TKEEP": {
      "dir": "out",
      "width": "4"
    },
    "output_stream_TSTRB": {
      "dir": "out",
      "width": "4"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "filter_kernel",
      "BindInstances": "line_buffer_U line_buffer_1_U line_buffer_2_U line_buffer_3_U line_buffer_4_U line_buffer_5_U line_buffer_6_U line_buffer_7_U line_buffer_8_U sub14_i_fu_357_p2 sub23_i_fu_363_p2 icmp_ln136_fu_404_p2 row_2_fu_409_p2 src_row_fu_419_p2 urem_32ns_3ns_2_36_seq_1_U161 empty_42_fu_471_p3 slt_fu_439_p2 rev_fu_444_p2 src_row_3_fu_450_p3 urem_31ns_3ns_2_35_seq_1_U162 add_ln136_1_fu_490_p2 icmp_ln136_1_fu_496_p2 select_ln136_fu_502_p3 control_s_axi_U",
      "Instances": [
        {
          "ModuleName": "filter_kernel_Pipeline_VITIS_LOOP_117_2",
          "InstanceName": "grp_filter_kernel_Pipeline_VITIS_LOOP_117_2_fu_266",
          "BindInstances": "icmp_ln117_fu_88_p2 add_ln117_fu_94_p2"
        },
        {
          "ModuleName": "filter_kernel_Pipeline_VITIS_LOOP_117_21",
          "InstanceName": "grp_filter_kernel_Pipeline_VITIS_LOOP_117_21_fu_276",
          "BindInstances": "icmp_ln117_fu_88_p2 add_ln117_fu_94_p2"
        },
        {
          "ModuleName": "filter_kernel_Pipeline_VITIS_LOOP_117_22",
          "InstanceName": "grp_filter_kernel_Pipeline_VITIS_LOOP_117_22_fu_286",
          "BindInstances": "icmp_ln117_fu_88_p2 add_ln117_fu_94_p2"
        },
        {
          "ModuleName": "filter_kernel_Pipeline_VITIS_LOOP_137_8",
          "InstanceName": "grp_filter_kernel_Pipeline_VITIS_LOOP_137_8_fu_296",
          "BindInstances": "icmp_ln137_fu_1014_p2 add_ln137_fu_1020_p2 empty_32_fu_1026_p2 src_col_fu_1044_p3 slt_fu_1105_p2 rev59_fu_1110_p2 src_col_4_fu_1119_p3 sparsemux_7_2_8_1_1_U97 sparsemux_7_2_8_1_1_U98 sparsemux_7_2_8_1_1_U99 sparsemux_7_2_8_1_1_U100 sparsemux_7_2_8_1_1_U101 sparsemux_7_2_8_1_1_U102 sparsemux_7_2_8_1_1_U103 sparsemux_7_2_8_1_1_U104 sparsemux_7_2_8_1_1_U105 sparsemux_7_2_8_1_1_U106 sparsemux_7_2_8_1_1_U107 sparsemux_7_2_8_1_1_U108 sparsemux_7_2_8_1_1_U109 sparsemux_7_2_8_1_1_U110 sparsemux_7_2_8_1_1_U111 sparsemux_7_2_8_1_1_U112 sparsemux_7_2_8_1_1_U113 sparsemux_7_2_8_1_1_U114 sparsemux_7_2_8_1_1_U115 sparsemux_7_2_8_1_1_U116 sparsemux_7_2_8_1_1_U117 sparsemux_7_2_8_1_1_U118 sparsemux_7_2_8_1_1_U119 sparsemux_7_2_8_1_1_U120 uitofp_32ns_32_6_no_dsp_1_U64 fmul_32ns_32ns_32_4_max_dsp_1_U37 fadd_32ns_32ns_32_5_full_dsp_1_U10 uitofp_32ns_32_6_no_dsp_1_U65 fmul_32ns_32ns_32_4_max_dsp_1_U38 fadd_32ns_32ns_32_5_full_dsp_1_U11 uitofp_32ns_32_6_no_dsp_1_U66 fmul_32ns_32ns_32_4_max_dsp_1_U39 fadd_32ns_32ns_32_5_full_dsp_1_U12 uitofp_32ns_32_6_no_dsp_1_U67 fmul_32ns_32ns_32_4_max_dsp_1_U40 fadd_32ns_32ns_32_5_full_dsp_1_U13 uitofp_32ns_32_6_no_dsp_1_U68 fmul_32ns_32ns_32_4_max_dsp_1_U41 fadd_32ns_32ns_32_5_full_dsp_1_U14 uitofp_32ns_32_6_no_dsp_1_U69 fmul_32ns_32ns_32_4_max_dsp_1_U42 fadd_32ns_32ns_32_5_full_dsp_1_U15 uitofp_32ns_32_6_no_dsp_1_U70 fmul_32ns_32ns_32_4_max_dsp_1_U43 fadd_32ns_32ns_32_5_full_dsp_1_U16 uitofp_32ns_32_6_no_dsp_1_U71 fmul_32ns_32ns_32_4_max_dsp_1_U44 fadd_32ns_32ns_32_5_full_dsp_1_U17 uitofp_32ns_32_6_no_dsp_1_U72 fmul_32ns_32ns_32_4_max_dsp_1_U45 fadd_32ns_32ns_32_5_full_dsp_1_U18 uitofp_32ns_32_6_no_dsp_1_U73 fmul_32ns_32ns_32_4_max_dsp_1_U46 fadd_32ns_32ns_32_5_full_dsp_1_U19 uitofp_32ns_32_6_no_dsp_1_U74 fmul_32ns_32ns_32_4_max_dsp_1_U47 fadd_32ns_32ns_32_5_full_dsp_1_U20 uitofp_32ns_32_6_no_dsp_1_U75 fmul_32ns_32ns_32_4_max_dsp_1_U48 fadd_32ns_32ns_32_5_full_dsp_1_U21 uitofp_32ns_32_6_no_dsp_1_U76 fmul_32ns_32ns_32_4_max_dsp_1_U49 fadd_32ns_32ns_32_5_full_dsp_1_U22 uitofp_32ns_32_6_no_dsp_1_U77 fmul_32ns_32ns_32_4_max_dsp_1_U50 fadd_32ns_32ns_32_5_full_dsp_1_U23 uitofp_32ns_32_6_no_dsp_1_U78 fmul_32ns_32ns_32_4_max_dsp_1_U51 fadd_32ns_32ns_32_5_full_dsp_1_U24 uitofp_32ns_32_6_no_dsp_1_U79 fmul_32ns_32ns_32_4_max_dsp_1_U52 fadd_32ns_32ns_32_5_full_dsp_1_U25 uitofp_32ns_32_6_no_dsp_1_U80 fmul_32ns_32ns_32_4_max_dsp_1_U53 fadd_32ns_32ns_32_5_full_dsp_1_U26 uitofp_32ns_32_6_no_dsp_1_U81 fmul_32ns_32ns_32_4_max_dsp_1_U54 fadd_32ns_32ns_32_5_full_dsp_1_U27 uitofp_32ns_32_6_no_dsp_1_U82 fmul_32ns_32ns_32_4_max_dsp_1_U55 fadd_32ns_32ns_32_5_full_dsp_1_U28 uitofp_32ns_32_6_no_dsp_1_U83 fmul_32ns_32ns_32_4_max_dsp_1_U56 fadd_32ns_32ns_32_5_full_dsp_1_U29 uitofp_32ns_32_6_no_dsp_1_U84 fmul_32ns_32ns_32_4_max_dsp_1_U57 fadd_32ns_32ns_32_5_full_dsp_1_U30 uitofp_32ns_32_6_no_dsp_1_U85 fmul_32ns_32ns_32_4_max_dsp_1_U58 fadd_32ns_32ns_32_5_full_dsp_1_U31 uitofp_32ns_32_6_no_dsp_1_U86 fmul_32ns_32ns_32_4_max_dsp_1_U59 fadd_32ns_32ns_32_5_full_dsp_1_U32 uitofp_32ns_32_6_no_dsp_1_U87 fmul_32ns_32ns_32_4_max_dsp_1_U60 fadd_32ns_32ns_32_5_full_dsp_1_U33 uitofp_32ns_32_6_no_dsp_1_U88 fmul_32ns_32ns_32_4_max_dsp_1_U61 fadd_32ns_32ns_32_5_full_dsp_1_U34 uitofp_32ns_32_6_no_dsp_1_U89 fmul_32ns_32ns_32_4_max_dsp_1_U62 fadd_32ns_32ns_32_5_full_dsp_1_U35 uitofp_32ns_32_6_no_dsp_1_U90 fmul_32ns_32ns_32_4_max_dsp_1_U63 fadd_32ns_32ns_32_5_full_dsp_1_U36 icmp_ln73_fu_1731_p2 icmp_ln73_1_fu_1737_p2 or_ln73_fu_1743_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U91 and_ln73_fu_1749_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U92 and_ln73_1_fu_1837_p2 select_ln725_fu_1841_p3 or_ln725_fu_1848_p2 select_ln725_1_fu_1853_p3 icmp_ln299_fu_1900_p2 sub_ln299_fu_1906_p2 icmp_ln299_1_fu_1916_p2 icmp_ln299_2_fu_1922_p2 icmp_ln299_3_fu_1928_p2 lshr_ln299_fu_1938_p2 tmp_38_fu_2349_p6 sub_ln299_1_fu_1948_p2 icmp_ln299_4_fu_1968_p2 shl_ln299_fu_2320_p2 tmp_38_fu_2349_p8 xor_ln299_fu_2331_p2 and_ln299_fu_2336_p2 or_ln299_fu_1978_p2 xor_ln299_1_fu_1984_p2 and_ln299_1_fu_1990_p2 sparsemux_9_3_8_1_1_U121 sub_ln299_2_fu_2488_p2 r_fu_2493_p3 icmp_ln74_fu_1772_p2 icmp_ln74_1_fu_1778_p2 or_ln74_fu_1784_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U93 and_ln74_fu_1790_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U94 and_ln74_1_fu_1996_p2 select_ln725_2_fu_2000_p3 or_ln725_1_fu_2007_p2 select_ln725_3_fu_2012_p3 icmp_ln299_5_fu_2059_p2 sub_ln299_3_fu_2065_p2 icmp_ln299_6_fu_2075_p2 icmp_ln299_7_fu_2081_p2 icmp_ln299_8_fu_2087_p2 lshr_ln299_1_fu_2097_p2 tmp_42_fu_2407_p6 sub_ln299_4_fu_2107_p2 icmp_ln299_9_fu_2127_p2 shl_ln299_1_fu_2378_p2 tmp_42_fu_2407_p8 xor_ln299_2_fu_2389_p2 and_ln299_2_fu_2394_p2 or_ln299_1_fu_2137_p2 xor_ln299_3_fu_2143_p2 and_ln299_3_fu_2149_p2 sparsemux_9_3_8_1_1_U122 sub_ln299_5_fu_2499_p2 g_fu_2504_p3 icmp_ln75_fu_1813_p2 icmp_ln75_1_fu_1819_p2 or_ln75_fu_1825_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U95 and_ln75_fu_1831_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U96 and_ln75_1_fu_2155_p2 select_ln725_4_fu_2159_p3 or_ln725_2_fu_2166_p2 select_ln725_5_fu_2171_p3 icmp_ln299_10_fu_2218_p2 sub_ln299_6_fu_2224_p2 icmp_ln299_11_fu_2234_p2 icmp_ln299_12_fu_2240_p2 icmp_ln299_13_fu_2246_p2 lshr_ln299_2_fu_2256_p2 tmp_46_fu_2465_p6 sub_ln299_7_fu_2266_p2 icmp_ln299_14_fu_2286_p2 shl_ln299_2_fu_2436_p2 tmp_46_fu_2465_p8 xor_ln299_4_fu_2447_p2 and_ln299_4_fu_2452_p2 or_ln299_2_fu_2296_p2 xor_ln299_5_fu_2302_p2 and_ln299_5_fu_2308_p2 sparsemux_9_3_8_1_1_U123 sub_ln299_8_fu_2510_p2 b_fu_2515_p3"
        }
      ]
    },
    "Info": {
      "filter_kernel_Pipeline_VITIS_LOOP_117_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "filter_kernel_Pipeline_VITIS_LOOP_117_21": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "filter_kernel_Pipeline_VITIS_LOOP_117_22": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "filter_kernel_Pipeline_VITIS_LOOP_137_8": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "filter_kernel": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "filter_kernel_Pipeline_VITIS_LOOP_117_2": {
        "Latency": {
          "LatencyBest": "1922",
          "LatencyAvg": "1922",
          "LatencyWorst": "1922",
          "PipelineII": "1921",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.481"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_117_2",
            "TripCount": "1920",
            "Latency": "1920",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "13",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "51",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "filter_kernel_Pipeline_VITIS_LOOP_117_21": {
        "Latency": {
          "LatencyBest": "1922",
          "LatencyAvg": "1922",
          "LatencyWorst": "1922",
          "PipelineII": "1921",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.481"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_117_2",
            "TripCount": "1920",
            "Latency": "1920",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "13",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "51",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "filter_kernel_Pipeline_VITIS_LOOP_117_22": {
        "Latency": {
          "LatencyBest": "1922",
          "LatencyAvg": "1922",
          "LatencyWorst": "1922",
          "PipelineII": "1921",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.481"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_117_2",
            "TripCount": "1920",
            "Latency": "1920",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "13",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "51",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "filter_kernel_Pipeline_VITIS_LOOP_137_8": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.256"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_137_8",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "64"
          }],
        "Area": {
          "DSP": "135",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "61",
          "FF": "14410",
          "AVAIL_FF": "106400",
          "UTIL_FF": "13",
          "LUT": "21677",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "40",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "filter_kernel": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.256"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_136_7",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": ""
          }],
        "Area": {
          "BRAM_18K": "27",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "9",
          "DSP": "135",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "61",
          "FF": "16391",
          "AVAIL_FF": "106400",
          "UTIL_FF": "15",
          "LUT": "23972",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "45",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-03-19 23:01:05 -0500",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.2"
  }
}
