$date
	Tue Sep 26 22:55:42 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Toggle_Flip_Flop_t $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # rst_n $end
$var reg 1 $ t $end
$scope module T1 $end
$var wire 1 " clk $end
$var wire 1 # rst_n $end
$var wire 1 $ t $end
$var wire 1 % temp1 $end
$var wire 1 & temp2 $end
$var wire 1 ' temp3 $end
$var wire 1 ( temp4 $end
$var wire 1 ! q $end
$scope module DFF $end
$var wire 1 " clk $end
$var wire 1 ( d $end
$var wire 1 ) not_clk $end
$var wire 1 * temp $end
$var wire 1 ! q $end
$scope module Master $end
$var wire 1 ( d $end
$var wire 1 ) e $end
$var wire 1 + node1 $end
$var wire 1 , node2 $end
$var wire 1 - notd $end
$var wire 1 . notq $end
$var wire 1 * q $end
$upscope $end
$scope module Slave $end
$var wire 1 * d $end
$var wire 1 " e $end
$var wire 1 / node1 $end
$var wire 1 0 node2 $end
$var wire 1 1 notd $end
$var wire 1 2 notq $end
$var wire 1 ! q $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x2
01
10
1/
0.
1-
0,
1+
1*
1)
0(
x'
1&
x%
0$
0#
0"
x!
$end
#1000
0'
0%
0!
1,
12
0)
0/
1"
#2000
11
0*
1.
0-
0+
1(
1'
1,
1%
1)
1/
1$
0"
1#
#3000
1-
0(
0'
02
0&
1+
1!
0)
00
1"
#4000
0-
0+
11
1.
1(
0*
1'
1,
1&
1)
10
0$
0"
#5000
1+
0)
00
1"
#6000
01
0.
1*
0,
1-
0(
0'
1+
0&
1)
10
1$
0"
#7000
0-
1(
1'
1&
0!
1,
12
0)
0/
1"
#8000
0,
01
1-
1*
0(
0.
0'
1+
0%
1)
1/
0$
0"
#9000
1,
0)
0/
1"
#10000
11
0*
1.
0-
0+
1(
1'
1,
1%
1)
1/
1$
0"
#11000
1-
0(
0'
02
0&
1+
1!
0)
00
1"
#12000
0-
0+
11
1.
1(
0*
1'
1,
1&
1)
10
0$
0"
#13000
1+
0)
00
1"
#14000
01
0.
1*
0,
1-
0(
0'
1+
0&
1)
10
1$
0"
#15000
0-
1(
1'
1&
0!
1,
12
0)
0/
1"
#16000
0,
01
1-
1*
0(
0.
0'
1+
0%
1)
1/
0$
0"
#17000
1,
0)
0/
1"
#18000
0,
1)
1/
0"
