{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 28 20:51:57 2011 " "Info: Processing started: Mon Mar 28 20:51:57 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off part6 -c part6 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off part6 -c part6 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_50 " "Info: Assuming node \"CLOCK_50\" is an undefined clock" {  } { { "part6.v" "" { Text "H:/eeLab2/lab7/part6/part6.v" 3 -1 0 } } { "c:/winapps/altera/9.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/9.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "count\[24\] " "Info: Detected ripple clock \"count\[24\]\" as buffer" {  } { { "part6.v" "" { Text "H:/eeLab2/lab7/part6/part6.v" 17 -1 0 } } { "c:/winapps/altera/9.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/9.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "count\[24\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_50 register count\[0\] register count\[24\] 262.81 MHz 3.805 ns Internal " "Info: Clock \"CLOCK_50\" has Internal fmax of 262.81 MHz between source register \"count\[0\]\" and destination register \"count\[24\]\" (period= 3.805 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.221 ns + Longest register register " "Info: + Longest register to register delay is 3.221 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count\[0\] 1 REG LCFF_X7_Y19_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y19_N1; Fanout = 3; REG Node = 'count\[0\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[0] } "NODE_NAME" } } { "part6.v" "" { Text "H:/eeLab2/lab7/part6/part6.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(0.414 ns) 0.914 ns count\[1\]~25 2 COMB LCCOMB_X7_Y19_N8 2 " "Info: 2: + IC(0.500 ns) + CELL(0.414 ns) = 0.914 ns; Loc. = LCCOMB_X7_Y19_N8; Fanout = 2; COMB Node = 'count\[1\]~25'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.914 ns" { count[0] count[1]~25 } "NODE_NAME" } } { "part6.v" "" { Text "H:/eeLab2/lab7/part6/part6.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.985 ns count\[2\]~27 3 COMB LCCOMB_X7_Y19_N10 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.985 ns; Loc. = LCCOMB_X7_Y19_N10; Fanout = 2; COMB Node = 'count\[2\]~27'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count[1]~25 count[2]~27 } "NODE_NAME" } } { "part6.v" "" { Text "H:/eeLab2/lab7/part6/part6.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.056 ns count\[3\]~29 4 COMB LCCOMB_X7_Y19_N12 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.056 ns; Loc. = LCCOMB_X7_Y19_N12; Fanout = 2; COMB Node = 'count\[3\]~29'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count[2]~27 count[3]~29 } "NODE_NAME" } } { "part6.v" "" { Text "H:/eeLab2/lab7/part6/part6.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.215 ns count\[4\]~31 5 COMB LCCOMB_X7_Y19_N14 2 " "Info: 5: + IC(0.000 ns) + CELL(0.159 ns) = 1.215 ns; Loc. = LCCOMB_X7_Y19_N14; Fanout = 2; COMB Node = 'count\[4\]~31'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { count[3]~29 count[4]~31 } "NODE_NAME" } } { "part6.v" "" { Text "H:/eeLab2/lab7/part6/part6.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.286 ns count\[5\]~33 6 COMB LCCOMB_X7_Y19_N16 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.286 ns; Loc. = LCCOMB_X7_Y19_N16; Fanout = 2; COMB Node = 'count\[5\]~33'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count[4]~31 count[5]~33 } "NODE_NAME" } } { "part6.v" "" { Text "H:/eeLab2/lab7/part6/part6.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.357 ns count\[6\]~35 7 COMB LCCOMB_X7_Y19_N18 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.357 ns; Loc. = LCCOMB_X7_Y19_N18; Fanout = 2; COMB Node = 'count\[6\]~35'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count[5]~33 count[6]~35 } "NODE_NAME" } } { "part6.v" "" { Text "H:/eeLab2/lab7/part6/part6.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.428 ns count\[7\]~37 8 COMB LCCOMB_X7_Y19_N20 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.428 ns; Loc. = LCCOMB_X7_Y19_N20; Fanout = 2; COMB Node = 'count\[7\]~37'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count[6]~35 count[7]~37 } "NODE_NAME" } } { "part6.v" "" { Text "H:/eeLab2/lab7/part6/part6.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.499 ns count\[8\]~39 9 COMB LCCOMB_X7_Y19_N22 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.499 ns; Loc. = LCCOMB_X7_Y19_N22; Fanout = 2; COMB Node = 'count\[8\]~39'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count[7]~37 count[8]~39 } "NODE_NAME" } } { "part6.v" "" { Text "H:/eeLab2/lab7/part6/part6.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.570 ns count\[9\]~41 10 COMB LCCOMB_X7_Y19_N24 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.570 ns; Loc. = LCCOMB_X7_Y19_N24; Fanout = 2; COMB Node = 'count\[9\]~41'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count[8]~39 count[9]~41 } "NODE_NAME" } } { "part6.v" "" { Text "H:/eeLab2/lab7/part6/part6.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.641 ns count\[10\]~43 11 COMB LCCOMB_X7_Y19_N26 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.641 ns; Loc. = LCCOMB_X7_Y19_N26; Fanout = 2; COMB Node = 'count\[10\]~43'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count[9]~41 count[10]~43 } "NODE_NAME" } } { "part6.v" "" { Text "H:/eeLab2/lab7/part6/part6.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.712 ns count\[11\]~45 12 COMB LCCOMB_X7_Y19_N28 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.712 ns; Loc. = LCCOMB_X7_Y19_N28; Fanout = 2; COMB Node = 'count\[11\]~45'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count[10]~43 count[11]~45 } "NODE_NAME" } } { "part6.v" "" { Text "H:/eeLab2/lab7/part6/part6.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 1.858 ns count\[12\]~47 13 COMB LCCOMB_X7_Y19_N30 2 " "Info: 13: + IC(0.000 ns) + CELL(0.146 ns) = 1.858 ns; Loc. = LCCOMB_X7_Y19_N30; Fanout = 2; COMB Node = 'count\[12\]~47'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { count[11]~45 count[12]~47 } "NODE_NAME" } } { "part6.v" "" { Text "H:/eeLab2/lab7/part6/part6.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.929 ns count\[13\]~49 14 COMB LCCOMB_X7_Y18_N0 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.929 ns; Loc. = LCCOMB_X7_Y18_N0; Fanout = 2; COMB Node = 'count\[13\]~49'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count[12]~47 count[13]~49 } "NODE_NAME" } } { "part6.v" "" { Text "H:/eeLab2/lab7/part6/part6.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.000 ns count\[14\]~51 15 COMB LCCOMB_X7_Y18_N2 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 2.000 ns; Loc. = LCCOMB_X7_Y18_N2; Fanout = 2; COMB Node = 'count\[14\]~51'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count[13]~49 count[14]~51 } "NODE_NAME" } } { "part6.v" "" { Text "H:/eeLab2/lab7/part6/part6.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.071 ns count\[15\]~53 16 COMB LCCOMB_X7_Y18_N4 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 2.071 ns; Loc. = LCCOMB_X7_Y18_N4; Fanout = 2; COMB Node = 'count\[15\]~53'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count[14]~51 count[15]~53 } "NODE_NAME" } } { "part6.v" "" { Text "H:/eeLab2/lab7/part6/part6.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.142 ns count\[16\]~55 17 COMB LCCOMB_X7_Y18_N6 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 2.142 ns; Loc. = LCCOMB_X7_Y18_N6; Fanout = 2; COMB Node = 'count\[16\]~55'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count[15]~53 count[16]~55 } "NODE_NAME" } } { "part6.v" "" { Text "H:/eeLab2/lab7/part6/part6.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.213 ns count\[17\]~57 18 COMB LCCOMB_X7_Y18_N8 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 2.213 ns; Loc. = LCCOMB_X7_Y18_N8; Fanout = 2; COMB Node = 'count\[17\]~57'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count[16]~55 count[17]~57 } "NODE_NAME" } } { "part6.v" "" { Text "H:/eeLab2/lab7/part6/part6.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.284 ns count\[18\]~59 19 COMB LCCOMB_X7_Y18_N10 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.284 ns; Loc. = LCCOMB_X7_Y18_N10; Fanout = 2; COMB Node = 'count\[18\]~59'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count[17]~57 count[18]~59 } "NODE_NAME" } } { "part6.v" "" { Text "H:/eeLab2/lab7/part6/part6.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.355 ns count\[19\]~61 20 COMB LCCOMB_X7_Y18_N12 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.355 ns; Loc. = LCCOMB_X7_Y18_N12; Fanout = 2; COMB Node = 'count\[19\]~61'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count[18]~59 count[19]~61 } "NODE_NAME" } } { "part6.v" "" { Text "H:/eeLab2/lab7/part6/part6.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.514 ns count\[20\]~63 21 COMB LCCOMB_X7_Y18_N14 2 " "Info: 21: + IC(0.000 ns) + CELL(0.159 ns) = 2.514 ns; Loc. = LCCOMB_X7_Y18_N14; Fanout = 2; COMB Node = 'count\[20\]~63'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { count[19]~61 count[20]~63 } "NODE_NAME" } } { "part6.v" "" { Text "H:/eeLab2/lab7/part6/part6.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.585 ns count\[21\]~65 22 COMB LCCOMB_X7_Y18_N16 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.585 ns; Loc. = LCCOMB_X7_Y18_N16; Fanout = 2; COMB Node = 'count\[21\]~65'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count[20]~63 count[21]~65 } "NODE_NAME" } } { "part6.v" "" { Text "H:/eeLab2/lab7/part6/part6.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.656 ns count\[22\]~67 23 COMB LCCOMB_X7_Y18_N18 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.656 ns; Loc. = LCCOMB_X7_Y18_N18; Fanout = 2; COMB Node = 'count\[22\]~67'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count[21]~65 count[22]~67 } "NODE_NAME" } } { "part6.v" "" { Text "H:/eeLab2/lab7/part6/part6.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.727 ns count\[23\]~69 24 COMB LCCOMB_X7_Y18_N20 1 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 2.727 ns; Loc. = LCCOMB_X7_Y18_N20; Fanout = 1; COMB Node = 'count\[23\]~69'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { count[22]~67 count[23]~69 } "NODE_NAME" } } { "part6.v" "" { Text "H:/eeLab2/lab7/part6/part6.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.137 ns count\[24\]~70 25 COMB LCCOMB_X7_Y18_N22 1 " "Info: 25: + IC(0.000 ns) + CELL(0.410 ns) = 3.137 ns; Loc. = LCCOMB_X7_Y18_N22; Fanout = 1; COMB Node = 'count\[24\]~70'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { count[23]~69 count[24]~70 } "NODE_NAME" } } { "part6.v" "" { Text "H:/eeLab2/lab7/part6/part6.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.221 ns count\[24\] 26 REG LCFF_X7_Y18_N23 3 " "Info: 26: + IC(0.000 ns) + CELL(0.084 ns) = 3.221 ns; Loc. = LCFF_X7_Y18_N23; Fanout = 3; REG Node = 'count\[24\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { count[24]~70 count[24] } "NODE_NAME" } } { "part6.v" "" { Text "H:/eeLab2/lab7/part6/part6.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.721 ns ( 84.48 % ) " "Info: Total cell delay = 2.721 ns ( 84.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.500 ns ( 15.52 % ) " "Info: Total interconnect delay = 0.500 ns ( 15.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.221 ns" { count[0] count[1]~25 count[2]~27 count[3]~29 count[4]~31 count[5]~33 count[6]~35 count[7]~37 count[8]~39 count[9]~41 count[10]~43 count[11]~45 count[12]~47 count[13]~49 count[14]~51 count[15]~53 count[16]~55 count[17]~57 count[18]~59 count[19]~61 count[20]~63 count[21]~65 count[22]~67 count[23]~69 count[24]~70 count[24] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "3.221 ns" { count[0] {} count[1]~25 {} count[2]~27 {} count[3]~29 {} count[4]~31 {} count[5]~33 {} count[6]~35 {} count[7]~37 {} count[8]~39 {} count[9]~41 {} count[10]~43 {} count[11]~45 {} count[12]~47 {} count[13]~49 {} count[14]~51 {} count[15]~53 {} count[16]~55 {} count[17]~57 {} count[18]~59 {} count[19]~61 {} count[20]~63 {} count[21]~65 {} count[22]~67 {} count[23]~69 {} count[24]~70 {} count[24] {} } { 0.000ns 0.500ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.370 ns - Smallest " "Info: - Smallest clock skew is -0.370 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.310 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 2.310 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "part6.v" "" { Text "H:/eeLab2/lab7/part6/part6.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.537 ns) 2.310 ns count\[24\] 2 REG LCFF_X7_Y18_N23 3 " "Info: 2: + IC(0.774 ns) + CELL(0.537 ns) = 2.310 ns; Loc. = LCFF_X7_Y18_N23; Fanout = 3; REG Node = 'count\[24\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "1.311 ns" { CLOCK_50 count[24] } "NODE_NAME" } } { "part6.v" "" { Text "H:/eeLab2/lab7/part6/part6.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 66.49 % ) " "Info: Total cell delay = 1.536 ns ( 66.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.774 ns ( 33.51 % ) " "Info: Total interconnect delay = 0.774 ns ( 33.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.310 ns" { CLOCK_50 count[24] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "2.310 ns" { CLOCK_50 {} CLOCK_50~combout {} count[24] {} } { 0.000ns 0.000ns 0.774ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.680 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 2.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "part6.v" "" { Text "H:/eeLab2/lab7/part6/part6.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 24 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 24; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "part6.v" "" { Text "H:/eeLab2/lab7/part6/part6.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 2.680 ns count\[0\] 3 REG LCFF_X7_Y19_N1 3 " "Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.680 ns; Loc. = LCFF_X7_Y19_N1; Fanout = 3; REG Node = 'count\[0\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { CLOCK_50~clkctrl count[0] } "NODE_NAME" } } { "part6.v" "" { Text "H:/eeLab2/lab7/part6/part6.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.31 % ) " "Info: Total cell delay = 1.536 ns ( 57.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.144 ns ( 42.69 % ) " "Info: Total interconnect delay = 1.144 ns ( 42.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { CLOCK_50 CLOCK_50~clkctrl count[0] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} count[0] {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.310 ns" { CLOCK_50 count[24] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "2.310 ns" { CLOCK_50 {} CLOCK_50~combout {} count[24] {} } { 0.000ns 0.000ns 0.774ns } { 0.000ns 0.999ns 0.537ns } "" } } { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { CLOCK_50 CLOCK_50~clkctrl count[0] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} count[0] {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "part6.v" "" { Text "H:/eeLab2/lab7/part6/part6.v" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "part6.v" "" { Text "H:/eeLab2/lab7/part6/part6.v" 17 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.221 ns" { count[0] count[1]~25 count[2]~27 count[3]~29 count[4]~31 count[5]~33 count[6]~35 count[7]~37 count[8]~39 count[9]~41 count[10]~43 count[11]~45 count[12]~47 count[13]~49 count[14]~51 count[15]~53 count[16]~55 count[17]~57 count[18]~59 count[19]~61 count[20]~63 count[21]~65 count[22]~67 count[23]~69 count[24]~70 count[24] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "3.221 ns" { count[0] {} count[1]~25 {} count[2]~27 {} count[3]~29 {} count[4]~31 {} count[5]~33 {} count[6]~35 {} count[7]~37 {} count[8]~39 {} count[9]~41 {} count[10]~43 {} count[11]~45 {} count[12]~47 {} count[13]~49 {} count[14]~51 {} count[15]~53 {} count[16]~55 {} count[17]~57 {} count[18]~59 {} count[19]~61 {} count[20]~63 {} count[21]~65 {} count[22]~67 {} count[23]~69 {} count[24]~70 {} count[24] {} } { 0.000ns 0.500ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.310 ns" { CLOCK_50 count[24] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "2.310 ns" { CLOCK_50 {} CLOCK_50~combout {} count[24] {} } { 0.000ns 0.000ns 0.774ns } { 0.000ns 0.999ns 0.537ns } "" } } { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { CLOCK_50 CLOCK_50~clkctrl count[0] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} count[0] {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "State:s0\|Q\[1\] SW\[1\] CLOCK_50 -1.325 ns register " "Info: tsu for register \"State:s0\|Q\[1\]\" (data pin = \"SW\[1\]\", clock pin = \"CLOCK_50\") is -1.325 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.900 ns + Longest pin register " "Info: + Longest pin to register delay is 3.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[1\] 1 PIN PIN_N26 12 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 12; PIN Node = 'SW\[1\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "part6.v" "" { Text "H:/eeLab2/lab7/part6/part6.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.415 ns) + CELL(0.438 ns) 2.852 ns Y_D\[1\]~0 2 COMB LCCOMB_X64_Y7_N0 17 " "Info: 2: + IC(1.415 ns) + CELL(0.438 ns) = 2.852 ns; Loc. = LCCOMB_X64_Y7_N0; Fanout = 17; COMB Node = 'Y_D\[1\]~0'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "1.853 ns" { SW[1] Y_D[1]~0 } "NODE_NAME" } } { "part6.v" "" { Text "H:/eeLab2/lab7/part6/part6.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 3.248 ns char_7seg:h1\|Display~0 3 COMB LCCOMB_X64_Y7_N14 2 " "Info: 3: + IC(0.246 ns) + CELL(0.150 ns) = 3.248 ns; Loc. = LCCOMB_X64_Y7_N14; Fanout = 2; COMB Node = 'char_7seg:h1\|Display~0'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { Y_D[1]~0 char_7seg:h1|Display~0 } "NODE_NAME" } } { "part6.v" "" { Text "H:/eeLab2/lab7/part6/part6.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.286 ns) + CELL(0.366 ns) 3.900 ns State:s0\|Q\[1\] 4 REG LCFF_X64_Y7_N5 8 " "Info: 4: + IC(0.286 ns) + CELL(0.366 ns) = 3.900 ns; Loc. = LCFF_X64_Y7_N5; Fanout = 8; REG Node = 'State:s0\|Q\[1\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.652 ns" { char_7seg:h1|Display~0 State:s0|Q[1] } "NODE_NAME" } } { "part6.v" "" { Text "H:/eeLab2/lab7/part6/part6.v" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.953 ns ( 50.08 % ) " "Info: Total cell delay = 1.953 ns ( 50.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.947 ns ( 49.92 % ) " "Info: Total interconnect delay = 1.947 ns ( 49.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { SW[1] Y_D[1]~0 char_7seg:h1|Display~0 State:s0|Q[1] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "3.900 ns" { SW[1] {} SW[1]~combout {} Y_D[1]~0 {} char_7seg:h1|Display~0 {} State:s0|Q[1] {} } { 0.000ns 0.000ns 1.415ns 0.246ns 0.286ns } { 0.000ns 0.999ns 0.438ns 0.150ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "part6.v" "" { Text "H:/eeLab2/lab7/part6/part6.v" 152 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 5.189 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to destination register is 5.189 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "part6.v" "" { Text "H:/eeLab2/lab7/part6/part6.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.787 ns) 2.560 ns count\[24\] 2 REG LCFF_X7_Y18_N23 3 " "Info: 2: + IC(0.774 ns) + CELL(0.787 ns) = 2.560 ns; Loc. = LCFF_X7_Y18_N23; Fanout = 3; REG Node = 'count\[24\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "1.561 ns" { CLOCK_50 count[24] } "NODE_NAME" } } { "part6.v" "" { Text "H:/eeLab2/lab7/part6/part6.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.065 ns) + CELL(0.000 ns) 3.625 ns count\[24\]~clkctrl 3 COMB CLKCTRL_G1 3 " "Info: 3: + IC(1.065 ns) + CELL(0.000 ns) = 3.625 ns; Loc. = CLKCTRL_G1; Fanout = 3; COMB Node = 'count\[24\]~clkctrl'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "1.065 ns" { count[24] count[24]~clkctrl } "NODE_NAME" } } { "part6.v" "" { Text "H:/eeLab2/lab7/part6/part6.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.537 ns) 5.189 ns State:s0\|Q\[1\] 4 REG LCFF_X64_Y7_N5 8 " "Info: 4: + IC(1.027 ns) + CELL(0.537 ns) = 5.189 ns; Loc. = LCFF_X64_Y7_N5; Fanout = 8; REG Node = 'State:s0\|Q\[1\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { count[24]~clkctrl State:s0|Q[1] } "NODE_NAME" } } { "part6.v" "" { Text "H:/eeLab2/lab7/part6/part6.v" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 44.77 % ) " "Info: Total cell delay = 2.323 ns ( 44.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.866 ns ( 55.23 % ) " "Info: Total interconnect delay = 2.866 ns ( 55.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "5.189 ns" { CLOCK_50 count[24] count[24]~clkctrl State:s0|Q[1] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "5.189 ns" { CLOCK_50 {} CLOCK_50~combout {} count[24] {} count[24]~clkctrl {} State:s0|Q[1] {} } { 0.000ns 0.000ns 0.774ns 1.065ns 1.027ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { SW[1] Y_D[1]~0 char_7seg:h1|Display~0 State:s0|Q[1] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "3.900 ns" { SW[1] {} SW[1]~combout {} Y_D[1]~0 {} char_7seg:h1|Display~0 {} State:s0|Q[1] {} } { 0.000ns 0.000ns 1.415ns 0.246ns 0.286ns } { 0.000ns 0.999ns 0.438ns 0.150ns 0.366ns } "" } } { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "5.189 ns" { CLOCK_50 count[24] count[24]~clkctrl State:s0|Q[1] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "5.189 ns" { CLOCK_50 {} CLOCK_50~combout {} count[24] {} count[24]~clkctrl {} State:s0|Q[1] {} } { 0.000ns 0.000ns 0.774ns 1.065ns 1.027ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 HEX4\[1\] State:s0\|Q\[1\] 15.250 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"HEX4\[1\]\" through register \"State:s0\|Q\[1\]\" is 15.250 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 5.189 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to source register is 5.189 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "part6.v" "" { Text "H:/eeLab2/lab7/part6/part6.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.787 ns) 2.560 ns count\[24\] 2 REG LCFF_X7_Y18_N23 3 " "Info: 2: + IC(0.774 ns) + CELL(0.787 ns) = 2.560 ns; Loc. = LCFF_X7_Y18_N23; Fanout = 3; REG Node = 'count\[24\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "1.561 ns" { CLOCK_50 count[24] } "NODE_NAME" } } { "part6.v" "" { Text "H:/eeLab2/lab7/part6/part6.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.065 ns) + CELL(0.000 ns) 3.625 ns count\[24\]~clkctrl 3 COMB CLKCTRL_G1 3 " "Info: 3: + IC(1.065 ns) + CELL(0.000 ns) = 3.625 ns; Loc. = CLKCTRL_G1; Fanout = 3; COMB Node = 'count\[24\]~clkctrl'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "1.065 ns" { count[24] count[24]~clkctrl } "NODE_NAME" } } { "part6.v" "" { Text "H:/eeLab2/lab7/part6/part6.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.537 ns) 5.189 ns State:s0\|Q\[1\] 4 REG LCFF_X64_Y7_N5 8 " "Info: 4: + IC(1.027 ns) + CELL(0.537 ns) = 5.189 ns; Loc. = LCFF_X64_Y7_N5; Fanout = 8; REG Node = 'State:s0\|Q\[1\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { count[24]~clkctrl State:s0|Q[1] } "NODE_NAME" } } { "part6.v" "" { Text "H:/eeLab2/lab7/part6/part6.v" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 44.77 % ) " "Info: Total cell delay = 2.323 ns ( 44.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.866 ns ( 55.23 % ) " "Info: Total interconnect delay = 2.866 ns ( 55.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "5.189 ns" { CLOCK_50 count[24] count[24]~clkctrl State:s0|Q[1] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "5.189 ns" { CLOCK_50 {} CLOCK_50~combout {} count[24] {} count[24]~clkctrl {} State:s0|Q[1] {} } { 0.000ns 0.000ns 0.774ns 1.065ns 1.027ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "part6.v" "" { Text "H:/eeLab2/lab7/part6/part6.v" 152 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.811 ns + Longest register pin " "Info: + Longest register to pin delay is 9.811 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns State:s0\|Q\[1\] 1 REG LCFF_X64_Y7_N5 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y7_N5; Fanout = 8; REG Node = 'State:s0\|Q\[1\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { State:s0|Q[1] } "NODE_NAME" } } { "part6.v" "" { Text "H:/eeLab2/lab7/part6/part6.v" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.364 ns) + CELL(0.275 ns) 0.639 ns Mux0~1 2 COMB LCCOMB_X64_Y7_N12 2 " "Info: 2: + IC(0.364 ns) + CELL(0.275 ns) = 0.639 ns; Loc. = LCCOMB_X64_Y7_N12; Fanout = 2; COMB Node = 'Mux0~1'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.639 ns" { State:s0|Q[1] Mux0~1 } "NODE_NAME" } } { "part6.v" "" { Text "H:/eeLab2/lab7/part6/part6.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.277 ns) + CELL(0.438 ns) 1.354 ns Y_D\[0\]~1 3 COMB LCCOMB_X64_Y7_N16 7 " "Info: 3: + IC(0.277 ns) + CELL(0.438 ns) = 1.354 ns; Loc. = LCCOMB_X64_Y7_N16; Fanout = 7; COMB Node = 'Y_D\[0\]~1'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.715 ns" { Mux0~1 Y_D[0]~1 } "NODE_NAME" } } { "part6.v" "" { Text "H:/eeLab2/lab7/part6/part6.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.765 ns) + CELL(0.371 ns) 2.490 ns char_7seg:h4\|Decoder1~2 4 COMB LCCOMB_X64_Y8_N14 5 " "Info: 4: + IC(0.765 ns) + CELL(0.371 ns) = 2.490 ns; Loc. = LCCOMB_X64_Y8_N14; Fanout = 5; COMB Node = 'char_7seg:h4\|Decoder1~2'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "1.136 ns" { Y_D[0]~1 char_7seg:h4|Decoder1~2 } "NODE_NAME" } } { "part6.v" "" { Text "H:/eeLab2/lab7/part6/part6.v" 130 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.679 ns) + CELL(2.642 ns) 9.811 ns HEX4\[1\] 5 PIN PIN_U1 0 " "Info: 5: + IC(4.679 ns) + CELL(2.642 ns) = 9.811 ns; Loc. = PIN_U1; Fanout = 0; PIN Node = 'HEX4\[1\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "7.321 ns" { char_7seg:h4|Decoder1~2 HEX4[1] } "NODE_NAME" } } { "part6.v" "" { Text "H:/eeLab2/lab7/part6/part6.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.726 ns ( 37.98 % ) " "Info: Total cell delay = 3.726 ns ( 37.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.085 ns ( 62.02 % ) " "Info: Total interconnect delay = 6.085 ns ( 62.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "9.811 ns" { State:s0|Q[1] Mux0~1 Y_D[0]~1 char_7seg:h4|Decoder1~2 HEX4[1] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "9.811 ns" { State:s0|Q[1] {} Mux0~1 {} Y_D[0]~1 {} char_7seg:h4|Decoder1~2 {} HEX4[1] {} } { 0.000ns 0.364ns 0.277ns 0.765ns 4.679ns } { 0.000ns 0.275ns 0.438ns 0.371ns 2.642ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "5.189 ns" { CLOCK_50 count[24] count[24]~clkctrl State:s0|Q[1] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "5.189 ns" { CLOCK_50 {} CLOCK_50~combout {} count[24] {} count[24]~clkctrl {} State:s0|Q[1] {} } { 0.000ns 0.000ns 0.774ns 1.065ns 1.027ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "9.811 ns" { State:s0|Q[1] Mux0~1 Y_D[0]~1 char_7seg:h4|Decoder1~2 HEX4[1] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "9.811 ns" { State:s0|Q[1] {} Mux0~1 {} Y_D[0]~1 {} char_7seg:h4|Decoder1~2 {} HEX4[1] {} } { 0.000ns 0.364ns 0.277ns 0.765ns 4.679ns } { 0.000ns 0.275ns 0.438ns 0.371ns 2.642ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SW\[1\] HEX4\[1\] 12.029 ns Longest " "Info: Longest tpd from source pin \"SW\[1\]\" to destination pin \"HEX4\[1\]\" is 12.029 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[1\] 1 PIN PIN_N26 12 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 12; PIN Node = 'SW\[1\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "part6.v" "" { Text "H:/eeLab2/lab7/part6/part6.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.422 ns) + CELL(0.436 ns) 2.857 ns Mux0~1 2 COMB LCCOMB_X64_Y7_N12 2 " "Info: 2: + IC(1.422 ns) + CELL(0.436 ns) = 2.857 ns; Loc. = LCCOMB_X64_Y7_N12; Fanout = 2; COMB Node = 'Mux0~1'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "1.858 ns" { SW[1] Mux0~1 } "NODE_NAME" } } { "part6.v" "" { Text "H:/eeLab2/lab7/part6/part6.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.277 ns) + CELL(0.438 ns) 3.572 ns Y_D\[0\]~1 3 COMB LCCOMB_X64_Y7_N16 7 " "Info: 3: + IC(0.277 ns) + CELL(0.438 ns) = 3.572 ns; Loc. = LCCOMB_X64_Y7_N16; Fanout = 7; COMB Node = 'Y_D\[0\]~1'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.715 ns" { Mux0~1 Y_D[0]~1 } "NODE_NAME" } } { "part6.v" "" { Text "H:/eeLab2/lab7/part6/part6.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.765 ns) + CELL(0.371 ns) 4.708 ns char_7seg:h4\|Decoder1~2 4 COMB LCCOMB_X64_Y8_N14 5 " "Info: 4: + IC(0.765 ns) + CELL(0.371 ns) = 4.708 ns; Loc. = LCCOMB_X64_Y8_N14; Fanout = 5; COMB Node = 'char_7seg:h4\|Decoder1~2'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "1.136 ns" { Y_D[0]~1 char_7seg:h4|Decoder1~2 } "NODE_NAME" } } { "part6.v" "" { Text "H:/eeLab2/lab7/part6/part6.v" 130 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.679 ns) + CELL(2.642 ns) 12.029 ns HEX4\[1\] 5 PIN PIN_U1 0 " "Info: 5: + IC(4.679 ns) + CELL(2.642 ns) = 12.029 ns; Loc. = PIN_U1; Fanout = 0; PIN Node = 'HEX4\[1\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "7.321 ns" { char_7seg:h4|Decoder1~2 HEX4[1] } "NODE_NAME" } } { "part6.v" "" { Text "H:/eeLab2/lab7/part6/part6.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.886 ns ( 40.62 % ) " "Info: Total cell delay = 4.886 ns ( 40.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.143 ns ( 59.38 % ) " "Info: Total interconnect delay = 7.143 ns ( 59.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "12.029 ns" { SW[1] Mux0~1 Y_D[0]~1 char_7seg:h4|Decoder1~2 HEX4[1] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "12.029 ns" { SW[1] {} SW[1]~combout {} Mux0~1 {} Y_D[0]~1 {} char_7seg:h4|Decoder1~2 {} HEX4[1] {} } { 0.000ns 0.000ns 1.422ns 0.277ns 0.765ns 4.679ns } { 0.000ns 0.999ns 0.436ns 0.438ns 0.371ns 2.642ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "State:s0\|Q\[0\] SW\[1\] CLOCK_50 2.813 ns register " "Info: th for register \"State:s0\|Q\[0\]\" (data pin = \"SW\[1\]\", clock pin = \"CLOCK_50\") is 2.813 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 5.189 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 5.189 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "part6.v" "" { Text "H:/eeLab2/lab7/part6/part6.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.787 ns) 2.560 ns count\[24\] 2 REG LCFF_X7_Y18_N23 3 " "Info: 2: + IC(0.774 ns) + CELL(0.787 ns) = 2.560 ns; Loc. = LCFF_X7_Y18_N23; Fanout = 3; REG Node = 'count\[24\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "1.561 ns" { CLOCK_50 count[24] } "NODE_NAME" } } { "part6.v" "" { Text "H:/eeLab2/lab7/part6/part6.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.065 ns) + CELL(0.000 ns) 3.625 ns count\[24\]~clkctrl 3 COMB CLKCTRL_G1 3 " "Info: 3: + IC(1.065 ns) + CELL(0.000 ns) = 3.625 ns; Loc. = CLKCTRL_G1; Fanout = 3; COMB Node = 'count\[24\]~clkctrl'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "1.065 ns" { count[24] count[24]~clkctrl } "NODE_NAME" } } { "part6.v" "" { Text "H:/eeLab2/lab7/part6/part6.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.537 ns) 5.189 ns State:s0\|Q\[0\] 4 REG LCFF_X64_Y7_N27 12 " "Info: 4: + IC(1.027 ns) + CELL(0.537 ns) = 5.189 ns; Loc. = LCFF_X64_Y7_N27; Fanout = 12; REG Node = 'State:s0\|Q\[0\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { count[24]~clkctrl State:s0|Q[0] } "NODE_NAME" } } { "part6.v" "" { Text "H:/eeLab2/lab7/part6/part6.v" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 44.77 % ) " "Info: Total cell delay = 2.323 ns ( 44.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.866 ns ( 55.23 % ) " "Info: Total interconnect delay = 2.866 ns ( 55.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "5.189 ns" { CLOCK_50 count[24] count[24]~clkctrl State:s0|Q[0] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "5.189 ns" { CLOCK_50 {} CLOCK_50~combout {} count[24] {} count[24]~clkctrl {} State:s0|Q[0] {} } { 0.000ns 0.000ns 0.774ns 1.065ns 1.027ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "part6.v" "" { Text "H:/eeLab2/lab7/part6/part6.v" 152 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.642 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.642 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[1\] 1 PIN PIN_N26 12 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 12; PIN Node = 'SW\[1\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "part6.v" "" { Text "H:/eeLab2/lab7/part6/part6.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.409 ns) + CELL(0.150 ns) 2.558 ns Y_D\[0\]~2 2 COMB LCCOMB_X64_Y7_N26 5 " "Info: 2: + IC(1.409 ns) + CELL(0.150 ns) = 2.558 ns; Loc. = LCCOMB_X64_Y7_N26; Fanout = 5; COMB Node = 'Y_D\[0\]~2'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "1.559 ns" { SW[1] Y_D[0]~2 } "NODE_NAME" } } { "part6.v" "" { Text "H:/eeLab2/lab7/part6/part6.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.642 ns State:s0\|Q\[0\] 3 REG LCFF_X64_Y7_N27 12 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.642 ns; Loc. = LCFF_X64_Y7_N27; Fanout = 12; REG Node = 'State:s0\|Q\[0\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Y_D[0]~2 State:s0|Q[0] } "NODE_NAME" } } { "part6.v" "" { Text "H:/eeLab2/lab7/part6/part6.v" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.233 ns ( 46.67 % ) " "Info: Total cell delay = 1.233 ns ( 46.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.409 ns ( 53.33 % ) " "Info: Total interconnect delay = 1.409 ns ( 53.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.642 ns" { SW[1] Y_D[0]~2 State:s0|Q[0] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "2.642 ns" { SW[1] {} SW[1]~combout {} Y_D[0]~2 {} State:s0|Q[0] {} } { 0.000ns 0.000ns 1.409ns 0.000ns } { 0.000ns 0.999ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "5.189 ns" { CLOCK_50 count[24] count[24]~clkctrl State:s0|Q[0] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "5.189 ns" { CLOCK_50 {} CLOCK_50~combout {} count[24] {} count[24]~clkctrl {} State:s0|Q[0] {} } { 0.000ns 0.000ns 0.774ns 1.065ns 1.027ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.642 ns" { SW[1] Y_D[0]~2 State:s0|Q[0] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "2.642 ns" { SW[1] {} SW[1]~combout {} Y_D[0]~2 {} State:s0|Q[0] {} } { 0.000ns 0.000ns 1.409ns 0.000ns } { 0.000ns 0.999ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "136 " "Info: Peak virtual memory: 136 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 28 20:51:57 2011 " "Info: Processing ended: Mon Mar 28 20:51:57 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
