$date
	Mon Jan  3 16:54:36 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module pc1_tb $end
$var wire 1 ! o_CLK $end
$var reg 1 " control $end
$var reg 1 # i_CLK $end
$var reg 1 $ i_RST $end
$scope module pc $end
$var wire 1 " control $end
$var wire 1 # i_CLK $end
$var wire 1 $ i_RST $end
$var reg 1 ! o_CLK $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
x!
$end
#5
1$
#10
0$
#20
0!
1#
#25
1"
#30
1!
1$
#35
0$
#10000
