/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire [2:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [9:0] celloutsig_0_1z;
  wire [12:0] celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_36z;
  wire [5:0] celloutsig_0_38z;
  wire [5:0] celloutsig_0_39z;
  reg [7:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [11:0] celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [8:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [5:0] celloutsig_1_13z;
  wire celloutsig_1_17z;
  wire [11:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [12:0] celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire [7:0] celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  wire [18:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_12z = ~((celloutsig_1_3z | in_data[156]) & celloutsig_1_9z[17]);
  assign celloutsig_0_9z = ~((celloutsig_0_3z[4] | celloutsig_0_3z[2]) & celloutsig_0_5z[7]);
  assign celloutsig_0_19z = ~((celloutsig_0_16z | celloutsig_0_18z[0]) & celloutsig_0_18z[0]);
  assign celloutsig_0_4z = in_data[10] | celloutsig_0_2z;
  assign celloutsig_1_19z = celloutsig_1_18z[10] | celloutsig_1_12z;
  assign celloutsig_1_17z = ~(celloutsig_1_12z ^ celloutsig_1_13z[5]);
  assign celloutsig_0_7z = ~(celloutsig_0_2z ^ celloutsig_0_0z);
  assign celloutsig_0_39z = { celloutsig_0_38z[5:1], celloutsig_0_19z } + { celloutsig_0_19z, celloutsig_0_19z, celloutsig_0_36z, celloutsig_0_14z, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_1_9z = { in_data[108:101], celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_3z } + { celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_7z };
  assign celloutsig_1_11z = { celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_4z } + in_data[169:161];
  assign celloutsig_1_18z = { in_data[134:128], celloutsig_1_7z } + { celloutsig_1_3z, celloutsig_1_17z, celloutsig_1_3z, celloutsig_1_11z };
  assign celloutsig_0_18z = celloutsig_0_6z / { 1'h1, celloutsig_0_8z[0], celloutsig_0_2z };
  assign celloutsig_1_0z = in_data[191:171] === in_data[169:149];
  assign celloutsig_1_3z = { in_data[138:137], celloutsig_1_0z } > { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_2z = celloutsig_0_1z[4:2] > { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_11z = in_data[72:50] && { in_data[43:23], celloutsig_0_10z, celloutsig_0_10z };
  assign celloutsig_0_14z = { celloutsig_0_1z[0], celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_2z } && { celloutsig_0_1z[5:3], celloutsig_0_10z, celloutsig_0_12z };
  assign celloutsig_0_0z = ! in_data[67:57];
  assign celloutsig_0_12z = ! celloutsig_0_3z[6:4];
  assign celloutsig_0_16z = ! { celloutsig_0_3z[1:0], celloutsig_0_13z };
  assign celloutsig_1_1z = in_data[167:155] * { in_data[158:147], celloutsig_1_0z };
  assign celloutsig_0_38z = - in_data[75:70];
  assign celloutsig_1_4z = - { celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_5z = celloutsig_1_1z[6:1] | in_data[180:175];
  assign celloutsig_1_6z = celloutsig_1_1z[11:4] | in_data[164:157];
  assign celloutsig_1_13z = celloutsig_1_5z | celloutsig_1_5z;
  assign celloutsig_0_5z = { celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_4z } | { celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_27z = { in_data[27:16], celloutsig_0_11z } | { celloutsig_0_5z[9:1], celloutsig_0_4z, celloutsig_0_6z };
  assign celloutsig_0_36z = | { celloutsig_0_18z[1], celloutsig_0_16z, celloutsig_0_27z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_0z };
  assign celloutsig_0_13z = | { celloutsig_0_5z[1], celloutsig_0_7z, celloutsig_0_0z };
  assign celloutsig_0_10z = celloutsig_0_3z[1] & celloutsig_0_0z;
  assign celloutsig_1_7z = celloutsig_1_5z[4:0] << { celloutsig_1_1z[3:0], celloutsig_1_0z };
  assign celloutsig_0_6z = { celloutsig_0_3z[6:5], celloutsig_0_2z } << { celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_1z = { in_data[49:44], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } << { in_data[73:65], celloutsig_0_0z };
  assign celloutsig_0_8z = celloutsig_0_3z[6:4] >>> { celloutsig_0_6z[1:0], celloutsig_0_7z };
  always_latch
    if (!clkin_data[0]) celloutsig_0_3z = 8'h00;
    else if (!celloutsig_1_18z[0]) celloutsig_0_3z = { in_data[27:22], celloutsig_0_2z, celloutsig_0_2z };
  assign { out_data[139:128], out_data[96], out_data[37:32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_38z, celloutsig_0_39z };
endmodule
