TRACE::2021-02-12.16:42:01::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:01::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:01::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:03::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:42:03::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:03::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:42:03::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-02-12.16:42:09::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2021-02-12.16:42:09::SCWWriter::formatted JSON is {
	"platformName":	"zcu102",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"zcu102",
	"platHandOff":	"C:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/fixed_hwplatforms/zcu102.xsa",
	"platIntHandOff":	"<platformDir>/hw/zcu102.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2021-02-12.16:42:10::SCWWriter::formatted JSON is {
	"platformName":	"zcu102",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"zcu102",
	"platHandOff":	"C:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/fixed_hwplatforms/zcu102.xsa",
	"platIntHandOff":	"<platformDir>/hw/zcu102.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"zcu102",
	"systems":	[{
			"systemName":	"zcu102",
			"systemDesc":	"zcu102",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"zcu102"
		}]
}
TRACE::2021-02-12.16:42:10::SCWPlatform::Boot application domains not present, creating them
TRACE::2021-02-12.16:42:10::SCWDomain::checking for install qemu data   : 
TRACE::2021-02-12.16:42:10::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/
TRACE::2021-02-12.16:42:10::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2021-02-12.16:42:10::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2021-02-12.16:42:10::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:10::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:10::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:10::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:42:10::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:10::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:42:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-02-12.16:42:10::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-02-12.16:42:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:42:10::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:10::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:10::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:10::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:42:10::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:10::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:42:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-02-12.16:42:10::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-02-12.16:42:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:42:10::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:10::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:10::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:10::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:42:10::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:10::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:42:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-02-12.16:42:10::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-02-12.16:42:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:42:10::SCWPlatform::Boot application domain added for zynqmp_fsbl
TRACE::2021-02-12.16:42:10::SCWPlatform::Generating the sources  .
TRACE::2021-02-12.16:42:10::SCWBDomain::Generating boot domain sources.
TRACE::2021-02-12.16:42:10::SCWBDomain:: Generating the zynqmp_fsbl Application.
TRACE::2021-02-12.16:42:10::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:10::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:10::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:10::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:42:10::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:10::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:42:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-02-12.16:42:10::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-02-12.16:42:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:42:10::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-02-12.16:42:10::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-02-12.16:42:10::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-02-12.16:42:10::SCWMssOS::mss does not exists at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-02-12.16:42:10::SCWMssOS::Creating sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-02-12.16:42:10::SCWMssOS::Adding the swdes entry, created swdb C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-02-12.16:42:10::SCWMssOS::updating the scw layer changes to swdes at   C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-02-12.16:42:10::SCWMssOS::Writing mss at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-02-12.16:42:10::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2021-02-12.16:42:10::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2021-02-12.16:42:10::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2021-02-12.16:42:10::SCWBDomain::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2021-02-12.16:42:16::SCWPlatform::Generating sources Done.
TRACE::2021-02-12.16:42:16::SCWDomain::checking for install qemu data   : 
TRACE::2021-02-12.16:42:16::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/
TRACE::2021-02-12.16:42:16::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2021-02-12.16:42:16::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2021-02-12.16:42:16::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:16::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:16::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:16::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:42:16::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:16::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:42:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-02-12.16:42:16::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-02-12.16:42:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:42:16::SCWPlatform::Boot application domain added for zynqmp_pmufw
TRACE::2021-02-12.16:42:16::SCWPlatform::Generating the sources  .
TRACE::2021-02-12.16:42:16::SCWBDomain::Generating boot domain sources.
TRACE::2021-02-12.16:42:16::SCWBDomain:: Generating the zynqmp_pmufw Application.
TRACE::2021-02-12.16:42:16::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:16::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:16::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:16::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:42:16::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:16::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:42:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-02-12.16:42:16::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-02-12.16:42:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:42:16::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-02-12.16:42:16::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss||

TRACE::2021-02-12.16:42:16::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-02-12.16:42:16::SCWMssOS::mss does not exists at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-02-12.16:42:16::SCWMssOS::Creating sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-02-12.16:42:17::SCWMssOS::Adding the swdes entry, created swdb C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-02-12.16:42:17::SCWMssOS::updating the scw layer changes to swdes at   C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-02-12.16:42:17::SCWMssOS::Writing mss at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-02-12.16:42:17::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2021-02-12.16:42:17::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2021-02-12.16:42:17::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2021-02-12.16:42:17::SCWBDomain::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2021-02-12.16:42:20::SCWPlatform::Generating sources Done.
TRACE::2021-02-12.16:42:20::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:20::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:20::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:20::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:42:20::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:20::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:42:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-02-12.16:42:20::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-02-12.16:42:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:42:20::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-02-12.16:42:20::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss||

KEYINFO::2021-02-12.16:42:20::SCWMssOS::Could not open the swdb for C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
KEYINFO::2021-02-12.16:42:20::SCWMssOS::Could not open the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss is not found

TRACE::2021-02-12.16:42:20::SCWMssOS::Cleared the swdb table entry
KEYINFO::2021-02-12.16:42:20::SCWMssOS::Could not open the swdb for C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
KEYINFO::2021-02-12.16:42:20::SCWMssOS::Could not open the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss is not found

TRACE::2021-02-12.16:42:20::SCWMssOS::Cleared the swdb table entry
TRACE::2021-02-12.16:42:20::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-02-12.16:42:20::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-02-12.16:42:20::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-02-12.16:42:20::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2021-02-12.16:42:20::SCWMssOS::updating the scw layer about changes
TRACE::2021-02-12.16:42:20::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-02-12.16:42:20::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:20::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:20::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:20::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:42:20::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:20::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:42:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-02-12.16:42:20::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-02-12.16:42:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:42:20::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-02-12.16:42:20::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-02-12.16:42:20::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-02-12.16:42:20::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-02-12.16:42:20::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-02-12.16:42:20::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2021-02-12.16:42:20::SCWMssOS::updating the scw layer about changes
TRACE::2021-02-12.16:42:20::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-02-12.16:42:20::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-02-12.16:42:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-12.16:42:20::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-12.16:42:20::SCWMssOS::Commit changes completed.
TRACE::2021-02-12.16:42:20::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-02-12.16:42:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-12.16:42:20::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-12.16:42:20::SCWMssOS::Commit changes completed.
TRACE::2021-02-12.16:42:21::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:21::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:21::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:21::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:42:21::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:21::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:42:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-02-12.16:42:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-02-12.16:42:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:42:21::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-02-12.16:42:21::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-02-12.16:42:21::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-02-12.16:42:21::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:21::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:21::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:21::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:42:21::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:21::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:42:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-02-12.16:42:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-02-12.16:42:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:42:21::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-02-12.16:42:21::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-02-12.16:42:21::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-02-12.16:42:21::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:21::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:21::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:21::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:42:21::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:21::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:42:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-02-12.16:42:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-02-12.16:42:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:42:21::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-02-12.16:42:21::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-02-12.16:42:21::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-02-12.16:42:21::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:21::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:21::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:21::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:42:21::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:21::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:42:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-02-12.16:42:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-02-12.16:42:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:42:21::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-02-12.16:42:21::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-02-12.16:42:21::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-02-12.16:42:21::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:21::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:21::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:21::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:42:21::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:21::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:42:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-02-12.16:42:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-02-12.16:42:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:42:21::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-02-12.16:42:21::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-02-12.16:42:21::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-02-12.16:42:21::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:21::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:21::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:21::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:42:21::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:21::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:42:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-02-12.16:42:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-02-12.16:42:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:42:21::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-02-12.16:42:21::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-02-12.16:42:21::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-02-12.16:42:21::SCWWriter::formatted JSON is {
	"platformName":	"zcu102",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"zcu102",
	"platHandOff":	"C:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/fixed_hwplatforms/zcu102.xsa",
	"platIntHandOff":	"<platformDir>/hw/zcu102.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"zcu102",
	"systems":	[{
			"systemName":	"zcu102",
			"systemDesc":	"zcu102",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"zcu102",
			"sysActiveDom":	"zynqmp_pmufw",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"921aea9f4fe2f0330e4cb25ac03f47a8",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilsecure:4.2", "xilpm:3.1"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"2a1817e17850234df3dc0fcf2517d7d0",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.2", "xilsecure:4.2", "xilskey:6.9"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-02-12.16:42:21::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-02-12.16:42:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-12.16:42:21::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-12.16:42:21::SCWMssOS::Commit changes completed.
TRACE::2021-02-12.16:42:21::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-02-12.16:42:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-12.16:42:21::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-12.16:42:21::SCWMssOS::Commit changes completed.
TRACE::2021-02-12.16:42:21::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:21::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:21::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:21::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:42:21::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:21::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:42:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-02-12.16:42:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-02-12.16:42:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:42:21::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-02-12.16:42:21::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-02-12.16:42:21::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-02-12.16:42:21::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:21::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:21::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:21::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:42:21::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:21::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:42:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-02-12.16:42:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-02-12.16:42:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:42:21::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-02-12.16:42:21::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-02-12.16:42:21::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-02-12.16:42:21::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:21::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:21::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:21::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:42:21::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:21::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:42:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-02-12.16:42:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-02-12.16:42:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:42:21::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-02-12.16:42:21::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-02-12.16:42:21::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-02-12.16:42:21::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:21::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:21::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:21::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:42:21::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:21::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:42:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-02-12.16:42:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-02-12.16:42:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:42:21::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-02-12.16:42:21::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-02-12.16:42:21::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-02-12.16:42:21::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:21::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:21::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:21::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:42:21::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:21::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:42:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-02-12.16:42:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-02-12.16:42:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:42:21::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-02-12.16:42:21::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-02-12.16:42:21::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-02-12.16:42:21::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:21::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:21::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:21::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:42:21::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:21::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:42:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-02-12.16:42:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-02-12.16:42:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:42:21::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-02-12.16:42:21::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-02-12.16:42:21::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-02-12.16:42:21::SCWWriter::formatted JSON is {
	"platformName":	"zcu102",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"zcu102",
	"platHandOff":	"C:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/fixed_hwplatforms/zcu102.xsa",
	"platIntHandOff":	"<platformDir>/hw/zcu102.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"zcu102",
	"systems":	[{
			"systemName":	"zcu102",
			"systemDesc":	"zcu102",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"zcu102",
			"sysActiveDom":	"zynqmp_pmufw",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"921aea9f4fe2f0330e4cb25ac03f47a8",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilsecure:4.2", "xilpm:3.1"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"2a1817e17850234df3dc0fcf2517d7d0",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.2", "xilsecure:4.2", "xilskey:6.9"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-02-12.16:42:21::SCWDomain::checking for install qemu data   : 
TRACE::2021-02-12.16:42:21::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/
TRACE::2021-02-12.16:42:21::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2021-02-12.16:42:21::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2021-02-12.16:42:21::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:21::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:21::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:21::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:42:21::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:21::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:42:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-02-12.16:42:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-02-12.16:42:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:42:21::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:21::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:21::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:21::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:42:21::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:21::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:42:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-02-12.16:42:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-02-12.16:42:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:42:21::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:21::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:21::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:21::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:42:21::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:21::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:42:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-02-12.16:42:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-02-12.16:42:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:42:21::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-02-12.16:42:21::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-02-12.16:42:21::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-02-12.16:42:21::SCWMssOS::mss does not exists at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-02-12.16:42:21::SCWMssOS::Creating sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-02-12.16:42:21::SCWMssOS::Adding the swdes entry, created swdb C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss with des name C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-02-12.16:42:21::SCWMssOS::updating the scw layer changes to swdes at   C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-02-12.16:42:21::SCWMssOS::Writing mss at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-02-12.16:42:21::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp
TRACE::2021-02-12.16:42:21::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2021-02-12.16:42:22::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2021-02-12.16:42:22::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp
TRACE::2021-02-12.16:42:22::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2021-02-12.16:42:24::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-02-12.16:42:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-12.16:42:24::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-12.16:42:24::SCWMssOS::Commit changes completed.
TRACE::2021-02-12.16:42:24::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-02-12.16:42:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-12.16:42:24::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-12.16:42:24::SCWMssOS::Commit changes completed.
TRACE::2021-02-12.16:42:24::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-02-12.16:42:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-12.16:42:24::SCWMssOS::Running validate of swdbs.
KEYINFO::2021-02-12.16:42:24::SCWMssOS::Could not open the swdb for C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
KEYINFO::2021-02-12.16:42:24::SCWMssOS::Could not open the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss is not found

TRACE::2021-02-12.16:42:24::SCWMssOS::Cleared the swdb table entry
TRACE::2021-02-12.16:42:24::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss with des name system_1
TRACE::2021-02-12.16:42:24::SCWMssOS::Writing the mss file completed C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-02-12.16:42:24::SCWMssOS::Commit changes completed.
TRACE::2021-02-12.16:42:24::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:24::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:24::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:24::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:42:24::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:24::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:42:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-02-12.16:42:24::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-02-12.16:42:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:42:24::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-02-12.16:42:24::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-02-12.16:42:24::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-02-12.16:42:24::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:24::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:24::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:24::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:42:24::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:24::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:42:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-02-12.16:42:24::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-02-12.16:42:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:42:24::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-02-12.16:42:24::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-02-12.16:42:24::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-02-12.16:42:24::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:24::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:24::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:24::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:42:24::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:24::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:42:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-02-12.16:42:24::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-02-12.16:42:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:42:24::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-02-12.16:42:24::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-02-12.16:42:24::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-02-12.16:42:24::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:24::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:24::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:24::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:42:24::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:24::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:42:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-02-12.16:42:24::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-02-12.16:42:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:42:24::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-02-12.16:42:24::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-02-12.16:42:24::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-02-12.16:42:24::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:24::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:24::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:24::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:42:24::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:24::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:42:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-02-12.16:42:24::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-02-12.16:42:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:42:24::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-02-12.16:42:24::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-02-12.16:42:24::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-02-12.16:42:24::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:24::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:24::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:24::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:42:24::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:24::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:42:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-02-12.16:42:24::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-02-12.16:42:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:42:24::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-02-12.16:42:24::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-02-12.16:42:24::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-02-12.16:42:24::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:24::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:24::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:24::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:42:24::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:24::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:42:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-02-12.16:42:24::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-02-12.16:42:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:42:24::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-02-12.16:42:24::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-02-12.16:42:24::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-02-12.16:42:24::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:24::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:24::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:24::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:42:24::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:24::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:42:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-02-12.16:42:24::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-02-12.16:42:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:42:24::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-02-12.16:42:24::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-02-12.16:42:24::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-02-12.16:42:24::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:24::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:24::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:24::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:42:24::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:24::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:42:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-02-12.16:42:24::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-02-12.16:42:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:42:24::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-02-12.16:42:24::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-02-12.16:42:24::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-02-12.16:42:24::SCWWriter::formatted JSON is {
	"platformName":	"zcu102",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"zcu102",
	"platHandOff":	"C:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/fixed_hwplatforms/zcu102.xsa",
	"platIntHandOff":	"<platformDir>/hw/zcu102.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"zcu102",
	"systems":	[{
			"systemName":	"zcu102",
			"systemDesc":	"zcu102",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"zcu102",
			"sysActiveDom":	"domain_psu_cortexa53_0",
			"sysDefaultDom":	"domain_psu_cortexa53_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"921aea9f4fe2f0330e4cb25ac03f47a8",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilsecure:4.2", "xilpm:3.1"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"2a1817e17850234df3dc0fcf2517d7d0",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.2", "xilsecure:4.2", "xilskey:6.9"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"domain_psu_cortexa53_0",
					"domainDispName":	"domain_psu_cortexa53_0",
					"domainDesc":	"domain_psu_cortexa53_0",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"ddedbeb883b5516336b4d6474f6d2bf1",
					"compatibleApp":	"peripheral_tests",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-02-12.16:42:24::SCWPlatform::Started generating the artifacts platform zcu102
TRACE::2021-02-12.16:42:24::SCWPlatform::Sanity checking of platform is completed
LOG::2021-02-12.16:42:24::SCWPlatform::Started generating the artifacts for system configuration zcu102
LOG::2021-02-12.16:42:24::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2021-02-12.16:42:24::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2021-02-12.16:42:24::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-02-12.16:42:24::SCWDomain::Skipping the build for domain :  zynqmp_fsbl
LOG::2021-02-12.16:42:24::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2021-02-12.16:42:24::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2021-02-12.16:42:24::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-02-12.16:42:24::SCWDomain::Skipping the build for domain :  zynqmp_pmufw
LOG::2021-02-12.16:42:24::SCWSystem::Checking the domain domain_psu_cortexa53_0
LOG::2021-02-12.16:42:24::SCWSystem::Not a boot domain 
LOG::2021-02-12.16:42:24::SCWSystem::Started Processing the domain domain_psu_cortexa53_0
TRACE::2021-02-12.16:42:24::SCWDomain::Generating domain artifcats
TRACE::2021-02-12.16:42:24::SCWMssOS::Generating standalone artifcats
TRACE::2021-02-12.16:42:24::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/export/zcu102/sw/zcu102/qemu/
TRACE::2021-02-12.16:42:24::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/export/zcu102/sw/zcu102/qemu/
TRACE::2021-02-12.16:42:25::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/export/zcu102/sw/zcu102/domain_psu_cortexa53_0/qemu/
TRACE::2021-02-12.16:42:25::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/export/zcu102/sw/zcu102/domain_psu_cortexa53_0/qemu/
TRACE::2021-02-12.16:42:25::SCWMssOS:: Copying the user libraries. 
TRACE::2021-02-12.16:42:25::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:25::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:25::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:25::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:42:25::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:25::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:42:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-02-12.16:42:25::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-02-12.16:42:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:42:25::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-02-12.16:42:25::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-02-12.16:42:25::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-02-12.16:42:25::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp
TRACE::2021-02-12.16:42:25::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-02-12.16:42:25::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-02-12.16:42:25::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-02-12.16:42:25::SCWDomain::Skipping the build for domain :  domain_psu_cortexa53_0
TRACE::2021-02-12.16:42:25::SCWMssOS::skipping the bsp build ... 
TRACE::2021-02-12.16:42:25::SCWMssOS::Copying to export directory.
TRACE::2021-02-12.16:42:25::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-02-12.16:42:25::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2021-02-12.16:42:25::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2021-02-12.16:42:25::SCWSystem::Completed Processing the domain domain_psu_cortexa53_0
LOG::2021-02-12.16:42:25::SCWSystem::Completed Processing the sysconfig zcu102
LOG::2021-02-12.16:42:25::SCWPlatform::Completed generating the artifacts for system configuration zcu102
TRACE::2021-02-12.16:42:25::SCWPlatform::Started preparing the platform 
TRACE::2021-02-12.16:42:25::SCWSystem::Writing the bif file for system config zcu102
TRACE::2021-02-12.16:42:25::SCWSystem::dir created 
TRACE::2021-02-12.16:42:25::SCWSystem::Writing the bif 
TRACE::2021-02-12.16:42:25::SCWPlatform::Started writing the spfm file 
TRACE::2021-02-12.16:42:25::SCWPlatform::Started writing the xpfm file 
TRACE::2021-02-12.16:42:25::SCWPlatform::Completed generating the platform
TRACE::2021-02-12.16:42:25::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-02-12.16:42:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-12.16:42:25::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-12.16:42:25::SCWMssOS::Commit changes completed.
TRACE::2021-02-12.16:42:25::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-02-12.16:42:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-12.16:42:25::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-12.16:42:25::SCWMssOS::Commit changes completed.
TRACE::2021-02-12.16:42:25::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-02-12.16:42:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-12.16:42:25::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-12.16:42:25::SCWMssOS::Commit changes completed.
TRACE::2021-02-12.16:42:25::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:25::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:25::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:25::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:42:25::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:25::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:42:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-02-12.16:42:25::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-02-12.16:42:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:42:25::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-02-12.16:42:25::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-02-12.16:42:25::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-02-12.16:42:25::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:25::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:25::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:25::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:42:25::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:25::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:42:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-02-12.16:42:25::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-02-12.16:42:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:42:25::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-02-12.16:42:25::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-02-12.16:42:25::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-02-12.16:42:25::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:25::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:25::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:25::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:42:25::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:25::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:42:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-02-12.16:42:25::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-02-12.16:42:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:42:25::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-02-12.16:42:25::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-02-12.16:42:25::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-02-12.16:42:25::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:25::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:25::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:25::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:42:25::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:25::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:42:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-02-12.16:42:25::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-02-12.16:42:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:42:25::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-02-12.16:42:25::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-02-12.16:42:25::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-02-12.16:42:25::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:25::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:25::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:25::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:42:25::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:25::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:42:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-02-12.16:42:25::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-02-12.16:42:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:42:25::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-02-12.16:42:25::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-02-12.16:42:25::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-02-12.16:42:25::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:25::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:25::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:25::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:42:25::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:25::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:42:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-02-12.16:42:25::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-02-12.16:42:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:42:25::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-02-12.16:42:25::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-02-12.16:42:25::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-02-12.16:42:25::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:25::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:25::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:25::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:42:25::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:25::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:42:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-02-12.16:42:25::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-02-12.16:42:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:42:25::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-02-12.16:42:25::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-02-12.16:42:25::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-02-12.16:42:25::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:25::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:25::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:25::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:42:25::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:25::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:42:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-02-12.16:42:25::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-02-12.16:42:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:42:25::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-02-12.16:42:25::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-02-12.16:42:25::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-02-12.16:42:25::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:25::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:25::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:25::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:42:25::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:25::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:42:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-02-12.16:42:25::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-02-12.16:42:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:42:25::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-02-12.16:42:25::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-02-12.16:42:25::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-02-12.16:42:25::SCWWriter::formatted JSON is {
	"platformName":	"zcu102",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"zcu102",
	"platHandOff":	"C:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/fixed_hwplatforms/zcu102.xsa",
	"platIntHandOff":	"<platformDir>/hw/zcu102.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"zcu102",
	"systems":	[{
			"systemName":	"zcu102",
			"systemDesc":	"zcu102",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"zcu102",
			"sysActiveDom":	"domain_psu_cortexa53_0",
			"sysDefaultDom":	"domain_psu_cortexa53_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"921aea9f4fe2f0330e4cb25ac03f47a8",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilsecure:4.2", "xilpm:3.1"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"2a1817e17850234df3dc0fcf2517d7d0",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.2", "xilsecure:4.2", "xilskey:6.9"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"domain_psu_cortexa53_0",
					"domainDispName":	"domain_psu_cortexa53_0",
					"domainDesc":	"domain_psu_cortexa53_0",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"ddedbeb883b5516336b4d6474f6d2bf1",
					"compatibleApp":	"peripheral_tests",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-02-12.16:42:25::SCWPlatform::updated the xpfm file.
TRACE::2021-02-12.16:42:25::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:25::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:25::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:25::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:42:25::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:25::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:42:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-02-12.16:42:25::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-02-12.16:42:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:42:25::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-02-12.16:42:25::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-02-12.16:42:25::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-02-12.16:42:25::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-02-12.16:42:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-12.16:42:25::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-12.16:42:25::SCWMssOS::Commit changes completed.
TRACE::2021-02-12.16:42:25::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-02-12.16:42:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-12.16:42:25::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-12.16:42:25::SCWMssOS::Commit changes completed.
TRACE::2021-02-12.16:42:25::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-02-12.16:42:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-12.16:42:25::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-12.16:42:25::SCWMssOS::Commit changes completed.
TRACE::2021-02-12.16:42:25::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:25::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:25::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:25::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:42:25::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:25::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:42:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-02-12.16:42:25::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-02-12.16:42:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:42:25::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-02-12.16:42:25::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-02-12.16:42:25::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-02-12.16:42:25::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:25::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:25::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:25::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:42:25::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:25::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:42:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-02-12.16:42:25::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-02-12.16:42:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:42:25::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-02-12.16:42:25::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-02-12.16:42:25::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-02-12.16:42:25::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:25::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:25::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:25::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:42:25::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:25::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:42:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-02-12.16:42:25::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-02-12.16:42:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:42:25::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-02-12.16:42:25::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-02-12.16:42:25::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-02-12.16:42:25::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:25::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:25::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:25::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:42:25::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:25::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:42:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-02-12.16:42:25::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-02-12.16:42:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:42:25::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-02-12.16:42:25::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-02-12.16:42:25::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-02-12.16:42:25::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:25::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:25::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:25::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:42:25::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:25::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:42:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-02-12.16:42:25::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-02-12.16:42:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:42:25::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-02-12.16:42:25::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-02-12.16:42:25::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-02-12.16:42:25::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:25::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:25::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:25::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:42:25::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:25::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:42:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-02-12.16:42:25::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-02-12.16:42:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:42:25::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-02-12.16:42:25::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-02-12.16:42:25::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-02-12.16:42:26::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:26::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:26::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:26::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:42:26::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:26::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:42:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-02-12.16:42:26::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-02-12.16:42:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:42:26::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-02-12.16:42:26::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-02-12.16:42:26::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-02-12.16:42:26::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:26::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:26::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:26::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:42:26::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:26::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:42:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-02-12.16:42:26::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-02-12.16:42:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:42:26::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-02-12.16:42:26::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-02-12.16:42:26::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-02-12.16:42:26::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:26::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:26::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:26::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:42:26::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:26::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:42:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-02-12.16:42:26::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-02-12.16:42:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:42:26::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-02-12.16:42:26::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-02-12.16:42:26::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-02-12.16:42:26::SCWWriter::formatted JSON is {
	"platformName":	"zcu102",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"zcu102",
	"platHandOff":	"C:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/fixed_hwplatforms/zcu102.xsa",
	"platIntHandOff":	"<platformDir>/hw/zcu102.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"zcu102",
	"systems":	[{
			"systemName":	"zcu102",
			"systemDesc":	"zcu102",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"zcu102",
			"sysActiveDom":	"domain_psu_cortexa53_0",
			"sysDefaultDom":	"domain_psu_cortexa53_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"921aea9f4fe2f0330e4cb25ac03f47a8",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilsecure:4.2", "xilpm:3.1"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"2a1817e17850234df3dc0fcf2517d7d0",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.2", "xilsecure:4.2", "xilskey:6.9"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"domain_psu_cortexa53_0",
					"domainDispName":	"domain_psu_cortexa53_0",
					"domainDesc":	"domain_psu_cortexa53_0",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"ddedbeb883b5516336b4d6474f6d2bf1",
					"compatibleApp":	"peripheral_tests",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-02-12.16:42:26::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:26::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:26::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:26::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:42:26::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:26::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:42:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-02-12.16:42:26::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-02-12.16:42:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:42:26::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-02-12.16:42:26::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-02-12.16:42:26::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-02-12.16:42:26::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:26::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:26::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:26::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:42:26::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:26::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:42:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-02-12.16:42:26::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-02-12.16:42:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:42:26::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-02-12.16:42:26::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-02-12.16:42:26::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-02-12.16:42:26::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-02-12.16:42:26::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-12.16:42:26::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-12.16:42:26::SCWMssOS::Commit changes completed.
TRACE::2021-02-12.16:42:26::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-02-12.16:42:26::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-12.16:42:26::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-12.16:42:26::SCWMssOS::Commit changes completed.
TRACE::2021-02-12.16:42:26::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-02-12.16:42:26::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-12.16:42:26::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-12.16:42:26::SCWMssOS::Commit changes completed.
TRACE::2021-02-12.16:42:26::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:26::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:26::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:26::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:42:26::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:26::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:42:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-02-12.16:42:26::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-02-12.16:42:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:42:26::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-02-12.16:42:26::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-02-12.16:42:26::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-02-12.16:42:26::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:26::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:26::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:26::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:42:26::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:26::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:42:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-02-12.16:42:26::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-02-12.16:42:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:42:26::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-02-12.16:42:26::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-02-12.16:42:26::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-02-12.16:42:26::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:26::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:26::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:26::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:42:26::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:26::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:42:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-02-12.16:42:26::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-02-12.16:42:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:42:26::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-02-12.16:42:26::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-02-12.16:42:26::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-02-12.16:42:26::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:26::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:26::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:26::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:42:26::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:26::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:42:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-02-12.16:42:26::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-02-12.16:42:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:42:26::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-02-12.16:42:26::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-02-12.16:42:26::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-02-12.16:42:26::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:26::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:26::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:26::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:42:26::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:26::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:42:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-02-12.16:42:26::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-02-12.16:42:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:42:26::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-02-12.16:42:26::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-02-12.16:42:26::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-02-12.16:42:26::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:26::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:26::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:26::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:42:26::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:26::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:42:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-02-12.16:42:26::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-02-12.16:42:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:42:26::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-02-12.16:42:26::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-02-12.16:42:26::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-02-12.16:42:26::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:26::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:26::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:26::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:42:26::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:26::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:42:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-02-12.16:42:26::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-02-12.16:42:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:42:26::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-02-12.16:42:26::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-02-12.16:42:26::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-02-12.16:42:26::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:26::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:26::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:26::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:42:26::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:26::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:42:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-02-12.16:42:26::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-02-12.16:42:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:42:26::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-02-12.16:42:26::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-02-12.16:42:26::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-02-12.16:42:26::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:26::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:26::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:26::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:42:26::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:26::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:42:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-02-12.16:42:26::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-02-12.16:42:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:42:26::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-02-12.16:42:26::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-02-12.16:42:26::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-02-12.16:42:26::SCWWriter::formatted JSON is {
	"platformName":	"zcu102",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"zcu102",
	"platHandOff":	"C:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/fixed_hwplatforms/zcu102.xsa",
	"platIntHandOff":	"<platformDir>/hw/zcu102.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"zcu102",
	"systems":	[{
			"systemName":	"zcu102",
			"systemDesc":	"zcu102",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"zcu102",
			"sysActiveDom":	"domain_psu_cortexa53_0",
			"sysDefaultDom":	"domain_psu_cortexa53_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"921aea9f4fe2f0330e4cb25ac03f47a8",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilsecure:4.2", "xilpm:3.1"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"2a1817e17850234df3dc0fcf2517d7d0",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.2", "xilsecure:4.2", "xilskey:6.9"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"domain_psu_cortexa53_0",
					"domainDispName":	"domain_psu_cortexa53_0",
					"domainDesc":	"domain_psu_cortexa53_0",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"ddedbeb883b5516336b4d6474f6d2bf1",
					"compatibleApp":	"peripheral_tests",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-02-12.16:42:26::SCWPlatform::Started generating the artifacts platform zcu102
TRACE::2021-02-12.16:42:26::SCWPlatform::Sanity checking of platform is completed
LOG::2021-02-12.16:42:26::SCWPlatform::Started generating the artifacts for system configuration zcu102
LOG::2021-02-12.16:42:26::SCWSystem::Started Processing the domain domain_psu_cortexa53_0
TRACE::2021-02-12.16:42:26::SCWDomain::Generating domain artifcats
TRACE::2021-02-12.16:42:26::SCWMssOS::Generating standalone artifcats
TRACE::2021-02-12.16:42:26::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/export/zcu102/sw/zcu102/qemu/
TRACE::2021-02-12.16:42:26::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/export/zcu102/sw/zcu102/qemu/
TRACE::2021-02-12.16:42:26::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/export/zcu102/sw/zcu102/domain_psu_cortexa53_0/qemu/
TRACE::2021-02-12.16:42:26::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/export/zcu102/sw/zcu102/domain_psu_cortexa53_0/qemu/
TRACE::2021-02-12.16:42:26::SCWMssOS:: Copying the user libraries. 
TRACE::2021-02-12.16:42:26::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:26::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:26::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:26::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:42:26::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:26::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:42:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-02-12.16:42:26::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-02-12.16:42:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:42:26::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-02-12.16:42:26::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-02-12.16:42:26::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-02-12.16:42:26::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp
TRACE::2021-02-12.16:42:26::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-02-12.16:42:26::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-02-12.16:42:26::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-02-12.16:42:26::SCWDomain::Building the domain as part of full build :  domain_psu_cortexa53_0
TRACE::2021-02-12.16:42:26::SCWMssOS::skipping the bsp build ... 
TRACE::2021-02-12.16:42:26::SCWMssOS::Copying to export directory.
TRACE::2021-02-12.16:42:26::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-02-12.16:42:26::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2021-02-12.16:42:26::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2021-02-12.16:42:26::SCWSystem::Completed Processing the domain domain_psu_cortexa53_0
LOG::2021-02-12.16:42:26::SCWSystem::Completed Processing the sysconfig zcu102
LOG::2021-02-12.16:42:26::SCWPlatform::Completed generating the artifacts for system configuration zcu102
TRACE::2021-02-12.16:42:26::SCWPlatform::Started preparing the platform 
TRACE::2021-02-12.16:42:26::SCWSystem::Writing the bif file for system config zcu102
TRACE::2021-02-12.16:42:26::SCWSystem::dir created 
TRACE::2021-02-12.16:42:26::SCWSystem::Writing the bif 
TRACE::2021-02-12.16:42:26::SCWPlatform::Started writing the spfm file 
TRACE::2021-02-12.16:42:26::SCWPlatform::Started writing the xpfm file 
TRACE::2021-02-12.16:42:26::SCWPlatform::Completed generating the platform
TRACE::2021-02-12.16:42:26::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-02-12.16:42:26::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-12.16:42:26::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-12.16:42:26::SCWMssOS::Commit changes completed.
TRACE::2021-02-12.16:42:26::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-02-12.16:42:26::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-12.16:42:26::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-12.16:42:26::SCWMssOS::Commit changes completed.
TRACE::2021-02-12.16:42:26::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-02-12.16:42:26::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-12.16:42:26::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-12.16:42:26::SCWMssOS::Commit changes completed.
TRACE::2021-02-12.16:42:26::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:26::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:26::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:26::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:42:26::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:26::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:42:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-02-12.16:42:26::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-02-12.16:42:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:42:26::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-02-12.16:42:26::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-02-12.16:42:26::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-02-12.16:42:26::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:26::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:26::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:26::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:42:26::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:27::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:42:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-02-12.16:42:27::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-02-12.16:42:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:42:27::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-02-12.16:42:27::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-02-12.16:42:27::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-02-12.16:42:27::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:27::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:27::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:27::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:42:27::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:27::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:42:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-02-12.16:42:27::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-02-12.16:42:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:42:27::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-02-12.16:42:27::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-02-12.16:42:27::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-02-12.16:42:27::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:27::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:27::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:27::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:42:27::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:27::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:42:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-02-12.16:42:27::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-02-12.16:42:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:42:27::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-02-12.16:42:27::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-02-12.16:42:27::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-02-12.16:42:27::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:27::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:27::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:27::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:42:27::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:27::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:42:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-02-12.16:42:27::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-02-12.16:42:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:42:27::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-02-12.16:42:27::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-02-12.16:42:27::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-02-12.16:42:27::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:27::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:27::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:27::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:42:27::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:27::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:42:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-02-12.16:42:27::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-02-12.16:42:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:42:27::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-02-12.16:42:27::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-02-12.16:42:27::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-02-12.16:42:27::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:27::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:27::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:27::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:42:27::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:27::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:42:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-02-12.16:42:27::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-02-12.16:42:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:42:27::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-02-12.16:42:27::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-02-12.16:42:27::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-02-12.16:42:27::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:27::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:27::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:27::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:42:27::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:27::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:42:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-02-12.16:42:27::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-02-12.16:42:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:42:27::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-02-12.16:42:27::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-02-12.16:42:27::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-02-12.16:42:27::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:27::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:27::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:27::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:42:27::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:27::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:42:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-02-12.16:42:27::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-02-12.16:42:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:42:27::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-02-12.16:42:27::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-02-12.16:42:27::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-02-12.16:42:27::SCWWriter::formatted JSON is {
	"platformName":	"zcu102",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"zcu102",
	"platHandOff":	"C:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/fixed_hwplatforms/zcu102.xsa",
	"platIntHandOff":	"<platformDir>/hw/zcu102.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"zcu102",
	"systems":	[{
			"systemName":	"zcu102",
			"systemDesc":	"zcu102",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"zcu102",
			"sysActiveDom":	"domain_psu_cortexa53_0",
			"sysDefaultDom":	"domain_psu_cortexa53_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"921aea9f4fe2f0330e4cb25ac03f47a8",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilsecure:4.2", "xilpm:3.1"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"2a1817e17850234df3dc0fcf2517d7d0",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.2", "xilsecure:4.2", "xilskey:6.9"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"domain_psu_cortexa53_0",
					"domainDispName":	"domain_psu_cortexa53_0",
					"domainDesc":	"domain_psu_cortexa53_0",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"ddedbeb883b5516336b4d6474f6d2bf1",
					"compatibleApp":	"peripheral_tests",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-02-12.16:42:27::SCWPlatform::updated the xpfm file.
TRACE::2021-02-12.16:42:52::SCWPlatform::Clearing the existing platform
TRACE::2021-02-12.16:42:52::SCWSystem::Clearing the existing sysconfig
TRACE::2021-02-12.16:42:52::SCWBDomain::clearing the fsbl build
TRACE::2021-02-12.16:42:52::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-02-12.16:42:52::SCWBDomain::clearing the pmufw build
TRACE::2021-02-12.16:42:52::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-02-12.16:42:52::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-02-12.16:42:52::SCWSystem::Clearing the domains completed.
TRACE::2021-02-12.16:42:52::SCWPlatform::Clearing the opened hw db.
TRACE::2021-02-12.16:42:52::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:52::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:52::SCWPlatform:: Platform location is C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:42:52::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:52::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:42:52::SCWPlatform::Removing the HwDB with name C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:52::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:52::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:52::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:52::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:42:52::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:52::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:42:52::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-02-12.16:42:57::SCWPlatform::Opened new HwDB with name design_1_wrapper_2
TRACE::2021-02-12.16:42:57::SCWReader::Active system found as  zcu102
TRACE::2021-02-12.16:42:57::SCWReader::Handling sysconfig zcu102
TRACE::2021-02-12.16:42:57::SCWDomain::checking for install qemu data   : 
TRACE::2021-02-12.16:42:57::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/
TRACE::2021-02-12.16:42:57::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2021-02-12.16:42:57::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2021-02-12.16:42:57::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:57::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:57::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:57::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:42:57::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:57::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:42:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-02-12.16:42:57::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-02-12.16:42:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:42:57::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:57::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:57::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:57::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:42:57::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:57::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:42:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-02-12.16:42:57::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-02-12.16:42:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:42:57::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:57::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:57::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:57::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:42:57::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:57::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:42:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-02-12.16:42:57::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-02-12.16:42:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:42:57::SCWReader::Boot application domain added for zynqmp_fsbl
TRACE::2021-02-12.16:42:57::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:57::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:57::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:57::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:42:57::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:57::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:42:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-02-12.16:42:57::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-02-12.16:42:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:42:57::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-02-12.16:42:57::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-02-12.16:42:57::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-02-12.16:42:57::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-02-12.16:42:57::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-02-12.16:42:57::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2021-02-12.16:42:57::SCWMssOS::updating the scw layer about changes
TRACE::2021-02-12.16:42:57::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-02-12.16:42:57::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:57::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:57::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:57::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:42:57::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:57::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:42:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-02-12.16:42:57::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-02-12.16:42:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:42:58::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-02-12.16:42:58::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-02-12.16:42:58::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-02-12.16:42:58::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-02-12.16:42:58::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:58::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:58::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:58::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:42:58::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:58::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:42:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-02-12.16:42:58::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-02-12.16:42:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:42:58::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-02-12.16:42:58::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-02-12.16:42:58::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-02-12.16:42:58::SCWMssOS:: library already available in sw design:  xilsecure:4.2
TRACE::2021-02-12.16:42:58::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:58::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:58::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:58::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:42:58::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:58::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:42:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-02-12.16:42:58::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-02-12.16:42:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:42:58::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-02-12.16:42:58::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-02-12.16:42:58::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-02-12.16:42:58::SCWMssOS:: library already available in sw design:  xilpm:3.1
TRACE::2021-02-12.16:42:58::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:58::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:58::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:58::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:42:58::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:58::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:42:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-02-12.16:42:58::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-02-12.16:42:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:42:58::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-02-12.16:42:58::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-02-12.16:42:58::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-02-12.16:42:58::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:58::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:58::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:58::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:42:58::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:58::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:42:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-02-12.16:42:58::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-02-12.16:42:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:42:58::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-02-12.16:42:58::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-02-12.16:42:58::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-02-12.16:42:58::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:58::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:58::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:58::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:42:58::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:58::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:42:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-02-12.16:42:58::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-02-12.16:42:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:42:58::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-02-12.16:42:58::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-02-12.16:42:58::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-02-12.16:42:58::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:58::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:58::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:58::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:42:58::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:58::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:42:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-02-12.16:42:58::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-02-12.16:42:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:42:58::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-02-12.16:42:58::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-02-12.16:42:58::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-02-12.16:42:58::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:58::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:58::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:58::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:42:58::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:58::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:42:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-02-12.16:42:58::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-02-12.16:42:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:42:58::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-02-12.16:42:58::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-02-12.16:42:58::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-02-12.16:42:58::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:58::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:58::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:58::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:42:58::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:58::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:42:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-02-12.16:42:58::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-02-12.16:42:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:42:58::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-02-12.16:42:58::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-02-12.16:42:58::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-02-12.16:42:58::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-02-12.16:42:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-12.16:42:58::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-12.16:42:58::SCWMssOS::Commit changes completed.
TRACE::2021-02-12.16:42:58::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-02-12.16:42:58::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-02-12.16:42:58::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:58::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:58::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:58::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:42:58::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:58::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:42:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-02-12.16:42:58::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-02-12.16:42:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:42:58::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-02-12.16:42:58::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-02-12.16:42:58::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-02-12.16:42:58::SCWReader::No isolation master present  
TRACE::2021-02-12.16:42:58::SCWDomain::checking for install qemu data   : 
TRACE::2021-02-12.16:42:58::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/
TRACE::2021-02-12.16:42:58::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2021-02-12.16:42:58::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2021-02-12.16:42:58::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:58::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:58::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:58::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:42:58::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:58::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:42:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-02-12.16:42:58::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-02-12.16:42:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:42:58::SCWReader::Boot application domain added for zynqmp_pmufw
TRACE::2021-02-12.16:42:58::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:58::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:58::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:58::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:42:58::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:58::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:42:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-02-12.16:42:58::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-02-12.16:42:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:42:58::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-02-12.16:42:58::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-02-12.16:42:58::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-02-12.16:42:58::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-02-12.16:42:58::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-02-12.16:42:58::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2021-02-12.16:42:58::SCWMssOS::updating the scw layer about changes
TRACE::2021-02-12.16:42:58::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-02-12.16:42:58::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:58::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:58::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:58::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:42:58::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:58::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:42:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-02-12.16:42:58::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-02-12.16:42:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:42:58::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-02-12.16:42:58::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-02-12.16:42:58::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-02-12.16:42:58::SCWMssOS:: library already available in sw design:  xilfpga:5.2
TRACE::2021-02-12.16:42:58::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:58::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:58::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:58::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:42:58::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:58::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:42:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-02-12.16:42:58::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-02-12.16:42:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:42:58::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-02-12.16:42:58::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-02-12.16:42:58::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-02-12.16:42:58::SCWMssOS:: library already available in sw design:  xilsecure:4.2
TRACE::2021-02-12.16:42:58::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:58::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:58::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:58::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:42:58::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:58::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:42:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-02-12.16:42:58::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-02-12.16:42:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:42:58::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-02-12.16:42:58::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-02-12.16:42:58::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-02-12.16:42:58::SCWMssOS:: library already available in sw design:  xilskey:6.9
TRACE::2021-02-12.16:42:58::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-02-12.16:42:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-12.16:42:58::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-12.16:42:58::SCWMssOS::Commit changes completed.
TRACE::2021-02-12.16:42:58::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-02-12.16:42:58::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-02-12.16:42:58::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:58::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:58::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:58::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:42:58::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:58::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:42:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-02-12.16:42:58::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-02-12.16:42:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:42:58::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-02-12.16:42:58::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-02-12.16:42:58::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-02-12.16:42:58::SCWReader::No isolation master present  
TRACE::2021-02-12.16:42:58::SCWDomain::checking for install qemu data   : 
TRACE::2021-02-12.16:42:58::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/
TRACE::2021-02-12.16:42:58::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2021-02-12.16:42:58::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2021-02-12.16:42:58::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:58::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:58::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:58::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:42:58::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:58::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:42:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-02-12.16:42:58::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-02-12.16:42:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:42:58::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:58::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:58::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:58::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:42:58::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:58::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:42:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-02-12.16:42:58::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-02-12.16:42:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:42:58::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:58::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:58::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:58::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:42:58::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:58::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:42:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-02-12.16:42:58::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-02-12.16:42:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:42:58::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-02-12.16:42:58::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-02-12.16:42:58::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-02-12.16:42:58::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-02-12.16:42:58::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-02-12.16:42:58::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss with des name system_1
TRACE::2021-02-12.16:42:58::SCWMssOS::updating the scw layer about changes
TRACE::2021-02-12.16:42:59::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-02-12.16:42:59::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-02-12.16:42:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-12.16:42:59::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-12.16:42:59::SCWMssOS::Commit changes completed.
TRACE::2021-02-12.16:42:59::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-02-12.16:42:59::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-02-12.16:42:59::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:59::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:59::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:59::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:42:59::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:42:59::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:42:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-02-12.16:42:59::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-02-12.16:42:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:42:59::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-02-12.16:42:59::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-02-12.16:42:59::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-02-12.16:42:59::SCWReader::No isolation master present  
TRACE::2021-02-12.16:52:54::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:52:54::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:52:54::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:52:56::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:52:56::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:52:56::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:52:56::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-02-12.16:53:03::SCWPlatform::Opened new HwDB with name design_1_wrapper
TRACE::2021-02-12.16:53:03::SCWReader::Active system found as  zcu102
TRACE::2021-02-12.16:53:03::SCWReader::Handling sysconfig zcu102
TRACE::2021-02-12.16:53:03::SCWDomain::checking for install qemu data   : 
TRACE::2021-02-12.16:53:03::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/
TRACE::2021-02-12.16:53:03::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2021-02-12.16:53:03::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2021-02-12.16:53:03::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:53:03::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:53:03::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:53:03::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:53:03::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:53:03::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:53:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-02-12.16:53:03::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-02-12.16:53:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:53:03::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:53:04::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:53:04::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:53:04::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:53:04::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:53:04::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:53:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-02-12.16:53:04::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-02-12.16:53:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:53:04::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:53:04::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:53:04::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:53:04::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:53:04::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:53:04::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:53:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-02-12.16:53:04::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-02-12.16:53:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:53:04::SCWReader::Boot application domain added for zynqmp_fsbl
TRACE::2021-02-12.16:53:04::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:53:04::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:53:04::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:53:04::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:53:04::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:53:04::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:53:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-02-12.16:53:04::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-02-12.16:53:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:53:04::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-02-12.16:53:04::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-02-12.16:53:04::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-02-12.16:53:04::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-02-12.16:53:04::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-02-12.16:53:04::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2021-02-12.16:53:04::SCWMssOS::updating the scw layer about changes
TRACE::2021-02-12.16:53:04::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-02-12.16:53:04::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:53:04::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:53:04::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:53:04::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:53:04::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:53:04::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:53:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-02-12.16:53:04::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-02-12.16:53:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:53:04::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-02-12.16:53:04::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-02-12.16:53:04::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-02-12.16:53:04::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-02-12.16:53:04::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:53:04::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:53:04::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:53:04::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:53:04::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:53:04::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:53:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-02-12.16:53:04::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-02-12.16:53:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:53:04::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-02-12.16:53:04::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-02-12.16:53:04::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-02-12.16:53:04::SCWMssOS:: library already available in sw design:  xilsecure:4.2
TRACE::2021-02-12.16:53:04::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:53:04::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:53:04::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:53:04::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:53:04::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:53:04::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:53:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-02-12.16:53:04::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-02-12.16:53:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:53:04::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-02-12.16:53:04::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-02-12.16:53:04::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-02-12.16:53:04::SCWMssOS:: library already available in sw design:  xilpm:3.1
TRACE::2021-02-12.16:53:04::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:53:04::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:53:04::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:53:04::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:53:04::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:53:04::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:53:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-02-12.16:53:04::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-02-12.16:53:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:53:04::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-02-12.16:53:04::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-02-12.16:53:04::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-02-12.16:53:04::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:53:04::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:53:04::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:53:04::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:53:04::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:53:04::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:53:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-02-12.16:53:04::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-02-12.16:53:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:53:04::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-02-12.16:53:04::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-02-12.16:53:04::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-02-12.16:53:04::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:53:04::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:53:04::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:53:04::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:53:04::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:53:04::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:53:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-02-12.16:53:04::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-02-12.16:53:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:53:04::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-02-12.16:53:04::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-02-12.16:53:04::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-02-12.16:53:04::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:53:04::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:53:04::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:53:04::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:53:04::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:53:04::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:53:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-02-12.16:53:04::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-02-12.16:53:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:53:04::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-02-12.16:53:04::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-02-12.16:53:04::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-02-12.16:53:04::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:53:04::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:53:04::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:53:04::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:53:04::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:53:04::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:53:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-02-12.16:53:04::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-02-12.16:53:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:53:04::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-02-12.16:53:04::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-02-12.16:53:04::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-02-12.16:53:04::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:53:04::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:53:04::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:53:04::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:53:04::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:53:04::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:53:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-02-12.16:53:04::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-02-12.16:53:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:53:04::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-02-12.16:53:04::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-02-12.16:53:04::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-02-12.16:53:04::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-02-12.16:53:04::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-12.16:53:04::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-12.16:53:04::SCWMssOS::Commit changes completed.
TRACE::2021-02-12.16:53:04::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-02-12.16:53:04::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-02-12.16:53:04::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:53:04::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:53:04::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:53:04::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:53:04::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:53:04::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:53:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-02-12.16:53:04::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-02-12.16:53:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:53:04::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-02-12.16:53:04::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-02-12.16:53:04::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-02-12.16:53:04::SCWReader::No isolation master present  
TRACE::2021-02-12.16:53:04::SCWDomain::checking for install qemu data   : 
TRACE::2021-02-12.16:53:04::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/
TRACE::2021-02-12.16:53:04::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2021-02-12.16:53:04::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2021-02-12.16:53:04::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:53:04::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:53:04::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:53:04::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:53:04::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:53:04::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:53:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-02-12.16:53:04::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-02-12.16:53:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:53:04::SCWReader::Boot application domain added for zynqmp_pmufw
TRACE::2021-02-12.16:53:04::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:53:04::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:53:04::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:53:04::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:53:04::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:53:04::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:53:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-02-12.16:53:04::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-02-12.16:53:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:53:04::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-02-12.16:53:04::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-02-12.16:53:04::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-02-12.16:53:04::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-02-12.16:53:04::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-02-12.16:53:04::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2021-02-12.16:53:04::SCWMssOS::updating the scw layer about changes
TRACE::2021-02-12.16:53:04::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-02-12.16:53:04::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:53:04::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:53:04::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:53:04::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:53:04::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:53:04::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:53:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-02-12.16:53:04::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-02-12.16:53:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:53:04::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-02-12.16:53:04::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-02-12.16:53:04::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-02-12.16:53:04::SCWMssOS:: library already available in sw design:  xilfpga:5.2
TRACE::2021-02-12.16:53:04::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:53:04::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:53:04::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:53:04::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:53:04::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:53:04::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:53:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-02-12.16:53:04::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-02-12.16:53:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:53:04::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-02-12.16:53:04::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-02-12.16:53:04::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-02-12.16:53:04::SCWMssOS:: library already available in sw design:  xilsecure:4.2
TRACE::2021-02-12.16:53:04::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:53:04::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:53:04::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:53:04::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:53:04::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:53:04::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:53:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-02-12.16:53:04::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-02-12.16:53:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:53:04::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-02-12.16:53:05::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-02-12.16:53:05::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-02-12.16:53:05::SCWMssOS:: library already available in sw design:  xilskey:6.9
TRACE::2021-02-12.16:53:05::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-02-12.16:53:05::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-12.16:53:05::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-12.16:53:05::SCWMssOS::Commit changes completed.
TRACE::2021-02-12.16:53:05::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-02-12.16:53:05::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-02-12.16:53:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:53:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:53:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:53:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:53:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:53:05::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:53:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-02-12.16:53:05::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-02-12.16:53:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:53:05::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-02-12.16:53:05::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-02-12.16:53:05::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-02-12.16:53:05::SCWReader::No isolation master present  
TRACE::2021-02-12.16:53:05::SCWDomain::checking for install qemu data   : 
TRACE::2021-02-12.16:53:05::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/
TRACE::2021-02-12.16:53:05::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2021-02-12.16:53:05::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2021-02-12.16:53:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:53:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:53:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:53:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:53:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:53:05::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:53:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-02-12.16:53:05::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-02-12.16:53:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:53:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:53:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:53:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:53:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:53:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:53:05::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:53:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-02-12.16:53:05::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-02-12.16:53:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:53:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:53:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:53:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:53:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:53:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:53:05::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:53:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-02-12.16:53:05::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-02-12.16:53:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:53:05::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-02-12.16:53:05::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-02-12.16:53:05::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-02-12.16:53:05::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-02-12.16:53:05::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-02-12.16:53:05::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss with des name system_1
TRACE::2021-02-12.16:53:05::SCWMssOS::updating the scw layer about changes
TRACE::2021-02-12.16:53:05::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-02-12.16:53:05::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-02-12.16:53:05::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-02-12.16:53:05::SCWMssOS::Completed writemss as part of save.
TRACE::2021-02-12.16:53:05::SCWMssOS::Commit changes completed.
TRACE::2021-02-12.16:53:05::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-02-12.16:53:05::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-02-12.16:53:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:53:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:53:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:53:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:53:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:53:05::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-02-12.16:53:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-02-12.16:53:05::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-02-12.16:53:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-02-12.16:53:05::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-02-12.16:53:05::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-02-12.16:53:05::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-02-12.16:53:05::SCWReader::No isolation master present  
TRACE::2021-02-12.16:53:07::SCWPlatform::Clearing the existing platform
TRACE::2021-02-12.16:53:07::SCWSystem::Clearing the existing sysconfig
TRACE::2021-02-12.16:53:07::SCWBDomain::clearing the fsbl build
TRACE::2021-02-12.16:53:07::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-02-12.16:53:07::SCWBDomain::clearing the pmufw build
TRACE::2021-02-12.16:53:07::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-02-12.16:53:07::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss
TRACE::2021-02-12.16:53:07::SCWSystem::Clearing the domains completed.
TRACE::2021-02-12.16:53:07::SCWPlatform::Clearing the opened hw db.
TRACE::2021-02-12.16:53:07::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:53:07::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:53:07::SCWPlatform:: Platform location is C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw
TRACE::2021-02-12.16:53:07::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/zcu102/hw/zcu102.xsa
TRACE::2021-02-12.16:53:07::SCWPlatform:: Unique name xilinx:zcu102::0.0
