origin:
  - repository: https://github.com/chipsalliance/Cores-VeeR-EH2.git
    revision: aa502ec1594246d305bd0d95d69441b55c41c22e
    licenses:
      - LICENSE-VeeR-EH2

compile:
  verilogSourceFiles:
    - src/eh2_def.sv
    - src/eh2_veer_wrapper.sv
    - src/eh2_mem.sv
    - src/eh2_pic_ctrl.sv
    - src/eh2_veer.sv
    - src/eh2_dma_ctrl.sv
    - src/eh2_ifu_aln_ctl.sv
    - src/eh2_ifu_compress_ctl.sv
    - src/eh2_ifu_ifc_ctl.sv
    - src/eh2_ifu_bp_ctl.sv
    - src/eh2_ifu_ic_mem.sv
    - src/eh2_ifu_mem_ctl.sv
    - src/eh2_ifu_iccm_mem.sv
    - src/eh2_ifu_btb_mem.sv
    - src/eh2_ifu.sv
    - src/eh2_dec_decode_ctl.sv
    - src/eh2_dec_gpr_ctl.sv
    - src/eh2_dec_ib_ctl.sv
    - src/eh2_dec_tlu_ctl.sv
    - src/eh2_dec_tlu_top.sv
    - src/eh2_dec_csr.sv
    - src/eh2_dec_trigger.sv
    - src/eh2_dec.sv
    - src/eh2_exu_alu_ctl.sv
    - src/eh2_exu_mul_ctl.sv
    - src/eh2_exu_div_ctl.sv
    - src/eh2_exu.sv
    - src/eh2_lsu.sv
    - src/eh2_lsu_clkdomain.sv
    - src/eh2_lsu_addrcheck.sv
    - src/eh2_lsu_lsc_ctl.sv
    - src/eh2_lsu_stbuf.sv
    - src/eh2_lsu_bus_buffer.sv
    - src/eh2_lsu_bus_intf.sv
    - src/eh2_lsu_ecc.sv
    - src/eh2_lsu_dccm_mem.sv
    - src/eh2_lsu_dccm_ctl.sv
    - src/eh2_lsu_trigger.sv
    - src/eh2_lsu_amo.sv
    - src/eh2_dbg.sv
    - src/dmi_wrapper.v
    - src/dmi_jtag_to_core_sync.v
    - src/rvjtag_tap.v
    - src/eh2_lib.sv
    - src/beh_lib.sv
    - src/mem_lib.sv
    - src/axi_lsu_dma_bridge.sv
    - src/tb_top.sv
    - src/ahb_sif.sv
  verilogIncludeFiles:
    - src/dasm.svi
  topModule: tb_top
  mainClock: tb_top.core_clk
  verilatorArgs: [
    --autoflush
  ]

execute:
  common:
    postHook: tests/post.bash
  tests:
    hello:
      files:
        - tests/hello/program.hex
    cmark:
      files:
        - tests/cmark/program.hex
    cmark_mt:
      files:
        - tests/cmark_mt/program.hex
    cmark_iccm:
      files:
        - tests/cmark_iccm/program.hex
    cmark_iccm_mt:
      files:
        - tests/cmark_iccm_mt/program.hex
    dhry:
      files:
        - tests/dhry/program.hex
    dhry_mt:
      files:
        - tests/dhry_mt/program.hex

configurations:
  default:
    compile:
      verilogIncludeFiles:
        - src/default/common_defines.vh
        - src/default/eh2_param.vh
        - src/default/eh2_pdef.vh
        - src/default/pic_map_auto.h
    execute:
      tests:
        hello:
          tags: [ sanity ]
        cmark:
          args: [ +iterations=4 ]
        cmark_mt:
          args: [ +iterations=4 ]
        cmark_iccm:
          args: [ +iterations=9 ]
        cmark_iccm_mt:
          args: [ +iterations=6 ]
          tags: [ standard ]
        dhry:
          args: [ +iterations=7700 ]
        dhry_mt:
          args: [ +iterations=6300 ]

  hiperf:
    compile:
      verilogIncludeFiles:
        - src/hiperf/common_defines.vh
        - src/hiperf/eh2_param.vh
        - src/hiperf/eh2_pdef.vh
        - src/hiperf/pic_map_auto.h
    execute:
      tests:
        cmark:
          args: [ +iterations=2 ]
        cmark_mt:
          args: [ +iterations=2 ]
        cmark_iccm:
          args: [ +iterations=5 ]
        cmark_iccm_mt:
          args: [ +iterations=4 ]
        dhry:
          args: [ +iterations=3800 ]
        dhry_mt:
          args: [ +iterations=3300 ]

  asic:
    compile:
      verilogIncludeFiles:
        - src/asic/common_defines.vh
        - src/asic/eh2_param.vh
        - src/asic/eh2_pdef.vh
        - src/asic/pic_map_auto.h
    execute:
      tests:
        cmark:
          args: [ +iterations=2 ]
        cmark_mt:
          args: [ +iterations=2 ]
        cmark_iccm:
          args: [ +iterations=3 ]
        cmark_iccm_mt:
          args: [ +iterations=3 ]
        dhry:
          args: [ +iterations=2600 ]
        dhry_mt:
          args: [ +iterations=2100 ]

