// Seed: 3892802934
module module_0;
  assign id_1[1] = 1;
  supply0 id_5 = 1;
endmodule
module module_0 (
    input supply1 module_1
    , id_10,
    output wand id_1,
    input supply1 id_2,
    input supply0 id_3,
    input wor id_4,
    input wire id_5,
    input supply0 id_6,
    input supply1 id_7,
    input tri id_8
);
  wire id_11;
  assign id_10 = id_5;
  module_0();
  wire id_12;
  xnor (id_1, id_10, id_11, id_2, id_3, id_4, id_5, id_6, id_7, id_8);
  wor id_13 = id_4;
  reg id_14;
  assign id_10 = !1;
  always @(1) id_14 <= 1;
endmodule
