{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1618448667085 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1618448667085 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 15 04:04:26 2021 " "Processing started: Thu Apr 15 04:04:26 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1618448667085 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1618448667085 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off kd_tree -c kd_tree --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off kd_tree -c kd_tree --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1618448667085 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1618448667605 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1618448667605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kd_tree.v 1 1 " "Found 1 design units, including 1 entities, in source file kd_tree.v" { { "Info" "ISGN_ENTITY_NAME" "1 kd_tree " "Found entity 1: kd_tree" {  } { { "kd_tree.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/kd_tree.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618448677192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1618448677192 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "node.v(239) " "Verilog HDL information at node.v(239): always construct contains both blocking and non-blocking assignments" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 239 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1618448677194 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "node.v(260) " "Verilog HDL information at node.v(260): always construct contains both blocking and non-blocking assignments" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 260 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1618448677195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "node.v 1 1 " "Found 1 design units, including 1 entities, in source file node.v" { { "Info" "ISGN_ENTITY_NAME" "1 node " "Found entity 1: node" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618448677195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1618448677195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cluster_pe.v 1 1 " "Found 1 design units, including 1 entities, in source file cluster_pe.v" { { "Info" "ISGN_ENTITY_NAME" "1 cluster_PE " "Found entity 1: cluster_PE" {  } { { "cluster_PE.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/cluster_PE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618448677197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1618448677197 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "abs_delta_y_d manhattan.v(20) " "Verilog HDL Declaration error at manhattan.v(20): identifier \"abs_delta_y_d\" is already declared in the present scope" {  } { { "manhattan.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/manhattan.v" 20 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1618448677199 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "manhattan manhattan.v(1) " "Ignored design unit \"manhattan\" at manhattan.v(1) due to previous errors" {  } { { "manhattan.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/manhattan.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1618448677199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "manhattan.v 0 0 " "Found 0 design units, including 0 entities, in source file manhattan.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1618448677200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cluster_ce.v 1 1 " "Found 1 design units, including 1 entities, in source file cluster_ce.v" { { "Info" "ISGN_ENTITY_NAME" "1 cluster_CE " "Found entity 1: cluster_CE" {  } { { "cluster_CE.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/cluster_CE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618448677201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1618448677201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cluster_ce_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file cluster_ce_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 cluster_ce_tb " "Found entity 1: cluster_ce_tb" {  } { { "cluster_ce_tb.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/cluster_ce_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618448677203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1618448677203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cluster_pe_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file cluster_pe_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 cluster_pe_tb " "Found entity 1: cluster_pe_tb" {  } { { "cluster_pe_tb.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/cluster_pe_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618448677205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1618448677205 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/output_files/kd_tree.map.smsg " "Generated suppressed messages file C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/output_files/kd_tree.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1618448677221 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 2 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4767 " "Peak virtual memory: 4767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1618448677235 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Apr 15 04:04:37 2021 " "Processing ended: Thu Apr 15 04:04:37 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1618448677235 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1618448677235 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1618448677235 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1618448677235 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Flow 4 s 1  " "Quartus Prime Flow was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1618448677858 ""}
