Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Tue Aug 17 01:18:51 2021
| Host         : Tars running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file accQuant_timing_summary_routed.rpt -pb accQuant_timing_summary_routed.pb -rpx accQuant_timing_summary_routed.rpx -warn_on_violation
| Design       : accQuant
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 41 register/latch pins with no clock driven by root clock pin: clk_fourth/clock_out_reg/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: clk_second/clock_out_reg/Q (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: clk_third/clock_out_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: positionConv/counter_j/ok_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: positionImage/counter_j/ok_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 727 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.012        0.000                      0                14007        0.059        0.000                      0                14007        2.750        0.000                       0                  7101  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.012        0.000                      0                13950        0.059        0.000                      0                13950        2.750        0.000                       0                  7101  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              2.101        0.000                      0                   57        0.476        0.000                      0                   57  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (required time - arrival time)
  Source:                 conv1/save_rstl_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            save_data_1/mem_rstl_conv1_reg_r4_384_447_3_5/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        3.066ns  (logic 0.701ns (22.861%)  route 2.365ns (77.139%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 12.891 - 8.000 ) 
    Source Clock Delay      (SCD):    5.333ns = ( 9.333 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=7120, routed)        1.664     9.333    conv1/clk_IBUF_BUFG
    SLICE_X22Y33         FDRE                                         r  conv1/save_rstl_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y33         FDRE (Prop_fdre_C_Q)         0.459     9.792 r  conv1/save_rstl_reg/Q
                         net (fo=2, routed)           0.302    10.094    pos_memory_conv/save_rstl_1
    SLICE_X25Y33         LUT5 (Prop_lut5_I4_O)        0.124    10.218 r  pos_memory_conv/mem_rstl_conv1_reg_r1_0_63_0_2_i_4/O
                         net (fo=11, routed)          0.729    10.946    pos_memory_conv/p_0_in
    SLICE_X19Y34         LUT5 (Prop_lut5_I4_O)        0.118    11.064 r  pos_memory_conv/mem_rstl_conv1_reg_r1_384_447_0_2_i_1/O
                         net (fo=48, routed)          1.335    12.399    save_data_1/mem_rstl_conv1_reg_r4_384_447_3_5/WE
    SLICE_X8Y21          RAMD64E                                      r  save_data_1/mem_rstl_conv1_reg_r4_384_447_3_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=7120, routed)        1.498    12.890    save_data_1/mem_rstl_conv1_reg_r4_384_447_3_5/WCLK
    SLICE_X8Y21          RAMD64E                                      r  save_data_1/mem_rstl_conv1_reg_r4_384_447_3_5/RAMA/CLK
                         clock pessimism              0.291    13.181    
                         clock uncertainty           -0.035    13.146    
    SLICE_X8Y21          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.735    12.411    save_data_1/mem_rstl_conv1_reg_r4_384_447_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         12.411    
                         arrival time                         -12.399    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (required time - arrival time)
  Source:                 conv1/save_rstl_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            save_data_1/mem_rstl_conv1_reg_r4_384_447_3_5/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        3.066ns  (logic 0.701ns (22.861%)  route 2.365ns (77.139%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 12.891 - 8.000 ) 
    Source Clock Delay      (SCD):    5.333ns = ( 9.333 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=7120, routed)        1.664     9.333    conv1/clk_IBUF_BUFG
    SLICE_X22Y33         FDRE                                         r  conv1/save_rstl_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y33         FDRE (Prop_fdre_C_Q)         0.459     9.792 r  conv1/save_rstl_reg/Q
                         net (fo=2, routed)           0.302    10.094    pos_memory_conv/save_rstl_1
    SLICE_X25Y33         LUT5 (Prop_lut5_I4_O)        0.124    10.218 r  pos_memory_conv/mem_rstl_conv1_reg_r1_0_63_0_2_i_4/O
                         net (fo=11, routed)          0.729    10.946    pos_memory_conv/p_0_in
    SLICE_X19Y34         LUT5 (Prop_lut5_I4_O)        0.118    11.064 r  pos_memory_conv/mem_rstl_conv1_reg_r1_384_447_0_2_i_1/O
                         net (fo=48, routed)          1.335    12.399    save_data_1/mem_rstl_conv1_reg_r4_384_447_3_5/WE
    SLICE_X8Y21          RAMD64E                                      r  save_data_1/mem_rstl_conv1_reg_r4_384_447_3_5/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=7120, routed)        1.498    12.890    save_data_1/mem_rstl_conv1_reg_r4_384_447_3_5/WCLK
    SLICE_X8Y21          RAMD64E                                      r  save_data_1/mem_rstl_conv1_reg_r4_384_447_3_5/RAMB/CLK
                         clock pessimism              0.291    13.181    
                         clock uncertainty           -0.035    13.146    
    SLICE_X8Y21          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.735    12.411    save_data_1/mem_rstl_conv1_reg_r4_384_447_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         12.411    
                         arrival time                         -12.399    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (required time - arrival time)
  Source:                 conv1/save_rstl_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            save_data_1/mem_rstl_conv1_reg_r4_384_447_3_5/RAMC/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        3.066ns  (logic 0.701ns (22.861%)  route 2.365ns (77.139%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 12.891 - 8.000 ) 
    Source Clock Delay      (SCD):    5.333ns = ( 9.333 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=7120, routed)        1.664     9.333    conv1/clk_IBUF_BUFG
    SLICE_X22Y33         FDRE                                         r  conv1/save_rstl_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y33         FDRE (Prop_fdre_C_Q)         0.459     9.792 r  conv1/save_rstl_reg/Q
                         net (fo=2, routed)           0.302    10.094    pos_memory_conv/save_rstl_1
    SLICE_X25Y33         LUT5 (Prop_lut5_I4_O)        0.124    10.218 r  pos_memory_conv/mem_rstl_conv1_reg_r1_0_63_0_2_i_4/O
                         net (fo=11, routed)          0.729    10.946    pos_memory_conv/p_0_in
    SLICE_X19Y34         LUT5 (Prop_lut5_I4_O)        0.118    11.064 r  pos_memory_conv/mem_rstl_conv1_reg_r1_384_447_0_2_i_1/O
                         net (fo=48, routed)          1.335    12.399    save_data_1/mem_rstl_conv1_reg_r4_384_447_3_5/WE
    SLICE_X8Y21          RAMD64E                                      r  save_data_1/mem_rstl_conv1_reg_r4_384_447_3_5/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=7120, routed)        1.498    12.890    save_data_1/mem_rstl_conv1_reg_r4_384_447_3_5/WCLK
    SLICE_X8Y21          RAMD64E                                      r  save_data_1/mem_rstl_conv1_reg_r4_384_447_3_5/RAMC/CLK
                         clock pessimism              0.291    13.181    
                         clock uncertainty           -0.035    13.146    
    SLICE_X8Y21          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.735    12.411    save_data_1/mem_rstl_conv1_reg_r4_384_447_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         12.411    
                         arrival time                         -12.399    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (required time - arrival time)
  Source:                 conv1/save_rstl_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            save_data_1/mem_rstl_conv1_reg_r4_384_447_3_5/RAMD/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        3.066ns  (logic 0.701ns (22.861%)  route 2.365ns (77.139%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 12.891 - 8.000 ) 
    Source Clock Delay      (SCD):    5.333ns = ( 9.333 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=7120, routed)        1.664     9.333    conv1/clk_IBUF_BUFG
    SLICE_X22Y33         FDRE                                         r  conv1/save_rstl_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y33         FDRE (Prop_fdre_C_Q)         0.459     9.792 r  conv1/save_rstl_reg/Q
                         net (fo=2, routed)           0.302    10.094    pos_memory_conv/save_rstl_1
    SLICE_X25Y33         LUT5 (Prop_lut5_I4_O)        0.124    10.218 r  pos_memory_conv/mem_rstl_conv1_reg_r1_0_63_0_2_i_4/O
                         net (fo=11, routed)          0.729    10.946    pos_memory_conv/p_0_in
    SLICE_X19Y34         LUT5 (Prop_lut5_I4_O)        0.118    11.064 r  pos_memory_conv/mem_rstl_conv1_reg_r1_384_447_0_2_i_1/O
                         net (fo=48, routed)          1.335    12.399    save_data_1/mem_rstl_conv1_reg_r4_384_447_3_5/WE
    SLICE_X8Y21          RAMD64E                                      r  save_data_1/mem_rstl_conv1_reg_r4_384_447_3_5/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=7120, routed)        1.498    12.890    save_data_1/mem_rstl_conv1_reg_r4_384_447_3_5/WCLK
    SLICE_X8Y21          RAMD64E                                      r  save_data_1/mem_rstl_conv1_reg_r4_384_447_3_5/RAMD/CLK
                         clock pessimism              0.291    13.181    
                         clock uncertainty           -0.035    13.146    
    SLICE_X8Y21          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.735    12.411    save_data_1/mem_rstl_conv1_reg_r4_384_447_3_5/RAMD
  -------------------------------------------------------------------
                         required time                         12.411    
                         arrival time                         -12.399    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.019ns  (required time - arrival time)
  Source:                 conv1/save_rstl_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            save_data_1/mem_rstl_conv1_reg_r4_384_447_0_2/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        3.056ns  (logic 0.701ns (22.936%)  route 2.355ns (77.064%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 12.888 - 8.000 ) 
    Source Clock Delay      (SCD):    5.333ns = ( 9.333 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=7120, routed)        1.664     9.333    conv1/clk_IBUF_BUFG
    SLICE_X22Y33         FDRE                                         r  conv1/save_rstl_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y33         FDRE (Prop_fdre_C_Q)         0.459     9.792 r  conv1/save_rstl_reg/Q
                         net (fo=2, routed)           0.302    10.094    pos_memory_conv/save_rstl_1
    SLICE_X25Y33         LUT5 (Prop_lut5_I4_O)        0.124    10.218 r  pos_memory_conv/mem_rstl_conv1_reg_r1_0_63_0_2_i_4/O
                         net (fo=11, routed)          0.729    10.946    pos_memory_conv/p_0_in
    SLICE_X19Y34         LUT5 (Prop_lut5_I4_O)        0.118    11.064 r  pos_memory_conv/mem_rstl_conv1_reg_r1_384_447_0_2_i_1/O
                         net (fo=48, routed)          1.325    12.389    save_data_1/mem_rstl_conv1_reg_r4_384_447_0_2/WE
    SLICE_X6Y22          RAMD64E                                      r  save_data_1/mem_rstl_conv1_reg_r4_384_447_0_2/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=7120, routed)        1.495    12.887    save_data_1/mem_rstl_conv1_reg_r4_384_447_0_2/WCLK
    SLICE_X6Y22          RAMD64E                                      r  save_data_1/mem_rstl_conv1_reg_r4_384_447_0_2/RAMA/CLK
                         clock pessimism              0.291    13.178    
                         clock uncertainty           -0.035    13.143    
    SLICE_X6Y22          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.735    12.408    save_data_1/mem_rstl_conv1_reg_r4_384_447_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         12.408    
                         arrival time                         -12.389    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (required time - arrival time)
  Source:                 conv1/save_rstl_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            save_data_1/mem_rstl_conv1_reg_r4_384_447_0_2/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        3.056ns  (logic 0.701ns (22.936%)  route 2.355ns (77.064%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 12.888 - 8.000 ) 
    Source Clock Delay      (SCD):    5.333ns = ( 9.333 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=7120, routed)        1.664     9.333    conv1/clk_IBUF_BUFG
    SLICE_X22Y33         FDRE                                         r  conv1/save_rstl_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y33         FDRE (Prop_fdre_C_Q)         0.459     9.792 r  conv1/save_rstl_reg/Q
                         net (fo=2, routed)           0.302    10.094    pos_memory_conv/save_rstl_1
    SLICE_X25Y33         LUT5 (Prop_lut5_I4_O)        0.124    10.218 r  pos_memory_conv/mem_rstl_conv1_reg_r1_0_63_0_2_i_4/O
                         net (fo=11, routed)          0.729    10.946    pos_memory_conv/p_0_in
    SLICE_X19Y34         LUT5 (Prop_lut5_I4_O)        0.118    11.064 r  pos_memory_conv/mem_rstl_conv1_reg_r1_384_447_0_2_i_1/O
                         net (fo=48, routed)          1.325    12.389    save_data_1/mem_rstl_conv1_reg_r4_384_447_0_2/WE
    SLICE_X6Y22          RAMD64E                                      r  save_data_1/mem_rstl_conv1_reg_r4_384_447_0_2/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=7120, routed)        1.495    12.887    save_data_1/mem_rstl_conv1_reg_r4_384_447_0_2/WCLK
    SLICE_X6Y22          RAMD64E                                      r  save_data_1/mem_rstl_conv1_reg_r4_384_447_0_2/RAMB/CLK
                         clock pessimism              0.291    13.178    
                         clock uncertainty           -0.035    13.143    
    SLICE_X6Y22          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.735    12.408    save_data_1/mem_rstl_conv1_reg_r4_384_447_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         12.408    
                         arrival time                         -12.389    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (required time - arrival time)
  Source:                 conv1/save_rstl_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            save_data_1/mem_rstl_conv1_reg_r4_384_447_0_2/RAMC/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        3.056ns  (logic 0.701ns (22.936%)  route 2.355ns (77.064%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 12.888 - 8.000 ) 
    Source Clock Delay      (SCD):    5.333ns = ( 9.333 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=7120, routed)        1.664     9.333    conv1/clk_IBUF_BUFG
    SLICE_X22Y33         FDRE                                         r  conv1/save_rstl_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y33         FDRE (Prop_fdre_C_Q)         0.459     9.792 r  conv1/save_rstl_reg/Q
                         net (fo=2, routed)           0.302    10.094    pos_memory_conv/save_rstl_1
    SLICE_X25Y33         LUT5 (Prop_lut5_I4_O)        0.124    10.218 r  pos_memory_conv/mem_rstl_conv1_reg_r1_0_63_0_2_i_4/O
                         net (fo=11, routed)          0.729    10.946    pos_memory_conv/p_0_in
    SLICE_X19Y34         LUT5 (Prop_lut5_I4_O)        0.118    11.064 r  pos_memory_conv/mem_rstl_conv1_reg_r1_384_447_0_2_i_1/O
                         net (fo=48, routed)          1.325    12.389    save_data_1/mem_rstl_conv1_reg_r4_384_447_0_2/WE
    SLICE_X6Y22          RAMD64E                                      r  save_data_1/mem_rstl_conv1_reg_r4_384_447_0_2/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=7120, routed)        1.495    12.887    save_data_1/mem_rstl_conv1_reg_r4_384_447_0_2/WCLK
    SLICE_X6Y22          RAMD64E                                      r  save_data_1/mem_rstl_conv1_reg_r4_384_447_0_2/RAMC/CLK
                         clock pessimism              0.291    13.178    
                         clock uncertainty           -0.035    13.143    
    SLICE_X6Y22          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.735    12.408    save_data_1/mem_rstl_conv1_reg_r4_384_447_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         12.408    
                         arrival time                         -12.389    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (required time - arrival time)
  Source:                 conv1/save_rstl_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            save_data_1/mem_rstl_conv1_reg_r4_384_447_0_2/RAMD/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        3.056ns  (logic 0.701ns (22.936%)  route 2.355ns (77.064%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 12.888 - 8.000 ) 
    Source Clock Delay      (SCD):    5.333ns = ( 9.333 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=7120, routed)        1.664     9.333    conv1/clk_IBUF_BUFG
    SLICE_X22Y33         FDRE                                         r  conv1/save_rstl_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y33         FDRE (Prop_fdre_C_Q)         0.459     9.792 r  conv1/save_rstl_reg/Q
                         net (fo=2, routed)           0.302    10.094    pos_memory_conv/save_rstl_1
    SLICE_X25Y33         LUT5 (Prop_lut5_I4_O)        0.124    10.218 r  pos_memory_conv/mem_rstl_conv1_reg_r1_0_63_0_2_i_4/O
                         net (fo=11, routed)          0.729    10.946    pos_memory_conv/p_0_in
    SLICE_X19Y34         LUT5 (Prop_lut5_I4_O)        0.118    11.064 r  pos_memory_conv/mem_rstl_conv1_reg_r1_384_447_0_2_i_1/O
                         net (fo=48, routed)          1.325    12.389    save_data_1/mem_rstl_conv1_reg_r4_384_447_0_2/WE
    SLICE_X6Y22          RAMD64E                                      r  save_data_1/mem_rstl_conv1_reg_r4_384_447_0_2/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=7120, routed)        1.495    12.887    save_data_1/mem_rstl_conv1_reg_r4_384_447_0_2/WCLK
    SLICE_X6Y22          RAMD64E                                      r  save_data_1/mem_rstl_conv1_reg_r4_384_447_0_2/RAMD/CLK
                         clock pessimism              0.291    13.178    
                         clock uncertainty           -0.035    13.143    
    SLICE_X6Y22          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.735    12.408    save_data_1/mem_rstl_conv1_reg_r4_384_447_0_2/RAMD
  -------------------------------------------------------------------
                         required time                         12.408    
                         arrival time                         -12.389    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.034ns  (required time - arrival time)
  Source:                 conv1/save_rstl_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            save_data_1/mem_rstl_conv1_reg_r4_448_511_3_5/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        3.037ns  (logic 0.702ns (23.116%)  route 2.335ns (76.884%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 12.889 - 8.000 ) 
    Source Clock Delay      (SCD):    5.333ns = ( 9.333 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=7120, routed)        1.664     9.333    conv1/clk_IBUF_BUFG
    SLICE_X22Y33         FDRE                                         r  conv1/save_rstl_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y33         FDRE (Prop_fdre_C_Q)         0.459     9.792 r  conv1/save_rstl_reg/Q
                         net (fo=2, routed)           0.302    10.094    pos_memory_conv/save_rstl_1
    SLICE_X25Y33         LUT5 (Prop_lut5_I4_O)        0.124    10.218 r  pos_memory_conv/mem_rstl_conv1_reg_r1_0_63_0_2_i_4/O
                         net (fo=11, routed)          0.753    10.971    pos_memory_conv/p_0_in
    SLICE_X21Y32         LUT5 (Prop_lut5_I3_O)        0.119    11.090 r  pos_memory_conv/mem_rstl_conv1_reg_r1_448_511_0_2_i_1/O
                         net (fo=48, routed)          1.279    12.370    save_data_1/mem_rstl_conv1_reg_r4_448_511_3_5/WE
    SLICE_X6Y21          RAMD64E                                      r  save_data_1/mem_rstl_conv1_reg_r4_448_511_3_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=7120, routed)        1.497    12.889    save_data_1/mem_rstl_conv1_reg_r4_448_511_3_5/WCLK
    SLICE_X6Y21          RAMD64E                                      r  save_data_1/mem_rstl_conv1_reg_r4_448_511_3_5/RAMA/CLK
                         clock pessimism              0.291    13.180    
                         clock uncertainty           -0.035    13.145    
    SLICE_X6Y21          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.741    12.404    save_data_1/mem_rstl_conv1_reg_r4_448_511_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         12.404    
                         arrival time                         -12.370    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (required time - arrival time)
  Source:                 conv1/save_rstl_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            save_data_1/mem_rstl_conv1_reg_r4_448_511_3_5/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        3.037ns  (logic 0.702ns (23.116%)  route 2.335ns (76.884%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 12.889 - 8.000 ) 
    Source Clock Delay      (SCD):    5.333ns = ( 9.333 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=7120, routed)        1.664     9.333    conv1/clk_IBUF_BUFG
    SLICE_X22Y33         FDRE                                         r  conv1/save_rstl_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y33         FDRE (Prop_fdre_C_Q)         0.459     9.792 r  conv1/save_rstl_reg/Q
                         net (fo=2, routed)           0.302    10.094    pos_memory_conv/save_rstl_1
    SLICE_X25Y33         LUT5 (Prop_lut5_I4_O)        0.124    10.218 r  pos_memory_conv/mem_rstl_conv1_reg_r1_0_63_0_2_i_4/O
                         net (fo=11, routed)          0.753    10.971    pos_memory_conv/p_0_in
    SLICE_X21Y32         LUT5 (Prop_lut5_I3_O)        0.119    11.090 r  pos_memory_conv/mem_rstl_conv1_reg_r1_448_511_0_2_i_1/O
                         net (fo=48, routed)          1.279    12.370    save_data_1/mem_rstl_conv1_reg_r4_448_511_3_5/WE
    SLICE_X6Y21          RAMD64E                                      r  save_data_1/mem_rstl_conv1_reg_r4_448_511_3_5/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=7120, routed)        1.497    12.889    save_data_1/mem_rstl_conv1_reg_r4_448_511_3_5/WCLK
    SLICE_X6Y21          RAMD64E                                      r  save_data_1/mem_rstl_conv1_reg_r4_448_511_3_5/RAMB/CLK
                         clock pessimism              0.291    13.180    
                         clock uncertainty           -0.035    13.145    
    SLICE_X6Y21          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.741    12.404    save_data_1/mem_rstl_conv1_reg_r4_448_511_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         12.404    
                         arrival time                         -12.370    
  -------------------------------------------------------------------
                         slack                                  0.034    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 conv1/quant/res1_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/quant/result4_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.437ns  (logic 0.191ns (43.733%)  route 0.246ns (56.267%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns = ( 5.989 - 4.000 ) 
    Source Clock Delay      (SCD):    1.474ns = ( 5.474 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     4.260 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     4.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     4.913 f  clk_IBUF_BUFG_inst/O
                         net (fo=7120, routed)        0.562     5.474    conv1/quant/clk_IBUF_BUFG
    SLICE_X21Y43         FDRE                                         r  conv1/quant/res1_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y43         FDRE (Prop_fdre_C_Q)         0.146     5.620 r  conv1/quant/res1_reg[6]/Q
                         net (fo=3, routed)           0.246     5.866    conv1/quant/res1[6]
    SLICE_X23Y44         LUT5 (Prop_lut5_I0_O)        0.045     5.911 r  conv1/quant/result4[8]_i_2/O
                         net (fo=1, routed)           0.000     5.911    conv1/quant/result4[8]_i_2_n_0
    SLICE_X23Y44         FDRE                                         r  conv1/quant/result4_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     4.447 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     5.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.159 f  clk_IBUF_BUFG_inst/O
                         net (fo=7120, routed)        0.830     5.989    conv1/quant/clk_IBUF_BUFG
    SLICE_X23Y44         FDRE                                         r  conv1/quant/result4_reg[8]/C  (IS_INVERTED)
                         clock pessimism             -0.252     5.738    
    SLICE_X23Y44         FDRE (Hold_fdre_C_D)         0.114     5.852    conv1/quant/result4_reg[8]
  -------------------------------------------------------------------
                         required time                         -5.852    
                         arrival time                           5.911    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 conv1/quant/res1_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/quant/result4_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.437ns  (logic 0.191ns (43.733%)  route 0.246ns (56.267%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns = ( 5.989 - 4.000 ) 
    Source Clock Delay      (SCD):    1.474ns = ( 5.474 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     4.260 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     4.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     4.913 f  clk_IBUF_BUFG_inst/O
                         net (fo=7120, routed)        0.562     5.474    conv1/quant/clk_IBUF_BUFG
    SLICE_X21Y43         FDRE                                         r  conv1/quant/res1_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y43         FDRE (Prop_fdre_C_Q)         0.146     5.620 r  conv1/quant/res1_reg[6]/Q
                         net (fo=3, routed)           0.246     5.866    conv1/quant/res1[6]
    SLICE_X23Y44         LUT4 (Prop_lut4_I2_O)        0.045     5.911 r  conv1/quant/result4[7]_i_1/O
                         net (fo=1, routed)           0.000     5.911    conv1/quant/result4[7]_i_1_n_0
    SLICE_X23Y44         FDRE                                         r  conv1/quant/result4_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     4.447 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     5.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.159 f  clk_IBUF_BUFG_inst/O
                         net (fo=7120, routed)        0.830     5.989    conv1/quant/clk_IBUF_BUFG
    SLICE_X23Y44         FDRE                                         r  conv1/quant/result4_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.252     5.738    
    SLICE_X23Y44         FDRE (Hold_fdre_C_D)         0.099     5.837    conv1/quant/result4_reg[7]
  -------------------------------------------------------------------
                         required time                         -5.837    
                         arrival time                           5.911    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 conv3/activation/aux_num4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            save_data_3/mem_rstl_conv3_reg_r3_128_191_0_2/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.141ns (28.720%)  route 0.350ns (71.280%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=7120, routed)        0.564     1.476    conv3/activation/clk_IBUF_BUFG
    SLICE_X33Y41         FDRE                                         r  conv3/activation/aux_num4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  conv3/activation/aux_num4_reg[2]/Q
                         net (fo=44, routed)          0.350     1.967    save_data_3/mem_rstl_conv3_reg_r3_128_191_0_2/DIC
    SLICE_X28Y52         RAMD64E                                      r  save_data_3/mem_rstl_conv3_reg_r3_128_191_0_2/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=7120, routed)        0.829     1.988    save_data_3/mem_rstl_conv3_reg_r3_128_191_0_2/WCLK
    SLICE_X28Y52         RAMD64E                                      r  save_data_3/mem_rstl_conv3_reg_r3_128_191_0_2/RAMC/CLK
                         clock pessimism             -0.247     1.742    
    SLICE_X28Y52         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     1.886    save_data_3/mem_rstl_conv3_reg_r3_128_191_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 conv1/activation/aux_num4_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            save_data_1/mem_rstl_conv1_reg_r1_384_447_3_5/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.128ns (28.916%)  route 0.315ns (71.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=7120, routed)        0.558     1.470    conv1/activation/clk_IBUF_BUFG
    SLICE_X23Y34         FDRE                                         r  conv1/activation/aux_num4_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y34         FDRE (Prop_fdre_C_Q)         0.128     1.598 r  conv1/activation/aux_num4_reg[5]/Q
                         net (fo=44, routed)          0.315     1.913    save_data_1/mem_rstl_conv1_reg_r1_384_447_3_5/DIC
    SLICE_X20Y28         RAMD64E                                      r  save_data_1/mem_rstl_conv1_reg_r1_384_447_3_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=7120, routed)        0.820     1.979    save_data_1/mem_rstl_conv1_reg_r1_384_447_3_5/WCLK
    SLICE_X20Y28         RAMD64E                                      r  save_data_1/mem_rstl_conv1_reg_r1_384_447_3_5/RAMC/CLK
                         clock pessimism             -0.252     1.728    
    SLICE_X20Y28         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.091     1.819    save_data_1/mem_rstl_conv1_reg_r1_384_447_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 conv2/activation/aux_num4_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            save_data_2/mem_rstl_conv2_reg_r1_576_639_3_5/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.048%)  route 0.120ns (45.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=7120, routed)        0.552     1.464    conv2/activation/clk_IBUF_BUFG
    SLICE_X21Y28         FDRE                                         r  conv2/activation/aux_num4_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y28         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  conv2/activation/aux_num4_reg[4]/Q
                         net (fo=44, routed)          0.120     1.725    save_data_2/mem_rstl_conv2_reg_r1_576_639_3_5/DIB
    SLICE_X20Y29         RAMD64E                                      r  save_data_2/mem_rstl_conv2_reg_r1_576_639_3_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=7120, routed)        0.821     1.980    save_data_2/mem_rstl_conv2_reg_r1_576_639_3_5/WCLK
    SLICE_X20Y29         RAMD64E                                      r  save_data_2/mem_rstl_conv2_reg_r1_576_639_3_5/RAMB/CLK
                         clock pessimism             -0.501     1.479    
    SLICE_X20Y29         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     1.625    save_data_2/mem_rstl_conv2_reg_r1_576_639_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 conv1/quant/res1_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/quant/result4_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.494ns  (logic 0.189ns (38.277%)  route 0.305ns (61.723%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns = ( 5.988 - 4.000 ) 
    Source Clock Delay      (SCD):    1.474ns = ( 5.474 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     4.260 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     4.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     4.913 f  clk_IBUF_BUFG_inst/O
                         net (fo=7120, routed)        0.562     5.474    conv1/quant/clk_IBUF_BUFG
    SLICE_X21Y43         FDRE                                         r  conv1/quant/res1_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y43         FDRE (Prop_fdre_C_Q)         0.146     5.620 r  conv1/quant/res1_reg[0]/Q
                         net (fo=6, routed)           0.305     5.925    conv1/quant/res1[0]
    SLICE_X22Y42         LUT5 (Prop_lut5_I1_O)        0.043     5.968 r  conv1/quant/result4[3]_i_1/O
                         net (fo=1, routed)           0.000     5.968    conv1/quant/result4[3]_i_1_n_0
    SLICE_X22Y42         FDRE                                         r  conv1/quant/result4_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     4.447 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     5.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.159 f  clk_IBUF_BUFG_inst/O
                         net (fo=7120, routed)        0.829     5.988    conv1/quant/clk_IBUF_BUFG
    SLICE_X22Y42         FDRE                                         r  conv1/quant/result4_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.252     5.737    
    SLICE_X22Y42         FDRE (Hold_fdre_C_D)         0.114     5.851    conv1/quant/result4_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.851    
                         arrival time                           5.968    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 conv1/quant/res1_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/quant/result4_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.504ns  (logic 0.188ns (37.324%)  route 0.316ns (62.676%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns = ( 5.988 - 4.000 ) 
    Source Clock Delay      (SCD):    1.474ns = ( 5.474 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     4.260 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     4.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     4.913 f  clk_IBUF_BUFG_inst/O
                         net (fo=7120, routed)        0.562     5.474    conv1/quant/clk_IBUF_BUFG
    SLICE_X21Y43         FDRE                                         r  conv1/quant/res1_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y43         FDRE (Prop_fdre_C_Q)         0.146     5.620 r  conv1/quant/res1_reg[0]/Q
                         net (fo=6, routed)           0.316     5.936    conv1/quant/res1[0]
    SLICE_X22Y42         LUT3 (Prop_lut3_I0_O)        0.042     5.978 r  conv1/quant/result4[1]_i_1/O
                         net (fo=1, routed)           0.000     5.978    conv1/quant/result4[1]_i_1_n_0
    SLICE_X22Y42         FDRE                                         r  conv1/quant/result4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     4.447 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     5.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.159 f  clk_IBUF_BUFG_inst/O
                         net (fo=7120, routed)        0.829     5.988    conv1/quant/clk_IBUF_BUFG
    SLICE_X22Y42         FDRE                                         r  conv1/quant/result4_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.252     5.737    
    SLICE_X22Y42         FDRE (Hold_fdre_C_D)         0.114     5.851    conv1/quant/result4_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.851    
                         arrival time                           5.978    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 conv1/quant/res1_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/quant/result4_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.496ns  (logic 0.191ns (38.526%)  route 0.305ns (61.474%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns = ( 5.988 - 4.000 ) 
    Source Clock Delay      (SCD):    1.474ns = ( 5.474 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     4.260 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     4.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     4.913 f  clk_IBUF_BUFG_inst/O
                         net (fo=7120, routed)        0.562     5.474    conv1/quant/clk_IBUF_BUFG
    SLICE_X21Y43         FDRE                                         r  conv1/quant/res1_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y43         FDRE (Prop_fdre_C_Q)         0.146     5.620 r  conv1/quant/res1_reg[0]/Q
                         net (fo=6, routed)           0.305     5.925    conv1/quant/res1[0]
    SLICE_X22Y42         LUT4 (Prop_lut4_I1_O)        0.045     5.970 r  conv1/quant/result4[2]_i_1/O
                         net (fo=1, routed)           0.000     5.970    conv1/quant/result4[2]_i_1_n_0
    SLICE_X22Y42         FDRE                                         r  conv1/quant/result4_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     4.447 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     5.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.159 f  clk_IBUF_BUFG_inst/O
                         net (fo=7120, routed)        0.829     5.988    conv1/quant/clk_IBUF_BUFG
    SLICE_X22Y42         FDRE                                         r  conv1/quant/result4_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.252     5.737    
    SLICE_X22Y42         FDRE (Hold_fdre_C_D)         0.099     5.836    conv1/quant/result4_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.836    
                         arrival time                           5.970    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 conv1/quant/res1_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/quant/result4_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.520ns  (logic 0.190ns (36.557%)  route 0.330ns (63.443%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns = ( 5.989 - 4.000 ) 
    Source Clock Delay      (SCD):    1.474ns = ( 5.474 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     4.260 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     4.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     4.913 f  clk_IBUF_BUFG_inst/O
                         net (fo=7120, routed)        0.562     5.474    conv1/quant/clk_IBUF_BUFG
    SLICE_X21Y43         FDRE                                         r  conv1/quant/res1_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y43         FDRE (Prop_fdre_C_Q)         0.146     5.620 r  conv1/quant/res1_reg[6]/Q
                         net (fo=3, routed)           0.330     5.950    conv1/quant/res1[6]
    SLICE_X23Y44         LUT3 (Prop_lut3_I2_O)        0.044     5.994 r  conv1/quant/result4[6]_i_1/O
                         net (fo=1, routed)           0.000     5.994    conv1/quant/result4[6]_i_1_n_0
    SLICE_X23Y44         FDRE                                         r  conv1/quant/result4_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     4.447 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     5.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.159 f  clk_IBUF_BUFG_inst/O
                         net (fo=7120, routed)        0.830     5.989    conv1/quant/clk_IBUF_BUFG
    SLICE_X23Y44         FDRE                                         r  conv1/quant/result4_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.252     5.738    
    SLICE_X23Y44         FDRE (Hold_fdre_C_D)         0.114     5.852    conv1/quant/result4_reg[6]
  -------------------------------------------------------------------
                         required time                         -5.852    
                         arrival time                           5.994    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 conv1/activation/aux_num4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            save_data_1/mem_rstl_conv1_reg_r1_640_703_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.128ns (25.855%)  route 0.367ns (74.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=7120, routed)        0.558     1.470    conv1/activation/clk_IBUF_BUFG
    SLICE_X23Y34         FDRE                                         r  conv1/activation/aux_num4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y34         FDRE (Prop_fdre_C_Q)         0.128     1.598 r  conv1/activation/aux_num4_reg[1]/Q
                         net (fo=44, routed)          0.367     1.965    save_data_1/mem_rstl_conv1_reg_r1_640_703_0_2/DIB
    SLICE_X20Y31         RAMD64E                                      r  save_data_1/mem_rstl_conv1_reg_r1_640_703_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=7120, routed)        0.823     1.982    save_data_1/mem_rstl_conv1_reg_r1_640_703_0_2/WCLK
    SLICE_X20Y31         RAMD64E                                      r  save_data_1/mem_rstl_conv1_reg_r1_640_703_0_2/RAMB/CLK
                         clock pessimism             -0.252     1.731    
    SLICE_X20Y31         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.092     1.823    save_data_1/mem_rstl_conv1_reg_r1_640_703_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.143    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         8.000       4.116      DSP48_X1Y20     conv3/quant/result1_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         8.000       4.116      DSP48_X0Y19     conv1/quant/result1_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         8.000       4.116      DSP48_X0Y37     dense_0/quant/result1_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         8.000       4.116      DSP48_X1Y37     dense_1/quant/result1_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         8.000       4.116      DSP48_X0Y4      conv2/quant/result1_reg/CLK
Min Period        n/a     BUFG/I       n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X1Y34     dense_1/rstl_sum_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X0Y34     dense_0/rstl_sum_reg/CLK
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X1Y94     clk_fourth/clock_out_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X0Y92     clk_fourth/counter_reg[0]/C
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         4.000       2.750      SLICE_X12Y30    save_data_1/mem_rstl_conv1_reg_r1_128_191_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         4.000       2.750      SLICE_X12Y30    save_data_1/mem_rstl_conv1_reg_r1_128_191_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         4.000       2.750      SLICE_X12Y30    save_data_1/mem_rstl_conv1_reg_r1_128_191_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         4.000       2.750      SLICE_X12Y30    save_data_1/mem_rstl_conv1_reg_r1_128_191_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         4.000       2.750      SLICE_X12Y33    save_data_1/mem_rstl_conv1_reg_r1_192_255_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         4.000       2.750      SLICE_X12Y33    save_data_1/mem_rstl_conv1_reg_r1_192_255_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         4.000       2.750      SLICE_X12Y33    save_data_1/mem_rstl_conv1_reg_r1_192_255_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         4.000       2.750      SLICE_X12Y33    save_data_1/mem_rstl_conv1_reg_r1_192_255_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         4.000       2.750      SLICE_X10Y29    save_data_1/mem_rstl_conv1_reg_r1_256_319_6_6/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         4.000       2.750      SLICE_X10Y29    save_data_1/mem_rstl_conv1_reg_r1_256_319_6_6/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         4.000       2.750      SLICE_X24Y20    save_data_1/mem_rstl_conv1_reg_r1_0_63_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         4.000       2.750      SLICE_X24Y20    save_data_1/mem_rstl_conv1_reg_r1_0_63_3_5/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         4.000       2.750      SLICE_X24Y20    save_data_1/mem_rstl_conv1_reg_r1_0_63_3_5/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         4.000       2.750      SLICE_X24Y20    save_data_1/mem_rstl_conv1_reg_r1_0_63_3_5/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         4.000       2.750      SLICE_X24Y22    save_data_1/mem_rstl_conv1_reg_r1_0_63_6_6/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         4.000       2.750      SLICE_X24Y22    save_data_1/mem_rstl_conv1_reg_r1_0_63_6_6/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         4.000       2.750      SLICE_X24Y22    save_data_1/mem_rstl_conv1_reg_r1_0_63_6_6/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         4.000       2.750      SLICE_X24Y22    save_data_1/mem_rstl_conv1_reg_r1_0_63_6_6/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         4.000       2.750      SLICE_X24Y22    save_data_1/mem_rstl_conv1_reg_r1_0_63_7_7/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         4.000       2.750      SLICE_X24Y22    save_data_1/mem_rstl_conv1_reg_r1_0_63_7_7/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.101ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.476ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.101ns  (required time - arrival time)
  Source:                 conv3/rst_relu_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv3/activation/FSM_onehot_present_state_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        1.401ns  (logic 0.459ns (32.763%)  route 0.942ns (67.237%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 12.892 - 8.000 ) 
    Source Clock Delay      (SCD):    5.341ns = ( 9.341 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=7120, routed)        1.672     9.341    conv3/clk_IBUF_BUFG
    SLICE_X29Y36         FDRE                                         r  conv3/rst_relu_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.459     9.800 f  conv3/rst_relu_reg/Q
                         net (fo=6, routed)           0.942    10.742    conv3/activation/AR[0]
    SLICE_X33Y37         FDCE                                         f  conv3/activation/FSM_onehot_present_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=7120, routed)        1.499    12.891    conv3/activation/clk_IBUF_BUFG
    SLICE_X33Y37         FDCE                                         r  conv3/activation/FSM_onehot_present_state_reg[1]/C
                         clock pessimism              0.391    13.283    
                         clock uncertainty           -0.035    13.247    
    SLICE_X33Y37         FDCE (Recov_fdce_C_CLR)     -0.405    12.842    conv3/activation/FSM_onehot_present_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.842    
                         arrival time                         -10.742    
  -------------------------------------------------------------------
                         slack                                  2.101    

Slack (MET) :             2.101ns  (required time - arrival time)
  Source:                 conv3/rst_relu_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv3/activation/FSM_onehot_present_state_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        1.401ns  (logic 0.459ns (32.763%)  route 0.942ns (67.237%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 12.892 - 8.000 ) 
    Source Clock Delay      (SCD):    5.341ns = ( 9.341 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=7120, routed)        1.672     9.341    conv3/clk_IBUF_BUFG
    SLICE_X29Y36         FDRE                                         r  conv3/rst_relu_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.459     9.800 f  conv3/rst_relu_reg/Q
                         net (fo=6, routed)           0.942    10.742    conv3/activation/AR[0]
    SLICE_X33Y37         FDCE                                         f  conv3/activation/FSM_onehot_present_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=7120, routed)        1.499    12.891    conv3/activation/clk_IBUF_BUFG
    SLICE_X33Y37         FDCE                                         r  conv3/activation/FSM_onehot_present_state_reg[2]/C
                         clock pessimism              0.391    13.283    
                         clock uncertainty           -0.035    13.247    
    SLICE_X33Y37         FDCE (Recov_fdce_C_CLR)     -0.405    12.842    conv3/activation/FSM_onehot_present_state_reg[2]
  -------------------------------------------------------------------
                         required time                         12.842    
                         arrival time                         -10.742    
  -------------------------------------------------------------------
                         slack                                  2.101    

Slack (MET) :             2.101ns  (required time - arrival time)
  Source:                 conv3/rst_relu_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv3/activation/FSM_onehot_present_state_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        1.401ns  (logic 0.459ns (32.763%)  route 0.942ns (67.237%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 12.892 - 8.000 ) 
    Source Clock Delay      (SCD):    5.341ns = ( 9.341 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=7120, routed)        1.672     9.341    conv3/clk_IBUF_BUFG
    SLICE_X29Y36         FDRE                                         r  conv3/rst_relu_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.459     9.800 f  conv3/rst_relu_reg/Q
                         net (fo=6, routed)           0.942    10.742    conv3/activation/AR[0]
    SLICE_X33Y37         FDCE                                         f  conv3/activation/FSM_onehot_present_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=7120, routed)        1.499    12.891    conv3/activation/clk_IBUF_BUFG
    SLICE_X33Y37         FDCE                                         r  conv3/activation/FSM_onehot_present_state_reg[3]/C
                         clock pessimism              0.391    13.283    
                         clock uncertainty           -0.035    13.247    
    SLICE_X33Y37         FDCE (Recov_fdce_C_CLR)     -0.405    12.842    conv3/activation/FSM_onehot_present_state_reg[3]
  -------------------------------------------------------------------
                         required time                         12.842    
                         arrival time                         -10.742    
  -------------------------------------------------------------------
                         slack                                  2.101    

Slack (MET) :             2.101ns  (required time - arrival time)
  Source:                 conv3/rst_relu_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv3/activation/FSM_onehot_present_state_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        1.401ns  (logic 0.459ns (32.763%)  route 0.942ns (67.237%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 12.892 - 8.000 ) 
    Source Clock Delay      (SCD):    5.341ns = ( 9.341 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=7120, routed)        1.672     9.341    conv3/clk_IBUF_BUFG
    SLICE_X29Y36         FDRE                                         r  conv3/rst_relu_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.459     9.800 f  conv3/rst_relu_reg/Q
                         net (fo=6, routed)           0.942    10.742    conv3/activation/AR[0]
    SLICE_X33Y37         FDCE                                         f  conv3/activation/FSM_onehot_present_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=7120, routed)        1.499    12.891    conv3/activation/clk_IBUF_BUFG
    SLICE_X33Y37         FDCE                                         r  conv3/activation/FSM_onehot_present_state_reg[4]/C
                         clock pessimism              0.391    13.283    
                         clock uncertainty           -0.035    13.247    
    SLICE_X33Y37         FDCE (Recov_fdce_C_CLR)     -0.405    12.842    conv3/activation/FSM_onehot_present_state_reg[4]
  -------------------------------------------------------------------
                         required time                         12.842    
                         arrival time                         -10.742    
  -------------------------------------------------------------------
                         slack                                  2.101    

Slack (MET) :             2.147ns  (required time - arrival time)
  Source:                 conv3/rst_relu_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv3/activation/FSM_onehot_present_state_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        1.401ns  (logic 0.459ns (32.763%)  route 0.942ns (67.237%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 12.892 - 8.000 ) 
    Source Clock Delay      (SCD):    5.341ns = ( 9.341 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=7120, routed)        1.672     9.341    conv3/clk_IBUF_BUFG
    SLICE_X29Y36         FDRE                                         r  conv3/rst_relu_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.459     9.800 f  conv3/rst_relu_reg/Q
                         net (fo=6, routed)           0.942    10.742    conv3/activation/AR[0]
    SLICE_X33Y37         FDPE                                         f  conv3/activation/FSM_onehot_present_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=7120, routed)        1.499    12.891    conv3/activation/clk_IBUF_BUFG
    SLICE_X33Y37         FDPE                                         r  conv3/activation/FSM_onehot_present_state_reg[0]/C
                         clock pessimism              0.391    13.283    
                         clock uncertainty           -0.035    13.247    
    SLICE_X33Y37         FDPE (Recov_fdpe_C_PRE)     -0.359    12.888    conv3/activation/FSM_onehot_present_state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.888    
                         arrival time                         -10.742    
  -------------------------------------------------------------------
                         slack                                  2.147    

Slack (MET) :             2.194ns  (required time - arrival time)
  Source:                 conv2/rst_relu_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv2/activation/FSM_onehot_present_state_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        1.167ns  (logic 0.422ns (36.170%)  route 0.745ns (63.830%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 12.878 - 8.000 ) 
    Source Clock Delay      (SCD):    5.328ns = ( 9.328 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=7120, routed)        1.659     9.328    conv2/clk_IBUF_BUFG
    SLICE_X19Y26         FDRE                                         r  conv2/rst_relu_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y26         FDRE (Prop_fdre_C_Q)         0.422     9.750 f  conv2/rst_relu_reg/Q
                         net (fo=6, routed)           0.745    10.494    conv2/activation/AR[0]
    SLICE_X19Y25         FDCE                                         f  conv2/activation/FSM_onehot_present_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=7120, routed)        1.486    12.878    conv2/activation/clk_IBUF_BUFG
    SLICE_X19Y25         FDCE                                         r  conv2/activation/FSM_onehot_present_state_reg[1]/C
                         clock pessimism              0.425    13.304    
                         clock uncertainty           -0.035    13.268    
    SLICE_X19Y25         FDCE (Recov_fdce_C_CLR)     -0.580    12.688    conv2/activation/FSM_onehot_present_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.688    
                         arrival time                         -10.494    
  -------------------------------------------------------------------
                         slack                                  2.194    

Slack (MET) :             2.194ns  (required time - arrival time)
  Source:                 conv2/rst_relu_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv2/activation/FSM_onehot_present_state_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        1.167ns  (logic 0.422ns (36.170%)  route 0.745ns (63.830%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 12.878 - 8.000 ) 
    Source Clock Delay      (SCD):    5.328ns = ( 9.328 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=7120, routed)        1.659     9.328    conv2/clk_IBUF_BUFG
    SLICE_X19Y26         FDRE                                         r  conv2/rst_relu_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y26         FDRE (Prop_fdre_C_Q)         0.422     9.750 f  conv2/rst_relu_reg/Q
                         net (fo=6, routed)           0.745    10.494    conv2/activation/AR[0]
    SLICE_X19Y25         FDCE                                         f  conv2/activation/FSM_onehot_present_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=7120, routed)        1.486    12.878    conv2/activation/clk_IBUF_BUFG
    SLICE_X19Y25         FDCE                                         r  conv2/activation/FSM_onehot_present_state_reg[2]/C
                         clock pessimism              0.425    13.304    
                         clock uncertainty           -0.035    13.268    
    SLICE_X19Y25         FDCE (Recov_fdce_C_CLR)     -0.580    12.688    conv2/activation/FSM_onehot_present_state_reg[2]
  -------------------------------------------------------------------
                         required time                         12.688    
                         arrival time                         -10.494    
  -------------------------------------------------------------------
                         slack                                  2.194    

Slack (MET) :             2.194ns  (required time - arrival time)
  Source:                 conv2/rst_relu_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv2/activation/FSM_onehot_present_state_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        1.167ns  (logic 0.422ns (36.170%)  route 0.745ns (63.830%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 12.878 - 8.000 ) 
    Source Clock Delay      (SCD):    5.328ns = ( 9.328 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=7120, routed)        1.659     9.328    conv2/clk_IBUF_BUFG
    SLICE_X19Y26         FDRE                                         r  conv2/rst_relu_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y26         FDRE (Prop_fdre_C_Q)         0.422     9.750 f  conv2/rst_relu_reg/Q
                         net (fo=6, routed)           0.745    10.494    conv2/activation/AR[0]
    SLICE_X19Y25         FDCE                                         f  conv2/activation/FSM_onehot_present_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=7120, routed)        1.486    12.878    conv2/activation/clk_IBUF_BUFG
    SLICE_X19Y25         FDCE                                         r  conv2/activation/FSM_onehot_present_state_reg[3]/C
                         clock pessimism              0.425    13.304    
                         clock uncertainty           -0.035    13.268    
    SLICE_X19Y25         FDCE (Recov_fdce_C_CLR)     -0.580    12.688    conv2/activation/FSM_onehot_present_state_reg[3]
  -------------------------------------------------------------------
                         required time                         12.688    
                         arrival time                         -10.494    
  -------------------------------------------------------------------
                         slack                                  2.194    

Slack (MET) :             2.194ns  (required time - arrival time)
  Source:                 conv2/rst_relu_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv2/activation/FSM_onehot_present_state_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        1.167ns  (logic 0.422ns (36.170%)  route 0.745ns (63.830%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 12.878 - 8.000 ) 
    Source Clock Delay      (SCD):    5.328ns = ( 9.328 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=7120, routed)        1.659     9.328    conv2/clk_IBUF_BUFG
    SLICE_X19Y26         FDRE                                         r  conv2/rst_relu_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y26         FDRE (Prop_fdre_C_Q)         0.422     9.750 f  conv2/rst_relu_reg/Q
                         net (fo=6, routed)           0.745    10.494    conv2/activation/AR[0]
    SLICE_X19Y25         FDCE                                         f  conv2/activation/FSM_onehot_present_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=7120, routed)        1.486    12.878    conv2/activation/clk_IBUF_BUFG
    SLICE_X19Y25         FDCE                                         r  conv2/activation/FSM_onehot_present_state_reg[4]/C
                         clock pessimism              0.425    13.304    
                         clock uncertainty           -0.035    13.268    
    SLICE_X19Y25         FDCE (Recov_fdce_C_CLR)     -0.580    12.688    conv2/activation/FSM_onehot_present_state_reg[4]
  -------------------------------------------------------------------
                         required time                         12.688    
                         arrival time                         -10.494    
  -------------------------------------------------------------------
                         slack                                  2.194    

Slack (MET) :             2.240ns  (required time - arrival time)
  Source:                 conv2/rst_relu_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv2/activation/FSM_onehot_present_state_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        1.167ns  (logic 0.422ns (36.170%)  route 0.745ns (63.830%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 12.878 - 8.000 ) 
    Source Clock Delay      (SCD):    5.328ns = ( 9.328 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=7120, routed)        1.659     9.328    conv2/clk_IBUF_BUFG
    SLICE_X19Y26         FDRE                                         r  conv2/rst_relu_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y26         FDRE (Prop_fdre_C_Q)         0.422     9.750 f  conv2/rst_relu_reg/Q
                         net (fo=6, routed)           0.745    10.494    conv2/activation/AR[0]
    SLICE_X19Y25         FDPE                                         f  conv2/activation/FSM_onehot_present_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=7120, routed)        1.486    12.878    conv2/activation/clk_IBUF_BUFG
    SLICE_X19Y25         FDPE                                         r  conv2/activation/FSM_onehot_present_state_reg[0]/C
                         clock pessimism              0.425    13.304    
                         clock uncertainty           -0.035    13.268    
    SLICE_X19Y25         FDPE (Recov_fdpe_C_PRE)     -0.534    12.734    conv2/activation/FSM_onehot_present_state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.734    
                         arrival time                         -10.494    
  -------------------------------------------------------------------
                         slack                                  2.240    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 conv1/rst_quant_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/quant/present_state_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.411ns  (logic 0.146ns (35.504%)  route 0.265ns (64.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns = ( 5.992 - 4.000 ) 
    Source Clock Delay      (SCD):    1.473ns = ( 5.473 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     4.260 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     4.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     4.913 f  clk_IBUF_BUFG_inst/O
                         net (fo=7120, routed)        0.561     5.473    conv1/clk_IBUF_BUFG
    SLICE_X27Y36         FDRE                                         r  conv1/rst_quant_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y36         FDRE (Prop_fdre_C_Q)         0.146     5.619 f  conv1/rst_quant_reg/Q
                         net (fo=5, routed)           0.265     5.884    conv1/quant/AR[0]
    SLICE_X27Y44         FDCE                                         f  conv1/quant/present_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     4.447 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     5.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.159 f  clk_IBUF_BUFG_inst/O
                         net (fo=7120, routed)        0.833     5.992    conv1/quant/clk_IBUF_BUFG
    SLICE_X27Y44         FDCE                                         r  conv1/quant/present_state_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.499     5.493    
    SLICE_X27Y44         FDCE (Remov_fdce_C_CLR)     -0.085     5.408    conv1/quant/present_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.408    
                         arrival time                           5.884    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 conv1/rst_quant_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/quant/present_state_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.411ns  (logic 0.146ns (35.504%)  route 0.265ns (64.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns = ( 5.992 - 4.000 ) 
    Source Clock Delay      (SCD):    1.473ns = ( 5.473 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     4.260 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     4.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     4.913 f  clk_IBUF_BUFG_inst/O
                         net (fo=7120, routed)        0.561     5.473    conv1/clk_IBUF_BUFG
    SLICE_X27Y36         FDRE                                         r  conv1/rst_quant_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y36         FDRE (Prop_fdre_C_Q)         0.146     5.619 f  conv1/rst_quant_reg/Q
                         net (fo=5, routed)           0.265     5.884    conv1/quant/AR[0]
    SLICE_X27Y44         FDCE                                         f  conv1/quant/present_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     4.447 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     5.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.159 f  clk_IBUF_BUFG_inst/O
                         net (fo=7120, routed)        0.833     5.992    conv1/quant/clk_IBUF_BUFG
    SLICE_X27Y44         FDCE                                         r  conv1/quant/present_state_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.499     5.493    
    SLICE_X27Y44         FDCE (Remov_fdce_C_CLR)     -0.085     5.408    conv1/quant/present_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.408    
                         arrival time                           5.884    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 conv1/rst_quant_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/quant/present_state_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.411ns  (logic 0.146ns (35.504%)  route 0.265ns (64.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns = ( 5.992 - 4.000 ) 
    Source Clock Delay      (SCD):    1.473ns = ( 5.473 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     4.260 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     4.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     4.913 f  clk_IBUF_BUFG_inst/O
                         net (fo=7120, routed)        0.561     5.473    conv1/clk_IBUF_BUFG
    SLICE_X27Y36         FDRE                                         r  conv1/rst_quant_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y36         FDRE (Prop_fdre_C_Q)         0.146     5.619 f  conv1/rst_quant_reg/Q
                         net (fo=5, routed)           0.265     5.884    conv1/quant/AR[0]
    SLICE_X27Y44         FDCE                                         f  conv1/quant/present_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     4.447 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     5.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.159 f  clk_IBUF_BUFG_inst/O
                         net (fo=7120, routed)        0.833     5.992    conv1/quant/clk_IBUF_BUFG
    SLICE_X27Y44         FDCE                                         r  conv1/quant/present_state_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.499     5.493    
    SLICE_X27Y44         FDCE (Remov_fdce_C_CLR)     -0.085     5.408    conv1/quant/present_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.408    
                         arrival time                           5.884    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 conv1/rst_quant_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv1/quant/present_state_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.411ns  (logic 0.146ns (35.504%)  route 0.265ns (64.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns = ( 5.992 - 4.000 ) 
    Source Clock Delay      (SCD):    1.473ns = ( 5.473 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     4.260 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     4.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     4.913 f  clk_IBUF_BUFG_inst/O
                         net (fo=7120, routed)        0.561     5.473    conv1/clk_IBUF_BUFG
    SLICE_X27Y36         FDRE                                         r  conv1/rst_quant_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y36         FDRE (Prop_fdre_C_Q)         0.146     5.619 f  conv1/rst_quant_reg/Q
                         net (fo=5, routed)           0.265     5.884    conv1/quant/AR[0]
    SLICE_X27Y44         FDCE                                         f  conv1/quant/present_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     4.447 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     5.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.159 f  clk_IBUF_BUFG_inst/O
                         net (fo=7120, routed)        0.833     5.992    conv1/quant/clk_IBUF_BUFG
    SLICE_X27Y44         FDCE                                         r  conv1/quant/present_state_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.499     5.493    
    SLICE_X27Y44         FDCE (Remov_fdce_C_CLR)     -0.085     5.408    conv1/quant/present_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.408    
                         arrival time                           5.884    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 conv2/rst_quant_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv2/quant/present_state_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.454ns  (logic 0.146ns (32.145%)  route 0.308ns (67.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns = ( 5.980 - 4.000 ) 
    Source Clock Delay      (SCD):    1.465ns = ( 5.465 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     4.260 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     4.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     4.913 f  clk_IBUF_BUFG_inst/O
                         net (fo=7120, routed)        0.553     5.465    conv2/clk_IBUF_BUFG
    SLICE_X19Y26         FDRE                                         r  conv2/rst_quant_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y26         FDRE (Prop_fdre_C_Q)         0.146     5.611 f  conv2/rst_quant_reg/Q
                         net (fo=5, routed)           0.308     5.919    conv2/quant/AR[0]
    SLICE_X15Y21         FDCE                                         f  conv2/quant/present_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     4.447 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     5.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.159 f  clk_IBUF_BUFG_inst/O
                         net (fo=7120, routed)        0.821     5.980    conv2/quant/clk_IBUF_BUFG
    SLICE_X15Y21         FDCE                                         r  conv2/quant/present_state_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.480     5.500    
    SLICE_X15Y21         FDCE (Remov_fdce_C_CLR)     -0.085     5.415    conv2/quant/present_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.415    
                         arrival time                           5.919    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 conv2/rst_quant_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv2/quant/present_state_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.454ns  (logic 0.146ns (32.145%)  route 0.308ns (67.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns = ( 5.980 - 4.000 ) 
    Source Clock Delay      (SCD):    1.465ns = ( 5.465 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     4.260 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     4.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     4.913 f  clk_IBUF_BUFG_inst/O
                         net (fo=7120, routed)        0.553     5.465    conv2/clk_IBUF_BUFG
    SLICE_X19Y26         FDRE                                         r  conv2/rst_quant_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y26         FDRE (Prop_fdre_C_Q)         0.146     5.611 f  conv2/rst_quant_reg/Q
                         net (fo=5, routed)           0.308     5.919    conv2/quant/AR[0]
    SLICE_X15Y21         FDCE                                         f  conv2/quant/present_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     4.447 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     5.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.159 f  clk_IBUF_BUFG_inst/O
                         net (fo=7120, routed)        0.821     5.980    conv2/quant/clk_IBUF_BUFG
    SLICE_X15Y21         FDCE                                         r  conv2/quant/present_state_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.480     5.500    
    SLICE_X15Y21         FDCE (Remov_fdce_C_CLR)     -0.085     5.415    conv2/quant/present_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.415    
                         arrival time                           5.919    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 conv2/rst_quant_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv2/quant/present_state_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.454ns  (logic 0.146ns (32.145%)  route 0.308ns (67.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns = ( 5.977 - 4.000 ) 
    Source Clock Delay      (SCD):    1.465ns = ( 5.465 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     4.260 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     4.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     4.913 f  clk_IBUF_BUFG_inst/O
                         net (fo=7120, routed)        0.553     5.465    conv2/clk_IBUF_BUFG
    SLICE_X19Y26         FDRE                                         r  conv2/rst_quant_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y26         FDRE (Prop_fdre_C_Q)         0.146     5.611 f  conv2/rst_quant_reg/Q
                         net (fo=5, routed)           0.308     5.919    conv2/quant/AR[0]
    SLICE_X15Y23         FDCE                                         f  conv2/quant/present_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     4.447 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     5.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.159 f  clk_IBUF_BUFG_inst/O
                         net (fo=7120, routed)        0.818     5.977    conv2/quant/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE                                         r  conv2/quant/present_state_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.480     5.497    
    SLICE_X15Y23         FDCE (Remov_fdce_C_CLR)     -0.085     5.412    conv2/quant/present_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.412    
                         arrival time                           5.919    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 conv2/rst_quant_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv2/quant/present_state_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.454ns  (logic 0.146ns (32.145%)  route 0.308ns (67.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns = ( 5.977 - 4.000 ) 
    Source Clock Delay      (SCD):    1.465ns = ( 5.465 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     4.260 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     4.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     4.913 f  clk_IBUF_BUFG_inst/O
                         net (fo=7120, routed)        0.553     5.465    conv2/clk_IBUF_BUFG
    SLICE_X19Y26         FDRE                                         r  conv2/rst_quant_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y26         FDRE (Prop_fdre_C_Q)         0.146     5.611 f  conv2/rst_quant_reg/Q
                         net (fo=5, routed)           0.308     5.919    conv2/quant/AR[0]
    SLICE_X15Y23         FDCE                                         f  conv2/quant/present_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     4.447 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     5.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.159 f  clk_IBUF_BUFG_inst/O
                         net (fo=7120, routed)        0.818     5.977    conv2/quant/clk_IBUF_BUFG
    SLICE_X15Y23         FDCE                                         r  conv2/quant/present_state_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.480     5.497    
    SLICE_X15Y23         FDCE (Remov_fdce_C_CLR)     -0.085     5.412    conv2/quant/present_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.412    
                         arrival time                           5.919    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 conv3/rst_quant_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv3/quant/present_state_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.557ns  (logic 0.146ns (26.212%)  route 0.411ns (73.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns = ( 6.018 - 4.000 ) 
    Source Clock Delay      (SCD):    1.476ns = ( 5.476 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     4.260 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     4.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     4.913 f  clk_IBUF_BUFG_inst/O
                         net (fo=7120, routed)        0.564     5.476    conv3/clk_IBUF_BUFG
    SLICE_X31Y40         FDRE                                         r  conv3/rst_quant_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDRE (Prop_fdre_C_Q)         0.146     5.622 f  conv3/rst_quant_reg/Q
                         net (fo=5, routed)           0.411     6.033    conv3/quant/AR[0]
    SLICE_X36Y38         FDCE                                         f  conv3/quant/present_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     4.447 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     5.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.159 f  clk_IBUF_BUFG_inst/O
                         net (fo=7120, routed)        0.859     6.018    conv3/quant/clk_IBUF_BUFG
    SLICE_X36Y38         FDCE                                         r  conv3/quant/present_state_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.480     5.538    
    SLICE_X36Y38         FDCE (Remov_fdce_C_CLR)     -0.085     5.453    conv3/quant/present_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.453    
                         arrival time                           6.033    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 conv3/rst_quant_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            conv3/quant/present_state_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.557ns  (logic 0.146ns (26.212%)  route 0.411ns (73.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns = ( 6.018 - 4.000 ) 
    Source Clock Delay      (SCD):    1.476ns = ( 5.476 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     4.260 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     4.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     4.913 f  clk_IBUF_BUFG_inst/O
                         net (fo=7120, routed)        0.564     5.476    conv3/clk_IBUF_BUFG
    SLICE_X31Y40         FDRE                                         r  conv3/rst_quant_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDRE (Prop_fdre_C_Q)         0.146     5.622 f  conv3/rst_quant_reg/Q
                         net (fo=5, routed)           0.411     6.033    conv3/quant/AR[0]
    SLICE_X36Y38         FDCE                                         f  conv3/quant/present_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     4.447 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     5.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.159 f  clk_IBUF_BUFG_inst/O
                         net (fo=7120, routed)        0.859     6.018    conv3/quant/clk_IBUF_BUFG
    SLICE_X36Y38         FDCE                                         r  conv3/quant/present_state_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.480     5.538    
    SLICE_X36Y38         FDCE (Remov_fdce_C_CLR)     -0.085     5.453    conv3/quant/present_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.453    
                         arrival time                           6.033    
  -------------------------------------------------------------------
                         slack                                  0.580    





