
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.20+70 (git sha1 6e907acf86d, gcc 8.3.1 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Verilog-2005 frontend: /openlane/designs/usb/src/usb2p0_core.v
Parsing SystemVerilog input from `/openlane/designs/usb/src/usb2p0_core.v' to AST representation.
Generating RTLIL representation for module `\usb'.
Generating RTLIL representation for module `\usb_ep'.
Generating RTLIL representation for module `\usb_ep_banked'.
Generating RTLIL representation for module `\usb_recv_sm'.
Generating RTLIL representation for module `\usb_recv'.
Generating RTLIL representation for module `\usb_tx'.
Generating RTLIL representation for module `\usb_crc5'.
Generating RTLIL representation for module `\usb_crc16'.
Generating RTLIL representation for module `\usb_clk_recovery'.
Generating RTLIL representation for module `\usb_bit_destuff'.
Generating RTLIL representation for module `\usb_sync_detect'.
Generating RTLIL representation for module `\usb_reset_detect'.
Generating RTLIL representation for module `\multisample3'.
Note: Assuming pure combinatorial block at /openlane/designs/usb/src/usb2p0_core.v:1223.1-1234.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\multisample5'.
Note: Assuming pure combinatorial block at /openlane/designs/usb/src/usb2p0_core.v:1251.1-1286.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\nrzi_decode'.
Successfully finished Verilog frontend.

2. Generating Graphviz representation of design.
Writing dot description to `/openlane/designs/usb/runs/explore/tmp/synthesis/hierarchy.dot'.
Dumping module usb to page 1.
Warning: WIDTHLABEL \recv_pid [3:2] 2
Warning: WIDTHLABEL \recv_queue_1 [6:0] 7
Warning: WIDTHLABEL \recv_pid [3] 1
Warning: WIDTHLABEL \recv_pid [2] 1
Warning: WIDTHLABEL \recv_pid [1:0] 2
Warning: WIDTHLABEL \recv_pid [1:0] 2

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \usb
Used module:     \usb_tx
Used module:         \usb_crc16
Used module:     \usb_recv
Used module:         \usb_recv_sm
Used module:             \usb_crc5
Used module:         \usb_sync_detect
Used module:         \usb_reset_detect
Used module:         \usb_bit_destuff
Used module:         \nrzi_decode
Used module:         \usb_clk_recovery
Used module:         \multisample5
Used module:         \multisample3

3.2. Analyzing design hierarchy..
Top module:  \usb
Used module:     \usb_tx
Used module:         \usb_crc16
Used module:     \usb_recv
Used module:         \usb_recv_sm
Used module:             \usb_crc5
Used module:         \usb_sync_detect
Used module:         \usb_reset_detect
Used module:         \usb_bit_destuff
Used module:         \nrzi_decode
Used module:         \usb_clk_recovery
Used module:         \multisample5
Used module:         \multisample3
Removing unused module `\usb_ep_banked'.
Removing unused module `\usb_ep'.
Removed 2 unused modules.

4. Executing TRIBUF pass.

5. Executing SYNTH pass.

5.1. Executing HIERARCHY pass (managing design hierarchy).

5.1.1. Analyzing design hierarchy..
Top module:  \usb
Used module:     \usb_tx
Used module:         \usb_crc16
Used module:     \usb_recv
Used module:         \usb_recv_sm
Used module:             \usb_crc5
Used module:         \usb_sync_detect
Used module:         \usb_reset_detect
Used module:         \usb_bit_destuff
Used module:         \nrzi_decode
Used module:         \usb_clk_recovery
Used module:         \multisample5
Used module:         \multisample3

5.1.2. Analyzing design hierarchy..
Top module:  \usb
Used module:     \usb_tx
Used module:         \usb_crc16
Used module:     \usb_recv
Used module:         \usb_recv_sm
Used module:             \usb_crc5
Used module:         \usb_sync_detect
Used module:         \usb_reset_detect
Used module:         \usb_bit_destuff
Used module:         \nrzi_decode
Used module:         \usb_clk_recovery
Used module:         \multisample5
Used module:         \multisample3
Removed 0 unused modules.

5.2. Executing PROC pass (convert processes to netlists).

5.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

5.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed 1 dead cases from process $proc$/openlane/designs/usb/src/usb2p0_core.v:1223$227 in module multisample3.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/usb/src/usb2p0_core.v:1223$227 in module multisample3.
Marked 2 switch rules as full_case in process $proc$/openlane/designs/usb/src/usb2p0_core.v:1201$223 in module usb_reset_detect.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/usb/src/usb2p0_core.v:1181$219 in module usb_sync_detect.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/usb/src/usb2p0_core.v:1158$212 in module usb_bit_destuff.
Marked 2 switch rules as full_case in process $proc$/openlane/designs/usb/src/usb2p0_core.v:1131$206 in module usb_clk_recovery.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/usb/src/usb2p0_core.v:1108$203 in module usb_crc16.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/usb/src/usb2p0_core.v:1101$198 in module usb_crc16.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/usb/src/usb2p0_core.v:1073$195 in module usb_crc5.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/usb/src/usb2p0_core.v:1066$192 in module usb_crc5.
Marked 2 switch rules as full_case in process $proc$/openlane/designs/usb/src/usb2p0_core.v:1020$169 in module usb_tx.
Marked 2 switch rules as full_case in process $proc$/openlane/designs/usb/src/usb2p0_core.v:1004$166 in module usb_tx.
Marked 3 switch rules as full_case in process $proc$/openlane/designs/usb/src/usb2p0_core.v:962$162 in module usb_tx.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/usb/src/usb2p0_core.v:927$143 in module usb_tx.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/usb/src/usb2p0_core.v:844$135 in module usb_recv.
Marked 6 switch rules as full_case in process $proc$/openlane/designs/usb/src/usb2p0_core.v:746$128 in module usb_recv_sm.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/usb/src/usb2p0_core.v:703$123 in module usb_recv_sm.
Removed 1 dead cases from process $proc$/openlane/designs/usb/src/usb2p0_core.v:1251$229 in module multisample5.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/usb/src/usb2p0_core.v:1251$229 in module multisample5.
Marked 12 switch rules as full_case in process $proc$/openlane/designs/usb/src/usb2p0_core.v:160$5 in module usb.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/usb/src/usb2p0_core.v:113$1 in module usb.
Removed a total of 2 dead cases.

5.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 6 redundant assignments.
Promoted 7 assignments to connections.

5.2.4. Executing PROC_INIT pass (extract init attributes).

5.2.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rst_n in `\usb_reset_detect.$proc$/openlane/designs/usb/src/usb2p0_core.v:1201$223'.
Found async reset \rst_n in `\usb_sync_detect.$proc$/openlane/designs/usb/src/usb2p0_core.v:1181$219'.
Found async reset \rst_n in `\usb_bit_destuff.$proc$/openlane/designs/usb/src/usb2p0_core.v:1158$212'.
Found async reset \rst_n in `\usb_clk_recovery.$proc$/openlane/designs/usb/src/usb2p0_core.v:1131$206'.
Found async reset \rst_n in `\usb_crc16.$proc$/openlane/designs/usb/src/usb2p0_core.v:1108$203'.
Found async reset \rst_n in `\usb_crc5.$proc$/openlane/designs/usb/src/usb2p0_core.v:1073$195'.
Found async reset \rst_n in `\usb_tx.$proc$/openlane/designs/usb/src/usb2p0_core.v:1020$169'.
Found async reset \rst_n in `\usb_tx.$proc$/openlane/designs/usb/src/usb2p0_core.v:962$162'.
Found async reset \rst_n in `\usb_tx.$proc$/openlane/designs/usb/src/usb2p0_core.v:927$143'.
Found async reset \rst_n in `\usb_recv_sm.$proc$/openlane/designs/usb/src/usb2p0_core.v:746$128'.
Found async reset \rst_n in `\usb.$proc$/openlane/designs/usb/src/usb2p0_core.v:160$5'.

5.2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 2 switches.
<suppressed ~71 debug messages>

5.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\multisample3.$proc$/openlane/designs/usb/src/usb2p0_core.v:1236$228'.
Creating decoders for process `\multisample3.$proc$/openlane/designs/usb/src/usb2p0_core.v:1223$227'.
     1/1: $1\out[0:0]
Creating decoders for process `\usb_reset_detect.$proc$/openlane/designs/usb/src/usb2p0_core.v:1201$223'.
     1/1: $0\cntr[18:0]
Creating decoders for process `\usb_sync_detect.$proc$/openlane/designs/usb/src/usb2p0_core.v:1181$219'.
     1/1: $0\data[6:0]
Creating decoders for process `\usb_bit_destuff.$proc$/openlane/designs/usb/src/usb2p0_core.v:1158$212'.
     1/1: $0\data[6:0]
Creating decoders for process `\usb_clk_recovery.$proc$/openlane/designs/usb/src/usb2p0_core.v:1131$206'.
     1/2: $0\cntr[1:0]
     2/2: $0\prev_i[0:0]
Creating decoders for process `\usb_crc16.$proc$/openlane/designs/usb/src/usb2p0_core.v:1108$203'.
     1/1: $0\r[15:0]
Creating decoders for process `\usb_crc16.$proc$/openlane/designs/usb/src/usb2p0_core.v:1101$198'.
     1/1: $1\next[15:0]
Creating decoders for process `\usb_crc5.$proc$/openlane/designs/usb/src/usb2p0_core.v:1073$195'.
     1/1: $0\r[4:0]
Creating decoders for process `\usb_crc5.$proc$/openlane/designs/usb/src/usb2p0_core.v:1066$192'.
     1/1: $1\next[4:0]
Creating decoders for process `\usb_tx.$proc$/openlane/designs/usb/src/usb2p0_core.v:1033$185'.
     1/1: $0\last_j[0:0]
Creating decoders for process `\usb_tx.$proc$/openlane/designs/usb/src/usb2p0_core.v:1020$169'.
     1/1: $0\bit_stuff_counter[2:0]
Creating decoders for process `\usb_tx.$proc$/openlane/designs/usb/src/usb2p0_core.v:1004$166'.
     1/2: $0\crc_enabled[0:0]
     2/2: $0\tx_data[8:0]
Creating decoders for process `\usb_tx.$proc$/openlane/designs/usb/src/usb2p0_core.v:962$162'.
     1/1: $0\state[2:0]
Creating decoders for process `\usb_tx.$proc$/openlane/designs/usb/src/usb2p0_core.v:927$143'.
     1/1: $0\tx_clock[1:0]
Creating decoders for process `\usb_recv.$proc$/openlane/designs/usb/src/usb2p0_core.v:844$135'.
     1/1: $0\short_idle_counter[2:0]
Creating decoders for process `\usb_recv_sm.$proc$/openlane/designs/usb/src/usb2p0_core.v:746$128'.
     1/7: $0\clear_shift[0:0]
     2/7: $0\xcrc16_ok[0:0]
     3/7: $0\xcrc5_ok[0:0]
     4/7: $0\xdatastrobe[0:0]
     5/7: $0\xdata[7:0]
     6/7: $0\xpid[3:0]
     7/7: $0\state[1:0]
Creating decoders for process `\usb_recv_sm.$proc$/openlane/designs/usb/src/usb2p0_core.v:710$124'.
     1/1: $0\shift_reg[7:0]
Creating decoders for process `\usb_recv_sm.$proc$/openlane/designs/usb/src/usb2p0_core.v:703$123'.
     1/1: $1\next_shift[8:0]
Creating decoders for process `\nrzi_decode.$proc$/openlane/designs/usb/src/usb2p0_core.v:1305$232'.
     1/1: $0\prev_i[0:0]
Creating decoders for process `\multisample5.$proc$/openlane/designs/usb/src/usb2p0_core.v:1288$230'.
Creating decoders for process `\multisample5.$proc$/openlane/designs/usb/src/usb2p0_core.v:1251$229'.
     1/1: $1\out[0:0]
Creating decoders for process `\usb.$proc$/openlane/designs/usb/src/usb2p0_core.v:160$5'.
     1/12: $0\tx_transmit[0:0]
     2/12: $0\data_strobe[0:0]
     3/12: $0\success[0:0]
     4/12: $0\handshake_latch[1:0]
     5/12: $0\token_timeout[6:0]
     6/12: $0\state[2:0]
     7/12: $0\tx_enable_crc16[0:0]
     8/12: $0\tx_data[7:0]
     9/12: $0\setup[0:0]
    10/12: $0\direction_in[0:0]
    11/12: $0\endpoint[3:0]
    12/12: $0\transaction_active[0:0]
Creating decoders for process `\usb.$proc$/openlane/designs/usb/src/usb2p0_core.v:113$1'.
     1/5: $0\recv_queue_1_valid[0:0]
     2/5: $0\recv_queue_0_valid[0:0]
     3/5: $0\recv_queue_1[7:0]
     4/5: $0\recv_queue_0[7:0]
     5/5: $0\data_out[7:0]

5.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\multisample3.\out' from process `\multisample3.$proc$/openlane/designs/usb/src/usb2p0_core.v:1223$227'.
No latch inferred for signal `\usb_crc16.\next' from process `\usb_crc16.$proc$/openlane/designs/usb/src/usb2p0_core.v:1101$198'.
No latch inferred for signal `\usb_crc5.\next' from process `\usb_crc5.$proc$/openlane/designs/usb/src/usb2p0_core.v:1066$192'.
No latch inferred for signal `\usb_recv_sm.\next_shift' from process `\usb_recv_sm.$proc$/openlane/designs/usb/src/usb2p0_core.v:703$123'.
No latch inferred for signal `\multisample5.\out' from process `\multisample5.$proc$/openlane/designs/usb/src/usb2p0_core.v:1251$229'.

5.2.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\multisample3.\r' using process `\multisample3.$proc$/openlane/designs/usb/src/usb2p0_core.v:1236$228'.
  created $dff cell `$procdff$800' with positive edge clock.
Creating register for signal `\usb_reset_detect.\cntr' using process `\usb_reset_detect.$proc$/openlane/designs/usb/src/usb2p0_core.v:1201$223'.
  created $adff cell `$procdff$801' with positive edge clock and negative level reset.
Creating register for signal `\usb_sync_detect.\data' using process `\usb_sync_detect.$proc$/openlane/designs/usb/src/usb2p0_core.v:1181$219'.
  created $adff cell `$procdff$802' with positive edge clock and negative level reset.
Creating register for signal `\usb_bit_destuff.\data' using process `\usb_bit_destuff.$proc$/openlane/designs/usb/src/usb2p0_core.v:1158$212'.
  created $adff cell `$procdff$803' with positive edge clock and negative level reset.
Creating register for signal `\usb_clk_recovery.\cntr' using process `\usb_clk_recovery.$proc$/openlane/designs/usb/src/usb2p0_core.v:1131$206'.
  created $adff cell `$procdff$804' with positive edge clock and negative level reset.
Creating register for signal `\usb_clk_recovery.\prev_i' using process `\usb_clk_recovery.$proc$/openlane/designs/usb/src/usb2p0_core.v:1131$206'.
  created $adff cell `$procdff$805' with positive edge clock and negative level reset.
Creating register for signal `\usb_crc16.\r' using process `\usb_crc16.$proc$/openlane/designs/usb/src/usb2p0_core.v:1108$203'.
  created $adff cell `$procdff$806' with positive edge clock and negative level reset.
Creating register for signal `\usb_crc5.\r' using process `\usb_crc5.$proc$/openlane/designs/usb/src/usb2p0_core.v:1073$195'.
  created $adff cell `$procdff$807' with positive edge clock and negative level reset.
Creating register for signal `\usb_tx.\last_j' using process `\usb_tx.$proc$/openlane/designs/usb/src/usb2p0_core.v:1033$185'.
  created $dff cell `$procdff$808' with positive edge clock.
Creating register for signal `\usb_tx.\bit_stuff_counter' using process `\usb_tx.$proc$/openlane/designs/usb/src/usb2p0_core.v:1020$169'.
  created $adff cell `$procdff$809' with positive edge clock and negative level reset.
Creating register for signal `\usb_tx.\tx_data' using process `\usb_tx.$proc$/openlane/designs/usb/src/usb2p0_core.v:1004$166'.
  created $dff cell `$procdff$810' with positive edge clock.
Creating register for signal `\usb_tx.\crc_enabled' using process `\usb_tx.$proc$/openlane/designs/usb/src/usb2p0_core.v:1004$166'.
  created $dff cell `$procdff$811' with positive edge clock.
Creating register for signal `\usb_tx.\state' using process `\usb_tx.$proc$/openlane/designs/usb/src/usb2p0_core.v:962$162'.
  created $adff cell `$procdff$812' with positive edge clock and negative level reset.
Creating register for signal `\usb_tx.\tx_clock' using process `\usb_tx.$proc$/openlane/designs/usb/src/usb2p0_core.v:927$143'.
  created $adff cell `$procdff$813' with positive edge clock and negative level reset.
Creating register for signal `\usb_recv.\short_idle_counter' using process `\usb_recv.$proc$/openlane/designs/usb/src/usb2p0_core.v:844$135'.
  created $dff cell `$procdff$814' with positive edge clock.
Creating register for signal `\usb_recv_sm.\state' using process `\usb_recv_sm.$proc$/openlane/designs/usb/src/usb2p0_core.v:746$128'.
  created $adff cell `$procdff$815' with positive edge clock and negative level reset.
Creating register for signal `\usb_recv_sm.\xpid' using process `\usb_recv_sm.$proc$/openlane/designs/usb/src/usb2p0_core.v:746$128'.
  created $adff cell `$procdff$816' with positive edge clock and negative level reset.
Creating register for signal `\usb_recv_sm.\xdata' using process `\usb_recv_sm.$proc$/openlane/designs/usb/src/usb2p0_core.v:746$128'.
  created $adff cell `$procdff$817' with positive edge clock and negative level reset.
Creating register for signal `\usb_recv_sm.\xdatastrobe' using process `\usb_recv_sm.$proc$/openlane/designs/usb/src/usb2p0_core.v:746$128'.
  created $adff cell `$procdff$818' with positive edge clock and negative level reset.
Creating register for signal `\usb_recv_sm.\xcrc5_ok' using process `\usb_recv_sm.$proc$/openlane/designs/usb/src/usb2p0_core.v:746$128'.
  created $adff cell `$procdff$819' with positive edge clock and negative level reset.
Creating register for signal `\usb_recv_sm.\xcrc16_ok' using process `\usb_recv_sm.$proc$/openlane/designs/usb/src/usb2p0_core.v:746$128'.
  created $adff cell `$procdff$820' with positive edge clock and negative level reset.
Creating register for signal `\usb_recv_sm.\clear_shift' using process `\usb_recv_sm.$proc$/openlane/designs/usb/src/usb2p0_core.v:746$128'.
  created $adff cell `$procdff$821' with positive edge clock and negative level reset.
Creating register for signal `\usb_recv_sm.\shift_reg' using process `\usb_recv_sm.$proc$/openlane/designs/usb/src/usb2p0_core.v:710$124'.
  created $dff cell `$procdff$822' with positive edge clock.
Creating register for signal `\nrzi_decode.\prev_i' using process `\nrzi_decode.$proc$/openlane/designs/usb/src/usb2p0_core.v:1305$232'.
  created $dff cell `$procdff$823' with positive edge clock.
Creating register for signal `\multisample5.\r' using process `\multisample5.$proc$/openlane/designs/usb/src/usb2p0_core.v:1288$230'.
  created $dff cell `$procdff$824' with positive edge clock.
Creating register for signal `\usb.\transaction_active' using process `\usb.$proc$/openlane/designs/usb/src/usb2p0_core.v:160$5'.
  created $adff cell `$procdff$825' with positive edge clock and negative level reset.
Creating register for signal `\usb.\endpoint' using process `\usb.$proc$/openlane/designs/usb/src/usb2p0_core.v:160$5'.
  created $adff cell `$procdff$826' with positive edge clock and negative level reset.
Creating register for signal `\usb.\direction_in' using process `\usb.$proc$/openlane/designs/usb/src/usb2p0_core.v:160$5'.
  created $adff cell `$procdff$827' with positive edge clock and negative level reset.
Creating register for signal `\usb.\setup' using process `\usb.$proc$/openlane/designs/usb/src/usb2p0_core.v:160$5'.
  created $adff cell `$procdff$828' with positive edge clock and negative level reset.
Creating register for signal `\usb.\data_strobe' using process `\usb.$proc$/openlane/designs/usb/src/usb2p0_core.v:160$5'.
  created $adff cell `$procdff$829' with positive edge clock and negative level reset.
Creating register for signal `\usb.\success' using process `\usb.$proc$/openlane/designs/usb/src/usb2p0_core.v:160$5'.
  created $adff cell `$procdff$830' with positive edge clock and negative level reset.
Creating register for signal `\usb.\tx_transmit' using process `\usb.$proc$/openlane/designs/usb/src/usb2p0_core.v:160$5'.
  created $adff cell `$procdff$831' with positive edge clock and negative level reset.
Creating register for signal `\usb.\tx_data' using process `\usb.$proc$/openlane/designs/usb/src/usb2p0_core.v:160$5'.
  created $dff cell `$procdff$834' with positive edge clock.
Creating register for signal `\usb.\tx_enable_crc16' using process `\usb.$proc$/openlane/designs/usb/src/usb2p0_core.v:160$5'.
  created $adff cell `$procdff$835' with positive edge clock and negative level reset.
Creating register for signal `\usb.\state' using process `\usb.$proc$/openlane/designs/usb/src/usb2p0_core.v:160$5'.
  created $adff cell `$procdff$836' with positive edge clock and negative level reset.
Creating register for signal `\usb.\token_timeout' using process `\usb.$proc$/openlane/designs/usb/src/usb2p0_core.v:160$5'.
  created $adff cell `$procdff$837' with positive edge clock and negative level reset.
Creating register for signal `\usb.\handshake_latch' using process `\usb.$proc$/openlane/designs/usb/src/usb2p0_core.v:160$5'.
  created $adff cell `$procdff$838' with positive edge clock and negative level reset.
Creating register for signal `\usb.\data_out' using process `\usb.$proc$/openlane/designs/usb/src/usb2p0_core.v:113$1'.
  created $dff cell `$procdff$839' with positive edge clock.
Creating register for signal `\usb.\recv_queue_0' using process `\usb.$proc$/openlane/designs/usb/src/usb2p0_core.v:113$1'.
  created $dff cell `$procdff$840' with positive edge clock.
Creating register for signal `\usb.\recv_queue_1' using process `\usb.$proc$/openlane/designs/usb/src/usb2p0_core.v:113$1'.
  created $dff cell `$procdff$841' with positive edge clock.
Creating register for signal `\usb.\recv_queue_0_valid' using process `\usb.$proc$/openlane/designs/usb/src/usb2p0_core.v:113$1'.
  created $dff cell `$procdff$842' with positive edge clock.
Creating register for signal `\usb.\recv_queue_1_valid' using process `\usb.$proc$/openlane/designs/usb/src/usb2p0_core.v:113$1'.
  created $dff cell `$procdff$843' with positive edge clock.

5.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

5.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `multisample3.$proc$/openlane/designs/usb/src/usb2p0_core.v:1236$228'.
Found and cleaned up 1 empty switch in `\multisample3.$proc$/openlane/designs/usb/src/usb2p0_core.v:1223$227'.
Removing empty process `multisample3.$proc$/openlane/designs/usb/src/usb2p0_core.v:1223$227'.
Found and cleaned up 2 empty switches in `\usb_reset_detect.$proc$/openlane/designs/usb/src/usb2p0_core.v:1201$223'.
Removing empty process `usb_reset_detect.$proc$/openlane/designs/usb/src/usb2p0_core.v:1201$223'.
Found and cleaned up 1 empty switch in `\usb_sync_detect.$proc$/openlane/designs/usb/src/usb2p0_core.v:1181$219'.
Removing empty process `usb_sync_detect.$proc$/openlane/designs/usb/src/usb2p0_core.v:1181$219'.
Found and cleaned up 1 empty switch in `\usb_bit_destuff.$proc$/openlane/designs/usb/src/usb2p0_core.v:1158$212'.
Removing empty process `usb_bit_destuff.$proc$/openlane/designs/usb/src/usb2p0_core.v:1158$212'.
Found and cleaned up 1 empty switch in `\usb_clk_recovery.$proc$/openlane/designs/usb/src/usb2p0_core.v:1131$206'.
Removing empty process `usb_clk_recovery.$proc$/openlane/designs/usb/src/usb2p0_core.v:1131$206'.
Found and cleaned up 1 empty switch in `\usb_crc16.$proc$/openlane/designs/usb/src/usb2p0_core.v:1108$203'.
Removing empty process `usb_crc16.$proc$/openlane/designs/usb/src/usb2p0_core.v:1108$203'.
Found and cleaned up 1 empty switch in `\usb_crc16.$proc$/openlane/designs/usb/src/usb2p0_core.v:1101$198'.
Removing empty process `usb_crc16.$proc$/openlane/designs/usb/src/usb2p0_core.v:1101$198'.
Found and cleaned up 1 empty switch in `\usb_crc5.$proc$/openlane/designs/usb/src/usb2p0_core.v:1073$195'.
Removing empty process `usb_crc5.$proc$/openlane/designs/usb/src/usb2p0_core.v:1073$195'.
Found and cleaned up 1 empty switch in `\usb_crc5.$proc$/openlane/designs/usb/src/usb2p0_core.v:1066$192'.
Removing empty process `usb_crc5.$proc$/openlane/designs/usb/src/usb2p0_core.v:1066$192'.
Found and cleaned up 1 empty switch in `\usb_tx.$proc$/openlane/designs/usb/src/usb2p0_core.v:1033$185'.
Removing empty process `usb_tx.$proc$/openlane/designs/usb/src/usb2p0_core.v:1033$185'.
Found and cleaned up 2 empty switches in `\usb_tx.$proc$/openlane/designs/usb/src/usb2p0_core.v:1020$169'.
Removing empty process `usb_tx.$proc$/openlane/designs/usb/src/usb2p0_core.v:1020$169'.
Found and cleaned up 3 empty switches in `\usb_tx.$proc$/openlane/designs/usb/src/usb2p0_core.v:1004$166'.
Removing empty process `usb_tx.$proc$/openlane/designs/usb/src/usb2p0_core.v:1004$166'.
Found and cleaned up 8 empty switches in `\usb_tx.$proc$/openlane/designs/usb/src/usb2p0_core.v:962$162'.
Removing empty process `usb_tx.$proc$/openlane/designs/usb/src/usb2p0_core.v:962$162'.
Removing empty process `usb_tx.$proc$/openlane/designs/usb/src/usb2p0_core.v:927$143'.
Found and cleaned up 2 empty switches in `\usb_recv.$proc$/openlane/designs/usb/src/usb2p0_core.v:844$135'.
Removing empty process `usb_recv.$proc$/openlane/designs/usb/src/usb2p0_core.v:844$135'.
Found and cleaned up 9 empty switches in `\usb_recv_sm.$proc$/openlane/designs/usb/src/usb2p0_core.v:746$128'.
Removing empty process `usb_recv_sm.$proc$/openlane/designs/usb/src/usb2p0_core.v:746$128'.
Found and cleaned up 1 empty switch in `\usb_recv_sm.$proc$/openlane/designs/usb/src/usb2p0_core.v:710$124'.
Removing empty process `usb_recv_sm.$proc$/openlane/designs/usb/src/usb2p0_core.v:710$124'.
Found and cleaned up 1 empty switch in `\usb_recv_sm.$proc$/openlane/designs/usb/src/usb2p0_core.v:703$123'.
Removing empty process `usb_recv_sm.$proc$/openlane/designs/usb/src/usb2p0_core.v:703$123'.
Found and cleaned up 1 empty switch in `\nrzi_decode.$proc$/openlane/designs/usb/src/usb2p0_core.v:1305$232'.
Removing empty process `nrzi_decode.$proc$/openlane/designs/usb/src/usb2p0_core.v:1305$232'.
Removing empty process `multisample5.$proc$/openlane/designs/usb/src/usb2p0_core.v:1288$230'.
Found and cleaned up 1 empty switch in `\multisample5.$proc$/openlane/designs/usb/src/usb2p0_core.v:1251$229'.
Removing empty process `multisample5.$proc$/openlane/designs/usb/src/usb2p0_core.v:1251$229'.
Found and cleaned up 32 empty switches in `\usb.$proc$/openlane/designs/usb/src/usb2p0_core.v:160$5'.
Removing empty process `usb.$proc$/openlane/designs/usb/src/usb2p0_core.v:160$5'.
Found and cleaned up 2 empty switches in `\usb.$proc$/openlane/designs/usb/src/usb2p0_core.v:113$1'.
Removing empty process `usb.$proc$/openlane/designs/usb/src/usb2p0_core.v:113$1'.
Cleaned up 73 empty switches.

5.2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module multisample3.
Optimizing module usb_reset_detect.
<suppressed ~2 debug messages>
Optimizing module usb_sync_detect.
Optimizing module usb_bit_destuff.
Optimizing module usb_clk_recovery.
<suppressed ~1 debug messages>
Optimizing module usb_crc16.
Optimizing module usb_crc5.
Optimizing module usb_tx.
<suppressed ~9 debug messages>
Optimizing module usb_recv.
<suppressed ~2 debug messages>
Optimizing module usb_recv_sm.
<suppressed ~2 debug messages>
Optimizing module nrzi_decode.
Optimizing module multisample5.
Optimizing module usb.
<suppressed ~38 debug messages>

5.3. Executing FLATTEN pass (flatten design).
Deleting now unused module multisample3.
Deleting now unused module usb_reset_detect.
Deleting now unused module usb_sync_detect.
Deleting now unused module usb_bit_destuff.
Deleting now unused module usb_clk_recovery.
Deleting now unused module usb_crc16.
Deleting now unused module usb_crc5.
Deleting now unused module usb_tx.
Deleting now unused module usb_recv.
Deleting now unused module usb_recv_sm.
Deleting now unused module nrzi_decode.
Deleting now unused module multisample5.
<suppressed ~13 debug messages>

5.4. Executing OPT_EXPR pass (perform const folding).
Optimizing module usb.
<suppressed ~1 debug messages>

5.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usb..
Removed 20 unused cells and 262 unused wires.
<suppressed ~22 debug messages>

5.6. Executing CHECK pass (checking for obvious problems).
Checking module usb...
Found and reported 0 problems.

5.7. Executing OPT pass (performing simple optimizations).

5.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module usb.

5.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usb'.
<suppressed ~267 debug messages>
Removed a total of 89 cells.

5.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usb..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~52 debug messages>

5.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usb.
    New ctrl vector for $pmux cell $procmux$446: $auto$opt_reduce.cc:134:opt_pmux$845
    New ctrl vector for $pmux cell $procmux$711: { $procmux$623_CMP $auto$opt_reduce.cc:134:opt_pmux$847 }
    New ctrl vector for $pmux cell $procmux$743: { $procmux$546_CMP $procmux$494_CMP $procmux$471_CMP $procmux$503_CMP $auto$opt_reduce.cc:134:opt_pmux$849 }
  Optimizing cells in module \usb.
Performed a total of 3 changes.

5.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usb'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

5.7.6. Executing OPT_DFF pass (perform DFF optimizations).

5.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usb..
Removed 0 unused cells and 91 unused wires.
<suppressed ~1 debug messages>

5.7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module usb.

5.7.9. Rerunning OPT passes. (Maybe there is more to do..)

5.7.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usb..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~54 debug messages>

5.7.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usb.
    New ctrl vector for $pmux cell $flatten\recv.\sm.$procmux$420: { $flatten\recv.\sm.$procmux$336_CMP $flatten\recv.\sm.$procmux$333_CMP }
  Optimizing cells in module \usb.
Performed a total of 1 changes.

5.7.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usb'.
Removed a total of 0 cells.

5.7.13. Executing OPT_DFF pass (perform DFF optimizations).

5.7.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usb..

5.7.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module usb.

5.7.16. Rerunning OPT passes. (Maybe there is more to do..)

5.7.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usb..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~54 debug messages>

5.7.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usb.
Performed a total of 0 changes.

5.7.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usb'.
Removed a total of 0 cells.

5.7.20. Executing OPT_DFF pass (perform DFF optimizations).

5.7.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usb..

5.7.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module usb.

5.7.23. Finished OPT passes. (There is nothing left to do.)

5.8. Executing FSM pass (extract and optimize FSM).

5.8.1. Executing FSM_DETECT pass (finding FSMs in design).
Found FSM state register usb.recv.sm.state.
Found FSM state register usb.state.
Not marking usb.tx.state as FSM state register:
    Users of register don't seem to benefit from recoding.

5.8.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\recv.sm.state' from module `\usb'.
  found $adff cell for state register: $flatten\recv.\sm.$procdff$815
  root of input selection tree: $flatten\recv.\sm.$0\state[1:0]
  found reset state: 2'00 (from async reset)
  found ctrl input: \recv.strobe
  found ctrl input: $flatten\recv.\sm.$procmux$333_CMP
  found ctrl input: $flatten\recv.\sm.$procmux$336_CMP
  found ctrl input: \recv.se0
  found ctrl input: \recv.sm.next_shift [8]
  found ctrl input: $flatten\recv.\sm.$eq$/openlane/designs/usb/src/usb2p0_core.v:772$133_Y
  found state code: 2'10
  found state code: 2'11
  found ctrl input: $flatten\recv.\sm.$logic_and$/openlane/designs/usb/src/usb2p0_core.v:762$131_Y
  found state code: 2'01
  found ctrl output: \recv.sm.xpacket
  found ctrl output: $flatten\recv.\sm.$procmux$333_CMP
  found ctrl output: $flatten\recv.\sm.$procmux$336_CMP
  ctrl inputs: { \recv.se0 \recv.strobe $flatten\recv.\sm.$eq$/openlane/designs/usb/src/usb2p0_core.v:772$133_Y $flatten\recv.\sm.$logic_and$/openlane/designs/usb/src/usb2p0_core.v:762$131_Y \recv.sm.next_shift [8] }
  ctrl outputs: { $flatten\recv.\sm.$procmux$336_CMP $flatten\recv.\sm.$procmux$333_CMP $flatten\recv.\sm.$0\state[1:0] \recv.sm.xpacket }
  transition:       2'00 5'-0--- ->       2'00 5'10000
  transition:       2'00 5'-1-0- ->       2'00 5'10000
  transition:       2'00 5'-1-1- ->       2'01 5'10010
  transition:       2'10 5'-0--- ->       2'10 5'00100
  transition:       2'10 5'01--- ->       2'10 5'00100
  transition:       2'10 5'11--- ->       2'00 5'00000
  transition:       2'01 5'-0--- ->       2'01 5'01010
  transition:       2'01 5'01--0 ->       2'01 5'01010
  transition:       2'01 5'010-1 ->       2'10 5'01100
  transition:       2'01 5'011-1 ->       2'11 5'01110
  transition:       2'01 5'11--- ->       2'00 5'01000
  transition:       2'11 5'-0--- ->       2'11 5'00111
  transition:       2'11 5'01--- ->       2'11 5'00111
  transition:       2'11 5'11--- ->       2'00 5'00001
Extracting FSM `\state' from module `\usb'.
  found $adff cell for state register: $procdff$836
  root of input selection tree: $0\state[2:0]
  found reset state: 3'000 (from async reset)
  found ctrl input: $procmux$455_CMP
  found ctrl input: $procmux$460_CMP
  found ctrl input: $procmux$503_CMP
  found ctrl input: \tx.send_crc16
  found ctrl input: $procmux$471_CMP
  found ctrl input: $procmux$494_CMP
  found ctrl input: $procmux$546_CMP
  found ctrl input: $logic_and$/openlane/designs/usb/src/usb2p0_core.v:299$43_Y
  found ctrl input: $logic_and$/openlane/designs/usb/src/usb2p0_core.v:279$38_Y
  found ctrl input: $logic_and$/openlane/designs/usb/src/usb2p0_core.v:269$33_Y
  found ctrl input: $eq$/openlane/designs/usb/src/usb2p0_core.v:239$26_Y
  found state code: 3'010
  found ctrl input: $logic_and$/openlane/designs/usb/src/usb2p0_core.v:310$47_Y
  found ctrl input: \recv.sm.xpacket
  found state code: 3'110
  found ctrl input: $logic_and$/openlane/designs/usb/src/usb2p0_core.v:270$36_Y
  found state code: 3'011
  found ctrl input: \data_in_valid
  found ctrl input: $eq$/openlane/designs/usb/src/usb2p0_core.v:281$40_Y
  found state code: 3'101
  found ctrl input: $eq$/openlane/designs/usb/src/usb2p0_core.v:197$12_Y
  found ctrl input: $eq$/openlane/designs/usb/src/usb2p0_core.v:194$11_Y
  found ctrl input: $logic_and$/openlane/designs/usb/src/usb2p0_core.v:238$24_Y
  found ctrl input: $logic_and$/openlane/designs/usb/src/usb2p0_core.v:211$23_Y
  found ctrl input: $procmux$623_CMP
  found state code: 3'100
  found ctrl input: \recv.xdatastrobe
  found ctrl input: \recv_queue_1_valid
  found ctrl input: $logic_and$/openlane/designs/usb/src/usb2p0_core.v:197$15_Y
  found ctrl input: $eq$/openlane/designs/usb/src/usb2p0_core.v:199$16_Y
  found state code: 3'111
  found state code: 3'001
  found ctrl output: \tx.send_crc16
  found ctrl output: $procmux$455_CMP
  found ctrl output: $procmux$460_CMP
  found ctrl output: $procmux$471_CMP
  found ctrl output: $procmux$494_CMP
  found ctrl output: $procmux$503_CMP
  found ctrl output: $procmux$546_CMP
  ctrl inputs: { \recv.xdatastrobe \recv.sm.xpacket $procmux$623_CMP $logic_and$/openlane/designs/usb/src/usb2p0_core.v:310$47_Y $logic_and$/openlane/designs/usb/src/usb2p0_core.v:299$43_Y $eq$/openlane/designs/usb/src/usb2p0_core.v:281$40_Y $logic_and$/openlane/designs/usb/src/usb2p0_core.v:279$38_Y $logic_and$/openlane/designs/usb/src/usb2p0_core.v:270$36_Y $logic_and$/openlane/designs/usb/src/usb2p0_core.v:269$33_Y $eq$/openlane/designs/usb/src/usb2p0_core.v:239$26_Y $logic_and$/openlane/designs/usb/src/usb2p0_core.v:238$24_Y $logic_and$/openlane/designs/usb/src/usb2p0_core.v:211$23_Y $eq$/openlane/designs/usb/src/usb2p0_core.v:199$16_Y $logic_and$/openlane/designs/usb/src/usb2p0_core.v:197$15_Y $eq$/openlane/designs/usb/src/usb2p0_core.v:197$12_Y $eq$/openlane/designs/usb/src/usb2p0_core.v:194$11_Y \recv_queue_1_valid \data_in_valid }
  ctrl outputs: { \tx.send_crc16 $procmux$546_CMP $procmux$503_CMP $procmux$494_CMP $procmux$471_CMP $procmux$460_CMP $procmux$455_CMP $0\state[2:0] }
  transition:      3'000 18'-0---------------- ->      3'000 10'0100000000
  transition:      3'000 18'-1-----------0-0-- ->      3'010 10'0100000010
  transition:      3'000 18'-1----------01-0-- ->      3'111 10'0100000111
  transition:      3'000 18'-1----------11-0-- ->      3'001 10'0100000001
  transition:      3'000 18'-1-------------1-- ->      3'001 10'0100000001
  transition:      3'100 18'------0-0--------- ->      3'100 10'0000100100
  transition:      3'100 18'------001--------- ->      3'100 10'0000100100
  transition:      3'100 18'------011--------- ->      3'011 10'0000100011
  transition:      3'100 18'-----01----------0 ->      3'010 10'0000100010
  transition:      3'100 18'-----11----------0 ->      3'101 10'0000100101
  transition:      3'100 18'------1-0--------1 ->      3'100 10'0000100100
  transition:      3'100 18'------101--------1 ->      3'100 10'0000100100
  transition:      3'100 18'------111--------1 ->      3'011 10'0000100011
  transition:      3'010 18'----0------------- ->      3'010 10'0000000010
  transition:      3'010 18'----1------------- ->      3'000 10'0000000000
  transition:      3'110 18'-0-0-------------- ->      3'110 10'0010000110
  transition:      3'110 18'-1-0-------------- ->      3'010 10'0010000010
  transition:      3'110 18'---1-------------- ->      3'000 10'0010000000
  transition:      3'001 18'-0------------00-- ->      3'000 10'0001000000
  transition:      3'001 18'-0---------0---1-- ->      3'000 10'0001000000
  transition:      3'001 18'-00--------1---1-- ->      3'000 10'0001000000
  transition:      3'001 18'-01--------1---1-- ->      3'100 10'0001000100
  transition:      3'001 18'-0--------0---1--- ->      3'000 10'0001000000
  transition:      3'001 18'-0--------1---1--- ->      3'011 10'0001000011
  transition:      3'001 18'01---------------- ->      3'001 10'0001000001
  transition:      3'001 18'11------------00-- ->      3'010 10'0001000010
  transition:      3'001 18'11-------------10- ->      3'001 10'0001000001
  transition:      3'001 18'11-------------11- ->      3'010 10'0001000010
  transition:      3'001 18'11------------1--- ->      3'001 10'0001000001
  transition:      3'101 18'----0------------- ->      3'101 10'1000000101
  transition:      3'101 18'----1------------- ->      3'110 10'1000000110
  transition:      3'011 18'------0-0--------- ->      3'011 10'0000001011
  transition:      3'011 18'------0-10-------- ->      3'011 10'0000001011
  transition:      3'011 18'------0-11-------- ->      3'000 10'0000001000
  transition:      3'011 18'------1----------- ->      3'010 10'0000001010
  transition:      3'111 18'------0----------- ->      3'111 10'0000010111
  transition:      3'111 18'------1----------- ->      3'010 10'0000010010

5.8.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\state$855' from module `\usb'.
Optimizing FSM `$fsm$\recv.sm.state$850' from module `\usb'.

5.8.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usb..
Removed 45 unused cells and 45 unused wires.
<suppressed ~46 debug messages>

5.8.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\recv.sm.state$850' from module `\usb'.
  Removing unused output signal $flatten\recv.\sm.$0\state[1:0] [0].
  Removing unused output signal $flatten\recv.\sm.$0\state[1:0] [1].
Optimizing FSM `$fsm$\state$855' from module `\usb'.
  Removing unused output signal $0\state[2:0] [0].
  Removing unused output signal $0\state[2:0] [1].
  Removing unused output signal $0\state[2:0] [2].

5.8.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\recv.sm.state$850' from module `\usb' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> ---1
  10 -> --1-
  01 -> -1--
  11 -> 1---
Recoding FSM `$fsm$\state$855' from module `\usb' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> -------1
  100 -> ------1-
  010 -> -----1--
  110 -> ----1---
  001 -> ---1----
  101 -> --1-----
  011 -> -1------
  111 -> 1-------

5.8.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\recv.sm.state$850' from module `usb':
-------------------------------------

  Information on FSM $fsm$\recv.sm.state$850 (\recv.sm.state):

  Number of input signals:    5
  Number of output signals:   3
  Number of state bits:       4

  Input signals:
    0: \recv.sm.next_shift [8]
    1: $flatten\recv.\sm.$logic_and$/openlane/designs/usb/src/usb2p0_core.v:762$131_Y
    2: $flatten\recv.\sm.$eq$/openlane/designs/usb/src/usb2p0_core.v:772$133_Y
    3: \recv.strobe
    4: \recv.se0

  Output signals:
    0: \recv.sm.xpacket
    1: $flatten\recv.\sm.$procmux$333_CMP
    2: $flatten\recv.\sm.$procmux$336_CMP

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 5'-1-0-   ->     0 3'100
      1:     0 5'-0---   ->     0 3'100
      2:     0 5'-1-1-   ->     2 3'100
      3:     1 5'11---   ->     0 3'000
      4:     1 5'-0---   ->     1 3'000
      5:     1 5'01---   ->     1 3'000
      6:     2 5'11---   ->     0 3'010
      7:     2 5'010-1   ->     1 3'010
      8:     2 5'01--0   ->     2 3'010
      9:     2 5'-0---   ->     2 3'010
     10:     2 5'011-1   ->     3 3'010
     11:     3 5'11---   ->     0 3'001
     12:     3 5'-0---   ->     3 3'001
     13:     3 5'01---   ->     3 3'001

-------------------------------------

FSM `$fsm$\state$855' from module `usb':
-------------------------------------

  Information on FSM $fsm$\state$855 (\state):

  Number of input signals:   18
  Number of output signals:   7
  Number of state bits:       8

  Input signals:
    0: \data_in_valid
    1: \recv_queue_1_valid
    2: $eq$/openlane/designs/usb/src/usb2p0_core.v:194$11_Y
    3: $eq$/openlane/designs/usb/src/usb2p0_core.v:197$12_Y
    4: $logic_and$/openlane/designs/usb/src/usb2p0_core.v:197$15_Y
    5: $eq$/openlane/designs/usb/src/usb2p0_core.v:199$16_Y
    6: $logic_and$/openlane/designs/usb/src/usb2p0_core.v:211$23_Y
    7: $logic_and$/openlane/designs/usb/src/usb2p0_core.v:238$24_Y
    8: $eq$/openlane/designs/usb/src/usb2p0_core.v:239$26_Y
    9: $logic_and$/openlane/designs/usb/src/usb2p0_core.v:269$33_Y
   10: $logic_and$/openlane/designs/usb/src/usb2p0_core.v:270$36_Y
   11: $logic_and$/openlane/designs/usb/src/usb2p0_core.v:279$38_Y
   12: $eq$/openlane/designs/usb/src/usb2p0_core.v:281$40_Y
   13: $logic_and$/openlane/designs/usb/src/usb2p0_core.v:299$43_Y
   14: $logic_and$/openlane/designs/usb/src/usb2p0_core.v:310$47_Y
   15: $procmux$623_CMP
   16: \recv.sm.xpacket
   17: \recv.xdatastrobe

  Output signals:
    0: $procmux$455_CMP
    1: $procmux$460_CMP
    2: $procmux$471_CMP
    3: $procmux$494_CMP
    4: $procmux$503_CMP
    5: $procmux$546_CMP
    6: \tx.send_crc16

  State encoding:
    0: 8'-------1  <RESET STATE>
    1: 8'------1-
    2: 8'-----1--
    3: 8'----1---
    4: 8'---1----
    5: 8'--1-----
    6: 8'-1------
    7: 8'1-------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 18'-0----------------   ->     0 7'0100000
      1:     0 18'-1-----------0-0--   ->     2 7'0100000
      2:     0 18'-1----------11-0--   ->     4 7'0100000
      3:     0 18'-1-------------1--   ->     4 7'0100000
      4:     0 18'-1----------01-0--   ->     7 7'0100000
      5:     1 18'------1-0--------1   ->     1 7'0000100
      6:     1 18'------101--------1   ->     1 7'0000100
      7:     1 18'------0-0---------   ->     1 7'0000100
      8:     1 18'------001---------   ->     1 7'0000100
      9:     1 18'-----01----------0   ->     2 7'0000100
     10:     1 18'-----11----------0   ->     5 7'0000100
     11:     1 18'------111--------1   ->     6 7'0000100
     12:     1 18'------011---------   ->     6 7'0000100
     13:     2 18'----1-------------   ->     0 7'0000000
     14:     2 18'----0-------------   ->     2 7'0000000
     15:     3 18'---1--------------   ->     0 7'0010000
     16:     3 18'-1-0--------------   ->     2 7'0010000
     17:     3 18'-0-0--------------   ->     3 7'0010000
     18:     4 18'-0------------00--   ->     0 7'0001000
     19:     4 18'-0---------0---1--   ->     0 7'0001000
     20:     4 18'-00--------1---1--   ->     0 7'0001000
     21:     4 18'-0--------0---1---   ->     0 7'0001000
     22:     4 18'-01--------1---1--   ->     1 7'0001000
     23:     4 18'11-------------11-   ->     2 7'0001000
     24:     4 18'11------------00--   ->     2 7'0001000
     25:     4 18'11-------------10-   ->     4 7'0001000
     26:     4 18'11------------1---   ->     4 7'0001000
     27:     4 18'01----------------   ->     4 7'0001000
     28:     4 18'-0--------1---1---   ->     6 7'0001000
     29:     5 18'----1-------------   ->     3 7'1000000
     30:     5 18'----0-------------   ->     5 7'1000000
     31:     6 18'------0-11--------   ->     0 7'0000001
     32:     6 18'------1-----------   ->     2 7'0000001
     33:     6 18'------0-10--------   ->     6 7'0000001
     34:     6 18'------0-0---------   ->     6 7'0000001
     35:     7 18'------1-----------   ->     2 7'0000010
     36:     7 18'------0-----------   ->     7 7'0000010

-------------------------------------

5.8.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\recv.sm.state$850' from module `\usb'.
Mapping FSM `$fsm$\state$855' from module `\usb'.

5.9. Executing OPT pass (performing simple optimizations).

5.9.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module usb.
<suppressed ~16 debug messages>

5.9.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usb'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

5.9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usb..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~51 debug messages>

5.9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usb.
Performed a total of 0 changes.

5.9.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usb'.
Removed a total of 0 cells.

5.9.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$843 ($dff) from module usb (D = $procmux$775_Y, Q = \recv_queue_1_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$1080 ($sdff) from module usb (D = \recv_queue_0_valid, Q = \recv_queue_1_valid).
Adding SRST signal on $procdff$842 ($dff) from module usb (D = $procmux$780_Y, Q = \recv_queue_0_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$1082 ($sdff) from module usb (D = 1'1, Q = \recv_queue_0_valid).
Adding EN signal on $procdff$841 ($dff) from module usb (D = \recv_queue_0, Q = \recv_queue_1).
Adding EN signal on $procdff$840 ($dff) from module usb (D = \recv.sm.xdata, Q = \recv_queue_0).
Adding EN signal on $procdff$839 ($dff) from module usb (D = \recv_queue_1, Q = \data_out).
Adding EN signal on $procdff$835 ($adff) from module usb (D = $procmux$478_Y, Q = \tx_enable_crc16).
Adding EN signal on $procdff$834 ($dff) from module usb (D = $0\tx_data[7:0], Q = \tx_data).
Adding EN signal on $procdff$831 ($adff) from module usb (D = $0\tx_transmit[0:0], Q = \tx_transmit).
Adding EN signal on $procdff$825 ($adff) from module usb (D = $0\transaction_active[0:0], Q = \transaction_active).
Adding EN signal on $flatten\tx.\tx_crc.$procdff$806 ($adff) from module usb (D = \tx.tx_crc.next, Q = \tx.tx_crc.r).
Adding EN signal on $flatten\tx.$procdff$812 ($adff) from module usb (D = $flatten\tx.$procmux$287_Y, Q = \tx.state).
Adding EN signal on $flatten\tx.$procdff$811 ($dff) from module usb (D = $flatten\tx.$procmux$275_Y, Q = \tx.crc_enabled).
Adding SRST signal on $auto$ff.cc:266:slice$1153 ($dffe) from module usb (D = $flatten\tx.$procmux$272_Y, Q = \tx.crc_enabled, rval = 1'0).
Adding EN signal on $flatten\tx.$procdff$810 ($dff) from module usb (D = $flatten\tx.$procmux$283_Y, Q = \tx.tx_data).
Adding SRST signal on $auto$ff.cc:266:slice$1159 ($dffe) from module usb (D = $flatten\tx.$procmux$280_Y, Q = \tx.tx_data, rval = 9'110000000).
Adding EN signal on $flatten\tx.$procdff$809 ($adff) from module usb (D = $flatten\tx.$procmux$267_Y, Q = \tx.bit_stuff_counter).
Adding EN signal on $flatten\tx.$procdff$808 ($dff) from module usb (D = $flatten\tx.$ternary$/openlane/designs/usb/src/usb2p0_core.v:1035$186_Y, Q = \tx.last_j).
Adding SRST signal on $auto$ff.cc:266:slice$1162 ($dffe) from module usb (D = \tx.j, Q = \tx.last_j, rval = 1'1).
Adding EN signal on $flatten\recv.\sync_detect.$procdff$802 ($adff) from module usb (D = { \recv.sync_detect.data [5:0] $flatten\recv.\sync_detect.$logic_or$/openlane/designs/usb/src/usb2p0_core.v:1185$221_Y }, Q = \recv.sync_detect.data).
Adding EN signal on $flatten\recv.\sm.\crc5.$procdff$807 ($adff) from module usb (D = \recv.sm.crc5.next, Q = \recv.sm.crc5.r).
Adding EN signal on $flatten\recv.\sm.\crc16.$procdff$806 ($adff) from module usb (D = \recv.sm.crc16.next, Q = \recv.sm.crc16.r).
Adding EN signal on $flatten\recv.\sm.$procdff$822 ($dff) from module usb (D = \recv.sm.next_shift [7:0], Q = \recv.sm.shift_reg).
Adding EN signal on $flatten\recv.\sm.$procdff$821 ($adff) from module usb (D = $flatten\recv.\sm.$procmux$322_Y, Q = \recv.sm.clear_shift).
Adding EN signal on $flatten\recv.\sm.$procdff$820 ($adff) from module usb (D = $flatten\recv.\sm.$procmux$345_Y, Q = \recv.sm.xcrc16_ok).
Adding EN signal on $flatten\recv.\sm.$procdff$819 ($adff) from module usb (D = $flatten\recv.\sm.$procmux$365_Y, Q = \recv.sm.xcrc5_ok).
Adding EN signal on $flatten\recv.\sm.$procdff$818 ($adff) from module usb (D = $flatten\recv.\sm.$procmux$385_Y, Q = \recv.sm.xdatastrobe).
Adding EN signal on $flatten\recv.\sm.$procdff$817 ($adff) from module usb (D = { \recv.sm.next_shift [0] \recv.sm.next_shift [1] \recv.sm.next_shift [2] \recv.sm.next_shift [3] \recv.sm.next_shift [4] \recv.sm.next_shift [5] \recv.sm.next_shift [6] \recv.sm.next_shift [7] }, Q = \recv.sm.xdata).
Adding EN signal on $flatten\recv.\sm.$procdff$816 ($adff) from module usb (D = { \recv.sm.next_shift [4] \recv.sm.next_shift [5] \recv.sm.next_shift [6] \recv.sm.next_shift [7] }, Q = \recv.sm.xpid).
Adding EN signal on $flatten\recv.\reset_detect.$procdff$801 ($adff) from module usb (D = $flatten\recv.\reset_detect.$0\cntr[18:0], Q = \recv.reset_detect.cntr).
Adding EN signal on $flatten\recv.\nrzi_decoder.$procdff$823 ($dff) from module usb (D = \recv.clk_rcvr.i, Q = \recv.nrzi_decoder.prev_i).
Adding EN signal on $flatten\recv.\destuffer.$procdff$803 ($adff) from module usb (D = { \recv.destuffer.data [5:0] \recv.destuffer.d }, Q = \recv.destuffer.data).
Adding SRST signal on $flatten\recv.$procdff$814 ($dff) from module usb (D = $flatten\recv.$procmux$311_Y, Q = \recv.short_idle_counter, rval = 3'111).
Adding EN signal on $auto$ff.cc:266:slice$1215 ($sdff) from module usb (D = $flatten\recv.$sub$/openlane/designs/usb/src/usb2p0_core.v:848$140_Y, Q = \recv.short_idle_counter).

5.9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usb..
Removed 43 unused cells and 67 unused wires.
<suppressed ~44 debug messages>

5.9.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module usb.
<suppressed ~5 debug messages>

5.9.9. Rerunning OPT passes. (Maybe there is more to do..)

5.9.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usb..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~35 debug messages>

5.9.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usb.
Performed a total of 0 changes.

5.9.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usb'.
<suppressed ~39 debug messages>
Removed a total of 13 cells.

5.9.13. Executing OPT_DFF pass (perform DFF optimizations).

5.9.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usb..
Removed 0 unused cells and 13 unused wires.
<suppressed ~1 debug messages>

5.9.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module usb.

5.9.16. Rerunning OPT passes. (Maybe there is more to do..)

5.9.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usb..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~36 debug messages>

5.9.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usb.
Performed a total of 0 changes.

5.9.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usb'.
Removed a total of 0 cells.

5.9.20. Executing OPT_DFF pass (perform DFF optimizations).

5.9.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usb..

5.9.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module usb.

5.9.23. Finished OPT passes. (There is nothing left to do.)

5.10. Executing WREDUCE pass (reducing word size of cells).
Removed top 29 address bits (of 32) from memory init port usb.$flatten\recv.\d_filter.$auto$mem.cc:319:emit$236 ($flatten\recv.\d_filter.$auto$proc_rom.cc:150:do_switch$234).
Removed top 27 address bits (of 32) from memory init port usb.$flatten\recv.\se0_filter.$auto$mem.cc:319:emit$240 ($flatten\recv.\se0_filter.$auto$proc_rom.cc:150:do_switch$238).
Removed top 1 bits (of 2) from port B of cell usb.$eq$/openlane/designs/usb/src/usb2p0_core.v:194$11 ($eq).
Removed top 1 bits (of 2) from port B of cell usb.$ne$/openlane/designs/usb/src/usb2p0_core.v:211$22 ($ne).
Removed top 1 bits (of 2) from port B of cell usb.$eq$/openlane/designs/usb/src/usb2p0_core.v:239$26 ($eq).
Removed top 1 bits (of 2) from port B of cell usb.$ne$/openlane/designs/usb/src/usb2p0_core.v:270$35 ($ne).
Removed top 2 bits (of 4) from port B of cell usb.$eq$/openlane/designs/usb/src/usb2p0_core.v:305$44 ($eq).
Removed top 1 bits (of 2) from port B of cell usb.$auto$opt_dff.cc:195:make_patterns_logic$1104 ($ne).
Removed top 2 bits (of 3) from port B of cell usb.$auto$opt_dff.cc:195:make_patterns_logic$1109 ($ne).
Removed top 1 bits (of 4) from port B of cell usb.$auto$fsm_map.cc:77:implement_pattern_cache$968 ($eq).
Removed top 1 bits (of 2) from port B of cell usb.$auto$opt_dff.cc:195:make_patterns_logic$1102 ($ne).
Removed top 2 bits (of 3) from port B of cell usb.$auto$fsm_map.cc:77:implement_pattern_cache$976 ($eq).
Removed top 1 bits (of 3) from port B of cell usb.$auto$fsm_map.cc:77:implement_pattern_cache$981 ($eq).
Removed top 1 bits (of 3) from port B of cell usb.$auto$fsm_map.cc:77:implement_pattern_cache$943 ($eq).
Removed top 1 bits (of 4) from port B of cell usb.$auto$fsm_map.cc:77:implement_pattern_cache$884 ($eq).
Removed top 2 bits (of 3) from port B of cell usb.$auto$fsm_map.cc:77:implement_pattern_cache$939 ($eq).
Removed top 1 bits (of 3) from port B of cell usb.$auto$fsm_map.cc:77:implement_pattern_cache$1067 ($eq).
Removed top 2 bits (of 4) from port B of cell usb.$auto$fsm_map.cc:77:implement_pattern_cache$935 ($eq).
Removed top 2 bits (of 3) from port B of cell usb.$auto$fsm_map.cc:77:implement_pattern_cache$931 ($eq).
Removed top 1 bits (of 3) from port B of cell usb.$auto$fsm_map.cc:77:implement_pattern_cache$897 ($eq).
Removed top 1 bits (of 3) from port B of cell usb.$auto$fsm_map.cc:77:implement_pattern_cache$1059 ($eq).
Removed top 1 bits (of 3) from port B of cell usb.$auto$fsm_map.cc:77:implement_pattern_cache$1055 ($eq).
Removed top 1 bits (of 2) from port B of cell usb.$auto$fsm_map.cc:77:implement_pattern_cache$1037 ($eq).
Removed top 2 bits (of 5) from port B of cell usb.$auto$opt_dff.cc:195:make_patterns_logic$1098 ($ne).
Removed top 1 bits (of 2) from port B of cell usb.$auto$fsm_map.cc:77:implement_pattern_cache$918 ($eq).
Removed top 1 bits (of 2) from port B of cell usb.$auto$opt_dff.cc:195:make_patterns_logic$1130 ($ne).
Removed top 1 bits (of 2) from port B of cell usb.$auto$opt_dff.cc:195:make_patterns_logic$1126 ($ne).
Removed top 1 bits (of 3) from port B of cell usb.$auto$opt_dff.cc:195:make_patterns_logic$1124 ($ne).
Removed top 1 bits (of 4) from port B of cell usb.$auto$fsm_map.cc:77:implement_pattern_cache$910 ($eq).
Removed top 2 bits (of 5) from mux cell usb.$flatten\recv.\sm.\crc5.$procmux$262 ($mux).
Removed top 1 bits (of 5) from port B of cell usb.$flatten\recv.\sm.\crc5.$eq$/openlane/designs/usb/src/usb2p0_core.v:1064$191 ($eq).
Removed top 1 bits (of 7) from port B of cell usb.$flatten\recv.\sync_detect.$eq$/openlane/designs/usb/src/usb2p0_core.v:1179$214 ($eq).
Removed top 1 bits (of 7) from port B of cell usb.$flatten\recv.\destuffer.$ne$/openlane/designs/usb/src/usb2p0_core.v:1156$210 ($ne).
Removed top 1 bits (of 4) from port B of cell usb.$auto$opt_dff.cc:195:make_patterns_logic$1175 ($ne).
Removed top 1 bits (of 3) from port B of cell usb.$auto$opt_dff.cc:195:make_patterns_logic$1173 ($ne).
Removed top 1 bits (of 3) from port B of cell usb.$auto$opt_dff.cc:195:make_patterns_logic$1171 ($ne).
Removed top 1 bits (of 2) from port B of cell usb.$auto$opt_dff.cc:195:make_patterns_logic$1155 ($ne).
Removed top 1 bits (of 2) from port B of cell usb.$auto$opt_dff.cc:195:make_patterns_logic$1150 ($ne).
Removed top 1 bits (of 2) from port B of cell usb.$auto$opt_dff.cc:195:make_patterns_logic$1148 ($ne).
Removed top 1 bits (of 2) from port B of cell usb.$auto$opt_dff.cc:195:make_patterns_logic$1146 ($ne).
Removed top 1 bits (of 2) from port B of cell usb.$auto$opt_dff.cc:195:make_patterns_logic$1144 ($ne).
Removed top 2 bits (of 3) from port B of cell usb.$flatten\tx.$procmux$302_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell usb.$auto$opt_dff.cc:195:make_patterns_logic$1111 ($ne).
Removed top 2 bits (of 3) from port B of cell usb.$auto$opt_dff.cc:195:make_patterns_logic$1113 ($ne).
Removed top 1 bits (of 3) from port B of cell usb.$flatten\tx.$eq$/openlane/designs/usb/src/usb2p0_core.v:957$156 ($eq).
Removed top 1 bits (of 3) from port B of cell usb.$flatten\tx.$eq$/openlane/designs/usb/src/usb2p0_core.v:957$155 ($eq).

5.11. Executing PEEPOPT pass (run peephole optimizers).

5.12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usb..

5.13. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module usb:
  creating $macc model for $flatten\recv.$sub$/openlane/designs/usb/src/usb2p0_core.v:848$140 ($sub).
  creating $macc model for $flatten\recv.\clk_rcvr.$sub$/openlane/designs/usb/src/usb2p0_core.v:1137$209 ($sub).
  creating $macc model for $flatten\recv.\reset_detect.$sub$/openlane/designs/usb/src/usb2p0_core.v:1207$226 ($sub).
  creating $macc model for $flatten\tx.$add$/openlane/designs/usb/src/usb2p0_core.v:1027$176 ($add).
  creating $macc model for $flatten\tx.$add$/openlane/designs/usb/src/usb2p0_core.v:931$145 ($add).
  creating $macc model for $sub$/openlane/designs/usb/src/usb2p0_core.v:176$8 ($sub).
  creating $alu model for $macc $sub$/openlane/designs/usb/src/usb2p0_core.v:176$8.
  creating $alu model for $macc $flatten\tx.$add$/openlane/designs/usb/src/usb2p0_core.v:931$145.
  creating $alu model for $macc $flatten\tx.$add$/openlane/designs/usb/src/usb2p0_core.v:1027$176.
  creating $alu model for $macc $flatten\recv.\reset_detect.$sub$/openlane/designs/usb/src/usb2p0_core.v:1207$226.
  creating $alu model for $macc $flatten\recv.\clk_rcvr.$sub$/openlane/designs/usb/src/usb2p0_core.v:1137$209.
  creating $alu model for $macc $flatten\recv.$sub$/openlane/designs/usb/src/usb2p0_core.v:848$140.
  creating $alu cell for $flatten\recv.$sub$/openlane/designs/usb/src/usb2p0_core.v:848$140: $auto$alumacc.cc:485:replace_alu$1217
  creating $alu cell for $flatten\recv.\clk_rcvr.$sub$/openlane/designs/usb/src/usb2p0_core.v:1137$209: $auto$alumacc.cc:485:replace_alu$1220
  creating $alu cell for $flatten\recv.\reset_detect.$sub$/openlane/designs/usb/src/usb2p0_core.v:1207$226: $auto$alumacc.cc:485:replace_alu$1223
  creating $alu cell for $flatten\tx.$add$/openlane/designs/usb/src/usb2p0_core.v:1027$176: $auto$alumacc.cc:485:replace_alu$1226
  creating $alu cell for $flatten\tx.$add$/openlane/designs/usb/src/usb2p0_core.v:931$145: $auto$alumacc.cc:485:replace_alu$1229
  creating $alu cell for $sub$/openlane/designs/usb/src/usb2p0_core.v:176$8: $auto$alumacc.cc:485:replace_alu$1232
  created 6 $alu and 0 $macc cells.

5.14. Executing SHARE pass (SAT-based resource sharing).

5.15. Executing OPT pass (performing simple optimizations).

5.15.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module usb.

5.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usb'.
Removed a total of 0 cells.

5.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usb..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~36 debug messages>

5.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usb.
Performed a total of 0 changes.

5.15.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usb'.
Removed a total of 0 cells.

5.15.6. Executing OPT_DFF pass (perform DFF optimizations).

5.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usb..

5.15.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module usb.

5.15.9. Finished OPT passes. (There is nothing left to do.)

5.16. Executing MEMORY pass.

5.16.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

5.16.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

5.16.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

5.16.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

5.16.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `$flatten\recv.\d_filter.$auto$proc_rom.cc:150:do_switch$234'[0] in module `\usb': no output FF found.
Checking read port `$flatten\recv.\se0_filter.$auto$proc_rom.cc:150:do_switch$238'[0] in module `\usb': no output FF found.
Checking read port address `$flatten\recv.\d_filter.$auto$proc_rom.cc:150:do_switch$234'[0] in module `\usb': merged address FF to cell.
Checking read port address `$flatten\recv.\se0_filter.$auto$proc_rom.cc:150:do_switch$238'[0] in module `\usb': merged address FF to cell.

5.16.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usb..

5.16.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

5.16.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

5.16.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usb..

5.16.10. Executing MEMORY_COLLECT pass (generating $mem cells).

5.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usb..

5.18. Executing OPT pass (performing simple optimizations).

5.18.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module usb.
<suppressed ~69 debug messages>

5.18.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usb'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

5.18.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$838 ($adff) from module usb (D = $0\handshake_latch[1:0], Q = \handshake_latch).
Adding EN signal on $procdff$828 ($adff) from module usb (D = $0\setup[0:0], Q = \setup).
Adding EN signal on $procdff$827 ($adff) from module usb (D = $0\direction_in[0:0], Q = \direction_in).
Adding EN signal on $procdff$826 ($adff) from module usb (D = $0\endpoint[3:0], Q = \endpoint).

5.18.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usb..
Removed 0 unused cells and 46 unused wires.
<suppressed ~1 debug messages>

5.18.5. Rerunning OPT passes. (Removed registers in this run.)

5.18.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module usb.
<suppressed ~26 debug messages>

5.18.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usb'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

5.18.8. Executing OPT_DFF pass (perform DFF optimizations).

5.18.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usb..
Removed 0 unused cells and 25 unused wires.
<suppressed ~1 debug messages>

5.18.10. Finished fast OPT passes.

5.19. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory $flatten\recv.\d_filter.$auto$proc_rom.cc:150:do_switch$234 in module \usb:
  created 8 $dff cells and 0 static cells of width 1.
Extracted data FF from read port 0 of usb.$flatten\recv.\d_filter.$auto$proc_rom.cc:150:do_switch$234: $$flatten\recv.\d_filter.$auto$proc_rom.cc:150:do_switch$234$rdreg[0]
  read interface: 1 $dff and 7 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\recv.\se0_filter.$auto$proc_rom.cc:150:do_switch$238 in module \usb:
  created 32 $dff cells and 0 static cells of width 1.
Extracted data FF from read port 0 of usb.$flatten\recv.\se0_filter.$auto$proc_rom.cc:150:do_switch$238: $$flatten\recv.\se0_filter.$auto$proc_rom.cc:150:do_switch$238$rdreg[0]
  read interface: 1 $dff and 31 $mux cells.
  write interface: 0 write mux blocks.

5.20. Executing OPT pass (performing simple optimizations).

5.20.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module usb.
<suppressed ~14 debug messages>

5.20.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usb'.
Removed a total of 0 cells.

5.20.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usb..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~25 debug messages>

5.20.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usb.
    New ctrl vector for $pmux cell $flatten\recv.\sm.$procmux$322: $auto$opt_reduce.cc:134:opt_pmux$1400
    Consolidated identical input bits for $mux cell $flatten\recv.\sm.$procmux$440:
      Old ports: A={ \recv.sm.shift_reg \recv.destuffer.d }, B={ 8'00000001 \recv.destuffer.d }, Y=\recv.sm.next_shift
      New ports: A=\recv.sm.shift_reg, B=8'00000001, Y=\recv.sm.next_shift [8:1]
      New connections: \recv.sm.next_shift [0] = \recv.destuffer.d
    Consolidated identical input bits for $mux cell $flatten\recv.\sm.\crc16.$procmux$257:
      Old ports: A={ $flatten\recv.\sm.\crc16.$logic_not$/openlane/designs/usb/src/usb2p0_core.v:1105$202_Y \recv.sm.crc16.r [13:2] $flatten\recv.\sm.\crc16.$logic_not$/openlane/designs/usb/src/usb2p0_core.v:1105$201_Y \recv.sm.crc16.r [0] 1'1 }, B={ \recv.sm.crc16.r [14:0] 1'0 }, Y=\recv.sm.crc16.next
      New ports: A={ $flatten\recv.\sm.\crc16.$logic_not$/openlane/designs/usb/src/usb2p0_core.v:1105$202_Y $flatten\recv.\sm.\crc16.$logic_not$/openlane/designs/usb/src/usb2p0_core.v:1105$201_Y 1'1 }, B={ \recv.sm.crc16.r [14] \recv.sm.crc16.r [1] 1'0 }, Y={ \recv.sm.crc16.next [15] \recv.sm.crc16.next [2] \recv.sm.crc16.next [0] }
      New connections: { \recv.sm.crc16.next [14:3] \recv.sm.crc16.next [1] } = { \recv.sm.crc16.r [13:2] \recv.sm.crc16.r [0] }
    Consolidated identical input bits for $mux cell $flatten\recv.\sm.\crc5.$procmux$262:
      Old ports: A={ $flatten\recv.\sm.\crc5.$logic_not$/openlane/designs/usb/src/usb2p0_core.v:1070$194_Y \recv.sm.crc5.r [0] 1'1 }, B={ \recv.sm.crc5.r [1:0] 1'0 }, Y=\recv.sm.crc5.next [2:0]
      New ports: A={ $flatten\recv.\sm.\crc5.$logic_not$/openlane/designs/usb/src/usb2p0_core.v:1070$194_Y 1'1 }, B={ \recv.sm.crc5.r [1] 1'0 }, Y={ \recv.sm.crc5.next [2] \recv.sm.crc5.next [0] }
      New connections: \recv.sm.crc5.next [1] = \recv.sm.crc5.r [0]
    New ctrl vector for $pmux cell $flatten\tx.$procmux$287: { $flatten\tx.$procmux$302_CMP $flatten\tx.$eq$/openlane/designs/usb/src/usb2p0_core.v:954$149_Y $flatten\tx.$eq$/openlane/designs/usb/src/usb2p0_core.v:954$150_Y $flatten\tx.$eq$/openlane/designs/usb/src/usb2p0_core.v:957$155_Y $flatten\tx.$eq$/openlane/designs/usb/src/usb2p0_core.v:957$156_Y $flatten\tx.$eq$/openlane/designs/usb/src/usb2p0_core.v:1032$178_Y }
    Consolidated identical input bits for $mux cell $flatten\tx.$procmux$298:
      Old ports: A=3'010, B=3'110, Y=$flatten\tx.$procmux$298_Y
      New ports: A=1'0, B=1'1, Y=$flatten\tx.$procmux$298_Y [2]
      New connections: $flatten\tx.$procmux$298_Y [1:0] = 2'10
    Consolidated identical input bits for $mux cell $flatten\tx.\tx_crc.$procmux$257:
      Old ports: A={ $flatten\tx.\tx_crc.$logic_not$/openlane/designs/usb/src/usb2p0_core.v:1105$202_Y \tx.tx_crc.r [13:2] $flatten\tx.\tx_crc.$logic_not$/openlane/designs/usb/src/usb2p0_core.v:1105$201_Y \tx.tx_crc.r [0] 1'1 }, B={ \tx.tx_crc.r [14:0] 1'0 }, Y=\tx.tx_crc.next
      New ports: A={ $flatten\tx.\tx_crc.$logic_not$/openlane/designs/usb/src/usb2p0_core.v:1105$202_Y $flatten\tx.\tx_crc.$logic_not$/openlane/designs/usb/src/usb2p0_core.v:1105$201_Y 1'1 }, B={ \tx.tx_crc.r [14] \tx.tx_crc.r [1] 1'0 }, Y={ \tx.tx_crc.next [15] \tx.tx_crc.next [2] \tx.tx_crc.next [0] }
      New connections: { \tx.tx_crc.next [14:3] \tx.tx_crc.next [1] } = { \tx.tx_crc.r [13:2] \tx.tx_crc.r [0] }
    New ctrl vector for $pmux cell $procmux$454: { \state [1] $auto$opt_reduce.cc:134:opt_pmux$1402 }
    Consolidated identical input bits for $pmux cell $procmux$652:
      Old ports: A=8'11010010, B=16'0101101000011110, Y=$procmux$652_Y
      New ports: A=4'1100, B=8'01100011, Y={ $procmux$652_Y [7:6] $procmux$652_Y [3:2] }
      New connections: { $procmux$652_Y [5:4] $procmux$652_Y [1:0] } = 4'0110
    New ctrl vector for $pmux cell $procmux$743: \state [4]
  Optimizing cells in module \usb.
Performed a total of 10 changes.

5.20.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usb'.
<suppressed ~36 debug messages>
Removed a total of 12 cells.

5.20.6. Executing OPT_SHARE pass.

5.20.7. Executing OPT_DFF pass (perform DFF optimizations).

5.20.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usb..
Removed 0 unused cells and 66 unused wires.
<suppressed ~1 debug messages>

5.20.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module usb.
<suppressed ~10 debug messages>

5.20.10. Rerunning OPT passes. (Maybe there is more to do..)

5.20.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usb..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~25 debug messages>

5.20.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usb.
Performed a total of 0 changes.

5.20.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usb'.
Removed a total of 0 cells.

5.20.14. Executing OPT_SHARE pass.

5.20.15. Executing OPT_DFF pass (perform DFF optimizations).

5.20.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usb..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

5.20.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module usb.

5.20.18. Rerunning OPT passes. (Maybe there is more to do..)

5.20.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usb..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~25 debug messages>

5.20.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usb.
Performed a total of 0 changes.

5.20.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usb'.
Removed a total of 0 cells.

5.20.22. Executing OPT_SHARE pass.

5.20.23. Executing OPT_DFF pass (perform DFF optimizations).

5.20.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usb..

5.20.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module usb.

5.20.26. Finished OPT passes. (There is nothing left to do.)

5.21. Executing TECHMAP pass (map to technology primitives).

5.21.1. Executing Verilog-2005 frontend: /build/bin/../share/yosys/techmap.v
Parsing Verilog input from `/build/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

5.21.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $mux.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $adffe.
Using template $paramod$d629d85c8826a74239b9178d1930215a43b0ceb0\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $or.
Using template $paramod$b756e651b7db7aeb455331d9a2df073db93fcc2e\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $adff.
Using template $paramod$bf2533632d512eac76dd186c0da49367e29b8e98\_90_pmux for cells of type $pmux.
Using template $paramod$fc16b9f758000d363d24f130038bd99b46b4fa1b\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $sdffe.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_90_alu for cells of type $alu.
Using template $paramod$3826c06832e910ed7e3a5e37dc9a6adea7917f5a\_90_alu for cells of type $alu.
Using template $paramod$ba698a254f9a5947e85cbe7beae6b161eefc5386\_90_alu for cells of type $alu.
Using template $paramod$b8c0a997bce700f23568a5ada79cc6781d1f5ca0\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $sdffce.
Using template $paramod$57f63e8a3282e053be0430389b09fa050ac7dca0\_90_pmux for cells of type $pmux.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using template $paramod$10ed987432f06055e5279101f9ec60a49861b43c\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000010011 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000111 for cells of type $lcu.
No more expansions possible.
<suppressed ~1301 debug messages>

5.22. Executing OPT pass (performing simple optimizations).

5.22.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module usb.
<suppressed ~569 debug messages>

5.22.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usb'.
<suppressed ~402 debug messages>
Removed a total of 134 cells.

5.22.3. Executing OPT_DFF pass (perform DFF optimizations).

5.22.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usb..
Removed 15 unused cells and 715 unused wires.
<suppressed ~16 debug messages>

5.22.5. Finished fast OPT passes.

5.23. Executing ABC pass (technology mapping using ABC).

5.23.1. Extracting gate netlist of module `\usb' to `<abc-temp-dir>/input.blif'..
Extracted 918 gates and 1087 wires to a netlist network with 167 inputs and 126 outputs.

5.23.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

5.23.1.2. Re-integrating ABC results.
ABC RESULTS:               MUX cells:       79
ABC RESULTS:               AND cells:       28
ABC RESULTS:               NOT cells:       47
ABC RESULTS:             ORNOT cells:       39
ABC RESULTS:              NAND cells:       33
ABC RESULTS:            ANDNOT cells:      223
ABC RESULTS:                OR cells:      200
ABC RESULTS:              XNOR cells:        8
ABC RESULTS:               NOR cells:       44
ABC RESULTS:               XOR cells:       47
ABC RESULTS:        internal signals:      794
ABC RESULTS:           input signals:      167
ABC RESULTS:          output signals:      126
Removing temp directory.

5.24. Executing OPT pass (performing simple optimizations).

5.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module usb.
<suppressed ~89 debug messages>

5.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usb'.
<suppressed ~36 debug messages>
Removed a total of 12 cells.

5.24.3. Executing OPT_DFF pass (perform DFF optimizations).

5.24.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usb..
Removed 3 unused cells and 825 unused wires.
<suppressed ~29 debug messages>

5.24.5. Finished fast OPT passes.

5.25. Executing HIERARCHY pass (managing design hierarchy).

5.25.1. Analyzing design hierarchy..
Top module:  \usb

5.25.2. Analyzing design hierarchy..
Top module:  \usb
Removed 0 unused modules.

5.26. Printing statistics.

=== usb ===

   Number of wires:                830
   Number of wire bits:           1083
   Number of public wires:         140
   Number of public wire bits:     374
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                927
     $_ANDNOT_                     222
     $_AND_                         27
     $_DFFE_PN0N_                   19
     $_DFFE_PN0P_                   47
     $_DFFE_PN1N_                   21
     $_DFFE_PN1P_                   16
     $_DFFE_PN_                     33
     $_DFFE_PP_                      8
     $_DFF_PN0_                     24
     $_DFF_PN1_                      2
     $_DFF_P_                        8
     $_MUX_                         79
     $_NAND_                        33
     $_NOR_                         34
     $_NOT_                         44
     $_ORNOT_                       39
     $_OR_                         200
     $_SDFFCE_PP0N_                  7
     $_SDFFCE_PP0P_                  1
     $_SDFFCE_PP1N_                  3
     $_SDFFE_PN0N_                   2
     $_SDFFE_PP1P_                   3
     $_XNOR_                         8
     $_XOR_                         47

5.27. Executing CHECK pass (checking for obvious problems).
Checking module usb...
Found and reported 0 problems.

6. Generating Graphviz representation of design.
Writing dot description to `/openlane/designs/usb/runs/explore/tmp/synthesis/post_techmap.dot'.
Dumping module usb to page 1.
Warning: WIDTHLABEL \recv.clk_rcvr.cntr [1] 1
Warning: WIDTHLABEL \recv.clk_rcvr.cntr [0] 1
Warning: WIDTHLABEL \recv.destuffer.data [0] 1
Warning: WIDTHLABEL \recv.destuffer.data [1] 1
Warning: WIDTHLABEL \recv.destuffer.data [3] 1
Warning: WIDTHLABEL \recv.destuffer.data [2] 1
Warning: WIDTHLABEL \recv.destuffer.data [5] 1
Warning: WIDTHLABEL \recv.destuffer.data [4] 1
Warning: WIDTHLABEL \recv.destuffer.data [6] 1
Warning: WIDTHLABEL \recv.sm.crc5.r [4] 1
Warning: WIDTHLABEL \recv.sm.crc5.r [1] 1
Warning: WIDTHLABEL \recv.sm.crc5.next [2] 1
Warning: WIDTHLABEL \recv.sm.crc16.r [15] 1
Warning: WIDTHLABEL \recv.sm.crc16.r [14] 1
Warning: WIDTHLABEL \recv.sm.crc16.next [15] 1
Warning: WIDTHLABEL \recv.sm.crc16.r [1] 1
Warning: WIDTHLABEL \recv.sm.crc16.next [2] 1
Warning: WIDTHLABEL \recv.sm.crc16.next [0] 1
Warning: WIDTHLABEL \recv.short_idle_counter [0] 1
Warning: WIDTHLABEL $auto$alumacc.cc:485:replace_alu$1217.Y [0] 1
Warning: WIDTHLABEL \tx.state [2] 1
Warning: WIDTHLABEL \tx.state [1] 1
Warning: WIDTHLABEL \tx.state [0] 1
Warning: WIDTHLABEL \state [7] 1
Warning: WIDTHLABEL \state [5] 1
Warning: WIDTHLABEL \state [6] 1
Warning: WIDTHLABEL \recv.sm.state [3] 1
Warning: WIDTHLABEL \state [4] 1
Warning: WIDTHLABEL \recv.sm.state [3] 1
Warning: WIDTHLABEL \recv.sm.xpid [1] 1
Warning: WIDTHLABEL \recv.sm.xpid [0] 1
Warning: WIDTHLABEL \recv.sm.xpid [2] 1
Warning: WIDTHLABEL \recv.sm.xpid [3] 1
Warning: WIDTHLABEL \state [3] 1
Warning: WIDTHLABEL \state [3] 1
Warning: WIDTHLABEL \recv.sm.state [3] 1
Warning: WIDTHLABEL \state [1] 1
Warning: WIDTHLABEL \tx.tx_data [3] 1
Warning: WIDTHLABEL \tx.tx_data [2] 1
Warning: WIDTHLABEL \tx.tx_data [5] 1
Warning: WIDTHLABEL \tx.tx_data [4] 1
Warning: WIDTHLABEL \tx.tx_data [7] 1
Warning: WIDTHLABEL \tx.tx_data [6] 1
Warning: WIDTHLABEL \tx.tx_data [8] 1
Warning: WIDTHLABEL \tx.tx_clock [1] 1
Warning: WIDTHLABEL \tx.tx_clock [0] 1
Warning: WIDTHLABEL \tx.bit_stuff_counter [0] 1
Warning: WIDTHLABEL \tx.bit_stuff_counter [1] 1
Warning: WIDTHLABEL \tx.bit_stuff_counter [2] 1
Warning: WIDTHLABEL \state [4] 1
Warning: WIDTHLABEL \recv.sm.xpid [0] 1
Warning: WIDTHLABEL \recv.sm.xpid [1] 1
Warning: WIDTHLABEL \token_timeout [0] 1
Warning: WIDTHLABEL \token_timeout [1] 1
Warning: WIDTHLABEL \token_timeout [3] 1
Warning: WIDTHLABEL \token_timeout [2] 1
Warning: WIDTHLABEL \token_timeout [6] 1
Warning: WIDTHLABEL \token_timeout [4] 1
Warning: WIDTHLABEL \token_timeout [5] 1
Warning: WIDTHLABEL \state [0] 1
Warning: WIDTHLABEL \state [1] 1
Warning: WIDTHLABEL \state [1] 1
Warning: WIDTHLABEL \handshake [1] 1
Warning: WIDTHLABEL \handshake [0] 1
Warning: WIDTHLABEL \state [6] 1
Warning: WIDTHLABEL \state [1] 1
Warning: WIDTHLABEL \handshake_latch [0] 1
Warning: WIDTHLABEL \handshake_latch [1] 1
Warning: WIDTHLABEL \state [6] 1
Warning: WIDTHLABEL \recv.short_idle_counter [0] 1
Warning: WIDTHLABEL \recv.short_idle_counter [1] 1
Warning: WIDTHLABEL \recv.short_idle_counter [2] 1
Warning: WIDTHLABEL \handshake_latch [0] 1
Warning: WIDTHLABEL \handshake_latch [1] 1
Warning: WIDTHLABEL \handshake_latch [1] 1
Warning: WIDTHLABEL \handshake_latch [0] 1
Warning: WIDTHLABEL \state [6] 1
Warning: WIDTHLABEL \handshake [0] 1
Warning: WIDTHLABEL \handshake [1] 1
Warning: WIDTHLABEL \state [1] 1
Warning: WIDTHLABEL \state [1] 1
Warning: WIDTHLABEL \usb_address [0] 1
Warning: WIDTHLABEL \recv_queue_1 [0] 1
Warning: WIDTHLABEL \usb_address [1] 1
Warning: WIDTHLABEL \recv_queue_1 [1] 1
Warning: WIDTHLABEL \usb_address [2] 1
Warning: WIDTHLABEL \recv_queue_1 [2] 1
Warning: WIDTHLABEL \usb_address [3] 1
Warning: WIDTHLABEL \recv_queue_1 [3] 1
Warning: WIDTHLABEL \usb_address [4] 1
Warning: WIDTHLABEL \recv_queue_1 [4] 1
Warning: WIDTHLABEL \usb_address [5] 1
Warning: WIDTHLABEL \recv_queue_1 [5] 1
Warning: WIDTHLABEL \usb_address [6] 1
Warning: WIDTHLABEL \recv_queue_1 [6] 1
Warning: WIDTHLABEL \recv.sm.xpid [2] 1
Warning: WIDTHLABEL \recv.sm.xpid [3] 1
Warning: WIDTHLABEL \recv.sm.xpid [3] 1
Warning: WIDTHLABEL \recv.sm.xpid [2] 1
Warning: WIDTHLABEL \state [4] 1
Warning: WIDTHLABEL \state [1] 1
Warning: WIDTHLABEL \state [1] 1
Warning: WIDTHLABEL \recv.sm.xpid [1] 1
Warning: WIDTHLABEL \recv.sm.xpid [0] 1
Warning: WIDTHLABEL \recv.sm.xpid [2] 1
Warning: WIDTHLABEL \recv.sm.xpid [3] 1
Warning: WIDTHLABEL \state [0] 1
Warning: WIDTHLABEL \state [4] 1
Warning: WIDTHLABEL \recv.sm.state [3] 1
Warning: WIDTHLABEL \state [4] 1
Warning: WIDTHLABEL \state [1] 1
Warning: WIDTHLABEL \state [1] 1
Warning: WIDTHLABEL \state [6] 1
Warning: WIDTHLABEL \handshake_latch [0] 1
Warning: WIDTHLABEL \handshake_latch [1] 1
Warning: WIDTHLABEL \state [6] 1
Warning: WIDTHLABEL \recv.sm.state [3] 1
Warning: WIDTHLABEL \state [4] 1
Warning: WIDTHLABEL \state [1] 1
Warning: WIDTHLABEL \recv.sync_detect.data [0] 1
Warning: WIDTHLABEL \recv.sync_detect.data [1] 1
Warning: WIDTHLABEL \recv.sync_detect.data [2] 1
Warning: WIDTHLABEL \recv.sync_detect.data [3] 1
Warning: WIDTHLABEL \recv.sync_detect.data [4] 1
Warning: WIDTHLABEL \recv.sync_detect.data [5] 1
Warning: WIDTHLABEL \recv.sync_detect.data [6] 1
Warning: WIDTHLABEL \recv.sm.state [0] 1
Warning: WIDTHLABEL \recv.sm.state [0] 1
Warning: WIDTHLABEL \recv.sm.state [1] 1
Warning: WIDTHLABEL \recv.sm.state [2] 1
Warning: WIDTHLABEL \recv.sm.shift_reg [7] 1
Warning: WIDTHLABEL \recv.sm.shift_reg [3] 1
Warning: WIDTHLABEL \recv.sm.next_shift [4] 1
Warning: WIDTHLABEL \recv.sm.next_shift [4] 1
Warning: WIDTHLABEL \recv.sm.shift_reg [4] 1
Warning: WIDTHLABEL \recv.sm.next_shift [5] 1
Warning: WIDTHLABEL \recv.sm.shift_reg [0] 1
Warning: WIDTHLABEL \recv.sm.next_shift [5] 1
Warning: WIDTHLABEL \recv.sm.shift_reg [5] 1
Warning: WIDTHLABEL \recv.sm.shift_reg [1] 1
Warning: WIDTHLABEL \recv.sm.next_shift [2] 1
Warning: WIDTHLABEL \recv.sm.next_shift [2] 1
Warning: WIDTHLABEL \recv.sm.shift_reg [6] 1
Warning: WIDTHLABEL \recv.sm.shift_reg [2] 1
Warning: WIDTHLABEL \recv.sm.next_shift [3] 1
Warning: WIDTHLABEL \recv.sm.next_shift [3] 1
Warning: WIDTHLABEL \recv.sm.state [2] 1
Warning: WIDTHLABEL \recv.sm.state [1] 1
Warning: WIDTHLABEL \recv.sm.state [1] 1
Warning: WIDTHLABEL \recv.sm.state [3] 1
Warning: WIDTHLABEL \recv.sm.state [2] 1
Warning: WIDTHLABEL \state [1] 1
Warning: WIDTHLABEL \state [4] 1
Warning: WIDTHLABEL \state [4] 1
Warning: WIDTHLABEL \state [0] 1
Warning: WIDTHLABEL \state [7] 1
Warning: WIDTHLABEL \state [6] 1
Warning: WIDTHLABEL \recv.sm.state [3] 1
Warning: WIDTHLABEL \state [2] 1
Warning: WIDTHLABEL \recv.sm.state [3] 1
Warning: WIDTHLABEL \state [3] 1
Warning: WIDTHLABEL \state [5] 1
Warning: WIDTHLABEL \state [1] 1
Warning: WIDTHLABEL \state [4] 1
Warning: WIDTHLABEL \state [4] 1
Warning: WIDTHLABEL \recv.sm.state [3] 1
Warning: WIDTHLABEL \state [5] 1
Warning: WIDTHLABEL \recv.sm.state [3] 1
Warning: WIDTHLABEL \state [3] 1
Warning: WIDTHLABEL \recv.sm.state [3] 1
Warning: WIDTHLABEL \state [4] 1
Warning: WIDTHLABEL \state [4] 1
Warning: WIDTHLABEL \state [4] 1
Warning: WIDTHLABEL \recv.sm.state [3] 1
Warning: WIDTHLABEL \state [0] 1
Warning: WIDTHLABEL \recv.sm.state [3] 1
Warning: WIDTHLABEL \state [0] 1
Warning: WIDTHLABEL \recv.sm.xpid [2] 1
Warning: WIDTHLABEL \recv.sm.xpid [3] 1
Warning: WIDTHLABEL \state [4] 1
Warning: WIDTHLABEL \recv.sm.state [3] 1
Warning: WIDTHLABEL \recv.reset_detect.cntr [0] 1
Warning: WIDTHLABEL \recv.reset_detect.cntr [1] 1
Warning: WIDTHLABEL \recv.reset_detect.cntr [3] 1
Warning: WIDTHLABEL \recv.reset_detect.cntr [2] 1
Warning: WIDTHLABEL \recv.reset_detect.cntr [5] 1
Warning: WIDTHLABEL \recv.reset_detect.cntr [4] 1
Warning: WIDTHLABEL \recv.reset_detect.cntr [7] 1
Warning: WIDTHLABEL \recv.reset_detect.cntr [6] 1
Warning: WIDTHLABEL \recv.reset_detect.cntr [9] 1
Warning: WIDTHLABEL \recv.reset_detect.cntr [8] 1
Warning: WIDTHLABEL \recv.reset_detect.cntr [11] 1
Warning: WIDTHLABEL \recv.reset_detect.cntr [10] 1
Warning: WIDTHLABEL \recv.reset_detect.cntr [13] 1
Warning: WIDTHLABEL \recv.reset_detect.cntr [12] 1
Warning: WIDTHLABEL \recv.reset_detect.cntr [15] 1
Warning: WIDTHLABEL \recv.reset_detect.cntr [14] 1
Warning: WIDTHLABEL \recv.reset_detect.cntr [17] 1
Warning: WIDTHLABEL \recv.reset_detect.cntr [16] 1
Warning: WIDTHLABEL \recv.reset_detect.cntr [18] 1
Warning: WIDTHLABEL \recv.sm.state [2] 1
Warning: WIDTHLABEL \recv.sm.state [3] 1
Warning: WIDTHLABEL \state [0] 1
Warning: WIDTHLABEL \state [0] 1
Warning: WIDTHLABEL \recv.sm.state [3] 1
Warning: WIDTHLABEL \state [1] 1
Warning: WIDTHLABEL \state [0] 1
Warning: WIDTHLABEL \state [0] 1
Warning: WIDTHLABEL \recv.sm.state [3] 1
Warning: WIDTHLABEL \recv.sm.state [2] 1
Warning: WIDTHLABEL \recv.sm.state [2] 1
Warning: WIDTHLABEL \recv.sm.state [0] 1
Warning: WIDTHLABEL \recv.sm.crc5.next [0] 1
Warning: WIDTHLABEL \recv.sm.state [3] 1
Warning: WIDTHLABEL \recv.sm.state [2] 1
Warning: WIDTHLABEL \tx.state [0] 1
Warning: WIDTHLABEL \tx.state [1] 1
Warning: WIDTHLABEL \tx.state [2] 1
Warning: WIDTHLABEL \tx.state [1] 1
Warning: WIDTHLABEL \tx.state [0] 1
Warning: WIDTHLABEL \tx.state [2] 1
Warning: WIDTHLABEL \tx.state [1] 1
Warning: WIDTHLABEL \tx.state [0] 1
Warning: WIDTHLABEL \tx.state [2] 1
Warning: WIDTHLABEL \tx.state [2] 1
Warning: WIDTHLABEL \tx.state [2] 1
Warning: WIDTHLABEL \state [3] 1
Warning: WIDTHLABEL \state [2] 1
Warning: WIDTHLABEL \state [6] 1
Warning: WIDTHLABEL \recv.sm.state [3] 1
Warning: WIDTHLABEL \state [4] 1
Warning: WIDTHLABEL \recv.sm.state [3] 1
Warning: WIDTHLABEL \state [4] 1
Warning: WIDTHLABEL \recv.sm.state [3] 1
Warning: WIDTHLABEL \state [4] 1
Warning: WIDTHLABEL \recv.sm.state [3] 1
Warning: WIDTHLABEL \state [4] 1
Warning: WIDTHLABEL \state [6] 1
Warning: WIDTHLABEL \handshake_latch [1] 1
Warning: WIDTHLABEL \handshake_latch [0] 1
Warning: WIDTHLABEL \recv.sm.state [3] 1
Warning: WIDTHLABEL \recv.sm.state [3] 1
Warning: WIDTHLABEL \recv.se0_filter.r [1] 1
Warning: WIDTHLABEL \recv.se0_filter.r [0] 1
Warning: WIDTHLABEL \recv.se0_filter.r [0] 1
Warning: WIDTHLABEL \recv.se0_filter.r [1] 1
Warning: WIDTHLABEL \recv.se0_filter.r [2] 1
Warning: WIDTHLABEL \recv.se0_filter.r [1] 1
Warning: WIDTHLABEL \recv.se0_filter.r [2] 1
Warning: WIDTHLABEL \recv.se0_filter.r [3] 1
Warning: WIDTHLABEL \recv.d_filter.r [0] 1
Warning: WIDTHLABEL \recv.d_filter.r [0] 1
Warning: WIDTHLABEL \recv.d_filter.r [1] 1
Warning: WIDTHLABEL \recv.sm.state [2] 1
Warning: WIDTHLABEL \recv.sm.state [3] 1
Warning: WIDTHLABEL \recv.sm.next_shift [1] 1
Warning: WIDTHLABEL \recv.sm.next_shift [6] 1
Warning: WIDTHLABEL \recv.sm.next_shift [7] 1
Warning: WIDTHLABEL \recv.reset_detect.cntr [0] 1
Warning: WIDTHLABEL \recv.reset_detect.cntr [0] 1
Warning: WIDTHLABEL \recv.reset_detect.cntr [1] 1
Warning: WIDTHLABEL \recv.reset_detect.cntr [2] 1
Warning: WIDTHLABEL \recv.reset_detect.cntr [3] 1
Warning: WIDTHLABEL \recv.reset_detect.cntr [4] 1
Warning: WIDTHLABEL \recv.reset_detect.cntr [5] 1
Warning: WIDTHLABEL \recv.reset_detect.cntr [6] 1
Warning: WIDTHLABEL \recv.reset_detect.cntr [7] 1
Warning: WIDTHLABEL \recv.reset_detect.cntr [8] 1
Warning: WIDTHLABEL \recv.reset_detect.cntr [8] 1
Warning: WIDTHLABEL \recv.reset_detect.cntr [9] 1
Warning: WIDTHLABEL \recv.reset_detect.cntr [10] 1
Warning: WIDTHLABEL \recv.reset_detect.cntr [10] 1
Warning: WIDTHLABEL \recv.reset_detect.cntr [11] 1
Warning: WIDTHLABEL \recv.reset_detect.cntr [12] 1
Warning: WIDTHLABEL \recv.reset_detect.cntr [12] 1
Warning: WIDTHLABEL \recv.reset_detect.cntr [13] 1
Warning: WIDTHLABEL \recv.reset_detect.cntr [13] 1
Warning: WIDTHLABEL \recv.reset_detect.cntr [12] 1
Warning: WIDTHLABEL \recv.reset_detect.cntr [14] 1
Warning: WIDTHLABEL \recv.reset_detect.cntr [14] 1
Warning: WIDTHLABEL \recv.reset_detect.cntr [15] 1
Warning: WIDTHLABEL \recv.reset_detect.cntr [16] 1
Warning: WIDTHLABEL \recv.reset_detect.cntr [16] 1
Warning: WIDTHLABEL \recv.reset_detect.cntr [17] 1
Warning: WIDTHLABEL \recv.reset_detect.cntr [18] 1
Warning: WIDTHLABEL \recv.clk_rcvr.cntr [0] 1
Warning: WIDTHLABEL \recv.clk_rcvr.cntr [1] 1
Warning: WIDTHLABEL \recv.clk_rcvr.cntr [0] 1
Warning: WIDTHLABEL \tx.tx_data [0] 1
Warning: WIDTHLABEL \tx.tx_crc.r [15] 1
Warning: WIDTHLABEL \tx.tx_crc.r [15] 1
Warning: WIDTHLABEL \tx.tx_crc.next [0] 1
Warning: WIDTHLABEL \tx.tx_crc.next [0] 1
Warning: WIDTHLABEL \tx.tx_crc.r [1] 1
Warning: WIDTHLABEL \tx.tx_crc.next [2] 1
Warning: WIDTHLABEL \tx.tx_crc.next [0] 1
Warning: WIDTHLABEL \tx.tx_crc.r [14] 1
Warning: WIDTHLABEL \tx.tx_crc.next [15] 1
Warning: WIDTHLABEL \tx_data [0] 1
Warning: WIDTHLABEL \tx.tx_data [1] 1
Warning: WIDTHLABEL \tx_data [1] 1
Warning: WIDTHLABEL \tx.tx_data [2] 1
Warning: WIDTHLABEL \tx_data [2] 1
Warning: WIDTHLABEL \tx.tx_data [3] 1
Warning: WIDTHLABEL \tx_data [3] 1
Warning: WIDTHLABEL \tx.tx_data [4] 1
Warning: WIDTHLABEL \tx_data [4] 1
Warning: WIDTHLABEL \tx.tx_data [5] 1
Warning: WIDTHLABEL \tx_data [5] 1
Warning: WIDTHLABEL \tx.tx_data [6] 1
Warning: WIDTHLABEL \tx_data [6] 1
Warning: WIDTHLABEL \tx.tx_data [7] 1
Warning: WIDTHLABEL \tx_data [7] 1
Warning: WIDTHLABEL \tx.tx_data [8] 1
Warning: WIDTHLABEL \tx.bit_stuff_counter [0] 1
Warning: WIDTHLABEL \tx.bit_stuff_counter [0] 1
Warning: WIDTHLABEL \tx.bit_stuff_counter [1] 1
Warning: WIDTHLABEL \tx.bit_stuff_counter [0] 1
Warning: WIDTHLABEL \tx.bit_stuff_counter [1] 1
Warning: WIDTHLABEL \tx.bit_stuff_counter [2] 1
Warning: WIDTHLABEL \state [1] 1
Warning: WIDTHLABEL \handshake_latch [1] 1
Warning: WIDTHLABEL \state [4] 1
Warning: WIDTHLABEL \state [1] 1
Warning: WIDTHLABEL \state [4] 1
Warning: WIDTHLABEL \recv.sm.state [3] 1
Warning: WIDTHLABEL \state [3] 1
Warning: WIDTHLABEL \state [1] 1
Warning: WIDTHLABEL \recv.sm.state [3] 1
Warning: WIDTHLABEL \state [4] 1
Warning: WIDTHLABEL \state [1] 1
Warning: WIDTHLABEL \state [3] 1
Warning: WIDTHLABEL \token_timeout [0] 1
Warning: WIDTHLABEL \state [5] 1
Warning: WIDTHLABEL \state [4] 1
Warning: WIDTHLABEL \recv.sm.state [3] 1
Warning: WIDTHLABEL \state [4] 1
Warning: WIDTHLABEL \state [5] 1
Warning: WIDTHLABEL $procmux$553.Y [0] 1
Warning: WIDTHLABEL \token_timeout [1] 1
Warning: WIDTHLABEL \token_timeout [0] 1
Warning: WIDTHLABEL \token_timeout [1] 1
Warning: WIDTHLABEL \recv.sm.state [3] 1
Warning: WIDTHLABEL \state [4] 1
Warning: WIDTHLABEL \state [5] 1
Warning: WIDTHLABEL $procmux$553.Y [1] 1
Warning: WIDTHLABEL \token_timeout [0] 1
Warning: WIDTHLABEL \token_timeout [1] 1
Warning: WIDTHLABEL \token_timeout [2] 1
Warning: WIDTHLABEL \token_timeout [2] 1
Warning: WIDTHLABEL \recv.sm.state [3] 1
Warning: WIDTHLABEL \state [4] 1
Warning: WIDTHLABEL \state [5] 1
Warning: WIDTHLABEL $procmux$553.Y [2] 1
Warning: WIDTHLABEL \token_timeout [3] 1
Warning: WIDTHLABEL \token_timeout [2] 1
Warning: WIDTHLABEL \recv.sm.state [3] 1
Warning: WIDTHLABEL \state [4] 1
Warning: WIDTHLABEL \state [5] 1
Warning: WIDTHLABEL $procmux$553.Y [3] 1
Warning: WIDTHLABEL \token_timeout [4] 1
Warning: WIDTHLABEL \recv.sm.state [3] 1
Warning: WIDTHLABEL \state [4] 1
Warning: WIDTHLABEL \state [5] 1
Warning: WIDTHLABEL $procmux$553.Y [4] 1
Warning: WIDTHLABEL \token_timeout [4] 1
Warning: WIDTHLABEL \token_timeout [5] 1
Warning: WIDTHLABEL \token_timeout [5] 1
Warning: WIDTHLABEL \recv.sm.state [3] 1
Warning: WIDTHLABEL \state [5] 1
Warning: WIDTHLABEL $procmux$553.Y [5] 1
Warning: WIDTHLABEL \token_timeout [6] 1
Warning: WIDTHLABEL \token_timeout [6] 1
Warning: WIDTHLABEL \recv.sm.state [3] 1
Warning: WIDTHLABEL \state [4] 1
Warning: WIDTHLABEL \state [5] 1
Warning: WIDTHLABEL $procmux$553.Y [6] 1
Warning: WIDTHLABEL \state [1] 1
Warning: WIDTHLABEL \state [1] 1
Warning: WIDTHLABEL \tx_data [0] 1
Warning: WIDTHLABEL \data_in [0] 1
Warning: WIDTHLABEL $procmux$658.Y [0] 1
Warning: WIDTHLABEL \tx_data [1] 1
Warning: WIDTHLABEL \tx_data [1] 1
Warning: WIDTHLABEL \data_in [1] 1
Warning: WIDTHLABEL $procmux$658.Y [1] 1
Warning: WIDTHLABEL \tx_data [2] 1
Warning: WIDTHLABEL \tx_data [2] 1
Warning: WIDTHLABEL \data_in [2] 1
Warning: WIDTHLABEL \state [6] 1
Warning: WIDTHLABEL $procmux$658.Y [2] 1
Warning: WIDTHLABEL \tx_data [3] 1
Warning: WIDTHLABEL \tx_data [3] 1
Warning: WIDTHLABEL \data_in [3] 1
Warning: WIDTHLABEL \state [6] 1
Warning: WIDTHLABEL $procmux$658.Y [3] 1
Warning: WIDTHLABEL \tx_data [4] 1
Warning: WIDTHLABEL \tx_data [4] 1
Warning: WIDTHLABEL \data_in [4] 1
Warning: WIDTHLABEL $procmux$658.Y [4] 1
Warning: WIDTHLABEL \tx_data [5] 1
Warning: WIDTHLABEL \data_in [5] 1
Warning: WIDTHLABEL $procmux$658.Y [5] 1
Warning: WIDTHLABEL \tx_data [6] 1
Warning: WIDTHLABEL \tx_data [6] 1
Warning: WIDTHLABEL \data_in [6] 1
Warning: WIDTHLABEL \state [6] 1
Warning: WIDTHLABEL \state [7] 1
Warning: WIDTHLABEL $procmux$658.Y [6] 1
Warning: WIDTHLABEL \tx_data [7] 1
Warning: WIDTHLABEL \tx_data [7] 1
Warning: WIDTHLABEL \data_in [7] 1
Warning: WIDTHLABEL \state [6] 1
Warning: WIDTHLABEL \state [7] 1
Warning: WIDTHLABEL $procmux$658.Y [7] 1
Warning: WIDTHLABEL \tx.state [2] 1
Warning: WIDTHLABEL $flatten\tx.$procmux$287.Y [0] 1
Warning: WIDTHLABEL $flatten\tx.$procmux$287.Y [1] 1
Warning: WIDTHLABEL \state [5] 1
Warning: WIDTHLABEL $flatten\tx.$procmux$287.Y [2] 1
Warning: WIDTHLABEL \tx.tx_clock [0] 1
Warning: WIDTHLABEL $auto$alumacc.cc:485:replace_alu$1229.X [0] 1
Warning: WIDTHLABEL \state [4] 1
Warning: WIDTHLABEL \recv.sm.crc16.r [0] 1
Warning: WIDTHLABEL \recv.sm.crc16.r [2] 1
Warning: WIDTHLABEL \recv.sm.crc16.r [4] 1
Warning: WIDTHLABEL \recv.sm.crc16.r [3] 1
Warning: WIDTHLABEL \recv.sm.crc16.r [6] 1
Warning: WIDTHLABEL \recv.sm.crc16.r [5] 1
Warning: WIDTHLABEL \recv.sm.crc16.r [8] 1
Warning: WIDTHLABEL \recv.sm.crc16.r [7] 1
Warning: WIDTHLABEL \recv.sm.crc16.r [10] 1
Warning: WIDTHLABEL \recv.sm.crc16.r [9] 1
Warning: WIDTHLABEL \recv.sm.crc16.r [12] 1
Warning: WIDTHLABEL \recv.sm.crc16.r [11] 1
Warning: WIDTHLABEL \recv.sm.crc16.r [13] 1
Warning: WIDTHLABEL \recv.sm.state [3] 1
Warning: WIDTHLABEL \recv.sm.crc5.r [0] 1
Warning: WIDTHLABEL \recv.sm.crc5.r [2] 1
Warning: WIDTHLABEL \recv.sm.crc5.r [3] 1
Warning: WIDTHLABEL \recv.sm.state [3] 1
Warning: WIDTHLABEL \recv.sm.state [3] 1
Warning: WIDTHLABEL \recv.short_idle_counter [0] 1
Warning: WIDTHLABEL \recv.short_idle_counter [1] 1
Warning: WIDTHLABEL $auto$alumacc.cc:485:replace_alu$1217.Y [1] 1
Warning: WIDTHLABEL \recv.short_idle_counter [0] 1
Warning: WIDTHLABEL \recv.short_idle_counter [1] 1
Warning: WIDTHLABEL \recv.short_idle_counter [2] 1
Warning: WIDTHLABEL $auto$alumacc.cc:485:replace_alu$1217.Y [2] 1
Warning: WIDTHLABEL \tx.tx_clock [1] 1
Warning: WIDTHLABEL \tx.tx_clock [0] 1
Warning: WIDTHLABEL $auto$alumacc.cc:485:replace_alu$1229.Y [1] 1
Warning: WIDTHLABEL \handshake [0] 1
Warning: WIDTHLABEL \handshake_latch [0] 1
Warning: WIDTHLABEL \handshake [1] 1
Warning: WIDTHLABEL \handshake_latch [1] 1
Warning: WIDTHLABEL \state [0] 1
Warning: WIDTHLABEL \state [1] 1
Warning: WIDTHLABEL \state [2] 1
Warning: WIDTHLABEL \state [3] 1
Warning: WIDTHLABEL \state [4] 1
Warning: WIDTHLABEL \state [5] 1
Warning: WIDTHLABEL \state [6] 1
Warning: WIDTHLABEL \state [7] 1
Warning: WIDTHLABEL \tx.tx_crc.next [0] 1
Warning: WIDTHLABEL \tx.tx_crc.r [0] 1
Warning: WIDTHLABEL \tx.tx_crc.r [0] 1
Warning: WIDTHLABEL \tx.tx_crc.r [1] 1
Warning: WIDTHLABEL \tx.tx_crc.next [2] 1
Warning: WIDTHLABEL \tx.tx_crc.r [2] 1
Warning: WIDTHLABEL \tx.tx_crc.r [2] 1
Warning: WIDTHLABEL \tx.tx_crc.r [3] 1
Warning: WIDTHLABEL \tx.tx_crc.r [3] 1
Warning: WIDTHLABEL \tx.tx_crc.r [4] 1
Warning: WIDTHLABEL \tx.tx_crc.r [4] 1
Warning: WIDTHLABEL \tx.tx_crc.r [5] 1
Warning: WIDTHLABEL \tx.tx_crc.r [5] 1
Warning: WIDTHLABEL \tx.tx_crc.r [6] 1
Warning: WIDTHLABEL \tx.tx_crc.r [6] 1
Warning: WIDTHLABEL \tx.tx_crc.r [7] 1
Warning: WIDTHLABEL \tx.tx_crc.r [7] 1
Warning: WIDTHLABEL \tx.tx_crc.r [8] 1
Warning: WIDTHLABEL \tx.tx_crc.r [8] 1
Warning: WIDTHLABEL \tx.tx_crc.r [9] 1
Warning: WIDTHLABEL \tx.tx_crc.r [9] 1
Warning: WIDTHLABEL \tx.tx_crc.r [10] 1
Warning: WIDTHLABEL \tx.tx_crc.r [10] 1
Warning: WIDTHLABEL \tx.tx_crc.r [11] 1
Warning: WIDTHLABEL \tx.tx_crc.r [11] 1
Warning: WIDTHLABEL \tx.tx_crc.r [12] 1
Warning: WIDTHLABEL \tx.tx_crc.r [12] 1
Warning: WIDTHLABEL \tx.tx_crc.r [13] 1
Warning: WIDTHLABEL \tx.tx_crc.r [13] 1
Warning: WIDTHLABEL \tx.tx_crc.r [14] 1
Warning: WIDTHLABEL \tx.tx_crc.next [15] 1
Warning: WIDTHLABEL \tx.tx_crc.r [15] 1
Warning: WIDTHLABEL \recv_queue_1 [7] 1
Warning: WIDTHLABEL \endpoint [0] 1
Warning: WIDTHLABEL \recv_queue_0 [0] 1
Warning: WIDTHLABEL \endpoint [1] 1
Warning: WIDTHLABEL \recv_queue_0 [1] 1
Warning: WIDTHLABEL \endpoint [2] 1
Warning: WIDTHLABEL \recv_queue_0 [2] 1
Warning: WIDTHLABEL \endpoint [3] 1
Warning: WIDTHLABEL $procmux$658.Y [0] 1
Warning: WIDTHLABEL \tx_data [0] 1
Warning: WIDTHLABEL $procmux$658.Y [1] 1
Warning: WIDTHLABEL \tx_data [1] 1
Warning: WIDTHLABEL $procmux$658.Y [2] 1
Warning: WIDTHLABEL \tx_data [2] 1
Warning: WIDTHLABEL $procmux$658.Y [3] 1
Warning: WIDTHLABEL \tx_data [3] 1
Warning: WIDTHLABEL $procmux$658.Y [4] 1
Warning: WIDTHLABEL \tx_data [4] 1
Warning: WIDTHLABEL $procmux$658.Y [5] 1
Warning: WIDTHLABEL \tx_data [5] 1
Warning: WIDTHLABEL $procmux$658.Y [6] 1
Warning: WIDTHLABEL \tx_data [6] 1
Warning: WIDTHLABEL $procmux$658.Y [7] 1
Warning: WIDTHLABEL \tx_data [7] 1
Warning: WIDTHLABEL $procmux$553.Y [0] 1
Warning: WIDTHLABEL \token_timeout [0] 1
Warning: WIDTHLABEL $procmux$553.Y [1] 1
Warning: WIDTHLABEL \token_timeout [1] 1
Warning: WIDTHLABEL $procmux$553.Y [2] 1
Warning: WIDTHLABEL \token_timeout [2] 1
Warning: WIDTHLABEL $procmux$553.Y [3] 1
Warning: WIDTHLABEL \token_timeout [3] 1
Warning: WIDTHLABEL $procmux$553.Y [4] 1
Warning: WIDTHLABEL \token_timeout [4] 1
Warning: WIDTHLABEL $procmux$553.Y [5] 1
Warning: WIDTHLABEL \token_timeout [5] 1
Warning: WIDTHLABEL $procmux$553.Y [6] 1
Warning: WIDTHLABEL \token_timeout [6] 1
Warning: WIDTHLABEL \recv_queue_1 [0] 1
Warning: WIDTHLABEL \data_out [0] 1
Warning: WIDTHLABEL \recv_queue_1 [1] 1
Warning: WIDTHLABEL \data_out [1] 1
Warning: WIDTHLABEL \recv_queue_1 [2] 1
Warning: WIDTHLABEL \data_out [2] 1
Warning: WIDTHLABEL \recv_queue_1 [3] 1
Warning: WIDTHLABEL \data_out [3] 1
Warning: WIDTHLABEL \recv_queue_1 [4] 1
Warning: WIDTHLABEL \data_out [4] 1
Warning: WIDTHLABEL \recv_queue_1 [5] 1
Warning: WIDTHLABEL \data_out [5] 1
Warning: WIDTHLABEL \recv_queue_1 [6] 1
Warning: WIDTHLABEL \data_out [6] 1
Warning: WIDTHLABEL \recv_queue_1 [7] 1
Warning: WIDTHLABEL \data_out [7] 1
Warning: WIDTHLABEL \recv.sm.xdata [0] 1
Warning: WIDTHLABEL \recv_queue_0 [0] 1
Warning: WIDTHLABEL \recv.sm.xdata [1] 1
Warning: WIDTHLABEL \recv_queue_0 [1] 1
Warning: WIDTHLABEL \recv.sm.xdata [2] 1
Warning: WIDTHLABEL \recv_queue_0 [2] 1
Warning: WIDTHLABEL \recv.sm.xdata [3] 1
Warning: WIDTHLABEL \recv_queue_0 [3] 1
Warning: WIDTHLABEL \recv.sm.xdata [4] 1
Warning: WIDTHLABEL \recv_queue_0 [4] 1
Warning: WIDTHLABEL \recv.sm.xdata [5] 1
Warning: WIDTHLABEL \recv_queue_0 [5] 1
Warning: WIDTHLABEL \recv.sm.xdata [6] 1
Warning: WIDTHLABEL \recv_queue_0 [6] 1
Warning: WIDTHLABEL \recv.sm.xdata [7] 1
Warning: WIDTHLABEL \recv_queue_0 [7] 1
Warning: WIDTHLABEL \recv.sm.state [3] 1
Warning: WIDTHLABEL \recv.sm.state [3] 1
Warning: WIDTHLABEL \recv_queue_0 [0] 1
Warning: WIDTHLABEL \recv_queue_1 [0] 1
Warning: WIDTHLABEL \recv_queue_0 [1] 1
Warning: WIDTHLABEL \recv_queue_1 [1] 1
Warning: WIDTHLABEL \recv_queue_0 [2] 1
Warning: WIDTHLABEL \recv_queue_1 [2] 1
Warning: WIDTHLABEL \recv_queue_0 [3] 1
Warning: WIDTHLABEL \recv_queue_1 [3] 1
Warning: WIDTHLABEL \recv_queue_0 [4] 1
Warning: WIDTHLABEL \recv_queue_1 [4] 1
Warning: WIDTHLABEL \recv_queue_0 [5] 1
Warning: WIDTHLABEL \recv_queue_1 [5] 1
Warning: WIDTHLABEL \recv_queue_0 [6] 1
Warning: WIDTHLABEL \recv_queue_1 [6] 1
Warning: WIDTHLABEL \recv_queue_0 [7] 1
Warning: WIDTHLABEL \recv_queue_1 [7] 1
Warning: WIDTHLABEL \recv.sm.state [0] 1
Warning: WIDTHLABEL \recv.sm.state [1] 1
Warning: WIDTHLABEL \recv.sm.state [2] 1
Warning: WIDTHLABEL \recv.sm.state [3] 1
Warning: WIDTHLABEL \recv.reset_detect.cntr [0] 1
Warning: WIDTHLABEL \recv.reset_detect.cntr [1] 1
Warning: WIDTHLABEL \recv.reset_detect.cntr [2] 1
Warning: WIDTHLABEL \recv.reset_detect.cntr [3] 1
Warning: WIDTHLABEL \recv.reset_detect.cntr [4] 1
Warning: WIDTHLABEL \recv.reset_detect.cntr [5] 1
Warning: WIDTHLABEL \recv.reset_detect.cntr [6] 1
Warning: WIDTHLABEL \recv.reset_detect.cntr [7] 1
Warning: WIDTHLABEL \recv.reset_detect.cntr [8] 1
Warning: WIDTHLABEL \recv.reset_detect.cntr [9] 1
Warning: WIDTHLABEL \recv.reset_detect.cntr [10] 1
Warning: WIDTHLABEL \recv.reset_detect.cntr [11] 1
Warning: WIDTHLABEL \recv.reset_detect.cntr [12] 1
Warning: WIDTHLABEL \recv.reset_detect.cntr [13] 1
Warning: WIDTHLABEL \recv.reset_detect.cntr [14] 1
Warning: WIDTHLABEL \recv.reset_detect.cntr [15] 1
Warning: WIDTHLABEL \recv.reset_detect.cntr [16] 1
Warning: WIDTHLABEL \recv.reset_detect.cntr [17] 1
Warning: WIDTHLABEL \recv.reset_detect.cntr [18] 1
Warning: WIDTHLABEL \recv.sm.next_shift [7] 1
Warning: WIDTHLABEL \recv.sm.xpid [0] 1
Warning: WIDTHLABEL \recv.sm.next_shift [6] 1
Warning: WIDTHLABEL \recv.sm.xpid [1] 1
Warning: WIDTHLABEL \recv.sm.next_shift [5] 1
Warning: WIDTHLABEL \recv.sm.xpid [2] 1
Warning: WIDTHLABEL \recv.sm.next_shift [4] 1
Warning: WIDTHLABEL \recv.sm.xpid [3] 1
Warning: WIDTHLABEL \recv.sm.next_shift [7] 1
Warning: WIDTHLABEL \recv.sm.xdata [0] 1
Warning: WIDTHLABEL \recv.sm.next_shift [6] 1
Warning: WIDTHLABEL \recv.sm.xdata [1] 1
Warning: WIDTHLABEL \recv.sm.next_shift [5] 1
Warning: WIDTHLABEL \recv.sm.xdata [2] 1
Warning: WIDTHLABEL \recv.sm.next_shift [4] 1
Warning: WIDTHLABEL \recv.sm.xdata [3] 1
Warning: WIDTHLABEL \recv.sm.next_shift [3] 1
Warning: WIDTHLABEL \recv.sm.xdata [4] 1
Warning: WIDTHLABEL \recv.sm.next_shift [2] 1
Warning: WIDTHLABEL \recv.sm.xdata [5] 1
Warning: WIDTHLABEL \recv.sm.next_shift [1] 1
Warning: WIDTHLABEL \recv.sm.xdata [6] 1
Warning: WIDTHLABEL \recv.sm.xdata [7] 1
Warning: WIDTHLABEL \recv.sm.crc16.next [0] 1
Warning: WIDTHLABEL \recv.sm.crc16.r [0] 1
Warning: WIDTHLABEL \recv.sm.crc16.r [0] 1
Warning: WIDTHLABEL \recv.sm.crc16.r [1] 1
Warning: WIDTHLABEL \recv.sm.crc16.next [2] 1
Warning: WIDTHLABEL \recv.sm.crc16.r [2] 1
Warning: WIDTHLABEL \recv.sm.crc16.r [2] 1
Warning: WIDTHLABEL \recv.sm.crc16.r [3] 1
Warning: WIDTHLABEL \recv.sm.crc16.r [3] 1
Warning: WIDTHLABEL \recv.sm.crc16.r [4] 1
Warning: WIDTHLABEL \recv.sm.crc16.r [4] 1
Warning: WIDTHLABEL \recv.sm.crc16.r [5] 1
Warning: WIDTHLABEL \recv.sm.crc16.r [5] 1
Warning: WIDTHLABEL \recv.sm.crc16.r [6] 1
Warning: WIDTHLABEL \recv.sm.crc16.r [6] 1
Warning: WIDTHLABEL \recv.sm.crc16.r [7] 1
Warning: WIDTHLABEL \recv.sm.crc16.r [7] 1
Warning: WIDTHLABEL \recv.sm.crc16.r [8] 1
Warning: WIDTHLABEL \recv.sm.crc16.r [8] 1
Warning: WIDTHLABEL \recv.sm.crc16.r [9] 1
Warning: WIDTHLABEL \recv.sm.crc16.r [9] 1
Warning: WIDTHLABEL \recv.sm.crc16.r [10] 1
Warning: WIDTHLABEL \recv.sm.crc16.r [10] 1
Warning: WIDTHLABEL \recv.sm.crc16.r [11] 1
Warning: WIDTHLABEL \recv.sm.crc16.r [11] 1
Warning: WIDTHLABEL \recv.sm.crc16.r [12] 1
Warning: WIDTHLABEL \recv.sm.crc16.r [12] 1
Warning: WIDTHLABEL \recv.sm.crc16.r [13] 1
Warning: WIDTHLABEL \recv.sm.crc16.r [13] 1
Warning: WIDTHLABEL \recv.sm.crc16.r [14] 1
Warning: WIDTHLABEL \recv.sm.crc16.next [15] 1
Warning: WIDTHLABEL \recv.sm.crc16.r [15] 1
Warning: WIDTHLABEL \recv.sm.shift_reg [0] 1
Warning: WIDTHLABEL \recv.sm.next_shift [1] 1
Warning: WIDTHLABEL \recv.sm.shift_reg [1] 1
Warning: WIDTHLABEL \recv.sm.next_shift [2] 1
Warning: WIDTHLABEL \recv.sm.shift_reg [2] 1
Warning: WIDTHLABEL \recv.sm.next_shift [3] 1
Warning: WIDTHLABEL \recv.sm.shift_reg [3] 1
Warning: WIDTHLABEL \recv.sm.next_shift [4] 1
Warning: WIDTHLABEL \recv.sm.shift_reg [4] 1
Warning: WIDTHLABEL \recv.sm.next_shift [5] 1
Warning: WIDTHLABEL \recv.sm.shift_reg [5] 1
Warning: WIDTHLABEL \recv.sm.next_shift [6] 1
Warning: WIDTHLABEL \recv.sm.shift_reg [6] 1
Warning: WIDTHLABEL \recv.sm.next_shift [7] 1
Warning: WIDTHLABEL \recv.sm.shift_reg [7] 1
Warning: WIDTHLABEL \recv.sm.crc5.next [0] 1
Warning: WIDTHLABEL \recv.sm.crc5.r [0] 1
Warning: WIDTHLABEL \recv.sm.crc5.r [0] 1
Warning: WIDTHLABEL \recv.sm.crc5.r [1] 1
Warning: WIDTHLABEL \recv.sm.crc5.next [2] 1
Warning: WIDTHLABEL \recv.sm.crc5.r [2] 1
Warning: WIDTHLABEL \recv.sm.crc5.r [2] 1
Warning: WIDTHLABEL \recv.sm.crc5.r [3] 1
Warning: WIDTHLABEL \recv.sm.crc5.r [3] 1
Warning: WIDTHLABEL \recv.sm.crc5.r [4] 1
Warning: WIDTHLABEL \recv.destuffer.data [0] 1
Warning: WIDTHLABEL \recv.destuffer.data [0] 1
Warning: WIDTHLABEL \recv.destuffer.data [1] 1
Warning: WIDTHLABEL \recv.destuffer.data [1] 1
Warning: WIDTHLABEL \recv.destuffer.data [2] 1
Warning: WIDTHLABEL \recv.destuffer.data [2] 1
Warning: WIDTHLABEL \recv.destuffer.data [3] 1
Warning: WIDTHLABEL \recv.destuffer.data [3] 1
Warning: WIDTHLABEL \recv.destuffer.data [4] 1
Warning: WIDTHLABEL \recv.destuffer.data [4] 1
Warning: WIDTHLABEL \recv.destuffer.data [5] 1
Warning: WIDTHLABEL \recv.destuffer.data [5] 1
Warning: WIDTHLABEL \recv.destuffer.data [6] 1
Warning: WIDTHLABEL \recv.clk_rcvr.cntr [0] 1
Warning: WIDTHLABEL \recv.clk_rcvr.cntr [1] 1
Warning: WIDTHLABEL \recv.se0_filter.r [0] 1
Warning: WIDTHLABEL \recv.se0_filter.r [0] 1
Warning: WIDTHLABEL \recv.se0_filter.r [1] 1
Warning: WIDTHLABEL \recv.se0_filter.r [1] 1
Warning: WIDTHLABEL \recv.se0_filter.r [2] 1
Warning: WIDTHLABEL \recv.se0_filter.r [2] 1
Warning: WIDTHLABEL \recv.se0_filter.r [3] 1
Warning: WIDTHLABEL \recv.d_filter.r [0] 1
Warning: WIDTHLABEL \recv.d_filter.r [0] 1
Warning: WIDTHLABEL \recv.d_filter.r [1] 1
Warning: WIDTHLABEL $auto$alumacc.cc:485:replace_alu$1217.Y [0] 1
Warning: WIDTHLABEL \recv.short_idle_counter [0] 1
Warning: WIDTHLABEL $auto$alumacc.cc:485:replace_alu$1217.Y [1] 1
Warning: WIDTHLABEL \recv.short_idle_counter [1] 1
Warning: WIDTHLABEL $auto$alumacc.cc:485:replace_alu$1217.Y [2] 1
Warning: WIDTHLABEL \recv.short_idle_counter [2] 1
Warning: WIDTHLABEL $flatten\tx.$procmux$287.Y [0] 1
Warning: WIDTHLABEL \tx.state [0] 1
Warning: WIDTHLABEL $flatten\tx.$procmux$287.Y [1] 1
Warning: WIDTHLABEL \tx.state [1] 1
Warning: WIDTHLABEL $flatten\tx.$procmux$287.Y [2] 1
Warning: WIDTHLABEL \tx.state [2] 1
Warning: WIDTHLABEL $auto$alumacc.cc:485:replace_alu$1229.X [0] 1
Warning: WIDTHLABEL \tx.tx_clock [0] 1
Warning: WIDTHLABEL $auto$alumacc.cc:485:replace_alu$1229.Y [1] 1
Warning: WIDTHLABEL \tx.tx_clock [1] 1
Warning: WIDTHLABEL \tx.bit_stuff_counter [0] 1
Warning: WIDTHLABEL \tx.bit_stuff_counter [1] 1
Warning: WIDTHLABEL \tx.bit_stuff_counter [2] 1
Warning: WIDTHLABEL \tx.tx_data [0] 1
Warning: WIDTHLABEL \tx.tx_data [1] 1
Warning: WIDTHLABEL \tx.tx_data [2] 1
Warning: WIDTHLABEL \tx.tx_data [3] 1
Warning: WIDTHLABEL \tx.tx_data [4] 1
Warning: WIDTHLABEL \tx.tx_data [5] 1
Warning: WIDTHLABEL \tx.tx_data [6] 1
Warning: WIDTHLABEL \tx.tx_data [7] 1
Warning: WIDTHLABEL \tx.tx_data [8] 1
Warning: WIDTHLABEL \recv.sync_detect.data [0] 1
Warning: WIDTHLABEL \recv.sync_detect.data [0] 1
Warning: WIDTHLABEL \recv.sync_detect.data [1] 1
Warning: WIDTHLABEL \recv.sync_detect.data [1] 1
Warning: WIDTHLABEL \recv.sync_detect.data [2] 1
Warning: WIDTHLABEL \recv.sync_detect.data [2] 1
Warning: WIDTHLABEL \recv.sync_detect.data [3] 1
Warning: WIDTHLABEL \recv.sync_detect.data [3] 1
Warning: WIDTHLABEL \recv.sync_detect.data [4] 1
Warning: WIDTHLABEL \recv.sync_detect.data [4] 1
Warning: WIDTHLABEL \recv.sync_detect.data [5] 1
Warning: WIDTHLABEL \recv.sync_detect.data [5] 1
Warning: WIDTHLABEL \recv.sync_detect.data [6] 1

7. Executing SHARE pass (SAT-based resource sharing).

8. Executing OPT pass (performing simple optimizations).

8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module usb.

8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usb'.
Removed a total of 0 cells.

8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usb..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usb.
Performed a total of 0 changes.

8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usb'.
Removed a total of 0 cells.

8.6. Executing OPT_DFF pass (perform DFF optimizations).

8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usb..

8.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module usb.

8.9. Finished OPT passes. (There is nothing left to do.)

9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usb..
Removed 0 unused cells and 66 unused wires.
<suppressed ~66 debug messages>

10. Printing statistics.

=== usb ===

   Number of wires:                764
   Number of wire bits:            990
   Number of public wires:          74
   Number of public wire bits:     281
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                927
     $_ANDNOT_                     222
     $_AND_                         27
     $_DFFE_PN0N_                   19
     $_DFFE_PN0P_                   47
     $_DFFE_PN1N_                   21
     $_DFFE_PN1P_                   16
     $_DFFE_PN_                     33
     $_DFFE_PP_                      8
     $_DFF_PN0_                     24
     $_DFF_PN1_                      2
     $_DFF_P_                        8
     $_MUX_                         79
     $_NAND_                        33
     $_NOR_                         34
     $_NOT_                         44
     $_ORNOT_                       39
     $_OR_                         200
     $_SDFFCE_PP0N_                  7
     $_SDFFCE_PP0P_                  1
     $_SDFFCE_PP1N_                  3
     $_SDFFE_PN0N_                   2
     $_SDFFE_PP1P_                   3
     $_XNOR_                         8
     $_XOR_                         47

mapping tbuf

11. Executing TECHMAP pass (map to technology primitives).

11.1. Executing Verilog-2005 frontend: /home/javiersolera/OpenLane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v
Parsing Verilog input from `/home/javiersolera/OpenLane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v' to AST representation.
Generating RTLIL representation for module `\$_TBUF_'.
Successfully finished Verilog frontend.

11.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

12. Executing SIMPLEMAP pass (map simple cells to gate primitives).

13. Executing TECHMAP pass (map to technology primitives).

13.1. Executing Verilog-2005 frontend: /home/javiersolera/OpenLane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v
Parsing Verilog input from `/home/javiersolera/OpenLane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Successfully finished Verilog frontend.

13.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

14. Executing SIMPLEMAP pass (map simple cells to gate primitives).

15. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell sky130_fd_sc_hd__dfxtp_2 (noninv, pins=3, area=21.27) is a direct match for cell type $_DFF_P_.
  cell sky130_fd_sc_hd__dfrtp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN0_.
  cell sky130_fd_sc_hd__dfstp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN1_.
  cell sky130_fd_sc_hd__dfbbn_2 (noninv, pins=6, area=35.03) is a direct match for cell type $_DFFSR_NNN_.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \sky130_fd_sc_hd__dfxtp_2 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \sky130_fd_sc_hd__dfrtp_2 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
    \sky130_fd_sc_hd__dfstp_2 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    \sky130_fd_sc_hd__dfbbn_2 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    unmapped dff cell: $_DFFSR_PNN_
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

15.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\usb':
  mapped 90 $_DFF_PN0_ cells to \sky130_fd_sc_hd__dfrtp_2 cells.
  mapped 39 $_DFF_PN1_ cells to \sky130_fd_sc_hd__dfstp_2 cells.
  mapped 65 $_DFF_P_ cells to \sky130_fd_sc_hd__dfxtp_2 cells.

16. Printing statistics.

=== usb ===

   Number of wires:                940
   Number of wire bits:           1166
   Number of public wires:          74
   Number of public wire bits:     281
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1103
     $_ANDNOT_                     222
     $_AND_                         27
     $_MUX_                        255
     $_NAND_                        33
     $_NOR_                         34
     $_NOT_                         44
     $_ORNOT_                       39
     $_OR_                         200
     $_XNOR_                         8
     $_XOR_                         47
     sky130_fd_sc_hd__dfrtp_2       90
     sky130_fd_sc_hd__dfstp_2       39
     sky130_fd_sc_hd__dfxtp_2       65

[INFO]: USING STRATEGY DELAY 0

17. Executing ABC pass (technology mapping using ABC).

17.1. Extracting gate netlist of module `\usb' to `/tmp/yosys-abc-ievWG0/input.blif'..
Extracted 909 gates and 1125 wires to a netlist network with 214 inputs and 193 outputs.

17.1.1. Executing ABC.
Running ABC command: "/build/bin/yosys-abc" -s -f /tmp/yosys-abc-ievWG0/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-ievWG0/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-ievWG0/input.blif 
ABC: + read_lib -w /openlane/designs/usb/runs/explore/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.08 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/openlane/designs/usb/runs/explore/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.12 sec
ABC: Memory =    7.77 MB. Time =     0.12 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /openlane/designs/usb/runs/explore/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /openlane/designs/usb/runs/explore/tmp/synthesis/synthesis.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + retime -D -D 15000 -M 6 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + map -p -B 0.2 -A 0.9 -M 0 
ABC: The cell areas are multiplied by the factor: <num_fanins> ^ (0.90).
ABC: The cell delays are multiplied by the factor: <num_fanins> ^ (0.20).
ABC: + retime -D -D 15000 
ABC: + &get -n 
ABC: + &st 
ABC: + &dch 
ABC: + &nf 
ABC: + &put 
ABC: + buffer -N 6 -S 750.0 
ABC: + upsize -D 15000 
ABC: Current delay (1516.21 ps) does not exceed the target delay (15000.00 ps). Upsizing is not performed.
ABC: + dnsize -D 15000 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =    735 ( 26.9 %)   Cap = 12.9 ff (  6.3 %)   Area =     6082.08 ( 72.9 %)   Delay =  1580.36 ps  (  1.0 %)               
ABC: Path  0 --      23 : 0    3 pi                      A =   0.00  Df =  21.5  -12.5 ps  S =  35.5 ps  Cin =  0.0 ff  Cout =   6.2 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --     409 : 1    6 sky130_fd_sc_hd__buf_1  A =   3.75  Df = 204.9  -67.5 ps  S = 198.5 ps  Cin =  2.1 ff  Cout =  16.2 ff  Cmax = 130.0 ff  G =  738  
ABC: Path  2 --     416 : 3    5 sky130_fd_sc_hd__or3_2  A =   7.51  Df = 647.3 -254.5 ps  S = 110.7 ps  Cin =  1.5 ff  Cout =  13.1 ff  Cmax = 310.4 ff  G =  826  
ABC: Path  3 --     417 : 1    6 sky130_fd_sc_hd__buf_1  A =   3.75  Df = 958.8 -100.0 ps  S = 590.9 ps  Cin =  2.1 ff  Cout =  50.3 ff  Cmax = 130.0 ff  G = 2353  
ABC: Path  4 --    1101 : 3    2 sky130_fd_sc_hd__a21o_2 A =   8.76  Df =1244.3 -157.0 ps  S =  57.7 ps  Cin =  2.4 ff  Cout =   7.0 ff  Cmax = 309.5 ff  G =  287  
ABC: Path  5 --    1104 : 4    1 sky130_fd_sc_hd__a22o_2 A =  10.01  Df =1580.4 -244.8 ps  S = 179.5 ps  Cin =  2.3 ff  Cout =  33.4 ff  Cmax = 301.2 ff  G = 1424  
ABC: Start-point = pi22 (\tx.state [1]).  End-point = po175 ($auto$rtlil.cc:2560:MuxGate$5421).
ABC: + print_stats -m 
ABC: netlist                       : i/o =  214/  193  lat =    0  nd =   735  edge =   1959  area =2622.38  delay =918.01  lev = 8
ABC: + write_blif /tmp/yosys-abc-ievWG0/output.blif 

17.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__nor4b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor2b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a2111oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a2bb2o_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nor3b_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a221oi_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o211ai_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o2bb2ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a22oi_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o22ai_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o221ai_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a211oi_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a2bb2oi_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__or4_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__xnor2_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o2bb2a_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a21bo_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand4b_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a31oi_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__o41ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o31ai_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__o21bai_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a41o_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:       29
ABC RESULTS:   sky130_fd_sc_hd__or3_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__nor4_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__and4bb_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__and4b_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__o31a_2 cells:       15
ABC RESULTS:   sky130_fd_sc_hd__o22a_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:       30
ABC RESULTS:   sky130_fd_sc_hd__o221a_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__nand3_2 cells:       15
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:       14
ABC RESULTS:   sky130_fd_sc_hd__o21ba_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__or4b_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__or3b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a211o_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o2111ai_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__xor2_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or2b_2 cells:       17
ABC RESULTS:   sky130_fd_sc_hd__o211a_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__nand3b_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__a32o_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__a311o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a311oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:       21
ABC RESULTS:   sky130_fd_sc_hd__nor3_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__nand4_2 cells:       22
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__a22o_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:       12
ABC RESULTS:   sky130_fd_sc_hd__o2111a_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:       20
ABC RESULTS:   sky130_fd_sc_hd__o311a_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__a221o_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:       34
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:       19
ABC RESULTS:   sky130_fd_sc_hd__o32a_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o21ai_2 cells:       33
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__o41a_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__mux2_2 cells:       84
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:      169
ABC RESULTS:        internal signals:      718
ABC RESULTS:           input signals:      214
ABC RESULTS:          output signals:      193
Removing temp directory.

18. Executing SETUNDEF pass (replace undef values with defined constants).

19. Executing HILOMAP pass (mapping to constant drivers).

20. Executing SPLITNETS pass (splitting up multi-bit signals).

21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usb..
Removed 0 unused cells and 1163 unused wires.
<suppressed ~59 debug messages>

22. Executing INSBUF pass (insert buffer cells for connected wires).

23. Executing CHECK pass (checking for obvious problems).
Checking module usb...
Warning: Wire usb.\usb_rst is used but has no driver.
Warning: Wire usb.\tx_se0 is used but has no driver.
Warning: Wire usb.\tx_j is used but has no driver.
Warning: Wire usb.\tx_en is used but has no driver.
Warning: Wire usb.\transaction_active is used but has no driver.
Warning: Wire usb.\success is used but has no driver.
Warning: Wire usb.\setup is used but has no driver.
Warning: Wire usb.\endpoint [3] is used but has no driver.
Warning: Wire usb.\endpoint [2] is used but has no driver.
Warning: Wire usb.\endpoint [1] is used but has no driver.
Warning: Wire usb.\endpoint [0] is used but has no driver.
Warning: Wire usb.\direction_in is used but has no driver.
Warning: Wire usb.\data_strobe is used but has no driver.
Warning: Wire usb.\data_out [7] is used but has no driver.
Warning: Wire usb.\data_out [6] is used but has no driver.
Warning: Wire usb.\data_out [5] is used but has no driver.
Warning: Wire usb.\data_out [4] is used but has no driver.
Warning: Wire usb.\data_out [3] is used but has no driver.
Warning: Wire usb.\data_out [2] is used but has no driver.
Warning: Wire usb.\data_out [1] is used but has no driver.
Warning: Wire usb.\data_out [0] is used but has no driver.
Found and reported 21 problems.

24. Printing statistics.

=== usb ===

   Number of wires:                928
   Number of wire bits:            952
   Number of public wires:         199
   Number of public wire bits:     223
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                929
     sky130_fd_sc_hd__a2111oi_2      1
     sky130_fd_sc_hd__a211o_2        3
     sky130_fd_sc_hd__a211oi_2       3
     sky130_fd_sc_hd__a21bo_2        1
     sky130_fd_sc_hd__a21o_2        20
     sky130_fd_sc_hd__a21oi_2       21
     sky130_fd_sc_hd__a221o_2        7
     sky130_fd_sc_hd__a221oi_2       2
     sky130_fd_sc_hd__a22o_2         5
     sky130_fd_sc_hd__a22oi_2        3
     sky130_fd_sc_hd__a2bb2o_2       2
     sky130_fd_sc_hd__a2bb2oi_2      3
     sky130_fd_sc_hd__a311o_2        1
     sky130_fd_sc_hd__a311oi_2       1
     sky130_fd_sc_hd__a31o_2        12
     sky130_fd_sc_hd__a31oi_2        4
     sky130_fd_sc_hd__a32o_2         8
     sky130_fd_sc_hd__a41o_2         4
     sky130_fd_sc_hd__and2_2         7
     sky130_fd_sc_hd__and2b_2        4
     sky130_fd_sc_hd__and3_2        19
     sky130_fd_sc_hd__and4_2         8
     sky130_fd_sc_hd__and4b_2        4
     sky130_fd_sc_hd__and4bb_2       4
     sky130_fd_sc_hd__buf_1        169
     sky130_fd_sc_hd__dfrtp_2       90
     sky130_fd_sc_hd__dfstp_2       39
     sky130_fd_sc_hd__dfxtp_2       65
     sky130_fd_sc_hd__inv_2         29
     sky130_fd_sc_hd__mux2_2        84
     sky130_fd_sc_hd__nand2_2       34
     sky130_fd_sc_hd__nand3_2       15
     sky130_fd_sc_hd__nand3b_2      10
     sky130_fd_sc_hd__nand4_2       22
     sky130_fd_sc_hd__nand4b_2       2
     sky130_fd_sc_hd__nor2_2        30
     sky130_fd_sc_hd__nor2b_2        1
     sky130_fd_sc_hd__nor3_2         7
     sky130_fd_sc_hd__nor3b_2        3
     sky130_fd_sc_hd__nor4_2         9
     sky130_fd_sc_hd__nor4b_2        1
     sky130_fd_sc_hd__o2111a_2       6
     sky130_fd_sc_hd__o2111ai_2      4
     sky130_fd_sc_hd__o211a_2       10
     sky130_fd_sc_hd__o211ai_2       3
     sky130_fd_sc_hd__o21a_2        14
     sky130_fd_sc_hd__o21ai_2       33
     sky130_fd_sc_hd__o21ba_2        4
     sky130_fd_sc_hd__o21bai_2       2
     sky130_fd_sc_hd__o221a_2        9
     sky130_fd_sc_hd__o221ai_2       2
     sky130_fd_sc_hd__o22a_2         4
     sky130_fd_sc_hd__o22ai_2        3
     sky130_fd_sc_hd__o2bb2a_2       2
     sky130_fd_sc_hd__o2bb2ai_2      1
     sky130_fd_sc_hd__o311a_2        7
     sky130_fd_sc_hd__o31a_2        15
     sky130_fd_sc_hd__o31ai_2        6
     sky130_fd_sc_hd__o32a_2         2
     sky130_fd_sc_hd__o41a_2         5
     sky130_fd_sc_hd__o41ai_2        1
     sky130_fd_sc_hd__or2_2          9
     sky130_fd_sc_hd__or2b_2        17
     sky130_fd_sc_hd__or3_2          3
     sky130_fd_sc_hd__or3b_2         1
     sky130_fd_sc_hd__or4_2          1
     sky130_fd_sc_hd__or4b_2         5
     sky130_fd_sc_hd__xnor2_2        2
     sky130_fd_sc_hd__xor2_2         1

   Chip area for module '\usb': 10854.160000

25. Executing Verilog backend.

25.1. Executing BMUXMAP pass.

25.2. Executing DEMUXMAP pass.
Dumping module `\usb'.
[INFO]: USING STRATEGY DELAY 1

26. Executing ABC pass (technology mapping using ABC).

26.1. Extracting gate netlist of module `\usb' to `/tmp/yosys-abc-Kf5Icy/input.blif'..
Extracted 909 gates and 1125 wires to a netlist network with 214 inputs and 193 outputs.

26.1.1. Executing ABC.
Running ABC command: "/build/bin/yosys-abc" -s -f /tmp/yosys-abc-Kf5Icy/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-Kf5Icy/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-Kf5Icy/input.blif 
ABC: + read_lib -w /openlane/designs/usb/runs/explore/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.07 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/openlane/designs/usb/runs/explore/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.11 sec
ABC: Memory =    7.77 MB. Time =     0.11 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /openlane/designs/usb/runs/explore/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /openlane/designs/usb/runs/explore/tmp/synthesis/synthesis.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + retime -D -D 15000 -M 6 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + map -p -B 0.2 -A 0.9 -M 0 
ABC: The cell areas are multiplied by the factor: <num_fanins> ^ (0.90).
ABC: The cell delays are multiplied by the factor: <num_fanins> ^ (0.20).
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + map 
ABC: + 
ABC: + retime -D -D 15000 
ABC: + &get -n 
ABC: + &st 
ABC: + &dch 
ABC: + &nf 
ABC: + &put 
ABC: + buffer -N 6 -S 750.0 
ABC: + upsize -D 15000 
ABC: Current delay (1510.76 ps) does not exceed the target delay (15000.00 ps). Upsizing is not performed.
ABC: + dnsize -D 15000 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =    702 ( 26.2 %)   Cap = 13.1 ff (  6.2 %)   Area =     5727.99 ( 73.6 %)   Delay =  1795.82 ps  (  1.9 %)               
ABC: Path  0 --     101 : 0    6 pi                       A =   0.00  Df =  73.0  -40.2 ps  S = 108.3 ps  Cin =  0.0 ff  Cout =  22.4 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --     565 : 2    5 sky130_fd_sc_hd__nor2_2  A =   6.26  Df = 212.8  -65.6 ps  S = 180.1 ps  Cin =  4.4 ff  Cout =  14.4 ff  Cmax = 141.9 ff  G =  315  
ABC: Path  2 --     569 : 4    6 sky130_fd_sc_hd__nand4_2 A =  12.51  Df = 424.2 -125.7 ps  S = 218.5 ps  Cin =  4.4 ff  Cout =  27.6 ff  Cmax = 200.5 ff  G =  599  
ABC: Path  3 --     570 : 2    6 sky130_fd_sc_hd__nor2_2  A =   6.26  Df = 731.6 -320.5 ps  S = 293.4 ps  Cin =  4.4 ff  Cout =  25.3 ff  Cmax = 141.9 ff  G =  557  
ABC: Path  4 --     573 : 4    1 sky130_fd_sc_hd__and4b_2 A =  11.26  Df = 993.2 -369.6 ps  S =  51.1 ps  Cin =  1.6 ff  Cout =   2.2 ff  Cmax = 297.6 ff  G =  135  
ABC: Path  5 --     574 : 1    6 sky130_fd_sc_hd__buf_1   A =   3.75  Df =1519.5 -583.9 ps  S = 688.6 ps  Cin =  2.1 ff  Cout =  58.8 ff  Cmax = 130.0 ff  G = 2739  
ABC: Path  6 --     851 : 3    1 sky130_fd_sc_hd__o21ai_2 A =   8.76  Df =1795.8 -405.5 ps  S = 402.3 ps  Cin =  4.5 ff  Cout =  33.4 ff  Cmax = 139.2 ff  G =  735  
ABC: Start-point = pi100 (\recv.reset_detect.cntr [0]).  End-point = po102 ($auto$rtlil.cc:2560:MuxGate$5267).
ABC: + print_stats -m 
ABC: netlist                       : i/o =  214/  193  lat =    0  nd =   702  edge =   1819  area =2521.44  delay =1013.47  lev = 8
ABC: + write_blif /tmp/yosys-abc-Kf5Icy/output.blif 

26.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__nand2b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o2bb2ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o2111ai_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a41oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a21bo_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__nor3b_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o32ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o41a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o22ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o32a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand4b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o311ai_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a22oi_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o21bai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o211ai_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__o221ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a211oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a2bb2oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or4_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__xor2_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a31oi_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__o221a_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__o41ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__xnor2_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__or3_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__o2bb2a_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a21boi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o31ai_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__o31a_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__a2111oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and3b_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__and4b_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__nand3b_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__and4bb_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__nor4_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:       32
ABC RESULTS:   sky130_fd_sc_hd__a2bb2o_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__o21ba_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__or4b_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__nand3_2 cells:       12
ABC RESULTS:   sky130_fd_sc_hd__or2b_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:       22
ABC RESULTS:   sky130_fd_sc_hd__a41o_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o211a_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__nand4_2 cells:       12
ABC RESULTS:   sky130_fd_sc_hd__o2111a_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a311o_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__or3b_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a311oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:       27
ABC RESULTS:   sky130_fd_sc_hd__nor3_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:       58
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:       19
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:       18
ABC RESULTS:   sky130_fd_sc_hd__a32o_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__a22o_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__o311a_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__a221o_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__a211o_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__o22a_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__o21ai_2 cells:       32
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__mux2_2 cells:       91
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:      162
ABC RESULTS:        internal signals:      718
ABC RESULTS:           input signals:      214
ABC RESULTS:          output signals:      193
Removing temp directory.

27. Executing SETUNDEF pass (replace undef values with defined constants).

28. Executing HILOMAP pass (mapping to constant drivers).

29. Executing SPLITNETS pass (splitting up multi-bit signals).

30. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usb..
Removed 0 unused cells and 1163 unused wires.
<suppressed ~59 debug messages>

31. Executing INSBUF pass (insert buffer cells for connected wires).

32. Executing CHECK pass (checking for obvious problems).
Checking module usb...
Warning: Wire usb.\usb_rst is used but has no driver.
Warning: Wire usb.\tx_se0 is used but has no driver.
Warning: Wire usb.\tx_j is used but has no driver.
Warning: Wire usb.\tx_en is used but has no driver.
Warning: Wire usb.\transaction_active is used but has no driver.
Warning: Wire usb.\success is used but has no driver.
Warning: Wire usb.\setup is used but has no driver.
Warning: Wire usb.\endpoint [3] is used but has no driver.
Warning: Wire usb.\endpoint [2] is used but has no driver.
Warning: Wire usb.\endpoint [1] is used but has no driver.
Warning: Wire usb.\endpoint [0] is used but has no driver.
Warning: Wire usb.\direction_in is used but has no driver.
Warning: Wire usb.\data_strobe is used but has no driver.
Warning: Wire usb.\data_out [7] is used but has no driver.
Warning: Wire usb.\data_out [6] is used but has no driver.
Warning: Wire usb.\data_out [5] is used but has no driver.
Warning: Wire usb.\data_out [4] is used but has no driver.
Warning: Wire usb.\data_out [3] is used but has no driver.
Warning: Wire usb.\data_out [2] is used but has no driver.
Warning: Wire usb.\data_out [1] is used but has no driver.
Warning: Wire usb.\data_out [0] is used but has no driver.
Found and reported 21 problems.

33. Printing statistics.

=== usb ===

   Number of wires:                895
   Number of wire bits:            919
   Number of public wires:         199
   Number of public wire bits:     223
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                896
     sky130_fd_sc_hd__a2111oi_2      1
     sky130_fd_sc_hd__a211o_2        4
     sky130_fd_sc_hd__a211oi_2       1
     sky130_fd_sc_hd__a21bo_2        3
     sky130_fd_sc_hd__a21boi_2       1
     sky130_fd_sc_hd__a21o_2        18
     sky130_fd_sc_hd__a21oi_2       27
     sky130_fd_sc_hd__a221o_2        7
     sky130_fd_sc_hd__a22o_2         5
     sky130_fd_sc_hd__a22oi_2        3
     sky130_fd_sc_hd__a2bb2o_2       6
     sky130_fd_sc_hd__a2bb2oi_2      1
     sky130_fd_sc_hd__a311o_2        2
     sky130_fd_sc_hd__a311oi_2       1
     sky130_fd_sc_hd__a31o_2         6
     sky130_fd_sc_hd__a31oi_2        6
     sky130_fd_sc_hd__a32o_2         9
     sky130_fd_sc_hd__a41o_2         3
     sky130_fd_sc_hd__a41oi_2        1
     sky130_fd_sc_hd__and2_2         8
     sky130_fd_sc_hd__and3_2        19
     sky130_fd_sc_hd__and3b_2        2
     sky130_fd_sc_hd__and4_2         3
     sky130_fd_sc_hd__and4b_2        5
     sky130_fd_sc_hd__and4bb_2       3
     sky130_fd_sc_hd__buf_1        162
     sky130_fd_sc_hd__dfrtp_2       90
     sky130_fd_sc_hd__dfstp_2       39
     sky130_fd_sc_hd__dfxtp_2       65
     sky130_fd_sc_hd__inv_2         22
     sky130_fd_sc_hd__mux2_2        91
     sky130_fd_sc_hd__nand2_2       58
     sky130_fd_sc_hd__nand2b_2       1
     sky130_fd_sc_hd__nand3_2       12
     sky130_fd_sc_hd__nand3b_2       7
     sky130_fd_sc_hd__nand4_2       12
     sky130_fd_sc_hd__nand4b_2       1
     sky130_fd_sc_hd__nor2_2        32
     sky130_fd_sc_hd__nor3_2         8
     sky130_fd_sc_hd__nor3b_2        2
     sky130_fd_sc_hd__nor4_2         7
     sky130_fd_sc_hd__o2111a_2       2
     sky130_fd_sc_hd__o2111ai_2      3
     sky130_fd_sc_hd__o211a_2        8
     sky130_fd_sc_hd__o211ai_2       7
     sky130_fd_sc_hd__o21a_2        11
     sky130_fd_sc_hd__o21ai_2       32
     sky130_fd_sc_hd__o21ba_2        2
     sky130_fd_sc_hd__o21bai_2       1
     sky130_fd_sc_hd__o221a_2        5
     sky130_fd_sc_hd__o221ai_2       1
     sky130_fd_sc_hd__o22a_2         5
     sky130_fd_sc_hd__o22ai_2        1
     sky130_fd_sc_hd__o2bb2a_2       2
     sky130_fd_sc_hd__o2bb2ai_2      1
     sky130_fd_sc_hd__o311a_2        8
     sky130_fd_sc_hd__o311ai_2       2
     sky130_fd_sc_hd__o31a_2         5
     sky130_fd_sc_hd__o31ai_2        7
     sky130_fd_sc_hd__o32a_2         1
     sky130_fd_sc_hd__o32ai_2        1
     sky130_fd_sc_hd__o41a_2         1
     sky130_fd_sc_hd__o41ai_2        1
     sky130_fd_sc_hd__or2_2          6
     sky130_fd_sc_hd__or2b_2        10
     sky130_fd_sc_hd__or3_2          5
     sky130_fd_sc_hd__or3b_2         3
     sky130_fd_sc_hd__or4_2          1
     sky130_fd_sc_hd__or4b_2         4
     sky130_fd_sc_hd__xnor2_2        3
     sky130_fd_sc_hd__xor2_2         3

   Chip area for module '\usb': 10500.070400

34. Executing Verilog backend.

34.1. Executing BMUXMAP pass.

34.2. Executing DEMUXMAP pass.
Dumping module `\usb'.
[INFO]: USING STRATEGY DELAY 2

35. Executing ABC pass (technology mapping using ABC).

35.1. Extracting gate netlist of module `\usb' to `/tmp/yosys-abc-ab77Gc/input.blif'..
Extracted 909 gates and 1125 wires to a netlist network with 214 inputs and 193 outputs.

35.1.1. Executing ABC.
Running ABC command: "/build/bin/yosys-abc" -s -f /tmp/yosys-abc-ab77Gc/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-ab77Gc/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-ab77Gc/input.blif 
ABC: + read_lib -w /openlane/designs/usb/runs/explore/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.07 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/openlane/designs/usb/runs/explore/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.11 sec
ABC: Memory =    7.77 MB. Time =     0.11 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /openlane/designs/usb/runs/explore/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /openlane/designs/usb/runs/explore/tmp/synthesis/synthesis.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + retime -D -D 15000 -M 6 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + map -p -B 0.2 -A 0.9 -M 0 
ABC: The cell areas are multiplied by the factor: <num_fanins> ^ (0.90).
ABC: The cell delays are multiplied by the factor: <num_fanins> ^ (0.20).
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + map 
ABC: + 
ABC: + retime -D -D 15000 
ABC: + &get -n 
ABC: + &st 
ABC: + &dch 
ABC: + &nf 
ABC: + &put 
ABC: + buffer -N 6 -S 750.0 
ABC: + upsize -D 15000 
ABC: Current delay (1446.02 ps) does not exceed the target delay (15000.00 ps). Upsizing is not performed.
ABC: + dnsize -D 15000 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =    746 ( 27.6 %)   Cap = 13.0 ff (  6.3 %)   Area =     6138.39 ( 72.4 %)   Delay =  1776.48 ps  (  0.8 %)               
ABC: Path  0 --     101 : 0    3 pi                        A =   0.00  Df =  38.4  -21.7 ps  S =  58.8 ps  Cin =  0.0 ff  Cout =  11.4 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --     587 : 3    4 sky130_fd_sc_hd__nor3_2   A =  10.01  Df = 246.7 -134.9 ps  S = 220.9 ps  Cin =  4.4 ff  Cout =   9.8 ff  Cmax =  92.5 ff  G =  217  
ABC: Path  2 --     591 : 4    5 sky130_fd_sc_hd__nand4_2  A =  12.51  Df = 405.1 -197.8 ps  S = 146.2 ps  Cin =  4.4 ff  Cout =  13.7 ff  Cmax = 200.5 ff  G =  300  
ABC: Path  3 --     592 : 1    6 sky130_fd_sc_hd__buf_1    A =   3.75  Df = 610.9 -144.5 ps  S = 272.8 ps  Cin =  2.1 ff  Cout =  22.6 ff  Cmax = 130.0 ff  G = 1015  
ABC: Path  4 --     598 : 3    6 sky130_fd_sc_hd__nor3_2   A =  10.01  Df =1381.8 -708.9 ps  S = 908.3 ps  Cin =  4.4 ff  Cout =  55.5 ff  Cmax =  92.5 ff  G = 1247  
ABC: Path  5 --     911 : 4    1 sky130_fd_sc_hd__o2bb2a_2 A =  11.26  Df =1776.5 -613.7 ps  S = 186.5 ps  Cin =  1.8 ff  Cout =  33.4 ff  Cmax = 294.8 ff  G = 1904  
ABC: Start-point = pi100 (\recv.reset_detect.cntr [0]).  End-point = po108 ($auto$rtlil.cc:2560:MuxGate$5279).
ABC: + print_stats -m 
ABC: netlist                       : i/o =  214/  193  lat =    0  nd =   746  edge =   1928  area =2706.79  delay =1024.86  lev = 7
ABC: + write_blif /tmp/yosys-abc-ab77Gc/output.blif 

35.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o2111a_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__and4b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a311o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o2111ai_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__a32oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o21bai_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__xnor2_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or3b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o22a_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a31oi_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o22ai_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a41oi_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__a211oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o211a_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__o41a_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a22oi_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__o2bb2a_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a21bo_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__a21boi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and4bb_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__nand4b_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nand3_2 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__nand3b_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__or4bb_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__or4b_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o221a_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:       39
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__o31a_2 cells:       12
ABC RESULTS:   sky130_fd_sc_hd__a2bb2o_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__o21ba_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__nor3b_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__or3_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__a211o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor3_2 cells:       16
ABC RESULTS:   sky130_fd_sc_hd__or2b_2 cells:       18
ABC RESULTS:   sky130_fd_sc_hd__a41o_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__xor2_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:       38
ABC RESULTS:   sky130_fd_sc_hd__o41ai_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:       41
ABC RESULTS:   sky130_fd_sc_hd__o2bb2ai_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__o211ai_2 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__o31ai_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__and3b_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:       14
ABC RESULTS:   sky130_fd_sc_hd__nand4_2 cells:       21
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__a32o_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__a22o_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__o311a_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__a221o_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__nor4_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__o32a_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o21ai_2 cells:       45
ABC RESULTS:   sky130_fd_sc_hd__or4_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:       17
ABC RESULTS:   sky130_fd_sc_hd__mux2_2 cells:       87
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:      168
ABC RESULTS:        internal signals:      718
ABC RESULTS:           input signals:      214
ABC RESULTS:          output signals:      193
Removing temp directory.

36. Executing SETUNDEF pass (replace undef values with defined constants).

37. Executing HILOMAP pass (mapping to constant drivers).

38. Executing SPLITNETS pass (splitting up multi-bit signals).

39. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usb..
Removed 0 unused cells and 1163 unused wires.
<suppressed ~59 debug messages>

40. Executing INSBUF pass (insert buffer cells for connected wires).

41. Executing CHECK pass (checking for obvious problems).
Checking module usb...
Warning: Wire usb.\usb_rst is used but has no driver.
Warning: Wire usb.\tx_se0 is used but has no driver.
Warning: Wire usb.\tx_j is used but has no driver.
Warning: Wire usb.\tx_en is used but has no driver.
Warning: Wire usb.\transaction_active is used but has no driver.
Warning: Wire usb.\success is used but has no driver.
Warning: Wire usb.\setup is used but has no driver.
Warning: Wire usb.\endpoint [3] is used but has no driver.
Warning: Wire usb.\endpoint [2] is used but has no driver.
Warning: Wire usb.\endpoint [1] is used but has no driver.
Warning: Wire usb.\endpoint [0] is used but has no driver.
Warning: Wire usb.\direction_in is used but has no driver.
Warning: Wire usb.\data_strobe is used but has no driver.
Warning: Wire usb.\data_out [7] is used but has no driver.
Warning: Wire usb.\data_out [6] is used but has no driver.
Warning: Wire usb.\data_out [5] is used but has no driver.
Warning: Wire usb.\data_out [4] is used but has no driver.
Warning: Wire usb.\data_out [3] is used but has no driver.
Warning: Wire usb.\data_out [2] is used but has no driver.
Warning: Wire usb.\data_out [1] is used but has no driver.
Warning: Wire usb.\data_out [0] is used but has no driver.
Found and reported 21 problems.

42. Printing statistics.

=== usb ===

   Number of wires:                939
   Number of wire bits:            963
   Number of public wires:         199
   Number of public wire bits:     223
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                940
     sky130_fd_sc_hd__a211o_2        1
     sky130_fd_sc_hd__a211oi_2       1
     sky130_fd_sc_hd__a21bo_2        4
     sky130_fd_sc_hd__a21boi_2       1
     sky130_fd_sc_hd__a21o_2         9
     sky130_fd_sc_hd__a21oi_2       14
     sky130_fd_sc_hd__a221o_2        6
     sky130_fd_sc_hd__a22o_2         7
     sky130_fd_sc_hd__a22oi_2        5
     sky130_fd_sc_hd__a2bb2o_2       5
     sky130_fd_sc_hd__a311o_2        1
     sky130_fd_sc_hd__a31o_2         9
     sky130_fd_sc_hd__a31oi_2        2
     sky130_fd_sc_hd__a32o_2         7
     sky130_fd_sc_hd__a32oi_2        1
     sky130_fd_sc_hd__a41o_2         3
     sky130_fd_sc_hd__a41oi_2        4
     sky130_fd_sc_hd__and2_2         9
     sky130_fd_sc_hd__and2b_2        3
     sky130_fd_sc_hd__and3_2        10
     sky130_fd_sc_hd__and3b_2        2
     sky130_fd_sc_hd__and4_2         1
     sky130_fd_sc_hd__and4b_2        1
     sky130_fd_sc_hd__and4bb_2       3
     sky130_fd_sc_hd__buf_1        168
     sky130_fd_sc_hd__dfrtp_2       90
     sky130_fd_sc_hd__dfstp_2       39
     sky130_fd_sc_hd__dfxtp_2       65
     sky130_fd_sc_hd__inv_2         38
     sky130_fd_sc_hd__mux2_2        87
     sky130_fd_sc_hd__nand2_2       41
     sky130_fd_sc_hd__nand3_2       11
     sky130_fd_sc_hd__nand3b_2       6
     sky130_fd_sc_hd__nand4_2       21
     sky130_fd_sc_hd__nand4b_2       2
     sky130_fd_sc_hd__nor2_2        39
     sky130_fd_sc_hd__nor3_2        16
     sky130_fd_sc_hd__nor3b_2        3
     sky130_fd_sc_hd__nor4_2         9
     sky130_fd_sc_hd__o2111a_2       2
     sky130_fd_sc_hd__o2111ai_2      4
     sky130_fd_sc_hd__o211a_2        5
     sky130_fd_sc_hd__o211ai_2      11
     sky130_fd_sc_hd__o21a_2        17
     sky130_fd_sc_hd__o21ai_2       45
     sky130_fd_sc_hd__o21ba_2        8
     sky130_fd_sc_hd__o21bai_2       2
     sky130_fd_sc_hd__o221a_2        5
     sky130_fd_sc_hd__o22a_2         3
     sky130_fd_sc_hd__o22ai_2        2
     sky130_fd_sc_hd__o2bb2a_2       2
     sky130_fd_sc_hd__o2bb2ai_2      6
     sky130_fd_sc_hd__o311a_2        8
     sky130_fd_sc_hd__o31a_2        12
     sky130_fd_sc_hd__o31ai_2        8
     sky130_fd_sc_hd__o32a_2         2
     sky130_fd_sc_hd__o41a_2         3
     sky130_fd_sc_hd__o41ai_2        2
     sky130_fd_sc_hd__or2_2          6
     sky130_fd_sc_hd__or2b_2        18
     sky130_fd_sc_hd__or3_2          6
     sky130_fd_sc_hd__or3b_2         1
     sky130_fd_sc_hd__or4_2          5
     sky130_fd_sc_hd__or4b_2         3
     sky130_fd_sc_hd__or4bb_2        4
     sky130_fd_sc_hd__xnor2_2        2
     sky130_fd_sc_hd__xor2_2         4

   Chip area for module '\usb': 10910.464000

43. Executing Verilog backend.

43.1. Executing BMUXMAP pass.

43.2. Executing DEMUXMAP pass.
Dumping module `\usb'.
[INFO]: USING STRATEGY DELAY 3

44. Executing ABC pass (technology mapping using ABC).

44.1. Extracting gate netlist of module `\usb' to `/tmp/yosys-abc-Y8dqxX/input.blif'..
Extracted 909 gates and 1125 wires to a netlist network with 214 inputs and 193 outputs.

44.1.1. Executing ABC.
Running ABC command: "/build/bin/yosys-abc" -s -f /tmp/yosys-abc-Y8dqxX/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-Y8dqxX/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-Y8dqxX/input.blif 
ABC: + read_lib -w /openlane/designs/usb/runs/explore/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.07 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/openlane/designs/usb/runs/explore/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.11 sec
ABC: Memory =    7.77 MB. Time =     0.11 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /openlane/designs/usb/runs/explore/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /openlane/designs/usb/runs/explore/tmp/synthesis/synthesis.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + retime -D -D 15000 -M 5 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + amap -m -Q 0.1 -F 20 -A 20 -C 5000 
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + map -p -B 0.2 -A 0.9 -M 0 
ABC: The cell areas are multiplied by the factor: <num_fanins> ^ (0.90).
ABC: The cell delays are multiplied by the factor: <num_fanins> ^ (0.20).
ABC: + retime -D -D 15000 
ABC: + &get -n 
ABC: + &st 
ABC: + &dch 
ABC: + &nf 
ABC: + &put 
ABC: + buffer -N 6 -S 750.0 
ABC: + upsize -D 15000 
ABC: Current delay (1651.56 ps) does not exceed the target delay (15000.00 ps). Upsizing is not performed.
ABC: + dnsize -D 15000 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =    718 ( 29.1 %)   Cap = 12.9 ff (  6.7 %)   Area =     5923.18 ( 70.9 %)   Delay =  1601.84 ps  (  1.9 %)               
ABC: Path  0 --     113 : 0    5 pi                        A =   0.00  Df =  68.2  -37.7 ps  S = 101.3 ps  Cin =  0.0 ff  Cout =  20.9 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --     584 : 4    6 sky130_fd_sc_hd__nor4_2   A =  12.51  Df = 537.7 -350.8 ps  S = 526.6 ps  Cin =  4.3 ff  Cout =  19.1 ff  Cmax =  64.1 ff  G =  431  
ABC: Path  2 --     911 : 4    2 sky130_fd_sc_hd__or4bb_2  A =  12.51  Df =1217.8 -725.1 ps  S = 110.4 ps  Cin =  1.5 ff  Cout =   7.1 ff  Cmax = 312.2 ff  G =  452  
ABC: Path  3 --     913 : 4    1 sky130_fd_sc_hd__o211ai_2 A =  12.51  Df =1601.8 -570.5 ps  S = 431.0 ps  Cin =  4.4 ff  Cout =  33.4 ff  Cmax = 133.7 ff  G =  765  
ABC: Start-point = pi112 (\recv.reset_detect.cntr [13]).  End-point = po111 ($auto$rtlil.cc:2560:MuxGate$5285).
ABC: + print_stats -m 
ABC: netlist                       : i/o =  214/  193  lat =    0  nd =   718  edge =   1862  area =2621.13  delay =903.66  lev = 8
ABC: + write_blif /tmp/yosys-abc-Y8dqxX/output.blif 

44.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__nor3b_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__o2bb2ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o22ai_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a22oi_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__o41ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o31ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o32a_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a41o_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__a311oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a211oi_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o221ai_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a2bb2oi_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nand3_2 cells:       14
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__nor3_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__o41a_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__a21boi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and4b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:       31
ABC RESULTS:   sky130_fd_sc_hd__o211ai_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__nand3b_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__and4bb_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__or4bb_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__or3_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__or4_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o21bai_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__nand4b_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__xnor2_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__o221a_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o21ba_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__or4b_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__or3b_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__a211o_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:       32
ABC RESULTS:   sky130_fd_sc_hd__or2b_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__o2111a_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__xor2_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__o211a_2 cells:       12
ABC RESULTS:   sky130_fd_sc_hd__a32o_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__o2111ai_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:       13
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:       28
ABC RESULTS:   sky130_fd_sc_hd__nand4_2 cells:       17
ABC RESULTS:   sky130_fd_sc_hd__and3b_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:       15
ABC RESULTS:   sky130_fd_sc_hd__nor4_2 cells:       12
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:       15
ABC RESULTS:   sky130_fd_sc_hd__a22o_2 cells:       12
ABC RESULTS:   sky130_fd_sc_hd__o311a_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__a221o_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__a21bo_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o22a_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__o21ai_2 cells:       31
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__o31a_2 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__mux2_2 cells:       96
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:      178
ABC RESULTS:        internal signals:      718
ABC RESULTS:           input signals:      214
ABC RESULTS:          output signals:      193
Removing temp directory.

45. Executing SETUNDEF pass (replace undef values with defined constants).

46. Executing HILOMAP pass (mapping to constant drivers).

47. Executing SPLITNETS pass (splitting up multi-bit signals).

48. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usb..
Removed 0 unused cells and 1163 unused wires.
<suppressed ~59 debug messages>

49. Executing INSBUF pass (insert buffer cells for connected wires).

50. Executing CHECK pass (checking for obvious problems).
Checking module usb...
Warning: Wire usb.\usb_rst is used but has no driver.
Warning: Wire usb.\tx_se0 is used but has no driver.
Warning: Wire usb.\tx_j is used but has no driver.
Warning: Wire usb.\tx_en is used but has no driver.
Warning: Wire usb.\transaction_active is used but has no driver.
Warning: Wire usb.\success is used but has no driver.
Warning: Wire usb.\setup is used but has no driver.
Warning: Wire usb.\endpoint [3] is used but has no driver.
Warning: Wire usb.\endpoint [2] is used but has no driver.
Warning: Wire usb.\endpoint [1] is used but has no driver.
Warning: Wire usb.\endpoint [0] is used but has no driver.
Warning: Wire usb.\direction_in is used but has no driver.
Warning: Wire usb.\data_strobe is used but has no driver.
Warning: Wire usb.\data_out [7] is used but has no driver.
Warning: Wire usb.\data_out [6] is used but has no driver.
Warning: Wire usb.\data_out [5] is used but has no driver.
Warning: Wire usb.\data_out [4] is used but has no driver.
Warning: Wire usb.\data_out [3] is used but has no driver.
Warning: Wire usb.\data_out [2] is used but has no driver.
Warning: Wire usb.\data_out [1] is used but has no driver.
Warning: Wire usb.\data_out [0] is used but has no driver.
Found and reported 21 problems.

51. Printing statistics.

=== usb ===

   Number of wires:                911
   Number of wire bits:            935
   Number of public wires:         199
   Number of public wire bits:     223
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                912
     sky130_fd_sc_hd__a211o_2        4
     sky130_fd_sc_hd__a211oi_2       2
     sky130_fd_sc_hd__a21bo_2        3
     sky130_fd_sc_hd__a21boi_2       1
     sky130_fd_sc_hd__a21o_2        15
     sky130_fd_sc_hd__a21oi_2       13
     sky130_fd_sc_hd__a221o_2        5
     sky130_fd_sc_hd__a22o_2        12
     sky130_fd_sc_hd__a22oi_2        6
     sky130_fd_sc_hd__a2bb2oi_2      2
     sky130_fd_sc_hd__a311oi_2       1
     sky130_fd_sc_hd__a31o_2        15
     sky130_fd_sc_hd__a32o_2         5
     sky130_fd_sc_hd__a41o_2         4
     sky130_fd_sc_hd__and2_2        11
     sky130_fd_sc_hd__and2b_2        6
     sky130_fd_sc_hd__and3_2         9
     sky130_fd_sc_hd__and3b_2        7
     sky130_fd_sc_hd__and4_2         7
     sky130_fd_sc_hd__and4b_2        1
     sky130_fd_sc_hd__and4bb_2       3
     sky130_fd_sc_hd__buf_1        178
     sky130_fd_sc_hd__dfrtp_2       90
     sky130_fd_sc_hd__dfstp_2       39
     sky130_fd_sc_hd__dfxtp_2       65
     sky130_fd_sc_hd__inv_2         31
     sky130_fd_sc_hd__mux2_2        96
     sky130_fd_sc_hd__nand2_2       32
     sky130_fd_sc_hd__nand3_2       14
     sky130_fd_sc_hd__nand3b_2       5
     sky130_fd_sc_hd__nand4_2       17
     sky130_fd_sc_hd__nand4b_2       2
     sky130_fd_sc_hd__nor2_2        28
     sky130_fd_sc_hd__nor3_2         4
     sky130_fd_sc_hd__nor3b_2        4
     sky130_fd_sc_hd__nor4_2        12
     sky130_fd_sc_hd__o2111a_2       5
     sky130_fd_sc_hd__o2111ai_2      6
     sky130_fd_sc_hd__o211a_2       12
     sky130_fd_sc_hd__o211ai_2       5
     sky130_fd_sc_hd__o21a_2        11
     sky130_fd_sc_hd__o21ai_2       31
     sky130_fd_sc_hd__o21ba_2        4
     sky130_fd_sc_hd__o21bai_2       3
     sky130_fd_sc_hd__o221a_2        3
     sky130_fd_sc_hd__o221ai_2       3
     sky130_fd_sc_hd__o22a_2         4
     sky130_fd_sc_hd__o22ai_2        3
     sky130_fd_sc_hd__o2bb2ai_2      1
     sky130_fd_sc_hd__o311a_2        8
     sky130_fd_sc_hd__o31a_2        11
     sky130_fd_sc_hd__o31ai_2        1
     sky130_fd_sc_hd__o32a_2         2
     sky130_fd_sc_hd__o41a_2         7
     sky130_fd_sc_hd__o41ai_2        1
     sky130_fd_sc_hd__or2_2          6
     sky130_fd_sc_hd__or2b_2         8
     sky130_fd_sc_hd__or3_2          5
     sky130_fd_sc_hd__or3b_2         4
     sky130_fd_sc_hd__or4_2          3
     sky130_fd_sc_hd__or4b_2         2
     sky130_fd_sc_hd__or4bb_2        3
     sky130_fd_sc_hd__xnor2_2        7
     sky130_fd_sc_hd__xor2_2         4

   Chip area for module '\usb': 10695.257600

52. Executing Verilog backend.

52.1. Executing BMUXMAP pass.

52.2. Executing DEMUXMAP pass.
Dumping module `\usb'.
[INFO]: USING STRATEGY DELAY 4

53. Executing ABC pass (technology mapping using ABC).

53.1. Extracting gate netlist of module `\usb' to `/tmp/yosys-abc-YjsfcP/input.blif'..
Extracted 909 gates and 1125 wires to a netlist network with 214 inputs and 193 outputs.

53.1.1. Executing ABC.
Running ABC command: "/build/bin/yosys-abc" -s -f /tmp/yosys-abc-YjsfcP/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-YjsfcP/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-YjsfcP/input.blif 
ABC: + read_lib -w /openlane/designs/usb/runs/explore/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.07 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/openlane/designs/usb/runs/explore/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.11 sec
ABC: Memory =    7.77 MB. Time =     0.11 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /openlane/designs/usb/runs/explore/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /openlane/designs/usb/runs/explore/tmp/synthesis/synthesis.sdc 
ABC: + &get -n 
ABC: + &st 
ABC: + &dch 
ABC: + &nf 
ABC: + &put 
ABC: + &get -n 
ABC: + &st 
ABC: + &syn2 
ABC: + &if -g -K 6 
ABC: + &synch2 
ABC: + &nf 
ABC: + &put 
ABC: + &get -n 
ABC: + &st 
ABC: + &syn2 
ABC: + &if -g -K 6 
ABC: + &synch2 
ABC: + &nf 
ABC: + &put 
ABC: + &get -n 
ABC: + &st 
ABC: + &syn2 
ABC: + &if -g -K 6 
ABC: + &synch2 
ABC: + &nf 
ABC: + &put 
ABC: + &get -n 
ABC: + &st 
ABC: + &syn2 
ABC: + &if -g -K 6 
ABC: + &synch2 
ABC: + &nf 
ABC: + &put 
ABC: + &get -n 
ABC: + &st 
ABC: + &syn2 
ABC: + &if -g -K 6 
ABC: + &synch2 
ABC: + &nf 
ABC: + &put 
ABC: + buffer -c -N 6 
ABC: + topo 
ABC: + stime -c 
ABC: WireLoad = "Small"  Gates =    666 ( 29.7 %)   Cap = 13.7 ff ( 19.7 %)   Area =     7653.59 ( 64.3 %)   Delay =  2356.24 ps  (  1.7 %)               
ABC: + upsize -c 
ABC: + dnsize -c 
ABC: + 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =    666 ( 29.7 %)   Cap = 12.3 ff (  7.7 %)   Area =     5362.64 ( 69.4 %)   Delay =  2130.60 ps  (  9.3 %)               
ABC: Path  0 --     101 : 0    6 pi                      A =   0.00  Df =  66.2  -36.9 ps  S =  98.5 ps  Cin =  0.0 ff  Cout =  20.2 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --     544 : 4    6 sky130_fd_sc_hd__or4_4  A =  11.26  Df = 591.3 -363.9 ps  S = 106.7 ps  Cin =  2.4 ff  Cout =  16.4 ff  Cmax = 534.7 ff  G =  653  
ABC: Path  2 --     546 : 2    3 sky130_fd_sc_hd__or2_4  A =   8.76  Df = 861.5 -517.6 ps  S =  49.2 ps  Cin =  2.4 ff  Cout =   6.3 ff  Cmax = 514.5 ff  G =  253  
ABC: Path  3 --     845 : 3    5 sky130_fd_sc_hd__or3_4  A =  11.26  Df =1267.5 -794.0 ps  S =  82.8 ps  Cin =  2.4 ff  Cout =  15.0 ff  Cmax = 531.9 ff  G =  596  
ABC: Path  4 --     849 : 4    1 sky130_fd_sc_hd__or4b_4 A =  13.76  Df =1771.5-1189.3 ps  S =  75.3 ps  Cin =  2.2 ff  Cout =   1.6 ff  Cmax = 533.8 ff  G =   68  
ABC: Path  5 --     850 : 3    1 sky130_fd_sc_hd__or3b_4 A =  11.26  Df =2009.4 -162.7 ps  S =  66.9 ps  Cin =  2.1 ff  Cout =   4.9 ff  Cmax = 469.7 ff  G =  220  
ABC: Path  6 --     851 : 1    1 sky130_fd_sc_hd__buf_6  A =  11.26  Df =2130.6 -137.7 ps  S =  77.4 ps  Cin =  4.6 ff  Cout =  33.4 ff  Cmax = 785.5 ff  G =  723  
ABC: Start-point = pi100 (\recv.reset_detect.cntr [0]).  End-point = po111 ($auto$rtlil.cc:2560:MuxGate$5285).
ABC: + print_stats -m 
ABC: netlist                       : i/o =  214/  193  lat =    0  nd =   666  edge =   1619  area =5362.46  delay = 7.00  lev = 7
ABC: + write_blif /tmp/yosys-abc-YjsfcP/output.blif 

53.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__a2111oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand4_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a311o_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o41ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or2_4 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nor4_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__and4b_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o21bai_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o2bb2a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o2111ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a221o_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__buf_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__a21boi_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o211a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a2bb2o_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o32a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a32o_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__o211ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or4_4 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:       13
ABC RESULTS:   sky130_fd_sc_hd__nand3_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o311a_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nor3_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__or3_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or4b_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or3b_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__buf_6 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o31a_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__or3_2 cells:       17
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__or4bb_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__or4b_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:       20
ABC RESULTS:   sky130_fd_sc_hd__and4bb_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or2b_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__xnor2_2 cells:       12
ABC RESULTS:   sky130_fd_sc_hd__or3b_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o21ba_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor3b_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o22a_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__a2bb2o_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__xor2_2 cells:       13
ABC RESULTS:   sky130_fd_sc_hd__or4_2 cells:       14
ABC RESULTS:   sky130_fd_sc_hd__a21bo_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__o2111a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o31ai_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__and3b_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:       18
ABC RESULTS:   sky130_fd_sc_hd__a41o_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:       22
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:       13
ABC RESULTS:   sky130_fd_sc_hd__a22o_2 cells:       20
ABC RESULTS:   sky130_fd_sc_hd__a211o_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:       29
ABC RESULTS:   sky130_fd_sc_hd__o21ai_2 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:       25
ABC RESULTS:   sky130_fd_sc_hd__mux2_2 cells:      112
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:      173
ABC RESULTS:        internal signals:      718
ABC RESULTS:           input signals:      214
ABC RESULTS:          output signals:      193
Removing temp directory.

54. Executing SETUNDEF pass (replace undef values with defined constants).

55. Executing HILOMAP pass (mapping to constant drivers).

56. Executing SPLITNETS pass (splitting up multi-bit signals).

57. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usb..
Removed 0 unused cells and 1163 unused wires.
<suppressed ~59 debug messages>

58. Executing INSBUF pass (insert buffer cells for connected wires).

59. Executing CHECK pass (checking for obvious problems).
Checking module usb...
Warning: Wire usb.\usb_rst is used but has no driver.
Warning: Wire usb.\tx_se0 is used but has no driver.
Warning: Wire usb.\tx_j is used but has no driver.
Warning: Wire usb.\tx_en is used but has no driver.
Warning: Wire usb.\transaction_active is used but has no driver.
Warning: Wire usb.\success is used but has no driver.
Warning: Wire usb.\setup is used but has no driver.
Warning: Wire usb.\endpoint [3] is used but has no driver.
Warning: Wire usb.\endpoint [2] is used but has no driver.
Warning: Wire usb.\endpoint [1] is used but has no driver.
Warning: Wire usb.\endpoint [0] is used but has no driver.
Warning: Wire usb.\direction_in is used but has no driver.
Warning: Wire usb.\data_strobe is used but has no driver.
Warning: Wire usb.\data_out [7] is used but has no driver.
Warning: Wire usb.\data_out [6] is used but has no driver.
Warning: Wire usb.\data_out [5] is used but has no driver.
Warning: Wire usb.\data_out [4] is used but has no driver.
Warning: Wire usb.\data_out [3] is used but has no driver.
Warning: Wire usb.\data_out [2] is used but has no driver.
Warning: Wire usb.\data_out [1] is used but has no driver.
Warning: Wire usb.\data_out [0] is used but has no driver.
Found and reported 21 problems.

60. Printing statistics.

=== usb ===

   Number of wires:                859
   Number of wire bits:            883
   Number of public wires:         199
   Number of public wire bits:     223
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                860
     sky130_fd_sc_hd__a2111oi_2      1
     sky130_fd_sc_hd__a211o_2        9
     sky130_fd_sc_hd__a21bo_2        4
     sky130_fd_sc_hd__a21boi_2       2
     sky130_fd_sc_hd__a21o_2        11
     sky130_fd_sc_hd__a21oi_2       13
     sky130_fd_sc_hd__a221o_2        4
     sky130_fd_sc_hd__a22o_2        20
     sky130_fd_sc_hd__a2bb2o_2       4
     sky130_fd_sc_hd__a2bb2o_4       1
     sky130_fd_sc_hd__a311o_2        2
     sky130_fd_sc_hd__a31o_2        13
     sky130_fd_sc_hd__a32o_2         5
     sky130_fd_sc_hd__a41o_2         2
     sky130_fd_sc_hd__and2_2         9
     sky130_fd_sc_hd__and2b_2       10
     sky130_fd_sc_hd__and3_2         4
     sky130_fd_sc_hd__and3b_2        3
     sky130_fd_sc_hd__and4_2         3
     sky130_fd_sc_hd__and4b_2        3
     sky130_fd_sc_hd__and4bb_2       1
     sky130_fd_sc_hd__buf_1        173
     sky130_fd_sc_hd__buf_2          4
     sky130_fd_sc_hd__buf_6          1
     sky130_fd_sc_hd__dfrtp_2       90
     sky130_fd_sc_hd__dfstp_2       39
     sky130_fd_sc_hd__dfxtp_2       65
     sky130_fd_sc_hd__inv_2         20
     sky130_fd_sc_hd__mux2_2       112
     sky130_fd_sc_hd__nand2_2       29
     sky130_fd_sc_hd__nand3_2        3
     sky130_fd_sc_hd__nand4_2        1
     sky130_fd_sc_hd__nor2_2        22
     sky130_fd_sc_hd__nor3_2         6
     sky130_fd_sc_hd__nor3b_2        3
     sky130_fd_sc_hd__nor4_2         3
     sky130_fd_sc_hd__o2111a_2       1
     sky130_fd_sc_hd__o2111ai_2      1
     sky130_fd_sc_hd__o211a_2        1
     sky130_fd_sc_hd__o211ai_2       1
     sky130_fd_sc_hd__o21a_2        18
     sky130_fd_sc_hd__o21ai_2       11
     sky130_fd_sc_hd__o21ba_2        1
     sky130_fd_sc_hd__o21bai_2       2
     sky130_fd_sc_hd__o22a_2         7
     sky130_fd_sc_hd__o2bb2a_2       1
     sky130_fd_sc_hd__o311a_2        2
     sky130_fd_sc_hd__o31a_2         6
     sky130_fd_sc_hd__o31ai_2        3
     sky130_fd_sc_hd__o32a_2         1
     sky130_fd_sc_hd__o41ai_2        1
     sky130_fd_sc_hd__or2_2         25
     sky130_fd_sc_hd__or2_4          2
     sky130_fd_sc_hd__or2b_2         6
     sky130_fd_sc_hd__or3_2         17
     sky130_fd_sc_hd__or3_4          1
     sky130_fd_sc_hd__or3b_2         3
     sky130_fd_sc_hd__or3b_4         1
     sky130_fd_sc_hd__or4_2         14
     sky130_fd_sc_hd__or4_4          4
     sky130_fd_sc_hd__or4b_2         6
     sky130_fd_sc_hd__or4b_4         1
     sky130_fd_sc_hd__or4bb_2        3
     sky130_fd_sc_hd__xnor2_2       12
     sky130_fd_sc_hd__xor2_2        13

   Chip area for module '\usb': 10134.720000

61. Executing Verilog backend.

61.1. Executing BMUXMAP pass.

61.2. Executing DEMUXMAP pass.
Dumping module `\usb'.
[INFO]: USING STRATEGY AREA 0

62. Executing ABC pass (technology mapping using ABC).

62.1. Extracting gate netlist of module `\usb' to `/tmp/yosys-abc-ALqMnM/input.blif'..
Extracted 909 gates and 1125 wires to a netlist network with 214 inputs and 193 outputs.

62.1.1. Executing ABC.
Running ABC command: "/build/bin/yosys-abc" -s -f /tmp/yosys-abc-ALqMnM/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-ALqMnM/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-ALqMnM/input.blif 
ABC: + read_lib -w /openlane/designs/usb/runs/explore/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.08 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/openlane/designs/usb/runs/explore/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.11 sec
ABC: Memory =    7.77 MB. Time =     0.11 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /openlane/designs/usb/runs/explore/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /openlane/designs/usb/runs/explore/tmp/synthesis/synthesis.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + retime -D -D 15000 -M 5 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + amap -m -Q 0.1 -F 20 -A 20 -C 5000 
ABC: + retime -D -D 15000 
ABC: + &get -n 
ABC: + &st 
ABC: + &dch 
ABC: + &nf 
ABC: + &put 
ABC: + buffer -N 6 -S 750.0 
ABC: + upsize -D 15000 
ABC: Current delay (3010.17 ps) does not exceed the target delay (15000.00 ps). Upsizing is not performed.
ABC: + dnsize -D 15000 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =    622 ( 30.2 %)   Cap = 12.6 ff (  7.0 %)   Area =     4954.75 ( 69.8 %)   Delay =  3468.40 ps  (  2.3 %)               
ABC: Path  0 --     101 : 0    4 pi                       A =   0.00  Df =  41.2  -23.0 ps  S =  62.7 ps  Cin =  0.0 ff  Cout =  12.2 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --     549 : 4    4 sky130_fd_sc_hd__or4_2   A =   8.76  Df = 724.4 -537.4 ps  S = 136.9 ps  Cin =  1.5 ff  Cout =  12.2 ff  Cmax = 310.4 ff  G =  774  
ABC: Path  2 --     550 : 4    6 sky130_fd_sc_hd__or4_2   A =   8.76  Df =1357.5-1013.2 ps  S = 147.9 ps  Cin =  1.5 ff  Cout =  15.9 ff  Cmax = 310.4 ff  G = 1004  
ABC: Path  3 --     554 : 4    4 sky130_fd_sc_hd__or4_2   A =   8.76  Df =2111.5-1586.5 ps  S = 155.7 ps  Cin =  1.5 ff  Cout =  19.3 ff  Cmax = 310.4 ff  G = 1227  
ABC: Path  4 --     555 : 3    1 sky130_fd_sc_hd__or3_2   A =   7.51  Df =2542.7-1900.7 ps  S =  72.2 ps  Cin =  1.5 ff  Cout =   2.2 ff  Cmax = 310.4 ff  G =  138  
ABC: Path  5 --     556 : 1    4 sky130_fd_sc_hd__buf_1   A =   3.75  Df =2694.4-1868.7 ps  S = 203.7 ps  Cin =  2.1 ff  Cout =  16.6 ff  Cmax = 130.0 ff  G =  741  
ABC: Path  6 --     557 : 2    6 sky130_fd_sc_hd__nor2_2  A =   6.26  Df =3199.7-2196.3 ps  S = 631.1 ps  Cin =  4.4 ff  Cout =  58.8 ff  Cmax = 141.9 ff  G = 1303  
ABC: Path  7 --     804 : 3    1 sky130_fd_sc_hd__o21ai_2 A =   8.76  Df =3468.4-1442.5 ps  S = 398.9 ps  Cin =  4.5 ff  Cout =  33.4 ff  Cmax = 139.2 ff  G =  735  
ABC: Start-point = pi100 (\recv.reset_detect.cntr [0]).  End-point = po102 ($auto$rtlil.cc:2560:MuxGate$5267).
ABC: + print_stats -m 
ABC: netlist                       : i/o =  214/  193  lat =    0  nd =   622  edge =   1500  area =4954.55  delay = 8.00  lev = 8
ABC: + write_blif /tmp/yosys-abc-ALqMnM/output.blif 

62.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__a2111o_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__or2b_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__o2111a_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o22ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and4b_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a41oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and3b_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a41o_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__nor3_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o21bai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:       16
ABC RESULTS:   sky130_fd_sc_hd__a2111oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a221oi_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o32a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__o31a_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a221o_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__o221a_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:       12
ABC RESULTS:   sky130_fd_sc_hd__o2bb2a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o211ai_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__or4bb_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a31oi_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__or4_2 cells:       13
ABC RESULTS:   sky130_fd_sc_hd__nor4_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__and4bb_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__or3_2 cells:       16
ABC RESULTS:   sky130_fd_sc_hd__o21ba_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__or3b_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__nor3b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:       15
ABC RESULTS:   sky130_fd_sc_hd__or4b_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o211a_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__o21ai_2 cells:       19
ABC RESULTS:   sky130_fd_sc_hd__xnor2_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__xor2_2 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__a2bb2o_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__a311o_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a21boi_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__nand3_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:       27
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:       22
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:       20
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:       23
ABC RESULTS:   sky130_fd_sc_hd__a32o_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:       16
ABC RESULTS:   sky130_fd_sc_hd__a22o_2 cells:       12
ABC RESULTS:   sky130_fd_sc_hd__a211o_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__o22a_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__a21bo_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__mux2_2 cells:      109
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:      161
ABC RESULTS:        internal signals:      718
ABC RESULTS:           input signals:      214
ABC RESULTS:          output signals:      193
Removing temp directory.

63. Executing SETUNDEF pass (replace undef values with defined constants).

64. Executing HILOMAP pass (mapping to constant drivers).

65. Executing SPLITNETS pass (splitting up multi-bit signals).

66. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usb..
Removed 0 unused cells and 1163 unused wires.
<suppressed ~59 debug messages>

67. Executing INSBUF pass (insert buffer cells for connected wires).

68. Executing CHECK pass (checking for obvious problems).
Checking module usb...
Warning: Wire usb.\usb_rst is used but has no driver.
Warning: Wire usb.\tx_se0 is used but has no driver.
Warning: Wire usb.\tx_j is used but has no driver.
Warning: Wire usb.\tx_en is used but has no driver.
Warning: Wire usb.\transaction_active is used but has no driver.
Warning: Wire usb.\success is used but has no driver.
Warning: Wire usb.\setup is used but has no driver.
Warning: Wire usb.\endpoint [3] is used but has no driver.
Warning: Wire usb.\endpoint [2] is used but has no driver.
Warning: Wire usb.\endpoint [1] is used but has no driver.
Warning: Wire usb.\endpoint [0] is used but has no driver.
Warning: Wire usb.\direction_in is used but has no driver.
Warning: Wire usb.\data_strobe is used but has no driver.
Warning: Wire usb.\data_out [7] is used but has no driver.
Warning: Wire usb.\data_out [6] is used but has no driver.
Warning: Wire usb.\data_out [5] is used but has no driver.
Warning: Wire usb.\data_out [4] is used but has no driver.
Warning: Wire usb.\data_out [3] is used but has no driver.
Warning: Wire usb.\data_out [2] is used but has no driver.
Warning: Wire usb.\data_out [1] is used but has no driver.
Warning: Wire usb.\data_out [0] is used but has no driver.
Found and reported 21 problems.

69. Printing statistics.

=== usb ===

   Number of wires:                815
   Number of wire bits:            839
   Number of public wires:         199
   Number of public wire bits:     223
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                816
     sky130_fd_sc_hd__a2111o_2       2
     sky130_fd_sc_hd__a2111oi_2      1
     sky130_fd_sc_hd__a211o_2       10
     sky130_fd_sc_hd__a21bo_2        5
     sky130_fd_sc_hd__a21boi_2       2
     sky130_fd_sc_hd__a21o_2        16
     sky130_fd_sc_hd__a21oi_2       15
     sky130_fd_sc_hd__a221o_2        5
     sky130_fd_sc_hd__a221oi_2       2
     sky130_fd_sc_hd__a22o_2        12
     sky130_fd_sc_hd__a2bb2o_2       4
     sky130_fd_sc_hd__a311o_2        2
     sky130_fd_sc_hd__a31o_2         5
     sky130_fd_sc_hd__a31oi_2        3
     sky130_fd_sc_hd__a32o_2         3
     sky130_fd_sc_hd__a41o_2         3
     sky130_fd_sc_hd__a41oi_2        1
     sky130_fd_sc_hd__and2_2        12
     sky130_fd_sc_hd__and2b_2       16
     sky130_fd_sc_hd__and3_2         8
     sky130_fd_sc_hd__and3b_2        2
     sky130_fd_sc_hd__and4_2         2
     sky130_fd_sc_hd__and4b_2        2
     sky130_fd_sc_hd__and4bb_2       4
     sky130_fd_sc_hd__buf_1        161
     sky130_fd_sc_hd__dfrtp_2       90
     sky130_fd_sc_hd__dfstp_2       39
     sky130_fd_sc_hd__dfxtp_2       65
     sky130_fd_sc_hd__inv_2         27
     sky130_fd_sc_hd__mux2_2       109
     sky130_fd_sc_hd__nand2_2       22
     sky130_fd_sc_hd__nand3_2        1
     sky130_fd_sc_hd__nor2_2        23
     sky130_fd_sc_hd__nor3_2         2
     sky130_fd_sc_hd__nor3b_2        1
     sky130_fd_sc_hd__nor4_2         4
     sky130_fd_sc_hd__o2111a_2       2
     sky130_fd_sc_hd__o211a_2        4
     sky130_fd_sc_hd__o211ai_2       2
     sky130_fd_sc_hd__o21a_2        11
     sky130_fd_sc_hd__o21ai_2       19
     sky130_fd_sc_hd__o21ba_2        2
     sky130_fd_sc_hd__o21bai_2       1
     sky130_fd_sc_hd__o221a_2        3
     sky130_fd_sc_hd__o22a_2         4
     sky130_fd_sc_hd__o22ai_2        1
     sky130_fd_sc_hd__o2bb2a_2       1
     sky130_fd_sc_hd__o31a_2         2
     sky130_fd_sc_hd__o32a_2         1
     sky130_fd_sc_hd__or2_2         20
     sky130_fd_sc_hd__or2b_2         4
     sky130_fd_sc_hd__or3_2         16
     sky130_fd_sc_hd__or3b_2         5
     sky130_fd_sc_hd__or4_2         13
     sky130_fd_sc_hd__or4b_2         2
     sky130_fd_sc_hd__or4bb_2        2
     sky130_fd_sc_hd__xnor2_2        9
     sky130_fd_sc_hd__xor2_2        11

   Chip area for module '\usb': 9726.828800

70. Executing Verilog backend.

70.1. Executing BMUXMAP pass.

70.2. Executing DEMUXMAP pass.
Dumping module `\usb'.
[INFO]: USING STRATEGY AREA 1

71. Executing ABC pass (technology mapping using ABC).

71.1. Extracting gate netlist of module `\usb' to `/tmp/yosys-abc-cNUJbP/input.blif'..
Extracted 909 gates and 1125 wires to a netlist network with 214 inputs and 193 outputs.

71.1.1. Executing ABC.
Running ABC command: "/build/bin/yosys-abc" -s -f /tmp/yosys-abc-cNUJbP/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-cNUJbP/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-cNUJbP/input.blif 
ABC: + read_lib -w /openlane/designs/usb/runs/explore/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.07 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/openlane/designs/usb/runs/explore/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.11 sec
ABC: Memory =    7.77 MB. Time =     0.11 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /openlane/designs/usb/runs/explore/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /openlane/designs/usb/runs/explore/tmp/synthesis/synthesis.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + retime -D -D 15000 -M 5 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + amap -m -Q 0.1 -F 20 -A 20 -C 5000 
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + amap -m -Q 0.1 -F 20 -A 20 -C 5000 
ABC: + retime -D -D 15000 
ABC: + &get -n 
ABC: + &st 
ABC: + &dch 
ABC: + &nf 
ABC: + &put 
ABC: + buffer -N 6 -S 750.0 
ABC: + upsize -D 15000 
ABC: Current delay (2791.39 ps) does not exceed the target delay (15000.00 ps). Upsizing is not performed.
ABC: + dnsize -D 15000 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =    645 ( 29.9 %)   Cap = 12.4 ff (  6.9 %)   Area =     5059.85 ( 70.1 %)   Delay =  3242.05 ps  (  1.4 %)               
ABC: Path  0 --     101 : 0    4 pi                       A =   0.00  Df =  41.2  -23.0 ps  S =  62.7 ps  Cin =  0.0 ff  Cout =  12.2 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --     548 : 4    5 sky130_fd_sc_hd__or4_2   A =   8.76  Df = 744.5 -541.0 ps  S = 150.1 ps  Cin =  1.5 ff  Cout =  17.0 ff  Cmax = 310.4 ff  G = 1068  
ABC: Path  2 --     549 : 4    3 sky130_fd_sc_hd__or4_2   A =   8.76  Df =1325.0 -992.5 ps  S = 111.2 ps  Cin =  1.5 ff  Cout =   5.6 ff  Cmax = 310.4 ff  G =  355  
ABC: Path  3 --     553 : 4    2 sky130_fd_sc_hd__or4_2   A =   8.76  Df =2003.5-1552.1 ps  S = 115.4 ps  Cin =  1.5 ff  Cout =   6.9 ff  Cmax = 310.4 ff  G =  431  
ABC: Path  4 --     554 : 1    6 sky130_fd_sc_hd__buf_1   A =   3.75  Df =2210.4-1495.2 ps  S = 307.8 ps  Cin =  2.1 ff  Cout =  25.7 ff  Cmax = 130.0 ff  G = 1160  
ABC: Path  5 --     556 : 3    5 sky130_fd_sc_hd__nor3_2  A =  10.01  Df =2946.5-2019.5 ps  S = 880.5 ps  Cin =  4.4 ff  Cout =  53.7 ff  Cmax =  92.5 ff  G = 1207  
ABC: Path  6 --     818 : 3    1 sky130_fd_sc_hd__o21ai_2 A =   8.76  Df =3242.1-1108.2 ps  S = 399.0 ps  Cin =  4.5 ff  Cout =  33.4 ff  Cmax = 139.2 ff  G =  735  
ABC: Start-point = pi100 (\recv.reset_detect.cntr [0]).  End-point = po102 ($auto$rtlil.cc:2560:MuxGate$5267).
ABC: + print_stats -m 
ABC: netlist                       : i/o =  214/  193  lat =    0  nd =   645  edge =   1554  area =5059.72  delay = 7.00  lev = 7
ABC: + write_blif /tmp/yosys-abc-cNUJbP/output.blif 

71.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__or4b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor4_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a41oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or4bb_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a41o_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o32ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor3_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__or2b_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__nand3b_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o2111a_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o221a_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__a32o_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__nand4_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a211oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o2bb2a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a221o_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__o41a_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o32a_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o211a_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o31ai_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:       12
ABC RESULTS:   sky130_fd_sc_hd__a21boi_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o21ba_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__o211ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and4bb_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__or4_2 cells:       19
ABC RESULTS:   sky130_fd_sc_hd__o31a_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__xor2_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__and3b_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__or3b_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__o311a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a2111o_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:       13
ABC RESULTS:   sky130_fd_sc_hd__or3_2 cells:       12
ABC RESULTS:   sky130_fd_sc_hd__xnor2_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__o21ai_2 cells:       12
ABC RESULTS:   sky130_fd_sc_hd__a211o_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__a2bb2o_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__a311o_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nand3_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:       26
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:       26
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:       34
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__a22o_2 cells:       15
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:       23
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:       30
ABC RESULTS:   sky130_fd_sc_hd__o21bai_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__o22a_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__a21bo_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__mux2_2 cells:      105
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:      163
ABC RESULTS:        internal signals:      718
ABC RESULTS:           input signals:      214
ABC RESULTS:          output signals:      193
Removing temp directory.

72. Executing SETUNDEF pass (replace undef values with defined constants).

73. Executing HILOMAP pass (mapping to constant drivers).

74. Executing SPLITNETS pass (splitting up multi-bit signals).

75. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usb..
Removed 0 unused cells and 1163 unused wires.
<suppressed ~59 debug messages>

76. Executing INSBUF pass (insert buffer cells for connected wires).

77. Executing CHECK pass (checking for obvious problems).
Checking module usb...
Warning: Wire usb.\usb_rst is used but has no driver.
Warning: Wire usb.\tx_se0 is used but has no driver.
Warning: Wire usb.\tx_j is used but has no driver.
Warning: Wire usb.\tx_en is used but has no driver.
Warning: Wire usb.\transaction_active is used but has no driver.
Warning: Wire usb.\success is used but has no driver.
Warning: Wire usb.\setup is used but has no driver.
Warning: Wire usb.\endpoint [3] is used but has no driver.
Warning: Wire usb.\endpoint [2] is used but has no driver.
Warning: Wire usb.\endpoint [1] is used but has no driver.
Warning: Wire usb.\endpoint [0] is used but has no driver.
Warning: Wire usb.\direction_in is used but has no driver.
Warning: Wire usb.\data_strobe is used but has no driver.
Warning: Wire usb.\data_out [7] is used but has no driver.
Warning: Wire usb.\data_out [6] is used but has no driver.
Warning: Wire usb.\data_out [5] is used but has no driver.
Warning: Wire usb.\data_out [4] is used but has no driver.
Warning: Wire usb.\data_out [3] is used but has no driver.
Warning: Wire usb.\data_out [2] is used but has no driver.
Warning: Wire usb.\data_out [1] is used but has no driver.
Warning: Wire usb.\data_out [0] is used but has no driver.
Found and reported 21 problems.

78. Printing statistics.

=== usb ===

   Number of wires:                838
   Number of wire bits:            862
   Number of public wires:         199
   Number of public wire bits:     223
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                839
     sky130_fd_sc_hd__a2111o_2       4
     sky130_fd_sc_hd__a211o_2        7
     sky130_fd_sc_hd__a211oi_2       1
     sky130_fd_sc_hd__a21bo_2        6
     sky130_fd_sc_hd__a21boi_2       2
     sky130_fd_sc_hd__a21o_2        23
     sky130_fd_sc_hd__a21oi_2       13
     sky130_fd_sc_hd__a221o_2        5
     sky130_fd_sc_hd__a22o_2        15
     sky130_fd_sc_hd__a2bb2o_2       5
     sky130_fd_sc_hd__a311o_2        2
     sky130_fd_sc_hd__a31o_2         6
     sky130_fd_sc_hd__a32o_2         4
     sky130_fd_sc_hd__a41o_2         2
     sky130_fd_sc_hd__a41oi_2        1
     sky130_fd_sc_hd__and2_2        12
     sky130_fd_sc_hd__and2b_2        8
     sky130_fd_sc_hd__and3_2        10
     sky130_fd_sc_hd__and3b_2        4
     sky130_fd_sc_hd__and4_2         2
     sky130_fd_sc_hd__and4bb_2       2
     sky130_fd_sc_hd__buf_1        163
     sky130_fd_sc_hd__dfrtp_2       90
     sky130_fd_sc_hd__dfstp_2       39
     sky130_fd_sc_hd__dfxtp_2       65
     sky130_fd_sc_hd__inv_2         30
     sky130_fd_sc_hd__mux2_2       105
     sky130_fd_sc_hd__nand2_2       26
     sky130_fd_sc_hd__nand3_2        4
     sky130_fd_sc_hd__nand3b_2       2
     sky130_fd_sc_hd__nand4_2        1
     sky130_fd_sc_hd__nor2_2        34
     sky130_fd_sc_hd__nor3_2         3
     sky130_fd_sc_hd__nor4_2         1
     sky130_fd_sc_hd__o2111a_2       2
     sky130_fd_sc_hd__o211a_2        3
     sky130_fd_sc_hd__o211ai_2       1
     sky130_fd_sc_hd__o21a_2         6
     sky130_fd_sc_hd__o21ai_2       12
     sky130_fd_sc_hd__o21ba_2        3
     sky130_fd_sc_hd__o21bai_2       4
     sky130_fd_sc_hd__o221a_2        2
     sky130_fd_sc_hd__o22a_2         5
     sky130_fd_sc_hd__o2bb2a_2       1
     sky130_fd_sc_hd__o311a_2        1
     sky130_fd_sc_hd__o31a_2         3
     sky130_fd_sc_hd__o31ai_2        4
     sky130_fd_sc_hd__o32a_2         2
     sky130_fd_sc_hd__o32ai_2        1
     sky130_fd_sc_hd__o41a_2         2
     sky130_fd_sc_hd__or2_2         26
     sky130_fd_sc_hd__or2b_2         5
     sky130_fd_sc_hd__or3_2         12
     sky130_fd_sc_hd__or3b_2         8
     sky130_fd_sc_hd__or4_2         19
     sky130_fd_sc_hd__or4b_2         1
     sky130_fd_sc_hd__or4bb_2        1
     sky130_fd_sc_hd__xnor2_2       10
     sky130_fd_sc_hd__xor2_2         8

   Chip area for module '\usb': 9831.929600

79. Executing Verilog backend.

79.1. Executing BMUXMAP pass.

79.2. Executing DEMUXMAP pass.
Dumping module `\usb'.
[INFO]: USING STRATEGY AREA 2

80. Executing ABC pass (technology mapping using ABC).

80.1. Extracting gate netlist of module `\usb' to `/tmp/yosys-abc-aZU4VY/input.blif'..
Extracted 909 gates and 1125 wires to a netlist network with 214 inputs and 193 outputs.

80.1.1. Executing ABC.
Running ABC command: "/build/bin/yosys-abc" -s -f /tmp/yosys-abc-aZU4VY/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-aZU4VY/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-aZU4VY/input.blif 
ABC: + read_lib -w /openlane/designs/usb/runs/explore/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.07 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/openlane/designs/usb/runs/explore/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.11 sec
ABC: Memory =    7.77 MB. Time =     0.11 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /openlane/designs/usb/runs/explore/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /openlane/designs/usb/runs/explore/tmp/synthesis/synthesis.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + refactor 
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + retime -D -D 15000 -M 5 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + fraig_store 
ABC: Warning: The choice nodes in the original AIG are removed by strashing.
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + amap -m -Q 0.1 -F 20 -A 20 -C 5000 
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + amap -m -Q 0.1 -F 20 -A 20 -C 5000 
ABC: + retime -D -D 15000 
ABC: + &get -n 
ABC: + &st 
ABC: + &dch 
ABC: + &nf 
ABC: + &put 
ABC: + buffer -N 6 -S 750.0 
ABC: + upsize -D 15000 
ABC: Current delay (3203.34 ps) does not exceed the target delay (15000.00 ps). Upsizing is not performed.
ABC: + dnsize -D 15000 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =    637 ( 29.7 %)   Cap = 12.4 ff (  7.0 %)   Area =     5039.83 ( 70.2 %)   Delay =  3538.77 ps  (  2.5 %)               
ABC: Path  0 --     101 : 0    4 pi                       A =   0.00  Df =  41.2  -23.0 ps  S =  62.7 ps  Cin =  0.0 ff  Cout =  12.2 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --     532 : 4    4 sky130_fd_sc_hd__or4_2   A =   8.76  Df = 724.4 -537.4 ps  S = 136.9 ps  Cin =  1.5 ff  Cout =  12.2 ff  Cmax = 310.4 ff  G =  774  
ABC: Path  2 --     533 : 4    2 sky130_fd_sc_hd__or4_2   A =   8.76  Df =1286.8 -986.6 ps  S = 102.9 ps  Cin =  1.5 ff  Cout =   3.8 ff  Cmax = 310.4 ff  G =  240  
ABC: Path  3 --     535 : 4    6 sky130_fd_sc_hd__or4_2   A =   8.76  Df =1980.3-1532.2 ps  S = 149.1 ps  Cin =  1.5 ff  Cout =  16.6 ff  Cmax = 310.4 ff  G = 1042  
ABC: Path  4 --     537 : 4    1 sky130_fd_sc_hd__or4_2   A =   8.76  Df =2602.7-2037.9 ps  S =  94.5 ps  Cin =  1.5 ff  Cout =   2.2 ff  Cmax = 310.4 ff  G =  140  
ABC: Path  5 --     538 : 1    4 sky130_fd_sc_hd__buf_1   A =   3.75  Df =2764.6-2015.6 ps  S = 204.1 ps  Cin =  2.1 ff  Cout =  16.7 ff  Cmax = 130.0 ff  G =  744  
ABC: Path  6 --     539 : 2    6 sky130_fd_sc_hd__nor2_2  A =   6.26  Df =3270.0-2343.3 ps  S = 631.1 ps  Cin =  4.4 ff  Cout =  58.8 ff  Cmax = 141.9 ff  G = 1303  
ABC: Path  7 --     815 : 3    1 sky130_fd_sc_hd__o21ai_2 A =   8.76  Df =3538.8-1430.0 ps  S = 398.9 ps  Cin =  4.5 ff  Cout =  33.4 ff  Cmax = 139.2 ff  G =  735  
ABC: Start-point = pi100 (\recv.reset_detect.cntr [0]).  End-point = po102 ($auto$rtlil.cc:2560:MuxGate$5267).
ABC: + print_stats -m 
ABC: netlist                       : i/o =  214/  193  lat =    0  nd =   637  edge =   1543  area =5039.72  delay = 8.00  lev = 8
ABC: + write_blif /tmp/yosys-abc-aZU4VY/output.blif 

80.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__a2111oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor2b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or2b_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a22oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor4_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a311o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a41oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or4bb_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o2111a_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a41o_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__nand3b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a21boi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and4b_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nor3_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a31oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__a211oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__o221a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o2bb2a_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o31ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or3_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:       12
ABC RESULTS:   sky130_fd_sc_hd__o31a_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__and4bb_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or4b_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__or4_2 cells:       21
ABC RESULTS:   sky130_fd_sc_hd__xor2_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__and3b_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__a2bb2o_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__or3b_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__o21bai_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__o311a_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o21ba_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__xnor2_2 cells:       20
ABC RESULTS:   sky130_fd_sc_hd__o211a_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__a221o_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__o21ai_2 cells:       20
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:       15
ABC RESULTS:   sky130_fd_sc_hd__nand3_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:       27
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:       27
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:       12
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:       27
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:       22
ABC RESULTS:   sky130_fd_sc_hd__a32o_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:       17
ABC RESULTS:   sky130_fd_sc_hd__a22o_2 cells:       16
ABC RESULTS:   sky130_fd_sc_hd__a211o_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__o22a_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a21bo_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__mux2_2 cells:      103
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:      162
ABC RESULTS:        internal signals:      718
ABC RESULTS:           input signals:      214
ABC RESULTS:          output signals:      193
Removing temp directory.

81. Executing SETUNDEF pass (replace undef values with defined constants).

82. Executing HILOMAP pass (mapping to constant drivers).

83. Executing SPLITNETS pass (splitting up multi-bit signals).

84. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usb..
Removed 0 unused cells and 1163 unused wires.
<suppressed ~59 debug messages>

85. Executing INSBUF pass (insert buffer cells for connected wires).

86. Executing CHECK pass (checking for obvious problems).
Checking module usb...
Warning: Wire usb.\usb_rst is used but has no driver.
Warning: Wire usb.\tx_se0 is used but has no driver.
Warning: Wire usb.\tx_j is used but has no driver.
Warning: Wire usb.\tx_en is used but has no driver.
Warning: Wire usb.\transaction_active is used but has no driver.
Warning: Wire usb.\success is used but has no driver.
Warning: Wire usb.\setup is used but has no driver.
Warning: Wire usb.\endpoint [3] is used but has no driver.
Warning: Wire usb.\endpoint [2] is used but has no driver.
Warning: Wire usb.\endpoint [1] is used but has no driver.
Warning: Wire usb.\endpoint [0] is used but has no driver.
Warning: Wire usb.\direction_in is used but has no driver.
Warning: Wire usb.\data_strobe is used but has no driver.
Warning: Wire usb.\data_out [7] is used but has no driver.
Warning: Wire usb.\data_out [6] is used but has no driver.
Warning: Wire usb.\data_out [5] is used but has no driver.
Warning: Wire usb.\data_out [4] is used but has no driver.
Warning: Wire usb.\data_out [3] is used but has no driver.
Warning: Wire usb.\data_out [2] is used but has no driver.
Warning: Wire usb.\data_out [1] is used but has no driver.
Warning: Wire usb.\data_out [0] is used but has no driver.
Found and reported 21 problems.

87. Printing statistics.

=== usb ===

   Number of wires:                830
   Number of wire bits:            854
   Number of public wires:         199
   Number of public wire bits:     223
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                831
     sky130_fd_sc_hd__a2111oi_2      1
     sky130_fd_sc_hd__a211o_2        9
     sky130_fd_sc_hd__a211oi_2       1
     sky130_fd_sc_hd__a21bo_2        4
     sky130_fd_sc_hd__a21boi_2       1
     sky130_fd_sc_hd__a21o_2        17
     sky130_fd_sc_hd__a21oi_2       15
     sky130_fd_sc_hd__a221o_2        4
     sky130_fd_sc_hd__a22o_2        16
     sky130_fd_sc_hd__a22oi_2        1
     sky130_fd_sc_hd__a2bb2o_2       7
     sky130_fd_sc_hd__a311o_2        1
     sky130_fd_sc_hd__a31o_2         7
     sky130_fd_sc_hd__a31oi_2        1
     sky130_fd_sc_hd__a32o_2         5
     sky130_fd_sc_hd__a41o_2         3
     sky130_fd_sc_hd__a41oi_2        1
     sky130_fd_sc_hd__and2_2        12
     sky130_fd_sc_hd__and2b_2       10
     sky130_fd_sc_hd__and3_2        12
     sky130_fd_sc_hd__and3b_2        4
     sky130_fd_sc_hd__and4_2        10
     sky130_fd_sc_hd__and4b_2        2
     sky130_fd_sc_hd__and4bb_2       1
     sky130_fd_sc_hd__buf_1        162
     sky130_fd_sc_hd__dfrtp_2       90
     sky130_fd_sc_hd__dfstp_2       39
     sky130_fd_sc_hd__dfxtp_2       65
     sky130_fd_sc_hd__inv_2         27
     sky130_fd_sc_hd__mux2_2       103
     sky130_fd_sc_hd__nand2_2       27
     sky130_fd_sc_hd__nand3_2        1
     sky130_fd_sc_hd__nand3b_2       1
     sky130_fd_sc_hd__nor2_2        27
     sky130_fd_sc_hd__nor2b_2        1
     sky130_fd_sc_hd__nor3_2         2
     sky130_fd_sc_hd__nor4_2         1
     sky130_fd_sc_hd__o2111a_2       2
     sky130_fd_sc_hd__o211a_2        6
     sky130_fd_sc_hd__o21a_2         7
     sky130_fd_sc_hd__o21ai_2       20
     sky130_fd_sc_hd__o21ba_2        4
     sky130_fd_sc_hd__o21bai_2       3
     sky130_fd_sc_hd__o221a_2        1
     sky130_fd_sc_hd__o22a_2         3
     sky130_fd_sc_hd__o2bb2a_2       3
     sky130_fd_sc_hd__o311a_2        2
     sky130_fd_sc_hd__o31a_2         2
     sky130_fd_sc_hd__o31ai_2        1
     sky130_fd_sc_hd__or2_2         22
     sky130_fd_sc_hd__or2b_2         3
     sky130_fd_sc_hd__or3_2         10
     sky130_fd_sc_hd__or3b_2         4
     sky130_fd_sc_hd__or4_2         21
     sky130_fd_sc_hd__or4b_2         2
     sky130_fd_sc_hd__or4bb_2        1
     sky130_fd_sc_hd__xnor2_2       20
     sky130_fd_sc_hd__xor2_2         3

   Chip area for module '\usb': 9811.910400

88. Executing Verilog backend.

88.1. Executing BMUXMAP pass.

88.2. Executing DEMUXMAP pass.
Dumping module `\usb'.
[INFO]: USING STRATEGY AREA 3

89. Executing ABC pass (technology mapping using ABC).

89.1. Extracting gate netlist of module `\usb' to `/tmp/yosys-abc-g082Cj/input.blif'..
Extracted 909 gates and 1125 wires to a netlist network with 214 inputs and 193 outputs.

89.1.1. Executing ABC.
Running ABC command: "/build/bin/yosys-abc" -s -f /tmp/yosys-abc-g082Cj/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-g082Cj/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-g082Cj/input.blif 
ABC: + read_lib -w /openlane/designs/usb/runs/explore/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.08 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/openlane/designs/usb/runs/explore/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.12 sec
ABC: Memory =    7.77 MB. Time =     0.12 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /openlane/designs/usb/runs/explore/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /openlane/designs/usb/runs/explore/tmp/synthesis/synthesis.sdc 
ABC: + strash 
ABC: + dch 
ABC: + map -B 0.9 
ABC: The cell delays are multiplied by the factor: <num_fanins> ^ (0.90).
ABC: + topo 
ABC: + stime -c 
ABC: WireLoad = "Small"  Gates =    819 ( 15.9 %)   Cap = 13.7 ff (  2.0 %)   Area =     6015.77 ( 84.1 %)   Delay =  3553.20 ps  (  2.7 %)               
ABC: + buffer -c -N 6 
ABC: + upsize -c 
ABC: + dnsize -c 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =    933 ( 26.2 %)   Cap = 12.8 ff (  7.2 %)   Area =     7080.54 ( 73.2 %)   Delay =  1110.40 ps  ( 20.2 %)               
ABC: Path  0 --      92 : 0    5 pi                       A =   0.00  Df =  90.0  -49.4 ps  S = 132.7 ps  Cin =  0.0 ff  Cout =  27.9 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --     569 : 1    3 sky130_fd_sc_hd__inv_4   A =   6.26  Df = 141.1  -36.1 ps  S =  46.4 ps  Cin =  9.0 ff  Cout =  13.2 ff  Cmax = 563.1 ff  G =  142  
ABC: Path  2 --     572 : 1    6 sky130_fd_sc_hd__buf_8   A =  15.01  Df = 272.6  -48.5 ps  S =  70.9 ps  Cin =  7.0 ff  Cout =  36.5 ff  Cmax =5000.0 ff  G =  504  
ABC: Path  3 --     573 : 1    6 sky130_fd_sc_hd__buf_12  A =  20.02  Df = 401.5  -60.8 ps  S =  51.5 ps  Cin =  9.2 ff  Cout =  31.3 ff  Cmax =5000.0 ff  G =  331  
ABC: Path  4 --     605 : 3    1 sky130_fd_sc_hd__o21ai_2 A =   8.76  Df = 451.7  -61.3 ps  S = 103.2 ps  Cin =  4.5 ff  Cout =   4.6 ff  Cmax = 139.2 ff  G =   96  
ABC: Path  5 --     609 : 2    1 sky130_fd_sc_hd__nor2_2  A =   6.26  Df = 503.7  -11.2 ps  S =  80.0 ps  Cin =  4.4 ff  Cout =   4.6 ff  Cmax = 141.9 ff  G =  100  
ABC: Path  6 --     612 : 2    1 sky130_fd_sc_hd__nand2_2 A =   6.26  Df = 552.6  -10.0 ps  S =  45.0 ps  Cin =  4.4 ff  Cout =   4.6 ff  Cmax = 295.7 ff  G =   99  
ABC: Path  7 --     623 : 2    1 sky130_fd_sc_hd__nor2_2  A =   6.26  Df = 642.7  -31.1 ps  S =  78.7 ps  Cin =  4.4 ff  Cout =   4.4 ff  Cmax = 141.9 ff  G =   98  
ABC: Path  8 --     624 : 3    2 sky130_fd_sc_hd__nand3_2 A =  10.01  Df = 713.6  -47.8 ps  S =  63.2 ps  Cin =  4.4 ff  Cout =   6.7 ff  Cmax = 260.0 ff  G =  143  
ABC: Path  9 --    1097 : 1    6 sky130_fd_sc_hd__buf_6   A =  11.26  Df = 862.8  -49.8 ps  S =  99.8 ps  Cin =  4.6 ff  Cout =  45.5 ff  Cmax = 785.5 ff  G =  926  
ABC: Path 10 --    1132 : 2    2 sky130_fd_sc_hd__nand2_2 A =   6.26  Df = 943.7  -22.8 ps  S =  67.0 ps  Cin =  4.4 ff  Cout =   9.1 ff  Cmax = 295.7 ff  G =  200  
ABC: Path 11 --    1139 : 2    1 sky130_fd_sc_hd__nand2_2 A =   6.26  Df =1003.3  -10.9 ps  S =  65.4 ps  Cin =  4.4 ff  Cout =   8.8 ff  Cmax = 295.7 ff  G =  192  
ABC: Path 12 --    1141 : 2    1 sky130_fd_sc_hd__nand2_4 A =  11.26  Df =1110.4  -31.1 ps  S = 116.6 ps  Cin =  8.7 ff  Cout =  33.4 ff  Cmax = 530.1 ff  G =  385  
ABC: Start-point = pi91 (\recv.sm.clear_shift).  End-point = po126 ($auto$rtlil.cc:2560:MuxGate$5315).
ABC: + print_stats -m 
ABC: netlist                       : i/o =  214/  193  lat =    0  nd =   933  edge =   1946  area =7081.37  delay =843.76  lev = 13
ABC: + write_blif /tmp/yosys-abc-g082Cj/output.blif 

89.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__inv_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__buf_8 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__buf_12 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and2_4 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o2bb2ai_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o22ai_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nor2_8 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__o2bb2a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o211a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or2b_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nand3_4 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a2bb2o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__mux2_1 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__o21bai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__xor2_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__a31oi_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__or2_4 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__and4_4 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__nand3b_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__a21oi_4 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o211ai_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__nand2b_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o211ai_4 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__buf_4 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__and3b_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nor3_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__o31a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor2b_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:       13
ABC RESULTS:   sky130_fd_sc_hd__buf_6 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__nand2_4 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__a211o_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__or3_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__nand3_2 cells:       59
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:       74
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__buf_2 cells:       69
ABC RESULTS:   sky130_fd_sc_hd__xnor2_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__nor2_4 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__o2bb2ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:      129
ABC RESULTS:   sky130_fd_sc_hd__o221ai_4 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a22o_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__o22a_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o21ai_4 cells:       24
ABC RESULTS:   sky130_fd_sc_hd__a32oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__o21ai_2 cells:       41
ABC RESULTS:   sky130_fd_sc_hd__o21ba_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__mux2_2 cells:       51
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:       30
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:      257
ABC RESULTS:        internal signals:      718
ABC RESULTS:           input signals:      214
ABC RESULTS:          output signals:      193
Removing temp directory.

90. Executing SETUNDEF pass (replace undef values with defined constants).

91. Executing HILOMAP pass (mapping to constant drivers).

92. Executing SPLITNETS pass (splitting up multi-bit signals).

93. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usb..
Removed 0 unused cells and 1163 unused wires.
<suppressed ~59 debug messages>

94. Executing INSBUF pass (insert buffer cells for connected wires).

95. Executing CHECK pass (checking for obvious problems).
Checking module usb...
Warning: Wire usb.\usb_rst is used but has no driver.
Warning: Wire usb.\tx_se0 is used but has no driver.
Warning: Wire usb.\tx_j is used but has no driver.
Warning: Wire usb.\tx_en is used but has no driver.
Warning: Wire usb.\transaction_active is used but has no driver.
Warning: Wire usb.\success is used but has no driver.
Warning: Wire usb.\setup is used but has no driver.
Warning: Wire usb.\endpoint [3] is used but has no driver.
Warning: Wire usb.\endpoint [2] is used but has no driver.
Warning: Wire usb.\endpoint [1] is used but has no driver.
Warning: Wire usb.\endpoint [0] is used but has no driver.
Warning: Wire usb.\direction_in is used but has no driver.
Warning: Wire usb.\data_strobe is used but has no driver.
Warning: Wire usb.\data_out [7] is used but has no driver.
Warning: Wire usb.\data_out [6] is used but has no driver.
Warning: Wire usb.\data_out [5] is used but has no driver.
Warning: Wire usb.\data_out [4] is used but has no driver.
Warning: Wire usb.\data_out [3] is used but has no driver.
Warning: Wire usb.\data_out [2] is used but has no driver.
Warning: Wire usb.\data_out [1] is used but has no driver.
Warning: Wire usb.\data_out [0] is used but has no driver.
Found and reported 21 problems.

96. Printing statistics.

=== usb ===

   Number of wires:               1126
   Number of wire bits:           1150
   Number of public wires:         199
   Number of public wire bits:     223
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1127
     sky130_fd_sc_hd__a211o_2        2
     sky130_fd_sc_hd__a21o_2        10
     sky130_fd_sc_hd__a21oi_2       10
     sky130_fd_sc_hd__a21oi_4        3
     sky130_fd_sc_hd__a22o_2         6
     sky130_fd_sc_hd__a2bb2o_2       1
     sky130_fd_sc_hd__a31o_2         2
     sky130_fd_sc_hd__a31oi_2        2
     sky130_fd_sc_hd__a32oi_2        1
     sky130_fd_sc_hd__and2_2        13
     sky130_fd_sc_hd__and2_4         2
     sky130_fd_sc_hd__and2b_2        4
     sky130_fd_sc_hd__and3_2        11
     sky130_fd_sc_hd__and3b_2        2
     sky130_fd_sc_hd__and4_2         1
     sky130_fd_sc_hd__and4_4         3
     sky130_fd_sc_hd__buf_1         30
     sky130_fd_sc_hd__buf_12         1
     sky130_fd_sc_hd__buf_2         69
     sky130_fd_sc_hd__buf_4          5
     sky130_fd_sc_hd__buf_6          8
     sky130_fd_sc_hd__buf_8          1
     sky130_fd_sc_hd__dfrtp_2       90
     sky130_fd_sc_hd__dfstp_2       39
     sky130_fd_sc_hd__dfxtp_2       65
     sky130_fd_sc_hd__inv_2        129
     sky130_fd_sc_hd__inv_4          1
     sky130_fd_sc_hd__mux2_1         4
     sky130_fd_sc_hd__mux2_2        51
     sky130_fd_sc_hd__nand2_2      257
     sky130_fd_sc_hd__nand2_4       10
     sky130_fd_sc_hd__nand2b_2       3
     sky130_fd_sc_hd__nand3_2       59
     sky130_fd_sc_hd__nand3_4        3
     sky130_fd_sc_hd__nand3b_2       8
     sky130_fd_sc_hd__nor2_2        74
     sky130_fd_sc_hd__nor2_4         9
     sky130_fd_sc_hd__nor2_8         4
     sky130_fd_sc_hd__nor2b_2        2
     sky130_fd_sc_hd__nor3_2         7
     sky130_fd_sc_hd__o211a_2        1
     sky130_fd_sc_hd__o211ai_2       4
     sky130_fd_sc_hd__o211ai_4       2
     sky130_fd_sc_hd__o21a_2        10
     sky130_fd_sc_hd__o21ai_2       41
     sky130_fd_sc_hd__o21ai_4       24
     sky130_fd_sc_hd__o21ba_2        1
     sky130_fd_sc_hd__o21bai_2       1
     sky130_fd_sc_hd__o221ai_4       2
     sky130_fd_sc_hd__o22a_2         3
     sky130_fd_sc_hd__o22ai_2        2
     sky130_fd_sc_hd__o2bb2a_2       1
     sky130_fd_sc_hd__o2bb2ai_2      1
     sky130_fd_sc_hd__o2bb2ai_4      1
     sky130_fd_sc_hd__o31a_2         1
     sky130_fd_sc_hd__or2_2          8
     sky130_fd_sc_hd__or2_4          3
     sky130_fd_sc_hd__or2b_2         2
     sky130_fd_sc_hd__or3_2          4
     sky130_fd_sc_hd__xnor2_2        9
     sky130_fd_sc_hd__xor2_2         4

   Chip area for module '\usb': 11852.617600

97. Executing Verilog backend.

97.1. Executing BMUXMAP pass.

97.2. Executing DEMUXMAP pass.
Dumping module `\usb'.

Warnings: 256 unique messages, 948 total
End of script. Logfile hash: 7045a38b36, CPU: user 9.26s system 0.09s, MEM: 32.64 MB peak
Yosys 0.20+70 (git sha1 6e907acf86d, gcc 8.3.1 -fPIC -Os)
Time spent: 58% 10x abc (12 sec), 16% 18x write_verilog (3 sec), ...
