Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jun  1 19:48:47 2023
| Host         : yutong-virtual-machine running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file soc_wrapper_timing_summary_routed.rpt -pb soc_wrapper_timing_summary_routed.pb -rpx soc_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : soc_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.072        0.000                      0                80681        0.052        0.000                      0                80501        9.500        0.000                       0                 27941  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)         Period(ns)      Frequency(MHz)
-----              ------------         ----------      --------------
clk_fpga_0         {0.000 11.000}       22.000          45.455          
  sclk             {0.000 22.000}       44.000          22.727          
clk_fpga_1         {0.000 500.000}      1000.000        1.000           
riscv_jtag_tck     {0.000 50.000}       100.000         10.000          
riscv_rmii_refclk  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0               0.251        0.000                      0                58964        0.052        0.000                      0                58899        9.750        0.000                       0                 27014  
  sclk                  11.668        0.000                      0                    1        9.668        0.000                      0                    1                                                                          
clk_fpga_1             971.601        0.000                      0                   65        0.179        0.000                      0                   65      499.500        0.000                       0                    67  
riscv_jtag_tck          21.344        0.000                      0                 1434        0.130        0.000                      0                 1319       48.750        0.000                       0                   614  
riscv_rmii_refclk        5.557        0.000                      0                  352        0.119        0.000                      0                  352        9.500        0.000                       0                   246  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sclk          clk_fpga_0          0.407        0.000                      0                    3       14.455        0.000                      0                    3  
clk_fpga_0    sclk                7.282        0.000                      0                    3        9.349        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               0.072        0.000                      0                19187        0.196        0.000                      0                19187  
**async_default**  clk_fpga_1         clk_fpga_1             979.679        0.000                      0                   64        0.969        0.000                      0                   64  
**async_default**  riscv_jtag_tck     riscv_jtag_tck          92.528        0.000                      0                  371        0.695        0.000                      0                  371  
**async_default**  riscv_rmii_refclk  riscv_rmii_refclk       15.687        0.000                      0                  241        0.888        0.000                      0                  241  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.251ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.251ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/ma2mr_fwd_table_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_addr_pre_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.643ns  (logic 4.304ns (23.086%)  route 14.339ns (76.914%))
  Logic Levels:           22  (CARRY4=6 LUT2=3 LUT3=4 LUT4=2 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -2.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 24.712 - 22.000 ) 
    Source Clock Delay      (SCD):    5.632ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       2.333     3.627    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124     3.751 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                         net (fo=7844, routed)        1.881     5.632    soc_i/cpu_wrap_0/inst/u_cpu_top/clk_0
    SLICE_X71Y37         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/ma2mr_fwd_table_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y37         FDCE (Prop_fdce_C_Q)         0.456     6.088 r  soc_i/cpu_wrap_0/inst/u_cpu_top/ma2mr_fwd_table_reg[17]/Q
                         net (fo=3, routed)           1.042     7.130    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/src1_ext_reg[31]_i_14_0[17]
    SLICE_X70Y38         LUT6 (Prop_lut6_I1_O)        0.124     7.254 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/soc_cpu_wrap_0_8_LUT6_18/O
                         net (fo=1, routed)           0.000     7.254    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/src1_ext[31]_i_36_n_0
    SLICE_X70Y38         MUXF7 (Prop_muxf7_I0_O)      0.212     7.466 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/src1_ext_reg[31]_i_15/O
                         net (fo=1, routed)           0.809     8.275    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/src1_ext_reg[31]_i_15_n_0
    SLICE_X69Y39         LUT6 (Prop_lut6_I3_O)        0.299     8.574 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/soc_cpu_wrap_0_8_LUT6_26/O
                         net (fo=83, routed)          1.888    10.462    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/src1_ext_reg[9]_1
    SLICE_X99Y32         LUT6 (Prop_lut6_I2_O)        0.124    10.586 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/soc_cpu_wrap_0_15_LUT6_105/O
                         net (fo=1, routed)           0.433    11.020    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/soc_cpu_wrap_0_15_net_141
    SLICE_X99Y32         LUT3 (Prop_lut3_I2_O)        0.124    11.144 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/soc_cpu_wrap_0_15_LUT3_114/O
                         net (fo=33, routed)          1.739    12.882    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/exe_rs1_data[4]
    SLICE_X76Y38         LUT4 (Prop_lut4_I0_O)        0.124    13.006 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/soc_cpu_wrap_0_8_LUT4_31/O
                         net (fo=3, routed)           0.603    13.610    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/soc_cpu_wrap_0_8_net_180
    SLICE_X70Y39         LUT3 (Prop_lut3_I2_O)        0.124    13.734 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/soc_cpu_wrap_0_8_LUT3_66/O
                         net (fo=1, routed)           0.000    13.734    soc_i/cpu_wrap_0/inst/u_cpu_top/u_bpu/flag0__63_carry__0_0[1]
    SLICE_X70Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.284 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_bpu/flag0__63_carry/CO[3]
                         net (fo=1, routed)           0.000    14.284    soc_i/cpu_wrap_0/inst/u_cpu_top/u_bpu/flag0__63_carry_n_0
    SLICE_X70Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.398 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_bpu/flag0__63_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.398    soc_i/cpu_wrap_0/inst/u_cpu_top/u_bpu/flag0__63_carry__0_n_0
    SLICE_X70Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.512 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_bpu/flag0__63_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.512    soc_i/cpu_wrap_0/inst/u_cpu_top/u_bpu/flag0__63_carry__1_n_0
    SLICE_X70Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.626 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_bpu/flag0__63_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.626    soc_i/cpu_wrap_0/inst/u_cpu_top/u_bpu/flag0__63_carry__2_n_0
    SLICE_X70Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.740 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_bpu/flag0__63_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.740    soc_i/cpu_wrap_0/inst/u_cpu_top/u_bpu/flag0__63_carry__3_n_0
    SLICE_X70Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.897 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_bpu/flag0__63_carry__4/CO[1]
                         net (fo=1, routed)           0.583    15.480    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/pc[63]_i_20[0]
    SLICE_X71Y44         LUT6 (Prop_lut6_I4_O)        0.329    15.809 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/soc_cpu_wrap_0_8_LUT6_37/O
                         net (fo=64, routed)          1.063    16.872    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_mul/misaligned_epc_reg[63]
    SLICE_X54Y47         LUT4 (Prop_lut4_I2_O)        0.124    16.996 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_mul/jump_latch_i_2/O
                         net (fo=9, routed)           0.770    17.765    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe_bpu_en
    SLICE_X54Y51         LUT3 (Prop_lut3_I0_O)        0.124    17.889 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/soc_cpu_wrap_0_15_LUT3_32/O
                         net (fo=68, routed)          0.522    18.412    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/soc_cpu_wrap_0_15_net_93
    SLICE_X55Y54         LUT2 (Prop_lut2_I0_O)        0.124    18.536 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/soc_cpu_wrap_0_15_LUT2_24/O
                         net (fo=65, routed)          0.722    19.258    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/id2exe_branch_reg[0]
    SLICE_X55Y62         LUT2 (Prop_lut2_I1_O)        0.124    19.382 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/soc_cpu_wrap_0_15_LUT2_104/O
                         net (fo=3, routed)           0.837    20.219    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/jump
    SLICE_X55Y62         LUT2 (Prop_lut2_I1_O)        0.149    20.368 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/soc_cpu_wrap_0_15_LUT2_105/O
                         net (fo=65, routed)          1.469    21.837    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/soc_cpu_wrap_0_15_net_236
    SLICE_X53Y67         LUT5 (Prop_lut5_I0_O)        0.332    22.169 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/soc_cpu_wrap_0_15_LUT5_167/O
                         net (fo=2, routed)           1.312    23.481    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/pc_reg[46]
    SLICE_X55Y88         LUT3 (Prop_lut3_I0_O)        0.124    23.605 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/soc_cpu_wrap_0_9_LUT3_115/O
                         net (fo=1, routed)           0.546    24.151    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/soc_cpu_wrap_0_9_net_234
    SLICE_X55Y88         LUT6 (Prop_lut6_I5_O)        0.124    24.275 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/soc_cpu_wrap_0_9_LUT6_211/O
                         net (fo=1, routed)           0.000    24.275    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb_n_238
    SLICE_X55Y88         FDRE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_addr_pre_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.533    24.712    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/clk
    SLICE_X55Y88         FDRE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_addr_pre_reg[46]/C
                         clock pessimism              0.115    24.827    
                         clock uncertainty           -0.332    24.495    
    SLICE_X55Y88         FDRE (Setup_fdre_C_D)        0.031    24.526    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_addr_pre_reg[46]
  -------------------------------------------------------------------
                         required time                         24.526    
                         arrival time                         -24.275    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.261ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/ma2mr_fwd_table_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_addr_pre_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.680ns  (logic 4.304ns (23.041%)  route 14.376ns (76.959%))
  Logic Levels:           22  (CARRY4=6 LUT2=3 LUT3=4 LUT4=2 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -2.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 24.713 - 22.000 ) 
    Source Clock Delay      (SCD):    5.632ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       2.333     3.627    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124     3.751 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                         net (fo=7844, routed)        1.881     5.632    soc_i/cpu_wrap_0/inst/u_cpu_top/clk_0
    SLICE_X71Y37         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/ma2mr_fwd_table_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y37         FDCE (Prop_fdce_C_Q)         0.456     6.088 r  soc_i/cpu_wrap_0/inst/u_cpu_top/ma2mr_fwd_table_reg[17]/Q
                         net (fo=3, routed)           1.042     7.130    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/src1_ext_reg[31]_i_14_0[17]
    SLICE_X70Y38         LUT6 (Prop_lut6_I1_O)        0.124     7.254 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/soc_cpu_wrap_0_8_LUT6_18/O
                         net (fo=1, routed)           0.000     7.254    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/src1_ext[31]_i_36_n_0
    SLICE_X70Y38         MUXF7 (Prop_muxf7_I0_O)      0.212     7.466 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/src1_ext_reg[31]_i_15/O
                         net (fo=1, routed)           0.809     8.275    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/src1_ext_reg[31]_i_15_n_0
    SLICE_X69Y39         LUT6 (Prop_lut6_I3_O)        0.299     8.574 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/soc_cpu_wrap_0_8_LUT6_26/O
                         net (fo=83, routed)          1.888    10.462    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/src1_ext_reg[9]_1
    SLICE_X99Y32         LUT6 (Prop_lut6_I2_O)        0.124    10.586 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/soc_cpu_wrap_0_15_LUT6_105/O
                         net (fo=1, routed)           0.433    11.020    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/soc_cpu_wrap_0_15_net_141
    SLICE_X99Y32         LUT3 (Prop_lut3_I2_O)        0.124    11.144 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/soc_cpu_wrap_0_15_LUT3_114/O
                         net (fo=33, routed)          1.739    12.882    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/exe_rs1_data[4]
    SLICE_X76Y38         LUT4 (Prop_lut4_I0_O)        0.124    13.006 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/soc_cpu_wrap_0_8_LUT4_31/O
                         net (fo=3, routed)           0.603    13.610    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/soc_cpu_wrap_0_8_net_180
    SLICE_X70Y39         LUT3 (Prop_lut3_I2_O)        0.124    13.734 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/soc_cpu_wrap_0_8_LUT3_66/O
                         net (fo=1, routed)           0.000    13.734    soc_i/cpu_wrap_0/inst/u_cpu_top/u_bpu/flag0__63_carry__0_0[1]
    SLICE_X70Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.284 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_bpu/flag0__63_carry/CO[3]
                         net (fo=1, routed)           0.000    14.284    soc_i/cpu_wrap_0/inst/u_cpu_top/u_bpu/flag0__63_carry_n_0
    SLICE_X70Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.398 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_bpu/flag0__63_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.398    soc_i/cpu_wrap_0/inst/u_cpu_top/u_bpu/flag0__63_carry__0_n_0
    SLICE_X70Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.512 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_bpu/flag0__63_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.512    soc_i/cpu_wrap_0/inst/u_cpu_top/u_bpu/flag0__63_carry__1_n_0
    SLICE_X70Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.626 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_bpu/flag0__63_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.626    soc_i/cpu_wrap_0/inst/u_cpu_top/u_bpu/flag0__63_carry__2_n_0
    SLICE_X70Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.740 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_bpu/flag0__63_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.740    soc_i/cpu_wrap_0/inst/u_cpu_top/u_bpu/flag0__63_carry__3_n_0
    SLICE_X70Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.897 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_bpu/flag0__63_carry__4/CO[1]
                         net (fo=1, routed)           0.583    15.480    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/pc[63]_i_20[0]
    SLICE_X71Y44         LUT6 (Prop_lut6_I4_O)        0.329    15.809 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/soc_cpu_wrap_0_8_LUT6_37/O
                         net (fo=64, routed)          1.063    16.872    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_mul/misaligned_epc_reg[63]
    SLICE_X54Y47         LUT4 (Prop_lut4_I2_O)        0.124    16.996 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_mul/jump_latch_i_2/O
                         net (fo=9, routed)           0.770    17.765    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe_bpu_en
    SLICE_X54Y51         LUT3 (Prop_lut3_I0_O)        0.124    17.889 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/soc_cpu_wrap_0_15_LUT3_32/O
                         net (fo=68, routed)          0.522    18.412    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/soc_cpu_wrap_0_15_net_93
    SLICE_X55Y54         LUT2 (Prop_lut2_I0_O)        0.124    18.536 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/soc_cpu_wrap_0_15_LUT2_24/O
                         net (fo=65, routed)          0.722    19.258    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/id2exe_branch_reg[0]
    SLICE_X55Y62         LUT2 (Prop_lut2_I1_O)        0.124    19.382 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/soc_cpu_wrap_0_15_LUT2_104/O
                         net (fo=3, routed)           0.837    20.219    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/jump
    SLICE_X55Y62         LUT2 (Prop_lut2_I1_O)        0.149    20.368 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/soc_cpu_wrap_0_15_LUT2_105/O
                         net (fo=65, routed)          1.471    21.839    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/soc_cpu_wrap_0_15_net_236
    SLICE_X53Y67         LUT5 (Prop_lut5_I0_O)        0.332    22.171 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/soc_cpu_wrap_0_15_LUT5_180/O
                         net (fo=2, routed)           1.252    23.423    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/pc_reg[63]
    SLICE_X54Y89         LUT3 (Prop_lut3_I0_O)        0.124    23.547 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/soc_cpu_wrap_0_9_LUT3_134/O
                         net (fo=1, routed)           0.641    24.188    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/soc_cpu_wrap_0_9_net_253
    SLICE_X54Y89         LUT6 (Prop_lut6_I5_O)        0.124    24.312 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/soc_cpu_wrap_0_9_LUT6_230/O
                         net (fo=1, routed)           0.000    24.312    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb_n_221
    SLICE_X54Y89         FDRE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_addr_pre_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.534    24.713    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/clk
    SLICE_X54Y89         FDRE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_addr_pre_reg[63]/C
                         clock pessimism              0.115    24.828    
                         clock uncertainty           -0.332    24.496    
    SLICE_X54Y89         FDRE (Setup_fdre_C_D)        0.077    24.573    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_addr_pre_reg[63]
  -------------------------------------------------------------------
                         required time                         24.573    
                         arrival time                         -24.312    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.383ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/ma2mr_fwd_table_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_addr_pre_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.557ns  (logic 4.304ns (23.193%)  route 14.253ns (76.807%))
  Logic Levels:           22  (CARRY4=6 LUT2=3 LUT3=4 LUT4=2 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -2.806ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 24.711 - 22.000 ) 
    Source Clock Delay      (SCD):    5.632ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       2.333     3.627    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124     3.751 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                         net (fo=7844, routed)        1.881     5.632    soc_i/cpu_wrap_0/inst/u_cpu_top/clk_0
    SLICE_X71Y37         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/ma2mr_fwd_table_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y37         FDCE (Prop_fdce_C_Q)         0.456     6.088 r  soc_i/cpu_wrap_0/inst/u_cpu_top/ma2mr_fwd_table_reg[17]/Q
                         net (fo=3, routed)           1.042     7.130    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/src1_ext_reg[31]_i_14_0[17]
    SLICE_X70Y38         LUT6 (Prop_lut6_I1_O)        0.124     7.254 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/soc_cpu_wrap_0_8_LUT6_18/O
                         net (fo=1, routed)           0.000     7.254    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/src1_ext[31]_i_36_n_0
    SLICE_X70Y38         MUXF7 (Prop_muxf7_I0_O)      0.212     7.466 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/src1_ext_reg[31]_i_15/O
                         net (fo=1, routed)           0.809     8.275    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/src1_ext_reg[31]_i_15_n_0
    SLICE_X69Y39         LUT6 (Prop_lut6_I3_O)        0.299     8.574 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/soc_cpu_wrap_0_8_LUT6_26/O
                         net (fo=83, routed)          1.888    10.462    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/src1_ext_reg[9]_1
    SLICE_X99Y32         LUT6 (Prop_lut6_I2_O)        0.124    10.586 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/soc_cpu_wrap_0_15_LUT6_105/O
                         net (fo=1, routed)           0.433    11.020    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/soc_cpu_wrap_0_15_net_141
    SLICE_X99Y32         LUT3 (Prop_lut3_I2_O)        0.124    11.144 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/soc_cpu_wrap_0_15_LUT3_114/O
                         net (fo=33, routed)          1.739    12.882    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/exe_rs1_data[4]
    SLICE_X76Y38         LUT4 (Prop_lut4_I0_O)        0.124    13.006 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/soc_cpu_wrap_0_8_LUT4_31/O
                         net (fo=3, routed)           0.603    13.610    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/soc_cpu_wrap_0_8_net_180
    SLICE_X70Y39         LUT3 (Prop_lut3_I2_O)        0.124    13.734 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/soc_cpu_wrap_0_8_LUT3_66/O
                         net (fo=1, routed)           0.000    13.734    soc_i/cpu_wrap_0/inst/u_cpu_top/u_bpu/flag0__63_carry__0_0[1]
    SLICE_X70Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.284 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_bpu/flag0__63_carry/CO[3]
                         net (fo=1, routed)           0.000    14.284    soc_i/cpu_wrap_0/inst/u_cpu_top/u_bpu/flag0__63_carry_n_0
    SLICE_X70Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.398 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_bpu/flag0__63_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.398    soc_i/cpu_wrap_0/inst/u_cpu_top/u_bpu/flag0__63_carry__0_n_0
    SLICE_X70Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.512 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_bpu/flag0__63_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.512    soc_i/cpu_wrap_0/inst/u_cpu_top/u_bpu/flag0__63_carry__1_n_0
    SLICE_X70Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.626 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_bpu/flag0__63_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.626    soc_i/cpu_wrap_0/inst/u_cpu_top/u_bpu/flag0__63_carry__2_n_0
    SLICE_X70Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.740 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_bpu/flag0__63_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.740    soc_i/cpu_wrap_0/inst/u_cpu_top/u_bpu/flag0__63_carry__3_n_0
    SLICE_X70Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.897 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_bpu/flag0__63_carry__4/CO[1]
                         net (fo=1, routed)           0.583    15.480    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/pc[63]_i_20[0]
    SLICE_X71Y44         LUT6 (Prop_lut6_I4_O)        0.329    15.809 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/soc_cpu_wrap_0_8_LUT6_37/O
                         net (fo=64, routed)          1.063    16.872    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_mul/misaligned_epc_reg[63]
    SLICE_X54Y47         LUT4 (Prop_lut4_I2_O)        0.124    16.996 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_mul/jump_latch_i_2/O
                         net (fo=9, routed)           0.770    17.765    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe_bpu_en
    SLICE_X54Y51         LUT3 (Prop_lut3_I0_O)        0.124    17.889 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/soc_cpu_wrap_0_15_LUT3_32/O
                         net (fo=68, routed)          0.522    18.412    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/soc_cpu_wrap_0_15_net_93
    SLICE_X55Y54         LUT2 (Prop_lut2_I0_O)        0.124    18.536 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/soc_cpu_wrap_0_15_LUT2_24/O
                         net (fo=65, routed)          0.722    19.258    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/id2exe_branch_reg[0]
    SLICE_X55Y62         LUT2 (Prop_lut2_I1_O)        0.124    19.382 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/soc_cpu_wrap_0_15_LUT2_104/O
                         net (fo=3, routed)           0.837    20.219    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/jump
    SLICE_X55Y62         LUT2 (Prop_lut2_I1_O)        0.149    20.368 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/soc_cpu_wrap_0_15_LUT2_105/O
                         net (fo=65, routed)          1.548    21.915    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/soc_cpu_wrap_0_15_net_236
    SLICE_X53Y69         LUT5 (Prop_lut5_I0_O)        0.332    22.247 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/soc_cpu_wrap_0_15_LUT5_179/O
                         net (fo=2, routed)           1.155    23.402    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/pc_reg[61]
    SLICE_X54Y86         LUT3 (Prop_lut3_I0_O)        0.124    23.526 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/soc_cpu_wrap_0_9_LUT3_131/O
                         net (fo=1, routed)           0.539    24.066    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/soc_cpu_wrap_0_9_net_250
    SLICE_X54Y87         LUT6 (Prop_lut6_I5_O)        0.124    24.190 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/soc_cpu_wrap_0_9_LUT6_227/O
                         net (fo=1, routed)           0.000    24.190    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb_n_223
    SLICE_X54Y87         FDRE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_addr_pre_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.532    24.711    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/clk
    SLICE_X54Y87         FDRE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_addr_pre_reg[61]/C
                         clock pessimism              0.115    24.826    
                         clock uncertainty           -0.332    24.494    
    SLICE_X54Y87         FDRE (Setup_fdre_C_D)        0.079    24.573    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_addr_pre_reg[61]
  -------------------------------------------------------------------
                         required time                         24.573    
                         arrival time                         -24.190    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.395ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_l1ic/FSM_sequential_cur_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_impu/pmp_v_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        21.388ns  (logic 3.972ns (18.572%)  route 17.416ns (81.428%))
  Logic Levels:           22  (LUT2=4 LUT3=1 LUT4=3 LUT5=7 LUT6=7)
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.888ns = ( 24.888 - 22.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.638     2.932    soc_i/cpu_wrap_0/inst/u_l1ic/clk
    SLICE_X50Y58         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_l1ic/FSM_sequential_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDCE (Prop_fdce_C_Q)         0.518     3.450 f  soc_i/cpu_wrap_0/inst/u_l1ic/FSM_sequential_cur_state_reg[1]/Q
                         net (fo=71, routed)          1.002     4.452    soc_i/cpu_wrap_0/inst/u_l1ic/cur_state[1]
    SLICE_X53Y61         LUT2 (Prop_lut2_I1_O)        0.154     4.606 r  soc_i/cpu_wrap_0/inst/u_l1ic/soc_cpu_wrap_0_74_LUT2/O
                         net (fo=2, routed)           1.366     5.972    soc_i/cpu_wrap_0/inst/u_l1ic/soc_cpu_wrap_0_74_net
    SLICE_X54Y51         LUT2 (Prop_lut2_I1_O)        0.356     6.328 r  soc_i/cpu_wrap_0/inst/u_l1ic/soc_cpu_wrap_0_74_LUT2_1/O
                         net (fo=70, routed)          0.520     6.848    soc_i/cpu_wrap_0/inst/u_l1ic/u_dataram/data_fifo_reg[64]
    SLICE_X55Y50         LUT5 (Prop_lut5_I1_O)        0.331     7.179 f  soc_i/cpu_wrap_0/inst/u_l1ic/u_dataram/data_fifo[64]_i_1/O
                         net (fo=5, routed)           1.308     8.487    soc_i/cpu_wrap_0/inst/u_l1ic/u_dataram/core_rdata_tmp_reg[63][0]
    SLICE_X52Y54         LUT6 (Prop_lut6_I0_O)        0.124     8.611 f  soc_i/cpu_wrap_0/inst/u_l1ic/u_dataram/if2id_insn[0]_i_3/O
                         net (fo=1, routed)           0.285     8.896    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/if2id_insn_reg[0]_6
    SLICE_X51Y54         LUT5 (Prop_lut5_I1_O)        0.124     9.020 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/soc_cpu_wrap_0_8_LUT5_3/O
                         net (fo=4, routed)           0.975     9.995    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/soc_cpu_wrap_0_8_net_19
    SLICE_X51Y57         LUT2 (Prop_lut2_I1_O)        0.124    10.119 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/soc_cpu_wrap_0_8_LUT2_1/O
                         net (fo=9, routed)           1.125    11.244    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/soc_cpu_wrap_0_8_net_20
    SLICE_X55Y72         LUT6 (Prop_lut6_I5_O)        0.124    11.368 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/soc_cpu_wrap_0_8_LUT6_36/O
                         net (fo=2, routed)           0.866    12.234    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/pa_reg[2]_1
    SLICE_X56Y81         LUT5 (Prop_lut5_I1_O)        0.124    12.358 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/soc_cpu_wrap_0_9_LUT5/O
                         net (fo=62, routed)          0.991    13.349    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/soc_cpu_wrap_0_9_net_4
    SLICE_X57Y87         LUT3 (Prop_lut3_I1_O)        0.124    13.473 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/soc_cpu_wrap_0_9_LUT3_43/O
                         net (fo=7, routed)           0.677    14.150    soc_i/cpu_wrap_0/inst/u_immu/bus_err_i_12__0[35]
    SLICE_X58Y94         LUT5 (Prop_lut5_I0_O)        0.124    14.274 r  soc_i/cpu_wrap_0/inst/u_immu/soc_cpu_wrap_0_34_LUT5_31/O
                         net (fo=1, routed)           0.171    14.445    soc_i/cpu_wrap_0/inst/u_immu/soc_cpu_wrap_0_34_net_30
    SLICE_X58Y94         LUT4 (Prop_lut4_I2_O)        0.124    14.569 r  soc_i/cpu_wrap_0/inst/u_immu/soc_cpu_wrap_0_34_LUT4_121/O
                         net (fo=1, routed)           0.590    15.159    soc_i/cpu_wrap_0/inst/u_immu/u_tlb/pma_c_i_1153_0
    SLICE_X60Y97         LUT6 (Prop_lut6_I2_O)        0.124    15.283 r  soc_i/cpu_wrap_0/inst/u_immu/u_tlb/soc_cpu_wrap_0_35_LUT6_55/O
                         net (fo=148, routed)         1.721    17.004    soc_i/cpu_wrap_0/inst/u_immu/u_tlb/soc_cpu_wrap_0_35_net_165
    SLICE_X86Y111        LUT2 (Prop_lut2_I1_O)        0.150    17.154 f  soc_i/cpu_wrap_0/inst/u_immu/u_tlb/soc_cpu_wrap_0_35_LUT2_370/O
                         net (fo=1, routed)           0.452    17.607    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/g_pmp[11].napot_match1[17]
    SLICE_X86Y111        LUT6 (Prop_lut6_I5_O)        0.355    17.962 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_x_i_733/O
                         net (fo=1, routed)           0.825    18.787    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_x_i_733_n_0
    SLICE_X90Y111        LUT4 (Prop_lut4_I3_O)        0.124    18.911 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_x_i_343/O
                         net (fo=1, routed)           0.803    19.714    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_x_i_343_n_0
    SLICE_X88Y107        LUT5 (Prop_lut5_I4_O)        0.124    19.838 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_x_i_95/O
                         net (fo=1, routed)           0.585    20.423    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_x_i_95_n_0
    SLICE_X88Y108        LUT6 (Prop_lut6_I5_O)        0.124    20.547 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_x_i_25/O
                         net (fo=1, routed)           0.488    21.034    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/u_impu/g_pmp[11].napot_match
    SLICE_X88Y108        LUT5 (Prop_lut5_I2_O)        0.124    21.158 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_x_i_9/O
                         net (fo=3, routed)           1.112    22.270    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/u_impu/pmp_match_1138_out
    SLICE_X86Y111        LUT6 (Prop_lut6_I1_O)        0.124    22.394 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_182/O
                         net (fo=1, routed)           0.441    22.836    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_182_n_0
    SLICE_X85Y113        LUT4 (Prop_lut4_I3_O)        0.124    22.960 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_34/O
                         net (fo=1, routed)           0.576    23.536    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_34_n_0
    SLICE_X67Y113        LUT5 (Prop_lut5_I4_O)        0.124    23.660 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_7/O
                         net (fo=1, routed)           0.536    24.196    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_7_n_0
    SLICE_X65Y115        LUT6 (Prop_lut6_I5_O)        0.124    24.320 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_1/O
                         net (fo=1, routed)           0.000    24.320    soc_i/cpu_wrap_0/inst/u_impu/pmp_v_tmp
    SLICE_X65Y115        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_impu/pmp_v_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.709    24.888    soc_i/cpu_wrap_0/inst/u_impu/clk
    SLICE_X65Y115        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_impu/pmp_v_reg/C
                         clock pessimism              0.129    25.017    
                         clock uncertainty           -0.332    24.685    
    SLICE_X65Y115        FDCE (Setup_fdce_C_D)        0.029    24.714    soc_i/cpu_wrap_0/inst/u_impu/pmp_v_reg
  -------------------------------------------------------------------
                         required time                         24.714    
                         arrival time                         -24.320    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.430ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_mmu_csr/satp_mode_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dmpu/pma_c_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.700ns  (logic 3.283ns (17.556%)  route 15.417ns (82.444%))
  Logic Levels:           17  (CARRY4=2 LUT2=2 LUT5=1 LUT6=12)
  Clock Path Skew:        -2.615ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 24.720 - 22.000 ) 
    Source Clock Delay      (SCD):    5.450ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       2.333     3.627    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124     3.751 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                         net (fo=7844, routed)        1.699     5.450    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mmu_csr/satp_mode_reg[3]_0
    SLICE_X41Y67         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mmu_csr/satp_mode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDCE (Prop_fdce_C_Q)         0.419     5.869 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mmu_csr/satp_mode_reg[3]/Q
                         net (fo=118, routed)         1.699     7.568    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/pa_reg[21][0]
    SLICE_X29Y50         LUT6 (Prop_lut6_I3_O)        0.299     7.867 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage[2]_i_43/O
                         net (fo=1, routed)           0.625     8.492    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage[2]_i_43_n_0
    SLICE_X30Y50         LUT5 (Prop_lut5_I0_O)        0.124     8.616 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage[2]_i_26/O
                         net (fo=1, routed)           0.000     8.616    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage[2]_i_26_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.129 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.129    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage_reg[2]_i_11_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.246 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage_reg[2]_i_5/CO[3]
                         net (fo=24, routed)          1.347    10.593    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/hit_20
    SLICE_X33Y52         LUT2 (Prop_lut2_I1_O)        0.124    10.717 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/g_tlb_array[2].order[2][1][1]_i_6/O
                         net (fo=52, routed)          0.820    11.537    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/hit_2
    SLICE_X30Y54         LUT6 (Prop_lut6_I3_O)        0.124    11.661 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_pte_ppn[20]_i_4/O
                         net (fo=3, routed)           0.306    11.968    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_pte_ppn[20]_i_4_n_0
    SLICE_X30Y54         LUT6 (Prop_lut6_I5_O)        0.124    12.092 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_pte_ppn[19]_i_3/O
                         net (fo=1, routed)           0.524    12.616    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_pte_ppn[19]_i_3_n_0
    SLICE_X33Y56         LUT6 (Prop_lut6_I0_O)        0.124    12.740 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_pte_ppn[19]_i_2/O
                         net (fo=2, routed)           0.852    13.592    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/tlb_pte_out[29]
    SLICE_X41Y64         LUT6 (Prop_lut6_I3_O)        0.124    13.716 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/pa[31]_i_1/O
                         net (fo=159, routed)         2.595    16.310    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/va_latch_reg[31]
    SLICE_X95Y89         LUT2 (Prop_lut2_I0_O)        0.120    16.430 f  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/pma_c_i_1872__0/O
                         net (fo=1, routed)           1.793    18.223    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/g_pma[3].napot_match1_22[13]
    SLICE_X45Y92         LUT6 (Prop_lut6_I5_O)        0.327    18.550 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pma_c_i_1221/O
                         net (fo=1, routed)           0.665    19.215    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pma_c_i_1221_n_0
    SLICE_X45Y92         LUT6 (Prop_lut6_I5_O)        0.124    19.339 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pma_c_i_576__0/O
                         net (fo=1, routed)           0.625    19.964    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pma_c_i_576__0_n_0
    SLICE_X49Y92         LUT6 (Prop_lut6_I3_O)        0.124    20.088 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pma_c_i_172__0/O
                         net (fo=1, routed)           0.602    20.690    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pma_c_i_172__0_n_0
    SLICE_X45Y92         LUT6 (Prop_lut6_I2_O)        0.124    20.814 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pma_c_i_42__0/O
                         net (fo=2, routed)           0.997    21.811    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/u_dmpu/pma_match_3
    SLICE_X48Y96         LUT6 (Prop_lut6_I0_O)        0.124    21.935 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pma_c_i_12__0/O
                         net (fo=1, routed)           0.832    22.767    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pma_c_i_12__0_n_0
    SLICE_X55Y97         LUT6 (Prop_lut6_I5_O)        0.124    22.891 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pma_c_i_2__0/O
                         net (fo=1, routed)           1.135    24.026    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pma_c_i_2__0_n_0
    SLICE_X66Y95         LUT6 (Prop_lut6_I0_O)        0.124    24.150 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pma_c_i_1__0/O
                         net (fo=1, routed)           0.000    24.150    soc_i/cpu_wrap_0/inst/u_dmpu/pma_c_tmp
    SLICE_X66Y95         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dmpu/pma_c_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.541    24.720    soc_i/cpu_wrap_0/inst/u_dmpu/clk
    SLICE_X66Y95         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dmpu/pma_c_reg/C
                         clock pessimism              0.115    24.835    
                         clock uncertainty           -0.332    24.503    
    SLICE_X66Y95         FDCE (Setup_fdce_C_D)        0.077    24.580    soc_i/cpu_wrap_0/inst/u_dmpu/pma_c_reg
  -------------------------------------------------------------------
                         required time                         24.580    
                         arrival time                         -24.150    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.550ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/ma2mr_fwd_table_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_addr_pre_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.328ns  (logic 4.304ns (23.483%)  route 14.024ns (76.517%))
  Logic Levels:           22  (CARRY4=6 LUT2=3 LUT3=4 LUT4=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -2.818ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 24.699 - 22.000 ) 
    Source Clock Delay      (SCD):    5.632ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       2.333     3.627    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124     3.751 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                         net (fo=7844, routed)        1.881     5.632    soc_i/cpu_wrap_0/inst/u_cpu_top/clk_0
    SLICE_X71Y37         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/ma2mr_fwd_table_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y37         FDCE (Prop_fdce_C_Q)         0.456     6.088 r  soc_i/cpu_wrap_0/inst/u_cpu_top/ma2mr_fwd_table_reg[17]/Q
                         net (fo=3, routed)           1.042     7.130    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/src1_ext_reg[31]_i_14_0[17]
    SLICE_X70Y38         LUT6 (Prop_lut6_I1_O)        0.124     7.254 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/soc_cpu_wrap_0_8_LUT6_18/O
                         net (fo=1, routed)           0.000     7.254    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/src1_ext[31]_i_36_n_0
    SLICE_X70Y38         MUXF7 (Prop_muxf7_I0_O)      0.212     7.466 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/src1_ext_reg[31]_i_15/O
                         net (fo=1, routed)           0.809     8.275    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/src1_ext_reg[31]_i_15_n_0
    SLICE_X69Y39         LUT6 (Prop_lut6_I3_O)        0.299     8.574 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/soc_cpu_wrap_0_8_LUT6_26/O
                         net (fo=83, routed)          1.888    10.462    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/src1_ext_reg[9]_1
    SLICE_X99Y32         LUT6 (Prop_lut6_I2_O)        0.124    10.586 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/soc_cpu_wrap_0_15_LUT6_105/O
                         net (fo=1, routed)           0.433    11.020    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/soc_cpu_wrap_0_15_net_141
    SLICE_X99Y32         LUT3 (Prop_lut3_I2_O)        0.124    11.144 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/soc_cpu_wrap_0_15_LUT3_114/O
                         net (fo=33, routed)          1.739    12.882    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/exe_rs1_data[4]
    SLICE_X76Y38         LUT4 (Prop_lut4_I0_O)        0.124    13.006 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/soc_cpu_wrap_0_8_LUT4_31/O
                         net (fo=3, routed)           0.603    13.610    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/soc_cpu_wrap_0_8_net_180
    SLICE_X70Y39         LUT3 (Prop_lut3_I2_O)        0.124    13.734 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/soc_cpu_wrap_0_8_LUT3_66/O
                         net (fo=1, routed)           0.000    13.734    soc_i/cpu_wrap_0/inst/u_cpu_top/u_bpu/flag0__63_carry__0_0[1]
    SLICE_X70Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.284 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_bpu/flag0__63_carry/CO[3]
                         net (fo=1, routed)           0.000    14.284    soc_i/cpu_wrap_0/inst/u_cpu_top/u_bpu/flag0__63_carry_n_0
    SLICE_X70Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.398 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_bpu/flag0__63_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.398    soc_i/cpu_wrap_0/inst/u_cpu_top/u_bpu/flag0__63_carry__0_n_0
    SLICE_X70Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.512 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_bpu/flag0__63_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.512    soc_i/cpu_wrap_0/inst/u_cpu_top/u_bpu/flag0__63_carry__1_n_0
    SLICE_X70Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.626 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_bpu/flag0__63_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.626    soc_i/cpu_wrap_0/inst/u_cpu_top/u_bpu/flag0__63_carry__2_n_0
    SLICE_X70Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.740 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_bpu/flag0__63_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.740    soc_i/cpu_wrap_0/inst/u_cpu_top/u_bpu/flag0__63_carry__3_n_0
    SLICE_X70Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.897 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_bpu/flag0__63_carry__4/CO[1]
                         net (fo=1, routed)           0.583    15.480    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/pc[63]_i_20[0]
    SLICE_X71Y44         LUT6 (Prop_lut6_I4_O)        0.329    15.809 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/soc_cpu_wrap_0_8_LUT6_37/O
                         net (fo=64, routed)          1.063    16.872    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_mul/misaligned_epc_reg[63]
    SLICE_X54Y47         LUT4 (Prop_lut4_I2_O)        0.124    16.996 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_mul/jump_latch_i_2/O
                         net (fo=9, routed)           0.770    17.765    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe_bpu_en
    SLICE_X54Y51         LUT3 (Prop_lut3_I0_O)        0.124    17.889 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/soc_cpu_wrap_0_15_LUT3_32/O
                         net (fo=68, routed)          0.522    18.412    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/soc_cpu_wrap_0_15_net_93
    SLICE_X55Y54         LUT2 (Prop_lut2_I0_O)        0.124    18.536 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/soc_cpu_wrap_0_15_LUT2_24/O
                         net (fo=65, routed)          0.722    19.258    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/id2exe_branch_reg[0]
    SLICE_X55Y62         LUT2 (Prop_lut2_I1_O)        0.124    19.382 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/soc_cpu_wrap_0_15_LUT2_104/O
                         net (fo=3, routed)           0.837    20.219    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/jump
    SLICE_X55Y62         LUT2 (Prop_lut2_I1_O)        0.149    20.368 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/soc_cpu_wrap_0_15_LUT2_105/O
                         net (fo=65, routed)          1.238    21.606    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/soc_cpu_wrap_0_15_net_236
    SLICE_X59Y52         LUT6 (Prop_lut6_I3_O)        0.332    21.938 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/soc_cpu_wrap_0_15_LUT6_193/O
                         net (fo=2, routed)           1.200    23.138    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/pc_reg[14]
    SLICE_X57Y73         LUT3 (Prop_lut3_I0_O)        0.124    23.262 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/soc_cpu_wrap_0_9_LUT3_80/O
                         net (fo=1, routed)           0.575    23.837    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/soc_cpu_wrap_0_9_net_199
    SLICE_X57Y74         LUT6 (Prop_lut6_I5_O)        0.124    23.961 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/soc_cpu_wrap_0_9_LUT6_176/O
                         net (fo=1, routed)           0.000    23.961    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb_n_270
    SLICE_X57Y74         FDRE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_addr_pre_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.520    24.699    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/clk
    SLICE_X57Y74         FDRE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_addr_pre_reg[14]/C
                         clock pessimism              0.115    24.814    
                         clock uncertainty           -0.332    24.482    
    SLICE_X57Y74         FDRE (Setup_fdre_C_D)        0.029    24.511    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_addr_pre_reg[14]
  -------------------------------------------------------------------
                         required time                         24.511    
                         arrival time                         -23.961    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.581ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/ma2mr_fwd_table_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_addr_pre_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.314ns  (logic 4.304ns (23.501%)  route 14.010ns (76.499%))
  Logic Levels:           22  (CARRY4=6 LUT2=3 LUT3=4 LUT4=2 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -2.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 24.713 - 22.000 ) 
    Source Clock Delay      (SCD):    5.632ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       2.333     3.627    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124     3.751 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                         net (fo=7844, routed)        1.881     5.632    soc_i/cpu_wrap_0/inst/u_cpu_top/clk_0
    SLICE_X71Y37         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/ma2mr_fwd_table_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y37         FDCE (Prop_fdce_C_Q)         0.456     6.088 r  soc_i/cpu_wrap_0/inst/u_cpu_top/ma2mr_fwd_table_reg[17]/Q
                         net (fo=3, routed)           1.042     7.130    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/src1_ext_reg[31]_i_14_0[17]
    SLICE_X70Y38         LUT6 (Prop_lut6_I1_O)        0.124     7.254 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/soc_cpu_wrap_0_8_LUT6_18/O
                         net (fo=1, routed)           0.000     7.254    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/src1_ext[31]_i_36_n_0
    SLICE_X70Y38         MUXF7 (Prop_muxf7_I0_O)      0.212     7.466 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/src1_ext_reg[31]_i_15/O
                         net (fo=1, routed)           0.809     8.275    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/src1_ext_reg[31]_i_15_n_0
    SLICE_X69Y39         LUT6 (Prop_lut6_I3_O)        0.299     8.574 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/soc_cpu_wrap_0_8_LUT6_26/O
                         net (fo=83, routed)          1.888    10.462    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/src1_ext_reg[9]_1
    SLICE_X99Y32         LUT6 (Prop_lut6_I2_O)        0.124    10.586 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/soc_cpu_wrap_0_15_LUT6_105/O
                         net (fo=1, routed)           0.433    11.020    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/soc_cpu_wrap_0_15_net_141
    SLICE_X99Y32         LUT3 (Prop_lut3_I2_O)        0.124    11.144 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/soc_cpu_wrap_0_15_LUT3_114/O
                         net (fo=33, routed)          1.739    12.882    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/exe_rs1_data[4]
    SLICE_X76Y38         LUT4 (Prop_lut4_I0_O)        0.124    13.006 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/soc_cpu_wrap_0_8_LUT4_31/O
                         net (fo=3, routed)           0.603    13.610    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/soc_cpu_wrap_0_8_net_180
    SLICE_X70Y39         LUT3 (Prop_lut3_I2_O)        0.124    13.734 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/soc_cpu_wrap_0_8_LUT3_66/O
                         net (fo=1, routed)           0.000    13.734    soc_i/cpu_wrap_0/inst/u_cpu_top/u_bpu/flag0__63_carry__0_0[1]
    SLICE_X70Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.284 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_bpu/flag0__63_carry/CO[3]
                         net (fo=1, routed)           0.000    14.284    soc_i/cpu_wrap_0/inst/u_cpu_top/u_bpu/flag0__63_carry_n_0
    SLICE_X70Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.398 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_bpu/flag0__63_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.398    soc_i/cpu_wrap_0/inst/u_cpu_top/u_bpu/flag0__63_carry__0_n_0
    SLICE_X70Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.512 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_bpu/flag0__63_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.512    soc_i/cpu_wrap_0/inst/u_cpu_top/u_bpu/flag0__63_carry__1_n_0
    SLICE_X70Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.626 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_bpu/flag0__63_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.626    soc_i/cpu_wrap_0/inst/u_cpu_top/u_bpu/flag0__63_carry__2_n_0
    SLICE_X70Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.740 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_bpu/flag0__63_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.740    soc_i/cpu_wrap_0/inst/u_cpu_top/u_bpu/flag0__63_carry__3_n_0
    SLICE_X70Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.897 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_bpu/flag0__63_carry__4/CO[1]
                         net (fo=1, routed)           0.583    15.480    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/pc[63]_i_20[0]
    SLICE_X71Y44         LUT6 (Prop_lut6_I4_O)        0.329    15.809 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/soc_cpu_wrap_0_8_LUT6_37/O
                         net (fo=64, routed)          1.063    16.872    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_mul/misaligned_epc_reg[63]
    SLICE_X54Y47         LUT4 (Prop_lut4_I2_O)        0.124    16.996 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_mul/jump_latch_i_2/O
                         net (fo=9, routed)           0.770    17.765    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe_bpu_en
    SLICE_X54Y51         LUT3 (Prop_lut3_I0_O)        0.124    17.889 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/soc_cpu_wrap_0_15_LUT3_32/O
                         net (fo=68, routed)          0.522    18.412    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/soc_cpu_wrap_0_15_net_93
    SLICE_X55Y54         LUT2 (Prop_lut2_I0_O)        0.124    18.536 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/soc_cpu_wrap_0_15_LUT2_24/O
                         net (fo=65, routed)          0.722    19.258    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/id2exe_branch_reg[0]
    SLICE_X55Y62         LUT2 (Prop_lut2_I1_O)        0.124    19.382 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/soc_cpu_wrap_0_15_LUT2_104/O
                         net (fo=3, routed)           0.837    20.219    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/jump
    SLICE_X55Y62         LUT2 (Prop_lut2_I1_O)        0.149    20.368 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/soc_cpu_wrap_0_15_LUT2_105/O
                         net (fo=65, routed)          1.477    21.844    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/soc_cpu_wrap_0_15_net_236
    SLICE_X60Y70         LUT5 (Prop_lut5_I0_O)        0.332    22.176 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/soc_cpu_wrap_0_15_LUT5_171/O
                         net (fo=2, routed)           1.115    23.291    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/pc_reg[53]
    SLICE_X55Y89         LUT3 (Prop_lut3_I0_O)        0.124    23.415 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/soc_cpu_wrap_0_9_LUT3_123/O
                         net (fo=1, routed)           0.407    23.822    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/soc_cpu_wrap_0_9_net_242
    SLICE_X55Y89         LUT6 (Prop_lut6_I5_O)        0.124    23.946 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/soc_cpu_wrap_0_9_LUT6_219/O
                         net (fo=1, routed)           0.000    23.946    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb_n_231
    SLICE_X55Y89         FDRE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_addr_pre_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.534    24.713    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/clk
    SLICE_X55Y89         FDRE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_addr_pre_reg[53]/C
                         clock pessimism              0.115    24.828    
                         clock uncertainty           -0.332    24.496    
    SLICE_X55Y89         FDRE (Setup_fdre_C_D)        0.031    24.527    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_addr_pre_reg[53]
  -------------------------------------------------------------------
                         required time                         24.527    
                         arrival time                         -23.946    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.605ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/ma2mr_fwd_table_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_addr_pre_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.325ns  (logic 4.304ns (23.486%)  route 14.021ns (76.514%))
  Logic Levels:           22  (CARRY4=6 LUT2=3 LUT3=4 LUT4=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -2.816ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 24.701 - 22.000 ) 
    Source Clock Delay      (SCD):    5.632ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       2.333     3.627    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124     3.751 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                         net (fo=7844, routed)        1.881     5.632    soc_i/cpu_wrap_0/inst/u_cpu_top/clk_0
    SLICE_X71Y37         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/ma2mr_fwd_table_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y37         FDCE (Prop_fdce_C_Q)         0.456     6.088 r  soc_i/cpu_wrap_0/inst/u_cpu_top/ma2mr_fwd_table_reg[17]/Q
                         net (fo=3, routed)           1.042     7.130    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/src1_ext_reg[31]_i_14_0[17]
    SLICE_X70Y38         LUT6 (Prop_lut6_I1_O)        0.124     7.254 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/soc_cpu_wrap_0_8_LUT6_18/O
                         net (fo=1, routed)           0.000     7.254    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/src1_ext[31]_i_36_n_0
    SLICE_X70Y38         MUXF7 (Prop_muxf7_I0_O)      0.212     7.466 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/src1_ext_reg[31]_i_15/O
                         net (fo=1, routed)           0.809     8.275    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/src1_ext_reg[31]_i_15_n_0
    SLICE_X69Y39         LUT6 (Prop_lut6_I3_O)        0.299     8.574 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/soc_cpu_wrap_0_8_LUT6_26/O
                         net (fo=83, routed)          1.888    10.462    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/src1_ext_reg[9]_1
    SLICE_X99Y32         LUT6 (Prop_lut6_I2_O)        0.124    10.586 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/soc_cpu_wrap_0_15_LUT6_105/O
                         net (fo=1, routed)           0.433    11.020    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/soc_cpu_wrap_0_15_net_141
    SLICE_X99Y32         LUT3 (Prop_lut3_I2_O)        0.124    11.144 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/soc_cpu_wrap_0_15_LUT3_114/O
                         net (fo=33, routed)          1.739    12.882    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/exe_rs1_data[4]
    SLICE_X76Y38         LUT4 (Prop_lut4_I0_O)        0.124    13.006 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/soc_cpu_wrap_0_8_LUT4_31/O
                         net (fo=3, routed)           0.603    13.610    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/soc_cpu_wrap_0_8_net_180
    SLICE_X70Y39         LUT3 (Prop_lut3_I2_O)        0.124    13.734 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/soc_cpu_wrap_0_8_LUT3_66/O
                         net (fo=1, routed)           0.000    13.734    soc_i/cpu_wrap_0/inst/u_cpu_top/u_bpu/flag0__63_carry__0_0[1]
    SLICE_X70Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.284 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_bpu/flag0__63_carry/CO[3]
                         net (fo=1, routed)           0.000    14.284    soc_i/cpu_wrap_0/inst/u_cpu_top/u_bpu/flag0__63_carry_n_0
    SLICE_X70Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.398 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_bpu/flag0__63_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.398    soc_i/cpu_wrap_0/inst/u_cpu_top/u_bpu/flag0__63_carry__0_n_0
    SLICE_X70Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.512 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_bpu/flag0__63_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.512    soc_i/cpu_wrap_0/inst/u_cpu_top/u_bpu/flag0__63_carry__1_n_0
    SLICE_X70Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.626 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_bpu/flag0__63_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.626    soc_i/cpu_wrap_0/inst/u_cpu_top/u_bpu/flag0__63_carry__2_n_0
    SLICE_X70Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.740 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_bpu/flag0__63_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.740    soc_i/cpu_wrap_0/inst/u_cpu_top/u_bpu/flag0__63_carry__3_n_0
    SLICE_X70Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.897 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_bpu/flag0__63_carry__4/CO[1]
                         net (fo=1, routed)           0.583    15.480    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/pc[63]_i_20[0]
    SLICE_X71Y44         LUT6 (Prop_lut6_I4_O)        0.329    15.809 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/soc_cpu_wrap_0_8_LUT6_37/O
                         net (fo=64, routed)          1.063    16.872    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_mul/misaligned_epc_reg[63]
    SLICE_X54Y47         LUT4 (Prop_lut4_I2_O)        0.124    16.996 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_mul/jump_latch_i_2/O
                         net (fo=9, routed)           0.770    17.765    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe_bpu_en
    SLICE_X54Y51         LUT3 (Prop_lut3_I0_O)        0.124    17.889 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/soc_cpu_wrap_0_15_LUT3_32/O
                         net (fo=68, routed)          0.522    18.412    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/soc_cpu_wrap_0_15_net_93
    SLICE_X55Y54         LUT2 (Prop_lut2_I0_O)        0.124    18.536 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/soc_cpu_wrap_0_15_LUT2_24/O
                         net (fo=65, routed)          0.722    19.258    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/id2exe_branch_reg[0]
    SLICE_X55Y62         LUT2 (Prop_lut2_I1_O)        0.124    19.382 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/soc_cpu_wrap_0_15_LUT2_104/O
                         net (fo=3, routed)           0.837    20.219    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/jump
    SLICE_X55Y62         LUT2 (Prop_lut2_I1_O)        0.149    20.368 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/soc_cpu_wrap_0_15_LUT2_105/O
                         net (fo=65, routed)          1.323    21.690    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/soc_cpu_wrap_0_15_net_236
    SLICE_X57Y49         LUT6 (Prop_lut6_I3_O)        0.332    22.022 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/soc_cpu_wrap_0_15_LUT6_315/O
                         net (fo=2, routed)           1.393    23.415    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/pc_reg[5]
    SLICE_X57Y76         LUT3 (Prop_lut3_I0_O)        0.124    23.539 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/soc_cpu_wrap_0_9_LUT3_110/O
                         net (fo=1, routed)           0.294    23.834    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/soc_cpu_wrap_0_9_net_229
    SLICE_X58Y76         LUT6 (Prop_lut6_I5_O)        0.124    23.958 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/soc_cpu_wrap_0_9_LUT6_206/O
                         net (fo=1, routed)           0.000    23.958    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb_n_279
    SLICE_X58Y76         FDRE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_addr_pre_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.522    24.701    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/clk
    SLICE_X58Y76         FDRE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_addr_pre_reg[5]/C
                         clock pessimism              0.115    24.816    
                         clock uncertainty           -0.332    24.484    
    SLICE_X58Y76         FDRE (Setup_fdre_C_D)        0.079    24.563    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_addr_pre_reg[5]
  -------------------------------------------------------------------
                         required time                         24.563    
                         arrival time                         -23.958    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.628ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/ma2mr_fwd_table_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_addr_pre_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.262ns  (logic 4.304ns (23.568%)  route 13.958ns (76.432%))
  Logic Levels:           22  (CARRY4=6 LUT2=3 LUT3=4 LUT4=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -2.809ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 24.708 - 22.000 ) 
    Source Clock Delay      (SCD):    5.632ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       2.333     3.627    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124     3.751 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                         net (fo=7844, routed)        1.881     5.632    soc_i/cpu_wrap_0/inst/u_cpu_top/clk_0
    SLICE_X71Y37         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/ma2mr_fwd_table_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y37         FDCE (Prop_fdce_C_Q)         0.456     6.088 r  soc_i/cpu_wrap_0/inst/u_cpu_top/ma2mr_fwd_table_reg[17]/Q
                         net (fo=3, routed)           1.042     7.130    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/src1_ext_reg[31]_i_14_0[17]
    SLICE_X70Y38         LUT6 (Prop_lut6_I1_O)        0.124     7.254 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/soc_cpu_wrap_0_8_LUT6_18/O
                         net (fo=1, routed)           0.000     7.254    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/src1_ext[31]_i_36_n_0
    SLICE_X70Y38         MUXF7 (Prop_muxf7_I0_O)      0.212     7.466 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/src1_ext_reg[31]_i_15/O
                         net (fo=1, routed)           0.809     8.275    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/src1_ext_reg[31]_i_15_n_0
    SLICE_X69Y39         LUT6 (Prop_lut6_I3_O)        0.299     8.574 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/soc_cpu_wrap_0_8_LUT6_26/O
                         net (fo=83, routed)          1.888    10.462    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/src1_ext_reg[9]_1
    SLICE_X99Y32         LUT6 (Prop_lut6_I2_O)        0.124    10.586 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/soc_cpu_wrap_0_15_LUT6_105/O
                         net (fo=1, routed)           0.433    11.020    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/soc_cpu_wrap_0_15_net_141
    SLICE_X99Y32         LUT3 (Prop_lut3_I2_O)        0.124    11.144 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/soc_cpu_wrap_0_15_LUT3_114/O
                         net (fo=33, routed)          1.739    12.882    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/exe_rs1_data[4]
    SLICE_X76Y38         LUT4 (Prop_lut4_I0_O)        0.124    13.006 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/soc_cpu_wrap_0_8_LUT4_31/O
                         net (fo=3, routed)           0.603    13.610    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/soc_cpu_wrap_0_8_net_180
    SLICE_X70Y39         LUT3 (Prop_lut3_I2_O)        0.124    13.734 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/soc_cpu_wrap_0_8_LUT3_66/O
                         net (fo=1, routed)           0.000    13.734    soc_i/cpu_wrap_0/inst/u_cpu_top/u_bpu/flag0__63_carry__0_0[1]
    SLICE_X70Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.284 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_bpu/flag0__63_carry/CO[3]
                         net (fo=1, routed)           0.000    14.284    soc_i/cpu_wrap_0/inst/u_cpu_top/u_bpu/flag0__63_carry_n_0
    SLICE_X70Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.398 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_bpu/flag0__63_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.398    soc_i/cpu_wrap_0/inst/u_cpu_top/u_bpu/flag0__63_carry__0_n_0
    SLICE_X70Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.512 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_bpu/flag0__63_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.512    soc_i/cpu_wrap_0/inst/u_cpu_top/u_bpu/flag0__63_carry__1_n_0
    SLICE_X70Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.626 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_bpu/flag0__63_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.626    soc_i/cpu_wrap_0/inst/u_cpu_top/u_bpu/flag0__63_carry__2_n_0
    SLICE_X70Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.740 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_bpu/flag0__63_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.740    soc_i/cpu_wrap_0/inst/u_cpu_top/u_bpu/flag0__63_carry__3_n_0
    SLICE_X70Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.897 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_bpu/flag0__63_carry__4/CO[1]
                         net (fo=1, routed)           0.583    15.480    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/pc[63]_i_20[0]
    SLICE_X71Y44         LUT6 (Prop_lut6_I4_O)        0.329    15.809 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/soc_cpu_wrap_0_8_LUT6_37/O
                         net (fo=64, routed)          1.063    16.872    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_mul/misaligned_epc_reg[63]
    SLICE_X54Y47         LUT4 (Prop_lut4_I2_O)        0.124    16.996 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_mul/jump_latch_i_2/O
                         net (fo=9, routed)           0.770    17.765    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe_bpu_en
    SLICE_X54Y51         LUT3 (Prop_lut3_I0_O)        0.124    17.889 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/soc_cpu_wrap_0_15_LUT3_32/O
                         net (fo=68, routed)          0.522    18.412    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/soc_cpu_wrap_0_15_net_93
    SLICE_X55Y54         LUT2 (Prop_lut2_I0_O)        0.124    18.536 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/soc_cpu_wrap_0_15_LUT2_24/O
                         net (fo=65, routed)          0.722    19.258    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/id2exe_branch_reg[0]
    SLICE_X55Y62         LUT2 (Prop_lut2_I1_O)        0.124    19.382 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/soc_cpu_wrap_0_15_LUT2_104/O
                         net (fo=3, routed)           0.837    20.219    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/jump
    SLICE_X55Y62         LUT2 (Prop_lut2_I1_O)        0.149    20.368 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/soc_cpu_wrap_0_15_LUT2_105/O
                         net (fo=65, routed)          1.387    21.754    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/soc_cpu_wrap_0_15_net_236
    SLICE_X60Y72         LUT6 (Prop_lut6_I3_O)        0.332    22.086 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/soc_cpu_wrap_0_15_LUT6_247/O
                         net (fo=2, routed)           0.994    23.080    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/pc_reg[32]
    SLICE_X59Y82         LUT3 (Prop_lut3_I0_O)        0.124    23.204 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/soc_cpu_wrap_0_9_LUT3_100/O
                         net (fo=1, routed)           0.566    23.770    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/soc_cpu_wrap_0_9_net_219
    SLICE_X56Y82         LUT6 (Prop_lut6_I5_O)        0.124    23.894 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/soc_cpu_wrap_0_9_LUT6_196/O
                         net (fo=1, routed)           0.000    23.894    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb_n_252
    SLICE_X56Y82         FDRE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_addr_pre_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.529    24.708    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/clk
    SLICE_X56Y82         FDRE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_addr_pre_reg[32]/C
                         clock pessimism              0.115    24.823    
                         clock uncertainty           -0.332    24.491    
    SLICE_X56Y82         FDRE (Setup_fdre_C_D)        0.031    24.522    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_addr_pre_reg[32]
  -------------------------------------------------------------------
                         required time                         24.522    
                         arrival time                         -23.894    
  -------------------------------------------------------------------
                         slack                                  0.628    

Slack (MET) :             0.661ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/ma2mr_fwd_table_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_addr_pre_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.281ns  (logic 4.071ns (22.269%)  route 14.210ns (77.731%))
  Logic Levels:           22  (CARRY4=6 LUT2=1 LUT3=4 LUT4=3 LUT6=7 MUXF7=1)
  Clock Path Skew:        -2.803ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 24.714 - 22.000 ) 
    Source Clock Delay      (SCD):    5.632ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       2.333     3.627    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124     3.751 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                         net (fo=7844, routed)        1.881     5.632    soc_i/cpu_wrap_0/inst/u_cpu_top/clk_0
    SLICE_X71Y37         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/ma2mr_fwd_table_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y37         FDCE (Prop_fdce_C_Q)         0.456     6.088 r  soc_i/cpu_wrap_0/inst/u_cpu_top/ma2mr_fwd_table_reg[17]/Q
                         net (fo=3, routed)           1.042     7.130    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/src1_ext_reg[31]_i_14_0[17]
    SLICE_X70Y38         LUT6 (Prop_lut6_I1_O)        0.124     7.254 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/soc_cpu_wrap_0_8_LUT6_18/O
                         net (fo=1, routed)           0.000     7.254    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/src1_ext[31]_i_36_n_0
    SLICE_X70Y38         MUXF7 (Prop_muxf7_I0_O)      0.212     7.466 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/src1_ext_reg[31]_i_15/O
                         net (fo=1, routed)           0.809     8.275    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/src1_ext_reg[31]_i_15_n_0
    SLICE_X69Y39         LUT6 (Prop_lut6_I3_O)        0.299     8.574 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/soc_cpu_wrap_0_8_LUT6_26/O
                         net (fo=83, routed)          1.888    10.462    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/src1_ext_reg[9]_1
    SLICE_X99Y32         LUT6 (Prop_lut6_I2_O)        0.124    10.586 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/soc_cpu_wrap_0_15_LUT6_105/O
                         net (fo=1, routed)           0.433    11.020    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/soc_cpu_wrap_0_15_net_141
    SLICE_X99Y32         LUT3 (Prop_lut3_I2_O)        0.124    11.144 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/soc_cpu_wrap_0_15_LUT3_114/O
                         net (fo=33, routed)          1.739    12.882    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/exe_rs1_data[4]
    SLICE_X76Y38         LUT4 (Prop_lut4_I0_O)        0.124    13.006 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/soc_cpu_wrap_0_8_LUT4_31/O
                         net (fo=3, routed)           0.603    13.610    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/soc_cpu_wrap_0_8_net_180
    SLICE_X70Y39         LUT3 (Prop_lut3_I2_O)        0.124    13.734 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/soc_cpu_wrap_0_8_LUT3_66/O
                         net (fo=1, routed)           0.000    13.734    soc_i/cpu_wrap_0/inst/u_cpu_top/u_bpu/flag0__63_carry__0_0[1]
    SLICE_X70Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.284 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_bpu/flag0__63_carry/CO[3]
                         net (fo=1, routed)           0.000    14.284    soc_i/cpu_wrap_0/inst/u_cpu_top/u_bpu/flag0__63_carry_n_0
    SLICE_X70Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.398 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_bpu/flag0__63_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.398    soc_i/cpu_wrap_0/inst/u_cpu_top/u_bpu/flag0__63_carry__0_n_0
    SLICE_X70Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.512 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_bpu/flag0__63_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.512    soc_i/cpu_wrap_0/inst/u_cpu_top/u_bpu/flag0__63_carry__1_n_0
    SLICE_X70Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.626 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_bpu/flag0__63_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.626    soc_i/cpu_wrap_0/inst/u_cpu_top/u_bpu/flag0__63_carry__2_n_0
    SLICE_X70Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.740 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_bpu/flag0__63_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.740    soc_i/cpu_wrap_0/inst/u_cpu_top/u_bpu/flag0__63_carry__3_n_0
    SLICE_X70Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.897 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_bpu/flag0__63_carry__4/CO[1]
                         net (fo=1, routed)           0.583    15.480    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/pc[63]_i_20[0]
    SLICE_X71Y44         LUT6 (Prop_lut6_I4_O)        0.329    15.809 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/soc_cpu_wrap_0_8_LUT6_37/O
                         net (fo=64, routed)          1.063    16.872    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_mul/misaligned_epc_reg[63]
    SLICE_X54Y47         LUT4 (Prop_lut4_I2_O)        0.124    16.996 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_mul/jump_latch_i_2/O
                         net (fo=9, routed)           0.770    17.765    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe_bpu_en
    SLICE_X54Y51         LUT3 (Prop_lut3_I0_O)        0.124    17.889 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/soc_cpu_wrap_0_15_LUT3_32/O
                         net (fo=68, routed)          0.853    18.743    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/soc_cpu_wrap_0_15_net_93
    SLICE_X53Y53         LUT6 (Prop_lut6_I3_O)        0.124    18.867 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/soc_cpu_wrap_0_15_LUT6_245/O
                         net (fo=2, routed)           0.869    19.736    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/soc_cpu_wrap_0_15_net_345
    SLICE_X53Y61         LUT2 (Prop_lut2_I1_O)        0.124    19.860 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/soc_cpu_wrap_0_15_LUT2_120/O
                         net (fo=32, routed)          1.320    21.179    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/soc_cpu_wrap_0_15_net_351
    SLICE_X58Y70         LUT4 (Prop_lut4_I1_O)        0.124    21.303 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/soc_cpu_wrap_0_15_LUT4_115/O
                         net (fo=1, routed)           0.815    22.118    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/soc_cpu_wrap_0_15_net_415
    SLICE_X59Y77         LUT6 (Prop_lut6_I5_O)        0.124    22.242 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/soc_cpu_wrap_0_15_LUT6_292/O
                         net (fo=2, routed)           0.971    23.213    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/pc_reg[50]
    SLICE_X54Y91         LUT3 (Prop_lut3_I0_O)        0.124    23.337 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/soc_cpu_wrap_0_9_LUT3_119/O
                         net (fo=1, routed)           0.452    23.789    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/soc_cpu_wrap_0_9_net_238
    SLICE_X54Y91         LUT6 (Prop_lut6_I5_O)        0.124    23.913 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/soc_cpu_wrap_0_9_LUT6_215/O
                         net (fo=1, routed)           0.000    23.913    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb_n_234
    SLICE_X54Y91         FDRE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_addr_pre_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.535    24.714    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/clk
    SLICE_X54Y91         FDRE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_addr_pre_reg[50]/C
                         clock pessimism              0.115    24.829    
                         clock uncertainty           -0.332    24.497    
    SLICE_X54Y91         FDRE (Setup_fdre_C_D)        0.077    24.574    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_addr_pre_reg[50]
  -------------------------------------------------------------------
                         required time                         24.574    
                         arrival time                         -23.913    
  -------------------------------------------------------------------
                         slack                                  0.661    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/pc_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_insn_badaddr_reg[60]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.597ns  (logic 0.186ns (11.649%)  route 1.411ns (88.351%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.423ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       0.547     0.883    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/clk
    SLICE_X47Y70         FDRE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/pc_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y70         FDRE (Prop_fdre_C_Q)         0.141     1.024 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/pc_reg[60]/Q
                         net (fo=8, routed)           1.411     2.434    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/pc_reg[63]_0[60]
    SLICE_X42Y65         LUT4 (Prop_lut4_I2_O)        0.045     2.479 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/soc_cpu_wrap_0_8_LUT4_142/O
                         net (fo=1, routed)           0.000     2.479    soc_i/cpu_wrap_0/inst/u_cpu_top/if_insn_badaddr[60]
    SLICE_X42Y65         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_insn_badaddr_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.108     1.474    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.056     1.530 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                         net (fo=7844, routed)        0.806     2.336    soc_i/cpu_wrap_0/inst/u_cpu_top/clk_0
    SLICE_X42Y65         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_insn_badaddr_reg[60]/C
                         clock pessimism             -0.030     2.306    
    SLICE_X42Y65         FDCE (Hold_fdce_C_D)         0.121     2.427    soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_insn_badaddr_reg[60]
  -------------------------------------------------------------------
                         required time                         -2.427    
                         arrival time                           2.479    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/misaligned_epc_reg[54]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_insn_misaligned_epc_reg[54]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.840ns  (logic 0.141ns (7.664%)  route 1.699ns (92.336%))
  Logic Levels:           0  
  Clock Path Skew:        1.715ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.650ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       0.570     0.906    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/clk
    SLICE_X61Y70         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/misaligned_epc_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDCE (Prop_fdce_C_Q)         0.141     1.047 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/misaligned_epc_reg[54]/Q
                         net (fo=1, routed)           1.699     2.745    soc_i/cpu_wrap_0/inst/u_cpu_top/if_insn_misaligned_epc[54]
    SLICE_X63Y70         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_insn_misaligned_epc_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.108     1.474    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.056     1.530 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                         net (fo=7844, routed)        1.121     2.650    soc_i/cpu_wrap_0/inst/u_cpu_top/clk_0
    SLICE_X63Y70         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_insn_misaligned_epc_reg[54]/C
                         clock pessimism             -0.030     2.620    
    SLICE_X63Y70         FDCE (Hold_fdce_C_D)         0.072     2.692    soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_insn_misaligned_epc_reg[54]
  -------------------------------------------------------------------
                         required time                         -2.692    
                         arrival time                           2.745    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/pc_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_pc_reg[52]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.725ns  (logic 0.141ns (8.174%)  route 1.584ns (91.826%))
  Logic Levels:           0  
  Clock Path Skew:        1.607ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.517ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       0.544     0.880    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/clk
    SLICE_X51Y69         FDRE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/pc_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDRE (Prop_fdre_C_Q)         0.141     1.021 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/pc_reg[52]/Q
                         net (fo=8, routed)           1.584     2.605    soc_i/cpu_wrap_0/inst/u_cpu_top/if_pc[52]
    SLICE_X42Y66         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_pc_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.108     1.474    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.056     1.530 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                         net (fo=7844, routed)        0.987     2.517    soc_i/cpu_wrap_0/inst/u_cpu_top/clk_0
    SLICE_X42Y66         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_pc_reg[52]/C
                         clock pessimism             -0.030     2.487    
    SLICE_X42Y66         FDCE (Hold_fdce_C_D)         0.064     2.551    soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_pc_reg[52]
  -------------------------------------------------------------------
                         required time                         -2.551    
                         arrival time                           2.605    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dbgapb/wdata_reg_reg[62]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/id2exe_ext_csr_wdata_reg[62]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.692ns  (logic 0.141ns (8.335%)  route 1.551ns (91.665%))
  Logic Levels:           0  
  Clock Path Skew:        1.571ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.493ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       0.557     0.893    soc_i/cpu_wrap_0/inst/u_dbgapb/clk
    SLICE_X49Y36         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dbgapb/wdata_reg_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y36         FDCE (Prop_fdce_C_Q)         0.141     1.034 r  soc_i/cpu_wrap_0/inst/u_dbgapb/wdata_reg_reg[62]/Q
                         net (fo=2, routed)           1.551     2.584    soc_i/cpu_wrap_0/inst/u_cpu_top/wdata_out[62]
    SLICE_X61Y39         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/id2exe_ext_csr_wdata_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.108     1.474    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.056     1.530 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                         net (fo=7844, routed)        0.964     2.493    soc_i/cpu_wrap_0/inst/u_cpu_top/clk_0
    SLICE_X61Y39         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/id2exe_ext_csr_wdata_reg[62]/C
                         clock pessimism             -0.030     2.463    
    SLICE_X61Y39         FDCE (Hold_fdce_C_D)         0.066     2.529    soc_i/cpu_wrap_0/inst/u_cpu_top/id2exe_ext_csr_wdata_reg[62]
  -------------------------------------------------------------------
                         required time                         -2.529    
                         arrival time                           2.584    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_pmu/scounteren_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/id2exe_csr_rdata_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.792ns  (logic 0.231ns (12.892%)  route 1.561ns (87.108%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.666ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.614ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       0.582     0.918    soc_i/cpu_wrap_0/inst/u_cpu_top/u_pmu/clk
    SLICE_X85Y57         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_pmu/scounteren_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y57         FDCE (Prop_fdce_C_Q)         0.141     1.059 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_pmu/scounteren_reg[5]/Q
                         net (fo=3, routed)           0.401     1.460    soc_i/cpu_wrap_0/inst/u_dbgapb/id2exe_csr_rdata[31]_i_7_2[5]
    SLICE_X82Y57         LUT6 (Prop_lut6_I0_O)        0.045     1.505 r  soc_i/cpu_wrap_0/inst/u_dbgapb/soc_cpu_wrap_0_28_LUT6_390/O
                         net (fo=1, routed)           0.310     1.815    soc_i/cpu_wrap_0/inst/u_dbgapb/soc_cpu_wrap_0_28_net_563
    SLICE_X81Y57         LUT6 (Prop_lut6_I4_O)        0.045     1.860 r  soc_i/cpu_wrap_0/inst/u_dbgapb/soc_cpu_wrap_0_28_LUT6_395/O
                         net (fo=2, routed)           0.849     2.709    soc_i/cpu_wrap_0/inst/u_cpu_top/id2exe_csr_rdata_reg[63]_0[5]
    SLICE_X69Y40         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/id2exe_csr_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.108     1.474    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.056     1.530 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                         net (fo=7844, routed)        1.084     2.614    soc_i/cpu_wrap_0/inst/u_cpu_top/clk_0
    SLICE_X69Y40         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/id2exe_csr_rdata_reg[5]/C
                         clock pessimism             -0.030     2.584    
    SLICE_X69Y40         FDCE (Hold_fdce_C_D)         0.070     2.654    soc_i/cpu_wrap_0/inst/u_cpu_top/id2exe_csr_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.654    
                         arrival time                           2.709    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/pc_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_pc_reg[34]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.633ns  (logic 0.141ns (8.634%)  route 1.492ns (91.366%))
  Logic Levels:           0  
  Clock Path Skew:        1.518ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.434ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       0.551     0.887    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/clk
    SLICE_X49Y64         FDRE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/pc_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/pc_reg[34]/Q
                         net (fo=8, routed)           1.492     2.520    soc_i/cpu_wrap_0/inst/u_cpu_top/if_pc[34]
    SLICE_X44Y64         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_pc_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.108     1.474    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.056     1.530 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                         net (fo=7844, routed)        0.905     2.434    soc_i/cpu_wrap_0/inst/u_cpu_top/clk_0
    SLICE_X44Y64         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_pc_reg[34]/C
                         clock pessimism             -0.030     2.404    
    SLICE_X44Y64         FDCE (Hold_fdce_C_D)         0.059     2.463    soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_pc_reg[34]
  -------------------------------------------------------------------
                         required time                         -2.463    
                         arrival time                           2.520    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dbgapb/wdata_reg_reg[45]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/id2exe_ext_csr_wdata_reg[45]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.460ns  (logic 0.141ns (9.657%)  route 1.319ns (90.343%))
  Logic Levels:           0  
  Clock Path Skew:        1.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       0.552     0.888    soc_i/cpu_wrap_0/inst/u_dbgapb/clk
    SLICE_X51Y32         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dbgapb/wdata_reg_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDCE (Prop_fdce_C_Q)         0.141     1.029 r  soc_i/cpu_wrap_0/inst/u_dbgapb/wdata_reg_reg[45]/Q
                         net (fo=2, routed)           1.319     2.348    soc_i/cpu_wrap_0/inst/u_cpu_top/wdata_out[45]
    SLICE_X51Y36         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/id2exe_ext_csr_wdata_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.108     1.474    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.056     1.530 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                         net (fo=7844, routed)        0.720     2.250    soc_i/cpu_wrap_0/inst/u_cpu_top/clk_0
    SLICE_X51Y36         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/id2exe_ext_csr_wdata_reg[45]/C
                         clock pessimism             -0.030     2.220    
    SLICE_X51Y36         FDCE (Hold_fdce_C_D)         0.071     2.291    soc_i/cpu_wrap_0/inst/u_cpu_top/id2exe_ext_csr_wdata_reg[45]
  -------------------------------------------------------------------
                         required time                         -2.291    
                         arrival time                           2.348    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dbgapb/wdata_reg_reg[41]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/id2exe_ext_csr_wdata_reg[41]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.368ns  (logic 0.141ns (10.304%)  route 1.227ns (89.696%))
  Logic Levels:           0  
  Clock Path Skew:        1.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.174ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       0.560     0.896    soc_i/cpu_wrap_0/inst/u_dbgapb/clk
    SLICE_X47Y39         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dbgapb/wdata_reg_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y39         FDCE (Prop_fdce_C_Q)         0.141     1.037 r  soc_i/cpu_wrap_0/inst/u_dbgapb/wdata_reg_reg[41]/Q
                         net (fo=2, routed)           1.227     2.264    soc_i/cpu_wrap_0/inst/u_cpu_top/wdata_out[41]
    SLICE_X50Y41         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/id2exe_ext_csr_wdata_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.108     1.474    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.056     1.530 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                         net (fo=7844, routed)        0.644     2.174    soc_i/cpu_wrap_0/inst/u_cpu_top/clk_0
    SLICE_X50Y41         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/id2exe_ext_csr_wdata_reg[41]/C
                         clock pessimism             -0.030     2.144    
    SLICE_X50Y41         FDCE (Hold_fdce_C_D)         0.063     2.207    soc_i/cpu_wrap_0/inst/u_cpu_top/id2exe_ext_csr_wdata_reg[41]
  -------------------------------------------------------------------
                         required time                         -2.207    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/g_tlb_array[1].tag_array_reg[0][22]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/g_tlb_array[1].tag_out_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.206ns (48.440%)  route 0.219ns (51.560%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       0.565     0.901    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/clk
    SLICE_X34Y49         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/g_tlb_array[1].tag_array_reg[0][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.164     1.065 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/g_tlb_array[1].tag_array_reg[0][22]/Q
                         net (fo=1, routed)           0.219     1.284    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/g_tlb_array[1].tag_array_reg[0]__0[22]
    SLICE_X33Y50         LUT3 (Prop_lut3_I2_O)        0.042     1.326 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/g_tlb_array[1].tag_out[22]_i_1/O
                         net (fo=1, routed)           0.000     1.326    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/g_tlb_array[1].tag_out[22]_i_1_n_0
    SLICE_X33Y50         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/g_tlb_array[1].tag_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       0.826     1.192    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/clk
    SLICE_X33Y50         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/g_tlb_array[1].tag_out_reg[22]/C
                         clock pessimism             -0.030     1.162    
    SLICE_X33Y50         FDCE (Hold_fdce_C_D)         0.107     1.269    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/g_tlb_array[1].tag_out_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_d2_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/systime_reg[39]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.247ns (56.036%)  route 0.194ns (43.964%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       0.591     0.927    soc_i/cpu_wrap_0/inst/u_systimer/clk
    SLICE_X86Y47         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_d2_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y47         FDCE (Prop_fdce_C_Q)         0.148     1.075 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_d2_reg[39]/Q
                         net (fo=3, routed)           0.194     1.268    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_d2[39]
    SLICE_X86Y50         LUT2 (Prop_lut2_I0_O)        0.099     1.367 r  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_110_LUT2_1/O
                         net (fo=1, routed)           0.000     1.367    soc_i/cpu_wrap_0/inst/u_systimer/systime_pre[39]
    SLICE_X86Y50         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/systime_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       0.854     1.220    soc_i/cpu_wrap_0/inst/u_systimer/clk
    SLICE_X86Y50         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/systime_reg[39]/C
                         clock pessimism             -0.030     1.190    
    SLICE_X86Y50         FDCE (Hold_fdce_C_D)         0.120     1.310    soc_i/cpu_wrap_0/inst/u_systimer/systime_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.310    
                         arrival time                           1.367    
  -------------------------------------------------------------------
                         slack                                  0.057    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 11.000 }
Period(ns):         22.000
Sources:            { soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         22.000      19.056     RAMB36_X1Y9    soc_i/cpu_wrap_0/inst/u_sram/memory_reg_0_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         22.000      19.056     RAMB36_X2Y9    soc_i/cpu_wrap_0/inst/u_sram/memory_reg_0_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         22.000      19.056     RAMB36_X1Y8    soc_i/cpu_wrap_0/inst/u_sram/memory_reg_0_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         22.000      19.056     RAMB36_X2Y6    soc_i/cpu_wrap_0/inst/u_sram/memory_reg_0_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         22.000      19.056     RAMB36_X2Y5    soc_i/cpu_wrap_0/inst/u_sram/memory_reg_0_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         22.000      19.056     RAMB36_X1Y7    soc_i/cpu_wrap_0/inst/u_sram/memory_reg_0_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         22.000      19.056     RAMB36_X0Y7    soc_i/cpu_wrap_0/inst/u_sram/memory_reg_0_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         22.000      19.056     RAMB36_X2Y7    soc_i/cpu_wrap_0/inst/u_sram/memory_reg_0_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         22.000      19.056     RAMB36_X0Y6    soc_i/cpu_wrap_0/inst/u_sram/memory_reg_1_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         22.000      19.056     RAMB36_X0Y4    soc_i/cpu_wrap_0/inst/u_sram/memory_reg_1_0_1/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X18Y36   soc_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X18Y36   soc_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X18Y36   soc_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X18Y36   soc_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X18Y36   soc_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X18Y36   soc_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         11.000      9.750      SLICE_X18Y36   soc_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         11.000      9.750      SLICE_X18Y36   soc_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X22Y41   soc_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X22Y41   soc_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X6Y18    soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X6Y18    soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X6Y18    soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X6Y18    soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X6Y18    soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X6Y18    soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         11.000      9.750      SLICE_X6Y18    soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         11.000      9.750      SLICE_X6Y18    soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X38Y121  soc_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X38Y121  soc_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sclk
  To Clock:  sclk

Setup :            0  Failing Endpoints,  Worst Slack       11.668ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        9.668ns,  Total Violation        0.000ns
PW    :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.668ns  (required time - arrival time)
  Source:                 sclk_0
                            (clock source 'sclk'  {rise@0.000ns fall@22.000ns period=44.000ns})
  Destination:            sclk_0
                            (output port clocked by sclk  {rise@0.000ns fall@22.000ns period=44.000ns})
  Path Group:             sclk
  Path Type:              Max at Slow Process Corner
  Requirement:            22.000ns  (sclk rise@44.000ns - sclk fall@22.000ns)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Output Delay:           10.000ns
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.702ns = ( 52.702 - 44.000 ) 
    Source Clock Delay      (SCD):    9.644ns = ( 31.644 - 22.000 ) 
    Clock Pessimism Removal (CPR):    0.943ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk fall edge)      22.000    22.000 f  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    23.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    23.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.748    25.042    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X26Y7          FDCE (Prop_fdce_C_Q)         0.518    25.560 f  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           2.564    28.124    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         3.520    31.644 f  sclk_0_OBUF_inst/O
  -------------------------------------------------------------------    -------------------
                         net (fo=0)                   0.000    31.644    sclk_0
    V6                                                                f  sclk_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      44.000    44.000 r  
    PS7_X0Y0             PS7                          0.000    44.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    45.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    45.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.571    46.750    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X26Y7          FDCE (Prop_fdce_C_Q)         0.418    47.168 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           2.215    49.384    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         3.318    52.702 r  sclk_0_OBUF_inst/O
                         net (fo=0)                   0.000    52.702    sclk_0
    V6                                                                r  sclk_0 (OUT)
                         clock pessimism              0.943    53.644    
                         clock uncertainty           -0.332    53.312    
                         output delay               -10.000    43.312    
  -------------------------------------------------------------------
                         required time                         43.312    
                         arrival time                         -31.644    
  -------------------------------------------------------------------
                         slack                                 11.668    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.668ns  (arrival time - required time)
  Source:                 sclk_0
                            (clock source 'sclk'  {rise@0.000ns fall@22.000ns period=44.000ns})
  Destination:            sclk_0
                            (output port clocked by sclk  {rise@0.000ns fall@22.000ns period=44.000ns})
  Path Group:             sclk
  Path Type:              Min at Slow Process Corner
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Output Delay:           10.000ns
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.644ns
    Source Clock Delay      (SCD):    8.702ns
    Clock Pessimism Removal (CPR):    0.943ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.571     2.750    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X26Y7          FDCE (Prop_fdce_C_Q)         0.418     3.168 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           2.215     5.384    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         3.318     8.702 r  sclk_0_OBUF_inst/O
  -------------------------------------------------------------------    -------------------
                         net (fo=0)                   0.000     8.702    sclk_0
    V6                                                                r  sclk_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.748     3.042    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X26Y7          FDCE (Prop_fdce_C_Q)         0.518     3.560 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           2.564     6.124    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         3.520     9.644 r  sclk_0_OBUF_inst/O
                         net (fo=0)                   0.000     9.644    sclk_0
    V6                                                                r  sclk_0 (OUT)
                         clock pessimism             -0.943     8.702    
                         clock uncertainty            0.332     9.034    
                         output delay               -10.000    -0.966    
  -------------------------------------------------------------------
                         required time                          0.966    
                         arrival time                           8.702    
  -------------------------------------------------------------------
                         slack                                  9.668    






---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack      971.601ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      499.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             971.601ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[46]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[54]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        13.236ns  (logic 3.909ns (29.532%)  route 9.327ns (70.468%))
  Logic Levels:           22  (CARRY4=14 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 1002.726 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.740     3.034    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y47         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y47         FDCE (Prop_fdce_C_Q)         0.456     3.490 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[46]/Q
                         net (fo=2, routed)           1.479     4.969    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[46]
    SLICE_X89Y48         LUT6 (Prop_lut6_I0_O)        0.124     5.093 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT6_1/O
                         net (fo=4, routed)           1.483     6.576    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[47]
    SLICE_X87Y42         LUT4 (Prop_lut4_I0_O)        0.124     6.700 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT4_1/O
                         net (fo=2, routed)           0.667     7.367    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_net_8
    SLICE_X87Y42         LUT5 (Prop_lut5_I2_O)        0.124     7.491 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT5/O
                         net (fo=16, routed)          1.795     9.286    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k_n_65
    SLICE_X91Y34         LUT4 (Prop_lut4_I1_O)        0.124     9.410 r  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_110_LUT4_64/O
                         net (fo=2, routed)           0.838    10.248    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[4]_i_2
    SLICE_X88Y34         LUT3 (Prop_lut3_I1_O)        0.124    10.372 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT3/O
                         net (fo=2, routed)           0.430    10.802    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/I52[3]
    SLICE_X88Y34         LUT2 (Prop_lut2_I1_O)        0.124    10.926 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT2/O
                         net (fo=3, routed)           0.807    11.733    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_net_2
    SLICE_X89Y33         LUT3 (Prop_lut3_I2_O)        0.124    11.857 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT3_1/O
                         net (fo=1, routed)           0.525    12.382    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[0]
    SLICE_X88Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.962 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.962    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2_n_0
    SLICE_X88Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.076 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.076    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2_n_0
    SLICE_X88Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.190 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.190    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2_n_0
    SLICE_X88Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.304 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.304    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2_n_0
    SLICE_X88Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.418 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.418    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2_n_0
    SLICE_X88Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.532 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.532    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2_n_0
    SLICE_X88Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.646 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.646    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2_n_0
    SLICE_X88Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.760 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.760    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2_n_0
    SLICE_X88Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.874 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.874    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2_n_0
    SLICE_X88Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.988 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.988    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2_n_0
    SLICE_X88Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.102 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.102    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2_n_0
    SLICE_X88Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.216 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.216    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2_n_0
    SLICE_X88Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.330 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.330    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2_n_0
    SLICE_X88Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.664 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2/O[1]
                         net (fo=2, routed)           1.303    15.967    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[54]
    SLICE_X89Y50         LUT2 (Prop_lut2_I0_O)        0.303    16.270 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[54]_i_1/O
                         net (fo=1, routed)           0.000    16.270    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[54]
    SLICE_X89Y50         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.547  1002.726    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y50         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[54]/C
                         clock pessimism              0.115  1002.841    
                         clock uncertainty          -15.000   987.841    
    SLICE_X89Y50         FDCE (Setup_fdce_C_D)        0.031   987.872    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[54]
  -------------------------------------------------------------------
                         required time                        987.872    
                         arrival time                         -16.270    
  -------------------------------------------------------------------
                         slack                                971.601    

Slack (MET) :             971.616ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[46]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[53]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        13.265ns  (logic 3.937ns (29.679%)  route 9.328ns (70.321%))
  Logic Levels:           22  (CARRY4=14 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 1002.726 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.740     3.034    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y47         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y47         FDCE (Prop_fdce_C_Q)         0.456     3.490 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[46]/Q
                         net (fo=2, routed)           1.479     4.969    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[46]
    SLICE_X89Y48         LUT6 (Prop_lut6_I0_O)        0.124     5.093 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT6_1/O
                         net (fo=4, routed)           1.483     6.576    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[47]
    SLICE_X87Y42         LUT4 (Prop_lut4_I0_O)        0.124     6.700 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT4_1/O
                         net (fo=2, routed)           0.667     7.367    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_net_8
    SLICE_X87Y42         LUT5 (Prop_lut5_I2_O)        0.124     7.491 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT5/O
                         net (fo=16, routed)          1.795     9.286    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k_n_65
    SLICE_X91Y34         LUT4 (Prop_lut4_I1_O)        0.124     9.410 r  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_110_LUT4_64/O
                         net (fo=2, routed)           0.838    10.248    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[4]_i_2
    SLICE_X88Y34         LUT3 (Prop_lut3_I1_O)        0.124    10.372 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT3/O
                         net (fo=2, routed)           0.430    10.802    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/I52[3]
    SLICE_X88Y34         LUT2 (Prop_lut2_I1_O)        0.124    10.926 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT2/O
                         net (fo=3, routed)           0.807    11.733    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_net_2
    SLICE_X89Y33         LUT3 (Prop_lut3_I2_O)        0.124    11.857 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT3_1/O
                         net (fo=1, routed)           0.525    12.382    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[0]
    SLICE_X88Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.962 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.962    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2_n_0
    SLICE_X88Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.076 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.076    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2_n_0
    SLICE_X88Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.190 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.190    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2_n_0
    SLICE_X88Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.304 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.304    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2_n_0
    SLICE_X88Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.418 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.418    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2_n_0
    SLICE_X88Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.532 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.532    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2_n_0
    SLICE_X88Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.646 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.646    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2_n_0
    SLICE_X88Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.760 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.760    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2_n_0
    SLICE_X88Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.874 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.874    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2_n_0
    SLICE_X88Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.988 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.988    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2_n_0
    SLICE_X88Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.102 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.102    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2_n_0
    SLICE_X88Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.216 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.216    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2_n_0
    SLICE_X88Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.330 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.330    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2_n_0
    SLICE_X88Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.664 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2/O[1]
                         net (fo=2, routed)           1.304    15.968    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[54]
    SLICE_X89Y50         LUT2 (Prop_lut2_I1_O)        0.331    16.299 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[53]_i_1/O
                         net (fo=1, routed)           0.000    16.299    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[53]
    SLICE_X89Y50         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.547  1002.726    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y50         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[53]/C
                         clock pessimism              0.115  1002.841    
                         clock uncertainty          -15.000   987.841    
    SLICE_X89Y50         FDCE (Setup_fdce_C_D)        0.075   987.916    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[53]
  -------------------------------------------------------------------
                         required time                        987.916    
                         arrival time                         -16.299    
  -------------------------------------------------------------------
                         slack                                971.616    

Slack (MET) :             971.704ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[46]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        13.132ns  (logic 4.058ns (30.901%)  route 9.074ns (69.098%))
  Logic Levels:           24  (CARRY4=16 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 1002.726 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.740     3.034    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y47         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y47         FDCE (Prop_fdce_C_Q)         0.456     3.490 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[46]/Q
                         net (fo=2, routed)           1.479     4.969    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[46]
    SLICE_X89Y48         LUT6 (Prop_lut6_I0_O)        0.124     5.093 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT6_1/O
                         net (fo=4, routed)           1.483     6.576    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[47]
    SLICE_X87Y42         LUT4 (Prop_lut4_I0_O)        0.124     6.700 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT4_1/O
                         net (fo=2, routed)           0.667     7.367    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_net_8
    SLICE_X87Y42         LUT5 (Prop_lut5_I2_O)        0.124     7.491 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT5/O
                         net (fo=16, routed)          1.795     9.286    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k_n_65
    SLICE_X91Y34         LUT4 (Prop_lut4_I1_O)        0.124     9.410 r  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_110_LUT4_64/O
                         net (fo=2, routed)           0.838    10.248    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[4]_i_2
    SLICE_X88Y34         LUT3 (Prop_lut3_I1_O)        0.124    10.372 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT3/O
                         net (fo=2, routed)           0.430    10.802    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/I52[3]
    SLICE_X88Y34         LUT2 (Prop_lut2_I1_O)        0.124    10.926 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT2/O
                         net (fo=3, routed)           0.807    11.733    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_net_2
    SLICE_X89Y33         LUT3 (Prop_lut3_I2_O)        0.124    11.857 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT3_1/O
                         net (fo=1, routed)           0.525    12.382    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[0]
    SLICE_X88Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.962 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.962    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2_n_0
    SLICE_X88Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.076 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.076    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2_n_0
    SLICE_X88Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.190 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.190    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2_n_0
    SLICE_X88Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.304 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.304    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2_n_0
    SLICE_X88Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.418 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.418    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2_n_0
    SLICE_X88Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.532 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.532    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2_n_0
    SLICE_X88Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.646 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.646    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2_n_0
    SLICE_X88Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.760 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.760    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2_n_0
    SLICE_X88Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.874 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.874    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2_n_0
    SLICE_X88Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.988 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.988    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2_n_0
    SLICE_X88Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.102 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.102    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2_n_0
    SLICE_X88Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.216 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.216    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2_n_0
    SLICE_X88Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.330 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.330    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2_n_0
    SLICE_X88Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.444 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.444    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2_n_0
    SLICE_X88Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.558 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.558    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_3_n_0
    SLICE_X88Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    14.814 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_1/O[2]
                         net (fo=2, routed)           1.050    15.864    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[63]
    SLICE_X89Y52         LUT2 (Prop_lut2_I1_O)        0.302    16.166 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[62]_i_1/O
                         net (fo=1, routed)           0.000    16.166    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[62]
    SLICE_X89Y52         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.547  1002.726    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y52         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]/C
                         clock pessimism              0.115  1002.841    
                         clock uncertainty          -15.000   987.841    
    SLICE_X89Y52         FDCE (Setup_fdce_C_D)        0.029   987.870    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]
  -------------------------------------------------------------------
                         required time                        987.870    
                         arrival time                         -16.166    
  -------------------------------------------------------------------
                         slack                                971.704    

Slack (MET) :             971.723ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[46]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[61]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        13.159ns  (logic 4.165ns (31.651%)  route 8.994ns (68.349%))
  Logic Levels:           24  (CARRY4=16 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 1002.726 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.740     3.034    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y47         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y47         FDCE (Prop_fdce_C_Q)         0.456     3.490 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[46]/Q
                         net (fo=2, routed)           1.479     4.969    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[46]
    SLICE_X89Y48         LUT6 (Prop_lut6_I0_O)        0.124     5.093 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT6_1/O
                         net (fo=4, routed)           1.483     6.576    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[47]
    SLICE_X87Y42         LUT4 (Prop_lut4_I0_O)        0.124     6.700 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT4_1/O
                         net (fo=2, routed)           0.667     7.367    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_net_8
    SLICE_X87Y42         LUT5 (Prop_lut5_I2_O)        0.124     7.491 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT5/O
                         net (fo=16, routed)          1.795     9.286    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k_n_65
    SLICE_X91Y34         LUT4 (Prop_lut4_I1_O)        0.124     9.410 r  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_110_LUT4_64/O
                         net (fo=2, routed)           0.838    10.248    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[4]_i_2
    SLICE_X88Y34         LUT3 (Prop_lut3_I1_O)        0.124    10.372 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT3/O
                         net (fo=2, routed)           0.430    10.802    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/I52[3]
    SLICE_X88Y34         LUT2 (Prop_lut2_I1_O)        0.124    10.926 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT2/O
                         net (fo=3, routed)           0.807    11.733    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_net_2
    SLICE_X89Y33         LUT3 (Prop_lut3_I2_O)        0.124    11.857 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT3_1/O
                         net (fo=1, routed)           0.525    12.382    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[0]
    SLICE_X88Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.962 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.962    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2_n_0
    SLICE_X88Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.076 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.076    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2_n_0
    SLICE_X88Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.190 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.190    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2_n_0
    SLICE_X88Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.304 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.304    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2_n_0
    SLICE_X88Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.418 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.418    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2_n_0
    SLICE_X88Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.532 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.532    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2_n_0
    SLICE_X88Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.646 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.646    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2_n_0
    SLICE_X88Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.760 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.760    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2_n_0
    SLICE_X88Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.874 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.874    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2_n_0
    SLICE_X88Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.988 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.988    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2_n_0
    SLICE_X88Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.102 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.102    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2_n_0
    SLICE_X88Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.216 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.216    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2_n_0
    SLICE_X88Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.330 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.330    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2_n_0
    SLICE_X88Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.444 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.444    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2_n_0
    SLICE_X88Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.558 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.558    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_3_n_0
    SLICE_X88Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.892 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_1/O[1]
                         net (fo=2, routed)           0.970    15.862    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[62]
    SLICE_X89Y52         LUT2 (Prop_lut2_I1_O)        0.331    16.193 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[61]_i_1/O
                         net (fo=1, routed)           0.000    16.193    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[61]
    SLICE_X89Y52         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.547  1002.726    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y52         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[61]/C
                         clock pessimism              0.115  1002.841    
                         clock uncertainty          -15.000   987.841    
    SLICE_X89Y52         FDCE (Setup_fdce_C_D)        0.075   987.916    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[61]
  -------------------------------------------------------------------
                         required time                        987.916    
                         arrival time                         -16.193    
  -------------------------------------------------------------------
                         slack                                971.723    

Slack (MET) :             971.733ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[46]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        13.103ns  (logic 3.793ns (28.949%)  route 9.310ns (71.051%))
  Logic Levels:           22  (CARRY4=14 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 1002.726 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.740     3.034    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y47         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y47         FDCE (Prop_fdce_C_Q)         0.456     3.490 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[46]/Q
                         net (fo=2, routed)           1.479     4.969    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[46]
    SLICE_X89Y48         LUT6 (Prop_lut6_I0_O)        0.124     5.093 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT6_1/O
                         net (fo=4, routed)           1.483     6.576    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[47]
    SLICE_X87Y42         LUT4 (Prop_lut4_I0_O)        0.124     6.700 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT4_1/O
                         net (fo=2, routed)           0.667     7.367    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_net_8
    SLICE_X87Y42         LUT5 (Prop_lut5_I2_O)        0.124     7.491 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT5/O
                         net (fo=16, routed)          1.795     9.286    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k_n_65
    SLICE_X91Y34         LUT4 (Prop_lut4_I1_O)        0.124     9.410 r  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_110_LUT4_64/O
                         net (fo=2, routed)           0.838    10.248    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[4]_i_2
    SLICE_X88Y34         LUT3 (Prop_lut3_I1_O)        0.124    10.372 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT3/O
                         net (fo=2, routed)           0.430    10.802    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/I52[3]
    SLICE_X88Y34         LUT2 (Prop_lut2_I1_O)        0.124    10.926 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT2/O
                         net (fo=3, routed)           0.807    11.733    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_net_2
    SLICE_X89Y33         LUT3 (Prop_lut3_I2_O)        0.124    11.857 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT3_1/O
                         net (fo=1, routed)           0.525    12.382    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[0]
    SLICE_X88Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.962 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.962    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2_n_0
    SLICE_X88Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.076 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.076    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2_n_0
    SLICE_X88Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.190 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.190    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2_n_0
    SLICE_X88Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.304 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.304    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2_n_0
    SLICE_X88Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.418 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.418    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2_n_0
    SLICE_X88Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.532 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.532    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2_n_0
    SLICE_X88Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.646 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.646    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2_n_0
    SLICE_X88Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.760 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.760    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2_n_0
    SLICE_X88Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.874 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.874    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2_n_0
    SLICE_X88Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.988 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.988    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2_n_0
    SLICE_X88Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.102 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.102    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2_n_0
    SLICE_X88Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.216 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.216    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2_n_0
    SLICE_X88Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.330 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.330    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2_n_0
    SLICE_X88Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.552 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2/O[0]
                         net (fo=2, routed)           1.285    15.838    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[53]
    SLICE_X89Y50         LUT2 (Prop_lut2_I1_O)        0.299    16.137 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[52]_i_1/O
                         net (fo=1, routed)           0.000    16.137    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[52]
    SLICE_X89Y50         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.547  1002.726    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y50         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]/C
                         clock pessimism              0.115  1002.841    
                         clock uncertainty          -15.000   987.841    
    SLICE_X89Y50         FDCE (Setup_fdce_C_D)        0.029   987.870    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]
  -------------------------------------------------------------------
                         required time                        987.870    
                         arrival time                         -16.137    
  -------------------------------------------------------------------
                         slack                                971.733    

Slack (MET) :             971.785ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[46]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[55]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        13.097ns  (logic 3.919ns (29.922%)  route 9.178ns (70.077%))
  Logic Levels:           22  (CARRY4=14 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 1002.726 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.740     3.034    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y47         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y47         FDCE (Prop_fdce_C_Q)         0.456     3.490 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[46]/Q
                         net (fo=2, routed)           1.479     4.969    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[46]
    SLICE_X89Y48         LUT6 (Prop_lut6_I0_O)        0.124     5.093 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT6_1/O
                         net (fo=4, routed)           1.483     6.576    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[47]
    SLICE_X87Y42         LUT4 (Prop_lut4_I0_O)        0.124     6.700 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT4_1/O
                         net (fo=2, routed)           0.667     7.367    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_net_8
    SLICE_X87Y42         LUT5 (Prop_lut5_I2_O)        0.124     7.491 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT5/O
                         net (fo=16, routed)          1.795     9.286    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k_n_65
    SLICE_X91Y34         LUT4 (Prop_lut4_I1_O)        0.124     9.410 r  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_110_LUT4_64/O
                         net (fo=2, routed)           0.838    10.248    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[4]_i_2
    SLICE_X88Y34         LUT3 (Prop_lut3_I1_O)        0.124    10.372 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT3/O
                         net (fo=2, routed)           0.430    10.802    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/I52[3]
    SLICE_X88Y34         LUT2 (Prop_lut2_I1_O)        0.124    10.926 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT2/O
                         net (fo=3, routed)           0.807    11.733    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_net_2
    SLICE_X89Y33         LUT3 (Prop_lut3_I2_O)        0.124    11.857 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT3_1/O
                         net (fo=1, routed)           0.525    12.382    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[0]
    SLICE_X88Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.962 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.962    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2_n_0
    SLICE_X88Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.076 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.076    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2_n_0
    SLICE_X88Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.190 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.190    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2_n_0
    SLICE_X88Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.304 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.304    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2_n_0
    SLICE_X88Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.418 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.418    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2_n_0
    SLICE_X88Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.532 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.532    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2_n_0
    SLICE_X88Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.646 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.646    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2_n_0
    SLICE_X88Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.760 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.760    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2_n_0
    SLICE_X88Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.874 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.874    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2_n_0
    SLICE_X88Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.988 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.988    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2_n_0
    SLICE_X88Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.102 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.102    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2_n_0
    SLICE_X88Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.216 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.216    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2_n_0
    SLICE_X88Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.330 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.330    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2_n_0
    SLICE_X88Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.643 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2/O[3]
                         net (fo=2, routed)           1.154    15.797    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[56]
    SLICE_X89Y50         LUT2 (Prop_lut2_I1_O)        0.334    16.131 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[55]_i_1/O
                         net (fo=1, routed)           0.000    16.131    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[55]
    SLICE_X89Y50         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.547  1002.726    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y50         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[55]/C
                         clock pessimism              0.115  1002.841    
                         clock uncertainty          -15.000   987.841    
    SLICE_X89Y50         FDCE (Setup_fdce_C_D)        0.075   987.916    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[55]
  -------------------------------------------------------------------
                         required time                        987.916    
                         arrival time                         -16.131    
  -------------------------------------------------------------------
                         slack                                971.785    

Slack (MET) :             971.852ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[46]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[60]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        12.985ns  (logic 4.005ns (30.843%)  route 8.980ns (69.157%))
  Logic Levels:           23  (CARRY4=15 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 1002.726 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.740     3.034    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y47         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y47         FDCE (Prop_fdce_C_Q)         0.456     3.490 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[46]/Q
                         net (fo=2, routed)           1.479     4.969    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[46]
    SLICE_X89Y48         LUT6 (Prop_lut6_I0_O)        0.124     5.093 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT6_1/O
                         net (fo=4, routed)           1.483     6.576    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[47]
    SLICE_X87Y42         LUT4 (Prop_lut4_I0_O)        0.124     6.700 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT4_1/O
                         net (fo=2, routed)           0.667     7.367    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_net_8
    SLICE_X87Y42         LUT5 (Prop_lut5_I2_O)        0.124     7.491 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT5/O
                         net (fo=16, routed)          1.795     9.286    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k_n_65
    SLICE_X91Y34         LUT4 (Prop_lut4_I1_O)        0.124     9.410 r  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_110_LUT4_64/O
                         net (fo=2, routed)           0.838    10.248    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[4]_i_2
    SLICE_X88Y34         LUT3 (Prop_lut3_I1_O)        0.124    10.372 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT3/O
                         net (fo=2, routed)           0.430    10.802    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/I52[3]
    SLICE_X88Y34         LUT2 (Prop_lut2_I1_O)        0.124    10.926 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT2/O
                         net (fo=3, routed)           0.807    11.733    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_net_2
    SLICE_X89Y33         LUT3 (Prop_lut3_I2_O)        0.124    11.857 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT3_1/O
                         net (fo=1, routed)           0.525    12.382    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[0]
    SLICE_X88Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.962 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.962    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2_n_0
    SLICE_X88Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.076 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.076    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2_n_0
    SLICE_X88Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.190 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.190    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2_n_0
    SLICE_X88Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.304 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.304    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2_n_0
    SLICE_X88Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.418 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.418    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2_n_0
    SLICE_X88Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.532 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.532    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2_n_0
    SLICE_X88Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.646 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.646    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2_n_0
    SLICE_X88Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.760 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.760    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2_n_0
    SLICE_X88Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.874 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.874    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2_n_0
    SLICE_X88Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.988 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.988    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2_n_0
    SLICE_X88Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.102 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.102    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2_n_0
    SLICE_X88Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.216 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.216    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2_n_0
    SLICE_X88Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.330 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.330    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2_n_0
    SLICE_X88Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.444 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.444    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2_n_0
    SLICE_X88Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.757 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_3/O[3]
                         net (fo=2, routed)           0.956    15.713    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[60]
    SLICE_X89Y52         LUT2 (Prop_lut2_I0_O)        0.306    16.019 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[60]_i_1/O
                         net (fo=1, routed)           0.000    16.019    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[60]
    SLICE_X89Y52         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.547  1002.726    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y52         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[60]/C
                         clock pessimism              0.115  1002.841    
                         clock uncertainty          -15.000   987.841    
    SLICE_X89Y52         FDCE (Setup_fdce_C_D)        0.031   987.872    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[60]
  -------------------------------------------------------------------
                         required time                        987.872    
                         arrival time                         -16.019    
  -------------------------------------------------------------------
                         slack                                971.852    

Slack (MET) :             971.997ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[46]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[59]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        12.885ns  (logic 4.030ns (31.277%)  route 8.855ns (68.723%))
  Logic Levels:           23  (CARRY4=15 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 1002.726 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.740     3.034    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y47         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y47         FDCE (Prop_fdce_C_Q)         0.456     3.490 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[46]/Q
                         net (fo=2, routed)           1.479     4.969    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[46]
    SLICE_X89Y48         LUT6 (Prop_lut6_I0_O)        0.124     5.093 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT6_1/O
                         net (fo=4, routed)           1.483     6.576    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[47]
    SLICE_X87Y42         LUT4 (Prop_lut4_I0_O)        0.124     6.700 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT4_1/O
                         net (fo=2, routed)           0.667     7.367    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_net_8
    SLICE_X87Y42         LUT5 (Prop_lut5_I2_O)        0.124     7.491 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT5/O
                         net (fo=16, routed)          1.795     9.286    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k_n_65
    SLICE_X91Y34         LUT4 (Prop_lut4_I1_O)        0.124     9.410 r  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_110_LUT4_64/O
                         net (fo=2, routed)           0.838    10.248    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[4]_i_2
    SLICE_X88Y34         LUT3 (Prop_lut3_I1_O)        0.124    10.372 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT3/O
                         net (fo=2, routed)           0.430    10.802    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/I52[3]
    SLICE_X88Y34         LUT2 (Prop_lut2_I1_O)        0.124    10.926 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT2/O
                         net (fo=3, routed)           0.807    11.733    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_net_2
    SLICE_X89Y33         LUT3 (Prop_lut3_I2_O)        0.124    11.857 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT3_1/O
                         net (fo=1, routed)           0.525    12.382    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[0]
    SLICE_X88Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.962 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.962    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2_n_0
    SLICE_X88Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.076 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.076    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2_n_0
    SLICE_X88Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.190 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.190    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2_n_0
    SLICE_X88Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.304 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.304    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2_n_0
    SLICE_X88Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.418 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.418    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2_n_0
    SLICE_X88Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.532 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.532    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2_n_0
    SLICE_X88Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.646 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.646    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2_n_0
    SLICE_X88Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.760 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.760    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2_n_0
    SLICE_X88Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.874 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.874    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2_n_0
    SLICE_X88Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.988 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.988    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2_n_0
    SLICE_X88Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.102 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.102    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2_n_0
    SLICE_X88Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.216 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.216    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2_n_0
    SLICE_X88Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.330 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.330    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2_n_0
    SLICE_X88Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.444 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.444    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2_n_0
    SLICE_X88Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.757 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_3/O[3]
                         net (fo=2, routed)           0.831    15.588    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[60]
    SLICE_X89Y50         LUT2 (Prop_lut2_I1_O)        0.331    15.919 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[59]_i_1/O
                         net (fo=1, routed)           0.000    15.919    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[59]
    SLICE_X89Y50         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.547  1002.726    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y50         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[59]/C
                         clock pessimism              0.115  1002.841    
                         clock uncertainty          -15.000   987.841    
    SLICE_X89Y50         FDCE (Setup_fdce_C_D)        0.075   987.916    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[59]
  -------------------------------------------------------------------
                         required time                        987.916    
                         arrival time                         -15.919    
  -------------------------------------------------------------------
                         slack                                971.997    

Slack (MET) :             972.034ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[46]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[46]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        12.997ns  (logic 3.681ns (28.322%)  route 9.316ns (71.678%))
  Logic Levels:           20  (CARRY4=12 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 1002.744 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.740     3.034    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y47         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y47         FDCE (Prop_fdce_C_Q)         0.456     3.490 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[46]/Q
                         net (fo=2, routed)           1.479     4.969    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[46]
    SLICE_X89Y48         LUT6 (Prop_lut6_I0_O)        0.124     5.093 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT6_1/O
                         net (fo=4, routed)           1.483     6.576    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[47]
    SLICE_X87Y42         LUT4 (Prop_lut4_I0_O)        0.124     6.700 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT4_1/O
                         net (fo=2, routed)           0.667     7.367    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_net_8
    SLICE_X87Y42         LUT5 (Prop_lut5_I2_O)        0.124     7.491 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT5/O
                         net (fo=16, routed)          1.795     9.286    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k_n_65
    SLICE_X91Y34         LUT4 (Prop_lut4_I1_O)        0.124     9.410 r  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_110_LUT4_64/O
                         net (fo=2, routed)           0.838    10.248    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[4]_i_2
    SLICE_X88Y34         LUT3 (Prop_lut3_I1_O)        0.124    10.372 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT3/O
                         net (fo=2, routed)           0.430    10.802    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/I52[3]
    SLICE_X88Y34         LUT2 (Prop_lut2_I1_O)        0.124    10.926 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT2/O
                         net (fo=3, routed)           0.807    11.733    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_net_2
    SLICE_X89Y33         LUT3 (Prop_lut3_I2_O)        0.124    11.857 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT3_1/O
                         net (fo=1, routed)           0.525    12.382    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[0]
    SLICE_X88Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.962 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.962    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2_n_0
    SLICE_X88Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.076 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.076    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2_n_0
    SLICE_X88Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.190 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.190    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2_n_0
    SLICE_X88Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.304 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.304    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2_n_0
    SLICE_X88Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.418 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.418    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2_n_0
    SLICE_X88Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.532 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.532    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2_n_0
    SLICE_X88Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.646 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.646    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2_n_0
    SLICE_X88Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.760 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.760    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2_n_0
    SLICE_X88Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.874 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.874    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2_n_0
    SLICE_X88Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.988 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.988    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2_n_0
    SLICE_X88Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.102 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.102    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2_n_0
    SLICE_X88Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.436 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2/O[1]
                         net (fo=2, routed)           1.292    15.728    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[46]
    SLICE_X89Y47         LUT2 (Prop_lut2_I0_O)        0.303    16.031 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[46]_i_1/O
                         net (fo=1, routed)           0.000    16.031    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[46]
    SLICE_X89Y47         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.564  1002.743    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y47         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[46]/C
                         clock pessimism              0.291  1003.034    
                         clock uncertainty          -15.000   988.034    
    SLICE_X89Y47         FDCE (Setup_fdce_C_D)        0.031   988.065    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[46]
  -------------------------------------------------------------------
                         required time                        988.065    
                         arrival time                         -16.031    
  -------------------------------------------------------------------
                         slack                                972.034    

Slack (MET) :             972.052ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[46]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[45]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        13.023ns  (logic 3.709ns (28.481%)  route 9.314ns (71.519%))
  Logic Levels:           20  (CARRY4=12 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 1002.744 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.740     3.034    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y47         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y47         FDCE (Prop_fdce_C_Q)         0.456     3.490 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[46]/Q
                         net (fo=2, routed)           1.479     4.969    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[46]
    SLICE_X89Y48         LUT6 (Prop_lut6_I0_O)        0.124     5.093 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT6_1/O
                         net (fo=4, routed)           1.483     6.576    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[47]
    SLICE_X87Y42         LUT4 (Prop_lut4_I0_O)        0.124     6.700 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT4_1/O
                         net (fo=2, routed)           0.667     7.367    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_net_8
    SLICE_X87Y42         LUT5 (Prop_lut5_I2_O)        0.124     7.491 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT5/O
                         net (fo=16, routed)          1.795     9.286    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k_n_65
    SLICE_X91Y34         LUT4 (Prop_lut4_I1_O)        0.124     9.410 r  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_110_LUT4_64/O
                         net (fo=2, routed)           0.838    10.248    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[4]_i_2
    SLICE_X88Y34         LUT3 (Prop_lut3_I1_O)        0.124    10.372 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT3/O
                         net (fo=2, routed)           0.430    10.802    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/I52[3]
    SLICE_X88Y34         LUT2 (Prop_lut2_I1_O)        0.124    10.926 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT2/O
                         net (fo=3, routed)           0.807    11.733    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_net_2
    SLICE_X89Y33         LUT3 (Prop_lut3_I2_O)        0.124    11.857 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT3_1/O
                         net (fo=1, routed)           0.525    12.382    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[0]
    SLICE_X88Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.962 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.962    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2_n_0
    SLICE_X88Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.076 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.076    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2_n_0
    SLICE_X88Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.190 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.190    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2_n_0
    SLICE_X88Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.304 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.304    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2_n_0
    SLICE_X88Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.418 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.418    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2_n_0
    SLICE_X88Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.532 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.532    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2_n_0
    SLICE_X88Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.646 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.646    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2_n_0
    SLICE_X88Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.760 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.760    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2_n_0
    SLICE_X88Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.874 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.874    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2_n_0
    SLICE_X88Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.988 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.988    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2_n_0
    SLICE_X88Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.102 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.102    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2_n_0
    SLICE_X88Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.436 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2/O[1]
                         net (fo=2, routed)           1.290    15.726    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[46]
    SLICE_X89Y47         LUT2 (Prop_lut2_I1_O)        0.331    16.057 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[45]_i_1/O
                         net (fo=1, routed)           0.000    16.057    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[45]
    SLICE_X89Y47         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.564  1002.743    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y47         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[45]/C
                         clock pessimism              0.291  1003.034    
                         clock uncertainty          -15.000   988.034    
    SLICE_X89Y47         FDCE (Setup_fdce_C_D)        0.075   988.109    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[45]
  -------------------------------------------------------------------
                         required time                        988.109    
                         arrival time                         -16.057    
  -------------------------------------------------------------------
                         slack                                972.052    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[59]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.406ns (73.043%)  route 0.150ns (26.957%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.584     0.920    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y50         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y50         FDCE (Prop_fdce_C_Q)         0.128     1.048 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[59]/Q
                         net (fo=3, routed)           0.150     1.197    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[59]
    SLICE_X88Y48         LUT2 (Prop_lut2_I0_O)        0.098     1.295 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT2_25/O
                         net (fo=1, routed)           0.000     1.295    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[59]
    SLICE_X88Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.410 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.410    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_3_n_0
    SLICE_X88Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.475 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_1/O[2]
                         net (fo=2, routed)           0.000     1.475    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_bin[63]
    SLICE_X88Y49         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.859     1.225    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X88Y49         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]/C
                         clock pessimism             -0.030     1.195    
    SLICE_X88Y49         FDCE (Hold_fdce_C_D)         0.102     1.297    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           1.475    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.141ns (29.932%)  route 0.330ns (70.068%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.946ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.610     0.946    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X103Y34        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y34        FDCE (Prop_fdce_C_Q)         0.141     1.087 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d1_reg/Q
                         net (fo=1, routed)           0.330     1.417    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d1
    SLICE_X103Y34        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.878     1.244    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X103Y34        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                         clock pessimism             -0.298     0.946    
    SLICE_X103Y34        FDCE (Hold_fdce_C_D)         0.066     1.012    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.012    
                         arrival time                           1.417    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.523ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[58]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.358ns (40.744%)  route 0.521ns (59.257%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.591     0.927    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X88Y49         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y49         FDCE (Prop_fdce_C_Q)         0.141     1.068 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]/Q
                         net (fo=4, routed)           0.304     1.372    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[63]
    SLICE_X88Y48         LUT6 (Prop_lut6_I5_O)        0.045     1.417 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT6_5/O
                         net (fo=6, routed)           0.000     1.417    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[58]
    SLICE_X88Y48         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.482 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_3/O[1]
                         net (fo=2, routed)           0.216     1.698    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[58]
    SLICE_X89Y50         LUT2 (Prop_lut2_I0_O)        0.107     1.805 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[58]_i_1/O
                         net (fo=1, routed)           0.000     1.805    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[58]
    SLICE_X89Y50         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.854     1.220    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y50         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[58]/C
                         clock pessimism             -0.030     1.190    
    SLICE_X89Y50         FDCE (Hold_fdce_C_D)         0.092     1.282    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[58]
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.527ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[57]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.355ns (39.547%)  route 0.543ns (60.453%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.591     0.927    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X88Y49         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y49         FDCE (Prop_fdce_C_Q)         0.141     1.068 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]/Q
                         net (fo=4, routed)           0.304     1.372    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[63]
    SLICE_X88Y48         LUT6 (Prop_lut6_I5_O)        0.045     1.417 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT6_5/O
                         net (fo=6, routed)           0.000     1.417    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[58]
    SLICE_X88Y48         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.482 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_3/O[1]
                         net (fo=2, routed)           0.238     1.720    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[58]
    SLICE_X89Y50         LUT2 (Prop_lut2_I1_O)        0.104     1.824 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[57]_i_1/O
                         net (fo=1, routed)           0.000     1.824    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[57]
    SLICE_X89Y50         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.854     1.220    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y50         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[57]/C
                         clock pessimism             -0.030     1.190    
    SLICE_X89Y50         FDCE (Hold_fdce_C_D)         0.107     1.297    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[57]
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[61]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.950ns  (logic 0.358ns (37.679%)  route 0.592ns (62.321%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.591     0.927    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X88Y49         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y49         FDCE (Prop_fdce_C_Q)         0.141     1.068 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]/Q
                         net (fo=4, routed)           0.237     1.305    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[63]
    SLICE_X88Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.350 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT2_22/O
                         net (fo=2, routed)           0.000     1.350    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[62]
    SLICE_X88Y49         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.415 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_1/O[1]
                         net (fo=2, routed)           0.355     1.770    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[62]
    SLICE_X89Y52         LUT2 (Prop_lut2_I1_O)        0.107     1.877 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[61]_i_1/O
                         net (fo=1, routed)           0.000     1.877    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[61]
    SLICE_X89Y52         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.854     1.220    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y52         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[61]/C
                         clock pessimism             -0.030     1.190    
    SLICE_X89Y52         FDCE (Hold_fdce_C_D)         0.107     1.297    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[61]
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.592ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.357ns (51.082%)  route 0.342ns (48.918%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.586     0.922    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y36         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y36         FDCE (Prop_fdce_C_Q)         0.141     1.063 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]/Q
                         net (fo=4, routed)           0.183     1.245    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[12]
    SLICE_X88Y36         LUT6 (Prop_lut6_I1_O)        0.045     1.290 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT6_8/O
                         net (fo=1, routed)           0.000     1.290    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[11]
    SLICE_X88Y36         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.356 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2/O[2]
                         net (fo=2, routed)           0.159     1.515    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[11]
    SLICE_X89Y36         LUT2 (Prop_lut2_I0_O)        0.105     1.620 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[11]_i_1/O
                         net (fo=1, routed)           0.000     1.620    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[11]
    SLICE_X89Y36         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.853     1.219    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y36         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[11]/C
                         clock pessimism             -0.297     0.922    
    SLICE_X89Y36         FDCE (Hold_fdce_C_D)         0.107     1.029    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.029    
                         arrival time                           1.620    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.596ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[50]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[55]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.967ns  (logic 0.517ns (53.470%)  route 0.450ns (46.530%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.591     0.927    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y47         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y47         FDCE (Prop_fdce_C_Q)         0.141     1.068 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[50]/Q
                         net (fo=6, routed)           0.214     1.281    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[50]
    SLICE_X88Y45         LUT4 (Prop_lut4_I2_O)        0.045     1.326 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT4_11/O
                         net (fo=1, routed)           0.000     1.326    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[48]
    SLICE_X88Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.441 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.441    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2_n_0
    SLICE_X88Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.480 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.480    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2_n_0
    SLICE_X88Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.545 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2/O[2]
                         net (fo=2, routed)           0.236     1.781    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[55]
    SLICE_X89Y50         LUT2 (Prop_lut2_I0_O)        0.112     1.893 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[55]_i_1/O
                         net (fo=1, routed)           0.000     1.893    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[55]
    SLICE_X89Y50         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.854     1.220    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y50         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[55]/C
                         clock pessimism             -0.030     1.190    
    SLICE_X89Y50         FDCE (Hold_fdce_C_D)         0.107     1.297    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[55]
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.358ns (37.640%)  route 0.593ns (62.360%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.591     0.927    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X88Y49         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y49         FDCE (Prop_fdce_C_Q)         0.141     1.068 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]/Q
                         net (fo=4, routed)           0.237     1.305    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[63]
    SLICE_X88Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.350 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT2_22/O
                         net (fo=2, routed)           0.000     1.350    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[62]
    SLICE_X88Y49         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.415 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_1/O[1]
                         net (fo=2, routed)           0.356     1.771    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[62]
    SLICE_X89Y52         LUT2 (Prop_lut2_I0_O)        0.107     1.878 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[62]_i_1/O
                         net (fo=1, routed)           0.000     1.878    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[62]
    SLICE_X89Y52         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.854     1.220    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y52         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]/C
                         clock pessimism             -0.030     1.190    
    SLICE_X89Y52         FDCE (Hold_fdce_C_D)         0.091     1.281    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]
  -------------------------------------------------------------------
                         required time                         -1.281    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.600ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[50]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.955ns  (logic 0.540ns (56.536%)  route 0.415ns (43.464%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.591     0.927    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y47         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y47         FDCE (Prop_fdce_C_Q)         0.141     1.068 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[50]/Q
                         net (fo=6, routed)           0.214     1.281    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[50]
    SLICE_X88Y45         LUT4 (Prop_lut4_I2_O)        0.045     1.326 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT4_11/O
                         net (fo=1, routed)           0.000     1.326    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[48]
    SLICE_X88Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.441 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.441    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2_n_0
    SLICE_X88Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.480 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.480    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2_n_0
    SLICE_X88Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.519 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.519    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2_n_0
    SLICE_X88Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.573 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_3/O[0]
                         net (fo=2, routed)           0.201     1.775    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[57]
    SLICE_X89Y50         LUT2 (Prop_lut2_I1_O)        0.107     1.882 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[56]_i_1/O
                         net (fo=1, routed)           0.000     1.882    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[56]
    SLICE_X89Y50         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.854     1.220    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y50         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]/C
                         clock pessimism             -0.030     1.190    
    SLICE_X89Y50         FDCE (Hold_fdce_C_D)         0.092     1.282    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.604ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[59]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[39]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.985ns  (logic 0.448ns (45.462%)  route 0.537ns (54.538%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.584     0.920    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y50         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y50         FDCE (Prop_fdce_C_Q)         0.128     1.048 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[59]/Q
                         net (fo=3, routed)           0.149     1.197    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[59]
    SLICE_X88Y48         LUT6 (Prop_lut6_I1_O)        0.098     1.295 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_113_LUT6_5/O
                         net (fo=6, routed)           0.246     1.541    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k_n_58
    SLICE_X88Y43         LUT4 (Prop_lut4_I0_O)        0.045     1.586 r  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_110_LUT4_66/O
                         net (fo=3, routed)           0.000     1.586    soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_110_net_1
    SLICE_X88Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.649 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2/O[3]
                         net (fo=2, routed)           0.142     1.791    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[40]
    SLICE_X87Y43         LUT2 (Prop_lut2_I1_O)        0.114     1.905 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[39]_i_1/O
                         net (fo=1, routed)           0.000     1.905    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[39]
    SLICE_X87Y43         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.858     1.224    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X87Y43         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[39]/C
                         clock pessimism             -0.030     1.194    
    SLICE_X87Y43         FDCE (Hold_fdce_C_D)         0.107     1.301    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.604    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         1000.000    997.845    BUFGCTRL_X0Y18  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
Min Period        n/a     FDCE/C   n/a            1.000         1000.000    999.000    SLICE_X89Y34    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         1000.000    999.000    SLICE_X89Y36    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         1000.000    999.000    SLICE_X89Y36    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         1000.000    999.000    SLICE_X89Y36    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         1000.000    999.000    SLICE_X89Y36    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         1000.000    999.000    SLICE_X89Y38    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         1000.000    999.000    SLICE_X89Y38    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         1000.000    999.000    SLICE_X89Y38    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         1000.000    999.000    SLICE_X89Y38    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X89Y38    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X89Y38    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X89Y38    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X89Y38    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X89Y38    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[18]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X89Y38    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[19]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X89Y39    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X89Y39    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[21]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X89Y39    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[22]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X89Y39    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[23]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X86Y42    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X86Y42    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[33]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X86Y42    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[34]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X86Y42    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[35]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X89Y47    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X89Y47    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[45]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X89Y47    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[46]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X89Y47    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[47]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X89Y47    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X89Y47    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[49]/C



---------------------------------------------------------------------------------------------------
From Clock:  riscv_jtag_tck
  To Clock:  riscv_jtag_tck

Setup :            0  Failing Endpoints,  Worst Slack       21.344ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.344ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[12]/D
                            (rising edge-triggered data to data check clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        1.591ns  (logic 0.456ns (28.662%)  route 1.135ns (71.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.186ns
    Source Clock Delay      (SCD):    5.850ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.008     4.016    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.117 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.733     5.850    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X17Y24         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y24         FDCE (Prop_fdce_C_Q)         0.456     6.306 r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[12]/Q
                         net (fo=1, routed)           1.135     7.441    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[31]_0[12]
    SLICE_X24Y25         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.576     3.542    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.563     5.196    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.367     5.563 r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_tog_reg/Q
                         net (fo=2, routed)           0.623     6.186    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/tx_tog
    SLICE_X8Y21          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/tx_tog_s1_reg/D
                         clock pessimism              0.598     6.784    
    SLICE_X24Y25         FDCE (Setup_data_check)     22.000    28.784    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[12]
  -------------------------------------------------------------------
                         required time                         28.784    
                         arrival time                          -7.441    
  -------------------------------------------------------------------
                         slack                                 21.344    

Slack (MET) :             21.355ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_addr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_addr_reg[6]/D
                            (rising edge-triggered data to data check clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        1.560ns  (logic 0.456ns (29.240%)  route 1.104ns (70.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.174ns
    Source Clock Delay      (SCD):    5.859ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.008     4.016    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.117 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.742     5.859    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X19Y31         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y31         FDCE (Prop_fdce_C_Q)         0.456     6.315 r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_addr_reg[6]/Q
                         net (fo=1, routed)           1.104     7.418    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_addr_reg[11]_0[4]
    SLICE_X28Y35         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.576     3.542    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.647     5.280    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X5Y32          FDCE (Prop_fdce_C_Q)         0.367     5.647 r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_tog_reg/Q
                         net (fo=2, routed)           0.527     6.174    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/tx_tog
    SLICE_X5Y37          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/tx_tog_s1_reg/D
                         clock pessimism              0.598     6.773    
    SLICE_X28Y35         FDCE (Setup_data_check)     22.000    28.773    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         28.773    
                         arrival time                          -7.418    
  -------------------------------------------------------------------
                         slack                                 21.355    

Slack (MET) :             21.363ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[27]/D
                            (rising edge-triggered data to data check clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        1.568ns  (logic 0.518ns (33.044%)  route 1.050ns (66.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.186ns
    Source Clock Delay      (SCD):    5.854ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.008     4.016    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.117 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.737     5.854    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X12Y27         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y27         FDCE (Prop_fdce_C_Q)         0.518     6.372 r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[27]/Q
                         net (fo=1, routed)           1.050     7.421    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[31]_0[27]
    SLICE_X24Y27         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.576     3.542    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.563     5.196    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.367     5.563 r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_tog_reg/Q
                         net (fo=2, routed)           0.623     6.186    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/tx_tog
    SLICE_X8Y21          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/tx_tog_s1_reg/D
                         clock pessimism              0.598     6.784    
    SLICE_X24Y27         FDCE (Setup_data_check)     22.000    28.784    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[27]
  -------------------------------------------------------------------
                         required time                         28.784    
                         arrival time                          -7.421    
  -------------------------------------------------------------------
                         slack                                 21.363    

Slack (MET) :             21.378ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[10]/D
                            (rising edge-triggered data to data check clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        1.557ns  (logic 0.456ns (29.288%)  route 1.101ns (70.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.186ns
    Source Clock Delay      (SCD):    5.850ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.008     4.016    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.117 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.733     5.850    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X17Y24         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y24         FDCE (Prop_fdce_C_Q)         0.456     6.306 r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[10]/Q
                         net (fo=1, routed)           1.101     7.407    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[31]_0[10]
    SLICE_X24Y25         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.576     3.542    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.563     5.196    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.367     5.563 r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_tog_reg/Q
                         net (fo=2, routed)           0.623     6.186    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/tx_tog
    SLICE_X8Y21          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/tx_tog_s1_reg/D
                         clock pessimism              0.598     6.784    
    SLICE_X24Y25         FDCE (Setup_data_check)     22.000    28.784    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         28.784    
                         arrival time                          -7.407    
  -------------------------------------------------------------------
                         slack                                 21.378    

Slack (MET) :             21.379ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[23]/D
                            (rising edge-triggered data to data check clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        1.553ns  (logic 0.456ns (29.363%)  route 1.097ns (70.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.186ns
    Source Clock Delay      (SCD):    5.853ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.008     4.016    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.117 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.736     5.853    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X19Y27         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y27         FDCE (Prop_fdce_C_Q)         0.456     6.309 r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[23]/Q
                         net (fo=1, routed)           1.097     7.406    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[31]_0[23]
    SLICE_X24Y27         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.576     3.542    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.563     5.196    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.367     5.563 r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_tog_reg/Q
                         net (fo=2, routed)           0.623     6.186    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/tx_tog
    SLICE_X8Y21          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/tx_tog_s1_reg/D
                         clock pessimism              0.598     6.784    
    SLICE_X24Y27         FDCE (Setup_data_check)     22.000    28.784    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[23]
  -------------------------------------------------------------------
                         required time                         28.784    
                         arrival time                          -7.406    
  -------------------------------------------------------------------
                         slack                                 21.379    

Slack (MET) :             21.380ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[7]/D
                            (rising edge-triggered data to data check clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        1.554ns  (logic 0.419ns (26.958%)  route 1.135ns (73.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.186ns
    Source Clock Delay      (SCD):    5.850ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.008     4.016    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.117 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.733     5.850    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X19Y24         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y24         FDCE (Prop_fdce_C_Q)         0.419     6.269 r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[7]/Q
                         net (fo=1, routed)           1.135     7.404    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[31]_0[7]
    SLICE_X24Y25         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.576     3.542    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.563     5.196    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.367     5.563 r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_tog_reg/Q
                         net (fo=2, routed)           0.623     6.186    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/tx_tog
    SLICE_X8Y21          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/tx_tog_s1_reg/D
                         clock pessimism              0.598     6.784    
    SLICE_X24Y25         FDCE (Setup_data_check)     22.000    28.784    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         28.784    
                         arrival time                          -7.404    
  -------------------------------------------------------------------
                         slack                                 21.380    

Slack (MET) :             21.476ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_addr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_addr_reg[4]/D
                            (rising edge-triggered data to data check clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        1.435ns  (logic 0.456ns (31.766%)  route 0.979ns (68.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.174ns
    Source Clock Delay      (SCD):    5.862ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.008     4.016    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.117 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.745     5.862    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X17Y33         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y33         FDCE (Prop_fdce_C_Q)         0.456     6.318 r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_addr_reg[4]/Q
                         net (fo=1, routed)           0.979     7.297    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_addr_reg[11]_0[2]
    SLICE_X19Y33         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.576     3.542    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.647     5.280    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X5Y32          FDCE (Prop_fdce_C_Q)         0.367     5.647 r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_tog_reg/Q
                         net (fo=2, routed)           0.527     6.174    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/tx_tog
    SLICE_X5Y37          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/tx_tog_s1_reg/D
                         clock pessimism              0.598     6.773    
    SLICE_X19Y33         FDCE (Setup_data_check)     22.000    28.773    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         28.773    
                         arrival time                          -7.297    
  -------------------------------------------------------------------
                         slack                                 21.476    

Slack (MET) :             21.488ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_wdata_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_wdata_reg[21]/D
                            (rising edge-triggered data to data check clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        1.423ns  (logic 0.456ns (32.035%)  route 0.967ns (67.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.174ns
    Source Clock Delay      (SCD):    5.862ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.008     4.016    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.117 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.745     5.862    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X9Y33          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_wdata_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDCE (Prop_fdce_C_Q)         0.456     6.318 r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_wdata_reg[21]/Q
                         net (fo=1, routed)           0.967     7.285    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_wdata_reg[31]_0[21]
    SLICE_X11Y35         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_wdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.576     3.542    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.647     5.280    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X5Y32          FDCE (Prop_fdce_C_Q)         0.367     5.647 r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_tog_reg/Q
                         net (fo=2, routed)           0.527     6.174    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/tx_tog
    SLICE_X5Y37          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/tx_tog_s1_reg/D
                         clock pessimism              0.598     6.773    
    SLICE_X11Y35         FDCE (Setup_data_check)     22.000    28.773    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_wdata_reg[21]
  -------------------------------------------------------------------
                         required time                         28.773    
                         arrival time                          -7.285    
  -------------------------------------------------------------------
                         slack                                 21.488    

Slack (MET) :             21.488ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_addr_reg[2]/D
                            (rising edge-triggered data to data check clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        1.425ns  (logic 0.518ns (36.360%)  route 0.907ns (63.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.174ns
    Source Clock Delay      (SCD):    5.860ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.008     4.016    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.117 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.743     5.860    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X14Y31         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y31         FDCE (Prop_fdce_C_Q)         0.518     6.378 r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_addr_reg[2]/Q
                         net (fo=1, routed)           0.907     7.284    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_addr_reg[11]_0[0]
    SLICE_X26Y33         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.576     3.542    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.647     5.280    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X5Y32          FDCE (Prop_fdce_C_Q)         0.367     5.647 r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_tog_reg/Q
                         net (fo=2, routed)           0.527     6.174    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/tx_tog
    SLICE_X5Y37          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/tx_tog_s1_reg/D
                         clock pessimism              0.598     6.773    
    SLICE_X26Y33         FDCE (Setup_data_check)     22.000    28.773    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         28.773    
                         arrival time                          -7.284    
  -------------------------------------------------------------------
                         slack                                 21.488    

Slack (MET) :             21.511ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_prot_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_prot_reg[2]/D
                            (rising edge-triggered data to data check clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        1.419ns  (logic 0.478ns (33.681%)  route 0.941ns (66.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.186ns
    Source Clock Delay      (SCD):    5.854ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.008     4.016    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.117 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.737     5.854    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X12Y27         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_prot_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y27         FDCE (Prop_fdce_C_Q)         0.478     6.332 r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_prot_reg[2]/Q
                         net (fo=1, routed)           0.941     7.273    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_prot_reg[2]_0[2]
    SLICE_X28Y29         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_prot_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.576     3.542    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.563     5.196    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.367     5.563 r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_tog_reg/Q
                         net (fo=2, routed)           0.623     6.186    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/tx_tog
    SLICE_X8Y21          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/tx_tog_s1_reg/D
                         clock pessimism              0.598     6.784    
    SLICE_X28Y29         FDCE (Setup_data_check)     22.000    28.784    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_prot_reg[2]
  -------------------------------------------------------------------
                         required time                         28.784    
                         arrival time                          -7.273    
  -------------------------------------------------------------------
                         slack                                 21.511    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/sfter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/sfter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.186ns (70.338%)  route 0.078ns (29.662%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.808ns
    Source Clock Delay      (SCD):    2.313ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.585     2.313    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X9Y29          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/sfter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.141     2.454 r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/sfter_reg[20]/Q
                         net (fo=7, routed)           0.078     2.532    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/ap_wbuf_wdata_0[19]
    SLICE_X8Y29          LUT6 (Prop_lut6_I1_O)        0.045     2.577 r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/soc_cpu_wrap_0_21_LUT6_80/O
                         net (fo=1, routed)           0.000     2.577    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/sfter[19]_i_1_n_0
    SLICE_X8Y29          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/sfter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.852     2.808    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X8Y29          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/sfter_reg[19]/C
                         clock pessimism             -0.482     2.326    
    SLICE_X8Y29          FDRE (Hold_fdre_C_D)         0.121     2.447    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/sfter_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.447    
                         arrival time                           2.577    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/mem_ap_tar_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.256%)  route 0.079ns (29.744%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.804ns
    Source Clock Delay      (SCD):    2.310ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.582     2.310    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X11Y26         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/mem_ap_tar_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y26         FDCE (Prop_fdce_C_Q)         0.141     2.451 r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/mem_ap_tar_reg[18]/Q
                         net (fo=3, routed)           0.079     2.530    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/mem_ap_tar_reg[31]_0[10]
    SLICE_X10Y26         LUT6 (Prop_lut6_I4_O)        0.045     2.575 r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/soc_cpu_wrap_0_20_LUT6_17/O
                         net (fo=1, routed)           0.000     2.575    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata[18]_i_1__0_n_0
    SLICE_X10Y26         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.848     2.804    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X10Y26         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata_reg[18]/C
                         clock pessimism             -0.481     2.323    
    SLICE_X10Y26         FDCE (Hold_fdce_C_D)         0.121     2.444    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.444    
                         arrival time                           2.575    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_rdata_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.809ns
    Source Clock Delay      (SCD):    2.314ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.586     2.314    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X11Y30         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_rdata_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDCE (Prop_fdce_C_Q)         0.141     2.455 r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_rdata_reg[12]/Q
                         net (fo=1, routed)           0.087     2.542    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_rdata[12]
    SLICE_X10Y30         LUT6 (Prop_lut6_I3_O)        0.045     2.587 r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/soc_cpu_wrap_0_20_LUT6_11/O
                         net (fo=1, routed)           0.000     2.587    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata[12]_i_1__0_n_0
    SLICE_X10Y30         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.853     2.809    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X10Y30         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata_reg[12]/C
                         clock pessimism             -0.482     2.327    
    SLICE_X10Y30         FDCE (Hold_fdce_C_D)         0.120     2.447    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.447    
                         arrival time                           2.587    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_rdata_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.809ns
    Source Clock Delay      (SCD):    2.314ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.586     2.314    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X11Y30         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_rdata_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDCE (Prop_fdce_C_Q)         0.141     2.455 r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_rdata_reg[21]/Q
                         net (fo=1, routed)           0.089     2.544    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_rdata[21]
    SLICE_X10Y30         LUT6 (Prop_lut6_I3_O)        0.045     2.589 r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/soc_cpu_wrap_0_20_LUT6_21/O
                         net (fo=1, routed)           0.000     2.589    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata[21]_i_1__0_n_0
    SLICE_X10Y30         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.853     2.809    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X10Y30         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata_reg[21]/C
                         clock pessimism             -0.482     2.327    
    SLICE_X10Y30         FDCE (Hold_fdce_C_D)         0.121     2.448    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.448    
                         arrival time                           2.589    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/mem_ap_tar_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.098%)  route 0.091ns (32.902%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.812ns
    Source Clock Delay      (SCD):    2.317ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.589     2.317    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X13Y33         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/mem_ap_tar_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y33         FDCE (Prop_fdce_C_Q)         0.141     2.458 r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/mem_ap_tar_reg[25]/Q
                         net (fo=2, routed)           0.091     2.549    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/ap_rdata_reg[25]
    SLICE_X12Y33         LUT6 (Prop_lut6_I0_O)        0.045     2.594 r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/soc_cpu_wrap_0_21_LUT6_18/O
                         net (fo=1, routed)           0.000     2.594    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[31]_1[6]
    SLICE_X12Y33         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.856     2.812    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X12Y33         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[25]/C
                         clock pessimism             -0.482     2.330    
    SLICE_X12Y33         FDCE (Hold_fdce_C_D)         0.121     2.451    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.451    
                         arrival time                           2.594    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/mem_ap_tar_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.186ns (63.973%)  route 0.105ns (36.027%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.808ns
    Source Clock Delay      (SCD):    2.313ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.585     2.313    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X11Y29         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/mem_ap_tar_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDCE (Prop_fdce_C_Q)         0.141     2.454 r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/mem_ap_tar_reg[31]/Q
                         net (fo=3, routed)           0.105     2.559    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/mem_ap_tar_reg[31]_0[23]
    SLICE_X10Y29         LUT6 (Prop_lut6_I3_O)        0.045     2.604 r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/soc_cpu_wrap_0_20_LUT6_31/O
                         net (fo=1, routed)           0.000     2.604    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata[31]_i_2__0_n_0
    SLICE_X10Y29         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.852     2.808    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X10Y29         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata_reg[31]/C
                         clock pessimism             -0.482     2.326    
    SLICE_X10Y29         FDCE (Hold_fdce_C_D)         0.121     2.447    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.447    
                         arrival time                           2.604    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/mem_ap_tar_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.779%)  route 0.110ns (37.221%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.809ns
    Source Clock Delay      (SCD):    2.314ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.586     2.314    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X13Y30         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/mem_ap_tar_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y30         FDCE (Prop_fdce_C_Q)         0.141     2.455 r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/mem_ap_tar_reg[13]/Q
                         net (fo=2, routed)           0.110     2.565    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/mem_ap_tar_reg[13]_0
    SLICE_X14Y30         LUT6 (Prop_lut6_I2_O)        0.045     2.610 r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata[13]_i_1/O
                         net (fo=1, routed)           0.000     2.610    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/p_1_in[13]
    SLICE_X14Y30         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.853     2.809    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X14Y30         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[13]/C
                         clock pessimism             -0.481     2.328    
    SLICE_X14Y30         FDCE (Hold_fdce_C_D)         0.121     2.449    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.449    
                         arrival time                           2.610    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/mem_ap_tar_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.331%)  route 0.112ns (37.669%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.804ns
    Source Clock Delay      (SCD):    2.310ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.582     2.310    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X11Y26         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/mem_ap_tar_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y26         FDCE (Prop_fdce_C_Q)         0.141     2.451 r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/mem_ap_tar_reg[19]/Q
                         net (fo=3, routed)           0.112     2.563    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/mem_ap_tar_reg[31]_0[11]
    SLICE_X10Y26         LUT6 (Prop_lut6_I4_O)        0.045     2.608 r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/soc_cpu_wrap_0_20_LUT6_18/O
                         net (fo=1, routed)           0.000     2.608    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata[19]_i_1__0_n_0
    SLICE_X10Y26         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.848     2.804    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X10Y26         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata_reg[19]/C
                         clock pessimism             -0.481     2.323    
    SLICE_X10Y26         FDCE (Hold_fdce_C_D)         0.121     2.444    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.444    
                         arrival time                           2.608    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/mem_ap_tar_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.469%)  route 0.112ns (37.531%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.806ns
    Source Clock Delay      (SCD):    2.312ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.584     2.312    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X11Y27         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/mem_ap_tar_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y27         FDCE (Prop_fdce_C_Q)         0.141     2.453 r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/mem_ap_tar_reg[20]/Q
                         net (fo=3, routed)           0.112     2.565    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/mem_ap_tar_reg[31]_0[12]
    SLICE_X10Y27         LUT6 (Prop_lut6_I4_O)        0.045     2.610 r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/soc_cpu_wrap_0_20_LUT6_20/O
                         net (fo=1, routed)           0.000     2.610    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata[20]_i_1__0_n_0
    SLICE_X10Y27         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.850     2.806    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X10Y27         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata_reg[20]/C
                         clock pessimism             -0.481     2.325    
    SLICE_X10Y27         FDCE (Hold_fdce_C_D)         0.120     2.445    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.445    
                         arrival time                           2.610    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/rptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/fifo_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.164ns (38.602%)  route 0.261ns (61.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.850ns
    Source Clock Delay      (SCD):    2.312ns
    Clock Pessimism Removal (CPR):    0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.584     2.312    soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/tck
    SLICE_X14Y27         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/rptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y27         FDCE (Prop_fdce_C_Q)         0.164     2.476 r  soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/rptr_reg[3]/Q
                         net (fo=3, routed)           0.261     2.737    soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/rptr[3]
    RAMB18_X0Y10         RAMB18E1                                     r  soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/fifo_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.893     2.850    soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/tck
    RAMB18_X0Y10         RAMB18E1                                     r  soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/fifo_reg/CLKARDCLK
                         clock pessimism             -0.461     2.388    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     2.571    soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/fifo_reg
  -------------------------------------------------------------------
                         required time                         -2.571    
                         arrival time                           2.737    
  -------------------------------------------------------------------
                         slack                                  0.165    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         riscv_jtag_tck
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { riscv_jtag_tck }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X0Y10   soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/fifo_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  riscv_jtag_tck_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X2Y33    soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X2Y33    soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X2Y33    soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X2Y33    soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X2Y33    soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X2Y33    soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X2Y33    soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X2Y33    soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[7]/C
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X14Y23   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_15_17/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X14Y23   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_15_17/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X14Y23   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_15_17/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X14Y23   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_15_17/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X14Y23   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_15_17/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X14Y23   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_15_17/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X14Y23   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_15_17/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X14Y23   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_15_17/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X10Y23   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_21_23/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X10Y23   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_21_23/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X12Y22   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_18_20/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X12Y22   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_18_20/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X12Y22   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_18_20/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X12Y22   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_18_20/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X14Y22   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_24_26/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X14Y22   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_24_26/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X14Y22   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_24_26/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X14Y22   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_24_26/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X10Y21   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_27_29/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X10Y21   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_27_29/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  riscv_rmii_refclk
  To Clock:  riscv_rmii_refclk

Setup :            0  Failing Endpoints,  Worst Slack        5.557ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.557ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_txd_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_rmii_txd[0]
                            (output port clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Max at Slow Process Corner
  Requirement:            40.000ns  (riscv_rmii_refclk rise@40.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        17.470ns  (logic 2.658ns (15.214%)  route 14.812ns (84.786%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    4.937ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.726     4.937    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X59Y11         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_txd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDCE (Prop_fdce_C_Q)         0.456     5.393 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_txd_reg[0]/Q
                         net (fo=1, routed)          14.812    20.206    riscv_rmii_txd_OBUF[0]
    Y16                  OBUF (Prop_obuf_I_O)         2.202    22.408 r  riscv_rmii_txd_OBUF[0]_inst/O
                         net (fo=0)                   0.000    22.408    riscv_rmii_txd[0]
    Y16                                                               r  riscv_rmii_txd[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     40.000    40.000 r  
                         clock pessimism              0.000    40.000    
                         clock uncertainty           -0.035    39.965    
                         output delay               -12.000    27.965    
  -------------------------------------------------------------------
                         required time                         27.965    
                         arrival time                         -22.408    
  -------------------------------------------------------------------
                         slack                                  5.557    

Slack (MET) :             6.604ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_txen_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_rmii_tx_en
                            (output port clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Max at Slow Process Corner
  Requirement:            40.000ns  (riscv_rmii_refclk rise@40.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        16.423ns  (logic 2.613ns (15.913%)  route 13.810ns (84.087%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    4.937ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.726     4.937    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X59Y11         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_txen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDCE (Prop_fdce_C_Q)         0.456     5.393 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_txen_reg/Q
                         net (fo=2, routed)          13.810    19.203    riscv_rmii_tx_en_OBUF
    Y18                  OBUF (Prop_obuf_I_O)         2.157    21.361 r  riscv_rmii_tx_en_OBUF_inst/O
                         net (fo=0)                   0.000    21.361    riscv_rmii_tx_en
    Y18                                                               r  riscv_rmii_tx_en (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     40.000    40.000 r  
                         clock pessimism              0.000    40.000    
                         clock uncertainty           -0.035    39.965    
                         output delay               -12.000    27.965    
  -------------------------------------------------------------------
                         required time                         27.965    
                         arrival time                         -21.361    
  -------------------------------------------------------------------
                         slack                                  6.604    

Slack (MET) :             6.640ns  (required time - arrival time)
  Source:                 riscv_rmii_rxd[1]
                            (input port clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rxd_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        5.796ns  (logic 1.034ns (17.843%)  route 4.762ns (82.157%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            12.000ns
  Clock Path Skew:        4.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.519ns = ( 24.519 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
                         input delay                 12.000    12.000    
    U19                                               0.000    12.000 r  riscv_rmii_rxd[1] (IN)
                         net (fo=0)                   0.000    12.000    riscv_rmii_rxd[1]
    U19                  IBUF (Prop_ibuf_I_O)         0.910    12.910 r  riscv_rmii_rxd_IBUF[1]_inst/O
                         net (fo=1, routed)           4.383    17.293    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rxd[1]
    SLICE_X69Y7          LUT3 (Prop_lut3_I0_O)        0.124    17.417 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rxd_d1[1]_i_1/O
                         net (fo=1, routed)           0.379    17.796    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rxd_d1_reg[1]_0
    SLICE_X69Y7          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rxd_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.865    20.865 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.871    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.962 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.557    24.519    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X69Y7          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rxd_d1_reg[1]/C
                         clock pessimism              0.000    24.519    
                         clock uncertainty           -0.035    24.484    
    SLICE_X69Y7          FDRE (Setup_fdre_C_D)       -0.047    24.437    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rxd_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         24.437    
                         arrival time                         -17.796    
  -------------------------------------------------------------------
                         slack                                  6.640    

Slack (MET) :             6.728ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_txd_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_rmii_txd[1]
                            (output port clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Max at Slow Process Corner
  Requirement:            40.000ns  (riscv_rmii_refclk rise@40.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        16.298ns  (logic 2.794ns (17.141%)  route 13.504ns (82.859%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -4.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    4.938ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.727     4.938    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X57Y9          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_txd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y9          FDCE (Prop_fdce_C_Q)         0.419     5.357 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_txd_reg[1]/Q
                         net (fo=1, routed)          13.504    18.862    riscv_rmii_txd_OBUF[1]
    Y17                  OBUF (Prop_obuf_I_O)         2.375    21.236 r  riscv_rmii_txd_OBUF[1]_inst/O
                         net (fo=0)                   0.000    21.236    riscv_rmii_txd[1]
    Y17                                                               r  riscv_rmii_txd[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     40.000    40.000 r  
                         clock pessimism              0.000    40.000    
                         clock uncertainty           -0.035    39.965    
                         output delay               -12.000    27.965    
  -------------------------------------------------------------------
                         required time                         27.965    
                         arrival time                         -21.236    
  -------------------------------------------------------------------
                         slack                                  6.728    

Slack (MET) :             6.905ns  (required time - arrival time)
  Source:                 riscv_rmii_rxd[0]
                            (input port clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rxd_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        2.728ns  (logic 0.477ns (17.490%)  route 2.251ns (82.510%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            12.000ns
  Clock Path Skew:        1.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.656ns = ( 21.656 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
                         input delay                 12.000    12.000    
    Y19                                               0.000    12.000 r  riscv_rmii_rxd[0] (IN)
                         net (fo=0)                   0.000    12.000    riscv_rmii_rxd[0]
    Y19                  IBUF (Prop_ibuf_I_O)         0.421    12.421 r  riscv_rmii_rxd_IBUF[0]_inst/O
                         net (fo=1, routed)           2.251    14.672    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rxd[0]
    SLICE_X69Y7          LUT3 (Prop_lut3_I0_O)        0.056    14.728 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rxd_d1[0]_i_1/O
                         net (fo=1, routed)           0.000    14.728    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rxd_d1_reg[0]_0
    SLICE_X69Y7          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rxd_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370    20.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674    21.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    21.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.586    21.656    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X69Y7          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rxd_d1_reg[0]/C
                         clock pessimism              0.000    21.656    
                         clock uncertainty           -0.035    21.620    
    SLICE_X69Y7          FDRE (Setup_fdre_C_D)        0.013    21.633    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rxd_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         21.633    
                         arrival time                         -14.728    
  -------------------------------------------------------------------
                         slack                                  6.905    

Slack (MET) :             7.229ns  (required time - arrival time)
  Source:                 riscv_rmii_crs_dv
                            (input port clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/crsdv_d1_reg/D
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        2.378ns  (logic 0.393ns (16.529%)  route 1.985ns (83.471%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            12.000ns
  Clock Path Skew:        1.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.657ns = ( 21.657 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
                         input delay                 12.000    12.000    
    W18                                               0.000    12.000 r  riscv_rmii_crs_dv (IN)
                         net (fo=0)                   0.000    12.000    riscv_rmii_crs_dv
    W18                  IBUF (Prop_ibuf_I_O)         0.393    12.393 r  riscv_rmii_crs_dv_IBUF_inst/O
                         net (fo=1, routed)           1.985    14.378    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_crsdv
    SLICE_X69Y3          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/crsdv_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370    20.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674    21.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    21.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.587    21.657    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X69Y3          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/crsdv_d1_reg/C
                         clock pessimism              0.000    21.657    
                         clock uncertainty           -0.035    21.621    
    SLICE_X69Y3          FDCE (Setup_fdce_C_D)       -0.014    21.607    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/crsdv_d1_reg
  -------------------------------------------------------------------
                         required time                         21.607    
                         arrival time                         -14.378    
  -------------------------------------------------------------------
                         slack                                  7.229    

Slack (MET) :             13.467ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/tx_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[10]/D
                            (rising edge-triggered cell FDPE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        6.469ns  (logic 1.731ns (26.757%)  route 4.738ns (73.243%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.517ns = ( 24.517 - 20.000 ) 
    Source Clock Delay      (SCD):    4.938ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.727     4.938    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X55Y8          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/tx_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y8          FDCE (Prop_fdce_C_Q)         0.456     5.394 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/tx_cnt_reg[0]/Q
                         net (fo=24, routed)          1.958     7.352    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/tx_busy_reg[0]
    SLICE_X56Y6          LUT6 (Prop_lut6_I2_O)        0.124     7.476 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd[1]_i_9/O
                         net (fo=1, routed)           0.000     7.476    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd[1]_i_9_n_0
    SLICE_X56Y6          MUXF7 (Prop_muxf7_I0_O)      0.212     7.688 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd_reg[1]_i_5/O
                         net (fo=1, routed)           0.828     8.516    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd_reg[1]_i_5_n_0
    SLICE_X55Y7          LUT6 (Prop_lut6_I0_O)        0.299     8.815 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd[1]_i_4/O
                         net (fo=1, routed)           0.000     8.815    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_txd_reg[1]
    SLICE_X55Y7          MUXF7 (Prop_muxf7_I1_O)      0.217     9.032 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_txd_reg[1]_i_2/O
                         net (fo=2, routed)           0.948     9.980    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_txd_reg[1]_i_2_n_0
    SLICE_X57Y8          LUT3 (Prop_lut3_I1_O)        0.299    10.279 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc[26]_i_2/O
                         net (fo=14, routed)          1.005    11.284    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/d_int__1[1]
    SLICE_X60Y7          LUT4 (Prop_lut4_I2_O)        0.124    11.408 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc[10]_i_1__0/O
                         net (fo=1, routed)           0.000    11.408    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc[10]_i_1__0_n_0
    SLICE_X60Y7          FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.865    20.865 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.871    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.962 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.555    24.517    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_refclk
    SLICE_X60Y7          FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[10]/C
                         clock pessimism              0.364    24.881    
                         clock uncertainty           -0.035    24.846    
    SLICE_X60Y7          FDPE (Setup_fdpe_C_D)        0.029    24.875    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[10]
  -------------------------------------------------------------------
                         required time                         24.875    
                         arrival time                         -11.408    
  -------------------------------------------------------------------
                         slack                                 13.467    

Slack (MET) :             13.473ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/tx_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        6.463ns  (logic 1.731ns (26.785%)  route 4.732ns (73.215%))
  Logic Levels:           6  (LUT3=2 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.516ns = ( 24.516 - 20.000 ) 
    Source Clock Delay      (SCD):    4.938ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.727     4.938    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X55Y8          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/tx_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y8          FDCE (Prop_fdce_C_Q)         0.456     5.394 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/tx_cnt_reg[0]/Q
                         net (fo=24, routed)          1.958     7.352    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/tx_busy_reg[0]
    SLICE_X56Y6          LUT6 (Prop_lut6_I2_O)        0.124     7.476 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd[1]_i_9/O
                         net (fo=1, routed)           0.000     7.476    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd[1]_i_9_n_0
    SLICE_X56Y6          MUXF7 (Prop_muxf7_I0_O)      0.212     7.688 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd_reg[1]_i_5/O
                         net (fo=1, routed)           0.828     8.516    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd_reg[1]_i_5_n_0
    SLICE_X55Y7          LUT6 (Prop_lut6_I0_O)        0.299     8.815 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd[1]_i_4/O
                         net (fo=1, routed)           0.000     8.815    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_txd_reg[1]
    SLICE_X55Y7          MUXF7 (Prop_muxf7_I1_O)      0.217     9.032 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_txd_reg[1]_i_2/O
                         net (fo=2, routed)           0.948     9.980    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_txd_reg[1]_i_2_n_0
    SLICE_X57Y8          LUT3 (Prop_lut3_I1_O)        0.299    10.279 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc[26]_i_2/O
                         net (fo=14, routed)          0.998    11.277    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/d_int__1[1]
    SLICE_X57Y5          LUT3 (Prop_lut3_I2_O)        0.124    11.401 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc[0]_i_1__0/O
                         net (fo=1, routed)           0.000    11.401    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc[0]_i_1__0_n_0
    SLICE_X57Y5          FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.865    20.865 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.871    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.962 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.554    24.516    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_refclk
    SLICE_X57Y5          FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[0]/C
                         clock pessimism              0.364    24.880    
                         clock uncertainty           -0.035    24.845    
    SLICE_X57Y5          FDPE (Setup_fdpe_C_D)        0.029    24.874    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[0]
  -------------------------------------------------------------------
                         required time                         24.874    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                 13.473    

Slack (MET) :             13.476ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/tx_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[12]/D
                            (rising edge-triggered cell FDPE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        6.462ns  (logic 1.731ns (26.787%)  route 4.731ns (73.213%))
  Logic Levels:           6  (LUT3=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.517ns = ( 24.517 - 20.000 ) 
    Source Clock Delay      (SCD):    4.938ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.727     4.938    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X55Y8          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/tx_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y8          FDCE (Prop_fdce_C_Q)         0.456     5.394 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/tx_cnt_reg[0]/Q
                         net (fo=24, routed)          1.958     7.352    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/tx_busy_reg[0]
    SLICE_X56Y6          LUT6 (Prop_lut6_I2_O)        0.124     7.476 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd[1]_i_9/O
                         net (fo=1, routed)           0.000     7.476    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd[1]_i_9_n_0
    SLICE_X56Y6          MUXF7 (Prop_muxf7_I0_O)      0.212     7.688 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd_reg[1]_i_5/O
                         net (fo=1, routed)           0.828     8.516    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd_reg[1]_i_5_n_0
    SLICE_X55Y7          LUT6 (Prop_lut6_I0_O)        0.299     8.815 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd[1]_i_4/O
                         net (fo=1, routed)           0.000     8.815    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_txd_reg[1]
    SLICE_X55Y7          MUXF7 (Prop_muxf7_I1_O)      0.217     9.032 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_txd_reg[1]_i_2/O
                         net (fo=2, routed)           0.948     9.980    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_txd_reg[1]_i_2_n_0
    SLICE_X57Y8          LUT3 (Prop_lut3_I1_O)        0.299    10.279 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc[26]_i_2/O
                         net (fo=14, routed)          0.998    11.277    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/d_int__1[1]
    SLICE_X60Y7          LUT6 (Prop_lut6_I4_O)        0.124    11.401 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc[12]_i_1__0/O
                         net (fo=1, routed)           0.000    11.401    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc[12]_i_1__0_n_0
    SLICE_X60Y7          FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.865    20.865 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.871    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.962 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.555    24.517    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_refclk
    SLICE_X60Y7          FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[12]/C
                         clock pessimism              0.364    24.881    
                         clock uncertainty           -0.035    24.846    
    SLICE_X60Y7          FDPE (Setup_fdpe_C_D)        0.031    24.877    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[12]
  -------------------------------------------------------------------
                         required time                         24.877    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                 13.476    

Slack (MET) :             13.481ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/tx_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        6.454ns  (logic 1.731ns (26.820%)  route 4.723ns (73.180%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.514ns = ( 24.514 - 20.000 ) 
    Source Clock Delay      (SCD):    4.938ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.727     4.938    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X55Y8          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/tx_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y8          FDCE (Prop_fdce_C_Q)         0.456     5.394 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/tx_cnt_reg[0]/Q
                         net (fo=24, routed)          1.958     7.352    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/tx_busy_reg[0]
    SLICE_X56Y6          LUT6 (Prop_lut6_I2_O)        0.124     7.476 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd[1]_i_9/O
                         net (fo=1, routed)           0.000     7.476    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd[1]_i_9_n_0
    SLICE_X56Y6          MUXF7 (Prop_muxf7_I0_O)      0.212     7.688 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd_reg[1]_i_5/O
                         net (fo=1, routed)           0.828     8.516    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd_reg[1]_i_5_n_0
    SLICE_X55Y7          LUT6 (Prop_lut6_I0_O)        0.299     8.815 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd[1]_i_4/O
                         net (fo=1, routed)           0.000     8.815    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_txd_reg[1]
    SLICE_X55Y7          MUXF7 (Prop_muxf7_I1_O)      0.217     9.032 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_txd_reg[1]_i_2/O
                         net (fo=2, routed)           0.948     9.980    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_txd_reg[1]_i_2_n_0
    SLICE_X57Y8          LUT3 (Prop_lut3_I1_O)        0.299    10.279 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc[26]_i_2/O
                         net (fo=14, routed)          0.990    11.269    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/d_int__1[1]
    SLICE_X57Y9          LUT4 (Prop_lut4_I2_O)        0.124    11.393 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc[4]_i_1__0/O
                         net (fo=1, routed)           0.000    11.393    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc[4]_i_1__0_n_0
    SLICE_X57Y9          FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.865    20.865 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.871    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.962 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.552    24.514    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_refclk
    SLICE_X57Y9          FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[4]/C
                         clock pessimism              0.364    24.878    
                         clock uncertainty           -0.035    24.843    
    SLICE_X57Y9          FDPE (Setup_fdpe_C_D)        0.031    24.874    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[4]
  -------------------------------------------------------------------
                         required time                         24.874    
                         arrival time                         -11.393    
  -------------------------------------------------------------------
                         slack                                 13.481    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[27]/C
                            (rising edge-triggered cell FDPE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[29]/D
                            (rising edge-triggered cell FDPE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.582     1.652    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_refclk
    SLICE_X57Y7          FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y7          FDPE (Prop_fdpe_C_Q)         0.141     1.793 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[27]/Q
                         net (fo=1, routed)           0.056     1.849    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg_n_0_[27]
    SLICE_X57Y7          FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.851     2.012    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_refclk
    SLICE_X57Y7          FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[29]/C
                         clock pessimism             -0.360     1.652    
    SLICE_X57Y7          FDPE (Hold_fdpe_C_D)         0.078     1.730    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[19]/C
                            (rising edge-triggered cell FDPE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[21]/D
                            (rising edge-triggered cell FDPE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.586     1.656    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/rmii_refclk
    SLICE_X65Y1          FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y1          FDPE (Prop_fdpe_C_Q)         0.141     1.797 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[19]/Q
                         net (fo=2, routed)           0.068     1.865    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg_n_0_[19]
    SLICE_X65Y1          FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.854     2.015    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/rmii_refclk
    SLICE_X65Y1          FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[21]/C
                         clock pessimism             -0.359     1.656    
    SLICE_X65Y1          FDPE (Hold_fdpe_C_D)         0.076     1.732    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.732    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[23]/C
                            (rising edge-triggered cell FDPE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[25]/D
                            (rising edge-triggered cell FDPE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.586     1.656    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/rmii_refclk
    SLICE_X63Y1          FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y1          FDPE (Prop_fdpe_C_Q)         0.141     1.797 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[23]/Q
                         net (fo=2, routed)           0.068     1.865    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg_n_0_[23]
    SLICE_X63Y1          FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.854     2.015    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/rmii_refclk
    SLICE_X63Y1          FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[25]/C
                         clock pessimism             -0.359     1.656    
    SLICE_X63Y1          FDPE (Hold_fdpe_C_D)         0.071     1.727    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[14]/C
                            (rising edge-triggered cell FDPE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[16]/D
                            (rising edge-triggered cell FDPE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.189ns (66.115%)  route 0.097ns (33.885%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.584     1.654    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_refclk
    SLICE_X61Y7          FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y7          FDPE (Prop_fdpe_C_Q)         0.141     1.795 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[14]/Q
                         net (fo=1, routed)           0.097     1.892    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg_n_0_[14]
    SLICE_X60Y7          LUT4 (Prop_lut4_I3_O)        0.048     1.940 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc[16]_i_1__0/O
                         net (fo=1, routed)           0.000     1.940    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc[16]_i_1__0_n_0
    SLICE_X60Y7          FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.852     2.013    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_refclk
    SLICE_X60Y7          FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[16]/C
                         clock pessimism             -0.346     1.667    
    SLICE_X60Y7          FDPE (Hold_fdpe_C_D)         0.107     1.774    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[17]/C
                            (rising edge-triggered cell FDPE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[19]/D
                            (rising edge-triggered cell FDPE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.582     1.652    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_refclk
    SLICE_X58Y7          FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y7          FDPE (Prop_fdpe_C_Q)         0.164     1.816 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[17]/Q
                         net (fo=1, routed)           0.056     1.872    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg_n_0_[17]
    SLICE_X58Y7          FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.851     2.012    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_refclk
    SLICE_X58Y7          FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[19]/C
                         clock pessimism             -0.360     1.652    
    SLICE_X58Y7          FDPE (Hold_fdpe_C_D)         0.053     1.705    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.601%)  route 0.117ns (45.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.588     1.658    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X71Y2          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y2          FDCE (Prop_fdce_C_Q)         0.141     1.799 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[0]/Q
                         net (fo=2, routed)           0.117     1.916    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][34]_0[0]
    SLICE_X68Y1          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.855     2.016    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/rmii_refclk
    SLICE_X68Y1          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][0]/C
                         clock pessimism             -0.342     1.674    
    SLICE_X68Y1          FDCE (Hold_fdce_C_D)         0.070     1.744    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[26]/C
                            (rising edge-triggered cell FDPE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[28]/D
                            (rising edge-triggered cell FDPE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.464%)  route 0.123ns (46.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.586     1.656    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/rmii_refclk
    SLICE_X64Y1          FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y1          FDPE (Prop_fdpe_C_Q)         0.141     1.797 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[26]/Q
                         net (fo=2, routed)           0.123     1.919    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg_n_0_[26]
    SLICE_X65Y1          FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.854     2.015    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/rmii_refclk
    SLICE_X65Y1          FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[28]/C
                         clock pessimism             -0.346     1.669    
    SLICE_X65Y1          FDPE (Hold_fdpe_C_D)         0.078     1.747    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.747    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.588     1.658    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X69Y0          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y0          FDCE (Prop_fdce_C_Q)         0.141     1.799 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[10]/Q
                         net (fo=2, routed)           0.110     1.909    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg_n_0_[10]
    SLICE_X69Y0          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.855     2.016    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X69Y0          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[8]/C
                         clock pessimism             -0.358     1.658    
    SLICE_X69Y0          FDCE (Hold_fdce_C_D)         0.078     1.736    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[12]/C
                            (rising edge-triggered cell FDPE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[14]/D
                            (rising edge-triggered cell FDPE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.584     1.654    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_refclk
    SLICE_X60Y7          FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y7          FDPE (Prop_fdpe_C_Q)         0.141     1.795 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[12]/Q
                         net (fo=1, routed)           0.118     1.913    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg_n_0_[12]
    SLICE_X61Y7          FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.852     2.013    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_refclk
    SLICE_X61Y7          FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[14]/C
                         clock pessimism             -0.346     1.667    
    SLICE_X61Y7          FDPE (Hold_fdpe_C_D)         0.070     1.737    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][27]/D
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.583%)  route 0.132ns (48.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.588     1.658    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X68Y2          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y2          FDCE (Prop_fdce_C_Q)         0.141     1.799 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[27]/Q
                         net (fo=2, routed)           0.132     1.931    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][34]_0[27]
    SLICE_X66Y2          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.854     2.015    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/rmii_refclk
    SLICE_X66Y2          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][27]/C
                         clock pessimism             -0.324     1.691    
    SLICE_X66Y2          FDCE (Hold_fdce_C_D)         0.063     1.754    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][27]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.177    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         riscv_rmii_refclk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { riscv_rmii_refclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17  riscv_rmii_refclk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X68Y1     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X66Y1     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][10]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X58Y6     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][11]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X60Y0     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][12]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X60Y0     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][13]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X62Y1     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][14]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X56Y3     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][15]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X64Y4     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][16]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X59Y0     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X66Y1     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X58Y6     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X60Y0     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X60Y0     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X62Y1     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X56Y3     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X64Y4     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X59Y0     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X60Y0     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][18]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X58Y6     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X58Y6     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X56Y3     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X59Y0     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X58Y6     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X56Y3     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X56Y3     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][23]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X56Y3     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][24]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X56Y3     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][25]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X58Y6     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X56Y3     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][7]/C



---------------------------------------------------------------------------------------------------
From Clock:  sclk
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.407ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       14.455ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.407ns  (required time - arrival time)
  Source:                 miso_0
                            (input port clocked by sclk  {rise@0.000ns fall@22.000ns period=44.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - sclk rise@0.000ns)
  Data Path Delay:        2.637ns  (logic 1.697ns (64.371%)  route 0.940ns (35.629%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            12.000ns
  Clock Path Skew:        -6.703ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 24.826 - 22.000 ) 
    Source Clock Delay      (SCD):    9.644ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.748     3.042    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X26Y7          FDCE (Prop_fdce_C_Q)         0.518     3.560 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           2.564     6.124    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         3.520     9.644 r  sclk_0_OBUF_inst/O
                         net (fo=0)                   0.000     9.644    sclk_0
  -------------------------------------------------------------------    -------------------
                         input delay                 12.000    21.644    
    U7                                                0.000    21.644 r  miso_0 (IN)
                         net (fo=0)                   0.000    21.644    miso_0
    U7                   IBUF (Prop_ibuf_I_O)         1.573    23.218 r  miso_0_IBUF_inst/O
                         net (fo=3, routed)           0.940    24.157    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/miso
    SLICE_X0Y28          LUT5 (Prop_lut5_I0_O)        0.124    24.281 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/soc_cpu_wrap_0_99_LUT5_19/O
                         net (fo=1, routed)           0.000    24.281    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/p_1_in[15]
    SLICE_X0Y28          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.647    24.826    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X0Y28          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[15]/C
                         clock pessimism              0.115    24.941    
                         clock uncertainty           -0.332    24.610    
    SLICE_X0Y28          FDCE (Setup_fdce_C_D)        0.079    24.689    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[15]
  -------------------------------------------------------------------
                         required time                         24.689    
                         arrival time                         -24.281    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.474ns  (required time - arrival time)
  Source:                 miso_0
                            (input port clocked by sclk  {rise@0.000ns fall@22.000ns period=44.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - sclk rise@0.000ns)
  Data Path Delay:        2.573ns  (logic 1.697ns (65.984%)  route 0.875ns (34.016%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            12.000ns
  Clock Path Skew:        -6.703ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 24.826 - 22.000 ) 
    Source Clock Delay      (SCD):    9.644ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.748     3.042    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X26Y7          FDCE (Prop_fdce_C_Q)         0.518     3.560 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           2.564     6.124    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         3.520     9.644 r  sclk_0_OBUF_inst/O
                         net (fo=0)                   0.000     9.644    sclk_0
  -------------------------------------------------------------------    -------------------
                         input delay                 12.000    21.644    
    U7                                                0.000    21.644 r  miso_0 (IN)
                         net (fo=0)                   0.000    21.644    miso_0
    U7                   IBUF (Prop_ibuf_I_O)         1.573    23.218 r  miso_0_IBUF_inst/O
                         net (fo=3, routed)           0.875    24.093    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/miso
    SLICE_X0Y28          LUT6 (Prop_lut6_I0_O)        0.124    24.217 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/soc_cpu_wrap_0_99_LUT6_14/O
                         net (fo=1, routed)           0.000    24.217    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/p_1_in[7]
    SLICE_X0Y28          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.647    24.826    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X0Y28          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[7]/C
                         clock pessimism              0.115    24.941    
                         clock uncertainty           -0.332    24.610    
    SLICE_X0Y28          FDCE (Setup_fdce_C_D)        0.081    24.691    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                         24.691    
                         arrival time                         -24.217    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.481ns  (required time - arrival time)
  Source:                 miso_0
                            (input port clocked by sclk  {rise@0.000ns fall@22.000ns period=44.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - sclk rise@0.000ns)
  Data Path Delay:        2.562ns  (logic 1.697ns (66.268%)  route 0.864ns (33.732%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            12.000ns
  Clock Path Skew:        -6.703ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 24.826 - 22.000 ) 
    Source Clock Delay      (SCD):    9.644ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.748     3.042    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X26Y7          FDCE (Prop_fdce_C_Q)         0.518     3.560 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           2.564     6.124    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         3.520     9.644 r  sclk_0_OBUF_inst/O
                         net (fo=0)                   0.000     9.644    sclk_0
  -------------------------------------------------------------------    -------------------
                         input delay                 12.000    21.644    
    U7                                                0.000    21.644 r  miso_0 (IN)
                         net (fo=0)                   0.000    21.644    miso_0
    U7                   IBUF (Prop_ibuf_I_O)         1.573    23.218 r  miso_0_IBUF_inst/O
                         net (fo=3, routed)           0.864    24.082    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/miso
    SLICE_X0Y28          LUT4 (Prop_lut4_I0_O)        0.124    24.206 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/soc_cpu_wrap_0_99_LUT4_4/O
                         net (fo=1, routed)           0.000    24.206    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/p_1_in[0]
    SLICE_X0Y28          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.647    24.826    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X0Y28          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[0]/C
                         clock pessimism              0.115    24.941    
                         clock uncertainty           -0.332    24.610    
    SLICE_X0Y28          FDCE (Setup_fdce_C_D)        0.077    24.687    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[0]
  -------------------------------------------------------------------
                         required time                         24.687    
                         arrival time                         -24.206    
  -------------------------------------------------------------------
                         slack                                  0.481    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.455ns  (arrival time - required time)
  Source:                 miso_0
                            (input port clocked by sclk  {rise@0.000ns fall@22.000ns period=44.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.385ns (52.401%)  route 0.350ns (47.599%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            12.000ns
  Clock Path Skew:        -1.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       0.590     0.926    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X26Y7          FDCE (Prop_fdce_C_Q)         0.164     1.090 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           0.748     1.838    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         1.221     3.059 r  sclk_0_OBUF_inst/O
                         net (fo=0)                   0.000     3.059    sclk_0
  -------------------------------------------------------------------    -------------------
                         input delay                 12.000    15.059    
    U7                                                0.000    15.059 r  miso_0 (IN)
                         net (fo=0)                   0.000    15.059    miso_0
    U7                   IBUF (Prop_ibuf_I_O)         0.340    15.399 r  miso_0_IBUF_inst/O
                         net (fo=3, routed)           0.350    15.749    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/miso
    SLICE_X0Y28          LUT4 (Prop_lut4_I0_O)        0.045    15.794 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/soc_cpu_wrap_0_99_LUT4_4/O
                         net (fo=1, routed)           0.000    15.794    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/p_1_in[0]
    SLICE_X0Y28          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       0.883     1.249    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X0Y28          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[0]/C
                         clock pessimism             -0.030     1.219    
    SLICE_X0Y28          FDCE (Hold_fdce_C_D)         0.120     1.339    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.339    
                         arrival time                          15.794    
  -------------------------------------------------------------------
                         slack                                 14.455    

Slack (MET) :             14.458ns  (arrival time - required time)
  Source:                 miso_0
                            (input port clocked by sclk  {rise@0.000ns fall@22.000ns period=44.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.385ns (52.117%)  route 0.354ns (47.883%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            12.000ns
  Clock Path Skew:        -1.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       0.590     0.926    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X26Y7          FDCE (Prop_fdce_C_Q)         0.164     1.090 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           0.748     1.838    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         1.221     3.059 r  sclk_0_OBUF_inst/O
                         net (fo=0)                   0.000     3.059    sclk_0
  -------------------------------------------------------------------    -------------------
                         input delay                 12.000    15.059    
    U7                                                0.000    15.059 r  miso_0 (IN)
                         net (fo=0)                   0.000    15.059    miso_0
    U7                   IBUF (Prop_ibuf_I_O)         0.340    15.399 r  miso_0_IBUF_inst/O
                         net (fo=3, routed)           0.354    15.753    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/miso
    SLICE_X0Y28          LUT6 (Prop_lut6_I0_O)        0.045    15.798 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/soc_cpu_wrap_0_99_LUT6_14/O
                         net (fo=1, routed)           0.000    15.798    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/p_1_in[7]
    SLICE_X0Y28          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       0.883     1.249    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X0Y28          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[7]/C
                         clock pessimism             -0.030     1.219    
    SLICE_X0Y28          FDCE (Hold_fdce_C_D)         0.121     1.340    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.340    
                         arrival time                          15.798    
  -------------------------------------------------------------------
                         slack                                 14.458    

Slack (MET) :             14.482ns  (arrival time - required time)
  Source:                 miso_0
                            (input port clocked by sclk  {rise@0.000ns fall@22.000ns period=44.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.385ns (50.513%)  route 0.378ns (49.487%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            12.000ns
  Clock Path Skew:        -1.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       0.590     0.926    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X26Y7          FDCE (Prop_fdce_C_Q)         0.164     1.090 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           0.748     1.838    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         1.221     3.059 r  sclk_0_OBUF_inst/O
                         net (fo=0)                   0.000     3.059    sclk_0
  -------------------------------------------------------------------    -------------------
                         input delay                 12.000    15.059    
    U7                                                0.000    15.059 r  miso_0 (IN)
                         net (fo=0)                   0.000    15.059    miso_0
    U7                   IBUF (Prop_ibuf_I_O)         0.340    15.399 r  miso_0_IBUF_inst/O
                         net (fo=3, routed)           0.378    15.777    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/miso
    SLICE_X0Y28          LUT5 (Prop_lut5_I0_O)        0.045    15.822 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/soc_cpu_wrap_0_99_LUT5_19/O
                         net (fo=1, routed)           0.000    15.822    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/p_1_in[15]
    SLICE_X0Y28          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       0.883     1.249    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X0Y28          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[15]/C
                         clock pessimism             -0.030     1.219    
    SLICE_X0Y28          FDCE (Hold_fdce_C_D)         0.121     1.340    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.340    
                         arrival time                          15.822    
  -------------------------------------------------------------------
                         slack                                 14.482    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  sclk

Setup :            0  Failing Endpoints,  Worst Slack        7.282ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        9.349ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.282ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/mosi_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            mosi_0
                            (output port clocked by sclk  {rise@0.000ns fall@22.000ns period=44.000ns})
  Path Group:             sclk
  Path Type:              Max at Slow Process Corner
  Requirement:            22.000ns  (sclk rise@44.000ns - clk_fpga_0 rise@22.000ns)
  Data Path Delay:        10.337ns  (logic 4.045ns (39.129%)  route 6.292ns (60.871%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        5.951ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.702ns = ( 52.702 - 44.000 ) 
    Source Clock Delay      (SCD):    3.042ns = ( 25.042 - 22.000 ) 
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    23.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    23.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.748    25.042    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X26Y7          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/mosi_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y7          FDCE (Prop_fdce_C_Q)         0.518    25.560 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/mosi_o_reg/Q
                         net (fo=1, routed)           6.292    31.852    mosi_0_OBUF
    C20                  OBUF (Prop_obuf_I_O)         3.527    35.379 r  mosi_0_OBUF_inst/O
                         net (fo=0)                   0.000    35.379    mosi_0
    C20                                                               r  mosi_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      44.000    44.000 r  
    PS7_X0Y0             PS7                          0.000    44.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    45.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    45.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.571    46.750    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X26Y7          FDCE (Prop_fdce_C_Q)         0.418    47.168 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           2.215    49.384    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         3.318    52.702 r  sclk_0_OBUF_inst/O
                         net (fo=0)                   0.000    52.702    sclk_0
    V6                                                                r  sclk_0 (OUT)
                         clock pessimism              0.292    52.993    
                         clock uncertainty           -0.332    52.661    
                         output delay               -10.000    42.661    
  -------------------------------------------------------------------
                         required time                         42.661    
                         arrival time                         -35.379    
  -------------------------------------------------------------------
                         slack                                  7.282    

Slack (MET) :             9.075ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/nss_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            nss_0
                            (output port clocked by sclk  {rise@0.000ns fall@22.000ns period=44.000ns})
  Path Group:             sclk
  Path Type:              Max at Slow Process Corner
  Requirement:            22.000ns  (sclk rise@44.000ns - clk_fpga_0 rise@22.000ns)
  Data Path Delay:        8.522ns  (logic 4.367ns (51.247%)  route 4.155ns (48.753%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        5.929ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.702ns = ( 52.702 - 44.000 ) 
    Source Clock Delay      (SCD):    3.042ns = ( 25.042 - 22.000 ) 
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    23.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    23.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.748    25.042    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X27Y7          FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/nss_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y7          FDPE (Prop_fdpe_C_Q)         0.456    25.498 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/nss_o_reg/Q
                         net (fo=1, routed)           1.132    26.630    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/nss_o
    SLICE_X27Y11         LUT2 (Prop_lut2_I0_O)        0.150    26.780 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/nss_INST_0/O
                         net (fo=1, routed)           3.023    29.803    nss_0_OBUF
    Y6                   OBUF (Prop_obuf_I_O)         3.761    33.564 r  nss_0_OBUF_inst/O
                         net (fo=0)                   0.000    33.564    nss_0
    Y6                                                                r  nss_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      44.000    44.000 r  
    PS7_X0Y0             PS7                          0.000    44.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    45.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    45.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.571    46.750    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X26Y7          FDCE (Prop_fdce_C_Q)         0.418    47.168 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           2.215    49.384    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         3.318    52.702 r  sclk_0_OBUF_inst/O
                         net (fo=0)                   0.000    52.702    sclk_0
    V6                                                                r  sclk_0 (OUT)
                         clock pessimism              0.270    52.971    
                         clock uncertainty           -0.332    52.639    
                         output delay               -10.000    42.639    
  -------------------------------------------------------------------
                         required time                         42.639    
                         arrival time                         -33.564    
  -------------------------------------------------------------------
                         slack                                  9.075    

Slack (MET) :             11.017ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            sclk_0
                            (output port clocked by sclk  {rise@0.000ns fall@22.000ns period=44.000ns})
  Path Group:             sclk
  Path Type:              Max at Slow Process Corner
  Requirement:            22.000ns  (sclk rise@44.000ns - clk_fpga_0 rise@22.000ns)
  Data Path Delay:        6.602ns  (logic 4.038ns (61.165%)  route 2.564ns (38.835%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        5.951ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.702ns = ( 52.702 - 44.000 ) 
    Source Clock Delay      (SCD):    3.042ns = ( 25.042 - 22.000 ) 
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    23.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    23.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.748    25.042    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X26Y7          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y7          FDCE (Prop_fdce_C_Q)         0.518    25.560 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           2.564    28.124    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         3.520    31.644 r  sclk_0_OBUF_inst/O
                         net (fo=0)                   0.000    31.644    sclk_0
    V6                                                                r  sclk_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      44.000    44.000 r  
    PS7_X0Y0             PS7                          0.000    44.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    45.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    45.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.571    46.750    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X26Y7          FDCE (Prop_fdce_C_Q)         0.418    47.168 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           2.215    49.384    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         3.318    52.702 r  sclk_0_OBUF_inst/O
                         net (fo=0)                   0.000    52.702    sclk_0
    V6                                                                r  sclk_0 (OUT)
                         clock pessimism              0.292    52.993    
                         clock uncertainty           -0.332    52.661    
                         output delay               -10.000    42.661    
  -------------------------------------------------------------------
                         required time                         42.661    
                         arrival time                         -31.644    
  -------------------------------------------------------------------
                         slack                                 11.017    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.349ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            sclk_0
                            (output port clocked by sclk  {rise@0.000ns fall@22.000ns period=44.000ns})
  Path Group:             sclk
  Path Type:              Min at Slow Process Corner
  Requirement:            0.000ns  (sclk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.951ns  (logic 3.736ns (62.780%)  route 2.215ns (37.220%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        6.602ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.644ns
    Source Clock Delay      (SCD):    2.750ns
    Clock Pessimism Removal (CPR):    0.292ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.571     2.750    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X26Y7          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y7          FDCE (Prop_fdce_C_Q)         0.418     3.168 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           2.215     5.384    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         3.318     8.702 r  sclk_0_OBUF_inst/O
                         net (fo=0)                   0.000     8.702    sclk_0
    V6                                                                r  sclk_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.748     3.042    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X26Y7          FDCE (Prop_fdce_C_Q)         0.518     3.560 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           2.564     6.124    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         3.520     9.644 r  sclk_0_OBUF_inst/O
                         net (fo=0)                   0.000     9.644    sclk_0
    V6                                                                r  sclk_0 (OUT)
                         clock pessimism             -0.292     9.353    
                         output delay               -10.000    -0.647    
  -------------------------------------------------------------------
                         required time                          0.647    
                         arrival time                           8.702    
  -------------------------------------------------------------------
                         slack                                  9.349    

Slack (MET) :             10.067ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/spi_cr2_ssoe_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            nss_0
                            (output port clocked by sclk  {rise@0.000ns fall@22.000ns period=44.000ns})
  Path Group:             sclk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (sclk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.787ns  (logic 1.506ns (54.032%)  route 1.281ns (45.968%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        2.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.907ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       0.588     0.924    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X31Y11         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/spi_cr2_ssoe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y11         FDPE (Prop_fdpe_C_Q)         0.141     1.065 f  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/spi_cr2_ssoe_reg/Q
                         net (fo=2, routed)           0.298     1.362    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/spi_cr2_rxneie_reg_0[0]
    SLICE_X27Y11         LUT2 (Prop_lut2_I1_O)        0.044     1.406 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/nss_INST_0/O
                         net (fo=1, routed)           0.984     2.390    nss_0_OBUF
    Y6                   OBUF (Prop_obuf_I_O)         1.321     3.711 r  nss_0_OBUF_inst/O
                         net (fo=0)                   0.000     3.711    nss_0
    Y6                                                                r  nss_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       0.858     1.224    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X26Y7          FDCE (Prop_fdce_C_Q)         0.204     1.428 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           1.058     2.486    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         1.421     3.907 r  sclk_0_OBUF_inst/O
                         net (fo=0)                   0.000     3.907    sclk_0
    V6                                                                r  sclk_0 (OUT)
                         clock pessimism             -0.263     3.644    
                         output delay               -10.000    -6.356    
  -------------------------------------------------------------------
                         required time                          6.356    
                         arrival time                           3.711    
  -------------------------------------------------------------------
                         slack                                 10.067    

Slack (MET) :             10.951ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/mosi_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            mosi_0
                            (output port clocked by sclk  {rise@0.000ns fall@22.000ns period=44.000ns})
  Path Group:             sclk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (sclk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.634ns  (logic 1.392ns (38.298%)  route 2.242ns (61.702%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        2.683ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.907ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       0.590     0.926    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X26Y7          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/mosi_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y7          FDCE (Prop_fdce_C_Q)         0.164     1.090 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/mosi_o_reg/Q
                         net (fo=1, routed)           2.242     3.332    mosi_0_OBUF
    C20                  OBUF (Prop_obuf_I_O)         1.228     4.560 r  mosi_0_OBUF_inst/O
                         net (fo=0)                   0.000     4.560    mosi_0
    C20                                                               r  mosi_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       0.858     1.224    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X26Y7          FDCE (Prop_fdce_C_Q)         0.204     1.428 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           1.058     2.486    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         1.421     3.907 r  sclk_0_OBUF_inst/O
                         net (fo=0)                   0.000     3.907    sclk_0
    V6                                                                r  sclk_0 (OUT)
                         clock pessimism             -0.298     3.609    
                         output delay               -10.000    -6.391    
  -------------------------------------------------------------------
                         required time                          6.391    
                         arrival time                           4.560    
  -------------------------------------------------------------------
                         slack                                 10.951    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.196ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_l1ic/core_vaddr_latch_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.615ns  (logic 0.419ns (2.032%)  route 20.196ns (97.968%))
  Logic Levels:           0  
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 24.643 - 22.000 ) 
    Source Clock Delay      (SCD):    3.158ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.864     3.158    soc_i/cpu_wrap_0/inst/u_rgu/clk
    SLICE_X109Y27        FDPE                                         r  soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y27        FDPE (Prop_fdpe_C_Q)         0.419     3.577 f  soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/Q
                         net (fo=5600, routed)       20.196    23.773    soc_i/cpu_wrap_0/inst/u_l1ic/core_bad_reg[0]_0
    SLICE_X51Y59         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_l1ic/core_vaddr_latch_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.464    24.643    soc_i/cpu_wrap_0/inst/u_l1ic/clk
    SLICE_X51Y59         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_l1ic/core_vaddr_latch_reg[6]/C
                         clock pessimism              0.115    24.758    
                         clock uncertainty           -0.332    24.426    
    SLICE_X51Y59         FDCE (Recov_fdce_C_CLR)     -0.580    23.846    soc_i/cpu_wrap_0/inst/u_l1ic/core_vaddr_latch_reg[6]
  -------------------------------------------------------------------
                         required time                         23.846    
                         arrival time                         -23.773    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.113ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dmmu/pa_reg[16]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.578ns  (logic 0.419ns (2.036%)  route 20.159ns (97.964%))
  Logic Levels:           0  
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 24.646 - 22.000 ) 
    Source Clock Delay      (SCD):    3.158ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.864     3.158    soc_i/cpu_wrap_0/inst/u_rgu/clk
    SLICE_X109Y27        FDPE                                         r  soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y27        FDPE (Prop_fdpe_C_Q)         0.419     3.577 f  soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/Q
                         net (fo=5600, routed)       20.159    23.736    soc_i/cpu_wrap_0/inst/u_dmmu/cs_latch_reg
    SLICE_X53Y52         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dmmu/pa_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.467    24.646    soc_i/cpu_wrap_0/inst/u_dmmu/clk
    SLICE_X53Y52         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dmmu/pa_reg[16]/C
                         clock pessimism              0.115    24.761    
                         clock uncertainty           -0.332    24.429    
    SLICE_X53Y52         FDCE (Recov_fdce_C_CLR)     -0.580    23.849    soc_i/cpu_wrap_0/inst/u_dmmu/pa_reg[16]
  -------------------------------------------------------------------
                         required time                         23.849    
                         arrival time                         -23.736    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dmmu/pa_reg[23]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.578ns  (logic 0.419ns (2.036%)  route 20.159ns (97.964%))
  Logic Levels:           0  
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 24.646 - 22.000 ) 
    Source Clock Delay      (SCD):    3.158ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.864     3.158    soc_i/cpu_wrap_0/inst/u_rgu/clk
    SLICE_X109Y27        FDPE                                         r  soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y27        FDPE (Prop_fdpe_C_Q)         0.419     3.577 f  soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/Q
                         net (fo=5600, routed)       20.159    23.736    soc_i/cpu_wrap_0/inst/u_dmmu/cs_latch_reg
    SLICE_X53Y52         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dmmu/pa_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.467    24.646    soc_i/cpu_wrap_0/inst/u_dmmu/clk
    SLICE_X53Y52         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dmmu/pa_reg[23]/C
                         clock pessimism              0.115    24.761    
                         clock uncertainty           -0.332    24.429    
    SLICE_X53Y52         FDCE (Recov_fdce_C_CLR)     -0.580    23.849    soc_i/cpu_wrap_0/inst/u_dmmu/pa_reg[23]
  -------------------------------------------------------------------
                         required time                         23.849    
                         arrival time                         -23.736    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dmmu/pa_reg[27]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.578ns  (logic 0.419ns (2.036%)  route 20.159ns (97.964%))
  Logic Levels:           0  
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 24.646 - 22.000 ) 
    Source Clock Delay      (SCD):    3.158ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.864     3.158    soc_i/cpu_wrap_0/inst/u_rgu/clk
    SLICE_X109Y27        FDPE                                         r  soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y27        FDPE (Prop_fdpe_C_Q)         0.419     3.577 f  soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/Q
                         net (fo=5600, routed)       20.159    23.736    soc_i/cpu_wrap_0/inst/u_dmmu/cs_latch_reg
    SLICE_X53Y52         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dmmu/pa_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.467    24.646    soc_i/cpu_wrap_0/inst/u_dmmu/clk
    SLICE_X53Y52         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dmmu/pa_reg[27]/C
                         clock pessimism              0.115    24.761    
                         clock uncertainty           -0.332    24.429    
    SLICE_X53Y52         FDCE (Recov_fdce_C_CLR)     -0.580    23.849    soc_i/cpu_wrap_0/inst/u_dmmu/pa_reg[27]
  -------------------------------------------------------------------
                         required time                         23.849    
                         arrival time                         -23.736    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dmmu/pa_reg[28]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.578ns  (logic 0.419ns (2.036%)  route 20.159ns (97.964%))
  Logic Levels:           0  
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 24.646 - 22.000 ) 
    Source Clock Delay      (SCD):    3.158ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.864     3.158    soc_i/cpu_wrap_0/inst/u_rgu/clk
    SLICE_X109Y27        FDPE                                         r  soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y27        FDPE (Prop_fdpe_C_Q)         0.419     3.577 f  soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/Q
                         net (fo=5600, routed)       20.159    23.736    soc_i/cpu_wrap_0/inst/u_dmmu/cs_latch_reg
    SLICE_X53Y52         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dmmu/pa_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.467    24.646    soc_i/cpu_wrap_0/inst/u_dmmu/clk
    SLICE_X53Y52         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dmmu/pa_reg[28]/C
                         clock pessimism              0.115    24.761    
                         clock uncertainty           -0.332    24.429    
    SLICE_X53Y52         FDCE (Recov_fdce_C_CLR)     -0.580    23.849    soc_i/cpu_wrap_0/inst/u_dmmu/pa_reg[28]
  -------------------------------------------------------------------
                         required time                         23.849    
                         arrival time                         -23.736    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.116ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_l1ic/FSM_sequential_cur_state_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.615ns  (logic 0.419ns (2.032%)  route 20.196ns (97.968%))
  Logic Levels:           0  
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 24.643 - 22.000 ) 
    Source Clock Delay      (SCD):    3.158ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.864     3.158    soc_i/cpu_wrap_0/inst/u_rgu/clk
    SLICE_X109Y27        FDPE                                         r  soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y27        FDPE (Prop_fdpe_C_Q)         0.419     3.577 f  soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/Q
                         net (fo=5600, routed)       20.196    23.773    soc_i/cpu_wrap_0/inst/u_l1ic/core_bad_reg[0]_0
    SLICE_X50Y59         FDPE                                         f  soc_i/cpu_wrap_0/inst/u_l1ic/FSM_sequential_cur_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.464    24.643    soc_i/cpu_wrap_0/inst/u_l1ic/clk
    SLICE_X50Y59         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_l1ic/FSM_sequential_cur_state_reg[0]/C
                         clock pessimism              0.115    24.758    
                         clock uncertainty           -0.332    24.426    
    SLICE_X50Y59         FDPE (Recov_fdpe_C_PRE)     -0.536    23.890    soc_i/cpu_wrap_0/inst/u_l1ic/FSM_sequential_cur_state_reg[0]
  -------------------------------------------------------------------
                         required time                         23.890    
                         arrival time                         -23.773    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.158ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dmmu/FSM_sequential_cur_state_reg[1]_rep/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.615ns  (logic 0.419ns (2.032%)  route 20.196ns (97.968%))
  Logic Levels:           0  
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 24.643 - 22.000 ) 
    Source Clock Delay      (SCD):    3.158ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.864     3.158    soc_i/cpu_wrap_0/inst/u_rgu/clk
    SLICE_X109Y27        FDPE                                         r  soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y27        FDPE (Prop_fdpe_C_Q)         0.419     3.577 f  soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/Q
                         net (fo=5600, routed)       20.196    23.773    soc_i/cpu_wrap_0/inst/u_dmmu/cs_latch_reg
    SLICE_X50Y59         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dmmu/FSM_sequential_cur_state_reg[1]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.464    24.643    soc_i/cpu_wrap_0/inst/u_dmmu/clk
    SLICE_X50Y59         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dmmu/FSM_sequential_cur_state_reg[1]_rep/C
                         clock pessimism              0.115    24.758    
                         clock uncertainty           -0.332    24.426    
    SLICE_X50Y59         FDCE (Recov_fdce_C_CLR)     -0.494    23.932    soc_i/cpu_wrap_0/inst/u_dmmu/FSM_sequential_cur_state_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         23.932    
                         arrival time                         -23.773    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_l1ic/FSM_sequential_cur_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.615ns  (logic 0.419ns (2.032%)  route 20.196ns (97.968%))
  Logic Levels:           0  
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 24.643 - 22.000 ) 
    Source Clock Delay      (SCD):    3.158ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.864     3.158    soc_i/cpu_wrap_0/inst/u_rgu/clk
    SLICE_X109Y27        FDPE                                         r  soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y27        FDPE (Prop_fdpe_C_Q)         0.419     3.577 f  soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/Q
                         net (fo=5600, routed)       20.196    23.773    soc_i/cpu_wrap_0/inst/u_l1ic/core_bad_reg[0]_0
    SLICE_X50Y59         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_l1ic/FSM_sequential_cur_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.464    24.643    soc_i/cpu_wrap_0/inst/u_l1ic/clk
    SLICE_X50Y59         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_l1ic/FSM_sequential_cur_state_reg[2]/C
                         clock pessimism              0.115    24.758    
                         clock uncertainty           -0.332    24.426    
    SLICE_X50Y59         FDCE (Recov_fdce_C_CLR)     -0.494    23.932    soc_i/cpu_wrap_0/inst/u_l1ic/FSM_sequential_cur_state_reg[2]
  -------------------------------------------------------------------
                         required time                         23.932    
                         arrival time                         -23.773    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.305ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dmmu/pg_fault_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.470ns  (logic 0.419ns (2.047%)  route 20.051ns (97.953%))
  Logic Levels:           0  
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 24.644 - 22.000 ) 
    Source Clock Delay      (SCD):    3.158ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.864     3.158    soc_i/cpu_wrap_0/inst/u_rgu/clk
    SLICE_X109Y27        FDPE                                         r  soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y27        FDPE (Prop_fdpe_C_Q)         0.419     3.577 f  soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/Q
                         net (fo=5600, routed)       20.051    23.628    soc_i/cpu_wrap_0/inst/u_dmmu/cs_latch_reg
    SLICE_X50Y58         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dmmu/pg_fault_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.465    24.644    soc_i/cpu_wrap_0/inst/u_dmmu/clk
    SLICE_X50Y58         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dmmu/pg_fault_reg/C
                         clock pessimism              0.115    24.759    
                         clock uncertainty           -0.332    24.427    
    SLICE_X50Y58         FDCE (Recov_fdce_C_CLR)     -0.494    23.933    soc_i/cpu_wrap_0/inst/u_dmmu/pg_fault_reg
  -------------------------------------------------------------------
                         required time                         23.933    
                         arrival time                         -23.628    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_l1ic/FSM_sequential_cur_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.470ns  (logic 0.419ns (2.047%)  route 20.051ns (97.953%))
  Logic Levels:           0  
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 24.644 - 22.000 ) 
    Source Clock Delay      (SCD):    3.158ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.864     3.158    soc_i/cpu_wrap_0/inst/u_rgu/clk
    SLICE_X109Y27        FDPE                                         r  soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y27        FDPE (Prop_fdpe_C_Q)         0.419     3.577 f  soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/Q
                         net (fo=5600, routed)       20.051    23.628    soc_i/cpu_wrap_0/inst/u_l1ic/core_bad_reg[0]_0
    SLICE_X50Y58         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_l1ic/FSM_sequential_cur_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.465    24.644    soc_i/cpu_wrap_0/inst/u_l1ic/clk
    SLICE_X50Y58         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_l1ic/FSM_sequential_cur_state_reg[1]/C
                         clock pessimism              0.115    24.759    
                         clock uncertainty           -0.332    24.427    
    SLICE_X50Y58         FDCE (Recov_fdce_C_CLR)     -0.494    23.933    soc_i/cpu_wrap_0/inst/u_l1ic/FSM_sequential_cur_state_reg[1]
  -------------------------------------------------------------------
                         required time                         23.933    
                         arrival time                         -23.628    
  -------------------------------------------------------------------
                         slack                                  0.305    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr_reg[15][53]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.814ns  (logic 0.209ns (7.427%)  route 2.605ns (92.573%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.710ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.636ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       0.560     0.896    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/clk
    SLICE_X46Y38         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y38         FDCE (Prop_fdce_C_Q)         0.164     1.060 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/Q
                         net (fo=35, routed)          1.333     2.392    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/srstn_sync
    SLICE_X64Y43         LUT1 (Prop_lut1_I0_O)        0.045     2.437 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/satp_ppn[43]_i_4/O
                         net (fo=8743, routed)        1.273     3.710    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpcfg_l_reg[7]_1
    SLICE_X109Y96        FDCE                                         f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr_reg[15][53]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.108     1.474    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.056     1.530 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                         net (fo=7844, routed)        2.106     3.636    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr_reg[14][53]_1
    SLICE_X109Y96        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr_reg[15][53]/C
                         clock pessimism             -0.030     3.606    
    SLICE_X109Y96        FDCE (Remov_fdce_C_CLR)     -0.092     3.514    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr_reg[15][53]
  -------------------------------------------------------------------
                         required time                         -3.514    
                         arrival time                           3.710    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr_reg[5][28]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.781ns  (logic 0.209ns (7.514%)  route 2.572ns (92.486%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.627ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.553ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       0.560     0.896    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/clk
    SLICE_X46Y38         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y38         FDCE (Prop_fdce_C_Q)         0.164     1.060 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/Q
                         net (fo=35, routed)          1.333     2.392    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/srstn_sync
    SLICE_X64Y43         LUT1 (Prop_lut1_I0_O)        0.045     2.437 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/satp_ppn[43]_i_4/O
                         net (fo=8743, routed)        1.240     3.677    soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr_reg[0][63]_0
    SLICE_X108Y93        FDCE                                         f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr_reg[5][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.108     1.474    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.056     1.530 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                         net (fo=7844, routed)        2.023     3.553    soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr_reg[31][63]_0
    SLICE_X108Y93        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr_reg[5][28]/C
                         clock pessimism             -0.030     3.522    
    SLICE_X108Y93        FDCE (Remov_fdce_C_CLR)     -0.067     3.455    soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr_reg[5][28]
  -------------------------------------------------------------------
                         required time                         -3.455    
                         arrival time                           3.677    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpaddr_reg[15][25]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.159ns  (logic 0.209ns (6.616%)  route 2.950ns (93.384%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.953ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       0.560     0.896    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/clk
    SLICE_X46Y38         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y38         FDCE (Prop_fdce_C_Q)         0.164     1.060 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/Q
                         net (fo=35, routed)          1.333     2.392    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/srstn_sync
    SLICE_X64Y43         LUT1 (Prop_lut1_I0_O)        0.045     2.437 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/satp_ppn[43]_i_4/O
                         net (fo=8743, routed)        1.617     4.055    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpcfg_l_reg[7]_1
    SLICE_X111Y133       FDCE                                         f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpaddr_reg[15][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.108     1.474    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.056     1.530 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                         net (fo=7844, routed)        2.423     3.953    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr_reg[14][53]_1
    SLICE_X111Y133       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpaddr_reg[15][25]/C
                         clock pessimism             -0.030     3.923    
    SLICE_X111Y133       FDCE (Remov_fdce_C_CLR)     -0.092     3.831    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpaddr_reg[15][25]
  -------------------------------------------------------------------
                         required time                         -3.831    
                         arrival time                           4.055    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpaddr_reg[15][38]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.159ns  (logic 0.209ns (6.616%)  route 2.950ns (93.384%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.953ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       0.560     0.896    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/clk
    SLICE_X46Y38         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y38         FDCE (Prop_fdce_C_Q)         0.164     1.060 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/Q
                         net (fo=35, routed)          1.333     2.392    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/srstn_sync
    SLICE_X64Y43         LUT1 (Prop_lut1_I0_O)        0.045     2.437 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/satp_ppn[43]_i_4/O
                         net (fo=8743, routed)        1.617     4.055    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpcfg_l_reg[7]_1
    SLICE_X111Y133       FDCE                                         f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpaddr_reg[15][38]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.108     1.474    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.056     1.530 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                         net (fo=7844, routed)        2.423     3.953    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr_reg[14][53]_1
    SLICE_X111Y133       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpaddr_reg[15][38]/C
                         clock pessimism             -0.030     3.923    
    SLICE_X111Y133       FDCE (Remov_fdce_C_CLR)     -0.092     3.831    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpaddr_reg[15][38]
  -------------------------------------------------------------------
                         required time                         -3.831    
                         arrival time                           4.055    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpaddr_reg[14][21]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.163ns  (logic 0.209ns (6.607%)  route 2.954ns (93.393%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.953ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       0.560     0.896    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/clk
    SLICE_X46Y38         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y38         FDCE (Prop_fdce_C_Q)         0.164     1.060 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/Q
                         net (fo=35, routed)          1.333     2.392    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/srstn_sync
    SLICE_X64Y43         LUT1 (Prop_lut1_I0_O)        0.045     2.437 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/satp_ppn[43]_i_4/O
                         net (fo=8743, routed)        1.622     4.059    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpcfg_l_reg[7]_1
    SLICE_X110Y133       FDCE                                         f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpaddr_reg[14][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.108     1.474    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.056     1.530 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                         net (fo=7844, routed)        2.423     3.953    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr_reg[14][53]_1
    SLICE_X110Y133       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpaddr_reg[14][21]/C
                         clock pessimism             -0.030     3.923    
    SLICE_X110Y133       FDCE (Remov_fdce_C_CLR)     -0.092     3.831    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpaddr_reg[14][21]
  -------------------------------------------------------------------
                         required time                         -3.831    
                         arrival time                           4.059    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpaddr_reg[14][22]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.163ns  (logic 0.209ns (6.607%)  route 2.954ns (93.393%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.953ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       0.560     0.896    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/clk
    SLICE_X46Y38         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y38         FDCE (Prop_fdce_C_Q)         0.164     1.060 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/Q
                         net (fo=35, routed)          1.333     2.392    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/srstn_sync
    SLICE_X64Y43         LUT1 (Prop_lut1_I0_O)        0.045     2.437 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/satp_ppn[43]_i_4/O
                         net (fo=8743, routed)        1.622     4.059    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpcfg_l_reg[7]_1
    SLICE_X110Y133       FDCE                                         f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpaddr_reg[14][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.108     1.474    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.056     1.530 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                         net (fo=7844, routed)        2.423     3.953    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr_reg[14][53]_1
    SLICE_X110Y133       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpaddr_reg[14][22]/C
                         clock pessimism             -0.030     3.923    
    SLICE_X110Y133       FDCE (Remov_fdce_C_CLR)     -0.092     3.831    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpaddr_reg[14][22]
  -------------------------------------------------------------------
                         required time                         -3.831    
                         arrival time                           4.059    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr_reg[14][29]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.727ns  (logic 0.209ns (7.663%)  route 2.518ns (92.337%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.561ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.487ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       0.560     0.896    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/clk
    SLICE_X46Y38         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y38         FDCE (Prop_fdce_C_Q)         0.164     1.060 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/Q
                         net (fo=35, routed)          1.333     2.392    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/srstn_sync
    SLICE_X64Y43         LUT1 (Prop_lut1_I0_O)        0.045     2.437 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/satp_ppn[43]_i_4/O
                         net (fo=8743, routed)        1.186     3.623    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpcfg_l_reg[7]_1
    SLICE_X104Y93        FDCE                                         f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr_reg[14][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.108     1.474    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.056     1.530 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                         net (fo=7844, routed)        1.957     3.487    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr_reg[14][53]_1
    SLICE_X104Y93        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr_reg[14][29]/C
                         clock pessimism             -0.030     3.457    
    SLICE_X104Y93        FDCE (Remov_fdce_C_CLR)     -0.067     3.390    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr_reg[14][29]
  -------------------------------------------------------------------
                         required time                         -3.390    
                         arrival time                           3.623    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr_reg[14][36]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.727ns  (logic 0.209ns (7.663%)  route 2.518ns (92.337%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.561ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.487ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       0.560     0.896    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/clk
    SLICE_X46Y38         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y38         FDCE (Prop_fdce_C_Q)         0.164     1.060 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/Q
                         net (fo=35, routed)          1.333     2.392    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/srstn_sync
    SLICE_X64Y43         LUT1 (Prop_lut1_I0_O)        0.045     2.437 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/satp_ppn[43]_i_4/O
                         net (fo=8743, routed)        1.186     3.623    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpcfg_l_reg[7]_1
    SLICE_X104Y93        FDCE                                         f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr_reg[14][36]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.108     1.474    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.056     1.530 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                         net (fo=7844, routed)        1.957     3.487    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr_reg[14][53]_1
    SLICE_X104Y93        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr_reg[14][36]/C
                         clock pessimism             -0.030     3.457    
    SLICE_X104Y93        FDCE (Remov_fdce_C_CLR)     -0.067     3.390    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr_reg[14][36]
  -------------------------------------------------------------------
                         required time                         -3.390    
                         arrival time                           3.623    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr_reg[9][48]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.480ns  (logic 0.209ns (8.428%)  route 2.271ns (91.573%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.254ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       0.560     0.896    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/clk
    SLICE_X46Y38         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y38         FDCE (Prop_fdce_C_Q)         0.164     1.060 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/Q
                         net (fo=35, routed)          1.333     2.392    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/srstn_sync
    SLICE_X64Y43         LUT1 (Prop_lut1_I0_O)        0.045     2.437 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/satp_ppn[43]_i_4/O
                         net (fo=8743, routed)        0.938     3.375    soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr_reg[0][63]_0
    SLICE_X109Y61        FDCE                                         f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr_reg[9][48]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.108     1.474    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.056     1.530 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                         net (fo=7844, routed)        1.724     3.254    soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr_reg[31][63]_0
    SLICE_X109Y61        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr_reg[9][48]/C
                         clock pessimism             -0.030     3.224    
    SLICE_X109Y61        FDCE (Remov_fdce_C_CLR)     -0.092     3.132    soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr_reg[9][48]
  -------------------------------------------------------------------
                         required time                         -3.132    
                         arrival time                           3.375    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr_reg[13][45]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.826ns  (logic 0.209ns (7.396%)  route 2.617ns (92.604%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.666ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.592ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       0.560     0.896    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/clk
    SLICE_X46Y38         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y38         FDCE (Prop_fdce_C_Q)         0.164     1.060 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/Q
                         net (fo=35, routed)          1.333     2.392    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/srstn_sync
    SLICE_X64Y43         LUT1 (Prop_lut1_I0_O)        0.045     2.437 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/satp_ppn[43]_i_4/O
                         net (fo=8743, routed)        1.284     3.721    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpcfg_l_reg[7]_1
    SLICE_X105Y103       FDCE                                         f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr_reg[13][45]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19172, routed)       1.108     1.474    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.056     1.530 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                         net (fo=7844, routed)        2.062     3.592    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr_reg[14][53]_1
    SLICE_X105Y103       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr_reg[13][45]/C
                         clock pessimism             -0.030     3.562    
    SLICE_X105Y103       FDCE (Remov_fdce_C_CLR)     -0.092     3.470    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr_reg[13][45]
  -------------------------------------------------------------------
                         required time                         -3.470    
                         arrival time                           3.721    
  -------------------------------------------------------------------
                         slack                                  0.252    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack      979.679ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.969ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             979.679ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.459ns  (logic 0.605ns (13.569%)  route 3.854ns (86.431%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 1002.726 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.090ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.796     3.090    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X103Y34        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y34        FDCE (Prop_fdce_C_Q)         0.456     3.546 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.635     4.181    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X103Y34        LUT1 (Prop_lut1_I0_O)        0.149     4.330 f  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_110_LUT1_10/O
                         net (fo=64, routed)          3.219     7.549    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X89Y50         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.547  1002.726    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y50         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]/C
                         clock pessimism              0.115  1002.841    
                         clock uncertainty          -15.000   987.841    
    SLICE_X89Y50         FDCE (Recov_fdce_C_CLR)     -0.613   987.228    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]
  -------------------------------------------------------------------
                         required time                        987.228    
                         arrival time                          -7.549    
  -------------------------------------------------------------------
                         slack                                979.679    

Slack (MET) :             979.679ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[53]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.459ns  (logic 0.605ns (13.569%)  route 3.854ns (86.431%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 1002.726 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.090ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.796     3.090    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X103Y34        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y34        FDCE (Prop_fdce_C_Q)         0.456     3.546 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.635     4.181    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X103Y34        LUT1 (Prop_lut1_I0_O)        0.149     4.330 f  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_110_LUT1_10/O
                         net (fo=64, routed)          3.219     7.549    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X89Y50         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[53]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.547  1002.726    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y50         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[53]/C
                         clock pessimism              0.115  1002.841    
                         clock uncertainty          -15.000   987.841    
    SLICE_X89Y50         FDCE (Recov_fdce_C_CLR)     -0.613   987.228    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[53]
  -------------------------------------------------------------------
                         required time                        987.228    
                         arrival time                          -7.549    
  -------------------------------------------------------------------
                         slack                                979.679    

Slack (MET) :             979.679ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[54]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.459ns  (logic 0.605ns (13.569%)  route 3.854ns (86.431%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 1002.726 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.090ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.796     3.090    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X103Y34        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y34        FDCE (Prop_fdce_C_Q)         0.456     3.546 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.635     4.181    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X103Y34        LUT1 (Prop_lut1_I0_O)        0.149     4.330 f  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_110_LUT1_10/O
                         net (fo=64, routed)          3.219     7.549    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X89Y50         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[54]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.547  1002.726    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y50         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[54]/C
                         clock pessimism              0.115  1002.841    
                         clock uncertainty          -15.000   987.841    
    SLICE_X89Y50         FDCE (Recov_fdce_C_CLR)     -0.613   987.228    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[54]
  -------------------------------------------------------------------
                         required time                        987.228    
                         arrival time                          -7.549    
  -------------------------------------------------------------------
                         slack                                979.679    

Slack (MET) :             979.679ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[55]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.459ns  (logic 0.605ns (13.569%)  route 3.854ns (86.431%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 1002.726 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.090ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.796     3.090    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X103Y34        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y34        FDCE (Prop_fdce_C_Q)         0.456     3.546 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.635     4.181    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X103Y34        LUT1 (Prop_lut1_I0_O)        0.149     4.330 f  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_110_LUT1_10/O
                         net (fo=64, routed)          3.219     7.549    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X89Y50         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[55]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.547  1002.726    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y50         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[55]/C
                         clock pessimism              0.115  1002.841    
                         clock uncertainty          -15.000   987.841    
    SLICE_X89Y50         FDCE (Recov_fdce_C_CLR)     -0.613   987.228    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[55]
  -------------------------------------------------------------------
                         required time                        987.228    
                         arrival time                          -7.549    
  -------------------------------------------------------------------
                         slack                                979.679    

Slack (MET) :             979.679ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.459ns  (logic 0.605ns (13.569%)  route 3.854ns (86.431%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 1002.726 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.090ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.796     3.090    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X103Y34        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y34        FDCE (Prop_fdce_C_Q)         0.456     3.546 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.635     4.181    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X103Y34        LUT1 (Prop_lut1_I0_O)        0.149     4.330 f  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_110_LUT1_10/O
                         net (fo=64, routed)          3.219     7.549    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X89Y50         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.547  1002.726    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y50         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]/C
                         clock pessimism              0.115  1002.841    
                         clock uncertainty          -15.000   987.841    
    SLICE_X89Y50         FDCE (Recov_fdce_C_CLR)     -0.613   987.228    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]
  -------------------------------------------------------------------
                         required time                        987.228    
                         arrival time                          -7.549    
  -------------------------------------------------------------------
                         slack                                979.679    

Slack (MET) :             979.679ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[57]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.459ns  (logic 0.605ns (13.569%)  route 3.854ns (86.431%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 1002.726 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.090ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.796     3.090    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X103Y34        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y34        FDCE (Prop_fdce_C_Q)         0.456     3.546 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.635     4.181    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X103Y34        LUT1 (Prop_lut1_I0_O)        0.149     4.330 f  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_110_LUT1_10/O
                         net (fo=64, routed)          3.219     7.549    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X89Y50         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[57]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.547  1002.726    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y50         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[57]/C
                         clock pessimism              0.115  1002.841    
                         clock uncertainty          -15.000   987.841    
    SLICE_X89Y50         FDCE (Recov_fdce_C_CLR)     -0.613   987.228    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[57]
  -------------------------------------------------------------------
                         required time                        987.228    
                         arrival time                          -7.549    
  -------------------------------------------------------------------
                         slack                                979.679    

Slack (MET) :             979.679ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[58]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.459ns  (logic 0.605ns (13.569%)  route 3.854ns (86.431%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 1002.726 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.090ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.796     3.090    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X103Y34        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y34        FDCE (Prop_fdce_C_Q)         0.456     3.546 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.635     4.181    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X103Y34        LUT1 (Prop_lut1_I0_O)        0.149     4.330 f  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_110_LUT1_10/O
                         net (fo=64, routed)          3.219     7.549    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X89Y50         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[58]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.547  1002.726    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y50         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[58]/C
                         clock pessimism              0.115  1002.841    
                         clock uncertainty          -15.000   987.841    
    SLICE_X89Y50         FDCE (Recov_fdce_C_CLR)     -0.613   987.228    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[58]
  -------------------------------------------------------------------
                         required time                        987.228    
                         arrival time                          -7.549    
  -------------------------------------------------------------------
                         slack                                979.679    

Slack (MET) :             979.679ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[59]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.459ns  (logic 0.605ns (13.569%)  route 3.854ns (86.431%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 1002.726 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.090ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.796     3.090    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X103Y34        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y34        FDCE (Prop_fdce_C_Q)         0.456     3.546 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.635     4.181    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X103Y34        LUT1 (Prop_lut1_I0_O)        0.149     4.330 f  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_110_LUT1_10/O
                         net (fo=64, routed)          3.219     7.549    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X89Y50         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[59]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.547  1002.726    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y50         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[59]/C
                         clock pessimism              0.115  1002.841    
                         clock uncertainty          -15.000   987.841    
    SLICE_X89Y50         FDCE (Recov_fdce_C_CLR)     -0.613   987.228    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[59]
  -------------------------------------------------------------------
                         required time                        987.228    
                         arrival time                          -7.549    
  -------------------------------------------------------------------
                         slack                                979.679    

Slack (MET) :             979.688ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[60]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.450ns  (logic 0.605ns (13.596%)  route 3.845ns (86.404%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 1002.726 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.090ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.796     3.090    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X103Y34        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y34        FDCE (Prop_fdce_C_Q)         0.456     3.546 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.635     4.181    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X103Y34        LUT1 (Prop_lut1_I0_O)        0.149     4.330 f  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_110_LUT1_10/O
                         net (fo=64, routed)          3.210     7.540    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X89Y52         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[60]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.547  1002.726    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y52         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[60]/C
                         clock pessimism              0.115  1002.841    
                         clock uncertainty          -15.000   987.841    
    SLICE_X89Y52         FDCE (Recov_fdce_C_CLR)     -0.613   987.228    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[60]
  -------------------------------------------------------------------
                         required time                        987.228    
                         arrival time                          -7.540    
  -------------------------------------------------------------------
                         slack                                979.688    

Slack (MET) :             979.688ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[61]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.450ns  (logic 0.605ns (13.596%)  route 3.845ns (86.404%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 1002.726 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.090ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.796     3.090    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X103Y34        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y34        FDCE (Prop_fdce_C_Q)         0.456     3.546 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.635     4.181    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X103Y34        LUT1 (Prop_lut1_I0_O)        0.149     4.330 f  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_110_LUT1_10/O
                         net (fo=64, routed)          3.210     7.540    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X89Y52         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[61]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.547  1002.726    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y52         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[61]/C
                         clock pessimism              0.115  1002.841    
                         clock uncertainty          -15.000   987.841    
    SLICE_X89Y52         FDCE (Recov_fdce_C_CLR)     -0.613   987.228    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[61]
  -------------------------------------------------------------------
                         required time                        987.228    
                         arrival time                          -7.540    
  -------------------------------------------------------------------
                         slack                                979.688    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.969ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.183ns (22.345%)  route 0.636ns (77.655%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.946ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.610     0.946    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X103Y34        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y34        FDCE (Prop_fdce_C_Q)         0.141     1.087 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.212     1.299    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X103Y34        LUT1 (Prop_lut1_I0_O)        0.042     1.341 f  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_110_LUT1_10/O
                         net (fo=64, routed)          0.424     1.764    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X89Y34         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.852     1.218    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y34         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[0]/C
                         clock pessimism             -0.263     0.955    
    SLICE_X89Y34         FDCE (Remov_fdce_C_CLR)     -0.159     0.796    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.795    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.969    

Slack (MET) :             0.969ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.183ns (22.345%)  route 0.636ns (77.655%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.946ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.610     0.946    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X103Y34        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y34        FDCE (Prop_fdce_C_Q)         0.141     1.087 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.212     1.299    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X103Y34        LUT1 (Prop_lut1_I0_O)        0.042     1.341 f  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_110_LUT1_10/O
                         net (fo=64, routed)          0.424     1.764    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X89Y34         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.852     1.218    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y34         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[1]/C
                         clock pessimism             -0.263     0.955    
    SLICE_X89Y34         FDCE (Remov_fdce_C_CLR)     -0.159     0.796    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.795    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.969    

Slack (MET) :             0.969ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.183ns (22.345%)  route 0.636ns (77.655%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.946ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.610     0.946    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X103Y34        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y34        FDCE (Prop_fdce_C_Q)         0.141     1.087 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.212     1.299    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X103Y34        LUT1 (Prop_lut1_I0_O)        0.042     1.341 f  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_110_LUT1_10/O
                         net (fo=64, routed)          0.424     1.764    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X89Y34         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.852     1.218    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y34         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[2]/C
                         clock pessimism             -0.263     0.955    
    SLICE_X89Y34         FDCE (Remov_fdce_C_CLR)     -0.159     0.796    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.795    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.969    

Slack (MET) :             0.969ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.183ns (22.345%)  route 0.636ns (77.655%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.946ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.610     0.946    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X103Y34        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y34        FDCE (Prop_fdce_C_Q)         0.141     1.087 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.212     1.299    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X103Y34        LUT1 (Prop_lut1_I0_O)        0.042     1.341 f  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_110_LUT1_10/O
                         net (fo=64, routed)          0.424     1.764    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X89Y34         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.852     1.218    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y34         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[3]/C
                         clock pessimism             -0.263     0.955    
    SLICE_X89Y34         FDCE (Remov_fdce_C_CLR)     -0.159     0.796    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.795    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.969    

Slack (MET) :             0.969ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.183ns (22.345%)  route 0.636ns (77.655%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.946ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.610     0.946    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X103Y34        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y34        FDCE (Prop_fdce_C_Q)         0.141     1.087 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.212     1.299    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X103Y34        LUT1 (Prop_lut1_I0_O)        0.042     1.341 f  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_110_LUT1_10/O
                         net (fo=64, routed)          0.424     1.764    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X89Y34         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.852     1.218    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y34         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]/C
                         clock pessimism             -0.263     0.955    
    SLICE_X89Y34         FDCE (Remov_fdce_C_CLR)     -0.159     0.796    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.795    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.969    

Slack (MET) :             0.969ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.183ns (22.345%)  route 0.636ns (77.655%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.946ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.610     0.946    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X103Y34        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y34        FDCE (Prop_fdce_C_Q)         0.141     1.087 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.212     1.299    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X103Y34        LUT1 (Prop_lut1_I0_O)        0.042     1.341 f  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_110_LUT1_10/O
                         net (fo=64, routed)          0.424     1.764    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X89Y34         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.852     1.218    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y34         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[5]/C
                         clock pessimism             -0.263     0.955    
    SLICE_X89Y34         FDCE (Remov_fdce_C_CLR)     -0.159     0.796    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.795    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.969    

Slack (MET) :             0.969ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.183ns (22.345%)  route 0.636ns (77.655%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.946ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.610     0.946    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X103Y34        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y34        FDCE (Prop_fdce_C_Q)         0.141     1.087 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.212     1.299    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X103Y34        LUT1 (Prop_lut1_I0_O)        0.042     1.341 f  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_110_LUT1_10/O
                         net (fo=64, routed)          0.424     1.764    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X89Y34         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.852     1.218    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y34         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[6]/C
                         clock pessimism             -0.263     0.955    
    SLICE_X89Y34         FDCE (Remov_fdce_C_CLR)     -0.159     0.796    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.795    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.969    

Slack (MET) :             0.969ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.183ns (22.345%)  route 0.636ns (77.655%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.946ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.610     0.946    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X103Y34        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y34        FDCE (Prop_fdce_C_Q)         0.141     1.087 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.212     1.299    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X103Y34        LUT1 (Prop_lut1_I0_O)        0.042     1.341 f  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_110_LUT1_10/O
                         net (fo=64, routed)          0.424     1.764    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X89Y34         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.852     1.218    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y34         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[7]/C
                         clock pessimism             -0.263     0.955    
    SLICE_X89Y34         FDCE (Remov_fdce_C_CLR)     -0.159     0.796    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.795    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.969    

Slack (MET) :             1.041ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[10]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.892ns  (logic 0.183ns (20.506%)  route 0.709ns (79.494%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.946ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.610     0.946    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X103Y34        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y34        FDCE (Prop_fdce_C_Q)         0.141     1.087 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.212     1.299    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X103Y34        LUT1 (Prop_lut1_I0_O)        0.042     1.341 f  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_110_LUT1_10/O
                         net (fo=64, routed)          0.497     1.838    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X89Y36         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.853     1.219    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y36         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[10]/C
                         clock pessimism             -0.263     0.956    
    SLICE_X89Y36         FDCE (Remov_fdce_C_CLR)     -0.159     0.796    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.796    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  1.041    

Slack (MET) :             1.041ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[11]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.892ns  (logic 0.183ns (20.506%)  route 0.709ns (79.494%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.946ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.610     0.946    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X103Y34        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y34        FDCE (Prop_fdce_C_Q)         0.141     1.087 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.212     1.299    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X103Y34        LUT1 (Prop_lut1_I0_O)        0.042     1.341 f  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_110_LUT1_10/O
                         net (fo=64, routed)          0.497     1.838    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X89Y36         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.853     1.219    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y36         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[11]/C
                         clock pessimism             -0.263     0.956    
    SLICE_X89Y36         FDCE (Remov_fdce_C_CLR)     -0.159     0.796    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.796    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  1.041    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  riscv_jtag_tck
  To Clock:  riscv_jtag_tck

Setup :            0  Failing Endpoints,  Worst Slack       92.528ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.695ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             92.528ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_rdata_reg[26]/CLR
                            (recovery check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (riscv_jtag_tck rise@100.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        6.888ns  (logic 0.580ns (8.421%)  route 6.308ns (91.579%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.196ns = ( 105.196 - 100.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.008     4.016    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.117 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.822     5.939    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X3Y29          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.456     6.395 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/Q
                         net (fo=94, routed)          1.248     7.643    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg_n_0_[3]
    SLICE_X2Y33          LUT3 (Prop_lut3_I0_O)        0.124     7.767 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/soc_cpu_wrap_0_21_LUT3_4/O
                         net (fo=356, routed)         5.060    12.826    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_rdata_reg[30]_1
    SLICE_X25Y34         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_rdata_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                    100.000   100.000 r  
    W14                                               0.000   100.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000   100.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965   100.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.576   103.542    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.563   105.196    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X25Y34         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_rdata_reg[26]/C
                         clock pessimism              0.598   105.795    
                         clock uncertainty           -0.035   105.759    
    SLICE_X25Y34         FDCE (Recov_fdce_C_CLR)     -0.405   105.354    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_rdata_reg[26]
  -------------------------------------------------------------------
                         required time                        105.354    
                         arrival time                         -12.826    
  -------------------------------------------------------------------
                         slack                                 92.528    

Slack (MET) :             92.528ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_rdata_reg[27]/CLR
                            (recovery check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (riscv_jtag_tck rise@100.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        6.888ns  (logic 0.580ns (8.421%)  route 6.308ns (91.579%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.196ns = ( 105.196 - 100.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.008     4.016    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.117 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.822     5.939    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X3Y29          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.456     6.395 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/Q
                         net (fo=94, routed)          1.248     7.643    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg_n_0_[3]
    SLICE_X2Y33          LUT3 (Prop_lut3_I0_O)        0.124     7.767 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/soc_cpu_wrap_0_21_LUT3_4/O
                         net (fo=356, routed)         5.060    12.826    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_rdata_reg[30]_1
    SLICE_X25Y34         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_rdata_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                    100.000   100.000 r  
    W14                                               0.000   100.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000   100.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965   100.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.576   103.542    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.563   105.196    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X25Y34         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_rdata_reg[27]/C
                         clock pessimism              0.598   105.795    
                         clock uncertainty           -0.035   105.759    
    SLICE_X25Y34         FDCE (Recov_fdce_C_CLR)     -0.405   105.354    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_rdata_reg[27]
  -------------------------------------------------------------------
                         required time                        105.354    
                         arrival time                         -12.826    
  -------------------------------------------------------------------
                         slack                                 92.528    

Slack (MET) :             92.528ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_rdata_reg[28]/CLR
                            (recovery check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (riscv_jtag_tck rise@100.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        6.888ns  (logic 0.580ns (8.421%)  route 6.308ns (91.579%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.196ns = ( 105.196 - 100.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.008     4.016    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.117 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.822     5.939    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X3Y29          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.456     6.395 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/Q
                         net (fo=94, routed)          1.248     7.643    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg_n_0_[3]
    SLICE_X2Y33          LUT3 (Prop_lut3_I0_O)        0.124     7.767 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/soc_cpu_wrap_0_21_LUT3_4/O
                         net (fo=356, routed)         5.060    12.826    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_rdata_reg[30]_1
    SLICE_X25Y34         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_rdata_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                    100.000   100.000 r  
    W14                                               0.000   100.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000   100.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965   100.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.576   103.542    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.563   105.196    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X25Y34         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_rdata_reg[28]/C
                         clock pessimism              0.598   105.795    
                         clock uncertainty           -0.035   105.759    
    SLICE_X25Y34         FDCE (Recov_fdce_C_CLR)     -0.405   105.354    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_rdata_reg[28]
  -------------------------------------------------------------------
                         required time                        105.354    
                         arrival time                         -12.826    
  -------------------------------------------------------------------
                         slack                                 92.528    

Slack (MET) :             92.528ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_rdata_reg[29]/CLR
                            (recovery check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (riscv_jtag_tck rise@100.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        6.888ns  (logic 0.580ns (8.421%)  route 6.308ns (91.579%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.196ns = ( 105.196 - 100.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.008     4.016    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.117 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.822     5.939    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X3Y29          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.456     6.395 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/Q
                         net (fo=94, routed)          1.248     7.643    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg_n_0_[3]
    SLICE_X2Y33          LUT3 (Prop_lut3_I0_O)        0.124     7.767 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/soc_cpu_wrap_0_21_LUT3_4/O
                         net (fo=356, routed)         5.060    12.826    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_rdata_reg[30]_1
    SLICE_X25Y34         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_rdata_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                    100.000   100.000 r  
    W14                                               0.000   100.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000   100.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965   100.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.576   103.542    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.563   105.196    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X25Y34         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_rdata_reg[29]/C
                         clock pessimism              0.598   105.795    
                         clock uncertainty           -0.035   105.759    
    SLICE_X25Y34         FDCE (Recov_fdce_C_CLR)     -0.405   105.354    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_rdata_reg[29]
  -------------------------------------------------------------------
                         required time                        105.354    
                         arrival time                         -12.826    
  -------------------------------------------------------------------
                         slack                                 92.528    

Slack (MET) :             92.528ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_rdata_reg[31]/CLR
                            (recovery check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (riscv_jtag_tck rise@100.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        6.888ns  (logic 0.580ns (8.421%)  route 6.308ns (91.579%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.196ns = ( 105.196 - 100.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.008     4.016    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.117 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.822     5.939    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X3Y29          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.456     6.395 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/Q
                         net (fo=94, routed)          1.248     7.643    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg_n_0_[3]
    SLICE_X2Y33          LUT3 (Prop_lut3_I0_O)        0.124     7.767 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/soc_cpu_wrap_0_21_LUT3_4/O
                         net (fo=356, routed)         5.060    12.826    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_wdata_reg[0]_0
    SLICE_X25Y34         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_rdata_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                    100.000   100.000 r  
    W14                                               0.000   100.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000   100.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965   100.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.576   103.542    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.563   105.196    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X25Y34         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_rdata_reg[31]/C
                         clock pessimism              0.598   105.795    
                         clock uncertainty           -0.035   105.759    
    SLICE_X25Y34         FDCE (Recov_fdce_C_CLR)     -0.405   105.354    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_rdata_reg[31]
  -------------------------------------------------------------------
                         required time                        105.354    
                         arrival time                         -12.826    
  -------------------------------------------------------------------
                         slack                                 92.528    

Slack (MET) :             92.528ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_rdata_reg[5]/CLR
                            (recovery check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (riscv_jtag_tck rise@100.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        6.888ns  (logic 0.580ns (8.421%)  route 6.308ns (91.579%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.196ns = ( 105.196 - 100.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.008     4.016    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.117 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.822     5.939    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X3Y29          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.456     6.395 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/Q
                         net (fo=94, routed)          1.248     7.643    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg_n_0_[3]
    SLICE_X2Y33          LUT3 (Prop_lut3_I0_O)        0.124     7.767 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/soc_cpu_wrap_0_21_LUT3_4/O
                         net (fo=356, routed)         5.060    12.826    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_rdata_reg[30]_1
    SLICE_X25Y34         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_rdata_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                    100.000   100.000 r  
    W14                                               0.000   100.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000   100.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965   100.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.576   103.542    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.563   105.196    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X25Y34         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_rdata_reg[5]/C
                         clock pessimism              0.598   105.795    
                         clock uncertainty           -0.035   105.759    
    SLICE_X25Y34         FDCE (Recov_fdce_C_CLR)     -0.405   105.354    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                        105.354    
                         arrival time                         -12.826    
  -------------------------------------------------------------------
                         slack                                 92.528    

Slack (MET) :             92.528ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_rdata_reg[7]/CLR
                            (recovery check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (riscv_jtag_tck rise@100.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        6.888ns  (logic 0.580ns (8.421%)  route 6.308ns (91.579%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.196ns = ( 105.196 - 100.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.008     4.016    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.117 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.822     5.939    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X3Y29          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.456     6.395 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/Q
                         net (fo=94, routed)          1.248     7.643    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg_n_0_[3]
    SLICE_X2Y33          LUT3 (Prop_lut3_I0_O)        0.124     7.767 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/soc_cpu_wrap_0_21_LUT3_4/O
                         net (fo=356, routed)         5.060    12.826    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_rdata_reg[30]_1
    SLICE_X25Y34         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_rdata_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                    100.000   100.000 r  
    W14                                               0.000   100.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000   100.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965   100.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.576   103.542    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.563   105.196    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X25Y34         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_rdata_reg[7]/C
                         clock pessimism              0.598   105.795    
                         clock uncertainty           -0.035   105.759    
    SLICE_X25Y34         FDCE (Recov_fdce_C_CLR)     -0.405   105.354    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                        105.354    
                         arrival time                         -12.826    
  -------------------------------------------------------------------
                         slack                                 92.528    

Slack (MET) :             92.528ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_rdata_reg[9]/CLR
                            (recovery check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (riscv_jtag_tck rise@100.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        6.888ns  (logic 0.580ns (8.421%)  route 6.308ns (91.579%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.196ns = ( 105.196 - 100.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.008     4.016    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.117 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.822     5.939    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X3Y29          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.456     6.395 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/Q
                         net (fo=94, routed)          1.248     7.643    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg_n_0_[3]
    SLICE_X2Y33          LUT3 (Prop_lut3_I0_O)        0.124     7.767 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/soc_cpu_wrap_0_21_LUT3_4/O
                         net (fo=356, routed)         5.060    12.826    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_rdata_reg[30]_1
    SLICE_X25Y34         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_rdata_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                    100.000   100.000 r  
    W14                                               0.000   100.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000   100.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965   100.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.576   103.542    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.563   105.196    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X25Y34         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_rdata_reg[9]/C
                         clock pessimism              0.598   105.795    
                         clock uncertainty           -0.035   105.759    
    SLICE_X25Y34         FDCE (Recov_fdce_C_CLR)     -0.405   105.354    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                        105.354    
                         arrival time                         -12.826    
  -------------------------------------------------------------------
                         slack                                 92.528    

Slack (MET) :             92.554ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/rx_tog_s1_reg/CLR
                            (recovery check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (riscv_jtag_tck rise@100.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        6.862ns  (logic 0.580ns (8.453%)  route 6.282ns (91.547%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.196ns = ( 105.196 - 100.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.008     4.016    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.117 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.822     5.939    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X3Y29          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.456     6.395 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/Q
                         net (fo=94, routed)          1.248     7.643    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg_n_0_[3]
    SLICE_X2Y33          LUT3 (Prop_lut3_I0_O)        0.124     7.767 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/soc_cpu_wrap_0_21_LUT3_4/O
                         net (fo=356, routed)         5.033    12.800    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[14]_0
    SLICE_X27Y34         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/rx_tog_s1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                    100.000   100.000 r  
    W14                                               0.000   100.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000   100.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965   100.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.576   103.542    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.563   105.196    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X27Y34         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/rx_tog_s1_reg/C
                         clock pessimism              0.598   105.795    
                         clock uncertainty           -0.035   105.759    
    SLICE_X27Y34         FDCE (Recov_fdce_C_CLR)     -0.405   105.354    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/rx_tog_s1_reg
  -------------------------------------------------------------------
                         required time                        105.354    
                         arrival time                         -12.800    
  -------------------------------------------------------------------
                         slack                                 92.554    

Slack (MET) :             92.554ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/rx_tog_s2_reg/CLR
                            (recovery check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (riscv_jtag_tck rise@100.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        6.862ns  (logic 0.580ns (8.453%)  route 6.282ns (91.547%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.196ns = ( 105.196 - 100.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.008     4.016    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.117 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.822     5.939    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X3Y29          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.456     6.395 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/Q
                         net (fo=94, routed)          1.248     7.643    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg_n_0_[3]
    SLICE_X2Y33          LUT3 (Prop_lut3_I0_O)        0.124     7.767 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/soc_cpu_wrap_0_21_LUT3_4/O
                         net (fo=356, routed)         5.033    12.800    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[14]_0
    SLICE_X27Y34         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/rx_tog_s2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                    100.000   100.000 r  
    W14                                               0.000   100.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000   100.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965   100.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.576   103.542    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.563   105.196    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X27Y34         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/rx_tog_s2_reg/C
                         clock pessimism              0.598   105.795    
                         clock uncertainty           -0.035   105.759    
    SLICE_X27Y34         FDCE (Recov_fdce_C_CLR)     -0.405   105.354    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/rx_tog_s2_reg
  -------------------------------------------------------------------
                         required time                        105.354    
                         arrival time                         -12.800    
  -------------------------------------------------------------------
                         slack                                 92.554    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.695ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_tog_reg/CLR
                            (removal check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.209ns (32.891%)  route 0.426ns (67.109%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.840ns
    Source Clock Delay      (SCD):    2.347ns
    Clock Pessimism Removal (CPR):    0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.619     2.347    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X2Y34          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDRE (Prop_fdre_C_Q)         0.164     2.511 r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/Q
                         net (fo=3, routed)           0.240     2.751    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg_n_0
    SLICE_X2Y33          LUT3 (Prop_lut3_I1_O)        0.045     2.796 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/soc_cpu_wrap_0_21_LUT3_4/O
                         net (fo=356, routed)         0.186     2.982    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[14]_0
    SLICE_X5Y32          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_tog_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.884     2.840    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X5Y32          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_tog_reg/C
                         clock pessimism             -0.461     2.379    
    SLICE_X5Y32          FDCE (Remov_fdce_C_CLR)     -0.092     2.287    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_tog_reg
  -------------------------------------------------------------------
                         required time                         -2.287    
                         arrival time                           2.982    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.731ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[0]/CLR
                            (removal check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.209ns (30.869%)  route 0.468ns (69.131%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.842ns
    Source Clock Delay      (SCD):    2.347ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.619     2.347    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X2Y34          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDRE (Prop_fdre_C_Q)         0.164     2.511 r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/Q
                         net (fo=3, routed)           0.240     2.751    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg_n_0
    SLICE_X2Y33          LUT3 (Prop_lut3_I1_O)        0.045     2.796 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/soc_cpu_wrap_0_21_LUT3_4/O
                         net (fo=356, routed)         0.228     3.024    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp_n_5
    SLICE_X2Y33          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.886     2.842    soc_i/cpu_wrap_0/inst/u_dap/tck
    SLICE_X2Y33          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[0]/C
                         clock pessimism             -0.482     2.360    
    SLICE_X2Y33          FDCE (Remov_fdce_C_CLR)     -0.067     2.293    soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.293    
                         arrival time                           3.024    
  -------------------------------------------------------------------
                         slack                                  0.731    

Slack (MET) :             0.731ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[1]/CLR
                            (removal check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.209ns (30.869%)  route 0.468ns (69.131%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.842ns
    Source Clock Delay      (SCD):    2.347ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.619     2.347    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X2Y34          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDRE (Prop_fdre_C_Q)         0.164     2.511 r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/Q
                         net (fo=3, routed)           0.240     2.751    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg_n_0
    SLICE_X2Y33          LUT3 (Prop_lut3_I1_O)        0.045     2.796 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/soc_cpu_wrap_0_21_LUT3_4/O
                         net (fo=356, routed)         0.228     3.024    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp_n_7
    SLICE_X2Y33          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.886     2.842    soc_i/cpu_wrap_0/inst/u_dap/tck
    SLICE_X2Y33          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[1]/C
                         clock pessimism             -0.482     2.360    
    SLICE_X2Y33          FDCE (Remov_fdce_C_CLR)     -0.067     2.293    soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.293    
                         arrival time                           3.024    
  -------------------------------------------------------------------
                         slack                                  0.731    

Slack (MET) :             0.731ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[2]/CLR
                            (removal check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.209ns (30.869%)  route 0.468ns (69.131%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.842ns
    Source Clock Delay      (SCD):    2.347ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.619     2.347    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X2Y34          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDRE (Prop_fdre_C_Q)         0.164     2.511 r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/Q
                         net (fo=3, routed)           0.240     2.751    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg_n_0
    SLICE_X2Y33          LUT3 (Prop_lut3_I1_O)        0.045     2.796 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/soc_cpu_wrap_0_21_LUT3_4/O
                         net (fo=356, routed)         0.228     3.024    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp_n_7
    SLICE_X2Y33          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.886     2.842    soc_i/cpu_wrap_0/inst/u_dap/tck
    SLICE_X2Y33          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[2]/C
                         clock pessimism             -0.482     2.360    
    SLICE_X2Y33          FDCE (Remov_fdce_C_CLR)     -0.067     2.293    soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.293    
                         arrival time                           3.024    
  -------------------------------------------------------------------
                         slack                                  0.731    

Slack (MET) :             0.731ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[3]/CLR
                            (removal check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.209ns (30.869%)  route 0.468ns (69.131%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.842ns
    Source Clock Delay      (SCD):    2.347ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.619     2.347    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X2Y34          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDRE (Prop_fdre_C_Q)         0.164     2.511 r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/Q
                         net (fo=3, routed)           0.240     2.751    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg_n_0
    SLICE_X2Y33          LUT3 (Prop_lut3_I1_O)        0.045     2.796 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/soc_cpu_wrap_0_21_LUT3_4/O
                         net (fo=356, routed)         0.228     3.024    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp_n_5
    SLICE_X2Y33          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.886     2.842    soc_i/cpu_wrap_0/inst/u_dap/tck
    SLICE_X2Y33          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[3]/C
                         clock pessimism             -0.482     2.360    
    SLICE_X2Y33          FDCE (Remov_fdce_C_CLR)     -0.067     2.293    soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.293    
                         arrival time                           3.024    
  -------------------------------------------------------------------
                         slack                                  0.731    

Slack (MET) :             0.731ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[4]/CLR
                            (removal check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.209ns (30.869%)  route 0.468ns (69.131%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.842ns
    Source Clock Delay      (SCD):    2.347ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.619     2.347    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X2Y34          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDRE (Prop_fdre_C_Q)         0.164     2.511 r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/Q
                         net (fo=3, routed)           0.240     2.751    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg_n_0
    SLICE_X2Y33          LUT3 (Prop_lut3_I1_O)        0.045     2.796 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/soc_cpu_wrap_0_21_LUT3_4/O
                         net (fo=356, routed)         0.228     3.024    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp_n_5
    SLICE_X2Y33          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.886     2.842    soc_i/cpu_wrap_0/inst/u_dap/tck
    SLICE_X2Y33          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[4]/C
                         clock pessimism             -0.482     2.360    
    SLICE_X2Y33          FDCE (Remov_fdce_C_CLR)     -0.067     2.293    soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.293    
                         arrival time                           3.024    
  -------------------------------------------------------------------
                         slack                                  0.731    

Slack (MET) :             0.731ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[5]/CLR
                            (removal check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.209ns (30.869%)  route 0.468ns (69.131%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.842ns
    Source Clock Delay      (SCD):    2.347ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.619     2.347    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X2Y34          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDRE (Prop_fdre_C_Q)         0.164     2.511 r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/Q
                         net (fo=3, routed)           0.240     2.751    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg_n_0
    SLICE_X2Y33          LUT3 (Prop_lut3_I1_O)        0.045     2.796 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/soc_cpu_wrap_0_21_LUT3_4/O
                         net (fo=356, routed)         0.228     3.024    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp_n_5
    SLICE_X2Y33          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.886     2.842    soc_i/cpu_wrap_0/inst/u_dap/tck
    SLICE_X2Y33          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[5]/C
                         clock pessimism             -0.482     2.360    
    SLICE_X2Y33          FDCE (Remov_fdce_C_CLR)     -0.067     2.293    soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.293    
                         arrival time                           3.024    
  -------------------------------------------------------------------
                         slack                                  0.731    

Slack (MET) :             0.731ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[6]/CLR
                            (removal check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.209ns (30.869%)  route 0.468ns (69.131%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.842ns
    Source Clock Delay      (SCD):    2.347ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.619     2.347    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X2Y34          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDRE (Prop_fdre_C_Q)         0.164     2.511 r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/Q
                         net (fo=3, routed)           0.240     2.751    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg_n_0
    SLICE_X2Y33          LUT3 (Prop_lut3_I1_O)        0.045     2.796 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/soc_cpu_wrap_0_21_LUT3_4/O
                         net (fo=356, routed)         0.228     3.024    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp_n_5
    SLICE_X2Y33          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.886     2.842    soc_i/cpu_wrap_0/inst/u_dap/tck
    SLICE_X2Y33          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[6]/C
                         clock pessimism             -0.482     2.360    
    SLICE_X2Y33          FDCE (Remov_fdce_C_CLR)     -0.067     2.293    soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.293    
                         arrival time                           3.024    
  -------------------------------------------------------------------
                         slack                                  0.731    

Slack (MET) :             0.731ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[7]/CLR
                            (removal check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.209ns (30.869%)  route 0.468ns (69.131%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.842ns
    Source Clock Delay      (SCD):    2.347ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.619     2.347    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X2Y34          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDRE (Prop_fdre_C_Q)         0.164     2.511 r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/Q
                         net (fo=3, routed)           0.240     2.751    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg_n_0
    SLICE_X2Y33          LUT3 (Prop_lut3_I1_O)        0.045     2.796 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/soc_cpu_wrap_0_21_LUT3_4/O
                         net (fo=356, routed)         0.228     3.024    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp_n_5
    SLICE_X2Y33          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.886     2.842    soc_i/cpu_wrap_0/inst/u_dap/tck
    SLICE_X2Y33          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[7]/C
                         clock pessimism             -0.482     2.360    
    SLICE_X2Y33          FDCE (Remov_fdce_C_CLR)     -0.067     2.293    soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.293    
                         arrival time                           3.024    
  -------------------------------------------------------------------
                         slack                                  0.731    

Slack (MET) :             0.767ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/u_rst_sync_1/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[2]/CLR
                            (removal check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.192ns (29.635%)  route 0.456ns (70.365%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.809ns
    Source Clock Delay      (SCD):    2.310ns
    Clock Pessimism Removal (CPR):    0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.582     2.310    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/u_rst_sync_1/tck
    SLICE_X9Y23          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/u_rst_sync_1/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y23          FDCE (Prop_fdce_C_Q)         0.141     2.451 r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/u_rst_sync_1/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.139     2.590    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/u_rst_sync_1/rstn_async_d2
    SLICE_X9Y22          LUT1 (Prop_lut1_I0_O)        0.051     2.641 f  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/u_rst_sync_1/wptr[5]_i_2/O
                         net (fo=6, routed)           0.317     2.958    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/u_rst_sync_1_n_0
    SLICE_X13Y19         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.853     2.809    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/tck
    SLICE_X13Y19         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[2]/C
                         clock pessimism             -0.461     2.348    
    SLICE_X13Y19         FDCE (Remov_fdce_C_CLR)     -0.157     2.191    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.191    
                         arrival time                           2.958    
  -------------------------------------------------------------------
                         slack                                  0.767    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  riscv_rmii_refclk
  To Clock:  riscv_rmii_refclk

Setup :            0  Failing Endpoints,  Worst Slack       15.687ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.888ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.687ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[5]/CLR
                            (recovery check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        3.598ns  (logic 0.608ns (16.897%)  route 2.990ns (83.103%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.514ns = ( 24.514 - 20.000 ) 
    Source Clock Delay      (SCD):    4.944ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.733     4.944    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X71Y3          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y3          FDCE (Prop_fdce_C_Q)         0.456     5.400 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=4, routed)           0.863     6.263    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X69Y7          LUT1 (Prop_lut1_I0_O)        0.152     6.415 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/O
                         net (fo=187, routed)         2.128     8.543    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/crc_reg[31]_0
    SLICE_X59Y9          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.865    20.865 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.871    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.962 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.552    24.514    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X59Y9          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[5]/C
                         clock pessimism              0.364    24.878    
                         clock uncertainty           -0.035    24.843    
    SLICE_X59Y9          FDCE (Recov_fdce_C_CLR)     -0.613    24.230    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         24.230    
                         arrival time                          -8.543    
  -------------------------------------------------------------------
                         slack                                 15.687    

Slack (MET) :             15.687ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[7]/CLR
                            (recovery check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        3.598ns  (logic 0.608ns (16.897%)  route 2.990ns (83.103%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.514ns = ( 24.514 - 20.000 ) 
    Source Clock Delay      (SCD):    4.944ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.733     4.944    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X71Y3          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y3          FDCE (Prop_fdce_C_Q)         0.456     5.400 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=4, routed)           0.863     6.263    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X69Y7          LUT1 (Prop_lut1_I0_O)        0.152     6.415 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/O
                         net (fo=187, routed)         2.128     8.543    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/crc_reg[31]_0
    SLICE_X59Y9          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.865    20.865 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.871    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.962 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.552    24.514    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X59Y9          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[7]/C
                         clock pessimism              0.364    24.878    
                         clock uncertainty           -0.035    24.843    
    SLICE_X59Y9          FDCE (Recov_fdce_C_CLR)     -0.613    24.230    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[7]
  -------------------------------------------------------------------
                         required time                         24.230    
                         arrival time                          -8.543    
  -------------------------------------------------------------------
                         slack                                 15.687    

Slack (MET) :             15.739ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][11]/CLR
                            (recovery check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        3.635ns  (logic 0.608ns (16.727%)  route 3.027ns (83.273%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.516ns = ( 24.516 - 20.000 ) 
    Source Clock Delay      (SCD):    4.944ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.733     4.944    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X71Y3          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y3          FDCE (Prop_fdce_C_Q)         0.456     5.400 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=4, routed)           0.863     6.263    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X69Y7          LUT1 (Prop_lut1_I0_O)        0.152     6.415 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/O
                         net (fo=187, routed)         2.164     8.579    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][0]_0
    SLICE_X58Y6          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.865    20.865 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.871    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.962 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.554    24.516    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/rmii_refclk
    SLICE_X58Y6          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][11]/C
                         clock pessimism              0.364    24.880    
                         clock uncertainty           -0.035    24.845    
    SLICE_X58Y6          FDCE (Recov_fdce_C_CLR)     -0.527    24.318    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][11]
  -------------------------------------------------------------------
                         required time                         24.318    
                         arrival time                          -8.579    
  -------------------------------------------------------------------
                         slack                                 15.739    

Slack (MET) :             15.739ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][19]/CLR
                            (recovery check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        3.635ns  (logic 0.608ns (16.727%)  route 3.027ns (83.273%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.516ns = ( 24.516 - 20.000 ) 
    Source Clock Delay      (SCD):    4.944ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.733     4.944    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X71Y3          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y3          FDCE (Prop_fdce_C_Q)         0.456     5.400 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=4, routed)           0.863     6.263    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X69Y7          LUT1 (Prop_lut1_I0_O)        0.152     6.415 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/O
                         net (fo=187, routed)         2.164     8.579    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][0]_0
    SLICE_X58Y6          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.865    20.865 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.871    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.962 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.554    24.516    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/rmii_refclk
    SLICE_X58Y6          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][19]/C
                         clock pessimism              0.364    24.880    
                         clock uncertainty           -0.035    24.845    
    SLICE_X58Y6          FDCE (Recov_fdce_C_CLR)     -0.527    24.318    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][19]
  -------------------------------------------------------------------
                         required time                         24.318    
                         arrival time                          -8.579    
  -------------------------------------------------------------------
                         slack                                 15.739    

Slack (MET) :             15.739ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][5]/CLR
                            (recovery check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        3.635ns  (logic 0.608ns (16.727%)  route 3.027ns (83.273%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.516ns = ( 24.516 - 20.000 ) 
    Source Clock Delay      (SCD):    4.944ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.733     4.944    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X71Y3          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y3          FDCE (Prop_fdce_C_Q)         0.456     5.400 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=4, routed)           0.863     6.263    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X69Y7          LUT1 (Prop_lut1_I0_O)        0.152     6.415 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/O
                         net (fo=187, routed)         2.164     8.579    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][0]_0
    SLICE_X58Y6          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.865    20.865 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.871    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.962 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.554    24.516    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/rmii_refclk
    SLICE_X58Y6          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][5]/C
                         clock pessimism              0.364    24.880    
                         clock uncertainty           -0.035    24.845    
    SLICE_X58Y6          FDCE (Recov_fdce_C_CLR)     -0.527    24.318    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][5]
  -------------------------------------------------------------------
                         required time                         24.318    
                         arrival time                          -8.579    
  -------------------------------------------------------------------
                         slack                                 15.739    

Slack (MET) :             15.739ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][9]/CLR
                            (recovery check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        3.635ns  (logic 0.608ns (16.727%)  route 3.027ns (83.273%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.516ns = ( 24.516 - 20.000 ) 
    Source Clock Delay      (SCD):    4.944ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.733     4.944    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X71Y3          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y3          FDCE (Prop_fdce_C_Q)         0.456     5.400 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=4, routed)           0.863     6.263    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X69Y7          LUT1 (Prop_lut1_I0_O)        0.152     6.415 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/O
                         net (fo=187, routed)         2.164     8.579    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][0]_0
    SLICE_X58Y6          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.865    20.865 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.871    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.962 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.554    24.516    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/rmii_refclk
    SLICE_X58Y6          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][9]/C
                         clock pessimism              0.364    24.880    
                         clock uncertainty           -0.035    24.845    
    SLICE_X58Y6          FDCE (Recov_fdce_C_CLR)     -0.527    24.318    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][9]
  -------------------------------------------------------------------
                         required time                         24.318    
                         arrival time                          -8.579    
  -------------------------------------------------------------------
                         slack                                 15.739    

Slack (MET) :             15.791ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[11]/CLR
                            (recovery check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        3.496ns  (logic 0.608ns (17.389%)  route 2.888ns (82.611%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.516ns = ( 24.516 - 20.000 ) 
    Source Clock Delay      (SCD):    4.944ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.733     4.944    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X71Y3          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y3          FDCE (Prop_fdce_C_Q)         0.456     5.400 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=4, routed)           0.863     6.263    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X69Y7          LUT1 (Prop_lut1_I0_O)        0.152     6.415 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/O
                         net (fo=187, routed)         2.026     8.441    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/crc_reg[31]_0
    SLICE_X59Y5          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.865    20.865 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.871    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.962 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.554    24.516    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X59Y5          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[11]/C
                         clock pessimism              0.364    24.880    
                         clock uncertainty           -0.035    24.845    
    SLICE_X59Y5          FDCE (Recov_fdce_C_CLR)     -0.613    24.232    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[11]
  -------------------------------------------------------------------
                         required time                         24.232    
                         arrival time                          -8.441    
  -------------------------------------------------------------------
                         slack                                 15.791    

Slack (MET) :             15.791ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[15]/CLR
                            (recovery check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        3.496ns  (logic 0.608ns (17.389%)  route 2.888ns (82.611%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.516ns = ( 24.516 - 20.000 ) 
    Source Clock Delay      (SCD):    4.944ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.733     4.944    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X71Y3          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y3          FDCE (Prop_fdce_C_Q)         0.456     5.400 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=4, routed)           0.863     6.263    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X69Y7          LUT1 (Prop_lut1_I0_O)        0.152     6.415 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/O
                         net (fo=187, routed)         2.026     8.441    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/crc_reg[31]_0
    SLICE_X59Y5          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.865    20.865 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.871    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.962 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.554    24.516    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X59Y5          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[15]/C
                         clock pessimism              0.364    24.880    
                         clock uncertainty           -0.035    24.845    
    SLICE_X59Y5          FDCE (Recov_fdce_C_CLR)     -0.613    24.232    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[15]
  -------------------------------------------------------------------
                         required time                         24.232    
                         arrival time                          -8.441    
  -------------------------------------------------------------------
                         slack                                 15.791    

Slack (MET) :             15.791ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[19]/CLR
                            (recovery check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        3.496ns  (logic 0.608ns (17.389%)  route 2.888ns (82.611%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.516ns = ( 24.516 - 20.000 ) 
    Source Clock Delay      (SCD):    4.944ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.733     4.944    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X71Y3          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y3          FDCE (Prop_fdce_C_Q)         0.456     5.400 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=4, routed)           0.863     6.263    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X69Y7          LUT1 (Prop_lut1_I0_O)        0.152     6.415 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/O
                         net (fo=187, routed)         2.026     8.441    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/crc_reg[31]_0
    SLICE_X59Y5          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.865    20.865 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.871    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.962 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.554    24.516    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X59Y5          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[19]/C
                         clock pessimism              0.364    24.880    
                         clock uncertainty           -0.035    24.845    
    SLICE_X59Y5          FDCE (Recov_fdce_C_CLR)     -0.613    24.232    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[19]
  -------------------------------------------------------------------
                         required time                         24.232    
                         arrival time                          -8.441    
  -------------------------------------------------------------------
                         slack                                 15.791    

Slack (MET) :             15.791ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[21]/CLR
                            (recovery check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        3.496ns  (logic 0.608ns (17.389%)  route 2.888ns (82.611%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.516ns = ( 24.516 - 20.000 ) 
    Source Clock Delay      (SCD):    4.944ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.733     4.944    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X71Y3          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y3          FDCE (Prop_fdce_C_Q)         0.456     5.400 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=4, routed)           0.863     6.263    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X69Y7          LUT1 (Prop_lut1_I0_O)        0.152     6.415 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/O
                         net (fo=187, routed)         2.026     8.441    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/crc_reg[31]_0
    SLICE_X59Y5          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.865    20.865 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.871    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.962 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.554    24.516    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X59Y5          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[21]/C
                         clock pessimism              0.364    24.880    
                         clock uncertainty           -0.035    24.845    
    SLICE_X59Y5          FDCE (Recov_fdce_C_CLR)     -0.613    24.232    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[21]
  -------------------------------------------------------------------
                         required time                         24.232    
                         arrival time                          -8.441    
  -------------------------------------------------------------------
                         slack                                 15.791    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.888ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][10]/CLR
                            (removal check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.184ns (23.361%)  route 0.604ns (76.639%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.587     1.657    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X71Y3          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y3          FDCE (Prop_fdce_C_Q)         0.141     1.798 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=4, routed)           0.321     2.119    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X69Y7          LUT1 (Prop_lut1_I0_O)        0.043     2.162 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/O
                         net (fo=187, routed)         0.283     2.444    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][0]_0
    SLICE_X66Y2          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.854     2.015    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/rmii_refclk
    SLICE_X66Y2          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][10]/C
                         clock pessimism             -0.324     1.691    
    SLICE_X66Y2          FDCE (Remov_fdce_C_CLR)     -0.134     1.557    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][10]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           2.444    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.888ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][1]/CLR
                            (removal check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.184ns (23.361%)  route 0.604ns (76.639%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.587     1.657    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X71Y3          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y3          FDCE (Prop_fdce_C_Q)         0.141     1.798 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=4, routed)           0.321     2.119    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X69Y7          LUT1 (Prop_lut1_I0_O)        0.043     2.162 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/O
                         net (fo=187, routed)         0.283     2.444    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][0]_0
    SLICE_X66Y2          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.854     2.015    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/rmii_refclk
    SLICE_X66Y2          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][1]/C
                         clock pessimism             -0.324     1.691    
    SLICE_X66Y2          FDCE (Remov_fdce_C_CLR)     -0.134     1.557    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           2.444    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.888ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][26]/CLR
                            (removal check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.184ns (23.361%)  route 0.604ns (76.639%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.587     1.657    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X71Y3          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y3          FDCE (Prop_fdce_C_Q)         0.141     1.798 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=4, routed)           0.321     2.119    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X69Y7          LUT1 (Prop_lut1_I0_O)        0.043     2.162 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/O
                         net (fo=187, routed)         0.283     2.444    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][0]_0
    SLICE_X66Y2          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.854     2.015    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/rmii_refclk
    SLICE_X66Y2          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][26]/C
                         clock pessimism             -0.324     1.691    
    SLICE_X66Y2          FDCE (Remov_fdce_C_CLR)     -0.134     1.557    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][26]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           2.444    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.888ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][27]/CLR
                            (removal check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.184ns (23.361%)  route 0.604ns (76.639%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.587     1.657    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X71Y3          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y3          FDCE (Prop_fdce_C_Q)         0.141     1.798 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=4, routed)           0.321     2.119    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X69Y7          LUT1 (Prop_lut1_I0_O)        0.043     2.162 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/O
                         net (fo=187, routed)         0.283     2.444    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][0]_0
    SLICE_X66Y2          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.854     2.015    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/rmii_refclk
    SLICE_X66Y2          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][27]/C
                         clock pessimism             -0.324     1.691    
    SLICE_X66Y2          FDCE (Remov_fdce_C_CLR)     -0.134     1.557    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][27]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           2.444    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.888ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][30]/CLR
                            (removal check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.184ns (23.361%)  route 0.604ns (76.639%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.587     1.657    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X71Y3          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y3          FDCE (Prop_fdce_C_Q)         0.141     1.798 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=4, routed)           0.321     2.119    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X69Y7          LUT1 (Prop_lut1_I0_O)        0.043     2.162 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/O
                         net (fo=187, routed)         0.283     2.444    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][0]_0
    SLICE_X66Y2          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.854     2.015    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/rmii_refclk
    SLICE_X66Y2          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][30]/C
                         clock pessimism             -0.324     1.691    
    SLICE_X66Y2          FDCE (Remov_fdce_C_CLR)     -0.134     1.557    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][30]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           2.444    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.888ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/wflag_reg[1]/CLR
                            (removal check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.184ns (23.361%)  route 0.604ns (76.639%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.587     1.657    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X71Y3          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y3          FDCE (Prop_fdce_C_Q)         0.141     1.798 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=4, routed)           0.321     2.119    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X69Y7          LUT1 (Prop_lut1_I0_O)        0.043     2.162 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/O
                         net (fo=187, routed)         0.283     2.444    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][0]_0
    SLICE_X66Y2          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/wflag_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.854     2.015    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/rmii_refclk
    SLICE_X66Y2          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/wflag_reg[1]/C
                         clock pessimism             -0.324     1.691    
    SLICE_X66Y2          FDCE (Remov_fdce_C_CLR)     -0.134     1.557    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/wflag_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           2.444    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.913ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/crsdv_d2_reg/CLR
                            (removal check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.184ns (23.361%)  route 0.604ns (76.639%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.587     1.657    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X71Y3          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y3          FDCE (Prop_fdce_C_Q)         0.141     1.798 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=4, routed)           0.321     2.119    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X69Y7          LUT1 (Prop_lut1_I0_O)        0.043     2.162 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/O
                         net (fo=187, routed)         0.283     2.444    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/crc_reg[31]_0
    SLICE_X67Y2          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/crsdv_d2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.854     2.015    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X67Y2          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/crsdv_d2_reg/C
                         clock pessimism             -0.324     1.691    
    SLICE_X67Y2          FDCE (Remov_fdce_C_CLR)     -0.159     1.532    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/crsdv_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           2.444    
  -------------------------------------------------------------------
                         slack                                  0.913    

Slack (MET) :             0.913ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[1]/CLR
                            (removal check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.184ns (23.361%)  route 0.604ns (76.639%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.587     1.657    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X71Y3          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y3          FDCE (Prop_fdce_C_Q)         0.141     1.798 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=4, routed)           0.321     2.119    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X69Y7          LUT1 (Prop_lut1_I0_O)        0.043     2.162 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/O
                         net (fo=187, routed)         0.283     2.444    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/crc_reg[31]_0
    SLICE_X67Y2          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.854     2.015    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X67Y2          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[1]/C
                         clock pessimism             -0.324     1.691    
    SLICE_X67Y2          FDCE (Remov_fdce_C_CLR)     -0.159     1.532    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           2.444    
  -------------------------------------------------------------------
                         slack                                  0.913    

Slack (MET) :             0.913ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[21]/CLR
                            (removal check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.184ns (23.361%)  route 0.604ns (76.639%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.587     1.657    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X71Y3          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y3          FDCE (Prop_fdce_C_Q)         0.141     1.798 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=4, routed)           0.321     2.119    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X69Y7          LUT1 (Prop_lut1_I0_O)        0.043     2.162 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/O
                         net (fo=187, routed)         0.283     2.444    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/crc_reg[31]_0
    SLICE_X67Y2          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.854     2.015    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X67Y2          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[21]/C
                         clock pessimism             -0.324     1.691    
    SLICE_X67Y2          FDCE (Remov_fdce_C_CLR)     -0.159     1.532    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           2.444    
  -------------------------------------------------------------------
                         slack                                  0.913    

Slack (MET) :             0.913ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[23]/CLR
                            (removal check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.184ns (23.361%)  route 0.604ns (76.639%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.587     1.657    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X71Y3          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y3          FDCE (Prop_fdce_C_Q)         0.141     1.798 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=4, routed)           0.321     2.119    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X69Y7          LUT1 (Prop_lut1_I0_O)        0.043     2.162 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/O
                         net (fo=187, routed)         0.283     2.444    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/crc_reg[31]_0
    SLICE_X67Y2          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.854     2.015    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X67Y2          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[23]/C
                         clock pessimism             -0.324     1.691    
    SLICE_X67Y2          FDCE (Remov_fdce_C_CLR)     -0.159     1.532    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           2.444    
  -------------------------------------------------------------------
                         slack                                  0.913    





