########################################################-*- mode: Makefile -*-
# Copyright (c) 2006-2021 Microsemi Corporation "Microsemi". All Rights Reserved.
#
# Unpublished rights reserved under the copyright laws of the United States of
# America, other countries and international treaties. Permission to use, copy,
# store and modify, the software and its source code is granted but only in
# connection with products utilizing the Microsemi switch and PHY products.
# Permission is also granted for you to integrate into other products, disclose,
# transmit and distribute the software only in an absolute machine readable
# format (e.g. HEX file) and only in or with products utilizing the Microsemi
# switch and PHY products.  The source code of the software may not be
# disclosed, transmitted or distributed without the prior written permission of
# Microsemi.
#
# This copyright notice must appear in any copy, modification, disclosure,
# transmission or distribution of the software.  Microsemi retains all
# ownership, copyright, trade secret and proprietary rights in the software and
# its source code, including all modifications thereto.
#
# THIS SOFTWARE HAS BEEN PROVIDED "AS IS". MICROSEMI HEREBY DISCLAIMS ALL
# WARRANTIES OF ANY KIND WITH RESPECT TO THE SOFTWARE, WHETHER SUCH WARRANTIES
# ARE EXPRESS, IMPLIED, STATUTORY OR OTHERWISE INCLUDING, WITHOUT LIMITATION,
# WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR USE OR PURPOSE AND
# NON-INFRINGEMENT.
# ------------------------------------------------------------------------

DIR_port := $(DIR_APPL)/port
MODULE_ID_port := 11 # VTSS_MODULE_ID_PORT

OBJECTS_port :=                                 \
  port.o                                        \
  port_iter.o                                   \
  port_instance.o                               \
  port_listener.o                               \
  port_expose.o                                 \
  $(if $(MODULE_ERRDISABLE),link_flap_detect.o) \
  $(if $(MODULE_PRIVATE_MIB),port_mib.o)        \
  $(if $(MODULE_JSON_RPC),port_json.o)          \
  $(if $(MODULE_WEB),port_web.o port_web_lu26.o port_web_serval.o port_web_jr2.o port_web_sparx5.o port_web_lan966x.o)

# Built-in ICLI
$(eval $(call add_icli,$(MODULE_ID_port),$(DIR_port)/port.icli))

$(OBJECTS_port): %.o: $(DIR_port)/%.cxx
	$(call compile_cxx,$(MODULE_ID_port), $@, $<)

INCLUDES += -I$(DIR_port)

DEFINES += -DVTSS_SW_OPTION_PHY_POWER_CONTROL=1

# Web Content Generation
WEB_CONTENT += $(DIR_port)/html

# Public header files (doxygen)
PUBLIC_HEADERS += $(DIR_APPL)/include/vtss/appl/port.h

# S/W coding style check
VTSS_CODE_STYLE_CHK_FILES_port := \
  $(DIR_port)/*.cxx               \
  $(DIR_port)/*.h                 \
  $(DIR_port)/*.hxx               \
  $(DIR_APPL)/include/vtss/appl/port*

# Tidy files
TIDY_FILES_port += $(DIR_port)/html/*.htm $(DIR_port)/html/help/*.htm

# JSlint files
JSLINT_FILES_port += $(DIR_port)/html/ports.htm $(DIR_port)/html/port_namemap.htm $(DIR_port)/html/help/*.htm

