// Seed: 3094347578
module module_0 (
    input tri1 id_0,
    input wor  id_1
);
endmodule
module module_1 #(
    parameter id_2 = 32'd28,
    parameter id_4 = 32'd41
) (
    input supply1 id_0,
    output supply1 id_1,
    input tri _id_2,
    input uwire id_3
    , id_6,
    input wor _id_4
);
  logic [id_2 : -1  ^  |  id_4] id_7;
  module_0 modCall_1 (
      id_0,
      id_3
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_2 (
    input  tri0 id_0,
    output tri  id_1,
    input  wor  id_2
);
  assign id_1 = id_2;
  wire id_4;
  module_0 modCall_1 (
      id_2,
      id_2
  );
  assign modCall_1.id_1 = 0;
endmodule
