##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for RAM2FILTER1/termout
		4.2::Critical Path Report for SAR2RAM1/termout
		4.3::Critical Path Report for SPIS_IntClock
		4.4::Critical Path Report for SPI_SCLK(0)_PAD
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (SPIS_IntClock:R vs. SPIS_IntClock:R)
		5.2::Critical Path Report for (SPI_SCLK(0)_PAD:R vs. SPI_SCLK(0)_PAD:F)
		5.3::Critical Path Report for (SPI_SCLK(0)_PAD:F vs. SPI_SCLK(0)_PAD:F)
		5.4::Critical Path Report for (SPI_SCLK(0)_PAD:F vs. SPI_SCLK(0)_PAD:R)
		5.5::Critical Path Report for (RAM2FILTER1/termout:R vs. RAM2FILTER1/termout:R)
		5.6::Critical Path Report for (SAR2RAM1/termout:R vs. SAR2RAM1/termout:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 19
Clock: CyBUS_CLK                       | N/A                   | Target: 72.00 MHz   | 
Clock: CyBUS_CLK(fixed-function)       | N/A                   | Target: 72.00 MHz   | 
Clock: CyILO                           | N/A                   | Target: 0.10 MHz    | 
Clock: CyIMO                           | N/A                   | Target: 24.00 MHz   | 
Clock: CyMASTER_CLK                    | N/A                   | Target: 72.00 MHz   | 
Clock: CyPLL_OUT                       | N/A                   | Target: 72.00 MHz   | 
Clock: DelSig_Ext_CP_Clk               | N/A                   | Target: 72.00 MHz   | 
Clock: DelSig_Ext_CP_Clk(routed)       | N/A                   | Target: 72.00 MHz   | 
Clock: DelSig_theACLK                  | N/A                   | Target: 0.18 MHz    | 
Clock: DelSig_theACLK(fixed-function)  | N/A                   | Target: 0.18 MHz    | 
Clock: RAM2FILTER1/termout             | Frequency: 56.31 MHz  | Target: 36.00 MHz   | 
Clock: SAR1_theACLK                    | N/A                   | Target: 18.00 MHz   | 
Clock: SAR1_theACLK(routed)            | N/A                   | Target: 18.00 MHz   | 
Clock: SAR2RAM1/termout                | Frequency: 64.43 MHz  | Target: 36.00 MHz   | 
Clock: SAR2_theACLK                    | N/A                   | Target: 18.00 MHz   | 
Clock: SAR2_theACLK(routed)            | N/A                   | Target: 18.00 MHz   | 
Clock: SPIS_IntClock                   | Frequency: 71.90 MHz  | Target: 2.00 MHz    | 
Clock: SPI_SCLK(0)_PAD                 | Frequency: 44.76 MHz  | Target: 100.00 MHz  | 
Clock: \DelSig:DSM\/dec_clock          | N/A                   | Target: 100.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock         Capture Clock        Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------------  -------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
RAM2FILTER1/termout  RAM2FILTER1/termout  27777.8          10019       N/A              N/A         N/A              N/A         N/A              N/A         
SAR2RAM1/termout     SAR2RAM1/termout     27777.8          12258       N/A              N/A         N/A              N/A         N/A              N/A         
SPIS_IntClock        SPIS_IntClock        500000           486092      N/A              N/A         N/A              N/A         N/A              N/A         
SPI_SCLK(0)_PAD      SPI_SCLK(0)_PAD      N/A              N/A         5000             -6171       10000            -4410       5000             -4930       

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name        Setup to Clk  Clock Name:Phase   
---------------  ------------  -----------------  
SPI_MOSI(0)_PAD  2691          SPI_SCLK(0)_PAD:F  
SPI_MOSI(0)_PAD  -1427         SPI_SCLK(0)_PAD:R  
SPI_SS(0)_PAD    9040          SPI_SCLK(0)_PAD:F  


                       3.2::Clock to Out
                       -----------------

Port Name            Clock to Out  Clock Name:Phase             
-------------------  ------------  ---------------------------  
Pin_LED_PWMA(0)_PAD  20365         CyBUS_CLK(fixed-function):R  
Pin_LED_PWMB(0)_PAD  20650         CyBUS_CLK(fixed-function):R  
Pin_test1(0)_PAD     41382         RAM2FILTER1/termout:R        
Pin_test2(0)_PAD     39900         SAR2RAM1/termout:R           
SPI_MISO(0)_PAD      60055         SPI_SCLK(0)_PAD:F            


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  
SPI_SS(0)_PAD       SPI_MISO(0)_PAD          44089  

 =====================================================================
                    End of Datasheet Report
 #####################################################################
 #####################################################################
                    4::Path Details for Clock Frequency Summary
 =====================================================================
4.1::Critical Path Report for RAM2FILTER1/termout
*************************************************
Clock: RAM2FILTER1/termout
Frequency: 56.31 MHz | Target: 36.00 MHz

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin     : \FreqDiv_2:count_7\/q
Path End       : \FreqDiv_2:count_9\/main_11
Capture Clock  : \FreqDiv_2:count_9\/clock_0
Path slack     : 10019p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16877
+ Cycle adjust (RAM2FILTER1/termout:R#1 vs. RAM2FILTER1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41144

Launch Clock Arrival Time                       0
+ Clock path delay                      16877
+ Data path delay                       14249
-------------------------------------   ----- 
End-of-path arrival time (ps)           31126
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_7\/clock_0                                 macrocell32      7877  16877  RISE       1

Data path
pin name                                              model name   delay     AT  slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_2:count_7\/q                                 macrocell32   1250  18127  10019  RISE       1
\FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\/main_0  macrocell11   4104  22231  10019  RISE       1
\FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell11   3350  25581  10019  RISE       1
\FreqDiv_2:count_9\/main_11                           macrocell30   5545  31126  10019  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_9\/clock_0                                 macrocell30      7877  16877  RISE       1


===================================================================== 
4.2::Critical Path Report for SAR2RAM1/termout
**********************************************
Clock: SAR2RAM1/termout
Frequency: 64.43 MHz | Target: 36.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_7\/q
Path End       : \FreqDiv_1:count_9\/main_11
Capture Clock  : \FreqDiv_1:count_9\/clock_0
Path slack     : 12258p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               17238
+ Cycle adjust (SAR2RAM1/termout:R#1 vs. SAR2RAM1/termout:R#2)   27778
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41506

Launch Clock Arrival Time                       0
+ Clock path delay                      17238
+ Data path delay                       12010
-------------------------------------   ----- 
End-of-path arrival time (ps)           29248
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_7\/clock_0                                 macrocell21      8238  17238  RISE       1

Data path
pin name                                              model name   delay     AT  slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_7\/q                                 macrocell21   1250  18488  12258  RISE       1
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\/main_0  macrocell10   5165  23654  12258  RISE       1
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell10   3350  27004  12258  RISE       1
\FreqDiv_1:count_9\/main_11                           macrocell19   2244  29248  12258  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_9\/clock_0                                 macrocell19      8238  17238  RISE       1


===================================================================== 
4.3::Critical Path Report for SPIS_IntClock
*******************************************
Clock: SPIS_IntClock
Frequency: 71.90 MHz | Target: 2.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:sync_1\/out
Path End       : \SPIS:BSPIS:TxStsReg\/status_0
Capture Clock  : \SPIS:BSPIS:TxStsReg\/clock
Path slack     : 486092p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIS_IntClock:R#1 vs. SPIS_IntClock:R#2)   500000
- Setup time                                                 -500
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13408
-------------------------------------   ----- 
End-of-path arrival time (ps)           13408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIS:BSPIS:sync_1\/clock                                  synccell            0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIS:BSPIS:sync_1\/out          synccell       1020   1020  486092  RISE       1
\SPIS:BSPIS:tx_status_0\/main_0  macrocell6     3127   4147  486092  RISE       1
\SPIS:BSPIS:tx_status_0\/q       macrocell6     3350   7497  486092  RISE       1
\SPIS:BSPIS:TxStsReg\/status_0   statusicell1   5910  13408  486092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIS:BSPIS:TxStsReg\/clock                                statusicell1        0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for SPI_SCLK(0)_PAD
*********************************************
Clock: SPI_SCLK(0)_PAD
Frequency: 44.76 MHz | Target: 100.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:mosi_tmp\/q
Path End       : \SPIS:BSPIS:sR8:Dp:u0\/route_si
Capture Clock  : \SPIS:BSPIS:sR8:Dp:u0\/clock
Path slack     : -6171p

Capture Clock Arrival Time                                      5000
+ Clock path delay                                             20410
+ Cycle adjust (SPI_SCLK(0)_PAD:R#1 vs. SPI_SCLK(0)_PAD:F#1)       0
- Setup time                                                   -1970
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 23440

Launch Clock Arrival Time                       0
+ Clock path delay                      20410
+ Data path delay                        9201
-------------------------------------   ----- 
End-of-path arrival time (ps)           29611
 
Launch Clock Path
pin name                                             model name      delay     AT  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ----  ------
SPI_SCLK(0)_PAD                                      \Voltron Main\      0      0  RISE       1
SPI_SCLK(0)/pad_in                                   iocell24            0      0  RISE       1
SPI_SCLK(0)/fb                                       iocell24        12350  12350  RISE       1
\SPIS:BSPIS:mosi_tmp\/clock_0                        macrocell15      8060  20410  RISE       1

Data path
pin name                         model name     delay     AT  slack  edge  Fanout
-------------------------------  -------------  -----  -----  -----  ----  ------
\SPIS:BSPIS:mosi_tmp\/q          macrocell15     1250  21660  -6171  RISE       1
\SPIS:BSPIS:mosi_to_dp\/main_4   macrocell8      2292  23952  -6171  RISE       1
\SPIS:BSPIS:mosi_to_dp\/q        macrocell8      3350  27302  -6171  RISE       1
\SPIS:BSPIS:sR8:Dp:u0\/route_si  datapathcell1   2309  29611  -6171  RISE       1

Capture Clock Path
pin name                                             model name      delay     AT  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ----  ------
SPI_SCLK(0)_PAD                                      \Voltron Main\      0   5000  FALL       1
SPI_SCLK(0)/pad_in                                   iocell24            0   5000  FALL       1
SPI_SCLK(0)/fb                                       iocell24        12350  17350  FALL       1
\SPIS:BSPIS:sR8:Dp:u0\/clock                         datapathcell1    8060  25410  FALL       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (SPIS_IntClock:R vs. SPIS_IntClock:R)
*******************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:sync_1\/out
Path End       : \SPIS:BSPIS:TxStsReg\/status_0
Capture Clock  : \SPIS:BSPIS:TxStsReg\/clock
Path slack     : 486092p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIS_IntClock:R#1 vs. SPIS_IntClock:R#2)   500000
- Setup time                                                 -500
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13408
-------------------------------------   ----- 
End-of-path arrival time (ps)           13408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIS:BSPIS:sync_1\/clock                                  synccell            0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIS:BSPIS:sync_1\/out          synccell       1020   1020  486092  RISE       1
\SPIS:BSPIS:tx_status_0\/main_0  macrocell6     3127   4147  486092  RISE       1
\SPIS:BSPIS:tx_status_0\/q       macrocell6     3350   7497  486092  RISE       1
\SPIS:BSPIS:TxStsReg\/status_0   statusicell1   5910  13408  486092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIS:BSPIS:TxStsReg\/clock                                statusicell1        0      0  RISE       1


5.2::Critical Path Report for (SPI_SCLK(0)_PAD:R vs. SPI_SCLK(0)_PAD:F)
***********************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:mosi_tmp\/q
Path End       : \SPIS:BSPIS:sR8:Dp:u0\/route_si
Capture Clock  : \SPIS:BSPIS:sR8:Dp:u0\/clock
Path slack     : -6171p

Capture Clock Arrival Time                                      5000
+ Clock path delay                                             20410
+ Cycle adjust (SPI_SCLK(0)_PAD:R#1 vs. SPI_SCLK(0)_PAD:F#1)       0
- Setup time                                                   -1970
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 23440

Launch Clock Arrival Time                       0
+ Clock path delay                      20410
+ Data path delay                        9201
-------------------------------------   ----- 
End-of-path arrival time (ps)           29611
 
Launch Clock Path
pin name                                             model name      delay     AT  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ----  ------
SPI_SCLK(0)_PAD                                      \Voltron Main\      0      0  RISE       1
SPI_SCLK(0)/pad_in                                   iocell24            0      0  RISE       1
SPI_SCLK(0)/fb                                       iocell24        12350  12350  RISE       1
\SPIS:BSPIS:mosi_tmp\/clock_0                        macrocell15      8060  20410  RISE       1

Data path
pin name                         model name     delay     AT  slack  edge  Fanout
-------------------------------  -------------  -----  -----  -----  ----  ------
\SPIS:BSPIS:mosi_tmp\/q          macrocell15     1250  21660  -6171  RISE       1
\SPIS:BSPIS:mosi_to_dp\/main_4   macrocell8      2292  23952  -6171  RISE       1
\SPIS:BSPIS:mosi_to_dp\/q        macrocell8      3350  27302  -6171  RISE       1
\SPIS:BSPIS:sR8:Dp:u0\/route_si  datapathcell1   2309  29611  -6171  RISE       1

Capture Clock Path
pin name                                             model name      delay     AT  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ----  ------
SPI_SCLK(0)_PAD                                      \Voltron Main\      0   5000  FALL       1
SPI_SCLK(0)/pad_in                                   iocell24            0   5000  FALL       1
SPI_SCLK(0)/fb                                       iocell24        12350  17350  FALL       1
\SPIS:BSPIS:sR8:Dp:u0\/clock                         datapathcell1    8060  25410  FALL       1


5.3::Critical Path Report for (SPI_SCLK(0)_PAD:F vs. SPI_SCLK(0)_PAD:F)
***********************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:BitCounter\/count_3
Path End       : \SPIS:BSPIS:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \SPIS:BSPIS:sR8:Dp:u0\/clock
Path slack     : -4410p

Capture Clock Arrival Time                                      5000
+ Clock path delay                                             20410
+ Cycle adjust (SPI_SCLK(0)_PAD:F#1 vs. SPI_SCLK(0)_PAD:F#2)   10000
- Setup time                                                   -4480
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 30930

Launch Clock Arrival Time                    5000
+ Clock path delay                      20410
+ Data path delay                        9930
-------------------------------------   ----- 
End-of-path arrival time (ps)           35341
 
Launch Clock Path
pin name                                             model name      delay     AT  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ----  ------
SPI_SCLK(0)_PAD                                      \Voltron Main\      0   5000  FALL       1
SPI_SCLK(0)/pad_in                                   iocell24            0   5000  FALL       1
SPI_SCLK(0)/fb                                       iocell24        12350  17350  FALL       1
\SPIS:BSPIS:BitCounter\/clock_n                      count7cell       8060  25410  FALL       1

Data path
pin name                          model name     delay     AT  slack  edge  Fanout
--------------------------------  -------------  -----  -----  -----  ----  ------
\SPIS:BSPIS:BitCounter\/count_3   count7cell      1940  27350  -4410  RISE       1
\SPIS:BSPIS:tx_load\/main_0       macrocell1      2328  29678  -4410  RISE       1
\SPIS:BSPIS:tx_load\/q            macrocell1      3350  33028  -4410  RISE       1
\SPIS:BSPIS:sR8:Dp:u0\/cs_addr_0  datapathcell1   2313  35341  -4410  RISE       1

Capture Clock Path
pin name                                             model name      delay     AT  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ----  ------
SPI_SCLK(0)_PAD                                      \Voltron Main\      0   5000  FALL       1
SPI_SCLK(0)/pad_in                                   iocell24            0   5000  FALL       1
SPI_SCLK(0)/fb                                       iocell24        12350  17350  FALL       1
\SPIS:BSPIS:sR8:Dp:u0\/clock                         datapathcell1    8060  25410  FALL       1


5.4::Critical Path Report for (SPI_SCLK(0)_PAD:F vs. SPI_SCLK(0)_PAD:R)
***********************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:BitCounter\/count_3
Path End       : \SPIS:BSPIS:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIS:BSPIS:sR8:Dp:u0\/clock
Path slack     : -4930p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             20410
+ Cycle adjust (SPI_SCLK(0)_PAD:F#1 vs. SPI_SCLK(0)_PAD:R#2)   10000
- Setup time                                                       0
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 30410

Launch Clock Arrival Time                    5000
+ Clock path delay                      20410
+ Data path delay                        9930
-------------------------------------   ----- 
End-of-path arrival time (ps)           35341
 
Launch Clock Path
pin name                                             model name      delay     AT  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ----  ------
SPI_SCLK(0)_PAD                                      \Voltron Main\      0   5000  FALL       1
SPI_SCLK(0)/pad_in                                   iocell24            0   5000  FALL       1
SPI_SCLK(0)/fb                                       iocell24        12350  17350  FALL       1
\SPIS:BSPIS:BitCounter\/clock_n                      count7cell       8060  25410  FALL       1

Data path
pin name                         model name     delay     AT  slack  edge  Fanout
-------------------------------  -------------  -----  -----  -----  ----  ------
\SPIS:BSPIS:BitCounter\/count_3  count7cell      1940  27350  -4930  RISE       1
\SPIS:BSPIS:tx_load\/main_0      macrocell1      2328  29678  -4930  RISE       1
\SPIS:BSPIS:tx_load\/q           macrocell1      3350  33028  -4930  RISE       1
\SPIS:BSPIS:sR8:Dp:u0\/f1_load   datapathcell1   2313  35341  -4930  RISE       1

Capture Clock Path
pin name                                             model name      delay     AT  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ----  ------
SPI_SCLK(0)_PAD                                      \Voltron Main\      0      0  RISE       1
SPI_SCLK(0)/pad_in                                   iocell24            0      0  RISE       1
SPI_SCLK(0)/fb                                       iocell24        12350  12350  RISE       1
\SPIS:BSPIS:sR8:Dp:u0\/clock                         datapathcell1    8060  20410  RISE       1


5.5::Critical Path Report for (RAM2FILTER1/termout:R vs. RAM2FILTER1/termout:R)
*******************************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_7\/q
Path End       : \FreqDiv_2:count_9\/main_11
Capture Clock  : \FreqDiv_2:count_9\/clock_0
Path slack     : 10019p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16877
+ Cycle adjust (RAM2FILTER1/termout:R#1 vs. RAM2FILTER1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41144

Launch Clock Arrival Time                       0
+ Clock path delay                      16877
+ Data path delay                       14249
-------------------------------------   ----- 
End-of-path arrival time (ps)           31126
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_7\/clock_0                                 macrocell32      7877  16877  RISE       1

Data path
pin name                                              model name   delay     AT  slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_2:count_7\/q                                 macrocell32   1250  18127  10019  RISE       1
\FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\/main_0  macrocell11   4104  22231  10019  RISE       1
\FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell11   3350  25581  10019  RISE       1
\FreqDiv_2:count_9\/main_11                           macrocell30   5545  31126  10019  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_9\/clock_0                                 macrocell30      7877  16877  RISE       1


5.6::Critical Path Report for (SAR2RAM1/termout:R vs. SAR2RAM1/termout:R)
*************************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_7\/q
Path End       : \FreqDiv_1:count_9\/main_11
Capture Clock  : \FreqDiv_1:count_9\/clock_0
Path slack     : 12258p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               17238
+ Cycle adjust (SAR2RAM1/termout:R#1 vs. SAR2RAM1/termout:R#2)   27778
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41506

Launch Clock Arrival Time                       0
+ Clock path delay                      17238
+ Data path delay                       12010
-------------------------------------   ----- 
End-of-path arrival time (ps)           29248
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_7\/clock_0                                 macrocell21      8238  17238  RISE       1

Data path
pin name                                              model name   delay     AT  slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_7\/q                                 macrocell21   1250  18488  12258  RISE       1
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\/main_0  macrocell10   5165  23654  12258  RISE       1
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell10   3350  27004  12258  RISE       1
\FreqDiv_1:count_9\/main_11                           macrocell19   2244  29248  12258  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_9\/clock_0                                 macrocell19      8238  17238  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:mosi_tmp\/q
Path End       : \SPIS:BSPIS:sR8:Dp:u0\/route_si
Capture Clock  : \SPIS:BSPIS:sR8:Dp:u0\/clock
Path slack     : -6171p

Capture Clock Arrival Time                                      5000
+ Clock path delay                                             20410
+ Cycle adjust (SPI_SCLK(0)_PAD:R#1 vs. SPI_SCLK(0)_PAD:F#1)       0
- Setup time                                                   -1970
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 23440

Launch Clock Arrival Time                       0
+ Clock path delay                      20410
+ Data path delay                        9201
-------------------------------------   ----- 
End-of-path arrival time (ps)           29611
 
Launch Clock Path
pin name                                             model name      delay     AT  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ----  ------
SPI_SCLK(0)_PAD                                      \Voltron Main\      0      0  RISE       1
SPI_SCLK(0)/pad_in                                   iocell24            0      0  RISE       1
SPI_SCLK(0)/fb                                       iocell24        12350  12350  RISE       1
\SPIS:BSPIS:mosi_tmp\/clock_0                        macrocell15      8060  20410  RISE       1

Data path
pin name                         model name     delay     AT  slack  edge  Fanout
-------------------------------  -------------  -----  -----  -----  ----  ------
\SPIS:BSPIS:mosi_tmp\/q          macrocell15     1250  21660  -6171  RISE       1
\SPIS:BSPIS:mosi_to_dp\/main_4   macrocell8      2292  23952  -6171  RISE       1
\SPIS:BSPIS:mosi_to_dp\/q        macrocell8      3350  27302  -6171  RISE       1
\SPIS:BSPIS:sR8:Dp:u0\/route_si  datapathcell1   2309  29611  -6171  RISE       1

Capture Clock Path
pin name                                             model name      delay     AT  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ----  ------
SPI_SCLK(0)_PAD                                      \Voltron Main\      0   5000  FALL       1
SPI_SCLK(0)/pad_in                                   iocell24            0   5000  FALL       1
SPI_SCLK(0)/fb                                       iocell24        12350  17350  FALL       1
\SPIS:BSPIS:sR8:Dp:u0\/clock                         datapathcell1    8060  25410  FALL       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:BitCounter\/count_3
Path End       : \SPIS:BSPIS:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIS:BSPIS:sR8:Dp:u0\/clock
Path slack     : -4930p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             20410
+ Cycle adjust (SPI_SCLK(0)_PAD:F#1 vs. SPI_SCLK(0)_PAD:R#2)   10000
- Setup time                                                       0
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 30410

Launch Clock Arrival Time                    5000
+ Clock path delay                      20410
+ Data path delay                        9930
-------------------------------------   ----- 
End-of-path arrival time (ps)           35341
 
Launch Clock Path
pin name                                             model name      delay     AT  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ----  ------
SPI_SCLK(0)_PAD                                      \Voltron Main\      0   5000  FALL       1
SPI_SCLK(0)/pad_in                                   iocell24            0   5000  FALL       1
SPI_SCLK(0)/fb                                       iocell24        12350  17350  FALL       1
\SPIS:BSPIS:BitCounter\/clock_n                      count7cell       8060  25410  FALL       1

Data path
pin name                         model name     delay     AT  slack  edge  Fanout
-------------------------------  -------------  -----  -----  -----  ----  ------
\SPIS:BSPIS:BitCounter\/count_3  count7cell      1940  27350  -4930  RISE       1
\SPIS:BSPIS:tx_load\/main_0      macrocell1      2328  29678  -4930  RISE       1
\SPIS:BSPIS:tx_load\/q           macrocell1      3350  33028  -4930  RISE       1
\SPIS:BSPIS:sR8:Dp:u0\/f1_load   datapathcell1   2313  35341  -4930  RISE       1

Capture Clock Path
pin name                                             model name      delay     AT  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ----  ------
SPI_SCLK(0)_PAD                                      \Voltron Main\      0      0  RISE       1
SPI_SCLK(0)/pad_in                                   iocell24            0      0  RISE       1
SPI_SCLK(0)/fb                                       iocell24        12350  12350  RISE       1
\SPIS:BSPIS:sR8:Dp:u0\/clock                         datapathcell1    8060  20410  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:BitCounter\/count_3
Path End       : \SPIS:BSPIS:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \SPIS:BSPIS:sR8:Dp:u0\/clock
Path slack     : -4410p

Capture Clock Arrival Time                                      5000
+ Clock path delay                                             20410
+ Cycle adjust (SPI_SCLK(0)_PAD:F#1 vs. SPI_SCLK(0)_PAD:F#2)   10000
- Setup time                                                   -4480
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 30930

Launch Clock Arrival Time                    5000
+ Clock path delay                      20410
+ Data path delay                        9930
-------------------------------------   ----- 
End-of-path arrival time (ps)           35341
 
Launch Clock Path
pin name                                             model name      delay     AT  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ----  ------
SPI_SCLK(0)_PAD                                      \Voltron Main\      0   5000  FALL       1
SPI_SCLK(0)/pad_in                                   iocell24            0   5000  FALL       1
SPI_SCLK(0)/fb                                       iocell24        12350  17350  FALL       1
\SPIS:BSPIS:BitCounter\/clock_n                      count7cell       8060  25410  FALL       1

Data path
pin name                          model name     delay     AT  slack  edge  Fanout
--------------------------------  -------------  -----  -----  -----  ----  ------
\SPIS:BSPIS:BitCounter\/count_3   count7cell      1940  27350  -4410  RISE       1
\SPIS:BSPIS:tx_load\/main_0       macrocell1      2328  29678  -4410  RISE       1
\SPIS:BSPIS:tx_load\/q            macrocell1      3350  33028  -4410  RISE       1
\SPIS:BSPIS:sR8:Dp:u0\/cs_addr_0  datapathcell1   2313  35341  -4410  RISE       1

Capture Clock Path
pin name                                             model name      delay     AT  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ----  ------
SPI_SCLK(0)_PAD                                      \Voltron Main\      0   5000  FALL       1
SPI_SCLK(0)/pad_in                                   iocell24            0   5000  FALL       1
SPI_SCLK(0)/fb                                       iocell24        12350  17350  FALL       1
\SPIS:BSPIS:sR8:Dp:u0\/clock                         datapathcell1    8060  25410  FALL       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_7\/q
Path End       : \FreqDiv_2:count_9\/main_11
Capture Clock  : \FreqDiv_2:count_9\/clock_0
Path slack     : 10019p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16877
+ Cycle adjust (RAM2FILTER1/termout:R#1 vs. RAM2FILTER1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41144

Launch Clock Arrival Time                       0
+ Clock path delay                      16877
+ Data path delay                       14249
-------------------------------------   ----- 
End-of-path arrival time (ps)           31126
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_7\/clock_0                                 macrocell32      7877  16877  RISE       1

Data path
pin name                                              model name   delay     AT  slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_2:count_7\/q                                 macrocell32   1250  18127  10019  RISE       1
\FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\/main_0  macrocell11   4104  22231  10019  RISE       1
\FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell11   3350  25581  10019  RISE       1
\FreqDiv_2:count_9\/main_11                           macrocell30   5545  31126  10019  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_9\/clock_0                                 macrocell30      7877  16877  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_7\/q
Path End       : \FreqDiv_2:count_8\/main_11
Capture Clock  : \FreqDiv_2:count_8\/clock_0
Path slack     : 10019p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16877
+ Cycle adjust (RAM2FILTER1/termout:R#1 vs. RAM2FILTER1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41144

Launch Clock Arrival Time                       0
+ Clock path delay                      16877
+ Data path delay                       14249
-------------------------------------   ----- 
End-of-path arrival time (ps)           31126
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_7\/clock_0                                 macrocell32      7877  16877  RISE       1

Data path
pin name                                              model name   delay     AT  slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_2:count_7\/q                                 macrocell32   1250  18127  10019  RISE       1
\FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\/main_0  macrocell11   4104  22231  10019  RISE       1
\FreqDiv_2:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell11   3350  25581  10019  RISE       1
\FreqDiv_2:count_8\/main_11                           macrocell31   5545  31126  10019  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_8\/clock_0                                 macrocell31      7877  16877  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_7\/q
Path End       : \FreqDiv_1:count_9\/main_11
Capture Clock  : \FreqDiv_1:count_9\/clock_0
Path slack     : 12258p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               17238
+ Cycle adjust (SAR2RAM1/termout:R#1 vs. SAR2RAM1/termout:R#2)   27778
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41506

Launch Clock Arrival Time                       0
+ Clock path delay                      17238
+ Data path delay                       12010
-------------------------------------   ----- 
End-of-path arrival time (ps)           29248
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_7\/clock_0                                 macrocell21      8238  17238  RISE       1

Data path
pin name                                              model name   delay     AT  slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_7\/q                                 macrocell21   1250  18488  12258  RISE       1
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\/main_0  macrocell10   5165  23654  12258  RISE       1
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell10   3350  27004  12258  RISE       1
\FreqDiv_1:count_9\/main_11                           macrocell19   2244  29248  12258  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_9\/clock_0                                 macrocell19      8238  17238  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_7\/q
Path End       : \FreqDiv_1:count_8\/main_11
Capture Clock  : \FreqDiv_1:count_8\/clock_0
Path slack     : 12258p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               17238
+ Cycle adjust (SAR2RAM1/termout:R#1 vs. SAR2RAM1/termout:R#2)   27778
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41506

Launch Clock Arrival Time                       0
+ Clock path delay                      17238
+ Data path delay                       12010
-------------------------------------   ----- 
End-of-path arrival time (ps)           29248
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_7\/clock_0                                 macrocell21      8238  17238  RISE       1

Data path
pin name                                              model name   delay     AT  slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_7\/q                                 macrocell21   1250  18488  12258  RISE       1
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\/main_0  macrocell10   5165  23654  12258  RISE       1
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell10   3350  27004  12258  RISE       1
\FreqDiv_1:count_8\/main_11                           macrocell20   2244  29248  12258  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_8\/clock_0                                 macrocell20      8238  17238  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_7\/q
Path End       : Net_6875/main_4
Capture Clock  : Net_6875/clock_0
Path slack     : 17852p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               17238
+ Cycle adjust (SAR2RAM1/termout:R#1 vs. SAR2RAM1/termout:R#2)   27778
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41506

Launch Clock Arrival Time                       0
+ Clock path delay                      17238
+ Data path delay                        6415
-------------------------------------   ----- 
End-of-path arrival time (ps)           23654
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_7\/clock_0                                 macrocell21      8238  17238  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_7\/q  macrocell21   1250  18488  12258  RISE       1
Net_6875/main_4        macrocell18   5165  23654  17852  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
Net_6875/clock_0                                            macrocell18      8238  17238  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_7\/q
Path End       : \FreqDiv_1:count_6\/main_3
Capture Clock  : \FreqDiv_1:count_6\/clock_0
Path slack     : 17852p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               17238
+ Cycle adjust (SAR2RAM1/termout:R#1 vs. SAR2RAM1/termout:R#2)   27778
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41506

Launch Clock Arrival Time                       0
+ Clock path delay                      17238
+ Data path delay                        6415
-------------------------------------   ----- 
End-of-path arrival time (ps)           23654
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_7\/clock_0                                 macrocell21      8238  17238  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_7\/q       macrocell21   1250  18488  12258  RISE       1
\FreqDiv_1:count_6\/main_3  macrocell22   5165  23654  17852  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_6\/clock_0                                 macrocell22      8238  17238  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_7\/q
Path End       : \FreqDiv_1:count_5\/main_3
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 17852p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               17238
+ Cycle adjust (SAR2RAM1/termout:R#1 vs. SAR2RAM1/termout:R#2)   27778
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41506

Launch Clock Arrival Time                       0
+ Clock path delay                      17238
+ Data path delay                        6415
-------------------------------------   ----- 
End-of-path arrival time (ps)           23654
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_7\/clock_0                                 macrocell21      8238  17238  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_7\/q       macrocell21   1250  18488  12258  RISE       1
\FreqDiv_1:count_5\/main_3  macrocell23   5165  23654  17852  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_5\/clock_0                                 macrocell23      8238  17238  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_7\/q
Path End       : \FreqDiv_1:count_9\/main_3
Capture Clock  : \FreqDiv_1:count_9\/clock_0
Path slack     : 17860p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               17238
+ Cycle adjust (SAR2RAM1/termout:R#1 vs. SAR2RAM1/termout:R#2)   27778
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41506

Launch Clock Arrival Time                       0
+ Clock path delay                      17238
+ Data path delay                        6408
-------------------------------------   ----- 
End-of-path arrival time (ps)           23647
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_7\/clock_0                                 macrocell21      8238  17238  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_7\/q       macrocell21   1250  18488  12258  RISE       1
\FreqDiv_1:count_9\/main_3  macrocell19   5158  23647  17860  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_9\/clock_0                                 macrocell19      8238  17238  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_7\/q
Path End       : \FreqDiv_1:count_8\/main_3
Capture Clock  : \FreqDiv_1:count_8\/clock_0
Path slack     : 17860p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               17238
+ Cycle adjust (SAR2RAM1/termout:R#1 vs. SAR2RAM1/termout:R#2)   27778
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41506

Launch Clock Arrival Time                       0
+ Clock path delay                      17238
+ Data path delay                        6408
-------------------------------------   ----- 
End-of-path arrival time (ps)           23647
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_7\/clock_0                                 macrocell21      8238  17238  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_7\/q       macrocell21   1250  18488  12258  RISE       1
\FreqDiv_1:count_8\/main_3  macrocell20   5158  23647  17860  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_8\/clock_0                                 macrocell20      8238  17238  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_7\/q
Path End       : \FreqDiv_1:count_7\/main_3
Capture Clock  : \FreqDiv_1:count_7\/clock_0
Path slack     : 17860p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               17238
+ Cycle adjust (SAR2RAM1/termout:R#1 vs. SAR2RAM1/termout:R#2)   27778
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41506

Launch Clock Arrival Time                       0
+ Clock path delay                      17238
+ Data path delay                        6408
-------------------------------------   ----- 
End-of-path arrival time (ps)           23647
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_7\/clock_0                                 macrocell21      8238  17238  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_7\/q       macrocell21   1250  18488  12258  RISE       1
\FreqDiv_1:count_7\/main_3  macrocell21   5158  23647  17860  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_7\/clock_0                                 macrocell21      8238  17238  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_7\/q
Path End       : \FreqDiv_1:count_3\/main_3
Capture Clock  : \FreqDiv_1:count_3\/clock_0
Path slack     : 17860p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               17242
+ Cycle adjust (SAR2RAM1/termout:R#1 vs. SAR2RAM1/termout:R#2)   27778
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41509

Launch Clock Arrival Time                       0
+ Clock path delay                      17238
+ Data path delay                        6411
-------------------------------------   ----- 
End-of-path arrival time (ps)           23650
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_7\/clock_0                                 macrocell21      8238  17238  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_7\/q       macrocell21   1250  18488  12258  RISE       1
\FreqDiv_1:count_3\/main_3  macrocell25   5161  23650  17860  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_3\/clock_0                                 macrocell25      8242  17242  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_0\/q
Path End       : \FreqDiv_2:count_3\/main_10
Capture Clock  : \FreqDiv_2:count_3\/clock_0
Path slack     : 17937p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16875
+ Cycle adjust (RAM2FILTER1/termout:R#1 vs. RAM2FILTER1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41143

Launch Clock Arrival Time                       0
+ Clock path delay                      16875
+ Data path delay                        6330
-------------------------------------   ----- 
End-of-path arrival time (ps)           23205
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_0\/clock_0                                 macrocell39      7875  16875  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_2:count_0\/q        macrocell39   1250  18125  10363  RISE       1
\FreqDiv_2:count_3\/main_10  macrocell36   5080  23205  17937  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_3\/clock_0                                 macrocell36      7875  16875  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_0\/q
Path End       : \FreqDiv_2:count_2\/main_2
Capture Clock  : \FreqDiv_2:count_2\/clock_0
Path slack     : 17937p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16875
+ Cycle adjust (RAM2FILTER1/termout:R#1 vs. RAM2FILTER1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41143

Launch Clock Arrival Time                       0
+ Clock path delay                      16875
+ Data path delay                        6330
-------------------------------------   ----- 
End-of-path arrival time (ps)           23205
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_0\/clock_0                                 macrocell39      7875  16875  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_2:count_0\/q       macrocell39   1250  18125  10363  RISE       1
\FreqDiv_2:count_2\/main_2  macrocell37   5080  23205  17937  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_2\/clock_0                                 macrocell37      7875  16875  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_0\/q
Path End       : \FreqDiv_2:count_1\/main_1
Capture Clock  : \FreqDiv_2:count_1\/clock_0
Path slack     : 17937p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16875
+ Cycle adjust (RAM2FILTER1/termout:R#1 vs. RAM2FILTER1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41143

Launch Clock Arrival Time                       0
+ Clock path delay                      16875
+ Data path delay                        6330
-------------------------------------   ----- 
End-of-path arrival time (ps)           23205
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_0\/clock_0                                 macrocell39      7875  16875  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_2:count_0\/q       macrocell39   1250  18125  10363  RISE       1
\FreqDiv_2:count_1\/main_1  macrocell38   5080  23205  17937  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_1\/clock_0                                 macrocell38      7875  16875  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_0\/q
Path End       : \FreqDiv_2:count_9\/main_10
Capture Clock  : \FreqDiv_2:count_9\/clock_0
Path slack     : 17957p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16877
+ Cycle adjust (RAM2FILTER1/termout:R#1 vs. RAM2FILTER1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41144

Launch Clock Arrival Time                       0
+ Clock path delay                      16875
+ Data path delay                        6313
-------------------------------------   ----- 
End-of-path arrival time (ps)           23188
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_0\/clock_0                                 macrocell39      7875  16875  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_2:count_0\/q        macrocell39   1250  18125  10363  RISE       1
\FreqDiv_2:count_9\/main_10  macrocell30   5063  23188  17957  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_9\/clock_0                                 macrocell30      7877  16877  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_0\/q
Path End       : \FreqDiv_2:count_8\/main_10
Capture Clock  : \FreqDiv_2:count_8\/clock_0
Path slack     : 17957p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16877
+ Cycle adjust (RAM2FILTER1/termout:R#1 vs. RAM2FILTER1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41144

Launch Clock Arrival Time                       0
+ Clock path delay                      16875
+ Data path delay                        6313
-------------------------------------   ----- 
End-of-path arrival time (ps)           23188
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_0\/clock_0                                 macrocell39      7875  16875  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_2:count_0\/q        macrocell39   1250  18125  10363  RISE       1
\FreqDiv_2:count_8\/main_10  macrocell31   5063  23188  17957  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_8\/clock_0                                 macrocell31      7877  16877  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_0\/q
Path End       : \FreqDiv_2:count_6\/main_10
Capture Clock  : \FreqDiv_2:count_6\/clock_0
Path slack     : 17957p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16877
+ Cycle adjust (RAM2FILTER1/termout:R#1 vs. RAM2FILTER1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41144

Launch Clock Arrival Time                       0
+ Clock path delay                      16875
+ Data path delay                        6313
-------------------------------------   ----- 
End-of-path arrival time (ps)           23188
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_0\/clock_0                                 macrocell39      7875  16875  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_2:count_0\/q        macrocell39   1250  18125  10363  RISE       1
\FreqDiv_2:count_6\/main_10  macrocell33   5063  23188  17957  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_6\/clock_0                                 macrocell33      7877  16877  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_0\/q
Path End       : \FreqDiv_2:count_4\/main_4
Capture Clock  : \FreqDiv_2:count_4\/clock_0
Path slack     : 17957p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16877
+ Cycle adjust (RAM2FILTER1/termout:R#1 vs. RAM2FILTER1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41144

Launch Clock Arrival Time                       0
+ Clock path delay                      16875
+ Data path delay                        6313
-------------------------------------   ----- 
End-of-path arrival time (ps)           23188
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_0\/clock_0                                 macrocell39      7875  16875  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_2:count_0\/q       macrocell39   1250  18125  10363  RISE       1
\FreqDiv_2:count_4\/main_4  macrocell35   5063  23188  17957  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_4\/clock_0                                 macrocell35      7877  16877  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_7\/q
Path End       : \FreqDiv_2:count_3\/main_3
Capture Clock  : \FreqDiv_2:count_3\/clock_0
Path slack     : 18360p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16875
+ Cycle adjust (RAM2FILTER1/termout:R#1 vs. RAM2FILTER1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41143

Launch Clock Arrival Time                       0
+ Clock path delay                      16877
+ Data path delay                        5906
-------------------------------------   ----- 
End-of-path arrival time (ps)           22782
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_7\/clock_0                                 macrocell32      7877  16877  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_2:count_7\/q       macrocell32   1250  18127  10019  RISE       1
\FreqDiv_2:count_3\/main_3  macrocell36   4656  22782  18360  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_3\/clock_0                                 macrocell36      7875  16875  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_5\/q
Path End       : \FreqDiv_1:count_9\/main_5
Capture Clock  : \FreqDiv_1:count_9\/clock_0
Path slack     : 18412p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               17238
+ Cycle adjust (SAR2RAM1/termout:R#1 vs. SAR2RAM1/termout:R#2)   27778
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41506

Launch Clock Arrival Time                       0
+ Clock path delay                      17238
+ Data path delay                        5855
-------------------------------------   ----- 
End-of-path arrival time (ps)           23094
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_5\/clock_0                                 macrocell23      8238  17238  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_5\/q       macrocell23   1250  18488  13491  RISE       1
\FreqDiv_1:count_9\/main_5  macrocell19   4605  23094  18412  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_9\/clock_0                                 macrocell19      8238  17238  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_5\/q
Path End       : \FreqDiv_1:count_8\/main_5
Capture Clock  : \FreqDiv_1:count_8\/clock_0
Path slack     : 18412p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               17238
+ Cycle adjust (SAR2RAM1/termout:R#1 vs. SAR2RAM1/termout:R#2)   27778
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41506

Launch Clock Arrival Time                       0
+ Clock path delay                      17238
+ Data path delay                        5855
-------------------------------------   ----- 
End-of-path arrival time (ps)           23094
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_5\/clock_0                                 macrocell23      8238  17238  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_5\/q       macrocell23   1250  18488  13491  RISE       1
\FreqDiv_1:count_8\/main_5  macrocell20   4605  23094  18412  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_8\/clock_0                                 macrocell20      8238  17238  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_5\/q
Path End       : \FreqDiv_1:count_7\/main_5
Capture Clock  : \FreqDiv_1:count_7\/clock_0
Path slack     : 18412p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               17238
+ Cycle adjust (SAR2RAM1/termout:R#1 vs. SAR2RAM1/termout:R#2)   27778
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41506

Launch Clock Arrival Time                       0
+ Clock path delay                      17238
+ Data path delay                        5855
-------------------------------------   ----- 
End-of-path arrival time (ps)           23094
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_5\/clock_0                                 macrocell23      8238  17238  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_5\/q       macrocell23   1250  18488  13491  RISE       1
\FreqDiv_1:count_7\/main_5  macrocell21   4605  23094  18412  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_7\/clock_0                                 macrocell21      8238  17238  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_5\/q
Path End       : \FreqDiv_1:count_3\/main_5
Capture Clock  : \FreqDiv_1:count_3\/clock_0
Path slack     : 18426p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               17242
+ Cycle adjust (SAR2RAM1/termout:R#1 vs. SAR2RAM1/termout:R#2)   27778
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41509

Launch Clock Arrival Time                       0
+ Clock path delay                      17238
+ Data path delay                        5845
-------------------------------------   ----- 
End-of-path arrival time (ps)           23083
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_5\/clock_0                                 macrocell23      8238  17238  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_5\/q       macrocell23   1250  18488  13491  RISE       1
\FreqDiv_1:count_3\/main_5  macrocell25   4595  23083  18426  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_3\/clock_0                                 macrocell25      8242  17242  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_4\/q
Path End       : \FreqDiv_1:count_9\/main_6
Capture Clock  : \FreqDiv_1:count_9\/clock_0
Path slack     : 18460p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               17238
+ Cycle adjust (SAR2RAM1/termout:R#1 vs. SAR2RAM1/termout:R#2)   27778
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41506

Launch Clock Arrival Time                       0
+ Clock path delay                      17238
+ Data path delay                        5808
-------------------------------------   ----- 
End-of-path arrival time (ps)           23046
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_4\/clock_0                                 macrocell24      8238  17238  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_4\/q       macrocell24   1250  18488  13548  RISE       1
\FreqDiv_1:count_9\/main_6  macrocell19   4558  23046  18460  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_9\/clock_0                                 macrocell19      8238  17238  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_4\/q
Path End       : \FreqDiv_1:count_8\/main_6
Capture Clock  : \FreqDiv_1:count_8\/clock_0
Path slack     : 18460p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               17238
+ Cycle adjust (SAR2RAM1/termout:R#1 vs. SAR2RAM1/termout:R#2)   27778
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41506

Launch Clock Arrival Time                       0
+ Clock path delay                      17238
+ Data path delay                        5808
-------------------------------------   ----- 
End-of-path arrival time (ps)           23046
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_4\/clock_0                                 macrocell24      8238  17238  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_4\/q       macrocell24   1250  18488  13548  RISE       1
\FreqDiv_1:count_8\/main_6  macrocell20   4558  23046  18460  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_8\/clock_0                                 macrocell20      8238  17238  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_4\/q
Path End       : \FreqDiv_1:count_7\/main_6
Capture Clock  : \FreqDiv_1:count_7\/clock_0
Path slack     : 18460p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               17238
+ Cycle adjust (SAR2RAM1/termout:R#1 vs. SAR2RAM1/termout:R#2)   27778
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41506

Launch Clock Arrival Time                       0
+ Clock path delay                      17238
+ Data path delay                        5808
-------------------------------------   ----- 
End-of-path arrival time (ps)           23046
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_4\/clock_0                                 macrocell24      8238  17238  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_4\/q       macrocell24   1250  18488  13548  RISE       1
\FreqDiv_1:count_7\/main_6  macrocell21   4558  23046  18460  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_7\/clock_0                                 macrocell21      8238  17238  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_4\/q
Path End       : \FreqDiv_1:count_3\/main_6
Capture Clock  : \FreqDiv_1:count_3\/clock_0
Path slack     : 18473p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               17242
+ Cycle adjust (SAR2RAM1/termout:R#1 vs. SAR2RAM1/termout:R#2)   27778
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41509

Launch Clock Arrival Time                       0
+ Clock path delay                      17238
+ Data path delay                        5798
-------------------------------------   ----- 
End-of-path arrival time (ps)           23036
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_4\/clock_0                                 macrocell24      8238  17238  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_4\/q       macrocell24   1250  18488  13548  RISE       1
\FreqDiv_1:count_3\/main_6  macrocell25   4548  23036  18473  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_3\/clock_0                                 macrocell25      8242  17242  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : \FreqDiv_1:count_9\/main_0
Capture Clock  : \FreqDiv_1:count_9\/clock_0
Path slack     : 18527p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               17238
+ Cycle adjust (SAR2RAM1/termout:R#1 vs. SAR2RAM1/termout:R#2)   27778
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41506

Launch Clock Arrival Time                       0
+ Clock path delay                      17242
+ Data path delay                        5738
-------------------------------------   ----- 
End-of-path arrival time (ps)           22980
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:not_last_reset\/clock_0                          macrocell17      8242  17242  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell17   1250  18492  18527  RISE       1
\FreqDiv_1:count_9\/main_0    macrocell19   4488  22980  18527  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_9\/clock_0                                 macrocell19      8238  17238  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : \FreqDiv_1:count_8\/main_0
Capture Clock  : \FreqDiv_1:count_8\/clock_0
Path slack     : 18527p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               17238
+ Cycle adjust (SAR2RAM1/termout:R#1 vs. SAR2RAM1/termout:R#2)   27778
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41506

Launch Clock Arrival Time                       0
+ Clock path delay                      17242
+ Data path delay                        5738
-------------------------------------   ----- 
End-of-path arrival time (ps)           22980
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:not_last_reset\/clock_0                          macrocell17      8242  17242  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell17   1250  18492  18527  RISE       1
\FreqDiv_1:count_8\/main_0    macrocell20   4488  22980  18527  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_8\/clock_0                                 macrocell20      8238  17238  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : \FreqDiv_1:count_7\/main_0
Capture Clock  : \FreqDiv_1:count_7\/clock_0
Path slack     : 18527p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               17238
+ Cycle adjust (SAR2RAM1/termout:R#1 vs. SAR2RAM1/termout:R#2)   27778
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41506

Launch Clock Arrival Time                       0
+ Clock path delay                      17242
+ Data path delay                        5738
-------------------------------------   ----- 
End-of-path arrival time (ps)           22980
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:not_last_reset\/clock_0                          macrocell17      8242  17242  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell17   1250  18492  18527  RISE       1
\FreqDiv_1:count_7\/main_0    macrocell21   4488  22980  18527  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_7\/clock_0                                 macrocell21      8238  17238  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : \FreqDiv_1:count_4\/main_0
Capture Clock  : \FreqDiv_1:count_4\/clock_0
Path slack     : 18527p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               17238
+ Cycle adjust (SAR2RAM1/termout:R#1 vs. SAR2RAM1/termout:R#2)   27778
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41506

Launch Clock Arrival Time                       0
+ Clock path delay                      17242
+ Data path delay                        5738
-------------------------------------   ----- 
End-of-path arrival time (ps)           22980
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:not_last_reset\/clock_0                          macrocell17      8242  17242  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell17   1250  18492  18527  RISE       1
\FreqDiv_1:count_4\/main_0    macrocell24   4488  22980  18527  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_4\/clock_0                                 macrocell24      8238  17238  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_7\/q
Path End       : Net_6881/main_4
Capture Clock  : Net_6881/clock_0
Path slack     : 18914p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16877
+ Cycle adjust (RAM2FILTER1/termout:R#1 vs. RAM2FILTER1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41144

Launch Clock Arrival Time                       0
+ Clock path delay                      16877
+ Data path delay                        5354
-------------------------------------   ----- 
End-of-path arrival time (ps)           22231
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_7\/clock_0                                 macrocell32      7877  16877  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_2:count_7\/q  macrocell32   1250  18127  10019  RISE       1
Net_6881/main_4        macrocell16   4104  22231  18914  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
Net_6881/clock_0                                            macrocell16      7877  16877  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_7\/q
Path End       : \FreqDiv_2:count_7\/main_3
Capture Clock  : \FreqDiv_2:count_7\/clock_0
Path slack     : 18914p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16877
+ Cycle adjust (RAM2FILTER1/termout:R#1 vs. RAM2FILTER1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41144

Launch Clock Arrival Time                       0
+ Clock path delay                      16877
+ Data path delay                        5354
-------------------------------------   ----- 
End-of-path arrival time (ps)           22231
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_7\/clock_0                                 macrocell32      7877  16877  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_2:count_7\/q       macrocell32   1250  18127  10019  RISE       1
\FreqDiv_2:count_7\/main_3  macrocell32   4104  22231  18914  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_7\/clock_0                                 macrocell32      7877  16877  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_7\/q
Path End       : \FreqDiv_2:count_5\/main_3
Capture Clock  : \FreqDiv_2:count_5\/clock_0
Path slack     : 18914p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16877
+ Cycle adjust (RAM2FILTER1/termout:R#1 vs. RAM2FILTER1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41144

Launch Clock Arrival Time                       0
+ Clock path delay                      16877
+ Data path delay                        5354
-------------------------------------   ----- 
End-of-path arrival time (ps)           22231
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_7\/clock_0                                 macrocell32      7877  16877  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_2:count_7\/q       macrocell32   1250  18127  10019  RISE       1
\FreqDiv_2:count_5\/main_3  macrocell34   4104  22231  18914  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_5\/clock_0                                 macrocell34      7877  16877  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : \FreqDiv_1:count_3\/main_0
Capture Clock  : \FreqDiv_1:count_3\/clock_0
Path slack     : 19069p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               17242
+ Cycle adjust (SAR2RAM1/termout:R#1 vs. SAR2RAM1/termout:R#2)   27778
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41509

Launch Clock Arrival Time                       0
+ Clock path delay                      17242
+ Data path delay                        5198
-------------------------------------   ----- 
End-of-path arrival time (ps)           22440
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:not_last_reset\/clock_0                          macrocell17      8242  17242  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell17   1250  18492  18527  RISE       1
\FreqDiv_1:count_3\/main_0    macrocell25   3948  22440  19069  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_3\/clock_0                                 macrocell25      8242  17242  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : \FreqDiv_1:count_2\/main_0
Capture Clock  : \FreqDiv_1:count_2\/clock_0
Path slack     : 19069p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               17242
+ Cycle adjust (SAR2RAM1/termout:R#1 vs. SAR2RAM1/termout:R#2)   27778
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41509

Launch Clock Arrival Time                       0
+ Clock path delay                      17242
+ Data path delay                        5198
-------------------------------------   ----- 
End-of-path arrival time (ps)           22440
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:not_last_reset\/clock_0                          macrocell17      8242  17242  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell17   1250  18492  18527  RISE       1
\FreqDiv_1:count_2\/main_0    macrocell26   3948  22440  19069  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_2\/clock_0                                 macrocell26      8242  17242  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : \FreqDiv_1:count_1\/main_0
Capture Clock  : \FreqDiv_1:count_1\/clock_0
Path slack     : 19069p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               17242
+ Cycle adjust (SAR2RAM1/termout:R#1 vs. SAR2RAM1/termout:R#2)   27778
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41509

Launch Clock Arrival Time                       0
+ Clock path delay                      17242
+ Data path delay                        5198
-------------------------------------   ----- 
End-of-path arrival time (ps)           22440
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:not_last_reset\/clock_0                          macrocell17      8242  17242  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell17   1250  18492  18527  RISE       1
\FreqDiv_1:count_1\/main_0    macrocell27   3948  22440  19069  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_1\/clock_0                                 macrocell27      8242  17242  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : \FreqDiv_1:count_0\/main_0
Capture Clock  : \FreqDiv_1:count_0\/clock_0
Path slack     : 19069p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               17242
+ Cycle adjust (SAR2RAM1/termout:R#1 vs. SAR2RAM1/termout:R#2)   27778
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41509

Launch Clock Arrival Time                       0
+ Clock path delay                      17242
+ Data path delay                        5198
-------------------------------------   ----- 
End-of-path arrival time (ps)           22440
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:not_last_reset\/clock_0                          macrocell17      8242  17242  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell17   1250  18492  18527  RISE       1
\FreqDiv_1:count_0\/main_0    macrocell28   3948  22440  19069  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_0\/clock_0                                 macrocell28      8242  17242  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_5\/q
Path End       : Net_6875/main_6
Capture Clock  : Net_6875/clock_0
Path slack     : 19086p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               17238
+ Cycle adjust (SAR2RAM1/termout:R#1 vs. SAR2RAM1/termout:R#2)   27778
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41506

Launch Clock Arrival Time                       0
+ Clock path delay                      17238
+ Data path delay                        5182
-------------------------------------   ----- 
End-of-path arrival time (ps)           22421
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_5\/clock_0                                 macrocell23      8238  17238  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_5\/q  macrocell23   1250  18488  13491  RISE       1
Net_6875/main_6        macrocell18   3932  22421  19086  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
Net_6875/clock_0                                            macrocell18      8238  17238  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_5\/q
Path End       : \FreqDiv_1:count_6\/main_5
Capture Clock  : \FreqDiv_1:count_6\/clock_0
Path slack     : 19086p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               17238
+ Cycle adjust (SAR2RAM1/termout:R#1 vs. SAR2RAM1/termout:R#2)   27778
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41506

Launch Clock Arrival Time                       0
+ Clock path delay                      17238
+ Data path delay                        5182
-------------------------------------   ----- 
End-of-path arrival time (ps)           22421
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_5\/clock_0                                 macrocell23      8238  17238  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_5\/q       macrocell23   1250  18488  13491  RISE       1
\FreqDiv_1:count_6\/main_5  macrocell22   3932  22421  19086  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_6\/clock_0                                 macrocell22      8238  17238  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_5\/q
Path End       : \FreqDiv_1:count_5\/main_5
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 19086p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               17238
+ Cycle adjust (SAR2RAM1/termout:R#1 vs. SAR2RAM1/termout:R#2)   27778
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41506

Launch Clock Arrival Time                       0
+ Clock path delay                      17238
+ Data path delay                        5182
-------------------------------------   ----- 
End-of-path arrival time (ps)           22421
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_5\/clock_0                                 macrocell23      8238  17238  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_5\/q       macrocell23   1250  18488  13491  RISE       1
\FreqDiv_1:count_5\/main_5  macrocell23   3932  22421  19086  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_5\/clock_0                                 macrocell23      8238  17238  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_4\/q
Path End       : Net_6875/main_7
Capture Clock  : Net_6875/clock_0
Path slack     : 19143p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               17238
+ Cycle adjust (SAR2RAM1/termout:R#1 vs. SAR2RAM1/termout:R#2)   27778
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41506

Launch Clock Arrival Time                       0
+ Clock path delay                      17238
+ Data path delay                        5125
-------------------------------------   ----- 
End-of-path arrival time (ps)           22364
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_4\/clock_0                                 macrocell24      8238  17238  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_4\/q  macrocell24   1250  18488  13548  RISE       1
Net_6875/main_7        macrocell18   3875  22364  19143  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
Net_6875/clock_0                                            macrocell18      8238  17238  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_4\/q
Path End       : \FreqDiv_1:count_6\/main_6
Capture Clock  : \FreqDiv_1:count_6\/clock_0
Path slack     : 19143p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               17238
+ Cycle adjust (SAR2RAM1/termout:R#1 vs. SAR2RAM1/termout:R#2)   27778
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41506

Launch Clock Arrival Time                       0
+ Clock path delay                      17238
+ Data path delay                        5125
-------------------------------------   ----- 
End-of-path arrival time (ps)           22364
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_4\/clock_0                                 macrocell24      8238  17238  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_4\/q       macrocell24   1250  18488  13548  RISE       1
\FreqDiv_1:count_6\/main_6  macrocell22   3875  22364  19143  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_6\/clock_0                                 macrocell22      8238  17238  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_4\/q
Path End       : \FreqDiv_1:count_5\/main_6
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 19143p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               17238
+ Cycle adjust (SAR2RAM1/termout:R#1 vs. SAR2RAM1/termout:R#2)   27778
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41506

Launch Clock Arrival Time                       0
+ Clock path delay                      17238
+ Data path delay                        5125
-------------------------------------   ----- 
End-of-path arrival time (ps)           22364
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_4\/clock_0                                 macrocell24      8238  17238  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_4\/q       macrocell24   1250  18488  13548  RISE       1
\FreqDiv_1:count_5\/main_6  macrocell23   3875  22364  19143  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_5\/clock_0                                 macrocell23      8238  17238  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_6881/q
Path End       : Net_6881/main_0
Capture Clock  : Net_6881/clock_0
Path slack     : 19203p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16877
+ Cycle adjust (RAM2FILTER1/termout:R#1 vs. RAM2FILTER1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41144

Launch Clock Arrival Time                       0
+ Clock path delay                      16877
+ Data path delay                        5064
-------------------------------------   ----- 
End-of-path arrival time (ps)           21941
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
Net_6881/clock_0                                            macrocell16      7877  16877  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_6881/q       macrocell16   1250  18127  19203  RISE       1
Net_6881/main_0  macrocell16   3814  21941  19203  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
Net_6881/clock_0                                            macrocell16      7877  16877  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_0\/q
Path End       : Net_6881/main_11
Capture Clock  : Net_6881/clock_0
Path slack     : 19258p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16877
+ Cycle adjust (RAM2FILTER1/termout:R#1 vs. RAM2FILTER1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41144

Launch Clock Arrival Time                       0
+ Clock path delay                      16875
+ Data path delay                        5012
-------------------------------------   ----- 
End-of-path arrival time (ps)           21886
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_0\/clock_0                                 macrocell39      7875  16875  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_2:count_0\/q  macrocell39   1250  18125  10363  RISE       1
Net_6881/main_11       macrocell16   3762  21886  19258  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
Net_6881/clock_0                                            macrocell16      7877  16877  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_0\/q
Path End       : \FreqDiv_2:count_7\/main_10
Capture Clock  : \FreqDiv_2:count_7\/clock_0
Path slack     : 19258p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16877
+ Cycle adjust (RAM2FILTER1/termout:R#1 vs. RAM2FILTER1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41144

Launch Clock Arrival Time                       0
+ Clock path delay                      16875
+ Data path delay                        5012
-------------------------------------   ----- 
End-of-path arrival time (ps)           21886
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_0\/clock_0                                 macrocell39      7875  16875  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_2:count_0\/q        macrocell39   1250  18125  10363  RISE       1
\FreqDiv_2:count_7\/main_10  macrocell32   3762  21886  19258  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_7\/clock_0                                 macrocell32      7877  16877  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_0\/q
Path End       : \FreqDiv_2:count_5\/main_10
Capture Clock  : \FreqDiv_2:count_5\/clock_0
Path slack     : 19258p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16877
+ Cycle adjust (RAM2FILTER1/termout:R#1 vs. RAM2FILTER1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41144

Launch Clock Arrival Time                       0
+ Clock path delay                      16875
+ Data path delay                        5012
-------------------------------------   ----- 
End-of-path arrival time (ps)           21886
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_0\/clock_0                                 macrocell39      7875  16875  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_2:count_0\/q        macrocell39   1250  18125  10363  RISE       1
\FreqDiv_2:count_5\/main_10  macrocell34   3762  21886  19258  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_5\/clock_0                                 macrocell34      7877  16877  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_6875/q
Path End       : Net_6875/main_1
Capture Clock  : Net_6875/clock_0
Path slack     : 19577p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               17238
+ Cycle adjust (SAR2RAM1/termout:R#1 vs. SAR2RAM1/termout:R#2)   27778
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41506

Launch Clock Arrival Time                       0
+ Clock path delay                      17238
+ Data path delay                        4691
-------------------------------------   ----- 
End-of-path arrival time (ps)           21929
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
Net_6875/clock_0                                            macrocell18      8238  17238  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_6875/q       macrocell18   1250  18488  19577  RISE       1
Net_6875/main_1  macrocell18   3441  21929  19577  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
Net_6875/clock_0                                            macrocell18      8238  17238  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_7\/q
Path End       : \FreqDiv_2:count_9\/main_3
Capture Clock  : \FreqDiv_2:count_9\/clock_0
Path slack     : 19713p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16877
+ Cycle adjust (RAM2FILTER1/termout:R#1 vs. RAM2FILTER1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41144

Launch Clock Arrival Time                       0
+ Clock path delay                      16877
+ Data path delay                        4555
-------------------------------------   ----- 
End-of-path arrival time (ps)           21431
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_7\/clock_0                                 macrocell32      7877  16877  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_2:count_7\/q       macrocell32   1250  18127  10019  RISE       1
\FreqDiv_2:count_9\/main_3  macrocell30   3305  21431  19713  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_9\/clock_0                                 macrocell30      7877  16877  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_7\/q
Path End       : \FreqDiv_2:count_8\/main_3
Capture Clock  : \FreqDiv_2:count_8\/clock_0
Path slack     : 19713p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16877
+ Cycle adjust (RAM2FILTER1/termout:R#1 vs. RAM2FILTER1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41144

Launch Clock Arrival Time                       0
+ Clock path delay                      16877
+ Data path delay                        4555
-------------------------------------   ----- 
End-of-path arrival time (ps)           21431
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_7\/clock_0                                 macrocell32      7877  16877  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_2:count_7\/q       macrocell32   1250  18127  10019  RISE       1
\FreqDiv_2:count_8\/main_3  macrocell31   3305  21431  19713  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_8\/clock_0                                 macrocell31      7877  16877  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_7\/q
Path End       : \FreqDiv_2:count_6\/main_3
Capture Clock  : \FreqDiv_2:count_6\/clock_0
Path slack     : 19713p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16877
+ Cycle adjust (RAM2FILTER1/termout:R#1 vs. RAM2FILTER1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41144

Launch Clock Arrival Time                       0
+ Clock path delay                      16877
+ Data path delay                        4555
-------------------------------------   ----- 
End-of-path arrival time (ps)           21431
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_7\/clock_0                                 macrocell32      7877  16877  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_2:count_7\/q       macrocell32   1250  18127  10019  RISE       1
\FreqDiv_2:count_6\/main_3  macrocell33   3305  21431  19713  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_6\/clock_0                                 macrocell33      7877  16877  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : Net_6875/main_0
Capture Clock  : Net_6875/clock_0
Path slack     : 19842p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               17238
+ Cycle adjust (SAR2RAM1/termout:R#1 vs. SAR2RAM1/termout:R#2)   27778
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41506

Launch Clock Arrival Time                       0
+ Clock path delay                      17242
+ Data path delay                        4423
-------------------------------------   ----- 
End-of-path arrival time (ps)           21664
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:not_last_reset\/clock_0                          macrocell17      8242  17242  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell17   1250  18492  18527  RISE       1
Net_6875/main_0               macrocell18   3173  21664  19842  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
Net_6875/clock_0                                            macrocell18      8238  17238  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : \FreqDiv_1:count_6\/main_0
Capture Clock  : \FreqDiv_1:count_6\/clock_0
Path slack     : 19842p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               17238
+ Cycle adjust (SAR2RAM1/termout:R#1 vs. SAR2RAM1/termout:R#2)   27778
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41506

Launch Clock Arrival Time                       0
+ Clock path delay                      17242
+ Data path delay                        4423
-------------------------------------   ----- 
End-of-path arrival time (ps)           21664
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:not_last_reset\/clock_0                          macrocell17      8242  17242  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell17   1250  18492  18527  RISE       1
\FreqDiv_1:count_6\/main_0    macrocell22   3173  21664  19842  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_6\/clock_0                                 macrocell22      8238  17238  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : \FreqDiv_1:count_5\/main_0
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 19842p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               17238
+ Cycle adjust (SAR2RAM1/termout:R#1 vs. SAR2RAM1/termout:R#2)   27778
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41506

Launch Clock Arrival Time                       0
+ Clock path delay                      17242
+ Data path delay                        4423
-------------------------------------   ----- 
End-of-path arrival time (ps)           21664
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:not_last_reset\/clock_0                          macrocell17      8242  17242  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell17   1250  18492  18527  RISE       1
\FreqDiv_1:count_5\/main_0    macrocell23   3173  21664  19842  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_5\/clock_0                                 macrocell23      8238  17238  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_3\/q
Path End       : \FreqDiv_2:count_3\/main_7
Capture Clock  : \FreqDiv_2:count_3\/clock_0
Path slack     : 19917p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16875
+ Cycle adjust (RAM2FILTER1/termout:R#1 vs. RAM2FILTER1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41143

Launch Clock Arrival Time                       0
+ Clock path delay                      16875
+ Data path delay                        4351
-------------------------------------   ----- 
End-of-path arrival time (ps)           21226
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_3\/clock_0                                 macrocell36      7875  16875  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_2:count_3\/q       macrocell36   1250  18125  11180  RISE       1
\FreqDiv_2:count_3\/main_7  macrocell36   3101  21226  19917  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_3\/clock_0                                 macrocell36      7875  16875  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_3\/q
Path End       : \FreqDiv_2:count_9\/main_7
Capture Clock  : \FreqDiv_2:count_9\/clock_0
Path slack     : 19920p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16877
+ Cycle adjust (RAM2FILTER1/termout:R#1 vs. RAM2FILTER1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41144

Launch Clock Arrival Time                       0
+ Clock path delay                      16875
+ Data path delay                        4349
-------------------------------------   ----- 
End-of-path arrival time (ps)           21224
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_3\/clock_0                                 macrocell36      7875  16875  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_2:count_3\/q       macrocell36   1250  18125  11180  RISE       1
\FreqDiv_2:count_9\/main_7  macrocell30   3099  21224  19920  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_9\/clock_0                                 macrocell30      7877  16877  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_3\/q
Path End       : \FreqDiv_2:count_8\/main_7
Capture Clock  : \FreqDiv_2:count_8\/clock_0
Path slack     : 19920p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16877
+ Cycle adjust (RAM2FILTER1/termout:R#1 vs. RAM2FILTER1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41144

Launch Clock Arrival Time                       0
+ Clock path delay                      16875
+ Data path delay                        4349
-------------------------------------   ----- 
End-of-path arrival time (ps)           21224
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_3\/clock_0                                 macrocell36      7875  16875  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_2:count_3\/q       macrocell36   1250  18125  11180  RISE       1
\FreqDiv_2:count_8\/main_7  macrocell31   3099  21224  19920  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_8\/clock_0                                 macrocell31      7877  16877  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_3\/q
Path End       : \FreqDiv_2:count_6\/main_7
Capture Clock  : \FreqDiv_2:count_6\/clock_0
Path slack     : 19920p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16877
+ Cycle adjust (RAM2FILTER1/termout:R#1 vs. RAM2FILTER1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41144

Launch Clock Arrival Time                       0
+ Clock path delay                      16875
+ Data path delay                        4349
-------------------------------------   ----- 
End-of-path arrival time (ps)           21224
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_3\/clock_0                                 macrocell36      7875  16875  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_2:count_3\/q       macrocell36   1250  18125  11180  RISE       1
\FreqDiv_2:count_6\/main_7  macrocell33   3099  21224  19920  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_6\/clock_0                                 macrocell33      7877  16877  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_3\/q
Path End       : \FreqDiv_2:count_4\/main_1
Capture Clock  : \FreqDiv_2:count_4\/clock_0
Path slack     : 19920p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16877
+ Cycle adjust (RAM2FILTER1/termout:R#1 vs. RAM2FILTER1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41144

Launch Clock Arrival Time                       0
+ Clock path delay                      16875
+ Data path delay                        4349
-------------------------------------   ----- 
End-of-path arrival time (ps)           21224
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_3\/clock_0                                 macrocell36      7875  16875  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_2:count_3\/q       macrocell36   1250  18125  11180  RISE       1
\FreqDiv_2:count_4\/main_1  macrocell35   3099  21224  19920  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_4\/clock_0                                 macrocell35      7877  16877  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_1\/q
Path End       : \FreqDiv_2:count_9\/main_9
Capture Clock  : \FreqDiv_2:count_9\/clock_0
Path slack     : 19922p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16877
+ Cycle adjust (RAM2FILTER1/termout:R#1 vs. RAM2FILTER1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41144

Launch Clock Arrival Time                       0
+ Clock path delay                      16875
+ Data path delay                        4348
-------------------------------------   ----- 
End-of-path arrival time (ps)           21222
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_1\/clock_0                                 macrocell38      7875  16875  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_2:count_1\/q       macrocell38   1250  18125  11035  RISE       1
\FreqDiv_2:count_9\/main_9  macrocell30   3098  21222  19922  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_9\/clock_0                                 macrocell30      7877  16877  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_1\/q
Path End       : \FreqDiv_2:count_8\/main_9
Capture Clock  : \FreqDiv_2:count_8\/clock_0
Path slack     : 19922p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16877
+ Cycle adjust (RAM2FILTER1/termout:R#1 vs. RAM2FILTER1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41144

Launch Clock Arrival Time                       0
+ Clock path delay                      16875
+ Data path delay                        4348
-------------------------------------   ----- 
End-of-path arrival time (ps)           21222
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_1\/clock_0                                 macrocell38      7875  16875  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_2:count_1\/q       macrocell38   1250  18125  11035  RISE       1
\FreqDiv_2:count_8\/main_9  macrocell31   3098  21222  19922  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_8\/clock_0                                 macrocell31      7877  16877  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_1\/q
Path End       : \FreqDiv_2:count_6\/main_9
Capture Clock  : \FreqDiv_2:count_6\/clock_0
Path slack     : 19922p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16877
+ Cycle adjust (RAM2FILTER1/termout:R#1 vs. RAM2FILTER1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41144

Launch Clock Arrival Time                       0
+ Clock path delay                      16875
+ Data path delay                        4348
-------------------------------------   ----- 
End-of-path arrival time (ps)           21222
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_1\/clock_0                                 macrocell38      7875  16875  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_2:count_1\/q       macrocell38   1250  18125  11035  RISE       1
\FreqDiv_2:count_6\/main_9  macrocell33   3098  21222  19922  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_6\/clock_0                                 macrocell33      7877  16877  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_1\/q
Path End       : \FreqDiv_2:count_4\/main_3
Capture Clock  : \FreqDiv_2:count_4\/clock_0
Path slack     : 19922p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16877
+ Cycle adjust (RAM2FILTER1/termout:R#1 vs. RAM2FILTER1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41144

Launch Clock Arrival Time                       0
+ Clock path delay                      16875
+ Data path delay                        4348
-------------------------------------   ----- 
End-of-path arrival time (ps)           21222
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_1\/clock_0                                 macrocell38      7875  16875  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_2:count_1\/q       macrocell38   1250  18125  11035  RISE       1
\FreqDiv_2:count_4\/main_3  macrocell35   3098  21222  19922  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_4\/clock_0                                 macrocell35      7877  16877  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_1\/q
Path End       : Net_6881/main_10
Capture Clock  : Net_6881/clock_0
Path slack     : 19930p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16877
+ Cycle adjust (RAM2FILTER1/termout:R#1 vs. RAM2FILTER1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41144

Launch Clock Arrival Time                       0
+ Clock path delay                      16875
+ Data path delay                        4340
-------------------------------------   ----- 
End-of-path arrival time (ps)           21215
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_1\/clock_0                                 macrocell38      7875  16875  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_2:count_1\/q  macrocell38   1250  18125  11035  RISE       1
Net_6881/main_10       macrocell16   3090  21215  19930  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
Net_6881/clock_0                                            macrocell16      7877  16877  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_1\/q
Path End       : \FreqDiv_2:count_7\/main_9
Capture Clock  : \FreqDiv_2:count_7\/clock_0
Path slack     : 19930p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16877
+ Cycle adjust (RAM2FILTER1/termout:R#1 vs. RAM2FILTER1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41144

Launch Clock Arrival Time                       0
+ Clock path delay                      16875
+ Data path delay                        4340
-------------------------------------   ----- 
End-of-path arrival time (ps)           21215
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_1\/clock_0                                 macrocell38      7875  16875  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_2:count_1\/q       macrocell38   1250  18125  11035  RISE       1
\FreqDiv_2:count_7\/main_9  macrocell32   3090  21215  19930  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_7\/clock_0                                 macrocell32      7877  16877  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_1\/q
Path End       : \FreqDiv_2:count_5\/main_9
Capture Clock  : \FreqDiv_2:count_5\/clock_0
Path slack     : 19930p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16877
+ Cycle adjust (RAM2FILTER1/termout:R#1 vs. RAM2FILTER1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41144

Launch Clock Arrival Time                       0
+ Clock path delay                      16875
+ Data path delay                        4340
-------------------------------------   ----- 
End-of-path arrival time (ps)           21215
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_1\/clock_0                                 macrocell38      7875  16875  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_2:count_1\/q       macrocell38   1250  18125  11035  RISE       1
\FreqDiv_2:count_5\/main_9  macrocell34   3090  21215  19930  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_5\/clock_0                                 macrocell34      7877  16877  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_6\/q
Path End       : \FreqDiv_2:count_3\/main_4
Capture Clock  : \FreqDiv_2:count_3\/clock_0
Path slack     : 19940p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16875
+ Cycle adjust (RAM2FILTER1/termout:R#1 vs. RAM2FILTER1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41143

Launch Clock Arrival Time                       0
+ Clock path delay                      16877
+ Data path delay                        4326
-------------------------------------   ----- 
End-of-path arrival time (ps)           21203
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_6\/clock_0                                 macrocell33      7877  16877  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_2:count_6\/q       macrocell33   1250  18127  11052  RISE       1
\FreqDiv_2:count_3\/main_4  macrocell36   3076  21203  19940  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_3\/clock_0                                 macrocell36      7875  16875  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:not_last_reset\/q
Path End       : \FreqDiv_2:count_3\/main_0
Capture Clock  : \FreqDiv_2:count_3\/clock_0
Path slack     : 19940p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16875
+ Cycle adjust (RAM2FILTER1/termout:R#1 vs. RAM2FILTER1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41143

Launch Clock Arrival Time                       0
+ Clock path delay                      16875
+ Data path delay                        4328
-------------------------------------   ----- 
End-of-path arrival time (ps)           21202
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:not_last_reset\/clock_0                          macrocell29      7875  16875  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_2:not_last_reset\/q  macrocell29   1250  18125  19940  RISE       1
\FreqDiv_2:count_3\/main_0    macrocell36   3078  21202  19940  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_3\/clock_0                                 macrocell36      7875  16875  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:not_last_reset\/q
Path End       : \FreqDiv_2:count_2\/main_0
Capture Clock  : \FreqDiv_2:count_2\/clock_0
Path slack     : 19940p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16875
+ Cycle adjust (RAM2FILTER1/termout:R#1 vs. RAM2FILTER1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41143

Launch Clock Arrival Time                       0
+ Clock path delay                      16875
+ Data path delay                        4328
-------------------------------------   ----- 
End-of-path arrival time (ps)           21202
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:not_last_reset\/clock_0                          macrocell29      7875  16875  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_2:not_last_reset\/q  macrocell29   1250  18125  19940  RISE       1
\FreqDiv_2:count_2\/main_0    macrocell37   3078  21202  19940  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_2\/clock_0                                 macrocell37      7875  16875  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:not_last_reset\/q
Path End       : \FreqDiv_2:count_1\/main_0
Capture Clock  : \FreqDiv_2:count_1\/clock_0
Path slack     : 19940p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16875
+ Cycle adjust (RAM2FILTER1/termout:R#1 vs. RAM2FILTER1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41143

Launch Clock Arrival Time                       0
+ Clock path delay                      16875
+ Data path delay                        4328
-------------------------------------   ----- 
End-of-path arrival time (ps)           21202
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:not_last_reset\/clock_0                          macrocell29      7875  16875  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_2:not_last_reset\/q  macrocell29   1250  18125  19940  RISE       1
\FreqDiv_2:count_1\/main_0    macrocell38   3078  21202  19940  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_1\/clock_0                                 macrocell38      7875  16875  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:not_last_reset\/q
Path End       : \FreqDiv_2:count_0\/main_0
Capture Clock  : \FreqDiv_2:count_0\/clock_0
Path slack     : 19940p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16875
+ Cycle adjust (RAM2FILTER1/termout:R#1 vs. RAM2FILTER1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41143

Launch Clock Arrival Time                       0
+ Clock path delay                      16875
+ Data path delay                        4328
-------------------------------------   ----- 
End-of-path arrival time (ps)           21202
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:not_last_reset\/clock_0                          macrocell29      7875  16875  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_2:not_last_reset\/q  macrocell29   1250  18125  19940  RISE       1
\FreqDiv_2:count_0\/main_0    macrocell39   3078  21202  19940  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_0\/clock_0                                 macrocell39      7875  16875  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:not_last_reset\/q
Path End       : Net_6881/main_1
Capture Clock  : Net_6881/clock_0
Path slack     : 19941p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16877
+ Cycle adjust (RAM2FILTER1/termout:R#1 vs. RAM2FILTER1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41144

Launch Clock Arrival Time                       0
+ Clock path delay                      16875
+ Data path delay                        4328
-------------------------------------   ----- 
End-of-path arrival time (ps)           21203
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:not_last_reset\/clock_0                          macrocell29      7875  16875  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_2:not_last_reset\/q  macrocell29   1250  18125  19940  RISE       1
Net_6881/main_1               macrocell16   3078  21203  19941  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
Net_6881/clock_0                                            macrocell16      7877  16877  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:not_last_reset\/q
Path End       : \FreqDiv_2:count_7\/main_0
Capture Clock  : \FreqDiv_2:count_7\/clock_0
Path slack     : 19941p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16877
+ Cycle adjust (RAM2FILTER1/termout:R#1 vs. RAM2FILTER1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41144

Launch Clock Arrival Time                       0
+ Clock path delay                      16875
+ Data path delay                        4328
-------------------------------------   ----- 
End-of-path arrival time (ps)           21203
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:not_last_reset\/clock_0                          macrocell29      7875  16875  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_2:not_last_reset\/q  macrocell29   1250  18125  19940  RISE       1
\FreqDiv_2:count_7\/main_0    macrocell32   3078  21203  19941  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_7\/clock_0                                 macrocell32      7877  16877  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:not_last_reset\/q
Path End       : \FreqDiv_2:count_5\/main_0
Capture Clock  : \FreqDiv_2:count_5\/clock_0
Path slack     : 19941p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16877
+ Cycle adjust (RAM2FILTER1/termout:R#1 vs. RAM2FILTER1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41144

Launch Clock Arrival Time                       0
+ Clock path delay                      16875
+ Data path delay                        4328
-------------------------------------   ----- 
End-of-path arrival time (ps)           21203
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:not_last_reset\/clock_0                          macrocell29      7875  16875  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_2:not_last_reset\/q  macrocell29   1250  18125  19940  RISE       1
\FreqDiv_2:count_5\/main_0    macrocell34   3078  21203  19941  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_5\/clock_0                                 macrocell34      7877  16877  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_9\/q
Path End       : \FreqDiv_2:count_3\/main_1
Capture Clock  : \FreqDiv_2:count_3\/clock_0
Path slack     : 19942p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16875
+ Cycle adjust (RAM2FILTER1/termout:R#1 vs. RAM2FILTER1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41143

Launch Clock Arrival Time                       0
+ Clock path delay                      16877
+ Data path delay                        4324
-------------------------------------   ----- 
End-of-path arrival time (ps)           21200
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_9\/clock_0                                 macrocell30      7877  16877  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_2:count_9\/q       macrocell30   1250  18127  19942  RISE       1
\FreqDiv_2:count_3\/main_1  macrocell36   3074  21200  19942  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_3\/clock_0                                 macrocell36      7875  16875  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_2\/q
Path End       : \FreqDiv_2:count_9\/main_8
Capture Clock  : \FreqDiv_2:count_9\/clock_0
Path slack     : 19942p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16877
+ Cycle adjust (RAM2FILTER1/termout:R#1 vs. RAM2FILTER1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41144

Launch Clock Arrival Time                       0
+ Clock path delay                      16875
+ Data path delay                        4327
-------------------------------------   ----- 
End-of-path arrival time (ps)           21202
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_2\/clock_0                                 macrocell37      7875  16875  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_2:count_2\/q       macrocell37   1250  18125  11190  RISE       1
\FreqDiv_2:count_9\/main_8  macrocell30   3077  21202  19942  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_9\/clock_0                                 macrocell30      7877  16877  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_2\/q
Path End       : \FreqDiv_2:count_8\/main_8
Capture Clock  : \FreqDiv_2:count_8\/clock_0
Path slack     : 19942p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16877
+ Cycle adjust (RAM2FILTER1/termout:R#1 vs. RAM2FILTER1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41144

Launch Clock Arrival Time                       0
+ Clock path delay                      16875
+ Data path delay                        4327
-------------------------------------   ----- 
End-of-path arrival time (ps)           21202
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_2\/clock_0                                 macrocell37      7875  16875  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_2:count_2\/q       macrocell37   1250  18125  11190  RISE       1
\FreqDiv_2:count_8\/main_8  macrocell31   3077  21202  19942  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_8\/clock_0                                 macrocell31      7877  16877  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_2\/q
Path End       : \FreqDiv_2:count_6\/main_8
Capture Clock  : \FreqDiv_2:count_6\/clock_0
Path slack     : 19942p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16877
+ Cycle adjust (RAM2FILTER1/termout:R#1 vs. RAM2FILTER1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41144

Launch Clock Arrival Time                       0
+ Clock path delay                      16875
+ Data path delay                        4327
-------------------------------------   ----- 
End-of-path arrival time (ps)           21202
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_2\/clock_0                                 macrocell37      7875  16875  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_2:count_2\/q       macrocell37   1250  18125  11190  RISE       1
\FreqDiv_2:count_6\/main_8  macrocell33   3077  21202  19942  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_6\/clock_0                                 macrocell33      7877  16877  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_2\/q
Path End       : \FreqDiv_2:count_4\/main_2
Capture Clock  : \FreqDiv_2:count_4\/clock_0
Path slack     : 19942p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16877
+ Cycle adjust (RAM2FILTER1/termout:R#1 vs. RAM2FILTER1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41144

Launch Clock Arrival Time                       0
+ Clock path delay                      16875
+ Data path delay                        4327
-------------------------------------   ----- 
End-of-path arrival time (ps)           21202
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_2\/clock_0                                 macrocell37      7875  16875  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_2:count_2\/q       macrocell37   1250  18125  11190  RISE       1
\FreqDiv_2:count_4\/main_2  macrocell35   3077  21202  19942  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_4\/clock_0                                 macrocell35      7877  16877  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_9\/q
Path End       : \FreqDiv_2:count_9\/main_1
Capture Clock  : \FreqDiv_2:count_9\/clock_0
Path slack     : 19943p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16877
+ Cycle adjust (RAM2FILTER1/termout:R#1 vs. RAM2FILTER1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41144

Launch Clock Arrival Time                       0
+ Clock path delay                      16877
+ Data path delay                        4325
-------------------------------------   ----- 
End-of-path arrival time (ps)           21201
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_9\/clock_0                                 macrocell30      7877  16877  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_2:count_9\/q       macrocell30   1250  18127  19942  RISE       1
\FreqDiv_2:count_9\/main_1  macrocell30   3075  21201  19943  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_9\/clock_0                                 macrocell30      7877  16877  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_9\/q
Path End       : \FreqDiv_2:count_8\/main_1
Capture Clock  : \FreqDiv_2:count_8\/clock_0
Path slack     : 19943p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16877
+ Cycle adjust (RAM2FILTER1/termout:R#1 vs. RAM2FILTER1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41144

Launch Clock Arrival Time                       0
+ Clock path delay                      16877
+ Data path delay                        4325
-------------------------------------   ----- 
End-of-path arrival time (ps)           21201
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_9\/clock_0                                 macrocell30      7877  16877  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_2:count_9\/q       macrocell30   1250  18127  19942  RISE       1
\FreqDiv_2:count_8\/main_1  macrocell31   3075  21201  19943  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_8\/clock_0                                 macrocell31      7877  16877  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_9\/q
Path End       : \FreqDiv_2:count_6\/main_1
Capture Clock  : \FreqDiv_2:count_6\/clock_0
Path slack     : 19943p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16877
+ Cycle adjust (RAM2FILTER1/termout:R#1 vs. RAM2FILTER1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41144

Launch Clock Arrival Time                       0
+ Clock path delay                      16877
+ Data path delay                        4325
-------------------------------------   ----- 
End-of-path arrival time (ps)           21201
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_9\/clock_0                                 macrocell30      7877  16877  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_2:count_9\/q       macrocell30   1250  18127  19942  RISE       1
\FreqDiv_2:count_6\/main_1  macrocell33   3075  21201  19943  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_6\/clock_0                                 macrocell33      7877  16877  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_2\/q
Path End       : \FreqDiv_2:count_3\/main_8
Capture Clock  : \FreqDiv_2:count_3\/clock_0
Path slack     : 19946p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16875
+ Cycle adjust (RAM2FILTER1/termout:R#1 vs. RAM2FILTER1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41143

Launch Clock Arrival Time                       0
+ Clock path delay                      16875
+ Data path delay                        4322
-------------------------------------   ----- 
End-of-path arrival time (ps)           21196
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_2\/clock_0                                 macrocell37      7875  16875  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_2:count_2\/q       macrocell37   1250  18125  11190  RISE       1
\FreqDiv_2:count_3\/main_8  macrocell36   3072  21196  19946  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_3\/clock_0                                 macrocell36      7875  16875  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_6\/q
Path End       : Net_6881/main_5
Capture Clock  : Net_6881/clock_0
Path slack     : 19947p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16877
+ Cycle adjust (RAM2FILTER1/termout:R#1 vs. RAM2FILTER1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41144

Launch Clock Arrival Time                       0
+ Clock path delay                      16877
+ Data path delay                        4321
-------------------------------------   ----- 
End-of-path arrival time (ps)           21198
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_6\/clock_0                                 macrocell33      7877  16877  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_2:count_6\/q  macrocell33   1250  18127  11052  RISE       1
Net_6881/main_5        macrocell16   3071  21198  19947  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
Net_6881/clock_0                                            macrocell16      7877  16877  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_6\/q
Path End       : \FreqDiv_2:count_7\/main_4
Capture Clock  : \FreqDiv_2:count_7\/clock_0
Path slack     : 19947p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16877
+ Cycle adjust (RAM2FILTER1/termout:R#1 vs. RAM2FILTER1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41144

Launch Clock Arrival Time                       0
+ Clock path delay                      16877
+ Data path delay                        4321
-------------------------------------   ----- 
End-of-path arrival time (ps)           21198
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_6\/clock_0                                 macrocell33      7877  16877  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_2:count_6\/q       macrocell33   1250  18127  11052  RISE       1
\FreqDiv_2:count_7\/main_4  macrocell32   3071  21198  19947  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_7\/clock_0                                 macrocell32      7877  16877  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_6\/q
Path End       : \FreqDiv_2:count_5\/main_4
Capture Clock  : \FreqDiv_2:count_5\/clock_0
Path slack     : 19947p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16877
+ Cycle adjust (RAM2FILTER1/termout:R#1 vs. RAM2FILTER1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41144

Launch Clock Arrival Time                       0
+ Clock path delay                      16877
+ Data path delay                        4321
-------------------------------------   ----- 
End-of-path arrival time (ps)           21198
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_6\/clock_0                                 macrocell33      7877  16877  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_2:count_6\/q       macrocell33   1250  18127  11052  RISE       1
\FreqDiv_2:count_5\/main_4  macrocell34   3071  21198  19947  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_5\/clock_0                                 macrocell34      7877  16877  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_4\/q
Path End       : \FreqDiv_2:count_9\/main_6
Capture Clock  : \FreqDiv_2:count_9\/clock_0
Path slack     : 19952p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16877
+ Cycle adjust (RAM2FILTER1/termout:R#1 vs. RAM2FILTER1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41144

Launch Clock Arrival Time                       0
+ Clock path delay                      16877
+ Data path delay                        4316
-------------------------------------   ----- 
End-of-path arrival time (ps)           21192
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_4\/clock_0                                 macrocell35      7877  16877  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_2:count_4\/q       macrocell35   1250  18127  11060  RISE       1
\FreqDiv_2:count_9\/main_6  macrocell30   3066  21192  19952  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_9\/clock_0                                 macrocell30      7877  16877  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_4\/q
Path End       : \FreqDiv_2:count_8\/main_6
Capture Clock  : \FreqDiv_2:count_8\/clock_0
Path slack     : 19952p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16877
+ Cycle adjust (RAM2FILTER1/termout:R#1 vs. RAM2FILTER1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41144

Launch Clock Arrival Time                       0
+ Clock path delay                      16877
+ Data path delay                        4316
-------------------------------------   ----- 
End-of-path arrival time (ps)           21192
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_4\/clock_0                                 macrocell35      7877  16877  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_2:count_4\/q       macrocell35   1250  18127  11060  RISE       1
\FreqDiv_2:count_8\/main_6  macrocell31   3066  21192  19952  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_8\/clock_0                                 macrocell31      7877  16877  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_4\/q
Path End       : \FreqDiv_2:count_6\/main_6
Capture Clock  : \FreqDiv_2:count_6\/clock_0
Path slack     : 19952p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16877
+ Cycle adjust (RAM2FILTER1/termout:R#1 vs. RAM2FILTER1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41144

Launch Clock Arrival Time                       0
+ Clock path delay                      16877
+ Data path delay                        4316
-------------------------------------   ----- 
End-of-path arrival time (ps)           21192
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_4\/clock_0                                 macrocell35      7877  16877  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_2:count_4\/q       macrocell35   1250  18127  11060  RISE       1
\FreqDiv_2:count_6\/main_6  macrocell33   3066  21192  19952  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_6\/clock_0                                 macrocell33      7877  16877  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_5\/q
Path End       : \FreqDiv_2:count_3\/main_5
Capture Clock  : \FreqDiv_2:count_3\/clock_0
Path slack     : 19954p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16875
+ Cycle adjust (RAM2FILTER1/termout:R#1 vs. RAM2FILTER1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41143

Launch Clock Arrival Time                       0
+ Clock path delay                      16877
+ Data path delay                        4312
-------------------------------------   ----- 
End-of-path arrival time (ps)           21189
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_5\/clock_0                                 macrocell34      7877  16877  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_2:count_5\/q       macrocell34   1250  18127  11179  RISE       1
\FreqDiv_2:count_3\/main_5  macrocell36   3062  21189  19954  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_3\/clock_0                                 macrocell36      7875  16875  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_4\/q
Path End       : Net_6881/main_7
Capture Clock  : Net_6881/clock_0
Path slack     : 19955p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16877
+ Cycle adjust (RAM2FILTER1/termout:R#1 vs. RAM2FILTER1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41144

Launch Clock Arrival Time                       0
+ Clock path delay                      16877
+ Data path delay                        4313
-------------------------------------   ----- 
End-of-path arrival time (ps)           21190
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_4\/clock_0                                 macrocell35      7877  16877  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_2:count_4\/q  macrocell35   1250  18127  11060  RISE       1
Net_6881/main_7        macrocell16   3063  21190  19955  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
Net_6881/clock_0                                            macrocell16      7877  16877  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_4\/q
Path End       : \FreqDiv_2:count_7\/main_6
Capture Clock  : \FreqDiv_2:count_7\/clock_0
Path slack     : 19955p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16877
+ Cycle adjust (RAM2FILTER1/termout:R#1 vs. RAM2FILTER1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41144

Launch Clock Arrival Time                       0
+ Clock path delay                      16877
+ Data path delay                        4313
-------------------------------------   ----- 
End-of-path arrival time (ps)           21190
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_4\/clock_0                                 macrocell35      7877  16877  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_2:count_4\/q       macrocell35   1250  18127  11060  RISE       1
\FreqDiv_2:count_7\/main_6  macrocell32   3063  21190  19955  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_7\/clock_0                                 macrocell32      7877  16877  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_4\/q
Path End       : \FreqDiv_2:count_5\/main_6
Capture Clock  : \FreqDiv_2:count_5\/clock_0
Path slack     : 19955p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16877
+ Cycle adjust (RAM2FILTER1/termout:R#1 vs. RAM2FILTER1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41144

Launch Clock Arrival Time                       0
+ Clock path delay                      16877
+ Data path delay                        4313
-------------------------------------   ----- 
End-of-path arrival time (ps)           21190
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_4\/clock_0                                 macrocell35      7877  16877  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_2:count_4\/q       macrocell35   1250  18127  11060  RISE       1
\FreqDiv_2:count_5\/main_6  macrocell34   3063  21190  19955  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_5\/clock_0                                 macrocell34      7877  16877  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_8\/q
Path End       : \FreqDiv_2:count_9\/main_2
Capture Clock  : \FreqDiv_2:count_9\/clock_0
Path slack     : 19957p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16877
+ Cycle adjust (RAM2FILTER1/termout:R#1 vs. RAM2FILTER1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41144

Launch Clock Arrival Time                       0
+ Clock path delay                      16877
+ Data path delay                        4311
-------------------------------------   ----- 
End-of-path arrival time (ps)           21187
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_8\/clock_0                                 macrocell31      7877  16877  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_2:count_8\/q       macrocell31   1250  18127  19957  RISE       1
\FreqDiv_2:count_9\/main_2  macrocell30   3061  21187  19957  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_9\/clock_0                                 macrocell30      7877  16877  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_8\/q
Path End       : \FreqDiv_2:count_8\/main_2
Capture Clock  : \FreqDiv_2:count_8\/clock_0
Path slack     : 19957p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16877
+ Cycle adjust (RAM2FILTER1/termout:R#1 vs. RAM2FILTER1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41144

Launch Clock Arrival Time                       0
+ Clock path delay                      16877
+ Data path delay                        4311
-------------------------------------   ----- 
End-of-path arrival time (ps)           21187
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_8\/clock_0                                 macrocell31      7877  16877  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_2:count_8\/q       macrocell31   1250  18127  19957  RISE       1
\FreqDiv_2:count_8\/main_2  macrocell31   3061  21187  19957  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_8\/clock_0                                 macrocell31      7877  16877  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_8\/q
Path End       : \FreqDiv_2:count_6\/main_2
Capture Clock  : \FreqDiv_2:count_6\/clock_0
Path slack     : 19957p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16877
+ Cycle adjust (RAM2FILTER1/termout:R#1 vs. RAM2FILTER1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41144

Launch Clock Arrival Time                       0
+ Clock path delay                      16877
+ Data path delay                        4311
-------------------------------------   ----- 
End-of-path arrival time (ps)           21187
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_8\/clock_0                                 macrocell31      7877  16877  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_2:count_8\/q       macrocell31   1250  18127  19957  RISE       1
\FreqDiv_2:count_6\/main_2  macrocell33   3061  21187  19957  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_6\/clock_0                                 macrocell33      7877  16877  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_5\/q
Path End       : \FreqDiv_2:count_9\/main_5
Capture Clock  : \FreqDiv_2:count_9\/clock_0
Path slack     : 19958p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16877
+ Cycle adjust (RAM2FILTER1/termout:R#1 vs. RAM2FILTER1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41144

Launch Clock Arrival Time                       0
+ Clock path delay                      16877
+ Data path delay                        4310
-------------------------------------   ----- 
End-of-path arrival time (ps)           21187
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_5\/clock_0                                 macrocell34      7877  16877  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_2:count_5\/q       macrocell34   1250  18127  11179  RISE       1
\FreqDiv_2:count_9\/main_5  macrocell30   3060  21187  19958  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_9\/clock_0                                 macrocell30      7877  16877  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_5\/q
Path End       : \FreqDiv_2:count_8\/main_5
Capture Clock  : \FreqDiv_2:count_8\/clock_0
Path slack     : 19958p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16877
+ Cycle adjust (RAM2FILTER1/termout:R#1 vs. RAM2FILTER1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41144

Launch Clock Arrival Time                       0
+ Clock path delay                      16877
+ Data path delay                        4310
-------------------------------------   ----- 
End-of-path arrival time (ps)           21187
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_5\/clock_0                                 macrocell34      7877  16877  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_2:count_5\/q       macrocell34   1250  18127  11179  RISE       1
\FreqDiv_2:count_8\/main_5  macrocell31   3060  21187  19958  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_8\/clock_0                                 macrocell31      7877  16877  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_5\/q
Path End       : \FreqDiv_2:count_6\/main_5
Capture Clock  : \FreqDiv_2:count_6\/clock_0
Path slack     : 19958p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16877
+ Cycle adjust (RAM2FILTER1/termout:R#1 vs. RAM2FILTER1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41144

Launch Clock Arrival Time                       0
+ Clock path delay                      16877
+ Data path delay                        4310
-------------------------------------   ----- 
End-of-path arrival time (ps)           21187
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_5\/clock_0                                 macrocell34      7877  16877  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_2:count_5\/q       macrocell34   1250  18127  11179  RISE       1
\FreqDiv_2:count_6\/main_5  macrocell33   3060  21187  19958  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_6\/clock_0                                 macrocell33      7877  16877  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_8\/q
Path End       : Net_6881/main_3
Capture Clock  : Net_6881/clock_0
Path slack     : 19958p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16877
+ Cycle adjust (RAM2FILTER1/termout:R#1 vs. RAM2FILTER1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41144

Launch Clock Arrival Time                       0
+ Clock path delay                      16877
+ Data path delay                        4310
-------------------------------------   ----- 
End-of-path arrival time (ps)           21186
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_8\/clock_0                                 macrocell31      7877  16877  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_2:count_8\/q  macrocell31   1250  18127  19957  RISE       1
Net_6881/main_3        macrocell16   3060  21186  19958  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
Net_6881/clock_0                                            macrocell16      7877  16877  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_8\/q
Path End       : \FreqDiv_2:count_7\/main_2
Capture Clock  : \FreqDiv_2:count_7\/clock_0
Path slack     : 19958p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16877
+ Cycle adjust (RAM2FILTER1/termout:R#1 vs. RAM2FILTER1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41144

Launch Clock Arrival Time                       0
+ Clock path delay                      16877
+ Data path delay                        4310
-------------------------------------   ----- 
End-of-path arrival time (ps)           21186
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_8\/clock_0                                 macrocell31      7877  16877  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_2:count_8\/q       macrocell31   1250  18127  19957  RISE       1
\FreqDiv_2:count_7\/main_2  macrocell32   3060  21186  19958  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_7\/clock_0                                 macrocell32      7877  16877  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_8\/q
Path End       : \FreqDiv_2:count_5\/main_2
Capture Clock  : \FreqDiv_2:count_5\/clock_0
Path slack     : 19958p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16877
+ Cycle adjust (RAM2FILTER1/termout:R#1 vs. RAM2FILTER1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41144

Launch Clock Arrival Time                       0
+ Clock path delay                      16877
+ Data path delay                        4310
-------------------------------------   ----- 
End-of-path arrival time (ps)           21186
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_8\/clock_0                                 macrocell31      7877  16877  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_2:count_8\/q       macrocell31   1250  18127  19957  RISE       1
\FreqDiv_2:count_5\/main_2  macrocell34   3060  21186  19958  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_5\/clock_0                                 macrocell34      7877  16877  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_2\/q
Path End       : \FreqDiv_1:count_9\/main_8
Capture Clock  : \FreqDiv_1:count_9\/clock_0
Path slack     : 20013p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               17238
+ Cycle adjust (SAR2RAM1/termout:R#1 vs. SAR2RAM1/termout:R#2)   27778
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41506

Launch Clock Arrival Time                       0
+ Clock path delay                      17242
+ Data path delay                        4252
-------------------------------------   ----- 
End-of-path arrival time (ps)           21494
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_2\/clock_0                                 macrocell26      8242  17242  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_2\/q       macrocell26   1250  18492  14427  RISE       1
\FreqDiv_1:count_9\/main_8  macrocell19   3002  21494  20013  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_9\/clock_0                                 macrocell19      8238  17238  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_2\/q
Path End       : \FreqDiv_1:count_8\/main_8
Capture Clock  : \FreqDiv_1:count_8\/clock_0
Path slack     : 20013p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               17238
+ Cycle adjust (SAR2RAM1/termout:R#1 vs. SAR2RAM1/termout:R#2)   27778
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41506

Launch Clock Arrival Time                       0
+ Clock path delay                      17242
+ Data path delay                        4252
-------------------------------------   ----- 
End-of-path arrival time (ps)           21494
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_2\/clock_0                                 macrocell26      8242  17242  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_2\/q       macrocell26   1250  18492  14427  RISE       1
\FreqDiv_1:count_8\/main_8  macrocell20   3002  21494  20013  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_8\/clock_0                                 macrocell20      8238  17238  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_2\/q
Path End       : \FreqDiv_1:count_7\/main_8
Capture Clock  : \FreqDiv_1:count_7\/clock_0
Path slack     : 20013p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               17238
+ Cycle adjust (SAR2RAM1/termout:R#1 vs. SAR2RAM1/termout:R#2)   27778
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41506

Launch Clock Arrival Time                       0
+ Clock path delay                      17242
+ Data path delay                        4252
-------------------------------------   ----- 
End-of-path arrival time (ps)           21494
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_2\/clock_0                                 macrocell26      8242  17242  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_2\/q       macrocell26   1250  18492  14427  RISE       1
\FreqDiv_1:count_7\/main_8  macrocell21   3002  21494  20013  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_7\/clock_0                                 macrocell21      8238  17238  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_2\/q
Path End       : \FreqDiv_1:count_4\/main_2
Capture Clock  : \FreqDiv_1:count_4\/clock_0
Path slack     : 20013p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               17238
+ Cycle adjust (SAR2RAM1/termout:R#1 vs. SAR2RAM1/termout:R#2)   27778
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41506

Launch Clock Arrival Time                       0
+ Clock path delay                      17242
+ Data path delay                        4252
-------------------------------------   ----- 
End-of-path arrival time (ps)           21494
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_2\/clock_0                                 macrocell26      8242  17242  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_2\/q       macrocell26   1250  18492  14427  RISE       1
\FreqDiv_1:count_4\/main_2  macrocell24   3002  21494  20013  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_4\/clock_0                                 macrocell24      8238  17238  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_2\/q
Path End       : Net_6875/main_9
Capture Clock  : Net_6875/clock_0
Path slack     : 20022p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               17238
+ Cycle adjust (SAR2RAM1/termout:R#1 vs. SAR2RAM1/termout:R#2)   27778
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41506

Launch Clock Arrival Time                       0
+ Clock path delay                      17242
+ Data path delay                        4243
-------------------------------------   ----- 
End-of-path arrival time (ps)           21485
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_2\/clock_0                                 macrocell26      8242  17242  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_2\/q  macrocell26   1250  18492  14427  RISE       1
Net_6875/main_9        macrocell18   2993  21485  20022  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
Net_6875/clock_0                                            macrocell18      8238  17238  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_2\/q
Path End       : \FreqDiv_1:count_6\/main_8
Capture Clock  : \FreqDiv_1:count_6\/clock_0
Path slack     : 20022p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               17238
+ Cycle adjust (SAR2RAM1/termout:R#1 vs. SAR2RAM1/termout:R#2)   27778
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41506

Launch Clock Arrival Time                       0
+ Clock path delay                      17242
+ Data path delay                        4243
-------------------------------------   ----- 
End-of-path arrival time (ps)           21485
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_2\/clock_0                                 macrocell26      8242  17242  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_2\/q       macrocell26   1250  18492  14427  RISE       1
\FreqDiv_1:count_6\/main_8  macrocell22   2993  21485  20022  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_6\/clock_0                                 macrocell22      8238  17238  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_2\/q
Path End       : \FreqDiv_1:count_5\/main_8
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 20022p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               17238
+ Cycle adjust (SAR2RAM1/termout:R#1 vs. SAR2RAM1/termout:R#2)   27778
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41506

Launch Clock Arrival Time                       0
+ Clock path delay                      17242
+ Data path delay                        4243
-------------------------------------   ----- 
End-of-path arrival time (ps)           21485
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_2\/clock_0                                 macrocell26      8242  17242  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_2\/q       macrocell26   1250  18492  14427  RISE       1
\FreqDiv_1:count_5\/main_8  macrocell23   2993  21485  20022  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_5\/clock_0                                 macrocell23      8238  17238  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_6\/q
Path End       : \FreqDiv_1:count_9\/main_4
Capture Clock  : \FreqDiv_1:count_9\/clock_0
Path slack     : 20028p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               17238
+ Cycle adjust (SAR2RAM1/termout:R#1 vs. SAR2RAM1/termout:R#2)   27778
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41506

Launch Clock Arrival Time                       0
+ Clock path delay                      17238
+ Data path delay                        4240
-------------------------------------   ----- 
End-of-path arrival time (ps)           21478
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_6\/clock_0                                 macrocell22      8238  17238  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_6\/q       macrocell22   1250  18488  14440  RISE       1
\FreqDiv_1:count_9\/main_4  macrocell19   2990  21478  20028  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_9\/clock_0                                 macrocell19      8238  17238  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_6\/q
Path End       : \FreqDiv_1:count_8\/main_4
Capture Clock  : \FreqDiv_1:count_8\/clock_0
Path slack     : 20028p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               17238
+ Cycle adjust (SAR2RAM1/termout:R#1 vs. SAR2RAM1/termout:R#2)   27778
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41506

Launch Clock Arrival Time                       0
+ Clock path delay                      17238
+ Data path delay                        4240
-------------------------------------   ----- 
End-of-path arrival time (ps)           21478
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_6\/clock_0                                 macrocell22      8238  17238  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_6\/q       macrocell22   1250  18488  14440  RISE       1
\FreqDiv_1:count_8\/main_4  macrocell20   2990  21478  20028  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_8\/clock_0                                 macrocell20      8238  17238  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_6\/q
Path End       : \FreqDiv_1:count_7\/main_4
Capture Clock  : \FreqDiv_1:count_7\/clock_0
Path slack     : 20028p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               17238
+ Cycle adjust (SAR2RAM1/termout:R#1 vs. SAR2RAM1/termout:R#2)   27778
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41506

Launch Clock Arrival Time                       0
+ Clock path delay                      17238
+ Data path delay                        4240
-------------------------------------   ----- 
End-of-path arrival time (ps)           21478
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_6\/clock_0                                 macrocell22      8238  17238  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_6\/q       macrocell22   1250  18488  14440  RISE       1
\FreqDiv_1:count_7\/main_4  macrocell21   2990  21478  20028  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_7\/clock_0                                 macrocell21      8238  17238  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : \FreqDiv_1:count_9\/main_10
Capture Clock  : \FreqDiv_1:count_9\/clock_0
Path slack     : 20030p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               17238
+ Cycle adjust (SAR2RAM1/termout:R#1 vs. SAR2RAM1/termout:R#2)   27778
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41506

Launch Clock Arrival Time                       0
+ Clock path delay                      17242
+ Data path delay                        4235
-------------------------------------   ----- 
End-of-path arrival time (ps)           21477
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_0\/clock_0                                 macrocell28      8242  17242  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_0\/q        macrocell28   1250  18492  14579  RISE       1
\FreqDiv_1:count_9\/main_10  macrocell19   2985  21477  20030  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_9\/clock_0                                 macrocell19      8238  17238  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : \FreqDiv_1:count_8\/main_10
Capture Clock  : \FreqDiv_1:count_8\/clock_0
Path slack     : 20030p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               17238
+ Cycle adjust (SAR2RAM1/termout:R#1 vs. SAR2RAM1/termout:R#2)   27778
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41506

Launch Clock Arrival Time                       0
+ Clock path delay                      17242
+ Data path delay                        4235
-------------------------------------   ----- 
End-of-path arrival time (ps)           21477
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_0\/clock_0                                 macrocell28      8242  17242  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_0\/q        macrocell28   1250  18492  14579  RISE       1
\FreqDiv_1:count_8\/main_10  macrocell20   2985  21477  20030  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_8\/clock_0                                 macrocell20      8238  17238  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : \FreqDiv_1:count_7\/main_10
Capture Clock  : \FreqDiv_1:count_7\/clock_0
Path slack     : 20030p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               17238
+ Cycle adjust (SAR2RAM1/termout:R#1 vs. SAR2RAM1/termout:R#2)   27778
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41506

Launch Clock Arrival Time                       0
+ Clock path delay                      17242
+ Data path delay                        4235
-------------------------------------   ----- 
End-of-path arrival time (ps)           21477
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_0\/clock_0                                 macrocell28      8242  17242  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_0\/q        macrocell28   1250  18492  14579  RISE       1
\FreqDiv_1:count_7\/main_10  macrocell21   2985  21477  20030  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_7\/clock_0                                 macrocell21      8238  17238  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : \FreqDiv_1:count_4\/main_4
Capture Clock  : \FreqDiv_1:count_4\/clock_0
Path slack     : 20030p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               17238
+ Cycle adjust (SAR2RAM1/termout:R#1 vs. SAR2RAM1/termout:R#2)   27778
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41506

Launch Clock Arrival Time                       0
+ Clock path delay                      17242
+ Data path delay                        4235
-------------------------------------   ----- 
End-of-path arrival time (ps)           21477
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_0\/clock_0                                 macrocell28      8242  17242  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_0\/q       macrocell28   1250  18492  14579  RISE       1
\FreqDiv_1:count_4\/main_4  macrocell24   2985  21477  20030  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_4\/clock_0                                 macrocell24      8238  17238  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_6\/q
Path End       : Net_6875/main_5
Capture Clock  : Net_6875/clock_0
Path slack     : 20034p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               17238
+ Cycle adjust (SAR2RAM1/termout:R#1 vs. SAR2RAM1/termout:R#2)   27778
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41506

Launch Clock Arrival Time                       0
+ Clock path delay                      17238
+ Data path delay                        4234
-------------------------------------   ----- 
End-of-path arrival time (ps)           21472
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_6\/clock_0                                 macrocell22      8238  17238  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_6\/q  macrocell22   1250  18488  14440  RISE       1
Net_6875/main_5        macrocell18   2984  21472  20034  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
Net_6875/clock_0                                            macrocell18      8238  17238  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_6\/q
Path End       : \FreqDiv_1:count_6\/main_4
Capture Clock  : \FreqDiv_1:count_6\/clock_0
Path slack     : 20034p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               17238
+ Cycle adjust (SAR2RAM1/termout:R#1 vs. SAR2RAM1/termout:R#2)   27778
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41506

Launch Clock Arrival Time                       0
+ Clock path delay                      17238
+ Data path delay                        4234
-------------------------------------   ----- 
End-of-path arrival time (ps)           21472
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_6\/clock_0                                 macrocell22      8238  17238  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_6\/q       macrocell22   1250  18488  14440  RISE       1
\FreqDiv_1:count_6\/main_4  macrocell22   2984  21472  20034  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_6\/clock_0                                 macrocell22      8238  17238  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_6\/q
Path End       : \FreqDiv_1:count_5\/main_4
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 20034p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               17238
+ Cycle adjust (SAR2RAM1/termout:R#1 vs. SAR2RAM1/termout:R#2)   27778
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41506

Launch Clock Arrival Time                       0
+ Clock path delay                      17238
+ Data path delay                        4234
-------------------------------------   ----- 
End-of-path arrival time (ps)           21472
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_6\/clock_0                                 macrocell22      8238  17238  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_6\/q       macrocell22   1250  18488  14440  RISE       1
\FreqDiv_1:count_5\/main_4  macrocell23   2984  21472  20034  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_5\/clock_0                                 macrocell23      8238  17238  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : \FreqDiv_1:count_3\/main_10
Capture Clock  : \FreqDiv_1:count_3\/clock_0
Path slack     : 20039p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               17242
+ Cycle adjust (SAR2RAM1/termout:R#1 vs. SAR2RAM1/termout:R#2)   27778
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41509

Launch Clock Arrival Time                       0
+ Clock path delay                      17242
+ Data path delay                        4229
-------------------------------------   ----- 
End-of-path arrival time (ps)           21470
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_0\/clock_0                                 macrocell28      8242  17242  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_0\/q        macrocell28   1250  18492  14579  RISE       1
\FreqDiv_1:count_3\/main_10  macrocell25   2979  21470  20039  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_3\/clock_0                                 macrocell25      8242  17242  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : \FreqDiv_1:count_2\/main_2
Capture Clock  : \FreqDiv_1:count_2\/clock_0
Path slack     : 20039p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               17242
+ Cycle adjust (SAR2RAM1/termout:R#1 vs. SAR2RAM1/termout:R#2)   27778
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41509

Launch Clock Arrival Time                       0
+ Clock path delay                      17242
+ Data path delay                        4229
-------------------------------------   ----- 
End-of-path arrival time (ps)           21470
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_0\/clock_0                                 macrocell28      8242  17242  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_0\/q       macrocell28   1250  18492  14579  RISE       1
\FreqDiv_1:count_2\/main_2  macrocell26   2979  21470  20039  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_2\/clock_0                                 macrocell26      8242  17242  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : \FreqDiv_1:count_1\/main_1
Capture Clock  : \FreqDiv_1:count_1\/clock_0
Path slack     : 20039p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               17242
+ Cycle adjust (SAR2RAM1/termout:R#1 vs. SAR2RAM1/termout:R#2)   27778
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41509

Launch Clock Arrival Time                       0
+ Clock path delay                      17242
+ Data path delay                        4229
-------------------------------------   ----- 
End-of-path arrival time (ps)           21470
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_0\/clock_0                                 macrocell28      8242  17242  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_0\/q       macrocell28   1250  18492  14579  RISE       1
\FreqDiv_1:count_1\/main_1  macrocell27   2979  21470  20039  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_1\/clock_0                                 macrocell27      8242  17242  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_8\/q
Path End       : \FreqDiv_1:count_3\/main_2
Capture Clock  : \FreqDiv_1:count_3\/clock_0
Path slack     : 20041p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               17242
+ Cycle adjust (SAR2RAM1/termout:R#1 vs. SAR2RAM1/termout:R#2)   27778
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41509

Launch Clock Arrival Time                       0
+ Clock path delay                      17238
+ Data path delay                        4230
-------------------------------------   ----- 
End-of-path arrival time (ps)           21469
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_8\/clock_0                                 macrocell20      8238  17238  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_8\/q       macrocell20   1250  18488  20041  RISE       1
\FreqDiv_1:count_3\/main_2  macrocell25   2980  21469  20041  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_3\/clock_0                                 macrocell25      8242  17242  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_8\/q
Path End       : Net_6875/main_3
Capture Clock  : Net_6875/clock_0
Path slack     : 20043p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               17238
+ Cycle adjust (SAR2RAM1/termout:R#1 vs. SAR2RAM1/termout:R#2)   27778
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41506

Launch Clock Arrival Time                       0
+ Clock path delay                      17238
+ Data path delay                        4224
-------------------------------------   ----- 
End-of-path arrival time (ps)           21463
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_8\/clock_0                                 macrocell20      8238  17238  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_8\/q  macrocell20   1250  18488  20041  RISE       1
Net_6875/main_3        macrocell18   2974  21463  20043  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
Net_6875/clock_0                                            macrocell18      8238  17238  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_8\/q
Path End       : \FreqDiv_1:count_6\/main_2
Capture Clock  : \FreqDiv_1:count_6\/clock_0
Path slack     : 20043p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               17238
+ Cycle adjust (SAR2RAM1/termout:R#1 vs. SAR2RAM1/termout:R#2)   27778
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41506

Launch Clock Arrival Time                       0
+ Clock path delay                      17238
+ Data path delay                        4224
-------------------------------------   ----- 
End-of-path arrival time (ps)           21463
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_8\/clock_0                                 macrocell20      8238  17238  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_8\/q       macrocell20   1250  18488  20041  RISE       1
\FreqDiv_1:count_6\/main_2  macrocell22   2974  21463  20043  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_6\/clock_0                                 macrocell22      8238  17238  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_8\/q
Path End       : \FreqDiv_1:count_5\/main_2
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 20043p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               17238
+ Cycle adjust (SAR2RAM1/termout:R#1 vs. SAR2RAM1/termout:R#2)   27778
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41506

Launch Clock Arrival Time                       0
+ Clock path delay                      17238
+ Data path delay                        4224
-------------------------------------   ----- 
End-of-path arrival time (ps)           21463
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_8\/clock_0                                 macrocell20      8238  17238  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_8\/q       macrocell20   1250  18488  20041  RISE       1
\FreqDiv_1:count_5\/main_2  macrocell23   2974  21463  20043  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_5\/clock_0                                 macrocell23      8238  17238  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_9\/q
Path End       : Net_6875/main_2
Capture Clock  : Net_6875/clock_0
Path slack     : 20050p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               17238
+ Cycle adjust (SAR2RAM1/termout:R#1 vs. SAR2RAM1/termout:R#2)   27778
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41506

Launch Clock Arrival Time                       0
+ Clock path delay                      17238
+ Data path delay                        4217
-------------------------------------   ----- 
End-of-path arrival time (ps)           21456
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_9\/clock_0                                 macrocell19      8238  17238  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_9\/q  macrocell19   1250  18488  20050  RISE       1
Net_6875/main_2        macrocell18   2967  21456  20050  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
Net_6875/clock_0                                            macrocell18      8238  17238  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_9\/q
Path End       : \FreqDiv_1:count_6\/main_1
Capture Clock  : \FreqDiv_1:count_6\/clock_0
Path slack     : 20050p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               17238
+ Cycle adjust (SAR2RAM1/termout:R#1 vs. SAR2RAM1/termout:R#2)   27778
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41506

Launch Clock Arrival Time                       0
+ Clock path delay                      17238
+ Data path delay                        4217
-------------------------------------   ----- 
End-of-path arrival time (ps)           21456
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_9\/clock_0                                 macrocell19      8238  17238  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_9\/q       macrocell19   1250  18488  20050  RISE       1
\FreqDiv_1:count_6\/main_1  macrocell22   2967  21456  20050  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_6\/clock_0                                 macrocell22      8238  17238  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_9\/q
Path End       : \FreqDiv_1:count_5\/main_1
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 20050p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               17238
+ Cycle adjust (SAR2RAM1/termout:R#1 vs. SAR2RAM1/termout:R#2)   27778
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41506

Launch Clock Arrival Time                       0
+ Clock path delay                      17238
+ Data path delay                        4217
-------------------------------------   ----- 
End-of-path arrival time (ps)           21456
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_9\/clock_0                                 macrocell19      8238  17238  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_9\/q       macrocell19   1250  18488  20050  RISE       1
\FreqDiv_1:count_5\/main_1  macrocell23   2967  21456  20050  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_5\/clock_0                                 macrocell23      8238  17238  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_9\/q
Path End       : \FreqDiv_1:count_9\/main_1
Capture Clock  : \FreqDiv_1:count_9\/clock_0
Path slack     : 20055p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               17238
+ Cycle adjust (SAR2RAM1/termout:R#1 vs. SAR2RAM1/termout:R#2)   27778
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41506

Launch Clock Arrival Time                       0
+ Clock path delay                      17238
+ Data path delay                        4213
-------------------------------------   ----- 
End-of-path arrival time (ps)           21452
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_9\/clock_0                                 macrocell19      8238  17238  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_9\/q       macrocell19   1250  18488  20050  RISE       1
\FreqDiv_1:count_9\/main_1  macrocell19   2963  21452  20055  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_9\/clock_0                                 macrocell19      8238  17238  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_9\/q
Path End       : \FreqDiv_1:count_8\/main_1
Capture Clock  : \FreqDiv_1:count_8\/clock_0
Path slack     : 20055p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               17238
+ Cycle adjust (SAR2RAM1/termout:R#1 vs. SAR2RAM1/termout:R#2)   27778
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41506

Launch Clock Arrival Time                       0
+ Clock path delay                      17238
+ Data path delay                        4213
-------------------------------------   ----- 
End-of-path arrival time (ps)           21452
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_9\/clock_0                                 macrocell19      8238  17238  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_9\/q       macrocell19   1250  18488  20050  RISE       1
\FreqDiv_1:count_8\/main_1  macrocell20   2963  21452  20055  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_8\/clock_0                                 macrocell20      8238  17238  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_9\/q
Path End       : \FreqDiv_1:count_7\/main_1
Capture Clock  : \FreqDiv_1:count_7\/clock_0
Path slack     : 20055p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               17238
+ Cycle adjust (SAR2RAM1/termout:R#1 vs. SAR2RAM1/termout:R#2)   27778
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41506

Launch Clock Arrival Time                       0
+ Clock path delay                      17238
+ Data path delay                        4213
-------------------------------------   ----- 
End-of-path arrival time (ps)           21452
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_9\/clock_0                                 macrocell19      8238  17238  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_9\/q       macrocell19   1250  18488  20050  RISE       1
\FreqDiv_1:count_7\/main_1  macrocell21   2963  21452  20055  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_7\/clock_0                                 macrocell21      8238  17238  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_5\/q
Path End       : Net_6881/main_6
Capture Clock  : Net_6881/clock_0
Path slack     : 20074p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16877
+ Cycle adjust (RAM2FILTER1/termout:R#1 vs. RAM2FILTER1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41144

Launch Clock Arrival Time                       0
+ Clock path delay                      16877
+ Data path delay                        4193
-------------------------------------   ----- 
End-of-path arrival time (ps)           21070
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_5\/clock_0                                 macrocell34      7877  16877  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_2:count_5\/q  macrocell34   1250  18127  11179  RISE       1
Net_6881/main_6        macrocell16   2943  21070  20074  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
Net_6881/clock_0                                            macrocell16      7877  16877  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_5\/q
Path End       : \FreqDiv_2:count_7\/main_5
Capture Clock  : \FreqDiv_2:count_7\/clock_0
Path slack     : 20074p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16877
+ Cycle adjust (RAM2FILTER1/termout:R#1 vs. RAM2FILTER1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41144

Launch Clock Arrival Time                       0
+ Clock path delay                      16877
+ Data path delay                        4193
-------------------------------------   ----- 
End-of-path arrival time (ps)           21070
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_5\/clock_0                                 macrocell34      7877  16877  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_2:count_5\/q       macrocell34   1250  18127  11179  RISE       1
\FreqDiv_2:count_7\/main_5  macrocell32   2943  21070  20074  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_7\/clock_0                                 macrocell32      7877  16877  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_5\/q
Path End       : \FreqDiv_2:count_5\/main_5
Capture Clock  : \FreqDiv_2:count_5\/clock_0
Path slack     : 20074p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16877
+ Cycle adjust (RAM2FILTER1/termout:R#1 vs. RAM2FILTER1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41144

Launch Clock Arrival Time                       0
+ Clock path delay                      16877
+ Data path delay                        4193
-------------------------------------   ----- 
End-of-path arrival time (ps)           21070
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_5\/clock_0                                 macrocell34      7877  16877  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_2:count_5\/q       macrocell34   1250  18127  11179  RISE       1
\FreqDiv_2:count_5\/main_5  macrocell34   2943  21070  20074  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_5\/clock_0                                 macrocell34      7877  16877  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_3\/q
Path End       : Net_6881/main_8
Capture Clock  : Net_6881/clock_0
Path slack     : 20075p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16877
+ Cycle adjust (RAM2FILTER1/termout:R#1 vs. RAM2FILTER1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41144

Launch Clock Arrival Time                       0
+ Clock path delay                      16875
+ Data path delay                        4194
-------------------------------------   ----- 
End-of-path arrival time (ps)           21069
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_3\/clock_0                                 macrocell36      7875  16875  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_2:count_3\/q  macrocell36   1250  18125  11180  RISE       1
Net_6881/main_8        macrocell16   2944  21069  20075  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
Net_6881/clock_0                                            macrocell16      7877  16877  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_3\/q
Path End       : \FreqDiv_2:count_7\/main_7
Capture Clock  : \FreqDiv_2:count_7\/clock_0
Path slack     : 20075p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16877
+ Cycle adjust (RAM2FILTER1/termout:R#1 vs. RAM2FILTER1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41144

Launch Clock Arrival Time                       0
+ Clock path delay                      16875
+ Data path delay                        4194
-------------------------------------   ----- 
End-of-path arrival time (ps)           21069
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_3\/clock_0                                 macrocell36      7875  16875  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_2:count_3\/q       macrocell36   1250  18125  11180  RISE       1
\FreqDiv_2:count_7\/main_7  macrocell32   2944  21069  20075  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_7\/clock_0                                 macrocell32      7877  16877  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_3\/q
Path End       : \FreqDiv_2:count_5\/main_7
Capture Clock  : \FreqDiv_2:count_5\/clock_0
Path slack     : 20075p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16877
+ Cycle adjust (RAM2FILTER1/termout:R#1 vs. RAM2FILTER1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41144

Launch Clock Arrival Time                       0
+ Clock path delay                      16875
+ Data path delay                        4194
-------------------------------------   ----- 
End-of-path arrival time (ps)           21069
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_3\/clock_0                                 macrocell36      7875  16875  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_2:count_3\/q       macrocell36   1250  18125  11180  RISE       1
\FreqDiv_2:count_5\/main_7  macrocell34   2944  21069  20075  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_5\/clock_0                                 macrocell34      7877  16877  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_8\/q
Path End       : \FreqDiv_2:count_3\/main_2
Capture Clock  : \FreqDiv_2:count_3\/clock_0
Path slack     : 20080p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16875
+ Cycle adjust (RAM2FILTER1/termout:R#1 vs. RAM2FILTER1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41143

Launch Clock Arrival Time                       0
+ Clock path delay                      16877
+ Data path delay                        4186
-------------------------------------   ----- 
End-of-path arrival time (ps)           21062
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_8\/clock_0                                 macrocell31      7877  16877  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_2:count_8\/q       macrocell31   1250  18127  19957  RISE       1
\FreqDiv_2:count_3\/main_2  macrocell36   2936  21062  20080  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_3\/clock_0                                 macrocell36      7875  16875  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_6\/q
Path End       : \FreqDiv_2:count_9\/main_4
Capture Clock  : \FreqDiv_2:count_9\/clock_0
Path slack     : 20081p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16877
+ Cycle adjust (RAM2FILTER1/termout:R#1 vs. RAM2FILTER1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41144

Launch Clock Arrival Time                       0
+ Clock path delay                      16877
+ Data path delay                        4186
-------------------------------------   ----- 
End-of-path arrival time (ps)           21063
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_6\/clock_0                                 macrocell33      7877  16877  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_2:count_6\/q       macrocell33   1250  18127  11052  RISE       1
\FreqDiv_2:count_9\/main_4  macrocell30   2936  21063  20081  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_9\/clock_0                                 macrocell30      7877  16877  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_6\/q
Path End       : \FreqDiv_2:count_8\/main_4
Capture Clock  : \FreqDiv_2:count_8\/clock_0
Path slack     : 20081p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16877
+ Cycle adjust (RAM2FILTER1/termout:R#1 vs. RAM2FILTER1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41144

Launch Clock Arrival Time                       0
+ Clock path delay                      16877
+ Data path delay                        4186
-------------------------------------   ----- 
End-of-path arrival time (ps)           21063
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_6\/clock_0                                 macrocell33      7877  16877  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_2:count_6\/q       macrocell33   1250  18127  11052  RISE       1
\FreqDiv_2:count_8\/main_4  macrocell31   2936  21063  20081  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_8\/clock_0                                 macrocell31      7877  16877  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_6\/q
Path End       : \FreqDiv_2:count_6\/main_4
Capture Clock  : \FreqDiv_2:count_6\/clock_0
Path slack     : 20081p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16877
+ Cycle adjust (RAM2FILTER1/termout:R#1 vs. RAM2FILTER1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41144

Launch Clock Arrival Time                       0
+ Clock path delay                      16877
+ Data path delay                        4186
-------------------------------------   ----- 
End-of-path arrival time (ps)           21063
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_6\/clock_0                                 macrocell33      7877  16877  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_2:count_6\/q       macrocell33   1250  18127  11052  RISE       1
\FreqDiv_2:count_6\/main_4  macrocell33   2936  21063  20081  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_6\/clock_0                                 macrocell33      7877  16877  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_2\/q
Path End       : Net_6881/main_9
Capture Clock  : Net_6881/clock_0
Path slack     : 20085p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16877
+ Cycle adjust (RAM2FILTER1/termout:R#1 vs. RAM2FILTER1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41144

Launch Clock Arrival Time                       0
+ Clock path delay                      16875
+ Data path delay                        4184
-------------------------------------   ----- 
End-of-path arrival time (ps)           21059
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_2\/clock_0                                 macrocell37      7875  16875  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_2:count_2\/q  macrocell37   1250  18125  11190  RISE       1
Net_6881/main_9        macrocell16   2934  21059  20085  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
Net_6881/clock_0                                            macrocell16      7877  16877  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_2\/q
Path End       : \FreqDiv_2:count_7\/main_8
Capture Clock  : \FreqDiv_2:count_7\/clock_0
Path slack     : 20085p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16877
+ Cycle adjust (RAM2FILTER1/termout:R#1 vs. RAM2FILTER1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41144

Launch Clock Arrival Time                       0
+ Clock path delay                      16875
+ Data path delay                        4184
-------------------------------------   ----- 
End-of-path arrival time (ps)           21059
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_2\/clock_0                                 macrocell37      7875  16875  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_2:count_2\/q       macrocell37   1250  18125  11190  RISE       1
\FreqDiv_2:count_7\/main_8  macrocell32   2934  21059  20085  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_7\/clock_0                                 macrocell32      7877  16877  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_2\/q
Path End       : \FreqDiv_2:count_5\/main_8
Capture Clock  : \FreqDiv_2:count_5\/clock_0
Path slack     : 20085p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16877
+ Cycle adjust (RAM2FILTER1/termout:R#1 vs. RAM2FILTER1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41144

Launch Clock Arrival Time                       0
+ Clock path delay                      16875
+ Data path delay                        4184
-------------------------------------   ----- 
End-of-path arrival time (ps)           21059
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_2\/clock_0                                 macrocell37      7875  16875  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_2:count_2\/q       macrocell37   1250  18125  11190  RISE       1
\FreqDiv_2:count_5\/main_8  macrocell34   2934  21059  20085  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_5\/clock_0                                 macrocell34      7877  16877  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_4\/q
Path End       : \FreqDiv_2:count_3\/main_6
Capture Clock  : \FreqDiv_2:count_3\/clock_0
Path slack     : 20086p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16875
+ Cycle adjust (RAM2FILTER1/termout:R#1 vs. RAM2FILTER1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41143

Launch Clock Arrival Time                       0
+ Clock path delay                      16877
+ Data path delay                        4180
-------------------------------------   ----- 
End-of-path arrival time (ps)           21057
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_4\/clock_0                                 macrocell35      7877  16877  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_2:count_4\/q       macrocell35   1250  18127  11060  RISE       1
\FreqDiv_2:count_3\/main_6  macrocell36   2930  21057  20086  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_3\/clock_0                                 macrocell36      7875  16875  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:not_last_reset\/q
Path End       : \FreqDiv_2:count_9\/main_0
Capture Clock  : \FreqDiv_2:count_9\/clock_0
Path slack     : 20088p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16877
+ Cycle adjust (RAM2FILTER1/termout:R#1 vs. RAM2FILTER1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41144

Launch Clock Arrival Time                       0
+ Clock path delay                      16875
+ Data path delay                        4182
-------------------------------------   ----- 
End-of-path arrival time (ps)           21057
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:not_last_reset\/clock_0                          macrocell29      7875  16875  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_2:not_last_reset\/q  macrocell29   1250  18125  19940  RISE       1
\FreqDiv_2:count_9\/main_0    macrocell30   2932  21057  20088  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_9\/clock_0                                 macrocell30      7877  16877  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:not_last_reset\/q
Path End       : \FreqDiv_2:count_8\/main_0
Capture Clock  : \FreqDiv_2:count_8\/clock_0
Path slack     : 20088p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16877
+ Cycle adjust (RAM2FILTER1/termout:R#1 vs. RAM2FILTER1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41144

Launch Clock Arrival Time                       0
+ Clock path delay                      16875
+ Data path delay                        4182
-------------------------------------   ----- 
End-of-path arrival time (ps)           21057
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:not_last_reset\/clock_0                          macrocell29      7875  16875  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_2:not_last_reset\/q  macrocell29   1250  18125  19940  RISE       1
\FreqDiv_2:count_8\/main_0    macrocell31   2932  21057  20088  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_8\/clock_0                                 macrocell31      7877  16877  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:not_last_reset\/q
Path End       : \FreqDiv_2:count_6\/main_0
Capture Clock  : \FreqDiv_2:count_6\/clock_0
Path slack     : 20088p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16877
+ Cycle adjust (RAM2FILTER1/termout:R#1 vs. RAM2FILTER1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41144

Launch Clock Arrival Time                       0
+ Clock path delay                      16875
+ Data path delay                        4182
-------------------------------------   ----- 
End-of-path arrival time (ps)           21057
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:not_last_reset\/clock_0                          macrocell29      7875  16875  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_2:not_last_reset\/q  macrocell29   1250  18125  19940  RISE       1
\FreqDiv_2:count_6\/main_0    macrocell33   2932  21057  20088  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_6\/clock_0                                 macrocell33      7877  16877  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:not_last_reset\/q
Path End       : \FreqDiv_2:count_4\/main_0
Capture Clock  : \FreqDiv_2:count_4\/clock_0
Path slack     : 20088p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16877
+ Cycle adjust (RAM2FILTER1/termout:R#1 vs. RAM2FILTER1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41144

Launch Clock Arrival Time                       0
+ Clock path delay                      16875
+ Data path delay                        4182
-------------------------------------   ----- 
End-of-path arrival time (ps)           21057
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:not_last_reset\/clock_0                          macrocell29      7875  16875  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_2:not_last_reset\/q  macrocell29   1250  18125  19940  RISE       1
\FreqDiv_2:count_4\/main_0    macrocell35   2932  21057  20088  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_4\/clock_0                                 macrocell35      7877  16877  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_1\/q
Path End       : \FreqDiv_2:count_3\/main_9
Capture Clock  : \FreqDiv_2:count_3\/clock_0
Path slack     : 20095p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16875
+ Cycle adjust (RAM2FILTER1/termout:R#1 vs. RAM2FILTER1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41143

Launch Clock Arrival Time                       0
+ Clock path delay                      16875
+ Data path delay                        4173
-------------------------------------   ----- 
End-of-path arrival time (ps)           21047
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_1\/clock_0                                 macrocell38      7875  16875  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_2:count_1\/q       macrocell38   1250  18125  11035  RISE       1
\FreqDiv_2:count_3\/main_9  macrocell36   2923  21047  20095  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_3\/clock_0                                 macrocell36      7875  16875  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_1\/q
Path End       : \FreqDiv_2:count_2\/main_1
Capture Clock  : \FreqDiv_2:count_2\/clock_0
Path slack     : 20095p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16875
+ Cycle adjust (RAM2FILTER1/termout:R#1 vs. RAM2FILTER1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41143

Launch Clock Arrival Time                       0
+ Clock path delay                      16875
+ Data path delay                        4173
-------------------------------------   ----- 
End-of-path arrival time (ps)           21047
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_1\/clock_0                                 macrocell38      7875  16875  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_2:count_1\/q       macrocell38   1250  18125  11035  RISE       1
\FreqDiv_2:count_2\/main_1  macrocell37   2923  21047  20095  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_2\/clock_0                                 macrocell37      7875  16875  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_9\/q
Path End       : Net_6881/main_2
Capture Clock  : Net_6881/clock_0
Path slack     : 20098p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16877
+ Cycle adjust (RAM2FILTER1/termout:R#1 vs. RAM2FILTER1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41144

Launch Clock Arrival Time                       0
+ Clock path delay                      16877
+ Data path delay                        4170
-------------------------------------   ----- 
End-of-path arrival time (ps)           21047
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_9\/clock_0                                 macrocell30      7877  16877  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_2:count_9\/q  macrocell30   1250  18127  19942  RISE       1
Net_6881/main_2        macrocell16   2920  21047  20098  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
Net_6881/clock_0                                            macrocell16      7877  16877  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_9\/q
Path End       : \FreqDiv_2:count_7\/main_1
Capture Clock  : \FreqDiv_2:count_7\/clock_0
Path slack     : 20098p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16877
+ Cycle adjust (RAM2FILTER1/termout:R#1 vs. RAM2FILTER1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41144

Launch Clock Arrival Time                       0
+ Clock path delay                      16877
+ Data path delay                        4170
-------------------------------------   ----- 
End-of-path arrival time (ps)           21047
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_9\/clock_0                                 macrocell30      7877  16877  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_2:count_9\/q       macrocell30   1250  18127  19942  RISE       1
\FreqDiv_2:count_7\/main_1  macrocell32   2920  21047  20098  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_7\/clock_0                                 macrocell32      7877  16877  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_9\/q
Path End       : \FreqDiv_2:count_5\/main_1
Capture Clock  : \FreqDiv_2:count_5\/clock_0
Path slack     : 20098p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16877
+ Cycle adjust (RAM2FILTER1/termout:R#1 vs. RAM2FILTER1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41144

Launch Clock Arrival Time                       0
+ Clock path delay                      16877
+ Data path delay                        4170
-------------------------------------   ----- 
End-of-path arrival time (ps)           21047
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_9\/clock_0                                 macrocell30      7877  16877  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_2:count_9\/q       macrocell30   1250  18127  19942  RISE       1
\FreqDiv_2:count_5\/main_1  macrocell34   2920  21047  20098  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RAM2FILTER1/clock                                           drqcell6            0      0  RISE       1
RAM2FILTER1/termout                                         drqcell6         9000   9000  
RAM2FILTER1/termout (TOTAL_ADJUSTMENTS)                     drqcell6            0   9000  RISE       1
--RAM2FILTER1/termout (Clock Phase Adjustment Delay)        drqcell6            0    N/A  
\FreqDiv_2:count_5\/clock_0                                 macrocell34      7877  16877  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_2\/q
Path End       : \FreqDiv_1:count_3\/main_8
Capture Clock  : \FreqDiv_1:count_3\/clock_0
Path slack     : 20159p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               17242
+ Cycle adjust (SAR2RAM1/termout:R#1 vs. SAR2RAM1/termout:R#2)   27778
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41509

Launch Clock Arrival Time                       0
+ Clock path delay                      17242
+ Data path delay                        4109
-------------------------------------   ----- 
End-of-path arrival time (ps)           21350
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_2\/clock_0                                 macrocell26      8242  17242  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_2\/q       macrocell26   1250  18492  14427  RISE       1
\FreqDiv_1:count_3\/main_8  macrocell25   2859  21350  20159  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_3\/clock_0                                 macrocell25      8242  17242  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_8\/q
Path End       : \FreqDiv_1:count_9\/main_2
Capture Clock  : \FreqDiv_1:count_9\/clock_0
Path slack     : 20161p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               17238
+ Cycle adjust (SAR2RAM1/termout:R#1 vs. SAR2RAM1/termout:R#2)   27778
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41506

Launch Clock Arrival Time                       0
+ Clock path delay                      17238
+ Data path delay                        4107
-------------------------------------   ----- 
End-of-path arrival time (ps)           21345
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_8\/clock_0                                 macrocell20      8238  17238  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_8\/q       macrocell20   1250  18488  20041  RISE       1
\FreqDiv_1:count_9\/main_2  macrocell19   2857  21345  20161  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_9\/clock_0                                 macrocell19      8238  17238  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_8\/q
Path End       : \FreqDiv_1:count_8\/main_2
Capture Clock  : \FreqDiv_1:count_8\/clock_0
Path slack     : 20161p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               17238
+ Cycle adjust (SAR2RAM1/termout:R#1 vs. SAR2RAM1/termout:R#2)   27778
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41506

Launch Clock Arrival Time                       0
+ Clock path delay                      17238
+ Data path delay                        4107
-------------------------------------   ----- 
End-of-path arrival time (ps)           21345
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_8\/clock_0                                 macrocell20      8238  17238  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_8\/q       macrocell20   1250  18488  20041  RISE       1
\FreqDiv_1:count_8\/main_2  macrocell20   2857  21345  20161  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_8\/clock_0                                 macrocell20      8238  17238  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_8\/q
Path End       : \FreqDiv_1:count_7\/main_2
Capture Clock  : \FreqDiv_1:count_7\/clock_0
Path slack     : 20161p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               17238
+ Cycle adjust (SAR2RAM1/termout:R#1 vs. SAR2RAM1/termout:R#2)   27778
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41506

Launch Clock Arrival Time                       0
+ Clock path delay                      17238
+ Data path delay                        4107
-------------------------------------   ----- 
End-of-path arrival time (ps)           21345
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_8\/clock_0                                 macrocell20      8238  17238  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_8\/q       macrocell20   1250  18488  20041  RISE       1
\FreqDiv_1:count_7\/main_2  macrocell21   2857  21345  20161  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_7\/clock_0                                 macrocell21      8238  17238  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_6\/q
Path End       : \FreqDiv_1:count_3\/main_4
Capture Clock  : \FreqDiv_1:count_3\/clock_0
Path slack     : 20164p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               17242
+ Cycle adjust (SAR2RAM1/termout:R#1 vs. SAR2RAM1/termout:R#2)   27778
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41509

Launch Clock Arrival Time                       0
+ Clock path delay                      17238
+ Data path delay                        4107
-------------------------------------   ----- 
End-of-path arrival time (ps)           21346
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_6\/clock_0                                 macrocell22      8238  17238  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_6\/q       macrocell22   1250  18488  14440  RISE       1
\FreqDiv_1:count_3\/main_4  macrocell25   2857  21346  20164  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_3\/clock_0                                 macrocell25      8242  17242  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_1\/q
Path End       : \FreqDiv_1:count_9\/main_9
Capture Clock  : \FreqDiv_1:count_9\/clock_0
Path slack     : 20170p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               17238
+ Cycle adjust (SAR2RAM1/termout:R#1 vs. SAR2RAM1/termout:R#2)   27778
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41506

Launch Clock Arrival Time                       0
+ Clock path delay                      17242
+ Data path delay                        4095
-------------------------------------   ----- 
End-of-path arrival time (ps)           21337
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_1\/clock_0                                 macrocell27      8242  17242  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_1\/q       macrocell27   1250  18492  14582  RISE       1
\FreqDiv_1:count_9\/main_9  macrocell19   2845  21337  20170  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_9\/clock_0                                 macrocell19      8238  17238  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_1\/q
Path End       : \FreqDiv_1:count_8\/main_9
Capture Clock  : \FreqDiv_1:count_8\/clock_0
Path slack     : 20170p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               17238
+ Cycle adjust (SAR2RAM1/termout:R#1 vs. SAR2RAM1/termout:R#2)   27778
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41506

Launch Clock Arrival Time                       0
+ Clock path delay                      17242
+ Data path delay                        4095
-------------------------------------   ----- 
End-of-path arrival time (ps)           21337
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_1\/clock_0                                 macrocell27      8242  17242  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_1\/q       macrocell27   1250  18492  14582  RISE       1
\FreqDiv_1:count_8\/main_9  macrocell20   2845  21337  20170  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_8\/clock_0                                 macrocell20      8238  17238  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_1\/q
Path End       : \FreqDiv_1:count_7\/main_9
Capture Clock  : \FreqDiv_1:count_7\/clock_0
Path slack     : 20170p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               17238
+ Cycle adjust (SAR2RAM1/termout:R#1 vs. SAR2RAM1/termout:R#2)   27778
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41506

Launch Clock Arrival Time                       0
+ Clock path delay                      17242
+ Data path delay                        4095
-------------------------------------   ----- 
End-of-path arrival time (ps)           21337
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_1\/clock_0                                 macrocell27      8242  17242  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_1\/q       macrocell27   1250  18492  14582  RISE       1
\FreqDiv_1:count_7\/main_9  macrocell21   2845  21337  20170  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_7\/clock_0                                 macrocell21      8238  17238  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_1\/q
Path End       : \FreqDiv_1:count_4\/main_3
Capture Clock  : \FreqDiv_1:count_4\/clock_0
Path slack     : 20170p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               17238
+ Cycle adjust (SAR2RAM1/termout:R#1 vs. SAR2RAM1/termout:R#2)   27778
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41506

Launch Clock Arrival Time                       0
+ Clock path delay                      17242
+ Data path delay                        4095
-------------------------------------   ----- 
End-of-path arrival time (ps)           21337
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_1\/clock_0                                 macrocell27      8242  17242  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_1\/q       macrocell27   1250  18492  14582  RISE       1
\FreqDiv_1:count_4\/main_3  macrocell24   2845  21337  20170  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_4\/clock_0                                 macrocell24      8238  17238  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_9\/q
Path End       : \FreqDiv_1:count_3\/main_1
Capture Clock  : \FreqDiv_1:count_3\/clock_0
Path slack     : 20170p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               17242
+ Cycle adjust (SAR2RAM1/termout:R#1 vs. SAR2RAM1/termout:R#2)   27778
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41509

Launch Clock Arrival Time                       0
+ Clock path delay                      17238
+ Data path delay                        4101
-------------------------------------   ----- 
End-of-path arrival time (ps)           21339
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_9\/clock_0                                 macrocell19      8238  17238  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_9\/q       macrocell19   1250  18488  20050  RISE       1
\FreqDiv_1:count_3\/main_1  macrocell25   2851  21339  20170  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_3\/clock_0                                 macrocell25      8242  17242  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : Net_6875/main_11
Capture Clock  : Net_6875/clock_0
Path slack     : 20173p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               17238
+ Cycle adjust (SAR2RAM1/termout:R#1 vs. SAR2RAM1/termout:R#2)   27778
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41506

Launch Clock Arrival Time                       0
+ Clock path delay                      17242
+ Data path delay                        4092
-------------------------------------   ----- 
End-of-path arrival time (ps)           21333
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_0\/clock_0                                 macrocell28      8242  17242  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_0\/q  macrocell28   1250  18492  14579  RISE       1
Net_6875/main_11       macrocell18   2842  21333  20173  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
Net_6875/clock_0                                            macrocell18      8238  17238  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : \FreqDiv_1:count_6\/main_10
Capture Clock  : \FreqDiv_1:count_6\/clock_0
Path slack     : 20173p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               17238
+ Cycle adjust (SAR2RAM1/termout:R#1 vs. SAR2RAM1/termout:R#2)   27778
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41506

Launch Clock Arrival Time                       0
+ Clock path delay                      17242
+ Data path delay                        4092
-------------------------------------   ----- 
End-of-path arrival time (ps)           21333
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_0\/clock_0                                 macrocell28      8242  17242  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_0\/q        macrocell28   1250  18492  14579  RISE       1
\FreqDiv_1:count_6\/main_10  macrocell22   2842  21333  20173  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_6\/clock_0                                 macrocell22      8238  17238  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : \FreqDiv_1:count_5\/main_10
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 20173p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               17238
+ Cycle adjust (SAR2RAM1/termout:R#1 vs. SAR2RAM1/termout:R#2)   27778
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41506

Launch Clock Arrival Time                       0
+ Clock path delay                      17242
+ Data path delay                        4092
-------------------------------------   ----- 
End-of-path arrival time (ps)           21333
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_0\/clock_0                                 macrocell28      8242  17242  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_0\/q        macrocell28   1250  18492  14579  RISE       1
\FreqDiv_1:count_5\/main_10  macrocell23   2842  21333  20173  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_5\/clock_0                                 macrocell23      8238  17238  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_1\/q
Path End       : Net_6875/main_10
Capture Clock  : Net_6875/clock_0
Path slack     : 20176p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               17238
+ Cycle adjust (SAR2RAM1/termout:R#1 vs. SAR2RAM1/termout:R#2)   27778
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41506

Launch Clock Arrival Time                       0
+ Clock path delay                      17242
+ Data path delay                        4088
-------------------------------------   ----- 
End-of-path arrival time (ps)           21330
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_1\/clock_0                                 macrocell27      8242  17242  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_1\/q  macrocell27   1250  18492  14582  RISE       1
Net_6875/main_10       macrocell18   2838  21330  20176  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
Net_6875/clock_0                                            macrocell18      8238  17238  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_1\/q
Path End       : \FreqDiv_1:count_6\/main_9
Capture Clock  : \FreqDiv_1:count_6\/clock_0
Path slack     : 20176p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               17238
+ Cycle adjust (SAR2RAM1/termout:R#1 vs. SAR2RAM1/termout:R#2)   27778
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41506

Launch Clock Arrival Time                       0
+ Clock path delay                      17242
+ Data path delay                        4088
-------------------------------------   ----- 
End-of-path arrival time (ps)           21330
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_1\/clock_0                                 macrocell27      8242  17242  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_1\/q       macrocell27   1250  18492  14582  RISE       1
\FreqDiv_1:count_6\/main_9  macrocell22   2838  21330  20176  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_6\/clock_0                                 macrocell22      8238  17238  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_1\/q
Path End       : \FreqDiv_1:count_5\/main_9
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 20176p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               17238
+ Cycle adjust (SAR2RAM1/termout:R#1 vs. SAR2RAM1/termout:R#2)   27778
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41506

Launch Clock Arrival Time                       0
+ Clock path delay                      17242
+ Data path delay                        4088
-------------------------------------   ----- 
End-of-path arrival time (ps)           21330
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_1\/clock_0                                 macrocell27      8242  17242  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_1\/q       macrocell27   1250  18492  14582  RISE       1
\FreqDiv_1:count_5\/main_9  macrocell23   2838  21330  20176  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_5\/clock_0                                 macrocell23      8238  17238  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_1\/q
Path End       : \FreqDiv_1:count_3\/main_9
Capture Clock  : \FreqDiv_1:count_3\/clock_0
Path slack     : 20179p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               17242
+ Cycle adjust (SAR2RAM1/termout:R#1 vs. SAR2RAM1/termout:R#2)   27778
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41509

Launch Clock Arrival Time                       0
+ Clock path delay                      17242
+ Data path delay                        4089
-------------------------------------   ----- 
End-of-path arrival time (ps)           21331
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_1\/clock_0                                 macrocell27      8242  17242  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_1\/q       macrocell27   1250  18492  14582  RISE       1
\FreqDiv_1:count_3\/main_9  macrocell25   2839  21331  20179  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_3\/clock_0                                 macrocell25      8242  17242  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_1\/q
Path End       : \FreqDiv_1:count_2\/main_1
Capture Clock  : \FreqDiv_1:count_2\/clock_0
Path slack     : 20179p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               17242
+ Cycle adjust (SAR2RAM1/termout:R#1 vs. SAR2RAM1/termout:R#2)   27778
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41509

Launch Clock Arrival Time                       0
+ Clock path delay                      17242
+ Data path delay                        4089
-------------------------------------   ----- 
End-of-path arrival time (ps)           21331
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_1\/clock_0                                 macrocell27      8242  17242  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_1\/q       macrocell27   1250  18492  14582  RISE       1
\FreqDiv_1:count_2\/main_1  macrocell26   2839  21331  20179  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_2\/clock_0                                 macrocell26      8242  17242  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_3\/q
Path End       : Net_6875/main_8
Capture Clock  : Net_6875/clock_0
Path slack     : 20183p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               17238
+ Cycle adjust (SAR2RAM1/termout:R#1 vs. SAR2RAM1/termout:R#2)   27778
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41506

Launch Clock Arrival Time                       0
+ Clock path delay                      17242
+ Data path delay                        4082
-------------------------------------   ----- 
End-of-path arrival time (ps)           21324
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_3\/clock_0                                 macrocell25      8242  17242  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_3\/q  macrocell25   1250  18492  14589  RISE       1
Net_6875/main_8        macrocell18   2832  21324  20183  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
Net_6875/clock_0                                            macrocell18      8238  17238  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_3\/q
Path End       : \FreqDiv_1:count_6\/main_7
Capture Clock  : \FreqDiv_1:count_6\/clock_0
Path slack     : 20183p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               17238
+ Cycle adjust (SAR2RAM1/termout:R#1 vs. SAR2RAM1/termout:R#2)   27778
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41506

Launch Clock Arrival Time                       0
+ Clock path delay                      17242
+ Data path delay                        4082
-------------------------------------   ----- 
End-of-path arrival time (ps)           21324
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_3\/clock_0                                 macrocell25      8242  17242  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_3\/q       macrocell25   1250  18492  14589  RISE       1
\FreqDiv_1:count_6\/main_7  macrocell22   2832  21324  20183  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_6\/clock_0                                 macrocell22      8238  17238  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_3\/q
Path End       : \FreqDiv_1:count_5\/main_7
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 20183p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               17238
+ Cycle adjust (SAR2RAM1/termout:R#1 vs. SAR2RAM1/termout:R#2)   27778
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41506

Launch Clock Arrival Time                       0
+ Clock path delay                      17242
+ Data path delay                        4082
-------------------------------------   ----- 
End-of-path arrival time (ps)           21324
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_3\/clock_0                                 macrocell25      8242  17242  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_3\/q       macrocell25   1250  18492  14589  RISE       1
\FreqDiv_1:count_5\/main_7  macrocell23   2832  21324  20183  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_5\/clock_0                                 macrocell23      8238  17238  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_3\/q
Path End       : \FreqDiv_1:count_9\/main_7
Capture Clock  : \FreqDiv_1:count_9\/clock_0
Path slack     : 20184p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               17238
+ Cycle adjust (SAR2RAM1/termout:R#1 vs. SAR2RAM1/termout:R#2)   27778
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41506

Launch Clock Arrival Time                       0
+ Clock path delay                      17242
+ Data path delay                        4081
-------------------------------------   ----- 
End-of-path arrival time (ps)           21323
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_3\/clock_0                                 macrocell25      8242  17242  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_3\/q       macrocell25   1250  18492  14589  RISE       1
\FreqDiv_1:count_9\/main_7  macrocell19   2831  21323  20184  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_9\/clock_0                                 macrocell19      8238  17238  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_3\/q
Path End       : \FreqDiv_1:count_8\/main_7
Capture Clock  : \FreqDiv_1:count_8\/clock_0
Path slack     : 20184p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               17238
+ Cycle adjust (SAR2RAM1/termout:R#1 vs. SAR2RAM1/termout:R#2)   27778
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41506

Launch Clock Arrival Time                       0
+ Clock path delay                      17242
+ Data path delay                        4081
-------------------------------------   ----- 
End-of-path arrival time (ps)           21323
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_3\/clock_0                                 macrocell25      8242  17242  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_3\/q       macrocell25   1250  18492  14589  RISE       1
\FreqDiv_1:count_8\/main_7  macrocell20   2831  21323  20184  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_8\/clock_0                                 macrocell20      8238  17238  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_3\/q
Path End       : \FreqDiv_1:count_7\/main_7
Capture Clock  : \FreqDiv_1:count_7\/clock_0
Path slack     : 20184p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               17238
+ Cycle adjust (SAR2RAM1/termout:R#1 vs. SAR2RAM1/termout:R#2)   27778
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41506

Launch Clock Arrival Time                       0
+ Clock path delay                      17242
+ Data path delay                        4081
-------------------------------------   ----- 
End-of-path arrival time (ps)           21323
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_3\/clock_0                                 macrocell25      8242  17242  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_3\/q       macrocell25   1250  18492  14589  RISE       1
\FreqDiv_1:count_7\/main_7  macrocell21   2831  21323  20184  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_7\/clock_0                                 macrocell21      8238  17238  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_3\/q
Path End       : \FreqDiv_1:count_4\/main_1
Capture Clock  : \FreqDiv_1:count_4\/clock_0
Path slack     : 20184p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               17238
+ Cycle adjust (SAR2RAM1/termout:R#1 vs. SAR2RAM1/termout:R#2)   27778
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41506

Launch Clock Arrival Time                       0
+ Clock path delay                      17242
+ Data path delay                        4081
-------------------------------------   ----- 
End-of-path arrival time (ps)           21323
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_3\/clock_0                                 macrocell25      8242  17242  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_3\/q       macrocell25   1250  18492  14589  RISE       1
\FreqDiv_1:count_4\/main_1  macrocell24   2831  21323  20184  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_4\/clock_0                                 macrocell24      8238  17238  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_3\/q
Path End       : \FreqDiv_1:count_3\/main_7
Capture Clock  : \FreqDiv_1:count_3\/clock_0
Path slack     : 20187p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               17242
+ Cycle adjust (SAR2RAM1/termout:R#1 vs. SAR2RAM1/termout:R#2)   27778
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41509

Launch Clock Arrival Time                       0
+ Clock path delay                      17242
+ Data path delay                        4081
-------------------------------------   ----- 
End-of-path arrival time (ps)           21322
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_3\/clock_0                                 macrocell25      8242  17242  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_3\/q       macrocell25   1250  18492  14589  RISE       1
\FreqDiv_1:count_3\/main_7  macrocell25   2831  21322  20187  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2RAM1/clock                                              drqcell4            0      0  RISE       1
SAR2RAM1/termout                                            drqcell4         9000   9000  
SAR2RAM1/termout (TOTAL_ADJUSTMENTS)                        drqcell4            0   9000  RISE       1
--SAR2RAM1/termout (Clock Phase Adjustment Delay)           drqcell4            0    N/A  
\FreqDiv_1:count_3\/clock_0                                 macrocell25      8242  17242  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:sync_1\/out
Path End       : \SPIS:BSPIS:TxStsReg\/status_0
Capture Clock  : \SPIS:BSPIS:TxStsReg\/clock
Path slack     : 486092p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIS_IntClock:R#1 vs. SPIS_IntClock:R#2)   500000
- Setup time                                                 -500
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13408
-------------------------------------   ----- 
End-of-path arrival time (ps)           13408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIS:BSPIS:sync_1\/clock                                  synccell            0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIS:BSPIS:sync_1\/out          synccell       1020   1020  486092  RISE       1
\SPIS:BSPIS:tx_status_0\/main_0  macrocell6     3127   4147  486092  RISE       1
\SPIS:BSPIS:tx_status_0\/q       macrocell6     3350   7497  486092  RISE       1
\SPIS:BSPIS:TxStsReg\/status_0   statusicell1   5910  13408  486092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIS:BSPIS:TxStsReg\/clock                                statusicell1        0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:sync_3\/out
Path End       : \SPIS:BSPIS:RxStsReg\/status_5
Capture Clock  : \SPIS:BSPIS:RxStsReg\/clock
Path slack     : 486757p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIS_IntClock:R#1 vs. SPIS_IntClock:R#2)   500000
- Setup time                                                 -500
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12743
-------------------------------------   ----- 
End-of-path arrival time (ps)           12743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIS:BSPIS:sync_3\/clock                                  synccell            0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\SPIS:BSPIS:sync_3\/out             synccell       1020   1020  486757  RISE       1
\SPIS:BSPIS:rx_buf_overrun\/main_0  macrocell3     2831   3851  486757  RISE       1
\SPIS:BSPIS:rx_buf_overrun\/q       macrocell3     3350   7201  486757  RISE       1
\SPIS:BSPIS:RxStsReg\/status_5      statusicell2   5542  12743  486757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIS:BSPIS:RxStsReg\/clock                                statusicell2        0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:sync_1\/out
Path End       : \SPIS:BSPIS:TxStsReg\/status_6
Capture Clock  : \SPIS:BSPIS:TxStsReg\/clock
Path slack     : 487460p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIS_IntClock:R#1 vs. SPIS_IntClock:R#2)   500000
- Setup time                                                 -500
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12040
-------------------------------------   ----- 
End-of-path arrival time (ps)           12040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIS:BSPIS:sync_1\/clock                                  synccell            0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\SPIS:BSPIS:sync_1\/out            synccell       1020   1020  486092  RISE       1
\SPIS:BSPIS:byte_complete\/main_0  macrocell2     3127   4147  487460  RISE       1
\SPIS:BSPIS:byte_complete\/q       macrocell2     3350   7497  487460  RISE       1
\SPIS:BSPIS:TxStsReg\/status_6     statusicell1   4543  12040  487460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIS:BSPIS:TxStsReg\/clock                                statusicell1        0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:sync_1\/out
Path End       : \SPIS:BSPIS:dpcounter_one_reg\/main_0
Capture Clock  : \SPIS:BSPIS:dpcounter_one_reg\/clock_0
Path slack     : 492329p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIS_IntClock:R#1 vs. SPIS_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4161
-------------------------------------   ---- 
End-of-path arrival time (ps)           4161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIS:BSPIS:sync_1\/clock                                  synccell            0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIS:BSPIS:sync_1\/out                synccell      1020   1020  486092  RISE       1
\SPIS:BSPIS:dpcounter_one_reg\/main_0  macrocell13   3141   4161  492329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIS:BSPIS:dpcounter_one_reg\/clock_0                     macrocell13         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:sync_3\/out
Path End       : \SPIS:BSPIS:mosi_buf_overrun_fin\/main_0
Capture Clock  : \SPIS:BSPIS:mosi_buf_overrun_fin\/clock_0
Path slack     : 492639p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIS_IntClock:R#1 vs. SPIS_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIS:BSPIS:sync_3\/clock                                  synccell            0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIS:BSPIS:sync_3\/out                   synccell      1020   1020  486757  RISE       1
\SPIS:BSPIS:mosi_buf_overrun_fin\/main_0  macrocell14   2831   3851  492639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIS:BSPIS:mosi_buf_overrun_fin\/clock_0                  macrocell14         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

