Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Dec 18 15:05:20 2020
| Host         : wg-T470p running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    38 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            4 |
|      4 |            1 |
|     10 |            1 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              10 |            4 |
| No           | No                    | Yes                    |              16 |            2 |
| No           | Yes                   | No                     |             104 |           16 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------+---------------------------+------------------+----------------+
|  Clock Signal  | Enable Signal |      Set/Reset Signal     | Slice Load Count | Bel Load Count |
+----------------+---------------+---------------------------+------------------+----------------+
|  clk_IBUF_BUFG |               | display_u0/ans[1]_i_1_n_0 |                1 |              2 |
|  clk_IBUF_BUFG |               | display_u0/ans[2]_i_1_n_0 |                1 |              2 |
|  clk_IBUF_BUFG |               | display_u0/ans[4]_i_1_n_0 |                1 |              2 |
|  clk_IBUF_BUFG |               | display_u0/p_0_in[2]      |                1 |              2 |
|  clk_IBUF_BUFG |               | display_u0/p_0_in[1]      |                1 |              4 |
|  clk_IBUF_BUFG |               |                           |                4 |             10 |
|  clk_div_BUFG  |               | PC_u0/SR[0]               |                2 |             16 |
|  clk_IBUF_BUFG |               | PC_u0/SR[0]               |               11 |             92 |
+----------------+---------------+---------------------------+------------------+----------------+


