
---------- Begin Simulation Statistics ----------
final_tick                                33180858500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 212395                       # Simulator instruction rate (inst/s)
host_mem_usage                                4437596                       # Number of bytes of host memory used
host_op_rate                                   374906                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    93.33                       # Real time elapsed on the host
host_tick_rate                              355508891                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    19823516                       # Number of instructions simulated
sim_ops                                      34991237                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.033181                       # Number of seconds simulated
sim_ticks                                 33180858500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               39                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               80                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     80                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                   10000000                       # Number of instructions committed
system.cpu0.committedOps                     18916380                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              6.636172                       # CPI: cycles per instruction
system.cpu0.discardedOps                      3503771                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    2501868                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                        32889                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    1828766                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                         1222                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       33850852                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.150689                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    3366917                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          217                       # TLB misses on write requests
system.cpu0.numCycles                        66361717                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass              38775      0.20%      0.20% # Class of committed instruction
system.cpu0.op_class_0::IntAlu               14860976     78.56%     78.77% # Class of committed instruction
system.cpu0.op_class_0::IntMult                 41062      0.22%     78.98% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1365      0.01%     78.99% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                24884      0.13%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  160      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                   946      0.01%     79.13% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     79.13% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                  1027      0.01%     79.13% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                    12      0.00%     79.13% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                 27378      0.14%     79.28% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc               112708      0.60%     79.87% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     79.87% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     79.87% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 446      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::MemRead               2046688     10.82%     90.70% # Class of committed instruction
system.cpu0.op_class_0::MemWrite              1656607      8.76%     99.45% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead            64978      0.34%     99.80% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           38368      0.20%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                18916380                       # Class of committed instruction
system.cpu0.tickCycles                       32510865                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   39                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               37                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               79                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 1                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              23                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     79                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           12                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                    9823516                       # Number of instructions committed
system.cpu1.committedOps                     16074857                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              6.755394                       # CPI: cycles per instruction
system.cpu1.discardedOps                      5059849                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    1446635                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                         2703                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                     659608                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                           88                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 9                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       34227700                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.148030                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    4682253                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          245                       # TLB misses on write requests
system.cpu1.numCycles                        66361717                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass              12560      0.08%      0.08% # Class of committed instruction
system.cpu1.op_class_0::IntAlu               13831777     86.05%     86.12% # Class of committed instruction
system.cpu1.op_class_0::IntMult                  6224      0.04%     86.16% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1592      0.01%     86.17% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd               139604      0.87%     87.04% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     87.04% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  144      0.00%     87.04% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     87.04% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     87.04% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     87.04% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     87.04% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     87.04% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                  1170      0.01%     87.05% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     87.05% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                  1323      0.01%     87.06% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     6      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1838      0.01%     87.07% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                17658      0.11%     87.18% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     87.18% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     87.18% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 408      0.00%     87.18% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     87.18% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     87.18% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     87.18% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd            28658      0.18%     87.36% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     87.36% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     87.36% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt            34832      0.22%     87.58% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv               22      0.00%     87.58% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     87.58% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult           49128      0.31%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::MemRead               1241508      7.72%     95.61% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               580202      3.61%     99.21% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead            80716      0.50%     99.72% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           45487      0.28%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                16074857                       # Class of committed instruction
system.cpu1.tickCycles                       32134017                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   37                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       258830                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        518684                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2621496                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2451                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5243057                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2451                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             217408                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       125748                       # Transaction distribution
system.membus.trans_dist::CleanEvict           133082                       # Transaction distribution
system.membus.trans_dist::ReadExReq             42446                       # Transaction distribution
system.membus.trans_dist::ReadExResp            42446                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        217408                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       778538                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       778538                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 778538                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     24678528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     24678528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                24678528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            259854                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  259854    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              259854                       # Request fanout histogram
system.membus.reqLayer4.occupancy          1106860500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               3.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1375019000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  33180858500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      1730856                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1730856                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      1730856                       # number of overall hits
system.cpu0.icache.overall_hits::total        1730856                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      1636008                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       1636008                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      1636008                       # number of overall misses
system.cpu0.icache.overall_misses::total      1636008                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  21449253000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  21449253000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  21449253000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  21449253000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      3366864                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      3366864                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      3366864                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      3366864                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.485914                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.485914                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.485914                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.485914                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13110.726231                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13110.726231                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13110.726231                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13110.726231                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      1635992                       # number of writebacks
system.cpu0.icache.writebacks::total          1635992                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      1636008                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      1636008                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      1636008                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      1636008                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  19813245000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  19813245000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  19813245000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  19813245000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.485914                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.485914                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.485914                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.485914                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12110.726231                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12110.726231                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12110.726231                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12110.726231                       # average overall mshr miss latency
system.cpu0.icache.replacements               1635992                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      1730856                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1730856                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      1636008                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      1636008                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  21449253000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  21449253000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      3366864                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      3366864                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.485914                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.485914                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13110.726231                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13110.726231                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      1636008                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      1636008                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  19813245000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  19813245000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.485914                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.485914                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12110.726231                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12110.726231                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  33180858500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999561                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            3366864                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          1636008                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             2.057975                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999561                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999973                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999973                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         28570920                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        28570920                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33180858500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33180858500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33180858500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33180858500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33180858500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33180858500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      3402035                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         3402035                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      3402035                       # number of overall hits
system.cpu0.dcache.overall_hits::total        3402035                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       722654                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        722654                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       722654                       # number of overall misses
system.cpu0.dcache.overall_misses::total       722654                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  13994347000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  13994347000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  13994347000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  13994347000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      4124689                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      4124689                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      4124689                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      4124689                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.175202                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.175202                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.175202                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.175202                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 19365.210737                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 19365.210737                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 19365.210737                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 19365.210737                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       433840                       # number of writebacks
system.cpu0.dcache.writebacks::total           433840                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data        85351                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        85351                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data        85351                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        85351                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       637303                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       637303                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       637303                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       637303                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  11014417500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  11014417500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  11014417500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  11014417500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.154509                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.154509                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.154509                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.154509                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17282.858389                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17282.858389                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17282.858389                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17282.858389                       # average overall mshr miss latency
system.cpu0.dcache.replacements                637287                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      1963560                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1963560                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       466744                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       466744                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   6954555500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   6954555500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      2430304                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2430304                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.192052                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.192052                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 14900.149761                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 14900.149761                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data        18095                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        18095                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       448649                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       448649                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   6246132000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6246132000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.184606                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.184606                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 13922.090543                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13922.090543                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1438475                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1438475                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       255910                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       255910                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   7039791500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   7039791500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1694385                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1694385                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.151034                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.151034                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 27508.856629                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 27508.856629                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data        67256                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        67256                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       188654                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       188654                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   4768285500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   4768285500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.111341                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.111341                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 25275.294984                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 25275.294984                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  33180858500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999588                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            4039338                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           637303                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             6.338175                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999588                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999974                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999974                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         33634815                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        33634815                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33180858500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  33180858500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33180858500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      4608638                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         4608638                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      4608638                       # number of overall hits
system.cpu1.icache.overall_hits::total        4608638                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        73551                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         73551                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        73551                       # number of overall misses
system.cpu1.icache.overall_misses::total        73551                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1583011500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1583011500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1583011500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1583011500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      4682189                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      4682189                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      4682189                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      4682189                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.015709                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.015709                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.015709                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.015709                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 21522.637354                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 21522.637354                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 21522.637354                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 21522.637354                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        73535                       # number of writebacks
system.cpu1.icache.writebacks::total            73535                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        73551                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        73551                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        73551                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        73551                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1509460500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1509460500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1509460500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1509460500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.015709                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.015709                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.015709                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.015709                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 20522.637354                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 20522.637354                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 20522.637354                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 20522.637354                       # average overall mshr miss latency
system.cpu1.icache.replacements                 73535                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      4608638                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        4608638                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        73551                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        73551                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1583011500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1583011500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      4682189                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      4682189                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.015709                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.015709                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 21522.637354                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 21522.637354                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        73551                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        73551                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1509460500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1509460500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.015709                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.015709                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 20522.637354                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 20522.637354                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  33180858500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999552                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            4682189                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            73551                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            63.659080                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            92500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999552                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999972                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999972                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         37531063                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        37531063                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33180858500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33180858500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33180858500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33180858500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33180858500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33180858500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1780946                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1780946                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1781003                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1781003                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       284821                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        284821                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       284878                       # number of overall misses
system.cpu1.dcache.overall_misses::total       284878                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  18147764500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  18147764500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  18147764500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  18147764500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      2065767                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2065767                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      2065881                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2065881                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.137877                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.137877                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.137897                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.137897                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 63716.385028                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 63716.385028                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 63703.636293                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 63703.636293                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       150963                       # number of writebacks
system.cpu1.dcache.writebacks::total           150963                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data        10179                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        10179                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data        10179                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        10179                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       274642                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       274642                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       274699                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       274699                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  17239457500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  17239457500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  17242064500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  17242064500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.132949                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.132949                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.132969                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.132969                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 62770.652340                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 62770.652340                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 62767.117827                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 62767.117827                       # average overall mshr miss latency
system.cpu1.dcache.replacements                274682                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1175840                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1175840                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       264268                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       264268                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  16832088000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  16832088000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1440108                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1440108                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.183506                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.183506                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 63693.250791                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 63693.250791                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data         1467                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1467                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       262801                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       262801                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  16492612500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  16492612500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.182487                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.182487                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 62757.038596                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 62757.038596                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       605106                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        605106                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        20553                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        20553                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   1315676500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1315676500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       625659                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       625659                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.032850                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.032850                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 64013.842261                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 64013.842261                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data         8712                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         8712                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        11841                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        11841                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data    746845000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    746845000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.018926                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.018926                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 63072.797906                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 63072.797906                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.cpu1.data           57                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total           57                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data           57                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total           57                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.cpu1.data           57                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total           57                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.cpu1.data      2607000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total      2607000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.cpu1.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu1.data 45736.842105                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 45736.842105                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  33180858500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999576                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            2055701                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           274698                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             7.483495                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999576                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999973                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999973                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         16801746                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        16801746                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33180858500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  33180858500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33180858500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst             1634176                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              595666                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               65788                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               66076                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2361706                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst            1634176                       # number of overall hits
system.l2.overall_hits::.cpu0.data             595666                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              65788                       # number of overall hits
system.l2.overall_hits::.cpu1.data              66076                       # number of overall hits
system.l2.overall_hits::total                 2361706                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              1832                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             41637                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              7763                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            208623                       # number of demand (read+write) misses
system.l2.demand_misses::total                 259855                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             1832                       # number of overall misses
system.l2.overall_misses::.cpu0.data            41637                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             7763                       # number of overall misses
system.l2.overall_misses::.cpu1.data           208623                       # number of overall misses
system.l2.overall_misses::total                259855                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    147399000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   3504426500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    631298000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  16108305000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      20391428500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    147399000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   3504426500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    631298000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  16108305000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     20391428500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         1636008                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          637303                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           73551                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          274699                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2621561                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        1636008                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         637303                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          73551                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         274699                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2621561                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.001120                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.065333                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.105546                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.759460                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.099122                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.001120                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.065333                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.105546                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.759460                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.099122                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80457.969432                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 84166.162308                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 81321.396367                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 77212.507729                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78472.334571                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80457.969432                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 84166.162308                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 81321.396367                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 77212.507729                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78472.334571                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              125748                       # number of writebacks
system.l2.writebacks::total                    125748                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         1832                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        41637                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         7763                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       208623                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            259855                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         1832                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        41637                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         7763                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       208623                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           259855                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    129079000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   3088056500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    553668000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  14022085000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  17792888500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    129079000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   3088056500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    553668000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  14022085000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  17792888500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.001120                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.065333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.105546                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.759460                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.099122                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.001120                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.065333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.105546                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.759460                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.099122                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70457.969432                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 74166.162308                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 71321.396367                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 67212.555663                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68472.373054                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70457.969432                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 74166.162308                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 71321.396367                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 67212.555663                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68472.373054                       # average overall mshr miss latency
system.l2.replacements                         260344                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       584803                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           584803                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       584803                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       584803                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1709527                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1709527                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1709527                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1709527                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          937                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           937                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data           154998                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             3051                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                158049                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          33656                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data           8790                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               42446                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   2837325000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data    694486000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3531811000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       188654                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        11841                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            200495                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.178401                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.742336                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.211706                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 84303.690278                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 79008.646189                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83207.157329                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        33656                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data         8790                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          42446                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   2500765000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data    606586000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3107351000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.178401                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.742336                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.211706                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 74303.690278                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 69008.646189                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73207.157329                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst       1634176                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         65788                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1699964                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         1832                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         7763                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             9595                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    147399000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    631298000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    778697000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      1636008                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        73551                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1709559                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.001120                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.105546                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.005613                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80457.969432                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 81321.396367                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81156.539865                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         1832                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         7763                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         9595                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    129079000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    553668000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    682747000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.001120                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.105546                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.005613                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70457.969432                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 71321.396367                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71156.539865                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       440668                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        63025                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            503693                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         7981                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       199833                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          207814                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    667101500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  15413819000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  16080920500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       448649                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       262858                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        711507                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.017789                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.760232                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.292076                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 83586.204736                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 77133.501474                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 77381.314541                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         7981                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       199833                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       207814                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    587291500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  13415499000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  14002790500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.017789                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.760232                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.292076                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 73586.204736                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 67133.551516                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 67381.362661                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  33180858500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.058679                       # Cycle average of tags in use
system.l2.tags.total_refs                     5242119                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    261368                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     20.056468                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     148.592979                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst      168.257153                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      577.769148                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        2.933358                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      125.506042                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.145110                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.164314                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.564228                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.002865                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.122564                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999081                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           82                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           78                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          374                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          148                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          342                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  42205824                       # Number of tag accesses
system.l2.tags.data_accesses                 42205824                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33180858500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        117248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data       2664768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        496832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      13351808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16630656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       117248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       496832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        614080                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      8047872                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8047872                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           1832                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          41637                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           7763                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         208622                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              259854                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       125748                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             125748                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3533604                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         80310399                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         14973452                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        402394893                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             501212348                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3533604                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     14973452                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         18507056                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      242545623                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            242545623                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      242545623                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3533604                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        80310399                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        14973452                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       402394893                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            743757971                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    125684.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      1832.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     41614.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      7763.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    207913.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000403673750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7582                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7582                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              641724                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             118260                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      259854                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     125748                       # Number of write requests accepted
system.mem_ctrls.readBursts                    259854                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   125748                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    732                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    64                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5632                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              3241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              3313                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3640                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             30262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             63070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             61027                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4545                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            33821                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             3748                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             3716                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            23874                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5677                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3322                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2329                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2369                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2464                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2405                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             14199                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             27719                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             27083                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4448                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3432                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            14129                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2445                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2545                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2390                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            10890                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3492                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.32                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2248178000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1295610000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              7106715500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8676.14                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27426.14                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   219423                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  105245                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.68                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                83.74                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                259854                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               125748                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  236281                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   20031                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2754                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      53                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        60110                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    409.657495                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   253.737319                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   367.285040                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        14191     23.61%     23.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        15221     25.32%     48.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         6514     10.84%     59.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4499      7.48%     67.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2774      4.61%     71.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1973      3.28%     75.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1601      2.66%     77.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1424      2.37%     80.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        11913     19.82%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        60110                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7582                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      34.175152                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.775853                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     38.940092                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           6311     83.24%     83.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127         1142     15.06%     98.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191          105      1.38%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            7      0.09%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            7      0.09%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            6      0.08%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7582                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7582                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.573595                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.548989                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.921996                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5320     70.17%     70.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              356      4.70%     74.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1750     23.08%     97.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              133      1.75%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               21      0.28%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7582                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16583808                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   46848                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8042304                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16630656                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8047872                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       499.80                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       242.38                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    501.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    242.55                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.80                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.90                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.89                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   33180801000                       # Total gap between requests
system.mem_ctrls.avgGap                      86049.35                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       117248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data      2663296                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       496832                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     13306432                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      8042304                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3533603.568454987369                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 80266036.516204059124                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 14973452.239037154242                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 401027357.384378731251                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 242377815.510710775852                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         1832                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        41637                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         7763                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       208622                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       125748                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     53924500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   1372853750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    235380250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   5444557000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 807019779750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29434.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     32971.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     30320.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     26097.71                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6417754.40                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    84.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            169096620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             89865600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           612090780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          228484620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2618981040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      11737897140                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2856904800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        18313320600                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        551.924255                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   7308282500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1107860000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  24764716000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            260124480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            138251850                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1238040300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          427465800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2618981040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      13460190900                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1406552160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        19549606530                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        589.183265                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3515318750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1107860000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  28557679750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  33180858500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp           2421065                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       710551                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1709527                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          461762                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           200495                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          200495                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1709559                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       711507                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      4908008                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1911893                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       220637                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       824079                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               7864617                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    209408000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     68553152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      9413504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     27242304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              314616960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          260344                       # Total snoops (count)
system.tol2bus.snoopTraffic                   8047872                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2881905                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000850                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.029151                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2879454     99.91%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2451      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2881905                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4915858500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             14.8                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         415635309                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         110507136                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         956062283                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        2454082858                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             7.4                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  33180858500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
