// Seed: 103127324
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  output wire id_12;
  input wire id_11;
  assign module_1.id_8 = 0;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  output tri0 id_1;
  assign id_1 = 1 ? id_5 : 1 ? {-1 == 1 + 1, id_6} : (-1);
endmodule
module module_1 (
    output wire id_0,
    input tri id_1
    , id_10,
    input supply0 id_2,
    input wand id_3,
    input tri id_4,
    input wire id_5,
    inout supply0 id_6,
    input wor id_7,
    output supply0 id_8
);
  assign id_8 = id_7;
  wire id_11;
  assign id_6  = id_6;
  assign id_6  = id_2;
  assign id_11 = id_4;
  localparam id_12 = 1;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_12,
      id_11,
      id_12,
      id_11,
      id_11,
      id_12,
      id_11,
      id_11,
      id_12,
      id_10,
      id_12
  );
  wire id_13;
  parameter id_14 = -1;
  parameter id_15 = id_14;
  wire id_16;
  wire id_17;
  assign id_6 = id_1 ? id_10 ^ 1 : id_14 == id_14 ? id_12 : id_12 === -1;
endmodule
