/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [14:0] _01_;
  wire [14:0] _02_;
  wire [3:0] _03_;
  wire [18:0] _04_;
  wire [10:0] _05_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_15z;
  wire [14:0] celloutsig_0_17z;
  wire [9:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [8:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [10:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire [8:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire [2:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [6:0] celloutsig_1_16z;
  wire [4:0] celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [5:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_4z = !(celloutsig_1_3z ? celloutsig_1_1z[1] : in_data[142]);
  assign celloutsig_0_7z = ~(celloutsig_0_4z[7] | in_data[52]);
  assign celloutsig_1_8z = celloutsig_1_4z | celloutsig_1_1z[1];
  assign celloutsig_1_15z = in_data[137] | _00_;
  assign celloutsig_0_5z = celloutsig_0_2z[8] | in_data[57];
  assign celloutsig_0_27z = celloutsig_0_10z | celloutsig_0_25z;
  assign celloutsig_1_3z = celloutsig_1_1z[3] | celloutsig_1_2z;
  assign celloutsig_1_9z = celloutsig_1_4z ^ celloutsig_1_2z;
  assign celloutsig_0_21z = celloutsig_0_0z ^ celloutsig_0_5z;
  assign celloutsig_0_17z = { _01_[14], celloutsig_0_15z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_3z } + { _02_[14], _01_[14], _02_[12:4], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_3z };
  assign celloutsig_1_1z = in_data[177:174] + { _00_, _03_[2:0] };
  reg [18:0] _17_;
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _17_ <= 19'h00000;
    else _17_ <= { celloutsig_0_2z[7:0], celloutsig_0_1z, celloutsig_0_5z };
  assign { _04_[18:16], _02_[14], _01_[14], _02_[12:4], _04_[4:0] } = _17_;
  reg [10:0] _18_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _18_ <= 11'h000;
    else _18_ <= in_data[145:135];
  assign { _05_[10], _00_, _03_[2:0], _05_[5:0] } = _18_;
  assign celloutsig_0_2z = { in_data[68:62], celloutsig_0_0z, celloutsig_0_0z } & celloutsig_0_1z[8:0];
  assign celloutsig_0_10z = { in_data[51], celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z } >= { celloutsig_0_8z[4:1], celloutsig_0_3z, celloutsig_0_21z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_21z };
  assign celloutsig_0_15z = { celloutsig_0_9z, celloutsig_0_21z, celloutsig_0_8z, celloutsig_0_9z } >= in_data[87:76];
  assign celloutsig_0_25z = celloutsig_0_4z[4:0] >= celloutsig_0_17z[14:10];
  assign celloutsig_1_13z = ! { _00_, _03_[2:0] };
  assign celloutsig_1_16z = { celloutsig_1_13z, celloutsig_1_13z, celloutsig_1_13z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_11z } % { 1'h1, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_14z };
  assign celloutsig_0_4z = in_data[49:39] * in_data[36:26];
  assign celloutsig_1_18z = { celloutsig_1_6z, celloutsig_1_14z, celloutsig_1_15z } * { celloutsig_1_16z[4:1], celloutsig_1_4z };
  assign celloutsig_0_8z = celloutsig_0_4z[9:1] * in_data[79:71];
  assign celloutsig_1_10z = { _03_[2:0], _05_[5:2] } != { celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_9z };
  assign celloutsig_0_20z = celloutsig_0_8z != celloutsig_0_17z[10:2];
  assign celloutsig_1_7z = - { _00_, _03_[2:0], _05_[5:4] };
  assign celloutsig_1_19z = - celloutsig_1_16z[6:2];
  assign celloutsig_0_1z = - { in_data[86:78], celloutsig_0_0z };
  assign celloutsig_1_6z = { in_data[139:132], celloutsig_1_3z, celloutsig_1_4z } !== { _03_[2:0], _05_[5:3], celloutsig_1_1z };
  assign celloutsig_0_3z = & celloutsig_0_2z;
  assign celloutsig_1_11z = & { celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_1z, in_data[115:103] };
  assign celloutsig_0_9z = celloutsig_0_2z[3] & celloutsig_0_2z[2];
  assign celloutsig_1_2z = in_data[108] & celloutsig_1_1z[2];
  assign celloutsig_1_5z = | in_data[190:186];
  assign celloutsig_0_23z = | { celloutsig_0_21z, celloutsig_0_15z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_1_14z = celloutsig_1_7z[2:0] <<< { celloutsig_1_7z[1:0], celloutsig_1_5z };
  assign celloutsig_0_0z = ~((in_data[34] & in_data[1]) | (in_data[15] & in_data[40]));
  assign celloutsig_0_26z = ~((celloutsig_0_23z & celloutsig_0_4z[3]) | (celloutsig_0_20z & celloutsig_0_3z));
  assign _01_[13:0] = { celloutsig_0_15z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_3z };
  assign { _02_[13], _02_[3:0] } = { _01_[14], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_3z };
  assign _03_[3] = _00_;
  assign _04_[15:5] = { _02_[14], _01_[14], _02_[12:4] };
  assign _05_[9:6] = { _00_, _03_[2:0] };
  assign { out_data[132:128], out_data[100:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_26z, celloutsig_0_27z };
endmodule
