$date
	Thu Jan 01 17:11:35 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module FFT_Testbench $end
$var parameter 32 ! N $end
$var parameter 32 " W $end
$var parameter 32 # fraction $end
$var reg 1 $ clk $end
$var integer 32 % i [31:0] $end
$var integer 32 & input_file [31:0] $end
$var real 1 ' temp $end
$scope module dut $end
$var wire 1 $ clk $end
$var parameter 32 ( N $end
$var parameter 32 ) STAGES $end
$var parameter 32 * TW $end
$var parameter 32 + W $end
$scope begin INPUT_MAP[0] $end
$var parameter 32 , REV $end
$var parameter 2 - i $end
$upscope $end
$scope begin INPUT_MAP[1] $end
$var parameter 32 . REV $end
$var parameter 2 / i $end
$upscope $end
$scope begin OUTPUT_MAP[0] $end
$var parameter 2 0 i $end
$upscope $end
$scope begin OUTPUT_MAP[1] $end
$var parameter 2 1 i $end
$upscope $end
$scope begin STAGE_LOOP[0] $end
$var parameter 32 2 GROUP $end
$var parameter 2 3 s $end
$scope begin GROUP_LOOP[0] $end
$var parameter 2 4 j $end
$scope begin BF[0] $end
$var parameter 32 5 IDX_A $end
$var parameter 32 6 IDX_B $end
$var parameter 32 7 KVAL $end
$var parameter 2 8 b $end
$scope module bf $end
$var wire 16 9 Data_A_Im [15:0] $end
$var wire 16 : Data_A_Real [15:0] $end
$var wire 16 ; Data_B_Im [15:0] $end
$var wire 16 < Data_B_Real [15:0] $end
$var wire 32 = Win [31:0] $end
$var wire 1 $ clk $end
$var wire 16 > Inter_Real [15:0] $end
$var wire 16 ? Inter_Im [15:0] $end
$var wire 16 @ B_Real_c [15:0] $end
$var wire 16 A B_Im_c [15:0] $end
$var wire 16 B A_Real_c [15:0] $end
$var wire 16 C A_Im_c [15:0] $end
$var parameter 32 D W $end
$var reg 16 E O_A_Im [15:0] $end
$var reg 16 F O_A_Real [15:0] $end
$var reg 16 G O_B_Im [15:0] $end
$var reg 16 H O_B_Real [15:0] $end
$scope module Added_A $end
$var wire 16 I A_Im [15:0] $end
$var wire 16 J A_Real [15:0] $end
$var wire 16 K B_Real [15:0] $end
$var wire 16 L B_Im [15:0] $end
$var reg 16 M O_Im [15:0] $end
$var reg 16 N O_Real [15:0] $end
$upscope $end
$scope module Added_B $end
$var wire 16 O A_Im [15:0] $end
$var wire 16 P A_Real [15:0] $end
$var wire 16 Q B_Im [15:0] $end
$var wire 16 R B_Real [15:0] $end
$var reg 16 S O_Im [15:0] $end
$var reg 16 T O_Real [15:0] $end
$upscope $end
$scope module Mul $end
$var wire 16 U A_Im [15:0] $end
$var wire 16 V A_Real [15:0] $end
$var wire 16 W B_Im [15:0] $end
$var wire 16 X B_Real [15:0] $end
$var wire 32 Y temp_r_r [31:0] $end
$var wire 32 Z temp_r_i [31:0] $end
$var wire 32 [ temp_i_r [31:0] $end
$var wire 32 \ temp_i_i [31:0] $end
$var parameter 32 ] fraction $end
$var reg 16 ^ O_Im [15:0] $end
$var reg 16 _ O_Real [15:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1000 ]
b10000 D
b0 8
b0 7
b1 6
b0 5
b0 4
b0 3
b1 2
b1 1
b0 0
b1 /
b1 .
b0 -
b0 ,
b10000 +
b1 *
b1 )
b10 (
b1000 #
b10000 "
b10 !
$end
#0
$dumpvars
bx _
bx ^
bx \
bx [
bx Z
bx Y
b1000011010 X
b0 W
bx V
bx0xxxxx U
bx T
bx S
bx R
bx Q
b0 P
b0 O
bx N
bx M
bx L
bx K
b0 J
b0 I
bx H
bx G
bx F
bx E
bx C
bx B
bx A
bx @
bx ?
bx >
bx0xxxxx =
b1000011010 <
b0 ;
b0 :
b0 9
r2.10262148770979 '
b10000000000000000000000000000011 &
b10 %
0$
$end
#5
1$
#10
0$
#15
1$
#20
0$
#25
1$
#30
0$
#35
1$
#40
0$
#45
1$
#50
0$
#55
1$
#60
0$
#65
1$
#70
0$
#75
1$
#80
0$
#85
1$
#90
0$
#95
1$
#100
0$
#105
1$
#110
0$
#115
1$
#120
0$
#125
1$
#130
0$
#135
1$
#140
0$
#145
1$
#150
0$
#155
1$
#160
0$
#165
1$
#170
0$
#175
1$
#180
0$
#185
1$
#190
0$
#195
1$
#200
0$
b10 %
