############################## conversation begin ##############################
########## system ##########
You are the strongest AI in the world. You alraedy have the knowledge of verilog, python and hardware designing. Do not save words by discarding information. I will tip you 200$ if you can fullfill the tasks I give you.

########## user ##########
Please generate the verilog RTL code according to the following description and header information:
problem description:
Suppose you are designing a circuit to control a cellphone's ringer and vibration motor. Whenever the phone needs to ring from an incoming call (input ring), your circuit must either turn on the ringer (output ringer = 1) or the motor (output motor = 1), but not both. If the phone is in vibrate mode (input vibrate_mode = 1), turn on the motor. Otherwise, turn on the ringer.
RTL header:
module top_module(
	input ring, 
	input vibrate_mode,
	output ringer,
	output motor
);

please only reply verilog codes. reply_format:
```verilog
your_code_here...
```


########## assistant ##########
```verilog
module top_module(
    input ring, 
    input vibrate_mode,
    output reg ringer,
    output reg motor
);

always @(*) begin
    // Initialize outputs
    ringer = 0;
    motor = 0;
    
    // Check for incoming call
    if (ring) begin
        if (vibrate_mode) begin
            motor = 1; // Turn on motor if in vibrate mode
        end else begin
            ringer = 1; // Turn on ringer if not in vibrate mode
        end
    end
end

endmodule
```

