

================================================================
== Vivado HLS Report for 'V_read'
================================================================
* Date:           Thu Jan  9 23:44:22 2020

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        solution
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.00|        4.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+----------+-----+----------+----------+
    |     Latency    |    Interval    | Pipeline |
    | min |    max   | min |    max   |   Type   |
    +-----+----------+-----+----------+----------+
    |    6|  25002501|    5|  24997499| dataflow |
    +-----+----------+-----+----------+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 5
* Pipeline: 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 5, States = { 1 2 3 4 5 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
* FSM state operations: 

 <State 1>: 3.00ns
ST_1: V_SIZE_read_1 (34)  [1/1] 0.00ns
entry:8  %V_SIZE_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %V_SIZE_read)

ST_1: V_SIZE_channel_i (35)  [1/1] 0.00ns
entry:9  %V_SIZE_channel_i = alloca i32, align 4

ST_1: simConfig_BLOCK_NUMB (36)  [1/1] 0.00ns
entry:10  %simConfig_BLOCK_NUMB = alloca i27, align 4

ST_1: simConfig_BLOCK_NUMB_6 (37)  [1/1] 0.00ns
entry:11  %simConfig_BLOCK_NUMB_6 = alloca i27, align 4

ST_1: simConfig_rowsToSimu (38)  [1/1] 0.00ns
entry:12  %simConfig_rowsToSimu = alloca i27, align 4

ST_1: simConfig_rowEnd_V_c (39)  [1/1] 0.00ns
entry:13  %simConfig_rowEnd_V_c = alloca i27, align 4

ST_1: simConfig_rowBegin_V_3 (40)  [1/1] 0.00ns
entry:14  %simConfig_rowBegin_V_3 = alloca i27, align 4

ST_1: voltagesBackup (41)  [1/1] 0.00ns  loc: modules/V_read/V_read.cpp:93
entry:15  %voltagesBackup = alloca [10000 x float], align 16

ST_1: StgValue_14 (82)  [1/1] 3.00ns
entry:56  call fastcc void @V_read.entry201214(i27* %simConfig_BLOCK_NUMBERS_V, i27* %simConfig_BLOCK_NUMBERS_V_out, i27* %simConfig_rowsToSimulate_V, i27* %simConfig_rowsToSimulate_V_out, i27* %simConfig_rowBegin_V, i27* %simConfig_rowEnd_V, i32 %V_SIZE_read_1, i27* %simConfig_rowBegin_V_3, i27* %simConfig_rowEnd_V_c, i27* %simConfig_rowsToSimu, i27* %simConfig_BLOCK_NUMB_6, i27* %simConfig_BLOCK_NUMB, i32* %V_SIZE_channel_i)


 <State 2>: 0.00ns
ST_2: StgValue_15 (83)  [2/2] 0.00ns  loc: modules/V_read/V_read.cpp:103
entry:57  call fastcc void @readVoltages([10000 x float]* %voltagesBackup, i32* nocapture %V_SIZE_channel_i)

ST_2: StgValue_16 (84)  [2/2] 0.00ns  loc: modules/V_read/V_read.cpp:107
entry:58  call fastcc void @indexGeneration(i27* nocapture %simConfig_rowBegin_V_3, i27* nocapture %simConfig_rowEnd_V_c, i27* nocapture %simConfig_BLOCK_NUMB)


 <State 3>: 0.00ns
ST_3: StgValue_17 (83)  [1/2] 0.00ns  loc: modules/V_read/V_read.cpp:103
entry:57  call fastcc void @readVoltages([10000 x float]* %voltagesBackup, i32* nocapture %V_SIZE_channel_i)

ST_3: StgValue_18 (84)  [1/2] 0.00ns  loc: modules/V_read/V_read.cpp:107
entry:58  call fastcc void @indexGeneration(i27* nocapture %simConfig_rowBegin_V_3, i27* nocapture %simConfig_rowEnd_V_c, i27* nocapture %simConfig_BLOCK_NUMB)


 <State 4>: 0.00ns
ST_4: StgValue_19 (85)  [2/2] 0.00ns  loc: modules/V_read/V_read.cpp:108
entry:59  call fastcc void @writeV2calc([10000 x float]* %voltagesBackup, i27* nocapture %simConfig_rowsToSimu, i27* nocapture %simConfig_BLOCK_NUMB_6)


 <State 5>: 0.00ns
ST_5: StgValue_20 (26)  [1/1] 0.00ns
entry:0  call void (...)* @_ssdm_op_SpecInterface(i27* @Vj_idx_V_data_V_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_5: StgValue_21 (27)  [1/1] 0.00ns
entry:1  call void (...)* @_ssdm_op_SpecInterface(i27* @Vj_idx_V_data_V_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_5: StgValue_22 (28)  [1/1] 0.00ns
entry:2  call void (...)* @_ssdm_op_SpecInterface(i27* @Vj_idx_V_data_V_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_5: StgValue_23 (29)  [1/1] 0.00ns
entry:3  call void (...)* @_ssdm_op_SpecInterface(i27* @Vj_idx_V_data_V_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_5: StgValue_24 (30)  [1/1] 0.00ns
entry:4  call void (...)* @_ssdm_op_SpecInterface(i27* @Vi_idx_V_data_V_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_5: StgValue_25 (31)  [1/1] 0.00ns
entry:5  call void (...)* @_ssdm_op_SpecInterface(i27* @Vi_idx_V_data_V_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_5: StgValue_26 (32)  [1/1] 0.00ns
entry:6  call void (...)* @_ssdm_op_SpecInterface(i27* @Vi_idx_V_data_V_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_5: StgValue_27 (33)  [1/1] 0.00ns
entry:7  call void (...)* @_ssdm_op_SpecInterface(i27* @Vi_idx_V_data_V_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_5: StgValue_28 (42)  [1/1] 0.00ns
entry:16  call void (...)* @_ssdm_op_SpecInterface(float* @V_data_V_data_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_5: StgValue_29 (43)  [1/1] 0.00ns
entry:17  call void (...)* @_ssdm_op_SpecInterface(float* @processedData_V_data, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_5: StgValue_30 (44)  [1/1] 0.00ns
entry:18  call void (...)* @_ssdm_op_SpecInterface(float* @V_data_V_data_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_5: StgValue_31 (45)  [1/1] 0.00ns
entry:19  call void (...)* @_ssdm_op_SpecInterface(float* @V_data_V_data_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_5: StgValue_32 (46)  [1/1] 0.00ns
entry:20  call void (...)* @_ssdm_op_SpecInterface(float* @V_data_V_data_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_5: StgValue_33 (47)  [1/1] 0.00ns
entry:21  call void (...)* @_ssdm_op_SpecInterface(float* @processedData_V_data_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_5: StgValue_34 (48)  [1/1] 0.00ns
entry:22  call void (...)* @_ssdm_op_SpecInterface(float* @processedData_V_data_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_5: StgValue_35 (49)  [1/1] 0.00ns
entry:23  call void (...)* @_ssdm_op_SpecInterface(float* @processedData_V_data_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_5: StgValue_36 (50)  [1/1] 0.00ns
entry:24  call void (...)* @_ssdm_op_SpecInterface(i1* @fixedData_V_tlast_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_5: StgValue_37 (51)  [1/1] 0.00ns
entry:25  call void (...)* @_ssdm_op_SpecInterface(float* @fixedData_V_data, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_5: StgValue_38 (52)  [1/1] 0.00ns
entry:26  call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_BLOCK_NUMBERS_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_5: StgValue_39 (53)  [1/1] 0.00ns
entry:27  call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_rowsToSimulate_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_5: StgValue_40 (54)  [1/1] 0.00ns
entry:28  call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_rowBegin_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_5: StgValue_41 (55)  [1/1] 0.00ns
entry:29  call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_rowEnd_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_5: StgValue_42 (56)  [1/1] 0.00ns
entry:30  call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_BLOCK_NUMBERS_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_5: StgValue_43 (57)  [1/1] 0.00ns
entry:31  call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_rowsToSimulate_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_5: StgValue_44 (58)  [1/1] 0.00ns
entry:32  call void (...)* @_ssdm_op_SpecInterface(float* @V_data_V_data_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_5: StgValue_45 (59)  [1/1] 0.00ns
entry:33  call void (...)* @_ssdm_op_SpecInterface(float* @processedData_V_data, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_5: StgValue_46 (60)  [1/1] 0.00ns
entry:34  call void (...)* @_ssdm_op_SpecInterface(float* @V_data_V_data_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_5: StgValue_47 (61)  [1/1] 0.00ns
entry:35  call void (...)* @_ssdm_op_SpecInterface(float* @V_data_V_data_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_5: StgValue_48 (62)  [1/1] 0.00ns
entry:36  call void (...)* @_ssdm_op_SpecInterface(float* @V_data_V_data_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_5: StgValue_49 (63)  [1/1] 0.00ns
entry:37  call void (...)* @_ssdm_op_SpecInterface(float* @processedData_V_data_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_5: StgValue_50 (64)  [1/1] 0.00ns
entry:38  call void (...)* @_ssdm_op_SpecInterface(float* @processedData_V_data_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_5: StgValue_51 (65)  [1/1] 0.00ns
entry:39  call void (...)* @_ssdm_op_SpecInterface(float* @processedData_V_data_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_5: StgValue_52 (66)  [1/1] 0.00ns
entry:40  call void (...)* @_ssdm_op_SpecInterface(i1* @fixedData_V_tlast_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_5: StgValue_53 (67)  [1/1] 0.00ns
entry:41  call void (...)* @_ssdm_op_SpecInterface(float* @fixedData_V_data, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_5: StgValue_54 (68)  [1/1] 0.00ns  loc: modules/V_read/V_read.cpp:105
entry:42  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str466) nounwind

ST_5: StgValue_55 (69)  [1/1] 0.00ns  loc: modules/V_read/V_read.cpp:94
entry:43  call void (...)* @_ssdm_op_SpecMemCore([10000 x float]* %voltagesBackup, [1 x i8]* @p_str466, [13 x i8]* @p_str567, [1 x i8]* @p_str466, i32 -1, [1 x i8]* @p_str466, [1 x i8]* @p_str466, [1 x i8]* @p_str466, [1 x i8]* @p_str466, [1 x i8]* @p_str466)

ST_5: empty (70)  [1/1] 0.00ns
entry:44  %empty = call i32 (...)* @_ssdm_op_SpecChannel([29 x i8]* @simConfig_OC_rowBegi, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 0, i27* %simConfig_rowBegin_V_3, i27* %simConfig_rowBegin_V_3)

ST_5: StgValue_57 (71)  [1/1] 0.00ns
entry:45  call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_rowBegin_V_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_5: empty_98 (72)  [1/1] 0.00ns
entry:46  %empty_98 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @simConfig_OC_rowEnd_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 0, i27* %simConfig_rowEnd_V_c, i27* %simConfig_rowEnd_V_c)

ST_5: StgValue_59 (73)  [1/1] 0.00ns
entry:47  call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_rowEnd_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_5: empty_99 (74)  [1/1] 0.00ns
entry:48  %empty_99 = call i32 (...)* @_ssdm_op_SpecChannel([35 x i8]* @simConfig_OC_rowsToS_4, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i27* %simConfig_rowsToSimu, i27* %simConfig_rowsToSimu)

ST_5: StgValue_61 (75)  [1/1] 0.00ns
entry:49  call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_rowsToSimu, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_5: empty_100 (76)  [1/1] 0.00ns
entry:50  %empty_100 = call i32 (...)* @_ssdm_op_SpecChannel([34 x i8]* @simConfig_OC_BLOCK_N_5, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i27* %simConfig_BLOCK_NUMB_6, i27* %simConfig_BLOCK_NUMB_6)

ST_5: StgValue_63 (77)  [1/1] 0.00ns
entry:51  call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_BLOCK_NUMB_6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_5: empty_101 (78)  [1/1] 0.00ns
entry:52  %empty_101 = call i32 (...)* @_ssdm_op_SpecChannel([35 x i8]* @simConfig_OC_BLOCK_N_4, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 0, i27* %simConfig_BLOCK_NUMB, i27* %simConfig_BLOCK_NUMB)

ST_5: StgValue_65 (79)  [1/1] 0.00ns
entry:53  call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_BLOCK_NUMB, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_5: empty_102 (80)  [1/1] 0.00ns
entry:54  %empty_102 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @V_SIZE_channel_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 0, i32* %V_SIZE_channel_i, i32* %V_SIZE_channel_i)

ST_5: StgValue_67 (81)  [1/1] 0.00ns
entry:55  call void (...)* @_ssdm_op_SpecInterface(i32* %V_SIZE_channel_i, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_5: StgValue_68 (85)  [1/2] 0.00ns  loc: modules/V_read/V_read.cpp:108
entry:59  call fastcc void @writeV2calc([10000 x float]* %voltagesBackup, i27* nocapture %simConfig_rowsToSimu, i27* nocapture %simConfig_BLOCK_NUMB_6)

ST_5: empty_103 (86)  [1/1] 0.00ns
entry:60  %empty_103 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @Vi_idx_OC_V_OC_data_3, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1024, i32 1024, i27* @Vi_idx_V_data_V_0, i27* @Vi_idx_V_data_V_0)

ST_5: empty_104 (87)  [1/1] 0.00ns
entry:61  %empty_104 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @Vi_idx_OC_V_OC_data_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1024, i32 1024, i27* @Vi_idx_V_data_V_1, i27* @Vi_idx_V_data_V_1)

ST_5: empty_105 (88)  [1/1] 0.00ns
entry:62  %empty_105 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @Vi_idx_OC_V_OC_data_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1024, i32 1024, i27* @Vi_idx_V_data_V_2, i27* @Vi_idx_V_data_V_2)

ST_5: empty_106 (89)  [1/1] 0.00ns
entry:63  %empty_106 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @Vi_idx_OC_V_OC_data_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1024, i32 1024, i27* @Vi_idx_V_data_V_3, i27* @Vi_idx_V_data_V_3)

ST_5: empty_107 (90)  [1/1] 0.00ns
entry:64  %empty_107 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @Vj_idx_OC_V_OC_data_3, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1024, i32 1024, i27* @Vj_idx_V_data_V_0, i27* @Vj_idx_V_data_V_0)

ST_5: empty_108 (91)  [1/1] 0.00ns
entry:65  %empty_108 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @Vj_idx_OC_V_OC_data_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1024, i32 1024, i27* @Vj_idx_V_data_V_1, i27* @Vj_idx_V_data_V_1)

ST_5: empty_109 (92)  [1/1] 0.00ns
entry:66  %empty_109 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @Vj_idx_OC_V_OC_data_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1024, i32 1024, i27* @Vj_idx_V_data_V_2, i27* @Vj_idx_V_data_V_2)

ST_5: empty_110 (93)  [1/1] 0.00ns
entry:67  %empty_110 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @Vj_idx_OC_V_OC_data_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1024, i32 1024, i27* @Vj_idx_V_data_V_3, i27* @Vj_idx_V_data_V_3)

ST_5: StgValue_77 (94)  [1/1] 0.00ns
entry:68  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 4ns.

 <State 1>: 3ns
The critical path consists of the following:
	wire read on port 'V_SIZE_read' [34]  (0 ns)
	'call' operation to 'V_read.entry201214' [82]  (3 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
