VERILOG_SOURCES = $(PWD)/AXI_Full.v
TOPLEVEL = AXI_Full
MODULE = test
# SIM = verilator
# COCOTB_HDL_TIMEPRECISION = 1ns

include $(shell cocotb-config --makefiles)/Makefile.inc
include $(shell cocotb-config --makefiles)/Makefile.sim