\BOOKMARK [0][-]{chapter.1}{1 mmRISC-1 CPU Core}{}% 1
\BOOKMARK [1][-]{section.1.1}{1.1 Overview}{chapter.1}% 2
\BOOKMARK [1][-]{section.1.2}{1.2 Block Diagram}{chapter.1}% 3
\BOOKMARK [1][-]{section.1.3}{1.3 Programmer's Model}{chapter.1}% 4
\BOOKMARK [1][-]{section.1.4}{1.4 Configurable Options}{chapter.1}% 5
\BOOKMARK [1][-]{section.1.5}{1.5 RTL Files and Structure}{chapter.1}% 6
\BOOKMARK [1][-]{section.1.6}{1.6 Input / Output Signals of mmRISC-1}{chapter.1}% 7
\BOOKMARK [1][-]{section.1.7}{1.7 Clock \046 Reset}{chapter.1}% 8
\BOOKMARK [1][-]{section.1.8}{1.8 Exceptions}{chapter.1}% 9
\BOOKMARK [1][-]{section.1.9}{1.9 Interrupts and INTC \(Interrupt Controller\)}{chapter.1}% 10
\BOOKMARK [1][-]{section.1.10}{1.10 Memory Model}{chapter.1}% 11
\BOOKMARK [1][-]{section.1.11}{1.11 CSR Map List}{chapter.1}% 12
\BOOKMARK [1][-]{section.1.12}{1.12 Other Register Map List except for CSR}{chapter.1}% 13
\BOOKMARK [1][-]{section.1.13}{1.13 Machine Mode CSR}{chapter.1}% 14
\BOOKMARK [1][-]{section.1.14}{1.14 Machine Mode MTIME \(Memory Mapped\)}{chapter.1}% 15
\BOOKMARK [1][-]{section.1.15}{1.15 INTC \(Interrupt Controller\) CSR}{chapter.1}% 16
\BOOKMARK [1][-]{section.1.16}{1.16 Floating Point CSR}{chapter.1}% 17
\BOOKMARK [1][-]{section.1.17}{1.17 Debug CSR}{chapter.1}% 18
\BOOKMARK [1][-]{section.1.18}{1.18 Debug Trigger Module CSR}{chapter.1}% 19
\BOOKMARK [1][-]{section.1.19}{1.19 DTM \(Debug Transport Module\) JTAG Register}{chapter.1}% 20
\BOOKMARK [1][-]{section.1.20}{1.20 DM \(Debug Module\) Register}{chapter.1}% 21
\BOOKMARK [1][-]{section.1.21}{1.21 DM \(Debug Module\) Register : Abstract Command}{chapter.1}% 22
\BOOKMARK [1][-]{section.1.22}{1.22 DM \(Debug Module\) Register : Abstract Command}{chapter.1}% 23
\BOOKMARK [1][-]{section.1.23}{1.23 CPU Pipeline Structure}{chapter.1}% 24
\BOOKMARK [1][-]{section.1.24}{1.24 FPU Pipeline Structure}{chapter.1}% 25
\BOOKMARK [1][-]{section.1.25}{1.25 32bit ISA Specifications}{chapter.1}% 26
\BOOKMARK [1][-]{section.1.26}{1.26 16bit ISA Specifications}{chapter.1}% 27
\BOOKMARK [1][-]{section.1.27}{1.27 32bit ISA Code Assignments}{chapter.1}% 28
\BOOKMARK [1][-]{section.1.28}{1.28 16bit ISA Code Assignments}{chapter.1}% 29
\BOOKMARK [1][-]{section.1.29}{1.29 JTAG Data Register for User}{chapter.1}% 30
\BOOKMARK [1][-]{section.1.30}{1.30 Halt on Reset}{chapter.1}% 31
\BOOKMARK [1][-]{section.1.31}{1.31 cJTAG \(Compact JTAG\)}{chapter.1}% 32
\BOOKMARK [1][-]{section.1.32}{1.32 Security \(Authentication\)}{chapter.1}% 33
\BOOKMARK [1][-]{section.1.33}{1.33 Low Power Mode}{chapter.1}% 34
\BOOKMARK [0][-]{chapter.2}{2 mmRISC-1 Tiny SoC for FPGA}{}% 35
\BOOKMARK [1][-]{section.2.1}{2.1 Overview of SoC}{chapter.2}% 36
\BOOKMARK [1][-]{section.2.2}{2.2 Block Diagram of SoC}{chapter.2}% 37
\BOOKMARK [1][-]{section.2.3}{2.3 RTL Files and Structure of SoC}{chapter.2}% 38
\BOOKMARK [1][-]{section.2.4}{2.4 Input / Output Signals of SoC}{chapter.2}% 39
\BOOKMARK [1][-]{section.2.5}{2.5 Clock \046 Reset for SoC}{chapter.2}% 40
\BOOKMARK [1][-]{section.2.6}{2.6 Memory Map}{chapter.2}% 41
\BOOKMARK [1][-]{section.2.7}{2.7 Interrupt Assignment}{chapter.2}% 42
\BOOKMARK [1][-]{section.2.8}{2.8 Multi-Layer AHB Bus Matrix}{chapter.2}% 43
\BOOKMARK [1][-]{section.2.9}{2.9 Peripheral : RAM \(Instruction / Data\)}{chapter.2}% 44
\BOOKMARK [1][-]{section.2.10}{2.10 Peripheral : SDRAM Controller\)}{chapter.2}% 45
\BOOKMARK [1][-]{section.2.11}{2.11 Peripheral : Peripheral : Interrupt Generator \(INT\137GEN\)}{chapter.2}% 46
\BOOKMARK [1][-]{section.2.12}{2.12 Peripheral : UART}{chapter.2}% 47
\BOOKMARK [1][-]{section.2.13}{2.13 Peripheral : I2C}{chapter.2}% 48
\BOOKMARK [1][-]{section.2.14}{2.14 Peripheral : SPI}{chapter.2}% 49
\BOOKMARK [1][-]{section.2.15}{2.15 Peripheral : GPIO}{chapter.2}% 50
\BOOKMARK [1][-]{section.2.16}{2.16 Using Miscellaneous Features of mmRISC-1}{chapter.2}% 51
\BOOKMARK [0][-]{chapter.3}{3 mmRISC-1 Simulations and Verifications}{}% 52
\BOOKMARK [1][-]{section.3.1}{3.1 Development Environment and Tools}{chapter.3}% 53
\BOOKMARK [1][-]{section.3.2}{3.2 Github Repository Files}{chapter.3}% 54
\BOOKMARK [1][-]{section.3.3}{3.3 RTL Verification Methods}{chapter.3}% 55
\BOOKMARK [1][-]{section.3.4}{3.4 Verification of Floating Point Operations}{chapter.3}% 56
\BOOKMARK [0][-]{chapter.4}{4 mmRISC-1 FPGA Implementation}{}% 57
\BOOKMARK [1][-]{section.4.1}{4.1 FPGA Implementation}{chapter.4}% 58
\BOOKMARK [1][-]{section.4.2}{4.2 JTAG/cJTAG Debugger Interface for OpenOCD}{chapter.4}% 59
\BOOKMARK [1][-]{section.4.3}{4.3 SamplePrograms}{chapter.4}% 60
\BOOKMARK [0][-]{chapter.5}{5 Referenced Documents}{}% 61
\BOOKMARK [1][-]{section.5.1}{5.1 Referenced Documents}{chapter.5}% 62
\BOOKMARK [0][-]{chapter*.207}{}{}% 63
