---
layout: post
title: "VexRiscv: A 32-bit RISC-V Microcontroller"
categories: Project
tags: RISC-V
---

## I. VexRiscv CPU

VexRiscv CPU is a 5-stage 32-bit RISC-V CPU.
The ISA that VexRiscv is using is **rv32i** for the ```SmallestGen```, **rv32im** for ```GenFull```, and **rv32ima** for ```LinuxGen```.

Original [repository](https://github.com/SpinalHDL/VexRiscv). Modified [repository](https://github.com/thuchoang90/VexRiscv).

### I. a) Make

First, git clone the folder:
```shell
$ git clone https://github.com/thuchoang90/VexRiscv.git
$ cd VexRiscv/
$ git submodule update --init --recursive
```

VexRiscv CPU has many build options:
```shell
$ cd VexRiscv/    #go to your VexRiscv folder

for smallest CPU:
$ sbt "runMain vexriscv.demo.GenSmallest"

for GenFull CPU:
$ sbt "runMain vexriscv.demo.GenFull"

for Linux CPU:
$ sbt "runMain vexriscv.demo.LinuxGen"

for Briey SoC (GenFull+bus+devices+IO):
$ sbt "runMain vexriscv.demo.Briey"
```

### I. b) SpinalHDL source-code library

VexRiscv CPUs are constructed based on the SpinalHDL library. Reference [link](https://github.com/SpinalHDL/SpinalHDL).

Actually, this library is downloaded and embedded into the system automatically while we are generating CPUs at those steps above.
However, because it is hard to navigate the sources in an embedded library, it is recommended to git clone the library again in a separated folder for more accessible to search for the library source codes.
```shell
$ git clone https://github.com/SpinalHDL/SpinalHDL.git    #branch master commit 647e8974 on 27-Mar-2020
$ cd SpinalHDL/
$ git submodule update --init --recursive
  #the library source-code are under the folder: lib/src/main/scala/spinal/lib/
```

### I. c) VexRiscv's OpenOCD

OpenOCD tool that custom-made by the SpinalHDL group for this VexRiscv CPU.
*(the generic OpenOCD tool in the [Fresh-Ubuntu-setup](/tutorial/2020/07/23/Fresh-Ubuntu-setup#h-ii-g-openocd) won't work)*
```shell
$ git clone https://github.com/SpinalHDL/openocd_riscv.git vexriscv-openocd
  #branch riscv_spinal commit 92c05420 on 13-Mar-2020
$ cd vexriscv-openocd/
$ git submodule update --init --recursive
$ ./bootstrap
$ ./configure --enable-ftdi --enable-dummy
$ make
$ sudo make install
```

### I. d) Regression test

Self-test using Verilator:
```shell
$ cd VexRiscv/    #go to your VexRiscv folder
$ cd src/test/cpp/regression/

for GenSmallest:
$ make clean run IBUS=SIMPLE DBUS=SIMPLE CSR=no MMU=no DEBUG_PLUGIN=no MUL=no DIV=no

for GenFull:
$ make clean run

for LinuxGen:
$ make clean run IBUS=CACHED DBUS=CACHED DEBUG_PLUGIN=STD DHRYSTONE=yes SUPERVISOR=yes MMU=yes CSR=yes DEBUG_PLUGIN=no COMPRESSED=no MUL=yes DIV=yes LRSC=yes AMO=yes REDO=10 TRACE=no COREMARK=yes LINUX_REGRESSION=yes
```

### I. e) Debug GenFull CPU with Verilator + OpenOCD + GDB

Open three terminals separately: one for Verilator, one for OpenOCD, and one for GDB.
On the first terminal, run Verilator:
```shell
$ cd VexRiscv/                          #go to your VexRiscv folder
$ sbt "runMain vexriscv.demo.GenFull"   #make sure that GenFull is generated
$ cd src/test/cpp/regression/
$ make clean run DEBUG_PLUGIN_EXTERNAL=yes
```

On the second terminal, run OpenOCD:
```shell
$ cd vexriscv_openocd/    #go to your vexriscv_openocd folder
$ src/openocd -c "set VEXRISCV_YAML <cpu0.yaml PATH>" -f tcl/target/vexriscv_sim.cfg
  where <cpu0.yaml PATH> point to the file cpu0.yaml in the VexRiscv folder
  For example:
  $ src/openocd -c "set VEXRISCV_YAML /home/ubuntu/Projects/VexRiscv/cpu0.yaml" -f tcl/target/vexriscv_sim.cfg
```

Finally, on the third terminal, run GDB:
```shell
$ echo $PATH                              #check that if the riscv32im toolchain is on the PATH or not
$ export PATH=/opt/riscv32im/bin/:$PATH   #if not, then export the riscv32im toolchain to the PATH

$ cd VexRiscv/                            #go to your VexRiscv folder
$ riscv32-unknown-elf-gdb src/test/resources/elf/uart.elf   #run the software with gdb tool
$ target remote localhost:3333            #connect to the hardware (right now is emulated by verilator)
$ monitor reset halt
$ load
$ continue                                #after this, it should prints messages to the Verilator terminal
```

* * *

## II. LinuxGen

This section guides how to run Linux with LinuxGen-CPU on Verilator and QEMU.
More details about the LinuxGen CPU can be found at: ```src/main/scala/vexriscv/demo/Linux.scala```

### II. a) Prepare buildroot

To run Linux you need a buildroot. First, prepare your ```vexriscv_buildroot/``` folder.
```shell
$ git clone https://github.com/SpinalHDL/buildroot.git vexriscv_buildroot
$ cd vexriscv_buildroot/
$ git checkout f1bbee4    #commit on 21-Apr-2019
$ git submodule update --init --recursive

$ make spinal_vexriscv_sim_defconfig
$ make -j`nproc`
$ output/host/bin/riscv32-linux-objcopy -O binary output/images/vmlinux output/images/Image
```

### II. b) Simulate on Verilator
```shell
$ echo ${PATH}                            #check that if the riscv32im toolchain is on the PATH or not
$ export PATH=/opt/riscv32im/bin:$PATH    #if not, then export the riscv32im toolchain to the PATH

$ echo ${PATH}                            #check that if the vexriscv_buildroot is on the PATH or not
$ export BUILDROOT=/home/ubuntu/Projects/VexRiscv/vexriscv_buildroot
                                          #if not, then export the vexriscv_buildroot to the PATH

$ cd VexRiscv/                            #go to your VexRiscv folder
$ sbt "runMain vexriscv.demo.LinuxGen"    #make sure that the LinuxGen is generated
$ cd src/main/c/emulator/
$ vi src/config.h

Make sure that you are using the "#define SIM" & comment out the "#define QEMU". Then:
$ make clean all

$ cd ../../../test/cpp/regression/
$ make clean run IBUS=CACHED DBUS=CACHED DEBUG_PLUGIN=STD SUPERVISOR=yes CSR=yes DEBUG_PLUGIN=no COMPRESSED=no LRSC=yes AMO=yes REDO=0 DHRYSTONE=no LINUX_SOC=yes EMULATOR=../../../main/c/emulator/build/emulator.bin VMLINUX=$BUILDROOT/output/images/Image DTB=$BUILDROOT/board/spinal/vexriscv_sim/rv32.dtb RAMDISK=$BUILDROOT/output/images/rootfs.cpio WITH_USER_IO=yes TRACE=no FLOW_INFO=no
```

After this, Linux should be booted on Verilator. After boot, login with ```$ root``` and exit with ```$ poweroff```.

### II. c) Simulate with QEMU
```shell
$ echo ${PATH}                            #check that if the riscv32im toolchain is on the PATH or not
$ export PATH=/opt/riscv32im/bin:$PATH    #if not, then export the riscv32im toolchain to the PATH

$ echo ${PATH}                            #check that if the vexriscv_buildroot is on the PATH or not
$ export BUILDROOT=/home/ubuntu/Projects/VexRiscv/vexriscv_buildroot
                                          #if not, then export the vexriscv_buildroot to the PATH

$ echo ${PATH}                            #check that if the QEMU is on the PATH or not
$ export PATH=/home/ubuntu/Projects/Tools/riscv-qemu/build/riscv32-softmmu/:$PATH
                                          #if not, then export the QEMU to the PATH

$ cd VexRiscv/                            #go to your VexRiscv folder
$ sbt "runMain vexriscv.demo.LinuxGen"    #make sure that the LinuxGen is generated
$ cd src/main/c/emulator/
$ vi src/config.h

Make sure that you are using the "#define QEMU" & comment out the "#define SIM". Then:
$ make clean all

$ cd ../../../                            #go back to the VexRiscv/ folder
$ qemu-system-riscv32 -nographic -machine virt -m 1536M -device loader,file=src/main/c/emulator/build/emulator.bin,addr=0x80000000,cpu-num=0 -device loader,file=$BUILDROOT/board/spinal/vexriscv_sim/rv32.dtb,addr=0xC3000000 -device loader,file=$BUILDROOT/output/images/Image,addr=0xC0000000 -device loader,file=$BUILDROOT/output/images/rootfs.cpio,addr=0xc2000000
```

After this, Linux should be booted on QEMU. After boot, login with ```$ root``` and exit with ```$ poweroff```.

* * *

## III. Briey SoC

Briey SoC is a system consists of GenFull CPU + AXI bus + device modules (RAM, UART, GPIO, etc).

### III. a) Briey SoC software demo

Sample sofwares for Briey SoC can be found at: [github.com/thuchoang90/briey_software](https://github.com/thuchoang90/briey_software)

First, clone the Briey SoC software demo to your local machine.
```shell
$ git clone https://github.com/thuchoang90/briey_software.git
```

This contains the first test demo under the ```test/``` folder, and some other example demos, including chip demos.

### III. b) Debug Briey SoC with Verilator + OpenOCD + GDB

The Verilator emulates the Briey SoC.
If you are using FPGA (or chip), then the real hardware will replace the Verilator. But the running scheme stays the same.

The OpenOCD makes the bridge between hardware and software: the ```vexriscv_openocd/``` prepared in [I.c) VexRiscv's OpenOCD](#i-c-vexriscvs-openocd)).

The GDB is a native tool of the toolchain for debugging the hardware. The GDB can be replaced by other debugging tools such as Eclipse.

To debug the Briey SoC with Verilator + OpenOCD + GDB:
```shell
First, run the Verilator:
$ cd VexRiscv/                            #cd to your VexRiscv folder
$ sbt "runMain vexriscv.demo.Briey"       #make sure that Briey SoC is generated
$ cd src/test/cpp/briey/
$ make clean run
	
Keep the Verilator terminal running, open a second terminal to run OpenOCD:
$ cd vexriscv_openocd/                    #cd to your vexriscv_openocd folder
$ src/openocd -f tcl/interface/jtag_tcp.cfg -c "set BRIEY_CPU0_YAML <cpu0.yaml PATH>" -f tcl/target/briey.cfg
  where <cpu0.yaml PATH> point to the file cpu0.yaml in the VexRiscv folder
  For example:
  $ src/openocd -f tcl/interface/jtag_tcp.cfg -c "set BRIEY_CPU0_YAML /home/ubuntu/Projects/VexRiscv/cpu0.yaml" -f tcl/target/briey.cfg

Keep both Verilator and OpenOCD terminals running, open a third terminal to run GDB:
$ cd briey_software/                      #cd to your briey_software/ folder
$ echo ${PATH}                            #check that if the riscv32im toolchain is on the PATH or not
$ export PATH=/opt/riscv32im/bin:$PATH    #if not, then export the riscv32im toolchain to the PATH
$ riscv32-unknown-elf-gdb test/build/briey.elf
$ target remote localhost:3333
$ monitor reset halt
$ load
$ continue                                #after this, it should print messages in the Verilator terminal
```

### III. c) Debug with Eclipse

Same procedure as [III. b) Debug Briey SoC with Verilator + OpenOCD + GDB](#iii-b-debug-briey-soc-with-verilator--openocd--gdb) with three separated terminals. Just replace the GDB-terminal step with this Eclipse step: the Eclipse tool prepared in [Fresh-Ubuntu-setup](/tutorial/2020/07/23/Fresh-Ubuntu-setup#h-ii-f-eclipse).

Open the Eclipse tool, then import the example software folder:
```
1. File --> Import... --> C/C++ --> Existing Code as Makefile Project --> Next >
2. Browse to the software folder (briey_software/test/ for example)
3. Choose the "Cross GCC" (NOT the "RISC-V Cross GCC")
4. Choose the project name as you wanted, then click Finish
```

After imported, remember to check the file ```resources/gcc.mk``` for the ```RISCV_PATH``` variable for the correct path of your riscv32im toolchain.

To debug the program:
```
1. Right click on the software project --> Debug As --> Debug Configurations...
2. Choose the "GDB OpenOCD Debugging", then choose your debug configurations to debug
```

***note:*** if not yet config your Debug Configurations, then double-click on the "**GDB OpenOCD Debugging**" and follow these images to config it.

*(on the image **number 2**, remember to check the **correct path** for the riscv32im toolchain)*
![DebugConfig](/assets/sources/VexRiscv/debug_configuration.png)

### III. d) Run on FPGA

Same procedure as [III. b) Debug Briey SoC with Verilator + OpenOCD + GDB](#iii-b-debug-briey-soc-with-verilator--openocd--gdb) with three separated terminals. Just replace the Verilator-terminal step with a real hardware on an FPGA.

There are several FPGA demos available: *(click to the link to download the corresponding Quartus project folder)*

* Cyclone IV:
  * [DE2-115](/assets/sources/VexRiscv//DE2_115.rar)
  * [DE0-Nano](/assets/sources/VexRiscv//DE0_nano.rar)
* Cyclone V:
  * [DE1-SoC](/assets/sources/VexRiscv//DE1_SoC.rar)
  * [Arrow SoCKit](/assets/sources/VexRiscv//Arrow_SoCKit.rar)
* Stratix IV:
  * [DE4](/assets/sources/VexRiscv//DE4.rar)
  * [TR4](/assets/sources/VexRiscv//TR4.rar)

All of the demos above are based on the Briey SoC with some modifications to fit in the corresponding FPGA.

Details about JTAG & UART connections of each demo are in the file **README.md** in each of the corresponding folder. Example Eclipse projects are also included in the links.

#### (i) About the JTAG debugger

The demos use the Olimex debugger. Reference [link](https://www.olimex.com/Products/ARM/JTAG/ARM-USB-TINY-H/).

To install the driver for the debugger:
```shell
$ sudo apt-get install libftdi-dev libftdi1
$ sudo vi /etc/udev/rules.d/olimex-arm-usb-tiny-h.rules
```

Then add this single line in the olimex-arm-usb-tiny-h.rules file:
```
SUBSYSTEM=="usb", ACTION=="add", ATTRS{idProduct}=="002a", ATTRS{idVendor}=="15ba", MODE="664", GROUP="plugdev"
```

#### (ii) Run a demo step-by-step

1. Download the corresponding Quartus project folder in the links above and program your FPGA board.
2. Make sure that you have connected the JTAG & UART to the FPGA board with correct connections as written in the **README.md** file.
3. Create OpenOCD terminal: the ```vexriscv_openocd/``` folder prepared in [I.c) VexRiscv's OpenOCD](#i-c-vexriscvs-openocd).

    ```shell
    $ cd vexriscv_openocd/    #cd to your vexriscv_openocd folder
    $ src/openocd -f tcl/interface/ftdi/olimex-arm-usb-tiny-h.cfg -c "set BRIEY_CPU0_YAML <cpu0.yaml PATH>" -f tcl/target/briey.cfg
      where <cpu0.yaml PATH> point to the file cpu0.yaml in the VexRiscv folder
      For example:
      $ src/openocd -f tcl/interface/ftdi/olimex-arm-usb-tiny-h.cfg -c "set BRIEY_CPU0_YAML /home/ubuntu/Projects/VexRiscv/cpu0.yaml" -f tcl/target/briey.cfg
    ```
4. Create UART terminal: *(open a new one, don't close the OpenOCD terminal)*

    ```shell
    $ sudo minicom -b 115200 -D /dev/ttyUSBx
      where x is the number of connected USB-UART device
      For example:
      $ sudo minicom -b 115200 -D /dev/ttyUSB0
    ```
5. Run or debug software *(by GDB or Eclipse)*
  * Using GDB: *(open a new one, don't close the two terminals of OpenOCD & UART)*

    ```shell
    $ echo ${PATH}                            #check that if the riscv32im toolchain is on the PATH or not
    $ export PATH=/opt/riscv32im/bin:$PATH    #if not, then export the riscv32im toolchain to the PATH
    
    $ cd software/                            #go to the software folder inside the Quartus project folder
    $ riscv32-unknown-elf-gdb build/briey.elf
    $ target remote localhost:3333
    $ monitor reset halt
    $ load
    $ continue                                #after this, it should print messages on the UART terminal
    ```
    
  * Using Eclipse: the same as [III. c) Debug with Eclipse](#iii-c-debug-with-eclipse)

#### (iii) Note to update software with changed hardware

The software folders in the links above were already synced up with their corresponding hardwares outside.

So, if you change the hardware properties, you will have to change the software as well. To be specific, mind the ```libs/briey.h``` file for addresses and ```libs/briey.ld``` for linker.

#### (iv) Note for chip demo

For SOTB chip fabricated in Aug. 2019:

- Software demos: **SOTB_Aug2019_\*** folders at [github.com/thuchoang90/briey_software](https://github.com/thuchoang90/briey_software)

- Hardware source: **src/main/scala/vexriscv/demo/Briey_SOTB_Aug2019.scala** file at [github.com/thuchoang90/VexRiscv/tree/dev-chip](https://github.com/thuchoang90/VexRiscv/tree/dev-chip)

For ROHM chip fabricated in Jan. 2020:

- Software demos: **ROHM_Jan2020_\*** folders at [github.com/thuchoang90/briey_software](https://github.com/thuchoang90/briey_software)

- Hardware sources: **src/main/scala/vexriscv/demo/Briey_ROHM_Jan2020.scala** file at [github.com/thuchoang90/VexRiscv/tree/dev-chip](https://github.com/thuchoang90/VexRiscv/tree/dev-chip)
