$date
	Tue Apr  8 17:55:42 2014
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module control_TB $end
$scope module uut $end
$var wire 1 ! clk $end
$var wire 1 " lsb_B $end
$var wire 1 # out_comp $end
$var wire 1 $ reset $end
$var wire 1 % start $end
$var reg 1 & acc $end
$var reg 1 ' load_rst $end
$var reg 1 ( shift_inc $end
$var reg 2 ) state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx )
x(
x'
x&
1%
1$
0#
0"
0!
$end
#10000
0&
0(
1'
b0 )
1!
#20000
0!
#30000
1!
#40000
0!
#50000
0'
b1 )
0$
1!
#60000
0!
#70000
1(
b11 )
1!
#80000
0!
#90000
0(
b1 )
1!
#100000
0!
#110000
1(
b11 )
1!
#120000
0!
#130000
0(
b1 )
1!
#140000
0!
#150000
1(
b11 )
1!
#160000
0!
#170000
0(
b1 )
1!
#180000
0!
#190000
1(
b11 )
1!
#200000
0!
#210000
0(
b1 )
1!
#220000
0!
#230000
1(
b11 )
1!
#240000
0!
#250000
0(
b1 )
1!
#260000
0!
#270000
1(
b11 )
1!
#280000
0!
#290000
0(
b1 )
1!
#300000
0!
#310000
1(
b11 )
1!
#320000
0!
#330000
0(
b1 )
1!
#340000
0!
#350000
1(
b11 )
1!
#360000
0!
#370000
0(
b1 )
1!
#380000
0!
#390000
1(
b11 )
1!
#400000
0!
#410000
0(
b1 )
1!
#420000
0!
#430000
1(
b11 )
1!
#440000
0!
#450000
0(
1'
b0 )
1$
1!
#460000
0!
#470000
1!
#480000
0!
#490000
1!
#500000
0!
#510000
1!
#520000
0!
#530000
1!
#540000
0!
#550000
1!
#560000
0!
#570000
1!
#580000
0!
#590000
1!
#600000
0!
#610000
1!
