#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x55f280e36320 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55f280e30ea0 .scope module, "math_adder_full_nbit" "math_adder_full_nbit" 3 3;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "i_a";
    .port_info 1 /INPUT 4 "i_b";
    .port_info 2 /INPUT 1 "i_c";
    .port_info 3 /OUTPUT 4 "ow_sum";
    .port_info 4 /OUTPUT 1 "ow_carry";
P_0x55f280e321b0 .param/l "N" 0 3 4, +C4<00000000000000000000000000000100>;
o0x7f1345fcfb28 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55f280e60d50 .functor BUFZ 1, o0x7f1345fcfb28, C4<0>, C4<0>, C4<0>;
v0x55f280e5e280_0 .net *"_ivl_33", 0 0, L_0x55f280e60d50;  1 drivers
o0x7f1345fcfac8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x55f280e5e380_0 .net "i_a", 3 0, o0x7f1345fcfac8;  0 drivers
o0x7f1345fcfaf8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x55f280e5e460_0 .net "i_b", 3 0, o0x7f1345fcfaf8;  0 drivers
v0x55f280e5e520_0 .net "i_c", 0 0, o0x7f1345fcfb28;  0 drivers
v0x55f280e5e5e0_0 .net "ow_carry", 0 0, L_0x55f280e61070;  1 drivers
v0x55f280e5e6a0_0 .net "ow_sum", 3 0, L_0x55f280e60dc0;  1 drivers
v0x55f280e5e780_0 .net "w_c", 4 0, L_0x55f280e60e60;  1 drivers
L_0x55f280e5ef20 .part o0x7f1345fcfac8, 0, 1;
L_0x55f280e5f050 .part o0x7f1345fcfaf8, 0, 1;
L_0x55f280e5f180 .part L_0x55f280e60e60, 0, 1;
L_0x55f280e5f780 .part o0x7f1345fcfac8, 1, 1;
L_0x55f280e5f8e0 .part o0x7f1345fcfaf8, 1, 1;
L_0x55f280e5fa10 .part L_0x55f280e60e60, 1, 1;
L_0x55f280e60050 .part o0x7f1345fcfac8, 2, 1;
L_0x55f280e60180 .part o0x7f1345fcfaf8, 2, 1;
L_0x55f280e60300 .part L_0x55f280e60e60, 2, 1;
L_0x55f280e60840 .part o0x7f1345fcfac8, 3, 1;
L_0x55f280e60a60 .part o0x7f1345fcfaf8, 3, 1;
L_0x55f280e60c20 .part L_0x55f280e60e60, 3, 1;
L_0x55f280e60dc0 .concat8 [ 1 1 1 1], L_0x55f280e5e9f0, L_0x55f280e5f2f0, L_0x55f280e5fbb0, L_0x55f280e60410;
LS_0x55f280e60e60_0_0 .concat8 [ 1 1 1 1], L_0x55f280e60d50, L_0x55f280e5edd0, L_0x55f280e5f630, L_0x55f280e5ff00;
LS_0x55f280e60e60_0_4 .concat8 [ 1 0 0 0], L_0x55f280e606f0;
L_0x55f280e60e60 .concat8 [ 4 1 0 0], LS_0x55f280e60e60_0_0, LS_0x55f280e60e60_0_4;
L_0x55f280e61070 .part L_0x55f280e60e60, 4, 1;
S_0x55f280e35b10 .scope generate, "gen_full_adders[0]" "gen_full_adders[0]" 3 19, 3 19 0, S_0x55f280e30ea0;
 .timescale -9 -12;
P_0x55f280e33690 .param/l "i" 0 3 19, +C4<00>;
S_0x55f280e330d0 .scope module, "fa" "math_adder_full" 3 20, 4 4 0, S_0x55f280e35b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i_a";
    .port_info 1 /INPUT 1 "i_b";
    .port_info 2 /INPUT 1 "i_c";
    .port_info 3 /OUTPUT 1 "ow_sum";
    .port_info 4 /OUTPUT 1 "ow_carry";
L_0x55f280e5e900 .functor XOR 1, L_0x55f280e5ef20, L_0x55f280e5f050, C4<0>, C4<0>;
L_0x55f280e5e9f0 .functor XOR 1, L_0x55f280e5e900, L_0x55f280e5f180, C4<0>, C4<0>;
L_0x55f280e5eae0 .functor AND 1, L_0x55f280e5ef20, L_0x55f280e5f050, C4<1>, C4<1>;
L_0x55f280e5ec20 .functor XOR 1, L_0x55f280e5ef20, L_0x55f280e5f050, C4<0>, C4<0>;
L_0x55f280e5ecc0 .functor AND 1, L_0x55f280e5f180, L_0x55f280e5ec20, C4<1>, C4<1>;
L_0x55f280e5edd0 .functor OR 1, L_0x55f280e5eae0, L_0x55f280e5ecc0, C4<0>, C4<0>;
v0x55f280e34620_0 .net *"_ivl_0", 0 0, L_0x55f280e5e900;  1 drivers
v0x55f280e31be0_0 .net *"_ivl_4", 0 0, L_0x55f280e5eae0;  1 drivers
v0x55f280e2f180_0 .net *"_ivl_6", 0 0, L_0x55f280e5ec20;  1 drivers
v0x55f280e342c0_0 .net *"_ivl_8", 0 0, L_0x55f280e5ecc0;  1 drivers
v0x55f280e31880_0 .net "i_a", 0 0, L_0x55f280e5ef20;  1 drivers
v0x55f280e2edc0_0 .net "i_b", 0 0, L_0x55f280e5f050;  1 drivers
v0x55f280e5b830_0 .net "i_c", 0 0, L_0x55f280e5f180;  1 drivers
v0x55f280e5b8f0_0 .net "ow_carry", 0 0, L_0x55f280e5edd0;  1 drivers
v0x55f280e5b9b0_0 .net "ow_sum", 0 0, L_0x55f280e5e9f0;  1 drivers
S_0x55f280e5bb10 .scope generate, "gen_full_adders[1]" "gen_full_adders[1]" 3 19, 3 19 0, S_0x55f280e30ea0;
 .timescale -9 -12;
P_0x55f280e5bce0 .param/l "i" 0 3 19, +C4<01>;
S_0x55f280e5bda0 .scope module, "fa" "math_adder_full" 3 20, 4 4 0, S_0x55f280e5bb10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i_a";
    .port_info 1 /INPUT 1 "i_b";
    .port_info 2 /INPUT 1 "i_c";
    .port_info 3 /OUTPUT 1 "ow_sum";
    .port_info 4 /OUTPUT 1 "ow_carry";
L_0x55f280e5f220 .functor XOR 1, L_0x55f280e5f780, L_0x55f280e5f8e0, C4<0>, C4<0>;
L_0x55f280e5f2f0 .functor XOR 1, L_0x55f280e5f220, L_0x55f280e5fa10, C4<0>, C4<0>;
L_0x55f280e5f390 .functor AND 1, L_0x55f280e5f780, L_0x55f280e5f8e0, C4<1>, C4<1>;
L_0x55f280e5f480 .functor XOR 1, L_0x55f280e5f780, L_0x55f280e5f8e0, C4<0>, C4<0>;
L_0x55f280e5f520 .functor AND 1, L_0x55f280e5fa10, L_0x55f280e5f480, C4<1>, C4<1>;
L_0x55f280e5f630 .functor OR 1, L_0x55f280e5f390, L_0x55f280e5f520, C4<0>, C4<0>;
v0x55f280e5bf80_0 .net *"_ivl_0", 0 0, L_0x55f280e5f220;  1 drivers
v0x55f280e5c080_0 .net *"_ivl_4", 0 0, L_0x55f280e5f390;  1 drivers
v0x55f280e5c160_0 .net *"_ivl_6", 0 0, L_0x55f280e5f480;  1 drivers
v0x55f280e5c220_0 .net *"_ivl_8", 0 0, L_0x55f280e5f520;  1 drivers
v0x55f280e5c300_0 .net "i_a", 0 0, L_0x55f280e5f780;  1 drivers
v0x55f280e5c410_0 .net "i_b", 0 0, L_0x55f280e5f8e0;  1 drivers
v0x55f280e5c4d0_0 .net "i_c", 0 0, L_0x55f280e5fa10;  1 drivers
v0x55f280e5c590_0 .net "ow_carry", 0 0, L_0x55f280e5f630;  1 drivers
v0x55f280e5c650_0 .net "ow_sum", 0 0, L_0x55f280e5f2f0;  1 drivers
S_0x55f280e5c7b0 .scope generate, "gen_full_adders[2]" "gen_full_adders[2]" 3 19, 3 19 0, S_0x55f280e30ea0;
 .timescale -9 -12;
P_0x55f280e5c960 .param/l "i" 0 3 19, +C4<010>;
S_0x55f280e5ca20 .scope module, "fa" "math_adder_full" 3 20, 4 4 0, S_0x55f280e5c7b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i_a";
    .port_info 1 /INPUT 1 "i_b";
    .port_info 2 /INPUT 1 "i_c";
    .port_info 3 /OUTPUT 1 "ow_sum";
    .port_info 4 /OUTPUT 1 "ow_carry";
L_0x55f280e5fb40 .functor XOR 1, L_0x55f280e60050, L_0x55f280e60180, C4<0>, C4<0>;
L_0x55f280e5fbb0 .functor XOR 1, L_0x55f280e5fb40, L_0x55f280e60300, C4<0>, C4<0>;
L_0x55f280e5fc70 .functor AND 1, L_0x55f280e60050, L_0x55f280e60180, C4<1>, C4<1>;
L_0x55f280e5fd80 .functor XOR 1, L_0x55f280e60050, L_0x55f280e60180, C4<0>, C4<0>;
L_0x55f280e5fdf0 .functor AND 1, L_0x55f280e60300, L_0x55f280e5fd80, C4<1>, C4<1>;
L_0x55f280e5ff00 .functor OR 1, L_0x55f280e5fc70, L_0x55f280e5fdf0, C4<0>, C4<0>;
v0x55f280e5cc30_0 .net *"_ivl_0", 0 0, L_0x55f280e5fb40;  1 drivers
v0x55f280e5cd30_0 .net *"_ivl_4", 0 0, L_0x55f280e5fc70;  1 drivers
v0x55f280e5ce10_0 .net *"_ivl_6", 0 0, L_0x55f280e5fd80;  1 drivers
v0x55f280e5cf00_0 .net *"_ivl_8", 0 0, L_0x55f280e5fdf0;  1 drivers
v0x55f280e5cfe0_0 .net "i_a", 0 0, L_0x55f280e60050;  1 drivers
v0x55f280e5d0f0_0 .net "i_b", 0 0, L_0x55f280e60180;  1 drivers
v0x55f280e5d1b0_0 .net "i_c", 0 0, L_0x55f280e60300;  1 drivers
v0x55f280e5d270_0 .net "ow_carry", 0 0, L_0x55f280e5ff00;  1 drivers
v0x55f280e5d330_0 .net "ow_sum", 0 0, L_0x55f280e5fbb0;  1 drivers
S_0x55f280e5d520 .scope generate, "gen_full_adders[3]" "gen_full_adders[3]" 3 19, 3 19 0, S_0x55f280e30ea0;
 .timescale -9 -12;
P_0x55f280e5d6d0 .param/l "i" 0 3 19, +C4<011>;
S_0x55f280e5d7b0 .scope module, "fa" "math_adder_full" 3 20, 4 4 0, S_0x55f280e5d520;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i_a";
    .port_info 1 /INPUT 1 "i_b";
    .port_info 2 /INPUT 1 "i_c";
    .port_info 3 /OUTPUT 1 "ow_sum";
    .port_info 4 /OUTPUT 1 "ow_carry";
L_0x55f280e603a0 .functor XOR 1, L_0x55f280e60840, L_0x55f280e60a60, C4<0>, C4<0>;
L_0x55f280e60410 .functor XOR 1, L_0x55f280e603a0, L_0x55f280e60c20, C4<0>, C4<0>;
L_0x55f280e60480 .functor AND 1, L_0x55f280e60840, L_0x55f280e60a60, C4<1>, C4<1>;
L_0x55f280e60540 .functor XOR 1, L_0x55f280e60840, L_0x55f280e60a60, C4<0>, C4<0>;
L_0x55f280e605e0 .functor AND 1, L_0x55f280e60c20, L_0x55f280e60540, C4<1>, C4<1>;
L_0x55f280e606f0 .functor OR 1, L_0x55f280e60480, L_0x55f280e605e0, C4<0>, C4<0>;
v0x55f280e5d990_0 .net *"_ivl_0", 0 0, L_0x55f280e603a0;  1 drivers
v0x55f280e5da90_0 .net *"_ivl_4", 0 0, L_0x55f280e60480;  1 drivers
v0x55f280e5db70_0 .net *"_ivl_6", 0 0, L_0x55f280e60540;  1 drivers
v0x55f280e5dc60_0 .net *"_ivl_8", 0 0, L_0x55f280e605e0;  1 drivers
v0x55f280e5dd40_0 .net "i_a", 0 0, L_0x55f280e60840;  1 drivers
v0x55f280e5de50_0 .net "i_b", 0 0, L_0x55f280e60a60;  1 drivers
v0x55f280e5df10_0 .net "i_c", 0 0, L_0x55f280e60c20;  1 drivers
v0x55f280e5dfd0_0 .net "ow_carry", 0 0, L_0x55f280e606f0;  1 drivers
v0x55f280e5e090_0 .net "ow_sum", 0 0, L_0x55f280e60410;  1 drivers
S_0x55f280e338e0 .scope module, "iverilog_dump" "iverilog_dump" 5 1;
 .timescale -9 -12;
    .scope S_0x55f280e338e0;
T_0 ;
    %vpi_call/w 5 3 "$dumpfile", "math_adder_full_nbit.fst" {0 0 0};
    %vpi_call/w 5 4 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55f280e30ea0 {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "/home/sean/github/RTLDesignSherpa/rtl/common/math_adder_full_nbit.sv";
    "/home/sean/github/RTLDesignSherpa/rtl/common/math_adder_full.sv";
    "/home/sean/github/RTLDesignSherpa/val/unit/local_sim_build/test_math_adder_full_nbit-n0/iverilog_dump.v";
