// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.1
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="parseEvents,hls_ip_2018_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z007sclg225-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=10.307000,HLS_SYN_LAT=90006,HLS_SYN_TPT=none,HLS_SYN_MEM=32,HLS_SYN_DSP=0,HLS_SYN_FF=779,HLS_SYN_LUT=7015}" *)

module parseEvents (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        data_dout,
        data_empty_n,
        data_read,
        eventsArraySize,
        eventSlice_din,
        eventSlice_full_n,
        eventSlice_write
);

parameter    ap_ST_fsm_state1 = 22'd1;
parameter    ap_ST_fsm_state2 = 22'd2;
parameter    ap_ST_fsm_state3 = 22'd4;
parameter    ap_ST_fsm_pp0_stage0 = 22'd8;
parameter    ap_ST_fsm_pp0_stage1 = 22'd16;
parameter    ap_ST_fsm_pp0_stage2 = 22'd32;
parameter    ap_ST_fsm_pp0_stage3 = 22'd64;
parameter    ap_ST_fsm_pp0_stage4 = 22'd128;
parameter    ap_ST_fsm_pp0_stage5 = 22'd256;
parameter    ap_ST_fsm_pp0_stage6 = 22'd512;
parameter    ap_ST_fsm_pp0_stage7 = 22'd1024;
parameter    ap_ST_fsm_pp0_stage8 = 22'd2048;
parameter    ap_ST_fsm_pp0_stage9 = 22'd4096;
parameter    ap_ST_fsm_pp0_stage10 = 22'd8192;
parameter    ap_ST_fsm_pp0_stage11 = 22'd16384;
parameter    ap_ST_fsm_pp0_stage12 = 22'd32768;
parameter    ap_ST_fsm_pp0_stage13 = 22'd65536;
parameter    ap_ST_fsm_pp0_stage14 = 22'd131072;
parameter    ap_ST_fsm_pp0_stage15 = 22'd262144;
parameter    ap_ST_fsm_pp0_stage16 = 22'd524288;
parameter    ap_ST_fsm_pp0_stage17 = 22'd1048576;
parameter    ap_ST_fsm_state25 = 22'd2097152;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [63:0] data_dout;
input   data_empty_n;
output   data_read;
input  [31:0] eventsArraySize;
output  [31:0] eventSlice_din;
input   eventSlice_full_n;
output   eventSlice_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg data_read;
reg eventSlice_write;

(* fsm_encoding = "none" *) reg   [21:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [1:0] glPLActiveSliceIdx_V;
reg   [1:0] glPLTminus1SliceIdx_s;
reg   [1:0] glPLTminus2SliceIdx_s;
reg   [9:0] glPLSlices_V_0_address0;
reg    glPLSlices_V_0_ce0;
wire   [35:0] glPLSlices_V_0_q0;
reg   [9:0] glPLSlices_V_0_address1;
reg    glPLSlices_V_0_ce1;
reg    glPLSlices_V_0_we1;
wire   [35:0] glPLSlices_V_0_q1;
reg   [9:0] glPLSlices_V_1_address0;
reg    glPLSlices_V_1_ce0;
wire   [35:0] glPLSlices_V_1_q0;
reg   [9:0] glPLSlices_V_1_address1;
reg    glPLSlices_V_1_ce1;
reg    glPLSlices_V_1_we1;
wire   [35:0] glPLSlices_V_1_q1;
reg   [9:0] glPLSlices_V_2_address0;
reg    glPLSlices_V_2_ce0;
wire   [35:0] glPLSlices_V_2_q0;
reg   [9:0] glPLSlices_V_2_address1;
reg    glPLSlices_V_2_ce1;
reg    glPLSlices_V_2_we1;
wire   [35:0] glPLSlices_V_2_q1;
reg   [9:0] glPLSlices_V_3_address0;
reg    glPLSlices_V_3_ce0;
wire   [35:0] glPLSlices_V_3_q0;
reg   [9:0] glPLSlices_V_3_address1;
reg    glPLSlices_V_3_ce1;
reg    glPLSlices_V_3_we1;
wire   [35:0] glPLSlices_V_3_q1;
reg   [9:0] glPLSlices_V_4_address0;
reg    glPLSlices_V_4_ce0;
wire   [35:0] glPLSlices_V_4_q0;
reg   [9:0] glPLSlices_V_4_address1;
reg    glPLSlices_V_4_ce1;
reg    glPLSlices_V_4_we1;
wire   [35:0] glPLSlices_V_4_q1;
reg   [9:0] glPLSlices_V_5_address0;
reg    glPLSlices_V_5_ce0;
wire   [35:0] glPLSlices_V_5_q0;
reg   [9:0] glPLSlices_V_5_address1;
reg    glPLSlices_V_5_ce1;
reg    glPLSlices_V_5_we1;
wire   [35:0] glPLSlices_V_5_q1;
reg   [9:0] glPLSlices_V_6_address0;
reg    glPLSlices_V_6_ce0;
wire   [35:0] glPLSlices_V_6_q0;
reg   [9:0] glPLSlices_V_6_address1;
reg    glPLSlices_V_6_ce1;
reg    glPLSlices_V_6_we1;
wire   [35:0] glPLSlices_V_6_q1;
reg   [9:0] glPLSlices_V_7_address0;
reg    glPLSlices_V_7_ce0;
wire   [35:0] glPLSlices_V_7_q0;
reg   [9:0] glPLSlices_V_7_address1;
reg    glPLSlices_V_7_ce1;
reg    glPLSlices_V_7_we1;
wire   [35:0] glPLSlices_V_7_q1;
reg   [9:0] glPLSlices_V_8_address0;
reg    glPLSlices_V_8_ce0;
wire   [35:0] glPLSlices_V_8_q0;
reg   [9:0] glPLSlices_V_8_address1;
reg    glPLSlices_V_8_ce1;
reg    glPLSlices_V_8_we1;
wire   [35:0] glPLSlices_V_8_q1;
reg   [9:0] glPLSlices_V_9_address0;
reg    glPLSlices_V_9_ce0;
wire   [35:0] glPLSlices_V_9_q0;
reg   [9:0] glPLSlices_V_9_address1;
reg    glPLSlices_V_9_ce1;
reg    glPLSlices_V_9_we1;
wire   [35:0] glPLSlices_V_9_q1;
reg   [9:0] glPLSlices_V_10_address0;
reg    glPLSlices_V_10_ce0;
wire   [35:0] glPLSlices_V_10_q0;
reg   [9:0] glPLSlices_V_10_address1;
reg    glPLSlices_V_10_ce1;
reg    glPLSlices_V_10_we1;
wire   [35:0] glPLSlices_V_10_q1;
reg   [9:0] glPLSlices_V_11_address0;
reg    glPLSlices_V_11_ce0;
wire   [35:0] glPLSlices_V_11_q0;
reg   [9:0] glPLSlices_V_11_address1;
reg    glPLSlices_V_11_ce1;
reg    glPLSlices_V_11_we1;
wire   [35:0] glPLSlices_V_11_q1;
reg   [9:0] glPLSlices_V_12_address0;
reg    glPLSlices_V_12_ce0;
wire   [35:0] glPLSlices_V_12_q0;
reg   [9:0] glPLSlices_V_12_address1;
reg    glPLSlices_V_12_ce1;
reg    glPLSlices_V_12_we1;
wire   [35:0] glPLSlices_V_12_q1;
reg   [9:0] glPLSlices_V_13_address0;
reg    glPLSlices_V_13_ce0;
wire   [35:0] glPLSlices_V_13_q0;
reg   [9:0] glPLSlices_V_13_address1;
reg    glPLSlices_V_13_ce1;
reg    glPLSlices_V_13_we1;
wire   [35:0] glPLSlices_V_13_q1;
reg   [9:0] glPLSlices_V_14_address0;
reg    glPLSlices_V_14_ce0;
wire   [35:0] glPLSlices_V_14_q0;
reg   [9:0] glPLSlices_V_14_address1;
reg    glPLSlices_V_14_ce1;
reg    glPLSlices_V_14_we1;
wire   [35:0] glPLSlices_V_14_q1;
reg   [9:0] glPLSlices_V_15_address0;
reg    glPLSlices_V_15_ce0;
wire   [35:0] glPLSlices_V_15_q0;
reg   [9:0] glPLSlices_V_15_address1;
reg    glPLSlices_V_15_ce1;
reg    glPLSlices_V_15_we1;
wire   [35:0] glPLSlices_V_15_q1;
reg   [3:0] refBlock_V_0_0;
reg   [3:0] targetBlocks_V_0_0;
reg   [3:0] refBlock_V_1_1;
reg   [3:0] targetBlocks_V_1_1;
reg   [3:0] refBlock_V_2_2;
reg   [3:0] targetBlocks_V_2_2;
reg   [3:0] refBlock_V_3_3;
reg   [3:0] targetBlocks_V_3_3;
reg   [3:0] refBlock_V_4_4;
reg   [3:0] targetBlocks_V_4_4;
reg   [3:0] refBlock_V_5_5;
reg   [3:0] targetBlocks_V_5_5;
reg   [3:0] refBlock_V_6_6;
reg   [3:0] targetBlocks_V_6_6;
reg   [3:0] refBlock_V_7_7;
reg   [3:0] targetBlocks_V_7_7;
reg   [3:0] refBlock_V_8_8;
reg   [3:0] targetBlocks_V_8_8;
reg   [3:0] refBlock_V_9_9;
reg   [3:0] targetBlocks_V_9_9;
reg   [3:0] refBlock_V_10_10;
reg   [3:0] targetBlocks_V_10_10;
reg   [3:0] refBlock_V_11_11;
reg   [3:0] targetBlocks_V_11_11;
reg   [3:0] refBlock_V_12_12;
reg   [3:0] targetBlocks_V_12_12;
reg   [3:0] refBlock_V_13_13;
reg   [3:0] targetBlocks_V_13_13;
reg   [3:0] targetBlocks_V_14_1;
reg   [3:0] targetBlocks_V_14_2;
reg   [3:0] targetBlocks_V_14_3;
reg   [3:0] targetBlocks_V_14_4;
reg   [3:0] targetBlocks_V_14_5;
reg   [3:0] targetBlocks_V_14_6;
reg   [3:0] targetBlocks_V_14_7;
reg   [3:0] targetBlocks_V_14_8;
reg   [3:0] targetBlocks_V_14_9;
reg   [3:0] targetBlocks_V_14_10;
reg   [3:0] targetBlocks_V_14_11;
reg   [3:0] targetBlocks_V_14_12;
reg   [3:0] targetBlocks_V_14_13;
reg   [3:0] refBlock_V_14_14;
reg   [3:0] targetBlocks_V_14_14;
reg   [15:0] sum;
reg   [15:0] glCnt;
reg    data_blk_n;
wire    ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage1;
reg   [0:0] tmp_5_reg_3302;
reg    eventSlice_blk_n;
wire    ap_CS_fsm_pp0_stage2;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage2;
reg   [0:0] tmp_5_reg_3302_pp0_iter1_reg;
reg   [30:0] p_08_rec_reg_1453;
wire   [10:0] tmp_6_fu_2578_p2;
reg   [10:0] tmp_6_reg_3297;
wire    ap_CS_fsm_state3;
wire   [0:0] tmp_5_fu_2588_p2;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state4_pp0_stage0_iter0;
wire    ap_block_state22_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [30:0] i_fu_2593_p2;
reg   [30:0] i_reg_3306;
wire   [0:0] tmp_10_fu_2599_p2;
reg   [0:0] tmp_10_reg_3311;
reg   [0:0] tmp_10_reg_3311_pp0_iter1_reg;
wire   [3:0] tmp_28_fu_2605_p1;
reg   [3:0] tmp_28_reg_3315;
reg   [3:0] tmp_28_reg_3315_pp0_iter1_reg;
reg   [14:0] x_reg_3319;
reg    ap_block_state5_pp0_stage1_iter0;
wire    ap_block_state23_pp0_stage1_iter1;
reg    ap_block_pp0_stage1_11001;
reg   [14:0] y_reg_3324;
wire   [0:0] tmp_7_fu_2629_p3;
reg   [0:0] tmp_7_reg_3331;
reg   [3:0] arrayNo_reg_3335;
reg   [9:0] glPLSlices_V_0_addr_reg_3340;
reg   [9:0] glPLSlices_V_1_addr_reg_3346;
reg   [9:0] glPLSlices_V_10_addr_reg_3352;
reg   [9:0] glPLSlices_V_11_addr_reg_3358;
reg   [9:0] glPLSlices_V_12_addr_reg_3364;
reg   [9:0] glPLSlices_V_13_addr_reg_3370;
reg   [9:0] glPLSlices_V_14_addr_reg_3376;
reg   [9:0] glPLSlices_V_15_addr_reg_3382;
reg   [9:0] glPLSlices_V_2_addr_reg_3388;
reg   [9:0] glPLSlices_V_3_addr_reg_3394;
reg   [9:0] glPLSlices_V_4_addr_reg_3400;
reg   [9:0] glPLSlices_V_5_addr_reg_3406;
reg   [9:0] glPLSlices_V_6_addr_reg_3412;
reg   [9:0] glPLSlices_V_7_addr_reg_3418;
reg   [9:0] glPLSlices_V_8_addr_reg_3424;
reg   [9:0] glPLSlices_V_9_addr_reg_3430;
reg   [0:0] tmp_27_reg_3436;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state7_pp0_stage3_iter0;
wire    ap_block_pp0_stage3_11001;
wire   [23:0] tmp1_fu_2948_p2;
reg   [23:0] tmp1_reg_3446;
wire   [24:0] tmp_17_fu_3198_p2;
reg   [24:0] tmp_17_reg_3451;
wire  signed [24:0] tmp_11_cast_fu_3236_p1;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state4;
wire    ap_block_state21_pp0_stage17_iter0;
wire    ap_block_pp0_stage17_subdone;
wire    ap_CS_fsm_pp0_stage17;
wire    ap_block_state6_pp0_stage2_iter0;
reg    ap_block_state24_pp0_stage2_iter1;
reg    ap_block_pp0_stage2_subdone;
wire    grp_calcOF_fu_1565_ap_start;
wire    grp_calcOF_fu_1565_ap_done;
wire    grp_calcOF_fu_1565_ap_idle;
wire    grp_calcOF_fu_1565_ap_ready;
reg    grp_calcOF_fu_1565_ap_ce;
wire   [15:0] grp_calcOF_fu_1565_y;
wire   [9:0] grp_calcOF_fu_1565_glPLSlices_V_0_address0;
wire    grp_calcOF_fu_1565_glPLSlices_V_0_ce0;
wire   [9:0] grp_calcOF_fu_1565_glPLSlices_V_0_address1;
wire    grp_calcOF_fu_1565_glPLSlices_V_0_ce1;
wire   [9:0] grp_calcOF_fu_1565_glPLSlices_V_1_address0;
wire    grp_calcOF_fu_1565_glPLSlices_V_1_ce0;
wire   [9:0] grp_calcOF_fu_1565_glPLSlices_V_1_address1;
wire    grp_calcOF_fu_1565_glPLSlices_V_1_ce1;
wire   [9:0] grp_calcOF_fu_1565_glPLSlices_V_2_address0;
wire    grp_calcOF_fu_1565_glPLSlices_V_2_ce0;
wire   [9:0] grp_calcOF_fu_1565_glPLSlices_V_2_address1;
wire    grp_calcOF_fu_1565_glPLSlices_V_2_ce1;
wire   [9:0] grp_calcOF_fu_1565_glPLSlices_V_3_address0;
wire    grp_calcOF_fu_1565_glPLSlices_V_3_ce0;
wire   [9:0] grp_calcOF_fu_1565_glPLSlices_V_3_address1;
wire    grp_calcOF_fu_1565_glPLSlices_V_3_ce1;
wire   [9:0] grp_calcOF_fu_1565_glPLSlices_V_4_address0;
wire    grp_calcOF_fu_1565_glPLSlices_V_4_ce0;
wire   [9:0] grp_calcOF_fu_1565_glPLSlices_V_4_address1;
wire    grp_calcOF_fu_1565_glPLSlices_V_4_ce1;
wire   [9:0] grp_calcOF_fu_1565_glPLSlices_V_5_address0;
wire    grp_calcOF_fu_1565_glPLSlices_V_5_ce0;
wire   [9:0] grp_calcOF_fu_1565_glPLSlices_V_5_address1;
wire    grp_calcOF_fu_1565_glPLSlices_V_5_ce1;
wire   [9:0] grp_calcOF_fu_1565_glPLSlices_V_6_address0;
wire    grp_calcOF_fu_1565_glPLSlices_V_6_ce0;
wire   [9:0] grp_calcOF_fu_1565_glPLSlices_V_6_address1;
wire    grp_calcOF_fu_1565_glPLSlices_V_6_ce1;
wire   [9:0] grp_calcOF_fu_1565_glPLSlices_V_7_address0;
wire    grp_calcOF_fu_1565_glPLSlices_V_7_ce0;
wire   [9:0] grp_calcOF_fu_1565_glPLSlices_V_7_address1;
wire    grp_calcOF_fu_1565_glPLSlices_V_7_ce1;
wire   [9:0] grp_calcOF_fu_1565_glPLSlices_V_8_address0;
wire    grp_calcOF_fu_1565_glPLSlices_V_8_ce0;
wire   [9:0] grp_calcOF_fu_1565_glPLSlices_V_8_address1;
wire    grp_calcOF_fu_1565_glPLSlices_V_8_ce1;
wire   [9:0] grp_calcOF_fu_1565_glPLSlices_V_9_address0;
wire    grp_calcOF_fu_1565_glPLSlices_V_9_ce0;
wire   [9:0] grp_calcOF_fu_1565_glPLSlices_V_9_address1;
wire    grp_calcOF_fu_1565_glPLSlices_V_9_ce1;
wire   [9:0] grp_calcOF_fu_1565_glPLSlices_V_10_address0;
wire    grp_calcOF_fu_1565_glPLSlices_V_10_ce0;
wire   [9:0] grp_calcOF_fu_1565_glPLSlices_V_10_address1;
wire    grp_calcOF_fu_1565_glPLSlices_V_10_ce1;
wire   [9:0] grp_calcOF_fu_1565_glPLSlices_V_11_address0;
wire    grp_calcOF_fu_1565_glPLSlices_V_11_ce0;
wire   [9:0] grp_calcOF_fu_1565_glPLSlices_V_11_address1;
wire    grp_calcOF_fu_1565_glPLSlices_V_11_ce1;
wire   [9:0] grp_calcOF_fu_1565_glPLSlices_V_12_address0;
wire    grp_calcOF_fu_1565_glPLSlices_V_12_ce0;
wire   [9:0] grp_calcOF_fu_1565_glPLSlices_V_12_address1;
wire    grp_calcOF_fu_1565_glPLSlices_V_12_ce1;
wire   [9:0] grp_calcOF_fu_1565_glPLSlices_V_13_address0;
wire    grp_calcOF_fu_1565_glPLSlices_V_13_ce0;
wire   [9:0] grp_calcOF_fu_1565_glPLSlices_V_13_address1;
wire    grp_calcOF_fu_1565_glPLSlices_V_13_ce1;
wire   [9:0] grp_calcOF_fu_1565_glPLSlices_V_14_address0;
wire    grp_calcOF_fu_1565_glPLSlices_V_14_ce0;
wire   [9:0] grp_calcOF_fu_1565_glPLSlices_V_14_address1;
wire    grp_calcOF_fu_1565_glPLSlices_V_14_ce1;
wire   [9:0] grp_calcOF_fu_1565_glPLSlices_V_15_address0;
wire    grp_calcOF_fu_1565_glPLSlices_V_15_ce0;
wire   [9:0] grp_calcOF_fu_1565_glPLSlices_V_15_address1;
wire    grp_calcOF_fu_1565_glPLSlices_V_15_ce1;
wire   [3:0] grp_calcOF_fu_1565_refBlock_V_0_0;
wire    grp_calcOF_fu_1565_refBlock_V_0_0_ap_vld;
wire   [3:0] grp_calcOF_fu_1565_targetBlocks_V_0_0;
wire    grp_calcOF_fu_1565_targetBlocks_V_0_0_ap_vld;
wire   [3:0] grp_calcOF_fu_1565_refBlock_V_1_1;
wire    grp_calcOF_fu_1565_refBlock_V_1_1_ap_vld;
wire   [3:0] grp_calcOF_fu_1565_targetBlocks_V_1_1;
wire    grp_calcOF_fu_1565_targetBlocks_V_1_1_ap_vld;
wire   [3:0] grp_calcOF_fu_1565_refBlock_V_2_2;
wire    grp_calcOF_fu_1565_refBlock_V_2_2_ap_vld;
wire   [3:0] grp_calcOF_fu_1565_targetBlocks_V_2_2;
wire    grp_calcOF_fu_1565_targetBlocks_V_2_2_ap_vld;
wire   [3:0] grp_calcOF_fu_1565_refBlock_V_3_3;
wire    grp_calcOF_fu_1565_refBlock_V_3_3_ap_vld;
wire   [3:0] grp_calcOF_fu_1565_targetBlocks_V_3_3;
wire    grp_calcOF_fu_1565_targetBlocks_V_3_3_ap_vld;
wire   [3:0] grp_calcOF_fu_1565_refBlock_V_4_4;
wire    grp_calcOF_fu_1565_refBlock_V_4_4_ap_vld;
wire   [3:0] grp_calcOF_fu_1565_targetBlocks_V_4_4;
wire    grp_calcOF_fu_1565_targetBlocks_V_4_4_ap_vld;
wire   [3:0] grp_calcOF_fu_1565_refBlock_V_5_5;
wire    grp_calcOF_fu_1565_refBlock_V_5_5_ap_vld;
wire   [3:0] grp_calcOF_fu_1565_targetBlocks_V_5_5;
wire    grp_calcOF_fu_1565_targetBlocks_V_5_5_ap_vld;
wire   [3:0] grp_calcOF_fu_1565_refBlock_V_6_6;
wire    grp_calcOF_fu_1565_refBlock_V_6_6_ap_vld;
wire   [3:0] grp_calcOF_fu_1565_targetBlocks_V_6_6;
wire    grp_calcOF_fu_1565_targetBlocks_V_6_6_ap_vld;
wire   [3:0] grp_calcOF_fu_1565_refBlock_V_7_7;
wire    grp_calcOF_fu_1565_refBlock_V_7_7_ap_vld;
wire   [3:0] grp_calcOF_fu_1565_targetBlocks_V_7_7;
wire    grp_calcOF_fu_1565_targetBlocks_V_7_7_ap_vld;
wire   [3:0] grp_calcOF_fu_1565_refBlock_V_8_8;
wire    grp_calcOF_fu_1565_refBlock_V_8_8_ap_vld;
wire   [3:0] grp_calcOF_fu_1565_targetBlocks_V_8_8;
wire    grp_calcOF_fu_1565_targetBlocks_V_8_8_ap_vld;
wire   [3:0] grp_calcOF_fu_1565_refBlock_V_9_9;
wire    grp_calcOF_fu_1565_refBlock_V_9_9_ap_vld;
wire   [3:0] grp_calcOF_fu_1565_targetBlocks_V_9_9;
wire    grp_calcOF_fu_1565_targetBlocks_V_9_9_ap_vld;
wire   [3:0] grp_calcOF_fu_1565_refBlock_V_10_10;
wire    grp_calcOF_fu_1565_refBlock_V_10_10_ap_vld;
wire   [3:0] grp_calcOF_fu_1565_targetBlocks_V_10_10;
wire    grp_calcOF_fu_1565_targetBlocks_V_10_10_ap_vld;
wire   [3:0] grp_calcOF_fu_1565_refBlock_V_11_11;
wire    grp_calcOF_fu_1565_refBlock_V_11_11_ap_vld;
wire   [3:0] grp_calcOF_fu_1565_targetBlocks_V_11_11;
wire    grp_calcOF_fu_1565_targetBlocks_V_11_11_ap_vld;
wire   [3:0] grp_calcOF_fu_1565_refBlock_V_12_12;
wire    grp_calcOF_fu_1565_refBlock_V_12_12_ap_vld;
wire   [3:0] grp_calcOF_fu_1565_targetBlocks_V_12_12;
wire    grp_calcOF_fu_1565_targetBlocks_V_12_12_ap_vld;
wire   [3:0] grp_calcOF_fu_1565_refBlock_V_13_13;
wire    grp_calcOF_fu_1565_refBlock_V_13_13_ap_vld;
wire   [3:0] grp_calcOF_fu_1565_targetBlocks_V_13_13;
wire    grp_calcOF_fu_1565_targetBlocks_V_13_13_ap_vld;
wire   [3:0] grp_calcOF_fu_1565_targetBlocks_V_14_1;
wire    grp_calcOF_fu_1565_targetBlocks_V_14_1_ap_vld;
wire   [3:0] grp_calcOF_fu_1565_targetBlocks_V_14_2;
wire    grp_calcOF_fu_1565_targetBlocks_V_14_2_ap_vld;
wire   [3:0] grp_calcOF_fu_1565_targetBlocks_V_14_3;
wire    grp_calcOF_fu_1565_targetBlocks_V_14_3_ap_vld;
wire   [3:0] grp_calcOF_fu_1565_targetBlocks_V_14_4;
wire    grp_calcOF_fu_1565_targetBlocks_V_14_4_ap_vld;
wire   [3:0] grp_calcOF_fu_1565_targetBlocks_V_14_5;
wire    grp_calcOF_fu_1565_targetBlocks_V_14_5_ap_vld;
wire   [3:0] grp_calcOF_fu_1565_targetBlocks_V_14_6;
wire    grp_calcOF_fu_1565_targetBlocks_V_14_6_ap_vld;
wire   [3:0] grp_calcOF_fu_1565_targetBlocks_V_14_7;
wire    grp_calcOF_fu_1565_targetBlocks_V_14_7_ap_vld;
wire   [3:0] grp_calcOF_fu_1565_targetBlocks_V_14_8;
wire    grp_calcOF_fu_1565_targetBlocks_V_14_8_ap_vld;
wire   [3:0] grp_calcOF_fu_1565_targetBlocks_V_14_9;
wire    grp_calcOF_fu_1565_targetBlocks_V_14_9_ap_vld;
wire   [3:0] grp_calcOF_fu_1565_targetBlocks_V_14_10;
wire    grp_calcOF_fu_1565_targetBlocks_V_14_10_ap_vld;
wire   [3:0] grp_calcOF_fu_1565_targetBlocks_V_14_11;
wire    grp_calcOF_fu_1565_targetBlocks_V_14_11_ap_vld;
wire   [3:0] grp_calcOF_fu_1565_targetBlocks_V_14_12;
wire    grp_calcOF_fu_1565_targetBlocks_V_14_12_ap_vld;
wire   [3:0] grp_calcOF_fu_1565_targetBlocks_V_14_13;
wire    grp_calcOF_fu_1565_targetBlocks_V_14_13_ap_vld;
wire   [3:0] grp_calcOF_fu_1565_refBlock_V_14_14;
wire    grp_calcOF_fu_1565_refBlock_V_14_14_ap_vld;
wire   [3:0] grp_calcOF_fu_1565_targetBlocks_V_14_14;
wire    grp_calcOF_fu_1565_targetBlocks_V_14_14_ap_vld;
wire    ap_block_state8_pp0_stage4_iter0_ignore_call0;
wire    ap_block_pp0_stage4_11001;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state9_pp0_stage5_iter0_ignore_call0;
wire    ap_block_pp0_stage5_11001;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state10_pp0_stage6_iter0_ignore_call0;
wire    ap_block_pp0_stage6_11001;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state11_pp0_stage7_iter0_ignore_call0;
wire    ap_block_pp0_stage7_11001;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state12_pp0_stage8_iter0_ignore_call0;
wire    ap_block_pp0_stage8_11001;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_state13_pp0_stage9_iter0_ignore_call0;
wire    ap_block_pp0_stage9_11001;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_state14_pp0_stage10_iter0_ignore_call0;
wire    ap_block_pp0_stage10_11001;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_state15_pp0_stage11_iter0_ignore_call0;
wire    ap_block_pp0_stage11_11001;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_state16_pp0_stage12_iter0_ignore_call0;
wire    ap_block_pp0_stage12_11001;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_state17_pp0_stage13_iter0_ignore_call0;
wire    ap_block_pp0_stage13_11001;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_state18_pp0_stage14_iter0_ignore_call0;
wire    ap_block_pp0_stage14_11001;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_state19_pp0_stage15_iter0_ignore_call0;
wire    ap_block_pp0_stage15_11001;
wire    ap_CS_fsm_pp0_stage15;
wire    ap_block_state20_pp0_stage16_iter0_ignore_call0;
wire    ap_block_pp0_stage16_11001;
wire    ap_CS_fsm_pp0_stage16;
wire    ap_block_state21_pp0_stage17_iter0_ignore_call0;
wire    ap_block_pp0_stage17_11001;
reg   [0:0] glPLActiveSliceIdx_V_2_reg_1357;
wire   [0:0] tmp_fu_2514_p2;
reg   [1:0] glPLActiveSliceIdx_V_3_reg_1371;
reg   [0:0] glPLActiveSliceIdx_V_4_reg_1383;
wire    ap_CS_fsm_state2;
wire   [0:0] tmp_2_fu_2532_p2;
reg   [1:0] glPLActiveSliceIdx_V_5_reg_1395;
reg   [1:0] glPLActiveSliceIdx_V_6_reg_1408;
reg   [0:0] ap_phi_mux_glPLActiveSliceIdx_V_7_phi_fu_1423_p4;
wire   [0:0] tmp_4_fu_2550_p2;
reg   [1:0] ap_phi_mux_glPLActiveSliceIdx_V_8_phi_fu_1434_p4;
reg   [1:0] ap_phi_mux_glPLActiveSliceIdx_V_9_phi_fu_1445_p4;
reg   [30:0] ap_phi_mux_p_08_rec_phi_fu_1457_p4;
wire    ap_block_pp0_stage0;
reg   [3:0] ap_phi_mux_refBlock_V_load_1_ph_phi_fu_1467_p28;
wire   [3:0] ap_phi_reg_pp0_iter1_refBlock_V_load_1_ph_reg_1464;
reg   [3:0] ap_phi_mux_targetBlocks_V_load_s_phi_fu_1500_p54;
wire   [3:0] ap_phi_reg_pp0_iter1_targetBlocks_V_load_s_reg_1497;
reg   [24:0] ap_phi_mux_storemerge_phi_fu_1559_p4;
reg   [24:0] ap_phi_reg_pp0_iter1_storemerge_reg_1556;
reg    ap_block_pp0_stage2_11001;
wire   [24:0] ap_phi_reg_pp0_iter0_storemerge_reg_1556;
reg    grp_calcOF_fu_1565_ap_start_reg;
wire   [15:0] x_cast_fu_2918_p1;
wire    ap_block_pp0_stage3;
wire    ap_block_pp0_stage4;
wire    ap_block_pp0_stage5;
wire    ap_block_pp0_stage6;
wire    ap_block_pp0_stage7;
wire    ap_block_pp0_stage8;
wire    ap_block_pp0_stage9;
wire    ap_block_pp0_stage10;
wire    ap_block_pp0_stage11;
wire    ap_block_pp0_stage12;
wire    ap_block_pp0_stage13;
wire    ap_block_pp0_stage14;
wire    ap_block_pp0_stage15;
wire    ap_block_pp0_stage16;
wire    ap_block_pp0_stage17;
wire  signed [63:0] tmp_8_cast_fu_2662_p1;
reg    ap_block_pp0_stage2_01001;
wire   [15:0] tmp_18_fu_3255_p2;
reg   [15:0] i_op_assign_fu_1094;
wire   [15:0] localCnt_fu_3245_p2;
reg   [35:0] tmp_26_fu_2892_p4;
wire   [1:0] tmp_6_fu_2578_p0;
wire   [31:0] i_cast_fu_2584_p1;
wire   [10:0] tmp_9_cast6_fu_2647_p4;
wire   [10:0] tmp_8_fu_2657_p2;
wire   [16:0] tmp_s_fu_2727_p3;
wire   [35:0] tmpData_V_fu_2690_p18;
wire   [31:0] tmp_15_cast_fu_2734_p1;
wire   [16:0] index_assign_1_s_fu_2746_p2;
wire   [31:0] index_assign_1_cast_fu_2752_p1;
wire   [16:0] index_assign_1_1_fu_2764_p2;
wire   [31:0] index_assign_1_1_cas_fu_2770_p1;
wire   [16:0] index_assign_1_2_fu_2782_p2;
wire   [31:0] index_assign_1_2_cas_fu_2788_p1;
wire   [0:0] tmp_16_fu_2792_p3;
wire   [0:0] tmp_15_fu_2774_p3;
wire   [0:0] tmp_14_fu_2756_p3;
wire   [0:0] tmp_11_fu_2738_p3;
wire   [3:0] p_Result_4_3_fu_2800_p5;
wire   [3:0] tmpTmpData_V_fu_2812_p2;
wire   [0:0] tmp_19_fu_2818_p1;
wire   [63:0] p_Repl2_1_fu_2822_p1;
wire   [0:0] tmp_21_fu_2836_p3;
reg   [35:0] tmp_20_fu_2826_p4;
wire   [63:0] p_Repl2_1_1_fu_2844_p1;
wire   [0:0] tmp_23_fu_2858_p3;
reg   [35:0] tmp_22_fu_2848_p4;
wire   [63:0] p_Repl2_1_2_fu_2866_p1;
wire   [0:0] tmp_25_fu_2880_p3;
reg   [35:0] tmp_24_fu_2870_p4;
wire   [63:0] p_Repl2_1_3_fu_2888_p1;
wire   [22:0] tmp_12_fu_2926_p3;
wire   [16:0] tmp_13_fu_2937_p3;
wire   [23:0] tmp_16_cast_fu_2944_p1;
wire   [23:0] tmp_19_cast_cast_fu_2933_p1;
wire  signed [4:0] tmp_22_cast_fu_3032_p1;
wire  signed [4:0] tmp_23_cast_fu_3171_p1;
wire   [4:0] tmp3_fu_3178_p2;
wire  signed [16:0] tmp3_cast_fu_3184_p1;
wire  signed [16:0] tmp_21_cast_fu_2958_p1;
wire   [16:0] tmp2_fu_3188_p2;
wire  signed [24:0] tmp2_cast_cast_fu_3194_p1;
wire   [24:0] tmp1_cast_fu_3175_p1;
wire  signed [17:0] rhs_V_fu_3212_p1;
wire   [17:0] lhs_V_fu_3204_p1;
wire  signed [17:0] rhs_V_1_cast_fu_3226_p1;
wire   [17:0] r_V_fu_3216_p2;
wire   [17:0] r_V_1_fu_3230_p2;
wire    ap_CS_fsm_state25;
reg   [21:0] ap_NS_fsm;
reg    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_state8_pp0_stage4_iter0;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_state9_pp0_stage5_iter0;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_state10_pp0_stage6_iter0;
wire    ap_block_pp0_stage6_subdone;
wire    ap_block_state11_pp0_stage7_iter0;
wire    ap_block_pp0_stage7_subdone;
wire    ap_block_state12_pp0_stage8_iter0;
wire    ap_block_pp0_stage8_subdone;
wire    ap_block_state13_pp0_stage9_iter0;
wire    ap_block_pp0_stage9_subdone;
wire    ap_block_state14_pp0_stage10_iter0;
wire    ap_block_pp0_stage10_subdone;
wire    ap_block_state15_pp0_stage11_iter0;
wire    ap_block_pp0_stage11_subdone;
wire    ap_block_state16_pp0_stage12_iter0;
wire    ap_block_pp0_stage12_subdone;
wire    ap_block_state17_pp0_stage13_iter0;
wire    ap_block_pp0_stage13_subdone;
wire    ap_block_state18_pp0_stage14_iter0;
wire    ap_block_pp0_stage14_subdone;
wire    ap_block_state19_pp0_stage15_iter0;
wire    ap_block_pp0_stage15_subdone;
wire    ap_block_state20_pp0_stage16_iter0;
wire    ap_block_pp0_stage16_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [10:0] tmp_6_fu_2578_p00;
reg    ap_condition_908;
reg    ap_condition_915;
reg    ap_condition_921;
reg    ap_condition_927;
reg    ap_condition_933;
reg    ap_condition_939;
reg    ap_condition_945;
reg    ap_condition_951;
reg    ap_condition_957;
reg    ap_condition_963;
reg    ap_condition_969;
reg    ap_condition_975;
reg    ap_condition_981;
reg    ap_condition_994;
reg    ap_condition_910;

// power-on initialization
initial begin
#0 ap_CS_fsm = 22'd1;
#0 glPLActiveSliceIdx_V = 2'd0;
#0 glPLTminus1SliceIdx_s = 2'd0;
#0 glPLTminus2SliceIdx_s = 2'd0;
#0 refBlock_V_0_0 = 4'd0;
#0 targetBlocks_V_0_0 = 4'd0;
#0 refBlock_V_1_1 = 4'd0;
#0 targetBlocks_V_1_1 = 4'd0;
#0 refBlock_V_2_2 = 4'd0;
#0 targetBlocks_V_2_2 = 4'd0;
#0 refBlock_V_3_3 = 4'd0;
#0 targetBlocks_V_3_3 = 4'd0;
#0 refBlock_V_4_4 = 4'd0;
#0 targetBlocks_V_4_4 = 4'd0;
#0 refBlock_V_5_5 = 4'd0;
#0 targetBlocks_V_5_5 = 4'd0;
#0 refBlock_V_6_6 = 4'd0;
#0 targetBlocks_V_6_6 = 4'd0;
#0 refBlock_V_7_7 = 4'd0;
#0 targetBlocks_V_7_7 = 4'd0;
#0 refBlock_V_8_8 = 4'd0;
#0 targetBlocks_V_8_8 = 4'd0;
#0 refBlock_V_9_9 = 4'd0;
#0 targetBlocks_V_9_9 = 4'd0;
#0 refBlock_V_10_10 = 4'd0;
#0 targetBlocks_V_10_10 = 4'd0;
#0 refBlock_V_11_11 = 4'd0;
#0 targetBlocks_V_11_11 = 4'd0;
#0 refBlock_V_12_12 = 4'd0;
#0 targetBlocks_V_12_12 = 4'd0;
#0 refBlock_V_13_13 = 4'd0;
#0 targetBlocks_V_13_13 = 4'd0;
#0 targetBlocks_V_14_1 = 4'd0;
#0 targetBlocks_V_14_2 = 4'd0;
#0 targetBlocks_V_14_3 = 4'd0;
#0 targetBlocks_V_14_4 = 4'd0;
#0 targetBlocks_V_14_5 = 4'd0;
#0 targetBlocks_V_14_6 = 4'd0;
#0 targetBlocks_V_14_7 = 4'd0;
#0 targetBlocks_V_14_8 = 4'd0;
#0 targetBlocks_V_14_9 = 4'd0;
#0 targetBlocks_V_14_10 = 4'd0;
#0 targetBlocks_V_14_11 = 4'd0;
#0 targetBlocks_V_14_12 = 4'd0;
#0 targetBlocks_V_14_13 = 4'd0;
#0 refBlock_V_14_14 = 4'd0;
#0 targetBlocks_V_14_14 = 4'd0;
#0 sum = 16'd0;
#0 glCnt = 16'd0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 grp_calcOF_fu_1565_ap_start_reg = 1'b0;
end

parseEvents_glPLScud #(
    .DataWidth( 36 ),
    .AddressRange( 900 ),
    .AddressWidth( 10 ))
glPLSlices_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlices_V_0_address0),
    .ce0(glPLSlices_V_0_ce0),
    .q0(glPLSlices_V_0_q0),
    .address1(glPLSlices_V_0_address1),
    .ce1(glPLSlices_V_0_ce1),
    .we1(glPLSlices_V_0_we1),
    .d1(tmp_26_fu_2892_p4),
    .q1(glPLSlices_V_0_q1)
);

parseEvents_glPLScud #(
    .DataWidth( 36 ),
    .AddressRange( 900 ),
    .AddressWidth( 10 ))
glPLSlices_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlices_V_1_address0),
    .ce0(glPLSlices_V_1_ce0),
    .q0(glPLSlices_V_1_q0),
    .address1(glPLSlices_V_1_address1),
    .ce1(glPLSlices_V_1_ce1),
    .we1(glPLSlices_V_1_we1),
    .d1(tmp_26_fu_2892_p4),
    .q1(glPLSlices_V_1_q1)
);

parseEvents_glPLScud #(
    .DataWidth( 36 ),
    .AddressRange( 900 ),
    .AddressWidth( 10 ))
glPLSlices_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlices_V_2_address0),
    .ce0(glPLSlices_V_2_ce0),
    .q0(glPLSlices_V_2_q0),
    .address1(glPLSlices_V_2_address1),
    .ce1(glPLSlices_V_2_ce1),
    .we1(glPLSlices_V_2_we1),
    .d1(tmp_26_fu_2892_p4),
    .q1(glPLSlices_V_2_q1)
);

parseEvents_glPLScud #(
    .DataWidth( 36 ),
    .AddressRange( 900 ),
    .AddressWidth( 10 ))
glPLSlices_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlices_V_3_address0),
    .ce0(glPLSlices_V_3_ce0),
    .q0(glPLSlices_V_3_q0),
    .address1(glPLSlices_V_3_address1),
    .ce1(glPLSlices_V_3_ce1),
    .we1(glPLSlices_V_3_we1),
    .d1(tmp_26_fu_2892_p4),
    .q1(glPLSlices_V_3_q1)
);

parseEvents_glPLScud #(
    .DataWidth( 36 ),
    .AddressRange( 900 ),
    .AddressWidth( 10 ))
glPLSlices_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlices_V_4_address0),
    .ce0(glPLSlices_V_4_ce0),
    .q0(glPLSlices_V_4_q0),
    .address1(glPLSlices_V_4_address1),
    .ce1(glPLSlices_V_4_ce1),
    .we1(glPLSlices_V_4_we1),
    .d1(tmp_26_fu_2892_p4),
    .q1(glPLSlices_V_4_q1)
);

parseEvents_glPLScud #(
    .DataWidth( 36 ),
    .AddressRange( 900 ),
    .AddressWidth( 10 ))
glPLSlices_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlices_V_5_address0),
    .ce0(glPLSlices_V_5_ce0),
    .q0(glPLSlices_V_5_q0),
    .address1(glPLSlices_V_5_address1),
    .ce1(glPLSlices_V_5_ce1),
    .we1(glPLSlices_V_5_we1),
    .d1(tmp_26_fu_2892_p4),
    .q1(glPLSlices_V_5_q1)
);

parseEvents_glPLScud #(
    .DataWidth( 36 ),
    .AddressRange( 900 ),
    .AddressWidth( 10 ))
glPLSlices_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlices_V_6_address0),
    .ce0(glPLSlices_V_6_ce0),
    .q0(glPLSlices_V_6_q0),
    .address1(glPLSlices_V_6_address1),
    .ce1(glPLSlices_V_6_ce1),
    .we1(glPLSlices_V_6_we1),
    .d1(tmp_26_fu_2892_p4),
    .q1(glPLSlices_V_6_q1)
);

parseEvents_glPLScud #(
    .DataWidth( 36 ),
    .AddressRange( 900 ),
    .AddressWidth( 10 ))
glPLSlices_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlices_V_7_address0),
    .ce0(glPLSlices_V_7_ce0),
    .q0(glPLSlices_V_7_q0),
    .address1(glPLSlices_V_7_address1),
    .ce1(glPLSlices_V_7_ce1),
    .we1(glPLSlices_V_7_we1),
    .d1(tmp_26_fu_2892_p4),
    .q1(glPLSlices_V_7_q1)
);

parseEvents_glPLScud #(
    .DataWidth( 36 ),
    .AddressRange( 900 ),
    .AddressWidth( 10 ))
glPLSlices_V_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlices_V_8_address0),
    .ce0(glPLSlices_V_8_ce0),
    .q0(glPLSlices_V_8_q0),
    .address1(glPLSlices_V_8_address1),
    .ce1(glPLSlices_V_8_ce1),
    .we1(glPLSlices_V_8_we1),
    .d1(tmp_26_fu_2892_p4),
    .q1(glPLSlices_V_8_q1)
);

parseEvents_glPLScud #(
    .DataWidth( 36 ),
    .AddressRange( 900 ),
    .AddressWidth( 10 ))
glPLSlices_V_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlices_V_9_address0),
    .ce0(glPLSlices_V_9_ce0),
    .q0(glPLSlices_V_9_q0),
    .address1(glPLSlices_V_9_address1),
    .ce1(glPLSlices_V_9_ce1),
    .we1(glPLSlices_V_9_we1),
    .d1(tmp_26_fu_2892_p4),
    .q1(glPLSlices_V_9_q1)
);

parseEvents_glPLScud #(
    .DataWidth( 36 ),
    .AddressRange( 900 ),
    .AddressWidth( 10 ))
glPLSlices_V_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlices_V_10_address0),
    .ce0(glPLSlices_V_10_ce0),
    .q0(glPLSlices_V_10_q0),
    .address1(glPLSlices_V_10_address1),
    .ce1(glPLSlices_V_10_ce1),
    .we1(glPLSlices_V_10_we1),
    .d1(tmp_26_fu_2892_p4),
    .q1(glPLSlices_V_10_q1)
);

parseEvents_glPLScud #(
    .DataWidth( 36 ),
    .AddressRange( 900 ),
    .AddressWidth( 10 ))
glPLSlices_V_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlices_V_11_address0),
    .ce0(glPLSlices_V_11_ce0),
    .q0(glPLSlices_V_11_q0),
    .address1(glPLSlices_V_11_address1),
    .ce1(glPLSlices_V_11_ce1),
    .we1(glPLSlices_V_11_we1),
    .d1(tmp_26_fu_2892_p4),
    .q1(glPLSlices_V_11_q1)
);

parseEvents_glPLScud #(
    .DataWidth( 36 ),
    .AddressRange( 900 ),
    .AddressWidth( 10 ))
glPLSlices_V_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlices_V_12_address0),
    .ce0(glPLSlices_V_12_ce0),
    .q0(glPLSlices_V_12_q0),
    .address1(glPLSlices_V_12_address1),
    .ce1(glPLSlices_V_12_ce1),
    .we1(glPLSlices_V_12_we1),
    .d1(tmp_26_fu_2892_p4),
    .q1(glPLSlices_V_12_q1)
);

parseEvents_glPLScud #(
    .DataWidth( 36 ),
    .AddressRange( 900 ),
    .AddressWidth( 10 ))
glPLSlices_V_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlices_V_13_address0),
    .ce0(glPLSlices_V_13_ce0),
    .q0(glPLSlices_V_13_q0),
    .address1(glPLSlices_V_13_address1),
    .ce1(glPLSlices_V_13_ce1),
    .we1(glPLSlices_V_13_we1),
    .d1(tmp_26_fu_2892_p4),
    .q1(glPLSlices_V_13_q1)
);

parseEvents_glPLScud #(
    .DataWidth( 36 ),
    .AddressRange( 900 ),
    .AddressWidth( 10 ))
glPLSlices_V_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlices_V_14_address0),
    .ce0(glPLSlices_V_14_ce0),
    .q0(glPLSlices_V_14_q0),
    .address1(glPLSlices_V_14_address1),
    .ce1(glPLSlices_V_14_ce1),
    .we1(glPLSlices_V_14_we1),
    .d1(tmp_26_fu_2892_p4),
    .q1(glPLSlices_V_14_q1)
);

parseEvents_glPLScud #(
    .DataWidth( 36 ),
    .AddressRange( 900 ),
    .AddressWidth( 10 ))
glPLSlices_V_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlices_V_15_address0),
    .ce0(glPLSlices_V_15_ce0),
    .q0(glPLSlices_V_15_q0),
    .address1(glPLSlices_V_15_address1),
    .ce1(glPLSlices_V_15_ce1),
    .we1(glPLSlices_V_15_we1),
    .d1(tmp_26_fu_2892_p4),
    .q1(glPLSlices_V_15_q1)
);

calcOF grp_calcOF_fu_1565(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_calcOF_fu_1565_ap_start),
    .ap_done(grp_calcOF_fu_1565_ap_done),
    .ap_idle(grp_calcOF_fu_1565_ap_idle),
    .ap_ready(grp_calcOF_fu_1565_ap_ready),
    .ap_ce(grp_calcOF_fu_1565_ap_ce),
    .x(x_cast_fu_2918_p1),
    .y(grp_calcOF_fu_1565_y),
    .glPLTminus1SliceIdx_s(glPLTminus1SliceIdx_s),
    .glPLSlices_V_0_address0(grp_calcOF_fu_1565_glPLSlices_V_0_address0),
    .glPLSlices_V_0_ce0(grp_calcOF_fu_1565_glPLSlices_V_0_ce0),
    .glPLSlices_V_0_q0(glPLSlices_V_0_q0),
    .glPLSlices_V_0_address1(grp_calcOF_fu_1565_glPLSlices_V_0_address1),
    .glPLSlices_V_0_ce1(grp_calcOF_fu_1565_glPLSlices_V_0_ce1),
    .glPLSlices_V_0_q1(glPLSlices_V_0_q1),
    .glPLSlices_V_1_address0(grp_calcOF_fu_1565_glPLSlices_V_1_address0),
    .glPLSlices_V_1_ce0(grp_calcOF_fu_1565_glPLSlices_V_1_ce0),
    .glPLSlices_V_1_q0(glPLSlices_V_1_q0),
    .glPLSlices_V_1_address1(grp_calcOF_fu_1565_glPLSlices_V_1_address1),
    .glPLSlices_V_1_ce1(grp_calcOF_fu_1565_glPLSlices_V_1_ce1),
    .glPLSlices_V_1_q1(glPLSlices_V_1_q1),
    .glPLSlices_V_2_address0(grp_calcOF_fu_1565_glPLSlices_V_2_address0),
    .glPLSlices_V_2_ce0(grp_calcOF_fu_1565_glPLSlices_V_2_ce0),
    .glPLSlices_V_2_q0(glPLSlices_V_2_q0),
    .glPLSlices_V_2_address1(grp_calcOF_fu_1565_glPLSlices_V_2_address1),
    .glPLSlices_V_2_ce1(grp_calcOF_fu_1565_glPLSlices_V_2_ce1),
    .glPLSlices_V_2_q1(glPLSlices_V_2_q1),
    .glPLSlices_V_3_address0(grp_calcOF_fu_1565_glPLSlices_V_3_address0),
    .glPLSlices_V_3_ce0(grp_calcOF_fu_1565_glPLSlices_V_3_ce0),
    .glPLSlices_V_3_q0(glPLSlices_V_3_q0),
    .glPLSlices_V_3_address1(grp_calcOF_fu_1565_glPLSlices_V_3_address1),
    .glPLSlices_V_3_ce1(grp_calcOF_fu_1565_glPLSlices_V_3_ce1),
    .glPLSlices_V_3_q1(glPLSlices_V_3_q1),
    .glPLSlices_V_4_address0(grp_calcOF_fu_1565_glPLSlices_V_4_address0),
    .glPLSlices_V_4_ce0(grp_calcOF_fu_1565_glPLSlices_V_4_ce0),
    .glPLSlices_V_4_q0(glPLSlices_V_4_q0),
    .glPLSlices_V_4_address1(grp_calcOF_fu_1565_glPLSlices_V_4_address1),
    .glPLSlices_V_4_ce1(grp_calcOF_fu_1565_glPLSlices_V_4_ce1),
    .glPLSlices_V_4_q1(glPLSlices_V_4_q1),
    .glPLSlices_V_5_address0(grp_calcOF_fu_1565_glPLSlices_V_5_address0),
    .glPLSlices_V_5_ce0(grp_calcOF_fu_1565_glPLSlices_V_5_ce0),
    .glPLSlices_V_5_q0(glPLSlices_V_5_q0),
    .glPLSlices_V_5_address1(grp_calcOF_fu_1565_glPLSlices_V_5_address1),
    .glPLSlices_V_5_ce1(grp_calcOF_fu_1565_glPLSlices_V_5_ce1),
    .glPLSlices_V_5_q1(glPLSlices_V_5_q1),
    .glPLSlices_V_6_address0(grp_calcOF_fu_1565_glPLSlices_V_6_address0),
    .glPLSlices_V_6_ce0(grp_calcOF_fu_1565_glPLSlices_V_6_ce0),
    .glPLSlices_V_6_q0(glPLSlices_V_6_q0),
    .glPLSlices_V_6_address1(grp_calcOF_fu_1565_glPLSlices_V_6_address1),
    .glPLSlices_V_6_ce1(grp_calcOF_fu_1565_glPLSlices_V_6_ce1),
    .glPLSlices_V_6_q1(glPLSlices_V_6_q1),
    .glPLSlices_V_7_address0(grp_calcOF_fu_1565_glPLSlices_V_7_address0),
    .glPLSlices_V_7_ce0(grp_calcOF_fu_1565_glPLSlices_V_7_ce0),
    .glPLSlices_V_7_q0(glPLSlices_V_7_q0),
    .glPLSlices_V_7_address1(grp_calcOF_fu_1565_glPLSlices_V_7_address1),
    .glPLSlices_V_7_ce1(grp_calcOF_fu_1565_glPLSlices_V_7_ce1),
    .glPLSlices_V_7_q1(glPLSlices_V_7_q1),
    .glPLSlices_V_8_address0(grp_calcOF_fu_1565_glPLSlices_V_8_address0),
    .glPLSlices_V_8_ce0(grp_calcOF_fu_1565_glPLSlices_V_8_ce0),
    .glPLSlices_V_8_q0(glPLSlices_V_8_q0),
    .glPLSlices_V_8_address1(grp_calcOF_fu_1565_glPLSlices_V_8_address1),
    .glPLSlices_V_8_ce1(grp_calcOF_fu_1565_glPLSlices_V_8_ce1),
    .glPLSlices_V_8_q1(glPLSlices_V_8_q1),
    .glPLSlices_V_9_address0(grp_calcOF_fu_1565_glPLSlices_V_9_address0),
    .glPLSlices_V_9_ce0(grp_calcOF_fu_1565_glPLSlices_V_9_ce0),
    .glPLSlices_V_9_q0(glPLSlices_V_9_q0),
    .glPLSlices_V_9_address1(grp_calcOF_fu_1565_glPLSlices_V_9_address1),
    .glPLSlices_V_9_ce1(grp_calcOF_fu_1565_glPLSlices_V_9_ce1),
    .glPLSlices_V_9_q1(glPLSlices_V_9_q1),
    .glPLSlices_V_10_address0(grp_calcOF_fu_1565_glPLSlices_V_10_address0),
    .glPLSlices_V_10_ce0(grp_calcOF_fu_1565_glPLSlices_V_10_ce0),
    .glPLSlices_V_10_q0(glPLSlices_V_10_q0),
    .glPLSlices_V_10_address1(grp_calcOF_fu_1565_glPLSlices_V_10_address1),
    .glPLSlices_V_10_ce1(grp_calcOF_fu_1565_glPLSlices_V_10_ce1),
    .glPLSlices_V_10_q1(glPLSlices_V_10_q1),
    .glPLSlices_V_11_address0(grp_calcOF_fu_1565_glPLSlices_V_11_address0),
    .glPLSlices_V_11_ce0(grp_calcOF_fu_1565_glPLSlices_V_11_ce0),
    .glPLSlices_V_11_q0(glPLSlices_V_11_q0),
    .glPLSlices_V_11_address1(grp_calcOF_fu_1565_glPLSlices_V_11_address1),
    .glPLSlices_V_11_ce1(grp_calcOF_fu_1565_glPLSlices_V_11_ce1),
    .glPLSlices_V_11_q1(glPLSlices_V_11_q1),
    .glPLSlices_V_12_address0(grp_calcOF_fu_1565_glPLSlices_V_12_address0),
    .glPLSlices_V_12_ce0(grp_calcOF_fu_1565_glPLSlices_V_12_ce0),
    .glPLSlices_V_12_q0(glPLSlices_V_12_q0),
    .glPLSlices_V_12_address1(grp_calcOF_fu_1565_glPLSlices_V_12_address1),
    .glPLSlices_V_12_ce1(grp_calcOF_fu_1565_glPLSlices_V_12_ce1),
    .glPLSlices_V_12_q1(glPLSlices_V_12_q1),
    .glPLSlices_V_13_address0(grp_calcOF_fu_1565_glPLSlices_V_13_address0),
    .glPLSlices_V_13_ce0(grp_calcOF_fu_1565_glPLSlices_V_13_ce0),
    .glPLSlices_V_13_q0(glPLSlices_V_13_q0),
    .glPLSlices_V_13_address1(grp_calcOF_fu_1565_glPLSlices_V_13_address1),
    .glPLSlices_V_13_ce1(grp_calcOF_fu_1565_glPLSlices_V_13_ce1),
    .glPLSlices_V_13_q1(glPLSlices_V_13_q1),
    .glPLSlices_V_14_address0(grp_calcOF_fu_1565_glPLSlices_V_14_address0),
    .glPLSlices_V_14_ce0(grp_calcOF_fu_1565_glPLSlices_V_14_ce0),
    .glPLSlices_V_14_q0(glPLSlices_V_14_q0),
    .glPLSlices_V_14_address1(grp_calcOF_fu_1565_glPLSlices_V_14_address1),
    .glPLSlices_V_14_ce1(grp_calcOF_fu_1565_glPLSlices_V_14_ce1),
    .glPLSlices_V_14_q1(glPLSlices_V_14_q1),
    .glPLSlices_V_15_address0(grp_calcOF_fu_1565_glPLSlices_V_15_address0),
    .glPLSlices_V_15_ce0(grp_calcOF_fu_1565_glPLSlices_V_15_ce0),
    .glPLSlices_V_15_q0(glPLSlices_V_15_q0),
    .glPLSlices_V_15_address1(grp_calcOF_fu_1565_glPLSlices_V_15_address1),
    .glPLSlices_V_15_ce1(grp_calcOF_fu_1565_glPLSlices_V_15_ce1),
    .glPLSlices_V_15_q1(glPLSlices_V_15_q1),
    .glPLTminus2SliceIdx_s(glPLTminus2SliceIdx_s),
    .refBlock_V_0_0(grp_calcOF_fu_1565_refBlock_V_0_0),
    .refBlock_V_0_0_ap_vld(grp_calcOF_fu_1565_refBlock_V_0_0_ap_vld),
    .targetBlocks_V_0_0(grp_calcOF_fu_1565_targetBlocks_V_0_0),
    .targetBlocks_V_0_0_ap_vld(grp_calcOF_fu_1565_targetBlocks_V_0_0_ap_vld),
    .refBlock_V_1_1(grp_calcOF_fu_1565_refBlock_V_1_1),
    .refBlock_V_1_1_ap_vld(grp_calcOF_fu_1565_refBlock_V_1_1_ap_vld),
    .targetBlocks_V_1_1(grp_calcOF_fu_1565_targetBlocks_V_1_1),
    .targetBlocks_V_1_1_ap_vld(grp_calcOF_fu_1565_targetBlocks_V_1_1_ap_vld),
    .refBlock_V_2_2(grp_calcOF_fu_1565_refBlock_V_2_2),
    .refBlock_V_2_2_ap_vld(grp_calcOF_fu_1565_refBlock_V_2_2_ap_vld),
    .targetBlocks_V_2_2(grp_calcOF_fu_1565_targetBlocks_V_2_2),
    .targetBlocks_V_2_2_ap_vld(grp_calcOF_fu_1565_targetBlocks_V_2_2_ap_vld),
    .refBlock_V_3_3(grp_calcOF_fu_1565_refBlock_V_3_3),
    .refBlock_V_3_3_ap_vld(grp_calcOF_fu_1565_refBlock_V_3_3_ap_vld),
    .targetBlocks_V_3_3(grp_calcOF_fu_1565_targetBlocks_V_3_3),
    .targetBlocks_V_3_3_ap_vld(grp_calcOF_fu_1565_targetBlocks_V_3_3_ap_vld),
    .refBlock_V_4_4(grp_calcOF_fu_1565_refBlock_V_4_4),
    .refBlock_V_4_4_ap_vld(grp_calcOF_fu_1565_refBlock_V_4_4_ap_vld),
    .targetBlocks_V_4_4(grp_calcOF_fu_1565_targetBlocks_V_4_4),
    .targetBlocks_V_4_4_ap_vld(grp_calcOF_fu_1565_targetBlocks_V_4_4_ap_vld),
    .refBlock_V_5_5(grp_calcOF_fu_1565_refBlock_V_5_5),
    .refBlock_V_5_5_ap_vld(grp_calcOF_fu_1565_refBlock_V_5_5_ap_vld),
    .targetBlocks_V_5_5(grp_calcOF_fu_1565_targetBlocks_V_5_5),
    .targetBlocks_V_5_5_ap_vld(grp_calcOF_fu_1565_targetBlocks_V_5_5_ap_vld),
    .refBlock_V_6_6(grp_calcOF_fu_1565_refBlock_V_6_6),
    .refBlock_V_6_6_ap_vld(grp_calcOF_fu_1565_refBlock_V_6_6_ap_vld),
    .targetBlocks_V_6_6(grp_calcOF_fu_1565_targetBlocks_V_6_6),
    .targetBlocks_V_6_6_ap_vld(grp_calcOF_fu_1565_targetBlocks_V_6_6_ap_vld),
    .refBlock_V_7_7(grp_calcOF_fu_1565_refBlock_V_7_7),
    .refBlock_V_7_7_ap_vld(grp_calcOF_fu_1565_refBlock_V_7_7_ap_vld),
    .targetBlocks_V_7_7(grp_calcOF_fu_1565_targetBlocks_V_7_7),
    .targetBlocks_V_7_7_ap_vld(grp_calcOF_fu_1565_targetBlocks_V_7_7_ap_vld),
    .refBlock_V_8_8(grp_calcOF_fu_1565_refBlock_V_8_8),
    .refBlock_V_8_8_ap_vld(grp_calcOF_fu_1565_refBlock_V_8_8_ap_vld),
    .targetBlocks_V_8_8(grp_calcOF_fu_1565_targetBlocks_V_8_8),
    .targetBlocks_V_8_8_ap_vld(grp_calcOF_fu_1565_targetBlocks_V_8_8_ap_vld),
    .refBlock_V_9_9(grp_calcOF_fu_1565_refBlock_V_9_9),
    .refBlock_V_9_9_ap_vld(grp_calcOF_fu_1565_refBlock_V_9_9_ap_vld),
    .targetBlocks_V_9_9(grp_calcOF_fu_1565_targetBlocks_V_9_9),
    .targetBlocks_V_9_9_ap_vld(grp_calcOF_fu_1565_targetBlocks_V_9_9_ap_vld),
    .refBlock_V_10_10(grp_calcOF_fu_1565_refBlock_V_10_10),
    .refBlock_V_10_10_ap_vld(grp_calcOF_fu_1565_refBlock_V_10_10_ap_vld),
    .targetBlocks_V_10_10(grp_calcOF_fu_1565_targetBlocks_V_10_10),
    .targetBlocks_V_10_10_ap_vld(grp_calcOF_fu_1565_targetBlocks_V_10_10_ap_vld),
    .refBlock_V_11_11(grp_calcOF_fu_1565_refBlock_V_11_11),
    .refBlock_V_11_11_ap_vld(grp_calcOF_fu_1565_refBlock_V_11_11_ap_vld),
    .targetBlocks_V_11_11(grp_calcOF_fu_1565_targetBlocks_V_11_11),
    .targetBlocks_V_11_11_ap_vld(grp_calcOF_fu_1565_targetBlocks_V_11_11_ap_vld),
    .refBlock_V_12_12(grp_calcOF_fu_1565_refBlock_V_12_12),
    .refBlock_V_12_12_ap_vld(grp_calcOF_fu_1565_refBlock_V_12_12_ap_vld),
    .targetBlocks_V_12_12(grp_calcOF_fu_1565_targetBlocks_V_12_12),
    .targetBlocks_V_12_12_ap_vld(grp_calcOF_fu_1565_targetBlocks_V_12_12_ap_vld),
    .refBlock_V_13_13(grp_calcOF_fu_1565_refBlock_V_13_13),
    .refBlock_V_13_13_ap_vld(grp_calcOF_fu_1565_refBlock_V_13_13_ap_vld),
    .targetBlocks_V_13_13(grp_calcOF_fu_1565_targetBlocks_V_13_13),
    .targetBlocks_V_13_13_ap_vld(grp_calcOF_fu_1565_targetBlocks_V_13_13_ap_vld),
    .targetBlocks_V_14_1(grp_calcOF_fu_1565_targetBlocks_V_14_1),
    .targetBlocks_V_14_1_ap_vld(grp_calcOF_fu_1565_targetBlocks_V_14_1_ap_vld),
    .targetBlocks_V_14_2(grp_calcOF_fu_1565_targetBlocks_V_14_2),
    .targetBlocks_V_14_2_ap_vld(grp_calcOF_fu_1565_targetBlocks_V_14_2_ap_vld),
    .targetBlocks_V_14_3(grp_calcOF_fu_1565_targetBlocks_V_14_3),
    .targetBlocks_V_14_3_ap_vld(grp_calcOF_fu_1565_targetBlocks_V_14_3_ap_vld),
    .targetBlocks_V_14_4(grp_calcOF_fu_1565_targetBlocks_V_14_4),
    .targetBlocks_V_14_4_ap_vld(grp_calcOF_fu_1565_targetBlocks_V_14_4_ap_vld),
    .targetBlocks_V_14_5(grp_calcOF_fu_1565_targetBlocks_V_14_5),
    .targetBlocks_V_14_5_ap_vld(grp_calcOF_fu_1565_targetBlocks_V_14_5_ap_vld),
    .targetBlocks_V_14_6(grp_calcOF_fu_1565_targetBlocks_V_14_6),
    .targetBlocks_V_14_6_ap_vld(grp_calcOF_fu_1565_targetBlocks_V_14_6_ap_vld),
    .targetBlocks_V_14_7(grp_calcOF_fu_1565_targetBlocks_V_14_7),
    .targetBlocks_V_14_7_ap_vld(grp_calcOF_fu_1565_targetBlocks_V_14_7_ap_vld),
    .targetBlocks_V_14_8(grp_calcOF_fu_1565_targetBlocks_V_14_8),
    .targetBlocks_V_14_8_ap_vld(grp_calcOF_fu_1565_targetBlocks_V_14_8_ap_vld),
    .targetBlocks_V_14_9(grp_calcOF_fu_1565_targetBlocks_V_14_9),
    .targetBlocks_V_14_9_ap_vld(grp_calcOF_fu_1565_targetBlocks_V_14_9_ap_vld),
    .targetBlocks_V_14_10(grp_calcOF_fu_1565_targetBlocks_V_14_10),
    .targetBlocks_V_14_10_ap_vld(grp_calcOF_fu_1565_targetBlocks_V_14_10_ap_vld),
    .targetBlocks_V_14_11(grp_calcOF_fu_1565_targetBlocks_V_14_11),
    .targetBlocks_V_14_11_ap_vld(grp_calcOF_fu_1565_targetBlocks_V_14_11_ap_vld),
    .targetBlocks_V_14_12(grp_calcOF_fu_1565_targetBlocks_V_14_12),
    .targetBlocks_V_14_12_ap_vld(grp_calcOF_fu_1565_targetBlocks_V_14_12_ap_vld),
    .targetBlocks_V_14_13(grp_calcOF_fu_1565_targetBlocks_V_14_13),
    .targetBlocks_V_14_13_ap_vld(grp_calcOF_fu_1565_targetBlocks_V_14_13_ap_vld),
    .refBlock_V_14_14(grp_calcOF_fu_1565_refBlock_V_14_14),
    .refBlock_V_14_14_ap_vld(grp_calcOF_fu_1565_refBlock_V_14_14_ap_vld),
    .targetBlocks_V_14_14(grp_calcOF_fu_1565_targetBlocks_V_14_14),
    .targetBlocks_V_14_14_ap_vld(grp_calcOF_fu_1565_targetBlocks_V_14_14_ap_vld)
);

parseEvents_mux_1bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 36 ),
    .din1_WIDTH( 36 ),
    .din2_WIDTH( 36 ),
    .din3_WIDTH( 36 ),
    .din4_WIDTH( 36 ),
    .din5_WIDTH( 36 ),
    .din6_WIDTH( 36 ),
    .din7_WIDTH( 36 ),
    .din8_WIDTH( 36 ),
    .din9_WIDTH( 36 ),
    .din10_WIDTH( 36 ),
    .din11_WIDTH( 36 ),
    .din12_WIDTH( 36 ),
    .din13_WIDTH( 36 ),
    .din14_WIDTH( 36 ),
    .din15_WIDTH( 36 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 36 ))
parseEvents_mux_1bkb_U93(
    .din0(glPLSlices_V_0_q0),
    .din1(glPLSlices_V_1_q0),
    .din2(glPLSlices_V_2_q0),
    .din3(glPLSlices_V_3_q0),
    .din4(glPLSlices_V_4_q0),
    .din5(glPLSlices_V_5_q0),
    .din6(glPLSlices_V_6_q0),
    .din7(glPLSlices_V_7_q0),
    .din8(glPLSlices_V_8_q0),
    .din9(glPLSlices_V_9_q0),
    .din10(glPLSlices_V_10_q0),
    .din11(glPLSlices_V_11_q0),
    .din12(glPLSlices_V_12_q0),
    .din13(glPLSlices_V_13_q0),
    .din14(glPLSlices_V_14_q0),
    .din15(glPLSlices_V_15_q0),
    .din16(arrayNo_reg_3335),
    .dout(tmpData_V_fu_2690_p18)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state4) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state3)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp0_exit_iter0_state4) & (((1'b0 == ap_block_pp0_stage17_subdone) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state4);
        end else if ((((1'b0 == ap_block_pp0_stage17_subdone) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if ((1'b1 == ap_CS_fsm_state3)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_calcOF_fu_1565_ap_start_reg <= 1'b0;
    end else begin
        if (((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001))) begin
            grp_calcOF_fu_1565_ap_start_reg <= 1'b1;
        end else if ((grp_calcOF_fu_1565_ap_ready == 1'b1)) begin
            grp_calcOF_fu_1565_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (tmp_10_reg_3311_pp0_iter1_reg == 1'd1) & (tmp_5_reg_3302_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter1_storemerge_reg_1556 <= tmp_11_cast_fu_3236_p1;
    end else if (((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_storemerge_reg_1556 <= ap_phi_reg_pp0_iter0_storemerge_reg_1556;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        if ((tmp_fu_2514_p2 == 1'd0)) begin
            glPLActiveSliceIdx_V_2_reg_1357 <= 1'd0;
        end else if ((tmp_fu_2514_p2 == 1'd1)) begin
            glPLActiveSliceIdx_V_2_reg_1357 <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        if ((tmp_fu_2514_p2 == 1'd0)) begin
            glPLActiveSliceIdx_V_3_reg_1371 <= glPLActiveSliceIdx_V;
        end else if ((tmp_fu_2514_p2 == 1'd1)) begin
            glPLActiveSliceIdx_V_3_reg_1371 <= 2'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        if ((tmp_2_fu_2532_p2 == 1'd0)) begin
            glPLActiveSliceIdx_V_4_reg_1383 <= glPLActiveSliceIdx_V_2_reg_1357;
        end else if ((tmp_2_fu_2532_p2 == 1'd1)) begin
            glPLActiveSliceIdx_V_4_reg_1383 <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        if ((tmp_2_fu_2532_p2 == 1'd0)) begin
            glPLActiveSliceIdx_V_5_reg_1395 <= 2'd1;
        end else if ((tmp_2_fu_2532_p2 == 1'd1)) begin
            glPLActiveSliceIdx_V_5_reg_1395 <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        if ((tmp_2_fu_2532_p2 == 1'd0)) begin
            glPLActiveSliceIdx_V_6_reg_1408 <= glPLActiveSliceIdx_V_3_reg_1371;
        end else if ((tmp_2_fu_2532_p2 == 1'd1)) begin
            glPLActiveSliceIdx_V_6_reg_1408 <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_4_fu_2550_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        glPLTminus1SliceIdx_s <= 2'd2;
    end else if (((tmp_2_fu_2532_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        glPLTminus1SliceIdx_s <= 2'd1;
    end else if (((tmp_fu_2514_p2 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        glPLTminus1SliceIdx_s <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_4_fu_2550_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        glPLTminus2SliceIdx_s <= 2'd1;
    end else if (((tmp_2_fu_2532_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        glPLTminus2SliceIdx_s <= 2'd0;
    end else if (((tmp_fu_2514_p2 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        glPLTminus2SliceIdx_s <= 2'd2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        p_08_rec_reg_1453 <= i_reg_3306;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        p_08_rec_reg_1453 <= 31'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (tmp_7_fu_2629_p3 == 1'd1) & (tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        arrayNo_reg_3335 <= {{data_dout[20:17]}};
        glPLSlices_V_0_addr_reg_3340 <= tmp_8_cast_fu_2662_p1;
        glPLSlices_V_10_addr_reg_3352 <= tmp_8_cast_fu_2662_p1;
        glPLSlices_V_11_addr_reg_3358 <= tmp_8_cast_fu_2662_p1;
        glPLSlices_V_12_addr_reg_3364 <= tmp_8_cast_fu_2662_p1;
        glPLSlices_V_13_addr_reg_3370 <= tmp_8_cast_fu_2662_p1;
        glPLSlices_V_14_addr_reg_3376 <= tmp_8_cast_fu_2662_p1;
        glPLSlices_V_15_addr_reg_3382 <= tmp_8_cast_fu_2662_p1;
        glPLSlices_V_1_addr_reg_3346 <= tmp_8_cast_fu_2662_p1;
        glPLSlices_V_2_addr_reg_3388 <= tmp_8_cast_fu_2662_p1;
        glPLSlices_V_3_addr_reg_3394 <= tmp_8_cast_fu_2662_p1;
        glPLSlices_V_4_addr_reg_3400 <= tmp_8_cast_fu_2662_p1;
        glPLSlices_V_5_addr_reg_3406 <= tmp_8_cast_fu_2662_p1;
        glPLSlices_V_6_addr_reg_3412 <= tmp_8_cast_fu_2662_p1;
        glPLSlices_V_7_addr_reg_3418 <= tmp_8_cast_fu_2662_p1;
        glPLSlices_V_8_addr_reg_3424 <= tmp_8_cast_fu_2662_p1;
        glPLSlices_V_9_addr_reg_3430 <= tmp_8_cast_fu_2662_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_reg_3302_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        glCnt <= tmp_18_fu_3255_p2;
        i_op_assign_fu_1094 <= localCnt_fu_3245_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_glPLActiveSliceIdx_V_7_phi_fu_1423_p4 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        glPLActiveSliceIdx_V <= ap_phi_mux_glPLActiveSliceIdx_V_8_phi_fu_1434_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        i_reg_3306 <= i_fu_2593_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (grp_calcOF_fu_1565_refBlock_V_0_0_ap_vld == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4))) begin
        refBlock_V_0_0 <= grp_calcOF_fu_1565_refBlock_V_0_0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (grp_calcOF_fu_1565_refBlock_V_10_10_ap_vld == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage14))) begin
        refBlock_V_10_10 <= grp_calcOF_fu_1565_refBlock_V_10_10;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (grp_calcOF_fu_1565_refBlock_V_11_11_ap_vld == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15))) begin
        refBlock_V_11_11 <= grp_calcOF_fu_1565_refBlock_V_11_11;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (grp_calcOF_fu_1565_refBlock_V_12_12_ap_vld == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage16))) begin
        refBlock_V_12_12 <= grp_calcOF_fu_1565_refBlock_V_12_12;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_reg_3302 == 1'd1) & (grp_calcOF_fu_1565_refBlock_V_13_13_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage17))) begin
        refBlock_V_13_13 <= grp_calcOF_fu_1565_refBlock_V_13_13;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_5_reg_3302 == 1'd1) & (grp_calcOF_fu_1565_refBlock_V_14_14_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        refBlock_V_14_14 <= grp_calcOF_fu_1565_refBlock_V_14_14;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (grp_calcOF_fu_1565_refBlock_V_1_1_ap_vld == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4))) begin
        refBlock_V_1_1 <= grp_calcOF_fu_1565_refBlock_V_1_1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (grp_calcOF_fu_1565_refBlock_V_2_2_ap_vld == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6))) begin
        refBlock_V_2_2 <= grp_calcOF_fu_1565_refBlock_V_2_2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (grp_calcOF_fu_1565_refBlock_V_3_3_ap_vld == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage7))) begin
        refBlock_V_3_3 <= grp_calcOF_fu_1565_refBlock_V_3_3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (grp_calcOF_fu_1565_refBlock_V_4_4_ap_vld == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage8))) begin
        refBlock_V_4_4 <= grp_calcOF_fu_1565_refBlock_V_4_4;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (grp_calcOF_fu_1565_refBlock_V_5_5_ap_vld == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage9))) begin
        refBlock_V_5_5 <= grp_calcOF_fu_1565_refBlock_V_5_5;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (grp_calcOF_fu_1565_refBlock_V_6_6_ap_vld == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage10))) begin
        refBlock_V_6_6 <= grp_calcOF_fu_1565_refBlock_V_6_6;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (grp_calcOF_fu_1565_refBlock_V_7_7_ap_vld == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage11))) begin
        refBlock_V_7_7 <= grp_calcOF_fu_1565_refBlock_V_7_7;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (grp_calcOF_fu_1565_refBlock_V_8_8_ap_vld == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage12))) begin
        refBlock_V_8_8 <= grp_calcOF_fu_1565_refBlock_V_8_8;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (grp_calcOF_fu_1565_refBlock_V_9_9_ap_vld == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage13))) begin
        refBlock_V_9_9 <= grp_calcOF_fu_1565_refBlock_V_9_9;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (grp_calcOF_fu_1565_targetBlocks_V_0_0_ap_vld == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5))) begin
        targetBlocks_V_0_0 <= grp_calcOF_fu_1565_targetBlocks_V_0_0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (grp_calcOF_fu_1565_targetBlocks_V_10_10_ap_vld == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage14))) begin
        targetBlocks_V_10_10 <= grp_calcOF_fu_1565_targetBlocks_V_10_10;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (grp_calcOF_fu_1565_targetBlocks_V_11_11_ap_vld == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15))) begin
        targetBlocks_V_11_11 <= grp_calcOF_fu_1565_targetBlocks_V_11_11;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (grp_calcOF_fu_1565_targetBlocks_V_12_12_ap_vld == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage16))) begin
        targetBlocks_V_12_12 <= grp_calcOF_fu_1565_targetBlocks_V_12_12;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_reg_3302 == 1'd1) & (grp_calcOF_fu_1565_targetBlocks_V_13_13_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage17))) begin
        targetBlocks_V_13_13 <= grp_calcOF_fu_1565_targetBlocks_V_13_13;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_5_reg_3302 == 1'd1) & (grp_calcOF_fu_1565_targetBlocks_V_14_1_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        targetBlocks_V_14_1 <= grp_calcOF_fu_1565_targetBlocks_V_14_1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_5_reg_3302 == 1'd1) & (grp_calcOF_fu_1565_targetBlocks_V_14_10_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        targetBlocks_V_14_10 <= grp_calcOF_fu_1565_targetBlocks_V_14_10;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_5_reg_3302 == 1'd1) & (grp_calcOF_fu_1565_targetBlocks_V_14_11_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        targetBlocks_V_14_11 <= grp_calcOF_fu_1565_targetBlocks_V_14_11;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_5_reg_3302 == 1'd1) & (grp_calcOF_fu_1565_targetBlocks_V_14_12_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        targetBlocks_V_14_12 <= grp_calcOF_fu_1565_targetBlocks_V_14_12;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_5_reg_3302 == 1'd1) & (grp_calcOF_fu_1565_targetBlocks_V_14_13_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        targetBlocks_V_14_13 <= grp_calcOF_fu_1565_targetBlocks_V_14_13;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_5_reg_3302 == 1'd1) & (grp_calcOF_fu_1565_targetBlocks_V_14_14_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        targetBlocks_V_14_14 <= grp_calcOF_fu_1565_targetBlocks_V_14_14;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_5_reg_3302 == 1'd1) & (grp_calcOF_fu_1565_targetBlocks_V_14_2_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        targetBlocks_V_14_2 <= grp_calcOF_fu_1565_targetBlocks_V_14_2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_5_reg_3302 == 1'd1) & (grp_calcOF_fu_1565_targetBlocks_V_14_3_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        targetBlocks_V_14_3 <= grp_calcOF_fu_1565_targetBlocks_V_14_3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_5_reg_3302 == 1'd1) & (grp_calcOF_fu_1565_targetBlocks_V_14_4_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        targetBlocks_V_14_4 <= grp_calcOF_fu_1565_targetBlocks_V_14_4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_5_reg_3302 == 1'd1) & (grp_calcOF_fu_1565_targetBlocks_V_14_5_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        targetBlocks_V_14_5 <= grp_calcOF_fu_1565_targetBlocks_V_14_5;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_5_reg_3302 == 1'd1) & (grp_calcOF_fu_1565_targetBlocks_V_14_6_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        targetBlocks_V_14_6 <= grp_calcOF_fu_1565_targetBlocks_V_14_6;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_5_reg_3302 == 1'd1) & (grp_calcOF_fu_1565_targetBlocks_V_14_7_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        targetBlocks_V_14_7 <= grp_calcOF_fu_1565_targetBlocks_V_14_7;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_5_reg_3302 == 1'd1) & (grp_calcOF_fu_1565_targetBlocks_V_14_8_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        targetBlocks_V_14_8 <= grp_calcOF_fu_1565_targetBlocks_V_14_8;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_5_reg_3302 == 1'd1) & (grp_calcOF_fu_1565_targetBlocks_V_14_9_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        targetBlocks_V_14_9 <= grp_calcOF_fu_1565_targetBlocks_V_14_9;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (grp_calcOF_fu_1565_targetBlocks_V_1_1_ap_vld == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5))) begin
        targetBlocks_V_1_1 <= grp_calcOF_fu_1565_targetBlocks_V_1_1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (grp_calcOF_fu_1565_targetBlocks_V_2_2_ap_vld == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6))) begin
        targetBlocks_V_2_2 <= grp_calcOF_fu_1565_targetBlocks_V_2_2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (grp_calcOF_fu_1565_targetBlocks_V_3_3_ap_vld == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage7))) begin
        targetBlocks_V_3_3 <= grp_calcOF_fu_1565_targetBlocks_V_3_3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (grp_calcOF_fu_1565_targetBlocks_V_4_4_ap_vld == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage8))) begin
        targetBlocks_V_4_4 <= grp_calcOF_fu_1565_targetBlocks_V_4_4;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (grp_calcOF_fu_1565_targetBlocks_V_5_5_ap_vld == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage9))) begin
        targetBlocks_V_5_5 <= grp_calcOF_fu_1565_targetBlocks_V_5_5;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (grp_calcOF_fu_1565_targetBlocks_V_6_6_ap_vld == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage10))) begin
        targetBlocks_V_6_6 <= grp_calcOF_fu_1565_targetBlocks_V_6_6;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (grp_calcOF_fu_1565_targetBlocks_V_7_7_ap_vld == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage11))) begin
        targetBlocks_V_7_7 <= grp_calcOF_fu_1565_targetBlocks_V_7_7;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (grp_calcOF_fu_1565_targetBlocks_V_8_8_ap_vld == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage12))) begin
        targetBlocks_V_8_8 <= grp_calcOF_fu_1565_targetBlocks_V_8_8;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (grp_calcOF_fu_1565_targetBlocks_V_9_9_ap_vld == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage13))) begin
        targetBlocks_V_9_9 <= grp_calcOF_fu_1565_targetBlocks_V_9_9;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (tmp_10_reg_3311 == 1'd0) & (tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        tmp1_reg_3446 <= tmp1_fu_2948_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_5_fu_2588_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_10_reg_3311 <= tmp_10_fu_2599_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_10_reg_3311_pp0_iter1_reg <= tmp_10_reg_3311;
        tmp_28_reg_3315_pp0_iter1_reg <= tmp_28_reg_3315;
        tmp_5_reg_3302 <= tmp_5_fu_2588_p2;
        tmp_5_reg_3302_pp0_iter1_reg <= tmp_5_reg_3302;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (tmp_10_reg_3311_pp0_iter1_reg == 1'd0) & (tmp_5_reg_3302_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_17_reg_3451 <= tmp_17_fu_3198_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (tmp_10_reg_3311 == 1'd0) & (tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_27_reg_3436 <= data_dout[32'd1];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_10_fu_2599_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_5_fu_2588_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_28_reg_3315 <= tmp_28_fu_2605_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        tmp_6_reg_3297[10 : 2] <= tmp_6_fu_2578_p2[10 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_7_reg_3331 <= data_dout[32'd1];
        x_reg_3319 <= {{data_dout[31:17]}};
        y_reg_3324 <= {{data_dout[16:2]}};
    end
end

always @ (*) begin
    if ((tmp_5_fu_2588_p2 == 1'd0)) begin
        ap_condition_pp0_exit_iter0_state4 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state4 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        if ((tmp_4_fu_2550_p2 == 1'd0)) begin
            ap_phi_mux_glPLActiveSliceIdx_V_7_phi_fu_1423_p4 = glPLActiveSliceIdx_V_4_reg_1383;
        end else if ((tmp_4_fu_2550_p2 == 1'd1)) begin
            ap_phi_mux_glPLActiveSliceIdx_V_7_phi_fu_1423_p4 = 1'd1;
        end else begin
            ap_phi_mux_glPLActiveSliceIdx_V_7_phi_fu_1423_p4 = 'bx;
        end
    end else begin
        ap_phi_mux_glPLActiveSliceIdx_V_7_phi_fu_1423_p4 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        if ((tmp_4_fu_2550_p2 == 1'd0)) begin
            ap_phi_mux_glPLActiveSliceIdx_V_8_phi_fu_1434_p4 = glPLActiveSliceIdx_V_5_reg_1395;
        end else if ((tmp_4_fu_2550_p2 == 1'd1)) begin
            ap_phi_mux_glPLActiveSliceIdx_V_8_phi_fu_1434_p4 = 2'd0;
        end else begin
            ap_phi_mux_glPLActiveSliceIdx_V_8_phi_fu_1434_p4 = 'bx;
        end
    end else begin
        ap_phi_mux_glPLActiveSliceIdx_V_8_phi_fu_1434_p4 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        if ((tmp_4_fu_2550_p2 == 1'd0)) begin
            ap_phi_mux_glPLActiveSliceIdx_V_9_phi_fu_1445_p4 = glPLActiveSliceIdx_V_6_reg_1408;
        end else if ((tmp_4_fu_2550_p2 == 1'd1)) begin
            ap_phi_mux_glPLActiveSliceIdx_V_9_phi_fu_1445_p4 = 2'd0;
        end else begin
            ap_phi_mux_glPLActiveSliceIdx_V_9_phi_fu_1445_p4 = 'bx;
        end
    end else begin
        ap_phi_mux_glPLActiveSliceIdx_V_9_phi_fu_1445_p4 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_p_08_rec_phi_fu_1457_p4 = i_reg_3306;
    end else begin
        ap_phi_mux_p_08_rec_phi_fu_1457_p4 = p_08_rec_reg_1453;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_910)) begin
        if ((1'b1 == ap_condition_994)) begin
            ap_phi_mux_refBlock_V_load_1_ph_phi_fu_1467_p28 = refBlock_V_14_14;
        end else if ((1'b1 == ap_condition_981)) begin
            ap_phi_mux_refBlock_V_load_1_ph_phi_fu_1467_p28 = refBlock_V_13_13;
        end else if ((1'b1 == ap_condition_975)) begin
            ap_phi_mux_refBlock_V_load_1_ph_phi_fu_1467_p28 = refBlock_V_12_12;
        end else if ((1'b1 == ap_condition_969)) begin
            ap_phi_mux_refBlock_V_load_1_ph_phi_fu_1467_p28 = refBlock_V_11_11;
        end else if ((1'b1 == ap_condition_963)) begin
            ap_phi_mux_refBlock_V_load_1_ph_phi_fu_1467_p28 = refBlock_V_10_10;
        end else if ((1'b1 == ap_condition_957)) begin
            ap_phi_mux_refBlock_V_load_1_ph_phi_fu_1467_p28 = refBlock_V_9_9;
        end else if ((1'b1 == ap_condition_951)) begin
            ap_phi_mux_refBlock_V_load_1_ph_phi_fu_1467_p28 = refBlock_V_8_8;
        end else if ((1'b1 == ap_condition_945)) begin
            ap_phi_mux_refBlock_V_load_1_ph_phi_fu_1467_p28 = refBlock_V_7_7;
        end else if ((1'b1 == ap_condition_939)) begin
            ap_phi_mux_refBlock_V_load_1_ph_phi_fu_1467_p28 = refBlock_V_6_6;
        end else if ((1'b1 == ap_condition_933)) begin
            ap_phi_mux_refBlock_V_load_1_ph_phi_fu_1467_p28 = refBlock_V_5_5;
        end else if ((1'b1 == ap_condition_927)) begin
            ap_phi_mux_refBlock_V_load_1_ph_phi_fu_1467_p28 = refBlock_V_4_4;
        end else if ((1'b1 == ap_condition_921)) begin
            ap_phi_mux_refBlock_V_load_1_ph_phi_fu_1467_p28 = refBlock_V_3_3;
        end else if ((1'b1 == ap_condition_915)) begin
            ap_phi_mux_refBlock_V_load_1_ph_phi_fu_1467_p28 = refBlock_V_2_2;
        end else if ((1'b1 == ap_condition_908)) begin
            ap_phi_mux_refBlock_V_load_1_ph_phi_fu_1467_p28 = refBlock_V_1_1;
        end else begin
            ap_phi_mux_refBlock_V_load_1_ph_phi_fu_1467_p28 = ap_phi_reg_pp0_iter1_refBlock_V_load_1_ph_reg_1464;
        end
    end else begin
        ap_phi_mux_refBlock_V_load_1_ph_phi_fu_1467_p28 = ap_phi_reg_pp0_iter1_refBlock_V_load_1_ph_reg_1464;
    end
end

always @ (*) begin
    if (((tmp_10_reg_3311_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (tmp_5_reg_3302_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_phi_mux_storemerge_phi_fu_1559_p4 = tmp_17_reg_3451;
    end else begin
        ap_phi_mux_storemerge_phi_fu_1559_p4 = ap_phi_reg_pp0_iter1_storemerge_reg_1556;
    end
end

always @ (*) begin
    if (~(1'b1 == 1'b1)) begin
        ap_phi_mux_targetBlocks_V_load_s_phi_fu_1500_p54 = targetBlocks_V_14_13;
    end else if (~(1'b1 == 1'b1)) begin
        ap_phi_mux_targetBlocks_V_load_s_phi_fu_1500_p54 = targetBlocks_V_14_12;
    end else if (~(1'b1 == 1'b1)) begin
        ap_phi_mux_targetBlocks_V_load_s_phi_fu_1500_p54 = targetBlocks_V_14_11;
    end else if (~(1'b1 == 1'b1)) begin
        ap_phi_mux_targetBlocks_V_load_s_phi_fu_1500_p54 = targetBlocks_V_14_10;
    end else if (~(1'b1 == 1'b1)) begin
        ap_phi_mux_targetBlocks_V_load_s_phi_fu_1500_p54 = targetBlocks_V_14_9;
    end else if (~(1'b1 == 1'b1)) begin
        ap_phi_mux_targetBlocks_V_load_s_phi_fu_1500_p54 = targetBlocks_V_14_8;
    end else if (~(1'b1 == 1'b1)) begin
        ap_phi_mux_targetBlocks_V_load_s_phi_fu_1500_p54 = targetBlocks_V_14_7;
    end else if (~(1'b1 == 1'b1)) begin
        ap_phi_mux_targetBlocks_V_load_s_phi_fu_1500_p54 = targetBlocks_V_14_6;
    end else if (~(1'b1 == 1'b1)) begin
        ap_phi_mux_targetBlocks_V_load_s_phi_fu_1500_p54 = targetBlocks_V_14_5;
    end else if (~(1'b1 == 1'b1)) begin
        ap_phi_mux_targetBlocks_V_load_s_phi_fu_1500_p54 = targetBlocks_V_14_4;
    end else if (~(1'b1 == 1'b1)) begin
        ap_phi_mux_targetBlocks_V_load_s_phi_fu_1500_p54 = targetBlocks_V_14_3;
    end else if (~(1'b1 == 1'b1)) begin
        ap_phi_mux_targetBlocks_V_load_s_phi_fu_1500_p54 = targetBlocks_V_14_2;
    end else if (~(1'b1 == 1'b1)) begin
        ap_phi_mux_targetBlocks_V_load_s_phi_fu_1500_p54 = targetBlocks_V_14_1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (((tmp_28_reg_3315_pp0_iter1_reg == 4'd15) & (tmp_10_reg_3311_pp0_iter1_reg == 1'd0) & (tmp_5_reg_3302_pp0_iter1_reg == 1'd1)) | ((tmp_28_reg_3315_pp0_iter1_reg == 4'd14) & (tmp_10_reg_3311_pp0_iter1_reg == 1'd0) & (tmp_5_reg_3302_pp0_iter1_reg == 1'd1)) | ((tmp_10_reg_3311_pp0_iter1_reg == 1'd0) & (tmp_5_reg_3302_pp0_iter1_reg == 1'd1) & (tmp_28_reg_3315_pp0_iter1_reg == 4'd0))))) begin
        ap_phi_mux_targetBlocks_V_load_s_phi_fu_1500_p54 = targetBlocks_V_14_14;
    end else if (((tmp_28_reg_3315_pp0_iter1_reg == 4'd13) & (tmp_10_reg_3311_pp0_iter1_reg == 1'd0) & (tmp_5_reg_3302_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_mux_targetBlocks_V_load_s_phi_fu_1500_p54 = targetBlocks_V_13_13;
    end else if (((tmp_28_reg_3315_pp0_iter1_reg == 4'd12) & (tmp_10_reg_3311_pp0_iter1_reg == 1'd0) & (tmp_5_reg_3302_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_mux_targetBlocks_V_load_s_phi_fu_1500_p54 = targetBlocks_V_12_12;
    end else if (((tmp_28_reg_3315_pp0_iter1_reg == 4'd11) & (tmp_10_reg_3311_pp0_iter1_reg == 1'd0) & (tmp_5_reg_3302_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_mux_targetBlocks_V_load_s_phi_fu_1500_p54 = targetBlocks_V_11_11;
    end else if (((tmp_28_reg_3315_pp0_iter1_reg == 4'd10) & (tmp_10_reg_3311_pp0_iter1_reg == 1'd0) & (tmp_5_reg_3302_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_mux_targetBlocks_V_load_s_phi_fu_1500_p54 = targetBlocks_V_10_10;
    end else if (((tmp_28_reg_3315_pp0_iter1_reg == 4'd9) & (tmp_10_reg_3311_pp0_iter1_reg == 1'd0) & (tmp_5_reg_3302_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_mux_targetBlocks_V_load_s_phi_fu_1500_p54 = targetBlocks_V_9_9;
    end else if (((tmp_28_reg_3315_pp0_iter1_reg == 4'd8) & (tmp_10_reg_3311_pp0_iter1_reg == 1'd0) & (tmp_5_reg_3302_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_mux_targetBlocks_V_load_s_phi_fu_1500_p54 = targetBlocks_V_8_8;
    end else if (((tmp_28_reg_3315_pp0_iter1_reg == 4'd7) & (tmp_10_reg_3311_pp0_iter1_reg == 1'd0) & (tmp_5_reg_3302_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_mux_targetBlocks_V_load_s_phi_fu_1500_p54 = targetBlocks_V_7_7;
    end else if (((tmp_28_reg_3315_pp0_iter1_reg == 4'd6) & (tmp_10_reg_3311_pp0_iter1_reg == 1'd0) & (tmp_5_reg_3302_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_mux_targetBlocks_V_load_s_phi_fu_1500_p54 = targetBlocks_V_6_6;
    end else if (((tmp_28_reg_3315_pp0_iter1_reg == 4'd5) & (tmp_10_reg_3311_pp0_iter1_reg == 1'd0) & (tmp_5_reg_3302_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_mux_targetBlocks_V_load_s_phi_fu_1500_p54 = targetBlocks_V_5_5;
    end else if (((tmp_28_reg_3315_pp0_iter1_reg == 4'd4) & (tmp_10_reg_3311_pp0_iter1_reg == 1'd0) & (tmp_5_reg_3302_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_mux_targetBlocks_V_load_s_phi_fu_1500_p54 = targetBlocks_V_4_4;
    end else if (((tmp_28_reg_3315_pp0_iter1_reg == 4'd3) & (tmp_10_reg_3311_pp0_iter1_reg == 1'd0) & (tmp_5_reg_3302_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_mux_targetBlocks_V_load_s_phi_fu_1500_p54 = targetBlocks_V_3_3;
    end else if (((tmp_28_reg_3315_pp0_iter1_reg == 4'd2) & (tmp_10_reg_3311_pp0_iter1_reg == 1'd0) & (tmp_5_reg_3302_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_mux_targetBlocks_V_load_s_phi_fu_1500_p54 = targetBlocks_V_2_2;
    end else if (((tmp_28_reg_3315_pp0_iter1_reg == 4'd1) & (tmp_10_reg_3311_pp0_iter1_reg == 1'd0) & (tmp_5_reg_3302_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_mux_targetBlocks_V_load_s_phi_fu_1500_p54 = targetBlocks_V_1_1;
    end else begin
        ap_phi_mux_targetBlocks_V_load_s_phi_fu_1500_p54 = ap_phi_reg_pp0_iter1_targetBlocks_V_load_s_reg_1497;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_5_reg_3302 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data_blk_n = data_empty_n;
    end else begin
        data_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (tmp_5_reg_3302 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data_read = 1'b1;
    end else begin
        data_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (tmp_5_reg_3302_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        eventSlice_blk_n = eventSlice_full_n;
    end else begin
        eventSlice_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((tmp_5_reg_3302_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        eventSlice_write = 1'b1;
    end else begin
        eventSlice_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        glPLSlices_V_0_address0 = tmp_8_cast_fu_2662_p1;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage16)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage14)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage13)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage12)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage11)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage10)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage9)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage8)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage7)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage17)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3)))) begin
        glPLSlices_V_0_address0 = grp_calcOF_fu_1565_glPLSlices_V_0_address0;
    end else begin
        glPLSlices_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlices_V_0_address1 = glPLSlices_V_0_addr_reg_3340;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage16)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage14)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage13)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage12)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage11)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage10)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage9)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage8)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage7)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage17)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3)))) begin
        glPLSlices_V_0_address1 = grp_calcOF_fu_1565_glPLSlices_V_0_address1;
    end else begin
        glPLSlices_V_0_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        glPLSlices_V_0_ce0 = 1'b1;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage16)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage14)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage13)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage12)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage11)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage10)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage9)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage8)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage7)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage17)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3)))) begin
        glPLSlices_V_0_ce0 = grp_calcOF_fu_1565_glPLSlices_V_0_ce0;
    end else begin
        glPLSlices_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        glPLSlices_V_0_ce1 = 1'b1;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage16)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage14)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage13)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage12)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage11)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage10)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage9)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage8)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage7)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage17)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3)))) begin
        glPLSlices_V_0_ce1 = grp_calcOF_fu_1565_glPLSlices_V_0_ce1;
    end else begin
        glPLSlices_V_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_7_reg_3331 == 1'd1) & (tmp_5_reg_3302 == 1'd1) & (arrayNo_reg_3335 == 4'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        glPLSlices_V_0_we1 = 1'b1;
    end else begin
        glPLSlices_V_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        glPLSlices_V_10_address0 = tmp_8_cast_fu_2662_p1;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage16)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage14)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage13)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage12)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage11)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage10)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage9)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage8)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage7)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage17)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3)))) begin
        glPLSlices_V_10_address0 = grp_calcOF_fu_1565_glPLSlices_V_10_address0;
    end else begin
        glPLSlices_V_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlices_V_10_address1 = glPLSlices_V_10_addr_reg_3352;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage16)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage14)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage13)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage12)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage11)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage10)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage9)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage8)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage7)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage17)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3)))) begin
        glPLSlices_V_10_address1 = grp_calcOF_fu_1565_glPLSlices_V_10_address1;
    end else begin
        glPLSlices_V_10_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        glPLSlices_V_10_ce0 = 1'b1;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage16)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage14)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage13)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage12)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage11)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage10)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage9)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage8)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage7)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage17)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3)))) begin
        glPLSlices_V_10_ce0 = grp_calcOF_fu_1565_glPLSlices_V_10_ce0;
    end else begin
        glPLSlices_V_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        glPLSlices_V_10_ce1 = 1'b1;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage16)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage14)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage13)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage12)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage11)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage10)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage9)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage8)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage7)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage17)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3)))) begin
        glPLSlices_V_10_ce1 = grp_calcOF_fu_1565_glPLSlices_V_10_ce1;
    end else begin
        glPLSlices_V_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((arrayNo_reg_3335 == 4'd10) & (tmp_7_reg_3331 == 1'd1) & (tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        glPLSlices_V_10_we1 = 1'b1;
    end else begin
        glPLSlices_V_10_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        glPLSlices_V_11_address0 = tmp_8_cast_fu_2662_p1;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage16)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage14)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage13)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage12)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage11)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage10)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage9)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage8)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage7)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage17)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3)))) begin
        glPLSlices_V_11_address0 = grp_calcOF_fu_1565_glPLSlices_V_11_address0;
    end else begin
        glPLSlices_V_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlices_V_11_address1 = glPLSlices_V_11_addr_reg_3358;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage16)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage14)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage13)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage12)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage11)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage10)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage9)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage8)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage7)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage17)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3)))) begin
        glPLSlices_V_11_address1 = grp_calcOF_fu_1565_glPLSlices_V_11_address1;
    end else begin
        glPLSlices_V_11_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        glPLSlices_V_11_ce0 = 1'b1;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage16)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage14)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage13)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage12)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage11)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage10)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage9)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage8)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage7)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage17)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3)))) begin
        glPLSlices_V_11_ce0 = grp_calcOF_fu_1565_glPLSlices_V_11_ce0;
    end else begin
        glPLSlices_V_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        glPLSlices_V_11_ce1 = 1'b1;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage16)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage14)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage13)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage12)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage11)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage10)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage9)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage8)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage7)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage17)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3)))) begin
        glPLSlices_V_11_ce1 = grp_calcOF_fu_1565_glPLSlices_V_11_ce1;
    end else begin
        glPLSlices_V_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((arrayNo_reg_3335 == 4'd11) & (tmp_7_reg_3331 == 1'd1) & (tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        glPLSlices_V_11_we1 = 1'b1;
    end else begin
        glPLSlices_V_11_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        glPLSlices_V_12_address0 = tmp_8_cast_fu_2662_p1;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage16)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage14)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage13)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage12)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage11)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage10)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage9)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage8)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage7)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage17)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3)))) begin
        glPLSlices_V_12_address0 = grp_calcOF_fu_1565_glPLSlices_V_12_address0;
    end else begin
        glPLSlices_V_12_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlices_V_12_address1 = glPLSlices_V_12_addr_reg_3364;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage16)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage14)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage13)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage12)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage11)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage10)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage9)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage8)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage7)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage17)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3)))) begin
        glPLSlices_V_12_address1 = grp_calcOF_fu_1565_glPLSlices_V_12_address1;
    end else begin
        glPLSlices_V_12_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        glPLSlices_V_12_ce0 = 1'b1;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage16)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage14)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage13)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage12)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage11)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage10)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage9)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage8)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage7)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage17)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3)))) begin
        glPLSlices_V_12_ce0 = grp_calcOF_fu_1565_glPLSlices_V_12_ce0;
    end else begin
        glPLSlices_V_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        glPLSlices_V_12_ce1 = 1'b1;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage16)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage14)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage13)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage12)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage11)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage10)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage9)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage8)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage7)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage17)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3)))) begin
        glPLSlices_V_12_ce1 = grp_calcOF_fu_1565_glPLSlices_V_12_ce1;
    end else begin
        glPLSlices_V_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((arrayNo_reg_3335 == 4'd12) & (tmp_7_reg_3331 == 1'd1) & (tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        glPLSlices_V_12_we1 = 1'b1;
    end else begin
        glPLSlices_V_12_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        glPLSlices_V_13_address0 = tmp_8_cast_fu_2662_p1;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage16)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage14)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage13)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage12)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage11)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage10)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage9)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage8)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage7)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage17)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3)))) begin
        glPLSlices_V_13_address0 = grp_calcOF_fu_1565_glPLSlices_V_13_address0;
    end else begin
        glPLSlices_V_13_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlices_V_13_address1 = glPLSlices_V_13_addr_reg_3370;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage16)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage14)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage13)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage12)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage11)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage10)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage9)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage8)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage7)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage17)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3)))) begin
        glPLSlices_V_13_address1 = grp_calcOF_fu_1565_glPLSlices_V_13_address1;
    end else begin
        glPLSlices_V_13_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        glPLSlices_V_13_ce0 = 1'b1;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage16)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage14)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage13)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage12)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage11)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage10)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage9)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage8)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage7)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage17)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3)))) begin
        glPLSlices_V_13_ce0 = grp_calcOF_fu_1565_glPLSlices_V_13_ce0;
    end else begin
        glPLSlices_V_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        glPLSlices_V_13_ce1 = 1'b1;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage16)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage14)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage13)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage12)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage11)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage10)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage9)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage8)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage7)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage17)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3)))) begin
        glPLSlices_V_13_ce1 = grp_calcOF_fu_1565_glPLSlices_V_13_ce1;
    end else begin
        glPLSlices_V_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((arrayNo_reg_3335 == 4'd13) & (tmp_7_reg_3331 == 1'd1) & (tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        glPLSlices_V_13_we1 = 1'b1;
    end else begin
        glPLSlices_V_13_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        glPLSlices_V_14_address0 = tmp_8_cast_fu_2662_p1;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage16)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage14)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage13)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage12)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage11)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage10)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage9)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage8)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage7)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage17)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3)))) begin
        glPLSlices_V_14_address0 = grp_calcOF_fu_1565_glPLSlices_V_14_address0;
    end else begin
        glPLSlices_V_14_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlices_V_14_address1 = glPLSlices_V_14_addr_reg_3376;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage16)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage14)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage13)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage12)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage11)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage10)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage9)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage8)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage7)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage17)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3)))) begin
        glPLSlices_V_14_address1 = grp_calcOF_fu_1565_glPLSlices_V_14_address1;
    end else begin
        glPLSlices_V_14_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        glPLSlices_V_14_ce0 = 1'b1;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage16)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage14)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage13)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage12)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage11)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage10)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage9)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage8)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage7)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage17)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3)))) begin
        glPLSlices_V_14_ce0 = grp_calcOF_fu_1565_glPLSlices_V_14_ce0;
    end else begin
        glPLSlices_V_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        glPLSlices_V_14_ce1 = 1'b1;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage16)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage14)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage13)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage12)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage11)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage10)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage9)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage8)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage7)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage17)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3)))) begin
        glPLSlices_V_14_ce1 = grp_calcOF_fu_1565_glPLSlices_V_14_ce1;
    end else begin
        glPLSlices_V_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((arrayNo_reg_3335 == 4'd14) & (tmp_7_reg_3331 == 1'd1) & (tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        glPLSlices_V_14_we1 = 1'b1;
    end else begin
        glPLSlices_V_14_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        glPLSlices_V_15_address0 = tmp_8_cast_fu_2662_p1;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage16)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage14)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage13)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage12)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage11)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage10)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage9)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage8)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage7)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage17)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3)))) begin
        glPLSlices_V_15_address0 = grp_calcOF_fu_1565_glPLSlices_V_15_address0;
    end else begin
        glPLSlices_V_15_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlices_V_15_address1 = glPLSlices_V_15_addr_reg_3382;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage16)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage14)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage13)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage12)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage11)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage10)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage9)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage8)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage7)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage17)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3)))) begin
        glPLSlices_V_15_address1 = grp_calcOF_fu_1565_glPLSlices_V_15_address1;
    end else begin
        glPLSlices_V_15_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        glPLSlices_V_15_ce0 = 1'b1;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage16)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage14)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage13)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage12)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage11)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage10)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage9)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage8)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage7)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage17)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3)))) begin
        glPLSlices_V_15_ce0 = grp_calcOF_fu_1565_glPLSlices_V_15_ce0;
    end else begin
        glPLSlices_V_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        glPLSlices_V_15_ce1 = 1'b1;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage16)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage14)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage13)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage12)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage11)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage10)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage9)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage8)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage7)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage17)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3)))) begin
        glPLSlices_V_15_ce1 = grp_calcOF_fu_1565_glPLSlices_V_15_ce1;
    end else begin
        glPLSlices_V_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((arrayNo_reg_3335 == 4'd15) & (tmp_7_reg_3331 == 1'd1) & (tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        glPLSlices_V_15_we1 = 1'b1;
    end else begin
        glPLSlices_V_15_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        glPLSlices_V_1_address0 = tmp_8_cast_fu_2662_p1;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage16)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage14)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage13)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage12)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage11)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage10)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage9)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage8)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage7)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage17)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3)))) begin
        glPLSlices_V_1_address0 = grp_calcOF_fu_1565_glPLSlices_V_1_address0;
    end else begin
        glPLSlices_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlices_V_1_address1 = glPLSlices_V_1_addr_reg_3346;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage16)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage14)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage13)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage12)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage11)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage10)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage9)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage8)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage7)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage17)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3)))) begin
        glPLSlices_V_1_address1 = grp_calcOF_fu_1565_glPLSlices_V_1_address1;
    end else begin
        glPLSlices_V_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        glPLSlices_V_1_ce0 = 1'b1;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage16)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage14)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage13)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage12)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage11)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage10)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage9)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage8)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage7)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage17)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3)))) begin
        glPLSlices_V_1_ce0 = grp_calcOF_fu_1565_glPLSlices_V_1_ce0;
    end else begin
        glPLSlices_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        glPLSlices_V_1_ce1 = 1'b1;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage16)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage14)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage13)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage12)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage11)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage10)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage9)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage8)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage7)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage17)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3)))) begin
        glPLSlices_V_1_ce1 = grp_calcOF_fu_1565_glPLSlices_V_1_ce1;
    end else begin
        glPLSlices_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((arrayNo_reg_3335 == 4'd1) & (tmp_7_reg_3331 == 1'd1) & (tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        glPLSlices_V_1_we1 = 1'b1;
    end else begin
        glPLSlices_V_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        glPLSlices_V_2_address0 = tmp_8_cast_fu_2662_p1;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage16)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage14)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage13)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage12)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage11)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage10)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage9)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage8)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage7)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage17)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3)))) begin
        glPLSlices_V_2_address0 = grp_calcOF_fu_1565_glPLSlices_V_2_address0;
    end else begin
        glPLSlices_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlices_V_2_address1 = glPLSlices_V_2_addr_reg_3388;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage16)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage14)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage13)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage12)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage11)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage10)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage9)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage8)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage7)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage17)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3)))) begin
        glPLSlices_V_2_address1 = grp_calcOF_fu_1565_glPLSlices_V_2_address1;
    end else begin
        glPLSlices_V_2_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        glPLSlices_V_2_ce0 = 1'b1;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage16)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage14)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage13)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage12)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage11)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage10)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage9)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage8)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage7)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage17)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3)))) begin
        glPLSlices_V_2_ce0 = grp_calcOF_fu_1565_glPLSlices_V_2_ce0;
    end else begin
        glPLSlices_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        glPLSlices_V_2_ce1 = 1'b1;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage16)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage14)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage13)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage12)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage11)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage10)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage9)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage8)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage7)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage17)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3)))) begin
        glPLSlices_V_2_ce1 = grp_calcOF_fu_1565_glPLSlices_V_2_ce1;
    end else begin
        glPLSlices_V_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((arrayNo_reg_3335 == 4'd2) & (tmp_7_reg_3331 == 1'd1) & (tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        glPLSlices_V_2_we1 = 1'b1;
    end else begin
        glPLSlices_V_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        glPLSlices_V_3_address0 = tmp_8_cast_fu_2662_p1;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage16)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage14)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage13)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage12)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage11)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage10)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage9)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage8)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage7)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage17)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3)))) begin
        glPLSlices_V_3_address0 = grp_calcOF_fu_1565_glPLSlices_V_3_address0;
    end else begin
        glPLSlices_V_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlices_V_3_address1 = glPLSlices_V_3_addr_reg_3394;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage16)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage14)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage13)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage12)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage11)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage10)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage9)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage8)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage7)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage17)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3)))) begin
        glPLSlices_V_3_address1 = grp_calcOF_fu_1565_glPLSlices_V_3_address1;
    end else begin
        glPLSlices_V_3_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        glPLSlices_V_3_ce0 = 1'b1;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage16)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage14)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage13)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage12)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage11)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage10)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage9)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage8)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage7)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage17)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3)))) begin
        glPLSlices_V_3_ce0 = grp_calcOF_fu_1565_glPLSlices_V_3_ce0;
    end else begin
        glPLSlices_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        glPLSlices_V_3_ce1 = 1'b1;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage16)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage14)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage13)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage12)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage11)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage10)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage9)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage8)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage7)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage17)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3)))) begin
        glPLSlices_V_3_ce1 = grp_calcOF_fu_1565_glPLSlices_V_3_ce1;
    end else begin
        glPLSlices_V_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((arrayNo_reg_3335 == 4'd3) & (tmp_7_reg_3331 == 1'd1) & (tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        glPLSlices_V_3_we1 = 1'b1;
    end else begin
        glPLSlices_V_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        glPLSlices_V_4_address0 = tmp_8_cast_fu_2662_p1;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage16)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage14)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage13)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage12)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage11)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage10)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage9)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage8)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage7)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage17)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3)))) begin
        glPLSlices_V_4_address0 = grp_calcOF_fu_1565_glPLSlices_V_4_address0;
    end else begin
        glPLSlices_V_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlices_V_4_address1 = glPLSlices_V_4_addr_reg_3400;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage16)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage14)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage13)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage12)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage11)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage10)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage9)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage8)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage7)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage17)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3)))) begin
        glPLSlices_V_4_address1 = grp_calcOF_fu_1565_glPLSlices_V_4_address1;
    end else begin
        glPLSlices_V_4_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        glPLSlices_V_4_ce0 = 1'b1;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage16)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage14)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage13)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage12)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage11)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage10)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage9)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage8)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage7)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage17)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3)))) begin
        glPLSlices_V_4_ce0 = grp_calcOF_fu_1565_glPLSlices_V_4_ce0;
    end else begin
        glPLSlices_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        glPLSlices_V_4_ce1 = 1'b1;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage16)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage14)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage13)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage12)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage11)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage10)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage9)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage8)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage7)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage17)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3)))) begin
        glPLSlices_V_4_ce1 = grp_calcOF_fu_1565_glPLSlices_V_4_ce1;
    end else begin
        glPLSlices_V_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((arrayNo_reg_3335 == 4'd4) & (tmp_7_reg_3331 == 1'd1) & (tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        glPLSlices_V_4_we1 = 1'b1;
    end else begin
        glPLSlices_V_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        glPLSlices_V_5_address0 = tmp_8_cast_fu_2662_p1;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage16)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage14)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage13)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage12)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage11)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage10)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage9)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage8)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage7)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage17)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3)))) begin
        glPLSlices_V_5_address0 = grp_calcOF_fu_1565_glPLSlices_V_5_address0;
    end else begin
        glPLSlices_V_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlices_V_5_address1 = glPLSlices_V_5_addr_reg_3406;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage16)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage14)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage13)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage12)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage11)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage10)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage9)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage8)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage7)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage17)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3)))) begin
        glPLSlices_V_5_address1 = grp_calcOF_fu_1565_glPLSlices_V_5_address1;
    end else begin
        glPLSlices_V_5_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        glPLSlices_V_5_ce0 = 1'b1;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage16)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage14)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage13)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage12)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage11)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage10)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage9)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage8)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage7)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage17)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3)))) begin
        glPLSlices_V_5_ce0 = grp_calcOF_fu_1565_glPLSlices_V_5_ce0;
    end else begin
        glPLSlices_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        glPLSlices_V_5_ce1 = 1'b1;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage16)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage14)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage13)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage12)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage11)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage10)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage9)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage8)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage7)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage17)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3)))) begin
        glPLSlices_V_5_ce1 = grp_calcOF_fu_1565_glPLSlices_V_5_ce1;
    end else begin
        glPLSlices_V_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((arrayNo_reg_3335 == 4'd5) & (tmp_7_reg_3331 == 1'd1) & (tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        glPLSlices_V_5_we1 = 1'b1;
    end else begin
        glPLSlices_V_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        glPLSlices_V_6_address0 = tmp_8_cast_fu_2662_p1;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage16)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage14)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage13)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage12)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage11)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage10)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage9)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage8)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage7)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage17)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3)))) begin
        glPLSlices_V_6_address0 = grp_calcOF_fu_1565_glPLSlices_V_6_address0;
    end else begin
        glPLSlices_V_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlices_V_6_address1 = glPLSlices_V_6_addr_reg_3412;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage16)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage14)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage13)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage12)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage11)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage10)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage9)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage8)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage7)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage17)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3)))) begin
        glPLSlices_V_6_address1 = grp_calcOF_fu_1565_glPLSlices_V_6_address1;
    end else begin
        glPLSlices_V_6_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        glPLSlices_V_6_ce0 = 1'b1;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage16)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage14)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage13)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage12)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage11)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage10)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage9)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage8)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage7)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage17)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3)))) begin
        glPLSlices_V_6_ce0 = grp_calcOF_fu_1565_glPLSlices_V_6_ce0;
    end else begin
        glPLSlices_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        glPLSlices_V_6_ce1 = 1'b1;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage16)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage14)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage13)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage12)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage11)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage10)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage9)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage8)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage7)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage17)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3)))) begin
        glPLSlices_V_6_ce1 = grp_calcOF_fu_1565_glPLSlices_V_6_ce1;
    end else begin
        glPLSlices_V_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((arrayNo_reg_3335 == 4'd6) & (tmp_7_reg_3331 == 1'd1) & (tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        glPLSlices_V_6_we1 = 1'b1;
    end else begin
        glPLSlices_V_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        glPLSlices_V_7_address0 = tmp_8_cast_fu_2662_p1;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage16)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage14)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage13)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage12)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage11)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage10)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage9)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage8)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage7)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage17)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3)))) begin
        glPLSlices_V_7_address0 = grp_calcOF_fu_1565_glPLSlices_V_7_address0;
    end else begin
        glPLSlices_V_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlices_V_7_address1 = glPLSlices_V_7_addr_reg_3418;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage16)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage14)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage13)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage12)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage11)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage10)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage9)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage8)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage7)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage17)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3)))) begin
        glPLSlices_V_7_address1 = grp_calcOF_fu_1565_glPLSlices_V_7_address1;
    end else begin
        glPLSlices_V_7_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        glPLSlices_V_7_ce0 = 1'b1;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage16)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage14)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage13)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage12)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage11)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage10)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage9)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage8)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage7)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage17)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3)))) begin
        glPLSlices_V_7_ce0 = grp_calcOF_fu_1565_glPLSlices_V_7_ce0;
    end else begin
        glPLSlices_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        glPLSlices_V_7_ce1 = 1'b1;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage16)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage14)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage13)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage12)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage11)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage10)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage9)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage8)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage7)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage17)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3)))) begin
        glPLSlices_V_7_ce1 = grp_calcOF_fu_1565_glPLSlices_V_7_ce1;
    end else begin
        glPLSlices_V_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((arrayNo_reg_3335 == 4'd7) & (tmp_7_reg_3331 == 1'd1) & (tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        glPLSlices_V_7_we1 = 1'b1;
    end else begin
        glPLSlices_V_7_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        glPLSlices_V_8_address0 = tmp_8_cast_fu_2662_p1;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage16)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage14)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage13)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage12)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage11)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage10)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage9)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage8)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage7)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage17)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3)))) begin
        glPLSlices_V_8_address0 = grp_calcOF_fu_1565_glPLSlices_V_8_address0;
    end else begin
        glPLSlices_V_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlices_V_8_address1 = glPLSlices_V_8_addr_reg_3424;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage16)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage14)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage13)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage12)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage11)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage10)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage9)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage8)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage7)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage17)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3)))) begin
        glPLSlices_V_8_address1 = grp_calcOF_fu_1565_glPLSlices_V_8_address1;
    end else begin
        glPLSlices_V_8_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        glPLSlices_V_8_ce0 = 1'b1;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage16)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage14)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage13)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage12)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage11)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage10)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage9)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage8)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage7)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage17)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3)))) begin
        glPLSlices_V_8_ce0 = grp_calcOF_fu_1565_glPLSlices_V_8_ce0;
    end else begin
        glPLSlices_V_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        glPLSlices_V_8_ce1 = 1'b1;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage16)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage14)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage13)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage12)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage11)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage10)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage9)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage8)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage7)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage17)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3)))) begin
        glPLSlices_V_8_ce1 = grp_calcOF_fu_1565_glPLSlices_V_8_ce1;
    end else begin
        glPLSlices_V_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((arrayNo_reg_3335 == 4'd8) & (tmp_7_reg_3331 == 1'd1) & (tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        glPLSlices_V_8_we1 = 1'b1;
    end else begin
        glPLSlices_V_8_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        glPLSlices_V_9_address0 = tmp_8_cast_fu_2662_p1;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage16)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage14)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage13)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage12)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage11)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage10)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage9)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage8)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage7)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage17)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3)))) begin
        glPLSlices_V_9_address0 = grp_calcOF_fu_1565_glPLSlices_V_9_address0;
    end else begin
        glPLSlices_V_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        glPLSlices_V_9_address1 = glPLSlices_V_9_addr_reg_3430;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage16)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage14)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage13)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage12)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage11)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage10)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage9)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage8)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage7)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage17)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3)))) begin
        glPLSlices_V_9_address1 = grp_calcOF_fu_1565_glPLSlices_V_9_address1;
    end else begin
        glPLSlices_V_9_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        glPLSlices_V_9_ce0 = 1'b1;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage16)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage14)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage13)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage12)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage11)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage10)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage9)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage8)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage7)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage17)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3)))) begin
        glPLSlices_V_9_ce0 = grp_calcOF_fu_1565_glPLSlices_V_9_ce0;
    end else begin
        glPLSlices_V_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        glPLSlices_V_9_ce1 = 1'b1;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage16)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage14)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage13)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage12)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage11)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage10)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage9)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage8)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage7)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage17)) | ((tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3)))) begin
        glPLSlices_V_9_ce1 = grp_calcOF_fu_1565_glPLSlices_V_9_ce1;
    end else begin
        glPLSlices_V_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((arrayNo_reg_3335 == 4'd9) & (tmp_7_reg_3331 == 1'd1) & (tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        glPLSlices_V_9_we1 = 1'b1;
    end else begin
        glPLSlices_V_9_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage16_11001) & (tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001) & (tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) & (tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) & (tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage17_11001) & (tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage3_11001) & (tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (tmp_5_reg_3302 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_calcOF_fu_1565_ap_ce = 1'b1;
    end else begin
        grp_calcOF_fu_1565_ap_ce = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b0 == ap_block_pp0_stage0_subdone) & (tmp_5_fu_2588_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (tmp_5_fu_2588_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((~((1'b0 == ap_block_pp0_stage2_subdone) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else if (((1'b0 == ap_block_pp0_stage2_subdone) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        ap_ST_fsm_pp0_stage15 : begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end
        end
        ap_ST_fsm_pp0_stage16 : begin
            if ((1'b0 == ap_block_pp0_stage16_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end
        end
        ap_ST_fsm_pp0_stage17 : begin
            if ((1'b0 == ap_block_pp0_stage17_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_pp0_stage16 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_pp0_stage17 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_11001 = ((tmp_5_reg_3302 == 1'd1) & (data_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = ((tmp_5_reg_3302 == 1'd1) & (data_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_01001 = ((tmp_5_reg_3302_pp0_iter1_reg == 1'd1) & (eventSlice_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage2_11001 = ((tmp_5_reg_3302_pp0_iter1_reg == 1'd1) & (eventSlice_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage2_subdone = ((tmp_5_reg_3302_pp0_iter1_reg == 1'd1) & (eventSlice_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage6_iter0_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage7_iter0_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage8_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage8_iter0_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage9_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage9_iter0_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage10_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage10_iter0_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage11_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage11_iter0_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage12_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage12_iter0_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage13_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage13_iter0_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage14_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage14_iter0_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage15_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage15_iter0_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage16_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage16_iter0_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage17_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage17_iter0_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state24_pp0_stage2_iter1 = ((tmp_5_reg_3302_pp0_iter1_reg == 1'd1) & (eventSlice_full_n == 1'b0));
end

assign ap_block_state4_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state5_pp0_stage1_iter0 = ((tmp_5_reg_3302 == 1'd1) & (data_empty_n == 1'b0));
end

assign ap_block_state6_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage4_iter0_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage5_iter0_ignore_call0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_908 = ((tmp_28_reg_3315_pp0_iter1_reg == 4'd1) & (tmp_10_reg_3311_pp0_iter1_reg == 1'd0) & (tmp_5_reg_3302_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_condition_910 = ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_915 = ((tmp_28_reg_3315_pp0_iter1_reg == 4'd2) & (tmp_10_reg_3311_pp0_iter1_reg == 1'd0) & (tmp_5_reg_3302_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_condition_921 = ((tmp_28_reg_3315_pp0_iter1_reg == 4'd3) & (tmp_10_reg_3311_pp0_iter1_reg == 1'd0) & (tmp_5_reg_3302_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_condition_927 = ((tmp_28_reg_3315_pp0_iter1_reg == 4'd4) & (tmp_10_reg_3311_pp0_iter1_reg == 1'd0) & (tmp_5_reg_3302_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_condition_933 = ((tmp_28_reg_3315_pp0_iter1_reg == 4'd5) & (tmp_10_reg_3311_pp0_iter1_reg == 1'd0) & (tmp_5_reg_3302_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_condition_939 = ((tmp_28_reg_3315_pp0_iter1_reg == 4'd6) & (tmp_10_reg_3311_pp0_iter1_reg == 1'd0) & (tmp_5_reg_3302_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_condition_945 = ((tmp_28_reg_3315_pp0_iter1_reg == 4'd7) & (tmp_10_reg_3311_pp0_iter1_reg == 1'd0) & (tmp_5_reg_3302_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_condition_951 = ((tmp_28_reg_3315_pp0_iter1_reg == 4'd8) & (tmp_10_reg_3311_pp0_iter1_reg == 1'd0) & (tmp_5_reg_3302_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_condition_957 = ((tmp_28_reg_3315_pp0_iter1_reg == 4'd9) & (tmp_10_reg_3311_pp0_iter1_reg == 1'd0) & (tmp_5_reg_3302_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_condition_963 = ((tmp_28_reg_3315_pp0_iter1_reg == 4'd10) & (tmp_10_reg_3311_pp0_iter1_reg == 1'd0) & (tmp_5_reg_3302_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_condition_969 = ((tmp_28_reg_3315_pp0_iter1_reg == 4'd11) & (tmp_10_reg_3311_pp0_iter1_reg == 1'd0) & (tmp_5_reg_3302_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_condition_975 = ((tmp_28_reg_3315_pp0_iter1_reg == 4'd12) & (tmp_10_reg_3311_pp0_iter1_reg == 1'd0) & (tmp_5_reg_3302_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_condition_981 = ((tmp_28_reg_3315_pp0_iter1_reg == 4'd13) & (tmp_10_reg_3311_pp0_iter1_reg == 1'd0) & (tmp_5_reg_3302_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_condition_994 = (((tmp_28_reg_3315_pp0_iter1_reg == 4'd15) & (tmp_10_reg_3311_pp0_iter1_reg == 1'd0) & (tmp_5_reg_3302_pp0_iter1_reg == 1'd1)) | ((tmp_28_reg_3315_pp0_iter1_reg == 4'd14) & (tmp_10_reg_3311_pp0_iter1_reg == 1'd0) & (tmp_5_reg_3302_pp0_iter1_reg == 1'd1)) | ((tmp_10_reg_3311_pp0_iter1_reg == 1'd0) & (tmp_5_reg_3302_pp0_iter1_reg == 1'd1) & (tmp_28_reg_3315_pp0_iter1_reg == 4'd0)));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_storemerge_reg_1556 = 'bx;

assign ap_phi_reg_pp0_iter1_refBlock_V_load_1_ph_reg_1464 = 'bx;

assign ap_phi_reg_pp0_iter1_targetBlocks_V_load_s_reg_1497 = 'bx;

assign eventSlice_din = $signed(ap_phi_mux_storemerge_phi_fu_1559_p4);

assign grp_calcOF_fu_1565_ap_start = grp_calcOF_fu_1565_ap_start_reg;

assign grp_calcOF_fu_1565_y = y_reg_3324;

assign i_cast_fu_2584_p1 = ap_phi_mux_p_08_rec_phi_fu_1457_p4;

assign i_fu_2593_p2 = (ap_phi_mux_p_08_rec_phi_fu_1457_p4 + 31'd1);

assign index_assign_1_1_cas_fu_2770_p1 = index_assign_1_1_fu_2764_p2;

assign index_assign_1_1_fu_2764_p2 = (tmp_s_fu_2727_p3 | 17'd2);

assign index_assign_1_2_cas_fu_2788_p1 = index_assign_1_2_fu_2782_p2;

assign index_assign_1_2_fu_2782_p2 = (tmp_s_fu_2727_p3 | 17'd3);

assign index_assign_1_cast_fu_2752_p1 = index_assign_1_s_fu_2746_p2;

assign index_assign_1_s_fu_2746_p2 = (tmp_s_fu_2727_p3 | 17'd1);

assign lhs_V_fu_3204_p1 = i_op_assign_fu_1094;

assign localCnt_fu_3245_p2 = (i_op_assign_fu_1094 + 16'd1);

assign p_Repl2_1_1_fu_2844_p1 = tmp_21_fu_2836_p3;

assign p_Repl2_1_2_fu_2866_p1 = tmp_23_fu_2858_p3;

assign p_Repl2_1_3_fu_2888_p1 = tmp_25_fu_2880_p3;

assign p_Repl2_1_fu_2822_p1 = tmp_19_fu_2818_p1;

assign p_Result_4_3_fu_2800_p5 = {{{{tmp_16_fu_2792_p3}, {tmp_15_fu_2774_p3}}, {tmp_14_fu_2756_p3}}, {tmp_11_fu_2738_p3}};

assign r_V_1_fu_3230_p2 = ($signed(rhs_V_1_cast_fu_3226_p1) + $signed(r_V_fu_3216_p2));

assign r_V_fu_3216_p2 = ($signed(rhs_V_fu_3212_p1) + $signed(lhs_V_fu_3204_p1));

assign rhs_V_1_cast_fu_3226_p1 = $signed(targetBlocks_V_0_0);

assign rhs_V_fu_3212_p1 = $signed(refBlock_V_0_0);

assign tmp1_cast_fu_3175_p1 = tmp1_reg_3446;

assign tmp1_fu_2948_p2 = (tmp_16_cast_fu_2944_p1 + tmp_19_cast_cast_fu_2933_p1);

assign tmp2_cast_cast_fu_3194_p1 = $signed(tmp2_fu_3188_p2);

assign tmp2_fu_3188_p2 = ($signed(tmp3_cast_fu_3184_p1) + $signed(tmp_21_cast_fu_2958_p1));

assign tmp3_cast_fu_3184_p1 = $signed(tmp3_fu_3178_p2);

assign tmp3_fu_3178_p2 = ($signed(tmp_22_cast_fu_3032_p1) + $signed(tmp_23_cast_fu_3171_p1));

assign tmpTmpData_V_fu_2812_p2 = (4'd1 + p_Result_4_3_fu_2800_p5);

assign tmp_10_fu_2599_p2 = ((ap_phi_mux_p_08_rec_phi_fu_1457_p4 == 31'd0) ? 1'b1 : 1'b0);

assign tmp_11_cast_fu_3236_p1 = $signed(r_V_1_fu_3230_p2);

assign tmp_11_fu_2738_p3 = tmpData_V_fu_2690_p18[tmp_15_cast_fu_2734_p1];

assign tmp_12_fu_2926_p3 = {{y_reg_3324}, {8'd0}};

assign tmp_13_fu_2937_p3 = {{tmp_27_reg_3436}, {x_cast_fu_2918_p1}};

assign tmp_14_fu_2756_p3 = tmpData_V_fu_2690_p18[index_assign_1_cast_fu_2752_p1];

assign tmp_15_cast_fu_2734_p1 = tmp_s_fu_2727_p3;

assign tmp_15_fu_2774_p3 = tmpData_V_fu_2690_p18[index_assign_1_1_cas_fu_2770_p1];

assign tmp_16_cast_fu_2944_p1 = tmp_13_fu_2937_p3;

assign tmp_16_fu_2792_p3 = tmpData_V_fu_2690_p18[index_assign_1_2_cas_fu_2788_p1];

assign tmp_17_fu_3198_p2 = ($signed(tmp2_cast_cast_fu_3194_p1) + $signed(tmp1_cast_fu_3175_p1));

assign tmp_18_fu_3255_p2 = (glCnt + 16'd1);

assign tmp_19_cast_cast_fu_2933_p1 = tmp_12_fu_2926_p3;

assign tmp_19_fu_2818_p1 = tmpTmpData_V_fu_2812_p2[0:0];

always @ (*) begin
    tmp_20_fu_2826_p4 = tmpData_V_fu_2690_p18;
    tmp_20_fu_2826_p4[tmp_15_cast_fu_2734_p1] = |(p_Repl2_1_fu_2822_p1);
end

assign tmp_21_cast_fu_2958_p1 = $signed(sum);

assign tmp_21_fu_2836_p3 = tmpTmpData_V_fu_2812_p2[32'd1];

assign tmp_22_cast_fu_3032_p1 = $signed(ap_phi_mux_refBlock_V_load_1_ph_phi_fu_1467_p28);

always @ (*) begin
    tmp_22_fu_2848_p4 = tmp_20_fu_2826_p4;
    tmp_22_fu_2848_p4[index_assign_1_cast_fu_2752_p1] = |(p_Repl2_1_1_fu_2844_p1);
end

assign tmp_23_cast_fu_3171_p1 = $signed(ap_phi_mux_targetBlocks_V_load_s_phi_fu_1500_p54);

assign tmp_23_fu_2858_p3 = tmpTmpData_V_fu_2812_p2[32'd2];

always @ (*) begin
    tmp_24_fu_2870_p4 = tmp_22_fu_2848_p4;
    tmp_24_fu_2870_p4[index_assign_1_1_cas_fu_2770_p1] = |(p_Repl2_1_2_fu_2866_p1);
end

assign tmp_25_fu_2880_p3 = tmpTmpData_V_fu_2812_p2[32'd3];

always @ (*) begin
    tmp_26_fu_2892_p4 = tmp_24_fu_2870_p4;
    tmp_26_fu_2892_p4[index_assign_1_2_cas_fu_2788_p1] = |(p_Repl2_1_3_fu_2888_p1);
end

assign tmp_28_fu_2605_p1 = ap_phi_mux_p_08_rec_phi_fu_1457_p4[3:0];

assign tmp_2_fu_2532_p2 = ((glPLActiveSliceIdx_V_3_reg_1371 == 2'd1) ? 1'b1 : 1'b0);

assign tmp_4_fu_2550_p2 = ((glPLActiveSliceIdx_V_6_reg_1408 == 2'd2) ? 1'b1 : 1'b0);

assign tmp_5_fu_2588_p2 = (($signed(i_cast_fu_2584_p1) < $signed(eventsArraySize)) ? 1'b1 : 1'b0);

assign tmp_6_fu_2578_p0 = tmp_6_fu_2578_p00;

assign tmp_6_fu_2578_p00 = ap_phi_mux_glPLActiveSliceIdx_V_9_phi_fu_1445_p4;

assign tmp_6_fu_2578_p2 = (tmp_6_fu_2578_p0 * $signed('h12C));

assign tmp_7_fu_2629_p3 = data_dout[32'd1];

assign tmp_8_cast_fu_2662_p1 = $signed(tmp_8_fu_2657_p2);

assign tmp_8_fu_2657_p2 = (tmp_6_reg_3297 + tmp_9_cast6_fu_2647_p4);

assign tmp_9_cast6_fu_2647_p4 = {{data_dout[31:21]}};

assign tmp_fu_2514_p2 = ((glPLActiveSliceIdx_V == 2'd0) ? 1'b1 : 1'b0);

assign tmp_s_fu_2727_p3 = {{y_reg_3324}, {2'd0}};

assign x_cast_fu_2918_p1 = x_reg_3319;

always @ (posedge ap_clk) begin
    tmp_6_reg_3297[1:0] <= 2'b00;
end

endmodule //parseEvents
