<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>NMSIS-Core: CSR_MSTATUS_Type Union Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="nmsis_logo_small.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">NMSIS-Core
   &#160;<span id="projectnumber">Version 1.4.0</span>
   </div>
   <div id="projectbrief">NMSIS-Core support for Nuclei processor-based devices</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('unionCSR__MSTATUS__Type.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">CSR_MSTATUS_Type Union Reference<div class="ingroups"><a class="el" href="group__NMSIS__Core__Registers.html">Register Define and Type Definitions</a> &raquo; <a class="el" href="group__NMSIS__Core__Base__Registers.html">Base Register Define and Type Definitions</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Union type to access MSTATUS CSR register.  
 <a href="unionCSR__MSTATUS__Type.html#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a338328337a8d991b1e5feb213083e732"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:ad7ec6c7a24903637710ccdfa6b45bd19"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a>&#160;&#160;&#160;<a class="el" href="unionCSR__MSTATUS__Type.html#ae8ca70d836ff92b95d206e681d081329">_reserved0</a>:1</td></tr>
<tr class="memdesc:ad7ec6c7a24903637710ccdfa6b45bd19"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 0 Reserved  <a href="structCSR__MSTATUS__Type_1_1_0d1.html#ad7ec6c7a24903637710ccdfa6b45bd19">More...</a><br /></td></tr>
<tr class="separator:ad7ec6c7a24903637710ccdfa6b45bd19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac489baded80de70d1edae1f7026d89d3"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a>&#160;&#160;&#160;<a class="el" href="unionCSR__MSTATUS__Type.html#a39782c19cb5e81a9bb2ac6231b11edcd">sie</a>:1</td></tr>
<tr class="memdesc:ac489baded80de70d1edae1f7026d89d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 1 supervisor interrupt enable flag  <a href="structCSR__MSTATUS__Type_1_1_0d1.html#ac489baded80de70d1edae1f7026d89d3">More...</a><br /></td></tr>
<tr class="separator:ac489baded80de70d1edae1f7026d89d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a929d2ee9892ac323f4ea791027673f6d"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a>&#160;&#160;&#160;<a class="el" href="unionCSR__MSTATUS__Type.html#a3f2fb6067e213b937b77c8c72b5a2793">_reserved1</a>:1</td></tr>
<tr class="memdesc:a929d2ee9892ac323f4ea791027673f6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 2 Reserved  <a href="structCSR__MSTATUS__Type_1_1_0d1.html#a929d2ee9892ac323f4ea791027673f6d">More...</a><br /></td></tr>
<tr class="separator:a929d2ee9892ac323f4ea791027673f6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a952d444339c56a57c8a6db9a43d3c79f"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a>&#160;&#160;&#160;<a class="el" href="unionCSR__MSTATUS__Type.html#a8fe9b86b3d0ddb66537db55e8fe1b96b">mie</a>:1</td></tr>
<tr class="memdesc:a952d444339c56a57c8a6db9a43d3c79f"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 3 machine mode interrupt enable flag  <a href="structCSR__MSTATUS__Type_1_1_0d1.html#a952d444339c56a57c8a6db9a43d3c79f">More...</a><br /></td></tr>
<tr class="separator:a952d444339c56a57c8a6db9a43d3c79f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af238fba1bf9d7af4205f0fdd5c759392"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a>&#160;&#160;&#160;<a class="el" href="unionCSR__MSTATUS__Type.html#a6ec97869161f24ac6ccdf52d0d9bf2de">_reserved2</a>:1</td></tr>
<tr class="memdesc:af238fba1bf9d7af4205f0fdd5c759392"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 4 Reserved  <a href="structCSR__MSTATUS__Type_1_1_0d1.html#af238fba1bf9d7af4205f0fdd5c759392">More...</a><br /></td></tr>
<tr class="separator:af238fba1bf9d7af4205f0fdd5c759392"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa30946925cf64d4ca68564ac481fd62e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a>&#160;&#160;&#160;<a class="el" href="unionCSR__MSTATUS__Type.html#a2da21bb426da143dfba005be019592b3">spie</a>:1</td></tr>
<tr class="memdesc:aa30946925cf64d4ca68564ac481fd62e"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 5 supervisor mode interrupt enable flag  <a href="structCSR__MSTATUS__Type_1_1_0d1.html#aa30946925cf64d4ca68564ac481fd62e">More...</a><br /></td></tr>
<tr class="separator:aa30946925cf64d4ca68564ac481fd62e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af93e558bd095ab7c0746df59bd278ae4"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a>&#160;&#160;&#160;<a class="el" href="unionCSR__MSTATUS__Type.html#a812b2d696021536a241c4edd7d2c59e3">ube</a>:1</td></tr>
<tr class="memdesc:af93e558bd095ab7c0746df59bd278ae4"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 6 U-mode non-instruction-fetch memory accesse big-endian enable flag  <a href="structCSR__MSTATUS__Type_1_1_0d1.html#af93e558bd095ab7c0746df59bd278ae4">More...</a><br /></td></tr>
<tr class="separator:af93e558bd095ab7c0746df59bd278ae4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab72a91781e281b9f684801b294599a15"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a>&#160;&#160;&#160;<a class="el" href="unionCSR__MSTATUS__Type.html#a1053ed8fd8525df9fbd32c4890bcfe42">mpie</a>:1</td></tr>
<tr class="memdesc:ab72a91781e281b9f684801b294599a15"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 7 machine mode previous interrupt enable flag  <a href="structCSR__MSTATUS__Type_1_1_0d1.html#ab72a91781e281b9f684801b294599a15">More...</a><br /></td></tr>
<tr class="separator:ab72a91781e281b9f684801b294599a15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd9a2e1e1ac25d0f460c076d8baca045"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a>&#160;&#160;&#160;<a class="el" href="unionCSR__MSTATUS__Type.html#a810012b49fdefb3d342a51a02d5b0a2a">spp</a>:1</td></tr>
<tr class="memdesc:afd9a2e1e1ac25d0f460c076d8baca045"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 8 supervisor previous privilede mode  <a href="structCSR__MSTATUS__Type_1_1_0d1.html#afd9a2e1e1ac25d0f460c076d8baca045">More...</a><br /></td></tr>
<tr class="separator:afd9a2e1e1ac25d0f460c076d8baca045"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea77204d61f28e728107d10892527205"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a>&#160;&#160;&#160;<a class="el" href="unionCSR__MSTATUS__Type.html#aa0226cb85131866229d29d268186d0bc">vs</a>:2</td></tr>
<tr class="memdesc:aea77204d61f28e728107d10892527205"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 9..10 vector status flag  <a href="structCSR__MSTATUS__Type_1_1_0d1.html#aea77204d61f28e728107d10892527205">More...</a><br /></td></tr>
<tr class="separator:aea77204d61f28e728107d10892527205"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d0fd9d805c0025149c145c0c2dc956d"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a>&#160;&#160;&#160;<a class="el" href="unionCSR__MSTATUS__Type.html#a54f1b11a82d0c710c8568703e006bbe8">mpp</a>:2</td></tr>
<tr class="memdesc:a3d0fd9d805c0025149c145c0c2dc956d"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 11..12 machine previous privilede mode <br  />
  <a href="structCSR__MSTATUS__Type_1_1_0d1.html#a3d0fd9d805c0025149c145c0c2dc956d">More...</a><br /></td></tr>
<tr class="separator:a3d0fd9d805c0025149c145c0c2dc956d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af34fc7a6ebf627f726296daef06fe324"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a>&#160;&#160;&#160;<a class="el" href="unionCSR__MSTATUS__Type.html#a0b85d89e89118380007d94c4c2adb0f2">fs</a>:2</td></tr>
<tr class="memdesc:af34fc7a6ebf627f726296daef06fe324"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 13..14 FS status flag  <a href="structCSR__MSTATUS__Type_1_1_0d1.html#af34fc7a6ebf627f726296daef06fe324">More...</a><br /></td></tr>
<tr class="separator:af34fc7a6ebf627f726296daef06fe324"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61192e61cd7f15d5b95d271ac3de7c0b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a>&#160;&#160;&#160;<a class="el" href="unionCSR__MSTATUS__Type.html#ab2648a5652adc6cd1dd02e3e47d4cd87">xs</a>:2</td></tr>
<tr class="memdesc:a61192e61cd7f15d5b95d271ac3de7c0b"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 15..16 XS status flag  <a href="structCSR__MSTATUS__Type_1_1_0d1.html#a61192e61cd7f15d5b95d271ac3de7c0b">More...</a><br /></td></tr>
<tr class="separator:a61192e61cd7f15d5b95d271ac3de7c0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4983f83bc7e7cf5a774cc503fbbcd12"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a>&#160;&#160;&#160;<a class="el" href="unionCSR__MSTATUS__Type.html#a5319b79ff9ccab347d70716fc7ad5bf5">mprv</a>:1</td></tr>
<tr class="memdesc:ab4983f83bc7e7cf5a774cc503fbbcd12"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 17 Modify PRiVilege  <a href="structCSR__MSTATUS__Type_1_1_0d1.html#ab4983f83bc7e7cf5a774cc503fbbcd12">More...</a><br /></td></tr>
<tr class="separator:ab4983f83bc7e7cf5a774cc503fbbcd12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe9e6c124b0d1768941ed5cc41eba9c6"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a>&#160;&#160;&#160;<a class="el" href="unionCSR__MSTATUS__Type.html#aa7bf6ccb81c68ffcda46390640774413">sum</a>:1</td></tr>
<tr class="memdesc:abe9e6c124b0d1768941ed5cc41eba9c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 18 Supervisor Mode load and store protection  <a href="structCSR__MSTATUS__Type_1_1_0d1.html#abe9e6c124b0d1768941ed5cc41eba9c6">More...</a><br /></td></tr>
<tr class="separator:abe9e6c124b0d1768941ed5cc41eba9c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d7d5d92e18fff45364d627759f4c416"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a>&#160;&#160;&#160;<a class="el" href="unionCSR__MSTATUS__Type.html#a4c828879e02d7be229d648b40375120e">mxr</a>:1</td></tr>
<tr class="memdesc:a1d7d5d92e18fff45364d627759f4c416"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 19 Make eXecutable Readable  <a href="structCSR__MSTATUS__Type_1_1_0d1.html#a1d7d5d92e18fff45364d627759f4c416">More...</a><br /></td></tr>
<tr class="separator:a1d7d5d92e18fff45364d627759f4c416"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e0d28d61ce302a6153faf739fa565a3"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a>&#160;&#160;&#160;<a class="el" href="unionCSR__MSTATUS__Type.html#a075c6caa79d9fcd57fa15dafaef41b7d">tvm</a>:1</td></tr>
<tr class="memdesc:a0e0d28d61ce302a6153faf739fa565a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 20 Trap Virtual Memory  <a href="structCSR__MSTATUS__Type_1_1_0d1.html#a0e0d28d61ce302a6153faf739fa565a3">More...</a><br /></td></tr>
<tr class="separator:a0e0d28d61ce302a6153faf739fa565a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cf58e20c3ab8ed9adcc98905212b646"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a>&#160;&#160;&#160;<a class="el" href="unionCSR__MSTATUS__Type.html#a60b6fee42efcd5978cb1d00901a45643">tw</a>:1</td></tr>
<tr class="memdesc:a1cf58e20c3ab8ed9adcc98905212b646"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 21 Timeout Wait  <a href="structCSR__MSTATUS__Type_1_1_0d1.html#a1cf58e20c3ab8ed9adcc98905212b646">More...</a><br /></td></tr>
<tr class="separator:a1cf58e20c3ab8ed9adcc98905212b646"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5245e9c0a7a14126797af42c926590b9"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a>&#160;&#160;&#160;<a class="el" href="unionCSR__MSTATUS__Type.html#ae77bc388c3d8fa3dacac1855abc43b00">tsr</a>:1</td></tr>
<tr class="memdesc:a5245e9c0a7a14126797af42c926590b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 22 Trap SRET  <a href="structCSR__MSTATUS__Type_1_1_0d1.html#a5245e9c0a7a14126797af42c926590b9">More...</a><br /></td></tr>
<tr class="separator:a5245e9c0a7a14126797af42c926590b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adde336c2eef13734e7ab6fe9404c018d"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a>&#160;&#160;&#160;<a class="el" href="unionCSR__MSTATUS__Type.html#af524f82bcb6ed7720a61f6484f187adc">spelp</a>:1</td></tr>
<tr class="memdesc:adde336c2eef13734e7ab6fe9404c018d"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 23 Supervisor mode Previous Expected Landing Pad (ELP) State  <a href="structCSR__MSTATUS__Type_1_1_0d1.html#adde336c2eef13734e7ab6fe9404c018d">More...</a><br /></td></tr>
<tr class="separator:adde336c2eef13734e7ab6fe9404c018d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b6eb198750dfe8a25f61af3d7ceac0f"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a>&#160;&#160;&#160;<a class="el" href="unionCSR__MSTATUS__Type.html#aea6302d5cf4907afd60dd1af5568e0d9">sdt</a>:1</td></tr>
<tr class="memdesc:a5b6eb198750dfe8a25f61af3d7ceac0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 24 S-mode-disable-trap  <a href="structCSR__MSTATUS__Type_1_1_0d1.html#a5b6eb198750dfe8a25f61af3d7ceac0f">More...</a><br /></td></tr>
<tr class="separator:a5b6eb198750dfe8a25f61af3d7ceac0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c2ecee119d2621a6205b11810e22111"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a>&#160;&#160;&#160;<a class="el" href="unionCSR__MSTATUS__Type.html#a3c5132f10bbe90eef8a8256edd1e2907">_reserved3</a>:6</td></tr>
<tr class="memdesc:a4c2ecee119d2621a6205b11810e22111"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 25..30 Reserved <br  />
  <a href="structCSR__MSTATUS__Type_1_1_0d1.html#a4c2ecee119d2621a6205b11810e22111">More...</a><br /></td></tr>
<tr class="separator:a4c2ecee119d2621a6205b11810e22111"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d9a70cba8621f1c20b01ec54802f48f"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a>&#160;&#160;&#160;<a class="el" href="unionCSR__MSTATUS__Type.html#a07006b8b4c0dc88ca1e1a2145a9bce36">sd</a>:1</td></tr>
<tr class="memdesc:a5d9a70cba8621f1c20b01ec54802f48f"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 31 Dirty status for XS or FS  <a href="structCSR__MSTATUS__Type_1_1_0d1.html#a5d9a70cba8621f1c20b01ec54802f48f">More...</a><br /></td></tr>
<tr class="separator:a5d9a70cba8621f1c20b01ec54802f48f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a338328337a8d991b1e5feb213083e732"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionCSR__MSTATUS__Type.html#a338328337a8d991b1e5feb213083e732">b</a></td></tr>
<tr class="memdesc:a338328337a8d991b1e5feb213083e732"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure used for bit access.  <a href="unionCSR__MSTATUS__Type.html#a338328337a8d991b1e5feb213083e732">More...</a><br /></td></tr>
<tr class="separator:a338328337a8d991b1e5feb213083e732"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6ccdd78fc15b0b10a9e82e3c25dd98a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionCSR__MSTATUS__Type.html#ad6ccdd78fc15b0b10a9e82e3c25dd98a">d</a></td></tr>
<tr class="memdesc:ad6ccdd78fc15b0b10a9e82e3c25dd98a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Type used for csr data access.  <a href="unionCSR__MSTATUS__Type.html#ad6ccdd78fc15b0b10a9e82e3c25dd98a">More...</a><br /></td></tr>
<tr class="separator:ad6ccdd78fc15b0b10a9e82e3c25dd98a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Union type to access MSTATUS CSR register. </p>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00105">105</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="ae8ca70d836ff92b95d206e681d081329"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8ca70d836ff92b95d206e681d081329">&#9670;&nbsp;</a></span>_reserved0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a> CSR_MSTATUS_Type::_reserved0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 0 Reserved </p>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00107">107</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

</div>
</div>
<a id="a3f2fb6067e213b937b77c8c72b5a2793"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f2fb6067e213b937b77c8c72b5a2793">&#9670;&nbsp;</a></span>_reserved1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a> CSR_MSTATUS_Type::_reserved1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 2 Reserved </p>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00109">109</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

</div>
</div>
<a id="a6ec97869161f24ac6ccdf52d0d9bf2de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ec97869161f24ac6ccdf52d0d9bf2de">&#9670;&nbsp;</a></span>_reserved2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a> CSR_MSTATUS_Type::_reserved2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 4 Reserved </p>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00111">111</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

</div>
</div>
<a id="a3c5132f10bbe90eef8a8256edd1e2907"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c5132f10bbe90eef8a8256edd1e2907">&#9670;&nbsp;</a></span>_reserved3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a> CSR_MSTATUS_Type::_reserved3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 25..30 Reserved <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00142">142</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

</div>
</div>
<a id="a338328337a8d991b1e5feb213083e732"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a338328337a8d991b1e5feb213083e732">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }  CSR_MSTATUS_Type::b</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Structure used for bit access. </p>

</div>
</div>
<a id="ad6ccdd78fc15b0b10a9e82e3c25dd98a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6ccdd78fc15b0b10a9e82e3c25dd98a">&#9670;&nbsp;</a></span>d</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a> CSR_MSTATUS_Type::d</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Type used for csr data access. </p>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00146">146</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

</div>
</div>
<a id="a0b85d89e89118380007d94c4c2adb0f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b85d89e89118380007d94c4c2adb0f2">&#9670;&nbsp;</a></span>fs</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a> CSR_MSTATUS_Type::fs</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 13..14 FS status flag </p>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00118">118</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

</div>
</div>
<a id="a8fe9b86b3d0ddb66537db55e8fe1b96b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8fe9b86b3d0ddb66537db55e8fe1b96b">&#9670;&nbsp;</a></span>mie</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a> CSR_MSTATUS_Type::mie</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 3 machine mode interrupt enable flag </p>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00110">110</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

</div>
</div>
<a id="a1053ed8fd8525df9fbd32c4890bcfe42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1053ed8fd8525df9fbd32c4890bcfe42">&#9670;&nbsp;</a></span>mpie</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a> CSR_MSTATUS_Type::mpie</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 7 machine mode previous interrupt enable flag </p>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00114">114</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

</div>
</div>
<a id="a54f1b11a82d0c710c8568703e006bbe8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54f1b11a82d0c710c8568703e006bbe8">&#9670;&nbsp;</a></span>mpp</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a> CSR_MSTATUS_Type::mpp</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 11..12 machine previous privilede mode <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00117">117</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

</div>
</div>
<a id="a5319b79ff9ccab347d70716fc7ad5bf5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5319b79ff9ccab347d70716fc7ad5bf5">&#9670;&nbsp;</a></span>mprv</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a> CSR_MSTATUS_Type::mprv</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 17 Modify PRiVilege </p>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00120">120</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

</div>
</div>
<a id="a4c828879e02d7be229d648b40375120e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c828879e02d7be229d648b40375120e">&#9670;&nbsp;</a></span>mxr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a> CSR_MSTATUS_Type::mxr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 19 Make eXecutable Readable </p>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00122">122</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

</div>
</div>
<a id="a07006b8b4c0dc88ca1e1a2145a9bce36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07006b8b4c0dc88ca1e1a2145a9bce36">&#9670;&nbsp;</a></span>sd</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a> CSR_MSTATUS_Type::sd</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 31 Dirty status for XS or FS </p>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00143">143</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

</div>
</div>
<a id="aea6302d5cf4907afd60dd1af5568e0d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea6302d5cf4907afd60dd1af5568e0d9">&#9670;&nbsp;</a></span>sdt</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a> CSR_MSTATUS_Type::sdt</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 24 S-mode-disable-trap </p>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00127">127</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

</div>
</div>
<a id="a39782c19cb5e81a9bb2ac6231b11edcd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39782c19cb5e81a9bb2ac6231b11edcd">&#9670;&nbsp;</a></span>sie</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a> CSR_MSTATUS_Type::sie</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 1 supervisor interrupt enable flag </p>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00108">108</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

</div>
</div>
<a id="af524f82bcb6ed7720a61f6484f187adc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af524f82bcb6ed7720a61f6484f187adc">&#9670;&nbsp;</a></span>spelp</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a> CSR_MSTATUS_Type::spelp</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 23 Supervisor mode Previous Expected Landing Pad (ELP) State </p>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00126">126</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

</div>
</div>
<a id="a2da21bb426da143dfba005be019592b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2da21bb426da143dfba005be019592b3">&#9670;&nbsp;</a></span>spie</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a> CSR_MSTATUS_Type::spie</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 5 supervisor mode interrupt enable flag </p>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00112">112</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

</div>
</div>
<a id="a810012b49fdefb3d342a51a02d5b0a2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a810012b49fdefb3d342a51a02d5b0a2a">&#9670;&nbsp;</a></span>spp</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a> CSR_MSTATUS_Type::spp</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 8 supervisor previous privilede mode </p>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00115">115</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

</div>
</div>
<a id="aa7bf6ccb81c68ffcda46390640774413"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7bf6ccb81c68ffcda46390640774413">&#9670;&nbsp;</a></span>sum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a> CSR_MSTATUS_Type::sum</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 18 Supervisor Mode load and store protection </p>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00121">121</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

</div>
</div>
<a id="ae77bc388c3d8fa3dacac1855abc43b00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae77bc388c3d8fa3dacac1855abc43b00">&#9670;&nbsp;</a></span>tsr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a> CSR_MSTATUS_Type::tsr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 22 Trap SRET </p>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00125">125</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

</div>
</div>
<a id="a075c6caa79d9fcd57fa15dafaef41b7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a075c6caa79d9fcd57fa15dafaef41b7d">&#9670;&nbsp;</a></span>tvm</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a> CSR_MSTATUS_Type::tvm</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 20 Trap Virtual Memory </p>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00123">123</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

</div>
</div>
<a id="a60b6fee42efcd5978cb1d00901a45643"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60b6fee42efcd5978cb1d00901a45643">&#9670;&nbsp;</a></span>tw</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a> CSR_MSTATUS_Type::tw</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 21 Timeout Wait </p>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00124">124</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

</div>
</div>
<a id="a812b2d696021536a241c4edd7d2c59e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a812b2d696021536a241c4edd7d2c59e3">&#9670;&nbsp;</a></span>ube</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a> CSR_MSTATUS_Type::ube</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 6 U-mode non-instruction-fetch memory accesse big-endian enable flag </p>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00113">113</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

</div>
</div>
<a id="aa0226cb85131866229d29d268186d0bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0226cb85131866229d29d268186d0bc">&#9670;&nbsp;</a></span>vs</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a> CSR_MSTATUS_Type::vs</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 9..10 vector status flag </p>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00116">116</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

</div>
</div>
<a id="ab2648a5652adc6cd1dd02e3e47d4cd87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2648a5652adc6cd1dd02e3e47d4cd87">&#9670;&nbsp;</a></span>xs</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a> CSR_MSTATUS_Type::xs</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 15..16 XS status flag </p>

<p class="definition">Definition at line <a class="el" href="core__feature__base_8h_source.html#l00119">119</a> of file <a class="el" href="core__feature__base_8h_source.html">core_feature_base.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="unionCSR__MSTATUS__Type.html">CSR_MSTATUS_Type</a></li>
    <li class="footer">Generated on Wed May 14 2025 05:43:11 for NMSIS-Core by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
