-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

-- DATE "11/14/2019 16:21:44"

-- 
-- Device: Altera EP4CE115F29C7 Package FBGA780
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	mips IS
    PORT (
	clk : IN std_logic;
	program_c_out : OUT std_logic_vector(31 DOWNTO 0);
	ula_signal_out : OUT std_logic_vector(31 DOWNTO 0)
	);
END mips;

ARCHITECTURE structure OF mips IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_clk : std_logic;
SIGNAL ww_program_c_out : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_ula_signal_out : std_logic_vector(31 DOWNTO 0);
SIGNAL \program_c_out[0]~output_o\ : std_logic;
SIGNAL \program_c_out[1]~output_o\ : std_logic;
SIGNAL \program_c_out[2]~output_o\ : std_logic;
SIGNAL \program_c_out[3]~output_o\ : std_logic;
SIGNAL \program_c_out[4]~output_o\ : std_logic;
SIGNAL \program_c_out[5]~output_o\ : std_logic;
SIGNAL \program_c_out[6]~output_o\ : std_logic;
SIGNAL \program_c_out[7]~output_o\ : std_logic;
SIGNAL \program_c_out[8]~output_o\ : std_logic;
SIGNAL \program_c_out[9]~output_o\ : std_logic;
SIGNAL \program_c_out[10]~output_o\ : std_logic;
SIGNAL \program_c_out[11]~output_o\ : std_logic;
SIGNAL \program_c_out[12]~output_o\ : std_logic;
SIGNAL \program_c_out[13]~output_o\ : std_logic;
SIGNAL \program_c_out[14]~output_o\ : std_logic;
SIGNAL \program_c_out[15]~output_o\ : std_logic;
SIGNAL \program_c_out[16]~output_o\ : std_logic;
SIGNAL \program_c_out[17]~output_o\ : std_logic;
SIGNAL \program_c_out[18]~output_o\ : std_logic;
SIGNAL \program_c_out[19]~output_o\ : std_logic;
SIGNAL \program_c_out[20]~output_o\ : std_logic;
SIGNAL \program_c_out[21]~output_o\ : std_logic;
SIGNAL \program_c_out[22]~output_o\ : std_logic;
SIGNAL \program_c_out[23]~output_o\ : std_logic;
SIGNAL \program_c_out[24]~output_o\ : std_logic;
SIGNAL \program_c_out[25]~output_o\ : std_logic;
SIGNAL \program_c_out[26]~output_o\ : std_logic;
SIGNAL \program_c_out[27]~output_o\ : std_logic;
SIGNAL \program_c_out[28]~output_o\ : std_logic;
SIGNAL \program_c_out[29]~output_o\ : std_logic;
SIGNAL \program_c_out[30]~output_o\ : std_logic;
SIGNAL \program_c_out[31]~output_o\ : std_logic;
SIGNAL \ula_signal_out[0]~output_o\ : std_logic;
SIGNAL \ula_signal_out[1]~output_o\ : std_logic;
SIGNAL \ula_signal_out[2]~output_o\ : std_logic;
SIGNAL \ula_signal_out[3]~output_o\ : std_logic;
SIGNAL \ula_signal_out[4]~output_o\ : std_logic;
SIGNAL \ula_signal_out[5]~output_o\ : std_logic;
SIGNAL \ula_signal_out[6]~output_o\ : std_logic;
SIGNAL \ula_signal_out[7]~output_o\ : std_logic;
SIGNAL \ula_signal_out[8]~output_o\ : std_logic;
SIGNAL \ula_signal_out[9]~output_o\ : std_logic;
SIGNAL \ula_signal_out[10]~output_o\ : std_logic;
SIGNAL \ula_signal_out[11]~output_o\ : std_logic;
SIGNAL \ula_signal_out[12]~output_o\ : std_logic;
SIGNAL \ula_signal_out[13]~output_o\ : std_logic;
SIGNAL \ula_signal_out[14]~output_o\ : std_logic;
SIGNAL \ula_signal_out[15]~output_o\ : std_logic;
SIGNAL \ula_signal_out[16]~output_o\ : std_logic;
SIGNAL \ula_signal_out[17]~output_o\ : std_logic;
SIGNAL \ula_signal_out[18]~output_o\ : std_logic;
SIGNAL \ula_signal_out[19]~output_o\ : std_logic;
SIGNAL \ula_signal_out[20]~output_o\ : std_logic;
SIGNAL \ula_signal_out[21]~output_o\ : std_logic;
SIGNAL \ula_signal_out[22]~output_o\ : std_logic;
SIGNAL \ula_signal_out[23]~output_o\ : std_logic;
SIGNAL \ula_signal_out[24]~output_o\ : std_logic;
SIGNAL \ula_signal_out[25]~output_o\ : std_logic;
SIGNAL \ula_signal_out[26]~output_o\ : std_logic;
SIGNAL \ula_signal_out[27]~output_o\ : std_logic;
SIGNAL \ula_signal_out[28]~output_o\ : std_logic;
SIGNAL \ula_signal_out[29]~output_o\ : std_logic;
SIGNAL \ula_signal_out[30]~output_o\ : std_logic;
SIGNAL \ula_signal_out[31]~output_o\ : std_logic;
SIGNAL \clk~input_o\ : std_logic;
SIGNAL \FD|ROM|memROM~4_combout\ : std_logic;
SIGNAL \FD|ROM|memROM~5_combout\ : std_logic;
SIGNAL \FD|Somador|saida[2]~1\ : std_logic;
SIGNAL \FD|Somador|saida[3]~3\ : std_logic;
SIGNAL \FD|Somador|saida[4]~5\ : std_logic;
SIGNAL \FD|Somador|saida[5]~7\ : std_logic;
SIGNAL \FD|Somador|saida[6]~9\ : std_logic;
SIGNAL \FD|Somador|saida[7]~10_combout\ : std_logic;
SIGNAL \FD|Somador|saida[6]~8_combout\ : std_logic;
SIGNAL \FD|Somador|saida[5]~6_combout\ : std_logic;
SIGNAL \FD|Somador|saida[4]~4_combout\ : std_logic;
SIGNAL \FD|Somador|saida[3]~2_combout\ : std_logic;
SIGNAL \FD|Somador|saida[2]~0_combout\ : std_logic;
SIGNAL \FD|Somador_imediato|Add0~1\ : std_logic;
SIGNAL \FD|Somador_imediato|Add0~3\ : std_logic;
SIGNAL \FD|Somador_imediato|Add0~5\ : std_logic;
SIGNAL \FD|Somador_imediato|Add0~7\ : std_logic;
SIGNAL \FD|Somador_imediato|Add0~9\ : std_logic;
SIGNAL \FD|Somador_imediato|Add0~10_combout\ : std_logic;
SIGNAL \FD|ROM|memROM~1_combout\ : std_logic;
SIGNAL \UC|pontosDeControle[8]~12_combout\ : std_logic;
SIGNAL \UC|pontosDeControle[9]~13_combout\ : std_logic;
SIGNAL \FD|UCULA|ALUctr[2]~2_combout\ : std_logic;
SIGNAL \FD|UCULA|ALUctr[1]~4_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1182_combout\ : std_logic;
SIGNAL \UC|Equal3~3_combout\ : std_logic;
SIGNAL \UC|Equal3~12_combout\ : std_logic;
SIGNAL \FD|ROM|memROM~18_combout\ : std_logic;
SIGNAL \FD|ROM|memROM~17_combout\ : std_logic;
SIGNAL \FD|ROM|memROM~19_combout\ : std_logic;
SIGNAL \UC|Equal4~0_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1171_combout\ : std_logic;
SIGNAL \FD|ROM|memROM~2_combout\ : std_logic;
SIGNAL \FD|ROM|memROM~3_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1172_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~297_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1183_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1173_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~393_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1184_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1174_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~329_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1085_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1185_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1175_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~361_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1086_combout\ : std_logic;
SIGNAL \FD|BR|Equal1~2_combout\ : std_logic;
SIGNAL \FD|BR|saidaB[3]~19_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1065_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1176_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~42_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1076_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1089_combout\ : std_logic;
SIGNAL \FD|BR|saidaB[4]~20_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1387_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~45_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1098_combout\ : std_logic;
SIGNAL \FD|BR|saidaB[7]~23_combout\ : std_logic;
SIGNAL \FD|RAM|ram~718_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~299_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~395_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~331_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1091_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~363_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1092_combout\ : std_logic;
SIGNAL \FD|BR|saidaB[5]~21_combout\ : std_logic;
SIGNAL \FD|RAM|ram~716_q\ : std_logic;
SIGNAL \FD|RAM|ram~844_q\ : std_logic;
SIGNAL \FD|RAM|ram~3450_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~44_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1095_combout\ : std_logic;
SIGNAL \FD|BR|saidaB[6]~22_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1389_q\ : std_logic;
SIGNAL \FD|RAM|ram~1357_q\ : std_logic;
SIGNAL \FD|RAM|ram~3436_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3437_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1325_q\ : std_logic;
SIGNAL \FD|RAM|ram~2339_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3438_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3439_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1421_q\ : std_logic;
SIGNAL \FD|RAM|ram~2340_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3441_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1229_q\ : std_logic;
SIGNAL \FD|RAM|ram~3443_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1261_q\ : std_logic;
SIGNAL \FD|RAM|ram~3444_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3445_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1197_q\ : std_logic;
SIGNAL \FD|RAM|ram~2341_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3446_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3447_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1293_q\ : std_logic;
SIGNAL \FD|RAM|ram~2342_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3448_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3449_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1133_q\ : std_logic;
SIGNAL \FD|RAM|ram~3451_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1101_q\ : std_logic;
SIGNAL \FD|RAM|ram~3452_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3453_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1069_q\ : std_logic;
SIGNAL \FD|RAM|ram~2343_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3454_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3455_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1165_q\ : std_logic;
SIGNAL \FD|RAM|ram~2344_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2345_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3456_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3457_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1485_q\ : std_logic;
SIGNAL \FD|RAM|ram~3458_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3459_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1517_q\ : std_logic;
SIGNAL \FD|RAM|ram~3460_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3461_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1453_q\ : std_logic;
SIGNAL \FD|RAM|ram~2346_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3462_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3463_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1549_q\ : std_logic;
SIGNAL \FD|RAM|ram~2347_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2348_combout\ : std_logic;
SIGNAL \FD|RAM|ram~717_q\ : std_logic;
SIGNAL \FD|RAM|ram~845_q\ : std_logic;
SIGNAL \FD|RAM|ram~589_q\ : std_logic;
SIGNAL \FD|RAM|ram~2349_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3468_combout\ : std_logic;
SIGNAL \FD|RAM|ram~973_q\ : std_logic;
SIGNAL \FD|RAM|ram~2350_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3469_combout\ : std_logic;
SIGNAL \FD|RAM|ram~877_q\ : std_logic;
SIGNAL \FD|RAM|ram~749_q\ : std_logic;
SIGNAL \FD|RAM|ram~3471_combout\ : std_logic;
SIGNAL \FD|RAM|ram~621_q\ : std_logic;
SIGNAL \FD|RAM|ram~2351_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3472_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1005_q\ : std_logic;
SIGNAL \FD|RAM|ram~2352_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3473_combout\ : std_logic;
SIGNAL \FD|RAM|ram~813_q\ : std_logic;
SIGNAL \FD|RAM|ram~3474_combout\ : std_logic;
SIGNAL \FD|RAM|ram~685_q\ : std_logic;
SIGNAL \FD|RAM|ram~3475_combout\ : std_logic;
SIGNAL \FD|RAM|ram~557_q\ : std_logic;
SIGNAL \FD|RAM|ram~2353_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3476_combout\ : std_logic;
SIGNAL \FD|RAM|ram~941_q\ : std_logic;
SIGNAL \FD|RAM|ram~2354_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2355_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3477_combout\ : std_logic;
SIGNAL \FD|RAM|ram~781_q\ : std_logic;
SIGNAL \FD|RAM|ram~3478_combout\ : std_logic;
SIGNAL \FD|RAM|ram~909_q\ : std_logic;
SIGNAL \FD|RAM|ram~3479_combout\ : std_logic;
SIGNAL \FD|RAM|ram~653_q\ : std_logic;
SIGNAL \FD|RAM|ram~2356_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3480_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1037_q\ : std_logic;
SIGNAL \FD|RAM|ram~2357_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2358_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3481_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3482_combout\ : std_logic;
SIGNAL \FD|RAM|ram~237_q\ : std_logic;
SIGNAL \FD|RAM|ram~3483_combout\ : std_logic;
SIGNAL \FD|RAM|ram~205_q\ : std_logic;
SIGNAL \FD|RAM|ram~3484_combout\ : std_logic;
SIGNAL \FD|RAM|ram~173_q\ : std_logic;
SIGNAL \FD|RAM|ram~2359_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3485_combout\ : std_logic;
SIGNAL \FD|RAM|ram~269_q\ : std_logic;
SIGNAL \FD|RAM|ram~2360_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3486_combout\ : std_logic;
SIGNAL \FD|RAM|ram~333_q\ : std_logic;
SIGNAL \FD|RAM|ram~3487_combout\ : std_logic;
SIGNAL \FD|RAM|ram~365_q\ : std_logic;
SIGNAL \FD|RAM|ram~3488_combout\ : std_logic;
SIGNAL \FD|RAM|ram~301_q\ : std_logic;
SIGNAL \FD|RAM|ram~2361_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3489_combout\ : std_logic;
SIGNAL \FD|RAM|ram~397_q\ : std_logic;
SIGNAL \FD|RAM|ram~2362_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3490_combout\ : std_logic;
SIGNAL \FD|RAM|ram~77_q\ : std_logic;
SIGNAL \FD|RAM|ram~3491_combout\ : std_logic;
SIGNAL \FD|RAM|ram~109_q\ : std_logic;
SIGNAL \FD|RAM|ram~3492_combout\ : std_logic;
SIGNAL \FD|RAM|ram~45_q\ : std_logic;
SIGNAL \FD|RAM|ram~2363_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3493_combout\ : std_logic;
SIGNAL \FD|RAM|ram~141_q\ : std_logic;
SIGNAL \FD|RAM|ram~2364_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2365_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3494_combout\ : std_logic;
SIGNAL \FD|RAM|ram~493_q\ : std_logic;
SIGNAL \FD|RAM|ram~3495_combout\ : std_logic;
SIGNAL \FD|RAM|ram~461_q\ : std_logic;
SIGNAL \FD|RAM|ram~3496_combout\ : std_logic;
SIGNAL \FD|RAM|ram~429_q\ : std_logic;
SIGNAL \FD|RAM|ram~2366_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3497_combout\ : std_logic;
SIGNAL \FD|RAM|ram~525_q\ : std_logic;
SIGNAL \FD|RAM|ram~2367_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2368_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2369_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3498_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3499_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1773_q\ : std_logic;
SIGNAL \FD|RAM|ram~3500_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1901_q\ : std_logic;
SIGNAL \FD|RAM|ram~3501_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1645_q\ : std_logic;
SIGNAL \FD|RAM|ram~2370_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3502_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2029_q\ : std_logic;
SIGNAL \FD|RAM|ram~2371_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3503_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1869_q\ : std_logic;
SIGNAL \FD|RAM|ram~3504_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1741_q\ : std_logic;
SIGNAL \FD|RAM|ram~3505_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1613_q\ : std_logic;
SIGNAL \FD|RAM|ram~2372_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3506_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1997_q\ : std_logic;
SIGNAL \FD|RAM|ram~2373_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3507_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1709_q\ : std_logic;
SIGNAL \FD|RAM|ram~3508_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1837_q\ : std_logic;
SIGNAL \FD|RAM|ram~3509_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1581_q\ : std_logic;
SIGNAL \FD|RAM|ram~2374_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3510_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1965_q\ : std_logic;
SIGNAL \FD|RAM|ram~2375_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2376_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3511_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1933_q\ : std_logic;
SIGNAL \FD|RAM|ram~3512_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1805_q\ : std_logic;
SIGNAL \FD|RAM|ram~3513_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1677_q\ : std_logic;
SIGNAL \FD|RAM|ram~2377_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3514_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2061_q\ : std_logic;
SIGNAL \FD|RAM|ram~2378_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2379_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2380_combout\ : std_logic;
SIGNAL \FD|mux_Ula_Memoria|saida[6]~42_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~300_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~396_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~332_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1093_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~364_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1094_combout\ : std_logic;
SIGNAL \FD|mux_Banco_Ula|saida[6]~10_combout\ : std_logic;
SIGNAL \FD|mux_Banco_Ula|saida[6]~11_combout\ : std_logic;
SIGNAL \FD|UCULA|ALUctr[2]~5_combout\ : std_logic;
SIGNAL \FD|UCULA|ALUctr[2]~3_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~295_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~391_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1179_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~327_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1079_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1180_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~359_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1080_combout\ : std_logic;
SIGNAL \FD|BR|saidaB[1]~18_combout\ : std_logic;
SIGNAL \FD|RAM|ram~712_q\ : std_logic;
SIGNAL \FD|RAM|ram~840_q\ : std_logic;
SIGNAL \FD|RAM|ram~584_q\ : std_logic;
SIGNAL \FD|RAM|ram~2129_combout\ : std_logic;
SIGNAL \FD|RAM|ram~968_q\ : std_logic;
SIGNAL \FD|RAM|ram~2130_combout\ : std_logic;
SIGNAL \FD|RAM|ram~872_q\ : std_logic;
SIGNAL \FD|RAM|ram~744_q\ : std_logic;
SIGNAL \FD|RAM|ram~616_q\ : std_logic;
SIGNAL \FD|RAM|ram~2131_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1000_q\ : std_logic;
SIGNAL \FD|RAM|ram~2132_combout\ : std_logic;
SIGNAL \FD|RAM|ram~808_q\ : std_logic;
SIGNAL \FD|RAM|ram~680_q\ : std_logic;
SIGNAL \FD|RAM|ram~552_q\ : std_logic;
SIGNAL \FD|RAM|ram~2133_combout\ : std_logic;
SIGNAL \FD|RAM|ram~936_q\ : std_logic;
SIGNAL \FD|RAM|ram~2134_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2135_combout\ : std_logic;
SIGNAL \FD|RAM|ram~776_q\ : std_logic;
SIGNAL \FD|RAM|ram~904_q\ : std_logic;
SIGNAL \FD|RAM|ram~648_q\ : std_logic;
SIGNAL \FD|RAM|ram~2136_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1032_q\ : std_logic;
SIGNAL \FD|RAM|ram~2137_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2138_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1384_q\ : std_logic;
SIGNAL \FD|RAM|ram~1352_q\ : std_logic;
SIGNAL \FD|RAM|ram~1320_q\ : std_logic;
SIGNAL \FD|RAM|ram~2139_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1416_q\ : std_logic;
SIGNAL \FD|RAM|ram~2140_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1224_q\ : std_logic;
SIGNAL \FD|RAM|ram~1256_q\ : std_logic;
SIGNAL \FD|RAM|ram~1192_q\ : std_logic;
SIGNAL \FD|RAM|ram~2141_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1288_q\ : std_logic;
SIGNAL \FD|RAM|ram~2142_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1128_q\ : std_logic;
SIGNAL \FD|RAM|ram~1096_q\ : std_logic;
SIGNAL \FD|RAM|ram~1064_q\ : std_logic;
SIGNAL \FD|RAM|ram~2143_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1160_q\ : std_logic;
SIGNAL \FD|RAM|ram~2144_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2145_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1480_q\ : std_logic;
SIGNAL \FD|RAM|ram~1512_q\ : std_logic;
SIGNAL \FD|RAM|ram~1448_q\ : std_logic;
SIGNAL \FD|RAM|ram~2146_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1544_q\ : std_logic;
SIGNAL \FD|RAM|ram~2147_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2148_combout\ : std_logic;
SIGNAL \FD|RAM|ram~232_q\ : std_logic;
SIGNAL \FD|RAM|ram~200_q\ : std_logic;
SIGNAL \FD|RAM|ram~168_q\ : std_logic;
SIGNAL \FD|RAM|ram~2149_combout\ : std_logic;
SIGNAL \FD|RAM|ram~264_q\ : std_logic;
SIGNAL \FD|RAM|ram~2150_combout\ : std_logic;
SIGNAL \FD|RAM|ram~328_q\ : std_logic;
SIGNAL \FD|RAM|ram~360_q\ : std_logic;
SIGNAL \FD|RAM|ram~296_q\ : std_logic;
SIGNAL \FD|RAM|ram~2151_combout\ : std_logic;
SIGNAL \FD|RAM|ram~392_q\ : std_logic;
SIGNAL \FD|RAM|ram~2152_combout\ : std_logic;
SIGNAL \FD|RAM|ram~72_q\ : std_logic;
SIGNAL \FD|RAM|ram~104_q\ : std_logic;
SIGNAL \FD|RAM|ram~40_q\ : std_logic;
SIGNAL \FD|RAM|ram~2153_combout\ : std_logic;
SIGNAL \FD|RAM|ram~136_q\ : std_logic;
SIGNAL \FD|RAM|ram~2154_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2155_combout\ : std_logic;
SIGNAL \FD|RAM|ram~488_q\ : std_logic;
SIGNAL \FD|RAM|ram~456_q\ : std_logic;
SIGNAL \FD|RAM|ram~424_q\ : std_logic;
SIGNAL \FD|RAM|ram~2156_combout\ : std_logic;
SIGNAL \FD|RAM|ram~520_q\ : std_logic;
SIGNAL \FD|RAM|ram~2157_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2158_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2159_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1768_q\ : std_logic;
SIGNAL \FD|RAM|ram~1896_q\ : std_logic;
SIGNAL \FD|RAM|ram~1640_q\ : std_logic;
SIGNAL \FD|RAM|ram~2160_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2024_q\ : std_logic;
SIGNAL \FD|RAM|ram~2161_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1864_q\ : std_logic;
SIGNAL \FD|RAM|ram~1736_q\ : std_logic;
SIGNAL \FD|RAM|ram~1608_q\ : std_logic;
SIGNAL \FD|RAM|ram~2162_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1992_q\ : std_logic;
SIGNAL \FD|RAM|ram~2163_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1704_q\ : std_logic;
SIGNAL \FD|RAM|ram~1832_q\ : std_logic;
SIGNAL \FD|RAM|ram~1576_q\ : std_logic;
SIGNAL \FD|RAM|ram~2164_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1960_q\ : std_logic;
SIGNAL \FD|RAM|ram~2165_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2166_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1928_q\ : std_logic;
SIGNAL \FD|RAM|ram~1800_q\ : std_logic;
SIGNAL \FD|RAM|ram~1672_q\ : std_logic;
SIGNAL \FD|RAM|ram~2167_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2056_q\ : std_logic;
SIGNAL \FD|RAM|ram~2168_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2169_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2170_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1383_q\ : std_logic;
SIGNAL \FD|RAM|ram~1351_q\ : std_logic;
SIGNAL \FD|RAM|ram~1319_q\ : std_logic;
SIGNAL \FD|RAM|ram~2087_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1415_q\ : std_logic;
SIGNAL \FD|RAM|ram~2088_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1223_q\ : std_logic;
SIGNAL \FD|RAM|ram~1255_q\ : std_logic;
SIGNAL \FD|RAM|ram~1191_q\ : std_logic;
SIGNAL \FD|RAM|ram~2089_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1287_q\ : std_logic;
SIGNAL \FD|RAM|ram~2090_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1127_q\ : std_logic;
SIGNAL \FD|RAM|ram~1095_q\ : std_logic;
SIGNAL \FD|RAM|ram~1063_q\ : std_logic;
SIGNAL \FD|RAM|ram~2091_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1159_q\ : std_logic;
SIGNAL \FD|RAM|ram~2092_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2093_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1479_q\ : std_logic;
SIGNAL \FD|RAM|ram~1511_q\ : std_logic;
SIGNAL \FD|RAM|ram~1447_q\ : std_logic;
SIGNAL \FD|RAM|ram~2094_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1543_q\ : std_logic;
SIGNAL \FD|RAM|ram~2095_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2096_combout\ : std_logic;
SIGNAL \FD|RAM|ram~711_q\ : std_logic;
SIGNAL \FD|RAM|ram~839_q\ : std_logic;
SIGNAL \FD|RAM|ram~583_q\ : std_logic;
SIGNAL \FD|RAM|ram~2097_combout\ : std_logic;
SIGNAL \FD|RAM|ram~967_q\ : std_logic;
SIGNAL \FD|RAM|ram~2098_combout\ : std_logic;
SIGNAL \FD|RAM|ram~871_q\ : std_logic;
SIGNAL \FD|RAM|ram~743_q\ : std_logic;
SIGNAL \FD|RAM|ram~615_q\ : std_logic;
SIGNAL \FD|RAM|ram~2099_combout\ : std_logic;
SIGNAL \FD|RAM|ram~999_q\ : std_logic;
SIGNAL \FD|RAM|ram~2100_combout\ : std_logic;
SIGNAL \FD|RAM|ram~807_q\ : std_logic;
SIGNAL \FD|RAM|ram~679_q\ : std_logic;
SIGNAL \FD|RAM|ram~551_q\ : std_logic;
SIGNAL \FD|RAM|ram~2101_combout\ : std_logic;
SIGNAL \FD|RAM|ram~935_q\ : std_logic;
SIGNAL \FD|RAM|ram~2102_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2103_combout\ : std_logic;
SIGNAL \FD|RAM|ram~775_q\ : std_logic;
SIGNAL \FD|RAM|ram~903_q\ : std_logic;
SIGNAL \FD|RAM|ram~647_q\ : std_logic;
SIGNAL \FD|RAM|ram~2104_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1031_q\ : std_logic;
SIGNAL \FD|RAM|ram~2105_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2106_combout\ : std_logic;
SIGNAL \FD|RAM|ram~231_q\ : std_logic;
SIGNAL \FD|RAM|ram~199_q\ : std_logic;
SIGNAL \FD|RAM|ram~167_q\ : std_logic;
SIGNAL \FD|RAM|ram~2107_combout\ : std_logic;
SIGNAL \FD|RAM|ram~263_q\ : std_logic;
SIGNAL \FD|RAM|ram~2108_combout\ : std_logic;
SIGNAL \FD|RAM|ram~327_q\ : std_logic;
SIGNAL \FD|RAM|ram~359_q\ : std_logic;
SIGNAL \FD|RAM|ram~295_q\ : std_logic;
SIGNAL \FD|RAM|ram~2109_combout\ : std_logic;
SIGNAL \FD|RAM|ram~391_q\ : std_logic;
SIGNAL \FD|RAM|ram~2110_combout\ : std_logic;
SIGNAL \FD|RAM|ram~71_q\ : std_logic;
SIGNAL \FD|RAM|ram~103_q\ : std_logic;
SIGNAL \FD|RAM|ram~39_q\ : std_logic;
SIGNAL \FD|RAM|ram~2111_combout\ : std_logic;
SIGNAL \FD|RAM|ram~135_q\ : std_logic;
SIGNAL \FD|RAM|ram~2112_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2113_combout\ : std_logic;
SIGNAL \FD|RAM|ram~487_q\ : std_logic;
SIGNAL \FD|RAM|ram~455_q\ : std_logic;
SIGNAL \FD|RAM|ram~423_q\ : std_logic;
SIGNAL \FD|RAM|ram~2114_combout\ : std_logic;
SIGNAL \FD|RAM|ram~519_q\ : std_logic;
SIGNAL \FD|RAM|ram~2115_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2116_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2117_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1767_q\ : std_logic;
SIGNAL \FD|RAM|ram~1895_q\ : std_logic;
SIGNAL \FD|RAM|ram~1639_q\ : std_logic;
SIGNAL \FD|RAM|ram~2118_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2023_q\ : std_logic;
SIGNAL \FD|RAM|ram~2119_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1863_q\ : std_logic;
SIGNAL \FD|RAM|ram~1735_q\ : std_logic;
SIGNAL \FD|RAM|ram~1607_q\ : std_logic;
SIGNAL \FD|RAM|ram~2120_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1991_q\ : std_logic;
SIGNAL \FD|RAM|ram~2121_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1703_q\ : std_logic;
SIGNAL \FD|RAM|ram~1831_q\ : std_logic;
SIGNAL \FD|RAM|ram~1575_q\ : std_logic;
SIGNAL \FD|RAM|ram~2122_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1959_q\ : std_logic;
SIGNAL \FD|RAM|ram~2123_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2124_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1927_q\ : std_logic;
SIGNAL \FD|RAM|ram~1799_q\ : std_logic;
SIGNAL \FD|RAM|ram~1671_q\ : std_logic;
SIGNAL \FD|RAM|ram~2125_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2055_q\ : std_logic;
SIGNAL \FD|RAM|ram~2126_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2127_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2128_combout\ : std_logic;
SIGNAL \FD|ULA|Add2~1_combout\ : std_logic;
SIGNAL \FD|mux_Ula_Memoria|saida[0]~12_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1177_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~294_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~390_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~326_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1074_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1178_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~358_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1075_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~38_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1077_combout\ : std_logic;
SIGNAL \FD|BR|saidaB[0]~0_combout\ : std_logic;
SIGNAL \FD|ULA|Add2~0_combout\ : std_logic;
SIGNAL \FD|ULA|Add2~2\ : std_logic;
SIGNAL \FD|ULA|Add2~4_combout\ : std_logic;
SIGNAL \FD|mux_Ula_Memoria|saida[1]~13_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~39_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1078_combout\ : std_logic;
SIGNAL \FD|mux_Banco_Ula|saida[1]~2_combout\ : std_logic;
SIGNAL \FD|mux_Banco_Ula|saida[1]~3_combout\ : std_logic;
SIGNAL \FD|ULA|Add2~5\ : std_logic;
SIGNAL \FD|ULA|Add2~8\ : std_logic;
SIGNAL \FD|ULA|Add2~11\ : std_logic;
SIGNAL \FD|ULA|Add2~14\ : std_logic;
SIGNAL \FD|ULA|Add2~17\ : std_logic;
SIGNAL \FD|ULA|Add2~19_combout\ : std_logic;
SIGNAL \FD|ULA|Add2~21_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3464_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3467_combout\ : std_logic;
SIGNAL \FD|RAM|ram~588_q\ : std_logic;
SIGNAL \FD|RAM|ram~2297_combout\ : std_logic;
SIGNAL \FD|RAM|ram~972_q\ : std_logic;
SIGNAL \FD|RAM|ram~2298_combout\ : std_logic;
SIGNAL \FD|RAM|ram~876_q\ : std_logic;
SIGNAL \FD|RAM|ram~748_q\ : std_logic;
SIGNAL \FD|RAM|ram~620_q\ : std_logic;
SIGNAL \FD|RAM|ram~2299_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1004_q\ : std_logic;
SIGNAL \FD|RAM|ram~2300_combout\ : std_logic;
SIGNAL \FD|RAM|ram~812_q\ : std_logic;
SIGNAL \FD|RAM|ram~684_q\ : std_logic;
SIGNAL \FD|RAM|ram~556_q\ : std_logic;
SIGNAL \FD|RAM|ram~2301_combout\ : std_logic;
SIGNAL \FD|RAM|ram~940_q\ : std_logic;
SIGNAL \FD|RAM|ram~2302_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2303_combout\ : std_logic;
SIGNAL \FD|RAM|ram~780_q\ : std_logic;
SIGNAL \FD|RAM|ram~908_q\ : std_logic;
SIGNAL \FD|RAM|ram~652_q\ : std_logic;
SIGNAL \FD|RAM|ram~2304_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1036_q\ : std_logic;
SIGNAL \FD|RAM|ram~2305_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2306_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1388_q\ : std_logic;
SIGNAL \FD|RAM|ram~1356_q\ : std_logic;
SIGNAL \FD|RAM|ram~1324_q\ : std_logic;
SIGNAL \FD|RAM|ram~2307_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1420_q\ : std_logic;
SIGNAL \FD|RAM|ram~2308_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1228_q\ : std_logic;
SIGNAL \FD|RAM|ram~1260_q\ : std_logic;
SIGNAL \FD|RAM|ram~1196_q\ : std_logic;
SIGNAL \FD|RAM|ram~2309_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1292_q\ : std_logic;
SIGNAL \FD|RAM|ram~2310_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1132_q\ : std_logic;
SIGNAL \FD|RAM|ram~1100_q\ : std_logic;
SIGNAL \FD|RAM|ram~1068_q\ : std_logic;
SIGNAL \FD|RAM|ram~2311_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1164_q\ : std_logic;
SIGNAL \FD|RAM|ram~2312_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2313_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1484_q\ : std_logic;
SIGNAL \FD|RAM|ram~1516_q\ : std_logic;
SIGNAL \FD|RAM|ram~1452_q\ : std_logic;
SIGNAL \FD|RAM|ram~2314_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1548_q\ : std_logic;
SIGNAL \FD|RAM|ram~2315_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2316_combout\ : std_logic;
SIGNAL \FD|RAM|ram~236_q\ : std_logic;
SIGNAL \FD|RAM|ram~204_q\ : std_logic;
SIGNAL \FD|RAM|ram~172_q\ : std_logic;
SIGNAL \FD|RAM|ram~2317_combout\ : std_logic;
SIGNAL \FD|RAM|ram~268_q\ : std_logic;
SIGNAL \FD|RAM|ram~2318_combout\ : std_logic;
SIGNAL \FD|RAM|ram~332_q\ : std_logic;
SIGNAL \FD|RAM|ram~364_q\ : std_logic;
SIGNAL \FD|RAM|ram~300_q\ : std_logic;
SIGNAL \FD|RAM|ram~2319_combout\ : std_logic;
SIGNAL \FD|RAM|ram~396_q\ : std_logic;
SIGNAL \FD|RAM|ram~2320_combout\ : std_logic;
SIGNAL \FD|RAM|ram~76_q\ : std_logic;
SIGNAL \FD|RAM|ram~108_q\ : std_logic;
SIGNAL \FD|RAM|ram~44_q\ : std_logic;
SIGNAL \FD|RAM|ram~2321_combout\ : std_logic;
SIGNAL \FD|RAM|ram~140_q\ : std_logic;
SIGNAL \FD|RAM|ram~2322_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2323_combout\ : std_logic;
SIGNAL \FD|RAM|ram~492_q\ : std_logic;
SIGNAL \FD|RAM|ram~460_q\ : std_logic;
SIGNAL \FD|RAM|ram~428_q\ : std_logic;
SIGNAL \FD|RAM|ram~2324_combout\ : std_logic;
SIGNAL \FD|RAM|ram~524_q\ : std_logic;
SIGNAL \FD|RAM|ram~2325_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2326_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2327_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1772_q\ : std_logic;
SIGNAL \FD|RAM|ram~1900_q\ : std_logic;
SIGNAL \FD|RAM|ram~1644_q\ : std_logic;
SIGNAL \FD|RAM|ram~2328_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2028_q\ : std_logic;
SIGNAL \FD|RAM|ram~2329_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1868_q\ : std_logic;
SIGNAL \FD|RAM|ram~1740_q\ : std_logic;
SIGNAL \FD|RAM|ram~1612_q\ : std_logic;
SIGNAL \FD|RAM|ram~2330_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1996_q\ : std_logic;
SIGNAL \FD|RAM|ram~2331_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1708_q\ : std_logic;
SIGNAL \FD|RAM|ram~1836_q\ : std_logic;
SIGNAL \FD|RAM|ram~1580_q\ : std_logic;
SIGNAL \FD|RAM|ram~2332_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1964_q\ : std_logic;
SIGNAL \FD|RAM|ram~2333_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2334_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1932_q\ : std_logic;
SIGNAL \FD|RAM|ram~1804_q\ : std_logic;
SIGNAL \FD|RAM|ram~1676_q\ : std_logic;
SIGNAL \FD|RAM|ram~2335_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2060_q\ : std_logic;
SIGNAL \FD|RAM|ram~2336_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2337_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2338_combout\ : std_logic;
SIGNAL \FD|mux_Ula_Memoria|saida[5]~41_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~43_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1090_combout\ : std_logic;
SIGNAL \FD|mux_Banco_Ula|saida[5]~9_combout\ : std_logic;
SIGNAL \FD|mux_Banco_Ula|saida[5]~45_combout\ : std_logic;
SIGNAL \FD|ULA|Add2~16_combout\ : std_logic;
SIGNAL \FD|ULA|Add2~18_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3434_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3466_combout\ : std_logic;
SIGNAL \FD|RAM|ram~846_q\ : std_logic;
SIGNAL \FD|RAM|ram~590_q\ : std_logic;
SIGNAL \FD|RAM|ram~2381_combout\ : std_logic;
SIGNAL \FD|RAM|ram~974_q\ : std_logic;
SIGNAL \FD|RAM|ram~2382_combout\ : std_logic;
SIGNAL \FD|RAM|ram~878_q\ : std_logic;
SIGNAL \FD|RAM|ram~750_q\ : std_logic;
SIGNAL \FD|RAM|ram~622_q\ : std_logic;
SIGNAL \FD|RAM|ram~2383_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1006_q\ : std_logic;
SIGNAL \FD|RAM|ram~2384_combout\ : std_logic;
SIGNAL \FD|RAM|ram~814_q\ : std_logic;
SIGNAL \FD|RAM|ram~686_q\ : std_logic;
SIGNAL \FD|RAM|ram~558_q\ : std_logic;
SIGNAL \FD|RAM|ram~2385_combout\ : std_logic;
SIGNAL \FD|RAM|ram~942_q\ : std_logic;
SIGNAL \FD|RAM|ram~2386_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2387_combout\ : std_logic;
SIGNAL \FD|RAM|ram~782_q\ : std_logic;
SIGNAL \FD|RAM|ram~910_q\ : std_logic;
SIGNAL \FD|RAM|ram~654_q\ : std_logic;
SIGNAL \FD|RAM|ram~2388_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1038_q\ : std_logic;
SIGNAL \FD|RAM|ram~2389_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2390_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1390_q\ : std_logic;
SIGNAL \FD|RAM|ram~1358_q\ : std_logic;
SIGNAL \FD|RAM|ram~1326_q\ : std_logic;
SIGNAL \FD|RAM|ram~2391_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1422_q\ : std_logic;
SIGNAL \FD|RAM|ram~2392_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1230_q\ : std_logic;
SIGNAL \FD|RAM|ram~1262_q\ : std_logic;
SIGNAL \FD|RAM|ram~1198_q\ : std_logic;
SIGNAL \FD|RAM|ram~2393_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1294_q\ : std_logic;
SIGNAL \FD|RAM|ram~2394_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1134_q\ : std_logic;
SIGNAL \FD|RAM|ram~1102_q\ : std_logic;
SIGNAL \FD|RAM|ram~1070_q\ : std_logic;
SIGNAL \FD|RAM|ram~2395_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1166_q\ : std_logic;
SIGNAL \FD|RAM|ram~2396_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2397_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1486_q\ : std_logic;
SIGNAL \FD|RAM|ram~1518_q\ : std_logic;
SIGNAL \FD|RAM|ram~1454_q\ : std_logic;
SIGNAL \FD|RAM|ram~2398_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1550_q\ : std_logic;
SIGNAL \FD|RAM|ram~2399_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2400_combout\ : std_logic;
SIGNAL \FD|RAM|ram~238_q\ : std_logic;
SIGNAL \FD|RAM|ram~206_q\ : std_logic;
SIGNAL \FD|RAM|ram~174_q\ : std_logic;
SIGNAL \FD|RAM|ram~2401_combout\ : std_logic;
SIGNAL \FD|RAM|ram~270_q\ : std_logic;
SIGNAL \FD|RAM|ram~2402_combout\ : std_logic;
SIGNAL \FD|RAM|ram~334_q\ : std_logic;
SIGNAL \FD|RAM|ram~366_q\ : std_logic;
SIGNAL \FD|RAM|ram~302_q\ : std_logic;
SIGNAL \FD|RAM|ram~2403_combout\ : std_logic;
SIGNAL \FD|RAM|ram~398_q\ : std_logic;
SIGNAL \FD|RAM|ram~2404_combout\ : std_logic;
SIGNAL \FD|RAM|ram~78_q\ : std_logic;
SIGNAL \FD|RAM|ram~110_q\ : std_logic;
SIGNAL \FD|RAM|ram~46_q\ : std_logic;
SIGNAL \FD|RAM|ram~2405_combout\ : std_logic;
SIGNAL \FD|RAM|ram~142_q\ : std_logic;
SIGNAL \FD|RAM|ram~2406_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2407_combout\ : std_logic;
SIGNAL \FD|RAM|ram~494_q\ : std_logic;
SIGNAL \FD|RAM|ram~462_q\ : std_logic;
SIGNAL \FD|RAM|ram~430_q\ : std_logic;
SIGNAL \FD|RAM|ram~2408_combout\ : std_logic;
SIGNAL \FD|RAM|ram~526_q\ : std_logic;
SIGNAL \FD|RAM|ram~2409_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2410_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2411_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1774_q\ : std_logic;
SIGNAL \FD|RAM|ram~1902_q\ : std_logic;
SIGNAL \FD|RAM|ram~1646_q\ : std_logic;
SIGNAL \FD|RAM|ram~2412_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2030_q\ : std_logic;
SIGNAL \FD|RAM|ram~2413_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1870_q\ : std_logic;
SIGNAL \FD|RAM|ram~1742_q\ : std_logic;
SIGNAL \FD|RAM|ram~1614_q\ : std_logic;
SIGNAL \FD|RAM|ram~2414_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1998_q\ : std_logic;
SIGNAL \FD|RAM|ram~2415_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1710_q\ : std_logic;
SIGNAL \FD|RAM|ram~1838_q\ : std_logic;
SIGNAL \FD|RAM|ram~1582_q\ : std_logic;
SIGNAL \FD|RAM|ram~2416_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1966_q\ : std_logic;
SIGNAL \FD|RAM|ram~2417_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2418_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1934_q\ : std_logic;
SIGNAL \FD|RAM|ram~1806_q\ : std_logic;
SIGNAL \FD|RAM|ram~1678_q\ : std_logic;
SIGNAL \FD|RAM|ram~2419_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2062_q\ : std_logic;
SIGNAL \FD|RAM|ram~2420_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2421_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2422_combout\ : std_logic;
SIGNAL \FD|mux_Ula_Memoria|saida[7]~43_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~301_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~397_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~333_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1096_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~365_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1097_combout\ : std_logic;
SIGNAL \FD|mux_Banco_Ula|saida[7]~12_combout\ : std_logic;
SIGNAL \FD|mux_Banco_Ula|saida[7]~13_combout\ : std_logic;
SIGNAL \FD|ULA|Add2~20\ : std_logic;
SIGNAL \FD|ULA|Add2~22_combout\ : std_logic;
SIGNAL \FD|ULA|Add2~24_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3432_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3435_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1355_q\ : std_logic;
SIGNAL \FD|RAM|ram~1323_q\ : std_logic;
SIGNAL \FD|RAM|ram~2255_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1419_q\ : std_logic;
SIGNAL \FD|RAM|ram~2256_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1227_q\ : std_logic;
SIGNAL \FD|RAM|ram~1259_q\ : std_logic;
SIGNAL \FD|RAM|ram~1195_q\ : std_logic;
SIGNAL \FD|RAM|ram~2257_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1291_q\ : std_logic;
SIGNAL \FD|RAM|ram~2258_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1131_q\ : std_logic;
SIGNAL \FD|RAM|ram~1099_q\ : std_logic;
SIGNAL \FD|RAM|ram~1067_q\ : std_logic;
SIGNAL \FD|RAM|ram~2259_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1163_q\ : std_logic;
SIGNAL \FD|RAM|ram~2260_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2261_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1483_q\ : std_logic;
SIGNAL \FD|RAM|ram~1515_q\ : std_logic;
SIGNAL \FD|RAM|ram~1451_q\ : std_logic;
SIGNAL \FD|RAM|ram~2262_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1547_q\ : std_logic;
SIGNAL \FD|RAM|ram~2263_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2264_combout\ : std_logic;
SIGNAL \FD|RAM|ram~715_q\ : std_logic;
SIGNAL \FD|RAM|ram~843_q\ : std_logic;
SIGNAL \FD|RAM|ram~587_q\ : std_logic;
SIGNAL \FD|RAM|ram~2265_combout\ : std_logic;
SIGNAL \FD|RAM|ram~971_q\ : std_logic;
SIGNAL \FD|RAM|ram~2266_combout\ : std_logic;
SIGNAL \FD|RAM|ram~875_q\ : std_logic;
SIGNAL \FD|RAM|ram~747_q\ : std_logic;
SIGNAL \FD|RAM|ram~619_q\ : std_logic;
SIGNAL \FD|RAM|ram~2267_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1003_q\ : std_logic;
SIGNAL \FD|RAM|ram~2268_combout\ : std_logic;
SIGNAL \FD|RAM|ram~811_q\ : std_logic;
SIGNAL \FD|RAM|ram~683_q\ : std_logic;
SIGNAL \FD|RAM|ram~555_q\ : std_logic;
SIGNAL \FD|RAM|ram~2269_combout\ : std_logic;
SIGNAL \FD|RAM|ram~939_q\ : std_logic;
SIGNAL \FD|RAM|ram~2270_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2271_combout\ : std_logic;
SIGNAL \FD|RAM|ram~779_q\ : std_logic;
SIGNAL \FD|RAM|ram~907_q\ : std_logic;
SIGNAL \FD|RAM|ram~651_q\ : std_logic;
SIGNAL \FD|RAM|ram~2272_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1035_q\ : std_logic;
SIGNAL \FD|RAM|ram~2273_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2274_combout\ : std_logic;
SIGNAL \FD|RAM|ram~235_q\ : std_logic;
SIGNAL \FD|RAM|ram~203_q\ : std_logic;
SIGNAL \FD|RAM|ram~171_q\ : std_logic;
SIGNAL \FD|RAM|ram~2275_combout\ : std_logic;
SIGNAL \FD|RAM|ram~267_q\ : std_logic;
SIGNAL \FD|RAM|ram~2276_combout\ : std_logic;
SIGNAL \FD|RAM|ram~331_q\ : std_logic;
SIGNAL \FD|RAM|ram~363_q\ : std_logic;
SIGNAL \FD|RAM|ram~299_q\ : std_logic;
SIGNAL \FD|RAM|ram~2277_combout\ : std_logic;
SIGNAL \FD|RAM|ram~395_q\ : std_logic;
SIGNAL \FD|RAM|ram~2278_combout\ : std_logic;
SIGNAL \FD|RAM|ram~75_q\ : std_logic;
SIGNAL \FD|RAM|ram~107_q\ : std_logic;
SIGNAL \FD|RAM|ram~43_q\ : std_logic;
SIGNAL \FD|RAM|ram~2279_combout\ : std_logic;
SIGNAL \FD|RAM|ram~139_q\ : std_logic;
SIGNAL \FD|RAM|ram~2280_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2281_combout\ : std_logic;
SIGNAL \FD|RAM|ram~491_q\ : std_logic;
SIGNAL \FD|RAM|ram~459_q\ : std_logic;
SIGNAL \FD|RAM|ram~427_q\ : std_logic;
SIGNAL \FD|RAM|ram~2282_combout\ : std_logic;
SIGNAL \FD|RAM|ram~523_q\ : std_logic;
SIGNAL \FD|RAM|ram~2283_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2284_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2285_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1771_q\ : std_logic;
SIGNAL \FD|RAM|ram~1899_q\ : std_logic;
SIGNAL \FD|RAM|ram~1643_q\ : std_logic;
SIGNAL \FD|RAM|ram~2286_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2027_q\ : std_logic;
SIGNAL \FD|RAM|ram~2287_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1867_q\ : std_logic;
SIGNAL \FD|RAM|ram~1739_q\ : std_logic;
SIGNAL \FD|RAM|ram~1611_q\ : std_logic;
SIGNAL \FD|RAM|ram~2288_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1995_q\ : std_logic;
SIGNAL \FD|RAM|ram~2289_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1707_q\ : std_logic;
SIGNAL \FD|RAM|ram~1835_q\ : std_logic;
SIGNAL \FD|RAM|ram~1579_q\ : std_logic;
SIGNAL \FD|RAM|ram~2290_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1963_q\ : std_logic;
SIGNAL \FD|RAM|ram~2291_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2292_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1931_q\ : std_logic;
SIGNAL \FD|RAM|ram~1803_q\ : std_logic;
SIGNAL \FD|RAM|ram~1675_q\ : std_logic;
SIGNAL \FD|RAM|ram~2293_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2059_q\ : std_logic;
SIGNAL \FD|RAM|ram~2294_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2295_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2296_combout\ : std_logic;
SIGNAL \FD|mux_Ula_Memoria|saida[4]~40_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~298_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~394_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~330_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1087_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~362_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1088_combout\ : std_logic;
SIGNAL \FD|mux_Banco_Ula|saida[4]~7_combout\ : std_logic;
SIGNAL \FD|mux_Banco_Ula|saida[4]~8_combout\ : std_logic;
SIGNAL \FD|ULA|Add2~13_combout\ : std_logic;
SIGNAL \FD|ULA|Add2~15_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3440_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3465_combout\ : std_logic;
SIGNAL \FD|RAM|ram~714_q\ : std_logic;
SIGNAL \FD|RAM|ram~842_q\ : std_logic;
SIGNAL \FD|RAM|ram~586_q\ : std_logic;
SIGNAL \FD|RAM|ram~2213_combout\ : std_logic;
SIGNAL \FD|RAM|ram~970_q\ : std_logic;
SIGNAL \FD|RAM|ram~2214_combout\ : std_logic;
SIGNAL \FD|RAM|ram~874_q\ : std_logic;
SIGNAL \FD|RAM|ram~746_q\ : std_logic;
SIGNAL \FD|RAM|ram~618_q\ : std_logic;
SIGNAL \FD|RAM|ram~2215_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1002_q\ : std_logic;
SIGNAL \FD|RAM|ram~2216_combout\ : std_logic;
SIGNAL \FD|RAM|ram~810_q\ : std_logic;
SIGNAL \FD|RAM|ram~682_q\ : std_logic;
SIGNAL \FD|RAM|ram~554_q\ : std_logic;
SIGNAL \FD|RAM|ram~2217_combout\ : std_logic;
SIGNAL \FD|RAM|ram~938_q\ : std_logic;
SIGNAL \FD|RAM|ram~2218_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2219_combout\ : std_logic;
SIGNAL \FD|RAM|ram~778_q\ : std_logic;
SIGNAL \FD|RAM|ram~906_q\ : std_logic;
SIGNAL \FD|RAM|ram~650_q\ : std_logic;
SIGNAL \FD|RAM|ram~2220_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1034_q\ : std_logic;
SIGNAL \FD|RAM|ram~2221_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2222_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1386_q\ : std_logic;
SIGNAL \FD|RAM|ram~1354_q\ : std_logic;
SIGNAL \FD|RAM|ram~1322_q\ : std_logic;
SIGNAL \FD|RAM|ram~2223_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1418_q\ : std_logic;
SIGNAL \FD|RAM|ram~2224_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1226_q\ : std_logic;
SIGNAL \FD|RAM|ram~1258_q\ : std_logic;
SIGNAL \FD|RAM|ram~1194_q\ : std_logic;
SIGNAL \FD|RAM|ram~2225_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1290_q\ : std_logic;
SIGNAL \FD|RAM|ram~2226_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1130_q\ : std_logic;
SIGNAL \FD|RAM|ram~1098_q\ : std_logic;
SIGNAL \FD|RAM|ram~1066_q\ : std_logic;
SIGNAL \FD|RAM|ram~2227_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1162_q\ : std_logic;
SIGNAL \FD|RAM|ram~2228_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2229_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1482_q\ : std_logic;
SIGNAL \FD|RAM|ram~1514_q\ : std_logic;
SIGNAL \FD|RAM|ram~1450_q\ : std_logic;
SIGNAL \FD|RAM|ram~2230_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1546_q\ : std_logic;
SIGNAL \FD|RAM|ram~2231_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2232_combout\ : std_logic;
SIGNAL \FD|RAM|ram~234_q\ : std_logic;
SIGNAL \FD|RAM|ram~202_q\ : std_logic;
SIGNAL \FD|RAM|ram~170_q\ : std_logic;
SIGNAL \FD|RAM|ram~2233_combout\ : std_logic;
SIGNAL \FD|RAM|ram~266_q\ : std_logic;
SIGNAL \FD|RAM|ram~2234_combout\ : std_logic;
SIGNAL \FD|RAM|ram~330_q\ : std_logic;
SIGNAL \FD|RAM|ram~362_q\ : std_logic;
SIGNAL \FD|RAM|ram~298_q\ : std_logic;
SIGNAL \FD|RAM|ram~2235_combout\ : std_logic;
SIGNAL \FD|RAM|ram~394_q\ : std_logic;
SIGNAL \FD|RAM|ram~2236_combout\ : std_logic;
SIGNAL \FD|RAM|ram~74_q\ : std_logic;
SIGNAL \FD|RAM|ram~106_q\ : std_logic;
SIGNAL \FD|RAM|ram~42_q\ : std_logic;
SIGNAL \FD|RAM|ram~2237_combout\ : std_logic;
SIGNAL \FD|RAM|ram~138_q\ : std_logic;
SIGNAL \FD|RAM|ram~2238_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2239_combout\ : std_logic;
SIGNAL \FD|RAM|ram~490_q\ : std_logic;
SIGNAL \FD|RAM|ram~458_q\ : std_logic;
SIGNAL \FD|RAM|ram~426_q\ : std_logic;
SIGNAL \FD|RAM|ram~2240_combout\ : std_logic;
SIGNAL \FD|RAM|ram~522_q\ : std_logic;
SIGNAL \FD|RAM|ram~2241_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2242_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2243_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1770_q\ : std_logic;
SIGNAL \FD|RAM|ram~1898_q\ : std_logic;
SIGNAL \FD|RAM|ram~1642_q\ : std_logic;
SIGNAL \FD|RAM|ram~2244_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2026_q\ : std_logic;
SIGNAL \FD|RAM|ram~2245_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1866_q\ : std_logic;
SIGNAL \FD|RAM|ram~1738_q\ : std_logic;
SIGNAL \FD|RAM|ram~1610_q\ : std_logic;
SIGNAL \FD|RAM|ram~2246_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1994_q\ : std_logic;
SIGNAL \FD|RAM|ram~2247_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1706_q\ : std_logic;
SIGNAL \FD|RAM|ram~1834_q\ : std_logic;
SIGNAL \FD|RAM|ram~1578_q\ : std_logic;
SIGNAL \FD|RAM|ram~2248_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1962_q\ : std_logic;
SIGNAL \FD|RAM|ram~2249_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2250_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1930_q\ : std_logic;
SIGNAL \FD|RAM|ram~1802_q\ : std_logic;
SIGNAL \FD|RAM|ram~1674_q\ : std_logic;
SIGNAL \FD|RAM|ram~2251_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2058_q\ : std_logic;
SIGNAL \FD|RAM|ram~2252_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2253_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2254_combout\ : std_logic;
SIGNAL \FD|mux_Ula_Memoria|saida[3]~39_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~41_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1084_combout\ : std_logic;
SIGNAL \FD|mux_Banco_Ula|saida[3]~5_combout\ : std_logic;
SIGNAL \FD|mux_Banco_Ula|saida[3]~6_combout\ : std_logic;
SIGNAL \FD|ULA|Add2~10_combout\ : std_logic;
SIGNAL \FD|ULA|Add2~12_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3431_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3433_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1385_q\ : std_logic;
SIGNAL \FD|RAM|ram~1353_q\ : std_logic;
SIGNAL \FD|RAM|ram~1321_q\ : std_logic;
SIGNAL \FD|RAM|ram~2171_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1417_q\ : std_logic;
SIGNAL \FD|RAM|ram~2172_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1225_q\ : std_logic;
SIGNAL \FD|RAM|ram~1257_q\ : std_logic;
SIGNAL \FD|RAM|ram~1193_q\ : std_logic;
SIGNAL \FD|RAM|ram~2173_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1289_q\ : std_logic;
SIGNAL \FD|RAM|ram~2174_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1129_q\ : std_logic;
SIGNAL \FD|RAM|ram~1097_q\ : std_logic;
SIGNAL \FD|RAM|ram~1065_q\ : std_logic;
SIGNAL \FD|RAM|ram~2175_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1161_q\ : std_logic;
SIGNAL \FD|RAM|ram~2176_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2177_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1481_q\ : std_logic;
SIGNAL \FD|RAM|ram~1513_q\ : std_logic;
SIGNAL \FD|RAM|ram~1449_q\ : std_logic;
SIGNAL \FD|RAM|ram~2178_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1545_q\ : std_logic;
SIGNAL \FD|RAM|ram~2179_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2180_combout\ : std_logic;
SIGNAL \FD|RAM|ram~713_q\ : std_logic;
SIGNAL \FD|RAM|ram~841_q\ : std_logic;
SIGNAL \FD|RAM|ram~585_q\ : std_logic;
SIGNAL \FD|RAM|ram~2181_combout\ : std_logic;
SIGNAL \FD|RAM|ram~969_q\ : std_logic;
SIGNAL \FD|RAM|ram~2182_combout\ : std_logic;
SIGNAL \FD|RAM|ram~873_q\ : std_logic;
SIGNAL \FD|RAM|ram~745_q\ : std_logic;
SIGNAL \FD|RAM|ram~617_q\ : std_logic;
SIGNAL \FD|RAM|ram~2183_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1001_q\ : std_logic;
SIGNAL \FD|RAM|ram~2184_combout\ : std_logic;
SIGNAL \FD|RAM|ram~809_q\ : std_logic;
SIGNAL \FD|RAM|ram~681_q\ : std_logic;
SIGNAL \FD|RAM|ram~553_q\ : std_logic;
SIGNAL \FD|RAM|ram~2185_combout\ : std_logic;
SIGNAL \FD|RAM|ram~937_q\ : std_logic;
SIGNAL \FD|RAM|ram~2186_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2187_combout\ : std_logic;
SIGNAL \FD|RAM|ram~777_q\ : std_logic;
SIGNAL \FD|RAM|ram~905_q\ : std_logic;
SIGNAL \FD|RAM|ram~649_q\ : std_logic;
SIGNAL \FD|RAM|ram~2188_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1033_q\ : std_logic;
SIGNAL \FD|RAM|ram~2189_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2190_combout\ : std_logic;
SIGNAL \FD|RAM|ram~233_q\ : std_logic;
SIGNAL \FD|RAM|ram~201_q\ : std_logic;
SIGNAL \FD|RAM|ram~169_q\ : std_logic;
SIGNAL \FD|RAM|ram~2191_combout\ : std_logic;
SIGNAL \FD|RAM|ram~265_q\ : std_logic;
SIGNAL \FD|RAM|ram~2192_combout\ : std_logic;
SIGNAL \FD|RAM|ram~329_q\ : std_logic;
SIGNAL \FD|RAM|ram~361_q\ : std_logic;
SIGNAL \FD|RAM|ram~297_q\ : std_logic;
SIGNAL \FD|RAM|ram~2193_combout\ : std_logic;
SIGNAL \FD|RAM|ram~393_q\ : std_logic;
SIGNAL \FD|RAM|ram~2194_combout\ : std_logic;
SIGNAL \FD|RAM|ram~73_q\ : std_logic;
SIGNAL \FD|RAM|ram~105_q\ : std_logic;
SIGNAL \FD|RAM|ram~41_q\ : std_logic;
SIGNAL \FD|RAM|ram~2195_combout\ : std_logic;
SIGNAL \FD|RAM|ram~137_q\ : std_logic;
SIGNAL \FD|RAM|ram~2196_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2197_combout\ : std_logic;
SIGNAL \FD|RAM|ram~489_q\ : std_logic;
SIGNAL \FD|RAM|ram~457_q\ : std_logic;
SIGNAL \FD|RAM|ram~425_q\ : std_logic;
SIGNAL \FD|RAM|ram~2198_combout\ : std_logic;
SIGNAL \FD|RAM|ram~521_q\ : std_logic;
SIGNAL \FD|RAM|ram~2199_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2200_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2201_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1769_q\ : std_logic;
SIGNAL \FD|RAM|ram~1897_q\ : std_logic;
SIGNAL \FD|RAM|ram~1641_q\ : std_logic;
SIGNAL \FD|RAM|ram~2202_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2025_q\ : std_logic;
SIGNAL \FD|RAM|ram~2203_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1865_q\ : std_logic;
SIGNAL \FD|RAM|ram~1737_q\ : std_logic;
SIGNAL \FD|RAM|ram~1609_q\ : std_logic;
SIGNAL \FD|RAM|ram~2204_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1993_q\ : std_logic;
SIGNAL \FD|RAM|ram~2205_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1705_q\ : std_logic;
SIGNAL \FD|RAM|ram~1833_q\ : std_logic;
SIGNAL \FD|RAM|ram~1577_q\ : std_logic;
SIGNAL \FD|RAM|ram~2206_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1961_q\ : std_logic;
SIGNAL \FD|RAM|ram~2207_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2208_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1929_q\ : std_logic;
SIGNAL \FD|RAM|ram~1801_q\ : std_logic;
SIGNAL \FD|RAM|ram~1673_q\ : std_logic;
SIGNAL \FD|RAM|ram~2209_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2057_q\ : std_logic;
SIGNAL \FD|RAM|ram~2210_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2211_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2212_combout\ : std_logic;
SIGNAL \FD|mux_Ula_Memoria|saida[2]~38_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~296_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1181_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~392_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~328_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1081_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~360_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1082_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~40_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1083_combout\ : std_logic;
SIGNAL \FD|BR|saidaB[2]~1_combout\ : std_logic;
SIGNAL \FD|mux_Banco_Ula|saida[2]~4_combout\ : std_logic;
SIGNAL \FD|ULA|Add2~7_combout\ : std_logic;
SIGNAL \FD|ULA|Add2~9_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3442_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3470_combout\ : std_logic;
SIGNAL \FD|RAM|ram~772_q\ : std_logic;
SIGNAL \FD|RAM|ram~1284_q\ : std_logic;
SIGNAL \FD|RAM|ram~260_q\ : std_logic;
SIGNAL \FD|RAM|ram~3305_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1796_q\ : std_logic;
SIGNAL \FD|RAM|ram~3306_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1412_q\ : std_logic;
SIGNAL \FD|RAM|ram~900_q\ : std_logic;
SIGNAL \FD|RAM|ram~388_q\ : std_logic;
SIGNAL \FD|RAM|ram~3307_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1924_q\ : std_logic;
SIGNAL \FD|RAM|ram~3308_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1156_q\ : std_logic;
SIGNAL \FD|RAM|ram~644_q\ : std_logic;
SIGNAL \FD|RAM|ram~132_q\ : std_logic;
SIGNAL \FD|RAM|ram~3309_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1668_q\ : std_logic;
SIGNAL \FD|RAM|ram~3310_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3311_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1028_q\ : std_logic;
SIGNAL \FD|RAM|ram~1540_q\ : std_logic;
SIGNAL \FD|RAM|ram~516_q\ : std_logic;
SIGNAL \FD|RAM|ram~3312_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2052_q\ : std_logic;
SIGNAL \FD|RAM|ram~3313_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3314_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1380_q\ : std_logic;
SIGNAL \FD|RAM|ram~868_q\ : std_logic;
SIGNAL \FD|RAM|ram~356_q\ : std_logic;
SIGNAL \FD|RAM|ram~3315_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1892_q\ : std_logic;
SIGNAL \FD|RAM|ram~3316_combout\ : std_logic;
SIGNAL \FD|RAM|ram~740_q\ : std_logic;
SIGNAL \FD|RAM|ram~1252_q\ : std_logic;
SIGNAL \FD|RAM|ram~228_q\ : std_logic;
SIGNAL \FD|RAM|ram~3317_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1764_q\ : std_logic;
SIGNAL \FD|RAM|ram~3318_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1124_q\ : std_logic;
SIGNAL \FD|RAM|ram~612_q\ : std_logic;
SIGNAL \FD|RAM|ram~100_q\ : std_logic;
SIGNAL \FD|RAM|ram~3319_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1636_q\ : std_logic;
SIGNAL \FD|RAM|ram~3320_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3321_combout\ : std_logic;
SIGNAL \FD|RAM|ram~996_q\ : std_logic;
SIGNAL \FD|RAM|ram~1508_q\ : std_logic;
SIGNAL \FD|RAM|ram~484_q\ : std_logic;
SIGNAL \FD|RAM|ram~3322_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2020_q\ : std_logic;
SIGNAL \FD|RAM|ram~3323_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3324_combout\ : std_logic;
SIGNAL \FD|RAM|ram~708_q\ : std_logic;
SIGNAL \FD|RAM|ram~1220_q\ : std_logic;
SIGNAL \FD|RAM|ram~196_q\ : std_logic;
SIGNAL \FD|RAM|ram~3325_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1732_q\ : std_logic;
SIGNAL \FD|RAM|ram~3326_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1348_q\ : std_logic;
SIGNAL \FD|RAM|ram~836_q\ : std_logic;
SIGNAL \FD|RAM|ram~324_q\ : std_logic;
SIGNAL \FD|RAM|ram~3327_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1860_q\ : std_logic;
SIGNAL \FD|RAM|ram~3328_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1092_q\ : std_logic;
SIGNAL \FD|RAM|ram~580_q\ : std_logic;
SIGNAL \FD|RAM|ram~68_q\ : std_logic;
SIGNAL \FD|RAM|ram~3329_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1604_q\ : std_logic;
SIGNAL \FD|RAM|ram~3330_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3331_combout\ : std_logic;
SIGNAL \FD|RAM|ram~964_q\ : std_logic;
SIGNAL \FD|RAM|ram~1476_q\ : std_logic;
SIGNAL \FD|RAM|ram~452_q\ : std_logic;
SIGNAL \FD|RAM|ram~3332_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1988_q\ : std_logic;
SIGNAL \FD|RAM|ram~3333_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3334_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3335_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1444_q\ : std_logic;
SIGNAL \FD|RAM|ram~932_q\ : std_logic;
SIGNAL \FD|RAM|ram~420_q\ : std_logic;
SIGNAL \FD|RAM|ram~3336_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1956_q\ : std_logic;
SIGNAL \FD|RAM|ram~3337_combout\ : std_logic;
SIGNAL \FD|RAM|ram~804_q\ : std_logic;
SIGNAL \FD|RAM|ram~1316_q\ : std_logic;
SIGNAL \FD|RAM|ram~292_q\ : std_logic;
SIGNAL \FD|RAM|ram~3338_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1828_q\ : std_logic;
SIGNAL \FD|RAM|ram~3339_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1188_q\ : std_logic;
SIGNAL \FD|RAM|ram~676_q\ : std_logic;
SIGNAL \FD|RAM|ram~164_q\ : std_logic;
SIGNAL \FD|RAM|ram~3340_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1700_q\ : std_logic;
SIGNAL \FD|RAM|ram~3341_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3342_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1060_q\ : std_logic;
SIGNAL \FD|RAM|ram~1572_q\ : std_logic;
SIGNAL \FD|RAM|ram~548_q\ : std_logic;
SIGNAL \FD|RAM|ram~3343_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2084_q\ : std_logic;
SIGNAL \FD|RAM|ram~3344_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3345_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3346_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1411_q\ : std_logic;
SIGNAL \FD|RAM|ram~1379_q\ : std_logic;
SIGNAL \FD|RAM|ram~1347_q\ : std_logic;
SIGNAL \FD|RAM|ram~3263_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1443_q\ : std_logic;
SIGNAL \FD|RAM|ram~3264_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1251_q\ : std_logic;
SIGNAL \FD|RAM|ram~1283_q\ : std_logic;
SIGNAL \FD|RAM|ram~1219_q\ : std_logic;
SIGNAL \FD|RAM|ram~3265_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1315_q\ : std_logic;
SIGNAL \FD|RAM|ram~3266_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1155_q\ : std_logic;
SIGNAL \FD|RAM|ram~1123_q\ : std_logic;
SIGNAL \FD|RAM|ram~1091_q\ : std_logic;
SIGNAL \FD|RAM|ram~3267_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1187_q\ : std_logic;
SIGNAL \FD|RAM|ram~3268_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3269_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1507_q\ : std_logic;
SIGNAL \FD|RAM|ram~1539_q\ : std_logic;
SIGNAL \FD|RAM|ram~1475_q\ : std_logic;
SIGNAL \FD|RAM|ram~3270_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1571_q\ : std_logic;
SIGNAL \FD|RAM|ram~3271_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3272_combout\ : std_logic;
SIGNAL \FD|RAM|ram~739_q\ : std_logic;
SIGNAL \FD|RAM|ram~867_q\ : std_logic;
SIGNAL \FD|RAM|ram~611_q\ : std_logic;
SIGNAL \FD|RAM|ram~3273_combout\ : std_logic;
SIGNAL \FD|RAM|ram~995_q\ : std_logic;
SIGNAL \FD|RAM|ram~3274_combout\ : std_logic;
SIGNAL \FD|RAM|ram~899_q\ : std_logic;
SIGNAL \FD|RAM|ram~771_q\ : std_logic;
SIGNAL \FD|RAM|ram~643_q\ : std_logic;
SIGNAL \FD|RAM|ram~3275_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1027_q\ : std_logic;
SIGNAL \FD|RAM|ram~3276_combout\ : std_logic;
SIGNAL \FD|RAM|ram~835_q\ : std_logic;
SIGNAL \FD|RAM|ram~707_q\ : std_logic;
SIGNAL \FD|RAM|ram~579_q\ : std_logic;
SIGNAL \FD|RAM|ram~3277_combout\ : std_logic;
SIGNAL \FD|RAM|ram~963_q\ : std_logic;
SIGNAL \FD|RAM|ram~3278_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3279_combout\ : std_logic;
SIGNAL \FD|RAM|ram~803_q\ : std_logic;
SIGNAL \FD|RAM|ram~931_q\ : std_logic;
SIGNAL \FD|RAM|ram~675_q\ : std_logic;
SIGNAL \FD|RAM|ram~3280_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1059_q\ : std_logic;
SIGNAL \FD|RAM|ram~3281_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3282_combout\ : std_logic;
SIGNAL \FD|RAM|ram~259_q\ : std_logic;
SIGNAL \FD|RAM|ram~227_q\ : std_logic;
SIGNAL \FD|RAM|ram~195_q\ : std_logic;
SIGNAL \FD|RAM|ram~3283_combout\ : std_logic;
SIGNAL \FD|RAM|ram~291_q\ : std_logic;
SIGNAL \FD|RAM|ram~3284_combout\ : std_logic;
SIGNAL \FD|RAM|ram~355_q\ : std_logic;
SIGNAL \FD|RAM|ram~387_q\ : std_logic;
SIGNAL \FD|RAM|ram~323_q\ : std_logic;
SIGNAL \FD|RAM|ram~3285_combout\ : std_logic;
SIGNAL \FD|RAM|ram~419_q\ : std_logic;
SIGNAL \FD|RAM|ram~3286_combout\ : std_logic;
SIGNAL \FD|RAM|ram~99_q\ : std_logic;
SIGNAL \FD|RAM|ram~131_q\ : std_logic;
SIGNAL \FD|RAM|ram~67_q\ : std_logic;
SIGNAL \FD|RAM|ram~3287_combout\ : std_logic;
SIGNAL \FD|RAM|ram~163_q\ : std_logic;
SIGNAL \FD|RAM|ram~3288_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3289_combout\ : std_logic;
SIGNAL \FD|RAM|ram~515_q\ : std_logic;
SIGNAL \FD|RAM|ram~483_q\ : std_logic;
SIGNAL \FD|RAM|ram~451_q\ : std_logic;
SIGNAL \FD|RAM|ram~3290_combout\ : std_logic;
SIGNAL \FD|RAM|ram~547_q\ : std_logic;
SIGNAL \FD|RAM|ram~3291_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3292_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3293_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1795_q\ : std_logic;
SIGNAL \FD|RAM|ram~1923_q\ : std_logic;
SIGNAL \FD|RAM|ram~1667_q\ : std_logic;
SIGNAL \FD|RAM|ram~3294_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2051_q\ : std_logic;
SIGNAL \FD|RAM|ram~3295_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1891_q\ : std_logic;
SIGNAL \FD|RAM|ram~1763_q\ : std_logic;
SIGNAL \FD|RAM|ram~1635_q\ : std_logic;
SIGNAL \FD|RAM|ram~3296_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2019_q\ : std_logic;
SIGNAL \FD|RAM|ram~3297_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1731_q\ : std_logic;
SIGNAL \FD|RAM|ram~1859_q\ : std_logic;
SIGNAL \FD|RAM|ram~1603_q\ : std_logic;
SIGNAL \FD|RAM|ram~3298_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1987_q\ : std_logic;
SIGNAL \FD|RAM|ram~3299_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3300_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1955_q\ : std_logic;
SIGNAL \FD|RAM|ram~1827_q\ : std_logic;
SIGNAL \FD|RAM|ram~1699_q\ : std_logic;
SIGNAL \FD|RAM|ram~3301_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2083_q\ : std_logic;
SIGNAL \FD|RAM|ram~3302_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3303_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3304_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1282_q\ : std_logic;
SIGNAL \FD|RAM|ram~770_q\ : std_logic;
SIGNAL \FD|RAM|ram~258_q\ : std_logic;
SIGNAL \FD|RAM|ram~3221_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1794_q\ : std_logic;
SIGNAL \FD|RAM|ram~3222_combout\ : std_logic;
SIGNAL \FD|RAM|ram~738_q\ : std_logic;
SIGNAL \FD|RAM|ram~1250_q\ : std_logic;
SIGNAL \FD|RAM|ram~226_q\ : std_logic;
SIGNAL \FD|RAM|ram~3223_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1762_q\ : std_logic;
SIGNAL \FD|RAM|ram~3224_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1218_q\ : std_logic;
SIGNAL \FD|RAM|ram~706_q\ : std_logic;
SIGNAL \FD|RAM|ram~194_q\ : std_logic;
SIGNAL \FD|RAM|ram~3225_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1730_q\ : std_logic;
SIGNAL \FD|RAM|ram~3226_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3227_combout\ : std_logic;
SIGNAL \FD|RAM|ram~802_q\ : std_logic;
SIGNAL \FD|RAM|ram~1314_q\ : std_logic;
SIGNAL \FD|RAM|ram~290_q\ : std_logic;
SIGNAL \FD|RAM|ram~3228_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1826_q\ : std_logic;
SIGNAL \FD|RAM|ram~3229_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3230_combout\ : std_logic;
SIGNAL \FD|RAM|ram~866_q\ : std_logic;
SIGNAL \FD|RAM|ram~1378_q\ : std_logic;
SIGNAL \FD|RAM|ram~354_q\ : std_logic;
SIGNAL \FD|RAM|ram~3231_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1890_q\ : std_logic;
SIGNAL \FD|RAM|ram~3232_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1410_q\ : std_logic;
SIGNAL \FD|RAM|ram~898_q\ : std_logic;
SIGNAL \FD|RAM|ram~386_q\ : std_logic;
SIGNAL \FD|RAM|ram~3233_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1922_q\ : std_logic;
SIGNAL \FD|RAM|ram~3234_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1346_q\ : std_logic;
SIGNAL \FD|RAM|ram~834_q\ : std_logic;
SIGNAL \FD|RAM|ram~322_q\ : std_logic;
SIGNAL \FD|RAM|ram~3235_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1858_q\ : std_logic;
SIGNAL \FD|RAM|ram~3236_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3237_combout\ : std_logic;
SIGNAL \FD|RAM|ram~930_q\ : std_logic;
SIGNAL \FD|RAM|ram~1442_q\ : std_logic;
SIGNAL \FD|RAM|ram~418_q\ : std_logic;
SIGNAL \FD|RAM|ram~3238_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1954_q\ : std_logic;
SIGNAL \FD|RAM|ram~3239_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3240_combout\ : std_logic;
SIGNAL \FD|RAM|ram~610_q\ : std_logic;
SIGNAL \FD|RAM|ram~1122_q\ : std_logic;
SIGNAL \FD|RAM|ram~98_q\ : std_logic;
SIGNAL \FD|RAM|ram~3241_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1634_q\ : std_logic;
SIGNAL \FD|RAM|ram~3242_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1154_q\ : std_logic;
SIGNAL \FD|RAM|ram~642_q\ : std_logic;
SIGNAL \FD|RAM|ram~130_q\ : std_logic;
SIGNAL \FD|RAM|ram~3243_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1666_q\ : std_logic;
SIGNAL \FD|RAM|ram~3244_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1090_q\ : std_logic;
SIGNAL \FD|RAM|ram~578_q\ : std_logic;
SIGNAL \FD|RAM|ram~66_q\ : std_logic;
SIGNAL \FD|RAM|ram~3245_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1602_q\ : std_logic;
SIGNAL \FD|RAM|ram~3246_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3247_combout\ : std_logic;
SIGNAL \FD|RAM|ram~674_q\ : std_logic;
SIGNAL \FD|RAM|ram~1186_q\ : std_logic;
SIGNAL \FD|RAM|ram~162_q\ : std_logic;
SIGNAL \FD|RAM|ram~3248_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1698_q\ : std_logic;
SIGNAL \FD|RAM|ram~3249_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3250_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3251_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1538_q\ : std_logic;
SIGNAL \FD|RAM|ram~1026_q\ : std_logic;
SIGNAL \FD|RAM|ram~514_q\ : std_logic;
SIGNAL \FD|RAM|ram~3252_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2050_q\ : std_logic;
SIGNAL \FD|RAM|ram~3253_combout\ : std_logic;
SIGNAL \FD|RAM|ram~994_q\ : std_logic;
SIGNAL \FD|RAM|ram~1506_q\ : std_logic;
SIGNAL \FD|RAM|ram~482_q\ : std_logic;
SIGNAL \FD|RAM|ram~3254_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2018_q\ : std_logic;
SIGNAL \FD|RAM|ram~3255_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1474_q\ : std_logic;
SIGNAL \FD|RAM|ram~962_q\ : std_logic;
SIGNAL \FD|RAM|ram~450_q\ : std_logic;
SIGNAL \FD|RAM|ram~3256_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1986_q\ : std_logic;
SIGNAL \FD|RAM|ram~3257_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3258_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1058_q\ : std_logic;
SIGNAL \FD|RAM|ram~1570_q\ : std_logic;
SIGNAL \FD|RAM|ram~546_q\ : std_logic;
SIGNAL \FD|RAM|ram~3259_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2082_q\ : std_logic;
SIGNAL \FD|RAM|ram~3260_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3261_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3262_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1377_q\ : std_logic;
SIGNAL \FD|RAM|ram~865_q\ : std_logic;
SIGNAL \FD|RAM|ram~353_q\ : std_logic;
SIGNAL \FD|RAM|ram~3179_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1889_q\ : std_logic;
SIGNAL \FD|RAM|ram~3180_combout\ : std_logic;
SIGNAL \FD|RAM|ram~737_q\ : std_logic;
SIGNAL \FD|RAM|ram~1249_q\ : std_logic;
SIGNAL \FD|RAM|ram~225_q\ : std_logic;
SIGNAL \FD|RAM|ram~3181_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1761_q\ : std_logic;
SIGNAL \FD|RAM|ram~3182_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1121_q\ : std_logic;
SIGNAL \FD|RAM|ram~609_q\ : std_logic;
SIGNAL \FD|RAM|ram~97_q\ : std_logic;
SIGNAL \FD|RAM|ram~3183_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1633_q\ : std_logic;
SIGNAL \FD|RAM|ram~3184_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3185_combout\ : std_logic;
SIGNAL \FD|RAM|ram~993_q\ : std_logic;
SIGNAL \FD|RAM|ram~1505_q\ : std_logic;
SIGNAL \FD|RAM|ram~481_q\ : std_logic;
SIGNAL \FD|RAM|ram~3186_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2017_q\ : std_logic;
SIGNAL \FD|RAM|ram~3187_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3188_combout\ : std_logic;
SIGNAL \FD|RAM|ram~769_q\ : std_logic;
SIGNAL \FD|RAM|ram~1281_q\ : std_logic;
SIGNAL \FD|RAM|ram~257_q\ : std_logic;
SIGNAL \FD|RAM|ram~3189_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1793_q\ : std_logic;
SIGNAL \FD|RAM|ram~3190_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1409_q\ : std_logic;
SIGNAL \FD|RAM|ram~897_q\ : std_logic;
SIGNAL \FD|RAM|ram~385_q\ : std_logic;
SIGNAL \FD|RAM|ram~3191_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1921_q\ : std_logic;
SIGNAL \FD|RAM|ram~3192_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1153_q\ : std_logic;
SIGNAL \FD|RAM|ram~641_q\ : std_logic;
SIGNAL \FD|RAM|ram~129_q\ : std_logic;
SIGNAL \FD|RAM|ram~3193_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1665_q\ : std_logic;
SIGNAL \FD|RAM|ram~3194_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3195_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1025_q\ : std_logic;
SIGNAL \FD|RAM|ram~1537_q\ : std_logic;
SIGNAL \FD|RAM|ram~513_q\ : std_logic;
SIGNAL \FD|RAM|ram~3196_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2049_q\ : std_logic;
SIGNAL \FD|RAM|ram~3197_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3198_combout\ : std_logic;
SIGNAL \FD|RAM|ram~705_q\ : std_logic;
SIGNAL \FD|RAM|ram~1217_q\ : std_logic;
SIGNAL \FD|RAM|ram~193_q\ : std_logic;
SIGNAL \FD|RAM|ram~3199_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1729_q\ : std_logic;
SIGNAL \FD|RAM|ram~3200_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1345_q\ : std_logic;
SIGNAL \FD|RAM|ram~833_q\ : std_logic;
SIGNAL \FD|RAM|ram~321_q\ : std_logic;
SIGNAL \FD|RAM|ram~3201_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1857_q\ : std_logic;
SIGNAL \FD|RAM|ram~3202_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1089_q\ : std_logic;
SIGNAL \FD|RAM|ram~577_q\ : std_logic;
SIGNAL \FD|RAM|ram~65_q\ : std_logic;
SIGNAL \FD|RAM|ram~3203_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1601_q\ : std_logic;
SIGNAL \FD|RAM|ram~3204_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3205_combout\ : std_logic;
SIGNAL \FD|RAM|ram~961_q\ : std_logic;
SIGNAL \FD|RAM|ram~1473_q\ : std_logic;
SIGNAL \FD|RAM|ram~449_q\ : std_logic;
SIGNAL \FD|RAM|ram~3206_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1985_q\ : std_logic;
SIGNAL \FD|RAM|ram~3207_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3208_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3209_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1441_q\ : std_logic;
SIGNAL \FD|RAM|ram~929_q\ : std_logic;
SIGNAL \FD|RAM|ram~417_q\ : std_logic;
SIGNAL \FD|RAM|ram~3210_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1953_q\ : std_logic;
SIGNAL \FD|RAM|ram~3211_combout\ : std_logic;
SIGNAL \FD|RAM|ram~801_q\ : std_logic;
SIGNAL \FD|RAM|ram~1313_q\ : std_logic;
SIGNAL \FD|RAM|ram~289_q\ : std_logic;
SIGNAL \FD|RAM|ram~3212_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1825_q\ : std_logic;
SIGNAL \FD|RAM|ram~3213_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1185_q\ : std_logic;
SIGNAL \FD|RAM|ram~673_q\ : std_logic;
SIGNAL \FD|RAM|ram~161_q\ : std_logic;
SIGNAL \FD|RAM|ram~3214_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1697_q\ : std_logic;
SIGNAL \FD|RAM|ram~3215_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3216_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1057_q\ : std_logic;
SIGNAL \FD|RAM|ram~1569_q\ : std_logic;
SIGNAL \FD|RAM|ram~545_q\ : std_logic;
SIGNAL \FD|RAM|ram~3217_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2081_q\ : std_logic;
SIGNAL \FD|RAM|ram~3218_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3219_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3220_combout\ : std_logic;
SIGNAL \FD|RAM|ram~736_q\ : std_logic;
SIGNAL \FD|RAM|ram~864_q\ : std_logic;
SIGNAL \FD|RAM|ram~608_q\ : std_logic;
SIGNAL \FD|RAM|ram~3137_combout\ : std_logic;
SIGNAL \FD|RAM|ram~992_q\ : std_logic;
SIGNAL \FD|RAM|ram~3138_combout\ : std_logic;
SIGNAL \FD|RAM|ram~896_q\ : std_logic;
SIGNAL \FD|RAM|ram~768_q\ : std_logic;
SIGNAL \FD|RAM|ram~640_q\ : std_logic;
SIGNAL \FD|RAM|ram~3139_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1024_q\ : std_logic;
SIGNAL \FD|RAM|ram~3140_combout\ : std_logic;
SIGNAL \FD|RAM|ram~832_q\ : std_logic;
SIGNAL \FD|RAM|ram~704_q\ : std_logic;
SIGNAL \FD|RAM|ram~576_q\ : std_logic;
SIGNAL \FD|RAM|ram~3141_combout\ : std_logic;
SIGNAL \FD|RAM|ram~960_q\ : std_logic;
SIGNAL \FD|RAM|ram~3142_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3143_combout\ : std_logic;
SIGNAL \FD|RAM|ram~800_q\ : std_logic;
SIGNAL \FD|RAM|ram~928_q\ : std_logic;
SIGNAL \FD|RAM|ram~672_q\ : std_logic;
SIGNAL \FD|RAM|ram~3144_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1056_q\ : std_logic;
SIGNAL \FD|RAM|ram~3145_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3146_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1408_q\ : std_logic;
SIGNAL \FD|RAM|ram~1376_q\ : std_logic;
SIGNAL \FD|RAM|ram~1344_q\ : std_logic;
SIGNAL \FD|RAM|ram~3147_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1440_q\ : std_logic;
SIGNAL \FD|RAM|ram~3148_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1248_q\ : std_logic;
SIGNAL \FD|RAM|ram~1280_q\ : std_logic;
SIGNAL \FD|RAM|ram~1216_q\ : std_logic;
SIGNAL \FD|RAM|ram~3149_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1312_q\ : std_logic;
SIGNAL \FD|RAM|ram~3150_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1152_q\ : std_logic;
SIGNAL \FD|RAM|ram~1120_q\ : std_logic;
SIGNAL \FD|RAM|ram~1088_q\ : std_logic;
SIGNAL \FD|RAM|ram~3151_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1184_q\ : std_logic;
SIGNAL \FD|RAM|ram~3152_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3153_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1504_q\ : std_logic;
SIGNAL \FD|RAM|ram~1536_q\ : std_logic;
SIGNAL \FD|RAM|ram~1472_q\ : std_logic;
SIGNAL \FD|RAM|ram~3154_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1568_q\ : std_logic;
SIGNAL \FD|RAM|ram~3155_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3156_combout\ : std_logic;
SIGNAL \FD|RAM|ram~256_q\ : std_logic;
SIGNAL \FD|RAM|ram~224_q\ : std_logic;
SIGNAL \FD|RAM|ram~192_q\ : std_logic;
SIGNAL \FD|RAM|ram~3157_combout\ : std_logic;
SIGNAL \FD|RAM|ram~288_q\ : std_logic;
SIGNAL \FD|RAM|ram~3158_combout\ : std_logic;
SIGNAL \FD|RAM|ram~352_q\ : std_logic;
SIGNAL \FD|RAM|ram~384_q\ : std_logic;
SIGNAL \FD|RAM|ram~320_q\ : std_logic;
SIGNAL \FD|RAM|ram~3159_combout\ : std_logic;
SIGNAL \FD|RAM|ram~416_q\ : std_logic;
SIGNAL \FD|RAM|ram~3160_combout\ : std_logic;
SIGNAL \FD|RAM|ram~96_q\ : std_logic;
SIGNAL \FD|RAM|ram~128_q\ : std_logic;
SIGNAL \FD|RAM|ram~64_q\ : std_logic;
SIGNAL \FD|RAM|ram~3161_combout\ : std_logic;
SIGNAL \FD|RAM|ram~160_q\ : std_logic;
SIGNAL \FD|RAM|ram~3162_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3163_combout\ : std_logic;
SIGNAL \FD|RAM|ram~512_q\ : std_logic;
SIGNAL \FD|RAM|ram~480_q\ : std_logic;
SIGNAL \FD|RAM|ram~448_q\ : std_logic;
SIGNAL \FD|RAM|ram~3164_combout\ : std_logic;
SIGNAL \FD|RAM|ram~544_q\ : std_logic;
SIGNAL \FD|RAM|ram~3165_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3166_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3167_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1792_q\ : std_logic;
SIGNAL \FD|RAM|ram~1920_q\ : std_logic;
SIGNAL \FD|RAM|ram~1664_q\ : std_logic;
SIGNAL \FD|RAM|ram~3168_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2048_q\ : std_logic;
SIGNAL \FD|RAM|ram~3169_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1888_q\ : std_logic;
SIGNAL \FD|RAM|ram~1760_q\ : std_logic;
SIGNAL \FD|RAM|ram~1632_q\ : std_logic;
SIGNAL \FD|RAM|ram~3170_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2016_q\ : std_logic;
SIGNAL \FD|RAM|ram~3171_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1728_q\ : std_logic;
SIGNAL \FD|RAM|ram~1856_q\ : std_logic;
SIGNAL \FD|RAM|ram~1600_q\ : std_logic;
SIGNAL \FD|RAM|ram~3172_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1984_q\ : std_logic;
SIGNAL \FD|RAM|ram~3173_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3174_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1952_q\ : std_logic;
SIGNAL \FD|RAM|ram~1824_q\ : std_logic;
SIGNAL \FD|RAM|ram~1696_q\ : std_logic;
SIGNAL \FD|RAM|ram~3175_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2080_q\ : std_logic;
SIGNAL \FD|RAM|ram~3176_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3177_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3178_combout\ : std_logic;
SIGNAL \FD|RAM|ram~863_q\ : std_logic;
SIGNAL \FD|RAM|ram~1375_q\ : std_logic;
SIGNAL \FD|RAM|ram~351_q\ : std_logic;
SIGNAL \FD|RAM|ram~3095_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1887_q\ : std_logic;
SIGNAL \FD|RAM|ram~3096_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1407_q\ : std_logic;
SIGNAL \FD|RAM|ram~895_q\ : std_logic;
SIGNAL \FD|RAM|ram~383_q\ : std_logic;
SIGNAL \FD|RAM|ram~3097_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1919_q\ : std_logic;
SIGNAL \FD|RAM|ram~3098_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1343_q\ : std_logic;
SIGNAL \FD|RAM|ram~831_q\ : std_logic;
SIGNAL \FD|RAM|ram~319_q\ : std_logic;
SIGNAL \FD|RAM|ram~3099_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1855_q\ : std_logic;
SIGNAL \FD|RAM|ram~3100_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3101_combout\ : std_logic;
SIGNAL \FD|RAM|ram~927_q\ : std_logic;
SIGNAL \FD|RAM|ram~1439_q\ : std_logic;
SIGNAL \FD|RAM|ram~415_q\ : std_logic;
SIGNAL \FD|RAM|ram~3102_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1951_q\ : std_logic;
SIGNAL \FD|RAM|ram~3103_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3104_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1279_q\ : std_logic;
SIGNAL \FD|RAM|ram~767_q\ : std_logic;
SIGNAL \FD|RAM|ram~255_q\ : std_logic;
SIGNAL \FD|RAM|ram~3105_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1791_q\ : std_logic;
SIGNAL \FD|RAM|ram~3106_combout\ : std_logic;
SIGNAL \FD|RAM|ram~735_q\ : std_logic;
SIGNAL \FD|RAM|ram~1247_q\ : std_logic;
SIGNAL \FD|RAM|ram~223_q\ : std_logic;
SIGNAL \FD|RAM|ram~3107_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1759_q\ : std_logic;
SIGNAL \FD|RAM|ram~3108_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1215_q\ : std_logic;
SIGNAL \FD|RAM|ram~703_q\ : std_logic;
SIGNAL \FD|RAM|ram~191_q\ : std_logic;
SIGNAL \FD|RAM|ram~3109_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1727_q\ : std_logic;
SIGNAL \FD|RAM|ram~3110_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3111_combout\ : std_logic;
SIGNAL \FD|RAM|ram~799_q\ : std_logic;
SIGNAL \FD|RAM|ram~1311_q\ : std_logic;
SIGNAL \FD|RAM|ram~287_q\ : std_logic;
SIGNAL \FD|RAM|ram~3112_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1823_q\ : std_logic;
SIGNAL \FD|RAM|ram~3113_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3114_combout\ : std_logic;
SIGNAL \FD|RAM|ram~607_q\ : std_logic;
SIGNAL \FD|RAM|ram~1119_q\ : std_logic;
SIGNAL \FD|RAM|ram~95_q\ : std_logic;
SIGNAL \FD|RAM|ram~3115_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1631_q\ : std_logic;
SIGNAL \FD|RAM|ram~3116_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1151_q\ : std_logic;
SIGNAL \FD|RAM|ram~639_q\ : std_logic;
SIGNAL \FD|RAM|ram~127_q\ : std_logic;
SIGNAL \FD|RAM|ram~3117_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1663_q\ : std_logic;
SIGNAL \FD|RAM|ram~3118_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1087_q\ : std_logic;
SIGNAL \FD|RAM|ram~575_q\ : std_logic;
SIGNAL \FD|RAM|ram~63_q\ : std_logic;
SIGNAL \FD|RAM|ram~3119_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1599_q\ : std_logic;
SIGNAL \FD|RAM|ram~3120_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3121_combout\ : std_logic;
SIGNAL \FD|RAM|ram~671_q\ : std_logic;
SIGNAL \FD|RAM|ram~1183_q\ : std_logic;
SIGNAL \FD|RAM|ram~159_q\ : std_logic;
SIGNAL \FD|RAM|ram~3122_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1695_q\ : std_logic;
SIGNAL \FD|RAM|ram~3123_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3124_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3125_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1535_q\ : std_logic;
SIGNAL \FD|RAM|ram~1023_q\ : std_logic;
SIGNAL \FD|RAM|ram~511_q\ : std_logic;
SIGNAL \FD|RAM|ram~3126_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2047_q\ : std_logic;
SIGNAL \FD|RAM|ram~3127_combout\ : std_logic;
SIGNAL \FD|RAM|ram~991_q\ : std_logic;
SIGNAL \FD|RAM|ram~1503_q\ : std_logic;
SIGNAL \FD|RAM|ram~479_q\ : std_logic;
SIGNAL \FD|RAM|ram~3128_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2015_q\ : std_logic;
SIGNAL \FD|RAM|ram~3129_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1471_q\ : std_logic;
SIGNAL \FD|RAM|ram~959_q\ : std_logic;
SIGNAL \FD|RAM|ram~447_q\ : std_logic;
SIGNAL \FD|RAM|ram~3130_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1983_q\ : std_logic;
SIGNAL \FD|RAM|ram~3131_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3132_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1055_q\ : std_logic;
SIGNAL \FD|RAM|ram~1567_q\ : std_logic;
SIGNAL \FD|RAM|ram~543_q\ : std_logic;
SIGNAL \FD|RAM|ram~3133_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2079_q\ : std_logic;
SIGNAL \FD|RAM|ram~3134_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3135_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3136_combout\ : std_logic;
SIGNAL \FD|RAM|ram~766_q\ : std_logic;
SIGNAL \FD|RAM|ram~1278_q\ : std_logic;
SIGNAL \FD|RAM|ram~254_q\ : std_logic;
SIGNAL \FD|RAM|ram~3053_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1790_q\ : std_logic;
SIGNAL \FD|RAM|ram~3054_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1406_q\ : std_logic;
SIGNAL \FD|RAM|ram~894_q\ : std_logic;
SIGNAL \FD|RAM|ram~382_q\ : std_logic;
SIGNAL \FD|RAM|ram~3055_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1918_q\ : std_logic;
SIGNAL \FD|RAM|ram~3056_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1150_q\ : std_logic;
SIGNAL \FD|RAM|ram~638_q\ : std_logic;
SIGNAL \FD|RAM|ram~126_q\ : std_logic;
SIGNAL \FD|RAM|ram~3057_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1662_q\ : std_logic;
SIGNAL \FD|RAM|ram~3058_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3059_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1022_q\ : std_logic;
SIGNAL \FD|RAM|ram~1534_q\ : std_logic;
SIGNAL \FD|RAM|ram~510_q\ : std_logic;
SIGNAL \FD|RAM|ram~3060_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2046_q\ : std_logic;
SIGNAL \FD|RAM|ram~3061_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3062_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1374_q\ : std_logic;
SIGNAL \FD|RAM|ram~862_q\ : std_logic;
SIGNAL \FD|RAM|ram~350_q\ : std_logic;
SIGNAL \FD|RAM|ram~3063_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1886_q\ : std_logic;
SIGNAL \FD|RAM|ram~3064_combout\ : std_logic;
SIGNAL \FD|RAM|ram~734_q\ : std_logic;
SIGNAL \FD|RAM|ram~1246_q\ : std_logic;
SIGNAL \FD|RAM|ram~222_q\ : std_logic;
SIGNAL \FD|RAM|ram~3065_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1758_q\ : std_logic;
SIGNAL \FD|RAM|ram~3066_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1118_q\ : std_logic;
SIGNAL \FD|RAM|ram~606_q\ : std_logic;
SIGNAL \FD|RAM|ram~94_q\ : std_logic;
SIGNAL \FD|RAM|ram~3067_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1630_q\ : std_logic;
SIGNAL \FD|RAM|ram~3068_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3069_combout\ : std_logic;
SIGNAL \FD|RAM|ram~990_q\ : std_logic;
SIGNAL \FD|RAM|ram~1502_q\ : std_logic;
SIGNAL \FD|RAM|ram~478_q\ : std_logic;
SIGNAL \FD|RAM|ram~3070_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2014_q\ : std_logic;
SIGNAL \FD|RAM|ram~3071_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3072_combout\ : std_logic;
SIGNAL \FD|RAM|ram~702_q\ : std_logic;
SIGNAL \FD|RAM|ram~1214_q\ : std_logic;
SIGNAL \FD|RAM|ram~190_q\ : std_logic;
SIGNAL \FD|RAM|ram~3073_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1726_q\ : std_logic;
SIGNAL \FD|RAM|ram~3074_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1342_q\ : std_logic;
SIGNAL \FD|RAM|ram~830_q\ : std_logic;
SIGNAL \FD|RAM|ram~318_q\ : std_logic;
SIGNAL \FD|RAM|ram~3075_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1854_q\ : std_logic;
SIGNAL \FD|RAM|ram~3076_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1086_q\ : std_logic;
SIGNAL \FD|RAM|ram~574_q\ : std_logic;
SIGNAL \FD|RAM|ram~62_q\ : std_logic;
SIGNAL \FD|RAM|ram~3077_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1598_q\ : std_logic;
SIGNAL \FD|RAM|ram~3078_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3079_combout\ : std_logic;
SIGNAL \FD|RAM|ram~958_q\ : std_logic;
SIGNAL \FD|RAM|ram~1470_q\ : std_logic;
SIGNAL \FD|RAM|ram~446_q\ : std_logic;
SIGNAL \FD|RAM|ram~3080_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1982_q\ : std_logic;
SIGNAL \FD|RAM|ram~3081_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3082_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3083_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1438_q\ : std_logic;
SIGNAL \FD|RAM|ram~926_q\ : std_logic;
SIGNAL \FD|RAM|ram~414_q\ : std_logic;
SIGNAL \FD|RAM|ram~3084_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1950_q\ : std_logic;
SIGNAL \FD|RAM|ram~3085_combout\ : std_logic;
SIGNAL \FD|RAM|ram~798_q\ : std_logic;
SIGNAL \FD|RAM|ram~1310_q\ : std_logic;
SIGNAL \FD|RAM|ram~286_q\ : std_logic;
SIGNAL \FD|RAM|ram~3086_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1822_q\ : std_logic;
SIGNAL \FD|RAM|ram~3087_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1182_q\ : std_logic;
SIGNAL \FD|RAM|ram~670_q\ : std_logic;
SIGNAL \FD|RAM|ram~158_q\ : std_logic;
SIGNAL \FD|RAM|ram~3088_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1694_q\ : std_logic;
SIGNAL \FD|RAM|ram~3089_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3090_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1054_q\ : std_logic;
SIGNAL \FD|RAM|ram~1566_q\ : std_logic;
SIGNAL \FD|RAM|ram~542_q\ : std_logic;
SIGNAL \FD|RAM|ram~3091_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2078_q\ : std_logic;
SIGNAL \FD|RAM|ram~3092_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3093_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3094_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1405_q\ : std_logic;
SIGNAL \FD|RAM|ram~1373_q\ : std_logic;
SIGNAL \FD|RAM|ram~1341_q\ : std_logic;
SIGNAL \FD|RAM|ram~3011_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1437_q\ : std_logic;
SIGNAL \FD|RAM|ram~3012_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1245_q\ : std_logic;
SIGNAL \FD|RAM|ram~1277_q\ : std_logic;
SIGNAL \FD|RAM|ram~1213_q\ : std_logic;
SIGNAL \FD|RAM|ram~3013_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1309_q\ : std_logic;
SIGNAL \FD|RAM|ram~3014_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1149_q\ : std_logic;
SIGNAL \FD|RAM|ram~1117_q\ : std_logic;
SIGNAL \FD|RAM|ram~1085_q\ : std_logic;
SIGNAL \FD|RAM|ram~3015_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1181_q\ : std_logic;
SIGNAL \FD|RAM|ram~3016_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3017_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1501_q\ : std_logic;
SIGNAL \FD|RAM|ram~1533_q\ : std_logic;
SIGNAL \FD|RAM|ram~1469_q\ : std_logic;
SIGNAL \FD|RAM|ram~3018_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1565_q\ : std_logic;
SIGNAL \FD|RAM|ram~3019_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3020_combout\ : std_logic;
SIGNAL \FD|RAM|ram~733_q\ : std_logic;
SIGNAL \FD|RAM|ram~861_q\ : std_logic;
SIGNAL \FD|RAM|ram~605_q\ : std_logic;
SIGNAL \FD|RAM|ram~3021_combout\ : std_logic;
SIGNAL \FD|RAM|ram~989_q\ : std_logic;
SIGNAL \FD|RAM|ram~3022_combout\ : std_logic;
SIGNAL \FD|RAM|ram~893_q\ : std_logic;
SIGNAL \FD|RAM|ram~765_q\ : std_logic;
SIGNAL \FD|RAM|ram~637_q\ : std_logic;
SIGNAL \FD|RAM|ram~3023_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1021_q\ : std_logic;
SIGNAL \FD|RAM|ram~3024_combout\ : std_logic;
SIGNAL \FD|RAM|ram~829_q\ : std_logic;
SIGNAL \FD|RAM|ram~701_q\ : std_logic;
SIGNAL \FD|RAM|ram~573_q\ : std_logic;
SIGNAL \FD|RAM|ram~3025_combout\ : std_logic;
SIGNAL \FD|RAM|ram~957_q\ : std_logic;
SIGNAL \FD|RAM|ram~3026_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3027_combout\ : std_logic;
SIGNAL \FD|RAM|ram~797_q\ : std_logic;
SIGNAL \FD|RAM|ram~925_q\ : std_logic;
SIGNAL \FD|RAM|ram~669_q\ : std_logic;
SIGNAL \FD|RAM|ram~3028_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1053_q\ : std_logic;
SIGNAL \FD|RAM|ram~3029_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3030_combout\ : std_logic;
SIGNAL \FD|RAM|ram~253_q\ : std_logic;
SIGNAL \FD|RAM|ram~221_q\ : std_logic;
SIGNAL \FD|RAM|ram~189_q\ : std_logic;
SIGNAL \FD|RAM|ram~3031_combout\ : std_logic;
SIGNAL \FD|RAM|ram~285_q\ : std_logic;
SIGNAL \FD|RAM|ram~3032_combout\ : std_logic;
SIGNAL \FD|RAM|ram~349_q\ : std_logic;
SIGNAL \FD|RAM|ram~381_q\ : std_logic;
SIGNAL \FD|RAM|ram~317_q\ : std_logic;
SIGNAL \FD|RAM|ram~3033_combout\ : std_logic;
SIGNAL \FD|RAM|ram~413_q\ : std_logic;
SIGNAL \FD|RAM|ram~3034_combout\ : std_logic;
SIGNAL \FD|RAM|ram~93_q\ : std_logic;
SIGNAL \FD|RAM|ram~125_q\ : std_logic;
SIGNAL \FD|RAM|ram~61_q\ : std_logic;
SIGNAL \FD|RAM|ram~3035_combout\ : std_logic;
SIGNAL \FD|RAM|ram~157_q\ : std_logic;
SIGNAL \FD|RAM|ram~3036_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3037_combout\ : std_logic;
SIGNAL \FD|RAM|ram~509_q\ : std_logic;
SIGNAL \FD|RAM|ram~477_q\ : std_logic;
SIGNAL \FD|RAM|ram~445_q\ : std_logic;
SIGNAL \FD|RAM|ram~3038_combout\ : std_logic;
SIGNAL \FD|RAM|ram~541_q\ : std_logic;
SIGNAL \FD|RAM|ram~3039_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3040_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3041_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1789_q\ : std_logic;
SIGNAL \FD|RAM|ram~1917_q\ : std_logic;
SIGNAL \FD|RAM|ram~1661_q\ : std_logic;
SIGNAL \FD|RAM|ram~3042_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2045_q\ : std_logic;
SIGNAL \FD|RAM|ram~3043_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1885_q\ : std_logic;
SIGNAL \FD|RAM|ram~1757_q\ : std_logic;
SIGNAL \FD|RAM|ram~1629_q\ : std_logic;
SIGNAL \FD|RAM|ram~3044_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2013_q\ : std_logic;
SIGNAL \FD|RAM|ram~3045_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1725_q\ : std_logic;
SIGNAL \FD|RAM|ram~1853_q\ : std_logic;
SIGNAL \FD|RAM|ram~1597_q\ : std_logic;
SIGNAL \FD|RAM|ram~3046_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1981_q\ : std_logic;
SIGNAL \FD|RAM|ram~3047_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3048_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1949_q\ : std_logic;
SIGNAL \FD|RAM|ram~1821_q\ : std_logic;
SIGNAL \FD|RAM|ram~1693_q\ : std_logic;
SIGNAL \FD|RAM|ram~3049_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2077_q\ : std_logic;
SIGNAL \FD|RAM|ram~3050_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3051_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3052_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1276_q\ : std_logic;
SIGNAL \FD|RAM|ram~764_q\ : std_logic;
SIGNAL \FD|RAM|ram~252_q\ : std_logic;
SIGNAL \FD|RAM|ram~2969_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1788_q\ : std_logic;
SIGNAL \FD|RAM|ram~2970_combout\ : std_logic;
SIGNAL \FD|RAM|ram~732_q\ : std_logic;
SIGNAL \FD|RAM|ram~1244_q\ : std_logic;
SIGNAL \FD|RAM|ram~220_q\ : std_logic;
SIGNAL \FD|RAM|ram~2971_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1756_q\ : std_logic;
SIGNAL \FD|RAM|ram~2972_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1212_q\ : std_logic;
SIGNAL \FD|RAM|ram~700_q\ : std_logic;
SIGNAL \FD|RAM|ram~188_q\ : std_logic;
SIGNAL \FD|RAM|ram~2973_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1724_q\ : std_logic;
SIGNAL \FD|RAM|ram~2974_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2975_combout\ : std_logic;
SIGNAL \FD|RAM|ram~796_q\ : std_logic;
SIGNAL \FD|RAM|ram~1308_q\ : std_logic;
SIGNAL \FD|RAM|ram~284_q\ : std_logic;
SIGNAL \FD|RAM|ram~2976_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1820_q\ : std_logic;
SIGNAL \FD|RAM|ram~2977_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2978_combout\ : std_logic;
SIGNAL \FD|RAM|ram~860_q\ : std_logic;
SIGNAL \FD|RAM|ram~1372_q\ : std_logic;
SIGNAL \FD|RAM|ram~348_q\ : std_logic;
SIGNAL \FD|RAM|ram~2979_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1884_q\ : std_logic;
SIGNAL \FD|RAM|ram~2980_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1404_q\ : std_logic;
SIGNAL \FD|RAM|ram~892_q\ : std_logic;
SIGNAL \FD|RAM|ram~380_q\ : std_logic;
SIGNAL \FD|RAM|ram~2981_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1916_q\ : std_logic;
SIGNAL \FD|RAM|ram~2982_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1340_q\ : std_logic;
SIGNAL \FD|RAM|ram~828_q\ : std_logic;
SIGNAL \FD|RAM|ram~316_q\ : std_logic;
SIGNAL \FD|RAM|ram~2983_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1852_q\ : std_logic;
SIGNAL \FD|RAM|ram~2984_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2985_combout\ : std_logic;
SIGNAL \FD|RAM|ram~924_q\ : std_logic;
SIGNAL \FD|RAM|ram~1436_q\ : std_logic;
SIGNAL \FD|RAM|ram~412_q\ : std_logic;
SIGNAL \FD|RAM|ram~2986_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1948_q\ : std_logic;
SIGNAL \FD|RAM|ram~2987_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2988_combout\ : std_logic;
SIGNAL \FD|RAM|ram~604_q\ : std_logic;
SIGNAL \FD|RAM|ram~1116_q\ : std_logic;
SIGNAL \FD|RAM|ram~92_q\ : std_logic;
SIGNAL \FD|RAM|ram~2989_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1628_q\ : std_logic;
SIGNAL \FD|RAM|ram~2990_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1148_q\ : std_logic;
SIGNAL \FD|RAM|ram~636_q\ : std_logic;
SIGNAL \FD|RAM|ram~124_q\ : std_logic;
SIGNAL \FD|RAM|ram~2991_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1660_q\ : std_logic;
SIGNAL \FD|RAM|ram~2992_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1084_q\ : std_logic;
SIGNAL \FD|RAM|ram~572_q\ : std_logic;
SIGNAL \FD|RAM|ram~60_q\ : std_logic;
SIGNAL \FD|RAM|ram~2993_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1596_q\ : std_logic;
SIGNAL \FD|RAM|ram~2994_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2995_combout\ : std_logic;
SIGNAL \FD|RAM|ram~668_q\ : std_logic;
SIGNAL \FD|RAM|ram~1180_q\ : std_logic;
SIGNAL \FD|RAM|ram~156_q\ : std_logic;
SIGNAL \FD|RAM|ram~2996_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1692_q\ : std_logic;
SIGNAL \FD|RAM|ram~2997_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2998_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2999_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1532_q\ : std_logic;
SIGNAL \FD|RAM|ram~1020_q\ : std_logic;
SIGNAL \FD|RAM|ram~508_q\ : std_logic;
SIGNAL \FD|RAM|ram~3000_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2044_q\ : std_logic;
SIGNAL \FD|RAM|ram~3001_combout\ : std_logic;
SIGNAL \FD|RAM|ram~988_q\ : std_logic;
SIGNAL \FD|RAM|ram~1500_q\ : std_logic;
SIGNAL \FD|RAM|ram~476_q\ : std_logic;
SIGNAL \FD|RAM|ram~3002_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2012_q\ : std_logic;
SIGNAL \FD|RAM|ram~3003_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1468_q\ : std_logic;
SIGNAL \FD|RAM|ram~956_q\ : std_logic;
SIGNAL \FD|RAM|ram~444_q\ : std_logic;
SIGNAL \FD|RAM|ram~3004_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1980_q\ : std_logic;
SIGNAL \FD|RAM|ram~3005_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3006_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1052_q\ : std_logic;
SIGNAL \FD|RAM|ram~1564_q\ : std_logic;
SIGNAL \FD|RAM|ram~540_q\ : std_logic;
SIGNAL \FD|RAM|ram~3007_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2076_q\ : std_logic;
SIGNAL \FD|RAM|ram~3008_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3009_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3010_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1371_q\ : std_logic;
SIGNAL \FD|RAM|ram~859_q\ : std_logic;
SIGNAL \FD|RAM|ram~347_q\ : std_logic;
SIGNAL \FD|RAM|ram~2927_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1883_q\ : std_logic;
SIGNAL \FD|RAM|ram~2928_combout\ : std_logic;
SIGNAL \FD|RAM|ram~731_q\ : std_logic;
SIGNAL \FD|RAM|ram~1243_q\ : std_logic;
SIGNAL \FD|RAM|ram~219_q\ : std_logic;
SIGNAL \FD|RAM|ram~2929_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1755_q\ : std_logic;
SIGNAL \FD|RAM|ram~2930_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1115_q\ : std_logic;
SIGNAL \FD|RAM|ram~603_q\ : std_logic;
SIGNAL \FD|RAM|ram~91_q\ : std_logic;
SIGNAL \FD|RAM|ram~2931_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1627_q\ : std_logic;
SIGNAL \FD|RAM|ram~2932_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2933_combout\ : std_logic;
SIGNAL \FD|RAM|ram~987_q\ : std_logic;
SIGNAL \FD|RAM|ram~1499_q\ : std_logic;
SIGNAL \FD|RAM|ram~475_q\ : std_logic;
SIGNAL \FD|RAM|ram~2934_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2011_q\ : std_logic;
SIGNAL \FD|RAM|ram~2935_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2936_combout\ : std_logic;
SIGNAL \FD|RAM|ram~763_q\ : std_logic;
SIGNAL \FD|RAM|ram~1275_q\ : std_logic;
SIGNAL \FD|RAM|ram~251_q\ : std_logic;
SIGNAL \FD|RAM|ram~2937_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1787_q\ : std_logic;
SIGNAL \FD|RAM|ram~2938_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1403_q\ : std_logic;
SIGNAL \FD|RAM|ram~891_q\ : std_logic;
SIGNAL \FD|RAM|ram~379_q\ : std_logic;
SIGNAL \FD|RAM|ram~2939_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1915_q\ : std_logic;
SIGNAL \FD|RAM|ram~2940_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1147_q\ : std_logic;
SIGNAL \FD|RAM|ram~635_q\ : std_logic;
SIGNAL \FD|RAM|ram~123_q\ : std_logic;
SIGNAL \FD|RAM|ram~2941_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1659_q\ : std_logic;
SIGNAL \FD|RAM|ram~2942_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2943_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1019_q\ : std_logic;
SIGNAL \FD|RAM|ram~1531_q\ : std_logic;
SIGNAL \FD|RAM|ram~507_q\ : std_logic;
SIGNAL \FD|RAM|ram~2944_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2043_q\ : std_logic;
SIGNAL \FD|RAM|ram~2945_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2946_combout\ : std_logic;
SIGNAL \FD|RAM|ram~699_q\ : std_logic;
SIGNAL \FD|RAM|ram~1211_q\ : std_logic;
SIGNAL \FD|RAM|ram~187_q\ : std_logic;
SIGNAL \FD|RAM|ram~2947_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1723_q\ : std_logic;
SIGNAL \FD|RAM|ram~2948_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1339_q\ : std_logic;
SIGNAL \FD|RAM|ram~827_q\ : std_logic;
SIGNAL \FD|RAM|ram~315_q\ : std_logic;
SIGNAL \FD|RAM|ram~2949_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1851_q\ : std_logic;
SIGNAL \FD|RAM|ram~2950_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1083_q\ : std_logic;
SIGNAL \FD|RAM|ram~571_q\ : std_logic;
SIGNAL \FD|RAM|ram~59_q\ : std_logic;
SIGNAL \FD|RAM|ram~2951_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1595_q\ : std_logic;
SIGNAL \FD|RAM|ram~2952_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2953_combout\ : std_logic;
SIGNAL \FD|RAM|ram~955_q\ : std_logic;
SIGNAL \FD|RAM|ram~1467_q\ : std_logic;
SIGNAL \FD|RAM|ram~443_q\ : std_logic;
SIGNAL \FD|RAM|ram~2954_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1979_q\ : std_logic;
SIGNAL \FD|RAM|ram~2955_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2956_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2957_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1435_q\ : std_logic;
SIGNAL \FD|RAM|ram~923_q\ : std_logic;
SIGNAL \FD|RAM|ram~411_q\ : std_logic;
SIGNAL \FD|RAM|ram~2958_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1947_q\ : std_logic;
SIGNAL \FD|RAM|ram~2959_combout\ : std_logic;
SIGNAL \FD|RAM|ram~795_q\ : std_logic;
SIGNAL \FD|RAM|ram~1307_q\ : std_logic;
SIGNAL \FD|RAM|ram~283_q\ : std_logic;
SIGNAL \FD|RAM|ram~2960_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1819_q\ : std_logic;
SIGNAL \FD|RAM|ram~2961_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1179_q\ : std_logic;
SIGNAL \FD|RAM|ram~667_q\ : std_logic;
SIGNAL \FD|RAM|ram~155_q\ : std_logic;
SIGNAL \FD|RAM|ram~2962_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1691_q\ : std_logic;
SIGNAL \FD|RAM|ram~2963_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2964_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1051_q\ : std_logic;
SIGNAL \FD|RAM|ram~1563_q\ : std_logic;
SIGNAL \FD|RAM|ram~539_q\ : std_logic;
SIGNAL \FD|RAM|ram~2965_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2075_q\ : std_logic;
SIGNAL \FD|RAM|ram~2966_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2967_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2968_combout\ : std_logic;
SIGNAL \FD|RAM|ram~730_q\ : std_logic;
SIGNAL \FD|RAM|ram~858_q\ : std_logic;
SIGNAL \FD|RAM|ram~602_q\ : std_logic;
SIGNAL \FD|RAM|ram~2885_combout\ : std_logic;
SIGNAL \FD|RAM|ram~986_q\ : std_logic;
SIGNAL \FD|RAM|ram~2886_combout\ : std_logic;
SIGNAL \FD|RAM|ram~890_q\ : std_logic;
SIGNAL \FD|RAM|ram~762_q\ : std_logic;
SIGNAL \FD|RAM|ram~634_q\ : std_logic;
SIGNAL \FD|RAM|ram~2887_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1018_q\ : std_logic;
SIGNAL \FD|RAM|ram~2888_combout\ : std_logic;
SIGNAL \FD|RAM|ram~826_q\ : std_logic;
SIGNAL \FD|RAM|ram~698_q\ : std_logic;
SIGNAL \FD|RAM|ram~570_q\ : std_logic;
SIGNAL \FD|RAM|ram~2889_combout\ : std_logic;
SIGNAL \FD|RAM|ram~954_q\ : std_logic;
SIGNAL \FD|RAM|ram~2890_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2891_combout\ : std_logic;
SIGNAL \FD|RAM|ram~794_q\ : std_logic;
SIGNAL \FD|RAM|ram~922_q\ : std_logic;
SIGNAL \FD|RAM|ram~666_q\ : std_logic;
SIGNAL \FD|RAM|ram~2892_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1050_q\ : std_logic;
SIGNAL \FD|RAM|ram~2893_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2894_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1402_q\ : std_logic;
SIGNAL \FD|RAM|ram~1370_q\ : std_logic;
SIGNAL \FD|RAM|ram~1338_q\ : std_logic;
SIGNAL \FD|RAM|ram~2895_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1434_q\ : std_logic;
SIGNAL \FD|RAM|ram~2896_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1242_q\ : std_logic;
SIGNAL \FD|RAM|ram~1274_q\ : std_logic;
SIGNAL \FD|RAM|ram~1210_q\ : std_logic;
SIGNAL \FD|RAM|ram~2897_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1306_q\ : std_logic;
SIGNAL \FD|RAM|ram~2898_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1146_q\ : std_logic;
SIGNAL \FD|RAM|ram~1114_q\ : std_logic;
SIGNAL \FD|RAM|ram~1082_q\ : std_logic;
SIGNAL \FD|RAM|ram~2899_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1178_q\ : std_logic;
SIGNAL \FD|RAM|ram~2900_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2901_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1498_q\ : std_logic;
SIGNAL \FD|RAM|ram~1530_q\ : std_logic;
SIGNAL \FD|RAM|ram~1466_q\ : std_logic;
SIGNAL \FD|RAM|ram~2902_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1562_q\ : std_logic;
SIGNAL \FD|RAM|ram~2903_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2904_combout\ : std_logic;
SIGNAL \FD|RAM|ram~250_q\ : std_logic;
SIGNAL \FD|RAM|ram~218_q\ : std_logic;
SIGNAL \FD|RAM|ram~186_q\ : std_logic;
SIGNAL \FD|RAM|ram~2905_combout\ : std_logic;
SIGNAL \FD|RAM|ram~282_q\ : std_logic;
SIGNAL \FD|RAM|ram~2906_combout\ : std_logic;
SIGNAL \FD|RAM|ram~346_q\ : std_logic;
SIGNAL \FD|RAM|ram~378_q\ : std_logic;
SIGNAL \FD|RAM|ram~314_q\ : std_logic;
SIGNAL \FD|RAM|ram~2907_combout\ : std_logic;
SIGNAL \FD|RAM|ram~410_q\ : std_logic;
SIGNAL \FD|RAM|ram~2908_combout\ : std_logic;
SIGNAL \FD|RAM|ram~90_q\ : std_logic;
SIGNAL \FD|RAM|ram~122_q\ : std_logic;
SIGNAL \FD|RAM|ram~58_q\ : std_logic;
SIGNAL \FD|RAM|ram~2909_combout\ : std_logic;
SIGNAL \FD|RAM|ram~154_q\ : std_logic;
SIGNAL \FD|RAM|ram~2910_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2911_combout\ : std_logic;
SIGNAL \FD|RAM|ram~506_q\ : std_logic;
SIGNAL \FD|RAM|ram~474_q\ : std_logic;
SIGNAL \FD|RAM|ram~442_q\ : std_logic;
SIGNAL \FD|RAM|ram~2912_combout\ : std_logic;
SIGNAL \FD|RAM|ram~538_q\ : std_logic;
SIGNAL \FD|RAM|ram~2913_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2914_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2915_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1786_q\ : std_logic;
SIGNAL \FD|RAM|ram~1914_q\ : std_logic;
SIGNAL \FD|RAM|ram~1658_q\ : std_logic;
SIGNAL \FD|RAM|ram~2916_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2042_q\ : std_logic;
SIGNAL \FD|RAM|ram~2917_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1882_q\ : std_logic;
SIGNAL \FD|RAM|ram~1754_q\ : std_logic;
SIGNAL \FD|RAM|ram~1626_q\ : std_logic;
SIGNAL \FD|RAM|ram~2918_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2010_q\ : std_logic;
SIGNAL \FD|RAM|ram~2919_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1722_q\ : std_logic;
SIGNAL \FD|RAM|ram~1850_q\ : std_logic;
SIGNAL \FD|RAM|ram~1594_q\ : std_logic;
SIGNAL \FD|RAM|ram~2920_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1978_q\ : std_logic;
SIGNAL \FD|RAM|ram~2921_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2922_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1946_q\ : std_logic;
SIGNAL \FD|RAM|ram~1818_q\ : std_logic;
SIGNAL \FD|RAM|ram~1690_q\ : std_logic;
SIGNAL \FD|RAM|ram~2923_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2074_q\ : std_logic;
SIGNAL \FD|RAM|ram~2924_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2925_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2926_combout\ : std_logic;
SIGNAL \FD|RAM|ram~857_q\ : std_logic;
SIGNAL \FD|RAM|ram~1369_q\ : std_logic;
SIGNAL \FD|RAM|ram~345_q\ : std_logic;
SIGNAL \FD|RAM|ram~2843_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1881_q\ : std_logic;
SIGNAL \FD|RAM|ram~2844_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1401_q\ : std_logic;
SIGNAL \FD|RAM|ram~889_q\ : std_logic;
SIGNAL \FD|RAM|ram~377_q\ : std_logic;
SIGNAL \FD|RAM|ram~2845_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1913_q\ : std_logic;
SIGNAL \FD|RAM|ram~2846_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1337_q\ : std_logic;
SIGNAL \FD|RAM|ram~825_q\ : std_logic;
SIGNAL \FD|RAM|ram~313_q\ : std_logic;
SIGNAL \FD|RAM|ram~2847_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1849_q\ : std_logic;
SIGNAL \FD|RAM|ram~2848_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2849_combout\ : std_logic;
SIGNAL \FD|RAM|ram~921_q\ : std_logic;
SIGNAL \FD|RAM|ram~1433_q\ : std_logic;
SIGNAL \FD|RAM|ram~409_q\ : std_logic;
SIGNAL \FD|RAM|ram~2850_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1945_q\ : std_logic;
SIGNAL \FD|RAM|ram~2851_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2852_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1273_q\ : std_logic;
SIGNAL \FD|RAM|ram~761_q\ : std_logic;
SIGNAL \FD|RAM|ram~249_q\ : std_logic;
SIGNAL \FD|RAM|ram~2853_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1785_q\ : std_logic;
SIGNAL \FD|RAM|ram~2854_combout\ : std_logic;
SIGNAL \FD|RAM|ram~729_q\ : std_logic;
SIGNAL \FD|RAM|ram~1241_q\ : std_logic;
SIGNAL \FD|RAM|ram~217_q\ : std_logic;
SIGNAL \FD|RAM|ram~2855_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1753_q\ : std_logic;
SIGNAL \FD|RAM|ram~2856_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1209_q\ : std_logic;
SIGNAL \FD|RAM|ram~697_q\ : std_logic;
SIGNAL \FD|RAM|ram~185_q\ : std_logic;
SIGNAL \FD|RAM|ram~2857_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1721_q\ : std_logic;
SIGNAL \FD|RAM|ram~2858_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2859_combout\ : std_logic;
SIGNAL \FD|RAM|ram~793_q\ : std_logic;
SIGNAL \FD|RAM|ram~1305_q\ : std_logic;
SIGNAL \FD|RAM|ram~281_q\ : std_logic;
SIGNAL \FD|RAM|ram~2860_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1817_q\ : std_logic;
SIGNAL \FD|RAM|ram~2861_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2862_combout\ : std_logic;
SIGNAL \FD|RAM|ram~601_q\ : std_logic;
SIGNAL \FD|RAM|ram~1113_q\ : std_logic;
SIGNAL \FD|RAM|ram~89_q\ : std_logic;
SIGNAL \FD|RAM|ram~2863_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1625_q\ : std_logic;
SIGNAL \FD|RAM|ram~2864_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1145_q\ : std_logic;
SIGNAL \FD|RAM|ram~633_q\ : std_logic;
SIGNAL \FD|RAM|ram~121_q\ : std_logic;
SIGNAL \FD|RAM|ram~2865_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1657_q\ : std_logic;
SIGNAL \FD|RAM|ram~2866_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1081_q\ : std_logic;
SIGNAL \FD|RAM|ram~569_q\ : std_logic;
SIGNAL \FD|RAM|ram~57_q\ : std_logic;
SIGNAL \FD|RAM|ram~2867_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1593_q\ : std_logic;
SIGNAL \FD|RAM|ram~2868_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2869_combout\ : std_logic;
SIGNAL \FD|RAM|ram~665_q\ : std_logic;
SIGNAL \FD|RAM|ram~1177_q\ : std_logic;
SIGNAL \FD|RAM|ram~153_q\ : std_logic;
SIGNAL \FD|RAM|ram~2870_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1689_q\ : std_logic;
SIGNAL \FD|RAM|ram~2871_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2872_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2873_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1529_q\ : std_logic;
SIGNAL \FD|RAM|ram~1017_q\ : std_logic;
SIGNAL \FD|RAM|ram~505_q\ : std_logic;
SIGNAL \FD|RAM|ram~2874_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2041_q\ : std_logic;
SIGNAL \FD|RAM|ram~2875_combout\ : std_logic;
SIGNAL \FD|RAM|ram~985_q\ : std_logic;
SIGNAL \FD|RAM|ram~1497_q\ : std_logic;
SIGNAL \FD|RAM|ram~473_q\ : std_logic;
SIGNAL \FD|RAM|ram~2876_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2009_q\ : std_logic;
SIGNAL \FD|RAM|ram~2877_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1465_q\ : std_logic;
SIGNAL \FD|RAM|ram~953_q\ : std_logic;
SIGNAL \FD|RAM|ram~441_q\ : std_logic;
SIGNAL \FD|RAM|ram~2878_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1977_q\ : std_logic;
SIGNAL \FD|RAM|ram~2879_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2880_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1049_q\ : std_logic;
SIGNAL \FD|RAM|ram~1561_q\ : std_logic;
SIGNAL \FD|RAM|ram~537_q\ : std_logic;
SIGNAL \FD|RAM|ram~2881_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2073_q\ : std_logic;
SIGNAL \FD|RAM|ram~2882_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2883_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2884_combout\ : std_logic;
SIGNAL \FD|RAM|ram~760_q\ : std_logic;
SIGNAL \FD|RAM|ram~1272_q\ : std_logic;
SIGNAL \FD|RAM|ram~248_q\ : std_logic;
SIGNAL \FD|RAM|ram~2801_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1784_q\ : std_logic;
SIGNAL \FD|RAM|ram~2802_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1400_q\ : std_logic;
SIGNAL \FD|RAM|ram~888_q\ : std_logic;
SIGNAL \FD|RAM|ram~376_q\ : std_logic;
SIGNAL \FD|RAM|ram~2803_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1912_q\ : std_logic;
SIGNAL \FD|RAM|ram~2804_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1144_q\ : std_logic;
SIGNAL \FD|RAM|ram~632_q\ : std_logic;
SIGNAL \FD|RAM|ram~120_q\ : std_logic;
SIGNAL \FD|RAM|ram~2805_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1656_q\ : std_logic;
SIGNAL \FD|RAM|ram~2806_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2807_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1016_q\ : std_logic;
SIGNAL \FD|RAM|ram~1528_q\ : std_logic;
SIGNAL \FD|RAM|ram~504_q\ : std_logic;
SIGNAL \FD|RAM|ram~2808_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2040_q\ : std_logic;
SIGNAL \FD|RAM|ram~2809_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2810_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1368_q\ : std_logic;
SIGNAL \FD|RAM|ram~856_q\ : std_logic;
SIGNAL \FD|RAM|ram~344_q\ : std_logic;
SIGNAL \FD|RAM|ram~2811_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1880_q\ : std_logic;
SIGNAL \FD|RAM|ram~2812_combout\ : std_logic;
SIGNAL \FD|RAM|ram~728_q\ : std_logic;
SIGNAL \FD|RAM|ram~1240_q\ : std_logic;
SIGNAL \FD|RAM|ram~216_q\ : std_logic;
SIGNAL \FD|RAM|ram~2813_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1752_q\ : std_logic;
SIGNAL \FD|RAM|ram~2814_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1112_q\ : std_logic;
SIGNAL \FD|RAM|ram~600_q\ : std_logic;
SIGNAL \FD|RAM|ram~88_q\ : std_logic;
SIGNAL \FD|RAM|ram~2815_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1624_q\ : std_logic;
SIGNAL \FD|RAM|ram~2816_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2817_combout\ : std_logic;
SIGNAL \FD|RAM|ram~984_q\ : std_logic;
SIGNAL \FD|RAM|ram~1496_q\ : std_logic;
SIGNAL \FD|RAM|ram~472_q\ : std_logic;
SIGNAL \FD|RAM|ram~2818_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2008_q\ : std_logic;
SIGNAL \FD|RAM|ram~2819_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2820_combout\ : std_logic;
SIGNAL \FD|RAM|ram~696_q\ : std_logic;
SIGNAL \FD|RAM|ram~1208_q\ : std_logic;
SIGNAL \FD|RAM|ram~184_q\ : std_logic;
SIGNAL \FD|RAM|ram~2821_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1720_q\ : std_logic;
SIGNAL \FD|RAM|ram~2822_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1336_q\ : std_logic;
SIGNAL \FD|RAM|ram~824_q\ : std_logic;
SIGNAL \FD|RAM|ram~312_q\ : std_logic;
SIGNAL \FD|RAM|ram~2823_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1848_q\ : std_logic;
SIGNAL \FD|RAM|ram~2824_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1080_q\ : std_logic;
SIGNAL \FD|RAM|ram~568_q\ : std_logic;
SIGNAL \FD|RAM|ram~56_q\ : std_logic;
SIGNAL \FD|RAM|ram~2825_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1592_q\ : std_logic;
SIGNAL \FD|RAM|ram~2826_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2827_combout\ : std_logic;
SIGNAL \FD|RAM|ram~952_q\ : std_logic;
SIGNAL \FD|RAM|ram~1464_q\ : std_logic;
SIGNAL \FD|RAM|ram~440_q\ : std_logic;
SIGNAL \FD|RAM|ram~2828_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1976_q\ : std_logic;
SIGNAL \FD|RAM|ram~2829_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2830_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2831_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1432_q\ : std_logic;
SIGNAL \FD|RAM|ram~920_q\ : std_logic;
SIGNAL \FD|RAM|ram~408_q\ : std_logic;
SIGNAL \FD|RAM|ram~2832_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1944_q\ : std_logic;
SIGNAL \FD|RAM|ram~2833_combout\ : std_logic;
SIGNAL \FD|RAM|ram~792_q\ : std_logic;
SIGNAL \FD|RAM|ram~1304_q\ : std_logic;
SIGNAL \FD|RAM|ram~280_q\ : std_logic;
SIGNAL \FD|RAM|ram~2834_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1816_q\ : std_logic;
SIGNAL \FD|RAM|ram~2835_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1176_q\ : std_logic;
SIGNAL \FD|RAM|ram~664_q\ : std_logic;
SIGNAL \FD|RAM|ram~152_q\ : std_logic;
SIGNAL \FD|RAM|ram~2836_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1688_q\ : std_logic;
SIGNAL \FD|RAM|ram~2837_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2838_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1048_q\ : std_logic;
SIGNAL \FD|RAM|ram~1560_q\ : std_logic;
SIGNAL \FD|RAM|ram~536_q\ : std_logic;
SIGNAL \FD|RAM|ram~2839_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2072_q\ : std_logic;
SIGNAL \FD|RAM|ram~2840_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2841_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2842_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1399_q\ : std_logic;
SIGNAL \FD|RAM|ram~1367_q\ : std_logic;
SIGNAL \FD|RAM|ram~1335_q\ : std_logic;
SIGNAL \FD|RAM|ram~2759_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1431_q\ : std_logic;
SIGNAL \FD|RAM|ram~2760_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1239_q\ : std_logic;
SIGNAL \FD|RAM|ram~1271_q\ : std_logic;
SIGNAL \FD|RAM|ram~1207_q\ : std_logic;
SIGNAL \FD|RAM|ram~2761_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1303_q\ : std_logic;
SIGNAL \FD|RAM|ram~2762_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1143_q\ : std_logic;
SIGNAL \FD|RAM|ram~1111_q\ : std_logic;
SIGNAL \FD|RAM|ram~1079_q\ : std_logic;
SIGNAL \FD|RAM|ram~2763_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1175_q\ : std_logic;
SIGNAL \FD|RAM|ram~2764_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2765_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1495_q\ : std_logic;
SIGNAL \FD|RAM|ram~1527_q\ : std_logic;
SIGNAL \FD|RAM|ram~1463_q\ : std_logic;
SIGNAL \FD|RAM|ram~2766_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1559_q\ : std_logic;
SIGNAL \FD|RAM|ram~2767_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2768_combout\ : std_logic;
SIGNAL \FD|RAM|ram~727_q\ : std_logic;
SIGNAL \FD|RAM|ram~855_q\ : std_logic;
SIGNAL \FD|RAM|ram~599_q\ : std_logic;
SIGNAL \FD|RAM|ram~2769_combout\ : std_logic;
SIGNAL \FD|RAM|ram~983_q\ : std_logic;
SIGNAL \FD|RAM|ram~2770_combout\ : std_logic;
SIGNAL \FD|RAM|ram~887_q\ : std_logic;
SIGNAL \FD|RAM|ram~759_q\ : std_logic;
SIGNAL \FD|RAM|ram~631_q\ : std_logic;
SIGNAL \FD|RAM|ram~2771_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1015_q\ : std_logic;
SIGNAL \FD|RAM|ram~2772_combout\ : std_logic;
SIGNAL \FD|RAM|ram~823_q\ : std_logic;
SIGNAL \FD|RAM|ram~695_q\ : std_logic;
SIGNAL \FD|RAM|ram~567_q\ : std_logic;
SIGNAL \FD|RAM|ram~2773_combout\ : std_logic;
SIGNAL \FD|RAM|ram~951_q\ : std_logic;
SIGNAL \FD|RAM|ram~2774_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2775_combout\ : std_logic;
SIGNAL \FD|RAM|ram~791_q\ : std_logic;
SIGNAL \FD|RAM|ram~919_q\ : std_logic;
SIGNAL \FD|RAM|ram~663_q\ : std_logic;
SIGNAL \FD|RAM|ram~2776_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1047_q\ : std_logic;
SIGNAL \FD|RAM|ram~2777_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2778_combout\ : std_logic;
SIGNAL \FD|RAM|ram~247_q\ : std_logic;
SIGNAL \FD|RAM|ram~215_q\ : std_logic;
SIGNAL \FD|RAM|ram~183_q\ : std_logic;
SIGNAL \FD|RAM|ram~2779_combout\ : std_logic;
SIGNAL \FD|RAM|ram~279_q\ : std_logic;
SIGNAL \FD|RAM|ram~2780_combout\ : std_logic;
SIGNAL \FD|RAM|ram~343_q\ : std_logic;
SIGNAL \FD|RAM|ram~375_q\ : std_logic;
SIGNAL \FD|RAM|ram~311_q\ : std_logic;
SIGNAL \FD|RAM|ram~2781_combout\ : std_logic;
SIGNAL \FD|RAM|ram~407_q\ : std_logic;
SIGNAL \FD|RAM|ram~2782_combout\ : std_logic;
SIGNAL \FD|RAM|ram~87_q\ : std_logic;
SIGNAL \FD|RAM|ram~119_q\ : std_logic;
SIGNAL \FD|RAM|ram~55_q\ : std_logic;
SIGNAL \FD|RAM|ram~2783_combout\ : std_logic;
SIGNAL \FD|RAM|ram~151_q\ : std_logic;
SIGNAL \FD|RAM|ram~2784_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2785_combout\ : std_logic;
SIGNAL \FD|RAM|ram~503_q\ : std_logic;
SIGNAL \FD|RAM|ram~471_q\ : std_logic;
SIGNAL \FD|RAM|ram~439_q\ : std_logic;
SIGNAL \FD|RAM|ram~2786_combout\ : std_logic;
SIGNAL \FD|RAM|ram~535_q\ : std_logic;
SIGNAL \FD|RAM|ram~2787_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2788_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2789_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1783_q\ : std_logic;
SIGNAL \FD|RAM|ram~1911_q\ : std_logic;
SIGNAL \FD|RAM|ram~1655_q\ : std_logic;
SIGNAL \FD|RAM|ram~2790_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2039_q\ : std_logic;
SIGNAL \FD|RAM|ram~2791_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1879_q\ : std_logic;
SIGNAL \FD|RAM|ram~1751_q\ : std_logic;
SIGNAL \FD|RAM|ram~1623_q\ : std_logic;
SIGNAL \FD|RAM|ram~2792_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2007_q\ : std_logic;
SIGNAL \FD|RAM|ram~2793_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1719_q\ : std_logic;
SIGNAL \FD|RAM|ram~1847_q\ : std_logic;
SIGNAL \FD|RAM|ram~1591_q\ : std_logic;
SIGNAL \FD|RAM|ram~2794_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1975_q\ : std_logic;
SIGNAL \FD|RAM|ram~2795_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2796_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1943_q\ : std_logic;
SIGNAL \FD|RAM|ram~1815_q\ : std_logic;
SIGNAL \FD|RAM|ram~1687_q\ : std_logic;
SIGNAL \FD|RAM|ram~2797_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2071_q\ : std_logic;
SIGNAL \FD|RAM|ram~2798_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2799_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2800_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~53_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1122_combout\ : std_logic;
SIGNAL \FD|BR|saidaB[15]~31_combout\ : std_logic;
SIGNAL \FD|RAM|ram~726_q\ : std_logic;
SIGNAL \FD|RAM|ram~854_q\ : std_logic;
SIGNAL \FD|RAM|ram~598_q\ : std_logic;
SIGNAL \FD|RAM|ram~2717_combout\ : std_logic;
SIGNAL \FD|RAM|ram~982_q\ : std_logic;
SIGNAL \FD|RAM|ram~2718_combout\ : std_logic;
SIGNAL \FD|RAM|ram~886_q\ : std_logic;
SIGNAL \FD|RAM|ram~758_q\ : std_logic;
SIGNAL \FD|RAM|ram~630_q\ : std_logic;
SIGNAL \FD|RAM|ram~2719_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1014_q\ : std_logic;
SIGNAL \FD|RAM|ram~2720_combout\ : std_logic;
SIGNAL \FD|RAM|ram~822_q\ : std_logic;
SIGNAL \FD|RAM|ram~694_q\ : std_logic;
SIGNAL \FD|RAM|ram~566_q\ : std_logic;
SIGNAL \FD|RAM|ram~2721_combout\ : std_logic;
SIGNAL \FD|RAM|ram~950_q\ : std_logic;
SIGNAL \FD|RAM|ram~2722_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2723_combout\ : std_logic;
SIGNAL \FD|RAM|ram~790_q\ : std_logic;
SIGNAL \FD|RAM|ram~918_q\ : std_logic;
SIGNAL \FD|RAM|ram~662_q\ : std_logic;
SIGNAL \FD|RAM|ram~2724_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1046_q\ : std_logic;
SIGNAL \FD|RAM|ram~2725_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2726_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1398_q\ : std_logic;
SIGNAL \FD|RAM|ram~1366_q\ : std_logic;
SIGNAL \FD|RAM|ram~1334_q\ : std_logic;
SIGNAL \FD|RAM|ram~2727_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1430_q\ : std_logic;
SIGNAL \FD|RAM|ram~2728_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1238_q\ : std_logic;
SIGNAL \FD|RAM|ram~1270_q\ : std_logic;
SIGNAL \FD|RAM|ram~1206_q\ : std_logic;
SIGNAL \FD|RAM|ram~2729_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1302_q\ : std_logic;
SIGNAL \FD|RAM|ram~2730_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1142_q\ : std_logic;
SIGNAL \FD|RAM|ram~1110_q\ : std_logic;
SIGNAL \FD|RAM|ram~1078_q\ : std_logic;
SIGNAL \FD|RAM|ram~2731_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1174_q\ : std_logic;
SIGNAL \FD|RAM|ram~2732_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2733_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1494_q\ : std_logic;
SIGNAL \FD|RAM|ram~1526_q\ : std_logic;
SIGNAL \FD|RAM|ram~1462_q\ : std_logic;
SIGNAL \FD|RAM|ram~2734_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1558_q\ : std_logic;
SIGNAL \FD|RAM|ram~2735_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2736_combout\ : std_logic;
SIGNAL \FD|RAM|ram~246_q\ : std_logic;
SIGNAL \FD|RAM|ram~214_q\ : std_logic;
SIGNAL \FD|RAM|ram~182_q\ : std_logic;
SIGNAL \FD|RAM|ram~2737_combout\ : std_logic;
SIGNAL \FD|RAM|ram~278_q\ : std_logic;
SIGNAL \FD|RAM|ram~2738_combout\ : std_logic;
SIGNAL \FD|RAM|ram~342_q\ : std_logic;
SIGNAL \FD|RAM|ram~374_q\ : std_logic;
SIGNAL \FD|RAM|ram~310_q\ : std_logic;
SIGNAL \FD|RAM|ram~2739_combout\ : std_logic;
SIGNAL \FD|RAM|ram~406_q\ : std_logic;
SIGNAL \FD|RAM|ram~2740_combout\ : std_logic;
SIGNAL \FD|RAM|ram~86_q\ : std_logic;
SIGNAL \FD|RAM|ram~118_q\ : std_logic;
SIGNAL \FD|RAM|ram~54_q\ : std_logic;
SIGNAL \FD|RAM|ram~2741_combout\ : std_logic;
SIGNAL \FD|RAM|ram~150_q\ : std_logic;
SIGNAL \FD|RAM|ram~2742_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2743_combout\ : std_logic;
SIGNAL \FD|RAM|ram~502_q\ : std_logic;
SIGNAL \FD|RAM|ram~470_q\ : std_logic;
SIGNAL \FD|RAM|ram~438_q\ : std_logic;
SIGNAL \FD|RAM|ram~2744_combout\ : std_logic;
SIGNAL \FD|RAM|ram~534_q\ : std_logic;
SIGNAL \FD|RAM|ram~2745_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2746_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2747_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1782_q\ : std_logic;
SIGNAL \FD|RAM|ram~1910_q\ : std_logic;
SIGNAL \FD|RAM|ram~1654_q\ : std_logic;
SIGNAL \FD|RAM|ram~2748_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2038_q\ : std_logic;
SIGNAL \FD|RAM|ram~2749_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1878_q\ : std_logic;
SIGNAL \FD|RAM|ram~1750_q\ : std_logic;
SIGNAL \FD|RAM|ram~1622_q\ : std_logic;
SIGNAL \FD|RAM|ram~2750_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2006_q\ : std_logic;
SIGNAL \FD|RAM|ram~2751_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1718_q\ : std_logic;
SIGNAL \FD|RAM|ram~1846_q\ : std_logic;
SIGNAL \FD|RAM|ram~1590_q\ : std_logic;
SIGNAL \FD|RAM|ram~2752_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1974_q\ : std_logic;
SIGNAL \FD|RAM|ram~2753_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2754_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1942_q\ : std_logic;
SIGNAL \FD|RAM|ram~1814_q\ : std_logic;
SIGNAL \FD|RAM|ram~1686_q\ : std_logic;
SIGNAL \FD|RAM|ram~2755_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2070_q\ : std_logic;
SIGNAL \FD|RAM|ram~2756_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2757_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2758_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~308_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~404_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~340_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1118_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~372_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1119_combout\ : std_logic;
SIGNAL \FD|BR|saidaB[14]~30_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1397_q\ : std_logic;
SIGNAL \FD|RAM|ram~1365_q\ : std_logic;
SIGNAL \FD|RAM|ram~1333_q\ : std_logic;
SIGNAL \FD|RAM|ram~2675_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1429_q\ : std_logic;
SIGNAL \FD|RAM|ram~2676_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1237_q\ : std_logic;
SIGNAL \FD|RAM|ram~1269_q\ : std_logic;
SIGNAL \FD|RAM|ram~1205_q\ : std_logic;
SIGNAL \FD|RAM|ram~2677_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1301_q\ : std_logic;
SIGNAL \FD|RAM|ram~2678_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1141_q\ : std_logic;
SIGNAL \FD|RAM|ram~1109_q\ : std_logic;
SIGNAL \FD|RAM|ram~1077_q\ : std_logic;
SIGNAL \FD|RAM|ram~2679_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1173_q\ : std_logic;
SIGNAL \FD|RAM|ram~2680_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2681_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1493_q\ : std_logic;
SIGNAL \FD|RAM|ram~1525_q\ : std_logic;
SIGNAL \FD|RAM|ram~1461_q\ : std_logic;
SIGNAL \FD|RAM|ram~2682_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1557_q\ : std_logic;
SIGNAL \FD|RAM|ram~2683_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2684_combout\ : std_logic;
SIGNAL \FD|RAM|ram~725_q\ : std_logic;
SIGNAL \FD|RAM|ram~853_q\ : std_logic;
SIGNAL \FD|RAM|ram~597_q\ : std_logic;
SIGNAL \FD|RAM|ram~2685_combout\ : std_logic;
SIGNAL \FD|RAM|ram~981_q\ : std_logic;
SIGNAL \FD|RAM|ram~2686_combout\ : std_logic;
SIGNAL \FD|RAM|ram~885_q\ : std_logic;
SIGNAL \FD|RAM|ram~757_q\ : std_logic;
SIGNAL \FD|RAM|ram~629_q\ : std_logic;
SIGNAL \FD|RAM|ram~2687_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1013_q\ : std_logic;
SIGNAL \FD|RAM|ram~2688_combout\ : std_logic;
SIGNAL \FD|RAM|ram~821_q\ : std_logic;
SIGNAL \FD|RAM|ram~693_q\ : std_logic;
SIGNAL \FD|RAM|ram~565_q\ : std_logic;
SIGNAL \FD|RAM|ram~2689_combout\ : std_logic;
SIGNAL \FD|RAM|ram~949_q\ : std_logic;
SIGNAL \FD|RAM|ram~2690_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2691_combout\ : std_logic;
SIGNAL \FD|RAM|ram~789_q\ : std_logic;
SIGNAL \FD|RAM|ram~917_q\ : std_logic;
SIGNAL \FD|RAM|ram~661_q\ : std_logic;
SIGNAL \FD|RAM|ram~2692_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1045_q\ : std_logic;
SIGNAL \FD|RAM|ram~2693_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2694_combout\ : std_logic;
SIGNAL \FD|RAM|ram~245_q\ : std_logic;
SIGNAL \FD|RAM|ram~213_q\ : std_logic;
SIGNAL \FD|RAM|ram~181_q\ : std_logic;
SIGNAL \FD|RAM|ram~2695_combout\ : std_logic;
SIGNAL \FD|RAM|ram~277_q\ : std_logic;
SIGNAL \FD|RAM|ram~2696_combout\ : std_logic;
SIGNAL \FD|RAM|ram~341_q\ : std_logic;
SIGNAL \FD|RAM|ram~373_q\ : std_logic;
SIGNAL \FD|RAM|ram~309_q\ : std_logic;
SIGNAL \FD|RAM|ram~2697_combout\ : std_logic;
SIGNAL \FD|RAM|ram~405_q\ : std_logic;
SIGNAL \FD|RAM|ram~2698_combout\ : std_logic;
SIGNAL \FD|RAM|ram~85_q\ : std_logic;
SIGNAL \FD|RAM|ram~117_q\ : std_logic;
SIGNAL \FD|RAM|ram~53_q\ : std_logic;
SIGNAL \FD|RAM|ram~2699_combout\ : std_logic;
SIGNAL \FD|RAM|ram~149_q\ : std_logic;
SIGNAL \FD|RAM|ram~2700_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2701_combout\ : std_logic;
SIGNAL \FD|RAM|ram~501_q\ : std_logic;
SIGNAL \FD|RAM|ram~469_q\ : std_logic;
SIGNAL \FD|RAM|ram~437_q\ : std_logic;
SIGNAL \FD|RAM|ram~2702_combout\ : std_logic;
SIGNAL \FD|RAM|ram~533_q\ : std_logic;
SIGNAL \FD|RAM|ram~2703_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2704_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2705_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1781_q\ : std_logic;
SIGNAL \FD|RAM|ram~1909_q\ : std_logic;
SIGNAL \FD|RAM|ram~1653_q\ : std_logic;
SIGNAL \FD|RAM|ram~2706_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2037_q\ : std_logic;
SIGNAL \FD|RAM|ram~2707_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1877_q\ : std_logic;
SIGNAL \FD|RAM|ram~1749_q\ : std_logic;
SIGNAL \FD|RAM|ram~1621_q\ : std_logic;
SIGNAL \FD|RAM|ram~2708_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2005_q\ : std_logic;
SIGNAL \FD|RAM|ram~2709_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1717_q\ : std_logic;
SIGNAL \FD|RAM|ram~1845_q\ : std_logic;
SIGNAL \FD|RAM|ram~1589_q\ : std_logic;
SIGNAL \FD|RAM|ram~2710_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1973_q\ : std_logic;
SIGNAL \FD|RAM|ram~2711_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2712_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1941_q\ : std_logic;
SIGNAL \FD|RAM|ram~1813_q\ : std_logic;
SIGNAL \FD|RAM|ram~1685_q\ : std_logic;
SIGNAL \FD|RAM|ram~2713_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2069_q\ : std_logic;
SIGNAL \FD|RAM|ram~2714_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2715_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2716_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~51_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1116_combout\ : std_logic;
SIGNAL \FD|BR|saidaB[13]~29_combout\ : std_logic;
SIGNAL \FD|RAM|ram~724_q\ : std_logic;
SIGNAL \FD|RAM|ram~852_q\ : std_logic;
SIGNAL \FD|RAM|ram~596_q\ : std_logic;
SIGNAL \FD|RAM|ram~2633_combout\ : std_logic;
SIGNAL \FD|RAM|ram~980_q\ : std_logic;
SIGNAL \FD|RAM|ram~2634_combout\ : std_logic;
SIGNAL \FD|RAM|ram~884_q\ : std_logic;
SIGNAL \FD|RAM|ram~756_q\ : std_logic;
SIGNAL \FD|RAM|ram~628_q\ : std_logic;
SIGNAL \FD|RAM|ram~2635_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1012_q\ : std_logic;
SIGNAL \FD|RAM|ram~2636_combout\ : std_logic;
SIGNAL \FD|RAM|ram~820_q\ : std_logic;
SIGNAL \FD|RAM|ram~692_q\ : std_logic;
SIGNAL \FD|RAM|ram~564_q\ : std_logic;
SIGNAL \FD|RAM|ram~2637_combout\ : std_logic;
SIGNAL \FD|RAM|ram~948_q\ : std_logic;
SIGNAL \FD|RAM|ram~2638_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2639_combout\ : std_logic;
SIGNAL \FD|RAM|ram~788_q\ : std_logic;
SIGNAL \FD|RAM|ram~916_q\ : std_logic;
SIGNAL \FD|RAM|ram~660_q\ : std_logic;
SIGNAL \FD|RAM|ram~2640_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1044_q\ : std_logic;
SIGNAL \FD|RAM|ram~2641_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2642_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1396_q\ : std_logic;
SIGNAL \FD|RAM|ram~1364_q\ : std_logic;
SIGNAL \FD|RAM|ram~1332_q\ : std_logic;
SIGNAL \FD|RAM|ram~2643_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1428_q\ : std_logic;
SIGNAL \FD|RAM|ram~2644_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1236_q\ : std_logic;
SIGNAL \FD|RAM|ram~1268_q\ : std_logic;
SIGNAL \FD|RAM|ram~1204_q\ : std_logic;
SIGNAL \FD|RAM|ram~2645_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1300_q\ : std_logic;
SIGNAL \FD|RAM|ram~2646_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1140_q\ : std_logic;
SIGNAL \FD|RAM|ram~1108_q\ : std_logic;
SIGNAL \FD|RAM|ram~1076_q\ : std_logic;
SIGNAL \FD|RAM|ram~2647_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1172_q\ : std_logic;
SIGNAL \FD|RAM|ram~2648_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2649_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1492_q\ : std_logic;
SIGNAL \FD|RAM|ram~1524_q\ : std_logic;
SIGNAL \FD|RAM|ram~1460_q\ : std_logic;
SIGNAL \FD|RAM|ram~2650_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1556_q\ : std_logic;
SIGNAL \FD|RAM|ram~2651_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2652_combout\ : std_logic;
SIGNAL \FD|RAM|ram~244_q\ : std_logic;
SIGNAL \FD|RAM|ram~212_q\ : std_logic;
SIGNAL \FD|RAM|ram~180_q\ : std_logic;
SIGNAL \FD|RAM|ram~2653_combout\ : std_logic;
SIGNAL \FD|RAM|ram~276_q\ : std_logic;
SIGNAL \FD|RAM|ram~2654_combout\ : std_logic;
SIGNAL \FD|RAM|ram~340_q\ : std_logic;
SIGNAL \FD|RAM|ram~372_q\ : std_logic;
SIGNAL \FD|RAM|ram~308_q\ : std_logic;
SIGNAL \FD|RAM|ram~2655_combout\ : std_logic;
SIGNAL \FD|RAM|ram~404_q\ : std_logic;
SIGNAL \FD|RAM|ram~2656_combout\ : std_logic;
SIGNAL \FD|RAM|ram~84_q\ : std_logic;
SIGNAL \FD|RAM|ram~116_q\ : std_logic;
SIGNAL \FD|RAM|ram~52_q\ : std_logic;
SIGNAL \FD|RAM|ram~2657_combout\ : std_logic;
SIGNAL \FD|RAM|ram~148_q\ : std_logic;
SIGNAL \FD|RAM|ram~2658_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2659_combout\ : std_logic;
SIGNAL \FD|RAM|ram~500_q\ : std_logic;
SIGNAL \FD|RAM|ram~468_q\ : std_logic;
SIGNAL \FD|RAM|ram~436_q\ : std_logic;
SIGNAL \FD|RAM|ram~2660_combout\ : std_logic;
SIGNAL \FD|RAM|ram~532_q\ : std_logic;
SIGNAL \FD|RAM|ram~2661_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2662_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2663_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1780_q\ : std_logic;
SIGNAL \FD|RAM|ram~1908_q\ : std_logic;
SIGNAL \FD|RAM|ram~1652_q\ : std_logic;
SIGNAL \FD|RAM|ram~2664_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2036_q\ : std_logic;
SIGNAL \FD|RAM|ram~2665_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1876_q\ : std_logic;
SIGNAL \FD|RAM|ram~1748_q\ : std_logic;
SIGNAL \FD|RAM|ram~1620_q\ : std_logic;
SIGNAL \FD|RAM|ram~2666_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2004_q\ : std_logic;
SIGNAL \FD|RAM|ram~2667_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1716_q\ : std_logic;
SIGNAL \FD|RAM|ram~1844_q\ : std_logic;
SIGNAL \FD|RAM|ram~1588_q\ : std_logic;
SIGNAL \FD|RAM|ram~2668_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1972_q\ : std_logic;
SIGNAL \FD|RAM|ram~2669_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2670_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1940_q\ : std_logic;
SIGNAL \FD|RAM|ram~1812_q\ : std_logic;
SIGNAL \FD|RAM|ram~1684_q\ : std_logic;
SIGNAL \FD|RAM|ram~2671_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2068_q\ : std_logic;
SIGNAL \FD|RAM|ram~2672_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2673_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2674_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~50_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1113_combout\ : std_logic;
SIGNAL \FD|BR|saidaB[12]~28_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1395_q\ : std_logic;
SIGNAL \FD|RAM|ram~1363_q\ : std_logic;
SIGNAL \FD|RAM|ram~1331_q\ : std_logic;
SIGNAL \FD|RAM|ram~2591_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1427_q\ : std_logic;
SIGNAL \FD|RAM|ram~2592_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1235_q\ : std_logic;
SIGNAL \FD|RAM|ram~1267_q\ : std_logic;
SIGNAL \FD|RAM|ram~1203_q\ : std_logic;
SIGNAL \FD|RAM|ram~2593_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1299_q\ : std_logic;
SIGNAL \FD|RAM|ram~2594_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1139_q\ : std_logic;
SIGNAL \FD|RAM|ram~1107_q\ : std_logic;
SIGNAL \FD|RAM|ram~1075_q\ : std_logic;
SIGNAL \FD|RAM|ram~2595_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1171_q\ : std_logic;
SIGNAL \FD|RAM|ram~2596_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2597_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1491_q\ : std_logic;
SIGNAL \FD|RAM|ram~1523_q\ : std_logic;
SIGNAL \FD|RAM|ram~1459_q\ : std_logic;
SIGNAL \FD|RAM|ram~2598_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1555_q\ : std_logic;
SIGNAL \FD|RAM|ram~2599_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2600_combout\ : std_logic;
SIGNAL \FD|RAM|ram~723_q\ : std_logic;
SIGNAL \FD|RAM|ram~851_q\ : std_logic;
SIGNAL \FD|RAM|ram~595_q\ : std_logic;
SIGNAL \FD|RAM|ram~2601_combout\ : std_logic;
SIGNAL \FD|RAM|ram~979_q\ : std_logic;
SIGNAL \FD|RAM|ram~2602_combout\ : std_logic;
SIGNAL \FD|RAM|ram~883_q\ : std_logic;
SIGNAL \FD|RAM|ram~755_q\ : std_logic;
SIGNAL \FD|RAM|ram~627_q\ : std_logic;
SIGNAL \FD|RAM|ram~2603_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1011_q\ : std_logic;
SIGNAL \FD|RAM|ram~2604_combout\ : std_logic;
SIGNAL \FD|RAM|ram~819_q\ : std_logic;
SIGNAL \FD|RAM|ram~691_q\ : std_logic;
SIGNAL \FD|RAM|ram~563_q\ : std_logic;
SIGNAL \FD|RAM|ram~2605_combout\ : std_logic;
SIGNAL \FD|RAM|ram~947_q\ : std_logic;
SIGNAL \FD|RAM|ram~2606_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2607_combout\ : std_logic;
SIGNAL \FD|RAM|ram~787_q\ : std_logic;
SIGNAL \FD|RAM|ram~915_q\ : std_logic;
SIGNAL \FD|RAM|ram~659_q\ : std_logic;
SIGNAL \FD|RAM|ram~2608_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1043_q\ : std_logic;
SIGNAL \FD|RAM|ram~2609_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2610_combout\ : std_logic;
SIGNAL \FD|RAM|ram~243_q\ : std_logic;
SIGNAL \FD|RAM|ram~211_q\ : std_logic;
SIGNAL \FD|RAM|ram~179_q\ : std_logic;
SIGNAL \FD|RAM|ram~2611_combout\ : std_logic;
SIGNAL \FD|RAM|ram~275_q\ : std_logic;
SIGNAL \FD|RAM|ram~2612_combout\ : std_logic;
SIGNAL \FD|RAM|ram~339_q\ : std_logic;
SIGNAL \FD|RAM|ram~371_q\ : std_logic;
SIGNAL \FD|RAM|ram~307_q\ : std_logic;
SIGNAL \FD|RAM|ram~2613_combout\ : std_logic;
SIGNAL \FD|RAM|ram~403_q\ : std_logic;
SIGNAL \FD|RAM|ram~2614_combout\ : std_logic;
SIGNAL \FD|RAM|ram~83_q\ : std_logic;
SIGNAL \FD|RAM|ram~115_q\ : std_logic;
SIGNAL \FD|RAM|ram~51_q\ : std_logic;
SIGNAL \FD|RAM|ram~2615_combout\ : std_logic;
SIGNAL \FD|RAM|ram~147_q\ : std_logic;
SIGNAL \FD|RAM|ram~2616_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2617_combout\ : std_logic;
SIGNAL \FD|RAM|ram~499_q\ : std_logic;
SIGNAL \FD|RAM|ram~467_q\ : std_logic;
SIGNAL \FD|RAM|ram~435_q\ : std_logic;
SIGNAL \FD|RAM|ram~2618_combout\ : std_logic;
SIGNAL \FD|RAM|ram~531_q\ : std_logic;
SIGNAL \FD|RAM|ram~2619_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2620_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2621_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1779_q\ : std_logic;
SIGNAL \FD|RAM|ram~1907_q\ : std_logic;
SIGNAL \FD|RAM|ram~1651_q\ : std_logic;
SIGNAL \FD|RAM|ram~2622_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2035_q\ : std_logic;
SIGNAL \FD|RAM|ram~2623_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1875_q\ : std_logic;
SIGNAL \FD|RAM|ram~1747_q\ : std_logic;
SIGNAL \FD|RAM|ram~1619_q\ : std_logic;
SIGNAL \FD|RAM|ram~2624_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2003_q\ : std_logic;
SIGNAL \FD|RAM|ram~2625_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1715_q\ : std_logic;
SIGNAL \FD|RAM|ram~1843_q\ : std_logic;
SIGNAL \FD|RAM|ram~1587_q\ : std_logic;
SIGNAL \FD|RAM|ram~2626_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1971_q\ : std_logic;
SIGNAL \FD|RAM|ram~2627_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2628_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1939_q\ : std_logic;
SIGNAL \FD|RAM|ram~1811_q\ : std_logic;
SIGNAL \FD|RAM|ram~1683_q\ : std_logic;
SIGNAL \FD|RAM|ram~2629_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2067_q\ : std_logic;
SIGNAL \FD|RAM|ram~2630_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2631_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2632_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~49_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1110_combout\ : std_logic;
SIGNAL \FD|BR|saidaB[11]~27_combout\ : std_logic;
SIGNAL \FD|RAM|ram~722_q\ : std_logic;
SIGNAL \FD|RAM|ram~850_q\ : std_logic;
SIGNAL \FD|RAM|ram~594_q\ : std_logic;
SIGNAL \FD|RAM|ram~2549_combout\ : std_logic;
SIGNAL \FD|RAM|ram~978_q\ : std_logic;
SIGNAL \FD|RAM|ram~2550_combout\ : std_logic;
SIGNAL \FD|RAM|ram~882_q\ : std_logic;
SIGNAL \FD|RAM|ram~754_q\ : std_logic;
SIGNAL \FD|RAM|ram~626_q\ : std_logic;
SIGNAL \FD|RAM|ram~2551_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1010_q\ : std_logic;
SIGNAL \FD|RAM|ram~2552_combout\ : std_logic;
SIGNAL \FD|RAM|ram~818_q\ : std_logic;
SIGNAL \FD|RAM|ram~690_q\ : std_logic;
SIGNAL \FD|RAM|ram~562_q\ : std_logic;
SIGNAL \FD|RAM|ram~2553_combout\ : std_logic;
SIGNAL \FD|RAM|ram~946_q\ : std_logic;
SIGNAL \FD|RAM|ram~2554_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2555_combout\ : std_logic;
SIGNAL \FD|RAM|ram~786_q\ : std_logic;
SIGNAL \FD|RAM|ram~914_q\ : std_logic;
SIGNAL \FD|RAM|ram~658_q\ : std_logic;
SIGNAL \FD|RAM|ram~2556_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1042_q\ : std_logic;
SIGNAL \FD|RAM|ram~2557_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2558_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1394_q\ : std_logic;
SIGNAL \FD|RAM|ram~1362_q\ : std_logic;
SIGNAL \FD|RAM|ram~1330_q\ : std_logic;
SIGNAL \FD|RAM|ram~2559_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1426_q\ : std_logic;
SIGNAL \FD|RAM|ram~2560_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1234_q\ : std_logic;
SIGNAL \FD|RAM|ram~1266_q\ : std_logic;
SIGNAL \FD|RAM|ram~1202_q\ : std_logic;
SIGNAL \FD|RAM|ram~2561_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1298_q\ : std_logic;
SIGNAL \FD|RAM|ram~2562_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1138_q\ : std_logic;
SIGNAL \FD|RAM|ram~1106_q\ : std_logic;
SIGNAL \FD|RAM|ram~1074_q\ : std_logic;
SIGNAL \FD|RAM|ram~2563_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1170_q\ : std_logic;
SIGNAL \FD|RAM|ram~2564_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2565_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1490_q\ : std_logic;
SIGNAL \FD|RAM|ram~1522_q\ : std_logic;
SIGNAL \FD|RAM|ram~1458_q\ : std_logic;
SIGNAL \FD|RAM|ram~2566_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1554_q\ : std_logic;
SIGNAL \FD|RAM|ram~2567_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2568_combout\ : std_logic;
SIGNAL \FD|RAM|ram~242_q\ : std_logic;
SIGNAL \FD|RAM|ram~210_q\ : std_logic;
SIGNAL \FD|RAM|ram~178_q\ : std_logic;
SIGNAL \FD|RAM|ram~2569_combout\ : std_logic;
SIGNAL \FD|RAM|ram~274_q\ : std_logic;
SIGNAL \FD|RAM|ram~2570_combout\ : std_logic;
SIGNAL \FD|RAM|ram~338_q\ : std_logic;
SIGNAL \FD|RAM|ram~370_q\ : std_logic;
SIGNAL \FD|RAM|ram~306_q\ : std_logic;
SIGNAL \FD|RAM|ram~2571_combout\ : std_logic;
SIGNAL \FD|RAM|ram~402_q\ : std_logic;
SIGNAL \FD|RAM|ram~2572_combout\ : std_logic;
SIGNAL \FD|RAM|ram~82_q\ : std_logic;
SIGNAL \FD|RAM|ram~114_q\ : std_logic;
SIGNAL \FD|RAM|ram~50_q\ : std_logic;
SIGNAL \FD|RAM|ram~2573_combout\ : std_logic;
SIGNAL \FD|RAM|ram~146_q\ : std_logic;
SIGNAL \FD|RAM|ram~2574_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2575_combout\ : std_logic;
SIGNAL \FD|RAM|ram~498_q\ : std_logic;
SIGNAL \FD|RAM|ram~466_q\ : std_logic;
SIGNAL \FD|RAM|ram~434_q\ : std_logic;
SIGNAL \FD|RAM|ram~2576_combout\ : std_logic;
SIGNAL \FD|RAM|ram~530_q\ : std_logic;
SIGNAL \FD|RAM|ram~2577_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2578_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2579_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1778_q\ : std_logic;
SIGNAL \FD|RAM|ram~1906_q\ : std_logic;
SIGNAL \FD|RAM|ram~1650_q\ : std_logic;
SIGNAL \FD|RAM|ram~2580_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2034_q\ : std_logic;
SIGNAL \FD|RAM|ram~2581_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1874_q\ : std_logic;
SIGNAL \FD|RAM|ram~1746_q\ : std_logic;
SIGNAL \FD|RAM|ram~1618_q\ : std_logic;
SIGNAL \FD|RAM|ram~2582_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2002_q\ : std_logic;
SIGNAL \FD|RAM|ram~2583_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1714_q\ : std_logic;
SIGNAL \FD|RAM|ram~1842_q\ : std_logic;
SIGNAL \FD|RAM|ram~1586_q\ : std_logic;
SIGNAL \FD|RAM|ram~2584_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1970_q\ : std_logic;
SIGNAL \FD|RAM|ram~2585_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2586_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1938_q\ : std_logic;
SIGNAL \FD|RAM|ram~1810_q\ : std_logic;
SIGNAL \FD|RAM|ram~1682_q\ : std_logic;
SIGNAL \FD|RAM|ram~2587_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2066_q\ : std_logic;
SIGNAL \FD|RAM|ram~2588_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2589_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2590_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~48_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1107_combout\ : std_logic;
SIGNAL \FD|BR|saidaB[10]~26_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1393_q\ : std_logic;
SIGNAL \FD|RAM|ram~1361_q\ : std_logic;
SIGNAL \FD|RAM|ram~1329_q\ : std_logic;
SIGNAL \FD|RAM|ram~2507_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1425_q\ : std_logic;
SIGNAL \FD|RAM|ram~2508_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1233_q\ : std_logic;
SIGNAL \FD|RAM|ram~1265_q\ : std_logic;
SIGNAL \FD|RAM|ram~1201_q\ : std_logic;
SIGNAL \FD|RAM|ram~2509_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1297_q\ : std_logic;
SIGNAL \FD|RAM|ram~2510_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1137_q\ : std_logic;
SIGNAL \FD|RAM|ram~1105_q\ : std_logic;
SIGNAL \FD|RAM|ram~1073_q\ : std_logic;
SIGNAL \FD|RAM|ram~2511_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1169_q\ : std_logic;
SIGNAL \FD|RAM|ram~2512_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2513_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1489_q\ : std_logic;
SIGNAL \FD|RAM|ram~1521_q\ : std_logic;
SIGNAL \FD|RAM|ram~1457_q\ : std_logic;
SIGNAL \FD|RAM|ram~2514_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1553_q\ : std_logic;
SIGNAL \FD|RAM|ram~2515_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2516_combout\ : std_logic;
SIGNAL \FD|RAM|ram~721_q\ : std_logic;
SIGNAL \FD|RAM|ram~849_q\ : std_logic;
SIGNAL \FD|RAM|ram~593_q\ : std_logic;
SIGNAL \FD|RAM|ram~2517_combout\ : std_logic;
SIGNAL \FD|RAM|ram~977_q\ : std_logic;
SIGNAL \FD|RAM|ram~2518_combout\ : std_logic;
SIGNAL \FD|RAM|ram~881_q\ : std_logic;
SIGNAL \FD|RAM|ram~753_q\ : std_logic;
SIGNAL \FD|RAM|ram~625_q\ : std_logic;
SIGNAL \FD|RAM|ram~2519_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1009_q\ : std_logic;
SIGNAL \FD|RAM|ram~2520_combout\ : std_logic;
SIGNAL \FD|RAM|ram~817_q\ : std_logic;
SIGNAL \FD|RAM|ram~689_q\ : std_logic;
SIGNAL \FD|RAM|ram~561_q\ : std_logic;
SIGNAL \FD|RAM|ram~2521_combout\ : std_logic;
SIGNAL \FD|RAM|ram~945_q\ : std_logic;
SIGNAL \FD|RAM|ram~2522_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2523_combout\ : std_logic;
SIGNAL \FD|RAM|ram~785_q\ : std_logic;
SIGNAL \FD|RAM|ram~913_q\ : std_logic;
SIGNAL \FD|RAM|ram~657_q\ : std_logic;
SIGNAL \FD|RAM|ram~2524_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1041_q\ : std_logic;
SIGNAL \FD|RAM|ram~2525_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2526_combout\ : std_logic;
SIGNAL \FD|RAM|ram~241_q\ : std_logic;
SIGNAL \FD|RAM|ram~209_q\ : std_logic;
SIGNAL \FD|RAM|ram~177_q\ : std_logic;
SIGNAL \FD|RAM|ram~2527_combout\ : std_logic;
SIGNAL \FD|RAM|ram~273_q\ : std_logic;
SIGNAL \FD|RAM|ram~2528_combout\ : std_logic;
SIGNAL \FD|RAM|ram~337_q\ : std_logic;
SIGNAL \FD|RAM|ram~369_q\ : std_logic;
SIGNAL \FD|RAM|ram~305_q\ : std_logic;
SIGNAL \FD|RAM|ram~2529_combout\ : std_logic;
SIGNAL \FD|RAM|ram~401_q\ : std_logic;
SIGNAL \FD|RAM|ram~2530_combout\ : std_logic;
SIGNAL \FD|RAM|ram~81_q\ : std_logic;
SIGNAL \FD|RAM|ram~113_q\ : std_logic;
SIGNAL \FD|RAM|ram~49_q\ : std_logic;
SIGNAL \FD|RAM|ram~2531_combout\ : std_logic;
SIGNAL \FD|RAM|ram~145_q\ : std_logic;
SIGNAL \FD|RAM|ram~2532_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2533_combout\ : std_logic;
SIGNAL \FD|RAM|ram~497_q\ : std_logic;
SIGNAL \FD|RAM|ram~465_q\ : std_logic;
SIGNAL \FD|RAM|ram~433_q\ : std_logic;
SIGNAL \FD|RAM|ram~2534_combout\ : std_logic;
SIGNAL \FD|RAM|ram~529_q\ : std_logic;
SIGNAL \FD|RAM|ram~2535_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2536_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2537_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1777_q\ : std_logic;
SIGNAL \FD|RAM|ram~1905_q\ : std_logic;
SIGNAL \FD|RAM|ram~1649_q\ : std_logic;
SIGNAL \FD|RAM|ram~2538_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2033_q\ : std_logic;
SIGNAL \FD|RAM|ram~2539_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1873_q\ : std_logic;
SIGNAL \FD|RAM|ram~1745_q\ : std_logic;
SIGNAL \FD|RAM|ram~1617_q\ : std_logic;
SIGNAL \FD|RAM|ram~2540_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2001_q\ : std_logic;
SIGNAL \FD|RAM|ram~2541_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1713_q\ : std_logic;
SIGNAL \FD|RAM|ram~1841_q\ : std_logic;
SIGNAL \FD|RAM|ram~1585_q\ : std_logic;
SIGNAL \FD|RAM|ram~2542_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1969_q\ : std_logic;
SIGNAL \FD|RAM|ram~2543_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2544_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1937_q\ : std_logic;
SIGNAL \FD|RAM|ram~1809_q\ : std_logic;
SIGNAL \FD|RAM|ram~1681_q\ : std_logic;
SIGNAL \FD|RAM|ram~2545_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2065_q\ : std_logic;
SIGNAL \FD|RAM|ram~2546_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2547_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2548_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~47_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1104_combout\ : std_logic;
SIGNAL \FD|BR|saidaB[9]~25_combout\ : std_logic;
SIGNAL \FD|RAM|ram~720_q\ : std_logic;
SIGNAL \FD|RAM|ram~848_q\ : std_logic;
SIGNAL \FD|RAM|ram~592_q\ : std_logic;
SIGNAL \FD|RAM|ram~2465_combout\ : std_logic;
SIGNAL \FD|RAM|ram~976_q\ : std_logic;
SIGNAL \FD|RAM|ram~2466_combout\ : std_logic;
SIGNAL \FD|RAM|ram~880_q\ : std_logic;
SIGNAL \FD|RAM|ram~752_q\ : std_logic;
SIGNAL \FD|RAM|ram~624_q\ : std_logic;
SIGNAL \FD|RAM|ram~2467_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1008_q\ : std_logic;
SIGNAL \FD|RAM|ram~2468_combout\ : std_logic;
SIGNAL \FD|RAM|ram~816_q\ : std_logic;
SIGNAL \FD|RAM|ram~688_q\ : std_logic;
SIGNAL \FD|RAM|ram~560_q\ : std_logic;
SIGNAL \FD|RAM|ram~2469_combout\ : std_logic;
SIGNAL \FD|RAM|ram~944_q\ : std_logic;
SIGNAL \FD|RAM|ram~2470_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2471_combout\ : std_logic;
SIGNAL \FD|RAM|ram~784_q\ : std_logic;
SIGNAL \FD|RAM|ram~912_q\ : std_logic;
SIGNAL \FD|RAM|ram~656_q\ : std_logic;
SIGNAL \FD|RAM|ram~2472_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1040_q\ : std_logic;
SIGNAL \FD|RAM|ram~2473_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2474_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1392_q\ : std_logic;
SIGNAL \FD|RAM|ram~1360_q\ : std_logic;
SIGNAL \FD|RAM|ram~1328_q\ : std_logic;
SIGNAL \FD|RAM|ram~2475_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1424_q\ : std_logic;
SIGNAL \FD|RAM|ram~2476_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1232_q\ : std_logic;
SIGNAL \FD|RAM|ram~1264_q\ : std_logic;
SIGNAL \FD|RAM|ram~1200_q\ : std_logic;
SIGNAL \FD|RAM|ram~2477_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1296_q\ : std_logic;
SIGNAL \FD|RAM|ram~2478_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1136_q\ : std_logic;
SIGNAL \FD|RAM|ram~1104_q\ : std_logic;
SIGNAL \FD|RAM|ram~1072_q\ : std_logic;
SIGNAL \FD|RAM|ram~2479_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1168_q\ : std_logic;
SIGNAL \FD|RAM|ram~2480_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2481_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1488_q\ : std_logic;
SIGNAL \FD|RAM|ram~1520_q\ : std_logic;
SIGNAL \FD|RAM|ram~1456_q\ : std_logic;
SIGNAL \FD|RAM|ram~2482_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1552_q\ : std_logic;
SIGNAL \FD|RAM|ram~2483_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2484_combout\ : std_logic;
SIGNAL \FD|RAM|ram~240_q\ : std_logic;
SIGNAL \FD|RAM|ram~208_q\ : std_logic;
SIGNAL \FD|RAM|ram~176_q\ : std_logic;
SIGNAL \FD|RAM|ram~2485_combout\ : std_logic;
SIGNAL \FD|RAM|ram~272_q\ : std_logic;
SIGNAL \FD|RAM|ram~2486_combout\ : std_logic;
SIGNAL \FD|RAM|ram~336_q\ : std_logic;
SIGNAL \FD|RAM|ram~368_q\ : std_logic;
SIGNAL \FD|RAM|ram~304_q\ : std_logic;
SIGNAL \FD|RAM|ram~2487_combout\ : std_logic;
SIGNAL \FD|RAM|ram~400_q\ : std_logic;
SIGNAL \FD|RAM|ram~2488_combout\ : std_logic;
SIGNAL \FD|RAM|ram~80_q\ : std_logic;
SIGNAL \FD|RAM|ram~112_q\ : std_logic;
SIGNAL \FD|RAM|ram~48_q\ : std_logic;
SIGNAL \FD|RAM|ram~2489_combout\ : std_logic;
SIGNAL \FD|RAM|ram~144_q\ : std_logic;
SIGNAL \FD|RAM|ram~2490_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2491_combout\ : std_logic;
SIGNAL \FD|RAM|ram~496_q\ : std_logic;
SIGNAL \FD|RAM|ram~464_q\ : std_logic;
SIGNAL \FD|RAM|ram~432_q\ : std_logic;
SIGNAL \FD|RAM|ram~2492_combout\ : std_logic;
SIGNAL \FD|RAM|ram~528_q\ : std_logic;
SIGNAL \FD|RAM|ram~2493_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2494_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2495_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1776_q\ : std_logic;
SIGNAL \FD|RAM|ram~1904_q\ : std_logic;
SIGNAL \FD|RAM|ram~1648_q\ : std_logic;
SIGNAL \FD|RAM|ram~2496_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2032_q\ : std_logic;
SIGNAL \FD|RAM|ram~2497_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1872_q\ : std_logic;
SIGNAL \FD|RAM|ram~1744_q\ : std_logic;
SIGNAL \FD|RAM|ram~1616_q\ : std_logic;
SIGNAL \FD|RAM|ram~2498_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2000_q\ : std_logic;
SIGNAL \FD|RAM|ram~2499_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1712_q\ : std_logic;
SIGNAL \FD|RAM|ram~1840_q\ : std_logic;
SIGNAL \FD|RAM|ram~1584_q\ : std_logic;
SIGNAL \FD|RAM|ram~2500_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1968_q\ : std_logic;
SIGNAL \FD|RAM|ram~2501_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2502_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1936_q\ : std_logic;
SIGNAL \FD|RAM|ram~1808_q\ : std_logic;
SIGNAL \FD|RAM|ram~1680_q\ : std_logic;
SIGNAL \FD|RAM|ram~2503_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2064_q\ : std_logic;
SIGNAL \FD|RAM|ram~2504_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2505_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2506_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~46_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1101_combout\ : std_logic;
SIGNAL \FD|BR|saidaB[8]~24_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1391_q\ : std_logic;
SIGNAL \FD|RAM|ram~1359_q\ : std_logic;
SIGNAL \FD|RAM|ram~1327_q\ : std_logic;
SIGNAL \FD|RAM|ram~2423_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1423_q\ : std_logic;
SIGNAL \FD|RAM|ram~2424_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1231_q\ : std_logic;
SIGNAL \FD|RAM|ram~1263_q\ : std_logic;
SIGNAL \FD|RAM|ram~1199_q\ : std_logic;
SIGNAL \FD|RAM|ram~2425_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1295_q\ : std_logic;
SIGNAL \FD|RAM|ram~2426_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1135_q\ : std_logic;
SIGNAL \FD|RAM|ram~1103_q\ : std_logic;
SIGNAL \FD|RAM|ram~1071_q\ : std_logic;
SIGNAL \FD|RAM|ram~2427_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1167_q\ : std_logic;
SIGNAL \FD|RAM|ram~2428_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2429_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1487_q\ : std_logic;
SIGNAL \FD|RAM|ram~1519_q\ : std_logic;
SIGNAL \FD|RAM|ram~1455_q\ : std_logic;
SIGNAL \FD|RAM|ram~2430_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1551_q\ : std_logic;
SIGNAL \FD|RAM|ram~2431_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2432_combout\ : std_logic;
SIGNAL \FD|RAM|ram~719_q\ : std_logic;
SIGNAL \FD|RAM|ram~847_q\ : std_logic;
SIGNAL \FD|RAM|ram~591_q\ : std_logic;
SIGNAL \FD|RAM|ram~2433_combout\ : std_logic;
SIGNAL \FD|RAM|ram~975_q\ : std_logic;
SIGNAL \FD|RAM|ram~2434_combout\ : std_logic;
SIGNAL \FD|RAM|ram~879_q\ : std_logic;
SIGNAL \FD|RAM|ram~751_q\ : std_logic;
SIGNAL \FD|RAM|ram~623_q\ : std_logic;
SIGNAL \FD|RAM|ram~2435_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1007_q\ : std_logic;
SIGNAL \FD|RAM|ram~2436_combout\ : std_logic;
SIGNAL \FD|RAM|ram~815_q\ : std_logic;
SIGNAL \FD|RAM|ram~687_q\ : std_logic;
SIGNAL \FD|RAM|ram~559_q\ : std_logic;
SIGNAL \FD|RAM|ram~2437_combout\ : std_logic;
SIGNAL \FD|RAM|ram~943_q\ : std_logic;
SIGNAL \FD|RAM|ram~2438_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2439_combout\ : std_logic;
SIGNAL \FD|RAM|ram~783_q\ : std_logic;
SIGNAL \FD|RAM|ram~911_q\ : std_logic;
SIGNAL \FD|RAM|ram~655_q\ : std_logic;
SIGNAL \FD|RAM|ram~2440_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1039_q\ : std_logic;
SIGNAL \FD|RAM|ram~2441_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2442_combout\ : std_logic;
SIGNAL \FD|RAM|ram~239_q\ : std_logic;
SIGNAL \FD|RAM|ram~207_q\ : std_logic;
SIGNAL \FD|RAM|ram~175_q\ : std_logic;
SIGNAL \FD|RAM|ram~2443_combout\ : std_logic;
SIGNAL \FD|RAM|ram~271_q\ : std_logic;
SIGNAL \FD|RAM|ram~2444_combout\ : std_logic;
SIGNAL \FD|RAM|ram~335_q\ : std_logic;
SIGNAL \FD|RAM|ram~367_q\ : std_logic;
SIGNAL \FD|RAM|ram~303_q\ : std_logic;
SIGNAL \FD|RAM|ram~2445_combout\ : std_logic;
SIGNAL \FD|RAM|ram~399_q\ : std_logic;
SIGNAL \FD|RAM|ram~2446_combout\ : std_logic;
SIGNAL \FD|RAM|ram~79_q\ : std_logic;
SIGNAL \FD|RAM|ram~111_q\ : std_logic;
SIGNAL \FD|RAM|ram~47_q\ : std_logic;
SIGNAL \FD|RAM|ram~2447_combout\ : std_logic;
SIGNAL \FD|RAM|ram~143_q\ : std_logic;
SIGNAL \FD|RAM|ram~2448_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2449_combout\ : std_logic;
SIGNAL \FD|RAM|ram~495_q\ : std_logic;
SIGNAL \FD|RAM|ram~463_q\ : std_logic;
SIGNAL \FD|RAM|ram~431_q\ : std_logic;
SIGNAL \FD|RAM|ram~2450_combout\ : std_logic;
SIGNAL \FD|RAM|ram~527_q\ : std_logic;
SIGNAL \FD|RAM|ram~2451_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2452_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2453_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1775_q\ : std_logic;
SIGNAL \FD|RAM|ram~1903_q\ : std_logic;
SIGNAL \FD|RAM|ram~1647_q\ : std_logic;
SIGNAL \FD|RAM|ram~2454_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2031_q\ : std_logic;
SIGNAL \FD|RAM|ram~2455_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1871_q\ : std_logic;
SIGNAL \FD|RAM|ram~1743_q\ : std_logic;
SIGNAL \FD|RAM|ram~1615_q\ : std_logic;
SIGNAL \FD|RAM|ram~2456_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1999_q\ : std_logic;
SIGNAL \FD|RAM|ram~2457_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1711_q\ : std_logic;
SIGNAL \FD|RAM|ram~1839_q\ : std_logic;
SIGNAL \FD|RAM|ram~1583_q\ : std_logic;
SIGNAL \FD|RAM|ram~2458_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1967_q\ : std_logic;
SIGNAL \FD|RAM|ram~2459_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2460_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1935_q\ : std_logic;
SIGNAL \FD|RAM|ram~1807_q\ : std_logic;
SIGNAL \FD|RAM|ram~1679_q\ : std_logic;
SIGNAL \FD|RAM|ram~2461_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2063_q\ : std_logic;
SIGNAL \FD|RAM|ram~2462_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2463_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2464_combout\ : std_logic;
SIGNAL \FD|ULA|Add2~23\ : std_logic;
SIGNAL \FD|ULA|Add2~25_combout\ : std_logic;
SIGNAL \FD|mux_Ula_Memoria|saida[8]~14_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~302_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~398_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~334_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1099_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~366_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1100_combout\ : std_logic;
SIGNAL \FD|mux_Banco_Ula|saida[8]~14_combout\ : std_logic;
SIGNAL \FD|mux_Banco_Ula|saida[8]~15_combout\ : std_logic;
SIGNAL \FD|ULA|Add2~26\ : std_logic;
SIGNAL \FD|ULA|Add2~28_combout\ : std_logic;
SIGNAL \FD|mux_Ula_Memoria|saida[9]~15_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~303_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~399_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~335_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1102_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~367_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1103_combout\ : std_logic;
SIGNAL \FD|mux_Banco_Ula|saida[9]~16_combout\ : std_logic;
SIGNAL \FD|mux_Banco_Ula|saida[9]~17_combout\ : std_logic;
SIGNAL \FD|ULA|Add2~29\ : std_logic;
SIGNAL \FD|ULA|Add2~31_combout\ : std_logic;
SIGNAL \FD|mux_Ula_Memoria|saida[10]~16_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~304_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~400_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~336_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1105_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~368_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1106_combout\ : std_logic;
SIGNAL \FD|mux_Banco_Ula|saida[10]~18_combout\ : std_logic;
SIGNAL \FD|mux_Banco_Ula|saida[10]~19_combout\ : std_logic;
SIGNAL \FD|ULA|Add2~32\ : std_logic;
SIGNAL \FD|ULA|Add2~34_combout\ : std_logic;
SIGNAL \FD|mux_Ula_Memoria|saida[11]~17_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~305_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~401_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~337_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1108_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~369_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1109_combout\ : std_logic;
SIGNAL \FD|mux_Banco_Ula|saida[11]~20_combout\ : std_logic;
SIGNAL \FD|mux_Banco_Ula|saida[11]~21_combout\ : std_logic;
SIGNAL \FD|ULA|Add2~35\ : std_logic;
SIGNAL \FD|ULA|Add2~37_combout\ : std_logic;
SIGNAL \FD|mux_Ula_Memoria|saida[12]~18_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~306_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~402_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~338_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1111_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~370_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1112_combout\ : std_logic;
SIGNAL \FD|mux_Banco_Ula|saida[12]~22_combout\ : std_logic;
SIGNAL \FD|mux_Banco_Ula|saida[12]~23_combout\ : std_logic;
SIGNAL \FD|ULA|Add2~38\ : std_logic;
SIGNAL \FD|ULA|Add2~40_combout\ : std_logic;
SIGNAL \FD|mux_Ula_Memoria|saida[13]~19_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~307_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~403_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~339_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1114_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~371_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1115_combout\ : std_logic;
SIGNAL \FD|mux_Banco_Ula|saida[13]~24_combout\ : std_logic;
SIGNAL \FD|ULA|Add2~41\ : std_logic;
SIGNAL \FD|ULA|Add2~43_combout\ : std_logic;
SIGNAL \FD|mux_Ula_Memoria|saida[14]~20_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~52_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1117_combout\ : std_logic;
SIGNAL \FD|mux_Banco_Ula|saida[14]~25_combout\ : std_logic;
SIGNAL \FD|mux_Banco_Ula|saida[14]~26_combout\ : std_logic;
SIGNAL \FD|ULA|Add2~44\ : std_logic;
SIGNAL \FD|ULA|Add2~46_combout\ : std_logic;
SIGNAL \FD|mux_Ula_Memoria|saida[15]~21_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~309_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~405_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~341_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1120_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~373_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1121_combout\ : std_logic;
SIGNAL \FD|mux_Banco_Ula|saida[15]~27_combout\ : std_logic;
SIGNAL \FD|ULA|Add2~47\ : std_logic;
SIGNAL \FD|ULA|Add2~49_combout\ : std_logic;
SIGNAL \FD|mux_Ula_Memoria|saida[16]~22_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~310_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~406_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~342_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1123_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~374_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1124_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~54_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1125_combout\ : std_logic;
SIGNAL \FD|BR|saidaB[16]~2_combout\ : std_logic;
SIGNAL \FD|mux_Banco_Ula|saida[16]~28_combout\ : std_logic;
SIGNAL \FD|ULA|Add2~50\ : std_logic;
SIGNAL \FD|ULA|Add2~52_combout\ : std_logic;
SIGNAL \FD|mux_Ula_Memoria|saida[17]~23_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~311_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~407_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~343_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1126_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~375_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1127_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~55_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1128_combout\ : std_logic;
SIGNAL \FD|BR|saidaB[17]~3_combout\ : std_logic;
SIGNAL \FD|mux_Banco_Ula|saida[17]~29_combout\ : std_logic;
SIGNAL \FD|ULA|Add2~53\ : std_logic;
SIGNAL \FD|ULA|Add2~55_combout\ : std_logic;
SIGNAL \FD|mux_Ula_Memoria|saida[18]~24_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~312_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~408_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~344_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1129_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~376_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1130_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~56_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1131_combout\ : std_logic;
SIGNAL \FD|BR|saidaB[18]~4_combout\ : std_logic;
SIGNAL \FD|mux_Banco_Ula|saida[18]~30_combout\ : std_logic;
SIGNAL \FD|ULA|Add2~56\ : std_logic;
SIGNAL \FD|ULA|Add2~58_combout\ : std_logic;
SIGNAL \FD|mux_Ula_Memoria|saida[19]~25_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~313_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~409_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~345_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1132_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~377_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1133_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~57_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1134_combout\ : std_logic;
SIGNAL \FD|BR|saidaB[19]~5_combout\ : std_logic;
SIGNAL \FD|mux_Banco_Ula|saida[19]~31_combout\ : std_logic;
SIGNAL \FD|ULA|Add2~59\ : std_logic;
SIGNAL \FD|ULA|Add2~61_combout\ : std_logic;
SIGNAL \FD|mux_Ula_Memoria|saida[20]~26_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~314_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~410_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~346_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1135_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~378_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1136_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~58_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1137_combout\ : std_logic;
SIGNAL \FD|BR|saidaB[20]~6_combout\ : std_logic;
SIGNAL \FD|mux_Banco_Ula|saida[20]~32_combout\ : std_logic;
SIGNAL \FD|ULA|Add2~62\ : std_logic;
SIGNAL \FD|ULA|Add2~64_combout\ : std_logic;
SIGNAL \FD|mux_Ula_Memoria|saida[21]~27_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~315_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~411_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~347_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1138_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~379_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1139_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~59_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1140_combout\ : std_logic;
SIGNAL \FD|BR|saidaB[21]~7_combout\ : std_logic;
SIGNAL \FD|mux_Banco_Ula|saida[21]~33_combout\ : std_logic;
SIGNAL \FD|ULA|Add2~65\ : std_logic;
SIGNAL \FD|ULA|Add2~67_combout\ : std_logic;
SIGNAL \FD|mux_Ula_Memoria|saida[22]~28_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~316_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~412_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~348_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1141_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~380_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1142_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~60_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1143_combout\ : std_logic;
SIGNAL \FD|BR|saidaB[22]~8_combout\ : std_logic;
SIGNAL \FD|mux_Banco_Ula|saida[22]~34_combout\ : std_logic;
SIGNAL \FD|ULA|Add2~68\ : std_logic;
SIGNAL \FD|ULA|Add2~70_combout\ : std_logic;
SIGNAL \FD|mux_Ula_Memoria|saida[23]~29_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~317_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~413_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~349_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1144_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~381_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1145_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~61_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1146_combout\ : std_logic;
SIGNAL \FD|BR|saidaB[23]~9_combout\ : std_logic;
SIGNAL \FD|mux_Banco_Ula|saida[23]~35_combout\ : std_logic;
SIGNAL \FD|ULA|Add2~71\ : std_logic;
SIGNAL \FD|ULA|Add2~73_combout\ : std_logic;
SIGNAL \FD|mux_Ula_Memoria|saida[24]~30_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~318_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~414_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~350_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1147_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~382_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1148_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~62_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1149_combout\ : std_logic;
SIGNAL \FD|BR|saidaB[24]~10_combout\ : std_logic;
SIGNAL \FD|mux_Banco_Ula|saida[24]~36_combout\ : std_logic;
SIGNAL \FD|ULA|Add2~74\ : std_logic;
SIGNAL \FD|ULA|Add2~76_combout\ : std_logic;
SIGNAL \FD|mux_Ula_Memoria|saida[25]~31_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~319_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~415_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~351_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1150_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~383_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1151_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~63_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1152_combout\ : std_logic;
SIGNAL \FD|BR|saidaB[25]~11_combout\ : std_logic;
SIGNAL \FD|mux_Banco_Ula|saida[25]~37_combout\ : std_logic;
SIGNAL \FD|ULA|Add2~77\ : std_logic;
SIGNAL \FD|ULA|Add2~79_combout\ : std_logic;
SIGNAL \FD|mux_Ula_Memoria|saida[26]~32_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~320_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~416_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~352_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1153_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~384_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1154_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~64_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1155_combout\ : std_logic;
SIGNAL \FD|BR|saidaB[26]~12_combout\ : std_logic;
SIGNAL \FD|mux_Banco_Ula|saida[26]~38_combout\ : std_logic;
SIGNAL \FD|ULA|Add2~80\ : std_logic;
SIGNAL \FD|ULA|Add2~82_combout\ : std_logic;
SIGNAL \FD|mux_Ula_Memoria|saida[27]~33_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~321_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~417_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~353_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1156_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~385_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1157_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~65_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1158_combout\ : std_logic;
SIGNAL \FD|BR|saidaB[27]~13_combout\ : std_logic;
SIGNAL \FD|mux_Banco_Ula|saida[27]~39_combout\ : std_logic;
SIGNAL \FD|ULA|Add2~83\ : std_logic;
SIGNAL \FD|ULA|Add2~85_combout\ : std_logic;
SIGNAL \FD|mux_Ula_Memoria|saida[28]~34_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~322_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~418_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~354_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1159_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~386_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1160_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~66_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1161_combout\ : std_logic;
SIGNAL \FD|BR|saidaB[28]~14_combout\ : std_logic;
SIGNAL \FD|mux_Banco_Ula|saida[28]~40_combout\ : std_logic;
SIGNAL \FD|ULA|Add2~86\ : std_logic;
SIGNAL \FD|ULA|Add2~88_combout\ : std_logic;
SIGNAL \FD|mux_Ula_Memoria|saida[29]~35_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~323_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~419_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~355_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1162_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~387_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1163_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~67_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1164_combout\ : std_logic;
SIGNAL \FD|BR|saidaB[29]~15_combout\ : std_logic;
SIGNAL \FD|mux_Banco_Ula|saida[29]~41_combout\ : std_logic;
SIGNAL \FD|mux_Banco_Ula|saida[0]~44_combout\ : std_logic;
SIGNAL \FD|ULA|sub[0]~1_cout\ : std_logic;
SIGNAL \FD|ULA|sub[1]~3\ : std_logic;
SIGNAL \FD|ULA|sub[2]~5\ : std_logic;
SIGNAL \FD|ULA|sub[3]~7\ : std_logic;
SIGNAL \FD|ULA|sub[4]~9\ : std_logic;
SIGNAL \FD|ULA|sub[5]~11\ : std_logic;
SIGNAL \FD|ULA|sub[6]~13\ : std_logic;
SIGNAL \FD|ULA|sub[7]~15\ : std_logic;
SIGNAL \FD|ULA|sub[8]~17\ : std_logic;
SIGNAL \FD|ULA|sub[9]~19\ : std_logic;
SIGNAL \FD|ULA|sub[10]~21\ : std_logic;
SIGNAL \FD|ULA|sub[11]~23\ : std_logic;
SIGNAL \FD|ULA|sub[12]~25\ : std_logic;
SIGNAL \FD|ULA|sub[13]~27\ : std_logic;
SIGNAL \FD|ULA|sub[14]~29\ : std_logic;
SIGNAL \FD|ULA|sub[15]~31\ : std_logic;
SIGNAL \FD|ULA|sub[16]~33\ : std_logic;
SIGNAL \FD|ULA|sub[17]~35\ : std_logic;
SIGNAL \FD|ULA|sub[18]~37\ : std_logic;
SIGNAL \FD|ULA|sub[19]~39\ : std_logic;
SIGNAL \FD|ULA|sub[20]~41\ : std_logic;
SIGNAL \FD|ULA|sub[21]~43\ : std_logic;
SIGNAL \FD|ULA|sub[22]~45\ : std_logic;
SIGNAL \FD|ULA|sub[23]~47\ : std_logic;
SIGNAL \FD|ULA|sub[24]~49\ : std_logic;
SIGNAL \FD|ULA|sub[25]~51\ : std_logic;
SIGNAL \FD|ULA|sub[26]~53\ : std_logic;
SIGNAL \FD|ULA|sub[27]~55\ : std_logic;
SIGNAL \FD|ULA|sub[28]~57\ : std_logic;
SIGNAL \FD|ULA|sub[29]~58_combout\ : std_logic;
SIGNAL \FD|RAM|ram~869_q\ : std_logic;
SIGNAL \FD|RAM|ram~1381_q\ : std_logic;
SIGNAL \FD|RAM|ram~357_q\ : std_logic;
SIGNAL \FD|RAM|ram~3347_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1893_q\ : std_logic;
SIGNAL \FD|RAM|ram~3348_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1413_q\ : std_logic;
SIGNAL \FD|RAM|ram~901_q\ : std_logic;
SIGNAL \FD|RAM|ram~389_q\ : std_logic;
SIGNAL \FD|RAM|ram~3349_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1925_q\ : std_logic;
SIGNAL \FD|RAM|ram~3350_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1349_q\ : std_logic;
SIGNAL \FD|RAM|ram~837_q\ : std_logic;
SIGNAL \FD|RAM|ram~325_q\ : std_logic;
SIGNAL \FD|RAM|ram~3351_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1861_q\ : std_logic;
SIGNAL \FD|RAM|ram~3352_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3353_combout\ : std_logic;
SIGNAL \FD|RAM|ram~933_q\ : std_logic;
SIGNAL \FD|RAM|ram~1445_q\ : std_logic;
SIGNAL \FD|RAM|ram~421_q\ : std_logic;
SIGNAL \FD|RAM|ram~3354_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1957_q\ : std_logic;
SIGNAL \FD|RAM|ram~3355_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3356_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1285_q\ : std_logic;
SIGNAL \FD|RAM|ram~773_q\ : std_logic;
SIGNAL \FD|RAM|ram~261_q\ : std_logic;
SIGNAL \FD|RAM|ram~3357_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1797_q\ : std_logic;
SIGNAL \FD|RAM|ram~3358_combout\ : std_logic;
SIGNAL \FD|RAM|ram~741_q\ : std_logic;
SIGNAL \FD|RAM|ram~1253_q\ : std_logic;
SIGNAL \FD|RAM|ram~229_q\ : std_logic;
SIGNAL \FD|RAM|ram~3359_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1765_q\ : std_logic;
SIGNAL \FD|RAM|ram~3360_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1221_q\ : std_logic;
SIGNAL \FD|RAM|ram~709_q\ : std_logic;
SIGNAL \FD|RAM|ram~197_q\ : std_logic;
SIGNAL \FD|RAM|ram~3361_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1733_q\ : std_logic;
SIGNAL \FD|RAM|ram~3362_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3363_combout\ : std_logic;
SIGNAL \FD|RAM|ram~805_q\ : std_logic;
SIGNAL \FD|RAM|ram~1317_q\ : std_logic;
SIGNAL \FD|RAM|ram~293_q\ : std_logic;
SIGNAL \FD|RAM|ram~3364_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1829_q\ : std_logic;
SIGNAL \FD|RAM|ram~3365_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3366_combout\ : std_logic;
SIGNAL \FD|RAM|ram~613_q\ : std_logic;
SIGNAL \FD|RAM|ram~1125_q\ : std_logic;
SIGNAL \FD|RAM|ram~101_q\ : std_logic;
SIGNAL \FD|RAM|ram~3367_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1637_q\ : std_logic;
SIGNAL \FD|RAM|ram~3368_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1157_q\ : std_logic;
SIGNAL \FD|RAM|ram~645_q\ : std_logic;
SIGNAL \FD|RAM|ram~133_q\ : std_logic;
SIGNAL \FD|RAM|ram~3369_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1669_q\ : std_logic;
SIGNAL \FD|RAM|ram~3370_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1093_q\ : std_logic;
SIGNAL \FD|RAM|ram~581_q\ : std_logic;
SIGNAL \FD|RAM|ram~69_q\ : std_logic;
SIGNAL \FD|RAM|ram~3371_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1605_q\ : std_logic;
SIGNAL \FD|RAM|ram~3372_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3373_combout\ : std_logic;
SIGNAL \FD|RAM|ram~677_q\ : std_logic;
SIGNAL \FD|RAM|ram~1189_q\ : std_logic;
SIGNAL \FD|RAM|ram~165_q\ : std_logic;
SIGNAL \FD|RAM|ram~3374_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1701_q\ : std_logic;
SIGNAL \FD|RAM|ram~3375_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3376_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3377_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1541_q\ : std_logic;
SIGNAL \FD|RAM|ram~1029_q\ : std_logic;
SIGNAL \FD|RAM|ram~517_q\ : std_logic;
SIGNAL \FD|RAM|ram~3378_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2053_q\ : std_logic;
SIGNAL \FD|RAM|ram~3379_combout\ : std_logic;
SIGNAL \FD|RAM|ram~997_q\ : std_logic;
SIGNAL \FD|RAM|ram~1509_q\ : std_logic;
SIGNAL \FD|RAM|ram~485_q\ : std_logic;
SIGNAL \FD|RAM|ram~3380_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2021_q\ : std_logic;
SIGNAL \FD|RAM|ram~3381_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1477_q\ : std_logic;
SIGNAL \FD|RAM|ram~965_q\ : std_logic;
SIGNAL \FD|RAM|ram~453_q\ : std_logic;
SIGNAL \FD|RAM|ram~3382_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1989_q\ : std_logic;
SIGNAL \FD|RAM|ram~3383_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3384_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1061_q\ : std_logic;
SIGNAL \FD|RAM|ram~1573_q\ : std_logic;
SIGNAL \FD|RAM|ram~549_q\ : std_logic;
SIGNAL \FD|RAM|ram~3385_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2085_q\ : std_logic;
SIGNAL \FD|RAM|ram~3386_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3387_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3388_combout\ : std_logic;
SIGNAL \FD|ULA|Add2~89\ : std_logic;
SIGNAL \FD|ULA|Add2~91_combout\ : std_logic;
SIGNAL \FD|mux_Ula_Memoria|saida[30]~36_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~324_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~420_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~356_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1165_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~388_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1166_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~68_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1167_combout\ : std_logic;
SIGNAL \FD|BR|saidaB[30]~16_combout\ : std_logic;
SIGNAL \FD|mux_Banco_Ula|saida[30]~42_combout\ : std_logic;
SIGNAL \FD|ULA|sub[29]~59\ : std_logic;
SIGNAL \FD|ULA|sub[30]~60_combout\ : std_logic;
SIGNAL \FD|RAM|ram~742_q\ : std_logic;
SIGNAL \FD|RAM|ram~870_q\ : std_logic;
SIGNAL \FD|RAM|ram~614_q\ : std_logic;
SIGNAL \FD|RAM|ram~3389_combout\ : std_logic;
SIGNAL \FD|RAM|ram~998_q\ : std_logic;
SIGNAL \FD|RAM|ram~3390_combout\ : std_logic;
SIGNAL \FD|RAM|ram~902_q\ : std_logic;
SIGNAL \FD|RAM|ram~774_q\ : std_logic;
SIGNAL \FD|RAM|ram~646_q\ : std_logic;
SIGNAL \FD|RAM|ram~3391_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1030_q\ : std_logic;
SIGNAL \FD|RAM|ram~3392_combout\ : std_logic;
SIGNAL \FD|RAM|ram~838_q\ : std_logic;
SIGNAL \FD|RAM|ram~710_q\ : std_logic;
SIGNAL \FD|RAM|ram~582_q\ : std_logic;
SIGNAL \FD|RAM|ram~3393_combout\ : std_logic;
SIGNAL \FD|RAM|ram~966_q\ : std_logic;
SIGNAL \FD|RAM|ram~3394_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3395_combout\ : std_logic;
SIGNAL \FD|RAM|ram~806_q\ : std_logic;
SIGNAL \FD|RAM|ram~934_q\ : std_logic;
SIGNAL \FD|RAM|ram~678_q\ : std_logic;
SIGNAL \FD|RAM|ram~3396_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1062_q\ : std_logic;
SIGNAL \FD|RAM|ram~3397_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3398_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1414_q\ : std_logic;
SIGNAL \FD|RAM|ram~1382_q\ : std_logic;
SIGNAL \FD|RAM|ram~1350_q\ : std_logic;
SIGNAL \FD|RAM|ram~3399_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1446_q\ : std_logic;
SIGNAL \FD|RAM|ram~3400_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1254_q\ : std_logic;
SIGNAL \FD|RAM|ram~1286_q\ : std_logic;
SIGNAL \FD|RAM|ram~1222_q\ : std_logic;
SIGNAL \FD|RAM|ram~3401_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1318_q\ : std_logic;
SIGNAL \FD|RAM|ram~3402_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1158_q\ : std_logic;
SIGNAL \FD|RAM|ram~1126_q\ : std_logic;
SIGNAL \FD|RAM|ram~1094_q\ : std_logic;
SIGNAL \FD|RAM|ram~3403_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1190_q\ : std_logic;
SIGNAL \FD|RAM|ram~3404_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3405_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1510_q\ : std_logic;
SIGNAL \FD|RAM|ram~1542_q\ : std_logic;
SIGNAL \FD|RAM|ram~1478_q\ : std_logic;
SIGNAL \FD|RAM|ram~3406_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1574_q\ : std_logic;
SIGNAL \FD|RAM|ram~3407_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3408_combout\ : std_logic;
SIGNAL \FD|RAM|ram~262_q\ : std_logic;
SIGNAL \FD|RAM|ram~230_q\ : std_logic;
SIGNAL \FD|RAM|ram~198_q\ : std_logic;
SIGNAL \FD|RAM|ram~3409_combout\ : std_logic;
SIGNAL \FD|RAM|ram~294_q\ : std_logic;
SIGNAL \FD|RAM|ram~3410_combout\ : std_logic;
SIGNAL \FD|RAM|ram~358_q\ : std_logic;
SIGNAL \FD|RAM|ram~390_q\ : std_logic;
SIGNAL \FD|RAM|ram~326_q\ : std_logic;
SIGNAL \FD|RAM|ram~3411_combout\ : std_logic;
SIGNAL \FD|RAM|ram~422_q\ : std_logic;
SIGNAL \FD|RAM|ram~3412_combout\ : std_logic;
SIGNAL \FD|RAM|ram~102_q\ : std_logic;
SIGNAL \FD|RAM|ram~134_q\ : std_logic;
SIGNAL \FD|RAM|ram~70_q\ : std_logic;
SIGNAL \FD|RAM|ram~3413_combout\ : std_logic;
SIGNAL \FD|RAM|ram~166_q\ : std_logic;
SIGNAL \FD|RAM|ram~3414_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3415_combout\ : std_logic;
SIGNAL \FD|RAM|ram~518_q\ : std_logic;
SIGNAL \FD|RAM|ram~486_q\ : std_logic;
SIGNAL \FD|RAM|ram~454_q\ : std_logic;
SIGNAL \FD|RAM|ram~3416_combout\ : std_logic;
SIGNAL \FD|RAM|ram~550_q\ : std_logic;
SIGNAL \FD|RAM|ram~3417_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3418_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3419_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1798_q\ : std_logic;
SIGNAL \FD|RAM|ram~1926_q\ : std_logic;
SIGNAL \FD|RAM|ram~1670_q\ : std_logic;
SIGNAL \FD|RAM|ram~3420_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2054_q\ : std_logic;
SIGNAL \FD|RAM|ram~3421_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1894_q\ : std_logic;
SIGNAL \FD|RAM|ram~1766_q\ : std_logic;
SIGNAL \FD|RAM|ram~1638_q\ : std_logic;
SIGNAL \FD|RAM|ram~3422_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2022_q\ : std_logic;
SIGNAL \FD|RAM|ram~3423_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1734_q\ : std_logic;
SIGNAL \FD|RAM|ram~1862_q\ : std_logic;
SIGNAL \FD|RAM|ram~1606_q\ : std_logic;
SIGNAL \FD|RAM|ram~3424_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1990_q\ : std_logic;
SIGNAL \FD|RAM|ram~3425_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3426_combout\ : std_logic;
SIGNAL \FD|RAM|ram~1958_q\ : std_logic;
SIGNAL \FD|RAM|ram~1830_q\ : std_logic;
SIGNAL \FD|RAM|ram~1702_q\ : std_logic;
SIGNAL \FD|RAM|ram~3427_combout\ : std_logic;
SIGNAL \FD|RAM|ram~2086_q\ : std_logic;
SIGNAL \FD|RAM|ram~3428_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3429_combout\ : std_logic;
SIGNAL \FD|RAM|ram~3430_combout\ : std_logic;
SIGNAL \FD|ULA|Add2~92\ : std_logic;
SIGNAL \FD|ULA|Add2~94_combout\ : std_logic;
SIGNAL \FD|mux_Ula_Memoria|saida[31]~37_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~325_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~421_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~357_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1168_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~389_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1169_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~69_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1170_combout\ : std_logic;
SIGNAL \FD|BR|saidaB[31]~17_combout\ : std_logic;
SIGNAL \FD|mux_Banco_Ula|saida[31]~43_combout\ : std_logic;
SIGNAL \FD|ULA|sub[30]~61\ : std_logic;
SIGNAL \FD|ULA|sub[31]~62_combout\ : std_logic;
SIGNAL \FD|ULA|sub[27]~54_combout\ : std_logic;
SIGNAL \FD|ULA|sub[28]~56_combout\ : std_logic;
SIGNAL \FD|ULA|sub[25]~50_combout\ : std_logic;
SIGNAL \FD|ULA|sub[26]~52_combout\ : std_logic;
SIGNAL \FD|ULA|sub[5]~10_combout\ : std_logic;
SIGNAL \FD|ULA|sub[6]~12_combout\ : std_logic;
SIGNAL \FD|ULA|sub[7]~14_combout\ : std_logic;
SIGNAL \FD|ULA|sub[8]~16_combout\ : std_logic;
SIGNAL \FD|sel_mux_beq~0_combout\ : std_logic;
SIGNAL \FD|ULA|sub[9]~18_combout\ : std_logic;
SIGNAL \FD|ULA|sub[10]~20_combout\ : std_logic;
SIGNAL \FD|ULA|sub[11]~22_combout\ : std_logic;
SIGNAL \FD|ULA|sub[12]~24_combout\ : std_logic;
SIGNAL \FD|sel_mux_beq~1_combout\ : std_logic;
SIGNAL \FD|ULA|sub[13]~26_combout\ : std_logic;
SIGNAL \FD|ULA|sub[14]~28_combout\ : std_logic;
SIGNAL \FD|ULA|sub[15]~30_combout\ : std_logic;
SIGNAL \FD|ULA|sub[16]~32_combout\ : std_logic;
SIGNAL \FD|sel_mux_beq~2_combout\ : std_logic;
SIGNAL \FD|ULA|sub[17]~34_combout\ : std_logic;
SIGNAL \FD|ULA|sub[18]~36_combout\ : std_logic;
SIGNAL \FD|ULA|sub[19]~38_combout\ : std_logic;
SIGNAL \FD|ULA|sub[20]~40_combout\ : std_logic;
SIGNAL \FD|sel_mux_beq~3_combout\ : std_logic;
SIGNAL \FD|sel_mux_beq~4_combout\ : std_logic;
SIGNAL \FD|ULA|sub[21]~42_combout\ : std_logic;
SIGNAL \FD|ULA|sub[22]~44_combout\ : std_logic;
SIGNAL \FD|ULA|sub[23]~46_combout\ : std_logic;
SIGNAL \FD|sel_mux_beq~5_combout\ : std_logic;
SIGNAL \FD|ULA|sub[1]~2_combout\ : std_logic;
SIGNAL \FD|ULA|sub[2]~4_combout\ : std_logic;
SIGNAL \FD|ULA|sub[3]~6_combout\ : std_logic;
SIGNAL \FD|ULA|sub[4]~8_combout\ : std_logic;
SIGNAL \FD|sel_mux_beq~6_combout\ : std_logic;
SIGNAL \FD|ULA|sub[24]~48_combout\ : std_logic;
SIGNAL \FD|sel_mux_beq~7_combout\ : std_logic;
SIGNAL \FD|sel_mux_beq~8_combout\ : std_logic;
SIGNAL \FD|sel_mux_beq~9_combout\ : std_logic;
SIGNAL \FD|sel_mux_beq~combout\ : std_logic;
SIGNAL \FD|PC|data_s[7]~4_combout\ : std_logic;
SIGNAL \UC|pontosDeControle[0]~3_combout\ : std_logic;
SIGNAL \UC|pontosDeControle[0]~14_combout\ : std_logic;
SIGNAL \FD|ROM|memROM~0_combout\ : std_logic;
SIGNAL \FD|ROM|memROM~8_combout\ : std_logic;
SIGNAL \FD|Somador_imediato|Add0~8_combout\ : std_logic;
SIGNAL \FD|mux_jump|saida[6]~0_combout\ : std_logic;
SIGNAL \FD|ROM|memROM~9_combout\ : std_logic;
SIGNAL \FD|ROM|memROM~10_combout\ : std_logic;
SIGNAL \FD|Somador_imediato|Add0~6_combout\ : std_logic;
SIGNAL \FD|PC|data_s[5]~3_combout\ : std_logic;
SIGNAL \FD|ROM|memROM~10_wirecell_combout\ : std_logic;
SIGNAL \FD|ROM|memROM~11_combout\ : std_logic;
SIGNAL \FD|ROM|memROM~12_combout\ : std_logic;
SIGNAL \FD|Somador_imediato|Add0~4_combout\ : std_logic;
SIGNAL \FD|PC|data_s[4]~2_combout\ : std_logic;
SIGNAL \FD|ROM|memROM~13_combout\ : std_logic;
SIGNAL \FD|ROM|memROM~14_combout\ : std_logic;
SIGNAL \FD|Somador_imediato|Add0~2_combout\ : std_logic;
SIGNAL \FD|PC|data_s[3]~1_combout\ : std_logic;
SIGNAL \FD|ROM|memROM~6_combout\ : std_logic;
SIGNAL \FD|ROM|memROM~7_combout\ : std_logic;
SIGNAL \FD|Somador_imediato|Add0~0_combout\ : std_logic;
SIGNAL \FD|PC|data_s[2]~0_combout\ : std_logic;
SIGNAL \FD|Somador|saida[7]~11\ : std_logic;
SIGNAL \FD|Somador|saida[8]~12_combout\ : std_logic;
SIGNAL \FD|Somador_imediato|Add0~11\ : std_logic;
SIGNAL \FD|Somador_imediato|Add0~12_combout\ : std_logic;
SIGNAL \FD|mux_jump|saida[8]~1_combout\ : std_logic;
SIGNAL \FD|Somador|saida[8]~13\ : std_logic;
SIGNAL \FD|Somador|saida[9]~14_combout\ : std_logic;
SIGNAL \FD|Somador_imediato|Add0~13\ : std_logic;
SIGNAL \FD|Somador_imediato|Add0~14_combout\ : std_logic;
SIGNAL \FD|mux_jump|saida[9]~2_combout\ : std_logic;
SIGNAL \FD|Somador|saida[9]~15\ : std_logic;
SIGNAL \FD|Somador|saida[10]~16_combout\ : std_logic;
SIGNAL \FD|Somador_imediato|Add0~15\ : std_logic;
SIGNAL \FD|Somador_imediato|Add0~16_combout\ : std_logic;
SIGNAL \FD|mux_jump|saida[10]~3_combout\ : std_logic;
SIGNAL \FD|Somador|saida[10]~17\ : std_logic;
SIGNAL \FD|Somador|saida[11]~18_combout\ : std_logic;
SIGNAL \FD|Somador_imediato|Add0~17\ : std_logic;
SIGNAL \FD|Somador_imediato|Add0~18_combout\ : std_logic;
SIGNAL \FD|mux_jump|saida[11]~4_combout\ : std_logic;
SIGNAL \FD|Somador|saida[11]~19\ : std_logic;
SIGNAL \FD|Somador|saida[12]~20_combout\ : std_logic;
SIGNAL \FD|Somador_imediato|Add0~19\ : std_logic;
SIGNAL \FD|Somador_imediato|Add0~20_combout\ : std_logic;
SIGNAL \FD|mux_jump|saida[12]~5_combout\ : std_logic;
SIGNAL \FD|Somador|saida[12]~21\ : std_logic;
SIGNAL \FD|Somador|saida[13]~22_combout\ : std_logic;
SIGNAL \FD|Somador_imediato|Add0~21\ : std_logic;
SIGNAL \FD|Somador_imediato|Add0~22_combout\ : std_logic;
SIGNAL \FD|mux_jump|saida[13]~6_combout\ : std_logic;
SIGNAL \FD|Somador|saida[13]~23\ : std_logic;
SIGNAL \FD|Somador|saida[14]~24_combout\ : std_logic;
SIGNAL \FD|Somador_imediato|Add0~23\ : std_logic;
SIGNAL \FD|Somador_imediato|Add0~24_combout\ : std_logic;
SIGNAL \FD|mux_jump|saida[14]~7_combout\ : std_logic;
SIGNAL \FD|Somador|saida[14]~25\ : std_logic;
SIGNAL \FD|Somador|saida[15]~26_combout\ : std_logic;
SIGNAL \FD|Somador_imediato|Add0~25\ : std_logic;
SIGNAL \FD|Somador_imediato|Add0~26_combout\ : std_logic;
SIGNAL \FD|mux_jump|saida[15]~8_combout\ : std_logic;
SIGNAL \FD|Somador|saida[15]~27\ : std_logic;
SIGNAL \FD|Somador|saida[16]~28_combout\ : std_logic;
SIGNAL \FD|Somador_imediato|Add0~27\ : std_logic;
SIGNAL \FD|Somador_imediato|Add0~28_combout\ : std_logic;
SIGNAL \FD|PC|data_s[16]~5_combout\ : std_logic;
SIGNAL \FD|Somador|saida[16]~29\ : std_logic;
SIGNAL \FD|Somador|saida[17]~30_combout\ : std_logic;
SIGNAL \FD|Somador_imediato|Add0~29\ : std_logic;
SIGNAL \FD|Somador_imediato|Add0~30_combout\ : std_logic;
SIGNAL \FD|mux_jump|saida[17]~9_combout\ : std_logic;
SIGNAL \FD|Somador|saida[17]~31\ : std_logic;
SIGNAL \FD|Somador|saida[18]~32_combout\ : std_logic;
SIGNAL \FD|Somador_imediato|Add0~31\ : std_logic;
SIGNAL \FD|Somador_imediato|Add0~32_combout\ : std_logic;
SIGNAL \FD|PC|data_s[18]~6_combout\ : std_logic;
SIGNAL \FD|Somador|saida[18]~33\ : std_logic;
SIGNAL \FD|Somador|saida[19]~34_combout\ : std_logic;
SIGNAL \FD|Somador_imediato|Add0~33\ : std_logic;
SIGNAL \FD|Somador_imediato|Add0~34_combout\ : std_logic;
SIGNAL \FD|PC|data_s[19]~7_combout\ : std_logic;
SIGNAL \FD|Somador|saida[19]~35\ : std_logic;
SIGNAL \FD|Somador|saida[20]~36_combout\ : std_logic;
SIGNAL \FD|Somador_imediato|Add0~35\ : std_logic;
SIGNAL \FD|Somador_imediato|Add0~36_combout\ : std_logic;
SIGNAL \FD|mux_jump|saida[20]~10_combout\ : std_logic;
SIGNAL \FD|Somador|saida[20]~37\ : std_logic;
SIGNAL \FD|Somador|saida[21]~38_combout\ : std_logic;
SIGNAL \FD|Somador_imediato|Add0~37\ : std_logic;
SIGNAL \FD|Somador_imediato|Add0~38_combout\ : std_logic;
SIGNAL \FD|PC|data_s[21]~8_combout\ : std_logic;
SIGNAL \FD|Somador|saida[21]~39\ : std_logic;
SIGNAL \FD|Somador|saida[22]~40_combout\ : std_logic;
SIGNAL \FD|Somador_imediato|Add0~39\ : std_logic;
SIGNAL \FD|Somador_imediato|Add0~40_combout\ : std_logic;
SIGNAL \FD|mux_jump|saida[22]~11_combout\ : std_logic;
SIGNAL \FD|Somador|saida[22]~41\ : std_logic;
SIGNAL \FD|Somador|saida[23]~42_combout\ : std_logic;
SIGNAL \FD|Somador_imediato|Add0~41\ : std_logic;
SIGNAL \FD|Somador_imediato|Add0~42_combout\ : std_logic;
SIGNAL \FD|PC|data_s[23]~9_combout\ : std_logic;
SIGNAL \FD|ROM|memROM~15_combout\ : std_logic;
SIGNAL \FD|ROM|memROM~16_combout\ : std_logic;
SIGNAL \FD|Somador|saida[23]~43\ : std_logic;
SIGNAL \FD|Somador|saida[24]~44_combout\ : std_logic;
SIGNAL \FD|Somador_imediato|Add0~43\ : std_logic;
SIGNAL \FD|Somador_imediato|Add0~44_combout\ : std_logic;
SIGNAL \FD|mux_jump|saida[24]~12_combout\ : std_logic;
SIGNAL \FD|Somador|saida[24]~45\ : std_logic;
SIGNAL \FD|Somador|saida[25]~46_combout\ : std_logic;
SIGNAL \FD|Somador_imediato|Add0~45\ : std_logic;
SIGNAL \FD|Somador_imediato|Add0~46_combout\ : std_logic;
SIGNAL \FD|mux_jump|saida[25]~13_combout\ : std_logic;
SIGNAL \FD|Somador|saida[25]~47\ : std_logic;
SIGNAL \FD|Somador|saida[26]~48_combout\ : std_logic;
SIGNAL \FD|Somador_imediato|Add0~47\ : std_logic;
SIGNAL \FD|Somador_imediato|Add0~48_combout\ : std_logic;
SIGNAL \FD|PC|data_s[26]~10_combout\ : std_logic;
SIGNAL \FD|Somador|saida[26]~49\ : std_logic;
SIGNAL \FD|Somador|saida[27]~50_combout\ : std_logic;
SIGNAL \FD|Somador_imediato|Add0~49\ : std_logic;
SIGNAL \FD|Somador_imediato|Add0~50_combout\ : std_logic;
SIGNAL \FD|mux_jump|saida[27]~14_combout\ : std_logic;
SIGNAL \FD|Somador|saida[27]~51\ : std_logic;
SIGNAL \FD|Somador|saida[28]~52_combout\ : std_logic;
SIGNAL \FD|Somador_imediato|Add0~51\ : std_logic;
SIGNAL \FD|Somador_imediato|Add0~52_combout\ : std_logic;
SIGNAL \FD|Somador_imediato|Add0~54_combout\ : std_logic;
SIGNAL \FD|Somador|saida[28]~53\ : std_logic;
SIGNAL \FD|Somador|saida[29]~54_combout\ : std_logic;
SIGNAL \FD|Somador_imediato|Add0~53\ : std_logic;
SIGNAL \FD|Somador_imediato|Add0~55_combout\ : std_logic;
SIGNAL \FD|Somador_imediato|Add0~57_combout\ : std_logic;
SIGNAL \FD|Somador|saida[29]~55\ : std_logic;
SIGNAL \FD|Somador|saida[30]~56_combout\ : std_logic;
SIGNAL \FD|Somador_imediato|Add0~56\ : std_logic;
SIGNAL \FD|Somador_imediato|Add0~58_combout\ : std_logic;
SIGNAL \FD|Somador_imediato|Add0~60_combout\ : std_logic;
SIGNAL \FD|Somador|saida[30]~57\ : std_logic;
SIGNAL \FD|Somador|saida[31]~58_combout\ : std_logic;
SIGNAL \FD|Somador_imediato|Add0~59\ : std_logic;
SIGNAL \FD|Somador_imediato|Add0~61_combout\ : std_logic;
SIGNAL \FD|Somador_imediato|Add0~63_combout\ : std_logic;
SIGNAL \FD|ULA|Add2~3_combout\ : std_logic;
SIGNAL \FD|ULA|Add2~6_combout\ : std_logic;
SIGNAL \FD|ULA|Add2~27_combout\ : std_logic;
SIGNAL \FD|ULA|Add2~30_combout\ : std_logic;
SIGNAL \FD|ULA|Add2~33_combout\ : std_logic;
SIGNAL \FD|ULA|Add2~36_combout\ : std_logic;
SIGNAL \FD|ULA|Add2~39_combout\ : std_logic;
SIGNAL \FD|ULA|Add2~42_combout\ : std_logic;
SIGNAL \FD|ULA|Add2~45_combout\ : std_logic;
SIGNAL \FD|ULA|Add2~48_combout\ : std_logic;
SIGNAL \FD|ULA|Add2~51_combout\ : std_logic;
SIGNAL \FD|ULA|Add2~54_combout\ : std_logic;
SIGNAL \FD|ULA|Add2~57_combout\ : std_logic;
SIGNAL \FD|ULA|Add2~60_combout\ : std_logic;
SIGNAL \FD|ULA|Add2~63_combout\ : std_logic;
SIGNAL \FD|ULA|Add2~66_combout\ : std_logic;
SIGNAL \FD|ULA|Add2~69_combout\ : std_logic;
SIGNAL \FD|ULA|Add2~72_combout\ : std_logic;
SIGNAL \FD|ULA|Add2~75_combout\ : std_logic;
SIGNAL \FD|ULA|Add2~78_combout\ : std_logic;
SIGNAL \FD|ULA|Add2~81_combout\ : std_logic;
SIGNAL \FD|ULA|Add2~84_combout\ : std_logic;
SIGNAL \FD|ULA|Add2~87_combout\ : std_logic;
SIGNAL \FD|ULA|Add2~90_combout\ : std_logic;
SIGNAL \FD|ULA|Add2~93_combout\ : std_logic;
SIGNAL \FD|ULA|Add2~96_combout\ : std_logic;
SIGNAL \FD|PC|data_s\ : std_logic_vector(31 DOWNTO 0);

BEGIN

ww_clk <= clk;
program_c_out <= ww_program_c_out;
ula_signal_out <= ww_ula_signal_out;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\program_c_out[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \program_c_out[0]~output_o\);

\program_c_out[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \program_c_out[1]~output_o\);

\program_c_out[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|PC|data_s\(2),
	devoe => ww_devoe,
	o => \program_c_out[2]~output_o\);

\program_c_out[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|PC|data_s\(3),
	devoe => ww_devoe,
	o => \program_c_out[3]~output_o\);

\program_c_out[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|PC|data_s\(4),
	devoe => ww_devoe,
	o => \program_c_out[4]~output_o\);

\program_c_out[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|PC|data_s\(5),
	devoe => ww_devoe,
	o => \program_c_out[5]~output_o\);

\program_c_out[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|PC|data_s\(6),
	devoe => ww_devoe,
	o => \program_c_out[6]~output_o\);

\program_c_out[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|PC|data_s\(7),
	devoe => ww_devoe,
	o => \program_c_out[7]~output_o\);

\program_c_out[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|PC|data_s\(8),
	devoe => ww_devoe,
	o => \program_c_out[8]~output_o\);

\program_c_out[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|PC|data_s\(9),
	devoe => ww_devoe,
	o => \program_c_out[9]~output_o\);

\program_c_out[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|PC|data_s\(10),
	devoe => ww_devoe,
	o => \program_c_out[10]~output_o\);

\program_c_out[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|PC|data_s\(11),
	devoe => ww_devoe,
	o => \program_c_out[11]~output_o\);

\program_c_out[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|PC|data_s\(12),
	devoe => ww_devoe,
	o => \program_c_out[12]~output_o\);

\program_c_out[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|PC|data_s\(13),
	devoe => ww_devoe,
	o => \program_c_out[13]~output_o\);

\program_c_out[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|PC|data_s\(14),
	devoe => ww_devoe,
	o => \program_c_out[14]~output_o\);

\program_c_out[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|PC|data_s\(15),
	devoe => ww_devoe,
	o => \program_c_out[15]~output_o\);

\program_c_out[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|PC|data_s\(16),
	devoe => ww_devoe,
	o => \program_c_out[16]~output_o\);

\program_c_out[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|PC|data_s\(17),
	devoe => ww_devoe,
	o => \program_c_out[17]~output_o\);

\program_c_out[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|PC|data_s\(18),
	devoe => ww_devoe,
	o => \program_c_out[18]~output_o\);

\program_c_out[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|PC|data_s\(19),
	devoe => ww_devoe,
	o => \program_c_out[19]~output_o\);

\program_c_out[20]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|PC|data_s\(20),
	devoe => ww_devoe,
	o => \program_c_out[20]~output_o\);

\program_c_out[21]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|PC|data_s\(21),
	devoe => ww_devoe,
	o => \program_c_out[21]~output_o\);

\program_c_out[22]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|PC|data_s\(22),
	devoe => ww_devoe,
	o => \program_c_out[22]~output_o\);

\program_c_out[23]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|PC|data_s\(23),
	devoe => ww_devoe,
	o => \program_c_out[23]~output_o\);

\program_c_out[24]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|PC|data_s\(24),
	devoe => ww_devoe,
	o => \program_c_out[24]~output_o\);

\program_c_out[25]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|PC|data_s\(25),
	devoe => ww_devoe,
	o => \program_c_out[25]~output_o\);

\program_c_out[26]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|PC|data_s\(26),
	devoe => ww_devoe,
	o => \program_c_out[26]~output_o\);

\program_c_out[27]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|PC|data_s\(27),
	devoe => ww_devoe,
	o => \program_c_out[27]~output_o\);

\program_c_out[28]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|PC|data_s\(28),
	devoe => ww_devoe,
	o => \program_c_out[28]~output_o\);

\program_c_out[29]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|PC|data_s\(29),
	devoe => ww_devoe,
	o => \program_c_out[29]~output_o\);

\program_c_out[30]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|PC|data_s\(30),
	devoe => ww_devoe,
	o => \program_c_out[30]~output_o\);

\program_c_out[31]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|PC|data_s\(31),
	devoe => ww_devoe,
	o => \program_c_out[31]~output_o\);

\ula_signal_out[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|ULA|Add2~3_combout\,
	devoe => ww_devoe,
	o => \ula_signal_out[0]~output_o\);

\ula_signal_out[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|ULA|Add2~6_combout\,
	devoe => ww_devoe,
	o => \ula_signal_out[1]~output_o\);

\ula_signal_out[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|ULA|Add2~9_combout\,
	devoe => ww_devoe,
	o => \ula_signal_out[2]~output_o\);

\ula_signal_out[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|ULA|Add2~12_combout\,
	devoe => ww_devoe,
	o => \ula_signal_out[3]~output_o\);

\ula_signal_out[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|ULA|Add2~15_combout\,
	devoe => ww_devoe,
	o => \ula_signal_out[4]~output_o\);

\ula_signal_out[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|ULA|Add2~18_combout\,
	devoe => ww_devoe,
	o => \ula_signal_out[5]~output_o\);

\ula_signal_out[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|ULA|Add2~21_combout\,
	devoe => ww_devoe,
	o => \ula_signal_out[6]~output_o\);

\ula_signal_out[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|ULA|Add2~24_combout\,
	devoe => ww_devoe,
	o => \ula_signal_out[7]~output_o\);

\ula_signal_out[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|ULA|Add2~27_combout\,
	devoe => ww_devoe,
	o => \ula_signal_out[8]~output_o\);

\ula_signal_out[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|ULA|Add2~30_combout\,
	devoe => ww_devoe,
	o => \ula_signal_out[9]~output_o\);

\ula_signal_out[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|ULA|Add2~33_combout\,
	devoe => ww_devoe,
	o => \ula_signal_out[10]~output_o\);

\ula_signal_out[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|ULA|Add2~36_combout\,
	devoe => ww_devoe,
	o => \ula_signal_out[11]~output_o\);

\ula_signal_out[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|ULA|Add2~39_combout\,
	devoe => ww_devoe,
	o => \ula_signal_out[12]~output_o\);

\ula_signal_out[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|ULA|Add2~42_combout\,
	devoe => ww_devoe,
	o => \ula_signal_out[13]~output_o\);

\ula_signal_out[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|ULA|Add2~45_combout\,
	devoe => ww_devoe,
	o => \ula_signal_out[14]~output_o\);

\ula_signal_out[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|ULA|Add2~48_combout\,
	devoe => ww_devoe,
	o => \ula_signal_out[15]~output_o\);

\ula_signal_out[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|ULA|Add2~51_combout\,
	devoe => ww_devoe,
	o => \ula_signal_out[16]~output_o\);

\ula_signal_out[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|ULA|Add2~54_combout\,
	devoe => ww_devoe,
	o => \ula_signal_out[17]~output_o\);

\ula_signal_out[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|ULA|Add2~57_combout\,
	devoe => ww_devoe,
	o => \ula_signal_out[18]~output_o\);

\ula_signal_out[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|ULA|Add2~60_combout\,
	devoe => ww_devoe,
	o => \ula_signal_out[19]~output_o\);

\ula_signal_out[20]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|ULA|Add2~63_combout\,
	devoe => ww_devoe,
	o => \ula_signal_out[20]~output_o\);

\ula_signal_out[21]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|ULA|Add2~66_combout\,
	devoe => ww_devoe,
	o => \ula_signal_out[21]~output_o\);

\ula_signal_out[22]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|ULA|Add2~69_combout\,
	devoe => ww_devoe,
	o => \ula_signal_out[22]~output_o\);

\ula_signal_out[23]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|ULA|Add2~72_combout\,
	devoe => ww_devoe,
	o => \ula_signal_out[23]~output_o\);

\ula_signal_out[24]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|ULA|Add2~75_combout\,
	devoe => ww_devoe,
	o => \ula_signal_out[24]~output_o\);

\ula_signal_out[25]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|ULA|Add2~78_combout\,
	devoe => ww_devoe,
	o => \ula_signal_out[25]~output_o\);

\ula_signal_out[26]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|ULA|Add2~81_combout\,
	devoe => ww_devoe,
	o => \ula_signal_out[26]~output_o\);

\ula_signal_out[27]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|ULA|Add2~84_combout\,
	devoe => ww_devoe,
	o => \ula_signal_out[27]~output_o\);

\ula_signal_out[28]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|ULA|Add2~87_combout\,
	devoe => ww_devoe,
	o => \ula_signal_out[28]~output_o\);

\ula_signal_out[29]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|ULA|Add2~90_combout\,
	devoe => ww_devoe,
	o => \ula_signal_out[29]~output_o\);

\ula_signal_out[30]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|ULA|Add2~93_combout\,
	devoe => ww_devoe,
	o => \ula_signal_out[30]~output_o\);

\ula_signal_out[31]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|ULA|Add2~96_combout\,
	devoe => ww_devoe,
	o => \ula_signal_out[31]~output_o\);

\clk~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk,
	o => \clk~input_o\);

\FD|ROM|memROM~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ROM|memROM~4_combout\ = (!\FD|PC|data_s\(5) & (!\FD|PC|data_s\(6) & ((\FD|PC|data_s\(3)) # (\FD|PC|data_s\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(3),
	datab => \FD|PC|data_s\(4),
	datac => \FD|PC|data_s\(5),
	datad => \FD|PC|data_s\(6),
	combout => \FD|ROM|memROM~4_combout\);

\FD|ROM|memROM~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ROM|memROM~5_combout\ = (\FD|ROM|memROM~4_combout\ & !\FD|PC|data_s\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~4_combout\,
	datad => \FD|PC|data_s\(7),
	combout => \FD|ROM|memROM~5_combout\);

\FD|Somador|saida[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador|saida[2]~0_combout\ = \FD|PC|data_s\(2) $ (VCC)
-- \FD|Somador|saida[2]~1\ = CARRY(\FD|PC|data_s\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(2),
	datad => VCC,
	combout => \FD|Somador|saida[2]~0_combout\,
	cout => \FD|Somador|saida[2]~1\);

\FD|Somador|saida[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador|saida[3]~2_combout\ = (\FD|PC|data_s\(3) & (!\FD|Somador|saida[2]~1\)) # (!\FD|PC|data_s\(3) & ((\FD|Somador|saida[2]~1\) # (GND)))
-- \FD|Somador|saida[3]~3\ = CARRY((!\FD|Somador|saida[2]~1\) # (!\FD|PC|data_s\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(3),
	datad => VCC,
	cin => \FD|Somador|saida[2]~1\,
	combout => \FD|Somador|saida[3]~2_combout\,
	cout => \FD|Somador|saida[3]~3\);

\FD|Somador|saida[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador|saida[4]~4_combout\ = (\FD|PC|data_s\(4) & (\FD|Somador|saida[3]~3\ $ (GND))) # (!\FD|PC|data_s\(4) & (!\FD|Somador|saida[3]~3\ & VCC))
-- \FD|Somador|saida[4]~5\ = CARRY((\FD|PC|data_s\(4) & !\FD|Somador|saida[3]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(4),
	datad => VCC,
	cin => \FD|Somador|saida[3]~3\,
	combout => \FD|Somador|saida[4]~4_combout\,
	cout => \FD|Somador|saida[4]~5\);

\FD|Somador|saida[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador|saida[5]~6_combout\ = (\FD|PC|data_s\(5) & (!\FD|Somador|saida[4]~5\)) # (!\FD|PC|data_s\(5) & ((\FD|Somador|saida[4]~5\) # (GND)))
-- \FD|Somador|saida[5]~7\ = CARRY((!\FD|Somador|saida[4]~5\) # (!\FD|PC|data_s\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(5),
	datad => VCC,
	cin => \FD|Somador|saida[4]~5\,
	combout => \FD|Somador|saida[5]~6_combout\,
	cout => \FD|Somador|saida[5]~7\);

\FD|Somador|saida[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador|saida[6]~8_combout\ = (\FD|PC|data_s\(6) & (\FD|Somador|saida[5]~7\ $ (GND))) # (!\FD|PC|data_s\(6) & (!\FD|Somador|saida[5]~7\ & VCC))
-- \FD|Somador|saida[6]~9\ = CARRY((\FD|PC|data_s\(6) & !\FD|Somador|saida[5]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(6),
	datad => VCC,
	cin => \FD|Somador|saida[5]~7\,
	combout => \FD|Somador|saida[6]~8_combout\,
	cout => \FD|Somador|saida[6]~9\);

\FD|Somador|saida[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador|saida[7]~10_combout\ = (\FD|PC|data_s\(7) & (!\FD|Somador|saida[6]~9\)) # (!\FD|PC|data_s\(7) & ((\FD|Somador|saida[6]~9\) # (GND)))
-- \FD|Somador|saida[7]~11\ = CARRY((!\FD|Somador|saida[6]~9\) # (!\FD|PC|data_s\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(7),
	datad => VCC,
	cin => \FD|Somador|saida[6]~9\,
	combout => \FD|Somador|saida[7]~10_combout\,
	cout => \FD|Somador|saida[7]~11\);

\FD|Somador_imediato|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador_imediato|Add0~0_combout\ = (\FD|ROM|memROM~7_combout\ & (\FD|Somador|saida[2]~0_combout\ $ (VCC))) # (!\FD|ROM|memROM~7_combout\ & (\FD|Somador|saida[2]~0_combout\ & VCC))
-- \FD|Somador_imediato|Add0~1\ = CARRY((\FD|ROM|memROM~7_combout\ & \FD|Somador|saida[2]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~7_combout\,
	datab => \FD|Somador|saida[2]~0_combout\,
	datad => VCC,
	combout => \FD|Somador_imediato|Add0~0_combout\,
	cout => \FD|Somador_imediato|Add0~1\);

\FD|Somador_imediato|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador_imediato|Add0~2_combout\ = (\FD|ROM|memROM~14_combout\ & ((\FD|Somador|saida[3]~2_combout\ & (\FD|Somador_imediato|Add0~1\ & VCC)) # (!\FD|Somador|saida[3]~2_combout\ & (!\FD|Somador_imediato|Add0~1\)))) # (!\FD|ROM|memROM~14_combout\ & 
-- ((\FD|Somador|saida[3]~2_combout\ & (!\FD|Somador_imediato|Add0~1\)) # (!\FD|Somador|saida[3]~2_combout\ & ((\FD|Somador_imediato|Add0~1\) # (GND)))))
-- \FD|Somador_imediato|Add0~3\ = CARRY((\FD|ROM|memROM~14_combout\ & (!\FD|Somador|saida[3]~2_combout\ & !\FD|Somador_imediato|Add0~1\)) # (!\FD|ROM|memROM~14_combout\ & ((!\FD|Somador_imediato|Add0~1\) # (!\FD|Somador|saida[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~14_combout\,
	datab => \FD|Somador|saida[3]~2_combout\,
	datad => VCC,
	cin => \FD|Somador_imediato|Add0~1\,
	combout => \FD|Somador_imediato|Add0~2_combout\,
	cout => \FD|Somador_imediato|Add0~3\);

\FD|Somador_imediato|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador_imediato|Add0~4_combout\ = ((\FD|ROM|memROM~12_combout\ $ (\FD|Somador|saida[4]~4_combout\ $ (!\FD|Somador_imediato|Add0~3\)))) # (GND)
-- \FD|Somador_imediato|Add0~5\ = CARRY((\FD|ROM|memROM~12_combout\ & ((\FD|Somador|saida[4]~4_combout\) # (!\FD|Somador_imediato|Add0~3\))) # (!\FD|ROM|memROM~12_combout\ & (\FD|Somador|saida[4]~4_combout\ & !\FD|Somador_imediato|Add0~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~12_combout\,
	datab => \FD|Somador|saida[4]~4_combout\,
	datad => VCC,
	cin => \FD|Somador_imediato|Add0~3\,
	combout => \FD|Somador_imediato|Add0~4_combout\,
	cout => \FD|Somador_imediato|Add0~5\);

\FD|Somador_imediato|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador_imediato|Add0~6_combout\ = (\FD|ROM|memROM~10_combout\ & ((\FD|Somador|saida[5]~6_combout\ & (!\FD|Somador_imediato|Add0~5\)) # (!\FD|Somador|saida[5]~6_combout\ & ((\FD|Somador_imediato|Add0~5\) # (GND))))) # (!\FD|ROM|memROM~10_combout\ & 
-- ((\FD|Somador|saida[5]~6_combout\ & (\FD|Somador_imediato|Add0~5\ & VCC)) # (!\FD|Somador|saida[5]~6_combout\ & (!\FD|Somador_imediato|Add0~5\))))
-- \FD|Somador_imediato|Add0~7\ = CARRY((\FD|ROM|memROM~10_combout\ & ((!\FD|Somador_imediato|Add0~5\) # (!\FD|Somador|saida[5]~6_combout\))) # (!\FD|ROM|memROM~10_combout\ & (!\FD|Somador|saida[5]~6_combout\ & !\FD|Somador_imediato|Add0~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~10_combout\,
	datab => \FD|Somador|saida[5]~6_combout\,
	datad => VCC,
	cin => \FD|Somador_imediato|Add0~5\,
	combout => \FD|Somador_imediato|Add0~6_combout\,
	cout => \FD|Somador_imediato|Add0~7\);

\FD|Somador_imediato|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador_imediato|Add0~8_combout\ = ((\FD|ROM|memROM~8_combout\ $ (\FD|Somador|saida[6]~8_combout\ $ (!\FD|Somador_imediato|Add0~7\)))) # (GND)
-- \FD|Somador_imediato|Add0~9\ = CARRY((\FD|ROM|memROM~8_combout\ & ((\FD|Somador|saida[6]~8_combout\) # (!\FD|Somador_imediato|Add0~7\))) # (!\FD|ROM|memROM~8_combout\ & (\FD|Somador|saida[6]~8_combout\ & !\FD|Somador_imediato|Add0~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~8_combout\,
	datab => \FD|Somador|saida[6]~8_combout\,
	datad => VCC,
	cin => \FD|Somador_imediato|Add0~7\,
	combout => \FD|Somador_imediato|Add0~8_combout\,
	cout => \FD|Somador_imediato|Add0~9\);

\FD|Somador_imediato|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador_imediato|Add0~10_combout\ = (\FD|ROM|memROM~5_combout\ & ((\FD|Somador|saida[7]~10_combout\ & (\FD|Somador_imediato|Add0~9\ & VCC)) # (!\FD|Somador|saida[7]~10_combout\ & (!\FD|Somador_imediato|Add0~9\)))) # (!\FD|ROM|memROM~5_combout\ & 
-- ((\FD|Somador|saida[7]~10_combout\ & (!\FD|Somador_imediato|Add0~9\)) # (!\FD|Somador|saida[7]~10_combout\ & ((\FD|Somador_imediato|Add0~9\) # (GND)))))
-- \FD|Somador_imediato|Add0~11\ = CARRY((\FD|ROM|memROM~5_combout\ & (!\FD|Somador|saida[7]~10_combout\ & !\FD|Somador_imediato|Add0~9\)) # (!\FD|ROM|memROM~5_combout\ & ((!\FD|Somador_imediato|Add0~9\) # (!\FD|Somador|saida[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~5_combout\,
	datab => \FD|Somador|saida[7]~10_combout\,
	datad => VCC,
	cin => \FD|Somador_imediato|Add0~9\,
	combout => \FD|Somador_imediato|Add0~10_combout\,
	cout => \FD|Somador_imediato|Add0~11\);

\FD|ROM|memROM~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ROM|memROM~1_combout\ = (\FD|PC|data_s\(3)) # ((\FD|PC|data_s\(4)) # ((\FD|PC|data_s\(2) & \FD|PC|data_s\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(2),
	datab => \FD|PC|data_s\(3),
	datac => \FD|PC|data_s\(4),
	datad => \FD|PC|data_s\(5),
	combout => \FD|ROM|memROM~1_combout\);

\UC|pontosDeControle[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|pontosDeControle[8]~12_combout\ = (\FD|ROM|memROM~0_combout\ & (!\FD|PC|data_s\(3) & (!\FD|PC|data_s\(4) & !\FD|ROM|memROM~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~0_combout\,
	datab => \FD|PC|data_s\(3),
	datac => \FD|PC|data_s\(4),
	datad => \FD|ROM|memROM~1_combout\,
	combout => \UC|pontosDeControle[8]~12_combout\);

\UC|pontosDeControle[9]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|pontosDeControle[9]~13_combout\ = (\FD|ROM|memROM~8_combout\ & ((\FD|PC|data_s\(6)) # ((\FD|PC|data_s\(7)) # (\FD|ROM|memROM~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~8_combout\,
	datab => \FD|PC|data_s\(6),
	datac => \FD|PC|data_s\(7),
	datad => \FD|ROM|memROM~1_combout\,
	combout => \UC|pontosDeControle[9]~13_combout\);

\FD|UCULA|ALUctr[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|UCULA|ALUctr[2]~2_combout\ = (\FD|ROM|memROM~5_combout\ & (\FD|ROM|memROM~10_combout\ & (!\FD|ROM|memROM~7_combout\ & !\FD|ROM|memROM~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~5_combout\,
	datab => \FD|ROM|memROM~10_combout\,
	datac => \FD|ROM|memROM~7_combout\,
	datad => \FD|ROM|memROM~12_combout\,
	combout => \FD|UCULA|ALUctr[2]~2_combout\);

\FD|UCULA|ALUctr[1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|UCULA|ALUctr[1]~4_combout\ = (\UC|pontosDeControle[8]~12_combout\) # ((\UC|pontosDeControle[9]~13_combout\) # ((\FD|UCULA|ALUctr[2]~2_combout\ & !\FD|ROM|memROM~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|pontosDeControle[8]~12_combout\,
	datab => \UC|pontosDeControle[9]~13_combout\,
	datac => \FD|UCULA|ALUctr[2]~2_combout\,
	datad => \FD|ROM|memROM~8_combout\,
	combout => \FD|UCULA|ALUctr[1]~4_combout\);

\FD|BR|bancoReg~1182\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1182_combout\ = !\FD|mux_Ula_Memoria|saida[3]~39_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Ula_Memoria|saida[3]~39_combout\,
	combout => \FD|BR|bancoReg~1182_combout\);

\UC|Equal3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|Equal3~3_combout\ = (\FD|PC|data_s\(2) & (!\FD|PC|data_s\(4) & !\FD|PC|data_s\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(2),
	datab => \FD|PC|data_s\(4),
	datac => \FD|PC|data_s\(3),
	combout => \UC|Equal3~3_combout\);

\UC|Equal3~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|Equal3~12_combout\ = (\UC|Equal3~3_combout\ & (!\FD|PC|data_s\(7) & (!\FD|PC|data_s\(6) & !\FD|PC|data_s\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|Equal3~3_combout\,
	datab => \FD|PC|data_s\(7),
	datac => \FD|PC|data_s\(6),
	datad => \FD|PC|data_s\(5),
	combout => \UC|Equal3~12_combout\);

\FD|ROM|memROM~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ROM|memROM~18_combout\ = (\FD|ROM|memROM~0_combout\ & (!\FD|PC|data_s\(3) & !\FD|PC|data_s\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~0_combout\,
	datac => \FD|PC|data_s\(3),
	datad => \FD|PC|data_s\(4),
	combout => \FD|ROM|memROM~18_combout\);

\FD|ROM|memROM~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ROM|memROM~17_combout\ = (!\FD|PC|data_s\(6) & (!\FD|PC|data_s\(7) & !\FD|ROM|memROM~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|PC|data_s\(6),
	datac => \FD|PC|data_s\(7),
	datad => \FD|ROM|memROM~1_combout\,
	combout => \FD|ROM|memROM~17_combout\);

\FD|ROM|memROM~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ROM|memROM~19_combout\ = (\FD|ROM|memROM~0_combout\ & (!\FD|PC|data_s\(2) & (!\FD|PC|data_s\(3) & !\FD|PC|data_s\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~0_combout\,
	datab => \FD|PC|data_s\(2),
	datac => \FD|PC|data_s\(3),
	datad => \FD|PC|data_s\(4),
	combout => \FD|ROM|memROM~19_combout\);

\UC|Equal4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|Equal4~0_combout\ = (\FD|ROM|memROM~18_combout\) # ((\FD|ROM|memROM~17_combout\) # ((\FD|ROM|memROM~8_combout\) # (\FD|ROM|memROM~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~18_combout\,
	datab => \FD|ROM|memROM~17_combout\,
	datac => \FD|ROM|memROM~8_combout\,
	datad => \FD|ROM|memROM~19_combout\,
	combout => \UC|Equal4~0_combout\);

\FD|BR|bancoReg~1171\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1171_combout\ = (\UC|Equal4~0_combout\ & (\FD|ROM|memROM~0_combout\ & (\UC|Equal3~12_combout\))) # (!\UC|Equal4~0_combout\ & (((\FD|ROM|memROM~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~0_combout\,
	datab => \UC|Equal3~12_combout\,
	datac => \FD|ROM|memROM~5_combout\,
	datad => \UC|Equal4~0_combout\,
	combout => \FD|BR|bancoReg~1171_combout\);

\FD|ROM|memROM~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ROM|memROM~2_combout\ = (\FD|PC|data_s\(5)) # ((\FD|PC|data_s\(2) & ((!\FD|PC|data_s\(4)) # (!\FD|PC|data_s\(3)))) # (!\FD|PC|data_s\(2) & ((\FD|PC|data_s\(3)) # (\FD|PC|data_s\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(2),
	datab => \FD|PC|data_s\(3),
	datac => \FD|PC|data_s\(4),
	datad => \FD|PC|data_s\(5),
	combout => \FD|ROM|memROM~2_combout\);

\FD|ROM|memROM~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ROM|memROM~3_combout\ = (!\FD|PC|data_s\(6) & (!\FD|PC|data_s\(7) & !\FD|ROM|memROM~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(6),
	datab => \FD|PC|data_s\(7),
	datac => \FD|ROM|memROM~2_combout\,
	combout => \FD|ROM|memROM~3_combout\);

\FD|BR|bancoReg~1172\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1172_combout\ = (\FD|BR|bancoReg~1171_combout\ & (((!\FD|ROM|memROM~3_combout\ & !\FD|ROM|memROM~5_combout\)) # (!\UC|Equal4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1171_combout\,
	datab => \FD|ROM|memROM~3_combout\,
	datac => \FD|ROM|memROM~5_combout\,
	datad => \UC|Equal4~0_combout\,
	combout => \FD|BR|bancoReg~1172_combout\);

\FD|BR|bancoReg~297\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|bancoReg~1182_combout\,
	ena => \FD|BR|bancoReg~1172_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~297_q\);

\FD|BR|bancoReg~1183\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1183_combout\ = !\FD|mux_Ula_Memoria|saida[3]~39_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Ula_Memoria|saida[3]~39_combout\,
	combout => \FD|BR|bancoReg~1183_combout\);

\FD|BR|bancoReg~1173\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1173_combout\ = (\FD|ROM|memROM~5_combout\ & (\UC|Equal4~0_combout\ & (\FD|BR|bancoReg~1171_combout\ & \FD|ROM|memROM~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~5_combout\,
	datab => \UC|Equal4~0_combout\,
	datac => \FD|BR|bancoReg~1171_combout\,
	datad => \FD|ROM|memROM~3_combout\,
	combout => \FD|BR|bancoReg~1173_combout\);

\FD|BR|bancoReg~393\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|bancoReg~1183_combout\,
	ena => \FD|BR|bancoReg~1173_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~393_q\);

\FD|BR|bancoReg~1184\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1184_combout\ = !\FD|mux_Ula_Memoria|saida[3]~39_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Ula_Memoria|saida[3]~39_combout\,
	combout => \FD|BR|bancoReg~1184_combout\);

\FD|BR|bancoReg~1174\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1174_combout\ = (\UC|Equal4~0_combout\ & (\FD|BR|bancoReg~1171_combout\ & (\FD|ROM|memROM~3_combout\ & !\FD|ROM|memROM~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|Equal4~0_combout\,
	datab => \FD|BR|bancoReg~1171_combout\,
	datac => \FD|ROM|memROM~3_combout\,
	datad => \FD|ROM|memROM~5_combout\,
	combout => \FD|BR|bancoReg~1174_combout\);

\FD|BR|bancoReg~329\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|bancoReg~1184_combout\,
	ena => \FD|BR|bancoReg~1174_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~329_q\);

\FD|BR|bancoReg~1085\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1085_combout\ = (\FD|ROM|memROM~3_combout\ & ((\FD|ROM|memROM~5_combout\ & (!\FD|BR|bancoReg~393_q\)) # (!\FD|ROM|memROM~5_combout\ & ((!\FD|BR|bancoReg~329_q\))))) # (!\FD|ROM|memROM~3_combout\ & (((\FD|ROM|memROM~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~3_combout\,
	datab => \FD|BR|bancoReg~393_q\,
	datac => \FD|ROM|memROM~5_combout\,
	datad => \FD|BR|bancoReg~329_q\,
	combout => \FD|BR|bancoReg~1085_combout\);

\FD|BR|bancoReg~1185\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1185_combout\ = !\FD|mux_Ula_Memoria|saida[3]~39_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Ula_Memoria|saida[3]~39_combout\,
	combout => \FD|BR|bancoReg~1185_combout\);

\FD|BR|bancoReg~1175\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1175_combout\ = (!\FD|ROM|memROM~3_combout\ & (\FD|ROM|memROM~5_combout\ & (\UC|Equal4~0_combout\ & \FD|BR|bancoReg~1171_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~3_combout\,
	datab => \FD|ROM|memROM~5_combout\,
	datac => \UC|Equal4~0_combout\,
	datad => \FD|BR|bancoReg~1171_combout\,
	combout => \FD|BR|bancoReg~1175_combout\);

\FD|BR|bancoReg~361\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|bancoReg~1185_combout\,
	ena => \FD|BR|bancoReg~1175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~361_q\);

\FD|BR|bancoReg~1086\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1086_combout\ = (\FD|ROM|memROM~3_combout\ & (((\FD|BR|bancoReg~1085_combout\)))) # (!\FD|ROM|memROM~3_combout\ & ((\FD|BR|bancoReg~1085_combout\ & ((!\FD|BR|bancoReg~361_q\))) # (!\FD|BR|bancoReg~1085_combout\ & 
-- (!\FD|BR|bancoReg~297_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000111110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~297_q\,
	datab => \FD|ROM|memROM~3_combout\,
	datac => \FD|BR|bancoReg~1085_combout\,
	datad => \FD|BR|bancoReg~361_q\,
	combout => \FD|BR|bancoReg~1086_combout\);

\FD|BR|Equal1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|Equal1~2_combout\ = (!\FD|ROM|memROM~3_combout\ & (!\FD|ROM|memROM~0_combout\ & ((\FD|PC|data_s\(7)) # (!\FD|ROM|memROM~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~4_combout\,
	datab => \FD|PC|data_s\(7),
	datac => \FD|ROM|memROM~3_combout\,
	datad => \FD|ROM|memROM~0_combout\,
	combout => \FD|BR|Equal1~2_combout\);

\FD|BR|saidaB[3]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|saidaB[3]~19_combout\ = (\FD|ROM|memROM~0_combout\ & (\FD|BR|bancoReg~1086_combout\)) # (!\FD|ROM|memROM~0_combout\ & (((\FD|BR|bancoReg~1084_combout\ & !\FD|BR|Equal1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1086_combout\,
	datab => \FD|ROM|memROM~0_combout\,
	datac => \FD|BR|bancoReg~1084_combout\,
	datad => \FD|BR|Equal1~2_combout\,
	combout => \FD|BR|saidaB[3]~19_combout\);

\FD|BR|bancoReg~1065\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1065_combout\ = (\FD|PC|data_s\(4)) # ((\FD|PC|data_s\(3)) # (\FD|PC|data_s\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(4),
	datab => \FD|PC|data_s\(3),
	datac => \FD|PC|data_s\(2),
	combout => \FD|BR|bancoReg~1065_combout\);

\FD|BR|bancoReg~1176\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1176_combout\ = (\FD|PC|data_s\(7)) # ((\FD|PC|data_s\(6)) # ((\FD|BR|bancoReg~1065_combout\ & \FD|PC|data_s\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1065_combout\,
	datab => \FD|PC|data_s\(5),
	datac => \FD|PC|data_s\(7),
	datad => \FD|PC|data_s\(6),
	combout => \FD|BR|bancoReg~1176_combout\);

\FD|BR|bancoReg~42\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[4]~40_combout\,
	ena => \FD|BR|bancoReg~1176_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~42_q\);

\FD|BR|bancoReg~1076\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1076_combout\ = (\FD|ROM|memROM~4_combout\ & (!\FD|PC|data_s\(7) & ((\FD|ROM|memROM~2_combout\) # (\FD|PC|data_s\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~4_combout\,
	datab => \FD|PC|data_s\(7),
	datac => \FD|ROM|memROM~2_combout\,
	datad => \FD|PC|data_s\(6),
	combout => \FD|BR|bancoReg~1076_combout\);

\FD|BR|bancoReg~1089\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1089_combout\ = (\FD|BR|bancoReg~1076_combout\ & ((\FD|ROM|memROM~3_combout\))) # (!\FD|BR|bancoReg~1076_combout\ & (\FD|BR|bancoReg~42_q\ & !\FD|ROM|memROM~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~42_q\,
	datac => \FD|BR|bancoReg~1076_combout\,
	datad => \FD|ROM|memROM~3_combout\,
	combout => \FD|BR|bancoReg~1089_combout\);

\FD|BR|saidaB[4]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|saidaB[4]~20_combout\ = (\FD|ROM|memROM~0_combout\ & (\FD|BR|bancoReg~1088_combout\)) # (!\FD|ROM|memROM~0_combout\ & (((\FD|BR|bancoReg~1089_combout\ & !\FD|BR|Equal1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1088_combout\,
	datab => \FD|ROM|memROM~0_combout\,
	datac => \FD|BR|bancoReg~1089_combout\,
	datad => \FD|BR|Equal1~2_combout\,
	combout => \FD|BR|saidaB[4]~20_combout\);

\FD|RAM|ram~1387\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[4]~20_combout\,
	ena => \FD|RAM|ram~3433_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1387_q\);

\FD|BR|bancoReg~45\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[7]~43_combout\,
	ena => \FD|BR|bancoReg~1176_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~45_q\);

\FD|BR|bancoReg~1098\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1098_combout\ = (\FD|BR|bancoReg~45_q\ & (!\FD|ROM|memROM~3_combout\ & ((\FD|PC|data_s\(7)) # (!\FD|ROM|memROM~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~45_q\,
	datab => \FD|ROM|memROM~3_combout\,
	datac => \FD|PC|data_s\(7),
	datad => \FD|ROM|memROM~4_combout\,
	combout => \FD|BR|bancoReg~1098_combout\);

\FD|BR|saidaB[7]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|saidaB[7]~23_combout\ = (\FD|ROM|memROM~0_combout\ & (\FD|BR|bancoReg~1097_combout\)) # (!\FD|ROM|memROM~0_combout\ & (((\FD|BR|bancoReg~1098_combout\ & !\FD|BR|Equal1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1097_combout\,
	datab => \FD|ROM|memROM~0_combout\,
	datac => \FD|BR|bancoReg~1098_combout\,
	datad => \FD|BR|Equal1~2_combout\,
	combout => \FD|BR|saidaB[7]~23_combout\);

\FD|RAM|ram~718\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[7]~23_combout\,
	ena => \FD|RAM|ram~3465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~718_q\);

\FD|BR|bancoReg~299\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[5]~41_combout\,
	ena => \FD|BR|bancoReg~1172_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~299_q\);

\FD|BR|bancoReg~395\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[5]~41_combout\,
	ena => \FD|BR|bancoReg~1173_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~395_q\);

\FD|BR|bancoReg~331\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[5]~41_combout\,
	ena => \FD|BR|bancoReg~1174_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~331_q\);

\FD|BR|bancoReg~1091\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1091_combout\ = (\FD|ROM|memROM~3_combout\ & ((\FD|ROM|memROM~5_combout\ & (\FD|BR|bancoReg~395_q\)) # (!\FD|ROM|memROM~5_combout\ & ((\FD|BR|bancoReg~331_q\))))) # (!\FD|ROM|memROM~3_combout\ & (((\FD|ROM|memROM~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~3_combout\,
	datab => \FD|BR|bancoReg~395_q\,
	datac => \FD|ROM|memROM~5_combout\,
	datad => \FD|BR|bancoReg~331_q\,
	combout => \FD|BR|bancoReg~1091_combout\);

\FD|BR|bancoReg~363\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[5]~41_combout\,
	ena => \FD|BR|bancoReg~1175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~363_q\);

\FD|BR|bancoReg~1092\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1092_combout\ = (\FD|ROM|memROM~3_combout\ & (((\FD|BR|bancoReg~1091_combout\)))) # (!\FD|ROM|memROM~3_combout\ & ((\FD|BR|bancoReg~1091_combout\ & ((\FD|BR|bancoReg~363_q\))) # (!\FD|BR|bancoReg~1091_combout\ & (\FD|BR|bancoReg~299_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~299_q\,
	datab => \FD|ROM|memROM~3_combout\,
	datac => \FD|BR|bancoReg~1091_combout\,
	datad => \FD|BR|bancoReg~363_q\,
	combout => \FD|BR|bancoReg~1092_combout\);

\FD|BR|saidaB[5]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|saidaB[5]~21_combout\ = (\FD|ROM|memROM~0_combout\ & (\FD|BR|bancoReg~1092_combout\)) # (!\FD|ROM|memROM~0_combout\ & (((\FD|BR|bancoReg~1090_combout\ & !\FD|BR|Equal1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1092_combout\,
	datab => \FD|ROM|memROM~0_combout\,
	datac => \FD|BR|bancoReg~1090_combout\,
	datad => \FD|BR|Equal1~2_combout\,
	combout => \FD|BR|saidaB[5]~21_combout\);

\FD|RAM|ram~716\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[5]~21_combout\,
	ena => \FD|RAM|ram~3465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~716_q\);

\FD|RAM|ram~844\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[5]~21_combout\,
	ena => \FD|RAM|ram~3466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~844_q\);

\FD|RAM|ram~3450\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3450_combout\ = (\FD|ULA|Add2~9_combout\ & (!\FD|ULA|Add2~12_combout\ & (!\FD|ULA|Add2~15_combout\ & !\FD|ULA|Add2~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|ULA|Add2~18_combout\,
	combout => \FD|RAM|ram~3450_combout\);

\FD|BR|bancoReg~44\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[6]~42_combout\,
	ena => \FD|BR|bancoReg~1176_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~44_q\);

\FD|BR|bancoReg~1095\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1095_combout\ = (\FD|BR|bancoReg~44_q\ & (!\FD|ROM|memROM~3_combout\ & ((\FD|PC|data_s\(7)) # (!\FD|ROM|memROM~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~44_q\,
	datab => \FD|ROM|memROM~3_combout\,
	datac => \FD|PC|data_s\(7),
	datad => \FD|ROM|memROM~4_combout\,
	combout => \FD|BR|bancoReg~1095_combout\);

\FD|BR|saidaB[6]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|saidaB[6]~22_combout\ = (\FD|ROM|memROM~0_combout\ & (\FD|BR|bancoReg~1094_combout\)) # (!\FD|ROM|memROM~0_combout\ & (((\FD|BR|bancoReg~1095_combout\ & !\FD|BR|Equal1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1094_combout\,
	datab => \FD|ROM|memROM~0_combout\,
	datac => \FD|BR|bancoReg~1095_combout\,
	datad => \FD|BR|Equal1~2_combout\,
	combout => \FD|BR|saidaB[6]~22_combout\);

\FD|RAM|ram~1389\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[6]~22_combout\,
	ena => \FD|RAM|ram~3433_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1389_q\);

\FD|RAM|ram~1357\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[6]~22_combout\,
	ena => \FD|RAM|ram~3435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1357_q\);

\FD|RAM|ram~3436\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3436_combout\ = (!\FD|ULA|Add2~9_combout\ & (!\FD|ULA|Add2~12_combout\ & (!\FD|ULA|Add2~15_combout\ & \FD|ULA|Add2~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|ULA|Add2~18_combout\,
	combout => \FD|RAM|ram~3436_combout\);

\FD|RAM|ram~3437\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3437_combout\ = (\FD|RAM|ram~3432_combout\ & \FD|RAM|ram~3436_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3432_combout\,
	datab => \FD|RAM|ram~3436_combout\,
	combout => \FD|RAM|ram~3437_combout\);

\FD|RAM|ram~1325\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[6]~22_combout\,
	ena => \FD|RAM|ram~3437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1325_q\);

\FD|RAM|ram~2339\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2339_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~1357_q\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~1325_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~1357_q\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~1325_q\,
	combout => \FD|RAM|ram~2339_combout\);

\FD|RAM|ram~3438\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3438_combout\ = (\FD|ULA|Add2~9_combout\ & (\FD|ULA|Add2~12_combout\ & (!\FD|ULA|Add2~15_combout\ & \FD|ULA|Add2~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|ULA|Add2~18_combout\,
	combout => \FD|RAM|ram~3438_combout\);

\FD|RAM|ram~3439\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3439_combout\ = (\FD|RAM|ram~3432_combout\ & \FD|RAM|ram~3438_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3432_combout\,
	datab => \FD|RAM|ram~3438_combout\,
	combout => \FD|RAM|ram~3439_combout\);

\FD|RAM|ram~1421\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[6]~22_combout\,
	ena => \FD|RAM|ram~3439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1421_q\);

\FD|RAM|ram~2340\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2340_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~2339_combout\ & ((\FD|RAM|ram~1421_q\))) # (!\FD|RAM|ram~2339_combout\ & (\FD|RAM|ram~1389_q\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~2339_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1389_q\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~2339_combout\,
	datad => \FD|RAM|ram~1421_q\,
	combout => \FD|RAM|ram~2340_combout\);

\FD|RAM|ram~3441\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3441_combout\ = (\FD|RAM|ram~3432_combout\ & \FD|RAM|ram~3440_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3432_combout\,
	datab => \FD|RAM|ram~3440_combout\,
	combout => \FD|RAM|ram~3441_combout\);

\FD|RAM|ram~1229\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[6]~22_combout\,
	ena => \FD|RAM|ram~3441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1229_q\);

\FD|RAM|ram~3443\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3443_combout\ = (\FD|RAM|ram~3432_combout\ & \FD|RAM|ram~3442_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3432_combout\,
	datab => \FD|RAM|ram~3442_combout\,
	combout => \FD|RAM|ram~3443_combout\);

\FD|RAM|ram~1261\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[6]~22_combout\,
	ena => \FD|RAM|ram~3443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1261_q\);

\FD|RAM|ram~3444\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3444_combout\ = (!\FD|ULA|Add2~9_combout\ & (!\FD|ULA|Add2~12_combout\ & (\FD|ULA|Add2~15_combout\ & !\FD|ULA|Add2~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|ULA|Add2~18_combout\,
	combout => \FD|RAM|ram~3444_combout\);

\FD|RAM|ram~3445\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3445_combout\ = (\FD|RAM|ram~3432_combout\ & \FD|RAM|ram~3444_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3432_combout\,
	datab => \FD|RAM|ram~3444_combout\,
	combout => \FD|RAM|ram~3445_combout\);

\FD|RAM|ram~1197\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[6]~22_combout\,
	ena => \FD|RAM|ram~3445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1197_q\);

\FD|RAM|ram~2341\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2341_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~1261_q\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~1197_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~1261_q\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~1197_q\,
	combout => \FD|RAM|ram~2341_combout\);

\FD|RAM|ram~3446\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3446_combout\ = (\FD|ULA|Add2~9_combout\ & (\FD|ULA|Add2~12_combout\ & (\FD|ULA|Add2~15_combout\ & !\FD|ULA|Add2~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|ULA|Add2~18_combout\,
	combout => \FD|RAM|ram~3446_combout\);

\FD|RAM|ram~3447\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3447_combout\ = (\FD|RAM|ram~3432_combout\ & \FD|RAM|ram~3446_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3432_combout\,
	datab => \FD|RAM|ram~3446_combout\,
	combout => \FD|RAM|ram~3447_combout\);

\FD|RAM|ram~1293\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[6]~22_combout\,
	ena => \FD|RAM|ram~3447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1293_q\);

\FD|RAM|ram~2342\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2342_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~2341_combout\ & ((\FD|RAM|ram~1293_q\))) # (!\FD|RAM|ram~2341_combout\ & (\FD|RAM|ram~1229_q\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~2341_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1229_q\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~2341_combout\,
	datad => \FD|RAM|ram~1293_q\,
	combout => \FD|RAM|ram~2342_combout\);

\FD|RAM|ram~3448\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3448_combout\ = (!\FD|ULA|Add2~9_combout\ & (\FD|ULA|Add2~12_combout\ & (!\FD|ULA|Add2~15_combout\ & !\FD|ULA|Add2~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|ULA|Add2~18_combout\,
	combout => \FD|RAM|ram~3448_combout\);

\FD|RAM|ram~3449\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3449_combout\ = (\FD|RAM|ram~3432_combout\ & \FD|RAM|ram~3448_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3432_combout\,
	datab => \FD|RAM|ram~3448_combout\,
	combout => \FD|RAM|ram~3449_combout\);

\FD|RAM|ram~1133\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[6]~22_combout\,
	ena => \FD|RAM|ram~3449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1133_q\);

\FD|RAM|ram~3451\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3451_combout\ = (\FD|RAM|ram~3432_combout\ & \FD|RAM|ram~3450_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3432_combout\,
	datab => \FD|RAM|ram~3450_combout\,
	combout => \FD|RAM|ram~3451_combout\);

\FD|RAM|ram~1101\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[6]~22_combout\,
	ena => \FD|RAM|ram~3451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1101_q\);

\FD|RAM|ram~3452\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3452_combout\ = (!\FD|ULA|Add2~9_combout\ & (!\FD|ULA|Add2~12_combout\ & (!\FD|ULA|Add2~15_combout\ & !\FD|ULA|Add2~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|ULA|Add2~18_combout\,
	combout => \FD|RAM|ram~3452_combout\);

\FD|RAM|ram~3453\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3453_combout\ = (\FD|RAM|ram~3432_combout\ & \FD|RAM|ram~3452_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3432_combout\,
	datab => \FD|RAM|ram~3452_combout\,
	combout => \FD|RAM|ram~3453_combout\);

\FD|RAM|ram~1069\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[6]~22_combout\,
	ena => \FD|RAM|ram~3453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1069_q\);

\FD|RAM|ram~2343\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2343_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~1101_q\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~1069_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~1101_q\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~1069_q\,
	combout => \FD|RAM|ram~2343_combout\);

\FD|RAM|ram~3454\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3454_combout\ = (\FD|ULA|Add2~9_combout\ & (\FD|ULA|Add2~12_combout\ & (!\FD|ULA|Add2~15_combout\ & !\FD|ULA|Add2~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|ULA|Add2~18_combout\,
	combout => \FD|RAM|ram~3454_combout\);

\FD|RAM|ram~3455\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3455_combout\ = (\FD|RAM|ram~3432_combout\ & \FD|RAM|ram~3454_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3432_combout\,
	datab => \FD|RAM|ram~3454_combout\,
	combout => \FD|RAM|ram~3455_combout\);

\FD|RAM|ram~1165\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[6]~22_combout\,
	ena => \FD|RAM|ram~3455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1165_q\);

\FD|RAM|ram~2344\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2344_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~2343_combout\ & ((\FD|RAM|ram~1165_q\))) # (!\FD|RAM|ram~2343_combout\ & (\FD|RAM|ram~1133_q\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~2343_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1133_q\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~2343_combout\,
	datad => \FD|RAM|ram~1165_q\,
	combout => \FD|RAM|ram~2344_combout\);

\FD|RAM|ram~2345\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2345_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~2342_combout\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2344_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~2342_combout\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~2344_combout\,
	combout => \FD|RAM|ram~2345_combout\);

\FD|RAM|ram~3456\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3456_combout\ = (\FD|ULA|Add2~9_combout\ & (!\FD|ULA|Add2~12_combout\ & (\FD|ULA|Add2~15_combout\ & \FD|ULA|Add2~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|ULA|Add2~18_combout\,
	combout => \FD|RAM|ram~3456_combout\);

\FD|RAM|ram~3457\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3457_combout\ = (\FD|RAM|ram~3432_combout\ & \FD|RAM|ram~3456_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3432_combout\,
	datab => \FD|RAM|ram~3456_combout\,
	combout => \FD|RAM|ram~3457_combout\);

\FD|RAM|ram~1485\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[6]~22_combout\,
	ena => \FD|RAM|ram~3457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1485_q\);

\FD|RAM|ram~3458\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3458_combout\ = (!\FD|ULA|Add2~9_combout\ & (\FD|ULA|Add2~12_combout\ & (\FD|ULA|Add2~15_combout\ & \FD|ULA|Add2~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|ULA|Add2~18_combout\,
	combout => \FD|RAM|ram~3458_combout\);

\FD|RAM|ram~3459\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3459_combout\ = (\FD|RAM|ram~3432_combout\ & \FD|RAM|ram~3458_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3432_combout\,
	datab => \FD|RAM|ram~3458_combout\,
	combout => \FD|RAM|ram~3459_combout\);

\FD|RAM|ram~1517\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[6]~22_combout\,
	ena => \FD|RAM|ram~3459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1517_q\);

\FD|RAM|ram~3460\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3460_combout\ = (!\FD|ULA|Add2~9_combout\ & (!\FD|ULA|Add2~12_combout\ & (\FD|ULA|Add2~15_combout\ & \FD|ULA|Add2~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|ULA|Add2~18_combout\,
	combout => \FD|RAM|ram~3460_combout\);

\FD|RAM|ram~3461\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3461_combout\ = (\FD|RAM|ram~3432_combout\ & \FD|RAM|ram~3460_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3432_combout\,
	datab => \FD|RAM|ram~3460_combout\,
	combout => \FD|RAM|ram~3461_combout\);

\FD|RAM|ram~1453\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[6]~22_combout\,
	ena => \FD|RAM|ram~3461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1453_q\);

\FD|RAM|ram~2346\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2346_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~1517_q\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~1453_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~1517_q\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~1453_q\,
	combout => \FD|RAM|ram~2346_combout\);

\FD|RAM|ram~3462\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3462_combout\ = (\FD|ULA|Add2~9_combout\ & (\FD|ULA|Add2~12_combout\ & (\FD|ULA|Add2~15_combout\ & \FD|ULA|Add2~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|ULA|Add2~18_combout\,
	combout => \FD|RAM|ram~3462_combout\);

\FD|RAM|ram~3463\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3463_combout\ = (\FD|RAM|ram~3432_combout\ & \FD|RAM|ram~3462_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3432_combout\,
	datab => \FD|RAM|ram~3462_combout\,
	combout => \FD|RAM|ram~3463_combout\);

\FD|RAM|ram~1549\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[6]~22_combout\,
	ena => \FD|RAM|ram~3463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1549_q\);

\FD|RAM|ram~2347\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2347_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~2346_combout\ & ((\FD|RAM|ram~1549_q\))) # (!\FD|RAM|ram~2346_combout\ & (\FD|RAM|ram~1485_q\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~2346_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1485_q\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~2346_combout\,
	datad => \FD|RAM|ram~1549_q\,
	combout => \FD|RAM|ram~2347_combout\);

\FD|RAM|ram~2348\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2348_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2345_combout\ & ((\FD|RAM|ram~2347_combout\))) # (!\FD|RAM|ram~2345_combout\ & (\FD|RAM|ram~2340_combout\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~2345_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2340_combout\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~2345_combout\,
	datad => \FD|RAM|ram~2347_combout\,
	combout => \FD|RAM|ram~2348_combout\);

\FD|RAM|ram~717\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[6]~22_combout\,
	ena => \FD|RAM|ram~3465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~717_q\);

\FD|RAM|ram~845\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[6]~22_combout\,
	ena => \FD|RAM|ram~3466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~845_q\);

\FD|RAM|ram~589\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[6]~22_combout\,
	ena => \FD|RAM|ram~3467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~589_q\);

\FD|RAM|ram~2349\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2349_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~845_q\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~589_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~845_q\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~589_q\,
	combout => \FD|RAM|ram~2349_combout\);

\FD|RAM|ram~3468\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3468_combout\ = (\FD|RAM|ram~3456_combout\ & \FD|RAM|ram~3464_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3456_combout\,
	datab => \FD|RAM|ram~3464_combout\,
	combout => \FD|RAM|ram~3468_combout\);

\FD|RAM|ram~973\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[6]~22_combout\,
	ena => \FD|RAM|ram~3468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~973_q\);

\FD|RAM|ram~2350\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2350_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2349_combout\ & ((\FD|RAM|ram~973_q\))) # (!\FD|RAM|ram~2349_combout\ & (\FD|RAM|ram~717_q\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~2349_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~717_q\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~2349_combout\,
	datad => \FD|RAM|ram~973_q\,
	combout => \FD|RAM|ram~2350_combout\);

\FD|RAM|ram~3469\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3469_combout\ = (\FD|RAM|ram~3431_combout\ & \FD|RAM|ram~3464_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3431_combout\,
	datab => \FD|RAM|ram~3464_combout\,
	combout => \FD|RAM|ram~3469_combout\);

\FD|RAM|ram~877\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[6]~22_combout\,
	ena => \FD|RAM|ram~3469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~877_q\);

\FD|RAM|ram~749\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[6]~22_combout\,
	ena => \FD|RAM|ram~3470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~749_q\);

\FD|RAM|ram~3471\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3471_combout\ = (\FD|RAM|ram~3448_combout\ & \FD|RAM|ram~3464_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3448_combout\,
	datab => \FD|RAM|ram~3464_combout\,
	combout => \FD|RAM|ram~3471_combout\);

\FD|RAM|ram~621\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[6]~22_combout\,
	ena => \FD|RAM|ram~3471_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~621_q\);

\FD|RAM|ram~2351\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2351_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~749_q\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~621_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~749_q\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~621_q\,
	combout => \FD|RAM|ram~2351_combout\);

\FD|RAM|ram~3472\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3472_combout\ = (\FD|RAM|ram~3458_combout\ & \FD|RAM|ram~3464_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3458_combout\,
	datab => \FD|RAM|ram~3464_combout\,
	combout => \FD|RAM|ram~3472_combout\);

\FD|RAM|ram~1005\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[6]~22_combout\,
	ena => \FD|RAM|ram~3472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1005_q\);

\FD|RAM|ram~2352\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2352_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2351_combout\ & ((\FD|RAM|ram~1005_q\))) # (!\FD|RAM|ram~2351_combout\ & (\FD|RAM|ram~877_q\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~2351_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~877_q\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~2351_combout\,
	datad => \FD|RAM|ram~1005_q\,
	combout => \FD|RAM|ram~2352_combout\);

\FD|RAM|ram~3473\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3473_combout\ = (\FD|RAM|ram~3436_combout\ & \FD|RAM|ram~3464_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3436_combout\,
	datab => \FD|RAM|ram~3464_combout\,
	combout => \FD|RAM|ram~3473_combout\);

\FD|RAM|ram~813\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[6]~22_combout\,
	ena => \FD|RAM|ram~3473_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~813_q\);

\FD|RAM|ram~3474\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3474_combout\ = (\FD|RAM|ram~3444_combout\ & \FD|RAM|ram~3464_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3444_combout\,
	datab => \FD|RAM|ram~3464_combout\,
	combout => \FD|RAM|ram~3474_combout\);

\FD|RAM|ram~685\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[6]~22_combout\,
	ena => \FD|RAM|ram~3474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~685_q\);

\FD|RAM|ram~3475\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3475_combout\ = (\FD|RAM|ram~3452_combout\ & \FD|RAM|ram~3464_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3452_combout\,
	datab => \FD|RAM|ram~3464_combout\,
	combout => \FD|RAM|ram~3475_combout\);

\FD|RAM|ram~557\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[6]~22_combout\,
	ena => \FD|RAM|ram~3475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~557_q\);

\FD|RAM|ram~2353\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2353_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~685_q\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~557_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~685_q\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~557_q\,
	combout => \FD|RAM|ram~2353_combout\);

\FD|RAM|ram~3476\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3476_combout\ = (\FD|RAM|ram~3460_combout\ & \FD|RAM|ram~3464_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3460_combout\,
	datab => \FD|RAM|ram~3464_combout\,
	combout => \FD|RAM|ram~3476_combout\);

\FD|RAM|ram~941\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[6]~22_combout\,
	ena => \FD|RAM|ram~3476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~941_q\);

\FD|RAM|ram~2354\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2354_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2353_combout\ & ((\FD|RAM|ram~941_q\))) # (!\FD|RAM|ram~2353_combout\ & (\FD|RAM|ram~813_q\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~2353_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~813_q\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~2353_combout\,
	datad => \FD|RAM|ram~941_q\,
	combout => \FD|RAM|ram~2354_combout\);

\FD|RAM|ram~2355\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2355_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~2352_combout\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~2354_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~2352_combout\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~2354_combout\,
	combout => \FD|RAM|ram~2355_combout\);

\FD|RAM|ram~3477\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3477_combout\ = (\FD|RAM|ram~3446_combout\ & \FD|RAM|ram~3464_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3446_combout\,
	datab => \FD|RAM|ram~3464_combout\,
	combout => \FD|RAM|ram~3477_combout\);

\FD|RAM|ram~781\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[6]~22_combout\,
	ena => \FD|RAM|ram~3477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~781_q\);

\FD|RAM|ram~3478\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3478_combout\ = (\FD|RAM|ram~3438_combout\ & \FD|RAM|ram~3464_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3438_combout\,
	datab => \FD|RAM|ram~3464_combout\,
	combout => \FD|RAM|ram~3478_combout\);

\FD|RAM|ram~909\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[6]~22_combout\,
	ena => \FD|RAM|ram~3478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~909_q\);

\FD|RAM|ram~3479\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3479_combout\ = (\FD|RAM|ram~3454_combout\ & \FD|RAM|ram~3464_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3454_combout\,
	datab => \FD|RAM|ram~3464_combout\,
	combout => \FD|RAM|ram~3479_combout\);

\FD|RAM|ram~653\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[6]~22_combout\,
	ena => \FD|RAM|ram~3479_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~653_q\);

\FD|RAM|ram~2356\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2356_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~909_q\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~653_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~909_q\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~653_q\,
	combout => \FD|RAM|ram~2356_combout\);

\FD|RAM|ram~3480\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3480_combout\ = (\FD|RAM|ram~3462_combout\ & \FD|RAM|ram~3464_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3462_combout\,
	datab => \FD|RAM|ram~3464_combout\,
	combout => \FD|RAM|ram~3480_combout\);

\FD|RAM|ram~1037\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[6]~22_combout\,
	ena => \FD|RAM|ram~3480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1037_q\);

\FD|RAM|ram~2357\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2357_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2356_combout\ & ((\FD|RAM|ram~1037_q\))) # (!\FD|RAM|ram~2356_combout\ & (\FD|RAM|ram~781_q\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~2356_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~781_q\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~2356_combout\,
	datad => \FD|RAM|ram~1037_q\,
	combout => \FD|RAM|ram~2357_combout\);

\FD|RAM|ram~2358\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2358_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~2355_combout\ & ((\FD|RAM|ram~2357_combout\))) # (!\FD|RAM|ram~2355_combout\ & (\FD|RAM|ram~2350_combout\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~2355_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2350_combout\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~2355_combout\,
	datad => \FD|RAM|ram~2357_combout\,
	combout => \FD|RAM|ram~2358_combout\);

\FD|RAM|ram~3481\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3481_combout\ = (\FD|ROM|memROM~17_combout\ & (\FD|ROM|memROM~19_combout\ & (!\FD|ULA|Add2~21_combout\ & !\FD|ULA|Add2~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~17_combout\,
	datab => \FD|ROM|memROM~19_combout\,
	datac => \FD|ULA|Add2~21_combout\,
	datad => \FD|ULA|Add2~24_combout\,
	combout => \FD|RAM|ram~3481_combout\);

\FD|RAM|ram~3482\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3482_combout\ = (\FD|RAM|ram~3442_combout\ & \FD|RAM|ram~3481_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3442_combout\,
	datab => \FD|RAM|ram~3481_combout\,
	combout => \FD|RAM|ram~3482_combout\);

\FD|RAM|ram~237\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[6]~22_combout\,
	ena => \FD|RAM|ram~3482_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~237_q\);

\FD|RAM|ram~3483\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3483_combout\ = (\FD|RAM|ram~3440_combout\ & \FD|RAM|ram~3481_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3440_combout\,
	datab => \FD|RAM|ram~3481_combout\,
	combout => \FD|RAM|ram~3483_combout\);

\FD|RAM|ram~205\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[6]~22_combout\,
	ena => \FD|RAM|ram~3483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~205_q\);

\FD|RAM|ram~3484\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3484_combout\ = (\FD|RAM|ram~3444_combout\ & \FD|RAM|ram~3481_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3444_combout\,
	datab => \FD|RAM|ram~3481_combout\,
	combout => \FD|RAM|ram~3484_combout\);

\FD|RAM|ram~173\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[6]~22_combout\,
	ena => \FD|RAM|ram~3484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~173_q\);

\FD|RAM|ram~2359\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2359_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~205_q\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~173_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~205_q\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~173_q\,
	combout => \FD|RAM|ram~2359_combout\);

\FD|RAM|ram~3485\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3485_combout\ = (\FD|RAM|ram~3446_combout\ & \FD|RAM|ram~3481_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3446_combout\,
	datab => \FD|RAM|ram~3481_combout\,
	combout => \FD|RAM|ram~3485_combout\);

\FD|RAM|ram~269\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[6]~22_combout\,
	ena => \FD|RAM|ram~3485_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~269_q\);

\FD|RAM|ram~2360\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2360_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~2359_combout\ & ((\FD|RAM|ram~269_q\))) # (!\FD|RAM|ram~2359_combout\ & (\FD|RAM|ram~237_q\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~2359_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~237_q\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~2359_combout\,
	datad => \FD|RAM|ram~269_q\,
	combout => \FD|RAM|ram~2360_combout\);

\FD|RAM|ram~3486\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3486_combout\ = (\FD|RAM|ram~3434_combout\ & \FD|RAM|ram~3481_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3434_combout\,
	datab => \FD|RAM|ram~3481_combout\,
	combout => \FD|RAM|ram~3486_combout\);

\FD|RAM|ram~333\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[6]~22_combout\,
	ena => \FD|RAM|ram~3486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~333_q\);

\FD|RAM|ram~3487\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3487_combout\ = (\FD|RAM|ram~3431_combout\ & \FD|RAM|ram~3481_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3431_combout\,
	datab => \FD|RAM|ram~3481_combout\,
	combout => \FD|RAM|ram~3487_combout\);

\FD|RAM|ram~365\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[6]~22_combout\,
	ena => \FD|RAM|ram~3487_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~365_q\);

\FD|RAM|ram~3488\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3488_combout\ = (\FD|RAM|ram~3436_combout\ & \FD|RAM|ram~3481_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3436_combout\,
	datab => \FD|RAM|ram~3481_combout\,
	combout => \FD|RAM|ram~3488_combout\);

\FD|RAM|ram~301\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[6]~22_combout\,
	ena => \FD|RAM|ram~3488_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~301_q\);

\FD|RAM|ram~2361\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2361_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~365_q\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~301_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~365_q\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~301_q\,
	combout => \FD|RAM|ram~2361_combout\);

\FD|RAM|ram~3489\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3489_combout\ = (\FD|RAM|ram~3438_combout\ & \FD|RAM|ram~3481_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3438_combout\,
	datab => \FD|RAM|ram~3481_combout\,
	combout => \FD|RAM|ram~3489_combout\);

\FD|RAM|ram~397\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[6]~22_combout\,
	ena => \FD|RAM|ram~3489_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~397_q\);

\FD|RAM|ram~2362\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2362_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~2361_combout\ & ((\FD|RAM|ram~397_q\))) # (!\FD|RAM|ram~2361_combout\ & (\FD|RAM|ram~333_q\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~2361_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~333_q\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~2361_combout\,
	datad => \FD|RAM|ram~397_q\,
	combout => \FD|RAM|ram~2362_combout\);

\FD|RAM|ram~3490\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3490_combout\ = (\FD|RAM|ram~3450_combout\ & \FD|RAM|ram~3481_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3450_combout\,
	datab => \FD|RAM|ram~3481_combout\,
	combout => \FD|RAM|ram~3490_combout\);

\FD|RAM|ram~77\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[6]~22_combout\,
	ena => \FD|RAM|ram~3490_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~77_q\);

\FD|RAM|ram~3491\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3491_combout\ = (\FD|RAM|ram~3448_combout\ & \FD|RAM|ram~3481_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3448_combout\,
	datab => \FD|RAM|ram~3481_combout\,
	combout => \FD|RAM|ram~3491_combout\);

\FD|RAM|ram~109\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[6]~22_combout\,
	ena => \FD|RAM|ram~3491_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~109_q\);

\FD|RAM|ram~3492\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3492_combout\ = (\FD|RAM|ram~3452_combout\ & \FD|RAM|ram~3481_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3452_combout\,
	datab => \FD|RAM|ram~3481_combout\,
	combout => \FD|RAM|ram~3492_combout\);

\FD|RAM|ram~45\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[6]~22_combout\,
	ena => \FD|RAM|ram~3492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~45_q\);

\FD|RAM|ram~2363\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2363_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~109_q\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~45_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~109_q\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~45_q\,
	combout => \FD|RAM|ram~2363_combout\);

\FD|RAM|ram~3493\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3493_combout\ = (\FD|RAM|ram~3454_combout\ & \FD|RAM|ram~3481_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3454_combout\,
	datab => \FD|RAM|ram~3481_combout\,
	combout => \FD|RAM|ram~3493_combout\);

\FD|RAM|ram~141\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[6]~22_combout\,
	ena => \FD|RAM|ram~3493_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~141_q\);

\FD|RAM|ram~2364\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2364_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~2363_combout\ & ((\FD|RAM|ram~141_q\))) # (!\FD|RAM|ram~2363_combout\ & (\FD|RAM|ram~77_q\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~2363_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~77_q\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~2363_combout\,
	datad => \FD|RAM|ram~141_q\,
	combout => \FD|RAM|ram~2364_combout\);

\FD|RAM|ram~2365\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2365_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~2362_combout\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2364_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~2362_combout\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~2364_combout\,
	combout => \FD|RAM|ram~2365_combout\);

\FD|RAM|ram~3494\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3494_combout\ = (\FD|RAM|ram~3458_combout\ & \FD|RAM|ram~3481_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3458_combout\,
	datab => \FD|RAM|ram~3481_combout\,
	combout => \FD|RAM|ram~3494_combout\);

\FD|RAM|ram~493\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[6]~22_combout\,
	ena => \FD|RAM|ram~3494_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~493_q\);

\FD|RAM|ram~3495\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3495_combout\ = (\FD|RAM|ram~3456_combout\ & \FD|RAM|ram~3481_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3456_combout\,
	datab => \FD|RAM|ram~3481_combout\,
	combout => \FD|RAM|ram~3495_combout\);

\FD|RAM|ram~461\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[6]~22_combout\,
	ena => \FD|RAM|ram~3495_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~461_q\);

\FD|RAM|ram~3496\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3496_combout\ = (\FD|RAM|ram~3460_combout\ & \FD|RAM|ram~3481_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3460_combout\,
	datab => \FD|RAM|ram~3481_combout\,
	combout => \FD|RAM|ram~3496_combout\);

\FD|RAM|ram~429\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[6]~22_combout\,
	ena => \FD|RAM|ram~3496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~429_q\);

\FD|RAM|ram~2366\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2366_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~461_q\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~429_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~461_q\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~429_q\,
	combout => \FD|RAM|ram~2366_combout\);

\FD|RAM|ram~3497\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3497_combout\ = (\FD|RAM|ram~3462_combout\ & \FD|RAM|ram~3481_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3462_combout\,
	datab => \FD|RAM|ram~3481_combout\,
	combout => \FD|RAM|ram~3497_combout\);

\FD|RAM|ram~525\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[6]~22_combout\,
	ena => \FD|RAM|ram~3497_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~525_q\);

\FD|RAM|ram~2367\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2367_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~2366_combout\ & ((\FD|RAM|ram~525_q\))) # (!\FD|RAM|ram~2366_combout\ & (\FD|RAM|ram~493_q\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~2366_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~493_q\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~2366_combout\,
	datad => \FD|RAM|ram~525_q\,
	combout => \FD|RAM|ram~2367_combout\);

\FD|RAM|ram~2368\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2368_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2365_combout\ & ((\FD|RAM|ram~2367_combout\))) # (!\FD|RAM|ram~2365_combout\ & (\FD|RAM|ram~2360_combout\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~2365_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2360_combout\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~2365_combout\,
	datad => \FD|RAM|ram~2367_combout\,
	combout => \FD|RAM|ram~2368_combout\);

\FD|RAM|ram~2369\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2369_combout\ = (\FD|ULA|Add2~24_combout\ & (((\FD|ULA|Add2~21_combout\)))) # (!\FD|ULA|Add2~24_combout\ & ((\FD|ULA|Add2~21_combout\ & (\FD|RAM|ram~2358_combout\)) # (!\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~2368_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~24_combout\,
	datab => \FD|RAM|ram~2358_combout\,
	datac => \FD|ULA|Add2~21_combout\,
	datad => \FD|RAM|ram~2368_combout\,
	combout => \FD|RAM|ram~2369_combout\);

\FD|RAM|ram~3498\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3498_combout\ = (\FD|ROM|memROM~17_combout\ & (\FD|ULA|Add2~21_combout\ & (\FD|ULA|Add2~24_combout\ & \FD|ROM|memROM~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~17_combout\,
	datab => \FD|ULA|Add2~21_combout\,
	datac => \FD|ULA|Add2~24_combout\,
	datad => \FD|ROM|memROM~19_combout\,
	combout => \FD|RAM|ram~3498_combout\);

\FD|RAM|ram~3499\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3499_combout\ = (\FD|RAM|ram~3442_combout\ & \FD|RAM|ram~3498_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3442_combout\,
	datab => \FD|RAM|ram~3498_combout\,
	combout => \FD|RAM|ram~3499_combout\);

\FD|RAM|ram~1773\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[6]~22_combout\,
	ena => \FD|RAM|ram~3499_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1773_q\);

\FD|RAM|ram~3500\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3500_combout\ = (\FD|RAM|ram~3431_combout\ & \FD|RAM|ram~3498_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3431_combout\,
	datab => \FD|RAM|ram~3498_combout\,
	combout => \FD|RAM|ram~3500_combout\);

\FD|RAM|ram~1901\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[6]~22_combout\,
	ena => \FD|RAM|ram~3500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1901_q\);

\FD|RAM|ram~3501\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3501_combout\ = (\FD|RAM|ram~3448_combout\ & \FD|RAM|ram~3498_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3448_combout\,
	datab => \FD|RAM|ram~3498_combout\,
	combout => \FD|RAM|ram~3501_combout\);

\FD|RAM|ram~1645\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[6]~22_combout\,
	ena => \FD|RAM|ram~3501_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1645_q\);

\FD|RAM|ram~2370\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2370_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~1901_q\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~1645_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~1901_q\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~1645_q\,
	combout => \FD|RAM|ram~2370_combout\);

\FD|RAM|ram~3502\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3502_combout\ = (\FD|RAM|ram~3458_combout\ & \FD|RAM|ram~3498_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3458_combout\,
	datab => \FD|RAM|ram~3498_combout\,
	combout => \FD|RAM|ram~3502_combout\);

\FD|RAM|ram~2029\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[6]~22_combout\,
	ena => \FD|RAM|ram~3502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~2029_q\);

\FD|RAM|ram~2371\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2371_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2370_combout\ & ((\FD|RAM|ram~2029_q\))) # (!\FD|RAM|ram~2370_combout\ & (\FD|RAM|ram~1773_q\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~2370_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1773_q\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~2370_combout\,
	datad => \FD|RAM|ram~2029_q\,
	combout => \FD|RAM|ram~2371_combout\);

\FD|RAM|ram~3503\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3503_combout\ = (\FD|RAM|ram~3434_combout\ & \FD|RAM|ram~3498_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3434_combout\,
	datab => \FD|RAM|ram~3498_combout\,
	combout => \FD|RAM|ram~3503_combout\);

\FD|RAM|ram~1869\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[6]~22_combout\,
	ena => \FD|RAM|ram~3503_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1869_q\);

\FD|RAM|ram~3504\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3504_combout\ = (\FD|RAM|ram~3440_combout\ & \FD|RAM|ram~3498_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3440_combout\,
	datab => \FD|RAM|ram~3498_combout\,
	combout => \FD|RAM|ram~3504_combout\);

\FD|RAM|ram~1741\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[6]~22_combout\,
	ena => \FD|RAM|ram~3504_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1741_q\);

\FD|RAM|ram~3505\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3505_combout\ = (\FD|RAM|ram~3450_combout\ & \FD|RAM|ram~3498_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3450_combout\,
	datab => \FD|RAM|ram~3498_combout\,
	combout => \FD|RAM|ram~3505_combout\);

\FD|RAM|ram~1613\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[6]~22_combout\,
	ena => \FD|RAM|ram~3505_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1613_q\);

\FD|RAM|ram~2372\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2372_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~1741_q\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~1613_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~1741_q\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~1613_q\,
	combout => \FD|RAM|ram~2372_combout\);

\FD|RAM|ram~3506\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3506_combout\ = (\FD|RAM|ram~3456_combout\ & \FD|RAM|ram~3498_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3456_combout\,
	datab => \FD|RAM|ram~3498_combout\,
	combout => \FD|RAM|ram~3506_combout\);

\FD|RAM|ram~1997\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[6]~22_combout\,
	ena => \FD|RAM|ram~3506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1997_q\);

\FD|RAM|ram~2373\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2373_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2372_combout\ & ((\FD|RAM|ram~1997_q\))) # (!\FD|RAM|ram~2372_combout\ & (\FD|RAM|ram~1869_q\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~2372_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1869_q\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~2372_combout\,
	datad => \FD|RAM|ram~1997_q\,
	combout => \FD|RAM|ram~2373_combout\);

\FD|RAM|ram~3507\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3507_combout\ = (\FD|RAM|ram~3444_combout\ & \FD|RAM|ram~3498_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3444_combout\,
	datab => \FD|RAM|ram~3498_combout\,
	combout => \FD|RAM|ram~3507_combout\);

\FD|RAM|ram~1709\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[6]~22_combout\,
	ena => \FD|RAM|ram~3507_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1709_q\);

\FD|RAM|ram~3508\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3508_combout\ = (\FD|RAM|ram~3436_combout\ & \FD|RAM|ram~3498_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3436_combout\,
	datab => \FD|RAM|ram~3498_combout\,
	combout => \FD|RAM|ram~3508_combout\);

\FD|RAM|ram~1837\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[6]~22_combout\,
	ena => \FD|RAM|ram~3508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1837_q\);

\FD|RAM|ram~3509\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3509_combout\ = (\FD|RAM|ram~3452_combout\ & \FD|RAM|ram~3498_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3452_combout\,
	datab => \FD|RAM|ram~3498_combout\,
	combout => \FD|RAM|ram~3509_combout\);

\FD|RAM|ram~1581\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[6]~22_combout\,
	ena => \FD|RAM|ram~3509_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1581_q\);

\FD|RAM|ram~2374\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2374_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~1837_q\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~1581_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~1837_q\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~1581_q\,
	combout => \FD|RAM|ram~2374_combout\);

\FD|RAM|ram~3510\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3510_combout\ = (\FD|RAM|ram~3460_combout\ & \FD|RAM|ram~3498_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3460_combout\,
	datab => \FD|RAM|ram~3498_combout\,
	combout => \FD|RAM|ram~3510_combout\);

\FD|RAM|ram~1965\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[6]~22_combout\,
	ena => \FD|RAM|ram~3510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1965_q\);

\FD|RAM|ram~2375\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2375_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2374_combout\ & ((\FD|RAM|ram~1965_q\))) # (!\FD|RAM|ram~2374_combout\ & (\FD|RAM|ram~1709_q\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~2374_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1709_q\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~2374_combout\,
	datad => \FD|RAM|ram~1965_q\,
	combout => \FD|RAM|ram~2375_combout\);

\FD|RAM|ram~2376\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2376_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~2373_combout\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~2375_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~2373_combout\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~2375_combout\,
	combout => \FD|RAM|ram~2376_combout\);

\FD|RAM|ram~3511\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3511_combout\ = (\FD|RAM|ram~3438_combout\ & \FD|RAM|ram~3498_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3438_combout\,
	datab => \FD|RAM|ram~3498_combout\,
	combout => \FD|RAM|ram~3511_combout\);

\FD|RAM|ram~1933\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[6]~22_combout\,
	ena => \FD|RAM|ram~3511_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1933_q\);

\FD|RAM|ram~3512\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3512_combout\ = (\FD|RAM|ram~3446_combout\ & \FD|RAM|ram~3498_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3446_combout\,
	datab => \FD|RAM|ram~3498_combout\,
	combout => \FD|RAM|ram~3512_combout\);

\FD|RAM|ram~1805\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[6]~22_combout\,
	ena => \FD|RAM|ram~3512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1805_q\);

\FD|RAM|ram~3513\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3513_combout\ = (\FD|RAM|ram~3454_combout\ & \FD|RAM|ram~3498_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3454_combout\,
	datab => \FD|RAM|ram~3498_combout\,
	combout => \FD|RAM|ram~3513_combout\);

\FD|RAM|ram~1677\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[6]~22_combout\,
	ena => \FD|RAM|ram~3513_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1677_q\);

\FD|RAM|ram~2377\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2377_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~1805_q\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~1677_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~1805_q\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~1677_q\,
	combout => \FD|RAM|ram~2377_combout\);

\FD|RAM|ram~3514\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3514_combout\ = (\FD|RAM|ram~3462_combout\ & \FD|RAM|ram~3498_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3462_combout\,
	datab => \FD|RAM|ram~3498_combout\,
	combout => \FD|RAM|ram~3514_combout\);

\FD|RAM|ram~2061\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[6]~22_combout\,
	ena => \FD|RAM|ram~3514_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~2061_q\);

\FD|RAM|ram~2378\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2378_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2377_combout\ & ((\FD|RAM|ram~2061_q\))) # (!\FD|RAM|ram~2377_combout\ & (\FD|RAM|ram~1933_q\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~2377_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1933_q\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~2377_combout\,
	datad => \FD|RAM|ram~2061_q\,
	combout => \FD|RAM|ram~2378_combout\);

\FD|RAM|ram~2379\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2379_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~2376_combout\ & ((\FD|RAM|ram~2378_combout\))) # (!\FD|RAM|ram~2376_combout\ & (\FD|RAM|ram~2371_combout\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~2376_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2371_combout\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~2376_combout\,
	datad => \FD|RAM|ram~2378_combout\,
	combout => \FD|RAM|ram~2379_combout\);

\FD|RAM|ram~2380\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2380_combout\ = (\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~2369_combout\ & ((\FD|RAM|ram~2379_combout\))) # (!\FD|RAM|ram~2369_combout\ & (\FD|RAM|ram~2348_combout\)))) # (!\FD|ULA|Add2~24_combout\ & (((\FD|RAM|ram~2369_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2348_combout\,
	datab => \FD|ULA|Add2~24_combout\,
	datac => \FD|RAM|ram~2369_combout\,
	datad => \FD|RAM|ram~2379_combout\,
	combout => \FD|RAM|ram~2380_combout\);

\FD|mux_Ula_Memoria|saida[6]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_Ula_Memoria|saida[6]~42_combout\ = (\UC|Equal3~12_combout\ & (((\FD|RAM|ram~2380_combout\)))) # (!\UC|Equal3~12_combout\ & (\FD|UCULA|ALUctr[1]~4_combout\ & (\FD|ULA|Add2~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|UCULA|ALUctr[1]~4_combout\,
	datab => \FD|ULA|Add2~19_combout\,
	datac => \FD|RAM|ram~2380_combout\,
	datad => \UC|Equal3~12_combout\,
	combout => \FD|mux_Ula_Memoria|saida[6]~42_combout\);

\FD|BR|bancoReg~300\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[6]~42_combout\,
	ena => \FD|BR|bancoReg~1172_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~300_q\);

\FD|BR|bancoReg~396\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[6]~42_combout\,
	ena => \FD|BR|bancoReg~1173_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~396_q\);

\FD|BR|bancoReg~332\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[6]~42_combout\,
	ena => \FD|BR|bancoReg~1174_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~332_q\);

\FD|BR|bancoReg~1093\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1093_combout\ = (\FD|ROM|memROM~3_combout\ & ((\FD|ROM|memROM~5_combout\ & (\FD|BR|bancoReg~396_q\)) # (!\FD|ROM|memROM~5_combout\ & ((\FD|BR|bancoReg~332_q\))))) # (!\FD|ROM|memROM~3_combout\ & (((\FD|ROM|memROM~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~3_combout\,
	datab => \FD|BR|bancoReg~396_q\,
	datac => \FD|ROM|memROM~5_combout\,
	datad => \FD|BR|bancoReg~332_q\,
	combout => \FD|BR|bancoReg~1093_combout\);

\FD|BR|bancoReg~364\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[6]~42_combout\,
	ena => \FD|BR|bancoReg~1175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~364_q\);

\FD|BR|bancoReg~1094\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1094_combout\ = (\FD|ROM|memROM~3_combout\ & (((\FD|BR|bancoReg~1093_combout\)))) # (!\FD|ROM|memROM~3_combout\ & ((\FD|BR|bancoReg~1093_combout\ & ((\FD|BR|bancoReg~364_q\))) # (!\FD|BR|bancoReg~1093_combout\ & (\FD|BR|bancoReg~300_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~300_q\,
	datab => \FD|ROM|memROM~3_combout\,
	datac => \FD|BR|bancoReg~1093_combout\,
	datad => \FD|BR|bancoReg~364_q\,
	combout => \FD|BR|bancoReg~1094_combout\);

\FD|mux_Banco_Ula|saida[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_Banco_Ula|saida[6]~10_combout\ = (!\UC|pontosDeControle[8]~12_combout\ & ((\FD|ROM|memROM~0_combout\) # (\FD|BR|bancoReg~1095_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|pontosDeControle[8]~12_combout\,
	datab => \FD|ROM|memROM~0_combout\,
	datac => \FD|BR|bancoReg~1095_combout\,
	combout => \FD|mux_Banco_Ula|saida[6]~10_combout\);

\FD|mux_Banco_Ula|saida[6]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_Banco_Ula|saida[6]~11_combout\ = (\FD|mux_Banco_Ula|saida[6]~10_combout\ & ((\FD|ROM|memROM~0_combout\ & (\FD|BR|bancoReg~1094_combout\)) # (!\FD|ROM|memROM~0_combout\ & ((!\FD|BR|Equal1~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1094_combout\,
	datab => \FD|ROM|memROM~0_combout\,
	datac => \FD|BR|Equal1~2_combout\,
	datad => \FD|mux_Banco_Ula|saida[6]~10_combout\,
	combout => \FD|mux_Banco_Ula|saida[6]~11_combout\);

\FD|UCULA|ALUctr[2]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|UCULA|ALUctr[2]~5_combout\ = (\FD|ROM|memROM~13_combout\ & (!\FD|PC|data_s\(6) & (!\FD|PC|data_s\(7) & !\FD|ROM|memROM~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~13_combout\,
	datab => \FD|PC|data_s\(6),
	datac => \FD|PC|data_s\(7),
	datad => \FD|ROM|memROM~8_combout\,
	combout => \FD|UCULA|ALUctr[2]~5_combout\);

\FD|UCULA|ALUctr[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|UCULA|ALUctr[2]~3_combout\ = (!\UC|pontosDeControle[8]~12_combout\ & ((\UC|pontosDeControle[9]~13_combout\) # ((\FD|UCULA|ALUctr[2]~2_combout\ & \FD|UCULA|ALUctr[2]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|pontosDeControle[9]~13_combout\,
	datab => \UC|pontosDeControle[8]~12_combout\,
	datac => \FD|UCULA|ALUctr[2]~2_combout\,
	datad => \FD|UCULA|ALUctr[2]~5_combout\,
	combout => \FD|UCULA|ALUctr[2]~3_combout\);

\FD|BR|bancoReg~295\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[1]~13_combout\,
	ena => \FD|BR|bancoReg~1172_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~295_q\);

\FD|BR|bancoReg~391\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[1]~13_combout\,
	ena => \FD|BR|bancoReg~1173_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~391_q\);

\FD|BR|bancoReg~1179\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1179_combout\ = !\FD|mux_Ula_Memoria|saida[1]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Ula_Memoria|saida[1]~13_combout\,
	combout => \FD|BR|bancoReg~1179_combout\);

\FD|BR|bancoReg~327\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|bancoReg~1179_combout\,
	ena => \FD|BR|bancoReg~1174_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~327_q\);

\FD|BR|bancoReg~1079\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1079_combout\ = (\FD|ROM|memROM~3_combout\ & ((\FD|ROM|memROM~5_combout\ & (\FD|BR|bancoReg~391_q\)) # (!\FD|ROM|memROM~5_combout\ & ((!\FD|BR|bancoReg~327_q\))))) # (!\FD|ROM|memROM~3_combout\ & (((\FD|ROM|memROM~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~3_combout\,
	datab => \FD|BR|bancoReg~391_q\,
	datac => \FD|ROM|memROM~5_combout\,
	datad => \FD|BR|bancoReg~327_q\,
	combout => \FD|BR|bancoReg~1079_combout\);

\FD|BR|bancoReg~1180\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1180_combout\ = !\FD|mux_Ula_Memoria|saida[1]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Ula_Memoria|saida[1]~13_combout\,
	combout => \FD|BR|bancoReg~1180_combout\);

\FD|BR|bancoReg~359\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|bancoReg~1180_combout\,
	ena => \FD|BR|bancoReg~1175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~359_q\);

\FD|BR|bancoReg~1080\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1080_combout\ = (\FD|ROM|memROM~3_combout\ & (((\FD|BR|bancoReg~1079_combout\)))) # (!\FD|ROM|memROM~3_combout\ & ((\FD|BR|bancoReg~1079_combout\ & ((!\FD|BR|bancoReg~359_q\))) # (!\FD|BR|bancoReg~1079_combout\ & 
-- (\FD|BR|bancoReg~295_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~295_q\,
	datab => \FD|ROM|memROM~3_combout\,
	datac => \FD|BR|bancoReg~1079_combout\,
	datad => \FD|BR|bancoReg~359_q\,
	combout => \FD|BR|bancoReg~1080_combout\);

\FD|BR|saidaB[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|saidaB[1]~18_combout\ = (\FD|ROM|memROM~0_combout\ & (\FD|BR|bancoReg~1080_combout\)) # (!\FD|ROM|memROM~0_combout\ & (((\FD|BR|bancoReg~1078_combout\ & !\FD|BR|Equal1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1080_combout\,
	datab => \FD|ROM|memROM~0_combout\,
	datac => \FD|BR|bancoReg~1078_combout\,
	datad => \FD|BR|Equal1~2_combout\,
	combout => \FD|BR|saidaB[1]~18_combout\);

\FD|RAM|ram~712\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[1]~18_combout\,
	ena => \FD|RAM|ram~3465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~712_q\);

\FD|RAM|ram~840\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[1]~18_combout\,
	ena => \FD|RAM|ram~3466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~840_q\);

\FD|RAM|ram~584\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[1]~18_combout\,
	ena => \FD|RAM|ram~3467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~584_q\);

\FD|RAM|ram~2129\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2129_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~840_q\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~584_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~840_q\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~584_q\,
	combout => \FD|RAM|ram~2129_combout\);

\FD|RAM|ram~968\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[1]~18_combout\,
	ena => \FD|RAM|ram~3468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~968_q\);

\FD|RAM|ram~2130\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2130_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2129_combout\ & ((\FD|RAM|ram~968_q\))) # (!\FD|RAM|ram~2129_combout\ & (\FD|RAM|ram~712_q\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~2129_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~712_q\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~2129_combout\,
	datad => \FD|RAM|ram~968_q\,
	combout => \FD|RAM|ram~2130_combout\);

\FD|RAM|ram~872\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[1]~18_combout\,
	ena => \FD|RAM|ram~3469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~872_q\);

\FD|RAM|ram~744\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[1]~18_combout\,
	ena => \FD|RAM|ram~3470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~744_q\);

\FD|RAM|ram~616\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[1]~18_combout\,
	ena => \FD|RAM|ram~3471_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~616_q\);

\FD|RAM|ram~2131\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2131_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~744_q\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~616_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~744_q\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~616_q\,
	combout => \FD|RAM|ram~2131_combout\);

\FD|RAM|ram~1000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[1]~18_combout\,
	ena => \FD|RAM|ram~3472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1000_q\);

\FD|RAM|ram~2132\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2132_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2131_combout\ & ((\FD|RAM|ram~1000_q\))) # (!\FD|RAM|ram~2131_combout\ & (\FD|RAM|ram~872_q\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~2131_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~872_q\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~2131_combout\,
	datad => \FD|RAM|ram~1000_q\,
	combout => \FD|RAM|ram~2132_combout\);

\FD|RAM|ram~808\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[1]~18_combout\,
	ena => \FD|RAM|ram~3473_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~808_q\);

\FD|RAM|ram~680\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[1]~18_combout\,
	ena => \FD|RAM|ram~3474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~680_q\);

\FD|RAM|ram~552\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[1]~18_combout\,
	ena => \FD|RAM|ram~3475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~552_q\);

\FD|RAM|ram~2133\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2133_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~680_q\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~552_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~680_q\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~552_q\,
	combout => \FD|RAM|ram~2133_combout\);

\FD|RAM|ram~936\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[1]~18_combout\,
	ena => \FD|RAM|ram~3476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~936_q\);

\FD|RAM|ram~2134\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2134_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2133_combout\ & ((\FD|RAM|ram~936_q\))) # (!\FD|RAM|ram~2133_combout\ & (\FD|RAM|ram~808_q\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~2133_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~808_q\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~2133_combout\,
	datad => \FD|RAM|ram~936_q\,
	combout => \FD|RAM|ram~2134_combout\);

\FD|RAM|ram~2135\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2135_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~2132_combout\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~2134_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~2132_combout\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~2134_combout\,
	combout => \FD|RAM|ram~2135_combout\);

\FD|RAM|ram~776\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[1]~18_combout\,
	ena => \FD|RAM|ram~3477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~776_q\);

\FD|RAM|ram~904\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[1]~18_combout\,
	ena => \FD|RAM|ram~3478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~904_q\);

\FD|RAM|ram~648\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[1]~18_combout\,
	ena => \FD|RAM|ram~3479_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~648_q\);

\FD|RAM|ram~2136\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2136_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~904_q\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~648_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~904_q\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~648_q\,
	combout => \FD|RAM|ram~2136_combout\);

\FD|RAM|ram~1032\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[1]~18_combout\,
	ena => \FD|RAM|ram~3480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1032_q\);

\FD|RAM|ram~2137\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2137_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2136_combout\ & ((\FD|RAM|ram~1032_q\))) # (!\FD|RAM|ram~2136_combout\ & (\FD|RAM|ram~776_q\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~2136_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~776_q\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~2136_combout\,
	datad => \FD|RAM|ram~1032_q\,
	combout => \FD|RAM|ram~2137_combout\);

\FD|RAM|ram~2138\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2138_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~2135_combout\ & ((\FD|RAM|ram~2137_combout\))) # (!\FD|RAM|ram~2135_combout\ & (\FD|RAM|ram~2130_combout\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~2135_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2130_combout\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~2135_combout\,
	datad => \FD|RAM|ram~2137_combout\,
	combout => \FD|RAM|ram~2138_combout\);

\FD|RAM|ram~1384\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[1]~18_combout\,
	ena => \FD|RAM|ram~3433_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1384_q\);

\FD|RAM|ram~1352\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[1]~18_combout\,
	ena => \FD|RAM|ram~3435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1352_q\);

\FD|RAM|ram~1320\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[1]~18_combout\,
	ena => \FD|RAM|ram~3437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1320_q\);

\FD|RAM|ram~2139\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2139_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~1352_q\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~1320_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~1352_q\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~1320_q\,
	combout => \FD|RAM|ram~2139_combout\);

\FD|RAM|ram~1416\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[1]~18_combout\,
	ena => \FD|RAM|ram~3439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1416_q\);

\FD|RAM|ram~2140\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2140_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~2139_combout\ & ((\FD|RAM|ram~1416_q\))) # (!\FD|RAM|ram~2139_combout\ & (\FD|RAM|ram~1384_q\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~2139_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1384_q\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~2139_combout\,
	datad => \FD|RAM|ram~1416_q\,
	combout => \FD|RAM|ram~2140_combout\);

\FD|RAM|ram~1224\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[1]~18_combout\,
	ena => \FD|RAM|ram~3441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1224_q\);

\FD|RAM|ram~1256\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[1]~18_combout\,
	ena => \FD|RAM|ram~3443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1256_q\);

\FD|RAM|ram~1192\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[1]~18_combout\,
	ena => \FD|RAM|ram~3445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1192_q\);

\FD|RAM|ram~2141\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2141_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~1256_q\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~1192_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~1256_q\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~1192_q\,
	combout => \FD|RAM|ram~2141_combout\);

\FD|RAM|ram~1288\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[1]~18_combout\,
	ena => \FD|RAM|ram~3447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1288_q\);

\FD|RAM|ram~2142\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2142_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~2141_combout\ & ((\FD|RAM|ram~1288_q\))) # (!\FD|RAM|ram~2141_combout\ & (\FD|RAM|ram~1224_q\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~2141_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1224_q\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~2141_combout\,
	datad => \FD|RAM|ram~1288_q\,
	combout => \FD|RAM|ram~2142_combout\);

\FD|RAM|ram~1128\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[1]~18_combout\,
	ena => \FD|RAM|ram~3449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1128_q\);

\FD|RAM|ram~1096\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[1]~18_combout\,
	ena => \FD|RAM|ram~3451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1096_q\);

\FD|RAM|ram~1064\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[1]~18_combout\,
	ena => \FD|RAM|ram~3453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1064_q\);

\FD|RAM|ram~2143\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2143_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~1096_q\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~1064_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~1096_q\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~1064_q\,
	combout => \FD|RAM|ram~2143_combout\);

\FD|RAM|ram~1160\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[1]~18_combout\,
	ena => \FD|RAM|ram~3455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1160_q\);

\FD|RAM|ram~2144\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2144_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~2143_combout\ & ((\FD|RAM|ram~1160_q\))) # (!\FD|RAM|ram~2143_combout\ & (\FD|RAM|ram~1128_q\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~2143_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1128_q\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~2143_combout\,
	datad => \FD|RAM|ram~1160_q\,
	combout => \FD|RAM|ram~2144_combout\);

\FD|RAM|ram~2145\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2145_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~2142_combout\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2144_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~2142_combout\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~2144_combout\,
	combout => \FD|RAM|ram~2145_combout\);

\FD|RAM|ram~1480\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[1]~18_combout\,
	ena => \FD|RAM|ram~3457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1480_q\);

\FD|RAM|ram~1512\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[1]~18_combout\,
	ena => \FD|RAM|ram~3459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1512_q\);

\FD|RAM|ram~1448\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[1]~18_combout\,
	ena => \FD|RAM|ram~3461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1448_q\);

\FD|RAM|ram~2146\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2146_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~1512_q\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~1448_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~1512_q\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~1448_q\,
	combout => \FD|RAM|ram~2146_combout\);

\FD|RAM|ram~1544\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[1]~18_combout\,
	ena => \FD|RAM|ram~3463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1544_q\);

\FD|RAM|ram~2147\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2147_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~2146_combout\ & ((\FD|RAM|ram~1544_q\))) # (!\FD|RAM|ram~2146_combout\ & (\FD|RAM|ram~1480_q\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~2146_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1480_q\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~2146_combout\,
	datad => \FD|RAM|ram~1544_q\,
	combout => \FD|RAM|ram~2147_combout\);

\FD|RAM|ram~2148\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2148_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2145_combout\ & ((\FD|RAM|ram~2147_combout\))) # (!\FD|RAM|ram~2145_combout\ & (\FD|RAM|ram~2140_combout\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~2145_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2140_combout\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~2145_combout\,
	datad => \FD|RAM|ram~2147_combout\,
	combout => \FD|RAM|ram~2148_combout\);

\FD|RAM|ram~232\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[1]~18_combout\,
	ena => \FD|RAM|ram~3482_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~232_q\);

\FD|RAM|ram~200\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[1]~18_combout\,
	ena => \FD|RAM|ram~3483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~200_q\);

\FD|RAM|ram~168\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[1]~18_combout\,
	ena => \FD|RAM|ram~3484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~168_q\);

\FD|RAM|ram~2149\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2149_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~200_q\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~168_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~200_q\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~168_q\,
	combout => \FD|RAM|ram~2149_combout\);

\FD|RAM|ram~264\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[1]~18_combout\,
	ena => \FD|RAM|ram~3485_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~264_q\);

\FD|RAM|ram~2150\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2150_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~2149_combout\ & ((\FD|RAM|ram~264_q\))) # (!\FD|RAM|ram~2149_combout\ & (\FD|RAM|ram~232_q\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~2149_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~232_q\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~2149_combout\,
	datad => \FD|RAM|ram~264_q\,
	combout => \FD|RAM|ram~2150_combout\);

\FD|RAM|ram~328\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[1]~18_combout\,
	ena => \FD|RAM|ram~3486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~328_q\);

\FD|RAM|ram~360\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[1]~18_combout\,
	ena => \FD|RAM|ram~3487_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~360_q\);

\FD|RAM|ram~296\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[1]~18_combout\,
	ena => \FD|RAM|ram~3488_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~296_q\);

\FD|RAM|ram~2151\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2151_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~360_q\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~296_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~360_q\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~296_q\,
	combout => \FD|RAM|ram~2151_combout\);

\FD|RAM|ram~392\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[1]~18_combout\,
	ena => \FD|RAM|ram~3489_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~392_q\);

\FD|RAM|ram~2152\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2152_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~2151_combout\ & ((\FD|RAM|ram~392_q\))) # (!\FD|RAM|ram~2151_combout\ & (\FD|RAM|ram~328_q\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~2151_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~328_q\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~2151_combout\,
	datad => \FD|RAM|ram~392_q\,
	combout => \FD|RAM|ram~2152_combout\);

\FD|RAM|ram~72\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[1]~18_combout\,
	ena => \FD|RAM|ram~3490_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~72_q\);

\FD|RAM|ram~104\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[1]~18_combout\,
	ena => \FD|RAM|ram~3491_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~104_q\);

\FD|RAM|ram~40\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[1]~18_combout\,
	ena => \FD|RAM|ram~3492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~40_q\);

\FD|RAM|ram~2153\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2153_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~104_q\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~40_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~104_q\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~40_q\,
	combout => \FD|RAM|ram~2153_combout\);

\FD|RAM|ram~136\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[1]~18_combout\,
	ena => \FD|RAM|ram~3493_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~136_q\);

\FD|RAM|ram~2154\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2154_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~2153_combout\ & ((\FD|RAM|ram~136_q\))) # (!\FD|RAM|ram~2153_combout\ & (\FD|RAM|ram~72_q\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~2153_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~72_q\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~2153_combout\,
	datad => \FD|RAM|ram~136_q\,
	combout => \FD|RAM|ram~2154_combout\);

\FD|RAM|ram~2155\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2155_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~2152_combout\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2154_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~2152_combout\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~2154_combout\,
	combout => \FD|RAM|ram~2155_combout\);

\FD|RAM|ram~488\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[1]~18_combout\,
	ena => \FD|RAM|ram~3494_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~488_q\);

\FD|RAM|ram~456\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[1]~18_combout\,
	ena => \FD|RAM|ram~3495_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~456_q\);

\FD|RAM|ram~424\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[1]~18_combout\,
	ena => \FD|RAM|ram~3496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~424_q\);

\FD|RAM|ram~2156\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2156_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~456_q\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~424_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~456_q\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~424_q\,
	combout => \FD|RAM|ram~2156_combout\);

\FD|RAM|ram~520\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[1]~18_combout\,
	ena => \FD|RAM|ram~3497_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~520_q\);

\FD|RAM|ram~2157\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2157_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~2156_combout\ & ((\FD|RAM|ram~520_q\))) # (!\FD|RAM|ram~2156_combout\ & (\FD|RAM|ram~488_q\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~2156_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~488_q\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~2156_combout\,
	datad => \FD|RAM|ram~520_q\,
	combout => \FD|RAM|ram~2157_combout\);

\FD|RAM|ram~2158\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2158_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2155_combout\ & ((\FD|RAM|ram~2157_combout\))) # (!\FD|RAM|ram~2155_combout\ & (\FD|RAM|ram~2150_combout\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~2155_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2150_combout\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~2155_combout\,
	datad => \FD|RAM|ram~2157_combout\,
	combout => \FD|RAM|ram~2158_combout\);

\FD|RAM|ram~2159\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2159_combout\ = (\FD|ULA|Add2~21_combout\ & (((\FD|ULA|Add2~24_combout\)))) # (!\FD|ULA|Add2~21_combout\ & ((\FD|ULA|Add2~24_combout\ & (\FD|RAM|ram~2148_combout\)) # (!\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~2158_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~21_combout\,
	datab => \FD|RAM|ram~2148_combout\,
	datac => \FD|ULA|Add2~24_combout\,
	datad => \FD|RAM|ram~2158_combout\,
	combout => \FD|RAM|ram~2159_combout\);

\FD|RAM|ram~1768\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[1]~18_combout\,
	ena => \FD|RAM|ram~3499_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1768_q\);

\FD|RAM|ram~1896\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[1]~18_combout\,
	ena => \FD|RAM|ram~3500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1896_q\);

\FD|RAM|ram~1640\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[1]~18_combout\,
	ena => \FD|RAM|ram~3501_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1640_q\);

\FD|RAM|ram~2160\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2160_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~1896_q\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~1640_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~1896_q\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~1640_q\,
	combout => \FD|RAM|ram~2160_combout\);

\FD|RAM|ram~2024\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[1]~18_combout\,
	ena => \FD|RAM|ram~3502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~2024_q\);

\FD|RAM|ram~2161\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2161_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2160_combout\ & ((\FD|RAM|ram~2024_q\))) # (!\FD|RAM|ram~2160_combout\ & (\FD|RAM|ram~1768_q\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~2160_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1768_q\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~2160_combout\,
	datad => \FD|RAM|ram~2024_q\,
	combout => \FD|RAM|ram~2161_combout\);

\FD|RAM|ram~1864\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[1]~18_combout\,
	ena => \FD|RAM|ram~3503_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1864_q\);

\FD|RAM|ram~1736\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[1]~18_combout\,
	ena => \FD|RAM|ram~3504_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1736_q\);

\FD|RAM|ram~1608\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[1]~18_combout\,
	ena => \FD|RAM|ram~3505_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1608_q\);

\FD|RAM|ram~2162\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2162_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~1736_q\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~1608_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~1736_q\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~1608_q\,
	combout => \FD|RAM|ram~2162_combout\);

\FD|RAM|ram~1992\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[1]~18_combout\,
	ena => \FD|RAM|ram~3506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1992_q\);

\FD|RAM|ram~2163\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2163_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2162_combout\ & ((\FD|RAM|ram~1992_q\))) # (!\FD|RAM|ram~2162_combout\ & (\FD|RAM|ram~1864_q\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~2162_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1864_q\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~2162_combout\,
	datad => \FD|RAM|ram~1992_q\,
	combout => \FD|RAM|ram~2163_combout\);

\FD|RAM|ram~1704\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[1]~18_combout\,
	ena => \FD|RAM|ram~3507_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1704_q\);

\FD|RAM|ram~1832\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[1]~18_combout\,
	ena => \FD|RAM|ram~3508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1832_q\);

\FD|RAM|ram~1576\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[1]~18_combout\,
	ena => \FD|RAM|ram~3509_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1576_q\);

\FD|RAM|ram~2164\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2164_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~1832_q\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~1576_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~1832_q\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~1576_q\,
	combout => \FD|RAM|ram~2164_combout\);

\FD|RAM|ram~1960\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[1]~18_combout\,
	ena => \FD|RAM|ram~3510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1960_q\);

\FD|RAM|ram~2165\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2165_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2164_combout\ & ((\FD|RAM|ram~1960_q\))) # (!\FD|RAM|ram~2164_combout\ & (\FD|RAM|ram~1704_q\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~2164_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1704_q\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~2164_combout\,
	datad => \FD|RAM|ram~1960_q\,
	combout => \FD|RAM|ram~2165_combout\);

\FD|RAM|ram~2166\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2166_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~2163_combout\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~2165_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~2163_combout\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~2165_combout\,
	combout => \FD|RAM|ram~2166_combout\);

\FD|RAM|ram~1928\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[1]~18_combout\,
	ena => \FD|RAM|ram~3511_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1928_q\);

\FD|RAM|ram~1800\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[1]~18_combout\,
	ena => \FD|RAM|ram~3512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1800_q\);

\FD|RAM|ram~1672\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[1]~18_combout\,
	ena => \FD|RAM|ram~3513_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1672_q\);

\FD|RAM|ram~2167\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2167_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~1800_q\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~1672_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~1800_q\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~1672_q\,
	combout => \FD|RAM|ram~2167_combout\);

\FD|RAM|ram~2056\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[1]~18_combout\,
	ena => \FD|RAM|ram~3514_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~2056_q\);

\FD|RAM|ram~2168\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2168_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2167_combout\ & ((\FD|RAM|ram~2056_q\))) # (!\FD|RAM|ram~2167_combout\ & (\FD|RAM|ram~1928_q\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~2167_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1928_q\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~2167_combout\,
	datad => \FD|RAM|ram~2056_q\,
	combout => \FD|RAM|ram~2168_combout\);

\FD|RAM|ram~2169\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2169_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~2166_combout\ & ((\FD|RAM|ram~2168_combout\))) # (!\FD|RAM|ram~2166_combout\ & (\FD|RAM|ram~2161_combout\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~2166_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2161_combout\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~2166_combout\,
	datad => \FD|RAM|ram~2168_combout\,
	combout => \FD|RAM|ram~2169_combout\);

\FD|RAM|ram~2170\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2170_combout\ = (\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~2159_combout\ & ((\FD|RAM|ram~2169_combout\))) # (!\FD|RAM|ram~2159_combout\ & (\FD|RAM|ram~2138_combout\)))) # (!\FD|ULA|Add2~21_combout\ & (((\FD|RAM|ram~2159_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2138_combout\,
	datab => \FD|ULA|Add2~21_combout\,
	datac => \FD|RAM|ram~2159_combout\,
	datad => \FD|RAM|ram~2169_combout\,
	combout => \FD|RAM|ram~2170_combout\);

\FD|RAM|ram~1383\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[0]~0_combout\,
	ena => \FD|RAM|ram~3433_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1383_q\);

\FD|RAM|ram~1351\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[0]~0_combout\,
	ena => \FD|RAM|ram~3435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1351_q\);

\FD|RAM|ram~1319\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[0]~0_combout\,
	ena => \FD|RAM|ram~3437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1319_q\);

\FD|RAM|ram~2087\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2087_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~1351_q\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~1319_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~1351_q\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~1319_q\,
	combout => \FD|RAM|ram~2087_combout\);

\FD|RAM|ram~1415\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[0]~0_combout\,
	ena => \FD|RAM|ram~3439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1415_q\);

\FD|RAM|ram~2088\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2088_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~2087_combout\ & ((\FD|RAM|ram~1415_q\))) # (!\FD|RAM|ram~2087_combout\ & (\FD|RAM|ram~1383_q\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~2087_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1383_q\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~2087_combout\,
	datad => \FD|RAM|ram~1415_q\,
	combout => \FD|RAM|ram~2088_combout\);

\FD|RAM|ram~1223\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[0]~0_combout\,
	ena => \FD|RAM|ram~3441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1223_q\);

\FD|RAM|ram~1255\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[0]~0_combout\,
	ena => \FD|RAM|ram~3443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1255_q\);

\FD|RAM|ram~1191\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[0]~0_combout\,
	ena => \FD|RAM|ram~3445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1191_q\);

\FD|RAM|ram~2089\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2089_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~1255_q\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~1191_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~1255_q\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~1191_q\,
	combout => \FD|RAM|ram~2089_combout\);

\FD|RAM|ram~1287\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[0]~0_combout\,
	ena => \FD|RAM|ram~3447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1287_q\);

\FD|RAM|ram~2090\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2090_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~2089_combout\ & ((\FD|RAM|ram~1287_q\))) # (!\FD|RAM|ram~2089_combout\ & (\FD|RAM|ram~1223_q\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~2089_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1223_q\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~2089_combout\,
	datad => \FD|RAM|ram~1287_q\,
	combout => \FD|RAM|ram~2090_combout\);

\FD|RAM|ram~1127\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[0]~0_combout\,
	ena => \FD|RAM|ram~3449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1127_q\);

\FD|RAM|ram~1095\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[0]~0_combout\,
	ena => \FD|RAM|ram~3451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1095_q\);

\FD|RAM|ram~1063\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[0]~0_combout\,
	ena => \FD|RAM|ram~3453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1063_q\);

\FD|RAM|ram~2091\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2091_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~1095_q\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~1063_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~1095_q\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~1063_q\,
	combout => \FD|RAM|ram~2091_combout\);

\FD|RAM|ram~1159\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[0]~0_combout\,
	ena => \FD|RAM|ram~3455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1159_q\);

\FD|RAM|ram~2092\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2092_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~2091_combout\ & ((\FD|RAM|ram~1159_q\))) # (!\FD|RAM|ram~2091_combout\ & (\FD|RAM|ram~1127_q\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~2091_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1127_q\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~2091_combout\,
	datad => \FD|RAM|ram~1159_q\,
	combout => \FD|RAM|ram~2092_combout\);

\FD|RAM|ram~2093\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2093_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~2090_combout\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2092_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~2090_combout\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~2092_combout\,
	combout => \FD|RAM|ram~2093_combout\);

\FD|RAM|ram~1479\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[0]~0_combout\,
	ena => \FD|RAM|ram~3457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1479_q\);

\FD|RAM|ram~1511\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[0]~0_combout\,
	ena => \FD|RAM|ram~3459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1511_q\);

\FD|RAM|ram~1447\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[0]~0_combout\,
	ena => \FD|RAM|ram~3461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1447_q\);

\FD|RAM|ram~2094\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2094_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~1511_q\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~1447_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~1511_q\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~1447_q\,
	combout => \FD|RAM|ram~2094_combout\);

\FD|RAM|ram~1543\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[0]~0_combout\,
	ena => \FD|RAM|ram~3463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1543_q\);

\FD|RAM|ram~2095\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2095_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~2094_combout\ & ((\FD|RAM|ram~1543_q\))) # (!\FD|RAM|ram~2094_combout\ & (\FD|RAM|ram~1479_q\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~2094_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1479_q\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~2094_combout\,
	datad => \FD|RAM|ram~1543_q\,
	combout => \FD|RAM|ram~2095_combout\);

\FD|RAM|ram~2096\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2096_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2093_combout\ & ((\FD|RAM|ram~2095_combout\))) # (!\FD|RAM|ram~2093_combout\ & (\FD|RAM|ram~2088_combout\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~2093_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2088_combout\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~2093_combout\,
	datad => \FD|RAM|ram~2095_combout\,
	combout => \FD|RAM|ram~2096_combout\);

\FD|RAM|ram~711\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[0]~0_combout\,
	ena => \FD|RAM|ram~3465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~711_q\);

\FD|RAM|ram~839\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[0]~0_combout\,
	ena => \FD|RAM|ram~3466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~839_q\);

\FD|RAM|ram~583\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[0]~0_combout\,
	ena => \FD|RAM|ram~3467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~583_q\);

\FD|RAM|ram~2097\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2097_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~839_q\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~583_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~839_q\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~583_q\,
	combout => \FD|RAM|ram~2097_combout\);

\FD|RAM|ram~967\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[0]~0_combout\,
	ena => \FD|RAM|ram~3468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~967_q\);

\FD|RAM|ram~2098\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2098_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2097_combout\ & ((\FD|RAM|ram~967_q\))) # (!\FD|RAM|ram~2097_combout\ & (\FD|RAM|ram~711_q\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~2097_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~711_q\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~2097_combout\,
	datad => \FD|RAM|ram~967_q\,
	combout => \FD|RAM|ram~2098_combout\);

\FD|RAM|ram~871\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[0]~0_combout\,
	ena => \FD|RAM|ram~3469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~871_q\);

\FD|RAM|ram~743\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[0]~0_combout\,
	ena => \FD|RAM|ram~3470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~743_q\);

\FD|RAM|ram~615\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[0]~0_combout\,
	ena => \FD|RAM|ram~3471_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~615_q\);

\FD|RAM|ram~2099\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2099_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~743_q\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~615_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~743_q\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~615_q\,
	combout => \FD|RAM|ram~2099_combout\);

\FD|RAM|ram~999\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[0]~0_combout\,
	ena => \FD|RAM|ram~3472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~999_q\);

\FD|RAM|ram~2100\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2100_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2099_combout\ & ((\FD|RAM|ram~999_q\))) # (!\FD|RAM|ram~2099_combout\ & (\FD|RAM|ram~871_q\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~2099_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~871_q\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~2099_combout\,
	datad => \FD|RAM|ram~999_q\,
	combout => \FD|RAM|ram~2100_combout\);

\FD|RAM|ram~807\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[0]~0_combout\,
	ena => \FD|RAM|ram~3473_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~807_q\);

\FD|RAM|ram~679\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[0]~0_combout\,
	ena => \FD|RAM|ram~3474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~679_q\);

\FD|RAM|ram~551\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[0]~0_combout\,
	ena => \FD|RAM|ram~3475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~551_q\);

\FD|RAM|ram~2101\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2101_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~679_q\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~551_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~679_q\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~551_q\,
	combout => \FD|RAM|ram~2101_combout\);

\FD|RAM|ram~935\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[0]~0_combout\,
	ena => \FD|RAM|ram~3476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~935_q\);

\FD|RAM|ram~2102\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2102_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2101_combout\ & ((\FD|RAM|ram~935_q\))) # (!\FD|RAM|ram~2101_combout\ & (\FD|RAM|ram~807_q\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~2101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~807_q\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~2101_combout\,
	datad => \FD|RAM|ram~935_q\,
	combout => \FD|RAM|ram~2102_combout\);

\FD|RAM|ram~2103\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2103_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~2100_combout\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~2102_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~2100_combout\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~2102_combout\,
	combout => \FD|RAM|ram~2103_combout\);

\FD|RAM|ram~775\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[0]~0_combout\,
	ena => \FD|RAM|ram~3477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~775_q\);

\FD|RAM|ram~903\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[0]~0_combout\,
	ena => \FD|RAM|ram~3478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~903_q\);

\FD|RAM|ram~647\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[0]~0_combout\,
	ena => \FD|RAM|ram~3479_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~647_q\);

\FD|RAM|ram~2104\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2104_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~903_q\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~647_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~903_q\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~647_q\,
	combout => \FD|RAM|ram~2104_combout\);

\FD|RAM|ram~1031\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[0]~0_combout\,
	ena => \FD|RAM|ram~3480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1031_q\);

\FD|RAM|ram~2105\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2105_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2104_combout\ & ((\FD|RAM|ram~1031_q\))) # (!\FD|RAM|ram~2104_combout\ & (\FD|RAM|ram~775_q\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~2104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~775_q\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~2104_combout\,
	datad => \FD|RAM|ram~1031_q\,
	combout => \FD|RAM|ram~2105_combout\);

\FD|RAM|ram~2106\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2106_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~2103_combout\ & ((\FD|RAM|ram~2105_combout\))) # (!\FD|RAM|ram~2103_combout\ & (\FD|RAM|ram~2098_combout\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~2103_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2098_combout\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~2103_combout\,
	datad => \FD|RAM|ram~2105_combout\,
	combout => \FD|RAM|ram~2106_combout\);

\FD|RAM|ram~231\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[0]~0_combout\,
	ena => \FD|RAM|ram~3482_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~231_q\);

\FD|RAM|ram~199\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[0]~0_combout\,
	ena => \FD|RAM|ram~3483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~199_q\);

\FD|RAM|ram~167\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[0]~0_combout\,
	ena => \FD|RAM|ram~3484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~167_q\);

\FD|RAM|ram~2107\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2107_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~199_q\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~167_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~199_q\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~167_q\,
	combout => \FD|RAM|ram~2107_combout\);

\FD|RAM|ram~263\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[0]~0_combout\,
	ena => \FD|RAM|ram~3485_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~263_q\);

\FD|RAM|ram~2108\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2108_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~2107_combout\ & ((\FD|RAM|ram~263_q\))) # (!\FD|RAM|ram~2107_combout\ & (\FD|RAM|ram~231_q\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~2107_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~231_q\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~2107_combout\,
	datad => \FD|RAM|ram~263_q\,
	combout => \FD|RAM|ram~2108_combout\);

\FD|RAM|ram~327\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[0]~0_combout\,
	ena => \FD|RAM|ram~3486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~327_q\);

\FD|RAM|ram~359\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[0]~0_combout\,
	ena => \FD|RAM|ram~3487_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~359_q\);

\FD|RAM|ram~295\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[0]~0_combout\,
	ena => \FD|RAM|ram~3488_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~295_q\);

\FD|RAM|ram~2109\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2109_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~359_q\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~295_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~359_q\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~295_q\,
	combout => \FD|RAM|ram~2109_combout\);

\FD|RAM|ram~391\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[0]~0_combout\,
	ena => \FD|RAM|ram~3489_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~391_q\);

\FD|RAM|ram~2110\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2110_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~2109_combout\ & ((\FD|RAM|ram~391_q\))) # (!\FD|RAM|ram~2109_combout\ & (\FD|RAM|ram~327_q\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~2109_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~327_q\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~2109_combout\,
	datad => \FD|RAM|ram~391_q\,
	combout => \FD|RAM|ram~2110_combout\);

\FD|RAM|ram~71\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[0]~0_combout\,
	ena => \FD|RAM|ram~3490_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~71_q\);

\FD|RAM|ram~103\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[0]~0_combout\,
	ena => \FD|RAM|ram~3491_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~103_q\);

\FD|RAM|ram~39\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[0]~0_combout\,
	ena => \FD|RAM|ram~3492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~39_q\);

\FD|RAM|ram~2111\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2111_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~103_q\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~39_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~103_q\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~39_q\,
	combout => \FD|RAM|ram~2111_combout\);

\FD|RAM|ram~135\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[0]~0_combout\,
	ena => \FD|RAM|ram~3493_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~135_q\);

\FD|RAM|ram~2112\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2112_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~2111_combout\ & ((\FD|RAM|ram~135_q\))) # (!\FD|RAM|ram~2111_combout\ & (\FD|RAM|ram~71_q\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~2111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~71_q\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~2111_combout\,
	datad => \FD|RAM|ram~135_q\,
	combout => \FD|RAM|ram~2112_combout\);

\FD|RAM|ram~2113\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2113_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~2110_combout\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2112_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~2110_combout\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~2112_combout\,
	combout => \FD|RAM|ram~2113_combout\);

\FD|RAM|ram~487\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[0]~0_combout\,
	ena => \FD|RAM|ram~3494_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~487_q\);

\FD|RAM|ram~455\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[0]~0_combout\,
	ena => \FD|RAM|ram~3495_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~455_q\);

\FD|RAM|ram~423\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[0]~0_combout\,
	ena => \FD|RAM|ram~3496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~423_q\);

\FD|RAM|ram~2114\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2114_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~455_q\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~423_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~455_q\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~423_q\,
	combout => \FD|RAM|ram~2114_combout\);

\FD|RAM|ram~519\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[0]~0_combout\,
	ena => \FD|RAM|ram~3497_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~519_q\);

\FD|RAM|ram~2115\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2115_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~2114_combout\ & ((\FD|RAM|ram~519_q\))) # (!\FD|RAM|ram~2114_combout\ & (\FD|RAM|ram~487_q\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~2114_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~487_q\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~2114_combout\,
	datad => \FD|RAM|ram~519_q\,
	combout => \FD|RAM|ram~2115_combout\);

\FD|RAM|ram~2116\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2116_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2113_combout\ & ((\FD|RAM|ram~2115_combout\))) # (!\FD|RAM|ram~2113_combout\ & (\FD|RAM|ram~2108_combout\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~2113_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2108_combout\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~2113_combout\,
	datad => \FD|RAM|ram~2115_combout\,
	combout => \FD|RAM|ram~2116_combout\);

\FD|RAM|ram~2117\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2117_combout\ = (\FD|ULA|Add2~24_combout\ & (((\FD|ULA|Add2~21_combout\)))) # (!\FD|ULA|Add2~24_combout\ & ((\FD|ULA|Add2~21_combout\ & (\FD|RAM|ram~2106_combout\)) # (!\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~2116_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~24_combout\,
	datab => \FD|RAM|ram~2106_combout\,
	datac => \FD|ULA|Add2~21_combout\,
	datad => \FD|RAM|ram~2116_combout\,
	combout => \FD|RAM|ram~2117_combout\);

\FD|RAM|ram~1767\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[0]~0_combout\,
	ena => \FD|RAM|ram~3499_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1767_q\);

\FD|RAM|ram~1895\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[0]~0_combout\,
	ena => \FD|RAM|ram~3500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1895_q\);

\FD|RAM|ram~1639\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[0]~0_combout\,
	ena => \FD|RAM|ram~3501_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1639_q\);

\FD|RAM|ram~2118\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2118_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~1895_q\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~1639_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~1895_q\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~1639_q\,
	combout => \FD|RAM|ram~2118_combout\);

\FD|RAM|ram~2023\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[0]~0_combout\,
	ena => \FD|RAM|ram~3502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~2023_q\);

\FD|RAM|ram~2119\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2119_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2118_combout\ & ((\FD|RAM|ram~2023_q\))) # (!\FD|RAM|ram~2118_combout\ & (\FD|RAM|ram~1767_q\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~2118_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1767_q\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~2118_combout\,
	datad => \FD|RAM|ram~2023_q\,
	combout => \FD|RAM|ram~2119_combout\);

\FD|RAM|ram~1863\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[0]~0_combout\,
	ena => \FD|RAM|ram~3503_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1863_q\);

\FD|RAM|ram~1735\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[0]~0_combout\,
	ena => \FD|RAM|ram~3504_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1735_q\);

\FD|RAM|ram~1607\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[0]~0_combout\,
	ena => \FD|RAM|ram~3505_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1607_q\);

\FD|RAM|ram~2120\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2120_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~1735_q\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~1607_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~1735_q\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~1607_q\,
	combout => \FD|RAM|ram~2120_combout\);

\FD|RAM|ram~1991\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[0]~0_combout\,
	ena => \FD|RAM|ram~3506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1991_q\);

\FD|RAM|ram~2121\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2121_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2120_combout\ & ((\FD|RAM|ram~1991_q\))) # (!\FD|RAM|ram~2120_combout\ & (\FD|RAM|ram~1863_q\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~2120_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1863_q\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~2120_combout\,
	datad => \FD|RAM|ram~1991_q\,
	combout => \FD|RAM|ram~2121_combout\);

\FD|RAM|ram~1703\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[0]~0_combout\,
	ena => \FD|RAM|ram~3507_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1703_q\);

\FD|RAM|ram~1831\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[0]~0_combout\,
	ena => \FD|RAM|ram~3508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1831_q\);

\FD|RAM|ram~1575\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[0]~0_combout\,
	ena => \FD|RAM|ram~3509_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1575_q\);

\FD|RAM|ram~2122\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2122_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~1831_q\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~1575_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~1831_q\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~1575_q\,
	combout => \FD|RAM|ram~2122_combout\);

\FD|RAM|ram~1959\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[0]~0_combout\,
	ena => \FD|RAM|ram~3510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1959_q\);

\FD|RAM|ram~2123\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2123_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2122_combout\ & ((\FD|RAM|ram~1959_q\))) # (!\FD|RAM|ram~2122_combout\ & (\FD|RAM|ram~1703_q\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~2122_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1703_q\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~2122_combout\,
	datad => \FD|RAM|ram~1959_q\,
	combout => \FD|RAM|ram~2123_combout\);

\FD|RAM|ram~2124\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2124_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~2121_combout\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~2123_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~2121_combout\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~2123_combout\,
	combout => \FD|RAM|ram~2124_combout\);

\FD|RAM|ram~1927\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[0]~0_combout\,
	ena => \FD|RAM|ram~3511_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1927_q\);

\FD|RAM|ram~1799\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[0]~0_combout\,
	ena => \FD|RAM|ram~3512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1799_q\);

\FD|RAM|ram~1671\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[0]~0_combout\,
	ena => \FD|RAM|ram~3513_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1671_q\);

\FD|RAM|ram~2125\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2125_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~1799_q\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~1671_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~1799_q\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~1671_q\,
	combout => \FD|RAM|ram~2125_combout\);

\FD|RAM|ram~2055\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[0]~0_combout\,
	ena => \FD|RAM|ram~3514_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~2055_q\);

\FD|RAM|ram~2126\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2126_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2125_combout\ & ((\FD|RAM|ram~2055_q\))) # (!\FD|RAM|ram~2125_combout\ & (\FD|RAM|ram~1927_q\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~2125_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1927_q\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~2125_combout\,
	datad => \FD|RAM|ram~2055_q\,
	combout => \FD|RAM|ram~2126_combout\);

\FD|RAM|ram~2127\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2127_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~2124_combout\ & ((\FD|RAM|ram~2126_combout\))) # (!\FD|RAM|ram~2124_combout\ & (\FD|RAM|ram~2119_combout\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~2124_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2119_combout\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~2124_combout\,
	datad => \FD|RAM|ram~2126_combout\,
	combout => \FD|RAM|ram~2127_combout\);

\FD|RAM|ram~2128\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2128_combout\ = (\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~2117_combout\ & ((\FD|RAM|ram~2127_combout\))) # (!\FD|RAM|ram~2117_combout\ & (\FD|RAM|ram~2096_combout\)))) # (!\FD|ULA|Add2~24_combout\ & (((\FD|RAM|ram~2117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2096_combout\,
	datab => \FD|ULA|Add2~24_combout\,
	datac => \FD|RAM|ram~2117_combout\,
	datad => \FD|RAM|ram~2127_combout\,
	combout => \FD|RAM|ram~2128_combout\);

\FD|ULA|Add2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Add2~1_combout\ = (\FD|ULA|Add2~0_combout\ & (\FD|UCULA|ALUctr[2]~3_combout\ $ (VCC))) # (!\FD|ULA|Add2~0_combout\ & (\FD|UCULA|ALUctr[2]~3_combout\ & VCC))
-- \FD|ULA|Add2~2\ = CARRY((\FD|ULA|Add2~0_combout\ & \FD|UCULA|ALUctr[2]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~0_combout\,
	datab => \FD|UCULA|ALUctr[2]~3_combout\,
	datad => VCC,
	combout => \FD|ULA|Add2~1_combout\,
	cout => \FD|ULA|Add2~2\);

\FD|mux_Ula_Memoria|saida[0]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_Ula_Memoria|saida[0]~12_combout\ = (\UC|Equal3~12_combout\ & (\FD|RAM|ram~2128_combout\)) # (!\UC|Equal3~12_combout\ & (((\FD|ULA|Add2~1_combout\ & \FD|UCULA|ALUctr[1]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2128_combout\,
	datab => \FD|ULA|Add2~1_combout\,
	datac => \FD|UCULA|ALUctr[1]~4_combout\,
	datad => \UC|Equal3~12_combout\,
	combout => \FD|mux_Ula_Memoria|saida[0]~12_combout\);

\FD|BR|bancoReg~1177\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1177_combout\ = !\FD|mux_Ula_Memoria|saida[0]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Ula_Memoria|saida[0]~12_combout\,
	combout => \FD|BR|bancoReg~1177_combout\);

\FD|BR|bancoReg~294\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|bancoReg~1177_combout\,
	ena => \FD|BR|bancoReg~1172_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~294_q\);

\FD|BR|bancoReg~390\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[0]~12_combout\,
	ena => \FD|BR|bancoReg~1173_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~390_q\);

\FD|BR|bancoReg~326\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[0]~12_combout\,
	ena => \FD|BR|bancoReg~1174_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~326_q\);

\FD|BR|bancoReg~1074\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1074_combout\ = (\FD|ROM|memROM~3_combout\ & ((\FD|ROM|memROM~5_combout\ & (\FD|BR|bancoReg~390_q\)) # (!\FD|ROM|memROM~5_combout\ & ((\FD|BR|bancoReg~326_q\))))) # (!\FD|ROM|memROM~3_combout\ & (((\FD|ROM|memROM~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~3_combout\,
	datab => \FD|BR|bancoReg~390_q\,
	datac => \FD|ROM|memROM~5_combout\,
	datad => \FD|BR|bancoReg~326_q\,
	combout => \FD|BR|bancoReg~1074_combout\);

\FD|BR|bancoReg~1178\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1178_combout\ = !\FD|mux_Ula_Memoria|saida[0]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Ula_Memoria|saida[0]~12_combout\,
	combout => \FD|BR|bancoReg~1178_combout\);

\FD|BR|bancoReg~358\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|bancoReg~1178_combout\,
	ena => \FD|BR|bancoReg~1175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~358_q\);

\FD|BR|bancoReg~1075\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1075_combout\ = (\FD|ROM|memROM~3_combout\ & (((\FD|BR|bancoReg~1074_combout\)))) # (!\FD|ROM|memROM~3_combout\ & ((\FD|BR|bancoReg~1074_combout\ & ((!\FD|BR|bancoReg~358_q\))) # (!\FD|BR|bancoReg~1074_combout\ & 
-- (!\FD|BR|bancoReg~294_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000111110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~294_q\,
	datab => \FD|ROM|memROM~3_combout\,
	datac => \FD|BR|bancoReg~1074_combout\,
	datad => \FD|BR|bancoReg~358_q\,
	combout => \FD|BR|bancoReg~1075_combout\);

\FD|BR|bancoReg~38\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[0]~12_combout\,
	ena => \FD|BR|bancoReg~1176_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~38_q\);

\FD|BR|bancoReg~1077\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1077_combout\ = (\FD|BR|bancoReg~1076_combout\ & ((\FD|ROM|memROM~3_combout\))) # (!\FD|BR|bancoReg~1076_combout\ & (\FD|BR|bancoReg~38_q\ & !\FD|ROM|memROM~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~38_q\,
	datac => \FD|BR|bancoReg~1076_combout\,
	datad => \FD|ROM|memROM~3_combout\,
	combout => \FD|BR|bancoReg~1077_combout\);

\FD|BR|saidaB[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|saidaB[0]~0_combout\ = (\FD|ROM|memROM~0_combout\ & (\FD|BR|bancoReg~1075_combout\)) # (!\FD|ROM|memROM~0_combout\ & (((\FD|BR|bancoReg~1077_combout\ & !\FD|BR|Equal1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1075_combout\,
	datab => \FD|ROM|memROM~0_combout\,
	datac => \FD|BR|bancoReg~1077_combout\,
	datad => \FD|BR|Equal1~2_combout\,
	combout => \FD|BR|saidaB[0]~0_combout\);

\FD|ULA|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Add2~0_combout\ = \FD|UCULA|ALUctr[2]~3_combout\ $ (((\UC|pontosDeControle[8]~12_combout\ & ((\FD|ROM|memROM~7_combout\))) # (!\UC|pontosDeControle[8]~12_combout\ & (\FD|BR|saidaB[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|pontosDeControle[8]~12_combout\,
	datab => \FD|BR|saidaB[0]~0_combout\,
	datac => \FD|ROM|memROM~7_combout\,
	datad => \FD|UCULA|ALUctr[2]~3_combout\,
	combout => \FD|ULA|Add2~0_combout\);

\FD|ULA|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Add2~4_combout\ = (\FD|ULA|Add2~2\ & (\FD|mux_Banco_Ula|saida[1]~3_combout\ $ ((!\FD|UCULA|ALUctr[2]~3_combout\)))) # (!\FD|ULA|Add2~2\ & ((\FD|mux_Banco_Ula|saida[1]~3_combout\ $ (\FD|UCULA|ALUctr[2]~3_combout\)) # (GND)))
-- \FD|ULA|Add2~5\ = CARRY((\FD|mux_Banco_Ula|saida[1]~3_combout\ $ (!\FD|UCULA|ALUctr[2]~3_combout\)) # (!\FD|ULA|Add2~2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Banco_Ula|saida[1]~3_combout\,
	datab => \FD|UCULA|ALUctr[2]~3_combout\,
	datad => VCC,
	cin => \FD|ULA|Add2~2\,
	combout => \FD|ULA|Add2~4_combout\,
	cout => \FD|ULA|Add2~5\);

\FD|mux_Ula_Memoria|saida[1]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_Ula_Memoria|saida[1]~13_combout\ = (\UC|Equal3~12_combout\ & (\FD|RAM|ram~2170_combout\)) # (!\UC|Equal3~12_combout\ & (((\FD|UCULA|ALUctr[1]~4_combout\ & \FD|ULA|Add2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2170_combout\,
	datab => \FD|UCULA|ALUctr[1]~4_combout\,
	datac => \FD|ULA|Add2~4_combout\,
	datad => \UC|Equal3~12_combout\,
	combout => \FD|mux_Ula_Memoria|saida[1]~13_combout\);

\FD|BR|bancoReg~39\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[1]~13_combout\,
	ena => \FD|BR|bancoReg~1176_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~39_q\);

\FD|BR|bancoReg~1078\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1078_combout\ = (\FD|BR|bancoReg~1076_combout\ & ((\FD|ROM|memROM~3_combout\))) # (!\FD|BR|bancoReg~1076_combout\ & (\FD|BR|bancoReg~39_q\ & !\FD|ROM|memROM~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~39_q\,
	datac => \FD|BR|bancoReg~1076_combout\,
	datad => \FD|ROM|memROM~3_combout\,
	combout => \FD|BR|bancoReg~1078_combout\);

\FD|mux_Banco_Ula|saida[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_Banco_Ula|saida[1]~2_combout\ = (\FD|ROM|memROM~0_combout\ & (((\FD|BR|bancoReg~1080_combout\)))) # (!\FD|ROM|memROM~0_combout\ & (\FD|BR|bancoReg~1078_combout\ & (!\FD|BR|Equal1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~0_combout\,
	datab => \FD|BR|bancoReg~1078_combout\,
	datac => \FD|BR|Equal1~2_combout\,
	datad => \FD|BR|bancoReg~1080_combout\,
	combout => \FD|mux_Banco_Ula|saida[1]~2_combout\);

\FD|mux_Banco_Ula|saida[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_Banco_Ula|saida[1]~3_combout\ = (\UC|pontosDeControle[8]~12_combout\ & (\FD|ROM|memROM~14_combout\)) # (!\UC|pontosDeControle[8]~12_combout\ & ((\FD|mux_Banco_Ula|saida[1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|pontosDeControle[8]~12_combout\,
	datab => \FD|ROM|memROM~14_combout\,
	datac => \FD|mux_Banco_Ula|saida[1]~2_combout\,
	combout => \FD|mux_Banco_Ula|saida[1]~3_combout\);

\FD|ULA|Add2~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Add2~7_combout\ = (\FD|ULA|Add2~5\ & ((\FD|mux_Banco_Ula|saida[2]~4_combout\ $ (\FD|UCULA|ALUctr[2]~3_combout\)))) # (!\FD|ULA|Add2~5\ & (\FD|mux_Banco_Ula|saida[2]~4_combout\ $ (\FD|UCULA|ALUctr[2]~3_combout\ $ (VCC))))
-- \FD|ULA|Add2~8\ = CARRY((!\FD|ULA|Add2~5\ & (\FD|mux_Banco_Ula|saida[2]~4_combout\ $ (\FD|UCULA|ALUctr[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Banco_Ula|saida[2]~4_combout\,
	datab => \FD|UCULA|ALUctr[2]~3_combout\,
	datad => VCC,
	cin => \FD|ULA|Add2~5\,
	combout => \FD|ULA|Add2~7_combout\,
	cout => \FD|ULA|Add2~8\);

\FD|ULA|Add2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Add2~10_combout\ = (\FD|ULA|Add2~8\ & (\FD|mux_Banco_Ula|saida[3]~6_combout\ $ ((!\FD|UCULA|ALUctr[2]~3_combout\)))) # (!\FD|ULA|Add2~8\ & ((\FD|mux_Banco_Ula|saida[3]~6_combout\ $ (\FD|UCULA|ALUctr[2]~3_combout\)) # (GND)))
-- \FD|ULA|Add2~11\ = CARRY((\FD|mux_Banco_Ula|saida[3]~6_combout\ $ (!\FD|UCULA|ALUctr[2]~3_combout\)) # (!\FD|ULA|Add2~8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Banco_Ula|saida[3]~6_combout\,
	datab => \FD|UCULA|ALUctr[2]~3_combout\,
	datad => VCC,
	cin => \FD|ULA|Add2~8\,
	combout => \FD|ULA|Add2~10_combout\,
	cout => \FD|ULA|Add2~11\);

\FD|ULA|Add2~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Add2~13_combout\ = (\FD|ULA|Add2~11\ & ((\FD|mux_Banco_Ula|saida[4]~8_combout\ $ (\FD|UCULA|ALUctr[2]~3_combout\)))) # (!\FD|ULA|Add2~11\ & (\FD|mux_Banco_Ula|saida[4]~8_combout\ $ (\FD|UCULA|ALUctr[2]~3_combout\ $ (VCC))))
-- \FD|ULA|Add2~14\ = CARRY((!\FD|ULA|Add2~11\ & (\FD|mux_Banco_Ula|saida[4]~8_combout\ $ (\FD|UCULA|ALUctr[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Banco_Ula|saida[4]~8_combout\,
	datab => \FD|UCULA|ALUctr[2]~3_combout\,
	datad => VCC,
	cin => \FD|ULA|Add2~11\,
	combout => \FD|ULA|Add2~13_combout\,
	cout => \FD|ULA|Add2~14\);

\FD|ULA|Add2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Add2~16_combout\ = (\FD|ULA|Add2~14\ & (\FD|mux_Banco_Ula|saida[5]~45_combout\ $ ((!\FD|UCULA|ALUctr[2]~3_combout\)))) # (!\FD|ULA|Add2~14\ & ((\FD|mux_Banco_Ula|saida[5]~45_combout\ $ (\FD|UCULA|ALUctr[2]~3_combout\)) # (GND)))
-- \FD|ULA|Add2~17\ = CARRY((\FD|mux_Banco_Ula|saida[5]~45_combout\ $ (!\FD|UCULA|ALUctr[2]~3_combout\)) # (!\FD|ULA|Add2~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Banco_Ula|saida[5]~45_combout\,
	datab => \FD|UCULA|ALUctr[2]~3_combout\,
	datad => VCC,
	cin => \FD|ULA|Add2~14\,
	combout => \FD|ULA|Add2~16_combout\,
	cout => \FD|ULA|Add2~17\);

\FD|ULA|Add2~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Add2~19_combout\ = (\FD|ULA|Add2~17\ & ((\FD|mux_Banco_Ula|saida[6]~11_combout\ $ (\FD|UCULA|ALUctr[2]~3_combout\)))) # (!\FD|ULA|Add2~17\ & (\FD|mux_Banco_Ula|saida[6]~11_combout\ $ (\FD|UCULA|ALUctr[2]~3_combout\ $ (VCC))))
-- \FD|ULA|Add2~20\ = CARRY((!\FD|ULA|Add2~17\ & (\FD|mux_Banco_Ula|saida[6]~11_combout\ $ (\FD|UCULA|ALUctr[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Banco_Ula|saida[6]~11_combout\,
	datab => \FD|UCULA|ALUctr[2]~3_combout\,
	datad => VCC,
	cin => \FD|ULA|Add2~17\,
	combout => \FD|ULA|Add2~19_combout\,
	cout => \FD|ULA|Add2~20\);

\FD|ULA|Add2~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Add2~21_combout\ = (\FD|UCULA|ALUctr[1]~4_combout\ & \FD|ULA|Add2~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|UCULA|ALUctr[1]~4_combout\,
	datab => \FD|ULA|Add2~19_combout\,
	combout => \FD|ULA|Add2~21_combout\);

\FD|RAM|ram~3464\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3464_combout\ = (\FD|ROM|memROM~17_combout\ & (\FD|ULA|Add2~21_combout\ & (\FD|ROM|memROM~19_combout\ & !\FD|ULA|Add2~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~17_combout\,
	datab => \FD|ULA|Add2~21_combout\,
	datac => \FD|ROM|memROM~19_combout\,
	datad => \FD|ULA|Add2~24_combout\,
	combout => \FD|RAM|ram~3464_combout\);

\FD|RAM|ram~3467\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3467_combout\ = (\FD|RAM|ram~3450_combout\ & \FD|RAM|ram~3464_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3450_combout\,
	datab => \FD|RAM|ram~3464_combout\,
	combout => \FD|RAM|ram~3467_combout\);

\FD|RAM|ram~588\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[5]~21_combout\,
	ena => \FD|RAM|ram~3467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~588_q\);

\FD|RAM|ram~2297\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2297_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~844_q\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~588_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~844_q\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~588_q\,
	combout => \FD|RAM|ram~2297_combout\);

\FD|RAM|ram~972\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[5]~21_combout\,
	ena => \FD|RAM|ram~3468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~972_q\);

\FD|RAM|ram~2298\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2298_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2297_combout\ & ((\FD|RAM|ram~972_q\))) # (!\FD|RAM|ram~2297_combout\ & (\FD|RAM|ram~716_q\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~2297_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~716_q\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~2297_combout\,
	datad => \FD|RAM|ram~972_q\,
	combout => \FD|RAM|ram~2298_combout\);

\FD|RAM|ram~876\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[5]~21_combout\,
	ena => \FD|RAM|ram~3469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~876_q\);

\FD|RAM|ram~748\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[5]~21_combout\,
	ena => \FD|RAM|ram~3470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~748_q\);

\FD|RAM|ram~620\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[5]~21_combout\,
	ena => \FD|RAM|ram~3471_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~620_q\);

\FD|RAM|ram~2299\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2299_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~748_q\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~620_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~748_q\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~620_q\,
	combout => \FD|RAM|ram~2299_combout\);

\FD|RAM|ram~1004\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[5]~21_combout\,
	ena => \FD|RAM|ram~3472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1004_q\);

\FD|RAM|ram~2300\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2300_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2299_combout\ & ((\FD|RAM|ram~1004_q\))) # (!\FD|RAM|ram~2299_combout\ & (\FD|RAM|ram~876_q\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~2299_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~876_q\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~2299_combout\,
	datad => \FD|RAM|ram~1004_q\,
	combout => \FD|RAM|ram~2300_combout\);

\FD|RAM|ram~812\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[5]~21_combout\,
	ena => \FD|RAM|ram~3473_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~812_q\);

\FD|RAM|ram~684\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[5]~21_combout\,
	ena => \FD|RAM|ram~3474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~684_q\);

\FD|RAM|ram~556\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[5]~21_combout\,
	ena => \FD|RAM|ram~3475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~556_q\);

\FD|RAM|ram~2301\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2301_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~684_q\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~556_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~684_q\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~556_q\,
	combout => \FD|RAM|ram~2301_combout\);

\FD|RAM|ram~940\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[5]~21_combout\,
	ena => \FD|RAM|ram~3476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~940_q\);

\FD|RAM|ram~2302\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2302_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2301_combout\ & ((\FD|RAM|ram~940_q\))) # (!\FD|RAM|ram~2301_combout\ & (\FD|RAM|ram~812_q\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~2301_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~812_q\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~2301_combout\,
	datad => \FD|RAM|ram~940_q\,
	combout => \FD|RAM|ram~2302_combout\);

\FD|RAM|ram~2303\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2303_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~2300_combout\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~2302_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~2300_combout\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~2302_combout\,
	combout => \FD|RAM|ram~2303_combout\);

\FD|RAM|ram~780\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[5]~21_combout\,
	ena => \FD|RAM|ram~3477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~780_q\);

\FD|RAM|ram~908\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[5]~21_combout\,
	ena => \FD|RAM|ram~3478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~908_q\);

\FD|RAM|ram~652\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[5]~21_combout\,
	ena => \FD|RAM|ram~3479_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~652_q\);

\FD|RAM|ram~2304\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2304_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~908_q\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~652_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~908_q\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~652_q\,
	combout => \FD|RAM|ram~2304_combout\);

\FD|RAM|ram~1036\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[5]~21_combout\,
	ena => \FD|RAM|ram~3480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1036_q\);

\FD|RAM|ram~2305\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2305_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2304_combout\ & ((\FD|RAM|ram~1036_q\))) # (!\FD|RAM|ram~2304_combout\ & (\FD|RAM|ram~780_q\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~2304_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~780_q\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~2304_combout\,
	datad => \FD|RAM|ram~1036_q\,
	combout => \FD|RAM|ram~2305_combout\);

\FD|RAM|ram~2306\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2306_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~2303_combout\ & ((\FD|RAM|ram~2305_combout\))) # (!\FD|RAM|ram~2303_combout\ & (\FD|RAM|ram~2298_combout\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~2303_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2298_combout\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~2303_combout\,
	datad => \FD|RAM|ram~2305_combout\,
	combout => \FD|RAM|ram~2306_combout\);

\FD|RAM|ram~1388\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[5]~21_combout\,
	ena => \FD|RAM|ram~3433_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1388_q\);

\FD|RAM|ram~1356\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[5]~21_combout\,
	ena => \FD|RAM|ram~3435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1356_q\);

\FD|RAM|ram~1324\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[5]~21_combout\,
	ena => \FD|RAM|ram~3437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1324_q\);

\FD|RAM|ram~2307\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2307_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~1356_q\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~1324_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~1356_q\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~1324_q\,
	combout => \FD|RAM|ram~2307_combout\);

\FD|RAM|ram~1420\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[5]~21_combout\,
	ena => \FD|RAM|ram~3439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1420_q\);

\FD|RAM|ram~2308\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2308_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~2307_combout\ & ((\FD|RAM|ram~1420_q\))) # (!\FD|RAM|ram~2307_combout\ & (\FD|RAM|ram~1388_q\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~2307_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1388_q\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~2307_combout\,
	datad => \FD|RAM|ram~1420_q\,
	combout => \FD|RAM|ram~2308_combout\);

\FD|RAM|ram~1228\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[5]~21_combout\,
	ena => \FD|RAM|ram~3441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1228_q\);

\FD|RAM|ram~1260\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[5]~21_combout\,
	ena => \FD|RAM|ram~3443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1260_q\);

\FD|RAM|ram~1196\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[5]~21_combout\,
	ena => \FD|RAM|ram~3445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1196_q\);

\FD|RAM|ram~2309\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2309_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~1260_q\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~1196_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~1260_q\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~1196_q\,
	combout => \FD|RAM|ram~2309_combout\);

\FD|RAM|ram~1292\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[5]~21_combout\,
	ena => \FD|RAM|ram~3447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1292_q\);

\FD|RAM|ram~2310\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2310_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~2309_combout\ & ((\FD|RAM|ram~1292_q\))) # (!\FD|RAM|ram~2309_combout\ & (\FD|RAM|ram~1228_q\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~2309_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1228_q\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~2309_combout\,
	datad => \FD|RAM|ram~1292_q\,
	combout => \FD|RAM|ram~2310_combout\);

\FD|RAM|ram~1132\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[5]~21_combout\,
	ena => \FD|RAM|ram~3449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1132_q\);

\FD|RAM|ram~1100\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[5]~21_combout\,
	ena => \FD|RAM|ram~3451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1100_q\);

\FD|RAM|ram~1068\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[5]~21_combout\,
	ena => \FD|RAM|ram~3453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1068_q\);

\FD|RAM|ram~2311\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2311_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~1100_q\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~1068_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~1100_q\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~1068_q\,
	combout => \FD|RAM|ram~2311_combout\);

\FD|RAM|ram~1164\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[5]~21_combout\,
	ena => \FD|RAM|ram~3455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1164_q\);

\FD|RAM|ram~2312\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2312_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~2311_combout\ & ((\FD|RAM|ram~1164_q\))) # (!\FD|RAM|ram~2311_combout\ & (\FD|RAM|ram~1132_q\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~2311_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1132_q\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~2311_combout\,
	datad => \FD|RAM|ram~1164_q\,
	combout => \FD|RAM|ram~2312_combout\);

\FD|RAM|ram~2313\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2313_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~2310_combout\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2312_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~2310_combout\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~2312_combout\,
	combout => \FD|RAM|ram~2313_combout\);

\FD|RAM|ram~1484\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[5]~21_combout\,
	ena => \FD|RAM|ram~3457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1484_q\);

\FD|RAM|ram~1516\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[5]~21_combout\,
	ena => \FD|RAM|ram~3459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1516_q\);

\FD|RAM|ram~1452\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[5]~21_combout\,
	ena => \FD|RAM|ram~3461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1452_q\);

\FD|RAM|ram~2314\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2314_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~1516_q\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~1452_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~1516_q\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~1452_q\,
	combout => \FD|RAM|ram~2314_combout\);

\FD|RAM|ram~1548\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[5]~21_combout\,
	ena => \FD|RAM|ram~3463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1548_q\);

\FD|RAM|ram~2315\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2315_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~2314_combout\ & ((\FD|RAM|ram~1548_q\))) # (!\FD|RAM|ram~2314_combout\ & (\FD|RAM|ram~1484_q\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~2314_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1484_q\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~2314_combout\,
	datad => \FD|RAM|ram~1548_q\,
	combout => \FD|RAM|ram~2315_combout\);

\FD|RAM|ram~2316\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2316_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2313_combout\ & ((\FD|RAM|ram~2315_combout\))) # (!\FD|RAM|ram~2313_combout\ & (\FD|RAM|ram~2308_combout\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~2313_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2308_combout\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~2313_combout\,
	datad => \FD|RAM|ram~2315_combout\,
	combout => \FD|RAM|ram~2316_combout\);

\FD|RAM|ram~236\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[5]~21_combout\,
	ena => \FD|RAM|ram~3482_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~236_q\);

\FD|RAM|ram~204\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[5]~21_combout\,
	ena => \FD|RAM|ram~3483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~204_q\);

\FD|RAM|ram~172\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[5]~21_combout\,
	ena => \FD|RAM|ram~3484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~172_q\);

\FD|RAM|ram~2317\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2317_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~204_q\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~172_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~204_q\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~172_q\,
	combout => \FD|RAM|ram~2317_combout\);

\FD|RAM|ram~268\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[5]~21_combout\,
	ena => \FD|RAM|ram~3485_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~268_q\);

\FD|RAM|ram~2318\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2318_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~2317_combout\ & ((\FD|RAM|ram~268_q\))) # (!\FD|RAM|ram~2317_combout\ & (\FD|RAM|ram~236_q\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~2317_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~236_q\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~2317_combout\,
	datad => \FD|RAM|ram~268_q\,
	combout => \FD|RAM|ram~2318_combout\);

\FD|RAM|ram~332\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[5]~21_combout\,
	ena => \FD|RAM|ram~3486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~332_q\);

\FD|RAM|ram~364\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[5]~21_combout\,
	ena => \FD|RAM|ram~3487_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~364_q\);

\FD|RAM|ram~300\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[5]~21_combout\,
	ena => \FD|RAM|ram~3488_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~300_q\);

\FD|RAM|ram~2319\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2319_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~364_q\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~300_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~364_q\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~300_q\,
	combout => \FD|RAM|ram~2319_combout\);

\FD|RAM|ram~396\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[5]~21_combout\,
	ena => \FD|RAM|ram~3489_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~396_q\);

\FD|RAM|ram~2320\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2320_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~2319_combout\ & ((\FD|RAM|ram~396_q\))) # (!\FD|RAM|ram~2319_combout\ & (\FD|RAM|ram~332_q\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~2319_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~332_q\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~2319_combout\,
	datad => \FD|RAM|ram~396_q\,
	combout => \FD|RAM|ram~2320_combout\);

\FD|RAM|ram~76\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[5]~21_combout\,
	ena => \FD|RAM|ram~3490_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~76_q\);

\FD|RAM|ram~108\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[5]~21_combout\,
	ena => \FD|RAM|ram~3491_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~108_q\);

\FD|RAM|ram~44\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[5]~21_combout\,
	ena => \FD|RAM|ram~3492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~44_q\);

\FD|RAM|ram~2321\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2321_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~108_q\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~44_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~108_q\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~44_q\,
	combout => \FD|RAM|ram~2321_combout\);

\FD|RAM|ram~140\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[5]~21_combout\,
	ena => \FD|RAM|ram~3493_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~140_q\);

\FD|RAM|ram~2322\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2322_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~2321_combout\ & ((\FD|RAM|ram~140_q\))) # (!\FD|RAM|ram~2321_combout\ & (\FD|RAM|ram~76_q\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~2321_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~76_q\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~2321_combout\,
	datad => \FD|RAM|ram~140_q\,
	combout => \FD|RAM|ram~2322_combout\);

\FD|RAM|ram~2323\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2323_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~2320_combout\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2322_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~2320_combout\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~2322_combout\,
	combout => \FD|RAM|ram~2323_combout\);

\FD|RAM|ram~492\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[5]~21_combout\,
	ena => \FD|RAM|ram~3494_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~492_q\);

\FD|RAM|ram~460\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[5]~21_combout\,
	ena => \FD|RAM|ram~3495_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~460_q\);

\FD|RAM|ram~428\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[5]~21_combout\,
	ena => \FD|RAM|ram~3496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~428_q\);

\FD|RAM|ram~2324\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2324_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~460_q\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~428_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~460_q\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~428_q\,
	combout => \FD|RAM|ram~2324_combout\);

\FD|RAM|ram~524\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[5]~21_combout\,
	ena => \FD|RAM|ram~3497_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~524_q\);

\FD|RAM|ram~2325\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2325_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~2324_combout\ & ((\FD|RAM|ram~524_q\))) # (!\FD|RAM|ram~2324_combout\ & (\FD|RAM|ram~492_q\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~2324_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~492_q\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~2324_combout\,
	datad => \FD|RAM|ram~524_q\,
	combout => \FD|RAM|ram~2325_combout\);

\FD|RAM|ram~2326\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2326_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2323_combout\ & ((\FD|RAM|ram~2325_combout\))) # (!\FD|RAM|ram~2323_combout\ & (\FD|RAM|ram~2318_combout\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~2323_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2318_combout\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~2323_combout\,
	datad => \FD|RAM|ram~2325_combout\,
	combout => \FD|RAM|ram~2326_combout\);

\FD|RAM|ram~2327\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2327_combout\ = (\FD|ULA|Add2~21_combout\ & (((\FD|ULA|Add2~24_combout\)))) # (!\FD|ULA|Add2~21_combout\ & ((\FD|ULA|Add2~24_combout\ & (\FD|RAM|ram~2316_combout\)) # (!\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~2326_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~21_combout\,
	datab => \FD|RAM|ram~2316_combout\,
	datac => \FD|ULA|Add2~24_combout\,
	datad => \FD|RAM|ram~2326_combout\,
	combout => \FD|RAM|ram~2327_combout\);

\FD|RAM|ram~1772\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[5]~21_combout\,
	ena => \FD|RAM|ram~3499_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1772_q\);

\FD|RAM|ram~1900\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[5]~21_combout\,
	ena => \FD|RAM|ram~3500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1900_q\);

\FD|RAM|ram~1644\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[5]~21_combout\,
	ena => \FD|RAM|ram~3501_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1644_q\);

\FD|RAM|ram~2328\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2328_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~1900_q\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~1644_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~1900_q\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~1644_q\,
	combout => \FD|RAM|ram~2328_combout\);

\FD|RAM|ram~2028\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[5]~21_combout\,
	ena => \FD|RAM|ram~3502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~2028_q\);

\FD|RAM|ram~2329\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2329_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2328_combout\ & ((\FD|RAM|ram~2028_q\))) # (!\FD|RAM|ram~2328_combout\ & (\FD|RAM|ram~1772_q\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~2328_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1772_q\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~2328_combout\,
	datad => \FD|RAM|ram~2028_q\,
	combout => \FD|RAM|ram~2329_combout\);

\FD|RAM|ram~1868\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[5]~21_combout\,
	ena => \FD|RAM|ram~3503_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1868_q\);

\FD|RAM|ram~1740\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[5]~21_combout\,
	ena => \FD|RAM|ram~3504_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1740_q\);

\FD|RAM|ram~1612\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[5]~21_combout\,
	ena => \FD|RAM|ram~3505_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1612_q\);

\FD|RAM|ram~2330\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2330_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~1740_q\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~1612_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~1740_q\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~1612_q\,
	combout => \FD|RAM|ram~2330_combout\);

\FD|RAM|ram~1996\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[5]~21_combout\,
	ena => \FD|RAM|ram~3506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1996_q\);

\FD|RAM|ram~2331\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2331_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2330_combout\ & ((\FD|RAM|ram~1996_q\))) # (!\FD|RAM|ram~2330_combout\ & (\FD|RAM|ram~1868_q\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~2330_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1868_q\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~2330_combout\,
	datad => \FD|RAM|ram~1996_q\,
	combout => \FD|RAM|ram~2331_combout\);

\FD|RAM|ram~1708\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[5]~21_combout\,
	ena => \FD|RAM|ram~3507_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1708_q\);

\FD|RAM|ram~1836\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[5]~21_combout\,
	ena => \FD|RAM|ram~3508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1836_q\);

\FD|RAM|ram~1580\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[5]~21_combout\,
	ena => \FD|RAM|ram~3509_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1580_q\);

\FD|RAM|ram~2332\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2332_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~1836_q\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~1580_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~1836_q\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~1580_q\,
	combout => \FD|RAM|ram~2332_combout\);

\FD|RAM|ram~1964\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[5]~21_combout\,
	ena => \FD|RAM|ram~3510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1964_q\);

\FD|RAM|ram~2333\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2333_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2332_combout\ & ((\FD|RAM|ram~1964_q\))) # (!\FD|RAM|ram~2332_combout\ & (\FD|RAM|ram~1708_q\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~2332_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1708_q\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~2332_combout\,
	datad => \FD|RAM|ram~1964_q\,
	combout => \FD|RAM|ram~2333_combout\);

\FD|RAM|ram~2334\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2334_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~2331_combout\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~2333_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~2331_combout\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~2333_combout\,
	combout => \FD|RAM|ram~2334_combout\);

\FD|RAM|ram~1932\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[5]~21_combout\,
	ena => \FD|RAM|ram~3511_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1932_q\);

\FD|RAM|ram~1804\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[5]~21_combout\,
	ena => \FD|RAM|ram~3512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1804_q\);

\FD|RAM|ram~1676\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[5]~21_combout\,
	ena => \FD|RAM|ram~3513_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1676_q\);

\FD|RAM|ram~2335\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2335_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~1804_q\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~1676_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~1804_q\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~1676_q\,
	combout => \FD|RAM|ram~2335_combout\);

\FD|RAM|ram~2060\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[5]~21_combout\,
	ena => \FD|RAM|ram~3514_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~2060_q\);

\FD|RAM|ram~2336\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2336_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2335_combout\ & ((\FD|RAM|ram~2060_q\))) # (!\FD|RAM|ram~2335_combout\ & (\FD|RAM|ram~1932_q\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~2335_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1932_q\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~2335_combout\,
	datad => \FD|RAM|ram~2060_q\,
	combout => \FD|RAM|ram~2336_combout\);

\FD|RAM|ram~2337\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2337_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~2334_combout\ & ((\FD|RAM|ram~2336_combout\))) # (!\FD|RAM|ram~2334_combout\ & (\FD|RAM|ram~2329_combout\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~2334_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2329_combout\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~2334_combout\,
	datad => \FD|RAM|ram~2336_combout\,
	combout => \FD|RAM|ram~2337_combout\);

\FD|RAM|ram~2338\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2338_combout\ = (\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~2327_combout\ & ((\FD|RAM|ram~2337_combout\))) # (!\FD|RAM|ram~2327_combout\ & (\FD|RAM|ram~2306_combout\)))) # (!\FD|ULA|Add2~21_combout\ & (((\FD|RAM|ram~2327_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2306_combout\,
	datab => \FD|ULA|Add2~21_combout\,
	datac => \FD|RAM|ram~2327_combout\,
	datad => \FD|RAM|ram~2337_combout\,
	combout => \FD|RAM|ram~2338_combout\);

\FD|mux_Ula_Memoria|saida[5]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_Ula_Memoria|saida[5]~41_combout\ = (\UC|Equal3~12_combout\ & (((\FD|RAM|ram~2338_combout\)))) # (!\UC|Equal3~12_combout\ & (\FD|UCULA|ALUctr[1]~4_combout\ & (\FD|ULA|Add2~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|UCULA|ALUctr[1]~4_combout\,
	datab => \FD|ULA|Add2~16_combout\,
	datac => \FD|RAM|ram~2338_combout\,
	datad => \UC|Equal3~12_combout\,
	combout => \FD|mux_Ula_Memoria|saida[5]~41_combout\);

\FD|BR|bancoReg~43\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[5]~41_combout\,
	ena => \FD|BR|bancoReg~1176_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~43_q\);

\FD|BR|bancoReg~1090\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1090_combout\ = (\FD|BR|bancoReg~43_q\ & (!\FD|ROM|memROM~3_combout\ & ((\FD|PC|data_s\(7)) # (!\FD|ROM|memROM~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~43_q\,
	datab => \FD|ROM|memROM~3_combout\,
	datac => \FD|PC|data_s\(7),
	datad => \FD|ROM|memROM~4_combout\,
	combout => \FD|BR|bancoReg~1090_combout\);

\FD|mux_Banco_Ula|saida[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_Banco_Ula|saida[5]~9_combout\ = (\FD|ROM|memROM~0_combout\ & (((\FD|BR|bancoReg~1092_combout\)))) # (!\FD|ROM|memROM~0_combout\ & (\FD|BR|bancoReg~1090_combout\ & (!\FD|BR|Equal1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~0_combout\,
	datab => \FD|BR|bancoReg~1090_combout\,
	datac => \FD|BR|Equal1~2_combout\,
	datad => \FD|BR|bancoReg~1092_combout\,
	combout => \FD|mux_Banco_Ula|saida[5]~9_combout\);

\FD|mux_Banco_Ula|saida[5]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_Banco_Ula|saida[5]~45_combout\ = (\UC|pontosDeControle[8]~12_combout\ & (\FD|ROM|memROM~4_combout\ & (!\FD|PC|data_s\(7)))) # (!\UC|pontosDeControle[8]~12_combout\ & (((\FD|mux_Banco_Ula|saida[5]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~4_combout\,
	datab => \FD|PC|data_s\(7),
	datac => \UC|pontosDeControle[8]~12_combout\,
	datad => \FD|mux_Banco_Ula|saida[5]~9_combout\,
	combout => \FD|mux_Banco_Ula|saida[5]~45_combout\);

\FD|ULA|Add2~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Add2~18_combout\ = (\FD|UCULA|ALUctr[1]~4_combout\ & \FD|ULA|Add2~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|UCULA|ALUctr[1]~4_combout\,
	datab => \FD|ULA|Add2~16_combout\,
	combout => \FD|ULA|Add2~18_combout\);

\FD|RAM|ram~3434\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3434_combout\ = (\FD|ULA|Add2~9_combout\ & (!\FD|ULA|Add2~12_combout\ & (!\FD|ULA|Add2~15_combout\ & \FD|ULA|Add2~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|ULA|Add2~18_combout\,
	combout => \FD|RAM|ram~3434_combout\);

\FD|RAM|ram~3466\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3466_combout\ = (\FD|RAM|ram~3434_combout\ & \FD|RAM|ram~3464_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3434_combout\,
	datab => \FD|RAM|ram~3464_combout\,
	combout => \FD|RAM|ram~3466_combout\);

\FD|RAM|ram~846\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[7]~23_combout\,
	ena => \FD|RAM|ram~3466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~846_q\);

\FD|RAM|ram~590\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[7]~23_combout\,
	ena => \FD|RAM|ram~3467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~590_q\);

\FD|RAM|ram~2381\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2381_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~846_q\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~590_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~846_q\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~590_q\,
	combout => \FD|RAM|ram~2381_combout\);

\FD|RAM|ram~974\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[7]~23_combout\,
	ena => \FD|RAM|ram~3468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~974_q\);

\FD|RAM|ram~2382\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2382_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2381_combout\ & ((\FD|RAM|ram~974_q\))) # (!\FD|RAM|ram~2381_combout\ & (\FD|RAM|ram~718_q\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~2381_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~718_q\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~2381_combout\,
	datad => \FD|RAM|ram~974_q\,
	combout => \FD|RAM|ram~2382_combout\);

\FD|RAM|ram~878\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[7]~23_combout\,
	ena => \FD|RAM|ram~3469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~878_q\);

\FD|RAM|ram~750\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[7]~23_combout\,
	ena => \FD|RAM|ram~3470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~750_q\);

\FD|RAM|ram~622\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[7]~23_combout\,
	ena => \FD|RAM|ram~3471_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~622_q\);

\FD|RAM|ram~2383\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2383_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~750_q\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~622_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~750_q\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~622_q\,
	combout => \FD|RAM|ram~2383_combout\);

\FD|RAM|ram~1006\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[7]~23_combout\,
	ena => \FD|RAM|ram~3472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1006_q\);

\FD|RAM|ram~2384\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2384_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2383_combout\ & ((\FD|RAM|ram~1006_q\))) # (!\FD|RAM|ram~2383_combout\ & (\FD|RAM|ram~878_q\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~2383_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~878_q\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~2383_combout\,
	datad => \FD|RAM|ram~1006_q\,
	combout => \FD|RAM|ram~2384_combout\);

\FD|RAM|ram~814\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[7]~23_combout\,
	ena => \FD|RAM|ram~3473_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~814_q\);

\FD|RAM|ram~686\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[7]~23_combout\,
	ena => \FD|RAM|ram~3474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~686_q\);

\FD|RAM|ram~558\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[7]~23_combout\,
	ena => \FD|RAM|ram~3475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~558_q\);

\FD|RAM|ram~2385\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2385_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~686_q\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~558_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~686_q\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~558_q\,
	combout => \FD|RAM|ram~2385_combout\);

\FD|RAM|ram~942\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[7]~23_combout\,
	ena => \FD|RAM|ram~3476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~942_q\);

\FD|RAM|ram~2386\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2386_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2385_combout\ & ((\FD|RAM|ram~942_q\))) # (!\FD|RAM|ram~2385_combout\ & (\FD|RAM|ram~814_q\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~2385_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~814_q\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~2385_combout\,
	datad => \FD|RAM|ram~942_q\,
	combout => \FD|RAM|ram~2386_combout\);

\FD|RAM|ram~2387\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2387_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~2384_combout\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~2386_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~2384_combout\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~2386_combout\,
	combout => \FD|RAM|ram~2387_combout\);

\FD|RAM|ram~782\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[7]~23_combout\,
	ena => \FD|RAM|ram~3477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~782_q\);

\FD|RAM|ram~910\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[7]~23_combout\,
	ena => \FD|RAM|ram~3478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~910_q\);

\FD|RAM|ram~654\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[7]~23_combout\,
	ena => \FD|RAM|ram~3479_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~654_q\);

\FD|RAM|ram~2388\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2388_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~910_q\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~654_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~910_q\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~654_q\,
	combout => \FD|RAM|ram~2388_combout\);

\FD|RAM|ram~1038\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[7]~23_combout\,
	ena => \FD|RAM|ram~3480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1038_q\);

\FD|RAM|ram~2389\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2389_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2388_combout\ & ((\FD|RAM|ram~1038_q\))) # (!\FD|RAM|ram~2388_combout\ & (\FD|RAM|ram~782_q\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~2388_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~782_q\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~2388_combout\,
	datad => \FD|RAM|ram~1038_q\,
	combout => \FD|RAM|ram~2389_combout\);

\FD|RAM|ram~2390\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2390_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~2387_combout\ & ((\FD|RAM|ram~2389_combout\))) # (!\FD|RAM|ram~2387_combout\ & (\FD|RAM|ram~2382_combout\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~2387_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2382_combout\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~2387_combout\,
	datad => \FD|RAM|ram~2389_combout\,
	combout => \FD|RAM|ram~2390_combout\);

\FD|RAM|ram~1390\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[7]~23_combout\,
	ena => \FD|RAM|ram~3433_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1390_q\);

\FD|RAM|ram~1358\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[7]~23_combout\,
	ena => \FD|RAM|ram~3435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1358_q\);

\FD|RAM|ram~1326\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[7]~23_combout\,
	ena => \FD|RAM|ram~3437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1326_q\);

\FD|RAM|ram~2391\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2391_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~1358_q\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~1326_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~1358_q\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~1326_q\,
	combout => \FD|RAM|ram~2391_combout\);

\FD|RAM|ram~1422\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[7]~23_combout\,
	ena => \FD|RAM|ram~3439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1422_q\);

\FD|RAM|ram~2392\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2392_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~2391_combout\ & ((\FD|RAM|ram~1422_q\))) # (!\FD|RAM|ram~2391_combout\ & (\FD|RAM|ram~1390_q\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~2391_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1390_q\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~2391_combout\,
	datad => \FD|RAM|ram~1422_q\,
	combout => \FD|RAM|ram~2392_combout\);

\FD|RAM|ram~1230\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[7]~23_combout\,
	ena => \FD|RAM|ram~3441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1230_q\);

\FD|RAM|ram~1262\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[7]~23_combout\,
	ena => \FD|RAM|ram~3443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1262_q\);

\FD|RAM|ram~1198\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[7]~23_combout\,
	ena => \FD|RAM|ram~3445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1198_q\);

\FD|RAM|ram~2393\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2393_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~1262_q\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~1198_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~1262_q\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~1198_q\,
	combout => \FD|RAM|ram~2393_combout\);

\FD|RAM|ram~1294\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[7]~23_combout\,
	ena => \FD|RAM|ram~3447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1294_q\);

\FD|RAM|ram~2394\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2394_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~2393_combout\ & ((\FD|RAM|ram~1294_q\))) # (!\FD|RAM|ram~2393_combout\ & (\FD|RAM|ram~1230_q\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~2393_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1230_q\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~2393_combout\,
	datad => \FD|RAM|ram~1294_q\,
	combout => \FD|RAM|ram~2394_combout\);

\FD|RAM|ram~1134\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[7]~23_combout\,
	ena => \FD|RAM|ram~3449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1134_q\);

\FD|RAM|ram~1102\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[7]~23_combout\,
	ena => \FD|RAM|ram~3451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1102_q\);

\FD|RAM|ram~1070\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[7]~23_combout\,
	ena => \FD|RAM|ram~3453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1070_q\);

\FD|RAM|ram~2395\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2395_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~1102_q\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~1070_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~1102_q\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~1070_q\,
	combout => \FD|RAM|ram~2395_combout\);

\FD|RAM|ram~1166\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[7]~23_combout\,
	ena => \FD|RAM|ram~3455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1166_q\);

\FD|RAM|ram~2396\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2396_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~2395_combout\ & ((\FD|RAM|ram~1166_q\))) # (!\FD|RAM|ram~2395_combout\ & (\FD|RAM|ram~1134_q\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~2395_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1134_q\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~2395_combout\,
	datad => \FD|RAM|ram~1166_q\,
	combout => \FD|RAM|ram~2396_combout\);

\FD|RAM|ram~2397\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2397_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~2394_combout\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2396_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~2394_combout\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~2396_combout\,
	combout => \FD|RAM|ram~2397_combout\);

\FD|RAM|ram~1486\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[7]~23_combout\,
	ena => \FD|RAM|ram~3457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1486_q\);

\FD|RAM|ram~1518\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[7]~23_combout\,
	ena => \FD|RAM|ram~3459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1518_q\);

\FD|RAM|ram~1454\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[7]~23_combout\,
	ena => \FD|RAM|ram~3461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1454_q\);

\FD|RAM|ram~2398\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2398_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~1518_q\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~1454_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~1518_q\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~1454_q\,
	combout => \FD|RAM|ram~2398_combout\);

\FD|RAM|ram~1550\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[7]~23_combout\,
	ena => \FD|RAM|ram~3463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1550_q\);

\FD|RAM|ram~2399\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2399_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~2398_combout\ & ((\FD|RAM|ram~1550_q\))) # (!\FD|RAM|ram~2398_combout\ & (\FD|RAM|ram~1486_q\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~2398_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1486_q\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~2398_combout\,
	datad => \FD|RAM|ram~1550_q\,
	combout => \FD|RAM|ram~2399_combout\);

\FD|RAM|ram~2400\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2400_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2397_combout\ & ((\FD|RAM|ram~2399_combout\))) # (!\FD|RAM|ram~2397_combout\ & (\FD|RAM|ram~2392_combout\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~2397_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2392_combout\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~2397_combout\,
	datad => \FD|RAM|ram~2399_combout\,
	combout => \FD|RAM|ram~2400_combout\);

\FD|RAM|ram~238\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[7]~23_combout\,
	ena => \FD|RAM|ram~3482_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~238_q\);

\FD|RAM|ram~206\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[7]~23_combout\,
	ena => \FD|RAM|ram~3483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~206_q\);

\FD|RAM|ram~174\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[7]~23_combout\,
	ena => \FD|RAM|ram~3484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~174_q\);

\FD|RAM|ram~2401\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2401_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~206_q\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~174_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~206_q\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~174_q\,
	combout => \FD|RAM|ram~2401_combout\);

\FD|RAM|ram~270\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[7]~23_combout\,
	ena => \FD|RAM|ram~3485_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~270_q\);

\FD|RAM|ram~2402\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2402_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~2401_combout\ & ((\FD|RAM|ram~270_q\))) # (!\FD|RAM|ram~2401_combout\ & (\FD|RAM|ram~238_q\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~2401_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~238_q\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~2401_combout\,
	datad => \FD|RAM|ram~270_q\,
	combout => \FD|RAM|ram~2402_combout\);

\FD|RAM|ram~334\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[7]~23_combout\,
	ena => \FD|RAM|ram~3486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~334_q\);

\FD|RAM|ram~366\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[7]~23_combout\,
	ena => \FD|RAM|ram~3487_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~366_q\);

\FD|RAM|ram~302\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[7]~23_combout\,
	ena => \FD|RAM|ram~3488_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~302_q\);

\FD|RAM|ram~2403\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2403_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~366_q\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~302_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~366_q\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~302_q\,
	combout => \FD|RAM|ram~2403_combout\);

\FD|RAM|ram~398\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[7]~23_combout\,
	ena => \FD|RAM|ram~3489_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~398_q\);

\FD|RAM|ram~2404\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2404_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~2403_combout\ & ((\FD|RAM|ram~398_q\))) # (!\FD|RAM|ram~2403_combout\ & (\FD|RAM|ram~334_q\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~2403_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~334_q\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~2403_combout\,
	datad => \FD|RAM|ram~398_q\,
	combout => \FD|RAM|ram~2404_combout\);

\FD|RAM|ram~78\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[7]~23_combout\,
	ena => \FD|RAM|ram~3490_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~78_q\);

\FD|RAM|ram~110\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[7]~23_combout\,
	ena => \FD|RAM|ram~3491_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~110_q\);

\FD|RAM|ram~46\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[7]~23_combout\,
	ena => \FD|RAM|ram~3492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~46_q\);

\FD|RAM|ram~2405\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2405_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~110_q\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~46_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~110_q\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~46_q\,
	combout => \FD|RAM|ram~2405_combout\);

\FD|RAM|ram~142\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[7]~23_combout\,
	ena => \FD|RAM|ram~3493_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~142_q\);

\FD|RAM|ram~2406\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2406_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~2405_combout\ & ((\FD|RAM|ram~142_q\))) # (!\FD|RAM|ram~2405_combout\ & (\FD|RAM|ram~78_q\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~2405_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~78_q\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~2405_combout\,
	datad => \FD|RAM|ram~142_q\,
	combout => \FD|RAM|ram~2406_combout\);

\FD|RAM|ram~2407\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2407_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~2404_combout\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2406_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~2404_combout\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~2406_combout\,
	combout => \FD|RAM|ram~2407_combout\);

\FD|RAM|ram~494\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[7]~23_combout\,
	ena => \FD|RAM|ram~3494_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~494_q\);

\FD|RAM|ram~462\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[7]~23_combout\,
	ena => \FD|RAM|ram~3495_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~462_q\);

\FD|RAM|ram~430\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[7]~23_combout\,
	ena => \FD|RAM|ram~3496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~430_q\);

\FD|RAM|ram~2408\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2408_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~462_q\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~430_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~462_q\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~430_q\,
	combout => \FD|RAM|ram~2408_combout\);

\FD|RAM|ram~526\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[7]~23_combout\,
	ena => \FD|RAM|ram~3497_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~526_q\);

\FD|RAM|ram~2409\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2409_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~2408_combout\ & ((\FD|RAM|ram~526_q\))) # (!\FD|RAM|ram~2408_combout\ & (\FD|RAM|ram~494_q\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~2408_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~494_q\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~2408_combout\,
	datad => \FD|RAM|ram~526_q\,
	combout => \FD|RAM|ram~2409_combout\);

\FD|RAM|ram~2410\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2410_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2407_combout\ & ((\FD|RAM|ram~2409_combout\))) # (!\FD|RAM|ram~2407_combout\ & (\FD|RAM|ram~2402_combout\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~2407_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2402_combout\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~2407_combout\,
	datad => \FD|RAM|ram~2409_combout\,
	combout => \FD|RAM|ram~2410_combout\);

\FD|RAM|ram~2411\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2411_combout\ = (\FD|ULA|Add2~21_combout\ & (((\FD|ULA|Add2~24_combout\)))) # (!\FD|ULA|Add2~21_combout\ & ((\FD|ULA|Add2~24_combout\ & (\FD|RAM|ram~2400_combout\)) # (!\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~2410_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~21_combout\,
	datab => \FD|RAM|ram~2400_combout\,
	datac => \FD|ULA|Add2~24_combout\,
	datad => \FD|RAM|ram~2410_combout\,
	combout => \FD|RAM|ram~2411_combout\);

\FD|RAM|ram~1774\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[7]~23_combout\,
	ena => \FD|RAM|ram~3499_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1774_q\);

\FD|RAM|ram~1902\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[7]~23_combout\,
	ena => \FD|RAM|ram~3500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1902_q\);

\FD|RAM|ram~1646\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[7]~23_combout\,
	ena => \FD|RAM|ram~3501_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1646_q\);

\FD|RAM|ram~2412\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2412_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~1902_q\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~1646_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~1902_q\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~1646_q\,
	combout => \FD|RAM|ram~2412_combout\);

\FD|RAM|ram~2030\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[7]~23_combout\,
	ena => \FD|RAM|ram~3502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~2030_q\);

\FD|RAM|ram~2413\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2413_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2412_combout\ & ((\FD|RAM|ram~2030_q\))) # (!\FD|RAM|ram~2412_combout\ & (\FD|RAM|ram~1774_q\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~2412_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1774_q\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~2412_combout\,
	datad => \FD|RAM|ram~2030_q\,
	combout => \FD|RAM|ram~2413_combout\);

\FD|RAM|ram~1870\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[7]~23_combout\,
	ena => \FD|RAM|ram~3503_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1870_q\);

\FD|RAM|ram~1742\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[7]~23_combout\,
	ena => \FD|RAM|ram~3504_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1742_q\);

\FD|RAM|ram~1614\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[7]~23_combout\,
	ena => \FD|RAM|ram~3505_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1614_q\);

\FD|RAM|ram~2414\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2414_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~1742_q\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~1614_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~1742_q\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~1614_q\,
	combout => \FD|RAM|ram~2414_combout\);

\FD|RAM|ram~1998\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[7]~23_combout\,
	ena => \FD|RAM|ram~3506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1998_q\);

\FD|RAM|ram~2415\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2415_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2414_combout\ & ((\FD|RAM|ram~1998_q\))) # (!\FD|RAM|ram~2414_combout\ & (\FD|RAM|ram~1870_q\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~2414_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1870_q\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~2414_combout\,
	datad => \FD|RAM|ram~1998_q\,
	combout => \FD|RAM|ram~2415_combout\);

\FD|RAM|ram~1710\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[7]~23_combout\,
	ena => \FD|RAM|ram~3507_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1710_q\);

\FD|RAM|ram~1838\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[7]~23_combout\,
	ena => \FD|RAM|ram~3508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1838_q\);

\FD|RAM|ram~1582\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[7]~23_combout\,
	ena => \FD|RAM|ram~3509_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1582_q\);

\FD|RAM|ram~2416\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2416_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~1838_q\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~1582_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~1838_q\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~1582_q\,
	combout => \FD|RAM|ram~2416_combout\);

\FD|RAM|ram~1966\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[7]~23_combout\,
	ena => \FD|RAM|ram~3510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1966_q\);

\FD|RAM|ram~2417\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2417_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2416_combout\ & ((\FD|RAM|ram~1966_q\))) # (!\FD|RAM|ram~2416_combout\ & (\FD|RAM|ram~1710_q\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~2416_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1710_q\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~2416_combout\,
	datad => \FD|RAM|ram~1966_q\,
	combout => \FD|RAM|ram~2417_combout\);

\FD|RAM|ram~2418\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2418_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~2415_combout\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~2417_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~2415_combout\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~2417_combout\,
	combout => \FD|RAM|ram~2418_combout\);

\FD|RAM|ram~1934\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[7]~23_combout\,
	ena => \FD|RAM|ram~3511_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1934_q\);

\FD|RAM|ram~1806\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[7]~23_combout\,
	ena => \FD|RAM|ram~3512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1806_q\);

\FD|RAM|ram~1678\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[7]~23_combout\,
	ena => \FD|RAM|ram~3513_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1678_q\);

\FD|RAM|ram~2419\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2419_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~1806_q\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~1678_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~1806_q\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~1678_q\,
	combout => \FD|RAM|ram~2419_combout\);

\FD|RAM|ram~2062\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[7]~23_combout\,
	ena => \FD|RAM|ram~3514_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~2062_q\);

\FD|RAM|ram~2420\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2420_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2419_combout\ & ((\FD|RAM|ram~2062_q\))) # (!\FD|RAM|ram~2419_combout\ & (\FD|RAM|ram~1934_q\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~2419_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1934_q\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~2419_combout\,
	datad => \FD|RAM|ram~2062_q\,
	combout => \FD|RAM|ram~2420_combout\);

\FD|RAM|ram~2421\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2421_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~2418_combout\ & ((\FD|RAM|ram~2420_combout\))) # (!\FD|RAM|ram~2418_combout\ & (\FD|RAM|ram~2413_combout\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~2418_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2413_combout\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~2418_combout\,
	datad => \FD|RAM|ram~2420_combout\,
	combout => \FD|RAM|ram~2421_combout\);

\FD|RAM|ram~2422\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2422_combout\ = (\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~2411_combout\ & ((\FD|RAM|ram~2421_combout\))) # (!\FD|RAM|ram~2411_combout\ & (\FD|RAM|ram~2390_combout\)))) # (!\FD|ULA|Add2~21_combout\ & (((\FD|RAM|ram~2411_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2390_combout\,
	datab => \FD|ULA|Add2~21_combout\,
	datac => \FD|RAM|ram~2411_combout\,
	datad => \FD|RAM|ram~2421_combout\,
	combout => \FD|RAM|ram~2422_combout\);

\FD|mux_Ula_Memoria|saida[7]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_Ula_Memoria|saida[7]~43_combout\ = (\UC|Equal3~12_combout\ & (((\FD|RAM|ram~2422_combout\)))) # (!\UC|Equal3~12_combout\ & (\FD|UCULA|ALUctr[1]~4_combout\ & (\FD|ULA|Add2~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|UCULA|ALUctr[1]~4_combout\,
	datab => \FD|ULA|Add2~22_combout\,
	datac => \FD|RAM|ram~2422_combout\,
	datad => \UC|Equal3~12_combout\,
	combout => \FD|mux_Ula_Memoria|saida[7]~43_combout\);

\FD|BR|bancoReg~301\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[7]~43_combout\,
	ena => \FD|BR|bancoReg~1172_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~301_q\);

\FD|BR|bancoReg~397\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[7]~43_combout\,
	ena => \FD|BR|bancoReg~1173_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~397_q\);

\FD|BR|bancoReg~333\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[7]~43_combout\,
	ena => \FD|BR|bancoReg~1174_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~333_q\);

\FD|BR|bancoReg~1096\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1096_combout\ = (\FD|ROM|memROM~3_combout\ & ((\FD|ROM|memROM~5_combout\ & (\FD|BR|bancoReg~397_q\)) # (!\FD|ROM|memROM~5_combout\ & ((\FD|BR|bancoReg~333_q\))))) # (!\FD|ROM|memROM~3_combout\ & (((\FD|ROM|memROM~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~3_combout\,
	datab => \FD|BR|bancoReg~397_q\,
	datac => \FD|ROM|memROM~5_combout\,
	datad => \FD|BR|bancoReg~333_q\,
	combout => \FD|BR|bancoReg~1096_combout\);

\FD|BR|bancoReg~365\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[7]~43_combout\,
	ena => \FD|BR|bancoReg~1175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~365_q\);

\FD|BR|bancoReg~1097\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1097_combout\ = (\FD|ROM|memROM~3_combout\ & (((\FD|BR|bancoReg~1096_combout\)))) # (!\FD|ROM|memROM~3_combout\ & ((\FD|BR|bancoReg~1096_combout\ & ((\FD|BR|bancoReg~365_q\))) # (!\FD|BR|bancoReg~1096_combout\ & (\FD|BR|bancoReg~301_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~301_q\,
	datab => \FD|ROM|memROM~3_combout\,
	datac => \FD|BR|bancoReg~1096_combout\,
	datad => \FD|BR|bancoReg~365_q\,
	combout => \FD|BR|bancoReg~1097_combout\);

\FD|mux_Banco_Ula|saida[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_Banco_Ula|saida[7]~12_combout\ = (!\UC|pontosDeControle[8]~12_combout\ & ((\FD|ROM|memROM~0_combout\) # (!\FD|BR|Equal1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|pontosDeControle[8]~12_combout\,
	datab => \FD|ROM|memROM~0_combout\,
	datac => \FD|BR|Equal1~2_combout\,
	combout => \FD|mux_Banco_Ula|saida[7]~12_combout\);

\FD|mux_Banco_Ula|saida[7]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_Banco_Ula|saida[7]~13_combout\ = (\FD|mux_Banco_Ula|saida[7]~12_combout\ & ((\FD|ROM|memROM~0_combout\ & (\FD|BR|bancoReg~1097_combout\)) # (!\FD|ROM|memROM~0_combout\ & ((\FD|BR|bancoReg~1098_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1097_combout\,
	datab => \FD|ROM|memROM~0_combout\,
	datac => \FD|BR|bancoReg~1098_combout\,
	datad => \FD|mux_Banco_Ula|saida[7]~12_combout\,
	combout => \FD|mux_Banco_Ula|saida[7]~13_combout\);

\FD|ULA|Add2~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Add2~22_combout\ = (\FD|ULA|Add2~20\ & (\FD|mux_Banco_Ula|saida[7]~13_combout\ $ ((!\FD|UCULA|ALUctr[2]~3_combout\)))) # (!\FD|ULA|Add2~20\ & ((\FD|mux_Banco_Ula|saida[7]~13_combout\ $ (\FD|UCULA|ALUctr[2]~3_combout\)) # (GND)))
-- \FD|ULA|Add2~23\ = CARRY((\FD|mux_Banco_Ula|saida[7]~13_combout\ $ (!\FD|UCULA|ALUctr[2]~3_combout\)) # (!\FD|ULA|Add2~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Banco_Ula|saida[7]~13_combout\,
	datab => \FD|UCULA|ALUctr[2]~3_combout\,
	datad => VCC,
	cin => \FD|ULA|Add2~20\,
	combout => \FD|ULA|Add2~22_combout\,
	cout => \FD|ULA|Add2~23\);

\FD|ULA|Add2~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Add2~24_combout\ = (\FD|UCULA|ALUctr[1]~4_combout\ & \FD|ULA|Add2~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|UCULA|ALUctr[1]~4_combout\,
	datab => \FD|ULA|Add2~22_combout\,
	combout => \FD|ULA|Add2~24_combout\);

\FD|RAM|ram~3432\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3432_combout\ = (\FD|ROM|memROM~17_combout\ & (\FD|ULA|Add2~24_combout\ & (\FD|ROM|memROM~19_combout\ & !\FD|ULA|Add2~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~17_combout\,
	datab => \FD|ULA|Add2~24_combout\,
	datac => \FD|ROM|memROM~19_combout\,
	datad => \FD|ULA|Add2~21_combout\,
	combout => \FD|RAM|ram~3432_combout\);

\FD|RAM|ram~3435\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3435_combout\ = (\FD|RAM|ram~3432_combout\ & \FD|RAM|ram~3434_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3432_combout\,
	datab => \FD|RAM|ram~3434_combout\,
	combout => \FD|RAM|ram~3435_combout\);

\FD|RAM|ram~1355\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[4]~20_combout\,
	ena => \FD|RAM|ram~3435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1355_q\);

\FD|RAM|ram~1323\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[4]~20_combout\,
	ena => \FD|RAM|ram~3437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1323_q\);

\FD|RAM|ram~2255\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2255_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~1355_q\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~1323_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~1355_q\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~1323_q\,
	combout => \FD|RAM|ram~2255_combout\);

\FD|RAM|ram~1419\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[4]~20_combout\,
	ena => \FD|RAM|ram~3439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1419_q\);

\FD|RAM|ram~2256\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2256_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~2255_combout\ & ((\FD|RAM|ram~1419_q\))) # (!\FD|RAM|ram~2255_combout\ & (\FD|RAM|ram~1387_q\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~2255_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1387_q\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~2255_combout\,
	datad => \FD|RAM|ram~1419_q\,
	combout => \FD|RAM|ram~2256_combout\);

\FD|RAM|ram~1227\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[4]~20_combout\,
	ena => \FD|RAM|ram~3441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1227_q\);

\FD|RAM|ram~1259\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[4]~20_combout\,
	ena => \FD|RAM|ram~3443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1259_q\);

\FD|RAM|ram~1195\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[4]~20_combout\,
	ena => \FD|RAM|ram~3445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1195_q\);

\FD|RAM|ram~2257\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2257_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~1259_q\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~1195_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~1259_q\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~1195_q\,
	combout => \FD|RAM|ram~2257_combout\);

\FD|RAM|ram~1291\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[4]~20_combout\,
	ena => \FD|RAM|ram~3447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1291_q\);

\FD|RAM|ram~2258\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2258_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~2257_combout\ & ((\FD|RAM|ram~1291_q\))) # (!\FD|RAM|ram~2257_combout\ & (\FD|RAM|ram~1227_q\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~2257_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1227_q\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~2257_combout\,
	datad => \FD|RAM|ram~1291_q\,
	combout => \FD|RAM|ram~2258_combout\);

\FD|RAM|ram~1131\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[4]~20_combout\,
	ena => \FD|RAM|ram~3449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1131_q\);

\FD|RAM|ram~1099\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[4]~20_combout\,
	ena => \FD|RAM|ram~3451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1099_q\);

\FD|RAM|ram~1067\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[4]~20_combout\,
	ena => \FD|RAM|ram~3453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1067_q\);

\FD|RAM|ram~2259\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2259_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~1099_q\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~1067_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~1099_q\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~1067_q\,
	combout => \FD|RAM|ram~2259_combout\);

\FD|RAM|ram~1163\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[4]~20_combout\,
	ena => \FD|RAM|ram~3455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1163_q\);

\FD|RAM|ram~2260\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2260_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~2259_combout\ & ((\FD|RAM|ram~1163_q\))) # (!\FD|RAM|ram~2259_combout\ & (\FD|RAM|ram~1131_q\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~2259_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1131_q\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~2259_combout\,
	datad => \FD|RAM|ram~1163_q\,
	combout => \FD|RAM|ram~2260_combout\);

\FD|RAM|ram~2261\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2261_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~2258_combout\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2260_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~2258_combout\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~2260_combout\,
	combout => \FD|RAM|ram~2261_combout\);

\FD|RAM|ram~1483\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[4]~20_combout\,
	ena => \FD|RAM|ram~3457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1483_q\);

\FD|RAM|ram~1515\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[4]~20_combout\,
	ena => \FD|RAM|ram~3459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1515_q\);

\FD|RAM|ram~1451\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[4]~20_combout\,
	ena => \FD|RAM|ram~3461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1451_q\);

\FD|RAM|ram~2262\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2262_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~1515_q\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~1451_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~1515_q\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~1451_q\,
	combout => \FD|RAM|ram~2262_combout\);

\FD|RAM|ram~1547\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[4]~20_combout\,
	ena => \FD|RAM|ram~3463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1547_q\);

\FD|RAM|ram~2263\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2263_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~2262_combout\ & ((\FD|RAM|ram~1547_q\))) # (!\FD|RAM|ram~2262_combout\ & (\FD|RAM|ram~1483_q\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~2262_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1483_q\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~2262_combout\,
	datad => \FD|RAM|ram~1547_q\,
	combout => \FD|RAM|ram~2263_combout\);

\FD|RAM|ram~2264\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2264_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2261_combout\ & ((\FD|RAM|ram~2263_combout\))) # (!\FD|RAM|ram~2261_combout\ & (\FD|RAM|ram~2256_combout\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~2261_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2256_combout\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~2261_combout\,
	datad => \FD|RAM|ram~2263_combout\,
	combout => \FD|RAM|ram~2264_combout\);

\FD|RAM|ram~715\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[4]~20_combout\,
	ena => \FD|RAM|ram~3465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~715_q\);

\FD|RAM|ram~843\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[4]~20_combout\,
	ena => \FD|RAM|ram~3466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~843_q\);

\FD|RAM|ram~587\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[4]~20_combout\,
	ena => \FD|RAM|ram~3467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~587_q\);

\FD|RAM|ram~2265\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2265_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~843_q\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~587_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~843_q\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~587_q\,
	combout => \FD|RAM|ram~2265_combout\);

\FD|RAM|ram~971\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[4]~20_combout\,
	ena => \FD|RAM|ram~3468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~971_q\);

\FD|RAM|ram~2266\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2266_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2265_combout\ & ((\FD|RAM|ram~971_q\))) # (!\FD|RAM|ram~2265_combout\ & (\FD|RAM|ram~715_q\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~2265_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~715_q\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~2265_combout\,
	datad => \FD|RAM|ram~971_q\,
	combout => \FD|RAM|ram~2266_combout\);

\FD|RAM|ram~875\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[4]~20_combout\,
	ena => \FD|RAM|ram~3469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~875_q\);

\FD|RAM|ram~747\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[4]~20_combout\,
	ena => \FD|RAM|ram~3470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~747_q\);

\FD|RAM|ram~619\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[4]~20_combout\,
	ena => \FD|RAM|ram~3471_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~619_q\);

\FD|RAM|ram~2267\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2267_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~747_q\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~619_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~747_q\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~619_q\,
	combout => \FD|RAM|ram~2267_combout\);

\FD|RAM|ram~1003\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[4]~20_combout\,
	ena => \FD|RAM|ram~3472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1003_q\);

\FD|RAM|ram~2268\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2268_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2267_combout\ & ((\FD|RAM|ram~1003_q\))) # (!\FD|RAM|ram~2267_combout\ & (\FD|RAM|ram~875_q\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~2267_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~875_q\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~2267_combout\,
	datad => \FD|RAM|ram~1003_q\,
	combout => \FD|RAM|ram~2268_combout\);

\FD|RAM|ram~811\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[4]~20_combout\,
	ena => \FD|RAM|ram~3473_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~811_q\);

\FD|RAM|ram~683\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[4]~20_combout\,
	ena => \FD|RAM|ram~3474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~683_q\);

\FD|RAM|ram~555\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[4]~20_combout\,
	ena => \FD|RAM|ram~3475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~555_q\);

\FD|RAM|ram~2269\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2269_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~683_q\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~555_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~683_q\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~555_q\,
	combout => \FD|RAM|ram~2269_combout\);

\FD|RAM|ram~939\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[4]~20_combout\,
	ena => \FD|RAM|ram~3476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~939_q\);

\FD|RAM|ram~2270\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2270_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2269_combout\ & ((\FD|RAM|ram~939_q\))) # (!\FD|RAM|ram~2269_combout\ & (\FD|RAM|ram~811_q\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~2269_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~811_q\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~2269_combout\,
	datad => \FD|RAM|ram~939_q\,
	combout => \FD|RAM|ram~2270_combout\);

\FD|RAM|ram~2271\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2271_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~2268_combout\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~2270_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~2268_combout\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~2270_combout\,
	combout => \FD|RAM|ram~2271_combout\);

\FD|RAM|ram~779\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[4]~20_combout\,
	ena => \FD|RAM|ram~3477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~779_q\);

\FD|RAM|ram~907\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[4]~20_combout\,
	ena => \FD|RAM|ram~3478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~907_q\);

\FD|RAM|ram~651\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[4]~20_combout\,
	ena => \FD|RAM|ram~3479_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~651_q\);

\FD|RAM|ram~2272\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2272_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~907_q\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~651_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~907_q\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~651_q\,
	combout => \FD|RAM|ram~2272_combout\);

\FD|RAM|ram~1035\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[4]~20_combout\,
	ena => \FD|RAM|ram~3480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1035_q\);

\FD|RAM|ram~2273\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2273_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2272_combout\ & ((\FD|RAM|ram~1035_q\))) # (!\FD|RAM|ram~2272_combout\ & (\FD|RAM|ram~779_q\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~2272_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~779_q\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~2272_combout\,
	datad => \FD|RAM|ram~1035_q\,
	combout => \FD|RAM|ram~2273_combout\);

\FD|RAM|ram~2274\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2274_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~2271_combout\ & ((\FD|RAM|ram~2273_combout\))) # (!\FD|RAM|ram~2271_combout\ & (\FD|RAM|ram~2266_combout\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~2271_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2266_combout\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~2271_combout\,
	datad => \FD|RAM|ram~2273_combout\,
	combout => \FD|RAM|ram~2274_combout\);

\FD|RAM|ram~235\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[4]~20_combout\,
	ena => \FD|RAM|ram~3482_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~235_q\);

\FD|RAM|ram~203\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[4]~20_combout\,
	ena => \FD|RAM|ram~3483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~203_q\);

\FD|RAM|ram~171\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[4]~20_combout\,
	ena => \FD|RAM|ram~3484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~171_q\);

\FD|RAM|ram~2275\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2275_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~203_q\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~171_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~203_q\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~171_q\,
	combout => \FD|RAM|ram~2275_combout\);

\FD|RAM|ram~267\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[4]~20_combout\,
	ena => \FD|RAM|ram~3485_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~267_q\);

\FD|RAM|ram~2276\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2276_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~2275_combout\ & ((\FD|RAM|ram~267_q\))) # (!\FD|RAM|ram~2275_combout\ & (\FD|RAM|ram~235_q\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~2275_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~235_q\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~2275_combout\,
	datad => \FD|RAM|ram~267_q\,
	combout => \FD|RAM|ram~2276_combout\);

\FD|RAM|ram~331\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[4]~20_combout\,
	ena => \FD|RAM|ram~3486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~331_q\);

\FD|RAM|ram~363\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[4]~20_combout\,
	ena => \FD|RAM|ram~3487_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~363_q\);

\FD|RAM|ram~299\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[4]~20_combout\,
	ena => \FD|RAM|ram~3488_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~299_q\);

\FD|RAM|ram~2277\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2277_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~363_q\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~299_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~363_q\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~299_q\,
	combout => \FD|RAM|ram~2277_combout\);

\FD|RAM|ram~395\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[4]~20_combout\,
	ena => \FD|RAM|ram~3489_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~395_q\);

\FD|RAM|ram~2278\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2278_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~2277_combout\ & ((\FD|RAM|ram~395_q\))) # (!\FD|RAM|ram~2277_combout\ & (\FD|RAM|ram~331_q\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~2277_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~331_q\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~2277_combout\,
	datad => \FD|RAM|ram~395_q\,
	combout => \FD|RAM|ram~2278_combout\);

\FD|RAM|ram~75\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[4]~20_combout\,
	ena => \FD|RAM|ram~3490_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~75_q\);

\FD|RAM|ram~107\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[4]~20_combout\,
	ena => \FD|RAM|ram~3491_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~107_q\);

\FD|RAM|ram~43\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[4]~20_combout\,
	ena => \FD|RAM|ram~3492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~43_q\);

\FD|RAM|ram~2279\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2279_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~107_q\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~43_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~107_q\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~43_q\,
	combout => \FD|RAM|ram~2279_combout\);

\FD|RAM|ram~139\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[4]~20_combout\,
	ena => \FD|RAM|ram~3493_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~139_q\);

\FD|RAM|ram~2280\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2280_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~2279_combout\ & ((\FD|RAM|ram~139_q\))) # (!\FD|RAM|ram~2279_combout\ & (\FD|RAM|ram~75_q\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~2279_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~75_q\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~2279_combout\,
	datad => \FD|RAM|ram~139_q\,
	combout => \FD|RAM|ram~2280_combout\);

\FD|RAM|ram~2281\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2281_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~2278_combout\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2280_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~2278_combout\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~2280_combout\,
	combout => \FD|RAM|ram~2281_combout\);

\FD|RAM|ram~491\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[4]~20_combout\,
	ena => \FD|RAM|ram~3494_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~491_q\);

\FD|RAM|ram~459\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[4]~20_combout\,
	ena => \FD|RAM|ram~3495_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~459_q\);

\FD|RAM|ram~427\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[4]~20_combout\,
	ena => \FD|RAM|ram~3496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~427_q\);

\FD|RAM|ram~2282\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2282_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~459_q\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~427_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~459_q\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~427_q\,
	combout => \FD|RAM|ram~2282_combout\);

\FD|RAM|ram~523\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[4]~20_combout\,
	ena => \FD|RAM|ram~3497_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~523_q\);

\FD|RAM|ram~2283\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2283_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~2282_combout\ & ((\FD|RAM|ram~523_q\))) # (!\FD|RAM|ram~2282_combout\ & (\FD|RAM|ram~491_q\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~2282_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~491_q\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~2282_combout\,
	datad => \FD|RAM|ram~523_q\,
	combout => \FD|RAM|ram~2283_combout\);

\FD|RAM|ram~2284\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2284_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2281_combout\ & ((\FD|RAM|ram~2283_combout\))) # (!\FD|RAM|ram~2281_combout\ & (\FD|RAM|ram~2276_combout\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~2281_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2276_combout\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~2281_combout\,
	datad => \FD|RAM|ram~2283_combout\,
	combout => \FD|RAM|ram~2284_combout\);

\FD|RAM|ram~2285\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2285_combout\ = (\FD|ULA|Add2~24_combout\ & (((\FD|ULA|Add2~21_combout\)))) # (!\FD|ULA|Add2~24_combout\ & ((\FD|ULA|Add2~21_combout\ & (\FD|RAM|ram~2274_combout\)) # (!\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~2284_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~24_combout\,
	datab => \FD|RAM|ram~2274_combout\,
	datac => \FD|ULA|Add2~21_combout\,
	datad => \FD|RAM|ram~2284_combout\,
	combout => \FD|RAM|ram~2285_combout\);

\FD|RAM|ram~1771\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[4]~20_combout\,
	ena => \FD|RAM|ram~3499_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1771_q\);

\FD|RAM|ram~1899\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[4]~20_combout\,
	ena => \FD|RAM|ram~3500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1899_q\);

\FD|RAM|ram~1643\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[4]~20_combout\,
	ena => \FD|RAM|ram~3501_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1643_q\);

\FD|RAM|ram~2286\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2286_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~1899_q\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~1643_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~1899_q\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~1643_q\,
	combout => \FD|RAM|ram~2286_combout\);

\FD|RAM|ram~2027\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[4]~20_combout\,
	ena => \FD|RAM|ram~3502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~2027_q\);

\FD|RAM|ram~2287\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2287_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2286_combout\ & ((\FD|RAM|ram~2027_q\))) # (!\FD|RAM|ram~2286_combout\ & (\FD|RAM|ram~1771_q\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~2286_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1771_q\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~2286_combout\,
	datad => \FD|RAM|ram~2027_q\,
	combout => \FD|RAM|ram~2287_combout\);

\FD|RAM|ram~1867\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[4]~20_combout\,
	ena => \FD|RAM|ram~3503_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1867_q\);

\FD|RAM|ram~1739\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[4]~20_combout\,
	ena => \FD|RAM|ram~3504_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1739_q\);

\FD|RAM|ram~1611\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[4]~20_combout\,
	ena => \FD|RAM|ram~3505_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1611_q\);

\FD|RAM|ram~2288\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2288_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~1739_q\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~1611_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~1739_q\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~1611_q\,
	combout => \FD|RAM|ram~2288_combout\);

\FD|RAM|ram~1995\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[4]~20_combout\,
	ena => \FD|RAM|ram~3506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1995_q\);

\FD|RAM|ram~2289\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2289_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2288_combout\ & ((\FD|RAM|ram~1995_q\))) # (!\FD|RAM|ram~2288_combout\ & (\FD|RAM|ram~1867_q\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~2288_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1867_q\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~2288_combout\,
	datad => \FD|RAM|ram~1995_q\,
	combout => \FD|RAM|ram~2289_combout\);

\FD|RAM|ram~1707\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[4]~20_combout\,
	ena => \FD|RAM|ram~3507_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1707_q\);

\FD|RAM|ram~1835\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[4]~20_combout\,
	ena => \FD|RAM|ram~3508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1835_q\);

\FD|RAM|ram~1579\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[4]~20_combout\,
	ena => \FD|RAM|ram~3509_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1579_q\);

\FD|RAM|ram~2290\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2290_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~1835_q\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~1579_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~1835_q\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~1579_q\,
	combout => \FD|RAM|ram~2290_combout\);

\FD|RAM|ram~1963\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[4]~20_combout\,
	ena => \FD|RAM|ram~3510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1963_q\);

\FD|RAM|ram~2291\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2291_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2290_combout\ & ((\FD|RAM|ram~1963_q\))) # (!\FD|RAM|ram~2290_combout\ & (\FD|RAM|ram~1707_q\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~2290_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1707_q\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~2290_combout\,
	datad => \FD|RAM|ram~1963_q\,
	combout => \FD|RAM|ram~2291_combout\);

\FD|RAM|ram~2292\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2292_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~2289_combout\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~2291_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~2289_combout\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~2291_combout\,
	combout => \FD|RAM|ram~2292_combout\);

\FD|RAM|ram~1931\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[4]~20_combout\,
	ena => \FD|RAM|ram~3511_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1931_q\);

\FD|RAM|ram~1803\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[4]~20_combout\,
	ena => \FD|RAM|ram~3512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1803_q\);

\FD|RAM|ram~1675\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[4]~20_combout\,
	ena => \FD|RAM|ram~3513_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1675_q\);

\FD|RAM|ram~2293\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2293_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~1803_q\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~1675_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~1803_q\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~1675_q\,
	combout => \FD|RAM|ram~2293_combout\);

\FD|RAM|ram~2059\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[4]~20_combout\,
	ena => \FD|RAM|ram~3514_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~2059_q\);

\FD|RAM|ram~2294\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2294_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2293_combout\ & ((\FD|RAM|ram~2059_q\))) # (!\FD|RAM|ram~2293_combout\ & (\FD|RAM|ram~1931_q\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~2293_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1931_q\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~2293_combout\,
	datad => \FD|RAM|ram~2059_q\,
	combout => \FD|RAM|ram~2294_combout\);

\FD|RAM|ram~2295\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2295_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~2292_combout\ & ((\FD|RAM|ram~2294_combout\))) # (!\FD|RAM|ram~2292_combout\ & (\FD|RAM|ram~2287_combout\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~2292_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2287_combout\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~2292_combout\,
	datad => \FD|RAM|ram~2294_combout\,
	combout => \FD|RAM|ram~2295_combout\);

\FD|RAM|ram~2296\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2296_combout\ = (\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~2285_combout\ & ((\FD|RAM|ram~2295_combout\))) # (!\FD|RAM|ram~2285_combout\ & (\FD|RAM|ram~2264_combout\)))) # (!\FD|ULA|Add2~24_combout\ & (((\FD|RAM|ram~2285_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2264_combout\,
	datab => \FD|ULA|Add2~24_combout\,
	datac => \FD|RAM|ram~2285_combout\,
	datad => \FD|RAM|ram~2295_combout\,
	combout => \FD|RAM|ram~2296_combout\);

\FD|mux_Ula_Memoria|saida[4]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_Ula_Memoria|saida[4]~40_combout\ = (\UC|Equal3~12_combout\ & (((\FD|RAM|ram~2296_combout\)))) # (!\UC|Equal3~12_combout\ & (\FD|UCULA|ALUctr[1]~4_combout\ & (\FD|ULA|Add2~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|UCULA|ALUctr[1]~4_combout\,
	datab => \FD|ULA|Add2~13_combout\,
	datac => \FD|RAM|ram~2296_combout\,
	datad => \UC|Equal3~12_combout\,
	combout => \FD|mux_Ula_Memoria|saida[4]~40_combout\);

\FD|BR|bancoReg~298\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[4]~40_combout\,
	ena => \FD|BR|bancoReg~1172_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~298_q\);

\FD|BR|bancoReg~394\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[4]~40_combout\,
	ena => \FD|BR|bancoReg~1173_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~394_q\);

\FD|BR|bancoReg~330\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[4]~40_combout\,
	ena => \FD|BR|bancoReg~1174_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~330_q\);

\FD|BR|bancoReg~1087\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1087_combout\ = (\FD|ROM|memROM~3_combout\ & ((\FD|ROM|memROM~5_combout\ & (\FD|BR|bancoReg~394_q\)) # (!\FD|ROM|memROM~5_combout\ & ((\FD|BR|bancoReg~330_q\))))) # (!\FD|ROM|memROM~3_combout\ & (((\FD|ROM|memROM~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~3_combout\,
	datab => \FD|BR|bancoReg~394_q\,
	datac => \FD|ROM|memROM~5_combout\,
	datad => \FD|BR|bancoReg~330_q\,
	combout => \FD|BR|bancoReg~1087_combout\);

\FD|BR|bancoReg~362\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[4]~40_combout\,
	ena => \FD|BR|bancoReg~1175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~362_q\);

\FD|BR|bancoReg~1088\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1088_combout\ = (\FD|ROM|memROM~3_combout\ & (((\FD|BR|bancoReg~1087_combout\)))) # (!\FD|ROM|memROM~3_combout\ & ((\FD|BR|bancoReg~1087_combout\ & ((\FD|BR|bancoReg~362_q\))) # (!\FD|BR|bancoReg~1087_combout\ & (\FD|BR|bancoReg~298_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~298_q\,
	datab => \FD|ROM|memROM~3_combout\,
	datac => \FD|BR|bancoReg~1087_combout\,
	datad => \FD|BR|bancoReg~362_q\,
	combout => \FD|BR|bancoReg~1088_combout\);

\FD|mux_Banco_Ula|saida[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_Banco_Ula|saida[4]~7_combout\ = (!\UC|pontosDeControle[8]~12_combout\ & ((\FD|ROM|memROM~0_combout\) # (\FD|BR|bancoReg~1089_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|pontosDeControle[8]~12_combout\,
	datab => \FD|ROM|memROM~0_combout\,
	datac => \FD|BR|bancoReg~1089_combout\,
	combout => \FD|mux_Banco_Ula|saida[4]~7_combout\);

\FD|mux_Banco_Ula|saida[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_Banco_Ula|saida[4]~8_combout\ = (\FD|mux_Banco_Ula|saida[4]~7_combout\ & ((\FD|ROM|memROM~0_combout\ & (\FD|BR|bancoReg~1088_combout\)) # (!\FD|ROM|memROM~0_combout\ & ((!\FD|BR|Equal1~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1088_combout\,
	datab => \FD|ROM|memROM~0_combout\,
	datac => \FD|BR|Equal1~2_combout\,
	datad => \FD|mux_Banco_Ula|saida[4]~7_combout\,
	combout => \FD|mux_Banco_Ula|saida[4]~8_combout\);

\FD|ULA|Add2~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Add2~15_combout\ = (\FD|UCULA|ALUctr[1]~4_combout\ & \FD|ULA|Add2~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|UCULA|ALUctr[1]~4_combout\,
	datab => \FD|ULA|Add2~13_combout\,
	combout => \FD|ULA|Add2~15_combout\);

\FD|RAM|ram~3440\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3440_combout\ = (\FD|ULA|Add2~9_combout\ & (!\FD|ULA|Add2~12_combout\ & (\FD|ULA|Add2~15_combout\ & !\FD|ULA|Add2~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|ULA|Add2~18_combout\,
	combout => \FD|RAM|ram~3440_combout\);

\FD|RAM|ram~3465\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3465_combout\ = (\FD|RAM|ram~3440_combout\ & \FD|RAM|ram~3464_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3440_combout\,
	datab => \FD|RAM|ram~3464_combout\,
	combout => \FD|RAM|ram~3465_combout\);

\FD|RAM|ram~714\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[3]~19_combout\,
	ena => \FD|RAM|ram~3465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~714_q\);

\FD|RAM|ram~842\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[3]~19_combout\,
	ena => \FD|RAM|ram~3466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~842_q\);

\FD|RAM|ram~586\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[3]~19_combout\,
	ena => \FD|RAM|ram~3467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~586_q\);

\FD|RAM|ram~2213\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2213_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~842_q\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~586_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~842_q\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~586_q\,
	combout => \FD|RAM|ram~2213_combout\);

\FD|RAM|ram~970\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[3]~19_combout\,
	ena => \FD|RAM|ram~3468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~970_q\);

\FD|RAM|ram~2214\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2214_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2213_combout\ & ((\FD|RAM|ram~970_q\))) # (!\FD|RAM|ram~2213_combout\ & (\FD|RAM|ram~714_q\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~2213_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~714_q\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~2213_combout\,
	datad => \FD|RAM|ram~970_q\,
	combout => \FD|RAM|ram~2214_combout\);

\FD|RAM|ram~874\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[3]~19_combout\,
	ena => \FD|RAM|ram~3469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~874_q\);

\FD|RAM|ram~746\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[3]~19_combout\,
	ena => \FD|RAM|ram~3470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~746_q\);

\FD|RAM|ram~618\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[3]~19_combout\,
	ena => \FD|RAM|ram~3471_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~618_q\);

\FD|RAM|ram~2215\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2215_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~746_q\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~618_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~746_q\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~618_q\,
	combout => \FD|RAM|ram~2215_combout\);

\FD|RAM|ram~1002\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[3]~19_combout\,
	ena => \FD|RAM|ram~3472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1002_q\);

\FD|RAM|ram~2216\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2216_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2215_combout\ & ((\FD|RAM|ram~1002_q\))) # (!\FD|RAM|ram~2215_combout\ & (\FD|RAM|ram~874_q\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~2215_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~874_q\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~2215_combout\,
	datad => \FD|RAM|ram~1002_q\,
	combout => \FD|RAM|ram~2216_combout\);

\FD|RAM|ram~810\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[3]~19_combout\,
	ena => \FD|RAM|ram~3473_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~810_q\);

\FD|RAM|ram~682\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[3]~19_combout\,
	ena => \FD|RAM|ram~3474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~682_q\);

\FD|RAM|ram~554\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[3]~19_combout\,
	ena => \FD|RAM|ram~3475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~554_q\);

\FD|RAM|ram~2217\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2217_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~682_q\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~554_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~682_q\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~554_q\,
	combout => \FD|RAM|ram~2217_combout\);

\FD|RAM|ram~938\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[3]~19_combout\,
	ena => \FD|RAM|ram~3476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~938_q\);

\FD|RAM|ram~2218\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2218_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2217_combout\ & ((\FD|RAM|ram~938_q\))) # (!\FD|RAM|ram~2217_combout\ & (\FD|RAM|ram~810_q\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~2217_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~810_q\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~2217_combout\,
	datad => \FD|RAM|ram~938_q\,
	combout => \FD|RAM|ram~2218_combout\);

\FD|RAM|ram~2219\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2219_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~2216_combout\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~2218_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~2216_combout\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~2218_combout\,
	combout => \FD|RAM|ram~2219_combout\);

\FD|RAM|ram~778\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[3]~19_combout\,
	ena => \FD|RAM|ram~3477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~778_q\);

\FD|RAM|ram~906\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[3]~19_combout\,
	ena => \FD|RAM|ram~3478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~906_q\);

\FD|RAM|ram~650\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[3]~19_combout\,
	ena => \FD|RAM|ram~3479_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~650_q\);

\FD|RAM|ram~2220\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2220_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~906_q\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~650_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~906_q\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~650_q\,
	combout => \FD|RAM|ram~2220_combout\);

\FD|RAM|ram~1034\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[3]~19_combout\,
	ena => \FD|RAM|ram~3480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1034_q\);

\FD|RAM|ram~2221\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2221_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2220_combout\ & ((\FD|RAM|ram~1034_q\))) # (!\FD|RAM|ram~2220_combout\ & (\FD|RAM|ram~778_q\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~2220_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~778_q\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~2220_combout\,
	datad => \FD|RAM|ram~1034_q\,
	combout => \FD|RAM|ram~2221_combout\);

\FD|RAM|ram~2222\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2222_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~2219_combout\ & ((\FD|RAM|ram~2221_combout\))) # (!\FD|RAM|ram~2219_combout\ & (\FD|RAM|ram~2214_combout\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~2219_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2214_combout\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~2219_combout\,
	datad => \FD|RAM|ram~2221_combout\,
	combout => \FD|RAM|ram~2222_combout\);

\FD|RAM|ram~1386\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[3]~19_combout\,
	ena => \FD|RAM|ram~3433_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1386_q\);

\FD|RAM|ram~1354\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[3]~19_combout\,
	ena => \FD|RAM|ram~3435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1354_q\);

\FD|RAM|ram~1322\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[3]~19_combout\,
	ena => \FD|RAM|ram~3437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1322_q\);

\FD|RAM|ram~2223\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2223_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~1354_q\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~1322_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~1354_q\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~1322_q\,
	combout => \FD|RAM|ram~2223_combout\);

\FD|RAM|ram~1418\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[3]~19_combout\,
	ena => \FD|RAM|ram~3439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1418_q\);

\FD|RAM|ram~2224\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2224_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~2223_combout\ & ((\FD|RAM|ram~1418_q\))) # (!\FD|RAM|ram~2223_combout\ & (\FD|RAM|ram~1386_q\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~2223_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1386_q\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~2223_combout\,
	datad => \FD|RAM|ram~1418_q\,
	combout => \FD|RAM|ram~2224_combout\);

\FD|RAM|ram~1226\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[3]~19_combout\,
	ena => \FD|RAM|ram~3441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1226_q\);

\FD|RAM|ram~1258\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[3]~19_combout\,
	ena => \FD|RAM|ram~3443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1258_q\);

\FD|RAM|ram~1194\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[3]~19_combout\,
	ena => \FD|RAM|ram~3445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1194_q\);

\FD|RAM|ram~2225\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2225_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~1258_q\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~1194_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~1258_q\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~1194_q\,
	combout => \FD|RAM|ram~2225_combout\);

\FD|RAM|ram~1290\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[3]~19_combout\,
	ena => \FD|RAM|ram~3447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1290_q\);

\FD|RAM|ram~2226\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2226_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~2225_combout\ & ((\FD|RAM|ram~1290_q\))) # (!\FD|RAM|ram~2225_combout\ & (\FD|RAM|ram~1226_q\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~2225_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1226_q\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~2225_combout\,
	datad => \FD|RAM|ram~1290_q\,
	combout => \FD|RAM|ram~2226_combout\);

\FD|RAM|ram~1130\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[3]~19_combout\,
	ena => \FD|RAM|ram~3449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1130_q\);

\FD|RAM|ram~1098\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[3]~19_combout\,
	ena => \FD|RAM|ram~3451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1098_q\);

\FD|RAM|ram~1066\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[3]~19_combout\,
	ena => \FD|RAM|ram~3453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1066_q\);

\FD|RAM|ram~2227\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2227_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~1098_q\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~1066_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~1098_q\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~1066_q\,
	combout => \FD|RAM|ram~2227_combout\);

\FD|RAM|ram~1162\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[3]~19_combout\,
	ena => \FD|RAM|ram~3455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1162_q\);

\FD|RAM|ram~2228\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2228_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~2227_combout\ & ((\FD|RAM|ram~1162_q\))) # (!\FD|RAM|ram~2227_combout\ & (\FD|RAM|ram~1130_q\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~2227_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1130_q\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~2227_combout\,
	datad => \FD|RAM|ram~1162_q\,
	combout => \FD|RAM|ram~2228_combout\);

\FD|RAM|ram~2229\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2229_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~2226_combout\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2228_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~2226_combout\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~2228_combout\,
	combout => \FD|RAM|ram~2229_combout\);

\FD|RAM|ram~1482\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[3]~19_combout\,
	ena => \FD|RAM|ram~3457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1482_q\);

\FD|RAM|ram~1514\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[3]~19_combout\,
	ena => \FD|RAM|ram~3459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1514_q\);

\FD|RAM|ram~1450\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[3]~19_combout\,
	ena => \FD|RAM|ram~3461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1450_q\);

\FD|RAM|ram~2230\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2230_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~1514_q\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~1450_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~1514_q\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~1450_q\,
	combout => \FD|RAM|ram~2230_combout\);

\FD|RAM|ram~1546\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[3]~19_combout\,
	ena => \FD|RAM|ram~3463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1546_q\);

\FD|RAM|ram~2231\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2231_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~2230_combout\ & ((\FD|RAM|ram~1546_q\))) # (!\FD|RAM|ram~2230_combout\ & (\FD|RAM|ram~1482_q\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~2230_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1482_q\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~2230_combout\,
	datad => \FD|RAM|ram~1546_q\,
	combout => \FD|RAM|ram~2231_combout\);

\FD|RAM|ram~2232\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2232_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2229_combout\ & ((\FD|RAM|ram~2231_combout\))) # (!\FD|RAM|ram~2229_combout\ & (\FD|RAM|ram~2224_combout\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~2229_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2224_combout\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~2229_combout\,
	datad => \FD|RAM|ram~2231_combout\,
	combout => \FD|RAM|ram~2232_combout\);

\FD|RAM|ram~234\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[3]~19_combout\,
	ena => \FD|RAM|ram~3482_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~234_q\);

\FD|RAM|ram~202\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[3]~19_combout\,
	ena => \FD|RAM|ram~3483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~202_q\);

\FD|RAM|ram~170\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[3]~19_combout\,
	ena => \FD|RAM|ram~3484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~170_q\);

\FD|RAM|ram~2233\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2233_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~202_q\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~170_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~202_q\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~170_q\,
	combout => \FD|RAM|ram~2233_combout\);

\FD|RAM|ram~266\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[3]~19_combout\,
	ena => \FD|RAM|ram~3485_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~266_q\);

\FD|RAM|ram~2234\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2234_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~2233_combout\ & ((\FD|RAM|ram~266_q\))) # (!\FD|RAM|ram~2233_combout\ & (\FD|RAM|ram~234_q\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~2233_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~234_q\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~2233_combout\,
	datad => \FD|RAM|ram~266_q\,
	combout => \FD|RAM|ram~2234_combout\);

\FD|RAM|ram~330\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[3]~19_combout\,
	ena => \FD|RAM|ram~3486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~330_q\);

\FD|RAM|ram~362\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[3]~19_combout\,
	ena => \FD|RAM|ram~3487_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~362_q\);

\FD|RAM|ram~298\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[3]~19_combout\,
	ena => \FD|RAM|ram~3488_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~298_q\);

\FD|RAM|ram~2235\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2235_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~362_q\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~298_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~362_q\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~298_q\,
	combout => \FD|RAM|ram~2235_combout\);

\FD|RAM|ram~394\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[3]~19_combout\,
	ena => \FD|RAM|ram~3489_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~394_q\);

\FD|RAM|ram~2236\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2236_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~2235_combout\ & ((\FD|RAM|ram~394_q\))) # (!\FD|RAM|ram~2235_combout\ & (\FD|RAM|ram~330_q\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~2235_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~330_q\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~2235_combout\,
	datad => \FD|RAM|ram~394_q\,
	combout => \FD|RAM|ram~2236_combout\);

\FD|RAM|ram~74\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[3]~19_combout\,
	ena => \FD|RAM|ram~3490_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~74_q\);

\FD|RAM|ram~106\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[3]~19_combout\,
	ena => \FD|RAM|ram~3491_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~106_q\);

\FD|RAM|ram~42\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[3]~19_combout\,
	ena => \FD|RAM|ram~3492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~42_q\);

\FD|RAM|ram~2237\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2237_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~106_q\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~42_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~106_q\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~42_q\,
	combout => \FD|RAM|ram~2237_combout\);

\FD|RAM|ram~138\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[3]~19_combout\,
	ena => \FD|RAM|ram~3493_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~138_q\);

\FD|RAM|ram~2238\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2238_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~2237_combout\ & ((\FD|RAM|ram~138_q\))) # (!\FD|RAM|ram~2237_combout\ & (\FD|RAM|ram~74_q\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~2237_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~74_q\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~2237_combout\,
	datad => \FD|RAM|ram~138_q\,
	combout => \FD|RAM|ram~2238_combout\);

\FD|RAM|ram~2239\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2239_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~2236_combout\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2238_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~2236_combout\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~2238_combout\,
	combout => \FD|RAM|ram~2239_combout\);

\FD|RAM|ram~490\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[3]~19_combout\,
	ena => \FD|RAM|ram~3494_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~490_q\);

\FD|RAM|ram~458\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[3]~19_combout\,
	ena => \FD|RAM|ram~3495_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~458_q\);

\FD|RAM|ram~426\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[3]~19_combout\,
	ena => \FD|RAM|ram~3496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~426_q\);

\FD|RAM|ram~2240\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2240_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~458_q\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~426_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~458_q\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~426_q\,
	combout => \FD|RAM|ram~2240_combout\);

\FD|RAM|ram~522\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[3]~19_combout\,
	ena => \FD|RAM|ram~3497_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~522_q\);

\FD|RAM|ram~2241\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2241_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~2240_combout\ & ((\FD|RAM|ram~522_q\))) # (!\FD|RAM|ram~2240_combout\ & (\FD|RAM|ram~490_q\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~2240_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~490_q\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~2240_combout\,
	datad => \FD|RAM|ram~522_q\,
	combout => \FD|RAM|ram~2241_combout\);

\FD|RAM|ram~2242\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2242_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2239_combout\ & ((\FD|RAM|ram~2241_combout\))) # (!\FD|RAM|ram~2239_combout\ & (\FD|RAM|ram~2234_combout\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~2239_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2234_combout\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~2239_combout\,
	datad => \FD|RAM|ram~2241_combout\,
	combout => \FD|RAM|ram~2242_combout\);

\FD|RAM|ram~2243\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2243_combout\ = (\FD|ULA|Add2~21_combout\ & (((\FD|ULA|Add2~24_combout\)))) # (!\FD|ULA|Add2~21_combout\ & ((\FD|ULA|Add2~24_combout\ & (\FD|RAM|ram~2232_combout\)) # (!\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~2242_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~21_combout\,
	datab => \FD|RAM|ram~2232_combout\,
	datac => \FD|ULA|Add2~24_combout\,
	datad => \FD|RAM|ram~2242_combout\,
	combout => \FD|RAM|ram~2243_combout\);

\FD|RAM|ram~1770\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[3]~19_combout\,
	ena => \FD|RAM|ram~3499_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1770_q\);

\FD|RAM|ram~1898\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[3]~19_combout\,
	ena => \FD|RAM|ram~3500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1898_q\);

\FD|RAM|ram~1642\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[3]~19_combout\,
	ena => \FD|RAM|ram~3501_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1642_q\);

\FD|RAM|ram~2244\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2244_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~1898_q\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~1642_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~1898_q\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~1642_q\,
	combout => \FD|RAM|ram~2244_combout\);

\FD|RAM|ram~2026\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[3]~19_combout\,
	ena => \FD|RAM|ram~3502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~2026_q\);

\FD|RAM|ram~2245\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2245_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2244_combout\ & ((\FD|RAM|ram~2026_q\))) # (!\FD|RAM|ram~2244_combout\ & (\FD|RAM|ram~1770_q\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~2244_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1770_q\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~2244_combout\,
	datad => \FD|RAM|ram~2026_q\,
	combout => \FD|RAM|ram~2245_combout\);

\FD|RAM|ram~1866\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[3]~19_combout\,
	ena => \FD|RAM|ram~3503_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1866_q\);

\FD|RAM|ram~1738\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[3]~19_combout\,
	ena => \FD|RAM|ram~3504_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1738_q\);

\FD|RAM|ram~1610\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[3]~19_combout\,
	ena => \FD|RAM|ram~3505_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1610_q\);

\FD|RAM|ram~2246\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2246_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~1738_q\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~1610_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~1738_q\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~1610_q\,
	combout => \FD|RAM|ram~2246_combout\);

\FD|RAM|ram~1994\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[3]~19_combout\,
	ena => \FD|RAM|ram~3506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1994_q\);

\FD|RAM|ram~2247\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2247_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2246_combout\ & ((\FD|RAM|ram~1994_q\))) # (!\FD|RAM|ram~2246_combout\ & (\FD|RAM|ram~1866_q\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~2246_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1866_q\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~2246_combout\,
	datad => \FD|RAM|ram~1994_q\,
	combout => \FD|RAM|ram~2247_combout\);

\FD|RAM|ram~1706\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[3]~19_combout\,
	ena => \FD|RAM|ram~3507_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1706_q\);

\FD|RAM|ram~1834\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[3]~19_combout\,
	ena => \FD|RAM|ram~3508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1834_q\);

\FD|RAM|ram~1578\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[3]~19_combout\,
	ena => \FD|RAM|ram~3509_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1578_q\);

\FD|RAM|ram~2248\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2248_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~1834_q\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~1578_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~1834_q\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~1578_q\,
	combout => \FD|RAM|ram~2248_combout\);

\FD|RAM|ram~1962\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[3]~19_combout\,
	ena => \FD|RAM|ram~3510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1962_q\);

\FD|RAM|ram~2249\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2249_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2248_combout\ & ((\FD|RAM|ram~1962_q\))) # (!\FD|RAM|ram~2248_combout\ & (\FD|RAM|ram~1706_q\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~2248_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1706_q\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~2248_combout\,
	datad => \FD|RAM|ram~1962_q\,
	combout => \FD|RAM|ram~2249_combout\);

\FD|RAM|ram~2250\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2250_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~2247_combout\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~2249_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~2247_combout\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~2249_combout\,
	combout => \FD|RAM|ram~2250_combout\);

\FD|RAM|ram~1930\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[3]~19_combout\,
	ena => \FD|RAM|ram~3511_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1930_q\);

\FD|RAM|ram~1802\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[3]~19_combout\,
	ena => \FD|RAM|ram~3512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1802_q\);

\FD|RAM|ram~1674\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[3]~19_combout\,
	ena => \FD|RAM|ram~3513_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1674_q\);

\FD|RAM|ram~2251\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2251_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~1802_q\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~1674_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~1802_q\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~1674_q\,
	combout => \FD|RAM|ram~2251_combout\);

\FD|RAM|ram~2058\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[3]~19_combout\,
	ena => \FD|RAM|ram~3514_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~2058_q\);

\FD|RAM|ram~2252\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2252_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2251_combout\ & ((\FD|RAM|ram~2058_q\))) # (!\FD|RAM|ram~2251_combout\ & (\FD|RAM|ram~1930_q\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~2251_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1930_q\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~2251_combout\,
	datad => \FD|RAM|ram~2058_q\,
	combout => \FD|RAM|ram~2252_combout\);

\FD|RAM|ram~2253\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2253_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~2250_combout\ & ((\FD|RAM|ram~2252_combout\))) # (!\FD|RAM|ram~2250_combout\ & (\FD|RAM|ram~2245_combout\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~2250_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2245_combout\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~2250_combout\,
	datad => \FD|RAM|ram~2252_combout\,
	combout => \FD|RAM|ram~2253_combout\);

\FD|RAM|ram~2254\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2254_combout\ = (\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~2243_combout\ & ((\FD|RAM|ram~2253_combout\))) # (!\FD|RAM|ram~2243_combout\ & (\FD|RAM|ram~2222_combout\)))) # (!\FD|ULA|Add2~21_combout\ & (((\FD|RAM|ram~2243_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2222_combout\,
	datab => \FD|ULA|Add2~21_combout\,
	datac => \FD|RAM|ram~2243_combout\,
	datad => \FD|RAM|ram~2253_combout\,
	combout => \FD|RAM|ram~2254_combout\);

\FD|mux_Ula_Memoria|saida[3]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_Ula_Memoria|saida[3]~39_combout\ = (\UC|Equal3~12_combout\ & (((\FD|RAM|ram~2254_combout\)))) # (!\UC|Equal3~12_combout\ & (\FD|UCULA|ALUctr[1]~4_combout\ & (\FD|ULA|Add2~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|UCULA|ALUctr[1]~4_combout\,
	datab => \FD|ULA|Add2~10_combout\,
	datac => \FD|RAM|ram~2254_combout\,
	datad => \UC|Equal3~12_combout\,
	combout => \FD|mux_Ula_Memoria|saida[3]~39_combout\);

\FD|BR|bancoReg~41\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[3]~39_combout\,
	ena => \FD|BR|bancoReg~1176_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~41_q\);

\FD|BR|bancoReg~1084\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1084_combout\ = (\FD|BR|bancoReg~1076_combout\ & ((\FD|ROM|memROM~3_combout\))) # (!\FD|BR|bancoReg~1076_combout\ & (\FD|BR|bancoReg~41_q\ & !\FD|ROM|memROM~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~41_q\,
	datac => \FD|BR|bancoReg~1076_combout\,
	datad => \FD|ROM|memROM~3_combout\,
	combout => \FD|BR|bancoReg~1084_combout\);

\FD|mux_Banco_Ula|saida[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_Banco_Ula|saida[3]~5_combout\ = (\FD|ROM|memROM~0_combout\ & (((\FD|BR|bancoReg~1086_combout\)))) # (!\FD|ROM|memROM~0_combout\ & (\FD|BR|bancoReg~1084_combout\ & (!\FD|BR|Equal1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~0_combout\,
	datab => \FD|BR|bancoReg~1084_combout\,
	datac => \FD|BR|Equal1~2_combout\,
	datad => \FD|BR|bancoReg~1086_combout\,
	combout => \FD|mux_Banco_Ula|saida[3]~5_combout\);

\FD|mux_Banco_Ula|saida[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_Banco_Ula|saida[3]~6_combout\ = (\UC|pontosDeControle[8]~12_combout\ & (!\FD|ROM|memROM~10_combout\)) # (!\UC|pontosDeControle[8]~12_combout\ & ((\FD|mux_Banco_Ula|saida[3]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|pontosDeControle[8]~12_combout\,
	datab => \FD|ROM|memROM~10_combout\,
	datac => \FD|mux_Banco_Ula|saida[3]~5_combout\,
	combout => \FD|mux_Banco_Ula|saida[3]~6_combout\);

\FD|ULA|Add2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Add2~12_combout\ = (\FD|UCULA|ALUctr[1]~4_combout\ & \FD|ULA|Add2~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|UCULA|ALUctr[1]~4_combout\,
	datab => \FD|ULA|Add2~10_combout\,
	combout => \FD|ULA|Add2~12_combout\);

\FD|RAM|ram~3431\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3431_combout\ = (!\FD|ULA|Add2~9_combout\ & (\FD|ULA|Add2~12_combout\ & (!\FD|ULA|Add2~15_combout\ & \FD|ULA|Add2~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|ULA|Add2~18_combout\,
	combout => \FD|RAM|ram~3431_combout\);

\FD|RAM|ram~3433\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3433_combout\ = (\FD|RAM|ram~3431_combout\ & \FD|RAM|ram~3432_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3431_combout\,
	datab => \FD|RAM|ram~3432_combout\,
	combout => \FD|RAM|ram~3433_combout\);

\FD|RAM|ram~1385\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[2]~1_combout\,
	ena => \FD|RAM|ram~3433_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1385_q\);

\FD|RAM|ram~1353\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[2]~1_combout\,
	ena => \FD|RAM|ram~3435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1353_q\);

\FD|RAM|ram~1321\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[2]~1_combout\,
	ena => \FD|RAM|ram~3437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1321_q\);

\FD|RAM|ram~2171\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2171_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~1353_q\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~1321_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~1353_q\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~1321_q\,
	combout => \FD|RAM|ram~2171_combout\);

\FD|RAM|ram~1417\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[2]~1_combout\,
	ena => \FD|RAM|ram~3439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1417_q\);

\FD|RAM|ram~2172\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2172_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~2171_combout\ & ((\FD|RAM|ram~1417_q\))) # (!\FD|RAM|ram~2171_combout\ & (\FD|RAM|ram~1385_q\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~2171_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1385_q\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~2171_combout\,
	datad => \FD|RAM|ram~1417_q\,
	combout => \FD|RAM|ram~2172_combout\);

\FD|RAM|ram~1225\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[2]~1_combout\,
	ena => \FD|RAM|ram~3441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1225_q\);

\FD|RAM|ram~1257\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[2]~1_combout\,
	ena => \FD|RAM|ram~3443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1257_q\);

\FD|RAM|ram~1193\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[2]~1_combout\,
	ena => \FD|RAM|ram~3445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1193_q\);

\FD|RAM|ram~2173\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2173_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~1257_q\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~1193_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~1257_q\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~1193_q\,
	combout => \FD|RAM|ram~2173_combout\);

\FD|RAM|ram~1289\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[2]~1_combout\,
	ena => \FD|RAM|ram~3447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1289_q\);

\FD|RAM|ram~2174\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2174_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~2173_combout\ & ((\FD|RAM|ram~1289_q\))) # (!\FD|RAM|ram~2173_combout\ & (\FD|RAM|ram~1225_q\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~2173_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1225_q\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~2173_combout\,
	datad => \FD|RAM|ram~1289_q\,
	combout => \FD|RAM|ram~2174_combout\);

\FD|RAM|ram~1129\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[2]~1_combout\,
	ena => \FD|RAM|ram~3449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1129_q\);

\FD|RAM|ram~1097\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[2]~1_combout\,
	ena => \FD|RAM|ram~3451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1097_q\);

\FD|RAM|ram~1065\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[2]~1_combout\,
	ena => \FD|RAM|ram~3453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1065_q\);

\FD|RAM|ram~2175\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2175_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~1097_q\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~1065_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~1097_q\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~1065_q\,
	combout => \FD|RAM|ram~2175_combout\);

\FD|RAM|ram~1161\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[2]~1_combout\,
	ena => \FD|RAM|ram~3455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1161_q\);

\FD|RAM|ram~2176\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2176_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~2175_combout\ & ((\FD|RAM|ram~1161_q\))) # (!\FD|RAM|ram~2175_combout\ & (\FD|RAM|ram~1129_q\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~2175_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1129_q\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~2175_combout\,
	datad => \FD|RAM|ram~1161_q\,
	combout => \FD|RAM|ram~2176_combout\);

\FD|RAM|ram~2177\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2177_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~2174_combout\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2176_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~2174_combout\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~2176_combout\,
	combout => \FD|RAM|ram~2177_combout\);

\FD|RAM|ram~1481\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[2]~1_combout\,
	ena => \FD|RAM|ram~3457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1481_q\);

\FD|RAM|ram~1513\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[2]~1_combout\,
	ena => \FD|RAM|ram~3459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1513_q\);

\FD|RAM|ram~1449\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[2]~1_combout\,
	ena => \FD|RAM|ram~3461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1449_q\);

\FD|RAM|ram~2178\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2178_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~1513_q\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~1449_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~1513_q\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~1449_q\,
	combout => \FD|RAM|ram~2178_combout\);

\FD|RAM|ram~1545\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[2]~1_combout\,
	ena => \FD|RAM|ram~3463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1545_q\);

\FD|RAM|ram~2179\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2179_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~2178_combout\ & ((\FD|RAM|ram~1545_q\))) # (!\FD|RAM|ram~2178_combout\ & (\FD|RAM|ram~1481_q\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~2178_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1481_q\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~2178_combout\,
	datad => \FD|RAM|ram~1545_q\,
	combout => \FD|RAM|ram~2179_combout\);

\FD|RAM|ram~2180\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2180_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2177_combout\ & ((\FD|RAM|ram~2179_combout\))) # (!\FD|RAM|ram~2177_combout\ & (\FD|RAM|ram~2172_combout\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~2177_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2172_combout\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~2177_combout\,
	datad => \FD|RAM|ram~2179_combout\,
	combout => \FD|RAM|ram~2180_combout\);

\FD|RAM|ram~713\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[2]~1_combout\,
	ena => \FD|RAM|ram~3465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~713_q\);

\FD|RAM|ram~841\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[2]~1_combout\,
	ena => \FD|RAM|ram~3466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~841_q\);

\FD|RAM|ram~585\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[2]~1_combout\,
	ena => \FD|RAM|ram~3467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~585_q\);

\FD|RAM|ram~2181\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2181_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~841_q\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~585_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~841_q\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~585_q\,
	combout => \FD|RAM|ram~2181_combout\);

\FD|RAM|ram~969\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[2]~1_combout\,
	ena => \FD|RAM|ram~3468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~969_q\);

\FD|RAM|ram~2182\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2182_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2181_combout\ & ((\FD|RAM|ram~969_q\))) # (!\FD|RAM|ram~2181_combout\ & (\FD|RAM|ram~713_q\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~2181_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~713_q\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~2181_combout\,
	datad => \FD|RAM|ram~969_q\,
	combout => \FD|RAM|ram~2182_combout\);

\FD|RAM|ram~873\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[2]~1_combout\,
	ena => \FD|RAM|ram~3469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~873_q\);

\FD|RAM|ram~745\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[2]~1_combout\,
	ena => \FD|RAM|ram~3470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~745_q\);

\FD|RAM|ram~617\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[2]~1_combout\,
	ena => \FD|RAM|ram~3471_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~617_q\);

\FD|RAM|ram~2183\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2183_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~745_q\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~617_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~745_q\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~617_q\,
	combout => \FD|RAM|ram~2183_combout\);

\FD|RAM|ram~1001\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[2]~1_combout\,
	ena => \FD|RAM|ram~3472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1001_q\);

\FD|RAM|ram~2184\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2184_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2183_combout\ & ((\FD|RAM|ram~1001_q\))) # (!\FD|RAM|ram~2183_combout\ & (\FD|RAM|ram~873_q\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~2183_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~873_q\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~2183_combout\,
	datad => \FD|RAM|ram~1001_q\,
	combout => \FD|RAM|ram~2184_combout\);

\FD|RAM|ram~809\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[2]~1_combout\,
	ena => \FD|RAM|ram~3473_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~809_q\);

\FD|RAM|ram~681\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[2]~1_combout\,
	ena => \FD|RAM|ram~3474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~681_q\);

\FD|RAM|ram~553\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[2]~1_combout\,
	ena => \FD|RAM|ram~3475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~553_q\);

\FD|RAM|ram~2185\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2185_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~681_q\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~553_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~681_q\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~553_q\,
	combout => \FD|RAM|ram~2185_combout\);

\FD|RAM|ram~937\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[2]~1_combout\,
	ena => \FD|RAM|ram~3476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~937_q\);

\FD|RAM|ram~2186\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2186_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2185_combout\ & ((\FD|RAM|ram~937_q\))) # (!\FD|RAM|ram~2185_combout\ & (\FD|RAM|ram~809_q\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~2185_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~809_q\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~2185_combout\,
	datad => \FD|RAM|ram~937_q\,
	combout => \FD|RAM|ram~2186_combout\);

\FD|RAM|ram~2187\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2187_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~2184_combout\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~2186_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~2184_combout\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~2186_combout\,
	combout => \FD|RAM|ram~2187_combout\);

\FD|RAM|ram~777\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[2]~1_combout\,
	ena => \FD|RAM|ram~3477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~777_q\);

\FD|RAM|ram~905\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[2]~1_combout\,
	ena => \FD|RAM|ram~3478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~905_q\);

\FD|RAM|ram~649\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[2]~1_combout\,
	ena => \FD|RAM|ram~3479_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~649_q\);

\FD|RAM|ram~2188\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2188_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~905_q\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~649_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~905_q\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~649_q\,
	combout => \FD|RAM|ram~2188_combout\);

\FD|RAM|ram~1033\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[2]~1_combout\,
	ena => \FD|RAM|ram~3480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1033_q\);

\FD|RAM|ram~2189\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2189_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2188_combout\ & ((\FD|RAM|ram~1033_q\))) # (!\FD|RAM|ram~2188_combout\ & (\FD|RAM|ram~777_q\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~2188_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~777_q\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~2188_combout\,
	datad => \FD|RAM|ram~1033_q\,
	combout => \FD|RAM|ram~2189_combout\);

\FD|RAM|ram~2190\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2190_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~2187_combout\ & ((\FD|RAM|ram~2189_combout\))) # (!\FD|RAM|ram~2187_combout\ & (\FD|RAM|ram~2182_combout\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~2187_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2182_combout\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~2187_combout\,
	datad => \FD|RAM|ram~2189_combout\,
	combout => \FD|RAM|ram~2190_combout\);

\FD|RAM|ram~233\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[2]~1_combout\,
	ena => \FD|RAM|ram~3482_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~233_q\);

\FD|RAM|ram~201\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[2]~1_combout\,
	ena => \FD|RAM|ram~3483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~201_q\);

\FD|RAM|ram~169\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[2]~1_combout\,
	ena => \FD|RAM|ram~3484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~169_q\);

\FD|RAM|ram~2191\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2191_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~201_q\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~169_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~201_q\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~169_q\,
	combout => \FD|RAM|ram~2191_combout\);

\FD|RAM|ram~265\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[2]~1_combout\,
	ena => \FD|RAM|ram~3485_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~265_q\);

\FD|RAM|ram~2192\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2192_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~2191_combout\ & ((\FD|RAM|ram~265_q\))) # (!\FD|RAM|ram~2191_combout\ & (\FD|RAM|ram~233_q\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~2191_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~233_q\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~2191_combout\,
	datad => \FD|RAM|ram~265_q\,
	combout => \FD|RAM|ram~2192_combout\);

\FD|RAM|ram~329\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[2]~1_combout\,
	ena => \FD|RAM|ram~3486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~329_q\);

\FD|RAM|ram~361\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[2]~1_combout\,
	ena => \FD|RAM|ram~3487_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~361_q\);

\FD|RAM|ram~297\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[2]~1_combout\,
	ena => \FD|RAM|ram~3488_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~297_q\);

\FD|RAM|ram~2193\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2193_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~361_q\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~297_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~361_q\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~297_q\,
	combout => \FD|RAM|ram~2193_combout\);

\FD|RAM|ram~393\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[2]~1_combout\,
	ena => \FD|RAM|ram~3489_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~393_q\);

\FD|RAM|ram~2194\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2194_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~2193_combout\ & ((\FD|RAM|ram~393_q\))) # (!\FD|RAM|ram~2193_combout\ & (\FD|RAM|ram~329_q\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~2193_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~329_q\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~2193_combout\,
	datad => \FD|RAM|ram~393_q\,
	combout => \FD|RAM|ram~2194_combout\);

\FD|RAM|ram~73\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[2]~1_combout\,
	ena => \FD|RAM|ram~3490_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~73_q\);

\FD|RAM|ram~105\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[2]~1_combout\,
	ena => \FD|RAM|ram~3491_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~105_q\);

\FD|RAM|ram~41\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[2]~1_combout\,
	ena => \FD|RAM|ram~3492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~41_q\);

\FD|RAM|ram~2195\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2195_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~105_q\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~41_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~105_q\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~41_q\,
	combout => \FD|RAM|ram~2195_combout\);

\FD|RAM|ram~137\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[2]~1_combout\,
	ena => \FD|RAM|ram~3493_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~137_q\);

\FD|RAM|ram~2196\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2196_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~2195_combout\ & ((\FD|RAM|ram~137_q\))) # (!\FD|RAM|ram~2195_combout\ & (\FD|RAM|ram~73_q\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~2195_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~73_q\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~2195_combout\,
	datad => \FD|RAM|ram~137_q\,
	combout => \FD|RAM|ram~2196_combout\);

\FD|RAM|ram~2197\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2197_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~2194_combout\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2196_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~2194_combout\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~2196_combout\,
	combout => \FD|RAM|ram~2197_combout\);

\FD|RAM|ram~489\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[2]~1_combout\,
	ena => \FD|RAM|ram~3494_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~489_q\);

\FD|RAM|ram~457\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[2]~1_combout\,
	ena => \FD|RAM|ram~3495_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~457_q\);

\FD|RAM|ram~425\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[2]~1_combout\,
	ena => \FD|RAM|ram~3496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~425_q\);

\FD|RAM|ram~2198\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2198_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~457_q\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~425_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~457_q\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~425_q\,
	combout => \FD|RAM|ram~2198_combout\);

\FD|RAM|ram~521\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[2]~1_combout\,
	ena => \FD|RAM|ram~3497_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~521_q\);

\FD|RAM|ram~2199\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2199_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~2198_combout\ & ((\FD|RAM|ram~521_q\))) # (!\FD|RAM|ram~2198_combout\ & (\FD|RAM|ram~489_q\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~2198_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~489_q\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~2198_combout\,
	datad => \FD|RAM|ram~521_q\,
	combout => \FD|RAM|ram~2199_combout\);

\FD|RAM|ram~2200\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2200_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2197_combout\ & ((\FD|RAM|ram~2199_combout\))) # (!\FD|RAM|ram~2197_combout\ & (\FD|RAM|ram~2192_combout\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~2197_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2192_combout\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~2197_combout\,
	datad => \FD|RAM|ram~2199_combout\,
	combout => \FD|RAM|ram~2200_combout\);

\FD|RAM|ram~2201\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2201_combout\ = (\FD|ULA|Add2~24_combout\ & (((\FD|ULA|Add2~21_combout\)))) # (!\FD|ULA|Add2~24_combout\ & ((\FD|ULA|Add2~21_combout\ & (\FD|RAM|ram~2190_combout\)) # (!\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~2200_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~24_combout\,
	datab => \FD|RAM|ram~2190_combout\,
	datac => \FD|ULA|Add2~21_combout\,
	datad => \FD|RAM|ram~2200_combout\,
	combout => \FD|RAM|ram~2201_combout\);

\FD|RAM|ram~1769\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[2]~1_combout\,
	ena => \FD|RAM|ram~3499_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1769_q\);

\FD|RAM|ram~1897\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[2]~1_combout\,
	ena => \FD|RAM|ram~3500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1897_q\);

\FD|RAM|ram~1641\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[2]~1_combout\,
	ena => \FD|RAM|ram~3501_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1641_q\);

\FD|RAM|ram~2202\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2202_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~1897_q\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~1641_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~1897_q\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~1641_q\,
	combout => \FD|RAM|ram~2202_combout\);

\FD|RAM|ram~2025\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[2]~1_combout\,
	ena => \FD|RAM|ram~3502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~2025_q\);

\FD|RAM|ram~2203\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2203_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2202_combout\ & ((\FD|RAM|ram~2025_q\))) # (!\FD|RAM|ram~2202_combout\ & (\FD|RAM|ram~1769_q\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~2202_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1769_q\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~2202_combout\,
	datad => \FD|RAM|ram~2025_q\,
	combout => \FD|RAM|ram~2203_combout\);

\FD|RAM|ram~1865\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[2]~1_combout\,
	ena => \FD|RAM|ram~3503_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1865_q\);

\FD|RAM|ram~1737\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[2]~1_combout\,
	ena => \FD|RAM|ram~3504_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1737_q\);

\FD|RAM|ram~1609\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[2]~1_combout\,
	ena => \FD|RAM|ram~3505_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1609_q\);

\FD|RAM|ram~2204\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2204_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~1737_q\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~1609_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~1737_q\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~1609_q\,
	combout => \FD|RAM|ram~2204_combout\);

\FD|RAM|ram~1993\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[2]~1_combout\,
	ena => \FD|RAM|ram~3506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1993_q\);

\FD|RAM|ram~2205\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2205_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2204_combout\ & ((\FD|RAM|ram~1993_q\))) # (!\FD|RAM|ram~2204_combout\ & (\FD|RAM|ram~1865_q\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~2204_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1865_q\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~2204_combout\,
	datad => \FD|RAM|ram~1993_q\,
	combout => \FD|RAM|ram~2205_combout\);

\FD|RAM|ram~1705\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[2]~1_combout\,
	ena => \FD|RAM|ram~3507_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1705_q\);

\FD|RAM|ram~1833\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[2]~1_combout\,
	ena => \FD|RAM|ram~3508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1833_q\);

\FD|RAM|ram~1577\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[2]~1_combout\,
	ena => \FD|RAM|ram~3509_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1577_q\);

\FD|RAM|ram~2206\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2206_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~1833_q\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~1577_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~1833_q\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~1577_q\,
	combout => \FD|RAM|ram~2206_combout\);

\FD|RAM|ram~1961\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[2]~1_combout\,
	ena => \FD|RAM|ram~3510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1961_q\);

\FD|RAM|ram~2207\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2207_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2206_combout\ & ((\FD|RAM|ram~1961_q\))) # (!\FD|RAM|ram~2206_combout\ & (\FD|RAM|ram~1705_q\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~2206_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1705_q\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~2206_combout\,
	datad => \FD|RAM|ram~1961_q\,
	combout => \FD|RAM|ram~2207_combout\);

\FD|RAM|ram~2208\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2208_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~2205_combout\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~2207_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~2205_combout\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~2207_combout\,
	combout => \FD|RAM|ram~2208_combout\);

\FD|RAM|ram~1929\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[2]~1_combout\,
	ena => \FD|RAM|ram~3511_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1929_q\);

\FD|RAM|ram~1801\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[2]~1_combout\,
	ena => \FD|RAM|ram~3512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1801_q\);

\FD|RAM|ram~1673\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[2]~1_combout\,
	ena => \FD|RAM|ram~3513_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1673_q\);

\FD|RAM|ram~2209\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2209_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~1801_q\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~1673_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~1801_q\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~1673_q\,
	combout => \FD|RAM|ram~2209_combout\);

\FD|RAM|ram~2057\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[2]~1_combout\,
	ena => \FD|RAM|ram~3514_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~2057_q\);

\FD|RAM|ram~2210\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2210_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2209_combout\ & ((\FD|RAM|ram~2057_q\))) # (!\FD|RAM|ram~2209_combout\ & (\FD|RAM|ram~1929_q\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~2209_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1929_q\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~2209_combout\,
	datad => \FD|RAM|ram~2057_q\,
	combout => \FD|RAM|ram~2210_combout\);

\FD|RAM|ram~2211\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2211_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~2208_combout\ & ((\FD|RAM|ram~2210_combout\))) # (!\FD|RAM|ram~2208_combout\ & (\FD|RAM|ram~2203_combout\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~2208_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2203_combout\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~2208_combout\,
	datad => \FD|RAM|ram~2210_combout\,
	combout => \FD|RAM|ram~2211_combout\);

\FD|RAM|ram~2212\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2212_combout\ = (\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~2201_combout\ & ((\FD|RAM|ram~2211_combout\))) # (!\FD|RAM|ram~2201_combout\ & (\FD|RAM|ram~2180_combout\)))) # (!\FD|ULA|Add2~24_combout\ & (((\FD|RAM|ram~2201_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2180_combout\,
	datab => \FD|ULA|Add2~24_combout\,
	datac => \FD|RAM|ram~2201_combout\,
	datad => \FD|RAM|ram~2211_combout\,
	combout => \FD|RAM|ram~2212_combout\);

\FD|mux_Ula_Memoria|saida[2]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_Ula_Memoria|saida[2]~38_combout\ = (\UC|Equal3~12_combout\ & (((\FD|RAM|ram~2212_combout\)))) # (!\UC|Equal3~12_combout\ & (\FD|UCULA|ALUctr[1]~4_combout\ & (\FD|ULA|Add2~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|UCULA|ALUctr[1]~4_combout\,
	datab => \FD|ULA|Add2~7_combout\,
	datac => \FD|RAM|ram~2212_combout\,
	datad => \UC|Equal3~12_combout\,
	combout => \FD|mux_Ula_Memoria|saida[2]~38_combout\);

\FD|BR|bancoReg~296\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[2]~38_combout\,
	ena => \FD|BR|bancoReg~1172_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~296_q\);

\FD|BR|bancoReg~1181\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1181_combout\ = !\FD|mux_Ula_Memoria|saida[2]~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Ula_Memoria|saida[2]~38_combout\,
	combout => \FD|BR|bancoReg~1181_combout\);

\FD|BR|bancoReg~392\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|bancoReg~1181_combout\,
	ena => \FD|BR|bancoReg~1173_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~392_q\);

\FD|BR|bancoReg~328\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[2]~38_combout\,
	ena => \FD|BR|bancoReg~1174_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~328_q\);

\FD|BR|bancoReg~1081\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1081_combout\ = (\FD|ROM|memROM~3_combout\ & ((\FD|ROM|memROM~5_combout\ & (!\FD|BR|bancoReg~392_q\)) # (!\FD|ROM|memROM~5_combout\ & ((\FD|BR|bancoReg~328_q\))))) # (!\FD|ROM|memROM~3_combout\ & (((\FD|ROM|memROM~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~3_combout\,
	datab => \FD|BR|bancoReg~392_q\,
	datac => \FD|ROM|memROM~5_combout\,
	datad => \FD|BR|bancoReg~328_q\,
	combout => \FD|BR|bancoReg~1081_combout\);

\FD|BR|bancoReg~360\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[2]~38_combout\,
	ena => \FD|BR|bancoReg~1175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~360_q\);

\FD|BR|bancoReg~1082\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1082_combout\ = (\FD|ROM|memROM~3_combout\ & (((\FD|BR|bancoReg~1081_combout\)))) # (!\FD|ROM|memROM~3_combout\ & ((\FD|BR|bancoReg~1081_combout\ & ((\FD|BR|bancoReg~360_q\))) # (!\FD|BR|bancoReg~1081_combout\ & (\FD|BR|bancoReg~296_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~296_q\,
	datab => \FD|ROM|memROM~3_combout\,
	datac => \FD|BR|bancoReg~1081_combout\,
	datad => \FD|BR|bancoReg~360_q\,
	combout => \FD|BR|bancoReg~1082_combout\);

\FD|BR|bancoReg~40\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[2]~38_combout\,
	ena => \FD|BR|bancoReg~1176_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~40_q\);

\FD|BR|bancoReg~1083\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1083_combout\ = (\FD|BR|bancoReg~1076_combout\ & ((\FD|ROM|memROM~3_combout\))) # (!\FD|BR|bancoReg~1076_combout\ & (\FD|BR|bancoReg~40_q\ & !\FD|ROM|memROM~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~40_q\,
	datac => \FD|BR|bancoReg~1076_combout\,
	datad => \FD|ROM|memROM~3_combout\,
	combout => \FD|BR|bancoReg~1083_combout\);

\FD|BR|saidaB[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|saidaB[2]~1_combout\ = (\FD|ROM|memROM~0_combout\ & (\FD|BR|bancoReg~1082_combout\)) # (!\FD|ROM|memROM~0_combout\ & (((\FD|BR|bancoReg~1083_combout\ & !\FD|BR|Equal1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1082_combout\,
	datab => \FD|ROM|memROM~0_combout\,
	datac => \FD|BR|bancoReg~1083_combout\,
	datad => \FD|BR|Equal1~2_combout\,
	combout => \FD|BR|saidaB[2]~1_combout\);

\FD|mux_Banco_Ula|saida[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_Banco_Ula|saida[2]~4_combout\ = (\UC|pontosDeControle[8]~12_combout\ & (\FD|ROM|memROM~12_combout\)) # (!\UC|pontosDeControle[8]~12_combout\ & ((\FD|BR|saidaB[2]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~12_combout\,
	datab => \FD|BR|saidaB[2]~1_combout\,
	datad => \UC|pontosDeControle[8]~12_combout\,
	combout => \FD|mux_Banco_Ula|saida[2]~4_combout\);

\FD|ULA|Add2~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Add2~9_combout\ = (\FD|UCULA|ALUctr[1]~4_combout\ & \FD|ULA|Add2~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|UCULA|ALUctr[1]~4_combout\,
	datab => \FD|ULA|Add2~7_combout\,
	combout => \FD|ULA|Add2~9_combout\);

\FD|RAM|ram~3442\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3442_combout\ = (!\FD|ULA|Add2~9_combout\ & (\FD|ULA|Add2~12_combout\ & (\FD|ULA|Add2~15_combout\ & !\FD|ULA|Add2~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|ULA|Add2~18_combout\,
	combout => \FD|RAM|ram~3442_combout\);

\FD|RAM|ram~3470\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3470_combout\ = (\FD|RAM|ram~3442_combout\ & \FD|RAM|ram~3464_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3442_combout\,
	datab => \FD|RAM|ram~3464_combout\,
	combout => \FD|RAM|ram~3470_combout\);

\FD|RAM|ram~772\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[29]~15_combout\,
	ena => \FD|RAM|ram~3470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~772_q\);

\FD|RAM|ram~1284\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[29]~15_combout\,
	ena => \FD|RAM|ram~3443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1284_q\);

\FD|RAM|ram~260\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[29]~15_combout\,
	ena => \FD|RAM|ram~3482_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~260_q\);

\FD|RAM|ram~3305\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3305_combout\ = (\FD|ULA|Add2~21_combout\ & (((\FD|ULA|Add2~24_combout\)))) # (!\FD|ULA|Add2~21_combout\ & ((\FD|ULA|Add2~24_combout\ & (\FD|RAM|ram~1284_q\)) # (!\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~260_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~21_combout\,
	datab => \FD|RAM|ram~1284_q\,
	datac => \FD|ULA|Add2~24_combout\,
	datad => \FD|RAM|ram~260_q\,
	combout => \FD|RAM|ram~3305_combout\);

\FD|RAM|ram~1796\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[29]~15_combout\,
	ena => \FD|RAM|ram~3499_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1796_q\);

\FD|RAM|ram~3306\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3306_combout\ = (\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~3305_combout\ & ((\FD|RAM|ram~1796_q\))) # (!\FD|RAM|ram~3305_combout\ & (\FD|RAM|ram~772_q\)))) # (!\FD|ULA|Add2~21_combout\ & (((\FD|RAM|ram~3305_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~772_q\,
	datab => \FD|ULA|Add2~21_combout\,
	datac => \FD|RAM|ram~3305_combout\,
	datad => \FD|RAM|ram~1796_q\,
	combout => \FD|RAM|ram~3306_combout\);

\FD|RAM|ram~1412\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[29]~15_combout\,
	ena => \FD|RAM|ram~3433_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1412_q\);

\FD|RAM|ram~900\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[29]~15_combout\,
	ena => \FD|RAM|ram~3469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~900_q\);

\FD|RAM|ram~388\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[29]~15_combout\,
	ena => \FD|RAM|ram~3487_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~388_q\);

\FD|RAM|ram~3307\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3307_combout\ = (\FD|ULA|Add2~24_combout\ & (((\FD|ULA|Add2~21_combout\)))) # (!\FD|ULA|Add2~24_combout\ & ((\FD|ULA|Add2~21_combout\ & (\FD|RAM|ram~900_q\)) # (!\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~388_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~24_combout\,
	datab => \FD|RAM|ram~900_q\,
	datac => \FD|ULA|Add2~21_combout\,
	datad => \FD|RAM|ram~388_q\,
	combout => \FD|RAM|ram~3307_combout\);

\FD|RAM|ram~1924\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[29]~15_combout\,
	ena => \FD|RAM|ram~3500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1924_q\);

\FD|RAM|ram~3308\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3308_combout\ = (\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~3307_combout\ & ((\FD|RAM|ram~1924_q\))) # (!\FD|RAM|ram~3307_combout\ & (\FD|RAM|ram~1412_q\)))) # (!\FD|ULA|Add2~24_combout\ & (((\FD|RAM|ram~3307_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1412_q\,
	datab => \FD|ULA|Add2~24_combout\,
	datac => \FD|RAM|ram~3307_combout\,
	datad => \FD|RAM|ram~1924_q\,
	combout => \FD|RAM|ram~3308_combout\);

\FD|RAM|ram~1156\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[29]~15_combout\,
	ena => \FD|RAM|ram~3449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1156_q\);

\FD|RAM|ram~644\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[29]~15_combout\,
	ena => \FD|RAM|ram~3471_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~644_q\);

\FD|RAM|ram~132\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[29]~15_combout\,
	ena => \FD|RAM|ram~3491_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~132_q\);

\FD|RAM|ram~3309\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3309_combout\ = (\FD|ULA|Add2~24_combout\ & (((\FD|ULA|Add2~21_combout\)))) # (!\FD|ULA|Add2~24_combout\ & ((\FD|ULA|Add2~21_combout\ & (\FD|RAM|ram~644_q\)) # (!\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~132_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~24_combout\,
	datab => \FD|RAM|ram~644_q\,
	datac => \FD|ULA|Add2~21_combout\,
	datad => \FD|RAM|ram~132_q\,
	combout => \FD|RAM|ram~3309_combout\);

\FD|RAM|ram~1668\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[29]~15_combout\,
	ena => \FD|RAM|ram~3501_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1668_q\);

\FD|RAM|ram~3310\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3310_combout\ = (\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~3309_combout\ & ((\FD|RAM|ram~1668_q\))) # (!\FD|RAM|ram~3309_combout\ & (\FD|RAM|ram~1156_q\)))) # (!\FD|ULA|Add2~24_combout\ & (((\FD|RAM|ram~3309_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1156_q\,
	datab => \FD|ULA|Add2~24_combout\,
	datac => \FD|RAM|ram~3309_combout\,
	datad => \FD|RAM|ram~1668_q\,
	combout => \FD|RAM|ram~3310_combout\);

\FD|RAM|ram~3311\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3311_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~3308_combout\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~3310_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~3308_combout\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~3310_combout\,
	combout => \FD|RAM|ram~3311_combout\);

\FD|RAM|ram~1028\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[29]~15_combout\,
	ena => \FD|RAM|ram~3472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1028_q\);

\FD|RAM|ram~1540\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[29]~15_combout\,
	ena => \FD|RAM|ram~3459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1540_q\);

\FD|RAM|ram~516\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[29]~15_combout\,
	ena => \FD|RAM|ram~3494_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~516_q\);

\FD|RAM|ram~3312\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3312_combout\ = (\FD|ULA|Add2~21_combout\ & (((\FD|ULA|Add2~24_combout\)))) # (!\FD|ULA|Add2~21_combout\ & ((\FD|ULA|Add2~24_combout\ & (\FD|RAM|ram~1540_q\)) # (!\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~516_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~21_combout\,
	datab => \FD|RAM|ram~1540_q\,
	datac => \FD|ULA|Add2~24_combout\,
	datad => \FD|RAM|ram~516_q\,
	combout => \FD|RAM|ram~3312_combout\);

\FD|RAM|ram~2052\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[29]~15_combout\,
	ena => \FD|RAM|ram~3502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~2052_q\);

\FD|RAM|ram~3313\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3313_combout\ = (\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~3312_combout\ & ((\FD|RAM|ram~2052_q\))) # (!\FD|RAM|ram~3312_combout\ & (\FD|RAM|ram~1028_q\)))) # (!\FD|ULA|Add2~21_combout\ & (((\FD|RAM|ram~3312_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1028_q\,
	datab => \FD|ULA|Add2~21_combout\,
	datac => \FD|RAM|ram~3312_combout\,
	datad => \FD|RAM|ram~2052_q\,
	combout => \FD|RAM|ram~3313_combout\);

\FD|RAM|ram~3314\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3314_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~3311_combout\ & ((\FD|RAM|ram~3313_combout\))) # (!\FD|RAM|ram~3311_combout\ & (\FD|RAM|ram~3306_combout\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~3311_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3306_combout\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~3311_combout\,
	datad => \FD|RAM|ram~3313_combout\,
	combout => \FD|RAM|ram~3314_combout\);

\FD|RAM|ram~1380\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[29]~15_combout\,
	ena => \FD|RAM|ram~3435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1380_q\);

\FD|RAM|ram~868\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[29]~15_combout\,
	ena => \FD|RAM|ram~3466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~868_q\);

\FD|RAM|ram~356\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[29]~15_combout\,
	ena => \FD|RAM|ram~3486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~356_q\);

\FD|RAM|ram~3315\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3315_combout\ = (\FD|ULA|Add2~24_combout\ & (((\FD|ULA|Add2~21_combout\)))) # (!\FD|ULA|Add2~24_combout\ & ((\FD|ULA|Add2~21_combout\ & (\FD|RAM|ram~868_q\)) # (!\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~356_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~24_combout\,
	datab => \FD|RAM|ram~868_q\,
	datac => \FD|ULA|Add2~21_combout\,
	datad => \FD|RAM|ram~356_q\,
	combout => \FD|RAM|ram~3315_combout\);

\FD|RAM|ram~1892\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[29]~15_combout\,
	ena => \FD|RAM|ram~3503_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1892_q\);

\FD|RAM|ram~3316\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3316_combout\ = (\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~3315_combout\ & ((\FD|RAM|ram~1892_q\))) # (!\FD|RAM|ram~3315_combout\ & (\FD|RAM|ram~1380_q\)))) # (!\FD|ULA|Add2~24_combout\ & (((\FD|RAM|ram~3315_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1380_q\,
	datab => \FD|ULA|Add2~24_combout\,
	datac => \FD|RAM|ram~3315_combout\,
	datad => \FD|RAM|ram~1892_q\,
	combout => \FD|RAM|ram~3316_combout\);

\FD|RAM|ram~740\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[29]~15_combout\,
	ena => \FD|RAM|ram~3465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~740_q\);

\FD|RAM|ram~1252\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[29]~15_combout\,
	ena => \FD|RAM|ram~3441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1252_q\);

\FD|RAM|ram~228\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[29]~15_combout\,
	ena => \FD|RAM|ram~3483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~228_q\);

\FD|RAM|ram~3317\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3317_combout\ = (\FD|ULA|Add2~21_combout\ & (((\FD|ULA|Add2~24_combout\)))) # (!\FD|ULA|Add2~21_combout\ & ((\FD|ULA|Add2~24_combout\ & (\FD|RAM|ram~1252_q\)) # (!\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~228_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~21_combout\,
	datab => \FD|RAM|ram~1252_q\,
	datac => \FD|ULA|Add2~24_combout\,
	datad => \FD|RAM|ram~228_q\,
	combout => \FD|RAM|ram~3317_combout\);

\FD|RAM|ram~1764\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[29]~15_combout\,
	ena => \FD|RAM|ram~3504_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1764_q\);

\FD|RAM|ram~3318\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3318_combout\ = (\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~3317_combout\ & ((\FD|RAM|ram~1764_q\))) # (!\FD|RAM|ram~3317_combout\ & (\FD|RAM|ram~740_q\)))) # (!\FD|ULA|Add2~21_combout\ & (((\FD|RAM|ram~3317_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~740_q\,
	datab => \FD|ULA|Add2~21_combout\,
	datac => \FD|RAM|ram~3317_combout\,
	datad => \FD|RAM|ram~1764_q\,
	combout => \FD|RAM|ram~3318_combout\);

\FD|RAM|ram~1124\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[29]~15_combout\,
	ena => \FD|RAM|ram~3451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1124_q\);

\FD|RAM|ram~612\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[29]~15_combout\,
	ena => \FD|RAM|ram~3467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~612_q\);

\FD|RAM|ram~100\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[29]~15_combout\,
	ena => \FD|RAM|ram~3490_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~100_q\);

\FD|RAM|ram~3319\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3319_combout\ = (\FD|ULA|Add2~24_combout\ & (((\FD|ULA|Add2~21_combout\)))) # (!\FD|ULA|Add2~24_combout\ & ((\FD|ULA|Add2~21_combout\ & (\FD|RAM|ram~612_q\)) # (!\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~100_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~24_combout\,
	datab => \FD|RAM|ram~612_q\,
	datac => \FD|ULA|Add2~21_combout\,
	datad => \FD|RAM|ram~100_q\,
	combout => \FD|RAM|ram~3319_combout\);

\FD|RAM|ram~1636\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[29]~15_combout\,
	ena => \FD|RAM|ram~3505_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1636_q\);

\FD|RAM|ram~3320\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3320_combout\ = (\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~3319_combout\ & ((\FD|RAM|ram~1636_q\))) # (!\FD|RAM|ram~3319_combout\ & (\FD|RAM|ram~1124_q\)))) # (!\FD|ULA|Add2~24_combout\ & (((\FD|RAM|ram~3319_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1124_q\,
	datab => \FD|ULA|Add2~24_combout\,
	datac => \FD|RAM|ram~3319_combout\,
	datad => \FD|RAM|ram~1636_q\,
	combout => \FD|RAM|ram~3320_combout\);

\FD|RAM|ram~3321\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3321_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~3318_combout\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~3320_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~3318_combout\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~3320_combout\,
	combout => \FD|RAM|ram~3321_combout\);

\FD|RAM|ram~996\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[29]~15_combout\,
	ena => \FD|RAM|ram~3468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~996_q\);

\FD|RAM|ram~1508\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[29]~15_combout\,
	ena => \FD|RAM|ram~3457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1508_q\);

\FD|RAM|ram~484\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[29]~15_combout\,
	ena => \FD|RAM|ram~3495_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~484_q\);

\FD|RAM|ram~3322\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3322_combout\ = (\FD|ULA|Add2~21_combout\ & (((\FD|ULA|Add2~24_combout\)))) # (!\FD|ULA|Add2~21_combout\ & ((\FD|ULA|Add2~24_combout\ & (\FD|RAM|ram~1508_q\)) # (!\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~484_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~21_combout\,
	datab => \FD|RAM|ram~1508_q\,
	datac => \FD|ULA|Add2~24_combout\,
	datad => \FD|RAM|ram~484_q\,
	combout => \FD|RAM|ram~3322_combout\);

\FD|RAM|ram~2020\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[29]~15_combout\,
	ena => \FD|RAM|ram~3506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~2020_q\);

\FD|RAM|ram~3323\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3323_combout\ = (\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~3322_combout\ & ((\FD|RAM|ram~2020_q\))) # (!\FD|RAM|ram~3322_combout\ & (\FD|RAM|ram~996_q\)))) # (!\FD|ULA|Add2~21_combout\ & (((\FD|RAM|ram~3322_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~996_q\,
	datab => \FD|ULA|Add2~21_combout\,
	datac => \FD|RAM|ram~3322_combout\,
	datad => \FD|RAM|ram~2020_q\,
	combout => \FD|RAM|ram~3323_combout\);

\FD|RAM|ram~3324\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3324_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~3321_combout\ & ((\FD|RAM|ram~3323_combout\))) # (!\FD|RAM|ram~3321_combout\ & (\FD|RAM|ram~3316_combout\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~3321_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3316_combout\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~3321_combout\,
	datad => \FD|RAM|ram~3323_combout\,
	combout => \FD|RAM|ram~3324_combout\);

\FD|RAM|ram~708\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[29]~15_combout\,
	ena => \FD|RAM|ram~3474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~708_q\);

\FD|RAM|ram~1220\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[29]~15_combout\,
	ena => \FD|RAM|ram~3445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1220_q\);

\FD|RAM|ram~196\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[29]~15_combout\,
	ena => \FD|RAM|ram~3484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~196_q\);

\FD|RAM|ram~3325\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3325_combout\ = (\FD|ULA|Add2~21_combout\ & (((\FD|ULA|Add2~24_combout\)))) # (!\FD|ULA|Add2~21_combout\ & ((\FD|ULA|Add2~24_combout\ & (\FD|RAM|ram~1220_q\)) # (!\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~196_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~21_combout\,
	datab => \FD|RAM|ram~1220_q\,
	datac => \FD|ULA|Add2~24_combout\,
	datad => \FD|RAM|ram~196_q\,
	combout => \FD|RAM|ram~3325_combout\);

\FD|RAM|ram~1732\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[29]~15_combout\,
	ena => \FD|RAM|ram~3507_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1732_q\);

\FD|RAM|ram~3326\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3326_combout\ = (\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~3325_combout\ & ((\FD|RAM|ram~1732_q\))) # (!\FD|RAM|ram~3325_combout\ & (\FD|RAM|ram~708_q\)))) # (!\FD|ULA|Add2~21_combout\ & (((\FD|RAM|ram~3325_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~708_q\,
	datab => \FD|ULA|Add2~21_combout\,
	datac => \FD|RAM|ram~3325_combout\,
	datad => \FD|RAM|ram~1732_q\,
	combout => \FD|RAM|ram~3326_combout\);

\FD|RAM|ram~1348\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[29]~15_combout\,
	ena => \FD|RAM|ram~3437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1348_q\);

\FD|RAM|ram~836\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[29]~15_combout\,
	ena => \FD|RAM|ram~3473_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~836_q\);

\FD|RAM|ram~324\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[29]~15_combout\,
	ena => \FD|RAM|ram~3488_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~324_q\);

\FD|RAM|ram~3327\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3327_combout\ = (\FD|ULA|Add2~24_combout\ & (((\FD|ULA|Add2~21_combout\)))) # (!\FD|ULA|Add2~24_combout\ & ((\FD|ULA|Add2~21_combout\ & (\FD|RAM|ram~836_q\)) # (!\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~324_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~24_combout\,
	datab => \FD|RAM|ram~836_q\,
	datac => \FD|ULA|Add2~21_combout\,
	datad => \FD|RAM|ram~324_q\,
	combout => \FD|RAM|ram~3327_combout\);

\FD|RAM|ram~1860\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[29]~15_combout\,
	ena => \FD|RAM|ram~3508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1860_q\);

\FD|RAM|ram~3328\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3328_combout\ = (\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~3327_combout\ & ((\FD|RAM|ram~1860_q\))) # (!\FD|RAM|ram~3327_combout\ & (\FD|RAM|ram~1348_q\)))) # (!\FD|ULA|Add2~24_combout\ & (((\FD|RAM|ram~3327_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1348_q\,
	datab => \FD|ULA|Add2~24_combout\,
	datac => \FD|RAM|ram~3327_combout\,
	datad => \FD|RAM|ram~1860_q\,
	combout => \FD|RAM|ram~3328_combout\);

\FD|RAM|ram~1092\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[29]~15_combout\,
	ena => \FD|RAM|ram~3453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1092_q\);

\FD|RAM|ram~580\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[29]~15_combout\,
	ena => \FD|RAM|ram~3475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~580_q\);

\FD|RAM|ram~68\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[29]~15_combout\,
	ena => \FD|RAM|ram~3492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~68_q\);

\FD|RAM|ram~3329\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3329_combout\ = (\FD|ULA|Add2~24_combout\ & (((\FD|ULA|Add2~21_combout\)))) # (!\FD|ULA|Add2~24_combout\ & ((\FD|ULA|Add2~21_combout\ & (\FD|RAM|ram~580_q\)) # (!\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~68_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~24_combout\,
	datab => \FD|RAM|ram~580_q\,
	datac => \FD|ULA|Add2~21_combout\,
	datad => \FD|RAM|ram~68_q\,
	combout => \FD|RAM|ram~3329_combout\);

\FD|RAM|ram~1604\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[29]~15_combout\,
	ena => \FD|RAM|ram~3509_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1604_q\);

\FD|RAM|ram~3330\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3330_combout\ = (\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~3329_combout\ & ((\FD|RAM|ram~1604_q\))) # (!\FD|RAM|ram~3329_combout\ & (\FD|RAM|ram~1092_q\)))) # (!\FD|ULA|Add2~24_combout\ & (((\FD|RAM|ram~3329_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1092_q\,
	datab => \FD|ULA|Add2~24_combout\,
	datac => \FD|RAM|ram~3329_combout\,
	datad => \FD|RAM|ram~1604_q\,
	combout => \FD|RAM|ram~3330_combout\);

\FD|RAM|ram~3331\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3331_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~3328_combout\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~3330_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~3328_combout\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~3330_combout\,
	combout => \FD|RAM|ram~3331_combout\);

\FD|RAM|ram~964\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[29]~15_combout\,
	ena => \FD|RAM|ram~3476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~964_q\);

\FD|RAM|ram~1476\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[29]~15_combout\,
	ena => \FD|RAM|ram~3461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1476_q\);

\FD|RAM|ram~452\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[29]~15_combout\,
	ena => \FD|RAM|ram~3496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~452_q\);

\FD|RAM|ram~3332\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3332_combout\ = (\FD|ULA|Add2~21_combout\ & (((\FD|ULA|Add2~24_combout\)))) # (!\FD|ULA|Add2~21_combout\ & ((\FD|ULA|Add2~24_combout\ & (\FD|RAM|ram~1476_q\)) # (!\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~452_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~21_combout\,
	datab => \FD|RAM|ram~1476_q\,
	datac => \FD|ULA|Add2~24_combout\,
	datad => \FD|RAM|ram~452_q\,
	combout => \FD|RAM|ram~3332_combout\);

\FD|RAM|ram~1988\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[29]~15_combout\,
	ena => \FD|RAM|ram~3510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1988_q\);

\FD|RAM|ram~3333\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3333_combout\ = (\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~3332_combout\ & ((\FD|RAM|ram~1988_q\))) # (!\FD|RAM|ram~3332_combout\ & (\FD|RAM|ram~964_q\)))) # (!\FD|ULA|Add2~21_combout\ & (((\FD|RAM|ram~3332_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~964_q\,
	datab => \FD|ULA|Add2~21_combout\,
	datac => \FD|RAM|ram~3332_combout\,
	datad => \FD|RAM|ram~1988_q\,
	combout => \FD|RAM|ram~3333_combout\);

\FD|RAM|ram~3334\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3334_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~3331_combout\ & ((\FD|RAM|ram~3333_combout\))) # (!\FD|RAM|ram~3331_combout\ & (\FD|RAM|ram~3326_combout\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~3331_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3326_combout\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~3331_combout\,
	datad => \FD|RAM|ram~3333_combout\,
	combout => \FD|RAM|ram~3334_combout\);

\FD|RAM|ram~3335\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3335_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~3324_combout\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~3334_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~3324_combout\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~3334_combout\,
	combout => \FD|RAM|ram~3335_combout\);

\FD|RAM|ram~1444\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[29]~15_combout\,
	ena => \FD|RAM|ram~3439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1444_q\);

\FD|RAM|ram~932\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[29]~15_combout\,
	ena => \FD|RAM|ram~3478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~932_q\);

\FD|RAM|ram~420\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[29]~15_combout\,
	ena => \FD|RAM|ram~3489_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~420_q\);

\FD|RAM|ram~3336\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3336_combout\ = (\FD|ULA|Add2~24_combout\ & (((\FD|ULA|Add2~21_combout\)))) # (!\FD|ULA|Add2~24_combout\ & ((\FD|ULA|Add2~21_combout\ & (\FD|RAM|ram~932_q\)) # (!\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~420_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~24_combout\,
	datab => \FD|RAM|ram~932_q\,
	datac => \FD|ULA|Add2~21_combout\,
	datad => \FD|RAM|ram~420_q\,
	combout => \FD|RAM|ram~3336_combout\);

\FD|RAM|ram~1956\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[29]~15_combout\,
	ena => \FD|RAM|ram~3511_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1956_q\);

\FD|RAM|ram~3337\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3337_combout\ = (\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~3336_combout\ & ((\FD|RAM|ram~1956_q\))) # (!\FD|RAM|ram~3336_combout\ & (\FD|RAM|ram~1444_q\)))) # (!\FD|ULA|Add2~24_combout\ & (((\FD|RAM|ram~3336_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1444_q\,
	datab => \FD|ULA|Add2~24_combout\,
	datac => \FD|RAM|ram~3336_combout\,
	datad => \FD|RAM|ram~1956_q\,
	combout => \FD|RAM|ram~3337_combout\);

\FD|RAM|ram~804\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[29]~15_combout\,
	ena => \FD|RAM|ram~3477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~804_q\);

\FD|RAM|ram~1316\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[29]~15_combout\,
	ena => \FD|RAM|ram~3447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1316_q\);

\FD|RAM|ram~292\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[29]~15_combout\,
	ena => \FD|RAM|ram~3485_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~292_q\);

\FD|RAM|ram~3338\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3338_combout\ = (\FD|ULA|Add2~21_combout\ & (((\FD|ULA|Add2~24_combout\)))) # (!\FD|ULA|Add2~21_combout\ & ((\FD|ULA|Add2~24_combout\ & (\FD|RAM|ram~1316_q\)) # (!\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~292_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~21_combout\,
	datab => \FD|RAM|ram~1316_q\,
	datac => \FD|ULA|Add2~24_combout\,
	datad => \FD|RAM|ram~292_q\,
	combout => \FD|RAM|ram~3338_combout\);

\FD|RAM|ram~1828\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[29]~15_combout\,
	ena => \FD|RAM|ram~3512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1828_q\);

\FD|RAM|ram~3339\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3339_combout\ = (\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~3338_combout\ & ((\FD|RAM|ram~1828_q\))) # (!\FD|RAM|ram~3338_combout\ & (\FD|RAM|ram~804_q\)))) # (!\FD|ULA|Add2~21_combout\ & (((\FD|RAM|ram~3338_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~804_q\,
	datab => \FD|ULA|Add2~21_combout\,
	datac => \FD|RAM|ram~3338_combout\,
	datad => \FD|RAM|ram~1828_q\,
	combout => \FD|RAM|ram~3339_combout\);

\FD|RAM|ram~1188\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[29]~15_combout\,
	ena => \FD|RAM|ram~3455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1188_q\);

\FD|RAM|ram~676\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[29]~15_combout\,
	ena => \FD|RAM|ram~3479_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~676_q\);

\FD|RAM|ram~164\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[29]~15_combout\,
	ena => \FD|RAM|ram~3493_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~164_q\);

\FD|RAM|ram~3340\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3340_combout\ = (\FD|ULA|Add2~24_combout\ & (((\FD|ULA|Add2~21_combout\)))) # (!\FD|ULA|Add2~24_combout\ & ((\FD|ULA|Add2~21_combout\ & (\FD|RAM|ram~676_q\)) # (!\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~164_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~24_combout\,
	datab => \FD|RAM|ram~676_q\,
	datac => \FD|ULA|Add2~21_combout\,
	datad => \FD|RAM|ram~164_q\,
	combout => \FD|RAM|ram~3340_combout\);

\FD|RAM|ram~1700\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[29]~15_combout\,
	ena => \FD|RAM|ram~3513_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1700_q\);

\FD|RAM|ram~3341\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3341_combout\ = (\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~3340_combout\ & ((\FD|RAM|ram~1700_q\))) # (!\FD|RAM|ram~3340_combout\ & (\FD|RAM|ram~1188_q\)))) # (!\FD|ULA|Add2~24_combout\ & (((\FD|RAM|ram~3340_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1188_q\,
	datab => \FD|ULA|Add2~24_combout\,
	datac => \FD|RAM|ram~3340_combout\,
	datad => \FD|RAM|ram~1700_q\,
	combout => \FD|RAM|ram~3341_combout\);

\FD|RAM|ram~3342\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3342_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~3339_combout\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~3341_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~3339_combout\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~3341_combout\,
	combout => \FD|RAM|ram~3342_combout\);

\FD|RAM|ram~1060\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[29]~15_combout\,
	ena => \FD|RAM|ram~3480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1060_q\);

\FD|RAM|ram~1572\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[29]~15_combout\,
	ena => \FD|RAM|ram~3463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1572_q\);

\FD|RAM|ram~548\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[29]~15_combout\,
	ena => \FD|RAM|ram~3497_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~548_q\);

\FD|RAM|ram~3343\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3343_combout\ = (\FD|ULA|Add2~21_combout\ & (((\FD|ULA|Add2~24_combout\)))) # (!\FD|ULA|Add2~21_combout\ & ((\FD|ULA|Add2~24_combout\ & (\FD|RAM|ram~1572_q\)) # (!\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~548_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~21_combout\,
	datab => \FD|RAM|ram~1572_q\,
	datac => \FD|ULA|Add2~24_combout\,
	datad => \FD|RAM|ram~548_q\,
	combout => \FD|RAM|ram~3343_combout\);

\FD|RAM|ram~2084\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[29]~15_combout\,
	ena => \FD|RAM|ram~3514_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~2084_q\);

\FD|RAM|ram~3344\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3344_combout\ = (\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~3343_combout\ & ((\FD|RAM|ram~2084_q\))) # (!\FD|RAM|ram~3343_combout\ & (\FD|RAM|ram~1060_q\)))) # (!\FD|ULA|Add2~21_combout\ & (((\FD|RAM|ram~3343_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1060_q\,
	datab => \FD|ULA|Add2~21_combout\,
	datac => \FD|RAM|ram~3343_combout\,
	datad => \FD|RAM|ram~2084_q\,
	combout => \FD|RAM|ram~3344_combout\);

\FD|RAM|ram~3345\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3345_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~3342_combout\ & ((\FD|RAM|ram~3344_combout\))) # (!\FD|RAM|ram~3342_combout\ & (\FD|RAM|ram~3337_combout\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~3342_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3337_combout\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~3342_combout\,
	datad => \FD|RAM|ram~3344_combout\,
	combout => \FD|RAM|ram~3345_combout\);

\FD|RAM|ram~3346\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3346_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~3335_combout\ & ((\FD|RAM|ram~3345_combout\))) # (!\FD|RAM|ram~3335_combout\ & (\FD|RAM|ram~3314_combout\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~3335_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3314_combout\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~3335_combout\,
	datad => \FD|RAM|ram~3345_combout\,
	combout => \FD|RAM|ram~3346_combout\);

\FD|RAM|ram~1411\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[28]~14_combout\,
	ena => \FD|RAM|ram~3433_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1411_q\);

\FD|RAM|ram~1379\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[28]~14_combout\,
	ena => \FD|RAM|ram~3435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1379_q\);

\FD|RAM|ram~1347\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[28]~14_combout\,
	ena => \FD|RAM|ram~3437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1347_q\);

\FD|RAM|ram~3263\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3263_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~1379_q\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~1347_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~1379_q\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~1347_q\,
	combout => \FD|RAM|ram~3263_combout\);

\FD|RAM|ram~1443\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[28]~14_combout\,
	ena => \FD|RAM|ram~3439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1443_q\);

\FD|RAM|ram~3264\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3264_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~3263_combout\ & ((\FD|RAM|ram~1443_q\))) # (!\FD|RAM|ram~3263_combout\ & (\FD|RAM|ram~1411_q\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~3263_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1411_q\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~3263_combout\,
	datad => \FD|RAM|ram~1443_q\,
	combout => \FD|RAM|ram~3264_combout\);

\FD|RAM|ram~1251\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[28]~14_combout\,
	ena => \FD|RAM|ram~3441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1251_q\);

\FD|RAM|ram~1283\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[28]~14_combout\,
	ena => \FD|RAM|ram~3443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1283_q\);

\FD|RAM|ram~1219\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[28]~14_combout\,
	ena => \FD|RAM|ram~3445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1219_q\);

\FD|RAM|ram~3265\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3265_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~1283_q\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~1219_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~1283_q\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~1219_q\,
	combout => \FD|RAM|ram~3265_combout\);

\FD|RAM|ram~1315\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[28]~14_combout\,
	ena => \FD|RAM|ram~3447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1315_q\);

\FD|RAM|ram~3266\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3266_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~3265_combout\ & ((\FD|RAM|ram~1315_q\))) # (!\FD|RAM|ram~3265_combout\ & (\FD|RAM|ram~1251_q\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~3265_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1251_q\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~3265_combout\,
	datad => \FD|RAM|ram~1315_q\,
	combout => \FD|RAM|ram~3266_combout\);

\FD|RAM|ram~1155\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[28]~14_combout\,
	ena => \FD|RAM|ram~3449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1155_q\);

\FD|RAM|ram~1123\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[28]~14_combout\,
	ena => \FD|RAM|ram~3451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1123_q\);

\FD|RAM|ram~1091\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[28]~14_combout\,
	ena => \FD|RAM|ram~3453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1091_q\);

\FD|RAM|ram~3267\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3267_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~1123_q\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~1091_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~1123_q\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~1091_q\,
	combout => \FD|RAM|ram~3267_combout\);

\FD|RAM|ram~1187\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[28]~14_combout\,
	ena => \FD|RAM|ram~3455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1187_q\);

\FD|RAM|ram~3268\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3268_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~3267_combout\ & ((\FD|RAM|ram~1187_q\))) # (!\FD|RAM|ram~3267_combout\ & (\FD|RAM|ram~1155_q\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~3267_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1155_q\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~3267_combout\,
	datad => \FD|RAM|ram~1187_q\,
	combout => \FD|RAM|ram~3268_combout\);

\FD|RAM|ram~3269\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3269_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~3266_combout\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~3268_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~3266_combout\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~3268_combout\,
	combout => \FD|RAM|ram~3269_combout\);

\FD|RAM|ram~1507\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[28]~14_combout\,
	ena => \FD|RAM|ram~3457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1507_q\);

\FD|RAM|ram~1539\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[28]~14_combout\,
	ena => \FD|RAM|ram~3459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1539_q\);

\FD|RAM|ram~1475\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[28]~14_combout\,
	ena => \FD|RAM|ram~3461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1475_q\);

\FD|RAM|ram~3270\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3270_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~1539_q\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~1475_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~1539_q\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~1475_q\,
	combout => \FD|RAM|ram~3270_combout\);

\FD|RAM|ram~1571\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[28]~14_combout\,
	ena => \FD|RAM|ram~3463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1571_q\);

\FD|RAM|ram~3271\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3271_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~3270_combout\ & ((\FD|RAM|ram~1571_q\))) # (!\FD|RAM|ram~3270_combout\ & (\FD|RAM|ram~1507_q\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~3270_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1507_q\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~3270_combout\,
	datad => \FD|RAM|ram~1571_q\,
	combout => \FD|RAM|ram~3271_combout\);

\FD|RAM|ram~3272\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3272_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~3269_combout\ & ((\FD|RAM|ram~3271_combout\))) # (!\FD|RAM|ram~3269_combout\ & (\FD|RAM|ram~3264_combout\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~3269_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3264_combout\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~3269_combout\,
	datad => \FD|RAM|ram~3271_combout\,
	combout => \FD|RAM|ram~3272_combout\);

\FD|RAM|ram~739\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[28]~14_combout\,
	ena => \FD|RAM|ram~3465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~739_q\);

\FD|RAM|ram~867\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[28]~14_combout\,
	ena => \FD|RAM|ram~3466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~867_q\);

\FD|RAM|ram~611\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[28]~14_combout\,
	ena => \FD|RAM|ram~3467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~611_q\);

\FD|RAM|ram~3273\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3273_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~867_q\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~611_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~867_q\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~611_q\,
	combout => \FD|RAM|ram~3273_combout\);

\FD|RAM|ram~995\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[28]~14_combout\,
	ena => \FD|RAM|ram~3468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~995_q\);

\FD|RAM|ram~3274\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3274_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~3273_combout\ & ((\FD|RAM|ram~995_q\))) # (!\FD|RAM|ram~3273_combout\ & (\FD|RAM|ram~739_q\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~3273_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~739_q\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~3273_combout\,
	datad => \FD|RAM|ram~995_q\,
	combout => \FD|RAM|ram~3274_combout\);

\FD|RAM|ram~899\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[28]~14_combout\,
	ena => \FD|RAM|ram~3469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~899_q\);

\FD|RAM|ram~771\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[28]~14_combout\,
	ena => \FD|RAM|ram~3470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~771_q\);

\FD|RAM|ram~643\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[28]~14_combout\,
	ena => \FD|RAM|ram~3471_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~643_q\);

\FD|RAM|ram~3275\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3275_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~771_q\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~643_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~771_q\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~643_q\,
	combout => \FD|RAM|ram~3275_combout\);

\FD|RAM|ram~1027\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[28]~14_combout\,
	ena => \FD|RAM|ram~3472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1027_q\);

\FD|RAM|ram~3276\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3276_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~3275_combout\ & ((\FD|RAM|ram~1027_q\))) # (!\FD|RAM|ram~3275_combout\ & (\FD|RAM|ram~899_q\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~3275_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~899_q\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~3275_combout\,
	datad => \FD|RAM|ram~1027_q\,
	combout => \FD|RAM|ram~3276_combout\);

\FD|RAM|ram~835\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[28]~14_combout\,
	ena => \FD|RAM|ram~3473_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~835_q\);

\FD|RAM|ram~707\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[28]~14_combout\,
	ena => \FD|RAM|ram~3474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~707_q\);

\FD|RAM|ram~579\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[28]~14_combout\,
	ena => \FD|RAM|ram~3475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~579_q\);

\FD|RAM|ram~3277\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3277_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~707_q\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~579_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~707_q\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~579_q\,
	combout => \FD|RAM|ram~3277_combout\);

\FD|RAM|ram~963\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[28]~14_combout\,
	ena => \FD|RAM|ram~3476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~963_q\);

\FD|RAM|ram~3278\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3278_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~3277_combout\ & ((\FD|RAM|ram~963_q\))) # (!\FD|RAM|ram~3277_combout\ & (\FD|RAM|ram~835_q\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~3277_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~835_q\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~3277_combout\,
	datad => \FD|RAM|ram~963_q\,
	combout => \FD|RAM|ram~3278_combout\);

\FD|RAM|ram~3279\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3279_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~3276_combout\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~3278_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~3276_combout\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~3278_combout\,
	combout => \FD|RAM|ram~3279_combout\);

\FD|RAM|ram~803\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[28]~14_combout\,
	ena => \FD|RAM|ram~3477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~803_q\);

\FD|RAM|ram~931\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[28]~14_combout\,
	ena => \FD|RAM|ram~3478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~931_q\);

\FD|RAM|ram~675\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[28]~14_combout\,
	ena => \FD|RAM|ram~3479_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~675_q\);

\FD|RAM|ram~3280\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3280_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~931_q\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~675_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~931_q\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~675_q\,
	combout => \FD|RAM|ram~3280_combout\);

\FD|RAM|ram~1059\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[28]~14_combout\,
	ena => \FD|RAM|ram~3480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1059_q\);

\FD|RAM|ram~3281\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3281_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~3280_combout\ & ((\FD|RAM|ram~1059_q\))) # (!\FD|RAM|ram~3280_combout\ & (\FD|RAM|ram~803_q\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~3280_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~803_q\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~3280_combout\,
	datad => \FD|RAM|ram~1059_q\,
	combout => \FD|RAM|ram~3281_combout\);

\FD|RAM|ram~3282\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3282_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~3279_combout\ & ((\FD|RAM|ram~3281_combout\))) # (!\FD|RAM|ram~3279_combout\ & (\FD|RAM|ram~3274_combout\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~3279_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3274_combout\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~3279_combout\,
	datad => \FD|RAM|ram~3281_combout\,
	combout => \FD|RAM|ram~3282_combout\);

\FD|RAM|ram~259\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[28]~14_combout\,
	ena => \FD|RAM|ram~3482_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~259_q\);

\FD|RAM|ram~227\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[28]~14_combout\,
	ena => \FD|RAM|ram~3483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~227_q\);

\FD|RAM|ram~195\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[28]~14_combout\,
	ena => \FD|RAM|ram~3484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~195_q\);

\FD|RAM|ram~3283\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3283_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~227_q\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~195_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~227_q\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~195_q\,
	combout => \FD|RAM|ram~3283_combout\);

\FD|RAM|ram~291\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[28]~14_combout\,
	ena => \FD|RAM|ram~3485_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~291_q\);

\FD|RAM|ram~3284\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3284_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~3283_combout\ & ((\FD|RAM|ram~291_q\))) # (!\FD|RAM|ram~3283_combout\ & (\FD|RAM|ram~259_q\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~3283_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~259_q\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~3283_combout\,
	datad => \FD|RAM|ram~291_q\,
	combout => \FD|RAM|ram~3284_combout\);

\FD|RAM|ram~355\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[28]~14_combout\,
	ena => \FD|RAM|ram~3486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~355_q\);

\FD|RAM|ram~387\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[28]~14_combout\,
	ena => \FD|RAM|ram~3487_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~387_q\);

\FD|RAM|ram~323\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[28]~14_combout\,
	ena => \FD|RAM|ram~3488_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~323_q\);

\FD|RAM|ram~3285\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3285_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~387_q\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~323_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~387_q\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~323_q\,
	combout => \FD|RAM|ram~3285_combout\);

\FD|RAM|ram~419\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[28]~14_combout\,
	ena => \FD|RAM|ram~3489_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~419_q\);

\FD|RAM|ram~3286\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3286_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~3285_combout\ & ((\FD|RAM|ram~419_q\))) # (!\FD|RAM|ram~3285_combout\ & (\FD|RAM|ram~355_q\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~3285_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~355_q\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~3285_combout\,
	datad => \FD|RAM|ram~419_q\,
	combout => \FD|RAM|ram~3286_combout\);

\FD|RAM|ram~99\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[28]~14_combout\,
	ena => \FD|RAM|ram~3490_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~99_q\);

\FD|RAM|ram~131\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[28]~14_combout\,
	ena => \FD|RAM|ram~3491_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~131_q\);

\FD|RAM|ram~67\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[28]~14_combout\,
	ena => \FD|RAM|ram~3492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~67_q\);

\FD|RAM|ram~3287\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3287_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~131_q\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~67_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~131_q\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~67_q\,
	combout => \FD|RAM|ram~3287_combout\);

\FD|RAM|ram~163\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[28]~14_combout\,
	ena => \FD|RAM|ram~3493_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~163_q\);

\FD|RAM|ram~3288\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3288_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~3287_combout\ & ((\FD|RAM|ram~163_q\))) # (!\FD|RAM|ram~3287_combout\ & (\FD|RAM|ram~99_q\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~3287_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~99_q\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~3287_combout\,
	datad => \FD|RAM|ram~163_q\,
	combout => \FD|RAM|ram~3288_combout\);

\FD|RAM|ram~3289\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3289_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~3286_combout\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~3288_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~3286_combout\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~3288_combout\,
	combout => \FD|RAM|ram~3289_combout\);

\FD|RAM|ram~515\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[28]~14_combout\,
	ena => \FD|RAM|ram~3494_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~515_q\);

\FD|RAM|ram~483\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[28]~14_combout\,
	ena => \FD|RAM|ram~3495_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~483_q\);

\FD|RAM|ram~451\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[28]~14_combout\,
	ena => \FD|RAM|ram~3496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~451_q\);

\FD|RAM|ram~3290\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3290_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~483_q\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~451_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~483_q\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~451_q\,
	combout => \FD|RAM|ram~3290_combout\);

\FD|RAM|ram~547\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[28]~14_combout\,
	ena => \FD|RAM|ram~3497_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~547_q\);

\FD|RAM|ram~3291\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3291_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~3290_combout\ & ((\FD|RAM|ram~547_q\))) # (!\FD|RAM|ram~3290_combout\ & (\FD|RAM|ram~515_q\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~3290_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~515_q\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~3290_combout\,
	datad => \FD|RAM|ram~547_q\,
	combout => \FD|RAM|ram~3291_combout\);

\FD|RAM|ram~3292\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3292_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~3289_combout\ & ((\FD|RAM|ram~3291_combout\))) # (!\FD|RAM|ram~3289_combout\ & (\FD|RAM|ram~3284_combout\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~3289_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3284_combout\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~3289_combout\,
	datad => \FD|RAM|ram~3291_combout\,
	combout => \FD|RAM|ram~3292_combout\);

\FD|RAM|ram~3293\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3293_combout\ = (\FD|ULA|Add2~24_combout\ & (((\FD|ULA|Add2~21_combout\)))) # (!\FD|ULA|Add2~24_combout\ & ((\FD|ULA|Add2~21_combout\ & (\FD|RAM|ram~3282_combout\)) # (!\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~3292_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~24_combout\,
	datab => \FD|RAM|ram~3282_combout\,
	datac => \FD|ULA|Add2~21_combout\,
	datad => \FD|RAM|ram~3292_combout\,
	combout => \FD|RAM|ram~3293_combout\);

\FD|RAM|ram~1795\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[28]~14_combout\,
	ena => \FD|RAM|ram~3499_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1795_q\);

\FD|RAM|ram~1923\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[28]~14_combout\,
	ena => \FD|RAM|ram~3500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1923_q\);

\FD|RAM|ram~1667\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[28]~14_combout\,
	ena => \FD|RAM|ram~3501_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1667_q\);

\FD|RAM|ram~3294\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3294_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~1923_q\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~1667_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~1923_q\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~1667_q\,
	combout => \FD|RAM|ram~3294_combout\);

\FD|RAM|ram~2051\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[28]~14_combout\,
	ena => \FD|RAM|ram~3502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~2051_q\);

\FD|RAM|ram~3295\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3295_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~3294_combout\ & ((\FD|RAM|ram~2051_q\))) # (!\FD|RAM|ram~3294_combout\ & (\FD|RAM|ram~1795_q\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~3294_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1795_q\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~3294_combout\,
	datad => \FD|RAM|ram~2051_q\,
	combout => \FD|RAM|ram~3295_combout\);

\FD|RAM|ram~1891\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[28]~14_combout\,
	ena => \FD|RAM|ram~3503_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1891_q\);

\FD|RAM|ram~1763\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[28]~14_combout\,
	ena => \FD|RAM|ram~3504_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1763_q\);

\FD|RAM|ram~1635\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[28]~14_combout\,
	ena => \FD|RAM|ram~3505_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1635_q\);

\FD|RAM|ram~3296\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3296_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~1763_q\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~1635_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~1763_q\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~1635_q\,
	combout => \FD|RAM|ram~3296_combout\);

\FD|RAM|ram~2019\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[28]~14_combout\,
	ena => \FD|RAM|ram~3506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~2019_q\);

\FD|RAM|ram~3297\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3297_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~3296_combout\ & ((\FD|RAM|ram~2019_q\))) # (!\FD|RAM|ram~3296_combout\ & (\FD|RAM|ram~1891_q\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~3296_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1891_q\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~3296_combout\,
	datad => \FD|RAM|ram~2019_q\,
	combout => \FD|RAM|ram~3297_combout\);

\FD|RAM|ram~1731\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[28]~14_combout\,
	ena => \FD|RAM|ram~3507_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1731_q\);

\FD|RAM|ram~1859\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[28]~14_combout\,
	ena => \FD|RAM|ram~3508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1859_q\);

\FD|RAM|ram~1603\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[28]~14_combout\,
	ena => \FD|RAM|ram~3509_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1603_q\);

\FD|RAM|ram~3298\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3298_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~1859_q\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~1603_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~1859_q\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~1603_q\,
	combout => \FD|RAM|ram~3298_combout\);

\FD|RAM|ram~1987\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[28]~14_combout\,
	ena => \FD|RAM|ram~3510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1987_q\);

\FD|RAM|ram~3299\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3299_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~3298_combout\ & ((\FD|RAM|ram~1987_q\))) # (!\FD|RAM|ram~3298_combout\ & (\FD|RAM|ram~1731_q\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~3298_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1731_q\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~3298_combout\,
	datad => \FD|RAM|ram~1987_q\,
	combout => \FD|RAM|ram~3299_combout\);

\FD|RAM|ram~3300\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3300_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~3297_combout\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~3299_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~3297_combout\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~3299_combout\,
	combout => \FD|RAM|ram~3300_combout\);

\FD|RAM|ram~1955\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[28]~14_combout\,
	ena => \FD|RAM|ram~3511_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1955_q\);

\FD|RAM|ram~1827\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[28]~14_combout\,
	ena => \FD|RAM|ram~3512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1827_q\);

\FD|RAM|ram~1699\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[28]~14_combout\,
	ena => \FD|RAM|ram~3513_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1699_q\);

\FD|RAM|ram~3301\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3301_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~1827_q\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~1699_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~1827_q\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~1699_q\,
	combout => \FD|RAM|ram~3301_combout\);

\FD|RAM|ram~2083\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[28]~14_combout\,
	ena => \FD|RAM|ram~3514_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~2083_q\);

\FD|RAM|ram~3302\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3302_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~3301_combout\ & ((\FD|RAM|ram~2083_q\))) # (!\FD|RAM|ram~3301_combout\ & (\FD|RAM|ram~1955_q\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~3301_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1955_q\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~3301_combout\,
	datad => \FD|RAM|ram~2083_q\,
	combout => \FD|RAM|ram~3302_combout\);

\FD|RAM|ram~3303\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3303_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~3300_combout\ & ((\FD|RAM|ram~3302_combout\))) # (!\FD|RAM|ram~3300_combout\ & (\FD|RAM|ram~3295_combout\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~3300_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3295_combout\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~3300_combout\,
	datad => \FD|RAM|ram~3302_combout\,
	combout => \FD|RAM|ram~3303_combout\);

\FD|RAM|ram~3304\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3304_combout\ = (\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~3293_combout\ & ((\FD|RAM|ram~3303_combout\))) # (!\FD|RAM|ram~3293_combout\ & (\FD|RAM|ram~3272_combout\)))) # (!\FD|ULA|Add2~24_combout\ & (((\FD|RAM|ram~3293_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3272_combout\,
	datab => \FD|ULA|Add2~24_combout\,
	datac => \FD|RAM|ram~3293_combout\,
	datad => \FD|RAM|ram~3303_combout\,
	combout => \FD|RAM|ram~3304_combout\);

\FD|RAM|ram~1282\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[27]~13_combout\,
	ena => \FD|RAM|ram~3443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1282_q\);

\FD|RAM|ram~770\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[27]~13_combout\,
	ena => \FD|RAM|ram~3470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~770_q\);

\FD|RAM|ram~258\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[27]~13_combout\,
	ena => \FD|RAM|ram~3482_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~258_q\);

\FD|RAM|ram~3221\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3221_combout\ = (\FD|ULA|Add2~24_combout\ & (((\FD|ULA|Add2~21_combout\)))) # (!\FD|ULA|Add2~24_combout\ & ((\FD|ULA|Add2~21_combout\ & (\FD|RAM|ram~770_q\)) # (!\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~258_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~24_combout\,
	datab => \FD|RAM|ram~770_q\,
	datac => \FD|ULA|Add2~21_combout\,
	datad => \FD|RAM|ram~258_q\,
	combout => \FD|RAM|ram~3221_combout\);

\FD|RAM|ram~1794\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[27]~13_combout\,
	ena => \FD|RAM|ram~3499_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1794_q\);

\FD|RAM|ram~3222\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3222_combout\ = (\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~3221_combout\ & ((\FD|RAM|ram~1794_q\))) # (!\FD|RAM|ram~3221_combout\ & (\FD|RAM|ram~1282_q\)))) # (!\FD|ULA|Add2~24_combout\ & (((\FD|RAM|ram~3221_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1282_q\,
	datab => \FD|ULA|Add2~24_combout\,
	datac => \FD|RAM|ram~3221_combout\,
	datad => \FD|RAM|ram~1794_q\,
	combout => \FD|RAM|ram~3222_combout\);

\FD|RAM|ram~738\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[27]~13_combout\,
	ena => \FD|RAM|ram~3465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~738_q\);

\FD|RAM|ram~1250\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[27]~13_combout\,
	ena => \FD|RAM|ram~3441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1250_q\);

\FD|RAM|ram~226\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[27]~13_combout\,
	ena => \FD|RAM|ram~3483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~226_q\);

\FD|RAM|ram~3223\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3223_combout\ = (\FD|ULA|Add2~21_combout\ & (((\FD|ULA|Add2~24_combout\)))) # (!\FD|ULA|Add2~21_combout\ & ((\FD|ULA|Add2~24_combout\ & (\FD|RAM|ram~1250_q\)) # (!\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~226_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~21_combout\,
	datab => \FD|RAM|ram~1250_q\,
	datac => \FD|ULA|Add2~24_combout\,
	datad => \FD|RAM|ram~226_q\,
	combout => \FD|RAM|ram~3223_combout\);

\FD|RAM|ram~1762\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[27]~13_combout\,
	ena => \FD|RAM|ram~3504_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1762_q\);

\FD|RAM|ram~3224\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3224_combout\ = (\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~3223_combout\ & ((\FD|RAM|ram~1762_q\))) # (!\FD|RAM|ram~3223_combout\ & (\FD|RAM|ram~738_q\)))) # (!\FD|ULA|Add2~21_combout\ & (((\FD|RAM|ram~3223_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~738_q\,
	datab => \FD|ULA|Add2~21_combout\,
	datac => \FD|RAM|ram~3223_combout\,
	datad => \FD|RAM|ram~1762_q\,
	combout => \FD|RAM|ram~3224_combout\);

\FD|RAM|ram~1218\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[27]~13_combout\,
	ena => \FD|RAM|ram~3445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1218_q\);

\FD|RAM|ram~706\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[27]~13_combout\,
	ena => \FD|RAM|ram~3474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~706_q\);

\FD|RAM|ram~194\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[27]~13_combout\,
	ena => \FD|RAM|ram~3484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~194_q\);

\FD|RAM|ram~3225\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3225_combout\ = (\FD|ULA|Add2~24_combout\ & (((\FD|ULA|Add2~21_combout\)))) # (!\FD|ULA|Add2~24_combout\ & ((\FD|ULA|Add2~21_combout\ & (\FD|RAM|ram~706_q\)) # (!\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~194_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~24_combout\,
	datab => \FD|RAM|ram~706_q\,
	datac => \FD|ULA|Add2~21_combout\,
	datad => \FD|RAM|ram~194_q\,
	combout => \FD|RAM|ram~3225_combout\);

\FD|RAM|ram~1730\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[27]~13_combout\,
	ena => \FD|RAM|ram~3507_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1730_q\);

\FD|RAM|ram~3226\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3226_combout\ = (\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~3225_combout\ & ((\FD|RAM|ram~1730_q\))) # (!\FD|RAM|ram~3225_combout\ & (\FD|RAM|ram~1218_q\)))) # (!\FD|ULA|Add2~24_combout\ & (((\FD|RAM|ram~3225_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1218_q\,
	datab => \FD|ULA|Add2~24_combout\,
	datac => \FD|RAM|ram~3225_combout\,
	datad => \FD|RAM|ram~1730_q\,
	combout => \FD|RAM|ram~3226_combout\);

\FD|RAM|ram~3227\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3227_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~3224_combout\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~3226_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~3224_combout\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~3226_combout\,
	combout => \FD|RAM|ram~3227_combout\);

\FD|RAM|ram~802\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[27]~13_combout\,
	ena => \FD|RAM|ram~3477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~802_q\);

\FD|RAM|ram~1314\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[27]~13_combout\,
	ena => \FD|RAM|ram~3447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1314_q\);

\FD|RAM|ram~290\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[27]~13_combout\,
	ena => \FD|RAM|ram~3485_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~290_q\);

\FD|RAM|ram~3228\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3228_combout\ = (\FD|ULA|Add2~21_combout\ & (((\FD|ULA|Add2~24_combout\)))) # (!\FD|ULA|Add2~21_combout\ & ((\FD|ULA|Add2~24_combout\ & (\FD|RAM|ram~1314_q\)) # (!\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~290_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~21_combout\,
	datab => \FD|RAM|ram~1314_q\,
	datac => \FD|ULA|Add2~24_combout\,
	datad => \FD|RAM|ram~290_q\,
	combout => \FD|RAM|ram~3228_combout\);

\FD|RAM|ram~1826\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[27]~13_combout\,
	ena => \FD|RAM|ram~3512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1826_q\);

\FD|RAM|ram~3229\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3229_combout\ = (\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~3228_combout\ & ((\FD|RAM|ram~1826_q\))) # (!\FD|RAM|ram~3228_combout\ & (\FD|RAM|ram~802_q\)))) # (!\FD|ULA|Add2~21_combout\ & (((\FD|RAM|ram~3228_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~802_q\,
	datab => \FD|ULA|Add2~21_combout\,
	datac => \FD|RAM|ram~3228_combout\,
	datad => \FD|RAM|ram~1826_q\,
	combout => \FD|RAM|ram~3229_combout\);

\FD|RAM|ram~3230\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3230_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~3227_combout\ & ((\FD|RAM|ram~3229_combout\))) # (!\FD|RAM|ram~3227_combout\ & (\FD|RAM|ram~3222_combout\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~3227_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3222_combout\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~3227_combout\,
	datad => \FD|RAM|ram~3229_combout\,
	combout => \FD|RAM|ram~3230_combout\);

\FD|RAM|ram~866\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[27]~13_combout\,
	ena => \FD|RAM|ram~3466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~866_q\);

\FD|RAM|ram~1378\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[27]~13_combout\,
	ena => \FD|RAM|ram~3435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1378_q\);

\FD|RAM|ram~354\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[27]~13_combout\,
	ena => \FD|RAM|ram~3486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~354_q\);

\FD|RAM|ram~3231\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3231_combout\ = (\FD|ULA|Add2~21_combout\ & (((\FD|ULA|Add2~24_combout\)))) # (!\FD|ULA|Add2~21_combout\ & ((\FD|ULA|Add2~24_combout\ & (\FD|RAM|ram~1378_q\)) # (!\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~354_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~21_combout\,
	datab => \FD|RAM|ram~1378_q\,
	datac => \FD|ULA|Add2~24_combout\,
	datad => \FD|RAM|ram~354_q\,
	combout => \FD|RAM|ram~3231_combout\);

\FD|RAM|ram~1890\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[27]~13_combout\,
	ena => \FD|RAM|ram~3503_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1890_q\);

\FD|RAM|ram~3232\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3232_combout\ = (\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~3231_combout\ & ((\FD|RAM|ram~1890_q\))) # (!\FD|RAM|ram~3231_combout\ & (\FD|RAM|ram~866_q\)))) # (!\FD|ULA|Add2~21_combout\ & (((\FD|RAM|ram~3231_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~866_q\,
	datab => \FD|ULA|Add2~21_combout\,
	datac => \FD|RAM|ram~3231_combout\,
	datad => \FD|RAM|ram~1890_q\,
	combout => \FD|RAM|ram~3232_combout\);

\FD|RAM|ram~1410\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[27]~13_combout\,
	ena => \FD|RAM|ram~3433_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1410_q\);

\FD|RAM|ram~898\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[27]~13_combout\,
	ena => \FD|RAM|ram~3469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~898_q\);

\FD|RAM|ram~386\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[27]~13_combout\,
	ena => \FD|RAM|ram~3487_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~386_q\);

\FD|RAM|ram~3233\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3233_combout\ = (\FD|ULA|Add2~24_combout\ & (((\FD|ULA|Add2~21_combout\)))) # (!\FD|ULA|Add2~24_combout\ & ((\FD|ULA|Add2~21_combout\ & (\FD|RAM|ram~898_q\)) # (!\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~386_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~24_combout\,
	datab => \FD|RAM|ram~898_q\,
	datac => \FD|ULA|Add2~21_combout\,
	datad => \FD|RAM|ram~386_q\,
	combout => \FD|RAM|ram~3233_combout\);

\FD|RAM|ram~1922\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[27]~13_combout\,
	ena => \FD|RAM|ram~3500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1922_q\);

\FD|RAM|ram~3234\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3234_combout\ = (\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~3233_combout\ & ((\FD|RAM|ram~1922_q\))) # (!\FD|RAM|ram~3233_combout\ & (\FD|RAM|ram~1410_q\)))) # (!\FD|ULA|Add2~24_combout\ & (((\FD|RAM|ram~3233_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1410_q\,
	datab => \FD|ULA|Add2~24_combout\,
	datac => \FD|RAM|ram~3233_combout\,
	datad => \FD|RAM|ram~1922_q\,
	combout => \FD|RAM|ram~3234_combout\);

\FD|RAM|ram~1346\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[27]~13_combout\,
	ena => \FD|RAM|ram~3437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1346_q\);

\FD|RAM|ram~834\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[27]~13_combout\,
	ena => \FD|RAM|ram~3473_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~834_q\);

\FD|RAM|ram~322\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[27]~13_combout\,
	ena => \FD|RAM|ram~3488_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~322_q\);

\FD|RAM|ram~3235\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3235_combout\ = (\FD|ULA|Add2~24_combout\ & (((\FD|ULA|Add2~21_combout\)))) # (!\FD|ULA|Add2~24_combout\ & ((\FD|ULA|Add2~21_combout\ & (\FD|RAM|ram~834_q\)) # (!\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~322_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~24_combout\,
	datab => \FD|RAM|ram~834_q\,
	datac => \FD|ULA|Add2~21_combout\,
	datad => \FD|RAM|ram~322_q\,
	combout => \FD|RAM|ram~3235_combout\);

\FD|RAM|ram~1858\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[27]~13_combout\,
	ena => \FD|RAM|ram~3508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1858_q\);

\FD|RAM|ram~3236\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3236_combout\ = (\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~3235_combout\ & ((\FD|RAM|ram~1858_q\))) # (!\FD|RAM|ram~3235_combout\ & (\FD|RAM|ram~1346_q\)))) # (!\FD|ULA|Add2~24_combout\ & (((\FD|RAM|ram~3235_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1346_q\,
	datab => \FD|ULA|Add2~24_combout\,
	datac => \FD|RAM|ram~3235_combout\,
	datad => \FD|RAM|ram~1858_q\,
	combout => \FD|RAM|ram~3236_combout\);

\FD|RAM|ram~3237\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3237_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~3234_combout\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~3236_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~3234_combout\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~3236_combout\,
	combout => \FD|RAM|ram~3237_combout\);

\FD|RAM|ram~930\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[27]~13_combout\,
	ena => \FD|RAM|ram~3478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~930_q\);

\FD|RAM|ram~1442\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[27]~13_combout\,
	ena => \FD|RAM|ram~3439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1442_q\);

\FD|RAM|ram~418\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[27]~13_combout\,
	ena => \FD|RAM|ram~3489_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~418_q\);

\FD|RAM|ram~3238\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3238_combout\ = (\FD|ULA|Add2~21_combout\ & (((\FD|ULA|Add2~24_combout\)))) # (!\FD|ULA|Add2~21_combout\ & ((\FD|ULA|Add2~24_combout\ & (\FD|RAM|ram~1442_q\)) # (!\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~418_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~21_combout\,
	datab => \FD|RAM|ram~1442_q\,
	datac => \FD|ULA|Add2~24_combout\,
	datad => \FD|RAM|ram~418_q\,
	combout => \FD|RAM|ram~3238_combout\);

\FD|RAM|ram~1954\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[27]~13_combout\,
	ena => \FD|RAM|ram~3511_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1954_q\);

\FD|RAM|ram~3239\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3239_combout\ = (\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~3238_combout\ & ((\FD|RAM|ram~1954_q\))) # (!\FD|RAM|ram~3238_combout\ & (\FD|RAM|ram~930_q\)))) # (!\FD|ULA|Add2~21_combout\ & (((\FD|RAM|ram~3238_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~930_q\,
	datab => \FD|ULA|Add2~21_combout\,
	datac => \FD|RAM|ram~3238_combout\,
	datad => \FD|RAM|ram~1954_q\,
	combout => \FD|RAM|ram~3239_combout\);

\FD|RAM|ram~3240\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3240_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~3237_combout\ & ((\FD|RAM|ram~3239_combout\))) # (!\FD|RAM|ram~3237_combout\ & (\FD|RAM|ram~3232_combout\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~3237_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3232_combout\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~3237_combout\,
	datad => \FD|RAM|ram~3239_combout\,
	combout => \FD|RAM|ram~3240_combout\);

\FD|RAM|ram~610\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[27]~13_combout\,
	ena => \FD|RAM|ram~3467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~610_q\);

\FD|RAM|ram~1122\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[27]~13_combout\,
	ena => \FD|RAM|ram~3451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1122_q\);

\FD|RAM|ram~98\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[27]~13_combout\,
	ena => \FD|RAM|ram~3490_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~98_q\);

\FD|RAM|ram~3241\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3241_combout\ = (\FD|ULA|Add2~21_combout\ & (((\FD|ULA|Add2~24_combout\)))) # (!\FD|ULA|Add2~21_combout\ & ((\FD|ULA|Add2~24_combout\ & (\FD|RAM|ram~1122_q\)) # (!\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~98_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~21_combout\,
	datab => \FD|RAM|ram~1122_q\,
	datac => \FD|ULA|Add2~24_combout\,
	datad => \FD|RAM|ram~98_q\,
	combout => \FD|RAM|ram~3241_combout\);

\FD|RAM|ram~1634\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[27]~13_combout\,
	ena => \FD|RAM|ram~3505_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1634_q\);

\FD|RAM|ram~3242\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3242_combout\ = (\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~3241_combout\ & ((\FD|RAM|ram~1634_q\))) # (!\FD|RAM|ram~3241_combout\ & (\FD|RAM|ram~610_q\)))) # (!\FD|ULA|Add2~21_combout\ & (((\FD|RAM|ram~3241_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~610_q\,
	datab => \FD|ULA|Add2~21_combout\,
	datac => \FD|RAM|ram~3241_combout\,
	datad => \FD|RAM|ram~1634_q\,
	combout => \FD|RAM|ram~3242_combout\);

\FD|RAM|ram~1154\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[27]~13_combout\,
	ena => \FD|RAM|ram~3449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1154_q\);

\FD|RAM|ram~642\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[27]~13_combout\,
	ena => \FD|RAM|ram~3471_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~642_q\);

\FD|RAM|ram~130\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[27]~13_combout\,
	ena => \FD|RAM|ram~3491_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~130_q\);

\FD|RAM|ram~3243\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3243_combout\ = (\FD|ULA|Add2~24_combout\ & (((\FD|ULA|Add2~21_combout\)))) # (!\FD|ULA|Add2~24_combout\ & ((\FD|ULA|Add2~21_combout\ & (\FD|RAM|ram~642_q\)) # (!\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~130_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~24_combout\,
	datab => \FD|RAM|ram~642_q\,
	datac => \FD|ULA|Add2~21_combout\,
	datad => \FD|RAM|ram~130_q\,
	combout => \FD|RAM|ram~3243_combout\);

\FD|RAM|ram~1666\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[27]~13_combout\,
	ena => \FD|RAM|ram~3501_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1666_q\);

\FD|RAM|ram~3244\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3244_combout\ = (\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~3243_combout\ & ((\FD|RAM|ram~1666_q\))) # (!\FD|RAM|ram~3243_combout\ & (\FD|RAM|ram~1154_q\)))) # (!\FD|ULA|Add2~24_combout\ & (((\FD|RAM|ram~3243_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1154_q\,
	datab => \FD|ULA|Add2~24_combout\,
	datac => \FD|RAM|ram~3243_combout\,
	datad => \FD|RAM|ram~1666_q\,
	combout => \FD|RAM|ram~3244_combout\);

\FD|RAM|ram~1090\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[27]~13_combout\,
	ena => \FD|RAM|ram~3453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1090_q\);

\FD|RAM|ram~578\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[27]~13_combout\,
	ena => \FD|RAM|ram~3475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~578_q\);

\FD|RAM|ram~66\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[27]~13_combout\,
	ena => \FD|RAM|ram~3492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~66_q\);

\FD|RAM|ram~3245\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3245_combout\ = (\FD|ULA|Add2~24_combout\ & (((\FD|ULA|Add2~21_combout\)))) # (!\FD|ULA|Add2~24_combout\ & ((\FD|ULA|Add2~21_combout\ & (\FD|RAM|ram~578_q\)) # (!\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~66_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~24_combout\,
	datab => \FD|RAM|ram~578_q\,
	datac => \FD|ULA|Add2~21_combout\,
	datad => \FD|RAM|ram~66_q\,
	combout => \FD|RAM|ram~3245_combout\);

\FD|RAM|ram~1602\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[27]~13_combout\,
	ena => \FD|RAM|ram~3509_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1602_q\);

\FD|RAM|ram~3246\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3246_combout\ = (\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~3245_combout\ & ((\FD|RAM|ram~1602_q\))) # (!\FD|RAM|ram~3245_combout\ & (\FD|RAM|ram~1090_q\)))) # (!\FD|ULA|Add2~24_combout\ & (((\FD|RAM|ram~3245_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1090_q\,
	datab => \FD|ULA|Add2~24_combout\,
	datac => \FD|RAM|ram~3245_combout\,
	datad => \FD|RAM|ram~1602_q\,
	combout => \FD|RAM|ram~3246_combout\);

\FD|RAM|ram~3247\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3247_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~3244_combout\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~3246_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~3244_combout\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~3246_combout\,
	combout => \FD|RAM|ram~3247_combout\);

\FD|RAM|ram~674\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[27]~13_combout\,
	ena => \FD|RAM|ram~3479_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~674_q\);

\FD|RAM|ram~1186\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[27]~13_combout\,
	ena => \FD|RAM|ram~3455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1186_q\);

\FD|RAM|ram~162\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[27]~13_combout\,
	ena => \FD|RAM|ram~3493_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~162_q\);

\FD|RAM|ram~3248\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3248_combout\ = (\FD|ULA|Add2~21_combout\ & (((\FD|ULA|Add2~24_combout\)))) # (!\FD|ULA|Add2~21_combout\ & ((\FD|ULA|Add2~24_combout\ & (\FD|RAM|ram~1186_q\)) # (!\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~162_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~21_combout\,
	datab => \FD|RAM|ram~1186_q\,
	datac => \FD|ULA|Add2~24_combout\,
	datad => \FD|RAM|ram~162_q\,
	combout => \FD|RAM|ram~3248_combout\);

\FD|RAM|ram~1698\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[27]~13_combout\,
	ena => \FD|RAM|ram~3513_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1698_q\);

\FD|RAM|ram~3249\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3249_combout\ = (\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~3248_combout\ & ((\FD|RAM|ram~1698_q\))) # (!\FD|RAM|ram~3248_combout\ & (\FD|RAM|ram~674_q\)))) # (!\FD|ULA|Add2~21_combout\ & (((\FD|RAM|ram~3248_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~674_q\,
	datab => \FD|ULA|Add2~21_combout\,
	datac => \FD|RAM|ram~3248_combout\,
	datad => \FD|RAM|ram~1698_q\,
	combout => \FD|RAM|ram~3249_combout\);

\FD|RAM|ram~3250\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3250_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~3247_combout\ & ((\FD|RAM|ram~3249_combout\))) # (!\FD|RAM|ram~3247_combout\ & (\FD|RAM|ram~3242_combout\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~3247_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3242_combout\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~3247_combout\,
	datad => \FD|RAM|ram~3249_combout\,
	combout => \FD|RAM|ram~3250_combout\);

\FD|RAM|ram~3251\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3251_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~3240_combout\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~3250_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~3240_combout\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~3250_combout\,
	combout => \FD|RAM|ram~3251_combout\);

\FD|RAM|ram~1538\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[27]~13_combout\,
	ena => \FD|RAM|ram~3459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1538_q\);

\FD|RAM|ram~1026\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[27]~13_combout\,
	ena => \FD|RAM|ram~3472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1026_q\);

\FD|RAM|ram~514\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[27]~13_combout\,
	ena => \FD|RAM|ram~3494_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~514_q\);

\FD|RAM|ram~3252\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3252_combout\ = (\FD|ULA|Add2~24_combout\ & (((\FD|ULA|Add2~21_combout\)))) # (!\FD|ULA|Add2~24_combout\ & ((\FD|ULA|Add2~21_combout\ & (\FD|RAM|ram~1026_q\)) # (!\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~514_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~24_combout\,
	datab => \FD|RAM|ram~1026_q\,
	datac => \FD|ULA|Add2~21_combout\,
	datad => \FD|RAM|ram~514_q\,
	combout => \FD|RAM|ram~3252_combout\);

\FD|RAM|ram~2050\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[27]~13_combout\,
	ena => \FD|RAM|ram~3502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~2050_q\);

\FD|RAM|ram~3253\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3253_combout\ = (\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~3252_combout\ & ((\FD|RAM|ram~2050_q\))) # (!\FD|RAM|ram~3252_combout\ & (\FD|RAM|ram~1538_q\)))) # (!\FD|ULA|Add2~24_combout\ & (((\FD|RAM|ram~3252_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1538_q\,
	datab => \FD|ULA|Add2~24_combout\,
	datac => \FD|RAM|ram~3252_combout\,
	datad => \FD|RAM|ram~2050_q\,
	combout => \FD|RAM|ram~3253_combout\);

\FD|RAM|ram~994\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[27]~13_combout\,
	ena => \FD|RAM|ram~3468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~994_q\);

\FD|RAM|ram~1506\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[27]~13_combout\,
	ena => \FD|RAM|ram~3457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1506_q\);

\FD|RAM|ram~482\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[27]~13_combout\,
	ena => \FD|RAM|ram~3495_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~482_q\);

\FD|RAM|ram~3254\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3254_combout\ = (\FD|ULA|Add2~21_combout\ & (((\FD|ULA|Add2~24_combout\)))) # (!\FD|ULA|Add2~21_combout\ & ((\FD|ULA|Add2~24_combout\ & (\FD|RAM|ram~1506_q\)) # (!\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~482_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~21_combout\,
	datab => \FD|RAM|ram~1506_q\,
	datac => \FD|ULA|Add2~24_combout\,
	datad => \FD|RAM|ram~482_q\,
	combout => \FD|RAM|ram~3254_combout\);

\FD|RAM|ram~2018\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[27]~13_combout\,
	ena => \FD|RAM|ram~3506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~2018_q\);

\FD|RAM|ram~3255\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3255_combout\ = (\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~3254_combout\ & ((\FD|RAM|ram~2018_q\))) # (!\FD|RAM|ram~3254_combout\ & (\FD|RAM|ram~994_q\)))) # (!\FD|ULA|Add2~21_combout\ & (((\FD|RAM|ram~3254_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~994_q\,
	datab => \FD|ULA|Add2~21_combout\,
	datac => \FD|RAM|ram~3254_combout\,
	datad => \FD|RAM|ram~2018_q\,
	combout => \FD|RAM|ram~3255_combout\);

\FD|RAM|ram~1474\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[27]~13_combout\,
	ena => \FD|RAM|ram~3461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1474_q\);

\FD|RAM|ram~962\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[27]~13_combout\,
	ena => \FD|RAM|ram~3476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~962_q\);

\FD|RAM|ram~450\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[27]~13_combout\,
	ena => \FD|RAM|ram~3496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~450_q\);

\FD|RAM|ram~3256\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3256_combout\ = (\FD|ULA|Add2~24_combout\ & (((\FD|ULA|Add2~21_combout\)))) # (!\FD|ULA|Add2~24_combout\ & ((\FD|ULA|Add2~21_combout\ & (\FD|RAM|ram~962_q\)) # (!\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~450_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~24_combout\,
	datab => \FD|RAM|ram~962_q\,
	datac => \FD|ULA|Add2~21_combout\,
	datad => \FD|RAM|ram~450_q\,
	combout => \FD|RAM|ram~3256_combout\);

\FD|RAM|ram~1986\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[27]~13_combout\,
	ena => \FD|RAM|ram~3510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1986_q\);

\FD|RAM|ram~3257\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3257_combout\ = (\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~3256_combout\ & ((\FD|RAM|ram~1986_q\))) # (!\FD|RAM|ram~3256_combout\ & (\FD|RAM|ram~1474_q\)))) # (!\FD|ULA|Add2~24_combout\ & (((\FD|RAM|ram~3256_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1474_q\,
	datab => \FD|ULA|Add2~24_combout\,
	datac => \FD|RAM|ram~3256_combout\,
	datad => \FD|RAM|ram~1986_q\,
	combout => \FD|RAM|ram~3257_combout\);

\FD|RAM|ram~3258\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3258_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~3255_combout\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~3257_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~3255_combout\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~3257_combout\,
	combout => \FD|RAM|ram~3258_combout\);

\FD|RAM|ram~1058\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[27]~13_combout\,
	ena => \FD|RAM|ram~3480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1058_q\);

\FD|RAM|ram~1570\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[27]~13_combout\,
	ena => \FD|RAM|ram~3463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1570_q\);

\FD|RAM|ram~546\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[27]~13_combout\,
	ena => \FD|RAM|ram~3497_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~546_q\);

\FD|RAM|ram~3259\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3259_combout\ = (\FD|ULA|Add2~21_combout\ & (((\FD|ULA|Add2~24_combout\)))) # (!\FD|ULA|Add2~21_combout\ & ((\FD|ULA|Add2~24_combout\ & (\FD|RAM|ram~1570_q\)) # (!\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~546_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~21_combout\,
	datab => \FD|RAM|ram~1570_q\,
	datac => \FD|ULA|Add2~24_combout\,
	datad => \FD|RAM|ram~546_q\,
	combout => \FD|RAM|ram~3259_combout\);

\FD|RAM|ram~2082\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[27]~13_combout\,
	ena => \FD|RAM|ram~3514_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~2082_q\);

\FD|RAM|ram~3260\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3260_combout\ = (\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~3259_combout\ & ((\FD|RAM|ram~2082_q\))) # (!\FD|RAM|ram~3259_combout\ & (\FD|RAM|ram~1058_q\)))) # (!\FD|ULA|Add2~21_combout\ & (((\FD|RAM|ram~3259_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1058_q\,
	datab => \FD|ULA|Add2~21_combout\,
	datac => \FD|RAM|ram~3259_combout\,
	datad => \FD|RAM|ram~2082_q\,
	combout => \FD|RAM|ram~3260_combout\);

\FD|RAM|ram~3261\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3261_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~3258_combout\ & ((\FD|RAM|ram~3260_combout\))) # (!\FD|RAM|ram~3258_combout\ & (\FD|RAM|ram~3253_combout\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~3258_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3253_combout\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~3258_combout\,
	datad => \FD|RAM|ram~3260_combout\,
	combout => \FD|RAM|ram~3261_combout\);

\FD|RAM|ram~3262\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3262_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~3251_combout\ & ((\FD|RAM|ram~3261_combout\))) # (!\FD|RAM|ram~3251_combout\ & (\FD|RAM|ram~3230_combout\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~3251_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3230_combout\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~3251_combout\,
	datad => \FD|RAM|ram~3261_combout\,
	combout => \FD|RAM|ram~3262_combout\);

\FD|RAM|ram~1377\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[26]~12_combout\,
	ena => \FD|RAM|ram~3435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1377_q\);

\FD|RAM|ram~865\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[26]~12_combout\,
	ena => \FD|RAM|ram~3466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~865_q\);

\FD|RAM|ram~353\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[26]~12_combout\,
	ena => \FD|RAM|ram~3486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~353_q\);

\FD|RAM|ram~3179\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3179_combout\ = (\FD|ULA|Add2~24_combout\ & (((\FD|ULA|Add2~21_combout\)))) # (!\FD|ULA|Add2~24_combout\ & ((\FD|ULA|Add2~21_combout\ & (\FD|RAM|ram~865_q\)) # (!\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~353_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~24_combout\,
	datab => \FD|RAM|ram~865_q\,
	datac => \FD|ULA|Add2~21_combout\,
	datad => \FD|RAM|ram~353_q\,
	combout => \FD|RAM|ram~3179_combout\);

\FD|RAM|ram~1889\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[26]~12_combout\,
	ena => \FD|RAM|ram~3503_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1889_q\);

\FD|RAM|ram~3180\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3180_combout\ = (\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~3179_combout\ & ((\FD|RAM|ram~1889_q\))) # (!\FD|RAM|ram~3179_combout\ & (\FD|RAM|ram~1377_q\)))) # (!\FD|ULA|Add2~24_combout\ & (((\FD|RAM|ram~3179_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1377_q\,
	datab => \FD|ULA|Add2~24_combout\,
	datac => \FD|RAM|ram~3179_combout\,
	datad => \FD|RAM|ram~1889_q\,
	combout => \FD|RAM|ram~3180_combout\);

\FD|RAM|ram~737\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[26]~12_combout\,
	ena => \FD|RAM|ram~3465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~737_q\);

\FD|RAM|ram~1249\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[26]~12_combout\,
	ena => \FD|RAM|ram~3441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1249_q\);

\FD|RAM|ram~225\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[26]~12_combout\,
	ena => \FD|RAM|ram~3483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~225_q\);

\FD|RAM|ram~3181\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3181_combout\ = (\FD|ULA|Add2~21_combout\ & (((\FD|ULA|Add2~24_combout\)))) # (!\FD|ULA|Add2~21_combout\ & ((\FD|ULA|Add2~24_combout\ & (\FD|RAM|ram~1249_q\)) # (!\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~225_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~21_combout\,
	datab => \FD|RAM|ram~1249_q\,
	datac => \FD|ULA|Add2~24_combout\,
	datad => \FD|RAM|ram~225_q\,
	combout => \FD|RAM|ram~3181_combout\);

\FD|RAM|ram~1761\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[26]~12_combout\,
	ena => \FD|RAM|ram~3504_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1761_q\);

\FD|RAM|ram~3182\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3182_combout\ = (\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~3181_combout\ & ((\FD|RAM|ram~1761_q\))) # (!\FD|RAM|ram~3181_combout\ & (\FD|RAM|ram~737_q\)))) # (!\FD|ULA|Add2~21_combout\ & (((\FD|RAM|ram~3181_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~737_q\,
	datab => \FD|ULA|Add2~21_combout\,
	datac => \FD|RAM|ram~3181_combout\,
	datad => \FD|RAM|ram~1761_q\,
	combout => \FD|RAM|ram~3182_combout\);

\FD|RAM|ram~1121\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[26]~12_combout\,
	ena => \FD|RAM|ram~3451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1121_q\);

\FD|RAM|ram~609\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[26]~12_combout\,
	ena => \FD|RAM|ram~3467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~609_q\);

\FD|RAM|ram~97\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[26]~12_combout\,
	ena => \FD|RAM|ram~3490_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~97_q\);

\FD|RAM|ram~3183\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3183_combout\ = (\FD|ULA|Add2~24_combout\ & (((\FD|ULA|Add2~21_combout\)))) # (!\FD|ULA|Add2~24_combout\ & ((\FD|ULA|Add2~21_combout\ & (\FD|RAM|ram~609_q\)) # (!\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~97_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~24_combout\,
	datab => \FD|RAM|ram~609_q\,
	datac => \FD|ULA|Add2~21_combout\,
	datad => \FD|RAM|ram~97_q\,
	combout => \FD|RAM|ram~3183_combout\);

\FD|RAM|ram~1633\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[26]~12_combout\,
	ena => \FD|RAM|ram~3505_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1633_q\);

\FD|RAM|ram~3184\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3184_combout\ = (\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~3183_combout\ & ((\FD|RAM|ram~1633_q\))) # (!\FD|RAM|ram~3183_combout\ & (\FD|RAM|ram~1121_q\)))) # (!\FD|ULA|Add2~24_combout\ & (((\FD|RAM|ram~3183_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1121_q\,
	datab => \FD|ULA|Add2~24_combout\,
	datac => \FD|RAM|ram~3183_combout\,
	datad => \FD|RAM|ram~1633_q\,
	combout => \FD|RAM|ram~3184_combout\);

\FD|RAM|ram~3185\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3185_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~3182_combout\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~3184_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~3182_combout\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~3184_combout\,
	combout => \FD|RAM|ram~3185_combout\);

\FD|RAM|ram~993\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[26]~12_combout\,
	ena => \FD|RAM|ram~3468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~993_q\);

\FD|RAM|ram~1505\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[26]~12_combout\,
	ena => \FD|RAM|ram~3457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1505_q\);

\FD|RAM|ram~481\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[26]~12_combout\,
	ena => \FD|RAM|ram~3495_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~481_q\);

\FD|RAM|ram~3186\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3186_combout\ = (\FD|ULA|Add2~21_combout\ & (((\FD|ULA|Add2~24_combout\)))) # (!\FD|ULA|Add2~21_combout\ & ((\FD|ULA|Add2~24_combout\ & (\FD|RAM|ram~1505_q\)) # (!\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~481_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~21_combout\,
	datab => \FD|RAM|ram~1505_q\,
	datac => \FD|ULA|Add2~24_combout\,
	datad => \FD|RAM|ram~481_q\,
	combout => \FD|RAM|ram~3186_combout\);

\FD|RAM|ram~2017\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[26]~12_combout\,
	ena => \FD|RAM|ram~3506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~2017_q\);

\FD|RAM|ram~3187\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3187_combout\ = (\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~3186_combout\ & ((\FD|RAM|ram~2017_q\))) # (!\FD|RAM|ram~3186_combout\ & (\FD|RAM|ram~993_q\)))) # (!\FD|ULA|Add2~21_combout\ & (((\FD|RAM|ram~3186_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~993_q\,
	datab => \FD|ULA|Add2~21_combout\,
	datac => \FD|RAM|ram~3186_combout\,
	datad => \FD|RAM|ram~2017_q\,
	combout => \FD|RAM|ram~3187_combout\);

\FD|RAM|ram~3188\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3188_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~3185_combout\ & ((\FD|RAM|ram~3187_combout\))) # (!\FD|RAM|ram~3185_combout\ & (\FD|RAM|ram~3180_combout\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~3185_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3180_combout\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~3185_combout\,
	datad => \FD|RAM|ram~3187_combout\,
	combout => \FD|RAM|ram~3188_combout\);

\FD|RAM|ram~769\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[26]~12_combout\,
	ena => \FD|RAM|ram~3470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~769_q\);

\FD|RAM|ram~1281\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[26]~12_combout\,
	ena => \FD|RAM|ram~3443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1281_q\);

\FD|RAM|ram~257\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[26]~12_combout\,
	ena => \FD|RAM|ram~3482_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~257_q\);

\FD|RAM|ram~3189\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3189_combout\ = (\FD|ULA|Add2~21_combout\ & (((\FD|ULA|Add2~24_combout\)))) # (!\FD|ULA|Add2~21_combout\ & ((\FD|ULA|Add2~24_combout\ & (\FD|RAM|ram~1281_q\)) # (!\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~257_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~21_combout\,
	datab => \FD|RAM|ram~1281_q\,
	datac => \FD|ULA|Add2~24_combout\,
	datad => \FD|RAM|ram~257_q\,
	combout => \FD|RAM|ram~3189_combout\);

\FD|RAM|ram~1793\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[26]~12_combout\,
	ena => \FD|RAM|ram~3499_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1793_q\);

\FD|RAM|ram~3190\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3190_combout\ = (\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~3189_combout\ & ((\FD|RAM|ram~1793_q\))) # (!\FD|RAM|ram~3189_combout\ & (\FD|RAM|ram~769_q\)))) # (!\FD|ULA|Add2~21_combout\ & (((\FD|RAM|ram~3189_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~769_q\,
	datab => \FD|ULA|Add2~21_combout\,
	datac => \FD|RAM|ram~3189_combout\,
	datad => \FD|RAM|ram~1793_q\,
	combout => \FD|RAM|ram~3190_combout\);

\FD|RAM|ram~1409\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[26]~12_combout\,
	ena => \FD|RAM|ram~3433_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1409_q\);

\FD|RAM|ram~897\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[26]~12_combout\,
	ena => \FD|RAM|ram~3469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~897_q\);

\FD|RAM|ram~385\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[26]~12_combout\,
	ena => \FD|RAM|ram~3487_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~385_q\);

\FD|RAM|ram~3191\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3191_combout\ = (\FD|ULA|Add2~24_combout\ & (((\FD|ULA|Add2~21_combout\)))) # (!\FD|ULA|Add2~24_combout\ & ((\FD|ULA|Add2~21_combout\ & (\FD|RAM|ram~897_q\)) # (!\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~385_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~24_combout\,
	datab => \FD|RAM|ram~897_q\,
	datac => \FD|ULA|Add2~21_combout\,
	datad => \FD|RAM|ram~385_q\,
	combout => \FD|RAM|ram~3191_combout\);

\FD|RAM|ram~1921\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[26]~12_combout\,
	ena => \FD|RAM|ram~3500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1921_q\);

\FD|RAM|ram~3192\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3192_combout\ = (\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~3191_combout\ & ((\FD|RAM|ram~1921_q\))) # (!\FD|RAM|ram~3191_combout\ & (\FD|RAM|ram~1409_q\)))) # (!\FD|ULA|Add2~24_combout\ & (((\FD|RAM|ram~3191_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1409_q\,
	datab => \FD|ULA|Add2~24_combout\,
	datac => \FD|RAM|ram~3191_combout\,
	datad => \FD|RAM|ram~1921_q\,
	combout => \FD|RAM|ram~3192_combout\);

\FD|RAM|ram~1153\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[26]~12_combout\,
	ena => \FD|RAM|ram~3449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1153_q\);

\FD|RAM|ram~641\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[26]~12_combout\,
	ena => \FD|RAM|ram~3471_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~641_q\);

\FD|RAM|ram~129\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[26]~12_combout\,
	ena => \FD|RAM|ram~3491_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~129_q\);

\FD|RAM|ram~3193\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3193_combout\ = (\FD|ULA|Add2~24_combout\ & (((\FD|ULA|Add2~21_combout\)))) # (!\FD|ULA|Add2~24_combout\ & ((\FD|ULA|Add2~21_combout\ & (\FD|RAM|ram~641_q\)) # (!\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~129_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~24_combout\,
	datab => \FD|RAM|ram~641_q\,
	datac => \FD|ULA|Add2~21_combout\,
	datad => \FD|RAM|ram~129_q\,
	combout => \FD|RAM|ram~3193_combout\);

\FD|RAM|ram~1665\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[26]~12_combout\,
	ena => \FD|RAM|ram~3501_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1665_q\);

\FD|RAM|ram~3194\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3194_combout\ = (\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~3193_combout\ & ((\FD|RAM|ram~1665_q\))) # (!\FD|RAM|ram~3193_combout\ & (\FD|RAM|ram~1153_q\)))) # (!\FD|ULA|Add2~24_combout\ & (((\FD|RAM|ram~3193_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1153_q\,
	datab => \FD|ULA|Add2~24_combout\,
	datac => \FD|RAM|ram~3193_combout\,
	datad => \FD|RAM|ram~1665_q\,
	combout => \FD|RAM|ram~3194_combout\);

\FD|RAM|ram~3195\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3195_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~3192_combout\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~3194_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~3192_combout\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~3194_combout\,
	combout => \FD|RAM|ram~3195_combout\);

\FD|RAM|ram~1025\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[26]~12_combout\,
	ena => \FD|RAM|ram~3472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1025_q\);

\FD|RAM|ram~1537\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[26]~12_combout\,
	ena => \FD|RAM|ram~3459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1537_q\);

\FD|RAM|ram~513\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[26]~12_combout\,
	ena => \FD|RAM|ram~3494_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~513_q\);

\FD|RAM|ram~3196\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3196_combout\ = (\FD|ULA|Add2~21_combout\ & (((\FD|ULA|Add2~24_combout\)))) # (!\FD|ULA|Add2~21_combout\ & ((\FD|ULA|Add2~24_combout\ & (\FD|RAM|ram~1537_q\)) # (!\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~513_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~21_combout\,
	datab => \FD|RAM|ram~1537_q\,
	datac => \FD|ULA|Add2~24_combout\,
	datad => \FD|RAM|ram~513_q\,
	combout => \FD|RAM|ram~3196_combout\);

\FD|RAM|ram~2049\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[26]~12_combout\,
	ena => \FD|RAM|ram~3502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~2049_q\);

\FD|RAM|ram~3197\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3197_combout\ = (\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~3196_combout\ & ((\FD|RAM|ram~2049_q\))) # (!\FD|RAM|ram~3196_combout\ & (\FD|RAM|ram~1025_q\)))) # (!\FD|ULA|Add2~21_combout\ & (((\FD|RAM|ram~3196_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1025_q\,
	datab => \FD|ULA|Add2~21_combout\,
	datac => \FD|RAM|ram~3196_combout\,
	datad => \FD|RAM|ram~2049_q\,
	combout => \FD|RAM|ram~3197_combout\);

\FD|RAM|ram~3198\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3198_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~3195_combout\ & ((\FD|RAM|ram~3197_combout\))) # (!\FD|RAM|ram~3195_combout\ & (\FD|RAM|ram~3190_combout\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~3195_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3190_combout\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~3195_combout\,
	datad => \FD|RAM|ram~3197_combout\,
	combout => \FD|RAM|ram~3198_combout\);

\FD|RAM|ram~705\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[26]~12_combout\,
	ena => \FD|RAM|ram~3474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~705_q\);

\FD|RAM|ram~1217\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[26]~12_combout\,
	ena => \FD|RAM|ram~3445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1217_q\);

\FD|RAM|ram~193\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[26]~12_combout\,
	ena => \FD|RAM|ram~3484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~193_q\);

\FD|RAM|ram~3199\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3199_combout\ = (\FD|ULA|Add2~21_combout\ & (((\FD|ULA|Add2~24_combout\)))) # (!\FD|ULA|Add2~21_combout\ & ((\FD|ULA|Add2~24_combout\ & (\FD|RAM|ram~1217_q\)) # (!\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~193_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~21_combout\,
	datab => \FD|RAM|ram~1217_q\,
	datac => \FD|ULA|Add2~24_combout\,
	datad => \FD|RAM|ram~193_q\,
	combout => \FD|RAM|ram~3199_combout\);

\FD|RAM|ram~1729\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[26]~12_combout\,
	ena => \FD|RAM|ram~3507_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1729_q\);

\FD|RAM|ram~3200\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3200_combout\ = (\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~3199_combout\ & ((\FD|RAM|ram~1729_q\))) # (!\FD|RAM|ram~3199_combout\ & (\FD|RAM|ram~705_q\)))) # (!\FD|ULA|Add2~21_combout\ & (((\FD|RAM|ram~3199_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~705_q\,
	datab => \FD|ULA|Add2~21_combout\,
	datac => \FD|RAM|ram~3199_combout\,
	datad => \FD|RAM|ram~1729_q\,
	combout => \FD|RAM|ram~3200_combout\);

\FD|RAM|ram~1345\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[26]~12_combout\,
	ena => \FD|RAM|ram~3437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1345_q\);

\FD|RAM|ram~833\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[26]~12_combout\,
	ena => \FD|RAM|ram~3473_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~833_q\);

\FD|RAM|ram~321\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[26]~12_combout\,
	ena => \FD|RAM|ram~3488_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~321_q\);

\FD|RAM|ram~3201\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3201_combout\ = (\FD|ULA|Add2~24_combout\ & (((\FD|ULA|Add2~21_combout\)))) # (!\FD|ULA|Add2~24_combout\ & ((\FD|ULA|Add2~21_combout\ & (\FD|RAM|ram~833_q\)) # (!\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~321_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~24_combout\,
	datab => \FD|RAM|ram~833_q\,
	datac => \FD|ULA|Add2~21_combout\,
	datad => \FD|RAM|ram~321_q\,
	combout => \FD|RAM|ram~3201_combout\);

\FD|RAM|ram~1857\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[26]~12_combout\,
	ena => \FD|RAM|ram~3508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1857_q\);

\FD|RAM|ram~3202\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3202_combout\ = (\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~3201_combout\ & ((\FD|RAM|ram~1857_q\))) # (!\FD|RAM|ram~3201_combout\ & (\FD|RAM|ram~1345_q\)))) # (!\FD|ULA|Add2~24_combout\ & (((\FD|RAM|ram~3201_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1345_q\,
	datab => \FD|ULA|Add2~24_combout\,
	datac => \FD|RAM|ram~3201_combout\,
	datad => \FD|RAM|ram~1857_q\,
	combout => \FD|RAM|ram~3202_combout\);

\FD|RAM|ram~1089\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[26]~12_combout\,
	ena => \FD|RAM|ram~3453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1089_q\);

\FD|RAM|ram~577\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[26]~12_combout\,
	ena => \FD|RAM|ram~3475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~577_q\);

\FD|RAM|ram~65\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[26]~12_combout\,
	ena => \FD|RAM|ram~3492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~65_q\);

\FD|RAM|ram~3203\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3203_combout\ = (\FD|ULA|Add2~24_combout\ & (((\FD|ULA|Add2~21_combout\)))) # (!\FD|ULA|Add2~24_combout\ & ((\FD|ULA|Add2~21_combout\ & (\FD|RAM|ram~577_q\)) # (!\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~65_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~24_combout\,
	datab => \FD|RAM|ram~577_q\,
	datac => \FD|ULA|Add2~21_combout\,
	datad => \FD|RAM|ram~65_q\,
	combout => \FD|RAM|ram~3203_combout\);

\FD|RAM|ram~1601\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[26]~12_combout\,
	ena => \FD|RAM|ram~3509_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1601_q\);

\FD|RAM|ram~3204\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3204_combout\ = (\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~3203_combout\ & ((\FD|RAM|ram~1601_q\))) # (!\FD|RAM|ram~3203_combout\ & (\FD|RAM|ram~1089_q\)))) # (!\FD|ULA|Add2~24_combout\ & (((\FD|RAM|ram~3203_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1089_q\,
	datab => \FD|ULA|Add2~24_combout\,
	datac => \FD|RAM|ram~3203_combout\,
	datad => \FD|RAM|ram~1601_q\,
	combout => \FD|RAM|ram~3204_combout\);

\FD|RAM|ram~3205\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3205_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~3202_combout\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~3204_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~3202_combout\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~3204_combout\,
	combout => \FD|RAM|ram~3205_combout\);

\FD|RAM|ram~961\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[26]~12_combout\,
	ena => \FD|RAM|ram~3476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~961_q\);

\FD|RAM|ram~1473\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[26]~12_combout\,
	ena => \FD|RAM|ram~3461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1473_q\);

\FD|RAM|ram~449\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[26]~12_combout\,
	ena => \FD|RAM|ram~3496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~449_q\);

\FD|RAM|ram~3206\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3206_combout\ = (\FD|ULA|Add2~21_combout\ & (((\FD|ULA|Add2~24_combout\)))) # (!\FD|ULA|Add2~21_combout\ & ((\FD|ULA|Add2~24_combout\ & (\FD|RAM|ram~1473_q\)) # (!\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~449_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~21_combout\,
	datab => \FD|RAM|ram~1473_q\,
	datac => \FD|ULA|Add2~24_combout\,
	datad => \FD|RAM|ram~449_q\,
	combout => \FD|RAM|ram~3206_combout\);

\FD|RAM|ram~1985\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[26]~12_combout\,
	ena => \FD|RAM|ram~3510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1985_q\);

\FD|RAM|ram~3207\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3207_combout\ = (\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~3206_combout\ & ((\FD|RAM|ram~1985_q\))) # (!\FD|RAM|ram~3206_combout\ & (\FD|RAM|ram~961_q\)))) # (!\FD|ULA|Add2~21_combout\ & (((\FD|RAM|ram~3206_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~961_q\,
	datab => \FD|ULA|Add2~21_combout\,
	datac => \FD|RAM|ram~3206_combout\,
	datad => \FD|RAM|ram~1985_q\,
	combout => \FD|RAM|ram~3207_combout\);

\FD|RAM|ram~3208\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3208_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~3205_combout\ & ((\FD|RAM|ram~3207_combout\))) # (!\FD|RAM|ram~3205_combout\ & (\FD|RAM|ram~3200_combout\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~3205_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3200_combout\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~3205_combout\,
	datad => \FD|RAM|ram~3207_combout\,
	combout => \FD|RAM|ram~3208_combout\);

\FD|RAM|ram~3209\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3209_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~3198_combout\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~3208_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~3198_combout\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~3208_combout\,
	combout => \FD|RAM|ram~3209_combout\);

\FD|RAM|ram~1441\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[26]~12_combout\,
	ena => \FD|RAM|ram~3439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1441_q\);

\FD|RAM|ram~929\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[26]~12_combout\,
	ena => \FD|RAM|ram~3478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~929_q\);

\FD|RAM|ram~417\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[26]~12_combout\,
	ena => \FD|RAM|ram~3489_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~417_q\);

\FD|RAM|ram~3210\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3210_combout\ = (\FD|ULA|Add2~24_combout\ & (((\FD|ULA|Add2~21_combout\)))) # (!\FD|ULA|Add2~24_combout\ & ((\FD|ULA|Add2~21_combout\ & (\FD|RAM|ram~929_q\)) # (!\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~417_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~24_combout\,
	datab => \FD|RAM|ram~929_q\,
	datac => \FD|ULA|Add2~21_combout\,
	datad => \FD|RAM|ram~417_q\,
	combout => \FD|RAM|ram~3210_combout\);

\FD|RAM|ram~1953\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[26]~12_combout\,
	ena => \FD|RAM|ram~3511_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1953_q\);

\FD|RAM|ram~3211\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3211_combout\ = (\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~3210_combout\ & ((\FD|RAM|ram~1953_q\))) # (!\FD|RAM|ram~3210_combout\ & (\FD|RAM|ram~1441_q\)))) # (!\FD|ULA|Add2~24_combout\ & (((\FD|RAM|ram~3210_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1441_q\,
	datab => \FD|ULA|Add2~24_combout\,
	datac => \FD|RAM|ram~3210_combout\,
	datad => \FD|RAM|ram~1953_q\,
	combout => \FD|RAM|ram~3211_combout\);

\FD|RAM|ram~801\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[26]~12_combout\,
	ena => \FD|RAM|ram~3477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~801_q\);

\FD|RAM|ram~1313\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[26]~12_combout\,
	ena => \FD|RAM|ram~3447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1313_q\);

\FD|RAM|ram~289\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[26]~12_combout\,
	ena => \FD|RAM|ram~3485_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~289_q\);

\FD|RAM|ram~3212\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3212_combout\ = (\FD|ULA|Add2~21_combout\ & (((\FD|ULA|Add2~24_combout\)))) # (!\FD|ULA|Add2~21_combout\ & ((\FD|ULA|Add2~24_combout\ & (\FD|RAM|ram~1313_q\)) # (!\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~289_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~21_combout\,
	datab => \FD|RAM|ram~1313_q\,
	datac => \FD|ULA|Add2~24_combout\,
	datad => \FD|RAM|ram~289_q\,
	combout => \FD|RAM|ram~3212_combout\);

\FD|RAM|ram~1825\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[26]~12_combout\,
	ena => \FD|RAM|ram~3512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1825_q\);

\FD|RAM|ram~3213\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3213_combout\ = (\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~3212_combout\ & ((\FD|RAM|ram~1825_q\))) # (!\FD|RAM|ram~3212_combout\ & (\FD|RAM|ram~801_q\)))) # (!\FD|ULA|Add2~21_combout\ & (((\FD|RAM|ram~3212_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~801_q\,
	datab => \FD|ULA|Add2~21_combout\,
	datac => \FD|RAM|ram~3212_combout\,
	datad => \FD|RAM|ram~1825_q\,
	combout => \FD|RAM|ram~3213_combout\);

\FD|RAM|ram~1185\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[26]~12_combout\,
	ena => \FD|RAM|ram~3455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1185_q\);

\FD|RAM|ram~673\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[26]~12_combout\,
	ena => \FD|RAM|ram~3479_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~673_q\);

\FD|RAM|ram~161\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[26]~12_combout\,
	ena => \FD|RAM|ram~3493_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~161_q\);

\FD|RAM|ram~3214\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3214_combout\ = (\FD|ULA|Add2~24_combout\ & (((\FD|ULA|Add2~21_combout\)))) # (!\FD|ULA|Add2~24_combout\ & ((\FD|ULA|Add2~21_combout\ & (\FD|RAM|ram~673_q\)) # (!\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~161_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~24_combout\,
	datab => \FD|RAM|ram~673_q\,
	datac => \FD|ULA|Add2~21_combout\,
	datad => \FD|RAM|ram~161_q\,
	combout => \FD|RAM|ram~3214_combout\);

\FD|RAM|ram~1697\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[26]~12_combout\,
	ena => \FD|RAM|ram~3513_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1697_q\);

\FD|RAM|ram~3215\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3215_combout\ = (\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~3214_combout\ & ((\FD|RAM|ram~1697_q\))) # (!\FD|RAM|ram~3214_combout\ & (\FD|RAM|ram~1185_q\)))) # (!\FD|ULA|Add2~24_combout\ & (((\FD|RAM|ram~3214_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1185_q\,
	datab => \FD|ULA|Add2~24_combout\,
	datac => \FD|RAM|ram~3214_combout\,
	datad => \FD|RAM|ram~1697_q\,
	combout => \FD|RAM|ram~3215_combout\);

\FD|RAM|ram~3216\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3216_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~3213_combout\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~3215_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~3213_combout\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~3215_combout\,
	combout => \FD|RAM|ram~3216_combout\);

\FD|RAM|ram~1057\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[26]~12_combout\,
	ena => \FD|RAM|ram~3480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1057_q\);

\FD|RAM|ram~1569\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[26]~12_combout\,
	ena => \FD|RAM|ram~3463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1569_q\);

\FD|RAM|ram~545\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[26]~12_combout\,
	ena => \FD|RAM|ram~3497_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~545_q\);

\FD|RAM|ram~3217\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3217_combout\ = (\FD|ULA|Add2~21_combout\ & (((\FD|ULA|Add2~24_combout\)))) # (!\FD|ULA|Add2~21_combout\ & ((\FD|ULA|Add2~24_combout\ & (\FD|RAM|ram~1569_q\)) # (!\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~545_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~21_combout\,
	datab => \FD|RAM|ram~1569_q\,
	datac => \FD|ULA|Add2~24_combout\,
	datad => \FD|RAM|ram~545_q\,
	combout => \FD|RAM|ram~3217_combout\);

\FD|RAM|ram~2081\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[26]~12_combout\,
	ena => \FD|RAM|ram~3514_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~2081_q\);

\FD|RAM|ram~3218\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3218_combout\ = (\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~3217_combout\ & ((\FD|RAM|ram~2081_q\))) # (!\FD|RAM|ram~3217_combout\ & (\FD|RAM|ram~1057_q\)))) # (!\FD|ULA|Add2~21_combout\ & (((\FD|RAM|ram~3217_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1057_q\,
	datab => \FD|ULA|Add2~21_combout\,
	datac => \FD|RAM|ram~3217_combout\,
	datad => \FD|RAM|ram~2081_q\,
	combout => \FD|RAM|ram~3218_combout\);

\FD|RAM|ram~3219\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3219_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~3216_combout\ & ((\FD|RAM|ram~3218_combout\))) # (!\FD|RAM|ram~3216_combout\ & (\FD|RAM|ram~3211_combout\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~3216_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3211_combout\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~3216_combout\,
	datad => \FD|RAM|ram~3218_combout\,
	combout => \FD|RAM|ram~3219_combout\);

\FD|RAM|ram~3220\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3220_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~3209_combout\ & ((\FD|RAM|ram~3219_combout\))) # (!\FD|RAM|ram~3209_combout\ & (\FD|RAM|ram~3188_combout\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~3209_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3188_combout\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~3209_combout\,
	datad => \FD|RAM|ram~3219_combout\,
	combout => \FD|RAM|ram~3220_combout\);

\FD|RAM|ram~736\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[25]~11_combout\,
	ena => \FD|RAM|ram~3465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~736_q\);

\FD|RAM|ram~864\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[25]~11_combout\,
	ena => \FD|RAM|ram~3466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~864_q\);

\FD|RAM|ram~608\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[25]~11_combout\,
	ena => \FD|RAM|ram~3467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~608_q\);

\FD|RAM|ram~3137\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3137_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~864_q\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~608_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~864_q\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~608_q\,
	combout => \FD|RAM|ram~3137_combout\);

\FD|RAM|ram~992\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[25]~11_combout\,
	ena => \FD|RAM|ram~3468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~992_q\);

\FD|RAM|ram~3138\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3138_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~3137_combout\ & ((\FD|RAM|ram~992_q\))) # (!\FD|RAM|ram~3137_combout\ & (\FD|RAM|ram~736_q\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~3137_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~736_q\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~3137_combout\,
	datad => \FD|RAM|ram~992_q\,
	combout => \FD|RAM|ram~3138_combout\);

\FD|RAM|ram~896\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[25]~11_combout\,
	ena => \FD|RAM|ram~3469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~896_q\);

\FD|RAM|ram~768\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[25]~11_combout\,
	ena => \FD|RAM|ram~3470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~768_q\);

\FD|RAM|ram~640\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[25]~11_combout\,
	ena => \FD|RAM|ram~3471_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~640_q\);

\FD|RAM|ram~3139\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3139_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~768_q\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~640_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~768_q\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~640_q\,
	combout => \FD|RAM|ram~3139_combout\);

\FD|RAM|ram~1024\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[25]~11_combout\,
	ena => \FD|RAM|ram~3472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1024_q\);

\FD|RAM|ram~3140\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3140_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~3139_combout\ & ((\FD|RAM|ram~1024_q\))) # (!\FD|RAM|ram~3139_combout\ & (\FD|RAM|ram~896_q\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~3139_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~896_q\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~3139_combout\,
	datad => \FD|RAM|ram~1024_q\,
	combout => \FD|RAM|ram~3140_combout\);

\FD|RAM|ram~832\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[25]~11_combout\,
	ena => \FD|RAM|ram~3473_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~832_q\);

\FD|RAM|ram~704\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[25]~11_combout\,
	ena => \FD|RAM|ram~3474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~704_q\);

\FD|RAM|ram~576\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[25]~11_combout\,
	ena => \FD|RAM|ram~3475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~576_q\);

\FD|RAM|ram~3141\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3141_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~704_q\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~576_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~704_q\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~576_q\,
	combout => \FD|RAM|ram~3141_combout\);

\FD|RAM|ram~960\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[25]~11_combout\,
	ena => \FD|RAM|ram~3476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~960_q\);

\FD|RAM|ram~3142\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3142_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~3141_combout\ & ((\FD|RAM|ram~960_q\))) # (!\FD|RAM|ram~3141_combout\ & (\FD|RAM|ram~832_q\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~3141_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~832_q\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~3141_combout\,
	datad => \FD|RAM|ram~960_q\,
	combout => \FD|RAM|ram~3142_combout\);

\FD|RAM|ram~3143\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3143_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~3140_combout\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~3142_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~3140_combout\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~3142_combout\,
	combout => \FD|RAM|ram~3143_combout\);

\FD|RAM|ram~800\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[25]~11_combout\,
	ena => \FD|RAM|ram~3477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~800_q\);

\FD|RAM|ram~928\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[25]~11_combout\,
	ena => \FD|RAM|ram~3478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~928_q\);

\FD|RAM|ram~672\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[25]~11_combout\,
	ena => \FD|RAM|ram~3479_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~672_q\);

\FD|RAM|ram~3144\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3144_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~928_q\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~672_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~928_q\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~672_q\,
	combout => \FD|RAM|ram~3144_combout\);

\FD|RAM|ram~1056\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[25]~11_combout\,
	ena => \FD|RAM|ram~3480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1056_q\);

\FD|RAM|ram~3145\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3145_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~3144_combout\ & ((\FD|RAM|ram~1056_q\))) # (!\FD|RAM|ram~3144_combout\ & (\FD|RAM|ram~800_q\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~3144_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~800_q\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~3144_combout\,
	datad => \FD|RAM|ram~1056_q\,
	combout => \FD|RAM|ram~3145_combout\);

\FD|RAM|ram~3146\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3146_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~3143_combout\ & ((\FD|RAM|ram~3145_combout\))) # (!\FD|RAM|ram~3143_combout\ & (\FD|RAM|ram~3138_combout\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~3143_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3138_combout\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~3143_combout\,
	datad => \FD|RAM|ram~3145_combout\,
	combout => \FD|RAM|ram~3146_combout\);

\FD|RAM|ram~1408\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[25]~11_combout\,
	ena => \FD|RAM|ram~3433_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1408_q\);

\FD|RAM|ram~1376\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[25]~11_combout\,
	ena => \FD|RAM|ram~3435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1376_q\);

\FD|RAM|ram~1344\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[25]~11_combout\,
	ena => \FD|RAM|ram~3437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1344_q\);

\FD|RAM|ram~3147\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3147_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~1376_q\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~1344_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~1376_q\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~1344_q\,
	combout => \FD|RAM|ram~3147_combout\);

\FD|RAM|ram~1440\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[25]~11_combout\,
	ena => \FD|RAM|ram~3439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1440_q\);

\FD|RAM|ram~3148\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3148_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~3147_combout\ & ((\FD|RAM|ram~1440_q\))) # (!\FD|RAM|ram~3147_combout\ & (\FD|RAM|ram~1408_q\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~3147_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1408_q\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~3147_combout\,
	datad => \FD|RAM|ram~1440_q\,
	combout => \FD|RAM|ram~3148_combout\);

\FD|RAM|ram~1248\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[25]~11_combout\,
	ena => \FD|RAM|ram~3441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1248_q\);

\FD|RAM|ram~1280\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[25]~11_combout\,
	ena => \FD|RAM|ram~3443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1280_q\);

\FD|RAM|ram~1216\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[25]~11_combout\,
	ena => \FD|RAM|ram~3445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1216_q\);

\FD|RAM|ram~3149\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3149_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~1280_q\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~1216_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~1280_q\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~1216_q\,
	combout => \FD|RAM|ram~3149_combout\);

\FD|RAM|ram~1312\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[25]~11_combout\,
	ena => \FD|RAM|ram~3447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1312_q\);

\FD|RAM|ram~3150\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3150_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~3149_combout\ & ((\FD|RAM|ram~1312_q\))) # (!\FD|RAM|ram~3149_combout\ & (\FD|RAM|ram~1248_q\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~3149_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1248_q\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~3149_combout\,
	datad => \FD|RAM|ram~1312_q\,
	combout => \FD|RAM|ram~3150_combout\);

\FD|RAM|ram~1152\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[25]~11_combout\,
	ena => \FD|RAM|ram~3449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1152_q\);

\FD|RAM|ram~1120\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[25]~11_combout\,
	ena => \FD|RAM|ram~3451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1120_q\);

\FD|RAM|ram~1088\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[25]~11_combout\,
	ena => \FD|RAM|ram~3453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1088_q\);

\FD|RAM|ram~3151\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3151_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~1120_q\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~1088_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~1120_q\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~1088_q\,
	combout => \FD|RAM|ram~3151_combout\);

\FD|RAM|ram~1184\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[25]~11_combout\,
	ena => \FD|RAM|ram~3455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1184_q\);

\FD|RAM|ram~3152\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3152_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~3151_combout\ & ((\FD|RAM|ram~1184_q\))) # (!\FD|RAM|ram~3151_combout\ & (\FD|RAM|ram~1152_q\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~3151_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1152_q\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~3151_combout\,
	datad => \FD|RAM|ram~1184_q\,
	combout => \FD|RAM|ram~3152_combout\);

\FD|RAM|ram~3153\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3153_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~3150_combout\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~3152_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~3150_combout\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~3152_combout\,
	combout => \FD|RAM|ram~3153_combout\);

\FD|RAM|ram~1504\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[25]~11_combout\,
	ena => \FD|RAM|ram~3457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1504_q\);

\FD|RAM|ram~1536\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[25]~11_combout\,
	ena => \FD|RAM|ram~3459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1536_q\);

\FD|RAM|ram~1472\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[25]~11_combout\,
	ena => \FD|RAM|ram~3461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1472_q\);

\FD|RAM|ram~3154\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3154_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~1536_q\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~1472_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~1536_q\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~1472_q\,
	combout => \FD|RAM|ram~3154_combout\);

\FD|RAM|ram~1568\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[25]~11_combout\,
	ena => \FD|RAM|ram~3463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1568_q\);

\FD|RAM|ram~3155\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3155_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~3154_combout\ & ((\FD|RAM|ram~1568_q\))) # (!\FD|RAM|ram~3154_combout\ & (\FD|RAM|ram~1504_q\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~3154_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1504_q\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~3154_combout\,
	datad => \FD|RAM|ram~1568_q\,
	combout => \FD|RAM|ram~3155_combout\);

\FD|RAM|ram~3156\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3156_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~3153_combout\ & ((\FD|RAM|ram~3155_combout\))) # (!\FD|RAM|ram~3153_combout\ & (\FD|RAM|ram~3148_combout\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~3153_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3148_combout\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~3153_combout\,
	datad => \FD|RAM|ram~3155_combout\,
	combout => \FD|RAM|ram~3156_combout\);

\FD|RAM|ram~256\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[25]~11_combout\,
	ena => \FD|RAM|ram~3482_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~256_q\);

\FD|RAM|ram~224\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[25]~11_combout\,
	ena => \FD|RAM|ram~3483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~224_q\);

\FD|RAM|ram~192\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[25]~11_combout\,
	ena => \FD|RAM|ram~3484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~192_q\);

\FD|RAM|ram~3157\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3157_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~224_q\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~192_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~224_q\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~192_q\,
	combout => \FD|RAM|ram~3157_combout\);

\FD|RAM|ram~288\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[25]~11_combout\,
	ena => \FD|RAM|ram~3485_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~288_q\);

\FD|RAM|ram~3158\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3158_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~3157_combout\ & ((\FD|RAM|ram~288_q\))) # (!\FD|RAM|ram~3157_combout\ & (\FD|RAM|ram~256_q\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~3157_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~256_q\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~3157_combout\,
	datad => \FD|RAM|ram~288_q\,
	combout => \FD|RAM|ram~3158_combout\);

\FD|RAM|ram~352\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[25]~11_combout\,
	ena => \FD|RAM|ram~3486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~352_q\);

\FD|RAM|ram~384\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[25]~11_combout\,
	ena => \FD|RAM|ram~3487_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~384_q\);

\FD|RAM|ram~320\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[25]~11_combout\,
	ena => \FD|RAM|ram~3488_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~320_q\);

\FD|RAM|ram~3159\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3159_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~384_q\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~320_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~384_q\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~320_q\,
	combout => \FD|RAM|ram~3159_combout\);

\FD|RAM|ram~416\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[25]~11_combout\,
	ena => \FD|RAM|ram~3489_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~416_q\);

\FD|RAM|ram~3160\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3160_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~3159_combout\ & ((\FD|RAM|ram~416_q\))) # (!\FD|RAM|ram~3159_combout\ & (\FD|RAM|ram~352_q\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~3159_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~352_q\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~3159_combout\,
	datad => \FD|RAM|ram~416_q\,
	combout => \FD|RAM|ram~3160_combout\);

\FD|RAM|ram~96\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[25]~11_combout\,
	ena => \FD|RAM|ram~3490_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~96_q\);

\FD|RAM|ram~128\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[25]~11_combout\,
	ena => \FD|RAM|ram~3491_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~128_q\);

\FD|RAM|ram~64\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[25]~11_combout\,
	ena => \FD|RAM|ram~3492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~64_q\);

\FD|RAM|ram~3161\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3161_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~128_q\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~64_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~128_q\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~64_q\,
	combout => \FD|RAM|ram~3161_combout\);

\FD|RAM|ram~160\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[25]~11_combout\,
	ena => \FD|RAM|ram~3493_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~160_q\);

\FD|RAM|ram~3162\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3162_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~3161_combout\ & ((\FD|RAM|ram~160_q\))) # (!\FD|RAM|ram~3161_combout\ & (\FD|RAM|ram~96_q\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~3161_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~96_q\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~3161_combout\,
	datad => \FD|RAM|ram~160_q\,
	combout => \FD|RAM|ram~3162_combout\);

\FD|RAM|ram~3163\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3163_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~3160_combout\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~3162_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~3160_combout\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~3162_combout\,
	combout => \FD|RAM|ram~3163_combout\);

\FD|RAM|ram~512\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[25]~11_combout\,
	ena => \FD|RAM|ram~3494_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~512_q\);

\FD|RAM|ram~480\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[25]~11_combout\,
	ena => \FD|RAM|ram~3495_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~480_q\);

\FD|RAM|ram~448\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[25]~11_combout\,
	ena => \FD|RAM|ram~3496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~448_q\);

\FD|RAM|ram~3164\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3164_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~480_q\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~448_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~480_q\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~448_q\,
	combout => \FD|RAM|ram~3164_combout\);

\FD|RAM|ram~544\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[25]~11_combout\,
	ena => \FD|RAM|ram~3497_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~544_q\);

\FD|RAM|ram~3165\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3165_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~3164_combout\ & ((\FD|RAM|ram~544_q\))) # (!\FD|RAM|ram~3164_combout\ & (\FD|RAM|ram~512_q\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~3164_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~512_q\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~3164_combout\,
	datad => \FD|RAM|ram~544_q\,
	combout => \FD|RAM|ram~3165_combout\);

\FD|RAM|ram~3166\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3166_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~3163_combout\ & ((\FD|RAM|ram~3165_combout\))) # (!\FD|RAM|ram~3163_combout\ & (\FD|RAM|ram~3158_combout\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~3163_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3158_combout\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~3163_combout\,
	datad => \FD|RAM|ram~3165_combout\,
	combout => \FD|RAM|ram~3166_combout\);

\FD|RAM|ram~3167\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3167_combout\ = (\FD|ULA|Add2~21_combout\ & (((\FD|ULA|Add2~24_combout\)))) # (!\FD|ULA|Add2~21_combout\ & ((\FD|ULA|Add2~24_combout\ & (\FD|RAM|ram~3156_combout\)) # (!\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~3166_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~21_combout\,
	datab => \FD|RAM|ram~3156_combout\,
	datac => \FD|ULA|Add2~24_combout\,
	datad => \FD|RAM|ram~3166_combout\,
	combout => \FD|RAM|ram~3167_combout\);

\FD|RAM|ram~1792\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[25]~11_combout\,
	ena => \FD|RAM|ram~3499_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1792_q\);

\FD|RAM|ram~1920\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[25]~11_combout\,
	ena => \FD|RAM|ram~3500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1920_q\);

\FD|RAM|ram~1664\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[25]~11_combout\,
	ena => \FD|RAM|ram~3501_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1664_q\);

\FD|RAM|ram~3168\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3168_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~1920_q\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~1664_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~1920_q\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~1664_q\,
	combout => \FD|RAM|ram~3168_combout\);

\FD|RAM|ram~2048\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[25]~11_combout\,
	ena => \FD|RAM|ram~3502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~2048_q\);

\FD|RAM|ram~3169\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3169_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~3168_combout\ & ((\FD|RAM|ram~2048_q\))) # (!\FD|RAM|ram~3168_combout\ & (\FD|RAM|ram~1792_q\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~3168_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1792_q\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~3168_combout\,
	datad => \FD|RAM|ram~2048_q\,
	combout => \FD|RAM|ram~3169_combout\);

\FD|RAM|ram~1888\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[25]~11_combout\,
	ena => \FD|RAM|ram~3503_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1888_q\);

\FD|RAM|ram~1760\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[25]~11_combout\,
	ena => \FD|RAM|ram~3504_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1760_q\);

\FD|RAM|ram~1632\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[25]~11_combout\,
	ena => \FD|RAM|ram~3505_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1632_q\);

\FD|RAM|ram~3170\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3170_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~1760_q\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~1632_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~1760_q\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~1632_q\,
	combout => \FD|RAM|ram~3170_combout\);

\FD|RAM|ram~2016\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[25]~11_combout\,
	ena => \FD|RAM|ram~3506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~2016_q\);

\FD|RAM|ram~3171\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3171_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~3170_combout\ & ((\FD|RAM|ram~2016_q\))) # (!\FD|RAM|ram~3170_combout\ & (\FD|RAM|ram~1888_q\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~3170_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1888_q\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~3170_combout\,
	datad => \FD|RAM|ram~2016_q\,
	combout => \FD|RAM|ram~3171_combout\);

\FD|RAM|ram~1728\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[25]~11_combout\,
	ena => \FD|RAM|ram~3507_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1728_q\);

\FD|RAM|ram~1856\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[25]~11_combout\,
	ena => \FD|RAM|ram~3508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1856_q\);

\FD|RAM|ram~1600\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[25]~11_combout\,
	ena => \FD|RAM|ram~3509_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1600_q\);

\FD|RAM|ram~3172\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3172_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~1856_q\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~1600_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~1856_q\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~1600_q\,
	combout => \FD|RAM|ram~3172_combout\);

\FD|RAM|ram~1984\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[25]~11_combout\,
	ena => \FD|RAM|ram~3510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1984_q\);

\FD|RAM|ram~3173\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3173_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~3172_combout\ & ((\FD|RAM|ram~1984_q\))) # (!\FD|RAM|ram~3172_combout\ & (\FD|RAM|ram~1728_q\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~3172_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1728_q\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~3172_combout\,
	datad => \FD|RAM|ram~1984_q\,
	combout => \FD|RAM|ram~3173_combout\);

\FD|RAM|ram~3174\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3174_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~3171_combout\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~3173_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~3171_combout\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~3173_combout\,
	combout => \FD|RAM|ram~3174_combout\);

\FD|RAM|ram~1952\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[25]~11_combout\,
	ena => \FD|RAM|ram~3511_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1952_q\);

\FD|RAM|ram~1824\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[25]~11_combout\,
	ena => \FD|RAM|ram~3512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1824_q\);

\FD|RAM|ram~1696\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[25]~11_combout\,
	ena => \FD|RAM|ram~3513_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1696_q\);

\FD|RAM|ram~3175\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3175_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~1824_q\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~1696_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~1824_q\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~1696_q\,
	combout => \FD|RAM|ram~3175_combout\);

\FD|RAM|ram~2080\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[25]~11_combout\,
	ena => \FD|RAM|ram~3514_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~2080_q\);

\FD|RAM|ram~3176\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3176_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~3175_combout\ & ((\FD|RAM|ram~2080_q\))) # (!\FD|RAM|ram~3175_combout\ & (\FD|RAM|ram~1952_q\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~3175_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1952_q\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~3175_combout\,
	datad => \FD|RAM|ram~2080_q\,
	combout => \FD|RAM|ram~3176_combout\);

\FD|RAM|ram~3177\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3177_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~3174_combout\ & ((\FD|RAM|ram~3176_combout\))) # (!\FD|RAM|ram~3174_combout\ & (\FD|RAM|ram~3169_combout\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~3174_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3169_combout\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~3174_combout\,
	datad => \FD|RAM|ram~3176_combout\,
	combout => \FD|RAM|ram~3177_combout\);

\FD|RAM|ram~3178\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3178_combout\ = (\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~3167_combout\ & ((\FD|RAM|ram~3177_combout\))) # (!\FD|RAM|ram~3167_combout\ & (\FD|RAM|ram~3146_combout\)))) # (!\FD|ULA|Add2~21_combout\ & (((\FD|RAM|ram~3167_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3146_combout\,
	datab => \FD|ULA|Add2~21_combout\,
	datac => \FD|RAM|ram~3167_combout\,
	datad => \FD|RAM|ram~3177_combout\,
	combout => \FD|RAM|ram~3178_combout\);

\FD|RAM|ram~863\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[24]~10_combout\,
	ena => \FD|RAM|ram~3466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~863_q\);

\FD|RAM|ram~1375\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[24]~10_combout\,
	ena => \FD|RAM|ram~3435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1375_q\);

\FD|RAM|ram~351\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[24]~10_combout\,
	ena => \FD|RAM|ram~3486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~351_q\);

\FD|RAM|ram~3095\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3095_combout\ = (\FD|ULA|Add2~21_combout\ & (((\FD|ULA|Add2~24_combout\)))) # (!\FD|ULA|Add2~21_combout\ & ((\FD|ULA|Add2~24_combout\ & (\FD|RAM|ram~1375_q\)) # (!\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~351_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~21_combout\,
	datab => \FD|RAM|ram~1375_q\,
	datac => \FD|ULA|Add2~24_combout\,
	datad => \FD|RAM|ram~351_q\,
	combout => \FD|RAM|ram~3095_combout\);

\FD|RAM|ram~1887\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[24]~10_combout\,
	ena => \FD|RAM|ram~3503_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1887_q\);

\FD|RAM|ram~3096\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3096_combout\ = (\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~3095_combout\ & ((\FD|RAM|ram~1887_q\))) # (!\FD|RAM|ram~3095_combout\ & (\FD|RAM|ram~863_q\)))) # (!\FD|ULA|Add2~21_combout\ & (((\FD|RAM|ram~3095_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~863_q\,
	datab => \FD|ULA|Add2~21_combout\,
	datac => \FD|RAM|ram~3095_combout\,
	datad => \FD|RAM|ram~1887_q\,
	combout => \FD|RAM|ram~3096_combout\);

\FD|RAM|ram~1407\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[24]~10_combout\,
	ena => \FD|RAM|ram~3433_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1407_q\);

\FD|RAM|ram~895\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[24]~10_combout\,
	ena => \FD|RAM|ram~3469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~895_q\);

\FD|RAM|ram~383\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[24]~10_combout\,
	ena => \FD|RAM|ram~3487_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~383_q\);

\FD|RAM|ram~3097\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3097_combout\ = (\FD|ULA|Add2~24_combout\ & (((\FD|ULA|Add2~21_combout\)))) # (!\FD|ULA|Add2~24_combout\ & ((\FD|ULA|Add2~21_combout\ & (\FD|RAM|ram~895_q\)) # (!\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~383_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~24_combout\,
	datab => \FD|RAM|ram~895_q\,
	datac => \FD|ULA|Add2~21_combout\,
	datad => \FD|RAM|ram~383_q\,
	combout => \FD|RAM|ram~3097_combout\);

\FD|RAM|ram~1919\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[24]~10_combout\,
	ena => \FD|RAM|ram~3500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1919_q\);

\FD|RAM|ram~3098\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3098_combout\ = (\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~3097_combout\ & ((\FD|RAM|ram~1919_q\))) # (!\FD|RAM|ram~3097_combout\ & (\FD|RAM|ram~1407_q\)))) # (!\FD|ULA|Add2~24_combout\ & (((\FD|RAM|ram~3097_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1407_q\,
	datab => \FD|ULA|Add2~24_combout\,
	datac => \FD|RAM|ram~3097_combout\,
	datad => \FD|RAM|ram~1919_q\,
	combout => \FD|RAM|ram~3098_combout\);

\FD|RAM|ram~1343\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[24]~10_combout\,
	ena => \FD|RAM|ram~3437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1343_q\);

\FD|RAM|ram~831\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[24]~10_combout\,
	ena => \FD|RAM|ram~3473_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~831_q\);

\FD|RAM|ram~319\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[24]~10_combout\,
	ena => \FD|RAM|ram~3488_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~319_q\);

\FD|RAM|ram~3099\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3099_combout\ = (\FD|ULA|Add2~24_combout\ & (((\FD|ULA|Add2~21_combout\)))) # (!\FD|ULA|Add2~24_combout\ & ((\FD|ULA|Add2~21_combout\ & (\FD|RAM|ram~831_q\)) # (!\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~319_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~24_combout\,
	datab => \FD|RAM|ram~831_q\,
	datac => \FD|ULA|Add2~21_combout\,
	datad => \FD|RAM|ram~319_q\,
	combout => \FD|RAM|ram~3099_combout\);

\FD|RAM|ram~1855\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[24]~10_combout\,
	ena => \FD|RAM|ram~3508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1855_q\);

\FD|RAM|ram~3100\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3100_combout\ = (\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~3099_combout\ & ((\FD|RAM|ram~1855_q\))) # (!\FD|RAM|ram~3099_combout\ & (\FD|RAM|ram~1343_q\)))) # (!\FD|ULA|Add2~24_combout\ & (((\FD|RAM|ram~3099_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1343_q\,
	datab => \FD|ULA|Add2~24_combout\,
	datac => \FD|RAM|ram~3099_combout\,
	datad => \FD|RAM|ram~1855_q\,
	combout => \FD|RAM|ram~3100_combout\);

\FD|RAM|ram~3101\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3101_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~3098_combout\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~3100_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~3098_combout\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~3100_combout\,
	combout => \FD|RAM|ram~3101_combout\);

\FD|RAM|ram~927\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[24]~10_combout\,
	ena => \FD|RAM|ram~3478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~927_q\);

\FD|RAM|ram~1439\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[24]~10_combout\,
	ena => \FD|RAM|ram~3439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1439_q\);

\FD|RAM|ram~415\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[24]~10_combout\,
	ena => \FD|RAM|ram~3489_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~415_q\);

\FD|RAM|ram~3102\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3102_combout\ = (\FD|ULA|Add2~21_combout\ & (((\FD|ULA|Add2~24_combout\)))) # (!\FD|ULA|Add2~21_combout\ & ((\FD|ULA|Add2~24_combout\ & (\FD|RAM|ram~1439_q\)) # (!\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~415_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~21_combout\,
	datab => \FD|RAM|ram~1439_q\,
	datac => \FD|ULA|Add2~24_combout\,
	datad => \FD|RAM|ram~415_q\,
	combout => \FD|RAM|ram~3102_combout\);

\FD|RAM|ram~1951\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[24]~10_combout\,
	ena => \FD|RAM|ram~3511_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1951_q\);

\FD|RAM|ram~3103\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3103_combout\ = (\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~3102_combout\ & ((\FD|RAM|ram~1951_q\))) # (!\FD|RAM|ram~3102_combout\ & (\FD|RAM|ram~927_q\)))) # (!\FD|ULA|Add2~21_combout\ & (((\FD|RAM|ram~3102_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~927_q\,
	datab => \FD|ULA|Add2~21_combout\,
	datac => \FD|RAM|ram~3102_combout\,
	datad => \FD|RAM|ram~1951_q\,
	combout => \FD|RAM|ram~3103_combout\);

\FD|RAM|ram~3104\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3104_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~3101_combout\ & ((\FD|RAM|ram~3103_combout\))) # (!\FD|RAM|ram~3101_combout\ & (\FD|RAM|ram~3096_combout\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~3101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3096_combout\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~3101_combout\,
	datad => \FD|RAM|ram~3103_combout\,
	combout => \FD|RAM|ram~3104_combout\);

\FD|RAM|ram~1279\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[24]~10_combout\,
	ena => \FD|RAM|ram~3443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1279_q\);

\FD|RAM|ram~767\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[24]~10_combout\,
	ena => \FD|RAM|ram~3470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~767_q\);

\FD|RAM|ram~255\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[24]~10_combout\,
	ena => \FD|RAM|ram~3482_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~255_q\);

\FD|RAM|ram~3105\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3105_combout\ = (\FD|ULA|Add2~24_combout\ & (((\FD|ULA|Add2~21_combout\)))) # (!\FD|ULA|Add2~24_combout\ & ((\FD|ULA|Add2~21_combout\ & (\FD|RAM|ram~767_q\)) # (!\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~255_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~24_combout\,
	datab => \FD|RAM|ram~767_q\,
	datac => \FD|ULA|Add2~21_combout\,
	datad => \FD|RAM|ram~255_q\,
	combout => \FD|RAM|ram~3105_combout\);

\FD|RAM|ram~1791\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[24]~10_combout\,
	ena => \FD|RAM|ram~3499_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1791_q\);

\FD|RAM|ram~3106\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3106_combout\ = (\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~3105_combout\ & ((\FD|RAM|ram~1791_q\))) # (!\FD|RAM|ram~3105_combout\ & (\FD|RAM|ram~1279_q\)))) # (!\FD|ULA|Add2~24_combout\ & (((\FD|RAM|ram~3105_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1279_q\,
	datab => \FD|ULA|Add2~24_combout\,
	datac => \FD|RAM|ram~3105_combout\,
	datad => \FD|RAM|ram~1791_q\,
	combout => \FD|RAM|ram~3106_combout\);

\FD|RAM|ram~735\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[24]~10_combout\,
	ena => \FD|RAM|ram~3465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~735_q\);

\FD|RAM|ram~1247\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[24]~10_combout\,
	ena => \FD|RAM|ram~3441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1247_q\);

\FD|RAM|ram~223\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[24]~10_combout\,
	ena => \FD|RAM|ram~3483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~223_q\);

\FD|RAM|ram~3107\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3107_combout\ = (\FD|ULA|Add2~21_combout\ & (((\FD|ULA|Add2~24_combout\)))) # (!\FD|ULA|Add2~21_combout\ & ((\FD|ULA|Add2~24_combout\ & (\FD|RAM|ram~1247_q\)) # (!\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~223_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~21_combout\,
	datab => \FD|RAM|ram~1247_q\,
	datac => \FD|ULA|Add2~24_combout\,
	datad => \FD|RAM|ram~223_q\,
	combout => \FD|RAM|ram~3107_combout\);

\FD|RAM|ram~1759\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[24]~10_combout\,
	ena => \FD|RAM|ram~3504_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1759_q\);

\FD|RAM|ram~3108\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3108_combout\ = (\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~3107_combout\ & ((\FD|RAM|ram~1759_q\))) # (!\FD|RAM|ram~3107_combout\ & (\FD|RAM|ram~735_q\)))) # (!\FD|ULA|Add2~21_combout\ & (((\FD|RAM|ram~3107_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~735_q\,
	datab => \FD|ULA|Add2~21_combout\,
	datac => \FD|RAM|ram~3107_combout\,
	datad => \FD|RAM|ram~1759_q\,
	combout => \FD|RAM|ram~3108_combout\);

\FD|RAM|ram~1215\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[24]~10_combout\,
	ena => \FD|RAM|ram~3445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1215_q\);

\FD|RAM|ram~703\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[24]~10_combout\,
	ena => \FD|RAM|ram~3474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~703_q\);

\FD|RAM|ram~191\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[24]~10_combout\,
	ena => \FD|RAM|ram~3484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~191_q\);

\FD|RAM|ram~3109\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3109_combout\ = (\FD|ULA|Add2~24_combout\ & (((\FD|ULA|Add2~21_combout\)))) # (!\FD|ULA|Add2~24_combout\ & ((\FD|ULA|Add2~21_combout\ & (\FD|RAM|ram~703_q\)) # (!\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~191_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~24_combout\,
	datab => \FD|RAM|ram~703_q\,
	datac => \FD|ULA|Add2~21_combout\,
	datad => \FD|RAM|ram~191_q\,
	combout => \FD|RAM|ram~3109_combout\);

\FD|RAM|ram~1727\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[24]~10_combout\,
	ena => \FD|RAM|ram~3507_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1727_q\);

\FD|RAM|ram~3110\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3110_combout\ = (\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~3109_combout\ & ((\FD|RAM|ram~1727_q\))) # (!\FD|RAM|ram~3109_combout\ & (\FD|RAM|ram~1215_q\)))) # (!\FD|ULA|Add2~24_combout\ & (((\FD|RAM|ram~3109_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1215_q\,
	datab => \FD|ULA|Add2~24_combout\,
	datac => \FD|RAM|ram~3109_combout\,
	datad => \FD|RAM|ram~1727_q\,
	combout => \FD|RAM|ram~3110_combout\);

\FD|RAM|ram~3111\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3111_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~3108_combout\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~3110_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~3108_combout\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~3110_combout\,
	combout => \FD|RAM|ram~3111_combout\);

\FD|RAM|ram~799\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[24]~10_combout\,
	ena => \FD|RAM|ram~3477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~799_q\);

\FD|RAM|ram~1311\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[24]~10_combout\,
	ena => \FD|RAM|ram~3447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1311_q\);

\FD|RAM|ram~287\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[24]~10_combout\,
	ena => \FD|RAM|ram~3485_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~287_q\);

\FD|RAM|ram~3112\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3112_combout\ = (\FD|ULA|Add2~21_combout\ & (((\FD|ULA|Add2~24_combout\)))) # (!\FD|ULA|Add2~21_combout\ & ((\FD|ULA|Add2~24_combout\ & (\FD|RAM|ram~1311_q\)) # (!\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~287_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~21_combout\,
	datab => \FD|RAM|ram~1311_q\,
	datac => \FD|ULA|Add2~24_combout\,
	datad => \FD|RAM|ram~287_q\,
	combout => \FD|RAM|ram~3112_combout\);

\FD|RAM|ram~1823\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[24]~10_combout\,
	ena => \FD|RAM|ram~3512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1823_q\);

\FD|RAM|ram~3113\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3113_combout\ = (\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~3112_combout\ & ((\FD|RAM|ram~1823_q\))) # (!\FD|RAM|ram~3112_combout\ & (\FD|RAM|ram~799_q\)))) # (!\FD|ULA|Add2~21_combout\ & (((\FD|RAM|ram~3112_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~799_q\,
	datab => \FD|ULA|Add2~21_combout\,
	datac => \FD|RAM|ram~3112_combout\,
	datad => \FD|RAM|ram~1823_q\,
	combout => \FD|RAM|ram~3113_combout\);

\FD|RAM|ram~3114\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3114_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~3111_combout\ & ((\FD|RAM|ram~3113_combout\))) # (!\FD|RAM|ram~3111_combout\ & (\FD|RAM|ram~3106_combout\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~3111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3106_combout\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~3111_combout\,
	datad => \FD|RAM|ram~3113_combout\,
	combout => \FD|RAM|ram~3114_combout\);

\FD|RAM|ram~607\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[24]~10_combout\,
	ena => \FD|RAM|ram~3467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~607_q\);

\FD|RAM|ram~1119\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[24]~10_combout\,
	ena => \FD|RAM|ram~3451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1119_q\);

\FD|RAM|ram~95\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[24]~10_combout\,
	ena => \FD|RAM|ram~3490_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~95_q\);

\FD|RAM|ram~3115\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3115_combout\ = (\FD|ULA|Add2~21_combout\ & (((\FD|ULA|Add2~24_combout\)))) # (!\FD|ULA|Add2~21_combout\ & ((\FD|ULA|Add2~24_combout\ & (\FD|RAM|ram~1119_q\)) # (!\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~95_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~21_combout\,
	datab => \FD|RAM|ram~1119_q\,
	datac => \FD|ULA|Add2~24_combout\,
	datad => \FD|RAM|ram~95_q\,
	combout => \FD|RAM|ram~3115_combout\);

\FD|RAM|ram~1631\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[24]~10_combout\,
	ena => \FD|RAM|ram~3505_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1631_q\);

\FD|RAM|ram~3116\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3116_combout\ = (\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~3115_combout\ & ((\FD|RAM|ram~1631_q\))) # (!\FD|RAM|ram~3115_combout\ & (\FD|RAM|ram~607_q\)))) # (!\FD|ULA|Add2~21_combout\ & (((\FD|RAM|ram~3115_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~607_q\,
	datab => \FD|ULA|Add2~21_combout\,
	datac => \FD|RAM|ram~3115_combout\,
	datad => \FD|RAM|ram~1631_q\,
	combout => \FD|RAM|ram~3116_combout\);

\FD|RAM|ram~1151\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[24]~10_combout\,
	ena => \FD|RAM|ram~3449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1151_q\);

\FD|RAM|ram~639\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[24]~10_combout\,
	ena => \FD|RAM|ram~3471_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~639_q\);

\FD|RAM|ram~127\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[24]~10_combout\,
	ena => \FD|RAM|ram~3491_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~127_q\);

\FD|RAM|ram~3117\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3117_combout\ = (\FD|ULA|Add2~24_combout\ & (((\FD|ULA|Add2~21_combout\)))) # (!\FD|ULA|Add2~24_combout\ & ((\FD|ULA|Add2~21_combout\ & (\FD|RAM|ram~639_q\)) # (!\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~127_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~24_combout\,
	datab => \FD|RAM|ram~639_q\,
	datac => \FD|ULA|Add2~21_combout\,
	datad => \FD|RAM|ram~127_q\,
	combout => \FD|RAM|ram~3117_combout\);

\FD|RAM|ram~1663\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[24]~10_combout\,
	ena => \FD|RAM|ram~3501_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1663_q\);

\FD|RAM|ram~3118\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3118_combout\ = (\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~3117_combout\ & ((\FD|RAM|ram~1663_q\))) # (!\FD|RAM|ram~3117_combout\ & (\FD|RAM|ram~1151_q\)))) # (!\FD|ULA|Add2~24_combout\ & (((\FD|RAM|ram~3117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1151_q\,
	datab => \FD|ULA|Add2~24_combout\,
	datac => \FD|RAM|ram~3117_combout\,
	datad => \FD|RAM|ram~1663_q\,
	combout => \FD|RAM|ram~3118_combout\);

\FD|RAM|ram~1087\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[24]~10_combout\,
	ena => \FD|RAM|ram~3453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1087_q\);

\FD|RAM|ram~575\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[24]~10_combout\,
	ena => \FD|RAM|ram~3475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~575_q\);

\FD|RAM|ram~63\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[24]~10_combout\,
	ena => \FD|RAM|ram~3492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~63_q\);

\FD|RAM|ram~3119\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3119_combout\ = (\FD|ULA|Add2~24_combout\ & (((\FD|ULA|Add2~21_combout\)))) # (!\FD|ULA|Add2~24_combout\ & ((\FD|ULA|Add2~21_combout\ & (\FD|RAM|ram~575_q\)) # (!\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~63_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~24_combout\,
	datab => \FD|RAM|ram~575_q\,
	datac => \FD|ULA|Add2~21_combout\,
	datad => \FD|RAM|ram~63_q\,
	combout => \FD|RAM|ram~3119_combout\);

\FD|RAM|ram~1599\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[24]~10_combout\,
	ena => \FD|RAM|ram~3509_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1599_q\);

\FD|RAM|ram~3120\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3120_combout\ = (\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~3119_combout\ & ((\FD|RAM|ram~1599_q\))) # (!\FD|RAM|ram~3119_combout\ & (\FD|RAM|ram~1087_q\)))) # (!\FD|ULA|Add2~24_combout\ & (((\FD|RAM|ram~3119_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1087_q\,
	datab => \FD|ULA|Add2~24_combout\,
	datac => \FD|RAM|ram~3119_combout\,
	datad => \FD|RAM|ram~1599_q\,
	combout => \FD|RAM|ram~3120_combout\);

\FD|RAM|ram~3121\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3121_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~3118_combout\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~3120_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~3118_combout\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~3120_combout\,
	combout => \FD|RAM|ram~3121_combout\);

\FD|RAM|ram~671\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[24]~10_combout\,
	ena => \FD|RAM|ram~3479_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~671_q\);

\FD|RAM|ram~1183\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[24]~10_combout\,
	ena => \FD|RAM|ram~3455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1183_q\);

\FD|RAM|ram~159\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[24]~10_combout\,
	ena => \FD|RAM|ram~3493_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~159_q\);

\FD|RAM|ram~3122\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3122_combout\ = (\FD|ULA|Add2~21_combout\ & (((\FD|ULA|Add2~24_combout\)))) # (!\FD|ULA|Add2~21_combout\ & ((\FD|ULA|Add2~24_combout\ & (\FD|RAM|ram~1183_q\)) # (!\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~159_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~21_combout\,
	datab => \FD|RAM|ram~1183_q\,
	datac => \FD|ULA|Add2~24_combout\,
	datad => \FD|RAM|ram~159_q\,
	combout => \FD|RAM|ram~3122_combout\);

\FD|RAM|ram~1695\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[24]~10_combout\,
	ena => \FD|RAM|ram~3513_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1695_q\);

\FD|RAM|ram~3123\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3123_combout\ = (\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~3122_combout\ & ((\FD|RAM|ram~1695_q\))) # (!\FD|RAM|ram~3122_combout\ & (\FD|RAM|ram~671_q\)))) # (!\FD|ULA|Add2~21_combout\ & (((\FD|RAM|ram~3122_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~671_q\,
	datab => \FD|ULA|Add2~21_combout\,
	datac => \FD|RAM|ram~3122_combout\,
	datad => \FD|RAM|ram~1695_q\,
	combout => \FD|RAM|ram~3123_combout\);

\FD|RAM|ram~3124\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3124_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~3121_combout\ & ((\FD|RAM|ram~3123_combout\))) # (!\FD|RAM|ram~3121_combout\ & (\FD|RAM|ram~3116_combout\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~3121_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3116_combout\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~3121_combout\,
	datad => \FD|RAM|ram~3123_combout\,
	combout => \FD|RAM|ram~3124_combout\);

\FD|RAM|ram~3125\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3125_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~3114_combout\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~3124_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~3114_combout\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~3124_combout\,
	combout => \FD|RAM|ram~3125_combout\);

\FD|RAM|ram~1535\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[24]~10_combout\,
	ena => \FD|RAM|ram~3459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1535_q\);

\FD|RAM|ram~1023\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[24]~10_combout\,
	ena => \FD|RAM|ram~3472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1023_q\);

\FD|RAM|ram~511\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[24]~10_combout\,
	ena => \FD|RAM|ram~3494_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~511_q\);

\FD|RAM|ram~3126\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3126_combout\ = (\FD|ULA|Add2~24_combout\ & (((\FD|ULA|Add2~21_combout\)))) # (!\FD|ULA|Add2~24_combout\ & ((\FD|ULA|Add2~21_combout\ & (\FD|RAM|ram~1023_q\)) # (!\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~511_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~24_combout\,
	datab => \FD|RAM|ram~1023_q\,
	datac => \FD|ULA|Add2~21_combout\,
	datad => \FD|RAM|ram~511_q\,
	combout => \FD|RAM|ram~3126_combout\);

\FD|RAM|ram~2047\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[24]~10_combout\,
	ena => \FD|RAM|ram~3502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~2047_q\);

\FD|RAM|ram~3127\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3127_combout\ = (\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~3126_combout\ & ((\FD|RAM|ram~2047_q\))) # (!\FD|RAM|ram~3126_combout\ & (\FD|RAM|ram~1535_q\)))) # (!\FD|ULA|Add2~24_combout\ & (((\FD|RAM|ram~3126_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1535_q\,
	datab => \FD|ULA|Add2~24_combout\,
	datac => \FD|RAM|ram~3126_combout\,
	datad => \FD|RAM|ram~2047_q\,
	combout => \FD|RAM|ram~3127_combout\);

\FD|RAM|ram~991\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[24]~10_combout\,
	ena => \FD|RAM|ram~3468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~991_q\);

\FD|RAM|ram~1503\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[24]~10_combout\,
	ena => \FD|RAM|ram~3457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1503_q\);

\FD|RAM|ram~479\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[24]~10_combout\,
	ena => \FD|RAM|ram~3495_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~479_q\);

\FD|RAM|ram~3128\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3128_combout\ = (\FD|ULA|Add2~21_combout\ & (((\FD|ULA|Add2~24_combout\)))) # (!\FD|ULA|Add2~21_combout\ & ((\FD|ULA|Add2~24_combout\ & (\FD|RAM|ram~1503_q\)) # (!\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~479_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~21_combout\,
	datab => \FD|RAM|ram~1503_q\,
	datac => \FD|ULA|Add2~24_combout\,
	datad => \FD|RAM|ram~479_q\,
	combout => \FD|RAM|ram~3128_combout\);

\FD|RAM|ram~2015\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[24]~10_combout\,
	ena => \FD|RAM|ram~3506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~2015_q\);

\FD|RAM|ram~3129\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3129_combout\ = (\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~3128_combout\ & ((\FD|RAM|ram~2015_q\))) # (!\FD|RAM|ram~3128_combout\ & (\FD|RAM|ram~991_q\)))) # (!\FD|ULA|Add2~21_combout\ & (((\FD|RAM|ram~3128_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~991_q\,
	datab => \FD|ULA|Add2~21_combout\,
	datac => \FD|RAM|ram~3128_combout\,
	datad => \FD|RAM|ram~2015_q\,
	combout => \FD|RAM|ram~3129_combout\);

\FD|RAM|ram~1471\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[24]~10_combout\,
	ena => \FD|RAM|ram~3461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1471_q\);

\FD|RAM|ram~959\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[24]~10_combout\,
	ena => \FD|RAM|ram~3476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~959_q\);

\FD|RAM|ram~447\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[24]~10_combout\,
	ena => \FD|RAM|ram~3496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~447_q\);

\FD|RAM|ram~3130\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3130_combout\ = (\FD|ULA|Add2~24_combout\ & (((\FD|ULA|Add2~21_combout\)))) # (!\FD|ULA|Add2~24_combout\ & ((\FD|ULA|Add2~21_combout\ & (\FD|RAM|ram~959_q\)) # (!\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~447_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~24_combout\,
	datab => \FD|RAM|ram~959_q\,
	datac => \FD|ULA|Add2~21_combout\,
	datad => \FD|RAM|ram~447_q\,
	combout => \FD|RAM|ram~3130_combout\);

\FD|RAM|ram~1983\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[24]~10_combout\,
	ena => \FD|RAM|ram~3510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1983_q\);

\FD|RAM|ram~3131\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3131_combout\ = (\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~3130_combout\ & ((\FD|RAM|ram~1983_q\))) # (!\FD|RAM|ram~3130_combout\ & (\FD|RAM|ram~1471_q\)))) # (!\FD|ULA|Add2~24_combout\ & (((\FD|RAM|ram~3130_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1471_q\,
	datab => \FD|ULA|Add2~24_combout\,
	datac => \FD|RAM|ram~3130_combout\,
	datad => \FD|RAM|ram~1983_q\,
	combout => \FD|RAM|ram~3131_combout\);

\FD|RAM|ram~3132\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3132_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~3129_combout\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~3131_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~3129_combout\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~3131_combout\,
	combout => \FD|RAM|ram~3132_combout\);

\FD|RAM|ram~1055\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[24]~10_combout\,
	ena => \FD|RAM|ram~3480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1055_q\);

\FD|RAM|ram~1567\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[24]~10_combout\,
	ena => \FD|RAM|ram~3463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1567_q\);

\FD|RAM|ram~543\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[24]~10_combout\,
	ena => \FD|RAM|ram~3497_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~543_q\);

\FD|RAM|ram~3133\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3133_combout\ = (\FD|ULA|Add2~21_combout\ & (((\FD|ULA|Add2~24_combout\)))) # (!\FD|ULA|Add2~21_combout\ & ((\FD|ULA|Add2~24_combout\ & (\FD|RAM|ram~1567_q\)) # (!\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~543_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~21_combout\,
	datab => \FD|RAM|ram~1567_q\,
	datac => \FD|ULA|Add2~24_combout\,
	datad => \FD|RAM|ram~543_q\,
	combout => \FD|RAM|ram~3133_combout\);

\FD|RAM|ram~2079\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[24]~10_combout\,
	ena => \FD|RAM|ram~3514_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~2079_q\);

\FD|RAM|ram~3134\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3134_combout\ = (\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~3133_combout\ & ((\FD|RAM|ram~2079_q\))) # (!\FD|RAM|ram~3133_combout\ & (\FD|RAM|ram~1055_q\)))) # (!\FD|ULA|Add2~21_combout\ & (((\FD|RAM|ram~3133_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1055_q\,
	datab => \FD|ULA|Add2~21_combout\,
	datac => \FD|RAM|ram~3133_combout\,
	datad => \FD|RAM|ram~2079_q\,
	combout => \FD|RAM|ram~3134_combout\);

\FD|RAM|ram~3135\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3135_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~3132_combout\ & ((\FD|RAM|ram~3134_combout\))) # (!\FD|RAM|ram~3132_combout\ & (\FD|RAM|ram~3127_combout\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~3132_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3127_combout\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~3132_combout\,
	datad => \FD|RAM|ram~3134_combout\,
	combout => \FD|RAM|ram~3135_combout\);

\FD|RAM|ram~3136\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3136_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~3125_combout\ & ((\FD|RAM|ram~3135_combout\))) # (!\FD|RAM|ram~3125_combout\ & (\FD|RAM|ram~3104_combout\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~3125_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3104_combout\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~3125_combout\,
	datad => \FD|RAM|ram~3135_combout\,
	combout => \FD|RAM|ram~3136_combout\);

\FD|RAM|ram~766\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[23]~9_combout\,
	ena => \FD|RAM|ram~3470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~766_q\);

\FD|RAM|ram~1278\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[23]~9_combout\,
	ena => \FD|RAM|ram~3443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1278_q\);

\FD|RAM|ram~254\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[23]~9_combout\,
	ena => \FD|RAM|ram~3482_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~254_q\);

\FD|RAM|ram~3053\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3053_combout\ = (\FD|ULA|Add2~21_combout\ & (((\FD|ULA|Add2~24_combout\)))) # (!\FD|ULA|Add2~21_combout\ & ((\FD|ULA|Add2~24_combout\ & (\FD|RAM|ram~1278_q\)) # (!\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~254_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~21_combout\,
	datab => \FD|RAM|ram~1278_q\,
	datac => \FD|ULA|Add2~24_combout\,
	datad => \FD|RAM|ram~254_q\,
	combout => \FD|RAM|ram~3053_combout\);

\FD|RAM|ram~1790\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[23]~9_combout\,
	ena => \FD|RAM|ram~3499_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1790_q\);

\FD|RAM|ram~3054\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3054_combout\ = (\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~3053_combout\ & ((\FD|RAM|ram~1790_q\))) # (!\FD|RAM|ram~3053_combout\ & (\FD|RAM|ram~766_q\)))) # (!\FD|ULA|Add2~21_combout\ & (((\FD|RAM|ram~3053_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~766_q\,
	datab => \FD|ULA|Add2~21_combout\,
	datac => \FD|RAM|ram~3053_combout\,
	datad => \FD|RAM|ram~1790_q\,
	combout => \FD|RAM|ram~3054_combout\);

\FD|RAM|ram~1406\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[23]~9_combout\,
	ena => \FD|RAM|ram~3433_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1406_q\);

\FD|RAM|ram~894\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[23]~9_combout\,
	ena => \FD|RAM|ram~3469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~894_q\);

\FD|RAM|ram~382\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[23]~9_combout\,
	ena => \FD|RAM|ram~3487_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~382_q\);

\FD|RAM|ram~3055\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3055_combout\ = (\FD|ULA|Add2~24_combout\ & (((\FD|ULA|Add2~21_combout\)))) # (!\FD|ULA|Add2~24_combout\ & ((\FD|ULA|Add2~21_combout\ & (\FD|RAM|ram~894_q\)) # (!\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~382_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~24_combout\,
	datab => \FD|RAM|ram~894_q\,
	datac => \FD|ULA|Add2~21_combout\,
	datad => \FD|RAM|ram~382_q\,
	combout => \FD|RAM|ram~3055_combout\);

\FD|RAM|ram~1918\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[23]~9_combout\,
	ena => \FD|RAM|ram~3500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1918_q\);

\FD|RAM|ram~3056\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3056_combout\ = (\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~3055_combout\ & ((\FD|RAM|ram~1918_q\))) # (!\FD|RAM|ram~3055_combout\ & (\FD|RAM|ram~1406_q\)))) # (!\FD|ULA|Add2~24_combout\ & (((\FD|RAM|ram~3055_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1406_q\,
	datab => \FD|ULA|Add2~24_combout\,
	datac => \FD|RAM|ram~3055_combout\,
	datad => \FD|RAM|ram~1918_q\,
	combout => \FD|RAM|ram~3056_combout\);

\FD|RAM|ram~1150\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[23]~9_combout\,
	ena => \FD|RAM|ram~3449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1150_q\);

\FD|RAM|ram~638\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[23]~9_combout\,
	ena => \FD|RAM|ram~3471_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~638_q\);

\FD|RAM|ram~126\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[23]~9_combout\,
	ena => \FD|RAM|ram~3491_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~126_q\);

\FD|RAM|ram~3057\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3057_combout\ = (\FD|ULA|Add2~24_combout\ & (((\FD|ULA|Add2~21_combout\)))) # (!\FD|ULA|Add2~24_combout\ & ((\FD|ULA|Add2~21_combout\ & (\FD|RAM|ram~638_q\)) # (!\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~126_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~24_combout\,
	datab => \FD|RAM|ram~638_q\,
	datac => \FD|ULA|Add2~21_combout\,
	datad => \FD|RAM|ram~126_q\,
	combout => \FD|RAM|ram~3057_combout\);

\FD|RAM|ram~1662\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[23]~9_combout\,
	ena => \FD|RAM|ram~3501_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1662_q\);

\FD|RAM|ram~3058\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3058_combout\ = (\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~3057_combout\ & ((\FD|RAM|ram~1662_q\))) # (!\FD|RAM|ram~3057_combout\ & (\FD|RAM|ram~1150_q\)))) # (!\FD|ULA|Add2~24_combout\ & (((\FD|RAM|ram~3057_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1150_q\,
	datab => \FD|ULA|Add2~24_combout\,
	datac => \FD|RAM|ram~3057_combout\,
	datad => \FD|RAM|ram~1662_q\,
	combout => \FD|RAM|ram~3058_combout\);

\FD|RAM|ram~3059\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3059_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~3056_combout\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~3058_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~3056_combout\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~3058_combout\,
	combout => \FD|RAM|ram~3059_combout\);

\FD|RAM|ram~1022\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[23]~9_combout\,
	ena => \FD|RAM|ram~3472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1022_q\);

\FD|RAM|ram~1534\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[23]~9_combout\,
	ena => \FD|RAM|ram~3459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1534_q\);

\FD|RAM|ram~510\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[23]~9_combout\,
	ena => \FD|RAM|ram~3494_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~510_q\);

\FD|RAM|ram~3060\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3060_combout\ = (\FD|ULA|Add2~21_combout\ & (((\FD|ULA|Add2~24_combout\)))) # (!\FD|ULA|Add2~21_combout\ & ((\FD|ULA|Add2~24_combout\ & (\FD|RAM|ram~1534_q\)) # (!\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~510_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~21_combout\,
	datab => \FD|RAM|ram~1534_q\,
	datac => \FD|ULA|Add2~24_combout\,
	datad => \FD|RAM|ram~510_q\,
	combout => \FD|RAM|ram~3060_combout\);

\FD|RAM|ram~2046\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[23]~9_combout\,
	ena => \FD|RAM|ram~3502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~2046_q\);

\FD|RAM|ram~3061\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3061_combout\ = (\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~3060_combout\ & ((\FD|RAM|ram~2046_q\))) # (!\FD|RAM|ram~3060_combout\ & (\FD|RAM|ram~1022_q\)))) # (!\FD|ULA|Add2~21_combout\ & (((\FD|RAM|ram~3060_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1022_q\,
	datab => \FD|ULA|Add2~21_combout\,
	datac => \FD|RAM|ram~3060_combout\,
	datad => \FD|RAM|ram~2046_q\,
	combout => \FD|RAM|ram~3061_combout\);

\FD|RAM|ram~3062\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3062_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~3059_combout\ & ((\FD|RAM|ram~3061_combout\))) # (!\FD|RAM|ram~3059_combout\ & (\FD|RAM|ram~3054_combout\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~3059_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3054_combout\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~3059_combout\,
	datad => \FD|RAM|ram~3061_combout\,
	combout => \FD|RAM|ram~3062_combout\);

\FD|RAM|ram~1374\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[23]~9_combout\,
	ena => \FD|RAM|ram~3435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1374_q\);

\FD|RAM|ram~862\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[23]~9_combout\,
	ena => \FD|RAM|ram~3466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~862_q\);

\FD|RAM|ram~350\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[23]~9_combout\,
	ena => \FD|RAM|ram~3486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~350_q\);

\FD|RAM|ram~3063\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3063_combout\ = (\FD|ULA|Add2~24_combout\ & (((\FD|ULA|Add2~21_combout\)))) # (!\FD|ULA|Add2~24_combout\ & ((\FD|ULA|Add2~21_combout\ & (\FD|RAM|ram~862_q\)) # (!\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~350_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~24_combout\,
	datab => \FD|RAM|ram~862_q\,
	datac => \FD|ULA|Add2~21_combout\,
	datad => \FD|RAM|ram~350_q\,
	combout => \FD|RAM|ram~3063_combout\);

\FD|RAM|ram~1886\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[23]~9_combout\,
	ena => \FD|RAM|ram~3503_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1886_q\);

\FD|RAM|ram~3064\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3064_combout\ = (\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~3063_combout\ & ((\FD|RAM|ram~1886_q\))) # (!\FD|RAM|ram~3063_combout\ & (\FD|RAM|ram~1374_q\)))) # (!\FD|ULA|Add2~24_combout\ & (((\FD|RAM|ram~3063_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1374_q\,
	datab => \FD|ULA|Add2~24_combout\,
	datac => \FD|RAM|ram~3063_combout\,
	datad => \FD|RAM|ram~1886_q\,
	combout => \FD|RAM|ram~3064_combout\);

\FD|RAM|ram~734\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[23]~9_combout\,
	ena => \FD|RAM|ram~3465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~734_q\);

\FD|RAM|ram~1246\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[23]~9_combout\,
	ena => \FD|RAM|ram~3441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1246_q\);

\FD|RAM|ram~222\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[23]~9_combout\,
	ena => \FD|RAM|ram~3483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~222_q\);

\FD|RAM|ram~3065\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3065_combout\ = (\FD|ULA|Add2~21_combout\ & (((\FD|ULA|Add2~24_combout\)))) # (!\FD|ULA|Add2~21_combout\ & ((\FD|ULA|Add2~24_combout\ & (\FD|RAM|ram~1246_q\)) # (!\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~222_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~21_combout\,
	datab => \FD|RAM|ram~1246_q\,
	datac => \FD|ULA|Add2~24_combout\,
	datad => \FD|RAM|ram~222_q\,
	combout => \FD|RAM|ram~3065_combout\);

\FD|RAM|ram~1758\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[23]~9_combout\,
	ena => \FD|RAM|ram~3504_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1758_q\);

\FD|RAM|ram~3066\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3066_combout\ = (\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~3065_combout\ & ((\FD|RAM|ram~1758_q\))) # (!\FD|RAM|ram~3065_combout\ & (\FD|RAM|ram~734_q\)))) # (!\FD|ULA|Add2~21_combout\ & (((\FD|RAM|ram~3065_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~734_q\,
	datab => \FD|ULA|Add2~21_combout\,
	datac => \FD|RAM|ram~3065_combout\,
	datad => \FD|RAM|ram~1758_q\,
	combout => \FD|RAM|ram~3066_combout\);

\FD|RAM|ram~1118\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[23]~9_combout\,
	ena => \FD|RAM|ram~3451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1118_q\);

\FD|RAM|ram~606\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[23]~9_combout\,
	ena => \FD|RAM|ram~3467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~606_q\);

\FD|RAM|ram~94\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[23]~9_combout\,
	ena => \FD|RAM|ram~3490_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~94_q\);

\FD|RAM|ram~3067\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3067_combout\ = (\FD|ULA|Add2~24_combout\ & (((\FD|ULA|Add2~21_combout\)))) # (!\FD|ULA|Add2~24_combout\ & ((\FD|ULA|Add2~21_combout\ & (\FD|RAM|ram~606_q\)) # (!\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~94_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~24_combout\,
	datab => \FD|RAM|ram~606_q\,
	datac => \FD|ULA|Add2~21_combout\,
	datad => \FD|RAM|ram~94_q\,
	combout => \FD|RAM|ram~3067_combout\);

\FD|RAM|ram~1630\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[23]~9_combout\,
	ena => \FD|RAM|ram~3505_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1630_q\);

\FD|RAM|ram~3068\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3068_combout\ = (\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~3067_combout\ & ((\FD|RAM|ram~1630_q\))) # (!\FD|RAM|ram~3067_combout\ & (\FD|RAM|ram~1118_q\)))) # (!\FD|ULA|Add2~24_combout\ & (((\FD|RAM|ram~3067_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1118_q\,
	datab => \FD|ULA|Add2~24_combout\,
	datac => \FD|RAM|ram~3067_combout\,
	datad => \FD|RAM|ram~1630_q\,
	combout => \FD|RAM|ram~3068_combout\);

\FD|RAM|ram~3069\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3069_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~3066_combout\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~3068_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~3066_combout\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~3068_combout\,
	combout => \FD|RAM|ram~3069_combout\);

\FD|RAM|ram~990\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[23]~9_combout\,
	ena => \FD|RAM|ram~3468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~990_q\);

\FD|RAM|ram~1502\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[23]~9_combout\,
	ena => \FD|RAM|ram~3457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1502_q\);

\FD|RAM|ram~478\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[23]~9_combout\,
	ena => \FD|RAM|ram~3495_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~478_q\);

\FD|RAM|ram~3070\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3070_combout\ = (\FD|ULA|Add2~21_combout\ & (((\FD|ULA|Add2~24_combout\)))) # (!\FD|ULA|Add2~21_combout\ & ((\FD|ULA|Add2~24_combout\ & (\FD|RAM|ram~1502_q\)) # (!\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~478_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~21_combout\,
	datab => \FD|RAM|ram~1502_q\,
	datac => \FD|ULA|Add2~24_combout\,
	datad => \FD|RAM|ram~478_q\,
	combout => \FD|RAM|ram~3070_combout\);

\FD|RAM|ram~2014\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[23]~9_combout\,
	ena => \FD|RAM|ram~3506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~2014_q\);

\FD|RAM|ram~3071\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3071_combout\ = (\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~3070_combout\ & ((\FD|RAM|ram~2014_q\))) # (!\FD|RAM|ram~3070_combout\ & (\FD|RAM|ram~990_q\)))) # (!\FD|ULA|Add2~21_combout\ & (((\FD|RAM|ram~3070_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~990_q\,
	datab => \FD|ULA|Add2~21_combout\,
	datac => \FD|RAM|ram~3070_combout\,
	datad => \FD|RAM|ram~2014_q\,
	combout => \FD|RAM|ram~3071_combout\);

\FD|RAM|ram~3072\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3072_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~3069_combout\ & ((\FD|RAM|ram~3071_combout\))) # (!\FD|RAM|ram~3069_combout\ & (\FD|RAM|ram~3064_combout\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~3069_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3064_combout\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~3069_combout\,
	datad => \FD|RAM|ram~3071_combout\,
	combout => \FD|RAM|ram~3072_combout\);

\FD|RAM|ram~702\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[23]~9_combout\,
	ena => \FD|RAM|ram~3474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~702_q\);

\FD|RAM|ram~1214\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[23]~9_combout\,
	ena => \FD|RAM|ram~3445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1214_q\);

\FD|RAM|ram~190\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[23]~9_combout\,
	ena => \FD|RAM|ram~3484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~190_q\);

\FD|RAM|ram~3073\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3073_combout\ = (\FD|ULA|Add2~21_combout\ & (((\FD|ULA|Add2~24_combout\)))) # (!\FD|ULA|Add2~21_combout\ & ((\FD|ULA|Add2~24_combout\ & (\FD|RAM|ram~1214_q\)) # (!\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~190_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~21_combout\,
	datab => \FD|RAM|ram~1214_q\,
	datac => \FD|ULA|Add2~24_combout\,
	datad => \FD|RAM|ram~190_q\,
	combout => \FD|RAM|ram~3073_combout\);

\FD|RAM|ram~1726\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[23]~9_combout\,
	ena => \FD|RAM|ram~3507_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1726_q\);

\FD|RAM|ram~3074\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3074_combout\ = (\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~3073_combout\ & ((\FD|RAM|ram~1726_q\))) # (!\FD|RAM|ram~3073_combout\ & (\FD|RAM|ram~702_q\)))) # (!\FD|ULA|Add2~21_combout\ & (((\FD|RAM|ram~3073_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~702_q\,
	datab => \FD|ULA|Add2~21_combout\,
	datac => \FD|RAM|ram~3073_combout\,
	datad => \FD|RAM|ram~1726_q\,
	combout => \FD|RAM|ram~3074_combout\);

\FD|RAM|ram~1342\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[23]~9_combout\,
	ena => \FD|RAM|ram~3437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1342_q\);

\FD|RAM|ram~830\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[23]~9_combout\,
	ena => \FD|RAM|ram~3473_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~830_q\);

\FD|RAM|ram~318\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[23]~9_combout\,
	ena => \FD|RAM|ram~3488_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~318_q\);

\FD|RAM|ram~3075\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3075_combout\ = (\FD|ULA|Add2~24_combout\ & (((\FD|ULA|Add2~21_combout\)))) # (!\FD|ULA|Add2~24_combout\ & ((\FD|ULA|Add2~21_combout\ & (\FD|RAM|ram~830_q\)) # (!\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~318_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~24_combout\,
	datab => \FD|RAM|ram~830_q\,
	datac => \FD|ULA|Add2~21_combout\,
	datad => \FD|RAM|ram~318_q\,
	combout => \FD|RAM|ram~3075_combout\);

\FD|RAM|ram~1854\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[23]~9_combout\,
	ena => \FD|RAM|ram~3508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1854_q\);

\FD|RAM|ram~3076\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3076_combout\ = (\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~3075_combout\ & ((\FD|RAM|ram~1854_q\))) # (!\FD|RAM|ram~3075_combout\ & (\FD|RAM|ram~1342_q\)))) # (!\FD|ULA|Add2~24_combout\ & (((\FD|RAM|ram~3075_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1342_q\,
	datab => \FD|ULA|Add2~24_combout\,
	datac => \FD|RAM|ram~3075_combout\,
	datad => \FD|RAM|ram~1854_q\,
	combout => \FD|RAM|ram~3076_combout\);

\FD|RAM|ram~1086\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[23]~9_combout\,
	ena => \FD|RAM|ram~3453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1086_q\);

\FD|RAM|ram~574\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[23]~9_combout\,
	ena => \FD|RAM|ram~3475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~574_q\);

\FD|RAM|ram~62\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[23]~9_combout\,
	ena => \FD|RAM|ram~3492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~62_q\);

\FD|RAM|ram~3077\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3077_combout\ = (\FD|ULA|Add2~24_combout\ & (((\FD|ULA|Add2~21_combout\)))) # (!\FD|ULA|Add2~24_combout\ & ((\FD|ULA|Add2~21_combout\ & (\FD|RAM|ram~574_q\)) # (!\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~62_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~24_combout\,
	datab => \FD|RAM|ram~574_q\,
	datac => \FD|ULA|Add2~21_combout\,
	datad => \FD|RAM|ram~62_q\,
	combout => \FD|RAM|ram~3077_combout\);

\FD|RAM|ram~1598\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[23]~9_combout\,
	ena => \FD|RAM|ram~3509_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1598_q\);

\FD|RAM|ram~3078\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3078_combout\ = (\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~3077_combout\ & ((\FD|RAM|ram~1598_q\))) # (!\FD|RAM|ram~3077_combout\ & (\FD|RAM|ram~1086_q\)))) # (!\FD|ULA|Add2~24_combout\ & (((\FD|RAM|ram~3077_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1086_q\,
	datab => \FD|ULA|Add2~24_combout\,
	datac => \FD|RAM|ram~3077_combout\,
	datad => \FD|RAM|ram~1598_q\,
	combout => \FD|RAM|ram~3078_combout\);

\FD|RAM|ram~3079\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3079_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~3076_combout\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~3078_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~3076_combout\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~3078_combout\,
	combout => \FD|RAM|ram~3079_combout\);

\FD|RAM|ram~958\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[23]~9_combout\,
	ena => \FD|RAM|ram~3476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~958_q\);

\FD|RAM|ram~1470\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[23]~9_combout\,
	ena => \FD|RAM|ram~3461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1470_q\);

\FD|RAM|ram~446\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[23]~9_combout\,
	ena => \FD|RAM|ram~3496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~446_q\);

\FD|RAM|ram~3080\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3080_combout\ = (\FD|ULA|Add2~21_combout\ & (((\FD|ULA|Add2~24_combout\)))) # (!\FD|ULA|Add2~21_combout\ & ((\FD|ULA|Add2~24_combout\ & (\FD|RAM|ram~1470_q\)) # (!\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~446_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~21_combout\,
	datab => \FD|RAM|ram~1470_q\,
	datac => \FD|ULA|Add2~24_combout\,
	datad => \FD|RAM|ram~446_q\,
	combout => \FD|RAM|ram~3080_combout\);

\FD|RAM|ram~1982\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[23]~9_combout\,
	ena => \FD|RAM|ram~3510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1982_q\);

\FD|RAM|ram~3081\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3081_combout\ = (\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~3080_combout\ & ((\FD|RAM|ram~1982_q\))) # (!\FD|RAM|ram~3080_combout\ & (\FD|RAM|ram~958_q\)))) # (!\FD|ULA|Add2~21_combout\ & (((\FD|RAM|ram~3080_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~958_q\,
	datab => \FD|ULA|Add2~21_combout\,
	datac => \FD|RAM|ram~3080_combout\,
	datad => \FD|RAM|ram~1982_q\,
	combout => \FD|RAM|ram~3081_combout\);

\FD|RAM|ram~3082\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3082_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~3079_combout\ & ((\FD|RAM|ram~3081_combout\))) # (!\FD|RAM|ram~3079_combout\ & (\FD|RAM|ram~3074_combout\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~3079_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3074_combout\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~3079_combout\,
	datad => \FD|RAM|ram~3081_combout\,
	combout => \FD|RAM|ram~3082_combout\);

\FD|RAM|ram~3083\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3083_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~3072_combout\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~3082_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~3072_combout\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~3082_combout\,
	combout => \FD|RAM|ram~3083_combout\);

\FD|RAM|ram~1438\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[23]~9_combout\,
	ena => \FD|RAM|ram~3439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1438_q\);

\FD|RAM|ram~926\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[23]~9_combout\,
	ena => \FD|RAM|ram~3478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~926_q\);

\FD|RAM|ram~414\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[23]~9_combout\,
	ena => \FD|RAM|ram~3489_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~414_q\);

\FD|RAM|ram~3084\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3084_combout\ = (\FD|ULA|Add2~24_combout\ & (((\FD|ULA|Add2~21_combout\)))) # (!\FD|ULA|Add2~24_combout\ & ((\FD|ULA|Add2~21_combout\ & (\FD|RAM|ram~926_q\)) # (!\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~414_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~24_combout\,
	datab => \FD|RAM|ram~926_q\,
	datac => \FD|ULA|Add2~21_combout\,
	datad => \FD|RAM|ram~414_q\,
	combout => \FD|RAM|ram~3084_combout\);

\FD|RAM|ram~1950\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[23]~9_combout\,
	ena => \FD|RAM|ram~3511_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1950_q\);

\FD|RAM|ram~3085\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3085_combout\ = (\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~3084_combout\ & ((\FD|RAM|ram~1950_q\))) # (!\FD|RAM|ram~3084_combout\ & (\FD|RAM|ram~1438_q\)))) # (!\FD|ULA|Add2~24_combout\ & (((\FD|RAM|ram~3084_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1438_q\,
	datab => \FD|ULA|Add2~24_combout\,
	datac => \FD|RAM|ram~3084_combout\,
	datad => \FD|RAM|ram~1950_q\,
	combout => \FD|RAM|ram~3085_combout\);

\FD|RAM|ram~798\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[23]~9_combout\,
	ena => \FD|RAM|ram~3477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~798_q\);

\FD|RAM|ram~1310\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[23]~9_combout\,
	ena => \FD|RAM|ram~3447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1310_q\);

\FD|RAM|ram~286\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[23]~9_combout\,
	ena => \FD|RAM|ram~3485_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~286_q\);

\FD|RAM|ram~3086\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3086_combout\ = (\FD|ULA|Add2~21_combout\ & (((\FD|ULA|Add2~24_combout\)))) # (!\FD|ULA|Add2~21_combout\ & ((\FD|ULA|Add2~24_combout\ & (\FD|RAM|ram~1310_q\)) # (!\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~286_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~21_combout\,
	datab => \FD|RAM|ram~1310_q\,
	datac => \FD|ULA|Add2~24_combout\,
	datad => \FD|RAM|ram~286_q\,
	combout => \FD|RAM|ram~3086_combout\);

\FD|RAM|ram~1822\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[23]~9_combout\,
	ena => \FD|RAM|ram~3512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1822_q\);

\FD|RAM|ram~3087\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3087_combout\ = (\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~3086_combout\ & ((\FD|RAM|ram~1822_q\))) # (!\FD|RAM|ram~3086_combout\ & (\FD|RAM|ram~798_q\)))) # (!\FD|ULA|Add2~21_combout\ & (((\FD|RAM|ram~3086_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~798_q\,
	datab => \FD|ULA|Add2~21_combout\,
	datac => \FD|RAM|ram~3086_combout\,
	datad => \FD|RAM|ram~1822_q\,
	combout => \FD|RAM|ram~3087_combout\);

\FD|RAM|ram~1182\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[23]~9_combout\,
	ena => \FD|RAM|ram~3455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1182_q\);

\FD|RAM|ram~670\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[23]~9_combout\,
	ena => \FD|RAM|ram~3479_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~670_q\);

\FD|RAM|ram~158\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[23]~9_combout\,
	ena => \FD|RAM|ram~3493_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~158_q\);

\FD|RAM|ram~3088\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3088_combout\ = (\FD|ULA|Add2~24_combout\ & (((\FD|ULA|Add2~21_combout\)))) # (!\FD|ULA|Add2~24_combout\ & ((\FD|ULA|Add2~21_combout\ & (\FD|RAM|ram~670_q\)) # (!\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~158_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~24_combout\,
	datab => \FD|RAM|ram~670_q\,
	datac => \FD|ULA|Add2~21_combout\,
	datad => \FD|RAM|ram~158_q\,
	combout => \FD|RAM|ram~3088_combout\);

\FD|RAM|ram~1694\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[23]~9_combout\,
	ena => \FD|RAM|ram~3513_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1694_q\);

\FD|RAM|ram~3089\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3089_combout\ = (\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~3088_combout\ & ((\FD|RAM|ram~1694_q\))) # (!\FD|RAM|ram~3088_combout\ & (\FD|RAM|ram~1182_q\)))) # (!\FD|ULA|Add2~24_combout\ & (((\FD|RAM|ram~3088_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1182_q\,
	datab => \FD|ULA|Add2~24_combout\,
	datac => \FD|RAM|ram~3088_combout\,
	datad => \FD|RAM|ram~1694_q\,
	combout => \FD|RAM|ram~3089_combout\);

\FD|RAM|ram~3090\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3090_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~3087_combout\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~3089_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~3087_combout\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~3089_combout\,
	combout => \FD|RAM|ram~3090_combout\);

\FD|RAM|ram~1054\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[23]~9_combout\,
	ena => \FD|RAM|ram~3480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1054_q\);

\FD|RAM|ram~1566\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[23]~9_combout\,
	ena => \FD|RAM|ram~3463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1566_q\);

\FD|RAM|ram~542\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[23]~9_combout\,
	ena => \FD|RAM|ram~3497_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~542_q\);

\FD|RAM|ram~3091\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3091_combout\ = (\FD|ULA|Add2~21_combout\ & (((\FD|ULA|Add2~24_combout\)))) # (!\FD|ULA|Add2~21_combout\ & ((\FD|ULA|Add2~24_combout\ & (\FD|RAM|ram~1566_q\)) # (!\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~542_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~21_combout\,
	datab => \FD|RAM|ram~1566_q\,
	datac => \FD|ULA|Add2~24_combout\,
	datad => \FD|RAM|ram~542_q\,
	combout => \FD|RAM|ram~3091_combout\);

\FD|RAM|ram~2078\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[23]~9_combout\,
	ena => \FD|RAM|ram~3514_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~2078_q\);

\FD|RAM|ram~3092\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3092_combout\ = (\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~3091_combout\ & ((\FD|RAM|ram~2078_q\))) # (!\FD|RAM|ram~3091_combout\ & (\FD|RAM|ram~1054_q\)))) # (!\FD|ULA|Add2~21_combout\ & (((\FD|RAM|ram~3091_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1054_q\,
	datab => \FD|ULA|Add2~21_combout\,
	datac => \FD|RAM|ram~3091_combout\,
	datad => \FD|RAM|ram~2078_q\,
	combout => \FD|RAM|ram~3092_combout\);

\FD|RAM|ram~3093\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3093_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~3090_combout\ & ((\FD|RAM|ram~3092_combout\))) # (!\FD|RAM|ram~3090_combout\ & (\FD|RAM|ram~3085_combout\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~3090_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3085_combout\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~3090_combout\,
	datad => \FD|RAM|ram~3092_combout\,
	combout => \FD|RAM|ram~3093_combout\);

\FD|RAM|ram~3094\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3094_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~3083_combout\ & ((\FD|RAM|ram~3093_combout\))) # (!\FD|RAM|ram~3083_combout\ & (\FD|RAM|ram~3062_combout\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~3083_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3062_combout\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~3083_combout\,
	datad => \FD|RAM|ram~3093_combout\,
	combout => \FD|RAM|ram~3094_combout\);

\FD|RAM|ram~1405\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[22]~8_combout\,
	ena => \FD|RAM|ram~3433_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1405_q\);

\FD|RAM|ram~1373\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[22]~8_combout\,
	ena => \FD|RAM|ram~3435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1373_q\);

\FD|RAM|ram~1341\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[22]~8_combout\,
	ena => \FD|RAM|ram~3437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1341_q\);

\FD|RAM|ram~3011\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3011_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~1373_q\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~1341_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~1373_q\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~1341_q\,
	combout => \FD|RAM|ram~3011_combout\);

\FD|RAM|ram~1437\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[22]~8_combout\,
	ena => \FD|RAM|ram~3439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1437_q\);

\FD|RAM|ram~3012\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3012_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~3011_combout\ & ((\FD|RAM|ram~1437_q\))) # (!\FD|RAM|ram~3011_combout\ & (\FD|RAM|ram~1405_q\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~3011_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1405_q\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~3011_combout\,
	datad => \FD|RAM|ram~1437_q\,
	combout => \FD|RAM|ram~3012_combout\);

\FD|RAM|ram~1245\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[22]~8_combout\,
	ena => \FD|RAM|ram~3441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1245_q\);

\FD|RAM|ram~1277\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[22]~8_combout\,
	ena => \FD|RAM|ram~3443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1277_q\);

\FD|RAM|ram~1213\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[22]~8_combout\,
	ena => \FD|RAM|ram~3445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1213_q\);

\FD|RAM|ram~3013\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3013_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~1277_q\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~1213_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~1277_q\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~1213_q\,
	combout => \FD|RAM|ram~3013_combout\);

\FD|RAM|ram~1309\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[22]~8_combout\,
	ena => \FD|RAM|ram~3447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1309_q\);

\FD|RAM|ram~3014\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3014_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~3013_combout\ & ((\FD|RAM|ram~1309_q\))) # (!\FD|RAM|ram~3013_combout\ & (\FD|RAM|ram~1245_q\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~3013_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1245_q\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~3013_combout\,
	datad => \FD|RAM|ram~1309_q\,
	combout => \FD|RAM|ram~3014_combout\);

\FD|RAM|ram~1149\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[22]~8_combout\,
	ena => \FD|RAM|ram~3449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1149_q\);

\FD|RAM|ram~1117\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[22]~8_combout\,
	ena => \FD|RAM|ram~3451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1117_q\);

\FD|RAM|ram~1085\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[22]~8_combout\,
	ena => \FD|RAM|ram~3453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1085_q\);

\FD|RAM|ram~3015\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3015_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~1117_q\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~1085_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~1117_q\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~1085_q\,
	combout => \FD|RAM|ram~3015_combout\);

\FD|RAM|ram~1181\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[22]~8_combout\,
	ena => \FD|RAM|ram~3455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1181_q\);

\FD|RAM|ram~3016\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3016_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~3015_combout\ & ((\FD|RAM|ram~1181_q\))) # (!\FD|RAM|ram~3015_combout\ & (\FD|RAM|ram~1149_q\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~3015_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1149_q\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~3015_combout\,
	datad => \FD|RAM|ram~1181_q\,
	combout => \FD|RAM|ram~3016_combout\);

\FD|RAM|ram~3017\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3017_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~3014_combout\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~3016_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~3014_combout\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~3016_combout\,
	combout => \FD|RAM|ram~3017_combout\);

\FD|RAM|ram~1501\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[22]~8_combout\,
	ena => \FD|RAM|ram~3457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1501_q\);

\FD|RAM|ram~1533\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[22]~8_combout\,
	ena => \FD|RAM|ram~3459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1533_q\);

\FD|RAM|ram~1469\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[22]~8_combout\,
	ena => \FD|RAM|ram~3461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1469_q\);

\FD|RAM|ram~3018\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3018_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~1533_q\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~1469_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~1533_q\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~1469_q\,
	combout => \FD|RAM|ram~3018_combout\);

\FD|RAM|ram~1565\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[22]~8_combout\,
	ena => \FD|RAM|ram~3463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1565_q\);

\FD|RAM|ram~3019\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3019_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~3018_combout\ & ((\FD|RAM|ram~1565_q\))) # (!\FD|RAM|ram~3018_combout\ & (\FD|RAM|ram~1501_q\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~3018_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1501_q\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~3018_combout\,
	datad => \FD|RAM|ram~1565_q\,
	combout => \FD|RAM|ram~3019_combout\);

\FD|RAM|ram~3020\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3020_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~3017_combout\ & ((\FD|RAM|ram~3019_combout\))) # (!\FD|RAM|ram~3017_combout\ & (\FD|RAM|ram~3012_combout\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~3017_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3012_combout\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~3017_combout\,
	datad => \FD|RAM|ram~3019_combout\,
	combout => \FD|RAM|ram~3020_combout\);

\FD|RAM|ram~733\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[22]~8_combout\,
	ena => \FD|RAM|ram~3465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~733_q\);

\FD|RAM|ram~861\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[22]~8_combout\,
	ena => \FD|RAM|ram~3466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~861_q\);

\FD|RAM|ram~605\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[22]~8_combout\,
	ena => \FD|RAM|ram~3467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~605_q\);

\FD|RAM|ram~3021\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3021_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~861_q\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~605_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~861_q\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~605_q\,
	combout => \FD|RAM|ram~3021_combout\);

\FD|RAM|ram~989\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[22]~8_combout\,
	ena => \FD|RAM|ram~3468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~989_q\);

\FD|RAM|ram~3022\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3022_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~3021_combout\ & ((\FD|RAM|ram~989_q\))) # (!\FD|RAM|ram~3021_combout\ & (\FD|RAM|ram~733_q\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~3021_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~733_q\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~3021_combout\,
	datad => \FD|RAM|ram~989_q\,
	combout => \FD|RAM|ram~3022_combout\);

\FD|RAM|ram~893\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[22]~8_combout\,
	ena => \FD|RAM|ram~3469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~893_q\);

\FD|RAM|ram~765\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[22]~8_combout\,
	ena => \FD|RAM|ram~3470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~765_q\);

\FD|RAM|ram~637\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[22]~8_combout\,
	ena => \FD|RAM|ram~3471_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~637_q\);

\FD|RAM|ram~3023\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3023_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~765_q\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~637_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~765_q\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~637_q\,
	combout => \FD|RAM|ram~3023_combout\);

\FD|RAM|ram~1021\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[22]~8_combout\,
	ena => \FD|RAM|ram~3472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1021_q\);

\FD|RAM|ram~3024\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3024_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~3023_combout\ & ((\FD|RAM|ram~1021_q\))) # (!\FD|RAM|ram~3023_combout\ & (\FD|RAM|ram~893_q\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~3023_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~893_q\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~3023_combout\,
	datad => \FD|RAM|ram~1021_q\,
	combout => \FD|RAM|ram~3024_combout\);

\FD|RAM|ram~829\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[22]~8_combout\,
	ena => \FD|RAM|ram~3473_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~829_q\);

\FD|RAM|ram~701\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[22]~8_combout\,
	ena => \FD|RAM|ram~3474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~701_q\);

\FD|RAM|ram~573\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[22]~8_combout\,
	ena => \FD|RAM|ram~3475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~573_q\);

\FD|RAM|ram~3025\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3025_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~701_q\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~573_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~701_q\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~573_q\,
	combout => \FD|RAM|ram~3025_combout\);

\FD|RAM|ram~957\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[22]~8_combout\,
	ena => \FD|RAM|ram~3476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~957_q\);

\FD|RAM|ram~3026\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3026_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~3025_combout\ & ((\FD|RAM|ram~957_q\))) # (!\FD|RAM|ram~3025_combout\ & (\FD|RAM|ram~829_q\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~3025_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~829_q\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~3025_combout\,
	datad => \FD|RAM|ram~957_q\,
	combout => \FD|RAM|ram~3026_combout\);

\FD|RAM|ram~3027\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3027_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~3024_combout\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~3026_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~3024_combout\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~3026_combout\,
	combout => \FD|RAM|ram~3027_combout\);

\FD|RAM|ram~797\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[22]~8_combout\,
	ena => \FD|RAM|ram~3477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~797_q\);

\FD|RAM|ram~925\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[22]~8_combout\,
	ena => \FD|RAM|ram~3478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~925_q\);

\FD|RAM|ram~669\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[22]~8_combout\,
	ena => \FD|RAM|ram~3479_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~669_q\);

\FD|RAM|ram~3028\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3028_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~925_q\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~669_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~925_q\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~669_q\,
	combout => \FD|RAM|ram~3028_combout\);

\FD|RAM|ram~1053\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[22]~8_combout\,
	ena => \FD|RAM|ram~3480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1053_q\);

\FD|RAM|ram~3029\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3029_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~3028_combout\ & ((\FD|RAM|ram~1053_q\))) # (!\FD|RAM|ram~3028_combout\ & (\FD|RAM|ram~797_q\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~3028_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~797_q\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~3028_combout\,
	datad => \FD|RAM|ram~1053_q\,
	combout => \FD|RAM|ram~3029_combout\);

\FD|RAM|ram~3030\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3030_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~3027_combout\ & ((\FD|RAM|ram~3029_combout\))) # (!\FD|RAM|ram~3027_combout\ & (\FD|RAM|ram~3022_combout\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~3027_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3022_combout\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~3027_combout\,
	datad => \FD|RAM|ram~3029_combout\,
	combout => \FD|RAM|ram~3030_combout\);

\FD|RAM|ram~253\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[22]~8_combout\,
	ena => \FD|RAM|ram~3482_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~253_q\);

\FD|RAM|ram~221\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[22]~8_combout\,
	ena => \FD|RAM|ram~3483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~221_q\);

\FD|RAM|ram~189\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[22]~8_combout\,
	ena => \FD|RAM|ram~3484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~189_q\);

\FD|RAM|ram~3031\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3031_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~221_q\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~189_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~221_q\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~189_q\,
	combout => \FD|RAM|ram~3031_combout\);

\FD|RAM|ram~285\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[22]~8_combout\,
	ena => \FD|RAM|ram~3485_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~285_q\);

\FD|RAM|ram~3032\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3032_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~3031_combout\ & ((\FD|RAM|ram~285_q\))) # (!\FD|RAM|ram~3031_combout\ & (\FD|RAM|ram~253_q\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~3031_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~253_q\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~3031_combout\,
	datad => \FD|RAM|ram~285_q\,
	combout => \FD|RAM|ram~3032_combout\);

\FD|RAM|ram~349\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[22]~8_combout\,
	ena => \FD|RAM|ram~3486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~349_q\);

\FD|RAM|ram~381\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[22]~8_combout\,
	ena => \FD|RAM|ram~3487_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~381_q\);

\FD|RAM|ram~317\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[22]~8_combout\,
	ena => \FD|RAM|ram~3488_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~317_q\);

\FD|RAM|ram~3033\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3033_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~381_q\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~317_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~381_q\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~317_q\,
	combout => \FD|RAM|ram~3033_combout\);

\FD|RAM|ram~413\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[22]~8_combout\,
	ena => \FD|RAM|ram~3489_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~413_q\);

\FD|RAM|ram~3034\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3034_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~3033_combout\ & ((\FD|RAM|ram~413_q\))) # (!\FD|RAM|ram~3033_combout\ & (\FD|RAM|ram~349_q\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~3033_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~349_q\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~3033_combout\,
	datad => \FD|RAM|ram~413_q\,
	combout => \FD|RAM|ram~3034_combout\);

\FD|RAM|ram~93\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[22]~8_combout\,
	ena => \FD|RAM|ram~3490_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~93_q\);

\FD|RAM|ram~125\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[22]~8_combout\,
	ena => \FD|RAM|ram~3491_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~125_q\);

\FD|RAM|ram~61\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[22]~8_combout\,
	ena => \FD|RAM|ram~3492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~61_q\);

\FD|RAM|ram~3035\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3035_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~125_q\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~61_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~125_q\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~61_q\,
	combout => \FD|RAM|ram~3035_combout\);

\FD|RAM|ram~157\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[22]~8_combout\,
	ena => \FD|RAM|ram~3493_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~157_q\);

\FD|RAM|ram~3036\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3036_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~3035_combout\ & ((\FD|RAM|ram~157_q\))) # (!\FD|RAM|ram~3035_combout\ & (\FD|RAM|ram~93_q\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~3035_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~93_q\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~3035_combout\,
	datad => \FD|RAM|ram~157_q\,
	combout => \FD|RAM|ram~3036_combout\);

\FD|RAM|ram~3037\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3037_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~3034_combout\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~3036_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~3034_combout\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~3036_combout\,
	combout => \FD|RAM|ram~3037_combout\);

\FD|RAM|ram~509\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[22]~8_combout\,
	ena => \FD|RAM|ram~3494_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~509_q\);

\FD|RAM|ram~477\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[22]~8_combout\,
	ena => \FD|RAM|ram~3495_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~477_q\);

\FD|RAM|ram~445\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[22]~8_combout\,
	ena => \FD|RAM|ram~3496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~445_q\);

\FD|RAM|ram~3038\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3038_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~477_q\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~445_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~477_q\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~445_q\,
	combout => \FD|RAM|ram~3038_combout\);

\FD|RAM|ram~541\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[22]~8_combout\,
	ena => \FD|RAM|ram~3497_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~541_q\);

\FD|RAM|ram~3039\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3039_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~3038_combout\ & ((\FD|RAM|ram~541_q\))) # (!\FD|RAM|ram~3038_combout\ & (\FD|RAM|ram~509_q\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~3038_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~509_q\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~3038_combout\,
	datad => \FD|RAM|ram~541_q\,
	combout => \FD|RAM|ram~3039_combout\);

\FD|RAM|ram~3040\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3040_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~3037_combout\ & ((\FD|RAM|ram~3039_combout\))) # (!\FD|RAM|ram~3037_combout\ & (\FD|RAM|ram~3032_combout\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~3037_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3032_combout\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~3037_combout\,
	datad => \FD|RAM|ram~3039_combout\,
	combout => \FD|RAM|ram~3040_combout\);

\FD|RAM|ram~3041\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3041_combout\ = (\FD|ULA|Add2~24_combout\ & (((\FD|ULA|Add2~21_combout\)))) # (!\FD|ULA|Add2~24_combout\ & ((\FD|ULA|Add2~21_combout\ & (\FD|RAM|ram~3030_combout\)) # (!\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~3040_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~24_combout\,
	datab => \FD|RAM|ram~3030_combout\,
	datac => \FD|ULA|Add2~21_combout\,
	datad => \FD|RAM|ram~3040_combout\,
	combout => \FD|RAM|ram~3041_combout\);

\FD|RAM|ram~1789\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[22]~8_combout\,
	ena => \FD|RAM|ram~3499_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1789_q\);

\FD|RAM|ram~1917\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[22]~8_combout\,
	ena => \FD|RAM|ram~3500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1917_q\);

\FD|RAM|ram~1661\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[22]~8_combout\,
	ena => \FD|RAM|ram~3501_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1661_q\);

\FD|RAM|ram~3042\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3042_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~1917_q\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~1661_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~1917_q\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~1661_q\,
	combout => \FD|RAM|ram~3042_combout\);

\FD|RAM|ram~2045\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[22]~8_combout\,
	ena => \FD|RAM|ram~3502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~2045_q\);

\FD|RAM|ram~3043\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3043_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~3042_combout\ & ((\FD|RAM|ram~2045_q\))) # (!\FD|RAM|ram~3042_combout\ & (\FD|RAM|ram~1789_q\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~3042_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1789_q\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~3042_combout\,
	datad => \FD|RAM|ram~2045_q\,
	combout => \FD|RAM|ram~3043_combout\);

\FD|RAM|ram~1885\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[22]~8_combout\,
	ena => \FD|RAM|ram~3503_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1885_q\);

\FD|RAM|ram~1757\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[22]~8_combout\,
	ena => \FD|RAM|ram~3504_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1757_q\);

\FD|RAM|ram~1629\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[22]~8_combout\,
	ena => \FD|RAM|ram~3505_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1629_q\);

\FD|RAM|ram~3044\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3044_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~1757_q\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~1629_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~1757_q\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~1629_q\,
	combout => \FD|RAM|ram~3044_combout\);

\FD|RAM|ram~2013\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[22]~8_combout\,
	ena => \FD|RAM|ram~3506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~2013_q\);

\FD|RAM|ram~3045\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3045_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~3044_combout\ & ((\FD|RAM|ram~2013_q\))) # (!\FD|RAM|ram~3044_combout\ & (\FD|RAM|ram~1885_q\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~3044_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1885_q\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~3044_combout\,
	datad => \FD|RAM|ram~2013_q\,
	combout => \FD|RAM|ram~3045_combout\);

\FD|RAM|ram~1725\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[22]~8_combout\,
	ena => \FD|RAM|ram~3507_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1725_q\);

\FD|RAM|ram~1853\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[22]~8_combout\,
	ena => \FD|RAM|ram~3508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1853_q\);

\FD|RAM|ram~1597\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[22]~8_combout\,
	ena => \FD|RAM|ram~3509_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1597_q\);

\FD|RAM|ram~3046\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3046_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~1853_q\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~1597_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~1853_q\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~1597_q\,
	combout => \FD|RAM|ram~3046_combout\);

\FD|RAM|ram~1981\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[22]~8_combout\,
	ena => \FD|RAM|ram~3510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1981_q\);

\FD|RAM|ram~3047\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3047_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~3046_combout\ & ((\FD|RAM|ram~1981_q\))) # (!\FD|RAM|ram~3046_combout\ & (\FD|RAM|ram~1725_q\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~3046_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1725_q\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~3046_combout\,
	datad => \FD|RAM|ram~1981_q\,
	combout => \FD|RAM|ram~3047_combout\);

\FD|RAM|ram~3048\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3048_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~3045_combout\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~3047_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~3045_combout\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~3047_combout\,
	combout => \FD|RAM|ram~3048_combout\);

\FD|RAM|ram~1949\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[22]~8_combout\,
	ena => \FD|RAM|ram~3511_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1949_q\);

\FD|RAM|ram~1821\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[22]~8_combout\,
	ena => \FD|RAM|ram~3512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1821_q\);

\FD|RAM|ram~1693\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[22]~8_combout\,
	ena => \FD|RAM|ram~3513_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1693_q\);

\FD|RAM|ram~3049\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3049_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~1821_q\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~1693_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~1821_q\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~1693_q\,
	combout => \FD|RAM|ram~3049_combout\);

\FD|RAM|ram~2077\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[22]~8_combout\,
	ena => \FD|RAM|ram~3514_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~2077_q\);

\FD|RAM|ram~3050\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3050_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~3049_combout\ & ((\FD|RAM|ram~2077_q\))) # (!\FD|RAM|ram~3049_combout\ & (\FD|RAM|ram~1949_q\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~3049_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1949_q\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~3049_combout\,
	datad => \FD|RAM|ram~2077_q\,
	combout => \FD|RAM|ram~3050_combout\);

\FD|RAM|ram~3051\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3051_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~3048_combout\ & ((\FD|RAM|ram~3050_combout\))) # (!\FD|RAM|ram~3048_combout\ & (\FD|RAM|ram~3043_combout\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~3048_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3043_combout\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~3048_combout\,
	datad => \FD|RAM|ram~3050_combout\,
	combout => \FD|RAM|ram~3051_combout\);

\FD|RAM|ram~3052\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3052_combout\ = (\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~3041_combout\ & ((\FD|RAM|ram~3051_combout\))) # (!\FD|RAM|ram~3041_combout\ & (\FD|RAM|ram~3020_combout\)))) # (!\FD|ULA|Add2~24_combout\ & (((\FD|RAM|ram~3041_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3020_combout\,
	datab => \FD|ULA|Add2~24_combout\,
	datac => \FD|RAM|ram~3041_combout\,
	datad => \FD|RAM|ram~3051_combout\,
	combout => \FD|RAM|ram~3052_combout\);

\FD|RAM|ram~1276\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[21]~7_combout\,
	ena => \FD|RAM|ram~3443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1276_q\);

\FD|RAM|ram~764\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[21]~7_combout\,
	ena => \FD|RAM|ram~3470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~764_q\);

\FD|RAM|ram~252\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[21]~7_combout\,
	ena => \FD|RAM|ram~3482_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~252_q\);

\FD|RAM|ram~2969\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2969_combout\ = (\FD|ULA|Add2~24_combout\ & (((\FD|ULA|Add2~21_combout\)))) # (!\FD|ULA|Add2~24_combout\ & ((\FD|ULA|Add2~21_combout\ & (\FD|RAM|ram~764_q\)) # (!\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~252_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~24_combout\,
	datab => \FD|RAM|ram~764_q\,
	datac => \FD|ULA|Add2~21_combout\,
	datad => \FD|RAM|ram~252_q\,
	combout => \FD|RAM|ram~2969_combout\);

\FD|RAM|ram~1788\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[21]~7_combout\,
	ena => \FD|RAM|ram~3499_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1788_q\);

\FD|RAM|ram~2970\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2970_combout\ = (\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~2969_combout\ & ((\FD|RAM|ram~1788_q\))) # (!\FD|RAM|ram~2969_combout\ & (\FD|RAM|ram~1276_q\)))) # (!\FD|ULA|Add2~24_combout\ & (((\FD|RAM|ram~2969_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1276_q\,
	datab => \FD|ULA|Add2~24_combout\,
	datac => \FD|RAM|ram~2969_combout\,
	datad => \FD|RAM|ram~1788_q\,
	combout => \FD|RAM|ram~2970_combout\);

\FD|RAM|ram~732\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[21]~7_combout\,
	ena => \FD|RAM|ram~3465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~732_q\);

\FD|RAM|ram~1244\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[21]~7_combout\,
	ena => \FD|RAM|ram~3441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1244_q\);

\FD|RAM|ram~220\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[21]~7_combout\,
	ena => \FD|RAM|ram~3483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~220_q\);

\FD|RAM|ram~2971\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2971_combout\ = (\FD|ULA|Add2~21_combout\ & (((\FD|ULA|Add2~24_combout\)))) # (!\FD|ULA|Add2~21_combout\ & ((\FD|ULA|Add2~24_combout\ & (\FD|RAM|ram~1244_q\)) # (!\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~220_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~21_combout\,
	datab => \FD|RAM|ram~1244_q\,
	datac => \FD|ULA|Add2~24_combout\,
	datad => \FD|RAM|ram~220_q\,
	combout => \FD|RAM|ram~2971_combout\);

\FD|RAM|ram~1756\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[21]~7_combout\,
	ena => \FD|RAM|ram~3504_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1756_q\);

\FD|RAM|ram~2972\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2972_combout\ = (\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~2971_combout\ & ((\FD|RAM|ram~1756_q\))) # (!\FD|RAM|ram~2971_combout\ & (\FD|RAM|ram~732_q\)))) # (!\FD|ULA|Add2~21_combout\ & (((\FD|RAM|ram~2971_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~732_q\,
	datab => \FD|ULA|Add2~21_combout\,
	datac => \FD|RAM|ram~2971_combout\,
	datad => \FD|RAM|ram~1756_q\,
	combout => \FD|RAM|ram~2972_combout\);

\FD|RAM|ram~1212\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[21]~7_combout\,
	ena => \FD|RAM|ram~3445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1212_q\);

\FD|RAM|ram~700\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[21]~7_combout\,
	ena => \FD|RAM|ram~3474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~700_q\);

\FD|RAM|ram~188\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[21]~7_combout\,
	ena => \FD|RAM|ram~3484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~188_q\);

\FD|RAM|ram~2973\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2973_combout\ = (\FD|ULA|Add2~24_combout\ & (((\FD|ULA|Add2~21_combout\)))) # (!\FD|ULA|Add2~24_combout\ & ((\FD|ULA|Add2~21_combout\ & (\FD|RAM|ram~700_q\)) # (!\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~188_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~24_combout\,
	datab => \FD|RAM|ram~700_q\,
	datac => \FD|ULA|Add2~21_combout\,
	datad => \FD|RAM|ram~188_q\,
	combout => \FD|RAM|ram~2973_combout\);

\FD|RAM|ram~1724\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[21]~7_combout\,
	ena => \FD|RAM|ram~3507_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1724_q\);

\FD|RAM|ram~2974\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2974_combout\ = (\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~2973_combout\ & ((\FD|RAM|ram~1724_q\))) # (!\FD|RAM|ram~2973_combout\ & (\FD|RAM|ram~1212_q\)))) # (!\FD|ULA|Add2~24_combout\ & (((\FD|RAM|ram~2973_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1212_q\,
	datab => \FD|ULA|Add2~24_combout\,
	datac => \FD|RAM|ram~2973_combout\,
	datad => \FD|RAM|ram~1724_q\,
	combout => \FD|RAM|ram~2974_combout\);

\FD|RAM|ram~2975\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2975_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~2972_combout\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~2974_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~2972_combout\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~2974_combout\,
	combout => \FD|RAM|ram~2975_combout\);

\FD|RAM|ram~796\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[21]~7_combout\,
	ena => \FD|RAM|ram~3477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~796_q\);

\FD|RAM|ram~1308\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[21]~7_combout\,
	ena => \FD|RAM|ram~3447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1308_q\);

\FD|RAM|ram~284\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[21]~7_combout\,
	ena => \FD|RAM|ram~3485_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~284_q\);

\FD|RAM|ram~2976\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2976_combout\ = (\FD|ULA|Add2~21_combout\ & (((\FD|ULA|Add2~24_combout\)))) # (!\FD|ULA|Add2~21_combout\ & ((\FD|ULA|Add2~24_combout\ & (\FD|RAM|ram~1308_q\)) # (!\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~284_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~21_combout\,
	datab => \FD|RAM|ram~1308_q\,
	datac => \FD|ULA|Add2~24_combout\,
	datad => \FD|RAM|ram~284_q\,
	combout => \FD|RAM|ram~2976_combout\);

\FD|RAM|ram~1820\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[21]~7_combout\,
	ena => \FD|RAM|ram~3512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1820_q\);

\FD|RAM|ram~2977\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2977_combout\ = (\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~2976_combout\ & ((\FD|RAM|ram~1820_q\))) # (!\FD|RAM|ram~2976_combout\ & (\FD|RAM|ram~796_q\)))) # (!\FD|ULA|Add2~21_combout\ & (((\FD|RAM|ram~2976_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~796_q\,
	datab => \FD|ULA|Add2~21_combout\,
	datac => \FD|RAM|ram~2976_combout\,
	datad => \FD|RAM|ram~1820_q\,
	combout => \FD|RAM|ram~2977_combout\);

\FD|RAM|ram~2978\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2978_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~2975_combout\ & ((\FD|RAM|ram~2977_combout\))) # (!\FD|RAM|ram~2975_combout\ & (\FD|RAM|ram~2970_combout\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~2975_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2970_combout\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~2975_combout\,
	datad => \FD|RAM|ram~2977_combout\,
	combout => \FD|RAM|ram~2978_combout\);

\FD|RAM|ram~860\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[21]~7_combout\,
	ena => \FD|RAM|ram~3466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~860_q\);

\FD|RAM|ram~1372\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[21]~7_combout\,
	ena => \FD|RAM|ram~3435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1372_q\);

\FD|RAM|ram~348\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[21]~7_combout\,
	ena => \FD|RAM|ram~3486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~348_q\);

\FD|RAM|ram~2979\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2979_combout\ = (\FD|ULA|Add2~21_combout\ & (((\FD|ULA|Add2~24_combout\)))) # (!\FD|ULA|Add2~21_combout\ & ((\FD|ULA|Add2~24_combout\ & (\FD|RAM|ram~1372_q\)) # (!\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~348_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~21_combout\,
	datab => \FD|RAM|ram~1372_q\,
	datac => \FD|ULA|Add2~24_combout\,
	datad => \FD|RAM|ram~348_q\,
	combout => \FD|RAM|ram~2979_combout\);

\FD|RAM|ram~1884\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[21]~7_combout\,
	ena => \FD|RAM|ram~3503_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1884_q\);

\FD|RAM|ram~2980\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2980_combout\ = (\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~2979_combout\ & ((\FD|RAM|ram~1884_q\))) # (!\FD|RAM|ram~2979_combout\ & (\FD|RAM|ram~860_q\)))) # (!\FD|ULA|Add2~21_combout\ & (((\FD|RAM|ram~2979_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~860_q\,
	datab => \FD|ULA|Add2~21_combout\,
	datac => \FD|RAM|ram~2979_combout\,
	datad => \FD|RAM|ram~1884_q\,
	combout => \FD|RAM|ram~2980_combout\);

\FD|RAM|ram~1404\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[21]~7_combout\,
	ena => \FD|RAM|ram~3433_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1404_q\);

\FD|RAM|ram~892\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[21]~7_combout\,
	ena => \FD|RAM|ram~3469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~892_q\);

\FD|RAM|ram~380\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[21]~7_combout\,
	ena => \FD|RAM|ram~3487_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~380_q\);

\FD|RAM|ram~2981\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2981_combout\ = (\FD|ULA|Add2~24_combout\ & (((\FD|ULA|Add2~21_combout\)))) # (!\FD|ULA|Add2~24_combout\ & ((\FD|ULA|Add2~21_combout\ & (\FD|RAM|ram~892_q\)) # (!\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~380_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~24_combout\,
	datab => \FD|RAM|ram~892_q\,
	datac => \FD|ULA|Add2~21_combout\,
	datad => \FD|RAM|ram~380_q\,
	combout => \FD|RAM|ram~2981_combout\);

\FD|RAM|ram~1916\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[21]~7_combout\,
	ena => \FD|RAM|ram~3500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1916_q\);

\FD|RAM|ram~2982\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2982_combout\ = (\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~2981_combout\ & ((\FD|RAM|ram~1916_q\))) # (!\FD|RAM|ram~2981_combout\ & (\FD|RAM|ram~1404_q\)))) # (!\FD|ULA|Add2~24_combout\ & (((\FD|RAM|ram~2981_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1404_q\,
	datab => \FD|ULA|Add2~24_combout\,
	datac => \FD|RAM|ram~2981_combout\,
	datad => \FD|RAM|ram~1916_q\,
	combout => \FD|RAM|ram~2982_combout\);

\FD|RAM|ram~1340\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[21]~7_combout\,
	ena => \FD|RAM|ram~3437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1340_q\);

\FD|RAM|ram~828\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[21]~7_combout\,
	ena => \FD|RAM|ram~3473_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~828_q\);

\FD|RAM|ram~316\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[21]~7_combout\,
	ena => \FD|RAM|ram~3488_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~316_q\);

\FD|RAM|ram~2983\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2983_combout\ = (\FD|ULA|Add2~24_combout\ & (((\FD|ULA|Add2~21_combout\)))) # (!\FD|ULA|Add2~24_combout\ & ((\FD|ULA|Add2~21_combout\ & (\FD|RAM|ram~828_q\)) # (!\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~316_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~24_combout\,
	datab => \FD|RAM|ram~828_q\,
	datac => \FD|ULA|Add2~21_combout\,
	datad => \FD|RAM|ram~316_q\,
	combout => \FD|RAM|ram~2983_combout\);

\FD|RAM|ram~1852\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[21]~7_combout\,
	ena => \FD|RAM|ram~3508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1852_q\);

\FD|RAM|ram~2984\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2984_combout\ = (\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~2983_combout\ & ((\FD|RAM|ram~1852_q\))) # (!\FD|RAM|ram~2983_combout\ & (\FD|RAM|ram~1340_q\)))) # (!\FD|ULA|Add2~24_combout\ & (((\FD|RAM|ram~2983_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1340_q\,
	datab => \FD|ULA|Add2~24_combout\,
	datac => \FD|RAM|ram~2983_combout\,
	datad => \FD|RAM|ram~1852_q\,
	combout => \FD|RAM|ram~2984_combout\);

\FD|RAM|ram~2985\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2985_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~2982_combout\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~2984_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~2982_combout\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~2984_combout\,
	combout => \FD|RAM|ram~2985_combout\);

\FD|RAM|ram~924\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[21]~7_combout\,
	ena => \FD|RAM|ram~3478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~924_q\);

\FD|RAM|ram~1436\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[21]~7_combout\,
	ena => \FD|RAM|ram~3439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1436_q\);

\FD|RAM|ram~412\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[21]~7_combout\,
	ena => \FD|RAM|ram~3489_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~412_q\);

\FD|RAM|ram~2986\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2986_combout\ = (\FD|ULA|Add2~21_combout\ & (((\FD|ULA|Add2~24_combout\)))) # (!\FD|ULA|Add2~21_combout\ & ((\FD|ULA|Add2~24_combout\ & (\FD|RAM|ram~1436_q\)) # (!\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~412_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~21_combout\,
	datab => \FD|RAM|ram~1436_q\,
	datac => \FD|ULA|Add2~24_combout\,
	datad => \FD|RAM|ram~412_q\,
	combout => \FD|RAM|ram~2986_combout\);

\FD|RAM|ram~1948\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[21]~7_combout\,
	ena => \FD|RAM|ram~3511_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1948_q\);

\FD|RAM|ram~2987\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2987_combout\ = (\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~2986_combout\ & ((\FD|RAM|ram~1948_q\))) # (!\FD|RAM|ram~2986_combout\ & (\FD|RAM|ram~924_q\)))) # (!\FD|ULA|Add2~21_combout\ & (((\FD|RAM|ram~2986_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~924_q\,
	datab => \FD|ULA|Add2~21_combout\,
	datac => \FD|RAM|ram~2986_combout\,
	datad => \FD|RAM|ram~1948_q\,
	combout => \FD|RAM|ram~2987_combout\);

\FD|RAM|ram~2988\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2988_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~2985_combout\ & ((\FD|RAM|ram~2987_combout\))) # (!\FD|RAM|ram~2985_combout\ & (\FD|RAM|ram~2980_combout\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~2985_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2980_combout\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~2985_combout\,
	datad => \FD|RAM|ram~2987_combout\,
	combout => \FD|RAM|ram~2988_combout\);

\FD|RAM|ram~604\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[21]~7_combout\,
	ena => \FD|RAM|ram~3467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~604_q\);

\FD|RAM|ram~1116\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[21]~7_combout\,
	ena => \FD|RAM|ram~3451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1116_q\);

\FD|RAM|ram~92\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[21]~7_combout\,
	ena => \FD|RAM|ram~3490_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~92_q\);

\FD|RAM|ram~2989\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2989_combout\ = (\FD|ULA|Add2~21_combout\ & (((\FD|ULA|Add2~24_combout\)))) # (!\FD|ULA|Add2~21_combout\ & ((\FD|ULA|Add2~24_combout\ & (\FD|RAM|ram~1116_q\)) # (!\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~92_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~21_combout\,
	datab => \FD|RAM|ram~1116_q\,
	datac => \FD|ULA|Add2~24_combout\,
	datad => \FD|RAM|ram~92_q\,
	combout => \FD|RAM|ram~2989_combout\);

\FD|RAM|ram~1628\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[21]~7_combout\,
	ena => \FD|RAM|ram~3505_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1628_q\);

\FD|RAM|ram~2990\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2990_combout\ = (\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~2989_combout\ & ((\FD|RAM|ram~1628_q\))) # (!\FD|RAM|ram~2989_combout\ & (\FD|RAM|ram~604_q\)))) # (!\FD|ULA|Add2~21_combout\ & (((\FD|RAM|ram~2989_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~604_q\,
	datab => \FD|ULA|Add2~21_combout\,
	datac => \FD|RAM|ram~2989_combout\,
	datad => \FD|RAM|ram~1628_q\,
	combout => \FD|RAM|ram~2990_combout\);

\FD|RAM|ram~1148\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[21]~7_combout\,
	ena => \FD|RAM|ram~3449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1148_q\);

\FD|RAM|ram~636\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[21]~7_combout\,
	ena => \FD|RAM|ram~3471_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~636_q\);

\FD|RAM|ram~124\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[21]~7_combout\,
	ena => \FD|RAM|ram~3491_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~124_q\);

\FD|RAM|ram~2991\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2991_combout\ = (\FD|ULA|Add2~24_combout\ & (((\FD|ULA|Add2~21_combout\)))) # (!\FD|ULA|Add2~24_combout\ & ((\FD|ULA|Add2~21_combout\ & (\FD|RAM|ram~636_q\)) # (!\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~124_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~24_combout\,
	datab => \FD|RAM|ram~636_q\,
	datac => \FD|ULA|Add2~21_combout\,
	datad => \FD|RAM|ram~124_q\,
	combout => \FD|RAM|ram~2991_combout\);

\FD|RAM|ram~1660\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[21]~7_combout\,
	ena => \FD|RAM|ram~3501_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1660_q\);

\FD|RAM|ram~2992\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2992_combout\ = (\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~2991_combout\ & ((\FD|RAM|ram~1660_q\))) # (!\FD|RAM|ram~2991_combout\ & (\FD|RAM|ram~1148_q\)))) # (!\FD|ULA|Add2~24_combout\ & (((\FD|RAM|ram~2991_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1148_q\,
	datab => \FD|ULA|Add2~24_combout\,
	datac => \FD|RAM|ram~2991_combout\,
	datad => \FD|RAM|ram~1660_q\,
	combout => \FD|RAM|ram~2992_combout\);

\FD|RAM|ram~1084\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[21]~7_combout\,
	ena => \FD|RAM|ram~3453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1084_q\);

\FD|RAM|ram~572\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[21]~7_combout\,
	ena => \FD|RAM|ram~3475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~572_q\);

\FD|RAM|ram~60\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[21]~7_combout\,
	ena => \FD|RAM|ram~3492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~60_q\);

\FD|RAM|ram~2993\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2993_combout\ = (\FD|ULA|Add2~24_combout\ & (((\FD|ULA|Add2~21_combout\)))) # (!\FD|ULA|Add2~24_combout\ & ((\FD|ULA|Add2~21_combout\ & (\FD|RAM|ram~572_q\)) # (!\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~60_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~24_combout\,
	datab => \FD|RAM|ram~572_q\,
	datac => \FD|ULA|Add2~21_combout\,
	datad => \FD|RAM|ram~60_q\,
	combout => \FD|RAM|ram~2993_combout\);

\FD|RAM|ram~1596\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[21]~7_combout\,
	ena => \FD|RAM|ram~3509_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1596_q\);

\FD|RAM|ram~2994\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2994_combout\ = (\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~2993_combout\ & ((\FD|RAM|ram~1596_q\))) # (!\FD|RAM|ram~2993_combout\ & (\FD|RAM|ram~1084_q\)))) # (!\FD|ULA|Add2~24_combout\ & (((\FD|RAM|ram~2993_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1084_q\,
	datab => \FD|ULA|Add2~24_combout\,
	datac => \FD|RAM|ram~2993_combout\,
	datad => \FD|RAM|ram~1596_q\,
	combout => \FD|RAM|ram~2994_combout\);

\FD|RAM|ram~2995\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2995_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~2992_combout\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~2994_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~2992_combout\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~2994_combout\,
	combout => \FD|RAM|ram~2995_combout\);

\FD|RAM|ram~668\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[21]~7_combout\,
	ena => \FD|RAM|ram~3479_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~668_q\);

\FD|RAM|ram~1180\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[21]~7_combout\,
	ena => \FD|RAM|ram~3455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1180_q\);

\FD|RAM|ram~156\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[21]~7_combout\,
	ena => \FD|RAM|ram~3493_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~156_q\);

\FD|RAM|ram~2996\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2996_combout\ = (\FD|ULA|Add2~21_combout\ & (((\FD|ULA|Add2~24_combout\)))) # (!\FD|ULA|Add2~21_combout\ & ((\FD|ULA|Add2~24_combout\ & (\FD|RAM|ram~1180_q\)) # (!\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~156_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~21_combout\,
	datab => \FD|RAM|ram~1180_q\,
	datac => \FD|ULA|Add2~24_combout\,
	datad => \FD|RAM|ram~156_q\,
	combout => \FD|RAM|ram~2996_combout\);

\FD|RAM|ram~1692\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[21]~7_combout\,
	ena => \FD|RAM|ram~3513_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1692_q\);

\FD|RAM|ram~2997\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2997_combout\ = (\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~2996_combout\ & ((\FD|RAM|ram~1692_q\))) # (!\FD|RAM|ram~2996_combout\ & (\FD|RAM|ram~668_q\)))) # (!\FD|ULA|Add2~21_combout\ & (((\FD|RAM|ram~2996_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~668_q\,
	datab => \FD|ULA|Add2~21_combout\,
	datac => \FD|RAM|ram~2996_combout\,
	datad => \FD|RAM|ram~1692_q\,
	combout => \FD|RAM|ram~2997_combout\);

\FD|RAM|ram~2998\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2998_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~2995_combout\ & ((\FD|RAM|ram~2997_combout\))) # (!\FD|RAM|ram~2995_combout\ & (\FD|RAM|ram~2990_combout\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~2995_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2990_combout\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~2995_combout\,
	datad => \FD|RAM|ram~2997_combout\,
	combout => \FD|RAM|ram~2998_combout\);

\FD|RAM|ram~2999\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2999_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~2988_combout\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2998_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~2988_combout\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~2998_combout\,
	combout => \FD|RAM|ram~2999_combout\);

\FD|RAM|ram~1532\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[21]~7_combout\,
	ena => \FD|RAM|ram~3459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1532_q\);

\FD|RAM|ram~1020\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[21]~7_combout\,
	ena => \FD|RAM|ram~3472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1020_q\);

\FD|RAM|ram~508\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[21]~7_combout\,
	ena => \FD|RAM|ram~3494_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~508_q\);

\FD|RAM|ram~3000\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3000_combout\ = (\FD|ULA|Add2~24_combout\ & (((\FD|ULA|Add2~21_combout\)))) # (!\FD|ULA|Add2~24_combout\ & ((\FD|ULA|Add2~21_combout\ & (\FD|RAM|ram~1020_q\)) # (!\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~508_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~24_combout\,
	datab => \FD|RAM|ram~1020_q\,
	datac => \FD|ULA|Add2~21_combout\,
	datad => \FD|RAM|ram~508_q\,
	combout => \FD|RAM|ram~3000_combout\);

\FD|RAM|ram~2044\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[21]~7_combout\,
	ena => \FD|RAM|ram~3502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~2044_q\);

\FD|RAM|ram~3001\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3001_combout\ = (\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~3000_combout\ & ((\FD|RAM|ram~2044_q\))) # (!\FD|RAM|ram~3000_combout\ & (\FD|RAM|ram~1532_q\)))) # (!\FD|ULA|Add2~24_combout\ & (((\FD|RAM|ram~3000_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1532_q\,
	datab => \FD|ULA|Add2~24_combout\,
	datac => \FD|RAM|ram~3000_combout\,
	datad => \FD|RAM|ram~2044_q\,
	combout => \FD|RAM|ram~3001_combout\);

\FD|RAM|ram~988\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[21]~7_combout\,
	ena => \FD|RAM|ram~3468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~988_q\);

\FD|RAM|ram~1500\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[21]~7_combout\,
	ena => \FD|RAM|ram~3457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1500_q\);

\FD|RAM|ram~476\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[21]~7_combout\,
	ena => \FD|RAM|ram~3495_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~476_q\);

\FD|RAM|ram~3002\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3002_combout\ = (\FD|ULA|Add2~21_combout\ & (((\FD|ULA|Add2~24_combout\)))) # (!\FD|ULA|Add2~21_combout\ & ((\FD|ULA|Add2~24_combout\ & (\FD|RAM|ram~1500_q\)) # (!\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~476_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~21_combout\,
	datab => \FD|RAM|ram~1500_q\,
	datac => \FD|ULA|Add2~24_combout\,
	datad => \FD|RAM|ram~476_q\,
	combout => \FD|RAM|ram~3002_combout\);

\FD|RAM|ram~2012\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[21]~7_combout\,
	ena => \FD|RAM|ram~3506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~2012_q\);

\FD|RAM|ram~3003\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3003_combout\ = (\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~3002_combout\ & ((\FD|RAM|ram~2012_q\))) # (!\FD|RAM|ram~3002_combout\ & (\FD|RAM|ram~988_q\)))) # (!\FD|ULA|Add2~21_combout\ & (((\FD|RAM|ram~3002_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~988_q\,
	datab => \FD|ULA|Add2~21_combout\,
	datac => \FD|RAM|ram~3002_combout\,
	datad => \FD|RAM|ram~2012_q\,
	combout => \FD|RAM|ram~3003_combout\);

\FD|RAM|ram~1468\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[21]~7_combout\,
	ena => \FD|RAM|ram~3461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1468_q\);

\FD|RAM|ram~956\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[21]~7_combout\,
	ena => \FD|RAM|ram~3476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~956_q\);

\FD|RAM|ram~444\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[21]~7_combout\,
	ena => \FD|RAM|ram~3496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~444_q\);

\FD|RAM|ram~3004\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3004_combout\ = (\FD|ULA|Add2~24_combout\ & (((\FD|ULA|Add2~21_combout\)))) # (!\FD|ULA|Add2~24_combout\ & ((\FD|ULA|Add2~21_combout\ & (\FD|RAM|ram~956_q\)) # (!\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~444_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~24_combout\,
	datab => \FD|RAM|ram~956_q\,
	datac => \FD|ULA|Add2~21_combout\,
	datad => \FD|RAM|ram~444_q\,
	combout => \FD|RAM|ram~3004_combout\);

\FD|RAM|ram~1980\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[21]~7_combout\,
	ena => \FD|RAM|ram~3510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1980_q\);

\FD|RAM|ram~3005\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3005_combout\ = (\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~3004_combout\ & ((\FD|RAM|ram~1980_q\))) # (!\FD|RAM|ram~3004_combout\ & (\FD|RAM|ram~1468_q\)))) # (!\FD|ULA|Add2~24_combout\ & (((\FD|RAM|ram~3004_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1468_q\,
	datab => \FD|ULA|Add2~24_combout\,
	datac => \FD|RAM|ram~3004_combout\,
	datad => \FD|RAM|ram~1980_q\,
	combout => \FD|RAM|ram~3005_combout\);

\FD|RAM|ram~3006\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3006_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~3003_combout\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~3005_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~3003_combout\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~3005_combout\,
	combout => \FD|RAM|ram~3006_combout\);

\FD|RAM|ram~1052\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[21]~7_combout\,
	ena => \FD|RAM|ram~3480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1052_q\);

\FD|RAM|ram~1564\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[21]~7_combout\,
	ena => \FD|RAM|ram~3463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1564_q\);

\FD|RAM|ram~540\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[21]~7_combout\,
	ena => \FD|RAM|ram~3497_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~540_q\);

\FD|RAM|ram~3007\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3007_combout\ = (\FD|ULA|Add2~21_combout\ & (((\FD|ULA|Add2~24_combout\)))) # (!\FD|ULA|Add2~21_combout\ & ((\FD|ULA|Add2~24_combout\ & (\FD|RAM|ram~1564_q\)) # (!\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~540_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~21_combout\,
	datab => \FD|RAM|ram~1564_q\,
	datac => \FD|ULA|Add2~24_combout\,
	datad => \FD|RAM|ram~540_q\,
	combout => \FD|RAM|ram~3007_combout\);

\FD|RAM|ram~2076\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[21]~7_combout\,
	ena => \FD|RAM|ram~3514_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~2076_q\);

\FD|RAM|ram~3008\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3008_combout\ = (\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~3007_combout\ & ((\FD|RAM|ram~2076_q\))) # (!\FD|RAM|ram~3007_combout\ & (\FD|RAM|ram~1052_q\)))) # (!\FD|ULA|Add2~21_combout\ & (((\FD|RAM|ram~3007_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1052_q\,
	datab => \FD|ULA|Add2~21_combout\,
	datac => \FD|RAM|ram~3007_combout\,
	datad => \FD|RAM|ram~2076_q\,
	combout => \FD|RAM|ram~3008_combout\);

\FD|RAM|ram~3009\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3009_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~3006_combout\ & ((\FD|RAM|ram~3008_combout\))) # (!\FD|RAM|ram~3006_combout\ & (\FD|RAM|ram~3001_combout\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~3006_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3001_combout\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~3006_combout\,
	datad => \FD|RAM|ram~3008_combout\,
	combout => \FD|RAM|ram~3009_combout\);

\FD|RAM|ram~3010\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3010_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2999_combout\ & ((\FD|RAM|ram~3009_combout\))) # (!\FD|RAM|ram~2999_combout\ & (\FD|RAM|ram~2978_combout\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~2999_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2978_combout\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~2999_combout\,
	datad => \FD|RAM|ram~3009_combout\,
	combout => \FD|RAM|ram~3010_combout\);

\FD|RAM|ram~1371\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[20]~6_combout\,
	ena => \FD|RAM|ram~3435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1371_q\);

\FD|RAM|ram~859\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[20]~6_combout\,
	ena => \FD|RAM|ram~3466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~859_q\);

\FD|RAM|ram~347\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[20]~6_combout\,
	ena => \FD|RAM|ram~3486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~347_q\);

\FD|RAM|ram~2927\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2927_combout\ = (\FD|ULA|Add2~24_combout\ & (((\FD|ULA|Add2~21_combout\)))) # (!\FD|ULA|Add2~24_combout\ & ((\FD|ULA|Add2~21_combout\ & (\FD|RAM|ram~859_q\)) # (!\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~347_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~24_combout\,
	datab => \FD|RAM|ram~859_q\,
	datac => \FD|ULA|Add2~21_combout\,
	datad => \FD|RAM|ram~347_q\,
	combout => \FD|RAM|ram~2927_combout\);

\FD|RAM|ram~1883\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[20]~6_combout\,
	ena => \FD|RAM|ram~3503_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1883_q\);

\FD|RAM|ram~2928\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2928_combout\ = (\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~2927_combout\ & ((\FD|RAM|ram~1883_q\))) # (!\FD|RAM|ram~2927_combout\ & (\FD|RAM|ram~1371_q\)))) # (!\FD|ULA|Add2~24_combout\ & (((\FD|RAM|ram~2927_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1371_q\,
	datab => \FD|ULA|Add2~24_combout\,
	datac => \FD|RAM|ram~2927_combout\,
	datad => \FD|RAM|ram~1883_q\,
	combout => \FD|RAM|ram~2928_combout\);

\FD|RAM|ram~731\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[20]~6_combout\,
	ena => \FD|RAM|ram~3465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~731_q\);

\FD|RAM|ram~1243\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[20]~6_combout\,
	ena => \FD|RAM|ram~3441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1243_q\);

\FD|RAM|ram~219\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[20]~6_combout\,
	ena => \FD|RAM|ram~3483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~219_q\);

\FD|RAM|ram~2929\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2929_combout\ = (\FD|ULA|Add2~21_combout\ & (((\FD|ULA|Add2~24_combout\)))) # (!\FD|ULA|Add2~21_combout\ & ((\FD|ULA|Add2~24_combout\ & (\FD|RAM|ram~1243_q\)) # (!\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~219_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~21_combout\,
	datab => \FD|RAM|ram~1243_q\,
	datac => \FD|ULA|Add2~24_combout\,
	datad => \FD|RAM|ram~219_q\,
	combout => \FD|RAM|ram~2929_combout\);

\FD|RAM|ram~1755\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[20]~6_combout\,
	ena => \FD|RAM|ram~3504_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1755_q\);

\FD|RAM|ram~2930\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2930_combout\ = (\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~2929_combout\ & ((\FD|RAM|ram~1755_q\))) # (!\FD|RAM|ram~2929_combout\ & (\FD|RAM|ram~731_q\)))) # (!\FD|ULA|Add2~21_combout\ & (((\FD|RAM|ram~2929_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~731_q\,
	datab => \FD|ULA|Add2~21_combout\,
	datac => \FD|RAM|ram~2929_combout\,
	datad => \FD|RAM|ram~1755_q\,
	combout => \FD|RAM|ram~2930_combout\);

\FD|RAM|ram~1115\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[20]~6_combout\,
	ena => \FD|RAM|ram~3451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1115_q\);

\FD|RAM|ram~603\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[20]~6_combout\,
	ena => \FD|RAM|ram~3467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~603_q\);

\FD|RAM|ram~91\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[20]~6_combout\,
	ena => \FD|RAM|ram~3490_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~91_q\);

\FD|RAM|ram~2931\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2931_combout\ = (\FD|ULA|Add2~24_combout\ & (((\FD|ULA|Add2~21_combout\)))) # (!\FD|ULA|Add2~24_combout\ & ((\FD|ULA|Add2~21_combout\ & (\FD|RAM|ram~603_q\)) # (!\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~91_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~24_combout\,
	datab => \FD|RAM|ram~603_q\,
	datac => \FD|ULA|Add2~21_combout\,
	datad => \FD|RAM|ram~91_q\,
	combout => \FD|RAM|ram~2931_combout\);

\FD|RAM|ram~1627\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[20]~6_combout\,
	ena => \FD|RAM|ram~3505_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1627_q\);

\FD|RAM|ram~2932\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2932_combout\ = (\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~2931_combout\ & ((\FD|RAM|ram~1627_q\))) # (!\FD|RAM|ram~2931_combout\ & (\FD|RAM|ram~1115_q\)))) # (!\FD|ULA|Add2~24_combout\ & (((\FD|RAM|ram~2931_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1115_q\,
	datab => \FD|ULA|Add2~24_combout\,
	datac => \FD|RAM|ram~2931_combout\,
	datad => \FD|RAM|ram~1627_q\,
	combout => \FD|RAM|ram~2932_combout\);

\FD|RAM|ram~2933\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2933_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~2930_combout\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2932_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~2930_combout\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~2932_combout\,
	combout => \FD|RAM|ram~2933_combout\);

\FD|RAM|ram~987\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[20]~6_combout\,
	ena => \FD|RAM|ram~3468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~987_q\);

\FD|RAM|ram~1499\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[20]~6_combout\,
	ena => \FD|RAM|ram~3457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1499_q\);

\FD|RAM|ram~475\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[20]~6_combout\,
	ena => \FD|RAM|ram~3495_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~475_q\);

\FD|RAM|ram~2934\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2934_combout\ = (\FD|ULA|Add2~21_combout\ & (((\FD|ULA|Add2~24_combout\)))) # (!\FD|ULA|Add2~21_combout\ & ((\FD|ULA|Add2~24_combout\ & (\FD|RAM|ram~1499_q\)) # (!\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~475_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~21_combout\,
	datab => \FD|RAM|ram~1499_q\,
	datac => \FD|ULA|Add2~24_combout\,
	datad => \FD|RAM|ram~475_q\,
	combout => \FD|RAM|ram~2934_combout\);

\FD|RAM|ram~2011\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[20]~6_combout\,
	ena => \FD|RAM|ram~3506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~2011_q\);

\FD|RAM|ram~2935\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2935_combout\ = (\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~2934_combout\ & ((\FD|RAM|ram~2011_q\))) # (!\FD|RAM|ram~2934_combout\ & (\FD|RAM|ram~987_q\)))) # (!\FD|ULA|Add2~21_combout\ & (((\FD|RAM|ram~2934_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~987_q\,
	datab => \FD|ULA|Add2~21_combout\,
	datac => \FD|RAM|ram~2934_combout\,
	datad => \FD|RAM|ram~2011_q\,
	combout => \FD|RAM|ram~2935_combout\);

\FD|RAM|ram~2936\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2936_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2933_combout\ & ((\FD|RAM|ram~2935_combout\))) # (!\FD|RAM|ram~2933_combout\ & (\FD|RAM|ram~2928_combout\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~2933_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2928_combout\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~2933_combout\,
	datad => \FD|RAM|ram~2935_combout\,
	combout => \FD|RAM|ram~2936_combout\);

\FD|RAM|ram~763\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[20]~6_combout\,
	ena => \FD|RAM|ram~3470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~763_q\);

\FD|RAM|ram~1275\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[20]~6_combout\,
	ena => \FD|RAM|ram~3443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1275_q\);

\FD|RAM|ram~251\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[20]~6_combout\,
	ena => \FD|RAM|ram~3482_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~251_q\);

\FD|RAM|ram~2937\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2937_combout\ = (\FD|ULA|Add2~21_combout\ & (((\FD|ULA|Add2~24_combout\)))) # (!\FD|ULA|Add2~21_combout\ & ((\FD|ULA|Add2~24_combout\ & (\FD|RAM|ram~1275_q\)) # (!\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~251_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~21_combout\,
	datab => \FD|RAM|ram~1275_q\,
	datac => \FD|ULA|Add2~24_combout\,
	datad => \FD|RAM|ram~251_q\,
	combout => \FD|RAM|ram~2937_combout\);

\FD|RAM|ram~1787\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[20]~6_combout\,
	ena => \FD|RAM|ram~3499_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1787_q\);

\FD|RAM|ram~2938\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2938_combout\ = (\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~2937_combout\ & ((\FD|RAM|ram~1787_q\))) # (!\FD|RAM|ram~2937_combout\ & (\FD|RAM|ram~763_q\)))) # (!\FD|ULA|Add2~21_combout\ & (((\FD|RAM|ram~2937_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~763_q\,
	datab => \FD|ULA|Add2~21_combout\,
	datac => \FD|RAM|ram~2937_combout\,
	datad => \FD|RAM|ram~1787_q\,
	combout => \FD|RAM|ram~2938_combout\);

\FD|RAM|ram~1403\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[20]~6_combout\,
	ena => \FD|RAM|ram~3433_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1403_q\);

\FD|RAM|ram~891\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[20]~6_combout\,
	ena => \FD|RAM|ram~3469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~891_q\);

\FD|RAM|ram~379\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[20]~6_combout\,
	ena => \FD|RAM|ram~3487_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~379_q\);

\FD|RAM|ram~2939\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2939_combout\ = (\FD|ULA|Add2~24_combout\ & (((\FD|ULA|Add2~21_combout\)))) # (!\FD|ULA|Add2~24_combout\ & ((\FD|ULA|Add2~21_combout\ & (\FD|RAM|ram~891_q\)) # (!\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~379_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~24_combout\,
	datab => \FD|RAM|ram~891_q\,
	datac => \FD|ULA|Add2~21_combout\,
	datad => \FD|RAM|ram~379_q\,
	combout => \FD|RAM|ram~2939_combout\);

\FD|RAM|ram~1915\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[20]~6_combout\,
	ena => \FD|RAM|ram~3500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1915_q\);

\FD|RAM|ram~2940\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2940_combout\ = (\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~2939_combout\ & ((\FD|RAM|ram~1915_q\))) # (!\FD|RAM|ram~2939_combout\ & (\FD|RAM|ram~1403_q\)))) # (!\FD|ULA|Add2~24_combout\ & (((\FD|RAM|ram~2939_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1403_q\,
	datab => \FD|ULA|Add2~24_combout\,
	datac => \FD|RAM|ram~2939_combout\,
	datad => \FD|RAM|ram~1915_q\,
	combout => \FD|RAM|ram~2940_combout\);

\FD|RAM|ram~1147\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[20]~6_combout\,
	ena => \FD|RAM|ram~3449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1147_q\);

\FD|RAM|ram~635\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[20]~6_combout\,
	ena => \FD|RAM|ram~3471_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~635_q\);

\FD|RAM|ram~123\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[20]~6_combout\,
	ena => \FD|RAM|ram~3491_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~123_q\);

\FD|RAM|ram~2941\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2941_combout\ = (\FD|ULA|Add2~24_combout\ & (((\FD|ULA|Add2~21_combout\)))) # (!\FD|ULA|Add2~24_combout\ & ((\FD|ULA|Add2~21_combout\ & (\FD|RAM|ram~635_q\)) # (!\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~123_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~24_combout\,
	datab => \FD|RAM|ram~635_q\,
	datac => \FD|ULA|Add2~21_combout\,
	datad => \FD|RAM|ram~123_q\,
	combout => \FD|RAM|ram~2941_combout\);

\FD|RAM|ram~1659\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[20]~6_combout\,
	ena => \FD|RAM|ram~3501_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1659_q\);

\FD|RAM|ram~2942\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2942_combout\ = (\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~2941_combout\ & ((\FD|RAM|ram~1659_q\))) # (!\FD|RAM|ram~2941_combout\ & (\FD|RAM|ram~1147_q\)))) # (!\FD|ULA|Add2~24_combout\ & (((\FD|RAM|ram~2941_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1147_q\,
	datab => \FD|ULA|Add2~24_combout\,
	datac => \FD|RAM|ram~2941_combout\,
	datad => \FD|RAM|ram~1659_q\,
	combout => \FD|RAM|ram~2942_combout\);

\FD|RAM|ram~2943\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2943_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~2940_combout\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2942_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~2940_combout\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~2942_combout\,
	combout => \FD|RAM|ram~2943_combout\);

\FD|RAM|ram~1019\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[20]~6_combout\,
	ena => \FD|RAM|ram~3472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1019_q\);

\FD|RAM|ram~1531\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[20]~6_combout\,
	ena => \FD|RAM|ram~3459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1531_q\);

\FD|RAM|ram~507\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[20]~6_combout\,
	ena => \FD|RAM|ram~3494_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~507_q\);

\FD|RAM|ram~2944\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2944_combout\ = (\FD|ULA|Add2~21_combout\ & (((\FD|ULA|Add2~24_combout\)))) # (!\FD|ULA|Add2~21_combout\ & ((\FD|ULA|Add2~24_combout\ & (\FD|RAM|ram~1531_q\)) # (!\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~507_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~21_combout\,
	datab => \FD|RAM|ram~1531_q\,
	datac => \FD|ULA|Add2~24_combout\,
	datad => \FD|RAM|ram~507_q\,
	combout => \FD|RAM|ram~2944_combout\);

\FD|RAM|ram~2043\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[20]~6_combout\,
	ena => \FD|RAM|ram~3502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~2043_q\);

\FD|RAM|ram~2945\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2945_combout\ = (\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~2944_combout\ & ((\FD|RAM|ram~2043_q\))) # (!\FD|RAM|ram~2944_combout\ & (\FD|RAM|ram~1019_q\)))) # (!\FD|ULA|Add2~21_combout\ & (((\FD|RAM|ram~2944_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1019_q\,
	datab => \FD|ULA|Add2~21_combout\,
	datac => \FD|RAM|ram~2944_combout\,
	datad => \FD|RAM|ram~2043_q\,
	combout => \FD|RAM|ram~2945_combout\);

\FD|RAM|ram~2946\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2946_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2943_combout\ & ((\FD|RAM|ram~2945_combout\))) # (!\FD|RAM|ram~2943_combout\ & (\FD|RAM|ram~2938_combout\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~2943_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2938_combout\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~2943_combout\,
	datad => \FD|RAM|ram~2945_combout\,
	combout => \FD|RAM|ram~2946_combout\);

\FD|RAM|ram~699\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[20]~6_combout\,
	ena => \FD|RAM|ram~3474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~699_q\);

\FD|RAM|ram~1211\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[20]~6_combout\,
	ena => \FD|RAM|ram~3445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1211_q\);

\FD|RAM|ram~187\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[20]~6_combout\,
	ena => \FD|RAM|ram~3484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~187_q\);

\FD|RAM|ram~2947\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2947_combout\ = (\FD|ULA|Add2~21_combout\ & (((\FD|ULA|Add2~24_combout\)))) # (!\FD|ULA|Add2~21_combout\ & ((\FD|ULA|Add2~24_combout\ & (\FD|RAM|ram~1211_q\)) # (!\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~187_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~21_combout\,
	datab => \FD|RAM|ram~1211_q\,
	datac => \FD|ULA|Add2~24_combout\,
	datad => \FD|RAM|ram~187_q\,
	combout => \FD|RAM|ram~2947_combout\);

\FD|RAM|ram~1723\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[20]~6_combout\,
	ena => \FD|RAM|ram~3507_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1723_q\);

\FD|RAM|ram~2948\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2948_combout\ = (\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~2947_combout\ & ((\FD|RAM|ram~1723_q\))) # (!\FD|RAM|ram~2947_combout\ & (\FD|RAM|ram~699_q\)))) # (!\FD|ULA|Add2~21_combout\ & (((\FD|RAM|ram~2947_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~699_q\,
	datab => \FD|ULA|Add2~21_combout\,
	datac => \FD|RAM|ram~2947_combout\,
	datad => \FD|RAM|ram~1723_q\,
	combout => \FD|RAM|ram~2948_combout\);

\FD|RAM|ram~1339\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[20]~6_combout\,
	ena => \FD|RAM|ram~3437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1339_q\);

\FD|RAM|ram~827\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[20]~6_combout\,
	ena => \FD|RAM|ram~3473_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~827_q\);

\FD|RAM|ram~315\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[20]~6_combout\,
	ena => \FD|RAM|ram~3488_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~315_q\);

\FD|RAM|ram~2949\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2949_combout\ = (\FD|ULA|Add2~24_combout\ & (((\FD|ULA|Add2~21_combout\)))) # (!\FD|ULA|Add2~24_combout\ & ((\FD|ULA|Add2~21_combout\ & (\FD|RAM|ram~827_q\)) # (!\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~315_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~24_combout\,
	datab => \FD|RAM|ram~827_q\,
	datac => \FD|ULA|Add2~21_combout\,
	datad => \FD|RAM|ram~315_q\,
	combout => \FD|RAM|ram~2949_combout\);

\FD|RAM|ram~1851\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[20]~6_combout\,
	ena => \FD|RAM|ram~3508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1851_q\);

\FD|RAM|ram~2950\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2950_combout\ = (\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~2949_combout\ & ((\FD|RAM|ram~1851_q\))) # (!\FD|RAM|ram~2949_combout\ & (\FD|RAM|ram~1339_q\)))) # (!\FD|ULA|Add2~24_combout\ & (((\FD|RAM|ram~2949_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1339_q\,
	datab => \FD|ULA|Add2~24_combout\,
	datac => \FD|RAM|ram~2949_combout\,
	datad => \FD|RAM|ram~1851_q\,
	combout => \FD|RAM|ram~2950_combout\);

\FD|RAM|ram~1083\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[20]~6_combout\,
	ena => \FD|RAM|ram~3453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1083_q\);

\FD|RAM|ram~571\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[20]~6_combout\,
	ena => \FD|RAM|ram~3475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~571_q\);

\FD|RAM|ram~59\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[20]~6_combout\,
	ena => \FD|RAM|ram~3492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~59_q\);

\FD|RAM|ram~2951\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2951_combout\ = (\FD|ULA|Add2~24_combout\ & (((\FD|ULA|Add2~21_combout\)))) # (!\FD|ULA|Add2~24_combout\ & ((\FD|ULA|Add2~21_combout\ & (\FD|RAM|ram~571_q\)) # (!\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~59_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~24_combout\,
	datab => \FD|RAM|ram~571_q\,
	datac => \FD|ULA|Add2~21_combout\,
	datad => \FD|RAM|ram~59_q\,
	combout => \FD|RAM|ram~2951_combout\);

\FD|RAM|ram~1595\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[20]~6_combout\,
	ena => \FD|RAM|ram~3509_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1595_q\);

\FD|RAM|ram~2952\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2952_combout\ = (\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~2951_combout\ & ((\FD|RAM|ram~1595_q\))) # (!\FD|RAM|ram~2951_combout\ & (\FD|RAM|ram~1083_q\)))) # (!\FD|ULA|Add2~24_combout\ & (((\FD|RAM|ram~2951_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1083_q\,
	datab => \FD|ULA|Add2~24_combout\,
	datac => \FD|RAM|ram~2951_combout\,
	datad => \FD|RAM|ram~1595_q\,
	combout => \FD|RAM|ram~2952_combout\);

\FD|RAM|ram~2953\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2953_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~2950_combout\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2952_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~2950_combout\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~2952_combout\,
	combout => \FD|RAM|ram~2953_combout\);

\FD|RAM|ram~955\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[20]~6_combout\,
	ena => \FD|RAM|ram~3476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~955_q\);

\FD|RAM|ram~1467\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[20]~6_combout\,
	ena => \FD|RAM|ram~3461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1467_q\);

\FD|RAM|ram~443\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[20]~6_combout\,
	ena => \FD|RAM|ram~3496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~443_q\);

\FD|RAM|ram~2954\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2954_combout\ = (\FD|ULA|Add2~21_combout\ & (((\FD|ULA|Add2~24_combout\)))) # (!\FD|ULA|Add2~21_combout\ & ((\FD|ULA|Add2~24_combout\ & (\FD|RAM|ram~1467_q\)) # (!\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~443_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~21_combout\,
	datab => \FD|RAM|ram~1467_q\,
	datac => \FD|ULA|Add2~24_combout\,
	datad => \FD|RAM|ram~443_q\,
	combout => \FD|RAM|ram~2954_combout\);

\FD|RAM|ram~1979\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[20]~6_combout\,
	ena => \FD|RAM|ram~3510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1979_q\);

\FD|RAM|ram~2955\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2955_combout\ = (\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~2954_combout\ & ((\FD|RAM|ram~1979_q\))) # (!\FD|RAM|ram~2954_combout\ & (\FD|RAM|ram~955_q\)))) # (!\FD|ULA|Add2~21_combout\ & (((\FD|RAM|ram~2954_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~955_q\,
	datab => \FD|ULA|Add2~21_combout\,
	datac => \FD|RAM|ram~2954_combout\,
	datad => \FD|RAM|ram~1979_q\,
	combout => \FD|RAM|ram~2955_combout\);

\FD|RAM|ram~2956\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2956_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2953_combout\ & ((\FD|RAM|ram~2955_combout\))) # (!\FD|RAM|ram~2953_combout\ & (\FD|RAM|ram~2948_combout\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~2953_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2948_combout\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~2953_combout\,
	datad => \FD|RAM|ram~2955_combout\,
	combout => \FD|RAM|ram~2956_combout\);

\FD|RAM|ram~2957\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2957_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~2946_combout\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~2956_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~2946_combout\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~2956_combout\,
	combout => \FD|RAM|ram~2957_combout\);

\FD|RAM|ram~1435\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[20]~6_combout\,
	ena => \FD|RAM|ram~3439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1435_q\);

\FD|RAM|ram~923\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[20]~6_combout\,
	ena => \FD|RAM|ram~3478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~923_q\);

\FD|RAM|ram~411\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[20]~6_combout\,
	ena => \FD|RAM|ram~3489_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~411_q\);

\FD|RAM|ram~2958\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2958_combout\ = (\FD|ULA|Add2~24_combout\ & (((\FD|ULA|Add2~21_combout\)))) # (!\FD|ULA|Add2~24_combout\ & ((\FD|ULA|Add2~21_combout\ & (\FD|RAM|ram~923_q\)) # (!\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~411_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~24_combout\,
	datab => \FD|RAM|ram~923_q\,
	datac => \FD|ULA|Add2~21_combout\,
	datad => \FD|RAM|ram~411_q\,
	combout => \FD|RAM|ram~2958_combout\);

\FD|RAM|ram~1947\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[20]~6_combout\,
	ena => \FD|RAM|ram~3511_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1947_q\);

\FD|RAM|ram~2959\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2959_combout\ = (\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~2958_combout\ & ((\FD|RAM|ram~1947_q\))) # (!\FD|RAM|ram~2958_combout\ & (\FD|RAM|ram~1435_q\)))) # (!\FD|ULA|Add2~24_combout\ & (((\FD|RAM|ram~2958_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1435_q\,
	datab => \FD|ULA|Add2~24_combout\,
	datac => \FD|RAM|ram~2958_combout\,
	datad => \FD|RAM|ram~1947_q\,
	combout => \FD|RAM|ram~2959_combout\);

\FD|RAM|ram~795\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[20]~6_combout\,
	ena => \FD|RAM|ram~3477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~795_q\);

\FD|RAM|ram~1307\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[20]~6_combout\,
	ena => \FD|RAM|ram~3447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1307_q\);

\FD|RAM|ram~283\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[20]~6_combout\,
	ena => \FD|RAM|ram~3485_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~283_q\);

\FD|RAM|ram~2960\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2960_combout\ = (\FD|ULA|Add2~21_combout\ & (((\FD|ULA|Add2~24_combout\)))) # (!\FD|ULA|Add2~21_combout\ & ((\FD|ULA|Add2~24_combout\ & (\FD|RAM|ram~1307_q\)) # (!\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~283_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~21_combout\,
	datab => \FD|RAM|ram~1307_q\,
	datac => \FD|ULA|Add2~24_combout\,
	datad => \FD|RAM|ram~283_q\,
	combout => \FD|RAM|ram~2960_combout\);

\FD|RAM|ram~1819\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[20]~6_combout\,
	ena => \FD|RAM|ram~3512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1819_q\);

\FD|RAM|ram~2961\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2961_combout\ = (\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~2960_combout\ & ((\FD|RAM|ram~1819_q\))) # (!\FD|RAM|ram~2960_combout\ & (\FD|RAM|ram~795_q\)))) # (!\FD|ULA|Add2~21_combout\ & (((\FD|RAM|ram~2960_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~795_q\,
	datab => \FD|ULA|Add2~21_combout\,
	datac => \FD|RAM|ram~2960_combout\,
	datad => \FD|RAM|ram~1819_q\,
	combout => \FD|RAM|ram~2961_combout\);

\FD|RAM|ram~1179\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[20]~6_combout\,
	ena => \FD|RAM|ram~3455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1179_q\);

\FD|RAM|ram~667\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[20]~6_combout\,
	ena => \FD|RAM|ram~3479_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~667_q\);

\FD|RAM|ram~155\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[20]~6_combout\,
	ena => \FD|RAM|ram~3493_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~155_q\);

\FD|RAM|ram~2962\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2962_combout\ = (\FD|ULA|Add2~24_combout\ & (((\FD|ULA|Add2~21_combout\)))) # (!\FD|ULA|Add2~24_combout\ & ((\FD|ULA|Add2~21_combout\ & (\FD|RAM|ram~667_q\)) # (!\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~155_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~24_combout\,
	datab => \FD|RAM|ram~667_q\,
	datac => \FD|ULA|Add2~21_combout\,
	datad => \FD|RAM|ram~155_q\,
	combout => \FD|RAM|ram~2962_combout\);

\FD|RAM|ram~1691\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[20]~6_combout\,
	ena => \FD|RAM|ram~3513_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1691_q\);

\FD|RAM|ram~2963\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2963_combout\ = (\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~2962_combout\ & ((\FD|RAM|ram~1691_q\))) # (!\FD|RAM|ram~2962_combout\ & (\FD|RAM|ram~1179_q\)))) # (!\FD|ULA|Add2~24_combout\ & (((\FD|RAM|ram~2962_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1179_q\,
	datab => \FD|ULA|Add2~24_combout\,
	datac => \FD|RAM|ram~2962_combout\,
	datad => \FD|RAM|ram~1691_q\,
	combout => \FD|RAM|ram~2963_combout\);

\FD|RAM|ram~2964\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2964_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~2961_combout\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2963_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~2961_combout\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~2963_combout\,
	combout => \FD|RAM|ram~2964_combout\);

\FD|RAM|ram~1051\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[20]~6_combout\,
	ena => \FD|RAM|ram~3480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1051_q\);

\FD|RAM|ram~1563\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[20]~6_combout\,
	ena => \FD|RAM|ram~3463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1563_q\);

\FD|RAM|ram~539\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[20]~6_combout\,
	ena => \FD|RAM|ram~3497_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~539_q\);

\FD|RAM|ram~2965\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2965_combout\ = (\FD|ULA|Add2~21_combout\ & (((\FD|ULA|Add2~24_combout\)))) # (!\FD|ULA|Add2~21_combout\ & ((\FD|ULA|Add2~24_combout\ & (\FD|RAM|ram~1563_q\)) # (!\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~539_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~21_combout\,
	datab => \FD|RAM|ram~1563_q\,
	datac => \FD|ULA|Add2~24_combout\,
	datad => \FD|RAM|ram~539_q\,
	combout => \FD|RAM|ram~2965_combout\);

\FD|RAM|ram~2075\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[20]~6_combout\,
	ena => \FD|RAM|ram~3514_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~2075_q\);

\FD|RAM|ram~2966\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2966_combout\ = (\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~2965_combout\ & ((\FD|RAM|ram~2075_q\))) # (!\FD|RAM|ram~2965_combout\ & (\FD|RAM|ram~1051_q\)))) # (!\FD|ULA|Add2~21_combout\ & (((\FD|RAM|ram~2965_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1051_q\,
	datab => \FD|ULA|Add2~21_combout\,
	datac => \FD|RAM|ram~2965_combout\,
	datad => \FD|RAM|ram~2075_q\,
	combout => \FD|RAM|ram~2966_combout\);

\FD|RAM|ram~2967\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2967_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2964_combout\ & ((\FD|RAM|ram~2966_combout\))) # (!\FD|RAM|ram~2964_combout\ & (\FD|RAM|ram~2959_combout\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~2964_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2959_combout\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~2964_combout\,
	datad => \FD|RAM|ram~2966_combout\,
	combout => \FD|RAM|ram~2967_combout\);

\FD|RAM|ram~2968\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2968_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~2957_combout\ & ((\FD|RAM|ram~2967_combout\))) # (!\FD|RAM|ram~2957_combout\ & (\FD|RAM|ram~2936_combout\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~2957_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2936_combout\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~2957_combout\,
	datad => \FD|RAM|ram~2967_combout\,
	combout => \FD|RAM|ram~2968_combout\);

\FD|RAM|ram~730\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[19]~5_combout\,
	ena => \FD|RAM|ram~3465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~730_q\);

\FD|RAM|ram~858\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[19]~5_combout\,
	ena => \FD|RAM|ram~3466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~858_q\);

\FD|RAM|ram~602\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[19]~5_combout\,
	ena => \FD|RAM|ram~3467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~602_q\);

\FD|RAM|ram~2885\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2885_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~858_q\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~602_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~858_q\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~602_q\,
	combout => \FD|RAM|ram~2885_combout\);

\FD|RAM|ram~986\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[19]~5_combout\,
	ena => \FD|RAM|ram~3468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~986_q\);

\FD|RAM|ram~2886\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2886_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2885_combout\ & ((\FD|RAM|ram~986_q\))) # (!\FD|RAM|ram~2885_combout\ & (\FD|RAM|ram~730_q\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~2885_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~730_q\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~2885_combout\,
	datad => \FD|RAM|ram~986_q\,
	combout => \FD|RAM|ram~2886_combout\);

\FD|RAM|ram~890\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[19]~5_combout\,
	ena => \FD|RAM|ram~3469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~890_q\);

\FD|RAM|ram~762\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[19]~5_combout\,
	ena => \FD|RAM|ram~3470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~762_q\);

\FD|RAM|ram~634\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[19]~5_combout\,
	ena => \FD|RAM|ram~3471_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~634_q\);

\FD|RAM|ram~2887\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2887_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~762_q\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~634_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~762_q\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~634_q\,
	combout => \FD|RAM|ram~2887_combout\);

\FD|RAM|ram~1018\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[19]~5_combout\,
	ena => \FD|RAM|ram~3472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1018_q\);

\FD|RAM|ram~2888\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2888_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2887_combout\ & ((\FD|RAM|ram~1018_q\))) # (!\FD|RAM|ram~2887_combout\ & (\FD|RAM|ram~890_q\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~2887_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~890_q\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~2887_combout\,
	datad => \FD|RAM|ram~1018_q\,
	combout => \FD|RAM|ram~2888_combout\);

\FD|RAM|ram~826\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[19]~5_combout\,
	ena => \FD|RAM|ram~3473_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~826_q\);

\FD|RAM|ram~698\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[19]~5_combout\,
	ena => \FD|RAM|ram~3474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~698_q\);

\FD|RAM|ram~570\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[19]~5_combout\,
	ena => \FD|RAM|ram~3475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~570_q\);

\FD|RAM|ram~2889\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2889_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~698_q\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~570_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~698_q\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~570_q\,
	combout => \FD|RAM|ram~2889_combout\);

\FD|RAM|ram~954\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[19]~5_combout\,
	ena => \FD|RAM|ram~3476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~954_q\);

\FD|RAM|ram~2890\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2890_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2889_combout\ & ((\FD|RAM|ram~954_q\))) # (!\FD|RAM|ram~2889_combout\ & (\FD|RAM|ram~826_q\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~2889_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~826_q\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~2889_combout\,
	datad => \FD|RAM|ram~954_q\,
	combout => \FD|RAM|ram~2890_combout\);

\FD|RAM|ram~2891\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2891_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~2888_combout\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~2890_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~2888_combout\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~2890_combout\,
	combout => \FD|RAM|ram~2891_combout\);

\FD|RAM|ram~794\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[19]~5_combout\,
	ena => \FD|RAM|ram~3477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~794_q\);

\FD|RAM|ram~922\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[19]~5_combout\,
	ena => \FD|RAM|ram~3478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~922_q\);

\FD|RAM|ram~666\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[19]~5_combout\,
	ena => \FD|RAM|ram~3479_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~666_q\);

\FD|RAM|ram~2892\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2892_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~922_q\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~666_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~922_q\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~666_q\,
	combout => \FD|RAM|ram~2892_combout\);

\FD|RAM|ram~1050\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[19]~5_combout\,
	ena => \FD|RAM|ram~3480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1050_q\);

\FD|RAM|ram~2893\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2893_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2892_combout\ & ((\FD|RAM|ram~1050_q\))) # (!\FD|RAM|ram~2892_combout\ & (\FD|RAM|ram~794_q\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~2892_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~794_q\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~2892_combout\,
	datad => \FD|RAM|ram~1050_q\,
	combout => \FD|RAM|ram~2893_combout\);

\FD|RAM|ram~2894\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2894_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~2891_combout\ & ((\FD|RAM|ram~2893_combout\))) # (!\FD|RAM|ram~2891_combout\ & (\FD|RAM|ram~2886_combout\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~2891_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2886_combout\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~2891_combout\,
	datad => \FD|RAM|ram~2893_combout\,
	combout => \FD|RAM|ram~2894_combout\);

\FD|RAM|ram~1402\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[19]~5_combout\,
	ena => \FD|RAM|ram~3433_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1402_q\);

\FD|RAM|ram~1370\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[19]~5_combout\,
	ena => \FD|RAM|ram~3435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1370_q\);

\FD|RAM|ram~1338\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[19]~5_combout\,
	ena => \FD|RAM|ram~3437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1338_q\);

\FD|RAM|ram~2895\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2895_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~1370_q\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~1338_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~1370_q\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~1338_q\,
	combout => \FD|RAM|ram~2895_combout\);

\FD|RAM|ram~1434\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[19]~5_combout\,
	ena => \FD|RAM|ram~3439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1434_q\);

\FD|RAM|ram~2896\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2896_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~2895_combout\ & ((\FD|RAM|ram~1434_q\))) # (!\FD|RAM|ram~2895_combout\ & (\FD|RAM|ram~1402_q\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~2895_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1402_q\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~2895_combout\,
	datad => \FD|RAM|ram~1434_q\,
	combout => \FD|RAM|ram~2896_combout\);

\FD|RAM|ram~1242\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[19]~5_combout\,
	ena => \FD|RAM|ram~3441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1242_q\);

\FD|RAM|ram~1274\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[19]~5_combout\,
	ena => \FD|RAM|ram~3443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1274_q\);

\FD|RAM|ram~1210\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[19]~5_combout\,
	ena => \FD|RAM|ram~3445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1210_q\);

\FD|RAM|ram~2897\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2897_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~1274_q\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~1210_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~1274_q\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~1210_q\,
	combout => \FD|RAM|ram~2897_combout\);

\FD|RAM|ram~1306\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[19]~5_combout\,
	ena => \FD|RAM|ram~3447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1306_q\);

\FD|RAM|ram~2898\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2898_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~2897_combout\ & ((\FD|RAM|ram~1306_q\))) # (!\FD|RAM|ram~2897_combout\ & (\FD|RAM|ram~1242_q\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~2897_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1242_q\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~2897_combout\,
	datad => \FD|RAM|ram~1306_q\,
	combout => \FD|RAM|ram~2898_combout\);

\FD|RAM|ram~1146\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[19]~5_combout\,
	ena => \FD|RAM|ram~3449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1146_q\);

\FD|RAM|ram~1114\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[19]~5_combout\,
	ena => \FD|RAM|ram~3451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1114_q\);

\FD|RAM|ram~1082\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[19]~5_combout\,
	ena => \FD|RAM|ram~3453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1082_q\);

\FD|RAM|ram~2899\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2899_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~1114_q\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~1082_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~1114_q\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~1082_q\,
	combout => \FD|RAM|ram~2899_combout\);

\FD|RAM|ram~1178\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[19]~5_combout\,
	ena => \FD|RAM|ram~3455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1178_q\);

\FD|RAM|ram~2900\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2900_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~2899_combout\ & ((\FD|RAM|ram~1178_q\))) # (!\FD|RAM|ram~2899_combout\ & (\FD|RAM|ram~1146_q\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~2899_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1146_q\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~2899_combout\,
	datad => \FD|RAM|ram~1178_q\,
	combout => \FD|RAM|ram~2900_combout\);

\FD|RAM|ram~2901\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2901_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~2898_combout\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2900_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~2898_combout\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~2900_combout\,
	combout => \FD|RAM|ram~2901_combout\);

\FD|RAM|ram~1498\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[19]~5_combout\,
	ena => \FD|RAM|ram~3457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1498_q\);

\FD|RAM|ram~1530\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[19]~5_combout\,
	ena => \FD|RAM|ram~3459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1530_q\);

\FD|RAM|ram~1466\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[19]~5_combout\,
	ena => \FD|RAM|ram~3461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1466_q\);

\FD|RAM|ram~2902\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2902_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~1530_q\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~1466_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~1530_q\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~1466_q\,
	combout => \FD|RAM|ram~2902_combout\);

\FD|RAM|ram~1562\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[19]~5_combout\,
	ena => \FD|RAM|ram~3463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1562_q\);

\FD|RAM|ram~2903\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2903_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~2902_combout\ & ((\FD|RAM|ram~1562_q\))) # (!\FD|RAM|ram~2902_combout\ & (\FD|RAM|ram~1498_q\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~2902_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1498_q\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~2902_combout\,
	datad => \FD|RAM|ram~1562_q\,
	combout => \FD|RAM|ram~2903_combout\);

\FD|RAM|ram~2904\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2904_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2901_combout\ & ((\FD|RAM|ram~2903_combout\))) # (!\FD|RAM|ram~2901_combout\ & (\FD|RAM|ram~2896_combout\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~2901_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2896_combout\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~2901_combout\,
	datad => \FD|RAM|ram~2903_combout\,
	combout => \FD|RAM|ram~2904_combout\);

\FD|RAM|ram~250\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[19]~5_combout\,
	ena => \FD|RAM|ram~3482_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~250_q\);

\FD|RAM|ram~218\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[19]~5_combout\,
	ena => \FD|RAM|ram~3483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~218_q\);

\FD|RAM|ram~186\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[19]~5_combout\,
	ena => \FD|RAM|ram~3484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~186_q\);

\FD|RAM|ram~2905\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2905_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~218_q\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~186_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~218_q\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~186_q\,
	combout => \FD|RAM|ram~2905_combout\);

\FD|RAM|ram~282\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[19]~5_combout\,
	ena => \FD|RAM|ram~3485_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~282_q\);

\FD|RAM|ram~2906\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2906_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~2905_combout\ & ((\FD|RAM|ram~282_q\))) # (!\FD|RAM|ram~2905_combout\ & (\FD|RAM|ram~250_q\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~2905_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~250_q\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~2905_combout\,
	datad => \FD|RAM|ram~282_q\,
	combout => \FD|RAM|ram~2906_combout\);

\FD|RAM|ram~346\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[19]~5_combout\,
	ena => \FD|RAM|ram~3486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~346_q\);

\FD|RAM|ram~378\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[19]~5_combout\,
	ena => \FD|RAM|ram~3487_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~378_q\);

\FD|RAM|ram~314\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[19]~5_combout\,
	ena => \FD|RAM|ram~3488_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~314_q\);

\FD|RAM|ram~2907\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2907_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~378_q\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~314_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~378_q\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~314_q\,
	combout => \FD|RAM|ram~2907_combout\);

\FD|RAM|ram~410\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[19]~5_combout\,
	ena => \FD|RAM|ram~3489_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~410_q\);

\FD|RAM|ram~2908\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2908_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~2907_combout\ & ((\FD|RAM|ram~410_q\))) # (!\FD|RAM|ram~2907_combout\ & (\FD|RAM|ram~346_q\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~2907_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~346_q\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~2907_combout\,
	datad => \FD|RAM|ram~410_q\,
	combout => \FD|RAM|ram~2908_combout\);

\FD|RAM|ram~90\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[19]~5_combout\,
	ena => \FD|RAM|ram~3490_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~90_q\);

\FD|RAM|ram~122\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[19]~5_combout\,
	ena => \FD|RAM|ram~3491_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~122_q\);

\FD|RAM|ram~58\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[19]~5_combout\,
	ena => \FD|RAM|ram~3492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~58_q\);

\FD|RAM|ram~2909\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2909_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~122_q\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~58_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~122_q\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~58_q\,
	combout => \FD|RAM|ram~2909_combout\);

\FD|RAM|ram~154\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[19]~5_combout\,
	ena => \FD|RAM|ram~3493_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~154_q\);

\FD|RAM|ram~2910\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2910_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~2909_combout\ & ((\FD|RAM|ram~154_q\))) # (!\FD|RAM|ram~2909_combout\ & (\FD|RAM|ram~90_q\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~2909_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~90_q\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~2909_combout\,
	datad => \FD|RAM|ram~154_q\,
	combout => \FD|RAM|ram~2910_combout\);

\FD|RAM|ram~2911\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2911_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~2908_combout\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2910_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~2908_combout\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~2910_combout\,
	combout => \FD|RAM|ram~2911_combout\);

\FD|RAM|ram~506\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[19]~5_combout\,
	ena => \FD|RAM|ram~3494_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~506_q\);

\FD|RAM|ram~474\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[19]~5_combout\,
	ena => \FD|RAM|ram~3495_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~474_q\);

\FD|RAM|ram~442\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[19]~5_combout\,
	ena => \FD|RAM|ram~3496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~442_q\);

\FD|RAM|ram~2912\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2912_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~474_q\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~442_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~474_q\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~442_q\,
	combout => \FD|RAM|ram~2912_combout\);

\FD|RAM|ram~538\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[19]~5_combout\,
	ena => \FD|RAM|ram~3497_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~538_q\);

\FD|RAM|ram~2913\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2913_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~2912_combout\ & ((\FD|RAM|ram~538_q\))) # (!\FD|RAM|ram~2912_combout\ & (\FD|RAM|ram~506_q\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~2912_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~506_q\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~2912_combout\,
	datad => \FD|RAM|ram~538_q\,
	combout => \FD|RAM|ram~2913_combout\);

\FD|RAM|ram~2914\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2914_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2911_combout\ & ((\FD|RAM|ram~2913_combout\))) # (!\FD|RAM|ram~2911_combout\ & (\FD|RAM|ram~2906_combout\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~2911_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2906_combout\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~2911_combout\,
	datad => \FD|RAM|ram~2913_combout\,
	combout => \FD|RAM|ram~2914_combout\);

\FD|RAM|ram~2915\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2915_combout\ = (\FD|ULA|Add2~21_combout\ & (((\FD|ULA|Add2~24_combout\)))) # (!\FD|ULA|Add2~21_combout\ & ((\FD|ULA|Add2~24_combout\ & (\FD|RAM|ram~2904_combout\)) # (!\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~2914_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~21_combout\,
	datab => \FD|RAM|ram~2904_combout\,
	datac => \FD|ULA|Add2~24_combout\,
	datad => \FD|RAM|ram~2914_combout\,
	combout => \FD|RAM|ram~2915_combout\);

\FD|RAM|ram~1786\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[19]~5_combout\,
	ena => \FD|RAM|ram~3499_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1786_q\);

\FD|RAM|ram~1914\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[19]~5_combout\,
	ena => \FD|RAM|ram~3500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1914_q\);

\FD|RAM|ram~1658\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[19]~5_combout\,
	ena => \FD|RAM|ram~3501_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1658_q\);

\FD|RAM|ram~2916\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2916_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~1914_q\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~1658_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~1914_q\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~1658_q\,
	combout => \FD|RAM|ram~2916_combout\);

\FD|RAM|ram~2042\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[19]~5_combout\,
	ena => \FD|RAM|ram~3502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~2042_q\);

\FD|RAM|ram~2917\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2917_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2916_combout\ & ((\FD|RAM|ram~2042_q\))) # (!\FD|RAM|ram~2916_combout\ & (\FD|RAM|ram~1786_q\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~2916_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1786_q\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~2916_combout\,
	datad => \FD|RAM|ram~2042_q\,
	combout => \FD|RAM|ram~2917_combout\);

\FD|RAM|ram~1882\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[19]~5_combout\,
	ena => \FD|RAM|ram~3503_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1882_q\);

\FD|RAM|ram~1754\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[19]~5_combout\,
	ena => \FD|RAM|ram~3504_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1754_q\);

\FD|RAM|ram~1626\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[19]~5_combout\,
	ena => \FD|RAM|ram~3505_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1626_q\);

\FD|RAM|ram~2918\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2918_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~1754_q\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~1626_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~1754_q\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~1626_q\,
	combout => \FD|RAM|ram~2918_combout\);

\FD|RAM|ram~2010\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[19]~5_combout\,
	ena => \FD|RAM|ram~3506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~2010_q\);

\FD|RAM|ram~2919\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2919_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2918_combout\ & ((\FD|RAM|ram~2010_q\))) # (!\FD|RAM|ram~2918_combout\ & (\FD|RAM|ram~1882_q\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~2918_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1882_q\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~2918_combout\,
	datad => \FD|RAM|ram~2010_q\,
	combout => \FD|RAM|ram~2919_combout\);

\FD|RAM|ram~1722\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[19]~5_combout\,
	ena => \FD|RAM|ram~3507_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1722_q\);

\FD|RAM|ram~1850\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[19]~5_combout\,
	ena => \FD|RAM|ram~3508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1850_q\);

\FD|RAM|ram~1594\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[19]~5_combout\,
	ena => \FD|RAM|ram~3509_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1594_q\);

\FD|RAM|ram~2920\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2920_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~1850_q\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~1594_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~1850_q\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~1594_q\,
	combout => \FD|RAM|ram~2920_combout\);

\FD|RAM|ram~1978\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[19]~5_combout\,
	ena => \FD|RAM|ram~3510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1978_q\);

\FD|RAM|ram~2921\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2921_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2920_combout\ & ((\FD|RAM|ram~1978_q\))) # (!\FD|RAM|ram~2920_combout\ & (\FD|RAM|ram~1722_q\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~2920_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1722_q\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~2920_combout\,
	datad => \FD|RAM|ram~1978_q\,
	combout => \FD|RAM|ram~2921_combout\);

\FD|RAM|ram~2922\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2922_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~2919_combout\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~2921_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~2919_combout\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~2921_combout\,
	combout => \FD|RAM|ram~2922_combout\);

\FD|RAM|ram~1946\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[19]~5_combout\,
	ena => \FD|RAM|ram~3511_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1946_q\);

\FD|RAM|ram~1818\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[19]~5_combout\,
	ena => \FD|RAM|ram~3512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1818_q\);

\FD|RAM|ram~1690\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[19]~5_combout\,
	ena => \FD|RAM|ram~3513_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1690_q\);

\FD|RAM|ram~2923\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2923_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~1818_q\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~1690_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~1818_q\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~1690_q\,
	combout => \FD|RAM|ram~2923_combout\);

\FD|RAM|ram~2074\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[19]~5_combout\,
	ena => \FD|RAM|ram~3514_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~2074_q\);

\FD|RAM|ram~2924\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2924_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2923_combout\ & ((\FD|RAM|ram~2074_q\))) # (!\FD|RAM|ram~2923_combout\ & (\FD|RAM|ram~1946_q\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~2923_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1946_q\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~2923_combout\,
	datad => \FD|RAM|ram~2074_q\,
	combout => \FD|RAM|ram~2924_combout\);

\FD|RAM|ram~2925\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2925_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~2922_combout\ & ((\FD|RAM|ram~2924_combout\))) # (!\FD|RAM|ram~2922_combout\ & (\FD|RAM|ram~2917_combout\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~2922_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2917_combout\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~2922_combout\,
	datad => \FD|RAM|ram~2924_combout\,
	combout => \FD|RAM|ram~2925_combout\);

\FD|RAM|ram~2926\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2926_combout\ = (\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~2915_combout\ & ((\FD|RAM|ram~2925_combout\))) # (!\FD|RAM|ram~2915_combout\ & (\FD|RAM|ram~2894_combout\)))) # (!\FD|ULA|Add2~21_combout\ & (((\FD|RAM|ram~2915_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2894_combout\,
	datab => \FD|ULA|Add2~21_combout\,
	datac => \FD|RAM|ram~2915_combout\,
	datad => \FD|RAM|ram~2925_combout\,
	combout => \FD|RAM|ram~2926_combout\);

\FD|RAM|ram~857\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[18]~4_combout\,
	ena => \FD|RAM|ram~3466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~857_q\);

\FD|RAM|ram~1369\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[18]~4_combout\,
	ena => \FD|RAM|ram~3435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1369_q\);

\FD|RAM|ram~345\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[18]~4_combout\,
	ena => \FD|RAM|ram~3486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~345_q\);

\FD|RAM|ram~2843\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2843_combout\ = (\FD|ULA|Add2~21_combout\ & (((\FD|ULA|Add2~24_combout\)))) # (!\FD|ULA|Add2~21_combout\ & ((\FD|ULA|Add2~24_combout\ & (\FD|RAM|ram~1369_q\)) # (!\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~345_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~21_combout\,
	datab => \FD|RAM|ram~1369_q\,
	datac => \FD|ULA|Add2~24_combout\,
	datad => \FD|RAM|ram~345_q\,
	combout => \FD|RAM|ram~2843_combout\);

\FD|RAM|ram~1881\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[18]~4_combout\,
	ena => \FD|RAM|ram~3503_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1881_q\);

\FD|RAM|ram~2844\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2844_combout\ = (\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~2843_combout\ & ((\FD|RAM|ram~1881_q\))) # (!\FD|RAM|ram~2843_combout\ & (\FD|RAM|ram~857_q\)))) # (!\FD|ULA|Add2~21_combout\ & (((\FD|RAM|ram~2843_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~857_q\,
	datab => \FD|ULA|Add2~21_combout\,
	datac => \FD|RAM|ram~2843_combout\,
	datad => \FD|RAM|ram~1881_q\,
	combout => \FD|RAM|ram~2844_combout\);

\FD|RAM|ram~1401\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[18]~4_combout\,
	ena => \FD|RAM|ram~3433_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1401_q\);

\FD|RAM|ram~889\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[18]~4_combout\,
	ena => \FD|RAM|ram~3469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~889_q\);

\FD|RAM|ram~377\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[18]~4_combout\,
	ena => \FD|RAM|ram~3487_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~377_q\);

\FD|RAM|ram~2845\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2845_combout\ = (\FD|ULA|Add2~24_combout\ & (((\FD|ULA|Add2~21_combout\)))) # (!\FD|ULA|Add2~24_combout\ & ((\FD|ULA|Add2~21_combout\ & (\FD|RAM|ram~889_q\)) # (!\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~377_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~24_combout\,
	datab => \FD|RAM|ram~889_q\,
	datac => \FD|ULA|Add2~21_combout\,
	datad => \FD|RAM|ram~377_q\,
	combout => \FD|RAM|ram~2845_combout\);

\FD|RAM|ram~1913\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[18]~4_combout\,
	ena => \FD|RAM|ram~3500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1913_q\);

\FD|RAM|ram~2846\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2846_combout\ = (\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~2845_combout\ & ((\FD|RAM|ram~1913_q\))) # (!\FD|RAM|ram~2845_combout\ & (\FD|RAM|ram~1401_q\)))) # (!\FD|ULA|Add2~24_combout\ & (((\FD|RAM|ram~2845_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1401_q\,
	datab => \FD|ULA|Add2~24_combout\,
	datac => \FD|RAM|ram~2845_combout\,
	datad => \FD|RAM|ram~1913_q\,
	combout => \FD|RAM|ram~2846_combout\);

\FD|RAM|ram~1337\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[18]~4_combout\,
	ena => \FD|RAM|ram~3437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1337_q\);

\FD|RAM|ram~825\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[18]~4_combout\,
	ena => \FD|RAM|ram~3473_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~825_q\);

\FD|RAM|ram~313\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[18]~4_combout\,
	ena => \FD|RAM|ram~3488_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~313_q\);

\FD|RAM|ram~2847\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2847_combout\ = (\FD|ULA|Add2~24_combout\ & (((\FD|ULA|Add2~21_combout\)))) # (!\FD|ULA|Add2~24_combout\ & ((\FD|ULA|Add2~21_combout\ & (\FD|RAM|ram~825_q\)) # (!\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~313_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~24_combout\,
	datab => \FD|RAM|ram~825_q\,
	datac => \FD|ULA|Add2~21_combout\,
	datad => \FD|RAM|ram~313_q\,
	combout => \FD|RAM|ram~2847_combout\);

\FD|RAM|ram~1849\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[18]~4_combout\,
	ena => \FD|RAM|ram~3508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1849_q\);

\FD|RAM|ram~2848\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2848_combout\ = (\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~2847_combout\ & ((\FD|RAM|ram~1849_q\))) # (!\FD|RAM|ram~2847_combout\ & (\FD|RAM|ram~1337_q\)))) # (!\FD|ULA|Add2~24_combout\ & (((\FD|RAM|ram~2847_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1337_q\,
	datab => \FD|ULA|Add2~24_combout\,
	datac => \FD|RAM|ram~2847_combout\,
	datad => \FD|RAM|ram~1849_q\,
	combout => \FD|RAM|ram~2848_combout\);

\FD|RAM|ram~2849\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2849_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~2846_combout\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~2848_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~2846_combout\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~2848_combout\,
	combout => \FD|RAM|ram~2849_combout\);

\FD|RAM|ram~921\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[18]~4_combout\,
	ena => \FD|RAM|ram~3478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~921_q\);

\FD|RAM|ram~1433\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[18]~4_combout\,
	ena => \FD|RAM|ram~3439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1433_q\);

\FD|RAM|ram~409\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[18]~4_combout\,
	ena => \FD|RAM|ram~3489_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~409_q\);

\FD|RAM|ram~2850\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2850_combout\ = (\FD|ULA|Add2~21_combout\ & (((\FD|ULA|Add2~24_combout\)))) # (!\FD|ULA|Add2~21_combout\ & ((\FD|ULA|Add2~24_combout\ & (\FD|RAM|ram~1433_q\)) # (!\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~409_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~21_combout\,
	datab => \FD|RAM|ram~1433_q\,
	datac => \FD|ULA|Add2~24_combout\,
	datad => \FD|RAM|ram~409_q\,
	combout => \FD|RAM|ram~2850_combout\);

\FD|RAM|ram~1945\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[18]~4_combout\,
	ena => \FD|RAM|ram~3511_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1945_q\);

\FD|RAM|ram~2851\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2851_combout\ = (\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~2850_combout\ & ((\FD|RAM|ram~1945_q\))) # (!\FD|RAM|ram~2850_combout\ & (\FD|RAM|ram~921_q\)))) # (!\FD|ULA|Add2~21_combout\ & (((\FD|RAM|ram~2850_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~921_q\,
	datab => \FD|ULA|Add2~21_combout\,
	datac => \FD|RAM|ram~2850_combout\,
	datad => \FD|RAM|ram~1945_q\,
	combout => \FD|RAM|ram~2851_combout\);

\FD|RAM|ram~2852\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2852_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~2849_combout\ & ((\FD|RAM|ram~2851_combout\))) # (!\FD|RAM|ram~2849_combout\ & (\FD|RAM|ram~2844_combout\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~2849_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2844_combout\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~2849_combout\,
	datad => \FD|RAM|ram~2851_combout\,
	combout => \FD|RAM|ram~2852_combout\);

\FD|RAM|ram~1273\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[18]~4_combout\,
	ena => \FD|RAM|ram~3443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1273_q\);

\FD|RAM|ram~761\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[18]~4_combout\,
	ena => \FD|RAM|ram~3470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~761_q\);

\FD|RAM|ram~249\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[18]~4_combout\,
	ena => \FD|RAM|ram~3482_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~249_q\);

\FD|RAM|ram~2853\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2853_combout\ = (\FD|ULA|Add2~24_combout\ & (((\FD|ULA|Add2~21_combout\)))) # (!\FD|ULA|Add2~24_combout\ & ((\FD|ULA|Add2~21_combout\ & (\FD|RAM|ram~761_q\)) # (!\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~249_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~24_combout\,
	datab => \FD|RAM|ram~761_q\,
	datac => \FD|ULA|Add2~21_combout\,
	datad => \FD|RAM|ram~249_q\,
	combout => \FD|RAM|ram~2853_combout\);

\FD|RAM|ram~1785\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[18]~4_combout\,
	ena => \FD|RAM|ram~3499_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1785_q\);

\FD|RAM|ram~2854\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2854_combout\ = (\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~2853_combout\ & ((\FD|RAM|ram~1785_q\))) # (!\FD|RAM|ram~2853_combout\ & (\FD|RAM|ram~1273_q\)))) # (!\FD|ULA|Add2~24_combout\ & (((\FD|RAM|ram~2853_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1273_q\,
	datab => \FD|ULA|Add2~24_combout\,
	datac => \FD|RAM|ram~2853_combout\,
	datad => \FD|RAM|ram~1785_q\,
	combout => \FD|RAM|ram~2854_combout\);

\FD|RAM|ram~729\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[18]~4_combout\,
	ena => \FD|RAM|ram~3465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~729_q\);

\FD|RAM|ram~1241\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[18]~4_combout\,
	ena => \FD|RAM|ram~3441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1241_q\);

\FD|RAM|ram~217\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[18]~4_combout\,
	ena => \FD|RAM|ram~3483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~217_q\);

\FD|RAM|ram~2855\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2855_combout\ = (\FD|ULA|Add2~21_combout\ & (((\FD|ULA|Add2~24_combout\)))) # (!\FD|ULA|Add2~21_combout\ & ((\FD|ULA|Add2~24_combout\ & (\FD|RAM|ram~1241_q\)) # (!\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~217_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~21_combout\,
	datab => \FD|RAM|ram~1241_q\,
	datac => \FD|ULA|Add2~24_combout\,
	datad => \FD|RAM|ram~217_q\,
	combout => \FD|RAM|ram~2855_combout\);

\FD|RAM|ram~1753\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[18]~4_combout\,
	ena => \FD|RAM|ram~3504_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1753_q\);

\FD|RAM|ram~2856\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2856_combout\ = (\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~2855_combout\ & ((\FD|RAM|ram~1753_q\))) # (!\FD|RAM|ram~2855_combout\ & (\FD|RAM|ram~729_q\)))) # (!\FD|ULA|Add2~21_combout\ & (((\FD|RAM|ram~2855_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~729_q\,
	datab => \FD|ULA|Add2~21_combout\,
	datac => \FD|RAM|ram~2855_combout\,
	datad => \FD|RAM|ram~1753_q\,
	combout => \FD|RAM|ram~2856_combout\);

\FD|RAM|ram~1209\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[18]~4_combout\,
	ena => \FD|RAM|ram~3445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1209_q\);

\FD|RAM|ram~697\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[18]~4_combout\,
	ena => \FD|RAM|ram~3474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~697_q\);

\FD|RAM|ram~185\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[18]~4_combout\,
	ena => \FD|RAM|ram~3484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~185_q\);

\FD|RAM|ram~2857\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2857_combout\ = (\FD|ULA|Add2~24_combout\ & (((\FD|ULA|Add2~21_combout\)))) # (!\FD|ULA|Add2~24_combout\ & ((\FD|ULA|Add2~21_combout\ & (\FD|RAM|ram~697_q\)) # (!\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~185_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~24_combout\,
	datab => \FD|RAM|ram~697_q\,
	datac => \FD|ULA|Add2~21_combout\,
	datad => \FD|RAM|ram~185_q\,
	combout => \FD|RAM|ram~2857_combout\);

\FD|RAM|ram~1721\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[18]~4_combout\,
	ena => \FD|RAM|ram~3507_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1721_q\);

\FD|RAM|ram~2858\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2858_combout\ = (\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~2857_combout\ & ((\FD|RAM|ram~1721_q\))) # (!\FD|RAM|ram~2857_combout\ & (\FD|RAM|ram~1209_q\)))) # (!\FD|ULA|Add2~24_combout\ & (((\FD|RAM|ram~2857_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1209_q\,
	datab => \FD|ULA|Add2~24_combout\,
	datac => \FD|RAM|ram~2857_combout\,
	datad => \FD|RAM|ram~1721_q\,
	combout => \FD|RAM|ram~2858_combout\);

\FD|RAM|ram~2859\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2859_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~2856_combout\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~2858_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~2856_combout\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~2858_combout\,
	combout => \FD|RAM|ram~2859_combout\);

\FD|RAM|ram~793\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[18]~4_combout\,
	ena => \FD|RAM|ram~3477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~793_q\);

\FD|RAM|ram~1305\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[18]~4_combout\,
	ena => \FD|RAM|ram~3447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1305_q\);

\FD|RAM|ram~281\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[18]~4_combout\,
	ena => \FD|RAM|ram~3485_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~281_q\);

\FD|RAM|ram~2860\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2860_combout\ = (\FD|ULA|Add2~21_combout\ & (((\FD|ULA|Add2~24_combout\)))) # (!\FD|ULA|Add2~21_combout\ & ((\FD|ULA|Add2~24_combout\ & (\FD|RAM|ram~1305_q\)) # (!\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~281_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~21_combout\,
	datab => \FD|RAM|ram~1305_q\,
	datac => \FD|ULA|Add2~24_combout\,
	datad => \FD|RAM|ram~281_q\,
	combout => \FD|RAM|ram~2860_combout\);

\FD|RAM|ram~1817\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[18]~4_combout\,
	ena => \FD|RAM|ram~3512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1817_q\);

\FD|RAM|ram~2861\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2861_combout\ = (\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~2860_combout\ & ((\FD|RAM|ram~1817_q\))) # (!\FD|RAM|ram~2860_combout\ & (\FD|RAM|ram~793_q\)))) # (!\FD|ULA|Add2~21_combout\ & (((\FD|RAM|ram~2860_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~793_q\,
	datab => \FD|ULA|Add2~21_combout\,
	datac => \FD|RAM|ram~2860_combout\,
	datad => \FD|RAM|ram~1817_q\,
	combout => \FD|RAM|ram~2861_combout\);

\FD|RAM|ram~2862\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2862_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~2859_combout\ & ((\FD|RAM|ram~2861_combout\))) # (!\FD|RAM|ram~2859_combout\ & (\FD|RAM|ram~2854_combout\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~2859_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2854_combout\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~2859_combout\,
	datad => \FD|RAM|ram~2861_combout\,
	combout => \FD|RAM|ram~2862_combout\);

\FD|RAM|ram~601\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[18]~4_combout\,
	ena => \FD|RAM|ram~3467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~601_q\);

\FD|RAM|ram~1113\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[18]~4_combout\,
	ena => \FD|RAM|ram~3451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1113_q\);

\FD|RAM|ram~89\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[18]~4_combout\,
	ena => \FD|RAM|ram~3490_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~89_q\);

\FD|RAM|ram~2863\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2863_combout\ = (\FD|ULA|Add2~21_combout\ & (((\FD|ULA|Add2~24_combout\)))) # (!\FD|ULA|Add2~21_combout\ & ((\FD|ULA|Add2~24_combout\ & (\FD|RAM|ram~1113_q\)) # (!\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~89_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~21_combout\,
	datab => \FD|RAM|ram~1113_q\,
	datac => \FD|ULA|Add2~24_combout\,
	datad => \FD|RAM|ram~89_q\,
	combout => \FD|RAM|ram~2863_combout\);

\FD|RAM|ram~1625\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[18]~4_combout\,
	ena => \FD|RAM|ram~3505_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1625_q\);

\FD|RAM|ram~2864\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2864_combout\ = (\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~2863_combout\ & ((\FD|RAM|ram~1625_q\))) # (!\FD|RAM|ram~2863_combout\ & (\FD|RAM|ram~601_q\)))) # (!\FD|ULA|Add2~21_combout\ & (((\FD|RAM|ram~2863_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~601_q\,
	datab => \FD|ULA|Add2~21_combout\,
	datac => \FD|RAM|ram~2863_combout\,
	datad => \FD|RAM|ram~1625_q\,
	combout => \FD|RAM|ram~2864_combout\);

\FD|RAM|ram~1145\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[18]~4_combout\,
	ena => \FD|RAM|ram~3449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1145_q\);

\FD|RAM|ram~633\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[18]~4_combout\,
	ena => \FD|RAM|ram~3471_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~633_q\);

\FD|RAM|ram~121\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[18]~4_combout\,
	ena => \FD|RAM|ram~3491_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~121_q\);

\FD|RAM|ram~2865\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2865_combout\ = (\FD|ULA|Add2~24_combout\ & (((\FD|ULA|Add2~21_combout\)))) # (!\FD|ULA|Add2~24_combout\ & ((\FD|ULA|Add2~21_combout\ & (\FD|RAM|ram~633_q\)) # (!\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~121_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~24_combout\,
	datab => \FD|RAM|ram~633_q\,
	datac => \FD|ULA|Add2~21_combout\,
	datad => \FD|RAM|ram~121_q\,
	combout => \FD|RAM|ram~2865_combout\);

\FD|RAM|ram~1657\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[18]~4_combout\,
	ena => \FD|RAM|ram~3501_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1657_q\);

\FD|RAM|ram~2866\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2866_combout\ = (\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~2865_combout\ & ((\FD|RAM|ram~1657_q\))) # (!\FD|RAM|ram~2865_combout\ & (\FD|RAM|ram~1145_q\)))) # (!\FD|ULA|Add2~24_combout\ & (((\FD|RAM|ram~2865_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1145_q\,
	datab => \FD|ULA|Add2~24_combout\,
	datac => \FD|RAM|ram~2865_combout\,
	datad => \FD|RAM|ram~1657_q\,
	combout => \FD|RAM|ram~2866_combout\);

\FD|RAM|ram~1081\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[18]~4_combout\,
	ena => \FD|RAM|ram~3453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1081_q\);

\FD|RAM|ram~569\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[18]~4_combout\,
	ena => \FD|RAM|ram~3475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~569_q\);

\FD|RAM|ram~57\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[18]~4_combout\,
	ena => \FD|RAM|ram~3492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~57_q\);

\FD|RAM|ram~2867\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2867_combout\ = (\FD|ULA|Add2~24_combout\ & (((\FD|ULA|Add2~21_combout\)))) # (!\FD|ULA|Add2~24_combout\ & ((\FD|ULA|Add2~21_combout\ & (\FD|RAM|ram~569_q\)) # (!\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~57_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~24_combout\,
	datab => \FD|RAM|ram~569_q\,
	datac => \FD|ULA|Add2~21_combout\,
	datad => \FD|RAM|ram~57_q\,
	combout => \FD|RAM|ram~2867_combout\);

\FD|RAM|ram~1593\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[18]~4_combout\,
	ena => \FD|RAM|ram~3509_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1593_q\);

\FD|RAM|ram~2868\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2868_combout\ = (\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~2867_combout\ & ((\FD|RAM|ram~1593_q\))) # (!\FD|RAM|ram~2867_combout\ & (\FD|RAM|ram~1081_q\)))) # (!\FD|ULA|Add2~24_combout\ & (((\FD|RAM|ram~2867_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1081_q\,
	datab => \FD|ULA|Add2~24_combout\,
	datac => \FD|RAM|ram~2867_combout\,
	datad => \FD|RAM|ram~1593_q\,
	combout => \FD|RAM|ram~2868_combout\);

\FD|RAM|ram~2869\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2869_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~2866_combout\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~2868_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~2866_combout\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~2868_combout\,
	combout => \FD|RAM|ram~2869_combout\);

\FD|RAM|ram~665\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[18]~4_combout\,
	ena => \FD|RAM|ram~3479_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~665_q\);

\FD|RAM|ram~1177\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[18]~4_combout\,
	ena => \FD|RAM|ram~3455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1177_q\);

\FD|RAM|ram~153\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[18]~4_combout\,
	ena => \FD|RAM|ram~3493_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~153_q\);

\FD|RAM|ram~2870\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2870_combout\ = (\FD|ULA|Add2~21_combout\ & (((\FD|ULA|Add2~24_combout\)))) # (!\FD|ULA|Add2~21_combout\ & ((\FD|ULA|Add2~24_combout\ & (\FD|RAM|ram~1177_q\)) # (!\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~153_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~21_combout\,
	datab => \FD|RAM|ram~1177_q\,
	datac => \FD|ULA|Add2~24_combout\,
	datad => \FD|RAM|ram~153_q\,
	combout => \FD|RAM|ram~2870_combout\);

\FD|RAM|ram~1689\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[18]~4_combout\,
	ena => \FD|RAM|ram~3513_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1689_q\);

\FD|RAM|ram~2871\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2871_combout\ = (\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~2870_combout\ & ((\FD|RAM|ram~1689_q\))) # (!\FD|RAM|ram~2870_combout\ & (\FD|RAM|ram~665_q\)))) # (!\FD|ULA|Add2~21_combout\ & (((\FD|RAM|ram~2870_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~665_q\,
	datab => \FD|ULA|Add2~21_combout\,
	datac => \FD|RAM|ram~2870_combout\,
	datad => \FD|RAM|ram~1689_q\,
	combout => \FD|RAM|ram~2871_combout\);

\FD|RAM|ram~2872\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2872_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~2869_combout\ & ((\FD|RAM|ram~2871_combout\))) # (!\FD|RAM|ram~2869_combout\ & (\FD|RAM|ram~2864_combout\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~2869_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2864_combout\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~2869_combout\,
	datad => \FD|RAM|ram~2871_combout\,
	combout => \FD|RAM|ram~2872_combout\);

\FD|RAM|ram~2873\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2873_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~2862_combout\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2872_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~2862_combout\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~2872_combout\,
	combout => \FD|RAM|ram~2873_combout\);

\FD|RAM|ram~1529\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[18]~4_combout\,
	ena => \FD|RAM|ram~3459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1529_q\);

\FD|RAM|ram~1017\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[18]~4_combout\,
	ena => \FD|RAM|ram~3472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1017_q\);

\FD|RAM|ram~505\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[18]~4_combout\,
	ena => \FD|RAM|ram~3494_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~505_q\);

\FD|RAM|ram~2874\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2874_combout\ = (\FD|ULA|Add2~24_combout\ & (((\FD|ULA|Add2~21_combout\)))) # (!\FD|ULA|Add2~24_combout\ & ((\FD|ULA|Add2~21_combout\ & (\FD|RAM|ram~1017_q\)) # (!\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~505_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~24_combout\,
	datab => \FD|RAM|ram~1017_q\,
	datac => \FD|ULA|Add2~21_combout\,
	datad => \FD|RAM|ram~505_q\,
	combout => \FD|RAM|ram~2874_combout\);

\FD|RAM|ram~2041\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[18]~4_combout\,
	ena => \FD|RAM|ram~3502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~2041_q\);

\FD|RAM|ram~2875\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2875_combout\ = (\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~2874_combout\ & ((\FD|RAM|ram~2041_q\))) # (!\FD|RAM|ram~2874_combout\ & (\FD|RAM|ram~1529_q\)))) # (!\FD|ULA|Add2~24_combout\ & (((\FD|RAM|ram~2874_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1529_q\,
	datab => \FD|ULA|Add2~24_combout\,
	datac => \FD|RAM|ram~2874_combout\,
	datad => \FD|RAM|ram~2041_q\,
	combout => \FD|RAM|ram~2875_combout\);

\FD|RAM|ram~985\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[18]~4_combout\,
	ena => \FD|RAM|ram~3468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~985_q\);

\FD|RAM|ram~1497\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[18]~4_combout\,
	ena => \FD|RAM|ram~3457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1497_q\);

\FD|RAM|ram~473\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[18]~4_combout\,
	ena => \FD|RAM|ram~3495_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~473_q\);

\FD|RAM|ram~2876\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2876_combout\ = (\FD|ULA|Add2~21_combout\ & (((\FD|ULA|Add2~24_combout\)))) # (!\FD|ULA|Add2~21_combout\ & ((\FD|ULA|Add2~24_combout\ & (\FD|RAM|ram~1497_q\)) # (!\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~473_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~21_combout\,
	datab => \FD|RAM|ram~1497_q\,
	datac => \FD|ULA|Add2~24_combout\,
	datad => \FD|RAM|ram~473_q\,
	combout => \FD|RAM|ram~2876_combout\);

\FD|RAM|ram~2009\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[18]~4_combout\,
	ena => \FD|RAM|ram~3506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~2009_q\);

\FD|RAM|ram~2877\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2877_combout\ = (\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~2876_combout\ & ((\FD|RAM|ram~2009_q\))) # (!\FD|RAM|ram~2876_combout\ & (\FD|RAM|ram~985_q\)))) # (!\FD|ULA|Add2~21_combout\ & (((\FD|RAM|ram~2876_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~985_q\,
	datab => \FD|ULA|Add2~21_combout\,
	datac => \FD|RAM|ram~2876_combout\,
	datad => \FD|RAM|ram~2009_q\,
	combout => \FD|RAM|ram~2877_combout\);

\FD|RAM|ram~1465\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[18]~4_combout\,
	ena => \FD|RAM|ram~3461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1465_q\);

\FD|RAM|ram~953\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[18]~4_combout\,
	ena => \FD|RAM|ram~3476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~953_q\);

\FD|RAM|ram~441\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[18]~4_combout\,
	ena => \FD|RAM|ram~3496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~441_q\);

\FD|RAM|ram~2878\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2878_combout\ = (\FD|ULA|Add2~24_combout\ & (((\FD|ULA|Add2~21_combout\)))) # (!\FD|ULA|Add2~24_combout\ & ((\FD|ULA|Add2~21_combout\ & (\FD|RAM|ram~953_q\)) # (!\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~441_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~24_combout\,
	datab => \FD|RAM|ram~953_q\,
	datac => \FD|ULA|Add2~21_combout\,
	datad => \FD|RAM|ram~441_q\,
	combout => \FD|RAM|ram~2878_combout\);

\FD|RAM|ram~1977\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[18]~4_combout\,
	ena => \FD|RAM|ram~3510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1977_q\);

\FD|RAM|ram~2879\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2879_combout\ = (\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~2878_combout\ & ((\FD|RAM|ram~1977_q\))) # (!\FD|RAM|ram~2878_combout\ & (\FD|RAM|ram~1465_q\)))) # (!\FD|ULA|Add2~24_combout\ & (((\FD|RAM|ram~2878_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1465_q\,
	datab => \FD|ULA|Add2~24_combout\,
	datac => \FD|RAM|ram~2878_combout\,
	datad => \FD|RAM|ram~1977_q\,
	combout => \FD|RAM|ram~2879_combout\);

\FD|RAM|ram~2880\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2880_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~2877_combout\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~2879_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~2877_combout\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~2879_combout\,
	combout => \FD|RAM|ram~2880_combout\);

\FD|RAM|ram~1049\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[18]~4_combout\,
	ena => \FD|RAM|ram~3480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1049_q\);

\FD|RAM|ram~1561\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[18]~4_combout\,
	ena => \FD|RAM|ram~3463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1561_q\);

\FD|RAM|ram~537\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[18]~4_combout\,
	ena => \FD|RAM|ram~3497_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~537_q\);

\FD|RAM|ram~2881\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2881_combout\ = (\FD|ULA|Add2~21_combout\ & (((\FD|ULA|Add2~24_combout\)))) # (!\FD|ULA|Add2~21_combout\ & ((\FD|ULA|Add2~24_combout\ & (\FD|RAM|ram~1561_q\)) # (!\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~537_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~21_combout\,
	datab => \FD|RAM|ram~1561_q\,
	datac => \FD|ULA|Add2~24_combout\,
	datad => \FD|RAM|ram~537_q\,
	combout => \FD|RAM|ram~2881_combout\);

\FD|RAM|ram~2073\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[18]~4_combout\,
	ena => \FD|RAM|ram~3514_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~2073_q\);

\FD|RAM|ram~2882\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2882_combout\ = (\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~2881_combout\ & ((\FD|RAM|ram~2073_q\))) # (!\FD|RAM|ram~2881_combout\ & (\FD|RAM|ram~1049_q\)))) # (!\FD|ULA|Add2~21_combout\ & (((\FD|RAM|ram~2881_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1049_q\,
	datab => \FD|ULA|Add2~21_combout\,
	datac => \FD|RAM|ram~2881_combout\,
	datad => \FD|RAM|ram~2073_q\,
	combout => \FD|RAM|ram~2882_combout\);

\FD|RAM|ram~2883\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2883_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~2880_combout\ & ((\FD|RAM|ram~2882_combout\))) # (!\FD|RAM|ram~2880_combout\ & (\FD|RAM|ram~2875_combout\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~2880_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2875_combout\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~2880_combout\,
	datad => \FD|RAM|ram~2882_combout\,
	combout => \FD|RAM|ram~2883_combout\);

\FD|RAM|ram~2884\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2884_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2873_combout\ & ((\FD|RAM|ram~2883_combout\))) # (!\FD|RAM|ram~2873_combout\ & (\FD|RAM|ram~2852_combout\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~2873_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2852_combout\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~2873_combout\,
	datad => \FD|RAM|ram~2883_combout\,
	combout => \FD|RAM|ram~2884_combout\);

\FD|RAM|ram~760\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[17]~3_combout\,
	ena => \FD|RAM|ram~3470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~760_q\);

\FD|RAM|ram~1272\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[17]~3_combout\,
	ena => \FD|RAM|ram~3443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1272_q\);

\FD|RAM|ram~248\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[17]~3_combout\,
	ena => \FD|RAM|ram~3482_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~248_q\);

\FD|RAM|ram~2801\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2801_combout\ = (\FD|ULA|Add2~21_combout\ & (((\FD|ULA|Add2~24_combout\)))) # (!\FD|ULA|Add2~21_combout\ & ((\FD|ULA|Add2~24_combout\ & (\FD|RAM|ram~1272_q\)) # (!\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~248_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~21_combout\,
	datab => \FD|RAM|ram~1272_q\,
	datac => \FD|ULA|Add2~24_combout\,
	datad => \FD|RAM|ram~248_q\,
	combout => \FD|RAM|ram~2801_combout\);

\FD|RAM|ram~1784\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[17]~3_combout\,
	ena => \FD|RAM|ram~3499_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1784_q\);

\FD|RAM|ram~2802\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2802_combout\ = (\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~2801_combout\ & ((\FD|RAM|ram~1784_q\))) # (!\FD|RAM|ram~2801_combout\ & (\FD|RAM|ram~760_q\)))) # (!\FD|ULA|Add2~21_combout\ & (((\FD|RAM|ram~2801_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~760_q\,
	datab => \FD|ULA|Add2~21_combout\,
	datac => \FD|RAM|ram~2801_combout\,
	datad => \FD|RAM|ram~1784_q\,
	combout => \FD|RAM|ram~2802_combout\);

\FD|RAM|ram~1400\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[17]~3_combout\,
	ena => \FD|RAM|ram~3433_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1400_q\);

\FD|RAM|ram~888\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[17]~3_combout\,
	ena => \FD|RAM|ram~3469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~888_q\);

\FD|RAM|ram~376\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[17]~3_combout\,
	ena => \FD|RAM|ram~3487_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~376_q\);

\FD|RAM|ram~2803\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2803_combout\ = (\FD|ULA|Add2~24_combout\ & (((\FD|ULA|Add2~21_combout\)))) # (!\FD|ULA|Add2~24_combout\ & ((\FD|ULA|Add2~21_combout\ & (\FD|RAM|ram~888_q\)) # (!\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~376_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~24_combout\,
	datab => \FD|RAM|ram~888_q\,
	datac => \FD|ULA|Add2~21_combout\,
	datad => \FD|RAM|ram~376_q\,
	combout => \FD|RAM|ram~2803_combout\);

\FD|RAM|ram~1912\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[17]~3_combout\,
	ena => \FD|RAM|ram~3500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1912_q\);

\FD|RAM|ram~2804\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2804_combout\ = (\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~2803_combout\ & ((\FD|RAM|ram~1912_q\))) # (!\FD|RAM|ram~2803_combout\ & (\FD|RAM|ram~1400_q\)))) # (!\FD|ULA|Add2~24_combout\ & (((\FD|RAM|ram~2803_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1400_q\,
	datab => \FD|ULA|Add2~24_combout\,
	datac => \FD|RAM|ram~2803_combout\,
	datad => \FD|RAM|ram~1912_q\,
	combout => \FD|RAM|ram~2804_combout\);

\FD|RAM|ram~1144\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[17]~3_combout\,
	ena => \FD|RAM|ram~3449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1144_q\);

\FD|RAM|ram~632\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[17]~3_combout\,
	ena => \FD|RAM|ram~3471_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~632_q\);

\FD|RAM|ram~120\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[17]~3_combout\,
	ena => \FD|RAM|ram~3491_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~120_q\);

\FD|RAM|ram~2805\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2805_combout\ = (\FD|ULA|Add2~24_combout\ & (((\FD|ULA|Add2~21_combout\)))) # (!\FD|ULA|Add2~24_combout\ & ((\FD|ULA|Add2~21_combout\ & (\FD|RAM|ram~632_q\)) # (!\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~120_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~24_combout\,
	datab => \FD|RAM|ram~632_q\,
	datac => \FD|ULA|Add2~21_combout\,
	datad => \FD|RAM|ram~120_q\,
	combout => \FD|RAM|ram~2805_combout\);

\FD|RAM|ram~1656\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[17]~3_combout\,
	ena => \FD|RAM|ram~3501_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1656_q\);

\FD|RAM|ram~2806\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2806_combout\ = (\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~2805_combout\ & ((\FD|RAM|ram~1656_q\))) # (!\FD|RAM|ram~2805_combout\ & (\FD|RAM|ram~1144_q\)))) # (!\FD|ULA|Add2~24_combout\ & (((\FD|RAM|ram~2805_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1144_q\,
	datab => \FD|ULA|Add2~24_combout\,
	datac => \FD|RAM|ram~2805_combout\,
	datad => \FD|RAM|ram~1656_q\,
	combout => \FD|RAM|ram~2806_combout\);

\FD|RAM|ram~2807\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2807_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~2804_combout\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2806_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~2804_combout\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~2806_combout\,
	combout => \FD|RAM|ram~2807_combout\);

\FD|RAM|ram~1016\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[17]~3_combout\,
	ena => \FD|RAM|ram~3472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1016_q\);

\FD|RAM|ram~1528\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[17]~3_combout\,
	ena => \FD|RAM|ram~3459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1528_q\);

\FD|RAM|ram~504\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[17]~3_combout\,
	ena => \FD|RAM|ram~3494_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~504_q\);

\FD|RAM|ram~2808\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2808_combout\ = (\FD|ULA|Add2~21_combout\ & (((\FD|ULA|Add2~24_combout\)))) # (!\FD|ULA|Add2~21_combout\ & ((\FD|ULA|Add2~24_combout\ & (\FD|RAM|ram~1528_q\)) # (!\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~504_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~21_combout\,
	datab => \FD|RAM|ram~1528_q\,
	datac => \FD|ULA|Add2~24_combout\,
	datad => \FD|RAM|ram~504_q\,
	combout => \FD|RAM|ram~2808_combout\);

\FD|RAM|ram~2040\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[17]~3_combout\,
	ena => \FD|RAM|ram~3502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~2040_q\);

\FD|RAM|ram~2809\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2809_combout\ = (\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~2808_combout\ & ((\FD|RAM|ram~2040_q\))) # (!\FD|RAM|ram~2808_combout\ & (\FD|RAM|ram~1016_q\)))) # (!\FD|ULA|Add2~21_combout\ & (((\FD|RAM|ram~2808_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1016_q\,
	datab => \FD|ULA|Add2~21_combout\,
	datac => \FD|RAM|ram~2808_combout\,
	datad => \FD|RAM|ram~2040_q\,
	combout => \FD|RAM|ram~2809_combout\);

\FD|RAM|ram~2810\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2810_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2807_combout\ & ((\FD|RAM|ram~2809_combout\))) # (!\FD|RAM|ram~2807_combout\ & (\FD|RAM|ram~2802_combout\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~2807_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2802_combout\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~2807_combout\,
	datad => \FD|RAM|ram~2809_combout\,
	combout => \FD|RAM|ram~2810_combout\);

\FD|RAM|ram~1368\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[17]~3_combout\,
	ena => \FD|RAM|ram~3435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1368_q\);

\FD|RAM|ram~856\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[17]~3_combout\,
	ena => \FD|RAM|ram~3466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~856_q\);

\FD|RAM|ram~344\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[17]~3_combout\,
	ena => \FD|RAM|ram~3486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~344_q\);

\FD|RAM|ram~2811\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2811_combout\ = (\FD|ULA|Add2~24_combout\ & (((\FD|ULA|Add2~21_combout\)))) # (!\FD|ULA|Add2~24_combout\ & ((\FD|ULA|Add2~21_combout\ & (\FD|RAM|ram~856_q\)) # (!\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~344_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~24_combout\,
	datab => \FD|RAM|ram~856_q\,
	datac => \FD|ULA|Add2~21_combout\,
	datad => \FD|RAM|ram~344_q\,
	combout => \FD|RAM|ram~2811_combout\);

\FD|RAM|ram~1880\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[17]~3_combout\,
	ena => \FD|RAM|ram~3503_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1880_q\);

\FD|RAM|ram~2812\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2812_combout\ = (\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~2811_combout\ & ((\FD|RAM|ram~1880_q\))) # (!\FD|RAM|ram~2811_combout\ & (\FD|RAM|ram~1368_q\)))) # (!\FD|ULA|Add2~24_combout\ & (((\FD|RAM|ram~2811_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1368_q\,
	datab => \FD|ULA|Add2~24_combout\,
	datac => \FD|RAM|ram~2811_combout\,
	datad => \FD|RAM|ram~1880_q\,
	combout => \FD|RAM|ram~2812_combout\);

\FD|RAM|ram~728\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[17]~3_combout\,
	ena => \FD|RAM|ram~3465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~728_q\);

\FD|RAM|ram~1240\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[17]~3_combout\,
	ena => \FD|RAM|ram~3441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1240_q\);

\FD|RAM|ram~216\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[17]~3_combout\,
	ena => \FD|RAM|ram~3483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~216_q\);

\FD|RAM|ram~2813\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2813_combout\ = (\FD|ULA|Add2~21_combout\ & (((\FD|ULA|Add2~24_combout\)))) # (!\FD|ULA|Add2~21_combout\ & ((\FD|ULA|Add2~24_combout\ & (\FD|RAM|ram~1240_q\)) # (!\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~216_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~21_combout\,
	datab => \FD|RAM|ram~1240_q\,
	datac => \FD|ULA|Add2~24_combout\,
	datad => \FD|RAM|ram~216_q\,
	combout => \FD|RAM|ram~2813_combout\);

\FD|RAM|ram~1752\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[17]~3_combout\,
	ena => \FD|RAM|ram~3504_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1752_q\);

\FD|RAM|ram~2814\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2814_combout\ = (\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~2813_combout\ & ((\FD|RAM|ram~1752_q\))) # (!\FD|RAM|ram~2813_combout\ & (\FD|RAM|ram~728_q\)))) # (!\FD|ULA|Add2~21_combout\ & (((\FD|RAM|ram~2813_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~728_q\,
	datab => \FD|ULA|Add2~21_combout\,
	datac => \FD|RAM|ram~2813_combout\,
	datad => \FD|RAM|ram~1752_q\,
	combout => \FD|RAM|ram~2814_combout\);

\FD|RAM|ram~1112\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[17]~3_combout\,
	ena => \FD|RAM|ram~3451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1112_q\);

\FD|RAM|ram~600\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[17]~3_combout\,
	ena => \FD|RAM|ram~3467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~600_q\);

\FD|RAM|ram~88\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[17]~3_combout\,
	ena => \FD|RAM|ram~3490_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~88_q\);

\FD|RAM|ram~2815\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2815_combout\ = (\FD|ULA|Add2~24_combout\ & (((\FD|ULA|Add2~21_combout\)))) # (!\FD|ULA|Add2~24_combout\ & ((\FD|ULA|Add2~21_combout\ & (\FD|RAM|ram~600_q\)) # (!\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~88_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~24_combout\,
	datab => \FD|RAM|ram~600_q\,
	datac => \FD|ULA|Add2~21_combout\,
	datad => \FD|RAM|ram~88_q\,
	combout => \FD|RAM|ram~2815_combout\);

\FD|RAM|ram~1624\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[17]~3_combout\,
	ena => \FD|RAM|ram~3505_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1624_q\);

\FD|RAM|ram~2816\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2816_combout\ = (\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~2815_combout\ & ((\FD|RAM|ram~1624_q\))) # (!\FD|RAM|ram~2815_combout\ & (\FD|RAM|ram~1112_q\)))) # (!\FD|ULA|Add2~24_combout\ & (((\FD|RAM|ram~2815_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1112_q\,
	datab => \FD|ULA|Add2~24_combout\,
	datac => \FD|RAM|ram~2815_combout\,
	datad => \FD|RAM|ram~1624_q\,
	combout => \FD|RAM|ram~2816_combout\);

\FD|RAM|ram~2817\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2817_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~2814_combout\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2816_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~2814_combout\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~2816_combout\,
	combout => \FD|RAM|ram~2817_combout\);

\FD|RAM|ram~984\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[17]~3_combout\,
	ena => \FD|RAM|ram~3468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~984_q\);

\FD|RAM|ram~1496\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[17]~3_combout\,
	ena => \FD|RAM|ram~3457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1496_q\);

\FD|RAM|ram~472\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[17]~3_combout\,
	ena => \FD|RAM|ram~3495_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~472_q\);

\FD|RAM|ram~2818\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2818_combout\ = (\FD|ULA|Add2~21_combout\ & (((\FD|ULA|Add2~24_combout\)))) # (!\FD|ULA|Add2~21_combout\ & ((\FD|ULA|Add2~24_combout\ & (\FD|RAM|ram~1496_q\)) # (!\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~472_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~21_combout\,
	datab => \FD|RAM|ram~1496_q\,
	datac => \FD|ULA|Add2~24_combout\,
	datad => \FD|RAM|ram~472_q\,
	combout => \FD|RAM|ram~2818_combout\);

\FD|RAM|ram~2008\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[17]~3_combout\,
	ena => \FD|RAM|ram~3506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~2008_q\);

\FD|RAM|ram~2819\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2819_combout\ = (\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~2818_combout\ & ((\FD|RAM|ram~2008_q\))) # (!\FD|RAM|ram~2818_combout\ & (\FD|RAM|ram~984_q\)))) # (!\FD|ULA|Add2~21_combout\ & (((\FD|RAM|ram~2818_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~984_q\,
	datab => \FD|ULA|Add2~21_combout\,
	datac => \FD|RAM|ram~2818_combout\,
	datad => \FD|RAM|ram~2008_q\,
	combout => \FD|RAM|ram~2819_combout\);

\FD|RAM|ram~2820\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2820_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2817_combout\ & ((\FD|RAM|ram~2819_combout\))) # (!\FD|RAM|ram~2817_combout\ & (\FD|RAM|ram~2812_combout\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~2817_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2812_combout\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~2817_combout\,
	datad => \FD|RAM|ram~2819_combout\,
	combout => \FD|RAM|ram~2820_combout\);

\FD|RAM|ram~696\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[17]~3_combout\,
	ena => \FD|RAM|ram~3474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~696_q\);

\FD|RAM|ram~1208\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[17]~3_combout\,
	ena => \FD|RAM|ram~3445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1208_q\);

\FD|RAM|ram~184\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[17]~3_combout\,
	ena => \FD|RAM|ram~3484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~184_q\);

\FD|RAM|ram~2821\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2821_combout\ = (\FD|ULA|Add2~21_combout\ & (((\FD|ULA|Add2~24_combout\)))) # (!\FD|ULA|Add2~21_combout\ & ((\FD|ULA|Add2~24_combout\ & (\FD|RAM|ram~1208_q\)) # (!\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~184_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~21_combout\,
	datab => \FD|RAM|ram~1208_q\,
	datac => \FD|ULA|Add2~24_combout\,
	datad => \FD|RAM|ram~184_q\,
	combout => \FD|RAM|ram~2821_combout\);

\FD|RAM|ram~1720\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[17]~3_combout\,
	ena => \FD|RAM|ram~3507_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1720_q\);

\FD|RAM|ram~2822\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2822_combout\ = (\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~2821_combout\ & ((\FD|RAM|ram~1720_q\))) # (!\FD|RAM|ram~2821_combout\ & (\FD|RAM|ram~696_q\)))) # (!\FD|ULA|Add2~21_combout\ & (((\FD|RAM|ram~2821_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~696_q\,
	datab => \FD|ULA|Add2~21_combout\,
	datac => \FD|RAM|ram~2821_combout\,
	datad => \FD|RAM|ram~1720_q\,
	combout => \FD|RAM|ram~2822_combout\);

\FD|RAM|ram~1336\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[17]~3_combout\,
	ena => \FD|RAM|ram~3437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1336_q\);

\FD|RAM|ram~824\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[17]~3_combout\,
	ena => \FD|RAM|ram~3473_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~824_q\);

\FD|RAM|ram~312\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[17]~3_combout\,
	ena => \FD|RAM|ram~3488_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~312_q\);

\FD|RAM|ram~2823\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2823_combout\ = (\FD|ULA|Add2~24_combout\ & (((\FD|ULA|Add2~21_combout\)))) # (!\FD|ULA|Add2~24_combout\ & ((\FD|ULA|Add2~21_combout\ & (\FD|RAM|ram~824_q\)) # (!\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~312_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~24_combout\,
	datab => \FD|RAM|ram~824_q\,
	datac => \FD|ULA|Add2~21_combout\,
	datad => \FD|RAM|ram~312_q\,
	combout => \FD|RAM|ram~2823_combout\);

\FD|RAM|ram~1848\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[17]~3_combout\,
	ena => \FD|RAM|ram~3508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1848_q\);

\FD|RAM|ram~2824\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2824_combout\ = (\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~2823_combout\ & ((\FD|RAM|ram~1848_q\))) # (!\FD|RAM|ram~2823_combout\ & (\FD|RAM|ram~1336_q\)))) # (!\FD|ULA|Add2~24_combout\ & (((\FD|RAM|ram~2823_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1336_q\,
	datab => \FD|ULA|Add2~24_combout\,
	datac => \FD|RAM|ram~2823_combout\,
	datad => \FD|RAM|ram~1848_q\,
	combout => \FD|RAM|ram~2824_combout\);

\FD|RAM|ram~1080\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[17]~3_combout\,
	ena => \FD|RAM|ram~3453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1080_q\);

\FD|RAM|ram~568\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[17]~3_combout\,
	ena => \FD|RAM|ram~3475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~568_q\);

\FD|RAM|ram~56\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[17]~3_combout\,
	ena => \FD|RAM|ram~3492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~56_q\);

\FD|RAM|ram~2825\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2825_combout\ = (\FD|ULA|Add2~24_combout\ & (((\FD|ULA|Add2~21_combout\)))) # (!\FD|ULA|Add2~24_combout\ & ((\FD|ULA|Add2~21_combout\ & (\FD|RAM|ram~568_q\)) # (!\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~56_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~24_combout\,
	datab => \FD|RAM|ram~568_q\,
	datac => \FD|ULA|Add2~21_combout\,
	datad => \FD|RAM|ram~56_q\,
	combout => \FD|RAM|ram~2825_combout\);

\FD|RAM|ram~1592\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[17]~3_combout\,
	ena => \FD|RAM|ram~3509_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1592_q\);

\FD|RAM|ram~2826\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2826_combout\ = (\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~2825_combout\ & ((\FD|RAM|ram~1592_q\))) # (!\FD|RAM|ram~2825_combout\ & (\FD|RAM|ram~1080_q\)))) # (!\FD|ULA|Add2~24_combout\ & (((\FD|RAM|ram~2825_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1080_q\,
	datab => \FD|ULA|Add2~24_combout\,
	datac => \FD|RAM|ram~2825_combout\,
	datad => \FD|RAM|ram~1592_q\,
	combout => \FD|RAM|ram~2826_combout\);

\FD|RAM|ram~2827\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2827_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~2824_combout\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2826_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~2824_combout\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~2826_combout\,
	combout => \FD|RAM|ram~2827_combout\);

\FD|RAM|ram~952\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[17]~3_combout\,
	ena => \FD|RAM|ram~3476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~952_q\);

\FD|RAM|ram~1464\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[17]~3_combout\,
	ena => \FD|RAM|ram~3461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1464_q\);

\FD|RAM|ram~440\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[17]~3_combout\,
	ena => \FD|RAM|ram~3496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~440_q\);

\FD|RAM|ram~2828\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2828_combout\ = (\FD|ULA|Add2~21_combout\ & (((\FD|ULA|Add2~24_combout\)))) # (!\FD|ULA|Add2~21_combout\ & ((\FD|ULA|Add2~24_combout\ & (\FD|RAM|ram~1464_q\)) # (!\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~440_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~21_combout\,
	datab => \FD|RAM|ram~1464_q\,
	datac => \FD|ULA|Add2~24_combout\,
	datad => \FD|RAM|ram~440_q\,
	combout => \FD|RAM|ram~2828_combout\);

\FD|RAM|ram~1976\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[17]~3_combout\,
	ena => \FD|RAM|ram~3510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1976_q\);

\FD|RAM|ram~2829\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2829_combout\ = (\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~2828_combout\ & ((\FD|RAM|ram~1976_q\))) # (!\FD|RAM|ram~2828_combout\ & (\FD|RAM|ram~952_q\)))) # (!\FD|ULA|Add2~21_combout\ & (((\FD|RAM|ram~2828_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~952_q\,
	datab => \FD|ULA|Add2~21_combout\,
	datac => \FD|RAM|ram~2828_combout\,
	datad => \FD|RAM|ram~1976_q\,
	combout => \FD|RAM|ram~2829_combout\);

\FD|RAM|ram~2830\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2830_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2827_combout\ & ((\FD|RAM|ram~2829_combout\))) # (!\FD|RAM|ram~2827_combout\ & (\FD|RAM|ram~2822_combout\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~2827_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2822_combout\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~2827_combout\,
	datad => \FD|RAM|ram~2829_combout\,
	combout => \FD|RAM|ram~2830_combout\);

\FD|RAM|ram~2831\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2831_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~2820_combout\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~2830_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~2820_combout\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~2830_combout\,
	combout => \FD|RAM|ram~2831_combout\);

\FD|RAM|ram~1432\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[17]~3_combout\,
	ena => \FD|RAM|ram~3439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1432_q\);

\FD|RAM|ram~920\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[17]~3_combout\,
	ena => \FD|RAM|ram~3478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~920_q\);

\FD|RAM|ram~408\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[17]~3_combout\,
	ena => \FD|RAM|ram~3489_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~408_q\);

\FD|RAM|ram~2832\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2832_combout\ = (\FD|ULA|Add2~24_combout\ & (((\FD|ULA|Add2~21_combout\)))) # (!\FD|ULA|Add2~24_combout\ & ((\FD|ULA|Add2~21_combout\ & (\FD|RAM|ram~920_q\)) # (!\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~408_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~24_combout\,
	datab => \FD|RAM|ram~920_q\,
	datac => \FD|ULA|Add2~21_combout\,
	datad => \FD|RAM|ram~408_q\,
	combout => \FD|RAM|ram~2832_combout\);

\FD|RAM|ram~1944\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[17]~3_combout\,
	ena => \FD|RAM|ram~3511_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1944_q\);

\FD|RAM|ram~2833\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2833_combout\ = (\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~2832_combout\ & ((\FD|RAM|ram~1944_q\))) # (!\FD|RAM|ram~2832_combout\ & (\FD|RAM|ram~1432_q\)))) # (!\FD|ULA|Add2~24_combout\ & (((\FD|RAM|ram~2832_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1432_q\,
	datab => \FD|ULA|Add2~24_combout\,
	datac => \FD|RAM|ram~2832_combout\,
	datad => \FD|RAM|ram~1944_q\,
	combout => \FD|RAM|ram~2833_combout\);

\FD|RAM|ram~792\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[17]~3_combout\,
	ena => \FD|RAM|ram~3477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~792_q\);

\FD|RAM|ram~1304\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[17]~3_combout\,
	ena => \FD|RAM|ram~3447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1304_q\);

\FD|RAM|ram~280\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[17]~3_combout\,
	ena => \FD|RAM|ram~3485_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~280_q\);

\FD|RAM|ram~2834\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2834_combout\ = (\FD|ULA|Add2~21_combout\ & (((\FD|ULA|Add2~24_combout\)))) # (!\FD|ULA|Add2~21_combout\ & ((\FD|ULA|Add2~24_combout\ & (\FD|RAM|ram~1304_q\)) # (!\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~280_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~21_combout\,
	datab => \FD|RAM|ram~1304_q\,
	datac => \FD|ULA|Add2~24_combout\,
	datad => \FD|RAM|ram~280_q\,
	combout => \FD|RAM|ram~2834_combout\);

\FD|RAM|ram~1816\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[17]~3_combout\,
	ena => \FD|RAM|ram~3512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1816_q\);

\FD|RAM|ram~2835\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2835_combout\ = (\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~2834_combout\ & ((\FD|RAM|ram~1816_q\))) # (!\FD|RAM|ram~2834_combout\ & (\FD|RAM|ram~792_q\)))) # (!\FD|ULA|Add2~21_combout\ & (((\FD|RAM|ram~2834_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~792_q\,
	datab => \FD|ULA|Add2~21_combout\,
	datac => \FD|RAM|ram~2834_combout\,
	datad => \FD|RAM|ram~1816_q\,
	combout => \FD|RAM|ram~2835_combout\);

\FD|RAM|ram~1176\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[17]~3_combout\,
	ena => \FD|RAM|ram~3455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1176_q\);

\FD|RAM|ram~664\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[17]~3_combout\,
	ena => \FD|RAM|ram~3479_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~664_q\);

\FD|RAM|ram~152\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[17]~3_combout\,
	ena => \FD|RAM|ram~3493_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~152_q\);

\FD|RAM|ram~2836\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2836_combout\ = (\FD|ULA|Add2~24_combout\ & (((\FD|ULA|Add2~21_combout\)))) # (!\FD|ULA|Add2~24_combout\ & ((\FD|ULA|Add2~21_combout\ & (\FD|RAM|ram~664_q\)) # (!\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~152_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~24_combout\,
	datab => \FD|RAM|ram~664_q\,
	datac => \FD|ULA|Add2~21_combout\,
	datad => \FD|RAM|ram~152_q\,
	combout => \FD|RAM|ram~2836_combout\);

\FD|RAM|ram~1688\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[17]~3_combout\,
	ena => \FD|RAM|ram~3513_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1688_q\);

\FD|RAM|ram~2837\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2837_combout\ = (\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~2836_combout\ & ((\FD|RAM|ram~1688_q\))) # (!\FD|RAM|ram~2836_combout\ & (\FD|RAM|ram~1176_q\)))) # (!\FD|ULA|Add2~24_combout\ & (((\FD|RAM|ram~2836_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1176_q\,
	datab => \FD|ULA|Add2~24_combout\,
	datac => \FD|RAM|ram~2836_combout\,
	datad => \FD|RAM|ram~1688_q\,
	combout => \FD|RAM|ram~2837_combout\);

\FD|RAM|ram~2838\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2838_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~2835_combout\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2837_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~2835_combout\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~2837_combout\,
	combout => \FD|RAM|ram~2838_combout\);

\FD|RAM|ram~1048\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[17]~3_combout\,
	ena => \FD|RAM|ram~3480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1048_q\);

\FD|RAM|ram~1560\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[17]~3_combout\,
	ena => \FD|RAM|ram~3463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1560_q\);

\FD|RAM|ram~536\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[17]~3_combout\,
	ena => \FD|RAM|ram~3497_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~536_q\);

\FD|RAM|ram~2839\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2839_combout\ = (\FD|ULA|Add2~21_combout\ & (((\FD|ULA|Add2~24_combout\)))) # (!\FD|ULA|Add2~21_combout\ & ((\FD|ULA|Add2~24_combout\ & (\FD|RAM|ram~1560_q\)) # (!\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~536_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~21_combout\,
	datab => \FD|RAM|ram~1560_q\,
	datac => \FD|ULA|Add2~24_combout\,
	datad => \FD|RAM|ram~536_q\,
	combout => \FD|RAM|ram~2839_combout\);

\FD|RAM|ram~2072\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[17]~3_combout\,
	ena => \FD|RAM|ram~3514_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~2072_q\);

\FD|RAM|ram~2840\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2840_combout\ = (\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~2839_combout\ & ((\FD|RAM|ram~2072_q\))) # (!\FD|RAM|ram~2839_combout\ & (\FD|RAM|ram~1048_q\)))) # (!\FD|ULA|Add2~21_combout\ & (((\FD|RAM|ram~2839_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1048_q\,
	datab => \FD|ULA|Add2~21_combout\,
	datac => \FD|RAM|ram~2839_combout\,
	datad => \FD|RAM|ram~2072_q\,
	combout => \FD|RAM|ram~2840_combout\);

\FD|RAM|ram~2841\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2841_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2838_combout\ & ((\FD|RAM|ram~2840_combout\))) # (!\FD|RAM|ram~2838_combout\ & (\FD|RAM|ram~2833_combout\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~2838_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2833_combout\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~2838_combout\,
	datad => \FD|RAM|ram~2840_combout\,
	combout => \FD|RAM|ram~2841_combout\);

\FD|RAM|ram~2842\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2842_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~2831_combout\ & ((\FD|RAM|ram~2841_combout\))) # (!\FD|RAM|ram~2831_combout\ & (\FD|RAM|ram~2810_combout\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~2831_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2810_combout\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~2831_combout\,
	datad => \FD|RAM|ram~2841_combout\,
	combout => \FD|RAM|ram~2842_combout\);

\FD|RAM|ram~1399\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[16]~2_combout\,
	ena => \FD|RAM|ram~3433_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1399_q\);

\FD|RAM|ram~1367\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[16]~2_combout\,
	ena => \FD|RAM|ram~3435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1367_q\);

\FD|RAM|ram~1335\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[16]~2_combout\,
	ena => \FD|RAM|ram~3437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1335_q\);

\FD|RAM|ram~2759\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2759_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~1367_q\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~1335_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~1367_q\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~1335_q\,
	combout => \FD|RAM|ram~2759_combout\);

\FD|RAM|ram~1431\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[16]~2_combout\,
	ena => \FD|RAM|ram~3439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1431_q\);

\FD|RAM|ram~2760\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2760_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~2759_combout\ & ((\FD|RAM|ram~1431_q\))) # (!\FD|RAM|ram~2759_combout\ & (\FD|RAM|ram~1399_q\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~2759_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1399_q\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~2759_combout\,
	datad => \FD|RAM|ram~1431_q\,
	combout => \FD|RAM|ram~2760_combout\);

\FD|RAM|ram~1239\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[16]~2_combout\,
	ena => \FD|RAM|ram~3441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1239_q\);

\FD|RAM|ram~1271\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[16]~2_combout\,
	ena => \FD|RAM|ram~3443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1271_q\);

\FD|RAM|ram~1207\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[16]~2_combout\,
	ena => \FD|RAM|ram~3445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1207_q\);

\FD|RAM|ram~2761\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2761_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~1271_q\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~1207_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~1271_q\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~1207_q\,
	combout => \FD|RAM|ram~2761_combout\);

\FD|RAM|ram~1303\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[16]~2_combout\,
	ena => \FD|RAM|ram~3447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1303_q\);

\FD|RAM|ram~2762\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2762_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~2761_combout\ & ((\FD|RAM|ram~1303_q\))) # (!\FD|RAM|ram~2761_combout\ & (\FD|RAM|ram~1239_q\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~2761_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1239_q\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~2761_combout\,
	datad => \FD|RAM|ram~1303_q\,
	combout => \FD|RAM|ram~2762_combout\);

\FD|RAM|ram~1143\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[16]~2_combout\,
	ena => \FD|RAM|ram~3449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1143_q\);

\FD|RAM|ram~1111\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[16]~2_combout\,
	ena => \FD|RAM|ram~3451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1111_q\);

\FD|RAM|ram~1079\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[16]~2_combout\,
	ena => \FD|RAM|ram~3453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1079_q\);

\FD|RAM|ram~2763\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2763_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~1111_q\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~1079_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~1111_q\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~1079_q\,
	combout => \FD|RAM|ram~2763_combout\);

\FD|RAM|ram~1175\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[16]~2_combout\,
	ena => \FD|RAM|ram~3455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1175_q\);

\FD|RAM|ram~2764\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2764_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~2763_combout\ & ((\FD|RAM|ram~1175_q\))) # (!\FD|RAM|ram~2763_combout\ & (\FD|RAM|ram~1143_q\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~2763_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1143_q\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~2763_combout\,
	datad => \FD|RAM|ram~1175_q\,
	combout => \FD|RAM|ram~2764_combout\);

\FD|RAM|ram~2765\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2765_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~2762_combout\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2764_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~2762_combout\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~2764_combout\,
	combout => \FD|RAM|ram~2765_combout\);

\FD|RAM|ram~1495\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[16]~2_combout\,
	ena => \FD|RAM|ram~3457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1495_q\);

\FD|RAM|ram~1527\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[16]~2_combout\,
	ena => \FD|RAM|ram~3459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1527_q\);

\FD|RAM|ram~1463\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[16]~2_combout\,
	ena => \FD|RAM|ram~3461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1463_q\);

\FD|RAM|ram~2766\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2766_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~1527_q\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~1463_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~1527_q\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~1463_q\,
	combout => \FD|RAM|ram~2766_combout\);

\FD|RAM|ram~1559\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[16]~2_combout\,
	ena => \FD|RAM|ram~3463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1559_q\);

\FD|RAM|ram~2767\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2767_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~2766_combout\ & ((\FD|RAM|ram~1559_q\))) # (!\FD|RAM|ram~2766_combout\ & (\FD|RAM|ram~1495_q\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~2766_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1495_q\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~2766_combout\,
	datad => \FD|RAM|ram~1559_q\,
	combout => \FD|RAM|ram~2767_combout\);

\FD|RAM|ram~2768\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2768_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2765_combout\ & ((\FD|RAM|ram~2767_combout\))) # (!\FD|RAM|ram~2765_combout\ & (\FD|RAM|ram~2760_combout\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~2765_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2760_combout\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~2765_combout\,
	datad => \FD|RAM|ram~2767_combout\,
	combout => \FD|RAM|ram~2768_combout\);

\FD|RAM|ram~727\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[16]~2_combout\,
	ena => \FD|RAM|ram~3465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~727_q\);

\FD|RAM|ram~855\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[16]~2_combout\,
	ena => \FD|RAM|ram~3466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~855_q\);

\FD|RAM|ram~599\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[16]~2_combout\,
	ena => \FD|RAM|ram~3467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~599_q\);

\FD|RAM|ram~2769\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2769_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~855_q\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~599_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~855_q\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~599_q\,
	combout => \FD|RAM|ram~2769_combout\);

\FD|RAM|ram~983\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[16]~2_combout\,
	ena => \FD|RAM|ram~3468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~983_q\);

\FD|RAM|ram~2770\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2770_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2769_combout\ & ((\FD|RAM|ram~983_q\))) # (!\FD|RAM|ram~2769_combout\ & (\FD|RAM|ram~727_q\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~2769_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~727_q\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~2769_combout\,
	datad => \FD|RAM|ram~983_q\,
	combout => \FD|RAM|ram~2770_combout\);

\FD|RAM|ram~887\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[16]~2_combout\,
	ena => \FD|RAM|ram~3469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~887_q\);

\FD|RAM|ram~759\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[16]~2_combout\,
	ena => \FD|RAM|ram~3470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~759_q\);

\FD|RAM|ram~631\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[16]~2_combout\,
	ena => \FD|RAM|ram~3471_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~631_q\);

\FD|RAM|ram~2771\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2771_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~759_q\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~631_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~759_q\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~631_q\,
	combout => \FD|RAM|ram~2771_combout\);

\FD|RAM|ram~1015\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[16]~2_combout\,
	ena => \FD|RAM|ram~3472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1015_q\);

\FD|RAM|ram~2772\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2772_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2771_combout\ & ((\FD|RAM|ram~1015_q\))) # (!\FD|RAM|ram~2771_combout\ & (\FD|RAM|ram~887_q\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~2771_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~887_q\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~2771_combout\,
	datad => \FD|RAM|ram~1015_q\,
	combout => \FD|RAM|ram~2772_combout\);

\FD|RAM|ram~823\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[16]~2_combout\,
	ena => \FD|RAM|ram~3473_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~823_q\);

\FD|RAM|ram~695\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[16]~2_combout\,
	ena => \FD|RAM|ram~3474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~695_q\);

\FD|RAM|ram~567\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[16]~2_combout\,
	ena => \FD|RAM|ram~3475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~567_q\);

\FD|RAM|ram~2773\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2773_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~695_q\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~567_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~695_q\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~567_q\,
	combout => \FD|RAM|ram~2773_combout\);

\FD|RAM|ram~951\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[16]~2_combout\,
	ena => \FD|RAM|ram~3476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~951_q\);

\FD|RAM|ram~2774\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2774_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2773_combout\ & ((\FD|RAM|ram~951_q\))) # (!\FD|RAM|ram~2773_combout\ & (\FD|RAM|ram~823_q\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~2773_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~823_q\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~2773_combout\,
	datad => \FD|RAM|ram~951_q\,
	combout => \FD|RAM|ram~2774_combout\);

\FD|RAM|ram~2775\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2775_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~2772_combout\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~2774_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~2772_combout\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~2774_combout\,
	combout => \FD|RAM|ram~2775_combout\);

\FD|RAM|ram~791\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[16]~2_combout\,
	ena => \FD|RAM|ram~3477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~791_q\);

\FD|RAM|ram~919\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[16]~2_combout\,
	ena => \FD|RAM|ram~3478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~919_q\);

\FD|RAM|ram~663\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[16]~2_combout\,
	ena => \FD|RAM|ram~3479_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~663_q\);

\FD|RAM|ram~2776\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2776_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~919_q\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~663_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~919_q\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~663_q\,
	combout => \FD|RAM|ram~2776_combout\);

\FD|RAM|ram~1047\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[16]~2_combout\,
	ena => \FD|RAM|ram~3480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1047_q\);

\FD|RAM|ram~2777\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2777_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2776_combout\ & ((\FD|RAM|ram~1047_q\))) # (!\FD|RAM|ram~2776_combout\ & (\FD|RAM|ram~791_q\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~2776_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~791_q\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~2776_combout\,
	datad => \FD|RAM|ram~1047_q\,
	combout => \FD|RAM|ram~2777_combout\);

\FD|RAM|ram~2778\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2778_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~2775_combout\ & ((\FD|RAM|ram~2777_combout\))) # (!\FD|RAM|ram~2775_combout\ & (\FD|RAM|ram~2770_combout\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~2775_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2770_combout\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~2775_combout\,
	datad => \FD|RAM|ram~2777_combout\,
	combout => \FD|RAM|ram~2778_combout\);

\FD|RAM|ram~247\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[16]~2_combout\,
	ena => \FD|RAM|ram~3482_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~247_q\);

\FD|RAM|ram~215\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[16]~2_combout\,
	ena => \FD|RAM|ram~3483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~215_q\);

\FD|RAM|ram~183\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[16]~2_combout\,
	ena => \FD|RAM|ram~3484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~183_q\);

\FD|RAM|ram~2779\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2779_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~215_q\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~183_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~215_q\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~183_q\,
	combout => \FD|RAM|ram~2779_combout\);

\FD|RAM|ram~279\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[16]~2_combout\,
	ena => \FD|RAM|ram~3485_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~279_q\);

\FD|RAM|ram~2780\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2780_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~2779_combout\ & ((\FD|RAM|ram~279_q\))) # (!\FD|RAM|ram~2779_combout\ & (\FD|RAM|ram~247_q\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~2779_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~247_q\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~2779_combout\,
	datad => \FD|RAM|ram~279_q\,
	combout => \FD|RAM|ram~2780_combout\);

\FD|RAM|ram~343\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[16]~2_combout\,
	ena => \FD|RAM|ram~3486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~343_q\);

\FD|RAM|ram~375\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[16]~2_combout\,
	ena => \FD|RAM|ram~3487_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~375_q\);

\FD|RAM|ram~311\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[16]~2_combout\,
	ena => \FD|RAM|ram~3488_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~311_q\);

\FD|RAM|ram~2781\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2781_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~375_q\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~311_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~375_q\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~311_q\,
	combout => \FD|RAM|ram~2781_combout\);

\FD|RAM|ram~407\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[16]~2_combout\,
	ena => \FD|RAM|ram~3489_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~407_q\);

\FD|RAM|ram~2782\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2782_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~2781_combout\ & ((\FD|RAM|ram~407_q\))) # (!\FD|RAM|ram~2781_combout\ & (\FD|RAM|ram~343_q\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~2781_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~343_q\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~2781_combout\,
	datad => \FD|RAM|ram~407_q\,
	combout => \FD|RAM|ram~2782_combout\);

\FD|RAM|ram~87\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[16]~2_combout\,
	ena => \FD|RAM|ram~3490_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~87_q\);

\FD|RAM|ram~119\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[16]~2_combout\,
	ena => \FD|RAM|ram~3491_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~119_q\);

\FD|RAM|ram~55\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[16]~2_combout\,
	ena => \FD|RAM|ram~3492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~55_q\);

\FD|RAM|ram~2783\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2783_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~119_q\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~55_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~119_q\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~55_q\,
	combout => \FD|RAM|ram~2783_combout\);

\FD|RAM|ram~151\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[16]~2_combout\,
	ena => \FD|RAM|ram~3493_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~151_q\);

\FD|RAM|ram~2784\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2784_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~2783_combout\ & ((\FD|RAM|ram~151_q\))) # (!\FD|RAM|ram~2783_combout\ & (\FD|RAM|ram~87_q\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~2783_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~87_q\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~2783_combout\,
	datad => \FD|RAM|ram~151_q\,
	combout => \FD|RAM|ram~2784_combout\);

\FD|RAM|ram~2785\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2785_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~2782_combout\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2784_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~2782_combout\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~2784_combout\,
	combout => \FD|RAM|ram~2785_combout\);

\FD|RAM|ram~503\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[16]~2_combout\,
	ena => \FD|RAM|ram~3494_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~503_q\);

\FD|RAM|ram~471\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[16]~2_combout\,
	ena => \FD|RAM|ram~3495_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~471_q\);

\FD|RAM|ram~439\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[16]~2_combout\,
	ena => \FD|RAM|ram~3496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~439_q\);

\FD|RAM|ram~2786\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2786_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~471_q\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~439_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~471_q\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~439_q\,
	combout => \FD|RAM|ram~2786_combout\);

\FD|RAM|ram~535\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[16]~2_combout\,
	ena => \FD|RAM|ram~3497_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~535_q\);

\FD|RAM|ram~2787\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2787_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~2786_combout\ & ((\FD|RAM|ram~535_q\))) # (!\FD|RAM|ram~2786_combout\ & (\FD|RAM|ram~503_q\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~2786_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~503_q\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~2786_combout\,
	datad => \FD|RAM|ram~535_q\,
	combout => \FD|RAM|ram~2787_combout\);

\FD|RAM|ram~2788\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2788_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2785_combout\ & ((\FD|RAM|ram~2787_combout\))) # (!\FD|RAM|ram~2785_combout\ & (\FD|RAM|ram~2780_combout\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~2785_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2780_combout\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~2785_combout\,
	datad => \FD|RAM|ram~2787_combout\,
	combout => \FD|RAM|ram~2788_combout\);

\FD|RAM|ram~2789\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2789_combout\ = (\FD|ULA|Add2~24_combout\ & (((\FD|ULA|Add2~21_combout\)))) # (!\FD|ULA|Add2~24_combout\ & ((\FD|ULA|Add2~21_combout\ & (\FD|RAM|ram~2778_combout\)) # (!\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~2788_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~24_combout\,
	datab => \FD|RAM|ram~2778_combout\,
	datac => \FD|ULA|Add2~21_combout\,
	datad => \FD|RAM|ram~2788_combout\,
	combout => \FD|RAM|ram~2789_combout\);

\FD|RAM|ram~1783\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[16]~2_combout\,
	ena => \FD|RAM|ram~3499_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1783_q\);

\FD|RAM|ram~1911\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[16]~2_combout\,
	ena => \FD|RAM|ram~3500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1911_q\);

\FD|RAM|ram~1655\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[16]~2_combout\,
	ena => \FD|RAM|ram~3501_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1655_q\);

\FD|RAM|ram~2790\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2790_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~1911_q\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~1655_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~1911_q\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~1655_q\,
	combout => \FD|RAM|ram~2790_combout\);

\FD|RAM|ram~2039\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[16]~2_combout\,
	ena => \FD|RAM|ram~3502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~2039_q\);

\FD|RAM|ram~2791\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2791_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2790_combout\ & ((\FD|RAM|ram~2039_q\))) # (!\FD|RAM|ram~2790_combout\ & (\FD|RAM|ram~1783_q\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~2790_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1783_q\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~2790_combout\,
	datad => \FD|RAM|ram~2039_q\,
	combout => \FD|RAM|ram~2791_combout\);

\FD|RAM|ram~1879\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[16]~2_combout\,
	ena => \FD|RAM|ram~3503_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1879_q\);

\FD|RAM|ram~1751\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[16]~2_combout\,
	ena => \FD|RAM|ram~3504_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1751_q\);

\FD|RAM|ram~1623\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[16]~2_combout\,
	ena => \FD|RAM|ram~3505_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1623_q\);

\FD|RAM|ram~2792\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2792_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~1751_q\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~1623_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~1751_q\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~1623_q\,
	combout => \FD|RAM|ram~2792_combout\);

\FD|RAM|ram~2007\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[16]~2_combout\,
	ena => \FD|RAM|ram~3506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~2007_q\);

\FD|RAM|ram~2793\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2793_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2792_combout\ & ((\FD|RAM|ram~2007_q\))) # (!\FD|RAM|ram~2792_combout\ & (\FD|RAM|ram~1879_q\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~2792_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1879_q\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~2792_combout\,
	datad => \FD|RAM|ram~2007_q\,
	combout => \FD|RAM|ram~2793_combout\);

\FD|RAM|ram~1719\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[16]~2_combout\,
	ena => \FD|RAM|ram~3507_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1719_q\);

\FD|RAM|ram~1847\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[16]~2_combout\,
	ena => \FD|RAM|ram~3508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1847_q\);

\FD|RAM|ram~1591\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[16]~2_combout\,
	ena => \FD|RAM|ram~3509_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1591_q\);

\FD|RAM|ram~2794\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2794_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~1847_q\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~1591_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~1847_q\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~1591_q\,
	combout => \FD|RAM|ram~2794_combout\);

\FD|RAM|ram~1975\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[16]~2_combout\,
	ena => \FD|RAM|ram~3510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1975_q\);

\FD|RAM|ram~2795\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2795_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2794_combout\ & ((\FD|RAM|ram~1975_q\))) # (!\FD|RAM|ram~2794_combout\ & (\FD|RAM|ram~1719_q\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~2794_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1719_q\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~2794_combout\,
	datad => \FD|RAM|ram~1975_q\,
	combout => \FD|RAM|ram~2795_combout\);

\FD|RAM|ram~2796\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2796_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~2793_combout\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~2795_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~2793_combout\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~2795_combout\,
	combout => \FD|RAM|ram~2796_combout\);

\FD|RAM|ram~1943\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[16]~2_combout\,
	ena => \FD|RAM|ram~3511_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1943_q\);

\FD|RAM|ram~1815\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[16]~2_combout\,
	ena => \FD|RAM|ram~3512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1815_q\);

\FD|RAM|ram~1687\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[16]~2_combout\,
	ena => \FD|RAM|ram~3513_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1687_q\);

\FD|RAM|ram~2797\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2797_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~1815_q\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~1687_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~1815_q\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~1687_q\,
	combout => \FD|RAM|ram~2797_combout\);

\FD|RAM|ram~2071\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[16]~2_combout\,
	ena => \FD|RAM|ram~3514_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~2071_q\);

\FD|RAM|ram~2798\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2798_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2797_combout\ & ((\FD|RAM|ram~2071_q\))) # (!\FD|RAM|ram~2797_combout\ & (\FD|RAM|ram~1943_q\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~2797_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1943_q\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~2797_combout\,
	datad => \FD|RAM|ram~2071_q\,
	combout => \FD|RAM|ram~2798_combout\);

\FD|RAM|ram~2799\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2799_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~2796_combout\ & ((\FD|RAM|ram~2798_combout\))) # (!\FD|RAM|ram~2796_combout\ & (\FD|RAM|ram~2791_combout\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~2796_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2791_combout\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~2796_combout\,
	datad => \FD|RAM|ram~2798_combout\,
	combout => \FD|RAM|ram~2799_combout\);

\FD|RAM|ram~2800\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2800_combout\ = (\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~2789_combout\ & ((\FD|RAM|ram~2799_combout\))) # (!\FD|RAM|ram~2789_combout\ & (\FD|RAM|ram~2768_combout\)))) # (!\FD|ULA|Add2~24_combout\ & (((\FD|RAM|ram~2789_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2768_combout\,
	datab => \FD|ULA|Add2~24_combout\,
	datac => \FD|RAM|ram~2789_combout\,
	datad => \FD|RAM|ram~2799_combout\,
	combout => \FD|RAM|ram~2800_combout\);

\FD|BR|bancoReg~53\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[15]~21_combout\,
	ena => \FD|BR|bancoReg~1176_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~53_q\);

\FD|BR|bancoReg~1122\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1122_combout\ = (\FD|BR|bancoReg~53_q\ & (!\FD|ROM|memROM~3_combout\ & ((\FD|PC|data_s\(7)) # (!\FD|ROM|memROM~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~53_q\,
	datab => \FD|ROM|memROM~3_combout\,
	datac => \FD|PC|data_s\(7),
	datad => \FD|ROM|memROM~4_combout\,
	combout => \FD|BR|bancoReg~1122_combout\);

\FD|BR|saidaB[15]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|saidaB[15]~31_combout\ = (!\FD|BR|Equal1~2_combout\ & ((\FD|ROM|memROM~0_combout\ & (\FD|BR|bancoReg~1121_combout\)) # (!\FD|ROM|memROM~0_combout\ & ((\FD|BR|bancoReg~1122_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1121_combout\,
	datab => \FD|BR|bancoReg~1122_combout\,
	datac => \FD|ROM|memROM~0_combout\,
	datad => \FD|BR|Equal1~2_combout\,
	combout => \FD|BR|saidaB[15]~31_combout\);

\FD|RAM|ram~726\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[15]~31_combout\,
	ena => \FD|RAM|ram~3465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~726_q\);

\FD|RAM|ram~854\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[15]~31_combout\,
	ena => \FD|RAM|ram~3466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~854_q\);

\FD|RAM|ram~598\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[15]~31_combout\,
	ena => \FD|RAM|ram~3467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~598_q\);

\FD|RAM|ram~2717\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2717_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~854_q\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~598_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~854_q\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~598_q\,
	combout => \FD|RAM|ram~2717_combout\);

\FD|RAM|ram~982\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[15]~31_combout\,
	ena => \FD|RAM|ram~3468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~982_q\);

\FD|RAM|ram~2718\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2718_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2717_combout\ & ((\FD|RAM|ram~982_q\))) # (!\FD|RAM|ram~2717_combout\ & (\FD|RAM|ram~726_q\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~2717_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~726_q\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~2717_combout\,
	datad => \FD|RAM|ram~982_q\,
	combout => \FD|RAM|ram~2718_combout\);

\FD|RAM|ram~886\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[15]~31_combout\,
	ena => \FD|RAM|ram~3469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~886_q\);

\FD|RAM|ram~758\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[15]~31_combout\,
	ena => \FD|RAM|ram~3470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~758_q\);

\FD|RAM|ram~630\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[15]~31_combout\,
	ena => \FD|RAM|ram~3471_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~630_q\);

\FD|RAM|ram~2719\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2719_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~758_q\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~630_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~758_q\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~630_q\,
	combout => \FD|RAM|ram~2719_combout\);

\FD|RAM|ram~1014\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[15]~31_combout\,
	ena => \FD|RAM|ram~3472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1014_q\);

\FD|RAM|ram~2720\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2720_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2719_combout\ & ((\FD|RAM|ram~1014_q\))) # (!\FD|RAM|ram~2719_combout\ & (\FD|RAM|ram~886_q\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~2719_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~886_q\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~2719_combout\,
	datad => \FD|RAM|ram~1014_q\,
	combout => \FD|RAM|ram~2720_combout\);

\FD|RAM|ram~822\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[15]~31_combout\,
	ena => \FD|RAM|ram~3473_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~822_q\);

\FD|RAM|ram~694\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[15]~31_combout\,
	ena => \FD|RAM|ram~3474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~694_q\);

\FD|RAM|ram~566\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[15]~31_combout\,
	ena => \FD|RAM|ram~3475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~566_q\);

\FD|RAM|ram~2721\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2721_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~694_q\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~566_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~694_q\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~566_q\,
	combout => \FD|RAM|ram~2721_combout\);

\FD|RAM|ram~950\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[15]~31_combout\,
	ena => \FD|RAM|ram~3476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~950_q\);

\FD|RAM|ram~2722\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2722_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2721_combout\ & ((\FD|RAM|ram~950_q\))) # (!\FD|RAM|ram~2721_combout\ & (\FD|RAM|ram~822_q\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~2721_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~822_q\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~2721_combout\,
	datad => \FD|RAM|ram~950_q\,
	combout => \FD|RAM|ram~2722_combout\);

\FD|RAM|ram~2723\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2723_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~2720_combout\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~2722_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~2720_combout\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~2722_combout\,
	combout => \FD|RAM|ram~2723_combout\);

\FD|RAM|ram~790\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[15]~31_combout\,
	ena => \FD|RAM|ram~3477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~790_q\);

\FD|RAM|ram~918\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[15]~31_combout\,
	ena => \FD|RAM|ram~3478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~918_q\);

\FD|RAM|ram~662\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[15]~31_combout\,
	ena => \FD|RAM|ram~3479_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~662_q\);

\FD|RAM|ram~2724\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2724_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~918_q\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~662_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~918_q\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~662_q\,
	combout => \FD|RAM|ram~2724_combout\);

\FD|RAM|ram~1046\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[15]~31_combout\,
	ena => \FD|RAM|ram~3480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1046_q\);

\FD|RAM|ram~2725\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2725_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2724_combout\ & ((\FD|RAM|ram~1046_q\))) # (!\FD|RAM|ram~2724_combout\ & (\FD|RAM|ram~790_q\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~2724_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~790_q\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~2724_combout\,
	datad => \FD|RAM|ram~1046_q\,
	combout => \FD|RAM|ram~2725_combout\);

\FD|RAM|ram~2726\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2726_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~2723_combout\ & ((\FD|RAM|ram~2725_combout\))) # (!\FD|RAM|ram~2723_combout\ & (\FD|RAM|ram~2718_combout\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~2723_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2718_combout\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~2723_combout\,
	datad => \FD|RAM|ram~2725_combout\,
	combout => \FD|RAM|ram~2726_combout\);

\FD|RAM|ram~1398\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[15]~31_combout\,
	ena => \FD|RAM|ram~3433_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1398_q\);

\FD|RAM|ram~1366\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[15]~31_combout\,
	ena => \FD|RAM|ram~3435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1366_q\);

\FD|RAM|ram~1334\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[15]~31_combout\,
	ena => \FD|RAM|ram~3437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1334_q\);

\FD|RAM|ram~2727\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2727_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~1366_q\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~1334_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~1366_q\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~1334_q\,
	combout => \FD|RAM|ram~2727_combout\);

\FD|RAM|ram~1430\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[15]~31_combout\,
	ena => \FD|RAM|ram~3439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1430_q\);

\FD|RAM|ram~2728\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2728_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~2727_combout\ & ((\FD|RAM|ram~1430_q\))) # (!\FD|RAM|ram~2727_combout\ & (\FD|RAM|ram~1398_q\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~2727_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1398_q\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~2727_combout\,
	datad => \FD|RAM|ram~1430_q\,
	combout => \FD|RAM|ram~2728_combout\);

\FD|RAM|ram~1238\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[15]~31_combout\,
	ena => \FD|RAM|ram~3441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1238_q\);

\FD|RAM|ram~1270\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[15]~31_combout\,
	ena => \FD|RAM|ram~3443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1270_q\);

\FD|RAM|ram~1206\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[15]~31_combout\,
	ena => \FD|RAM|ram~3445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1206_q\);

\FD|RAM|ram~2729\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2729_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~1270_q\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~1206_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~1270_q\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~1206_q\,
	combout => \FD|RAM|ram~2729_combout\);

\FD|RAM|ram~1302\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[15]~31_combout\,
	ena => \FD|RAM|ram~3447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1302_q\);

\FD|RAM|ram~2730\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2730_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~2729_combout\ & ((\FD|RAM|ram~1302_q\))) # (!\FD|RAM|ram~2729_combout\ & (\FD|RAM|ram~1238_q\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~2729_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1238_q\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~2729_combout\,
	datad => \FD|RAM|ram~1302_q\,
	combout => \FD|RAM|ram~2730_combout\);

\FD|RAM|ram~1142\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[15]~31_combout\,
	ena => \FD|RAM|ram~3449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1142_q\);

\FD|RAM|ram~1110\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[15]~31_combout\,
	ena => \FD|RAM|ram~3451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1110_q\);

\FD|RAM|ram~1078\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[15]~31_combout\,
	ena => \FD|RAM|ram~3453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1078_q\);

\FD|RAM|ram~2731\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2731_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~1110_q\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~1078_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~1110_q\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~1078_q\,
	combout => \FD|RAM|ram~2731_combout\);

\FD|RAM|ram~1174\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[15]~31_combout\,
	ena => \FD|RAM|ram~3455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1174_q\);

\FD|RAM|ram~2732\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2732_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~2731_combout\ & ((\FD|RAM|ram~1174_q\))) # (!\FD|RAM|ram~2731_combout\ & (\FD|RAM|ram~1142_q\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~2731_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1142_q\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~2731_combout\,
	datad => \FD|RAM|ram~1174_q\,
	combout => \FD|RAM|ram~2732_combout\);

\FD|RAM|ram~2733\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2733_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~2730_combout\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2732_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~2730_combout\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~2732_combout\,
	combout => \FD|RAM|ram~2733_combout\);

\FD|RAM|ram~1494\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[15]~31_combout\,
	ena => \FD|RAM|ram~3457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1494_q\);

\FD|RAM|ram~1526\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[15]~31_combout\,
	ena => \FD|RAM|ram~3459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1526_q\);

\FD|RAM|ram~1462\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[15]~31_combout\,
	ena => \FD|RAM|ram~3461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1462_q\);

\FD|RAM|ram~2734\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2734_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~1526_q\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~1462_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~1526_q\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~1462_q\,
	combout => \FD|RAM|ram~2734_combout\);

\FD|RAM|ram~1558\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[15]~31_combout\,
	ena => \FD|RAM|ram~3463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1558_q\);

\FD|RAM|ram~2735\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2735_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~2734_combout\ & ((\FD|RAM|ram~1558_q\))) # (!\FD|RAM|ram~2734_combout\ & (\FD|RAM|ram~1494_q\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~2734_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1494_q\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~2734_combout\,
	datad => \FD|RAM|ram~1558_q\,
	combout => \FD|RAM|ram~2735_combout\);

\FD|RAM|ram~2736\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2736_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2733_combout\ & ((\FD|RAM|ram~2735_combout\))) # (!\FD|RAM|ram~2733_combout\ & (\FD|RAM|ram~2728_combout\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~2733_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2728_combout\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~2733_combout\,
	datad => \FD|RAM|ram~2735_combout\,
	combout => \FD|RAM|ram~2736_combout\);

\FD|RAM|ram~246\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[15]~31_combout\,
	ena => \FD|RAM|ram~3482_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~246_q\);

\FD|RAM|ram~214\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[15]~31_combout\,
	ena => \FD|RAM|ram~3483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~214_q\);

\FD|RAM|ram~182\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[15]~31_combout\,
	ena => \FD|RAM|ram~3484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~182_q\);

\FD|RAM|ram~2737\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2737_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~214_q\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~182_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~214_q\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~182_q\,
	combout => \FD|RAM|ram~2737_combout\);

\FD|RAM|ram~278\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[15]~31_combout\,
	ena => \FD|RAM|ram~3485_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~278_q\);

\FD|RAM|ram~2738\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2738_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~2737_combout\ & ((\FD|RAM|ram~278_q\))) # (!\FD|RAM|ram~2737_combout\ & (\FD|RAM|ram~246_q\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~2737_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~246_q\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~2737_combout\,
	datad => \FD|RAM|ram~278_q\,
	combout => \FD|RAM|ram~2738_combout\);

\FD|RAM|ram~342\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[15]~31_combout\,
	ena => \FD|RAM|ram~3486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~342_q\);

\FD|RAM|ram~374\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[15]~31_combout\,
	ena => \FD|RAM|ram~3487_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~374_q\);

\FD|RAM|ram~310\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[15]~31_combout\,
	ena => \FD|RAM|ram~3488_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~310_q\);

\FD|RAM|ram~2739\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2739_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~374_q\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~310_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~374_q\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~310_q\,
	combout => \FD|RAM|ram~2739_combout\);

\FD|RAM|ram~406\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[15]~31_combout\,
	ena => \FD|RAM|ram~3489_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~406_q\);

\FD|RAM|ram~2740\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2740_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~2739_combout\ & ((\FD|RAM|ram~406_q\))) # (!\FD|RAM|ram~2739_combout\ & (\FD|RAM|ram~342_q\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~2739_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~342_q\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~2739_combout\,
	datad => \FD|RAM|ram~406_q\,
	combout => \FD|RAM|ram~2740_combout\);

\FD|RAM|ram~86\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[15]~31_combout\,
	ena => \FD|RAM|ram~3490_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~86_q\);

\FD|RAM|ram~118\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[15]~31_combout\,
	ena => \FD|RAM|ram~3491_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~118_q\);

\FD|RAM|ram~54\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[15]~31_combout\,
	ena => \FD|RAM|ram~3492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~54_q\);

\FD|RAM|ram~2741\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2741_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~118_q\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~54_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~118_q\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~54_q\,
	combout => \FD|RAM|ram~2741_combout\);

\FD|RAM|ram~150\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[15]~31_combout\,
	ena => \FD|RAM|ram~3493_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~150_q\);

\FD|RAM|ram~2742\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2742_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~2741_combout\ & ((\FD|RAM|ram~150_q\))) # (!\FD|RAM|ram~2741_combout\ & (\FD|RAM|ram~86_q\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~2741_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~86_q\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~2741_combout\,
	datad => \FD|RAM|ram~150_q\,
	combout => \FD|RAM|ram~2742_combout\);

\FD|RAM|ram~2743\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2743_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~2740_combout\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2742_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~2740_combout\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~2742_combout\,
	combout => \FD|RAM|ram~2743_combout\);

\FD|RAM|ram~502\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[15]~31_combout\,
	ena => \FD|RAM|ram~3494_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~502_q\);

\FD|RAM|ram~470\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[15]~31_combout\,
	ena => \FD|RAM|ram~3495_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~470_q\);

\FD|RAM|ram~438\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[15]~31_combout\,
	ena => \FD|RAM|ram~3496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~438_q\);

\FD|RAM|ram~2744\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2744_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~470_q\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~438_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~470_q\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~438_q\,
	combout => \FD|RAM|ram~2744_combout\);

\FD|RAM|ram~534\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[15]~31_combout\,
	ena => \FD|RAM|ram~3497_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~534_q\);

\FD|RAM|ram~2745\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2745_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~2744_combout\ & ((\FD|RAM|ram~534_q\))) # (!\FD|RAM|ram~2744_combout\ & (\FD|RAM|ram~502_q\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~2744_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~502_q\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~2744_combout\,
	datad => \FD|RAM|ram~534_q\,
	combout => \FD|RAM|ram~2745_combout\);

\FD|RAM|ram~2746\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2746_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2743_combout\ & ((\FD|RAM|ram~2745_combout\))) # (!\FD|RAM|ram~2743_combout\ & (\FD|RAM|ram~2738_combout\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~2743_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2738_combout\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~2743_combout\,
	datad => \FD|RAM|ram~2745_combout\,
	combout => \FD|RAM|ram~2746_combout\);

\FD|RAM|ram~2747\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2747_combout\ = (\FD|ULA|Add2~21_combout\ & (((\FD|ULA|Add2~24_combout\)))) # (!\FD|ULA|Add2~21_combout\ & ((\FD|ULA|Add2~24_combout\ & (\FD|RAM|ram~2736_combout\)) # (!\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~2746_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~21_combout\,
	datab => \FD|RAM|ram~2736_combout\,
	datac => \FD|ULA|Add2~24_combout\,
	datad => \FD|RAM|ram~2746_combout\,
	combout => \FD|RAM|ram~2747_combout\);

\FD|RAM|ram~1782\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[15]~31_combout\,
	ena => \FD|RAM|ram~3499_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1782_q\);

\FD|RAM|ram~1910\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[15]~31_combout\,
	ena => \FD|RAM|ram~3500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1910_q\);

\FD|RAM|ram~1654\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[15]~31_combout\,
	ena => \FD|RAM|ram~3501_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1654_q\);

\FD|RAM|ram~2748\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2748_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~1910_q\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~1654_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~1910_q\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~1654_q\,
	combout => \FD|RAM|ram~2748_combout\);

\FD|RAM|ram~2038\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[15]~31_combout\,
	ena => \FD|RAM|ram~3502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~2038_q\);

\FD|RAM|ram~2749\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2749_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2748_combout\ & ((\FD|RAM|ram~2038_q\))) # (!\FD|RAM|ram~2748_combout\ & (\FD|RAM|ram~1782_q\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~2748_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1782_q\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~2748_combout\,
	datad => \FD|RAM|ram~2038_q\,
	combout => \FD|RAM|ram~2749_combout\);

\FD|RAM|ram~1878\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[15]~31_combout\,
	ena => \FD|RAM|ram~3503_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1878_q\);

\FD|RAM|ram~1750\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[15]~31_combout\,
	ena => \FD|RAM|ram~3504_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1750_q\);

\FD|RAM|ram~1622\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[15]~31_combout\,
	ena => \FD|RAM|ram~3505_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1622_q\);

\FD|RAM|ram~2750\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2750_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~1750_q\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~1622_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~1750_q\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~1622_q\,
	combout => \FD|RAM|ram~2750_combout\);

\FD|RAM|ram~2006\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[15]~31_combout\,
	ena => \FD|RAM|ram~3506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~2006_q\);

\FD|RAM|ram~2751\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2751_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2750_combout\ & ((\FD|RAM|ram~2006_q\))) # (!\FD|RAM|ram~2750_combout\ & (\FD|RAM|ram~1878_q\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~2750_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1878_q\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~2750_combout\,
	datad => \FD|RAM|ram~2006_q\,
	combout => \FD|RAM|ram~2751_combout\);

\FD|RAM|ram~1718\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[15]~31_combout\,
	ena => \FD|RAM|ram~3507_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1718_q\);

\FD|RAM|ram~1846\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[15]~31_combout\,
	ena => \FD|RAM|ram~3508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1846_q\);

\FD|RAM|ram~1590\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[15]~31_combout\,
	ena => \FD|RAM|ram~3509_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1590_q\);

\FD|RAM|ram~2752\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2752_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~1846_q\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~1590_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~1846_q\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~1590_q\,
	combout => \FD|RAM|ram~2752_combout\);

\FD|RAM|ram~1974\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[15]~31_combout\,
	ena => \FD|RAM|ram~3510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1974_q\);

\FD|RAM|ram~2753\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2753_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2752_combout\ & ((\FD|RAM|ram~1974_q\))) # (!\FD|RAM|ram~2752_combout\ & (\FD|RAM|ram~1718_q\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~2752_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1718_q\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~2752_combout\,
	datad => \FD|RAM|ram~1974_q\,
	combout => \FD|RAM|ram~2753_combout\);

\FD|RAM|ram~2754\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2754_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~2751_combout\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~2753_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~2751_combout\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~2753_combout\,
	combout => \FD|RAM|ram~2754_combout\);

\FD|RAM|ram~1942\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[15]~31_combout\,
	ena => \FD|RAM|ram~3511_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1942_q\);

\FD|RAM|ram~1814\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[15]~31_combout\,
	ena => \FD|RAM|ram~3512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1814_q\);

\FD|RAM|ram~1686\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[15]~31_combout\,
	ena => \FD|RAM|ram~3513_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1686_q\);

\FD|RAM|ram~2755\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2755_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~1814_q\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~1686_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~1814_q\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~1686_q\,
	combout => \FD|RAM|ram~2755_combout\);

\FD|RAM|ram~2070\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[15]~31_combout\,
	ena => \FD|RAM|ram~3514_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~2070_q\);

\FD|RAM|ram~2756\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2756_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2755_combout\ & ((\FD|RAM|ram~2070_q\))) # (!\FD|RAM|ram~2755_combout\ & (\FD|RAM|ram~1942_q\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~2755_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1942_q\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~2755_combout\,
	datad => \FD|RAM|ram~2070_q\,
	combout => \FD|RAM|ram~2756_combout\);

\FD|RAM|ram~2757\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2757_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~2754_combout\ & ((\FD|RAM|ram~2756_combout\))) # (!\FD|RAM|ram~2754_combout\ & (\FD|RAM|ram~2749_combout\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~2754_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2749_combout\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~2754_combout\,
	datad => \FD|RAM|ram~2756_combout\,
	combout => \FD|RAM|ram~2757_combout\);

\FD|RAM|ram~2758\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2758_combout\ = (\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~2747_combout\ & ((\FD|RAM|ram~2757_combout\))) # (!\FD|RAM|ram~2747_combout\ & (\FD|RAM|ram~2726_combout\)))) # (!\FD|ULA|Add2~21_combout\ & (((\FD|RAM|ram~2747_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2726_combout\,
	datab => \FD|ULA|Add2~21_combout\,
	datac => \FD|RAM|ram~2747_combout\,
	datad => \FD|RAM|ram~2757_combout\,
	combout => \FD|RAM|ram~2758_combout\);

\FD|BR|bancoReg~308\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[14]~20_combout\,
	ena => \FD|BR|bancoReg~1172_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~308_q\);

\FD|BR|bancoReg~404\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[14]~20_combout\,
	ena => \FD|BR|bancoReg~1173_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~404_q\);

\FD|BR|bancoReg~340\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[14]~20_combout\,
	ena => \FD|BR|bancoReg~1174_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~340_q\);

\FD|BR|bancoReg~1118\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1118_combout\ = (\FD|ROM|memROM~3_combout\ & ((\FD|ROM|memROM~5_combout\ & (\FD|BR|bancoReg~404_q\)) # (!\FD|ROM|memROM~5_combout\ & ((\FD|BR|bancoReg~340_q\))))) # (!\FD|ROM|memROM~3_combout\ & (((\FD|ROM|memROM~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~3_combout\,
	datab => \FD|BR|bancoReg~404_q\,
	datac => \FD|ROM|memROM~5_combout\,
	datad => \FD|BR|bancoReg~340_q\,
	combout => \FD|BR|bancoReg~1118_combout\);

\FD|BR|bancoReg~372\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[14]~20_combout\,
	ena => \FD|BR|bancoReg~1175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~372_q\);

\FD|BR|bancoReg~1119\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1119_combout\ = (\FD|ROM|memROM~3_combout\ & (((\FD|BR|bancoReg~1118_combout\)))) # (!\FD|ROM|memROM~3_combout\ & ((\FD|BR|bancoReg~1118_combout\ & ((\FD|BR|bancoReg~372_q\))) # (!\FD|BR|bancoReg~1118_combout\ & (\FD|BR|bancoReg~308_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~308_q\,
	datab => \FD|ROM|memROM~3_combout\,
	datac => \FD|BR|bancoReg~1118_combout\,
	datad => \FD|BR|bancoReg~372_q\,
	combout => \FD|BR|bancoReg~1119_combout\);

\FD|BR|saidaB[14]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|saidaB[14]~30_combout\ = (!\FD|BR|Equal1~2_combout\ & ((\FD|ROM|memROM~0_combout\ & (\FD|BR|bancoReg~1119_combout\)) # (!\FD|ROM|memROM~0_combout\ & ((\FD|BR|bancoReg~1117_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1119_combout\,
	datab => \FD|BR|bancoReg~1117_combout\,
	datac => \FD|ROM|memROM~0_combout\,
	datad => \FD|BR|Equal1~2_combout\,
	combout => \FD|BR|saidaB[14]~30_combout\);

\FD|RAM|ram~1397\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[14]~30_combout\,
	ena => \FD|RAM|ram~3433_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1397_q\);

\FD|RAM|ram~1365\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[14]~30_combout\,
	ena => \FD|RAM|ram~3435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1365_q\);

\FD|RAM|ram~1333\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[14]~30_combout\,
	ena => \FD|RAM|ram~3437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1333_q\);

\FD|RAM|ram~2675\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2675_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~1365_q\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~1333_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~1365_q\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~1333_q\,
	combout => \FD|RAM|ram~2675_combout\);

\FD|RAM|ram~1429\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[14]~30_combout\,
	ena => \FD|RAM|ram~3439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1429_q\);

\FD|RAM|ram~2676\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2676_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~2675_combout\ & ((\FD|RAM|ram~1429_q\))) # (!\FD|RAM|ram~2675_combout\ & (\FD|RAM|ram~1397_q\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~2675_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1397_q\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~2675_combout\,
	datad => \FD|RAM|ram~1429_q\,
	combout => \FD|RAM|ram~2676_combout\);

\FD|RAM|ram~1237\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[14]~30_combout\,
	ena => \FD|RAM|ram~3441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1237_q\);

\FD|RAM|ram~1269\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[14]~30_combout\,
	ena => \FD|RAM|ram~3443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1269_q\);

\FD|RAM|ram~1205\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[14]~30_combout\,
	ena => \FD|RAM|ram~3445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1205_q\);

\FD|RAM|ram~2677\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2677_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~1269_q\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~1205_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~1269_q\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~1205_q\,
	combout => \FD|RAM|ram~2677_combout\);

\FD|RAM|ram~1301\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[14]~30_combout\,
	ena => \FD|RAM|ram~3447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1301_q\);

\FD|RAM|ram~2678\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2678_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~2677_combout\ & ((\FD|RAM|ram~1301_q\))) # (!\FD|RAM|ram~2677_combout\ & (\FD|RAM|ram~1237_q\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~2677_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1237_q\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~2677_combout\,
	datad => \FD|RAM|ram~1301_q\,
	combout => \FD|RAM|ram~2678_combout\);

\FD|RAM|ram~1141\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[14]~30_combout\,
	ena => \FD|RAM|ram~3449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1141_q\);

\FD|RAM|ram~1109\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[14]~30_combout\,
	ena => \FD|RAM|ram~3451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1109_q\);

\FD|RAM|ram~1077\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[14]~30_combout\,
	ena => \FD|RAM|ram~3453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1077_q\);

\FD|RAM|ram~2679\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2679_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~1109_q\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~1077_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~1109_q\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~1077_q\,
	combout => \FD|RAM|ram~2679_combout\);

\FD|RAM|ram~1173\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[14]~30_combout\,
	ena => \FD|RAM|ram~3455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1173_q\);

\FD|RAM|ram~2680\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2680_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~2679_combout\ & ((\FD|RAM|ram~1173_q\))) # (!\FD|RAM|ram~2679_combout\ & (\FD|RAM|ram~1141_q\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~2679_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1141_q\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~2679_combout\,
	datad => \FD|RAM|ram~1173_q\,
	combout => \FD|RAM|ram~2680_combout\);

\FD|RAM|ram~2681\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2681_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~2678_combout\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2680_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~2678_combout\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~2680_combout\,
	combout => \FD|RAM|ram~2681_combout\);

\FD|RAM|ram~1493\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[14]~30_combout\,
	ena => \FD|RAM|ram~3457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1493_q\);

\FD|RAM|ram~1525\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[14]~30_combout\,
	ena => \FD|RAM|ram~3459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1525_q\);

\FD|RAM|ram~1461\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[14]~30_combout\,
	ena => \FD|RAM|ram~3461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1461_q\);

\FD|RAM|ram~2682\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2682_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~1525_q\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~1461_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~1525_q\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~1461_q\,
	combout => \FD|RAM|ram~2682_combout\);

\FD|RAM|ram~1557\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[14]~30_combout\,
	ena => \FD|RAM|ram~3463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1557_q\);

\FD|RAM|ram~2683\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2683_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~2682_combout\ & ((\FD|RAM|ram~1557_q\))) # (!\FD|RAM|ram~2682_combout\ & (\FD|RAM|ram~1493_q\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~2682_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1493_q\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~2682_combout\,
	datad => \FD|RAM|ram~1557_q\,
	combout => \FD|RAM|ram~2683_combout\);

\FD|RAM|ram~2684\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2684_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2681_combout\ & ((\FD|RAM|ram~2683_combout\))) # (!\FD|RAM|ram~2681_combout\ & (\FD|RAM|ram~2676_combout\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~2681_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2676_combout\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~2681_combout\,
	datad => \FD|RAM|ram~2683_combout\,
	combout => \FD|RAM|ram~2684_combout\);

\FD|RAM|ram~725\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[14]~30_combout\,
	ena => \FD|RAM|ram~3465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~725_q\);

\FD|RAM|ram~853\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[14]~30_combout\,
	ena => \FD|RAM|ram~3466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~853_q\);

\FD|RAM|ram~597\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[14]~30_combout\,
	ena => \FD|RAM|ram~3467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~597_q\);

\FD|RAM|ram~2685\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2685_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~853_q\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~597_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~853_q\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~597_q\,
	combout => \FD|RAM|ram~2685_combout\);

\FD|RAM|ram~981\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[14]~30_combout\,
	ena => \FD|RAM|ram~3468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~981_q\);

\FD|RAM|ram~2686\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2686_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2685_combout\ & ((\FD|RAM|ram~981_q\))) # (!\FD|RAM|ram~2685_combout\ & (\FD|RAM|ram~725_q\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~2685_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~725_q\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~2685_combout\,
	datad => \FD|RAM|ram~981_q\,
	combout => \FD|RAM|ram~2686_combout\);

\FD|RAM|ram~885\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[14]~30_combout\,
	ena => \FD|RAM|ram~3469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~885_q\);

\FD|RAM|ram~757\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[14]~30_combout\,
	ena => \FD|RAM|ram~3470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~757_q\);

\FD|RAM|ram~629\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[14]~30_combout\,
	ena => \FD|RAM|ram~3471_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~629_q\);

\FD|RAM|ram~2687\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2687_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~757_q\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~629_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~757_q\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~629_q\,
	combout => \FD|RAM|ram~2687_combout\);

\FD|RAM|ram~1013\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[14]~30_combout\,
	ena => \FD|RAM|ram~3472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1013_q\);

\FD|RAM|ram~2688\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2688_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2687_combout\ & ((\FD|RAM|ram~1013_q\))) # (!\FD|RAM|ram~2687_combout\ & (\FD|RAM|ram~885_q\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~2687_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~885_q\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~2687_combout\,
	datad => \FD|RAM|ram~1013_q\,
	combout => \FD|RAM|ram~2688_combout\);

\FD|RAM|ram~821\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[14]~30_combout\,
	ena => \FD|RAM|ram~3473_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~821_q\);

\FD|RAM|ram~693\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[14]~30_combout\,
	ena => \FD|RAM|ram~3474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~693_q\);

\FD|RAM|ram~565\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[14]~30_combout\,
	ena => \FD|RAM|ram~3475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~565_q\);

\FD|RAM|ram~2689\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2689_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~693_q\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~565_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~693_q\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~565_q\,
	combout => \FD|RAM|ram~2689_combout\);

\FD|RAM|ram~949\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[14]~30_combout\,
	ena => \FD|RAM|ram~3476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~949_q\);

\FD|RAM|ram~2690\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2690_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2689_combout\ & ((\FD|RAM|ram~949_q\))) # (!\FD|RAM|ram~2689_combout\ & (\FD|RAM|ram~821_q\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~2689_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~821_q\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~2689_combout\,
	datad => \FD|RAM|ram~949_q\,
	combout => \FD|RAM|ram~2690_combout\);

\FD|RAM|ram~2691\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2691_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~2688_combout\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~2690_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~2688_combout\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~2690_combout\,
	combout => \FD|RAM|ram~2691_combout\);

\FD|RAM|ram~789\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[14]~30_combout\,
	ena => \FD|RAM|ram~3477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~789_q\);

\FD|RAM|ram~917\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[14]~30_combout\,
	ena => \FD|RAM|ram~3478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~917_q\);

\FD|RAM|ram~661\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[14]~30_combout\,
	ena => \FD|RAM|ram~3479_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~661_q\);

\FD|RAM|ram~2692\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2692_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~917_q\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~661_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~917_q\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~661_q\,
	combout => \FD|RAM|ram~2692_combout\);

\FD|RAM|ram~1045\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[14]~30_combout\,
	ena => \FD|RAM|ram~3480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1045_q\);

\FD|RAM|ram~2693\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2693_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2692_combout\ & ((\FD|RAM|ram~1045_q\))) # (!\FD|RAM|ram~2692_combout\ & (\FD|RAM|ram~789_q\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~2692_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~789_q\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~2692_combout\,
	datad => \FD|RAM|ram~1045_q\,
	combout => \FD|RAM|ram~2693_combout\);

\FD|RAM|ram~2694\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2694_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~2691_combout\ & ((\FD|RAM|ram~2693_combout\))) # (!\FD|RAM|ram~2691_combout\ & (\FD|RAM|ram~2686_combout\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~2691_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2686_combout\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~2691_combout\,
	datad => \FD|RAM|ram~2693_combout\,
	combout => \FD|RAM|ram~2694_combout\);

\FD|RAM|ram~245\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[14]~30_combout\,
	ena => \FD|RAM|ram~3482_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~245_q\);

\FD|RAM|ram~213\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[14]~30_combout\,
	ena => \FD|RAM|ram~3483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~213_q\);

\FD|RAM|ram~181\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[14]~30_combout\,
	ena => \FD|RAM|ram~3484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~181_q\);

\FD|RAM|ram~2695\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2695_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~213_q\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~181_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~213_q\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~181_q\,
	combout => \FD|RAM|ram~2695_combout\);

\FD|RAM|ram~277\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[14]~30_combout\,
	ena => \FD|RAM|ram~3485_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~277_q\);

\FD|RAM|ram~2696\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2696_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~2695_combout\ & ((\FD|RAM|ram~277_q\))) # (!\FD|RAM|ram~2695_combout\ & (\FD|RAM|ram~245_q\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~2695_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~245_q\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~2695_combout\,
	datad => \FD|RAM|ram~277_q\,
	combout => \FD|RAM|ram~2696_combout\);

\FD|RAM|ram~341\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[14]~30_combout\,
	ena => \FD|RAM|ram~3486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~341_q\);

\FD|RAM|ram~373\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[14]~30_combout\,
	ena => \FD|RAM|ram~3487_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~373_q\);

\FD|RAM|ram~309\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[14]~30_combout\,
	ena => \FD|RAM|ram~3488_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~309_q\);

\FD|RAM|ram~2697\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2697_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~373_q\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~309_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~373_q\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~309_q\,
	combout => \FD|RAM|ram~2697_combout\);

\FD|RAM|ram~405\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[14]~30_combout\,
	ena => \FD|RAM|ram~3489_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~405_q\);

\FD|RAM|ram~2698\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2698_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~2697_combout\ & ((\FD|RAM|ram~405_q\))) # (!\FD|RAM|ram~2697_combout\ & (\FD|RAM|ram~341_q\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~2697_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~341_q\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~2697_combout\,
	datad => \FD|RAM|ram~405_q\,
	combout => \FD|RAM|ram~2698_combout\);

\FD|RAM|ram~85\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[14]~30_combout\,
	ena => \FD|RAM|ram~3490_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~85_q\);

\FD|RAM|ram~117\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[14]~30_combout\,
	ena => \FD|RAM|ram~3491_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~117_q\);

\FD|RAM|ram~53\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[14]~30_combout\,
	ena => \FD|RAM|ram~3492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~53_q\);

\FD|RAM|ram~2699\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2699_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~117_q\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~53_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~117_q\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~53_q\,
	combout => \FD|RAM|ram~2699_combout\);

\FD|RAM|ram~149\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[14]~30_combout\,
	ena => \FD|RAM|ram~3493_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~149_q\);

\FD|RAM|ram~2700\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2700_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~2699_combout\ & ((\FD|RAM|ram~149_q\))) # (!\FD|RAM|ram~2699_combout\ & (\FD|RAM|ram~85_q\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~2699_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~85_q\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~2699_combout\,
	datad => \FD|RAM|ram~149_q\,
	combout => \FD|RAM|ram~2700_combout\);

\FD|RAM|ram~2701\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2701_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~2698_combout\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2700_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~2698_combout\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~2700_combout\,
	combout => \FD|RAM|ram~2701_combout\);

\FD|RAM|ram~501\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[14]~30_combout\,
	ena => \FD|RAM|ram~3494_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~501_q\);

\FD|RAM|ram~469\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[14]~30_combout\,
	ena => \FD|RAM|ram~3495_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~469_q\);

\FD|RAM|ram~437\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[14]~30_combout\,
	ena => \FD|RAM|ram~3496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~437_q\);

\FD|RAM|ram~2702\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2702_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~469_q\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~437_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~469_q\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~437_q\,
	combout => \FD|RAM|ram~2702_combout\);

\FD|RAM|ram~533\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[14]~30_combout\,
	ena => \FD|RAM|ram~3497_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~533_q\);

\FD|RAM|ram~2703\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2703_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~2702_combout\ & ((\FD|RAM|ram~533_q\))) # (!\FD|RAM|ram~2702_combout\ & (\FD|RAM|ram~501_q\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~2702_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~501_q\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~2702_combout\,
	datad => \FD|RAM|ram~533_q\,
	combout => \FD|RAM|ram~2703_combout\);

\FD|RAM|ram~2704\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2704_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2701_combout\ & ((\FD|RAM|ram~2703_combout\))) # (!\FD|RAM|ram~2701_combout\ & (\FD|RAM|ram~2696_combout\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~2701_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2696_combout\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~2701_combout\,
	datad => \FD|RAM|ram~2703_combout\,
	combout => \FD|RAM|ram~2704_combout\);

\FD|RAM|ram~2705\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2705_combout\ = (\FD|ULA|Add2~24_combout\ & (((\FD|ULA|Add2~21_combout\)))) # (!\FD|ULA|Add2~24_combout\ & ((\FD|ULA|Add2~21_combout\ & (\FD|RAM|ram~2694_combout\)) # (!\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~2704_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~24_combout\,
	datab => \FD|RAM|ram~2694_combout\,
	datac => \FD|ULA|Add2~21_combout\,
	datad => \FD|RAM|ram~2704_combout\,
	combout => \FD|RAM|ram~2705_combout\);

\FD|RAM|ram~1781\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[14]~30_combout\,
	ena => \FD|RAM|ram~3499_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1781_q\);

\FD|RAM|ram~1909\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[14]~30_combout\,
	ena => \FD|RAM|ram~3500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1909_q\);

\FD|RAM|ram~1653\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[14]~30_combout\,
	ena => \FD|RAM|ram~3501_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1653_q\);

\FD|RAM|ram~2706\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2706_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~1909_q\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~1653_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~1909_q\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~1653_q\,
	combout => \FD|RAM|ram~2706_combout\);

\FD|RAM|ram~2037\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[14]~30_combout\,
	ena => \FD|RAM|ram~3502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~2037_q\);

\FD|RAM|ram~2707\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2707_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2706_combout\ & ((\FD|RAM|ram~2037_q\))) # (!\FD|RAM|ram~2706_combout\ & (\FD|RAM|ram~1781_q\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~2706_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1781_q\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~2706_combout\,
	datad => \FD|RAM|ram~2037_q\,
	combout => \FD|RAM|ram~2707_combout\);

\FD|RAM|ram~1877\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[14]~30_combout\,
	ena => \FD|RAM|ram~3503_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1877_q\);

\FD|RAM|ram~1749\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[14]~30_combout\,
	ena => \FD|RAM|ram~3504_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1749_q\);

\FD|RAM|ram~1621\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[14]~30_combout\,
	ena => \FD|RAM|ram~3505_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1621_q\);

\FD|RAM|ram~2708\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2708_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~1749_q\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~1621_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~1749_q\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~1621_q\,
	combout => \FD|RAM|ram~2708_combout\);

\FD|RAM|ram~2005\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[14]~30_combout\,
	ena => \FD|RAM|ram~3506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~2005_q\);

\FD|RAM|ram~2709\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2709_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2708_combout\ & ((\FD|RAM|ram~2005_q\))) # (!\FD|RAM|ram~2708_combout\ & (\FD|RAM|ram~1877_q\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~2708_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1877_q\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~2708_combout\,
	datad => \FD|RAM|ram~2005_q\,
	combout => \FD|RAM|ram~2709_combout\);

\FD|RAM|ram~1717\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[14]~30_combout\,
	ena => \FD|RAM|ram~3507_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1717_q\);

\FD|RAM|ram~1845\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[14]~30_combout\,
	ena => \FD|RAM|ram~3508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1845_q\);

\FD|RAM|ram~1589\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[14]~30_combout\,
	ena => \FD|RAM|ram~3509_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1589_q\);

\FD|RAM|ram~2710\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2710_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~1845_q\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~1589_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~1845_q\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~1589_q\,
	combout => \FD|RAM|ram~2710_combout\);

\FD|RAM|ram~1973\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[14]~30_combout\,
	ena => \FD|RAM|ram~3510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1973_q\);

\FD|RAM|ram~2711\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2711_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2710_combout\ & ((\FD|RAM|ram~1973_q\))) # (!\FD|RAM|ram~2710_combout\ & (\FD|RAM|ram~1717_q\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~2710_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1717_q\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~2710_combout\,
	datad => \FD|RAM|ram~1973_q\,
	combout => \FD|RAM|ram~2711_combout\);

\FD|RAM|ram~2712\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2712_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~2709_combout\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~2711_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~2709_combout\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~2711_combout\,
	combout => \FD|RAM|ram~2712_combout\);

\FD|RAM|ram~1941\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[14]~30_combout\,
	ena => \FD|RAM|ram~3511_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1941_q\);

\FD|RAM|ram~1813\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[14]~30_combout\,
	ena => \FD|RAM|ram~3512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1813_q\);

\FD|RAM|ram~1685\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[14]~30_combout\,
	ena => \FD|RAM|ram~3513_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1685_q\);

\FD|RAM|ram~2713\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2713_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~1813_q\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~1685_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~1813_q\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~1685_q\,
	combout => \FD|RAM|ram~2713_combout\);

\FD|RAM|ram~2069\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[14]~30_combout\,
	ena => \FD|RAM|ram~3514_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~2069_q\);

\FD|RAM|ram~2714\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2714_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2713_combout\ & ((\FD|RAM|ram~2069_q\))) # (!\FD|RAM|ram~2713_combout\ & (\FD|RAM|ram~1941_q\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~2713_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1941_q\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~2713_combout\,
	datad => \FD|RAM|ram~2069_q\,
	combout => \FD|RAM|ram~2714_combout\);

\FD|RAM|ram~2715\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2715_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~2712_combout\ & ((\FD|RAM|ram~2714_combout\))) # (!\FD|RAM|ram~2712_combout\ & (\FD|RAM|ram~2707_combout\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~2712_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2707_combout\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~2712_combout\,
	datad => \FD|RAM|ram~2714_combout\,
	combout => \FD|RAM|ram~2715_combout\);

\FD|RAM|ram~2716\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2716_combout\ = (\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~2705_combout\ & ((\FD|RAM|ram~2715_combout\))) # (!\FD|RAM|ram~2705_combout\ & (\FD|RAM|ram~2684_combout\)))) # (!\FD|ULA|Add2~24_combout\ & (((\FD|RAM|ram~2705_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2684_combout\,
	datab => \FD|ULA|Add2~24_combout\,
	datac => \FD|RAM|ram~2705_combout\,
	datad => \FD|RAM|ram~2715_combout\,
	combout => \FD|RAM|ram~2716_combout\);

\FD|BR|bancoReg~51\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[13]~19_combout\,
	ena => \FD|BR|bancoReg~1176_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~51_q\);

\FD|BR|bancoReg~1116\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1116_combout\ = (\FD|BR|bancoReg~51_q\ & (!\FD|ROM|memROM~3_combout\ & ((\FD|PC|data_s\(7)) # (!\FD|ROM|memROM~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~51_q\,
	datab => \FD|ROM|memROM~3_combout\,
	datac => \FD|PC|data_s\(7),
	datad => \FD|ROM|memROM~4_combout\,
	combout => \FD|BR|bancoReg~1116_combout\);

\FD|BR|saidaB[13]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|saidaB[13]~29_combout\ = (!\FD|BR|Equal1~2_combout\ & ((\FD|ROM|memROM~0_combout\ & (\FD|BR|bancoReg~1115_combout\)) # (!\FD|ROM|memROM~0_combout\ & ((\FD|BR|bancoReg~1116_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1115_combout\,
	datab => \FD|BR|bancoReg~1116_combout\,
	datac => \FD|ROM|memROM~0_combout\,
	datad => \FD|BR|Equal1~2_combout\,
	combout => \FD|BR|saidaB[13]~29_combout\);

\FD|RAM|ram~724\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[13]~29_combout\,
	ena => \FD|RAM|ram~3465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~724_q\);

\FD|RAM|ram~852\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[13]~29_combout\,
	ena => \FD|RAM|ram~3466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~852_q\);

\FD|RAM|ram~596\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[13]~29_combout\,
	ena => \FD|RAM|ram~3467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~596_q\);

\FD|RAM|ram~2633\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2633_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~852_q\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~596_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~852_q\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~596_q\,
	combout => \FD|RAM|ram~2633_combout\);

\FD|RAM|ram~980\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[13]~29_combout\,
	ena => \FD|RAM|ram~3468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~980_q\);

\FD|RAM|ram~2634\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2634_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2633_combout\ & ((\FD|RAM|ram~980_q\))) # (!\FD|RAM|ram~2633_combout\ & (\FD|RAM|ram~724_q\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~2633_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~724_q\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~2633_combout\,
	datad => \FD|RAM|ram~980_q\,
	combout => \FD|RAM|ram~2634_combout\);

\FD|RAM|ram~884\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[13]~29_combout\,
	ena => \FD|RAM|ram~3469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~884_q\);

\FD|RAM|ram~756\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[13]~29_combout\,
	ena => \FD|RAM|ram~3470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~756_q\);

\FD|RAM|ram~628\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[13]~29_combout\,
	ena => \FD|RAM|ram~3471_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~628_q\);

\FD|RAM|ram~2635\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2635_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~756_q\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~628_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~756_q\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~628_q\,
	combout => \FD|RAM|ram~2635_combout\);

\FD|RAM|ram~1012\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[13]~29_combout\,
	ena => \FD|RAM|ram~3472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1012_q\);

\FD|RAM|ram~2636\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2636_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2635_combout\ & ((\FD|RAM|ram~1012_q\))) # (!\FD|RAM|ram~2635_combout\ & (\FD|RAM|ram~884_q\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~2635_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~884_q\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~2635_combout\,
	datad => \FD|RAM|ram~1012_q\,
	combout => \FD|RAM|ram~2636_combout\);

\FD|RAM|ram~820\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[13]~29_combout\,
	ena => \FD|RAM|ram~3473_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~820_q\);

\FD|RAM|ram~692\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[13]~29_combout\,
	ena => \FD|RAM|ram~3474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~692_q\);

\FD|RAM|ram~564\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[13]~29_combout\,
	ena => \FD|RAM|ram~3475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~564_q\);

\FD|RAM|ram~2637\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2637_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~692_q\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~564_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~692_q\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~564_q\,
	combout => \FD|RAM|ram~2637_combout\);

\FD|RAM|ram~948\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[13]~29_combout\,
	ena => \FD|RAM|ram~3476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~948_q\);

\FD|RAM|ram~2638\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2638_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2637_combout\ & ((\FD|RAM|ram~948_q\))) # (!\FD|RAM|ram~2637_combout\ & (\FD|RAM|ram~820_q\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~2637_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~820_q\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~2637_combout\,
	datad => \FD|RAM|ram~948_q\,
	combout => \FD|RAM|ram~2638_combout\);

\FD|RAM|ram~2639\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2639_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~2636_combout\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~2638_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~2636_combout\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~2638_combout\,
	combout => \FD|RAM|ram~2639_combout\);

\FD|RAM|ram~788\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[13]~29_combout\,
	ena => \FD|RAM|ram~3477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~788_q\);

\FD|RAM|ram~916\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[13]~29_combout\,
	ena => \FD|RAM|ram~3478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~916_q\);

\FD|RAM|ram~660\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[13]~29_combout\,
	ena => \FD|RAM|ram~3479_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~660_q\);

\FD|RAM|ram~2640\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2640_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~916_q\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~660_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~916_q\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~660_q\,
	combout => \FD|RAM|ram~2640_combout\);

\FD|RAM|ram~1044\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[13]~29_combout\,
	ena => \FD|RAM|ram~3480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1044_q\);

\FD|RAM|ram~2641\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2641_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2640_combout\ & ((\FD|RAM|ram~1044_q\))) # (!\FD|RAM|ram~2640_combout\ & (\FD|RAM|ram~788_q\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~2640_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~788_q\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~2640_combout\,
	datad => \FD|RAM|ram~1044_q\,
	combout => \FD|RAM|ram~2641_combout\);

\FD|RAM|ram~2642\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2642_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~2639_combout\ & ((\FD|RAM|ram~2641_combout\))) # (!\FD|RAM|ram~2639_combout\ & (\FD|RAM|ram~2634_combout\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~2639_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2634_combout\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~2639_combout\,
	datad => \FD|RAM|ram~2641_combout\,
	combout => \FD|RAM|ram~2642_combout\);

\FD|RAM|ram~1396\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[13]~29_combout\,
	ena => \FD|RAM|ram~3433_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1396_q\);

\FD|RAM|ram~1364\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[13]~29_combout\,
	ena => \FD|RAM|ram~3435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1364_q\);

\FD|RAM|ram~1332\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[13]~29_combout\,
	ena => \FD|RAM|ram~3437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1332_q\);

\FD|RAM|ram~2643\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2643_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~1364_q\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~1332_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~1364_q\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~1332_q\,
	combout => \FD|RAM|ram~2643_combout\);

\FD|RAM|ram~1428\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[13]~29_combout\,
	ena => \FD|RAM|ram~3439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1428_q\);

\FD|RAM|ram~2644\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2644_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~2643_combout\ & ((\FD|RAM|ram~1428_q\))) # (!\FD|RAM|ram~2643_combout\ & (\FD|RAM|ram~1396_q\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~2643_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1396_q\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~2643_combout\,
	datad => \FD|RAM|ram~1428_q\,
	combout => \FD|RAM|ram~2644_combout\);

\FD|RAM|ram~1236\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[13]~29_combout\,
	ena => \FD|RAM|ram~3441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1236_q\);

\FD|RAM|ram~1268\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[13]~29_combout\,
	ena => \FD|RAM|ram~3443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1268_q\);

\FD|RAM|ram~1204\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[13]~29_combout\,
	ena => \FD|RAM|ram~3445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1204_q\);

\FD|RAM|ram~2645\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2645_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~1268_q\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~1204_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~1268_q\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~1204_q\,
	combout => \FD|RAM|ram~2645_combout\);

\FD|RAM|ram~1300\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[13]~29_combout\,
	ena => \FD|RAM|ram~3447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1300_q\);

\FD|RAM|ram~2646\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2646_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~2645_combout\ & ((\FD|RAM|ram~1300_q\))) # (!\FD|RAM|ram~2645_combout\ & (\FD|RAM|ram~1236_q\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~2645_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1236_q\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~2645_combout\,
	datad => \FD|RAM|ram~1300_q\,
	combout => \FD|RAM|ram~2646_combout\);

\FD|RAM|ram~1140\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[13]~29_combout\,
	ena => \FD|RAM|ram~3449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1140_q\);

\FD|RAM|ram~1108\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[13]~29_combout\,
	ena => \FD|RAM|ram~3451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1108_q\);

\FD|RAM|ram~1076\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[13]~29_combout\,
	ena => \FD|RAM|ram~3453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1076_q\);

\FD|RAM|ram~2647\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2647_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~1108_q\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~1076_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~1108_q\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~1076_q\,
	combout => \FD|RAM|ram~2647_combout\);

\FD|RAM|ram~1172\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[13]~29_combout\,
	ena => \FD|RAM|ram~3455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1172_q\);

\FD|RAM|ram~2648\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2648_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~2647_combout\ & ((\FD|RAM|ram~1172_q\))) # (!\FD|RAM|ram~2647_combout\ & (\FD|RAM|ram~1140_q\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~2647_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1140_q\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~2647_combout\,
	datad => \FD|RAM|ram~1172_q\,
	combout => \FD|RAM|ram~2648_combout\);

\FD|RAM|ram~2649\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2649_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~2646_combout\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2648_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~2646_combout\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~2648_combout\,
	combout => \FD|RAM|ram~2649_combout\);

\FD|RAM|ram~1492\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[13]~29_combout\,
	ena => \FD|RAM|ram~3457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1492_q\);

\FD|RAM|ram~1524\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[13]~29_combout\,
	ena => \FD|RAM|ram~3459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1524_q\);

\FD|RAM|ram~1460\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[13]~29_combout\,
	ena => \FD|RAM|ram~3461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1460_q\);

\FD|RAM|ram~2650\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2650_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~1524_q\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~1460_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~1524_q\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~1460_q\,
	combout => \FD|RAM|ram~2650_combout\);

\FD|RAM|ram~1556\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[13]~29_combout\,
	ena => \FD|RAM|ram~3463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1556_q\);

\FD|RAM|ram~2651\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2651_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~2650_combout\ & ((\FD|RAM|ram~1556_q\))) # (!\FD|RAM|ram~2650_combout\ & (\FD|RAM|ram~1492_q\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~2650_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1492_q\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~2650_combout\,
	datad => \FD|RAM|ram~1556_q\,
	combout => \FD|RAM|ram~2651_combout\);

\FD|RAM|ram~2652\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2652_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2649_combout\ & ((\FD|RAM|ram~2651_combout\))) # (!\FD|RAM|ram~2649_combout\ & (\FD|RAM|ram~2644_combout\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~2649_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2644_combout\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~2649_combout\,
	datad => \FD|RAM|ram~2651_combout\,
	combout => \FD|RAM|ram~2652_combout\);

\FD|RAM|ram~244\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[13]~29_combout\,
	ena => \FD|RAM|ram~3482_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~244_q\);

\FD|RAM|ram~212\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[13]~29_combout\,
	ena => \FD|RAM|ram~3483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~212_q\);

\FD|RAM|ram~180\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[13]~29_combout\,
	ena => \FD|RAM|ram~3484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~180_q\);

\FD|RAM|ram~2653\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2653_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~212_q\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~180_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~212_q\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~180_q\,
	combout => \FD|RAM|ram~2653_combout\);

\FD|RAM|ram~276\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[13]~29_combout\,
	ena => \FD|RAM|ram~3485_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~276_q\);

\FD|RAM|ram~2654\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2654_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~2653_combout\ & ((\FD|RAM|ram~276_q\))) # (!\FD|RAM|ram~2653_combout\ & (\FD|RAM|ram~244_q\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~2653_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~244_q\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~2653_combout\,
	datad => \FD|RAM|ram~276_q\,
	combout => \FD|RAM|ram~2654_combout\);

\FD|RAM|ram~340\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[13]~29_combout\,
	ena => \FD|RAM|ram~3486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~340_q\);

\FD|RAM|ram~372\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[13]~29_combout\,
	ena => \FD|RAM|ram~3487_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~372_q\);

\FD|RAM|ram~308\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[13]~29_combout\,
	ena => \FD|RAM|ram~3488_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~308_q\);

\FD|RAM|ram~2655\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2655_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~372_q\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~308_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~372_q\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~308_q\,
	combout => \FD|RAM|ram~2655_combout\);

\FD|RAM|ram~404\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[13]~29_combout\,
	ena => \FD|RAM|ram~3489_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~404_q\);

\FD|RAM|ram~2656\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2656_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~2655_combout\ & ((\FD|RAM|ram~404_q\))) # (!\FD|RAM|ram~2655_combout\ & (\FD|RAM|ram~340_q\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~2655_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~340_q\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~2655_combout\,
	datad => \FD|RAM|ram~404_q\,
	combout => \FD|RAM|ram~2656_combout\);

\FD|RAM|ram~84\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[13]~29_combout\,
	ena => \FD|RAM|ram~3490_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~84_q\);

\FD|RAM|ram~116\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[13]~29_combout\,
	ena => \FD|RAM|ram~3491_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~116_q\);

\FD|RAM|ram~52\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[13]~29_combout\,
	ena => \FD|RAM|ram~3492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~52_q\);

\FD|RAM|ram~2657\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2657_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~116_q\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~52_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~116_q\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~52_q\,
	combout => \FD|RAM|ram~2657_combout\);

\FD|RAM|ram~148\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[13]~29_combout\,
	ena => \FD|RAM|ram~3493_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~148_q\);

\FD|RAM|ram~2658\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2658_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~2657_combout\ & ((\FD|RAM|ram~148_q\))) # (!\FD|RAM|ram~2657_combout\ & (\FD|RAM|ram~84_q\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~2657_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~84_q\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~2657_combout\,
	datad => \FD|RAM|ram~148_q\,
	combout => \FD|RAM|ram~2658_combout\);

\FD|RAM|ram~2659\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2659_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~2656_combout\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2658_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~2656_combout\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~2658_combout\,
	combout => \FD|RAM|ram~2659_combout\);

\FD|RAM|ram~500\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[13]~29_combout\,
	ena => \FD|RAM|ram~3494_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~500_q\);

\FD|RAM|ram~468\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[13]~29_combout\,
	ena => \FD|RAM|ram~3495_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~468_q\);

\FD|RAM|ram~436\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[13]~29_combout\,
	ena => \FD|RAM|ram~3496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~436_q\);

\FD|RAM|ram~2660\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2660_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~468_q\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~436_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~468_q\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~436_q\,
	combout => \FD|RAM|ram~2660_combout\);

\FD|RAM|ram~532\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[13]~29_combout\,
	ena => \FD|RAM|ram~3497_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~532_q\);

\FD|RAM|ram~2661\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2661_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~2660_combout\ & ((\FD|RAM|ram~532_q\))) # (!\FD|RAM|ram~2660_combout\ & (\FD|RAM|ram~500_q\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~2660_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~500_q\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~2660_combout\,
	datad => \FD|RAM|ram~532_q\,
	combout => \FD|RAM|ram~2661_combout\);

\FD|RAM|ram~2662\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2662_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2659_combout\ & ((\FD|RAM|ram~2661_combout\))) # (!\FD|RAM|ram~2659_combout\ & (\FD|RAM|ram~2654_combout\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~2659_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2654_combout\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~2659_combout\,
	datad => \FD|RAM|ram~2661_combout\,
	combout => \FD|RAM|ram~2662_combout\);

\FD|RAM|ram~2663\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2663_combout\ = (\FD|ULA|Add2~21_combout\ & (((\FD|ULA|Add2~24_combout\)))) # (!\FD|ULA|Add2~21_combout\ & ((\FD|ULA|Add2~24_combout\ & (\FD|RAM|ram~2652_combout\)) # (!\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~2662_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~21_combout\,
	datab => \FD|RAM|ram~2652_combout\,
	datac => \FD|ULA|Add2~24_combout\,
	datad => \FD|RAM|ram~2662_combout\,
	combout => \FD|RAM|ram~2663_combout\);

\FD|RAM|ram~1780\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[13]~29_combout\,
	ena => \FD|RAM|ram~3499_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1780_q\);

\FD|RAM|ram~1908\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[13]~29_combout\,
	ena => \FD|RAM|ram~3500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1908_q\);

\FD|RAM|ram~1652\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[13]~29_combout\,
	ena => \FD|RAM|ram~3501_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1652_q\);

\FD|RAM|ram~2664\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2664_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~1908_q\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~1652_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~1908_q\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~1652_q\,
	combout => \FD|RAM|ram~2664_combout\);

\FD|RAM|ram~2036\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[13]~29_combout\,
	ena => \FD|RAM|ram~3502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~2036_q\);

\FD|RAM|ram~2665\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2665_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2664_combout\ & ((\FD|RAM|ram~2036_q\))) # (!\FD|RAM|ram~2664_combout\ & (\FD|RAM|ram~1780_q\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~2664_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1780_q\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~2664_combout\,
	datad => \FD|RAM|ram~2036_q\,
	combout => \FD|RAM|ram~2665_combout\);

\FD|RAM|ram~1876\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[13]~29_combout\,
	ena => \FD|RAM|ram~3503_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1876_q\);

\FD|RAM|ram~1748\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[13]~29_combout\,
	ena => \FD|RAM|ram~3504_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1748_q\);

\FD|RAM|ram~1620\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[13]~29_combout\,
	ena => \FD|RAM|ram~3505_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1620_q\);

\FD|RAM|ram~2666\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2666_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~1748_q\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~1620_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~1748_q\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~1620_q\,
	combout => \FD|RAM|ram~2666_combout\);

\FD|RAM|ram~2004\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[13]~29_combout\,
	ena => \FD|RAM|ram~3506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~2004_q\);

\FD|RAM|ram~2667\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2667_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2666_combout\ & ((\FD|RAM|ram~2004_q\))) # (!\FD|RAM|ram~2666_combout\ & (\FD|RAM|ram~1876_q\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~2666_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1876_q\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~2666_combout\,
	datad => \FD|RAM|ram~2004_q\,
	combout => \FD|RAM|ram~2667_combout\);

\FD|RAM|ram~1716\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[13]~29_combout\,
	ena => \FD|RAM|ram~3507_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1716_q\);

\FD|RAM|ram~1844\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[13]~29_combout\,
	ena => \FD|RAM|ram~3508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1844_q\);

\FD|RAM|ram~1588\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[13]~29_combout\,
	ena => \FD|RAM|ram~3509_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1588_q\);

\FD|RAM|ram~2668\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2668_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~1844_q\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~1588_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~1844_q\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~1588_q\,
	combout => \FD|RAM|ram~2668_combout\);

\FD|RAM|ram~1972\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[13]~29_combout\,
	ena => \FD|RAM|ram~3510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1972_q\);

\FD|RAM|ram~2669\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2669_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2668_combout\ & ((\FD|RAM|ram~1972_q\))) # (!\FD|RAM|ram~2668_combout\ & (\FD|RAM|ram~1716_q\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~2668_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1716_q\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~2668_combout\,
	datad => \FD|RAM|ram~1972_q\,
	combout => \FD|RAM|ram~2669_combout\);

\FD|RAM|ram~2670\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2670_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~2667_combout\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~2669_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~2667_combout\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~2669_combout\,
	combout => \FD|RAM|ram~2670_combout\);

\FD|RAM|ram~1940\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[13]~29_combout\,
	ena => \FD|RAM|ram~3511_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1940_q\);

\FD|RAM|ram~1812\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[13]~29_combout\,
	ena => \FD|RAM|ram~3512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1812_q\);

\FD|RAM|ram~1684\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[13]~29_combout\,
	ena => \FD|RAM|ram~3513_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1684_q\);

\FD|RAM|ram~2671\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2671_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~1812_q\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~1684_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~1812_q\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~1684_q\,
	combout => \FD|RAM|ram~2671_combout\);

\FD|RAM|ram~2068\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[13]~29_combout\,
	ena => \FD|RAM|ram~3514_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~2068_q\);

\FD|RAM|ram~2672\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2672_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2671_combout\ & ((\FD|RAM|ram~2068_q\))) # (!\FD|RAM|ram~2671_combout\ & (\FD|RAM|ram~1940_q\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~2671_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1940_q\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~2671_combout\,
	datad => \FD|RAM|ram~2068_q\,
	combout => \FD|RAM|ram~2672_combout\);

\FD|RAM|ram~2673\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2673_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~2670_combout\ & ((\FD|RAM|ram~2672_combout\))) # (!\FD|RAM|ram~2670_combout\ & (\FD|RAM|ram~2665_combout\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~2670_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2665_combout\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~2670_combout\,
	datad => \FD|RAM|ram~2672_combout\,
	combout => \FD|RAM|ram~2673_combout\);

\FD|RAM|ram~2674\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2674_combout\ = (\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~2663_combout\ & ((\FD|RAM|ram~2673_combout\))) # (!\FD|RAM|ram~2663_combout\ & (\FD|RAM|ram~2642_combout\)))) # (!\FD|ULA|Add2~21_combout\ & (((\FD|RAM|ram~2663_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2642_combout\,
	datab => \FD|ULA|Add2~21_combout\,
	datac => \FD|RAM|ram~2663_combout\,
	datad => \FD|RAM|ram~2673_combout\,
	combout => \FD|RAM|ram~2674_combout\);

\FD|BR|bancoReg~50\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[12]~18_combout\,
	ena => \FD|BR|bancoReg~1176_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~50_q\);

\FD|BR|bancoReg~1113\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1113_combout\ = (\FD|BR|bancoReg~50_q\ & (!\FD|ROM|memROM~3_combout\ & ((\FD|PC|data_s\(7)) # (!\FD|ROM|memROM~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~50_q\,
	datab => \FD|ROM|memROM~3_combout\,
	datac => \FD|PC|data_s\(7),
	datad => \FD|ROM|memROM~4_combout\,
	combout => \FD|BR|bancoReg~1113_combout\);

\FD|BR|saidaB[12]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|saidaB[12]~28_combout\ = (!\FD|BR|Equal1~2_combout\ & ((\FD|ROM|memROM~0_combout\ & (\FD|BR|bancoReg~1112_combout\)) # (!\FD|ROM|memROM~0_combout\ & ((\FD|BR|bancoReg~1113_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1112_combout\,
	datab => \FD|BR|bancoReg~1113_combout\,
	datac => \FD|ROM|memROM~0_combout\,
	datad => \FD|BR|Equal1~2_combout\,
	combout => \FD|BR|saidaB[12]~28_combout\);

\FD|RAM|ram~1395\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[12]~28_combout\,
	ena => \FD|RAM|ram~3433_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1395_q\);

\FD|RAM|ram~1363\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[12]~28_combout\,
	ena => \FD|RAM|ram~3435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1363_q\);

\FD|RAM|ram~1331\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[12]~28_combout\,
	ena => \FD|RAM|ram~3437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1331_q\);

\FD|RAM|ram~2591\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2591_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~1363_q\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~1331_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~1363_q\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~1331_q\,
	combout => \FD|RAM|ram~2591_combout\);

\FD|RAM|ram~1427\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[12]~28_combout\,
	ena => \FD|RAM|ram~3439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1427_q\);

\FD|RAM|ram~2592\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2592_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~2591_combout\ & ((\FD|RAM|ram~1427_q\))) # (!\FD|RAM|ram~2591_combout\ & (\FD|RAM|ram~1395_q\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~2591_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1395_q\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~2591_combout\,
	datad => \FD|RAM|ram~1427_q\,
	combout => \FD|RAM|ram~2592_combout\);

\FD|RAM|ram~1235\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[12]~28_combout\,
	ena => \FD|RAM|ram~3441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1235_q\);

\FD|RAM|ram~1267\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[12]~28_combout\,
	ena => \FD|RAM|ram~3443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1267_q\);

\FD|RAM|ram~1203\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[12]~28_combout\,
	ena => \FD|RAM|ram~3445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1203_q\);

\FD|RAM|ram~2593\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2593_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~1267_q\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~1203_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~1267_q\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~1203_q\,
	combout => \FD|RAM|ram~2593_combout\);

\FD|RAM|ram~1299\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[12]~28_combout\,
	ena => \FD|RAM|ram~3447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1299_q\);

\FD|RAM|ram~2594\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2594_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~2593_combout\ & ((\FD|RAM|ram~1299_q\))) # (!\FD|RAM|ram~2593_combout\ & (\FD|RAM|ram~1235_q\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~2593_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1235_q\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~2593_combout\,
	datad => \FD|RAM|ram~1299_q\,
	combout => \FD|RAM|ram~2594_combout\);

\FD|RAM|ram~1139\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[12]~28_combout\,
	ena => \FD|RAM|ram~3449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1139_q\);

\FD|RAM|ram~1107\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[12]~28_combout\,
	ena => \FD|RAM|ram~3451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1107_q\);

\FD|RAM|ram~1075\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[12]~28_combout\,
	ena => \FD|RAM|ram~3453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1075_q\);

\FD|RAM|ram~2595\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2595_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~1107_q\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~1075_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~1107_q\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~1075_q\,
	combout => \FD|RAM|ram~2595_combout\);

\FD|RAM|ram~1171\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[12]~28_combout\,
	ena => \FD|RAM|ram~3455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1171_q\);

\FD|RAM|ram~2596\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2596_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~2595_combout\ & ((\FD|RAM|ram~1171_q\))) # (!\FD|RAM|ram~2595_combout\ & (\FD|RAM|ram~1139_q\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~2595_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1139_q\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~2595_combout\,
	datad => \FD|RAM|ram~1171_q\,
	combout => \FD|RAM|ram~2596_combout\);

\FD|RAM|ram~2597\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2597_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~2594_combout\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2596_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~2594_combout\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~2596_combout\,
	combout => \FD|RAM|ram~2597_combout\);

\FD|RAM|ram~1491\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[12]~28_combout\,
	ena => \FD|RAM|ram~3457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1491_q\);

\FD|RAM|ram~1523\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[12]~28_combout\,
	ena => \FD|RAM|ram~3459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1523_q\);

\FD|RAM|ram~1459\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[12]~28_combout\,
	ena => \FD|RAM|ram~3461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1459_q\);

\FD|RAM|ram~2598\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2598_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~1523_q\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~1459_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~1523_q\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~1459_q\,
	combout => \FD|RAM|ram~2598_combout\);

\FD|RAM|ram~1555\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[12]~28_combout\,
	ena => \FD|RAM|ram~3463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1555_q\);

\FD|RAM|ram~2599\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2599_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~2598_combout\ & ((\FD|RAM|ram~1555_q\))) # (!\FD|RAM|ram~2598_combout\ & (\FD|RAM|ram~1491_q\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~2598_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1491_q\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~2598_combout\,
	datad => \FD|RAM|ram~1555_q\,
	combout => \FD|RAM|ram~2599_combout\);

\FD|RAM|ram~2600\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2600_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2597_combout\ & ((\FD|RAM|ram~2599_combout\))) # (!\FD|RAM|ram~2597_combout\ & (\FD|RAM|ram~2592_combout\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~2597_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2592_combout\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~2597_combout\,
	datad => \FD|RAM|ram~2599_combout\,
	combout => \FD|RAM|ram~2600_combout\);

\FD|RAM|ram~723\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[12]~28_combout\,
	ena => \FD|RAM|ram~3465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~723_q\);

\FD|RAM|ram~851\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[12]~28_combout\,
	ena => \FD|RAM|ram~3466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~851_q\);

\FD|RAM|ram~595\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[12]~28_combout\,
	ena => \FD|RAM|ram~3467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~595_q\);

\FD|RAM|ram~2601\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2601_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~851_q\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~595_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~851_q\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~595_q\,
	combout => \FD|RAM|ram~2601_combout\);

\FD|RAM|ram~979\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[12]~28_combout\,
	ena => \FD|RAM|ram~3468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~979_q\);

\FD|RAM|ram~2602\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2602_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2601_combout\ & ((\FD|RAM|ram~979_q\))) # (!\FD|RAM|ram~2601_combout\ & (\FD|RAM|ram~723_q\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~2601_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~723_q\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~2601_combout\,
	datad => \FD|RAM|ram~979_q\,
	combout => \FD|RAM|ram~2602_combout\);

\FD|RAM|ram~883\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[12]~28_combout\,
	ena => \FD|RAM|ram~3469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~883_q\);

\FD|RAM|ram~755\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[12]~28_combout\,
	ena => \FD|RAM|ram~3470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~755_q\);

\FD|RAM|ram~627\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[12]~28_combout\,
	ena => \FD|RAM|ram~3471_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~627_q\);

\FD|RAM|ram~2603\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2603_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~755_q\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~627_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~755_q\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~627_q\,
	combout => \FD|RAM|ram~2603_combout\);

\FD|RAM|ram~1011\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[12]~28_combout\,
	ena => \FD|RAM|ram~3472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1011_q\);

\FD|RAM|ram~2604\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2604_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2603_combout\ & ((\FD|RAM|ram~1011_q\))) # (!\FD|RAM|ram~2603_combout\ & (\FD|RAM|ram~883_q\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~2603_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~883_q\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~2603_combout\,
	datad => \FD|RAM|ram~1011_q\,
	combout => \FD|RAM|ram~2604_combout\);

\FD|RAM|ram~819\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[12]~28_combout\,
	ena => \FD|RAM|ram~3473_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~819_q\);

\FD|RAM|ram~691\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[12]~28_combout\,
	ena => \FD|RAM|ram~3474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~691_q\);

\FD|RAM|ram~563\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[12]~28_combout\,
	ena => \FD|RAM|ram~3475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~563_q\);

\FD|RAM|ram~2605\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2605_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~691_q\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~563_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~691_q\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~563_q\,
	combout => \FD|RAM|ram~2605_combout\);

\FD|RAM|ram~947\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[12]~28_combout\,
	ena => \FD|RAM|ram~3476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~947_q\);

\FD|RAM|ram~2606\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2606_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2605_combout\ & ((\FD|RAM|ram~947_q\))) # (!\FD|RAM|ram~2605_combout\ & (\FD|RAM|ram~819_q\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~2605_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~819_q\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~2605_combout\,
	datad => \FD|RAM|ram~947_q\,
	combout => \FD|RAM|ram~2606_combout\);

\FD|RAM|ram~2607\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2607_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~2604_combout\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~2606_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~2604_combout\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~2606_combout\,
	combout => \FD|RAM|ram~2607_combout\);

\FD|RAM|ram~787\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[12]~28_combout\,
	ena => \FD|RAM|ram~3477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~787_q\);

\FD|RAM|ram~915\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[12]~28_combout\,
	ena => \FD|RAM|ram~3478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~915_q\);

\FD|RAM|ram~659\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[12]~28_combout\,
	ena => \FD|RAM|ram~3479_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~659_q\);

\FD|RAM|ram~2608\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2608_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~915_q\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~659_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~915_q\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~659_q\,
	combout => \FD|RAM|ram~2608_combout\);

\FD|RAM|ram~1043\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[12]~28_combout\,
	ena => \FD|RAM|ram~3480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1043_q\);

\FD|RAM|ram~2609\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2609_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2608_combout\ & ((\FD|RAM|ram~1043_q\))) # (!\FD|RAM|ram~2608_combout\ & (\FD|RAM|ram~787_q\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~2608_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~787_q\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~2608_combout\,
	datad => \FD|RAM|ram~1043_q\,
	combout => \FD|RAM|ram~2609_combout\);

\FD|RAM|ram~2610\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2610_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~2607_combout\ & ((\FD|RAM|ram~2609_combout\))) # (!\FD|RAM|ram~2607_combout\ & (\FD|RAM|ram~2602_combout\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~2607_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2602_combout\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~2607_combout\,
	datad => \FD|RAM|ram~2609_combout\,
	combout => \FD|RAM|ram~2610_combout\);

\FD|RAM|ram~243\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[12]~28_combout\,
	ena => \FD|RAM|ram~3482_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~243_q\);

\FD|RAM|ram~211\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[12]~28_combout\,
	ena => \FD|RAM|ram~3483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~211_q\);

\FD|RAM|ram~179\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[12]~28_combout\,
	ena => \FD|RAM|ram~3484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~179_q\);

\FD|RAM|ram~2611\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2611_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~211_q\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~179_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~211_q\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~179_q\,
	combout => \FD|RAM|ram~2611_combout\);

\FD|RAM|ram~275\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[12]~28_combout\,
	ena => \FD|RAM|ram~3485_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~275_q\);

\FD|RAM|ram~2612\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2612_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~2611_combout\ & ((\FD|RAM|ram~275_q\))) # (!\FD|RAM|ram~2611_combout\ & (\FD|RAM|ram~243_q\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~2611_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~243_q\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~2611_combout\,
	datad => \FD|RAM|ram~275_q\,
	combout => \FD|RAM|ram~2612_combout\);

\FD|RAM|ram~339\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[12]~28_combout\,
	ena => \FD|RAM|ram~3486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~339_q\);

\FD|RAM|ram~371\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[12]~28_combout\,
	ena => \FD|RAM|ram~3487_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~371_q\);

\FD|RAM|ram~307\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[12]~28_combout\,
	ena => \FD|RAM|ram~3488_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~307_q\);

\FD|RAM|ram~2613\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2613_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~371_q\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~307_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~371_q\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~307_q\,
	combout => \FD|RAM|ram~2613_combout\);

\FD|RAM|ram~403\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[12]~28_combout\,
	ena => \FD|RAM|ram~3489_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~403_q\);

\FD|RAM|ram~2614\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2614_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~2613_combout\ & ((\FD|RAM|ram~403_q\))) # (!\FD|RAM|ram~2613_combout\ & (\FD|RAM|ram~339_q\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~2613_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~339_q\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~2613_combout\,
	datad => \FD|RAM|ram~403_q\,
	combout => \FD|RAM|ram~2614_combout\);

\FD|RAM|ram~83\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[12]~28_combout\,
	ena => \FD|RAM|ram~3490_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~83_q\);

\FD|RAM|ram~115\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[12]~28_combout\,
	ena => \FD|RAM|ram~3491_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~115_q\);

\FD|RAM|ram~51\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[12]~28_combout\,
	ena => \FD|RAM|ram~3492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~51_q\);

\FD|RAM|ram~2615\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2615_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~115_q\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~51_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~115_q\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~51_q\,
	combout => \FD|RAM|ram~2615_combout\);

\FD|RAM|ram~147\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[12]~28_combout\,
	ena => \FD|RAM|ram~3493_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~147_q\);

\FD|RAM|ram~2616\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2616_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~2615_combout\ & ((\FD|RAM|ram~147_q\))) # (!\FD|RAM|ram~2615_combout\ & (\FD|RAM|ram~83_q\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~2615_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~83_q\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~2615_combout\,
	datad => \FD|RAM|ram~147_q\,
	combout => \FD|RAM|ram~2616_combout\);

\FD|RAM|ram~2617\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2617_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~2614_combout\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2616_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~2614_combout\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~2616_combout\,
	combout => \FD|RAM|ram~2617_combout\);

\FD|RAM|ram~499\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[12]~28_combout\,
	ena => \FD|RAM|ram~3494_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~499_q\);

\FD|RAM|ram~467\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[12]~28_combout\,
	ena => \FD|RAM|ram~3495_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~467_q\);

\FD|RAM|ram~435\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[12]~28_combout\,
	ena => \FD|RAM|ram~3496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~435_q\);

\FD|RAM|ram~2618\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2618_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~467_q\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~435_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~467_q\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~435_q\,
	combout => \FD|RAM|ram~2618_combout\);

\FD|RAM|ram~531\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[12]~28_combout\,
	ena => \FD|RAM|ram~3497_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~531_q\);

\FD|RAM|ram~2619\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2619_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~2618_combout\ & ((\FD|RAM|ram~531_q\))) # (!\FD|RAM|ram~2618_combout\ & (\FD|RAM|ram~499_q\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~2618_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~499_q\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~2618_combout\,
	datad => \FD|RAM|ram~531_q\,
	combout => \FD|RAM|ram~2619_combout\);

\FD|RAM|ram~2620\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2620_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2617_combout\ & ((\FD|RAM|ram~2619_combout\))) # (!\FD|RAM|ram~2617_combout\ & (\FD|RAM|ram~2612_combout\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~2617_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2612_combout\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~2617_combout\,
	datad => \FD|RAM|ram~2619_combout\,
	combout => \FD|RAM|ram~2620_combout\);

\FD|RAM|ram~2621\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2621_combout\ = (\FD|ULA|Add2~24_combout\ & (((\FD|ULA|Add2~21_combout\)))) # (!\FD|ULA|Add2~24_combout\ & ((\FD|ULA|Add2~21_combout\ & (\FD|RAM|ram~2610_combout\)) # (!\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~2620_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~24_combout\,
	datab => \FD|RAM|ram~2610_combout\,
	datac => \FD|ULA|Add2~21_combout\,
	datad => \FD|RAM|ram~2620_combout\,
	combout => \FD|RAM|ram~2621_combout\);

\FD|RAM|ram~1779\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[12]~28_combout\,
	ena => \FD|RAM|ram~3499_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1779_q\);

\FD|RAM|ram~1907\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[12]~28_combout\,
	ena => \FD|RAM|ram~3500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1907_q\);

\FD|RAM|ram~1651\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[12]~28_combout\,
	ena => \FD|RAM|ram~3501_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1651_q\);

\FD|RAM|ram~2622\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2622_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~1907_q\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~1651_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~1907_q\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~1651_q\,
	combout => \FD|RAM|ram~2622_combout\);

\FD|RAM|ram~2035\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[12]~28_combout\,
	ena => \FD|RAM|ram~3502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~2035_q\);

\FD|RAM|ram~2623\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2623_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2622_combout\ & ((\FD|RAM|ram~2035_q\))) # (!\FD|RAM|ram~2622_combout\ & (\FD|RAM|ram~1779_q\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~2622_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1779_q\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~2622_combout\,
	datad => \FD|RAM|ram~2035_q\,
	combout => \FD|RAM|ram~2623_combout\);

\FD|RAM|ram~1875\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[12]~28_combout\,
	ena => \FD|RAM|ram~3503_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1875_q\);

\FD|RAM|ram~1747\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[12]~28_combout\,
	ena => \FD|RAM|ram~3504_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1747_q\);

\FD|RAM|ram~1619\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[12]~28_combout\,
	ena => \FD|RAM|ram~3505_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1619_q\);

\FD|RAM|ram~2624\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2624_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~1747_q\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~1619_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~1747_q\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~1619_q\,
	combout => \FD|RAM|ram~2624_combout\);

\FD|RAM|ram~2003\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[12]~28_combout\,
	ena => \FD|RAM|ram~3506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~2003_q\);

\FD|RAM|ram~2625\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2625_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2624_combout\ & ((\FD|RAM|ram~2003_q\))) # (!\FD|RAM|ram~2624_combout\ & (\FD|RAM|ram~1875_q\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~2624_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1875_q\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~2624_combout\,
	datad => \FD|RAM|ram~2003_q\,
	combout => \FD|RAM|ram~2625_combout\);

\FD|RAM|ram~1715\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[12]~28_combout\,
	ena => \FD|RAM|ram~3507_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1715_q\);

\FD|RAM|ram~1843\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[12]~28_combout\,
	ena => \FD|RAM|ram~3508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1843_q\);

\FD|RAM|ram~1587\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[12]~28_combout\,
	ena => \FD|RAM|ram~3509_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1587_q\);

\FD|RAM|ram~2626\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2626_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~1843_q\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~1587_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~1843_q\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~1587_q\,
	combout => \FD|RAM|ram~2626_combout\);

\FD|RAM|ram~1971\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[12]~28_combout\,
	ena => \FD|RAM|ram~3510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1971_q\);

\FD|RAM|ram~2627\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2627_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2626_combout\ & ((\FD|RAM|ram~1971_q\))) # (!\FD|RAM|ram~2626_combout\ & (\FD|RAM|ram~1715_q\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~2626_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1715_q\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~2626_combout\,
	datad => \FD|RAM|ram~1971_q\,
	combout => \FD|RAM|ram~2627_combout\);

\FD|RAM|ram~2628\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2628_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~2625_combout\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~2627_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~2625_combout\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~2627_combout\,
	combout => \FD|RAM|ram~2628_combout\);

\FD|RAM|ram~1939\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[12]~28_combout\,
	ena => \FD|RAM|ram~3511_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1939_q\);

\FD|RAM|ram~1811\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[12]~28_combout\,
	ena => \FD|RAM|ram~3512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1811_q\);

\FD|RAM|ram~1683\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[12]~28_combout\,
	ena => \FD|RAM|ram~3513_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1683_q\);

\FD|RAM|ram~2629\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2629_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~1811_q\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~1683_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~1811_q\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~1683_q\,
	combout => \FD|RAM|ram~2629_combout\);

\FD|RAM|ram~2067\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[12]~28_combout\,
	ena => \FD|RAM|ram~3514_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~2067_q\);

\FD|RAM|ram~2630\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2630_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2629_combout\ & ((\FD|RAM|ram~2067_q\))) # (!\FD|RAM|ram~2629_combout\ & (\FD|RAM|ram~1939_q\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~2629_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1939_q\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~2629_combout\,
	datad => \FD|RAM|ram~2067_q\,
	combout => \FD|RAM|ram~2630_combout\);

\FD|RAM|ram~2631\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2631_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~2628_combout\ & ((\FD|RAM|ram~2630_combout\))) # (!\FD|RAM|ram~2628_combout\ & (\FD|RAM|ram~2623_combout\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~2628_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2623_combout\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~2628_combout\,
	datad => \FD|RAM|ram~2630_combout\,
	combout => \FD|RAM|ram~2631_combout\);

\FD|RAM|ram~2632\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2632_combout\ = (\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~2621_combout\ & ((\FD|RAM|ram~2631_combout\))) # (!\FD|RAM|ram~2621_combout\ & (\FD|RAM|ram~2600_combout\)))) # (!\FD|ULA|Add2~24_combout\ & (((\FD|RAM|ram~2621_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2600_combout\,
	datab => \FD|ULA|Add2~24_combout\,
	datac => \FD|RAM|ram~2621_combout\,
	datad => \FD|RAM|ram~2631_combout\,
	combout => \FD|RAM|ram~2632_combout\);

\FD|BR|bancoReg~49\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[11]~17_combout\,
	ena => \FD|BR|bancoReg~1176_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~49_q\);

\FD|BR|bancoReg~1110\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1110_combout\ = (\FD|BR|bancoReg~49_q\ & (!\FD|ROM|memROM~3_combout\ & ((\FD|PC|data_s\(7)) # (!\FD|ROM|memROM~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~49_q\,
	datab => \FD|ROM|memROM~3_combout\,
	datac => \FD|PC|data_s\(7),
	datad => \FD|ROM|memROM~4_combout\,
	combout => \FD|BR|bancoReg~1110_combout\);

\FD|BR|saidaB[11]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|saidaB[11]~27_combout\ = (!\FD|BR|Equal1~2_combout\ & ((\FD|ROM|memROM~0_combout\ & (\FD|BR|bancoReg~1109_combout\)) # (!\FD|ROM|memROM~0_combout\ & ((\FD|BR|bancoReg~1110_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1109_combout\,
	datab => \FD|BR|bancoReg~1110_combout\,
	datac => \FD|ROM|memROM~0_combout\,
	datad => \FD|BR|Equal1~2_combout\,
	combout => \FD|BR|saidaB[11]~27_combout\);

\FD|RAM|ram~722\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[11]~27_combout\,
	ena => \FD|RAM|ram~3465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~722_q\);

\FD|RAM|ram~850\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[11]~27_combout\,
	ena => \FD|RAM|ram~3466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~850_q\);

\FD|RAM|ram~594\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[11]~27_combout\,
	ena => \FD|RAM|ram~3467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~594_q\);

\FD|RAM|ram~2549\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2549_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~850_q\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~594_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~850_q\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~594_q\,
	combout => \FD|RAM|ram~2549_combout\);

\FD|RAM|ram~978\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[11]~27_combout\,
	ena => \FD|RAM|ram~3468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~978_q\);

\FD|RAM|ram~2550\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2550_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2549_combout\ & ((\FD|RAM|ram~978_q\))) # (!\FD|RAM|ram~2549_combout\ & (\FD|RAM|ram~722_q\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~2549_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~722_q\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~2549_combout\,
	datad => \FD|RAM|ram~978_q\,
	combout => \FD|RAM|ram~2550_combout\);

\FD|RAM|ram~882\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[11]~27_combout\,
	ena => \FD|RAM|ram~3469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~882_q\);

\FD|RAM|ram~754\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[11]~27_combout\,
	ena => \FD|RAM|ram~3470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~754_q\);

\FD|RAM|ram~626\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[11]~27_combout\,
	ena => \FD|RAM|ram~3471_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~626_q\);

\FD|RAM|ram~2551\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2551_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~754_q\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~626_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~754_q\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~626_q\,
	combout => \FD|RAM|ram~2551_combout\);

\FD|RAM|ram~1010\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[11]~27_combout\,
	ena => \FD|RAM|ram~3472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1010_q\);

\FD|RAM|ram~2552\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2552_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2551_combout\ & ((\FD|RAM|ram~1010_q\))) # (!\FD|RAM|ram~2551_combout\ & (\FD|RAM|ram~882_q\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~2551_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~882_q\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~2551_combout\,
	datad => \FD|RAM|ram~1010_q\,
	combout => \FD|RAM|ram~2552_combout\);

\FD|RAM|ram~818\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[11]~27_combout\,
	ena => \FD|RAM|ram~3473_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~818_q\);

\FD|RAM|ram~690\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[11]~27_combout\,
	ena => \FD|RAM|ram~3474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~690_q\);

\FD|RAM|ram~562\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[11]~27_combout\,
	ena => \FD|RAM|ram~3475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~562_q\);

\FD|RAM|ram~2553\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2553_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~690_q\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~562_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~690_q\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~562_q\,
	combout => \FD|RAM|ram~2553_combout\);

\FD|RAM|ram~946\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[11]~27_combout\,
	ena => \FD|RAM|ram~3476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~946_q\);

\FD|RAM|ram~2554\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2554_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2553_combout\ & ((\FD|RAM|ram~946_q\))) # (!\FD|RAM|ram~2553_combout\ & (\FD|RAM|ram~818_q\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~2553_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~818_q\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~2553_combout\,
	datad => \FD|RAM|ram~946_q\,
	combout => \FD|RAM|ram~2554_combout\);

\FD|RAM|ram~2555\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2555_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~2552_combout\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~2554_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~2552_combout\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~2554_combout\,
	combout => \FD|RAM|ram~2555_combout\);

\FD|RAM|ram~786\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[11]~27_combout\,
	ena => \FD|RAM|ram~3477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~786_q\);

\FD|RAM|ram~914\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[11]~27_combout\,
	ena => \FD|RAM|ram~3478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~914_q\);

\FD|RAM|ram~658\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[11]~27_combout\,
	ena => \FD|RAM|ram~3479_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~658_q\);

\FD|RAM|ram~2556\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2556_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~914_q\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~658_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~914_q\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~658_q\,
	combout => \FD|RAM|ram~2556_combout\);

\FD|RAM|ram~1042\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[11]~27_combout\,
	ena => \FD|RAM|ram~3480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1042_q\);

\FD|RAM|ram~2557\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2557_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2556_combout\ & ((\FD|RAM|ram~1042_q\))) # (!\FD|RAM|ram~2556_combout\ & (\FD|RAM|ram~786_q\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~2556_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~786_q\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~2556_combout\,
	datad => \FD|RAM|ram~1042_q\,
	combout => \FD|RAM|ram~2557_combout\);

\FD|RAM|ram~2558\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2558_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~2555_combout\ & ((\FD|RAM|ram~2557_combout\))) # (!\FD|RAM|ram~2555_combout\ & (\FD|RAM|ram~2550_combout\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~2555_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2550_combout\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~2555_combout\,
	datad => \FD|RAM|ram~2557_combout\,
	combout => \FD|RAM|ram~2558_combout\);

\FD|RAM|ram~1394\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[11]~27_combout\,
	ena => \FD|RAM|ram~3433_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1394_q\);

\FD|RAM|ram~1362\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[11]~27_combout\,
	ena => \FD|RAM|ram~3435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1362_q\);

\FD|RAM|ram~1330\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[11]~27_combout\,
	ena => \FD|RAM|ram~3437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1330_q\);

\FD|RAM|ram~2559\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2559_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~1362_q\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~1330_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~1362_q\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~1330_q\,
	combout => \FD|RAM|ram~2559_combout\);

\FD|RAM|ram~1426\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[11]~27_combout\,
	ena => \FD|RAM|ram~3439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1426_q\);

\FD|RAM|ram~2560\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2560_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~2559_combout\ & ((\FD|RAM|ram~1426_q\))) # (!\FD|RAM|ram~2559_combout\ & (\FD|RAM|ram~1394_q\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~2559_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1394_q\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~2559_combout\,
	datad => \FD|RAM|ram~1426_q\,
	combout => \FD|RAM|ram~2560_combout\);

\FD|RAM|ram~1234\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[11]~27_combout\,
	ena => \FD|RAM|ram~3441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1234_q\);

\FD|RAM|ram~1266\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[11]~27_combout\,
	ena => \FD|RAM|ram~3443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1266_q\);

\FD|RAM|ram~1202\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[11]~27_combout\,
	ena => \FD|RAM|ram~3445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1202_q\);

\FD|RAM|ram~2561\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2561_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~1266_q\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~1202_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~1266_q\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~1202_q\,
	combout => \FD|RAM|ram~2561_combout\);

\FD|RAM|ram~1298\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[11]~27_combout\,
	ena => \FD|RAM|ram~3447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1298_q\);

\FD|RAM|ram~2562\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2562_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~2561_combout\ & ((\FD|RAM|ram~1298_q\))) # (!\FD|RAM|ram~2561_combout\ & (\FD|RAM|ram~1234_q\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~2561_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1234_q\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~2561_combout\,
	datad => \FD|RAM|ram~1298_q\,
	combout => \FD|RAM|ram~2562_combout\);

\FD|RAM|ram~1138\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[11]~27_combout\,
	ena => \FD|RAM|ram~3449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1138_q\);

\FD|RAM|ram~1106\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[11]~27_combout\,
	ena => \FD|RAM|ram~3451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1106_q\);

\FD|RAM|ram~1074\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[11]~27_combout\,
	ena => \FD|RAM|ram~3453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1074_q\);

\FD|RAM|ram~2563\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2563_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~1106_q\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~1074_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~1106_q\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~1074_q\,
	combout => \FD|RAM|ram~2563_combout\);

\FD|RAM|ram~1170\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[11]~27_combout\,
	ena => \FD|RAM|ram~3455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1170_q\);

\FD|RAM|ram~2564\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2564_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~2563_combout\ & ((\FD|RAM|ram~1170_q\))) # (!\FD|RAM|ram~2563_combout\ & (\FD|RAM|ram~1138_q\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~2563_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1138_q\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~2563_combout\,
	datad => \FD|RAM|ram~1170_q\,
	combout => \FD|RAM|ram~2564_combout\);

\FD|RAM|ram~2565\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2565_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~2562_combout\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2564_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~2562_combout\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~2564_combout\,
	combout => \FD|RAM|ram~2565_combout\);

\FD|RAM|ram~1490\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[11]~27_combout\,
	ena => \FD|RAM|ram~3457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1490_q\);

\FD|RAM|ram~1522\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[11]~27_combout\,
	ena => \FD|RAM|ram~3459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1522_q\);

\FD|RAM|ram~1458\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[11]~27_combout\,
	ena => \FD|RAM|ram~3461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1458_q\);

\FD|RAM|ram~2566\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2566_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~1522_q\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~1458_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~1522_q\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~1458_q\,
	combout => \FD|RAM|ram~2566_combout\);

\FD|RAM|ram~1554\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[11]~27_combout\,
	ena => \FD|RAM|ram~3463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1554_q\);

\FD|RAM|ram~2567\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2567_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~2566_combout\ & ((\FD|RAM|ram~1554_q\))) # (!\FD|RAM|ram~2566_combout\ & (\FD|RAM|ram~1490_q\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~2566_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1490_q\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~2566_combout\,
	datad => \FD|RAM|ram~1554_q\,
	combout => \FD|RAM|ram~2567_combout\);

\FD|RAM|ram~2568\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2568_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2565_combout\ & ((\FD|RAM|ram~2567_combout\))) # (!\FD|RAM|ram~2565_combout\ & (\FD|RAM|ram~2560_combout\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~2565_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2560_combout\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~2565_combout\,
	datad => \FD|RAM|ram~2567_combout\,
	combout => \FD|RAM|ram~2568_combout\);

\FD|RAM|ram~242\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[11]~27_combout\,
	ena => \FD|RAM|ram~3482_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~242_q\);

\FD|RAM|ram~210\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[11]~27_combout\,
	ena => \FD|RAM|ram~3483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~210_q\);

\FD|RAM|ram~178\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[11]~27_combout\,
	ena => \FD|RAM|ram~3484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~178_q\);

\FD|RAM|ram~2569\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2569_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~210_q\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~178_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~210_q\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~178_q\,
	combout => \FD|RAM|ram~2569_combout\);

\FD|RAM|ram~274\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[11]~27_combout\,
	ena => \FD|RAM|ram~3485_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~274_q\);

\FD|RAM|ram~2570\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2570_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~2569_combout\ & ((\FD|RAM|ram~274_q\))) # (!\FD|RAM|ram~2569_combout\ & (\FD|RAM|ram~242_q\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~2569_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~242_q\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~2569_combout\,
	datad => \FD|RAM|ram~274_q\,
	combout => \FD|RAM|ram~2570_combout\);

\FD|RAM|ram~338\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[11]~27_combout\,
	ena => \FD|RAM|ram~3486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~338_q\);

\FD|RAM|ram~370\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[11]~27_combout\,
	ena => \FD|RAM|ram~3487_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~370_q\);

\FD|RAM|ram~306\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[11]~27_combout\,
	ena => \FD|RAM|ram~3488_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~306_q\);

\FD|RAM|ram~2571\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2571_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~370_q\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~306_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~370_q\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~306_q\,
	combout => \FD|RAM|ram~2571_combout\);

\FD|RAM|ram~402\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[11]~27_combout\,
	ena => \FD|RAM|ram~3489_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~402_q\);

\FD|RAM|ram~2572\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2572_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~2571_combout\ & ((\FD|RAM|ram~402_q\))) # (!\FD|RAM|ram~2571_combout\ & (\FD|RAM|ram~338_q\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~2571_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~338_q\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~2571_combout\,
	datad => \FD|RAM|ram~402_q\,
	combout => \FD|RAM|ram~2572_combout\);

\FD|RAM|ram~82\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[11]~27_combout\,
	ena => \FD|RAM|ram~3490_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~82_q\);

\FD|RAM|ram~114\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[11]~27_combout\,
	ena => \FD|RAM|ram~3491_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~114_q\);

\FD|RAM|ram~50\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[11]~27_combout\,
	ena => \FD|RAM|ram~3492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~50_q\);

\FD|RAM|ram~2573\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2573_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~114_q\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~50_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~114_q\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~50_q\,
	combout => \FD|RAM|ram~2573_combout\);

\FD|RAM|ram~146\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[11]~27_combout\,
	ena => \FD|RAM|ram~3493_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~146_q\);

\FD|RAM|ram~2574\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2574_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~2573_combout\ & ((\FD|RAM|ram~146_q\))) # (!\FD|RAM|ram~2573_combout\ & (\FD|RAM|ram~82_q\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~2573_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~82_q\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~2573_combout\,
	datad => \FD|RAM|ram~146_q\,
	combout => \FD|RAM|ram~2574_combout\);

\FD|RAM|ram~2575\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2575_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~2572_combout\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2574_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~2572_combout\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~2574_combout\,
	combout => \FD|RAM|ram~2575_combout\);

\FD|RAM|ram~498\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[11]~27_combout\,
	ena => \FD|RAM|ram~3494_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~498_q\);

\FD|RAM|ram~466\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[11]~27_combout\,
	ena => \FD|RAM|ram~3495_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~466_q\);

\FD|RAM|ram~434\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[11]~27_combout\,
	ena => \FD|RAM|ram~3496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~434_q\);

\FD|RAM|ram~2576\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2576_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~466_q\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~434_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~466_q\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~434_q\,
	combout => \FD|RAM|ram~2576_combout\);

\FD|RAM|ram~530\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[11]~27_combout\,
	ena => \FD|RAM|ram~3497_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~530_q\);

\FD|RAM|ram~2577\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2577_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~2576_combout\ & ((\FD|RAM|ram~530_q\))) # (!\FD|RAM|ram~2576_combout\ & (\FD|RAM|ram~498_q\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~2576_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~498_q\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~2576_combout\,
	datad => \FD|RAM|ram~530_q\,
	combout => \FD|RAM|ram~2577_combout\);

\FD|RAM|ram~2578\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2578_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2575_combout\ & ((\FD|RAM|ram~2577_combout\))) # (!\FD|RAM|ram~2575_combout\ & (\FD|RAM|ram~2570_combout\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~2575_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2570_combout\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~2575_combout\,
	datad => \FD|RAM|ram~2577_combout\,
	combout => \FD|RAM|ram~2578_combout\);

\FD|RAM|ram~2579\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2579_combout\ = (\FD|ULA|Add2~21_combout\ & (((\FD|ULA|Add2~24_combout\)))) # (!\FD|ULA|Add2~21_combout\ & ((\FD|ULA|Add2~24_combout\ & (\FD|RAM|ram~2568_combout\)) # (!\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~2578_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~21_combout\,
	datab => \FD|RAM|ram~2568_combout\,
	datac => \FD|ULA|Add2~24_combout\,
	datad => \FD|RAM|ram~2578_combout\,
	combout => \FD|RAM|ram~2579_combout\);

\FD|RAM|ram~1778\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[11]~27_combout\,
	ena => \FD|RAM|ram~3499_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1778_q\);

\FD|RAM|ram~1906\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[11]~27_combout\,
	ena => \FD|RAM|ram~3500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1906_q\);

\FD|RAM|ram~1650\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[11]~27_combout\,
	ena => \FD|RAM|ram~3501_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1650_q\);

\FD|RAM|ram~2580\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2580_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~1906_q\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~1650_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~1906_q\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~1650_q\,
	combout => \FD|RAM|ram~2580_combout\);

\FD|RAM|ram~2034\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[11]~27_combout\,
	ena => \FD|RAM|ram~3502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~2034_q\);

\FD|RAM|ram~2581\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2581_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2580_combout\ & ((\FD|RAM|ram~2034_q\))) # (!\FD|RAM|ram~2580_combout\ & (\FD|RAM|ram~1778_q\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~2580_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1778_q\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~2580_combout\,
	datad => \FD|RAM|ram~2034_q\,
	combout => \FD|RAM|ram~2581_combout\);

\FD|RAM|ram~1874\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[11]~27_combout\,
	ena => \FD|RAM|ram~3503_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1874_q\);

\FD|RAM|ram~1746\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[11]~27_combout\,
	ena => \FD|RAM|ram~3504_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1746_q\);

\FD|RAM|ram~1618\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[11]~27_combout\,
	ena => \FD|RAM|ram~3505_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1618_q\);

\FD|RAM|ram~2582\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2582_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~1746_q\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~1618_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~1746_q\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~1618_q\,
	combout => \FD|RAM|ram~2582_combout\);

\FD|RAM|ram~2002\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[11]~27_combout\,
	ena => \FD|RAM|ram~3506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~2002_q\);

\FD|RAM|ram~2583\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2583_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2582_combout\ & ((\FD|RAM|ram~2002_q\))) # (!\FD|RAM|ram~2582_combout\ & (\FD|RAM|ram~1874_q\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~2582_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1874_q\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~2582_combout\,
	datad => \FD|RAM|ram~2002_q\,
	combout => \FD|RAM|ram~2583_combout\);

\FD|RAM|ram~1714\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[11]~27_combout\,
	ena => \FD|RAM|ram~3507_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1714_q\);

\FD|RAM|ram~1842\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[11]~27_combout\,
	ena => \FD|RAM|ram~3508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1842_q\);

\FD|RAM|ram~1586\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[11]~27_combout\,
	ena => \FD|RAM|ram~3509_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1586_q\);

\FD|RAM|ram~2584\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2584_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~1842_q\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~1586_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~1842_q\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~1586_q\,
	combout => \FD|RAM|ram~2584_combout\);

\FD|RAM|ram~1970\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[11]~27_combout\,
	ena => \FD|RAM|ram~3510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1970_q\);

\FD|RAM|ram~2585\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2585_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2584_combout\ & ((\FD|RAM|ram~1970_q\))) # (!\FD|RAM|ram~2584_combout\ & (\FD|RAM|ram~1714_q\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~2584_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1714_q\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~2584_combout\,
	datad => \FD|RAM|ram~1970_q\,
	combout => \FD|RAM|ram~2585_combout\);

\FD|RAM|ram~2586\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2586_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~2583_combout\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~2585_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~2583_combout\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~2585_combout\,
	combout => \FD|RAM|ram~2586_combout\);

\FD|RAM|ram~1938\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[11]~27_combout\,
	ena => \FD|RAM|ram~3511_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1938_q\);

\FD|RAM|ram~1810\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[11]~27_combout\,
	ena => \FD|RAM|ram~3512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1810_q\);

\FD|RAM|ram~1682\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[11]~27_combout\,
	ena => \FD|RAM|ram~3513_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1682_q\);

\FD|RAM|ram~2587\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2587_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~1810_q\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~1682_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~1810_q\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~1682_q\,
	combout => \FD|RAM|ram~2587_combout\);

\FD|RAM|ram~2066\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[11]~27_combout\,
	ena => \FD|RAM|ram~3514_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~2066_q\);

\FD|RAM|ram~2588\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2588_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2587_combout\ & ((\FD|RAM|ram~2066_q\))) # (!\FD|RAM|ram~2587_combout\ & (\FD|RAM|ram~1938_q\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~2587_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1938_q\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~2587_combout\,
	datad => \FD|RAM|ram~2066_q\,
	combout => \FD|RAM|ram~2588_combout\);

\FD|RAM|ram~2589\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2589_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~2586_combout\ & ((\FD|RAM|ram~2588_combout\))) # (!\FD|RAM|ram~2586_combout\ & (\FD|RAM|ram~2581_combout\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~2586_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2581_combout\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~2586_combout\,
	datad => \FD|RAM|ram~2588_combout\,
	combout => \FD|RAM|ram~2589_combout\);

\FD|RAM|ram~2590\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2590_combout\ = (\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~2579_combout\ & ((\FD|RAM|ram~2589_combout\))) # (!\FD|RAM|ram~2579_combout\ & (\FD|RAM|ram~2558_combout\)))) # (!\FD|ULA|Add2~21_combout\ & (((\FD|RAM|ram~2579_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2558_combout\,
	datab => \FD|ULA|Add2~21_combout\,
	datac => \FD|RAM|ram~2579_combout\,
	datad => \FD|RAM|ram~2589_combout\,
	combout => \FD|RAM|ram~2590_combout\);

\FD|BR|bancoReg~48\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[10]~16_combout\,
	ena => \FD|BR|bancoReg~1176_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~48_q\);

\FD|BR|bancoReg~1107\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1107_combout\ = (\FD|BR|bancoReg~48_q\ & (!\FD|ROM|memROM~3_combout\ & ((\FD|PC|data_s\(7)) # (!\FD|ROM|memROM~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~48_q\,
	datab => \FD|ROM|memROM~3_combout\,
	datac => \FD|PC|data_s\(7),
	datad => \FD|ROM|memROM~4_combout\,
	combout => \FD|BR|bancoReg~1107_combout\);

\FD|BR|saidaB[10]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|saidaB[10]~26_combout\ = (!\FD|BR|Equal1~2_combout\ & ((\FD|ROM|memROM~0_combout\ & (\FD|BR|bancoReg~1106_combout\)) # (!\FD|ROM|memROM~0_combout\ & ((\FD|BR|bancoReg~1107_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1106_combout\,
	datab => \FD|BR|bancoReg~1107_combout\,
	datac => \FD|ROM|memROM~0_combout\,
	datad => \FD|BR|Equal1~2_combout\,
	combout => \FD|BR|saidaB[10]~26_combout\);

\FD|RAM|ram~1393\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[10]~26_combout\,
	ena => \FD|RAM|ram~3433_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1393_q\);

\FD|RAM|ram~1361\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[10]~26_combout\,
	ena => \FD|RAM|ram~3435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1361_q\);

\FD|RAM|ram~1329\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[10]~26_combout\,
	ena => \FD|RAM|ram~3437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1329_q\);

\FD|RAM|ram~2507\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2507_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~1361_q\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~1329_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~1361_q\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~1329_q\,
	combout => \FD|RAM|ram~2507_combout\);

\FD|RAM|ram~1425\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[10]~26_combout\,
	ena => \FD|RAM|ram~3439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1425_q\);

\FD|RAM|ram~2508\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2508_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~2507_combout\ & ((\FD|RAM|ram~1425_q\))) # (!\FD|RAM|ram~2507_combout\ & (\FD|RAM|ram~1393_q\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~2507_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1393_q\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~2507_combout\,
	datad => \FD|RAM|ram~1425_q\,
	combout => \FD|RAM|ram~2508_combout\);

\FD|RAM|ram~1233\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[10]~26_combout\,
	ena => \FD|RAM|ram~3441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1233_q\);

\FD|RAM|ram~1265\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[10]~26_combout\,
	ena => \FD|RAM|ram~3443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1265_q\);

\FD|RAM|ram~1201\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[10]~26_combout\,
	ena => \FD|RAM|ram~3445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1201_q\);

\FD|RAM|ram~2509\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2509_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~1265_q\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~1201_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~1265_q\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~1201_q\,
	combout => \FD|RAM|ram~2509_combout\);

\FD|RAM|ram~1297\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[10]~26_combout\,
	ena => \FD|RAM|ram~3447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1297_q\);

\FD|RAM|ram~2510\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2510_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~2509_combout\ & ((\FD|RAM|ram~1297_q\))) # (!\FD|RAM|ram~2509_combout\ & (\FD|RAM|ram~1233_q\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~2509_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1233_q\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~2509_combout\,
	datad => \FD|RAM|ram~1297_q\,
	combout => \FD|RAM|ram~2510_combout\);

\FD|RAM|ram~1137\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[10]~26_combout\,
	ena => \FD|RAM|ram~3449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1137_q\);

\FD|RAM|ram~1105\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[10]~26_combout\,
	ena => \FD|RAM|ram~3451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1105_q\);

\FD|RAM|ram~1073\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[10]~26_combout\,
	ena => \FD|RAM|ram~3453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1073_q\);

\FD|RAM|ram~2511\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2511_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~1105_q\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~1073_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~1105_q\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~1073_q\,
	combout => \FD|RAM|ram~2511_combout\);

\FD|RAM|ram~1169\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[10]~26_combout\,
	ena => \FD|RAM|ram~3455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1169_q\);

\FD|RAM|ram~2512\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2512_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~2511_combout\ & ((\FD|RAM|ram~1169_q\))) # (!\FD|RAM|ram~2511_combout\ & (\FD|RAM|ram~1137_q\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~2511_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1137_q\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~2511_combout\,
	datad => \FD|RAM|ram~1169_q\,
	combout => \FD|RAM|ram~2512_combout\);

\FD|RAM|ram~2513\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2513_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~2510_combout\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2512_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~2510_combout\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~2512_combout\,
	combout => \FD|RAM|ram~2513_combout\);

\FD|RAM|ram~1489\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[10]~26_combout\,
	ena => \FD|RAM|ram~3457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1489_q\);

\FD|RAM|ram~1521\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[10]~26_combout\,
	ena => \FD|RAM|ram~3459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1521_q\);

\FD|RAM|ram~1457\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[10]~26_combout\,
	ena => \FD|RAM|ram~3461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1457_q\);

\FD|RAM|ram~2514\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2514_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~1521_q\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~1457_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~1521_q\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~1457_q\,
	combout => \FD|RAM|ram~2514_combout\);

\FD|RAM|ram~1553\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[10]~26_combout\,
	ena => \FD|RAM|ram~3463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1553_q\);

\FD|RAM|ram~2515\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2515_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~2514_combout\ & ((\FD|RAM|ram~1553_q\))) # (!\FD|RAM|ram~2514_combout\ & (\FD|RAM|ram~1489_q\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~2514_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1489_q\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~2514_combout\,
	datad => \FD|RAM|ram~1553_q\,
	combout => \FD|RAM|ram~2515_combout\);

\FD|RAM|ram~2516\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2516_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2513_combout\ & ((\FD|RAM|ram~2515_combout\))) # (!\FD|RAM|ram~2513_combout\ & (\FD|RAM|ram~2508_combout\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~2513_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2508_combout\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~2513_combout\,
	datad => \FD|RAM|ram~2515_combout\,
	combout => \FD|RAM|ram~2516_combout\);

\FD|RAM|ram~721\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[10]~26_combout\,
	ena => \FD|RAM|ram~3465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~721_q\);

\FD|RAM|ram~849\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[10]~26_combout\,
	ena => \FD|RAM|ram~3466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~849_q\);

\FD|RAM|ram~593\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[10]~26_combout\,
	ena => \FD|RAM|ram~3467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~593_q\);

\FD|RAM|ram~2517\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2517_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~849_q\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~593_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~849_q\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~593_q\,
	combout => \FD|RAM|ram~2517_combout\);

\FD|RAM|ram~977\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[10]~26_combout\,
	ena => \FD|RAM|ram~3468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~977_q\);

\FD|RAM|ram~2518\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2518_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2517_combout\ & ((\FD|RAM|ram~977_q\))) # (!\FD|RAM|ram~2517_combout\ & (\FD|RAM|ram~721_q\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~2517_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~721_q\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~2517_combout\,
	datad => \FD|RAM|ram~977_q\,
	combout => \FD|RAM|ram~2518_combout\);

\FD|RAM|ram~881\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[10]~26_combout\,
	ena => \FD|RAM|ram~3469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~881_q\);

\FD|RAM|ram~753\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[10]~26_combout\,
	ena => \FD|RAM|ram~3470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~753_q\);

\FD|RAM|ram~625\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[10]~26_combout\,
	ena => \FD|RAM|ram~3471_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~625_q\);

\FD|RAM|ram~2519\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2519_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~753_q\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~625_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~753_q\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~625_q\,
	combout => \FD|RAM|ram~2519_combout\);

\FD|RAM|ram~1009\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[10]~26_combout\,
	ena => \FD|RAM|ram~3472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1009_q\);

\FD|RAM|ram~2520\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2520_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2519_combout\ & ((\FD|RAM|ram~1009_q\))) # (!\FD|RAM|ram~2519_combout\ & (\FD|RAM|ram~881_q\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~2519_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~881_q\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~2519_combout\,
	datad => \FD|RAM|ram~1009_q\,
	combout => \FD|RAM|ram~2520_combout\);

\FD|RAM|ram~817\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[10]~26_combout\,
	ena => \FD|RAM|ram~3473_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~817_q\);

\FD|RAM|ram~689\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[10]~26_combout\,
	ena => \FD|RAM|ram~3474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~689_q\);

\FD|RAM|ram~561\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[10]~26_combout\,
	ena => \FD|RAM|ram~3475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~561_q\);

\FD|RAM|ram~2521\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2521_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~689_q\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~561_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~689_q\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~561_q\,
	combout => \FD|RAM|ram~2521_combout\);

\FD|RAM|ram~945\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[10]~26_combout\,
	ena => \FD|RAM|ram~3476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~945_q\);

\FD|RAM|ram~2522\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2522_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2521_combout\ & ((\FD|RAM|ram~945_q\))) # (!\FD|RAM|ram~2521_combout\ & (\FD|RAM|ram~817_q\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~2521_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~817_q\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~2521_combout\,
	datad => \FD|RAM|ram~945_q\,
	combout => \FD|RAM|ram~2522_combout\);

\FD|RAM|ram~2523\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2523_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~2520_combout\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~2522_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~2520_combout\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~2522_combout\,
	combout => \FD|RAM|ram~2523_combout\);

\FD|RAM|ram~785\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[10]~26_combout\,
	ena => \FD|RAM|ram~3477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~785_q\);

\FD|RAM|ram~913\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[10]~26_combout\,
	ena => \FD|RAM|ram~3478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~913_q\);

\FD|RAM|ram~657\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[10]~26_combout\,
	ena => \FD|RAM|ram~3479_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~657_q\);

\FD|RAM|ram~2524\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2524_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~913_q\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~657_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~913_q\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~657_q\,
	combout => \FD|RAM|ram~2524_combout\);

\FD|RAM|ram~1041\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[10]~26_combout\,
	ena => \FD|RAM|ram~3480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1041_q\);

\FD|RAM|ram~2525\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2525_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2524_combout\ & ((\FD|RAM|ram~1041_q\))) # (!\FD|RAM|ram~2524_combout\ & (\FD|RAM|ram~785_q\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~2524_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~785_q\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~2524_combout\,
	datad => \FD|RAM|ram~1041_q\,
	combout => \FD|RAM|ram~2525_combout\);

\FD|RAM|ram~2526\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2526_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~2523_combout\ & ((\FD|RAM|ram~2525_combout\))) # (!\FD|RAM|ram~2523_combout\ & (\FD|RAM|ram~2518_combout\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~2523_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2518_combout\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~2523_combout\,
	datad => \FD|RAM|ram~2525_combout\,
	combout => \FD|RAM|ram~2526_combout\);

\FD|RAM|ram~241\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[10]~26_combout\,
	ena => \FD|RAM|ram~3482_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~241_q\);

\FD|RAM|ram~209\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[10]~26_combout\,
	ena => \FD|RAM|ram~3483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~209_q\);

\FD|RAM|ram~177\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[10]~26_combout\,
	ena => \FD|RAM|ram~3484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~177_q\);

\FD|RAM|ram~2527\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2527_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~209_q\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~177_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~209_q\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~177_q\,
	combout => \FD|RAM|ram~2527_combout\);

\FD|RAM|ram~273\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[10]~26_combout\,
	ena => \FD|RAM|ram~3485_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~273_q\);

\FD|RAM|ram~2528\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2528_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~2527_combout\ & ((\FD|RAM|ram~273_q\))) # (!\FD|RAM|ram~2527_combout\ & (\FD|RAM|ram~241_q\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~2527_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~241_q\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~2527_combout\,
	datad => \FD|RAM|ram~273_q\,
	combout => \FD|RAM|ram~2528_combout\);

\FD|RAM|ram~337\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[10]~26_combout\,
	ena => \FD|RAM|ram~3486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~337_q\);

\FD|RAM|ram~369\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[10]~26_combout\,
	ena => \FD|RAM|ram~3487_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~369_q\);

\FD|RAM|ram~305\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[10]~26_combout\,
	ena => \FD|RAM|ram~3488_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~305_q\);

\FD|RAM|ram~2529\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2529_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~369_q\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~305_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~369_q\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~305_q\,
	combout => \FD|RAM|ram~2529_combout\);

\FD|RAM|ram~401\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[10]~26_combout\,
	ena => \FD|RAM|ram~3489_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~401_q\);

\FD|RAM|ram~2530\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2530_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~2529_combout\ & ((\FD|RAM|ram~401_q\))) # (!\FD|RAM|ram~2529_combout\ & (\FD|RAM|ram~337_q\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~2529_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~337_q\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~2529_combout\,
	datad => \FD|RAM|ram~401_q\,
	combout => \FD|RAM|ram~2530_combout\);

\FD|RAM|ram~81\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[10]~26_combout\,
	ena => \FD|RAM|ram~3490_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~81_q\);

\FD|RAM|ram~113\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[10]~26_combout\,
	ena => \FD|RAM|ram~3491_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~113_q\);

\FD|RAM|ram~49\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[10]~26_combout\,
	ena => \FD|RAM|ram~3492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~49_q\);

\FD|RAM|ram~2531\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2531_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~113_q\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~49_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~113_q\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~49_q\,
	combout => \FD|RAM|ram~2531_combout\);

\FD|RAM|ram~145\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[10]~26_combout\,
	ena => \FD|RAM|ram~3493_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~145_q\);

\FD|RAM|ram~2532\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2532_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~2531_combout\ & ((\FD|RAM|ram~145_q\))) # (!\FD|RAM|ram~2531_combout\ & (\FD|RAM|ram~81_q\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~2531_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~81_q\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~2531_combout\,
	datad => \FD|RAM|ram~145_q\,
	combout => \FD|RAM|ram~2532_combout\);

\FD|RAM|ram~2533\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2533_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~2530_combout\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2532_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~2530_combout\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~2532_combout\,
	combout => \FD|RAM|ram~2533_combout\);

\FD|RAM|ram~497\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[10]~26_combout\,
	ena => \FD|RAM|ram~3494_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~497_q\);

\FD|RAM|ram~465\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[10]~26_combout\,
	ena => \FD|RAM|ram~3495_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~465_q\);

\FD|RAM|ram~433\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[10]~26_combout\,
	ena => \FD|RAM|ram~3496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~433_q\);

\FD|RAM|ram~2534\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2534_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~465_q\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~433_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~465_q\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~433_q\,
	combout => \FD|RAM|ram~2534_combout\);

\FD|RAM|ram~529\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[10]~26_combout\,
	ena => \FD|RAM|ram~3497_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~529_q\);

\FD|RAM|ram~2535\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2535_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~2534_combout\ & ((\FD|RAM|ram~529_q\))) # (!\FD|RAM|ram~2534_combout\ & (\FD|RAM|ram~497_q\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~2534_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~497_q\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~2534_combout\,
	datad => \FD|RAM|ram~529_q\,
	combout => \FD|RAM|ram~2535_combout\);

\FD|RAM|ram~2536\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2536_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2533_combout\ & ((\FD|RAM|ram~2535_combout\))) # (!\FD|RAM|ram~2533_combout\ & (\FD|RAM|ram~2528_combout\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~2533_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2528_combout\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~2533_combout\,
	datad => \FD|RAM|ram~2535_combout\,
	combout => \FD|RAM|ram~2536_combout\);

\FD|RAM|ram~2537\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2537_combout\ = (\FD|ULA|Add2~24_combout\ & (((\FD|ULA|Add2~21_combout\)))) # (!\FD|ULA|Add2~24_combout\ & ((\FD|ULA|Add2~21_combout\ & (\FD|RAM|ram~2526_combout\)) # (!\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~2536_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~24_combout\,
	datab => \FD|RAM|ram~2526_combout\,
	datac => \FD|ULA|Add2~21_combout\,
	datad => \FD|RAM|ram~2536_combout\,
	combout => \FD|RAM|ram~2537_combout\);

\FD|RAM|ram~1777\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[10]~26_combout\,
	ena => \FD|RAM|ram~3499_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1777_q\);

\FD|RAM|ram~1905\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[10]~26_combout\,
	ena => \FD|RAM|ram~3500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1905_q\);

\FD|RAM|ram~1649\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[10]~26_combout\,
	ena => \FD|RAM|ram~3501_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1649_q\);

\FD|RAM|ram~2538\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2538_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~1905_q\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~1649_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~1905_q\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~1649_q\,
	combout => \FD|RAM|ram~2538_combout\);

\FD|RAM|ram~2033\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[10]~26_combout\,
	ena => \FD|RAM|ram~3502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~2033_q\);

\FD|RAM|ram~2539\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2539_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2538_combout\ & ((\FD|RAM|ram~2033_q\))) # (!\FD|RAM|ram~2538_combout\ & (\FD|RAM|ram~1777_q\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~2538_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1777_q\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~2538_combout\,
	datad => \FD|RAM|ram~2033_q\,
	combout => \FD|RAM|ram~2539_combout\);

\FD|RAM|ram~1873\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[10]~26_combout\,
	ena => \FD|RAM|ram~3503_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1873_q\);

\FD|RAM|ram~1745\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[10]~26_combout\,
	ena => \FD|RAM|ram~3504_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1745_q\);

\FD|RAM|ram~1617\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[10]~26_combout\,
	ena => \FD|RAM|ram~3505_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1617_q\);

\FD|RAM|ram~2540\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2540_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~1745_q\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~1617_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~1745_q\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~1617_q\,
	combout => \FD|RAM|ram~2540_combout\);

\FD|RAM|ram~2001\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[10]~26_combout\,
	ena => \FD|RAM|ram~3506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~2001_q\);

\FD|RAM|ram~2541\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2541_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2540_combout\ & ((\FD|RAM|ram~2001_q\))) # (!\FD|RAM|ram~2540_combout\ & (\FD|RAM|ram~1873_q\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~2540_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1873_q\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~2540_combout\,
	datad => \FD|RAM|ram~2001_q\,
	combout => \FD|RAM|ram~2541_combout\);

\FD|RAM|ram~1713\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[10]~26_combout\,
	ena => \FD|RAM|ram~3507_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1713_q\);

\FD|RAM|ram~1841\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[10]~26_combout\,
	ena => \FD|RAM|ram~3508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1841_q\);

\FD|RAM|ram~1585\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[10]~26_combout\,
	ena => \FD|RAM|ram~3509_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1585_q\);

\FD|RAM|ram~2542\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2542_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~1841_q\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~1585_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~1841_q\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~1585_q\,
	combout => \FD|RAM|ram~2542_combout\);

\FD|RAM|ram~1969\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[10]~26_combout\,
	ena => \FD|RAM|ram~3510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1969_q\);

\FD|RAM|ram~2543\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2543_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2542_combout\ & ((\FD|RAM|ram~1969_q\))) # (!\FD|RAM|ram~2542_combout\ & (\FD|RAM|ram~1713_q\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~2542_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1713_q\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~2542_combout\,
	datad => \FD|RAM|ram~1969_q\,
	combout => \FD|RAM|ram~2543_combout\);

\FD|RAM|ram~2544\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2544_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~2541_combout\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~2543_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~2541_combout\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~2543_combout\,
	combout => \FD|RAM|ram~2544_combout\);

\FD|RAM|ram~1937\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[10]~26_combout\,
	ena => \FD|RAM|ram~3511_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1937_q\);

\FD|RAM|ram~1809\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[10]~26_combout\,
	ena => \FD|RAM|ram~3512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1809_q\);

\FD|RAM|ram~1681\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[10]~26_combout\,
	ena => \FD|RAM|ram~3513_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1681_q\);

\FD|RAM|ram~2545\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2545_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~1809_q\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~1681_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~1809_q\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~1681_q\,
	combout => \FD|RAM|ram~2545_combout\);

\FD|RAM|ram~2065\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[10]~26_combout\,
	ena => \FD|RAM|ram~3514_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~2065_q\);

\FD|RAM|ram~2546\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2546_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2545_combout\ & ((\FD|RAM|ram~2065_q\))) # (!\FD|RAM|ram~2545_combout\ & (\FD|RAM|ram~1937_q\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~2545_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1937_q\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~2545_combout\,
	datad => \FD|RAM|ram~2065_q\,
	combout => \FD|RAM|ram~2546_combout\);

\FD|RAM|ram~2547\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2547_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~2544_combout\ & ((\FD|RAM|ram~2546_combout\))) # (!\FD|RAM|ram~2544_combout\ & (\FD|RAM|ram~2539_combout\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~2544_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2539_combout\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~2544_combout\,
	datad => \FD|RAM|ram~2546_combout\,
	combout => \FD|RAM|ram~2547_combout\);

\FD|RAM|ram~2548\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2548_combout\ = (\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~2537_combout\ & ((\FD|RAM|ram~2547_combout\))) # (!\FD|RAM|ram~2537_combout\ & (\FD|RAM|ram~2516_combout\)))) # (!\FD|ULA|Add2~24_combout\ & (((\FD|RAM|ram~2537_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2516_combout\,
	datab => \FD|ULA|Add2~24_combout\,
	datac => \FD|RAM|ram~2537_combout\,
	datad => \FD|RAM|ram~2547_combout\,
	combout => \FD|RAM|ram~2548_combout\);

\FD|BR|bancoReg~47\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[9]~15_combout\,
	ena => \FD|BR|bancoReg~1176_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~47_q\);

\FD|BR|bancoReg~1104\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1104_combout\ = (\FD|BR|bancoReg~47_q\ & (!\FD|ROM|memROM~3_combout\ & ((\FD|PC|data_s\(7)) # (!\FD|ROM|memROM~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~47_q\,
	datab => \FD|ROM|memROM~3_combout\,
	datac => \FD|PC|data_s\(7),
	datad => \FD|ROM|memROM~4_combout\,
	combout => \FD|BR|bancoReg~1104_combout\);

\FD|BR|saidaB[9]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|saidaB[9]~25_combout\ = (!\FD|BR|Equal1~2_combout\ & ((\FD|ROM|memROM~0_combout\ & (\FD|BR|bancoReg~1103_combout\)) # (!\FD|ROM|memROM~0_combout\ & ((\FD|BR|bancoReg~1104_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1103_combout\,
	datab => \FD|BR|bancoReg~1104_combout\,
	datac => \FD|ROM|memROM~0_combout\,
	datad => \FD|BR|Equal1~2_combout\,
	combout => \FD|BR|saidaB[9]~25_combout\);

\FD|RAM|ram~720\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[9]~25_combout\,
	ena => \FD|RAM|ram~3465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~720_q\);

\FD|RAM|ram~848\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[9]~25_combout\,
	ena => \FD|RAM|ram~3466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~848_q\);

\FD|RAM|ram~592\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[9]~25_combout\,
	ena => \FD|RAM|ram~3467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~592_q\);

\FD|RAM|ram~2465\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2465_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~848_q\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~592_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~848_q\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~592_q\,
	combout => \FD|RAM|ram~2465_combout\);

\FD|RAM|ram~976\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[9]~25_combout\,
	ena => \FD|RAM|ram~3468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~976_q\);

\FD|RAM|ram~2466\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2466_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2465_combout\ & ((\FD|RAM|ram~976_q\))) # (!\FD|RAM|ram~2465_combout\ & (\FD|RAM|ram~720_q\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~2465_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~720_q\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~2465_combout\,
	datad => \FD|RAM|ram~976_q\,
	combout => \FD|RAM|ram~2466_combout\);

\FD|RAM|ram~880\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[9]~25_combout\,
	ena => \FD|RAM|ram~3469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~880_q\);

\FD|RAM|ram~752\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[9]~25_combout\,
	ena => \FD|RAM|ram~3470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~752_q\);

\FD|RAM|ram~624\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[9]~25_combout\,
	ena => \FD|RAM|ram~3471_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~624_q\);

\FD|RAM|ram~2467\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2467_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~752_q\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~624_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~752_q\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~624_q\,
	combout => \FD|RAM|ram~2467_combout\);

\FD|RAM|ram~1008\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[9]~25_combout\,
	ena => \FD|RAM|ram~3472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1008_q\);

\FD|RAM|ram~2468\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2468_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2467_combout\ & ((\FD|RAM|ram~1008_q\))) # (!\FD|RAM|ram~2467_combout\ & (\FD|RAM|ram~880_q\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~2467_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~880_q\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~2467_combout\,
	datad => \FD|RAM|ram~1008_q\,
	combout => \FD|RAM|ram~2468_combout\);

\FD|RAM|ram~816\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[9]~25_combout\,
	ena => \FD|RAM|ram~3473_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~816_q\);

\FD|RAM|ram~688\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[9]~25_combout\,
	ena => \FD|RAM|ram~3474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~688_q\);

\FD|RAM|ram~560\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[9]~25_combout\,
	ena => \FD|RAM|ram~3475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~560_q\);

\FD|RAM|ram~2469\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2469_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~688_q\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~560_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~688_q\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~560_q\,
	combout => \FD|RAM|ram~2469_combout\);

\FD|RAM|ram~944\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[9]~25_combout\,
	ena => \FD|RAM|ram~3476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~944_q\);

\FD|RAM|ram~2470\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2470_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2469_combout\ & ((\FD|RAM|ram~944_q\))) # (!\FD|RAM|ram~2469_combout\ & (\FD|RAM|ram~816_q\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~2469_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~816_q\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~2469_combout\,
	datad => \FD|RAM|ram~944_q\,
	combout => \FD|RAM|ram~2470_combout\);

\FD|RAM|ram~2471\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2471_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~2468_combout\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~2470_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~2468_combout\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~2470_combout\,
	combout => \FD|RAM|ram~2471_combout\);

\FD|RAM|ram~784\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[9]~25_combout\,
	ena => \FD|RAM|ram~3477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~784_q\);

\FD|RAM|ram~912\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[9]~25_combout\,
	ena => \FD|RAM|ram~3478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~912_q\);

\FD|RAM|ram~656\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[9]~25_combout\,
	ena => \FD|RAM|ram~3479_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~656_q\);

\FD|RAM|ram~2472\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2472_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~912_q\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~656_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~912_q\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~656_q\,
	combout => \FD|RAM|ram~2472_combout\);

\FD|RAM|ram~1040\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[9]~25_combout\,
	ena => \FD|RAM|ram~3480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1040_q\);

\FD|RAM|ram~2473\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2473_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2472_combout\ & ((\FD|RAM|ram~1040_q\))) # (!\FD|RAM|ram~2472_combout\ & (\FD|RAM|ram~784_q\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~2472_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~784_q\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~2472_combout\,
	datad => \FD|RAM|ram~1040_q\,
	combout => \FD|RAM|ram~2473_combout\);

\FD|RAM|ram~2474\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2474_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~2471_combout\ & ((\FD|RAM|ram~2473_combout\))) # (!\FD|RAM|ram~2471_combout\ & (\FD|RAM|ram~2466_combout\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~2471_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2466_combout\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~2471_combout\,
	datad => \FD|RAM|ram~2473_combout\,
	combout => \FD|RAM|ram~2474_combout\);

\FD|RAM|ram~1392\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[9]~25_combout\,
	ena => \FD|RAM|ram~3433_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1392_q\);

\FD|RAM|ram~1360\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[9]~25_combout\,
	ena => \FD|RAM|ram~3435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1360_q\);

\FD|RAM|ram~1328\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[9]~25_combout\,
	ena => \FD|RAM|ram~3437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1328_q\);

\FD|RAM|ram~2475\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2475_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~1360_q\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~1328_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~1360_q\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~1328_q\,
	combout => \FD|RAM|ram~2475_combout\);

\FD|RAM|ram~1424\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[9]~25_combout\,
	ena => \FD|RAM|ram~3439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1424_q\);

\FD|RAM|ram~2476\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2476_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~2475_combout\ & ((\FD|RAM|ram~1424_q\))) # (!\FD|RAM|ram~2475_combout\ & (\FD|RAM|ram~1392_q\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~2475_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1392_q\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~2475_combout\,
	datad => \FD|RAM|ram~1424_q\,
	combout => \FD|RAM|ram~2476_combout\);

\FD|RAM|ram~1232\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[9]~25_combout\,
	ena => \FD|RAM|ram~3441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1232_q\);

\FD|RAM|ram~1264\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[9]~25_combout\,
	ena => \FD|RAM|ram~3443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1264_q\);

\FD|RAM|ram~1200\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[9]~25_combout\,
	ena => \FD|RAM|ram~3445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1200_q\);

\FD|RAM|ram~2477\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2477_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~1264_q\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~1200_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~1264_q\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~1200_q\,
	combout => \FD|RAM|ram~2477_combout\);

\FD|RAM|ram~1296\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[9]~25_combout\,
	ena => \FD|RAM|ram~3447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1296_q\);

\FD|RAM|ram~2478\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2478_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~2477_combout\ & ((\FD|RAM|ram~1296_q\))) # (!\FD|RAM|ram~2477_combout\ & (\FD|RAM|ram~1232_q\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~2477_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1232_q\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~2477_combout\,
	datad => \FD|RAM|ram~1296_q\,
	combout => \FD|RAM|ram~2478_combout\);

\FD|RAM|ram~1136\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[9]~25_combout\,
	ena => \FD|RAM|ram~3449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1136_q\);

\FD|RAM|ram~1104\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[9]~25_combout\,
	ena => \FD|RAM|ram~3451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1104_q\);

\FD|RAM|ram~1072\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[9]~25_combout\,
	ena => \FD|RAM|ram~3453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1072_q\);

\FD|RAM|ram~2479\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2479_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~1104_q\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~1072_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~1104_q\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~1072_q\,
	combout => \FD|RAM|ram~2479_combout\);

\FD|RAM|ram~1168\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[9]~25_combout\,
	ena => \FD|RAM|ram~3455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1168_q\);

\FD|RAM|ram~2480\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2480_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~2479_combout\ & ((\FD|RAM|ram~1168_q\))) # (!\FD|RAM|ram~2479_combout\ & (\FD|RAM|ram~1136_q\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~2479_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1136_q\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~2479_combout\,
	datad => \FD|RAM|ram~1168_q\,
	combout => \FD|RAM|ram~2480_combout\);

\FD|RAM|ram~2481\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2481_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~2478_combout\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2480_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~2478_combout\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~2480_combout\,
	combout => \FD|RAM|ram~2481_combout\);

\FD|RAM|ram~1488\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[9]~25_combout\,
	ena => \FD|RAM|ram~3457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1488_q\);

\FD|RAM|ram~1520\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[9]~25_combout\,
	ena => \FD|RAM|ram~3459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1520_q\);

\FD|RAM|ram~1456\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[9]~25_combout\,
	ena => \FD|RAM|ram~3461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1456_q\);

\FD|RAM|ram~2482\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2482_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~1520_q\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~1456_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~1520_q\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~1456_q\,
	combout => \FD|RAM|ram~2482_combout\);

\FD|RAM|ram~1552\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[9]~25_combout\,
	ena => \FD|RAM|ram~3463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1552_q\);

\FD|RAM|ram~2483\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2483_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~2482_combout\ & ((\FD|RAM|ram~1552_q\))) # (!\FD|RAM|ram~2482_combout\ & (\FD|RAM|ram~1488_q\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~2482_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1488_q\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~2482_combout\,
	datad => \FD|RAM|ram~1552_q\,
	combout => \FD|RAM|ram~2483_combout\);

\FD|RAM|ram~2484\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2484_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2481_combout\ & ((\FD|RAM|ram~2483_combout\))) # (!\FD|RAM|ram~2481_combout\ & (\FD|RAM|ram~2476_combout\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~2481_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2476_combout\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~2481_combout\,
	datad => \FD|RAM|ram~2483_combout\,
	combout => \FD|RAM|ram~2484_combout\);

\FD|RAM|ram~240\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[9]~25_combout\,
	ena => \FD|RAM|ram~3482_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~240_q\);

\FD|RAM|ram~208\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[9]~25_combout\,
	ena => \FD|RAM|ram~3483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~208_q\);

\FD|RAM|ram~176\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[9]~25_combout\,
	ena => \FD|RAM|ram~3484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~176_q\);

\FD|RAM|ram~2485\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2485_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~208_q\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~176_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~208_q\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~176_q\,
	combout => \FD|RAM|ram~2485_combout\);

\FD|RAM|ram~272\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[9]~25_combout\,
	ena => \FD|RAM|ram~3485_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~272_q\);

\FD|RAM|ram~2486\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2486_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~2485_combout\ & ((\FD|RAM|ram~272_q\))) # (!\FD|RAM|ram~2485_combout\ & (\FD|RAM|ram~240_q\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~2485_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~240_q\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~2485_combout\,
	datad => \FD|RAM|ram~272_q\,
	combout => \FD|RAM|ram~2486_combout\);

\FD|RAM|ram~336\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[9]~25_combout\,
	ena => \FD|RAM|ram~3486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~336_q\);

\FD|RAM|ram~368\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[9]~25_combout\,
	ena => \FD|RAM|ram~3487_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~368_q\);

\FD|RAM|ram~304\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[9]~25_combout\,
	ena => \FD|RAM|ram~3488_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~304_q\);

\FD|RAM|ram~2487\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2487_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~368_q\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~304_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~368_q\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~304_q\,
	combout => \FD|RAM|ram~2487_combout\);

\FD|RAM|ram~400\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[9]~25_combout\,
	ena => \FD|RAM|ram~3489_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~400_q\);

\FD|RAM|ram~2488\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2488_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~2487_combout\ & ((\FD|RAM|ram~400_q\))) # (!\FD|RAM|ram~2487_combout\ & (\FD|RAM|ram~336_q\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~2487_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~336_q\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~2487_combout\,
	datad => \FD|RAM|ram~400_q\,
	combout => \FD|RAM|ram~2488_combout\);

\FD|RAM|ram~80\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[9]~25_combout\,
	ena => \FD|RAM|ram~3490_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~80_q\);

\FD|RAM|ram~112\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[9]~25_combout\,
	ena => \FD|RAM|ram~3491_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~112_q\);

\FD|RAM|ram~48\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[9]~25_combout\,
	ena => \FD|RAM|ram~3492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~48_q\);

\FD|RAM|ram~2489\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2489_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~112_q\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~48_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~112_q\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~48_q\,
	combout => \FD|RAM|ram~2489_combout\);

\FD|RAM|ram~144\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[9]~25_combout\,
	ena => \FD|RAM|ram~3493_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~144_q\);

\FD|RAM|ram~2490\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2490_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~2489_combout\ & ((\FD|RAM|ram~144_q\))) # (!\FD|RAM|ram~2489_combout\ & (\FD|RAM|ram~80_q\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~2489_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~80_q\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~2489_combout\,
	datad => \FD|RAM|ram~144_q\,
	combout => \FD|RAM|ram~2490_combout\);

\FD|RAM|ram~2491\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2491_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~2488_combout\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2490_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~2488_combout\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~2490_combout\,
	combout => \FD|RAM|ram~2491_combout\);

\FD|RAM|ram~496\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[9]~25_combout\,
	ena => \FD|RAM|ram~3494_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~496_q\);

\FD|RAM|ram~464\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[9]~25_combout\,
	ena => \FD|RAM|ram~3495_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~464_q\);

\FD|RAM|ram~432\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[9]~25_combout\,
	ena => \FD|RAM|ram~3496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~432_q\);

\FD|RAM|ram~2492\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2492_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~464_q\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~432_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~464_q\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~432_q\,
	combout => \FD|RAM|ram~2492_combout\);

\FD|RAM|ram~528\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[9]~25_combout\,
	ena => \FD|RAM|ram~3497_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~528_q\);

\FD|RAM|ram~2493\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2493_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~2492_combout\ & ((\FD|RAM|ram~528_q\))) # (!\FD|RAM|ram~2492_combout\ & (\FD|RAM|ram~496_q\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~2492_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~496_q\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~2492_combout\,
	datad => \FD|RAM|ram~528_q\,
	combout => \FD|RAM|ram~2493_combout\);

\FD|RAM|ram~2494\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2494_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2491_combout\ & ((\FD|RAM|ram~2493_combout\))) # (!\FD|RAM|ram~2491_combout\ & (\FD|RAM|ram~2486_combout\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~2491_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2486_combout\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~2491_combout\,
	datad => \FD|RAM|ram~2493_combout\,
	combout => \FD|RAM|ram~2494_combout\);

\FD|RAM|ram~2495\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2495_combout\ = (\FD|ULA|Add2~21_combout\ & (((\FD|ULA|Add2~24_combout\)))) # (!\FD|ULA|Add2~21_combout\ & ((\FD|ULA|Add2~24_combout\ & (\FD|RAM|ram~2484_combout\)) # (!\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~2494_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~21_combout\,
	datab => \FD|RAM|ram~2484_combout\,
	datac => \FD|ULA|Add2~24_combout\,
	datad => \FD|RAM|ram~2494_combout\,
	combout => \FD|RAM|ram~2495_combout\);

\FD|RAM|ram~1776\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[9]~25_combout\,
	ena => \FD|RAM|ram~3499_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1776_q\);

\FD|RAM|ram~1904\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[9]~25_combout\,
	ena => \FD|RAM|ram~3500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1904_q\);

\FD|RAM|ram~1648\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[9]~25_combout\,
	ena => \FD|RAM|ram~3501_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1648_q\);

\FD|RAM|ram~2496\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2496_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~1904_q\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~1648_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~1904_q\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~1648_q\,
	combout => \FD|RAM|ram~2496_combout\);

\FD|RAM|ram~2032\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[9]~25_combout\,
	ena => \FD|RAM|ram~3502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~2032_q\);

\FD|RAM|ram~2497\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2497_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2496_combout\ & ((\FD|RAM|ram~2032_q\))) # (!\FD|RAM|ram~2496_combout\ & (\FD|RAM|ram~1776_q\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~2496_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1776_q\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~2496_combout\,
	datad => \FD|RAM|ram~2032_q\,
	combout => \FD|RAM|ram~2497_combout\);

\FD|RAM|ram~1872\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[9]~25_combout\,
	ena => \FD|RAM|ram~3503_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1872_q\);

\FD|RAM|ram~1744\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[9]~25_combout\,
	ena => \FD|RAM|ram~3504_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1744_q\);

\FD|RAM|ram~1616\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[9]~25_combout\,
	ena => \FD|RAM|ram~3505_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1616_q\);

\FD|RAM|ram~2498\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2498_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~1744_q\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~1616_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~1744_q\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~1616_q\,
	combout => \FD|RAM|ram~2498_combout\);

\FD|RAM|ram~2000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[9]~25_combout\,
	ena => \FD|RAM|ram~3506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~2000_q\);

\FD|RAM|ram~2499\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2499_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2498_combout\ & ((\FD|RAM|ram~2000_q\))) # (!\FD|RAM|ram~2498_combout\ & (\FD|RAM|ram~1872_q\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~2498_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1872_q\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~2498_combout\,
	datad => \FD|RAM|ram~2000_q\,
	combout => \FD|RAM|ram~2499_combout\);

\FD|RAM|ram~1712\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[9]~25_combout\,
	ena => \FD|RAM|ram~3507_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1712_q\);

\FD|RAM|ram~1840\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[9]~25_combout\,
	ena => \FD|RAM|ram~3508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1840_q\);

\FD|RAM|ram~1584\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[9]~25_combout\,
	ena => \FD|RAM|ram~3509_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1584_q\);

\FD|RAM|ram~2500\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2500_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~1840_q\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~1584_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~1840_q\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~1584_q\,
	combout => \FD|RAM|ram~2500_combout\);

\FD|RAM|ram~1968\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[9]~25_combout\,
	ena => \FD|RAM|ram~3510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1968_q\);

\FD|RAM|ram~2501\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2501_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2500_combout\ & ((\FD|RAM|ram~1968_q\))) # (!\FD|RAM|ram~2500_combout\ & (\FD|RAM|ram~1712_q\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~2500_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1712_q\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~2500_combout\,
	datad => \FD|RAM|ram~1968_q\,
	combout => \FD|RAM|ram~2501_combout\);

\FD|RAM|ram~2502\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2502_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~2499_combout\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~2501_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~2499_combout\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~2501_combout\,
	combout => \FD|RAM|ram~2502_combout\);

\FD|RAM|ram~1936\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[9]~25_combout\,
	ena => \FD|RAM|ram~3511_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1936_q\);

\FD|RAM|ram~1808\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[9]~25_combout\,
	ena => \FD|RAM|ram~3512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1808_q\);

\FD|RAM|ram~1680\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[9]~25_combout\,
	ena => \FD|RAM|ram~3513_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1680_q\);

\FD|RAM|ram~2503\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2503_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~1808_q\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~1680_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~1808_q\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~1680_q\,
	combout => \FD|RAM|ram~2503_combout\);

\FD|RAM|ram~2064\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[9]~25_combout\,
	ena => \FD|RAM|ram~3514_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~2064_q\);

\FD|RAM|ram~2504\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2504_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2503_combout\ & ((\FD|RAM|ram~2064_q\))) # (!\FD|RAM|ram~2503_combout\ & (\FD|RAM|ram~1936_q\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~2503_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1936_q\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~2503_combout\,
	datad => \FD|RAM|ram~2064_q\,
	combout => \FD|RAM|ram~2504_combout\);

\FD|RAM|ram~2505\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2505_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~2502_combout\ & ((\FD|RAM|ram~2504_combout\))) # (!\FD|RAM|ram~2502_combout\ & (\FD|RAM|ram~2497_combout\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~2502_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2497_combout\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~2502_combout\,
	datad => \FD|RAM|ram~2504_combout\,
	combout => \FD|RAM|ram~2505_combout\);

\FD|RAM|ram~2506\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2506_combout\ = (\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~2495_combout\ & ((\FD|RAM|ram~2505_combout\))) # (!\FD|RAM|ram~2495_combout\ & (\FD|RAM|ram~2474_combout\)))) # (!\FD|ULA|Add2~21_combout\ & (((\FD|RAM|ram~2495_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2474_combout\,
	datab => \FD|ULA|Add2~21_combout\,
	datac => \FD|RAM|ram~2495_combout\,
	datad => \FD|RAM|ram~2505_combout\,
	combout => \FD|RAM|ram~2506_combout\);

\FD|BR|bancoReg~46\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[8]~14_combout\,
	ena => \FD|BR|bancoReg~1176_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~46_q\);

\FD|BR|bancoReg~1101\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1101_combout\ = (\FD|BR|bancoReg~46_q\ & (!\FD|ROM|memROM~3_combout\ & ((\FD|PC|data_s\(7)) # (!\FD|ROM|memROM~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~46_q\,
	datab => \FD|ROM|memROM~3_combout\,
	datac => \FD|PC|data_s\(7),
	datad => \FD|ROM|memROM~4_combout\,
	combout => \FD|BR|bancoReg~1101_combout\);

\FD|BR|saidaB[8]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|saidaB[8]~24_combout\ = (!\FD|BR|Equal1~2_combout\ & ((\FD|ROM|memROM~0_combout\ & (\FD|BR|bancoReg~1100_combout\)) # (!\FD|ROM|memROM~0_combout\ & ((\FD|BR|bancoReg~1101_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1100_combout\,
	datab => \FD|BR|bancoReg~1101_combout\,
	datac => \FD|ROM|memROM~0_combout\,
	datad => \FD|BR|Equal1~2_combout\,
	combout => \FD|BR|saidaB[8]~24_combout\);

\FD|RAM|ram~1391\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[8]~24_combout\,
	ena => \FD|RAM|ram~3433_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1391_q\);

\FD|RAM|ram~1359\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[8]~24_combout\,
	ena => \FD|RAM|ram~3435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1359_q\);

\FD|RAM|ram~1327\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[8]~24_combout\,
	ena => \FD|RAM|ram~3437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1327_q\);

\FD|RAM|ram~2423\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2423_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~1359_q\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~1327_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~1359_q\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~1327_q\,
	combout => \FD|RAM|ram~2423_combout\);

\FD|RAM|ram~1423\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[8]~24_combout\,
	ena => \FD|RAM|ram~3439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1423_q\);

\FD|RAM|ram~2424\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2424_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~2423_combout\ & ((\FD|RAM|ram~1423_q\))) # (!\FD|RAM|ram~2423_combout\ & (\FD|RAM|ram~1391_q\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~2423_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1391_q\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~2423_combout\,
	datad => \FD|RAM|ram~1423_q\,
	combout => \FD|RAM|ram~2424_combout\);

\FD|RAM|ram~1231\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[8]~24_combout\,
	ena => \FD|RAM|ram~3441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1231_q\);

\FD|RAM|ram~1263\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[8]~24_combout\,
	ena => \FD|RAM|ram~3443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1263_q\);

\FD|RAM|ram~1199\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[8]~24_combout\,
	ena => \FD|RAM|ram~3445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1199_q\);

\FD|RAM|ram~2425\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2425_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~1263_q\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~1199_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~1263_q\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~1199_q\,
	combout => \FD|RAM|ram~2425_combout\);

\FD|RAM|ram~1295\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[8]~24_combout\,
	ena => \FD|RAM|ram~3447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1295_q\);

\FD|RAM|ram~2426\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2426_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~2425_combout\ & ((\FD|RAM|ram~1295_q\))) # (!\FD|RAM|ram~2425_combout\ & (\FD|RAM|ram~1231_q\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~2425_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1231_q\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~2425_combout\,
	datad => \FD|RAM|ram~1295_q\,
	combout => \FD|RAM|ram~2426_combout\);

\FD|RAM|ram~1135\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[8]~24_combout\,
	ena => \FD|RAM|ram~3449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1135_q\);

\FD|RAM|ram~1103\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[8]~24_combout\,
	ena => \FD|RAM|ram~3451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1103_q\);

\FD|RAM|ram~1071\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[8]~24_combout\,
	ena => \FD|RAM|ram~3453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1071_q\);

\FD|RAM|ram~2427\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2427_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~1103_q\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~1071_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~1103_q\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~1071_q\,
	combout => \FD|RAM|ram~2427_combout\);

\FD|RAM|ram~1167\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[8]~24_combout\,
	ena => \FD|RAM|ram~3455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1167_q\);

\FD|RAM|ram~2428\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2428_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~2427_combout\ & ((\FD|RAM|ram~1167_q\))) # (!\FD|RAM|ram~2427_combout\ & (\FD|RAM|ram~1135_q\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~2427_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1135_q\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~2427_combout\,
	datad => \FD|RAM|ram~1167_q\,
	combout => \FD|RAM|ram~2428_combout\);

\FD|RAM|ram~2429\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2429_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~2426_combout\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2428_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~2426_combout\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~2428_combout\,
	combout => \FD|RAM|ram~2429_combout\);

\FD|RAM|ram~1487\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[8]~24_combout\,
	ena => \FD|RAM|ram~3457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1487_q\);

\FD|RAM|ram~1519\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[8]~24_combout\,
	ena => \FD|RAM|ram~3459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1519_q\);

\FD|RAM|ram~1455\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[8]~24_combout\,
	ena => \FD|RAM|ram~3461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1455_q\);

\FD|RAM|ram~2430\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2430_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~1519_q\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~1455_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~1519_q\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~1455_q\,
	combout => \FD|RAM|ram~2430_combout\);

\FD|RAM|ram~1551\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[8]~24_combout\,
	ena => \FD|RAM|ram~3463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1551_q\);

\FD|RAM|ram~2431\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2431_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~2430_combout\ & ((\FD|RAM|ram~1551_q\))) # (!\FD|RAM|ram~2430_combout\ & (\FD|RAM|ram~1487_q\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~2430_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1487_q\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~2430_combout\,
	datad => \FD|RAM|ram~1551_q\,
	combout => \FD|RAM|ram~2431_combout\);

\FD|RAM|ram~2432\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2432_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2429_combout\ & ((\FD|RAM|ram~2431_combout\))) # (!\FD|RAM|ram~2429_combout\ & (\FD|RAM|ram~2424_combout\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~2429_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2424_combout\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~2429_combout\,
	datad => \FD|RAM|ram~2431_combout\,
	combout => \FD|RAM|ram~2432_combout\);

\FD|RAM|ram~719\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[8]~24_combout\,
	ena => \FD|RAM|ram~3465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~719_q\);

\FD|RAM|ram~847\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[8]~24_combout\,
	ena => \FD|RAM|ram~3466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~847_q\);

\FD|RAM|ram~591\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[8]~24_combout\,
	ena => \FD|RAM|ram~3467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~591_q\);

\FD|RAM|ram~2433\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2433_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~847_q\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~591_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~847_q\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~591_q\,
	combout => \FD|RAM|ram~2433_combout\);

\FD|RAM|ram~975\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[8]~24_combout\,
	ena => \FD|RAM|ram~3468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~975_q\);

\FD|RAM|ram~2434\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2434_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2433_combout\ & ((\FD|RAM|ram~975_q\))) # (!\FD|RAM|ram~2433_combout\ & (\FD|RAM|ram~719_q\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~2433_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~719_q\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~2433_combout\,
	datad => \FD|RAM|ram~975_q\,
	combout => \FD|RAM|ram~2434_combout\);

\FD|RAM|ram~879\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[8]~24_combout\,
	ena => \FD|RAM|ram~3469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~879_q\);

\FD|RAM|ram~751\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[8]~24_combout\,
	ena => \FD|RAM|ram~3470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~751_q\);

\FD|RAM|ram~623\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[8]~24_combout\,
	ena => \FD|RAM|ram~3471_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~623_q\);

\FD|RAM|ram~2435\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2435_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~751_q\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~623_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~751_q\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~623_q\,
	combout => \FD|RAM|ram~2435_combout\);

\FD|RAM|ram~1007\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[8]~24_combout\,
	ena => \FD|RAM|ram~3472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1007_q\);

\FD|RAM|ram~2436\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2436_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2435_combout\ & ((\FD|RAM|ram~1007_q\))) # (!\FD|RAM|ram~2435_combout\ & (\FD|RAM|ram~879_q\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~2435_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~879_q\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~2435_combout\,
	datad => \FD|RAM|ram~1007_q\,
	combout => \FD|RAM|ram~2436_combout\);

\FD|RAM|ram~815\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[8]~24_combout\,
	ena => \FD|RAM|ram~3473_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~815_q\);

\FD|RAM|ram~687\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[8]~24_combout\,
	ena => \FD|RAM|ram~3474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~687_q\);

\FD|RAM|ram~559\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[8]~24_combout\,
	ena => \FD|RAM|ram~3475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~559_q\);

\FD|RAM|ram~2437\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2437_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~687_q\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~559_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~687_q\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~559_q\,
	combout => \FD|RAM|ram~2437_combout\);

\FD|RAM|ram~943\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[8]~24_combout\,
	ena => \FD|RAM|ram~3476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~943_q\);

\FD|RAM|ram~2438\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2438_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2437_combout\ & ((\FD|RAM|ram~943_q\))) # (!\FD|RAM|ram~2437_combout\ & (\FD|RAM|ram~815_q\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~2437_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~815_q\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~2437_combout\,
	datad => \FD|RAM|ram~943_q\,
	combout => \FD|RAM|ram~2438_combout\);

\FD|RAM|ram~2439\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2439_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~2436_combout\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~2438_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~2436_combout\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~2438_combout\,
	combout => \FD|RAM|ram~2439_combout\);

\FD|RAM|ram~783\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[8]~24_combout\,
	ena => \FD|RAM|ram~3477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~783_q\);

\FD|RAM|ram~911\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[8]~24_combout\,
	ena => \FD|RAM|ram~3478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~911_q\);

\FD|RAM|ram~655\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[8]~24_combout\,
	ena => \FD|RAM|ram~3479_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~655_q\);

\FD|RAM|ram~2440\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2440_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~911_q\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~655_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~911_q\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~655_q\,
	combout => \FD|RAM|ram~2440_combout\);

\FD|RAM|ram~1039\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[8]~24_combout\,
	ena => \FD|RAM|ram~3480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1039_q\);

\FD|RAM|ram~2441\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2441_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2440_combout\ & ((\FD|RAM|ram~1039_q\))) # (!\FD|RAM|ram~2440_combout\ & (\FD|RAM|ram~783_q\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~2440_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~783_q\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~2440_combout\,
	datad => \FD|RAM|ram~1039_q\,
	combout => \FD|RAM|ram~2441_combout\);

\FD|RAM|ram~2442\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2442_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~2439_combout\ & ((\FD|RAM|ram~2441_combout\))) # (!\FD|RAM|ram~2439_combout\ & (\FD|RAM|ram~2434_combout\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~2439_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2434_combout\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~2439_combout\,
	datad => \FD|RAM|ram~2441_combout\,
	combout => \FD|RAM|ram~2442_combout\);

\FD|RAM|ram~239\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[8]~24_combout\,
	ena => \FD|RAM|ram~3482_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~239_q\);

\FD|RAM|ram~207\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[8]~24_combout\,
	ena => \FD|RAM|ram~3483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~207_q\);

\FD|RAM|ram~175\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[8]~24_combout\,
	ena => \FD|RAM|ram~3484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~175_q\);

\FD|RAM|ram~2443\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2443_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~207_q\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~175_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~207_q\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~175_q\,
	combout => \FD|RAM|ram~2443_combout\);

\FD|RAM|ram~271\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[8]~24_combout\,
	ena => \FD|RAM|ram~3485_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~271_q\);

\FD|RAM|ram~2444\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2444_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~2443_combout\ & ((\FD|RAM|ram~271_q\))) # (!\FD|RAM|ram~2443_combout\ & (\FD|RAM|ram~239_q\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~2443_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~239_q\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~2443_combout\,
	datad => \FD|RAM|ram~271_q\,
	combout => \FD|RAM|ram~2444_combout\);

\FD|RAM|ram~335\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[8]~24_combout\,
	ena => \FD|RAM|ram~3486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~335_q\);

\FD|RAM|ram~367\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[8]~24_combout\,
	ena => \FD|RAM|ram~3487_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~367_q\);

\FD|RAM|ram~303\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[8]~24_combout\,
	ena => \FD|RAM|ram~3488_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~303_q\);

\FD|RAM|ram~2445\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2445_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~367_q\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~303_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~367_q\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~303_q\,
	combout => \FD|RAM|ram~2445_combout\);

\FD|RAM|ram~399\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[8]~24_combout\,
	ena => \FD|RAM|ram~3489_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~399_q\);

\FD|RAM|ram~2446\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2446_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~2445_combout\ & ((\FD|RAM|ram~399_q\))) # (!\FD|RAM|ram~2445_combout\ & (\FD|RAM|ram~335_q\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~2445_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~335_q\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~2445_combout\,
	datad => \FD|RAM|ram~399_q\,
	combout => \FD|RAM|ram~2446_combout\);

\FD|RAM|ram~79\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[8]~24_combout\,
	ena => \FD|RAM|ram~3490_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~79_q\);

\FD|RAM|ram~111\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[8]~24_combout\,
	ena => \FD|RAM|ram~3491_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~111_q\);

\FD|RAM|ram~47\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[8]~24_combout\,
	ena => \FD|RAM|ram~3492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~47_q\);

\FD|RAM|ram~2447\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2447_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~111_q\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~47_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~111_q\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~47_q\,
	combout => \FD|RAM|ram~2447_combout\);

\FD|RAM|ram~143\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[8]~24_combout\,
	ena => \FD|RAM|ram~3493_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~143_q\);

\FD|RAM|ram~2448\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2448_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~2447_combout\ & ((\FD|RAM|ram~143_q\))) # (!\FD|RAM|ram~2447_combout\ & (\FD|RAM|ram~79_q\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~2447_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~79_q\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~2447_combout\,
	datad => \FD|RAM|ram~143_q\,
	combout => \FD|RAM|ram~2448_combout\);

\FD|RAM|ram~2449\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2449_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~2446_combout\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2448_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~2446_combout\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~2448_combout\,
	combout => \FD|RAM|ram~2449_combout\);

\FD|RAM|ram~495\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[8]~24_combout\,
	ena => \FD|RAM|ram~3494_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~495_q\);

\FD|RAM|ram~463\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[8]~24_combout\,
	ena => \FD|RAM|ram~3495_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~463_q\);

\FD|RAM|ram~431\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[8]~24_combout\,
	ena => \FD|RAM|ram~3496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~431_q\);

\FD|RAM|ram~2450\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2450_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~463_q\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~431_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~463_q\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~431_q\,
	combout => \FD|RAM|ram~2450_combout\);

\FD|RAM|ram~527\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[8]~24_combout\,
	ena => \FD|RAM|ram~3497_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~527_q\);

\FD|RAM|ram~2451\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2451_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~2450_combout\ & ((\FD|RAM|ram~527_q\))) # (!\FD|RAM|ram~2450_combout\ & (\FD|RAM|ram~495_q\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~2450_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~495_q\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~2450_combout\,
	datad => \FD|RAM|ram~527_q\,
	combout => \FD|RAM|ram~2451_combout\);

\FD|RAM|ram~2452\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2452_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2449_combout\ & ((\FD|RAM|ram~2451_combout\))) # (!\FD|RAM|ram~2449_combout\ & (\FD|RAM|ram~2444_combout\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~2449_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2444_combout\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~2449_combout\,
	datad => \FD|RAM|ram~2451_combout\,
	combout => \FD|RAM|ram~2452_combout\);

\FD|RAM|ram~2453\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2453_combout\ = (\FD|ULA|Add2~24_combout\ & (((\FD|ULA|Add2~21_combout\)))) # (!\FD|ULA|Add2~24_combout\ & ((\FD|ULA|Add2~21_combout\ & (\FD|RAM|ram~2442_combout\)) # (!\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~2452_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~24_combout\,
	datab => \FD|RAM|ram~2442_combout\,
	datac => \FD|ULA|Add2~21_combout\,
	datad => \FD|RAM|ram~2452_combout\,
	combout => \FD|RAM|ram~2453_combout\);

\FD|RAM|ram~1775\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[8]~24_combout\,
	ena => \FD|RAM|ram~3499_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1775_q\);

\FD|RAM|ram~1903\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[8]~24_combout\,
	ena => \FD|RAM|ram~3500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1903_q\);

\FD|RAM|ram~1647\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[8]~24_combout\,
	ena => \FD|RAM|ram~3501_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1647_q\);

\FD|RAM|ram~2454\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2454_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~1903_q\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~1647_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~1903_q\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~1647_q\,
	combout => \FD|RAM|ram~2454_combout\);

\FD|RAM|ram~2031\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[8]~24_combout\,
	ena => \FD|RAM|ram~3502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~2031_q\);

\FD|RAM|ram~2455\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2455_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2454_combout\ & ((\FD|RAM|ram~2031_q\))) # (!\FD|RAM|ram~2454_combout\ & (\FD|RAM|ram~1775_q\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~2454_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1775_q\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~2454_combout\,
	datad => \FD|RAM|ram~2031_q\,
	combout => \FD|RAM|ram~2455_combout\);

\FD|RAM|ram~1871\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[8]~24_combout\,
	ena => \FD|RAM|ram~3503_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1871_q\);

\FD|RAM|ram~1743\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[8]~24_combout\,
	ena => \FD|RAM|ram~3504_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1743_q\);

\FD|RAM|ram~1615\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[8]~24_combout\,
	ena => \FD|RAM|ram~3505_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1615_q\);

\FD|RAM|ram~2456\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2456_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~1743_q\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~1615_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~1743_q\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~1615_q\,
	combout => \FD|RAM|ram~2456_combout\);

\FD|RAM|ram~1999\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[8]~24_combout\,
	ena => \FD|RAM|ram~3506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1999_q\);

\FD|RAM|ram~2457\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2457_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2456_combout\ & ((\FD|RAM|ram~1999_q\))) # (!\FD|RAM|ram~2456_combout\ & (\FD|RAM|ram~1871_q\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~2456_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1871_q\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~2456_combout\,
	datad => \FD|RAM|ram~1999_q\,
	combout => \FD|RAM|ram~2457_combout\);

\FD|RAM|ram~1711\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[8]~24_combout\,
	ena => \FD|RAM|ram~3507_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1711_q\);

\FD|RAM|ram~1839\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[8]~24_combout\,
	ena => \FD|RAM|ram~3508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1839_q\);

\FD|RAM|ram~1583\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[8]~24_combout\,
	ena => \FD|RAM|ram~3509_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1583_q\);

\FD|RAM|ram~2458\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2458_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~1839_q\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~1583_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~1839_q\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~1583_q\,
	combout => \FD|RAM|ram~2458_combout\);

\FD|RAM|ram~1967\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[8]~24_combout\,
	ena => \FD|RAM|ram~3510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1967_q\);

\FD|RAM|ram~2459\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2459_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~2458_combout\ & ((\FD|RAM|ram~1967_q\))) # (!\FD|RAM|ram~2458_combout\ & (\FD|RAM|ram~1711_q\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~2458_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1711_q\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~2458_combout\,
	datad => \FD|RAM|ram~1967_q\,
	combout => \FD|RAM|ram~2459_combout\);

\FD|RAM|ram~2460\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2460_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~2457_combout\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~2459_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~2457_combout\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~2459_combout\,
	combout => \FD|RAM|ram~2460_combout\);

\FD|RAM|ram~1935\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[8]~24_combout\,
	ena => \FD|RAM|ram~3511_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1935_q\);

\FD|RAM|ram~1807\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[8]~24_combout\,
	ena => \FD|RAM|ram~3512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1807_q\);

\FD|RAM|ram~1679\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[8]~24_combout\,
	ena => \FD|RAM|ram~3513_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1679_q\);

\FD|RAM|ram~2461\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2461_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~1807_q\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~1679_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~1807_q\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~1679_q\,
	combout => \FD|RAM|ram~2461_combout\);

\FD|RAM|ram~2063\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[8]~24_combout\,
	ena => \FD|RAM|ram~3514_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~2063_q\);

\FD|RAM|ram~2462\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2462_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~2461_combout\ & ((\FD|RAM|ram~2063_q\))) # (!\FD|RAM|ram~2461_combout\ & (\FD|RAM|ram~1935_q\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~2461_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1935_q\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~2461_combout\,
	datad => \FD|RAM|ram~2063_q\,
	combout => \FD|RAM|ram~2462_combout\);

\FD|RAM|ram~2463\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2463_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~2460_combout\ & ((\FD|RAM|ram~2462_combout\))) # (!\FD|RAM|ram~2460_combout\ & (\FD|RAM|ram~2455_combout\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~2460_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2455_combout\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~2460_combout\,
	datad => \FD|RAM|ram~2462_combout\,
	combout => \FD|RAM|ram~2463_combout\);

\FD|RAM|ram~2464\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~2464_combout\ = (\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~2453_combout\ & ((\FD|RAM|ram~2463_combout\))) # (!\FD|RAM|ram~2453_combout\ & (\FD|RAM|ram~2432_combout\)))) # (!\FD|ULA|Add2~24_combout\ & (((\FD|RAM|ram~2453_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2432_combout\,
	datab => \FD|ULA|Add2~24_combout\,
	datac => \FD|RAM|ram~2453_combout\,
	datad => \FD|RAM|ram~2463_combout\,
	combout => \FD|RAM|ram~2464_combout\);

\FD|ULA|Add2~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Add2~25_combout\ = (\FD|ULA|Add2~23\ & ((\FD|mux_Banco_Ula|saida[8]~15_combout\ $ (\FD|UCULA|ALUctr[2]~3_combout\)))) # (!\FD|ULA|Add2~23\ & (\FD|mux_Banco_Ula|saida[8]~15_combout\ $ (\FD|UCULA|ALUctr[2]~3_combout\ $ (VCC))))
-- \FD|ULA|Add2~26\ = CARRY((!\FD|ULA|Add2~23\ & (\FD|mux_Banco_Ula|saida[8]~15_combout\ $ (\FD|UCULA|ALUctr[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Banco_Ula|saida[8]~15_combout\,
	datab => \FD|UCULA|ALUctr[2]~3_combout\,
	datad => VCC,
	cin => \FD|ULA|Add2~23\,
	combout => \FD|ULA|Add2~25_combout\,
	cout => \FD|ULA|Add2~26\);

\FD|mux_Ula_Memoria|saida[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_Ula_Memoria|saida[8]~14_combout\ = (\UC|Equal3~12_combout\ & (\FD|RAM|ram~2464_combout\)) # (!\UC|Equal3~12_combout\ & (((\FD|UCULA|ALUctr[1]~4_combout\ & \FD|ULA|Add2~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2464_combout\,
	datab => \FD|UCULA|ALUctr[1]~4_combout\,
	datac => \FD|ULA|Add2~25_combout\,
	datad => \UC|Equal3~12_combout\,
	combout => \FD|mux_Ula_Memoria|saida[8]~14_combout\);

\FD|BR|bancoReg~302\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[8]~14_combout\,
	ena => \FD|BR|bancoReg~1172_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~302_q\);

\FD|BR|bancoReg~398\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[8]~14_combout\,
	ena => \FD|BR|bancoReg~1173_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~398_q\);

\FD|BR|bancoReg~334\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[8]~14_combout\,
	ena => \FD|BR|bancoReg~1174_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~334_q\);

\FD|BR|bancoReg~1099\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1099_combout\ = (\FD|ROM|memROM~3_combout\ & ((\FD|ROM|memROM~5_combout\ & (\FD|BR|bancoReg~398_q\)) # (!\FD|ROM|memROM~5_combout\ & ((\FD|BR|bancoReg~334_q\))))) # (!\FD|ROM|memROM~3_combout\ & (((\FD|ROM|memROM~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~3_combout\,
	datab => \FD|BR|bancoReg~398_q\,
	datac => \FD|ROM|memROM~5_combout\,
	datad => \FD|BR|bancoReg~334_q\,
	combout => \FD|BR|bancoReg~1099_combout\);

\FD|BR|bancoReg~366\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[8]~14_combout\,
	ena => \FD|BR|bancoReg~1175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~366_q\);

\FD|BR|bancoReg~1100\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1100_combout\ = (\FD|ROM|memROM~3_combout\ & (((\FD|BR|bancoReg~1099_combout\)))) # (!\FD|ROM|memROM~3_combout\ & ((\FD|BR|bancoReg~1099_combout\ & ((\FD|BR|bancoReg~366_q\))) # (!\FD|BR|bancoReg~1099_combout\ & (\FD|BR|bancoReg~302_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~302_q\,
	datab => \FD|ROM|memROM~3_combout\,
	datac => \FD|BR|bancoReg~1099_combout\,
	datad => \FD|BR|bancoReg~366_q\,
	combout => \FD|BR|bancoReg~1100_combout\);

\FD|mux_Banco_Ula|saida[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_Banco_Ula|saida[8]~14_combout\ = (!\UC|pontosDeControle[8]~12_combout\ & ((\FD|BR|bancoReg~1101_combout\) # (\FD|ROM|memROM~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|pontosDeControle[8]~12_combout\,
	datab => \FD|BR|bancoReg~1101_combout\,
	datac => \FD|ROM|memROM~0_combout\,
	combout => \FD|mux_Banco_Ula|saida[8]~14_combout\);

\FD|mux_Banco_Ula|saida[8]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_Banco_Ula|saida[8]~15_combout\ = (!\FD|BR|Equal1~2_combout\ & (\FD|mux_Banco_Ula|saida[8]~14_combout\ & ((\FD|BR|bancoReg~1100_combout\) # (!\FD|ROM|memROM~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1100_combout\,
	datab => \FD|ROM|memROM~0_combout\,
	datac => \FD|BR|Equal1~2_combout\,
	datad => \FD|mux_Banco_Ula|saida[8]~14_combout\,
	combout => \FD|mux_Banco_Ula|saida[8]~15_combout\);

\FD|ULA|Add2~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Add2~28_combout\ = (\FD|ULA|Add2~26\ & (\FD|mux_Banco_Ula|saida[9]~17_combout\ $ ((!\FD|UCULA|ALUctr[2]~3_combout\)))) # (!\FD|ULA|Add2~26\ & ((\FD|mux_Banco_Ula|saida[9]~17_combout\ $ (\FD|UCULA|ALUctr[2]~3_combout\)) # (GND)))
-- \FD|ULA|Add2~29\ = CARRY((\FD|mux_Banco_Ula|saida[9]~17_combout\ $ (!\FD|UCULA|ALUctr[2]~3_combout\)) # (!\FD|ULA|Add2~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Banco_Ula|saida[9]~17_combout\,
	datab => \FD|UCULA|ALUctr[2]~3_combout\,
	datad => VCC,
	cin => \FD|ULA|Add2~26\,
	combout => \FD|ULA|Add2~28_combout\,
	cout => \FD|ULA|Add2~29\);

\FD|mux_Ula_Memoria|saida[9]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_Ula_Memoria|saida[9]~15_combout\ = (\UC|Equal3~12_combout\ & (\FD|RAM|ram~2506_combout\)) # (!\UC|Equal3~12_combout\ & (((\FD|UCULA|ALUctr[1]~4_combout\ & \FD|ULA|Add2~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2506_combout\,
	datab => \FD|UCULA|ALUctr[1]~4_combout\,
	datac => \FD|ULA|Add2~28_combout\,
	datad => \UC|Equal3~12_combout\,
	combout => \FD|mux_Ula_Memoria|saida[9]~15_combout\);

\FD|BR|bancoReg~303\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[9]~15_combout\,
	ena => \FD|BR|bancoReg~1172_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~303_q\);

\FD|BR|bancoReg~399\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[9]~15_combout\,
	ena => \FD|BR|bancoReg~1173_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~399_q\);

\FD|BR|bancoReg~335\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[9]~15_combout\,
	ena => \FD|BR|bancoReg~1174_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~335_q\);

\FD|BR|bancoReg~1102\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1102_combout\ = (\FD|ROM|memROM~3_combout\ & ((\FD|ROM|memROM~5_combout\ & (\FD|BR|bancoReg~399_q\)) # (!\FD|ROM|memROM~5_combout\ & ((\FD|BR|bancoReg~335_q\))))) # (!\FD|ROM|memROM~3_combout\ & (((\FD|ROM|memROM~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~3_combout\,
	datab => \FD|BR|bancoReg~399_q\,
	datac => \FD|ROM|memROM~5_combout\,
	datad => \FD|BR|bancoReg~335_q\,
	combout => \FD|BR|bancoReg~1102_combout\);

\FD|BR|bancoReg~367\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[9]~15_combout\,
	ena => \FD|BR|bancoReg~1175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~367_q\);

\FD|BR|bancoReg~1103\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1103_combout\ = (\FD|ROM|memROM~3_combout\ & (((\FD|BR|bancoReg~1102_combout\)))) # (!\FD|ROM|memROM~3_combout\ & ((\FD|BR|bancoReg~1102_combout\ & ((\FD|BR|bancoReg~367_q\))) # (!\FD|BR|bancoReg~1102_combout\ & (\FD|BR|bancoReg~303_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~303_q\,
	datab => \FD|ROM|memROM~3_combout\,
	datac => \FD|BR|bancoReg~1102_combout\,
	datad => \FD|BR|bancoReg~367_q\,
	combout => \FD|BR|bancoReg~1103_combout\);

\FD|mux_Banco_Ula|saida[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_Banco_Ula|saida[9]~16_combout\ = (!\UC|pontosDeControle[8]~12_combout\ & ((\FD|BR|bancoReg~1104_combout\) # (\FD|ROM|memROM~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|pontosDeControle[8]~12_combout\,
	datab => \FD|BR|bancoReg~1104_combout\,
	datac => \FD|ROM|memROM~0_combout\,
	combout => \FD|mux_Banco_Ula|saida[9]~16_combout\);

\FD|mux_Banco_Ula|saida[9]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_Banco_Ula|saida[9]~17_combout\ = (!\FD|BR|Equal1~2_combout\ & (\FD|mux_Banco_Ula|saida[9]~16_combout\ & ((\FD|BR|bancoReg~1103_combout\) # (!\FD|ROM|memROM~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1103_combout\,
	datab => \FD|ROM|memROM~0_combout\,
	datac => \FD|BR|Equal1~2_combout\,
	datad => \FD|mux_Banco_Ula|saida[9]~16_combout\,
	combout => \FD|mux_Banco_Ula|saida[9]~17_combout\);

\FD|ULA|Add2~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Add2~31_combout\ = (\FD|ULA|Add2~29\ & ((\FD|mux_Banco_Ula|saida[10]~19_combout\ $ (\FD|UCULA|ALUctr[2]~3_combout\)))) # (!\FD|ULA|Add2~29\ & (\FD|mux_Banco_Ula|saida[10]~19_combout\ $ (\FD|UCULA|ALUctr[2]~3_combout\ $ (VCC))))
-- \FD|ULA|Add2~32\ = CARRY((!\FD|ULA|Add2~29\ & (\FD|mux_Banco_Ula|saida[10]~19_combout\ $ (\FD|UCULA|ALUctr[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Banco_Ula|saida[10]~19_combout\,
	datab => \FD|UCULA|ALUctr[2]~3_combout\,
	datad => VCC,
	cin => \FD|ULA|Add2~29\,
	combout => \FD|ULA|Add2~31_combout\,
	cout => \FD|ULA|Add2~32\);

\FD|mux_Ula_Memoria|saida[10]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_Ula_Memoria|saida[10]~16_combout\ = (\UC|Equal3~12_combout\ & (\FD|RAM|ram~2548_combout\)) # (!\UC|Equal3~12_combout\ & (((\FD|UCULA|ALUctr[1]~4_combout\ & \FD|ULA|Add2~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2548_combout\,
	datab => \FD|UCULA|ALUctr[1]~4_combout\,
	datac => \FD|ULA|Add2~31_combout\,
	datad => \UC|Equal3~12_combout\,
	combout => \FD|mux_Ula_Memoria|saida[10]~16_combout\);

\FD|BR|bancoReg~304\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[10]~16_combout\,
	ena => \FD|BR|bancoReg~1172_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~304_q\);

\FD|BR|bancoReg~400\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[10]~16_combout\,
	ena => \FD|BR|bancoReg~1173_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~400_q\);

\FD|BR|bancoReg~336\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[10]~16_combout\,
	ena => \FD|BR|bancoReg~1174_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~336_q\);

\FD|BR|bancoReg~1105\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1105_combout\ = (\FD|ROM|memROM~3_combout\ & ((\FD|ROM|memROM~5_combout\ & (\FD|BR|bancoReg~400_q\)) # (!\FD|ROM|memROM~5_combout\ & ((\FD|BR|bancoReg~336_q\))))) # (!\FD|ROM|memROM~3_combout\ & (((\FD|ROM|memROM~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~3_combout\,
	datab => \FD|BR|bancoReg~400_q\,
	datac => \FD|ROM|memROM~5_combout\,
	datad => \FD|BR|bancoReg~336_q\,
	combout => \FD|BR|bancoReg~1105_combout\);

\FD|BR|bancoReg~368\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[10]~16_combout\,
	ena => \FD|BR|bancoReg~1175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~368_q\);

\FD|BR|bancoReg~1106\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1106_combout\ = (\FD|ROM|memROM~3_combout\ & (((\FD|BR|bancoReg~1105_combout\)))) # (!\FD|ROM|memROM~3_combout\ & ((\FD|BR|bancoReg~1105_combout\ & ((\FD|BR|bancoReg~368_q\))) # (!\FD|BR|bancoReg~1105_combout\ & (\FD|BR|bancoReg~304_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~304_q\,
	datab => \FD|ROM|memROM~3_combout\,
	datac => \FD|BR|bancoReg~1105_combout\,
	datad => \FD|BR|bancoReg~368_q\,
	combout => \FD|BR|bancoReg~1106_combout\);

\FD|mux_Banco_Ula|saida[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_Banco_Ula|saida[10]~18_combout\ = (!\UC|pontosDeControle[8]~12_combout\ & !\FD|BR|Equal1~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|pontosDeControle[8]~12_combout\,
	datab => \FD|BR|Equal1~2_combout\,
	combout => \FD|mux_Banco_Ula|saida[10]~18_combout\);

\FD|mux_Banco_Ula|saida[10]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_Banco_Ula|saida[10]~19_combout\ = (\FD|mux_Banco_Ula|saida[10]~18_combout\ & ((\FD|ROM|memROM~0_combout\ & (\FD|BR|bancoReg~1106_combout\)) # (!\FD|ROM|memROM~0_combout\ & ((\FD|BR|bancoReg~1107_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1106_combout\,
	datab => \FD|BR|bancoReg~1107_combout\,
	datac => \FD|ROM|memROM~0_combout\,
	datad => \FD|mux_Banco_Ula|saida[10]~18_combout\,
	combout => \FD|mux_Banco_Ula|saida[10]~19_combout\);

\FD|ULA|Add2~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Add2~34_combout\ = (\FD|ULA|Add2~32\ & (\FD|mux_Banco_Ula|saida[11]~21_combout\ $ ((!\FD|UCULA|ALUctr[2]~3_combout\)))) # (!\FD|ULA|Add2~32\ & ((\FD|mux_Banco_Ula|saida[11]~21_combout\ $ (\FD|UCULA|ALUctr[2]~3_combout\)) # (GND)))
-- \FD|ULA|Add2~35\ = CARRY((\FD|mux_Banco_Ula|saida[11]~21_combout\ $ (!\FD|UCULA|ALUctr[2]~3_combout\)) # (!\FD|ULA|Add2~32\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Banco_Ula|saida[11]~21_combout\,
	datab => \FD|UCULA|ALUctr[2]~3_combout\,
	datad => VCC,
	cin => \FD|ULA|Add2~32\,
	combout => \FD|ULA|Add2~34_combout\,
	cout => \FD|ULA|Add2~35\);

\FD|mux_Ula_Memoria|saida[11]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_Ula_Memoria|saida[11]~17_combout\ = (\UC|Equal3~12_combout\ & (\FD|RAM|ram~2590_combout\)) # (!\UC|Equal3~12_combout\ & (((\FD|UCULA|ALUctr[1]~4_combout\ & \FD|ULA|Add2~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2590_combout\,
	datab => \FD|UCULA|ALUctr[1]~4_combout\,
	datac => \FD|ULA|Add2~34_combout\,
	datad => \UC|Equal3~12_combout\,
	combout => \FD|mux_Ula_Memoria|saida[11]~17_combout\);

\FD|BR|bancoReg~305\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[11]~17_combout\,
	ena => \FD|BR|bancoReg~1172_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~305_q\);

\FD|BR|bancoReg~401\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[11]~17_combout\,
	ena => \FD|BR|bancoReg~1173_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~401_q\);

\FD|BR|bancoReg~337\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[11]~17_combout\,
	ena => \FD|BR|bancoReg~1174_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~337_q\);

\FD|BR|bancoReg~1108\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1108_combout\ = (\FD|ROM|memROM~3_combout\ & ((\FD|ROM|memROM~5_combout\ & (\FD|BR|bancoReg~401_q\)) # (!\FD|ROM|memROM~5_combout\ & ((\FD|BR|bancoReg~337_q\))))) # (!\FD|ROM|memROM~3_combout\ & (((\FD|ROM|memROM~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~3_combout\,
	datab => \FD|BR|bancoReg~401_q\,
	datac => \FD|ROM|memROM~5_combout\,
	datad => \FD|BR|bancoReg~337_q\,
	combout => \FD|BR|bancoReg~1108_combout\);

\FD|BR|bancoReg~369\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[11]~17_combout\,
	ena => \FD|BR|bancoReg~1175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~369_q\);

\FD|BR|bancoReg~1109\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1109_combout\ = (\FD|ROM|memROM~3_combout\ & (((\FD|BR|bancoReg~1108_combout\)))) # (!\FD|ROM|memROM~3_combout\ & ((\FD|BR|bancoReg~1108_combout\ & ((\FD|BR|bancoReg~369_q\))) # (!\FD|BR|bancoReg~1108_combout\ & (\FD|BR|bancoReg~305_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~305_q\,
	datab => \FD|ROM|memROM~3_combout\,
	datac => \FD|BR|bancoReg~1108_combout\,
	datad => \FD|BR|bancoReg~369_q\,
	combout => \FD|BR|bancoReg~1109_combout\);

\FD|mux_Banco_Ula|saida[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_Banco_Ula|saida[11]~20_combout\ = (!\UC|pontosDeControle[8]~12_combout\ & ((\FD|BR|bancoReg~1110_combout\) # (\FD|ROM|memROM~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|pontosDeControle[8]~12_combout\,
	datab => \FD|BR|bancoReg~1110_combout\,
	datac => \FD|ROM|memROM~0_combout\,
	combout => \FD|mux_Banco_Ula|saida[11]~20_combout\);

\FD|mux_Banco_Ula|saida[11]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_Banco_Ula|saida[11]~21_combout\ = (!\FD|BR|Equal1~2_combout\ & (\FD|mux_Banco_Ula|saida[11]~20_combout\ & ((\FD|BR|bancoReg~1109_combout\) # (!\FD|ROM|memROM~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1109_combout\,
	datab => \FD|ROM|memROM~0_combout\,
	datac => \FD|BR|Equal1~2_combout\,
	datad => \FD|mux_Banco_Ula|saida[11]~20_combout\,
	combout => \FD|mux_Banco_Ula|saida[11]~21_combout\);

\FD|ULA|Add2~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Add2~37_combout\ = (\FD|ULA|Add2~35\ & ((\FD|mux_Banco_Ula|saida[12]~23_combout\ $ (\FD|UCULA|ALUctr[2]~3_combout\)))) # (!\FD|ULA|Add2~35\ & (\FD|mux_Banco_Ula|saida[12]~23_combout\ $ (\FD|UCULA|ALUctr[2]~3_combout\ $ (VCC))))
-- \FD|ULA|Add2~38\ = CARRY((!\FD|ULA|Add2~35\ & (\FD|mux_Banco_Ula|saida[12]~23_combout\ $ (\FD|UCULA|ALUctr[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Banco_Ula|saida[12]~23_combout\,
	datab => \FD|UCULA|ALUctr[2]~3_combout\,
	datad => VCC,
	cin => \FD|ULA|Add2~35\,
	combout => \FD|ULA|Add2~37_combout\,
	cout => \FD|ULA|Add2~38\);

\FD|mux_Ula_Memoria|saida[12]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_Ula_Memoria|saida[12]~18_combout\ = (\UC|Equal3~12_combout\ & (\FD|RAM|ram~2632_combout\)) # (!\UC|Equal3~12_combout\ & (((\FD|UCULA|ALUctr[1]~4_combout\ & \FD|ULA|Add2~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2632_combout\,
	datab => \FD|UCULA|ALUctr[1]~4_combout\,
	datac => \FD|ULA|Add2~37_combout\,
	datad => \UC|Equal3~12_combout\,
	combout => \FD|mux_Ula_Memoria|saida[12]~18_combout\);

\FD|BR|bancoReg~306\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[12]~18_combout\,
	ena => \FD|BR|bancoReg~1172_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~306_q\);

\FD|BR|bancoReg~402\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[12]~18_combout\,
	ena => \FD|BR|bancoReg~1173_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~402_q\);

\FD|BR|bancoReg~338\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[12]~18_combout\,
	ena => \FD|BR|bancoReg~1174_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~338_q\);

\FD|BR|bancoReg~1111\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1111_combout\ = (\FD|ROM|memROM~3_combout\ & ((\FD|ROM|memROM~5_combout\ & (\FD|BR|bancoReg~402_q\)) # (!\FD|ROM|memROM~5_combout\ & ((\FD|BR|bancoReg~338_q\))))) # (!\FD|ROM|memROM~3_combout\ & (((\FD|ROM|memROM~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~3_combout\,
	datab => \FD|BR|bancoReg~402_q\,
	datac => \FD|ROM|memROM~5_combout\,
	datad => \FD|BR|bancoReg~338_q\,
	combout => \FD|BR|bancoReg~1111_combout\);

\FD|BR|bancoReg~370\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[12]~18_combout\,
	ena => \FD|BR|bancoReg~1175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~370_q\);

\FD|BR|bancoReg~1112\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1112_combout\ = (\FD|ROM|memROM~3_combout\ & (((\FD|BR|bancoReg~1111_combout\)))) # (!\FD|ROM|memROM~3_combout\ & ((\FD|BR|bancoReg~1111_combout\ & ((\FD|BR|bancoReg~370_q\))) # (!\FD|BR|bancoReg~1111_combout\ & (\FD|BR|bancoReg~306_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~306_q\,
	datab => \FD|ROM|memROM~3_combout\,
	datac => \FD|BR|bancoReg~1111_combout\,
	datad => \FD|BR|bancoReg~370_q\,
	combout => \FD|BR|bancoReg~1112_combout\);

\FD|mux_Banco_Ula|saida[12]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_Banco_Ula|saida[12]~22_combout\ = (!\UC|pontosDeControle[8]~12_combout\ & ((\FD|BR|bancoReg~1113_combout\) # (\FD|ROM|memROM~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|pontosDeControle[8]~12_combout\,
	datab => \FD|BR|bancoReg~1113_combout\,
	datac => \FD|ROM|memROM~0_combout\,
	combout => \FD|mux_Banco_Ula|saida[12]~22_combout\);

\FD|mux_Banco_Ula|saida[12]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_Banco_Ula|saida[12]~23_combout\ = (!\FD|BR|Equal1~2_combout\ & (\FD|mux_Banco_Ula|saida[12]~22_combout\ & ((\FD|BR|bancoReg~1112_combout\) # (!\FD|ROM|memROM~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1112_combout\,
	datab => \FD|ROM|memROM~0_combout\,
	datac => \FD|BR|Equal1~2_combout\,
	datad => \FD|mux_Banco_Ula|saida[12]~22_combout\,
	combout => \FD|mux_Banco_Ula|saida[12]~23_combout\);

\FD|ULA|Add2~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Add2~40_combout\ = (\FD|ULA|Add2~38\ & (\FD|mux_Banco_Ula|saida[13]~24_combout\ $ ((!\FD|UCULA|ALUctr[2]~3_combout\)))) # (!\FD|ULA|Add2~38\ & ((\FD|mux_Banco_Ula|saida[13]~24_combout\ $ (\FD|UCULA|ALUctr[2]~3_combout\)) # (GND)))
-- \FD|ULA|Add2~41\ = CARRY((\FD|mux_Banco_Ula|saida[13]~24_combout\ $ (!\FD|UCULA|ALUctr[2]~3_combout\)) # (!\FD|ULA|Add2~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Banco_Ula|saida[13]~24_combout\,
	datab => \FD|UCULA|ALUctr[2]~3_combout\,
	datad => VCC,
	cin => \FD|ULA|Add2~38\,
	combout => \FD|ULA|Add2~40_combout\,
	cout => \FD|ULA|Add2~41\);

\FD|mux_Ula_Memoria|saida[13]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_Ula_Memoria|saida[13]~19_combout\ = (\UC|Equal3~12_combout\ & (\FD|RAM|ram~2674_combout\)) # (!\UC|Equal3~12_combout\ & (((\FD|UCULA|ALUctr[1]~4_combout\ & \FD|ULA|Add2~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2674_combout\,
	datab => \FD|UCULA|ALUctr[1]~4_combout\,
	datac => \FD|ULA|Add2~40_combout\,
	datad => \UC|Equal3~12_combout\,
	combout => \FD|mux_Ula_Memoria|saida[13]~19_combout\);

\FD|BR|bancoReg~307\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[13]~19_combout\,
	ena => \FD|BR|bancoReg~1172_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~307_q\);

\FD|BR|bancoReg~403\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[13]~19_combout\,
	ena => \FD|BR|bancoReg~1173_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~403_q\);

\FD|BR|bancoReg~339\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[13]~19_combout\,
	ena => \FD|BR|bancoReg~1174_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~339_q\);

\FD|BR|bancoReg~1114\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1114_combout\ = (\FD|ROM|memROM~3_combout\ & ((\FD|ROM|memROM~5_combout\ & (\FD|BR|bancoReg~403_q\)) # (!\FD|ROM|memROM~5_combout\ & ((\FD|BR|bancoReg~339_q\))))) # (!\FD|ROM|memROM~3_combout\ & (((\FD|ROM|memROM~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~3_combout\,
	datab => \FD|BR|bancoReg~403_q\,
	datac => \FD|ROM|memROM~5_combout\,
	datad => \FD|BR|bancoReg~339_q\,
	combout => \FD|BR|bancoReg~1114_combout\);

\FD|BR|bancoReg~371\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[13]~19_combout\,
	ena => \FD|BR|bancoReg~1175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~371_q\);

\FD|BR|bancoReg~1115\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1115_combout\ = (\FD|ROM|memROM~3_combout\ & (((\FD|BR|bancoReg~1114_combout\)))) # (!\FD|ROM|memROM~3_combout\ & ((\FD|BR|bancoReg~1114_combout\ & ((\FD|BR|bancoReg~371_q\))) # (!\FD|BR|bancoReg~1114_combout\ & (\FD|BR|bancoReg~307_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~307_q\,
	datab => \FD|ROM|memROM~3_combout\,
	datac => \FD|BR|bancoReg~1114_combout\,
	datad => \FD|BR|bancoReg~371_q\,
	combout => \FD|BR|bancoReg~1115_combout\);

\FD|mux_Banco_Ula|saida[13]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_Banco_Ula|saida[13]~24_combout\ = (\FD|mux_Banco_Ula|saida[10]~18_combout\ & ((\FD|ROM|memROM~0_combout\ & (\FD|BR|bancoReg~1115_combout\)) # (!\FD|ROM|memROM~0_combout\ & ((\FD|BR|bancoReg~1116_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1115_combout\,
	datab => \FD|BR|bancoReg~1116_combout\,
	datac => \FD|ROM|memROM~0_combout\,
	datad => \FD|mux_Banco_Ula|saida[10]~18_combout\,
	combout => \FD|mux_Banco_Ula|saida[13]~24_combout\);

\FD|ULA|Add2~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Add2~43_combout\ = (\FD|ULA|Add2~41\ & ((\FD|mux_Banco_Ula|saida[14]~26_combout\ $ (\FD|UCULA|ALUctr[2]~3_combout\)))) # (!\FD|ULA|Add2~41\ & (\FD|mux_Banco_Ula|saida[14]~26_combout\ $ (\FD|UCULA|ALUctr[2]~3_combout\ $ (VCC))))
-- \FD|ULA|Add2~44\ = CARRY((!\FD|ULA|Add2~41\ & (\FD|mux_Banco_Ula|saida[14]~26_combout\ $ (\FD|UCULA|ALUctr[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Banco_Ula|saida[14]~26_combout\,
	datab => \FD|UCULA|ALUctr[2]~3_combout\,
	datad => VCC,
	cin => \FD|ULA|Add2~41\,
	combout => \FD|ULA|Add2~43_combout\,
	cout => \FD|ULA|Add2~44\);

\FD|mux_Ula_Memoria|saida[14]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_Ula_Memoria|saida[14]~20_combout\ = (\UC|Equal3~12_combout\ & (\FD|RAM|ram~2716_combout\)) # (!\UC|Equal3~12_combout\ & (((\FD|UCULA|ALUctr[1]~4_combout\ & \FD|ULA|Add2~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2716_combout\,
	datab => \FD|UCULA|ALUctr[1]~4_combout\,
	datac => \FD|ULA|Add2~43_combout\,
	datad => \UC|Equal3~12_combout\,
	combout => \FD|mux_Ula_Memoria|saida[14]~20_combout\);

\FD|BR|bancoReg~52\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[14]~20_combout\,
	ena => \FD|BR|bancoReg~1176_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~52_q\);

\FD|BR|bancoReg~1117\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1117_combout\ = (\FD|BR|bancoReg~52_q\ & (!\FD|ROM|memROM~3_combout\ & ((\FD|PC|data_s\(7)) # (!\FD|ROM|memROM~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~52_q\,
	datab => \FD|ROM|memROM~3_combout\,
	datac => \FD|PC|data_s\(7),
	datad => \FD|ROM|memROM~4_combout\,
	combout => \FD|BR|bancoReg~1117_combout\);

\FD|mux_Banco_Ula|saida[14]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_Banco_Ula|saida[14]~25_combout\ = (\FD|ROM|memROM~0_combout\ & ((\FD|BR|bancoReg~1119_combout\))) # (!\FD|ROM|memROM~0_combout\ & (\FD|BR|bancoReg~1117_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1117_combout\,
	datab => \FD|ROM|memROM~0_combout\,
	datac => \FD|BR|bancoReg~1119_combout\,
	combout => \FD|mux_Banco_Ula|saida[14]~25_combout\);

\FD|mux_Banco_Ula|saida[14]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_Banco_Ula|saida[14]~26_combout\ = (\UC|pontosDeControle[8]~12_combout\ & (\FD|ROM|memROM~5_combout\)) # (!\UC|pontosDeControle[8]~12_combout\ & (((!\FD|BR|Equal1~2_combout\ & \FD|mux_Banco_Ula|saida[14]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~5_combout\,
	datab => \UC|pontosDeControle[8]~12_combout\,
	datac => \FD|BR|Equal1~2_combout\,
	datad => \FD|mux_Banco_Ula|saida[14]~25_combout\,
	combout => \FD|mux_Banco_Ula|saida[14]~26_combout\);

\FD|ULA|Add2~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Add2~46_combout\ = (\FD|ULA|Add2~44\ & (\FD|mux_Banco_Ula|saida[15]~27_combout\ $ ((!\FD|UCULA|ALUctr[2]~3_combout\)))) # (!\FD|ULA|Add2~44\ & ((\FD|mux_Banco_Ula|saida[15]~27_combout\ $ (\FD|UCULA|ALUctr[2]~3_combout\)) # (GND)))
-- \FD|ULA|Add2~47\ = CARRY((\FD|mux_Banco_Ula|saida[15]~27_combout\ $ (!\FD|UCULA|ALUctr[2]~3_combout\)) # (!\FD|ULA|Add2~44\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Banco_Ula|saida[15]~27_combout\,
	datab => \FD|UCULA|ALUctr[2]~3_combout\,
	datad => VCC,
	cin => \FD|ULA|Add2~44\,
	combout => \FD|ULA|Add2~46_combout\,
	cout => \FD|ULA|Add2~47\);

\FD|mux_Ula_Memoria|saida[15]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_Ula_Memoria|saida[15]~21_combout\ = (\UC|Equal3~12_combout\ & (\FD|RAM|ram~2758_combout\)) # (!\UC|Equal3~12_combout\ & (((\FD|UCULA|ALUctr[1]~4_combout\ & \FD|ULA|Add2~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2758_combout\,
	datab => \FD|UCULA|ALUctr[1]~4_combout\,
	datac => \FD|ULA|Add2~46_combout\,
	datad => \UC|Equal3~12_combout\,
	combout => \FD|mux_Ula_Memoria|saida[15]~21_combout\);

\FD|BR|bancoReg~309\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[15]~21_combout\,
	ena => \FD|BR|bancoReg~1172_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~309_q\);

\FD|BR|bancoReg~405\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[15]~21_combout\,
	ena => \FD|BR|bancoReg~1173_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~405_q\);

\FD|BR|bancoReg~341\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[15]~21_combout\,
	ena => \FD|BR|bancoReg~1174_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~341_q\);

\FD|BR|bancoReg~1120\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1120_combout\ = (\FD|ROM|memROM~3_combout\ & ((\FD|ROM|memROM~5_combout\ & (\FD|BR|bancoReg~405_q\)) # (!\FD|ROM|memROM~5_combout\ & ((\FD|BR|bancoReg~341_q\))))) # (!\FD|ROM|memROM~3_combout\ & (((\FD|ROM|memROM~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~3_combout\,
	datab => \FD|BR|bancoReg~405_q\,
	datac => \FD|ROM|memROM~5_combout\,
	datad => \FD|BR|bancoReg~341_q\,
	combout => \FD|BR|bancoReg~1120_combout\);

\FD|BR|bancoReg~373\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[15]~21_combout\,
	ena => \FD|BR|bancoReg~1175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~373_q\);

\FD|BR|bancoReg~1121\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1121_combout\ = (\FD|ROM|memROM~3_combout\ & (((\FD|BR|bancoReg~1120_combout\)))) # (!\FD|ROM|memROM~3_combout\ & ((\FD|BR|bancoReg~1120_combout\ & ((\FD|BR|bancoReg~373_q\))) # (!\FD|BR|bancoReg~1120_combout\ & (\FD|BR|bancoReg~309_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~309_q\,
	datab => \FD|ROM|memROM~3_combout\,
	datac => \FD|BR|bancoReg~1120_combout\,
	datad => \FD|BR|bancoReg~373_q\,
	combout => \FD|BR|bancoReg~1121_combout\);

\FD|mux_Banco_Ula|saida[15]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_Banco_Ula|saida[15]~27_combout\ = (\FD|mux_Banco_Ula|saida[10]~18_combout\ & ((\FD|ROM|memROM~0_combout\ & (\FD|BR|bancoReg~1121_combout\)) # (!\FD|ROM|memROM~0_combout\ & ((\FD|BR|bancoReg~1122_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1121_combout\,
	datab => \FD|BR|bancoReg~1122_combout\,
	datac => \FD|ROM|memROM~0_combout\,
	datad => \FD|mux_Banco_Ula|saida[10]~18_combout\,
	combout => \FD|mux_Banco_Ula|saida[15]~27_combout\);

\FD|ULA|Add2~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Add2~49_combout\ = (\FD|ULA|Add2~47\ & ((\FD|mux_Banco_Ula|saida[16]~28_combout\ $ (\FD|UCULA|ALUctr[2]~3_combout\)))) # (!\FD|ULA|Add2~47\ & (\FD|mux_Banco_Ula|saida[16]~28_combout\ $ (\FD|UCULA|ALUctr[2]~3_combout\ $ (VCC))))
-- \FD|ULA|Add2~50\ = CARRY((!\FD|ULA|Add2~47\ & (\FD|mux_Banco_Ula|saida[16]~28_combout\ $ (\FD|UCULA|ALUctr[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Banco_Ula|saida[16]~28_combout\,
	datab => \FD|UCULA|ALUctr[2]~3_combout\,
	datad => VCC,
	cin => \FD|ULA|Add2~47\,
	combout => \FD|ULA|Add2~49_combout\,
	cout => \FD|ULA|Add2~50\);

\FD|mux_Ula_Memoria|saida[16]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_Ula_Memoria|saida[16]~22_combout\ = (\UC|Equal3~12_combout\ & (\FD|RAM|ram~2800_combout\)) # (!\UC|Equal3~12_combout\ & (((\FD|UCULA|ALUctr[1]~4_combout\ & \FD|ULA|Add2~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2800_combout\,
	datab => \FD|UCULA|ALUctr[1]~4_combout\,
	datac => \FD|ULA|Add2~49_combout\,
	datad => \UC|Equal3~12_combout\,
	combout => \FD|mux_Ula_Memoria|saida[16]~22_combout\);

\FD|BR|bancoReg~310\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[16]~22_combout\,
	ena => \FD|BR|bancoReg~1172_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~310_q\);

\FD|BR|bancoReg~406\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[16]~22_combout\,
	ena => \FD|BR|bancoReg~1173_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~406_q\);

\FD|BR|bancoReg~342\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[16]~22_combout\,
	ena => \FD|BR|bancoReg~1174_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~342_q\);

\FD|BR|bancoReg~1123\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1123_combout\ = (\FD|ROM|memROM~3_combout\ & ((\FD|ROM|memROM~5_combout\ & (\FD|BR|bancoReg~406_q\)) # (!\FD|ROM|memROM~5_combout\ & ((\FD|BR|bancoReg~342_q\))))) # (!\FD|ROM|memROM~3_combout\ & (((\FD|ROM|memROM~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~3_combout\,
	datab => \FD|BR|bancoReg~406_q\,
	datac => \FD|ROM|memROM~5_combout\,
	datad => \FD|BR|bancoReg~342_q\,
	combout => \FD|BR|bancoReg~1123_combout\);

\FD|BR|bancoReg~374\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[16]~22_combout\,
	ena => \FD|BR|bancoReg~1175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~374_q\);

\FD|BR|bancoReg~1124\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1124_combout\ = (\FD|ROM|memROM~3_combout\ & (((\FD|BR|bancoReg~1123_combout\)))) # (!\FD|ROM|memROM~3_combout\ & ((\FD|BR|bancoReg~1123_combout\ & ((\FD|BR|bancoReg~374_q\))) # (!\FD|BR|bancoReg~1123_combout\ & (\FD|BR|bancoReg~310_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~310_q\,
	datab => \FD|ROM|memROM~3_combout\,
	datac => \FD|BR|bancoReg~1123_combout\,
	datad => \FD|BR|bancoReg~374_q\,
	combout => \FD|BR|bancoReg~1124_combout\);

\FD|BR|bancoReg~54\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[16]~22_combout\,
	ena => \FD|BR|bancoReg~1176_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~54_q\);

\FD|BR|bancoReg~1125\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1125_combout\ = (\FD|BR|bancoReg~54_q\ & (!\FD|ROM|memROM~3_combout\ & ((\FD|PC|data_s\(7)) # (!\FD|ROM|memROM~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~54_q\,
	datab => \FD|ROM|memROM~3_combout\,
	datac => \FD|PC|data_s\(7),
	datad => \FD|ROM|memROM~4_combout\,
	combout => \FD|BR|bancoReg~1125_combout\);

\FD|BR|saidaB[16]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|saidaB[16]~2_combout\ = (!\FD|BR|Equal1~2_combout\ & ((\FD|ROM|memROM~0_combout\ & (\FD|BR|bancoReg~1124_combout\)) # (!\FD|ROM|memROM~0_combout\ & ((\FD|BR|bancoReg~1125_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1124_combout\,
	datab => \FD|BR|bancoReg~1125_combout\,
	datac => \FD|ROM|memROM~0_combout\,
	datad => \FD|BR|Equal1~2_combout\,
	combout => \FD|BR|saidaB[16]~2_combout\);

\FD|mux_Banco_Ula|saida[16]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_Banco_Ula|saida[16]~28_combout\ = (\FD|BR|saidaB[16]~2_combout\ & !\UC|pontosDeControle[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|saidaB[16]~2_combout\,
	datad => \UC|pontosDeControle[8]~12_combout\,
	combout => \FD|mux_Banco_Ula|saida[16]~28_combout\);

\FD|ULA|Add2~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Add2~52_combout\ = (\FD|ULA|Add2~50\ & (\FD|mux_Banco_Ula|saida[17]~29_combout\ $ ((!\FD|UCULA|ALUctr[2]~3_combout\)))) # (!\FD|ULA|Add2~50\ & ((\FD|mux_Banco_Ula|saida[17]~29_combout\ $ (\FD|UCULA|ALUctr[2]~3_combout\)) # (GND)))
-- \FD|ULA|Add2~53\ = CARRY((\FD|mux_Banco_Ula|saida[17]~29_combout\ $ (!\FD|UCULA|ALUctr[2]~3_combout\)) # (!\FD|ULA|Add2~50\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Banco_Ula|saida[17]~29_combout\,
	datab => \FD|UCULA|ALUctr[2]~3_combout\,
	datad => VCC,
	cin => \FD|ULA|Add2~50\,
	combout => \FD|ULA|Add2~52_combout\,
	cout => \FD|ULA|Add2~53\);

\FD|mux_Ula_Memoria|saida[17]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_Ula_Memoria|saida[17]~23_combout\ = (\UC|Equal3~12_combout\ & (\FD|RAM|ram~2842_combout\)) # (!\UC|Equal3~12_combout\ & (((\FD|UCULA|ALUctr[1]~4_combout\ & \FD|ULA|Add2~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2842_combout\,
	datab => \FD|UCULA|ALUctr[1]~4_combout\,
	datac => \FD|ULA|Add2~52_combout\,
	datad => \UC|Equal3~12_combout\,
	combout => \FD|mux_Ula_Memoria|saida[17]~23_combout\);

\FD|BR|bancoReg~311\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[17]~23_combout\,
	ena => \FD|BR|bancoReg~1172_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~311_q\);

\FD|BR|bancoReg~407\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[17]~23_combout\,
	ena => \FD|BR|bancoReg~1173_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~407_q\);

\FD|BR|bancoReg~343\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[17]~23_combout\,
	ena => \FD|BR|bancoReg~1174_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~343_q\);

\FD|BR|bancoReg~1126\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1126_combout\ = (\FD|ROM|memROM~3_combout\ & ((\FD|ROM|memROM~5_combout\ & (\FD|BR|bancoReg~407_q\)) # (!\FD|ROM|memROM~5_combout\ & ((\FD|BR|bancoReg~343_q\))))) # (!\FD|ROM|memROM~3_combout\ & (((\FD|ROM|memROM~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~3_combout\,
	datab => \FD|BR|bancoReg~407_q\,
	datac => \FD|ROM|memROM~5_combout\,
	datad => \FD|BR|bancoReg~343_q\,
	combout => \FD|BR|bancoReg~1126_combout\);

\FD|BR|bancoReg~375\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[17]~23_combout\,
	ena => \FD|BR|bancoReg~1175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~375_q\);

\FD|BR|bancoReg~1127\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1127_combout\ = (\FD|ROM|memROM~3_combout\ & (((\FD|BR|bancoReg~1126_combout\)))) # (!\FD|ROM|memROM~3_combout\ & ((\FD|BR|bancoReg~1126_combout\ & ((\FD|BR|bancoReg~375_q\))) # (!\FD|BR|bancoReg~1126_combout\ & (\FD|BR|bancoReg~311_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~311_q\,
	datab => \FD|ROM|memROM~3_combout\,
	datac => \FD|BR|bancoReg~1126_combout\,
	datad => \FD|BR|bancoReg~375_q\,
	combout => \FD|BR|bancoReg~1127_combout\);

\FD|BR|bancoReg~55\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[17]~23_combout\,
	ena => \FD|BR|bancoReg~1176_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~55_q\);

\FD|BR|bancoReg~1128\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1128_combout\ = (\FD|BR|bancoReg~55_q\ & (!\FD|ROM|memROM~3_combout\ & ((\FD|PC|data_s\(7)) # (!\FD|ROM|memROM~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~55_q\,
	datab => \FD|ROM|memROM~3_combout\,
	datac => \FD|PC|data_s\(7),
	datad => \FD|ROM|memROM~4_combout\,
	combout => \FD|BR|bancoReg~1128_combout\);

\FD|BR|saidaB[17]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|saidaB[17]~3_combout\ = (!\FD|BR|Equal1~2_combout\ & ((\FD|ROM|memROM~0_combout\ & (\FD|BR|bancoReg~1127_combout\)) # (!\FD|ROM|memROM~0_combout\ & ((\FD|BR|bancoReg~1128_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1127_combout\,
	datab => \FD|BR|bancoReg~1128_combout\,
	datac => \FD|ROM|memROM~0_combout\,
	datad => \FD|BR|Equal1~2_combout\,
	combout => \FD|BR|saidaB[17]~3_combout\);

\FD|mux_Banco_Ula|saida[17]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_Banco_Ula|saida[17]~29_combout\ = (\FD|BR|saidaB[17]~3_combout\ & !\UC|pontosDeControle[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|saidaB[17]~3_combout\,
	datad => \UC|pontosDeControle[8]~12_combout\,
	combout => \FD|mux_Banco_Ula|saida[17]~29_combout\);

\FD|ULA|Add2~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Add2~55_combout\ = (\FD|ULA|Add2~53\ & ((\FD|mux_Banco_Ula|saida[18]~30_combout\ $ (\FD|UCULA|ALUctr[2]~3_combout\)))) # (!\FD|ULA|Add2~53\ & (\FD|mux_Banco_Ula|saida[18]~30_combout\ $ (\FD|UCULA|ALUctr[2]~3_combout\ $ (VCC))))
-- \FD|ULA|Add2~56\ = CARRY((!\FD|ULA|Add2~53\ & (\FD|mux_Banco_Ula|saida[18]~30_combout\ $ (\FD|UCULA|ALUctr[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Banco_Ula|saida[18]~30_combout\,
	datab => \FD|UCULA|ALUctr[2]~3_combout\,
	datad => VCC,
	cin => \FD|ULA|Add2~53\,
	combout => \FD|ULA|Add2~55_combout\,
	cout => \FD|ULA|Add2~56\);

\FD|mux_Ula_Memoria|saida[18]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_Ula_Memoria|saida[18]~24_combout\ = (\UC|Equal3~12_combout\ & (\FD|RAM|ram~2884_combout\)) # (!\UC|Equal3~12_combout\ & (((\FD|UCULA|ALUctr[1]~4_combout\ & \FD|ULA|Add2~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2884_combout\,
	datab => \FD|UCULA|ALUctr[1]~4_combout\,
	datac => \FD|ULA|Add2~55_combout\,
	datad => \UC|Equal3~12_combout\,
	combout => \FD|mux_Ula_Memoria|saida[18]~24_combout\);

\FD|BR|bancoReg~312\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[18]~24_combout\,
	ena => \FD|BR|bancoReg~1172_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~312_q\);

\FD|BR|bancoReg~408\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[18]~24_combout\,
	ena => \FD|BR|bancoReg~1173_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~408_q\);

\FD|BR|bancoReg~344\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[18]~24_combout\,
	ena => \FD|BR|bancoReg~1174_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~344_q\);

\FD|BR|bancoReg~1129\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1129_combout\ = (\FD|ROM|memROM~3_combout\ & ((\FD|ROM|memROM~5_combout\ & (\FD|BR|bancoReg~408_q\)) # (!\FD|ROM|memROM~5_combout\ & ((\FD|BR|bancoReg~344_q\))))) # (!\FD|ROM|memROM~3_combout\ & (((\FD|ROM|memROM~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~3_combout\,
	datab => \FD|BR|bancoReg~408_q\,
	datac => \FD|ROM|memROM~5_combout\,
	datad => \FD|BR|bancoReg~344_q\,
	combout => \FD|BR|bancoReg~1129_combout\);

\FD|BR|bancoReg~376\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[18]~24_combout\,
	ena => \FD|BR|bancoReg~1175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~376_q\);

\FD|BR|bancoReg~1130\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1130_combout\ = (\FD|ROM|memROM~3_combout\ & (((\FD|BR|bancoReg~1129_combout\)))) # (!\FD|ROM|memROM~3_combout\ & ((\FD|BR|bancoReg~1129_combout\ & ((\FD|BR|bancoReg~376_q\))) # (!\FD|BR|bancoReg~1129_combout\ & (\FD|BR|bancoReg~312_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~312_q\,
	datab => \FD|ROM|memROM~3_combout\,
	datac => \FD|BR|bancoReg~1129_combout\,
	datad => \FD|BR|bancoReg~376_q\,
	combout => \FD|BR|bancoReg~1130_combout\);

\FD|BR|bancoReg~56\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[18]~24_combout\,
	ena => \FD|BR|bancoReg~1176_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~56_q\);

\FD|BR|bancoReg~1131\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1131_combout\ = (\FD|BR|bancoReg~56_q\ & (!\FD|ROM|memROM~3_combout\ & ((\FD|PC|data_s\(7)) # (!\FD|ROM|memROM~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~56_q\,
	datab => \FD|ROM|memROM~3_combout\,
	datac => \FD|PC|data_s\(7),
	datad => \FD|ROM|memROM~4_combout\,
	combout => \FD|BR|bancoReg~1131_combout\);

\FD|BR|saidaB[18]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|saidaB[18]~4_combout\ = (!\FD|BR|Equal1~2_combout\ & ((\FD|ROM|memROM~0_combout\ & (\FD|BR|bancoReg~1130_combout\)) # (!\FD|ROM|memROM~0_combout\ & ((\FD|BR|bancoReg~1131_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1130_combout\,
	datab => \FD|BR|bancoReg~1131_combout\,
	datac => \FD|ROM|memROM~0_combout\,
	datad => \FD|BR|Equal1~2_combout\,
	combout => \FD|BR|saidaB[18]~4_combout\);

\FD|mux_Banco_Ula|saida[18]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_Banco_Ula|saida[18]~30_combout\ = (\FD|BR|saidaB[18]~4_combout\ & !\UC|pontosDeControle[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|saidaB[18]~4_combout\,
	datad => \UC|pontosDeControle[8]~12_combout\,
	combout => \FD|mux_Banco_Ula|saida[18]~30_combout\);

\FD|ULA|Add2~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Add2~58_combout\ = (\FD|ULA|Add2~56\ & (\FD|mux_Banco_Ula|saida[19]~31_combout\ $ ((!\FD|UCULA|ALUctr[2]~3_combout\)))) # (!\FD|ULA|Add2~56\ & ((\FD|mux_Banco_Ula|saida[19]~31_combout\ $ (\FD|UCULA|ALUctr[2]~3_combout\)) # (GND)))
-- \FD|ULA|Add2~59\ = CARRY((\FD|mux_Banco_Ula|saida[19]~31_combout\ $ (!\FD|UCULA|ALUctr[2]~3_combout\)) # (!\FD|ULA|Add2~56\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Banco_Ula|saida[19]~31_combout\,
	datab => \FD|UCULA|ALUctr[2]~3_combout\,
	datad => VCC,
	cin => \FD|ULA|Add2~56\,
	combout => \FD|ULA|Add2~58_combout\,
	cout => \FD|ULA|Add2~59\);

\FD|mux_Ula_Memoria|saida[19]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_Ula_Memoria|saida[19]~25_combout\ = (\UC|Equal3~12_combout\ & (\FD|RAM|ram~2926_combout\)) # (!\UC|Equal3~12_combout\ & (((\FD|UCULA|ALUctr[1]~4_combout\ & \FD|ULA|Add2~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2926_combout\,
	datab => \FD|UCULA|ALUctr[1]~4_combout\,
	datac => \FD|ULA|Add2~58_combout\,
	datad => \UC|Equal3~12_combout\,
	combout => \FD|mux_Ula_Memoria|saida[19]~25_combout\);

\FD|BR|bancoReg~313\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[19]~25_combout\,
	ena => \FD|BR|bancoReg~1172_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~313_q\);

\FD|BR|bancoReg~409\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[19]~25_combout\,
	ena => \FD|BR|bancoReg~1173_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~409_q\);

\FD|BR|bancoReg~345\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[19]~25_combout\,
	ena => \FD|BR|bancoReg~1174_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~345_q\);

\FD|BR|bancoReg~1132\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1132_combout\ = (\FD|ROM|memROM~3_combout\ & ((\FD|ROM|memROM~5_combout\ & (\FD|BR|bancoReg~409_q\)) # (!\FD|ROM|memROM~5_combout\ & ((\FD|BR|bancoReg~345_q\))))) # (!\FD|ROM|memROM~3_combout\ & (((\FD|ROM|memROM~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~3_combout\,
	datab => \FD|BR|bancoReg~409_q\,
	datac => \FD|ROM|memROM~5_combout\,
	datad => \FD|BR|bancoReg~345_q\,
	combout => \FD|BR|bancoReg~1132_combout\);

\FD|BR|bancoReg~377\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[19]~25_combout\,
	ena => \FD|BR|bancoReg~1175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~377_q\);

\FD|BR|bancoReg~1133\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1133_combout\ = (\FD|ROM|memROM~3_combout\ & (((\FD|BR|bancoReg~1132_combout\)))) # (!\FD|ROM|memROM~3_combout\ & ((\FD|BR|bancoReg~1132_combout\ & ((\FD|BR|bancoReg~377_q\))) # (!\FD|BR|bancoReg~1132_combout\ & (\FD|BR|bancoReg~313_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~313_q\,
	datab => \FD|ROM|memROM~3_combout\,
	datac => \FD|BR|bancoReg~1132_combout\,
	datad => \FD|BR|bancoReg~377_q\,
	combout => \FD|BR|bancoReg~1133_combout\);

\FD|BR|bancoReg~57\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[19]~25_combout\,
	ena => \FD|BR|bancoReg~1176_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~57_q\);

\FD|BR|bancoReg~1134\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1134_combout\ = (\FD|BR|bancoReg~57_q\ & (!\FD|ROM|memROM~3_combout\ & ((\FD|PC|data_s\(7)) # (!\FD|ROM|memROM~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~57_q\,
	datab => \FD|ROM|memROM~3_combout\,
	datac => \FD|PC|data_s\(7),
	datad => \FD|ROM|memROM~4_combout\,
	combout => \FD|BR|bancoReg~1134_combout\);

\FD|BR|saidaB[19]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|saidaB[19]~5_combout\ = (!\FD|BR|Equal1~2_combout\ & ((\FD|ROM|memROM~0_combout\ & (\FD|BR|bancoReg~1133_combout\)) # (!\FD|ROM|memROM~0_combout\ & ((\FD|BR|bancoReg~1134_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1133_combout\,
	datab => \FD|BR|bancoReg~1134_combout\,
	datac => \FD|ROM|memROM~0_combout\,
	datad => \FD|BR|Equal1~2_combout\,
	combout => \FD|BR|saidaB[19]~5_combout\);

\FD|mux_Banco_Ula|saida[19]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_Banco_Ula|saida[19]~31_combout\ = (\FD|BR|saidaB[19]~5_combout\ & !\UC|pontosDeControle[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|saidaB[19]~5_combout\,
	datad => \UC|pontosDeControle[8]~12_combout\,
	combout => \FD|mux_Banco_Ula|saida[19]~31_combout\);

\FD|ULA|Add2~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Add2~61_combout\ = (\FD|ULA|Add2~59\ & ((\FD|mux_Banco_Ula|saida[20]~32_combout\ $ (\FD|UCULA|ALUctr[2]~3_combout\)))) # (!\FD|ULA|Add2~59\ & (\FD|mux_Banco_Ula|saida[20]~32_combout\ $ (\FD|UCULA|ALUctr[2]~3_combout\ $ (VCC))))
-- \FD|ULA|Add2~62\ = CARRY((!\FD|ULA|Add2~59\ & (\FD|mux_Banco_Ula|saida[20]~32_combout\ $ (\FD|UCULA|ALUctr[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Banco_Ula|saida[20]~32_combout\,
	datab => \FD|UCULA|ALUctr[2]~3_combout\,
	datad => VCC,
	cin => \FD|ULA|Add2~59\,
	combout => \FD|ULA|Add2~61_combout\,
	cout => \FD|ULA|Add2~62\);

\FD|mux_Ula_Memoria|saida[20]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_Ula_Memoria|saida[20]~26_combout\ = (\UC|Equal3~12_combout\ & (\FD|RAM|ram~2968_combout\)) # (!\UC|Equal3~12_combout\ & (((\FD|UCULA|ALUctr[1]~4_combout\ & \FD|ULA|Add2~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~2968_combout\,
	datab => \FD|UCULA|ALUctr[1]~4_combout\,
	datac => \FD|ULA|Add2~61_combout\,
	datad => \UC|Equal3~12_combout\,
	combout => \FD|mux_Ula_Memoria|saida[20]~26_combout\);

\FD|BR|bancoReg~314\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[20]~26_combout\,
	ena => \FD|BR|bancoReg~1172_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~314_q\);

\FD|BR|bancoReg~410\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[20]~26_combout\,
	ena => \FD|BR|bancoReg~1173_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~410_q\);

\FD|BR|bancoReg~346\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[20]~26_combout\,
	ena => \FD|BR|bancoReg~1174_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~346_q\);

\FD|BR|bancoReg~1135\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1135_combout\ = (\FD|ROM|memROM~3_combout\ & ((\FD|ROM|memROM~5_combout\ & (\FD|BR|bancoReg~410_q\)) # (!\FD|ROM|memROM~5_combout\ & ((\FD|BR|bancoReg~346_q\))))) # (!\FD|ROM|memROM~3_combout\ & (((\FD|ROM|memROM~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~3_combout\,
	datab => \FD|BR|bancoReg~410_q\,
	datac => \FD|ROM|memROM~5_combout\,
	datad => \FD|BR|bancoReg~346_q\,
	combout => \FD|BR|bancoReg~1135_combout\);

\FD|BR|bancoReg~378\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[20]~26_combout\,
	ena => \FD|BR|bancoReg~1175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~378_q\);

\FD|BR|bancoReg~1136\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1136_combout\ = (\FD|ROM|memROM~3_combout\ & (((\FD|BR|bancoReg~1135_combout\)))) # (!\FD|ROM|memROM~3_combout\ & ((\FD|BR|bancoReg~1135_combout\ & ((\FD|BR|bancoReg~378_q\))) # (!\FD|BR|bancoReg~1135_combout\ & (\FD|BR|bancoReg~314_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~314_q\,
	datab => \FD|ROM|memROM~3_combout\,
	datac => \FD|BR|bancoReg~1135_combout\,
	datad => \FD|BR|bancoReg~378_q\,
	combout => \FD|BR|bancoReg~1136_combout\);

\FD|BR|bancoReg~58\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[20]~26_combout\,
	ena => \FD|BR|bancoReg~1176_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~58_q\);

\FD|BR|bancoReg~1137\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1137_combout\ = (\FD|BR|bancoReg~58_q\ & (!\FD|ROM|memROM~3_combout\ & ((\FD|PC|data_s\(7)) # (!\FD|ROM|memROM~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~58_q\,
	datab => \FD|ROM|memROM~3_combout\,
	datac => \FD|PC|data_s\(7),
	datad => \FD|ROM|memROM~4_combout\,
	combout => \FD|BR|bancoReg~1137_combout\);

\FD|BR|saidaB[20]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|saidaB[20]~6_combout\ = (!\FD|BR|Equal1~2_combout\ & ((\FD|ROM|memROM~0_combout\ & (\FD|BR|bancoReg~1136_combout\)) # (!\FD|ROM|memROM~0_combout\ & ((\FD|BR|bancoReg~1137_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1136_combout\,
	datab => \FD|BR|bancoReg~1137_combout\,
	datac => \FD|ROM|memROM~0_combout\,
	datad => \FD|BR|Equal1~2_combout\,
	combout => \FD|BR|saidaB[20]~6_combout\);

\FD|mux_Banco_Ula|saida[20]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_Banco_Ula|saida[20]~32_combout\ = (\FD|BR|saidaB[20]~6_combout\ & !\UC|pontosDeControle[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|saidaB[20]~6_combout\,
	datad => \UC|pontosDeControle[8]~12_combout\,
	combout => \FD|mux_Banco_Ula|saida[20]~32_combout\);

\FD|ULA|Add2~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Add2~64_combout\ = (\FD|ULA|Add2~62\ & (\FD|mux_Banco_Ula|saida[21]~33_combout\ $ ((!\FD|UCULA|ALUctr[2]~3_combout\)))) # (!\FD|ULA|Add2~62\ & ((\FD|mux_Banco_Ula|saida[21]~33_combout\ $ (\FD|UCULA|ALUctr[2]~3_combout\)) # (GND)))
-- \FD|ULA|Add2~65\ = CARRY((\FD|mux_Banco_Ula|saida[21]~33_combout\ $ (!\FD|UCULA|ALUctr[2]~3_combout\)) # (!\FD|ULA|Add2~62\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Banco_Ula|saida[21]~33_combout\,
	datab => \FD|UCULA|ALUctr[2]~3_combout\,
	datad => VCC,
	cin => \FD|ULA|Add2~62\,
	combout => \FD|ULA|Add2~64_combout\,
	cout => \FD|ULA|Add2~65\);

\FD|mux_Ula_Memoria|saida[21]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_Ula_Memoria|saida[21]~27_combout\ = (\UC|Equal3~12_combout\ & (\FD|RAM|ram~3010_combout\)) # (!\UC|Equal3~12_combout\ & (((\FD|UCULA|ALUctr[1]~4_combout\ & \FD|ULA|Add2~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3010_combout\,
	datab => \FD|UCULA|ALUctr[1]~4_combout\,
	datac => \FD|ULA|Add2~64_combout\,
	datad => \UC|Equal3~12_combout\,
	combout => \FD|mux_Ula_Memoria|saida[21]~27_combout\);

\FD|BR|bancoReg~315\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[21]~27_combout\,
	ena => \FD|BR|bancoReg~1172_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~315_q\);

\FD|BR|bancoReg~411\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[21]~27_combout\,
	ena => \FD|BR|bancoReg~1173_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~411_q\);

\FD|BR|bancoReg~347\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[21]~27_combout\,
	ena => \FD|BR|bancoReg~1174_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~347_q\);

\FD|BR|bancoReg~1138\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1138_combout\ = (\FD|ROM|memROM~3_combout\ & ((\FD|ROM|memROM~5_combout\ & (\FD|BR|bancoReg~411_q\)) # (!\FD|ROM|memROM~5_combout\ & ((\FD|BR|bancoReg~347_q\))))) # (!\FD|ROM|memROM~3_combout\ & (((\FD|ROM|memROM~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~3_combout\,
	datab => \FD|BR|bancoReg~411_q\,
	datac => \FD|ROM|memROM~5_combout\,
	datad => \FD|BR|bancoReg~347_q\,
	combout => \FD|BR|bancoReg~1138_combout\);

\FD|BR|bancoReg~379\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[21]~27_combout\,
	ena => \FD|BR|bancoReg~1175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~379_q\);

\FD|BR|bancoReg~1139\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1139_combout\ = (\FD|ROM|memROM~3_combout\ & (((\FD|BR|bancoReg~1138_combout\)))) # (!\FD|ROM|memROM~3_combout\ & ((\FD|BR|bancoReg~1138_combout\ & ((\FD|BR|bancoReg~379_q\))) # (!\FD|BR|bancoReg~1138_combout\ & (\FD|BR|bancoReg~315_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~315_q\,
	datab => \FD|ROM|memROM~3_combout\,
	datac => \FD|BR|bancoReg~1138_combout\,
	datad => \FD|BR|bancoReg~379_q\,
	combout => \FD|BR|bancoReg~1139_combout\);

\FD|BR|bancoReg~59\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[21]~27_combout\,
	ena => \FD|BR|bancoReg~1176_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~59_q\);

\FD|BR|bancoReg~1140\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1140_combout\ = (\FD|BR|bancoReg~59_q\ & (!\FD|ROM|memROM~3_combout\ & ((\FD|PC|data_s\(7)) # (!\FD|ROM|memROM~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~59_q\,
	datab => \FD|ROM|memROM~3_combout\,
	datac => \FD|PC|data_s\(7),
	datad => \FD|ROM|memROM~4_combout\,
	combout => \FD|BR|bancoReg~1140_combout\);

\FD|BR|saidaB[21]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|saidaB[21]~7_combout\ = (!\FD|BR|Equal1~2_combout\ & ((\FD|ROM|memROM~0_combout\ & (\FD|BR|bancoReg~1139_combout\)) # (!\FD|ROM|memROM~0_combout\ & ((\FD|BR|bancoReg~1140_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1139_combout\,
	datab => \FD|BR|bancoReg~1140_combout\,
	datac => \FD|ROM|memROM~0_combout\,
	datad => \FD|BR|Equal1~2_combout\,
	combout => \FD|BR|saidaB[21]~7_combout\);

\FD|mux_Banco_Ula|saida[21]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_Banco_Ula|saida[21]~33_combout\ = (\FD|BR|saidaB[21]~7_combout\ & !\UC|pontosDeControle[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|saidaB[21]~7_combout\,
	datad => \UC|pontosDeControle[8]~12_combout\,
	combout => \FD|mux_Banco_Ula|saida[21]~33_combout\);

\FD|ULA|Add2~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Add2~67_combout\ = (\FD|ULA|Add2~65\ & ((\FD|mux_Banco_Ula|saida[22]~34_combout\ $ (\FD|UCULA|ALUctr[2]~3_combout\)))) # (!\FD|ULA|Add2~65\ & (\FD|mux_Banco_Ula|saida[22]~34_combout\ $ (\FD|UCULA|ALUctr[2]~3_combout\ $ (VCC))))
-- \FD|ULA|Add2~68\ = CARRY((!\FD|ULA|Add2~65\ & (\FD|mux_Banco_Ula|saida[22]~34_combout\ $ (\FD|UCULA|ALUctr[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Banco_Ula|saida[22]~34_combout\,
	datab => \FD|UCULA|ALUctr[2]~3_combout\,
	datad => VCC,
	cin => \FD|ULA|Add2~65\,
	combout => \FD|ULA|Add2~67_combout\,
	cout => \FD|ULA|Add2~68\);

\FD|mux_Ula_Memoria|saida[22]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_Ula_Memoria|saida[22]~28_combout\ = (\UC|Equal3~12_combout\ & (\FD|RAM|ram~3052_combout\)) # (!\UC|Equal3~12_combout\ & (((\FD|UCULA|ALUctr[1]~4_combout\ & \FD|ULA|Add2~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3052_combout\,
	datab => \FD|UCULA|ALUctr[1]~4_combout\,
	datac => \FD|ULA|Add2~67_combout\,
	datad => \UC|Equal3~12_combout\,
	combout => \FD|mux_Ula_Memoria|saida[22]~28_combout\);

\FD|BR|bancoReg~316\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[22]~28_combout\,
	ena => \FD|BR|bancoReg~1172_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~316_q\);

\FD|BR|bancoReg~412\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[22]~28_combout\,
	ena => \FD|BR|bancoReg~1173_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~412_q\);

\FD|BR|bancoReg~348\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[22]~28_combout\,
	ena => \FD|BR|bancoReg~1174_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~348_q\);

\FD|BR|bancoReg~1141\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1141_combout\ = (\FD|ROM|memROM~3_combout\ & ((\FD|ROM|memROM~5_combout\ & (\FD|BR|bancoReg~412_q\)) # (!\FD|ROM|memROM~5_combout\ & ((\FD|BR|bancoReg~348_q\))))) # (!\FD|ROM|memROM~3_combout\ & (((\FD|ROM|memROM~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~3_combout\,
	datab => \FD|BR|bancoReg~412_q\,
	datac => \FD|ROM|memROM~5_combout\,
	datad => \FD|BR|bancoReg~348_q\,
	combout => \FD|BR|bancoReg~1141_combout\);

\FD|BR|bancoReg~380\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[22]~28_combout\,
	ena => \FD|BR|bancoReg~1175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~380_q\);

\FD|BR|bancoReg~1142\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1142_combout\ = (\FD|ROM|memROM~3_combout\ & (((\FD|BR|bancoReg~1141_combout\)))) # (!\FD|ROM|memROM~3_combout\ & ((\FD|BR|bancoReg~1141_combout\ & ((\FD|BR|bancoReg~380_q\))) # (!\FD|BR|bancoReg~1141_combout\ & (\FD|BR|bancoReg~316_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~316_q\,
	datab => \FD|ROM|memROM~3_combout\,
	datac => \FD|BR|bancoReg~1141_combout\,
	datad => \FD|BR|bancoReg~380_q\,
	combout => \FD|BR|bancoReg~1142_combout\);

\FD|BR|bancoReg~60\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[22]~28_combout\,
	ena => \FD|BR|bancoReg~1176_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~60_q\);

\FD|BR|bancoReg~1143\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1143_combout\ = (\FD|BR|bancoReg~60_q\ & (!\FD|ROM|memROM~3_combout\ & ((\FD|PC|data_s\(7)) # (!\FD|ROM|memROM~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~60_q\,
	datab => \FD|ROM|memROM~3_combout\,
	datac => \FD|PC|data_s\(7),
	datad => \FD|ROM|memROM~4_combout\,
	combout => \FD|BR|bancoReg~1143_combout\);

\FD|BR|saidaB[22]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|saidaB[22]~8_combout\ = (!\FD|BR|Equal1~2_combout\ & ((\FD|ROM|memROM~0_combout\ & (\FD|BR|bancoReg~1142_combout\)) # (!\FD|ROM|memROM~0_combout\ & ((\FD|BR|bancoReg~1143_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1142_combout\,
	datab => \FD|BR|bancoReg~1143_combout\,
	datac => \FD|ROM|memROM~0_combout\,
	datad => \FD|BR|Equal1~2_combout\,
	combout => \FD|BR|saidaB[22]~8_combout\);

\FD|mux_Banco_Ula|saida[22]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_Banco_Ula|saida[22]~34_combout\ = (\FD|BR|saidaB[22]~8_combout\ & !\UC|pontosDeControle[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|saidaB[22]~8_combout\,
	datad => \UC|pontosDeControle[8]~12_combout\,
	combout => \FD|mux_Banco_Ula|saida[22]~34_combout\);

\FD|ULA|Add2~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Add2~70_combout\ = (\FD|ULA|Add2~68\ & (\FD|mux_Banco_Ula|saida[23]~35_combout\ $ ((!\FD|UCULA|ALUctr[2]~3_combout\)))) # (!\FD|ULA|Add2~68\ & ((\FD|mux_Banco_Ula|saida[23]~35_combout\ $ (\FD|UCULA|ALUctr[2]~3_combout\)) # (GND)))
-- \FD|ULA|Add2~71\ = CARRY((\FD|mux_Banco_Ula|saida[23]~35_combout\ $ (!\FD|UCULA|ALUctr[2]~3_combout\)) # (!\FD|ULA|Add2~68\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Banco_Ula|saida[23]~35_combout\,
	datab => \FD|UCULA|ALUctr[2]~3_combout\,
	datad => VCC,
	cin => \FD|ULA|Add2~68\,
	combout => \FD|ULA|Add2~70_combout\,
	cout => \FD|ULA|Add2~71\);

\FD|mux_Ula_Memoria|saida[23]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_Ula_Memoria|saida[23]~29_combout\ = (\UC|Equal3~12_combout\ & (\FD|RAM|ram~3094_combout\)) # (!\UC|Equal3~12_combout\ & (((\FD|UCULA|ALUctr[1]~4_combout\ & \FD|ULA|Add2~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3094_combout\,
	datab => \FD|UCULA|ALUctr[1]~4_combout\,
	datac => \FD|ULA|Add2~70_combout\,
	datad => \UC|Equal3~12_combout\,
	combout => \FD|mux_Ula_Memoria|saida[23]~29_combout\);

\FD|BR|bancoReg~317\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[23]~29_combout\,
	ena => \FD|BR|bancoReg~1172_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~317_q\);

\FD|BR|bancoReg~413\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[23]~29_combout\,
	ena => \FD|BR|bancoReg~1173_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~413_q\);

\FD|BR|bancoReg~349\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[23]~29_combout\,
	ena => \FD|BR|bancoReg~1174_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~349_q\);

\FD|BR|bancoReg~1144\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1144_combout\ = (\FD|ROM|memROM~3_combout\ & ((\FD|ROM|memROM~5_combout\ & (\FD|BR|bancoReg~413_q\)) # (!\FD|ROM|memROM~5_combout\ & ((\FD|BR|bancoReg~349_q\))))) # (!\FD|ROM|memROM~3_combout\ & (((\FD|ROM|memROM~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~3_combout\,
	datab => \FD|BR|bancoReg~413_q\,
	datac => \FD|ROM|memROM~5_combout\,
	datad => \FD|BR|bancoReg~349_q\,
	combout => \FD|BR|bancoReg~1144_combout\);

\FD|BR|bancoReg~381\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[23]~29_combout\,
	ena => \FD|BR|bancoReg~1175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~381_q\);

\FD|BR|bancoReg~1145\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1145_combout\ = (\FD|ROM|memROM~3_combout\ & (((\FD|BR|bancoReg~1144_combout\)))) # (!\FD|ROM|memROM~3_combout\ & ((\FD|BR|bancoReg~1144_combout\ & ((\FD|BR|bancoReg~381_q\))) # (!\FD|BR|bancoReg~1144_combout\ & (\FD|BR|bancoReg~317_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~317_q\,
	datab => \FD|ROM|memROM~3_combout\,
	datac => \FD|BR|bancoReg~1144_combout\,
	datad => \FD|BR|bancoReg~381_q\,
	combout => \FD|BR|bancoReg~1145_combout\);

\FD|BR|bancoReg~61\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[23]~29_combout\,
	ena => \FD|BR|bancoReg~1176_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~61_q\);

\FD|BR|bancoReg~1146\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1146_combout\ = (\FD|BR|bancoReg~61_q\ & (!\FD|ROM|memROM~3_combout\ & ((\FD|PC|data_s\(7)) # (!\FD|ROM|memROM~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~61_q\,
	datab => \FD|ROM|memROM~3_combout\,
	datac => \FD|PC|data_s\(7),
	datad => \FD|ROM|memROM~4_combout\,
	combout => \FD|BR|bancoReg~1146_combout\);

\FD|BR|saidaB[23]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|saidaB[23]~9_combout\ = (!\FD|BR|Equal1~2_combout\ & ((\FD|ROM|memROM~0_combout\ & (\FD|BR|bancoReg~1145_combout\)) # (!\FD|ROM|memROM~0_combout\ & ((\FD|BR|bancoReg~1146_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1145_combout\,
	datab => \FD|BR|bancoReg~1146_combout\,
	datac => \FD|ROM|memROM~0_combout\,
	datad => \FD|BR|Equal1~2_combout\,
	combout => \FD|BR|saidaB[23]~9_combout\);

\FD|mux_Banco_Ula|saida[23]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_Banco_Ula|saida[23]~35_combout\ = (\FD|BR|saidaB[23]~9_combout\ & !\UC|pontosDeControle[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|saidaB[23]~9_combout\,
	datad => \UC|pontosDeControle[8]~12_combout\,
	combout => \FD|mux_Banco_Ula|saida[23]~35_combout\);

\FD|ULA|Add2~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Add2~73_combout\ = (\FD|ULA|Add2~71\ & ((\FD|mux_Banco_Ula|saida[24]~36_combout\ $ (\FD|UCULA|ALUctr[2]~3_combout\)))) # (!\FD|ULA|Add2~71\ & (\FD|mux_Banco_Ula|saida[24]~36_combout\ $ (\FD|UCULA|ALUctr[2]~3_combout\ $ (VCC))))
-- \FD|ULA|Add2~74\ = CARRY((!\FD|ULA|Add2~71\ & (\FD|mux_Banco_Ula|saida[24]~36_combout\ $ (\FD|UCULA|ALUctr[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Banco_Ula|saida[24]~36_combout\,
	datab => \FD|UCULA|ALUctr[2]~3_combout\,
	datad => VCC,
	cin => \FD|ULA|Add2~71\,
	combout => \FD|ULA|Add2~73_combout\,
	cout => \FD|ULA|Add2~74\);

\FD|mux_Ula_Memoria|saida[24]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_Ula_Memoria|saida[24]~30_combout\ = (\UC|Equal3~12_combout\ & (\FD|RAM|ram~3136_combout\)) # (!\UC|Equal3~12_combout\ & (((\FD|UCULA|ALUctr[1]~4_combout\ & \FD|ULA|Add2~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3136_combout\,
	datab => \FD|UCULA|ALUctr[1]~4_combout\,
	datac => \FD|ULA|Add2~73_combout\,
	datad => \UC|Equal3~12_combout\,
	combout => \FD|mux_Ula_Memoria|saida[24]~30_combout\);

\FD|BR|bancoReg~318\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[24]~30_combout\,
	ena => \FD|BR|bancoReg~1172_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~318_q\);

\FD|BR|bancoReg~414\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[24]~30_combout\,
	ena => \FD|BR|bancoReg~1173_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~414_q\);

\FD|BR|bancoReg~350\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[24]~30_combout\,
	ena => \FD|BR|bancoReg~1174_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~350_q\);

\FD|BR|bancoReg~1147\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1147_combout\ = (\FD|ROM|memROM~3_combout\ & ((\FD|ROM|memROM~5_combout\ & (\FD|BR|bancoReg~414_q\)) # (!\FD|ROM|memROM~5_combout\ & ((\FD|BR|bancoReg~350_q\))))) # (!\FD|ROM|memROM~3_combout\ & (((\FD|ROM|memROM~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~3_combout\,
	datab => \FD|BR|bancoReg~414_q\,
	datac => \FD|ROM|memROM~5_combout\,
	datad => \FD|BR|bancoReg~350_q\,
	combout => \FD|BR|bancoReg~1147_combout\);

\FD|BR|bancoReg~382\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[24]~30_combout\,
	ena => \FD|BR|bancoReg~1175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~382_q\);

\FD|BR|bancoReg~1148\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1148_combout\ = (\FD|ROM|memROM~3_combout\ & (((\FD|BR|bancoReg~1147_combout\)))) # (!\FD|ROM|memROM~3_combout\ & ((\FD|BR|bancoReg~1147_combout\ & ((\FD|BR|bancoReg~382_q\))) # (!\FD|BR|bancoReg~1147_combout\ & (\FD|BR|bancoReg~318_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~318_q\,
	datab => \FD|ROM|memROM~3_combout\,
	datac => \FD|BR|bancoReg~1147_combout\,
	datad => \FD|BR|bancoReg~382_q\,
	combout => \FD|BR|bancoReg~1148_combout\);

\FD|BR|bancoReg~62\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[24]~30_combout\,
	ena => \FD|BR|bancoReg~1176_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~62_q\);

\FD|BR|bancoReg~1149\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1149_combout\ = (\FD|BR|bancoReg~62_q\ & (!\FD|ROM|memROM~3_combout\ & ((\FD|PC|data_s\(7)) # (!\FD|ROM|memROM~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~62_q\,
	datab => \FD|ROM|memROM~3_combout\,
	datac => \FD|PC|data_s\(7),
	datad => \FD|ROM|memROM~4_combout\,
	combout => \FD|BR|bancoReg~1149_combout\);

\FD|BR|saidaB[24]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|saidaB[24]~10_combout\ = (!\FD|BR|Equal1~2_combout\ & ((\FD|ROM|memROM~0_combout\ & (\FD|BR|bancoReg~1148_combout\)) # (!\FD|ROM|memROM~0_combout\ & ((\FD|BR|bancoReg~1149_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1148_combout\,
	datab => \FD|BR|bancoReg~1149_combout\,
	datac => \FD|ROM|memROM~0_combout\,
	datad => \FD|BR|Equal1~2_combout\,
	combout => \FD|BR|saidaB[24]~10_combout\);

\FD|mux_Banco_Ula|saida[24]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_Banco_Ula|saida[24]~36_combout\ = (\FD|BR|saidaB[24]~10_combout\ & !\UC|pontosDeControle[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|saidaB[24]~10_combout\,
	datad => \UC|pontosDeControle[8]~12_combout\,
	combout => \FD|mux_Banco_Ula|saida[24]~36_combout\);

\FD|ULA|Add2~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Add2~76_combout\ = (\FD|ULA|Add2~74\ & (\FD|mux_Banco_Ula|saida[25]~37_combout\ $ ((!\FD|UCULA|ALUctr[2]~3_combout\)))) # (!\FD|ULA|Add2~74\ & ((\FD|mux_Banco_Ula|saida[25]~37_combout\ $ (\FD|UCULA|ALUctr[2]~3_combout\)) # (GND)))
-- \FD|ULA|Add2~77\ = CARRY((\FD|mux_Banco_Ula|saida[25]~37_combout\ $ (!\FD|UCULA|ALUctr[2]~3_combout\)) # (!\FD|ULA|Add2~74\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Banco_Ula|saida[25]~37_combout\,
	datab => \FD|UCULA|ALUctr[2]~3_combout\,
	datad => VCC,
	cin => \FD|ULA|Add2~74\,
	combout => \FD|ULA|Add2~76_combout\,
	cout => \FD|ULA|Add2~77\);

\FD|mux_Ula_Memoria|saida[25]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_Ula_Memoria|saida[25]~31_combout\ = (\UC|Equal3~12_combout\ & (\FD|RAM|ram~3178_combout\)) # (!\UC|Equal3~12_combout\ & (((\FD|UCULA|ALUctr[1]~4_combout\ & \FD|ULA|Add2~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3178_combout\,
	datab => \FD|UCULA|ALUctr[1]~4_combout\,
	datac => \FD|ULA|Add2~76_combout\,
	datad => \UC|Equal3~12_combout\,
	combout => \FD|mux_Ula_Memoria|saida[25]~31_combout\);

\FD|BR|bancoReg~319\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[25]~31_combout\,
	ena => \FD|BR|bancoReg~1172_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~319_q\);

\FD|BR|bancoReg~415\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[25]~31_combout\,
	ena => \FD|BR|bancoReg~1173_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~415_q\);

\FD|BR|bancoReg~351\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[25]~31_combout\,
	ena => \FD|BR|bancoReg~1174_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~351_q\);

\FD|BR|bancoReg~1150\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1150_combout\ = (\FD|ROM|memROM~3_combout\ & ((\FD|ROM|memROM~5_combout\ & (\FD|BR|bancoReg~415_q\)) # (!\FD|ROM|memROM~5_combout\ & ((\FD|BR|bancoReg~351_q\))))) # (!\FD|ROM|memROM~3_combout\ & (((\FD|ROM|memROM~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~3_combout\,
	datab => \FD|BR|bancoReg~415_q\,
	datac => \FD|ROM|memROM~5_combout\,
	datad => \FD|BR|bancoReg~351_q\,
	combout => \FD|BR|bancoReg~1150_combout\);

\FD|BR|bancoReg~383\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[25]~31_combout\,
	ena => \FD|BR|bancoReg~1175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~383_q\);

\FD|BR|bancoReg~1151\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1151_combout\ = (\FD|ROM|memROM~3_combout\ & (((\FD|BR|bancoReg~1150_combout\)))) # (!\FD|ROM|memROM~3_combout\ & ((\FD|BR|bancoReg~1150_combout\ & ((\FD|BR|bancoReg~383_q\))) # (!\FD|BR|bancoReg~1150_combout\ & (\FD|BR|bancoReg~319_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~319_q\,
	datab => \FD|ROM|memROM~3_combout\,
	datac => \FD|BR|bancoReg~1150_combout\,
	datad => \FD|BR|bancoReg~383_q\,
	combout => \FD|BR|bancoReg~1151_combout\);

\FD|BR|bancoReg~63\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[25]~31_combout\,
	ena => \FD|BR|bancoReg~1176_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~63_q\);

\FD|BR|bancoReg~1152\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1152_combout\ = (\FD|BR|bancoReg~63_q\ & (!\FD|ROM|memROM~3_combout\ & ((\FD|PC|data_s\(7)) # (!\FD|ROM|memROM~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~63_q\,
	datab => \FD|ROM|memROM~3_combout\,
	datac => \FD|PC|data_s\(7),
	datad => \FD|ROM|memROM~4_combout\,
	combout => \FD|BR|bancoReg~1152_combout\);

\FD|BR|saidaB[25]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|saidaB[25]~11_combout\ = (!\FD|BR|Equal1~2_combout\ & ((\FD|ROM|memROM~0_combout\ & (\FD|BR|bancoReg~1151_combout\)) # (!\FD|ROM|memROM~0_combout\ & ((\FD|BR|bancoReg~1152_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1151_combout\,
	datab => \FD|BR|bancoReg~1152_combout\,
	datac => \FD|ROM|memROM~0_combout\,
	datad => \FD|BR|Equal1~2_combout\,
	combout => \FD|BR|saidaB[25]~11_combout\);

\FD|mux_Banco_Ula|saida[25]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_Banco_Ula|saida[25]~37_combout\ = (\FD|BR|saidaB[25]~11_combout\ & !\UC|pontosDeControle[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|saidaB[25]~11_combout\,
	datad => \UC|pontosDeControle[8]~12_combout\,
	combout => \FD|mux_Banco_Ula|saida[25]~37_combout\);

\FD|ULA|Add2~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Add2~79_combout\ = (\FD|ULA|Add2~77\ & ((\FD|mux_Banco_Ula|saida[26]~38_combout\ $ (\FD|UCULA|ALUctr[2]~3_combout\)))) # (!\FD|ULA|Add2~77\ & (\FD|mux_Banco_Ula|saida[26]~38_combout\ $ (\FD|UCULA|ALUctr[2]~3_combout\ $ (VCC))))
-- \FD|ULA|Add2~80\ = CARRY((!\FD|ULA|Add2~77\ & (\FD|mux_Banco_Ula|saida[26]~38_combout\ $ (\FD|UCULA|ALUctr[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Banco_Ula|saida[26]~38_combout\,
	datab => \FD|UCULA|ALUctr[2]~3_combout\,
	datad => VCC,
	cin => \FD|ULA|Add2~77\,
	combout => \FD|ULA|Add2~79_combout\,
	cout => \FD|ULA|Add2~80\);

\FD|mux_Ula_Memoria|saida[26]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_Ula_Memoria|saida[26]~32_combout\ = (\UC|Equal3~12_combout\ & (\FD|RAM|ram~3220_combout\)) # (!\UC|Equal3~12_combout\ & (((\FD|UCULA|ALUctr[1]~4_combout\ & \FD|ULA|Add2~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3220_combout\,
	datab => \FD|UCULA|ALUctr[1]~4_combout\,
	datac => \FD|ULA|Add2~79_combout\,
	datad => \UC|Equal3~12_combout\,
	combout => \FD|mux_Ula_Memoria|saida[26]~32_combout\);

\FD|BR|bancoReg~320\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[26]~32_combout\,
	ena => \FD|BR|bancoReg~1172_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~320_q\);

\FD|BR|bancoReg~416\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[26]~32_combout\,
	ena => \FD|BR|bancoReg~1173_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~416_q\);

\FD|BR|bancoReg~352\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[26]~32_combout\,
	ena => \FD|BR|bancoReg~1174_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~352_q\);

\FD|BR|bancoReg~1153\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1153_combout\ = (\FD|ROM|memROM~3_combout\ & ((\FD|ROM|memROM~5_combout\ & (\FD|BR|bancoReg~416_q\)) # (!\FD|ROM|memROM~5_combout\ & ((\FD|BR|bancoReg~352_q\))))) # (!\FD|ROM|memROM~3_combout\ & (((\FD|ROM|memROM~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~3_combout\,
	datab => \FD|BR|bancoReg~416_q\,
	datac => \FD|ROM|memROM~5_combout\,
	datad => \FD|BR|bancoReg~352_q\,
	combout => \FD|BR|bancoReg~1153_combout\);

\FD|BR|bancoReg~384\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[26]~32_combout\,
	ena => \FD|BR|bancoReg~1175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~384_q\);

\FD|BR|bancoReg~1154\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1154_combout\ = (\FD|ROM|memROM~3_combout\ & (((\FD|BR|bancoReg~1153_combout\)))) # (!\FD|ROM|memROM~3_combout\ & ((\FD|BR|bancoReg~1153_combout\ & ((\FD|BR|bancoReg~384_q\))) # (!\FD|BR|bancoReg~1153_combout\ & (\FD|BR|bancoReg~320_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~320_q\,
	datab => \FD|ROM|memROM~3_combout\,
	datac => \FD|BR|bancoReg~1153_combout\,
	datad => \FD|BR|bancoReg~384_q\,
	combout => \FD|BR|bancoReg~1154_combout\);

\FD|BR|bancoReg~64\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[26]~32_combout\,
	ena => \FD|BR|bancoReg~1176_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~64_q\);

\FD|BR|bancoReg~1155\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1155_combout\ = (\FD|BR|bancoReg~64_q\ & (!\FD|ROM|memROM~3_combout\ & ((\FD|PC|data_s\(7)) # (!\FD|ROM|memROM~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~64_q\,
	datab => \FD|ROM|memROM~3_combout\,
	datac => \FD|PC|data_s\(7),
	datad => \FD|ROM|memROM~4_combout\,
	combout => \FD|BR|bancoReg~1155_combout\);

\FD|BR|saidaB[26]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|saidaB[26]~12_combout\ = (!\FD|BR|Equal1~2_combout\ & ((\FD|ROM|memROM~0_combout\ & (\FD|BR|bancoReg~1154_combout\)) # (!\FD|ROM|memROM~0_combout\ & ((\FD|BR|bancoReg~1155_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1154_combout\,
	datab => \FD|BR|bancoReg~1155_combout\,
	datac => \FD|ROM|memROM~0_combout\,
	datad => \FD|BR|Equal1~2_combout\,
	combout => \FD|BR|saidaB[26]~12_combout\);

\FD|mux_Banco_Ula|saida[26]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_Banco_Ula|saida[26]~38_combout\ = (\FD|BR|saidaB[26]~12_combout\ & !\UC|pontosDeControle[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|saidaB[26]~12_combout\,
	datad => \UC|pontosDeControle[8]~12_combout\,
	combout => \FD|mux_Banco_Ula|saida[26]~38_combout\);

\FD|ULA|Add2~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Add2~82_combout\ = (\FD|ULA|Add2~80\ & (\FD|mux_Banco_Ula|saida[27]~39_combout\ $ ((!\FD|UCULA|ALUctr[2]~3_combout\)))) # (!\FD|ULA|Add2~80\ & ((\FD|mux_Banco_Ula|saida[27]~39_combout\ $ (\FD|UCULA|ALUctr[2]~3_combout\)) # (GND)))
-- \FD|ULA|Add2~83\ = CARRY((\FD|mux_Banco_Ula|saida[27]~39_combout\ $ (!\FD|UCULA|ALUctr[2]~3_combout\)) # (!\FD|ULA|Add2~80\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Banco_Ula|saida[27]~39_combout\,
	datab => \FD|UCULA|ALUctr[2]~3_combout\,
	datad => VCC,
	cin => \FD|ULA|Add2~80\,
	combout => \FD|ULA|Add2~82_combout\,
	cout => \FD|ULA|Add2~83\);

\FD|mux_Ula_Memoria|saida[27]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_Ula_Memoria|saida[27]~33_combout\ = (\UC|Equal3~12_combout\ & (\FD|RAM|ram~3262_combout\)) # (!\UC|Equal3~12_combout\ & (((\FD|UCULA|ALUctr[1]~4_combout\ & \FD|ULA|Add2~82_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3262_combout\,
	datab => \FD|UCULA|ALUctr[1]~4_combout\,
	datac => \FD|ULA|Add2~82_combout\,
	datad => \UC|Equal3~12_combout\,
	combout => \FD|mux_Ula_Memoria|saida[27]~33_combout\);

\FD|BR|bancoReg~321\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[27]~33_combout\,
	ena => \FD|BR|bancoReg~1172_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~321_q\);

\FD|BR|bancoReg~417\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[27]~33_combout\,
	ena => \FD|BR|bancoReg~1173_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~417_q\);

\FD|BR|bancoReg~353\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[27]~33_combout\,
	ena => \FD|BR|bancoReg~1174_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~353_q\);

\FD|BR|bancoReg~1156\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1156_combout\ = (\FD|ROM|memROM~3_combout\ & ((\FD|ROM|memROM~5_combout\ & (\FD|BR|bancoReg~417_q\)) # (!\FD|ROM|memROM~5_combout\ & ((\FD|BR|bancoReg~353_q\))))) # (!\FD|ROM|memROM~3_combout\ & (((\FD|ROM|memROM~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~3_combout\,
	datab => \FD|BR|bancoReg~417_q\,
	datac => \FD|ROM|memROM~5_combout\,
	datad => \FD|BR|bancoReg~353_q\,
	combout => \FD|BR|bancoReg~1156_combout\);

\FD|BR|bancoReg~385\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[27]~33_combout\,
	ena => \FD|BR|bancoReg~1175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~385_q\);

\FD|BR|bancoReg~1157\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1157_combout\ = (\FD|ROM|memROM~3_combout\ & (((\FD|BR|bancoReg~1156_combout\)))) # (!\FD|ROM|memROM~3_combout\ & ((\FD|BR|bancoReg~1156_combout\ & ((\FD|BR|bancoReg~385_q\))) # (!\FD|BR|bancoReg~1156_combout\ & (\FD|BR|bancoReg~321_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~321_q\,
	datab => \FD|ROM|memROM~3_combout\,
	datac => \FD|BR|bancoReg~1156_combout\,
	datad => \FD|BR|bancoReg~385_q\,
	combout => \FD|BR|bancoReg~1157_combout\);

\FD|BR|bancoReg~65\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[27]~33_combout\,
	ena => \FD|BR|bancoReg~1176_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~65_q\);

\FD|BR|bancoReg~1158\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1158_combout\ = (\FD|BR|bancoReg~65_q\ & (!\FD|ROM|memROM~3_combout\ & ((\FD|PC|data_s\(7)) # (!\FD|ROM|memROM~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~65_q\,
	datab => \FD|ROM|memROM~3_combout\,
	datac => \FD|PC|data_s\(7),
	datad => \FD|ROM|memROM~4_combout\,
	combout => \FD|BR|bancoReg~1158_combout\);

\FD|BR|saidaB[27]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|saidaB[27]~13_combout\ = (!\FD|BR|Equal1~2_combout\ & ((\FD|ROM|memROM~0_combout\ & (\FD|BR|bancoReg~1157_combout\)) # (!\FD|ROM|memROM~0_combout\ & ((\FD|BR|bancoReg~1158_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1157_combout\,
	datab => \FD|BR|bancoReg~1158_combout\,
	datac => \FD|ROM|memROM~0_combout\,
	datad => \FD|BR|Equal1~2_combout\,
	combout => \FD|BR|saidaB[27]~13_combout\);

\FD|mux_Banco_Ula|saida[27]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_Banco_Ula|saida[27]~39_combout\ = (\FD|BR|saidaB[27]~13_combout\ & !\UC|pontosDeControle[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|saidaB[27]~13_combout\,
	datad => \UC|pontosDeControle[8]~12_combout\,
	combout => \FD|mux_Banco_Ula|saida[27]~39_combout\);

\FD|ULA|Add2~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Add2~85_combout\ = (\FD|ULA|Add2~83\ & ((\FD|mux_Banco_Ula|saida[28]~40_combout\ $ (\FD|UCULA|ALUctr[2]~3_combout\)))) # (!\FD|ULA|Add2~83\ & (\FD|mux_Banco_Ula|saida[28]~40_combout\ $ (\FD|UCULA|ALUctr[2]~3_combout\ $ (VCC))))
-- \FD|ULA|Add2~86\ = CARRY((!\FD|ULA|Add2~83\ & (\FD|mux_Banco_Ula|saida[28]~40_combout\ $ (\FD|UCULA|ALUctr[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Banco_Ula|saida[28]~40_combout\,
	datab => \FD|UCULA|ALUctr[2]~3_combout\,
	datad => VCC,
	cin => \FD|ULA|Add2~83\,
	combout => \FD|ULA|Add2~85_combout\,
	cout => \FD|ULA|Add2~86\);

\FD|mux_Ula_Memoria|saida[28]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_Ula_Memoria|saida[28]~34_combout\ = (\UC|Equal3~12_combout\ & (\FD|RAM|ram~3304_combout\)) # (!\UC|Equal3~12_combout\ & (((\FD|UCULA|ALUctr[1]~4_combout\ & \FD|ULA|Add2~85_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3304_combout\,
	datab => \FD|UCULA|ALUctr[1]~4_combout\,
	datac => \FD|ULA|Add2~85_combout\,
	datad => \UC|Equal3~12_combout\,
	combout => \FD|mux_Ula_Memoria|saida[28]~34_combout\);

\FD|BR|bancoReg~322\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[28]~34_combout\,
	ena => \FD|BR|bancoReg~1172_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~322_q\);

\FD|BR|bancoReg~418\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[28]~34_combout\,
	ena => \FD|BR|bancoReg~1173_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~418_q\);

\FD|BR|bancoReg~354\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[28]~34_combout\,
	ena => \FD|BR|bancoReg~1174_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~354_q\);

\FD|BR|bancoReg~1159\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1159_combout\ = (\FD|ROM|memROM~3_combout\ & ((\FD|ROM|memROM~5_combout\ & (\FD|BR|bancoReg~418_q\)) # (!\FD|ROM|memROM~5_combout\ & ((\FD|BR|bancoReg~354_q\))))) # (!\FD|ROM|memROM~3_combout\ & (((\FD|ROM|memROM~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~3_combout\,
	datab => \FD|BR|bancoReg~418_q\,
	datac => \FD|ROM|memROM~5_combout\,
	datad => \FD|BR|bancoReg~354_q\,
	combout => \FD|BR|bancoReg~1159_combout\);

\FD|BR|bancoReg~386\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[28]~34_combout\,
	ena => \FD|BR|bancoReg~1175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~386_q\);

\FD|BR|bancoReg~1160\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1160_combout\ = (\FD|ROM|memROM~3_combout\ & (((\FD|BR|bancoReg~1159_combout\)))) # (!\FD|ROM|memROM~3_combout\ & ((\FD|BR|bancoReg~1159_combout\ & ((\FD|BR|bancoReg~386_q\))) # (!\FD|BR|bancoReg~1159_combout\ & (\FD|BR|bancoReg~322_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~322_q\,
	datab => \FD|ROM|memROM~3_combout\,
	datac => \FD|BR|bancoReg~1159_combout\,
	datad => \FD|BR|bancoReg~386_q\,
	combout => \FD|BR|bancoReg~1160_combout\);

\FD|BR|bancoReg~66\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[28]~34_combout\,
	ena => \FD|BR|bancoReg~1176_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~66_q\);

\FD|BR|bancoReg~1161\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1161_combout\ = (\FD|BR|bancoReg~66_q\ & (!\FD|ROM|memROM~3_combout\ & ((\FD|PC|data_s\(7)) # (!\FD|ROM|memROM~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~66_q\,
	datab => \FD|ROM|memROM~3_combout\,
	datac => \FD|PC|data_s\(7),
	datad => \FD|ROM|memROM~4_combout\,
	combout => \FD|BR|bancoReg~1161_combout\);

\FD|BR|saidaB[28]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|saidaB[28]~14_combout\ = (!\FD|BR|Equal1~2_combout\ & ((\FD|ROM|memROM~0_combout\ & (\FD|BR|bancoReg~1160_combout\)) # (!\FD|ROM|memROM~0_combout\ & ((\FD|BR|bancoReg~1161_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1160_combout\,
	datab => \FD|BR|bancoReg~1161_combout\,
	datac => \FD|ROM|memROM~0_combout\,
	datad => \FD|BR|Equal1~2_combout\,
	combout => \FD|BR|saidaB[28]~14_combout\);

\FD|mux_Banco_Ula|saida[28]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_Banco_Ula|saida[28]~40_combout\ = (\FD|BR|saidaB[28]~14_combout\ & !\UC|pontosDeControle[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|saidaB[28]~14_combout\,
	datad => \UC|pontosDeControle[8]~12_combout\,
	combout => \FD|mux_Banco_Ula|saida[28]~40_combout\);

\FD|ULA|Add2~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Add2~88_combout\ = (\FD|ULA|Add2~86\ & (\FD|mux_Banco_Ula|saida[29]~41_combout\ $ ((!\FD|UCULA|ALUctr[2]~3_combout\)))) # (!\FD|ULA|Add2~86\ & ((\FD|mux_Banco_Ula|saida[29]~41_combout\ $ (\FD|UCULA|ALUctr[2]~3_combout\)) # (GND)))
-- \FD|ULA|Add2~89\ = CARRY((\FD|mux_Banco_Ula|saida[29]~41_combout\ $ (!\FD|UCULA|ALUctr[2]~3_combout\)) # (!\FD|ULA|Add2~86\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Banco_Ula|saida[29]~41_combout\,
	datab => \FD|UCULA|ALUctr[2]~3_combout\,
	datad => VCC,
	cin => \FD|ULA|Add2~86\,
	combout => \FD|ULA|Add2~88_combout\,
	cout => \FD|ULA|Add2~89\);

\FD|mux_Ula_Memoria|saida[29]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_Ula_Memoria|saida[29]~35_combout\ = (\UC|Equal3~12_combout\ & (\FD|RAM|ram~3346_combout\)) # (!\UC|Equal3~12_combout\ & (((\FD|UCULA|ALUctr[1]~4_combout\ & \FD|ULA|Add2~88_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3346_combout\,
	datab => \FD|UCULA|ALUctr[1]~4_combout\,
	datac => \FD|ULA|Add2~88_combout\,
	datad => \UC|Equal3~12_combout\,
	combout => \FD|mux_Ula_Memoria|saida[29]~35_combout\);

\FD|BR|bancoReg~323\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[29]~35_combout\,
	ena => \FD|BR|bancoReg~1172_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~323_q\);

\FD|BR|bancoReg~419\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[29]~35_combout\,
	ena => \FD|BR|bancoReg~1173_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~419_q\);

\FD|BR|bancoReg~355\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[29]~35_combout\,
	ena => \FD|BR|bancoReg~1174_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~355_q\);

\FD|BR|bancoReg~1162\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1162_combout\ = (\FD|ROM|memROM~3_combout\ & ((\FD|ROM|memROM~5_combout\ & (\FD|BR|bancoReg~419_q\)) # (!\FD|ROM|memROM~5_combout\ & ((\FD|BR|bancoReg~355_q\))))) # (!\FD|ROM|memROM~3_combout\ & (((\FD|ROM|memROM~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~3_combout\,
	datab => \FD|BR|bancoReg~419_q\,
	datac => \FD|ROM|memROM~5_combout\,
	datad => \FD|BR|bancoReg~355_q\,
	combout => \FD|BR|bancoReg~1162_combout\);

\FD|BR|bancoReg~387\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[29]~35_combout\,
	ena => \FD|BR|bancoReg~1175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~387_q\);

\FD|BR|bancoReg~1163\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1163_combout\ = (\FD|ROM|memROM~3_combout\ & (((\FD|BR|bancoReg~1162_combout\)))) # (!\FD|ROM|memROM~3_combout\ & ((\FD|BR|bancoReg~1162_combout\ & ((\FD|BR|bancoReg~387_q\))) # (!\FD|BR|bancoReg~1162_combout\ & (\FD|BR|bancoReg~323_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~323_q\,
	datab => \FD|ROM|memROM~3_combout\,
	datac => \FD|BR|bancoReg~1162_combout\,
	datad => \FD|BR|bancoReg~387_q\,
	combout => \FD|BR|bancoReg~1163_combout\);

\FD|BR|bancoReg~67\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[29]~35_combout\,
	ena => \FD|BR|bancoReg~1176_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~67_q\);

\FD|BR|bancoReg~1164\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1164_combout\ = (\FD|BR|bancoReg~67_q\ & (!\FD|ROM|memROM~3_combout\ & ((\FD|PC|data_s\(7)) # (!\FD|ROM|memROM~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~67_q\,
	datab => \FD|ROM|memROM~3_combout\,
	datac => \FD|PC|data_s\(7),
	datad => \FD|ROM|memROM~4_combout\,
	combout => \FD|BR|bancoReg~1164_combout\);

\FD|BR|saidaB[29]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|saidaB[29]~15_combout\ = (!\FD|BR|Equal1~2_combout\ & ((\FD|ROM|memROM~0_combout\ & (\FD|BR|bancoReg~1163_combout\)) # (!\FD|ROM|memROM~0_combout\ & ((\FD|BR|bancoReg~1164_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1163_combout\,
	datab => \FD|BR|bancoReg~1164_combout\,
	datac => \FD|ROM|memROM~0_combout\,
	datad => \FD|BR|Equal1~2_combout\,
	combout => \FD|BR|saidaB[29]~15_combout\);

\FD|mux_Banco_Ula|saida[29]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_Banco_Ula|saida[29]~41_combout\ = (\FD|BR|saidaB[29]~15_combout\ & !\UC|pontosDeControle[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|saidaB[29]~15_combout\,
	datad => \UC|pontosDeControle[8]~12_combout\,
	combout => \FD|mux_Banco_Ula|saida[29]~41_combout\);

\FD|mux_Banco_Ula|saida[0]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_Banco_Ula|saida[0]~44_combout\ = (\UC|pontosDeControle[8]~12_combout\ & (\FD|ROM|memROM~7_combout\)) # (!\UC|pontosDeControle[8]~12_combout\ & ((\FD|BR|saidaB[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~7_combout\,
	datab => \FD|BR|saidaB[0]~0_combout\,
	datad => \UC|pontosDeControle[8]~12_combout\,
	combout => \FD|mux_Banco_Ula|saida[0]~44_combout\);

\FD|ULA|sub[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|sub[0]~1_cout\ = CARRY(!\FD|mux_Banco_Ula|saida[0]~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Banco_Ula|saida[0]~44_combout\,
	datad => VCC,
	cout => \FD|ULA|sub[0]~1_cout\);

\FD|ULA|sub[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|sub[1]~2_combout\ = (\FD|mux_Banco_Ula|saida[1]~3_combout\ & ((\FD|ULA|sub[0]~1_cout\) # (GND))) # (!\FD|mux_Banco_Ula|saida[1]~3_combout\ & (!\FD|ULA|sub[0]~1_cout\))
-- \FD|ULA|sub[1]~3\ = CARRY((\FD|mux_Banco_Ula|saida[1]~3_combout\) # (!\FD|ULA|sub[0]~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Banco_Ula|saida[1]~3_combout\,
	datad => VCC,
	cin => \FD|ULA|sub[0]~1_cout\,
	combout => \FD|ULA|sub[1]~2_combout\,
	cout => \FD|ULA|sub[1]~3\);

\FD|ULA|sub[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|sub[2]~4_combout\ = (\FD|mux_Banco_Ula|saida[2]~4_combout\ & (!\FD|ULA|sub[1]~3\ & VCC)) # (!\FD|mux_Banco_Ula|saida[2]~4_combout\ & (\FD|ULA|sub[1]~3\ $ (GND)))
-- \FD|ULA|sub[2]~5\ = CARRY((!\FD|mux_Banco_Ula|saida[2]~4_combout\ & !\FD|ULA|sub[1]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Banco_Ula|saida[2]~4_combout\,
	datad => VCC,
	cin => \FD|ULA|sub[1]~3\,
	combout => \FD|ULA|sub[2]~4_combout\,
	cout => \FD|ULA|sub[2]~5\);

\FD|ULA|sub[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|sub[3]~6_combout\ = (\FD|mux_Banco_Ula|saida[3]~6_combout\ & ((\FD|ULA|sub[2]~5\) # (GND))) # (!\FD|mux_Banco_Ula|saida[3]~6_combout\ & (!\FD|ULA|sub[2]~5\))
-- \FD|ULA|sub[3]~7\ = CARRY((\FD|mux_Banco_Ula|saida[3]~6_combout\) # (!\FD|ULA|sub[2]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Banco_Ula|saida[3]~6_combout\,
	datad => VCC,
	cin => \FD|ULA|sub[2]~5\,
	combout => \FD|ULA|sub[3]~6_combout\,
	cout => \FD|ULA|sub[3]~7\);

\FD|ULA|sub[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|sub[4]~8_combout\ = (\FD|mux_Banco_Ula|saida[4]~8_combout\ & (!\FD|ULA|sub[3]~7\ & VCC)) # (!\FD|mux_Banco_Ula|saida[4]~8_combout\ & (\FD|ULA|sub[3]~7\ $ (GND)))
-- \FD|ULA|sub[4]~9\ = CARRY((!\FD|mux_Banco_Ula|saida[4]~8_combout\ & !\FD|ULA|sub[3]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Banco_Ula|saida[4]~8_combout\,
	datad => VCC,
	cin => \FD|ULA|sub[3]~7\,
	combout => \FD|ULA|sub[4]~8_combout\,
	cout => \FD|ULA|sub[4]~9\);

\FD|ULA|sub[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|sub[5]~10_combout\ = (\FD|mux_Banco_Ula|saida[5]~45_combout\ & ((\FD|ULA|sub[4]~9\) # (GND))) # (!\FD|mux_Banco_Ula|saida[5]~45_combout\ & (!\FD|ULA|sub[4]~9\))
-- \FD|ULA|sub[5]~11\ = CARRY((\FD|mux_Banco_Ula|saida[5]~45_combout\) # (!\FD|ULA|sub[4]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Banco_Ula|saida[5]~45_combout\,
	datad => VCC,
	cin => \FD|ULA|sub[4]~9\,
	combout => \FD|ULA|sub[5]~10_combout\,
	cout => \FD|ULA|sub[5]~11\);

\FD|ULA|sub[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|sub[6]~12_combout\ = (\FD|mux_Banco_Ula|saida[6]~11_combout\ & (!\FD|ULA|sub[5]~11\ & VCC)) # (!\FD|mux_Banco_Ula|saida[6]~11_combout\ & (\FD|ULA|sub[5]~11\ $ (GND)))
-- \FD|ULA|sub[6]~13\ = CARRY((!\FD|mux_Banco_Ula|saida[6]~11_combout\ & !\FD|ULA|sub[5]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Banco_Ula|saida[6]~11_combout\,
	datad => VCC,
	cin => \FD|ULA|sub[5]~11\,
	combout => \FD|ULA|sub[6]~12_combout\,
	cout => \FD|ULA|sub[6]~13\);

\FD|ULA|sub[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|sub[7]~14_combout\ = (\FD|mux_Banco_Ula|saida[7]~13_combout\ & ((\FD|ULA|sub[6]~13\) # (GND))) # (!\FD|mux_Banco_Ula|saida[7]~13_combout\ & (!\FD|ULA|sub[6]~13\))
-- \FD|ULA|sub[7]~15\ = CARRY((\FD|mux_Banco_Ula|saida[7]~13_combout\) # (!\FD|ULA|sub[6]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Banco_Ula|saida[7]~13_combout\,
	datad => VCC,
	cin => \FD|ULA|sub[6]~13\,
	combout => \FD|ULA|sub[7]~14_combout\,
	cout => \FD|ULA|sub[7]~15\);

\FD|ULA|sub[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|sub[8]~16_combout\ = (\FD|mux_Banco_Ula|saida[8]~15_combout\ & (!\FD|ULA|sub[7]~15\ & VCC)) # (!\FD|mux_Banco_Ula|saida[8]~15_combout\ & (\FD|ULA|sub[7]~15\ $ (GND)))
-- \FD|ULA|sub[8]~17\ = CARRY((!\FD|mux_Banco_Ula|saida[8]~15_combout\ & !\FD|ULA|sub[7]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Banco_Ula|saida[8]~15_combout\,
	datad => VCC,
	cin => \FD|ULA|sub[7]~15\,
	combout => \FD|ULA|sub[8]~16_combout\,
	cout => \FD|ULA|sub[8]~17\);

\FD|ULA|sub[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|sub[9]~18_combout\ = (\FD|mux_Banco_Ula|saida[9]~17_combout\ & ((\FD|ULA|sub[8]~17\) # (GND))) # (!\FD|mux_Banco_Ula|saida[9]~17_combout\ & (!\FD|ULA|sub[8]~17\))
-- \FD|ULA|sub[9]~19\ = CARRY((\FD|mux_Banco_Ula|saida[9]~17_combout\) # (!\FD|ULA|sub[8]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Banco_Ula|saida[9]~17_combout\,
	datad => VCC,
	cin => \FD|ULA|sub[8]~17\,
	combout => \FD|ULA|sub[9]~18_combout\,
	cout => \FD|ULA|sub[9]~19\);

\FD|ULA|sub[10]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|sub[10]~20_combout\ = (\FD|mux_Banco_Ula|saida[10]~19_combout\ & (!\FD|ULA|sub[9]~19\ & VCC)) # (!\FD|mux_Banco_Ula|saida[10]~19_combout\ & (\FD|ULA|sub[9]~19\ $ (GND)))
-- \FD|ULA|sub[10]~21\ = CARRY((!\FD|mux_Banco_Ula|saida[10]~19_combout\ & !\FD|ULA|sub[9]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Banco_Ula|saida[10]~19_combout\,
	datad => VCC,
	cin => \FD|ULA|sub[9]~19\,
	combout => \FD|ULA|sub[10]~20_combout\,
	cout => \FD|ULA|sub[10]~21\);

\FD|ULA|sub[11]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|sub[11]~22_combout\ = (\FD|mux_Banco_Ula|saida[11]~21_combout\ & ((\FD|ULA|sub[10]~21\) # (GND))) # (!\FD|mux_Banco_Ula|saida[11]~21_combout\ & (!\FD|ULA|sub[10]~21\))
-- \FD|ULA|sub[11]~23\ = CARRY((\FD|mux_Banco_Ula|saida[11]~21_combout\) # (!\FD|ULA|sub[10]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Banco_Ula|saida[11]~21_combout\,
	datad => VCC,
	cin => \FD|ULA|sub[10]~21\,
	combout => \FD|ULA|sub[11]~22_combout\,
	cout => \FD|ULA|sub[11]~23\);

\FD|ULA|sub[12]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|sub[12]~24_combout\ = (\FD|mux_Banco_Ula|saida[12]~23_combout\ & (!\FD|ULA|sub[11]~23\ & VCC)) # (!\FD|mux_Banco_Ula|saida[12]~23_combout\ & (\FD|ULA|sub[11]~23\ $ (GND)))
-- \FD|ULA|sub[12]~25\ = CARRY((!\FD|mux_Banco_Ula|saida[12]~23_combout\ & !\FD|ULA|sub[11]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Banco_Ula|saida[12]~23_combout\,
	datad => VCC,
	cin => \FD|ULA|sub[11]~23\,
	combout => \FD|ULA|sub[12]~24_combout\,
	cout => \FD|ULA|sub[12]~25\);

\FD|ULA|sub[13]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|sub[13]~26_combout\ = (\FD|mux_Banco_Ula|saida[13]~24_combout\ & ((\FD|ULA|sub[12]~25\) # (GND))) # (!\FD|mux_Banco_Ula|saida[13]~24_combout\ & (!\FD|ULA|sub[12]~25\))
-- \FD|ULA|sub[13]~27\ = CARRY((\FD|mux_Banco_Ula|saida[13]~24_combout\) # (!\FD|ULA|sub[12]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Banco_Ula|saida[13]~24_combout\,
	datad => VCC,
	cin => \FD|ULA|sub[12]~25\,
	combout => \FD|ULA|sub[13]~26_combout\,
	cout => \FD|ULA|sub[13]~27\);

\FD|ULA|sub[14]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|sub[14]~28_combout\ = (\FD|mux_Banco_Ula|saida[14]~26_combout\ & (!\FD|ULA|sub[13]~27\ & VCC)) # (!\FD|mux_Banco_Ula|saida[14]~26_combout\ & (\FD|ULA|sub[13]~27\ $ (GND)))
-- \FD|ULA|sub[14]~29\ = CARRY((!\FD|mux_Banco_Ula|saida[14]~26_combout\ & !\FD|ULA|sub[13]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Banco_Ula|saida[14]~26_combout\,
	datad => VCC,
	cin => \FD|ULA|sub[13]~27\,
	combout => \FD|ULA|sub[14]~28_combout\,
	cout => \FD|ULA|sub[14]~29\);

\FD|ULA|sub[15]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|sub[15]~30_combout\ = (\FD|mux_Banco_Ula|saida[15]~27_combout\ & ((\FD|ULA|sub[14]~29\) # (GND))) # (!\FD|mux_Banco_Ula|saida[15]~27_combout\ & (!\FD|ULA|sub[14]~29\))
-- \FD|ULA|sub[15]~31\ = CARRY((\FD|mux_Banco_Ula|saida[15]~27_combout\) # (!\FD|ULA|sub[14]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Banco_Ula|saida[15]~27_combout\,
	datad => VCC,
	cin => \FD|ULA|sub[14]~29\,
	combout => \FD|ULA|sub[15]~30_combout\,
	cout => \FD|ULA|sub[15]~31\);

\FD|ULA|sub[16]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|sub[16]~32_combout\ = (\FD|mux_Banco_Ula|saida[16]~28_combout\ & (!\FD|ULA|sub[15]~31\ & VCC)) # (!\FD|mux_Banco_Ula|saida[16]~28_combout\ & (\FD|ULA|sub[15]~31\ $ (GND)))
-- \FD|ULA|sub[16]~33\ = CARRY((!\FD|mux_Banco_Ula|saida[16]~28_combout\ & !\FD|ULA|sub[15]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Banco_Ula|saida[16]~28_combout\,
	datad => VCC,
	cin => \FD|ULA|sub[15]~31\,
	combout => \FD|ULA|sub[16]~32_combout\,
	cout => \FD|ULA|sub[16]~33\);

\FD|ULA|sub[17]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|sub[17]~34_combout\ = (\FD|mux_Banco_Ula|saida[17]~29_combout\ & ((\FD|ULA|sub[16]~33\) # (GND))) # (!\FD|mux_Banco_Ula|saida[17]~29_combout\ & (!\FD|ULA|sub[16]~33\))
-- \FD|ULA|sub[17]~35\ = CARRY((\FD|mux_Banco_Ula|saida[17]~29_combout\) # (!\FD|ULA|sub[16]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Banco_Ula|saida[17]~29_combout\,
	datad => VCC,
	cin => \FD|ULA|sub[16]~33\,
	combout => \FD|ULA|sub[17]~34_combout\,
	cout => \FD|ULA|sub[17]~35\);

\FD|ULA|sub[18]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|sub[18]~36_combout\ = (\FD|mux_Banco_Ula|saida[18]~30_combout\ & (!\FD|ULA|sub[17]~35\ & VCC)) # (!\FD|mux_Banco_Ula|saida[18]~30_combout\ & (\FD|ULA|sub[17]~35\ $ (GND)))
-- \FD|ULA|sub[18]~37\ = CARRY((!\FD|mux_Banco_Ula|saida[18]~30_combout\ & !\FD|ULA|sub[17]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Banco_Ula|saida[18]~30_combout\,
	datad => VCC,
	cin => \FD|ULA|sub[17]~35\,
	combout => \FD|ULA|sub[18]~36_combout\,
	cout => \FD|ULA|sub[18]~37\);

\FD|ULA|sub[19]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|sub[19]~38_combout\ = (\FD|mux_Banco_Ula|saida[19]~31_combout\ & ((\FD|ULA|sub[18]~37\) # (GND))) # (!\FD|mux_Banco_Ula|saida[19]~31_combout\ & (!\FD|ULA|sub[18]~37\))
-- \FD|ULA|sub[19]~39\ = CARRY((\FD|mux_Banco_Ula|saida[19]~31_combout\) # (!\FD|ULA|sub[18]~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Banco_Ula|saida[19]~31_combout\,
	datad => VCC,
	cin => \FD|ULA|sub[18]~37\,
	combout => \FD|ULA|sub[19]~38_combout\,
	cout => \FD|ULA|sub[19]~39\);

\FD|ULA|sub[20]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|sub[20]~40_combout\ = (\FD|mux_Banco_Ula|saida[20]~32_combout\ & (!\FD|ULA|sub[19]~39\ & VCC)) # (!\FD|mux_Banco_Ula|saida[20]~32_combout\ & (\FD|ULA|sub[19]~39\ $ (GND)))
-- \FD|ULA|sub[20]~41\ = CARRY((!\FD|mux_Banco_Ula|saida[20]~32_combout\ & !\FD|ULA|sub[19]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Banco_Ula|saida[20]~32_combout\,
	datad => VCC,
	cin => \FD|ULA|sub[19]~39\,
	combout => \FD|ULA|sub[20]~40_combout\,
	cout => \FD|ULA|sub[20]~41\);

\FD|ULA|sub[21]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|sub[21]~42_combout\ = (\FD|mux_Banco_Ula|saida[21]~33_combout\ & ((\FD|ULA|sub[20]~41\) # (GND))) # (!\FD|mux_Banco_Ula|saida[21]~33_combout\ & (!\FD|ULA|sub[20]~41\))
-- \FD|ULA|sub[21]~43\ = CARRY((\FD|mux_Banco_Ula|saida[21]~33_combout\) # (!\FD|ULA|sub[20]~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Banco_Ula|saida[21]~33_combout\,
	datad => VCC,
	cin => \FD|ULA|sub[20]~41\,
	combout => \FD|ULA|sub[21]~42_combout\,
	cout => \FD|ULA|sub[21]~43\);

\FD|ULA|sub[22]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|sub[22]~44_combout\ = (\FD|mux_Banco_Ula|saida[22]~34_combout\ & (!\FD|ULA|sub[21]~43\ & VCC)) # (!\FD|mux_Banco_Ula|saida[22]~34_combout\ & (\FD|ULA|sub[21]~43\ $ (GND)))
-- \FD|ULA|sub[22]~45\ = CARRY((!\FD|mux_Banco_Ula|saida[22]~34_combout\ & !\FD|ULA|sub[21]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Banco_Ula|saida[22]~34_combout\,
	datad => VCC,
	cin => \FD|ULA|sub[21]~43\,
	combout => \FD|ULA|sub[22]~44_combout\,
	cout => \FD|ULA|sub[22]~45\);

\FD|ULA|sub[23]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|sub[23]~46_combout\ = (\FD|mux_Banco_Ula|saida[23]~35_combout\ & ((\FD|ULA|sub[22]~45\) # (GND))) # (!\FD|mux_Banco_Ula|saida[23]~35_combout\ & (!\FD|ULA|sub[22]~45\))
-- \FD|ULA|sub[23]~47\ = CARRY((\FD|mux_Banco_Ula|saida[23]~35_combout\) # (!\FD|ULA|sub[22]~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Banco_Ula|saida[23]~35_combout\,
	datad => VCC,
	cin => \FD|ULA|sub[22]~45\,
	combout => \FD|ULA|sub[23]~46_combout\,
	cout => \FD|ULA|sub[23]~47\);

\FD|ULA|sub[24]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|sub[24]~48_combout\ = (\FD|mux_Banco_Ula|saida[24]~36_combout\ & (!\FD|ULA|sub[23]~47\ & VCC)) # (!\FD|mux_Banco_Ula|saida[24]~36_combout\ & (\FD|ULA|sub[23]~47\ $ (GND)))
-- \FD|ULA|sub[24]~49\ = CARRY((!\FD|mux_Banco_Ula|saida[24]~36_combout\ & !\FD|ULA|sub[23]~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Banco_Ula|saida[24]~36_combout\,
	datad => VCC,
	cin => \FD|ULA|sub[23]~47\,
	combout => \FD|ULA|sub[24]~48_combout\,
	cout => \FD|ULA|sub[24]~49\);

\FD|ULA|sub[25]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|sub[25]~50_combout\ = (\FD|mux_Banco_Ula|saida[25]~37_combout\ & ((\FD|ULA|sub[24]~49\) # (GND))) # (!\FD|mux_Banco_Ula|saida[25]~37_combout\ & (!\FD|ULA|sub[24]~49\))
-- \FD|ULA|sub[25]~51\ = CARRY((\FD|mux_Banco_Ula|saida[25]~37_combout\) # (!\FD|ULA|sub[24]~49\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Banco_Ula|saida[25]~37_combout\,
	datad => VCC,
	cin => \FD|ULA|sub[24]~49\,
	combout => \FD|ULA|sub[25]~50_combout\,
	cout => \FD|ULA|sub[25]~51\);

\FD|ULA|sub[26]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|sub[26]~52_combout\ = (\FD|mux_Banco_Ula|saida[26]~38_combout\ & (!\FD|ULA|sub[25]~51\ & VCC)) # (!\FD|mux_Banco_Ula|saida[26]~38_combout\ & (\FD|ULA|sub[25]~51\ $ (GND)))
-- \FD|ULA|sub[26]~53\ = CARRY((!\FD|mux_Banco_Ula|saida[26]~38_combout\ & !\FD|ULA|sub[25]~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Banco_Ula|saida[26]~38_combout\,
	datad => VCC,
	cin => \FD|ULA|sub[25]~51\,
	combout => \FD|ULA|sub[26]~52_combout\,
	cout => \FD|ULA|sub[26]~53\);

\FD|ULA|sub[27]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|sub[27]~54_combout\ = (\FD|mux_Banco_Ula|saida[27]~39_combout\ & ((\FD|ULA|sub[26]~53\) # (GND))) # (!\FD|mux_Banco_Ula|saida[27]~39_combout\ & (!\FD|ULA|sub[26]~53\))
-- \FD|ULA|sub[27]~55\ = CARRY((\FD|mux_Banco_Ula|saida[27]~39_combout\) # (!\FD|ULA|sub[26]~53\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Banco_Ula|saida[27]~39_combout\,
	datad => VCC,
	cin => \FD|ULA|sub[26]~53\,
	combout => \FD|ULA|sub[27]~54_combout\,
	cout => \FD|ULA|sub[27]~55\);

\FD|ULA|sub[28]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|sub[28]~56_combout\ = (\FD|mux_Banco_Ula|saida[28]~40_combout\ & (!\FD|ULA|sub[27]~55\ & VCC)) # (!\FD|mux_Banco_Ula|saida[28]~40_combout\ & (\FD|ULA|sub[27]~55\ $ (GND)))
-- \FD|ULA|sub[28]~57\ = CARRY((!\FD|mux_Banco_Ula|saida[28]~40_combout\ & !\FD|ULA|sub[27]~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Banco_Ula|saida[28]~40_combout\,
	datad => VCC,
	cin => \FD|ULA|sub[27]~55\,
	combout => \FD|ULA|sub[28]~56_combout\,
	cout => \FD|ULA|sub[28]~57\);

\FD|ULA|sub[29]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|sub[29]~58_combout\ = (\FD|mux_Banco_Ula|saida[29]~41_combout\ & ((\FD|ULA|sub[28]~57\) # (GND))) # (!\FD|mux_Banco_Ula|saida[29]~41_combout\ & (!\FD|ULA|sub[28]~57\))
-- \FD|ULA|sub[29]~59\ = CARRY((\FD|mux_Banco_Ula|saida[29]~41_combout\) # (!\FD|ULA|sub[28]~57\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Banco_Ula|saida[29]~41_combout\,
	datad => VCC,
	cin => \FD|ULA|sub[28]~57\,
	combout => \FD|ULA|sub[29]~58_combout\,
	cout => \FD|ULA|sub[29]~59\);

\FD|RAM|ram~869\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[30]~16_combout\,
	ena => \FD|RAM|ram~3466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~869_q\);

\FD|RAM|ram~1381\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[30]~16_combout\,
	ena => \FD|RAM|ram~3435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1381_q\);

\FD|RAM|ram~357\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[30]~16_combout\,
	ena => \FD|RAM|ram~3486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~357_q\);

\FD|RAM|ram~3347\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3347_combout\ = (\FD|ULA|Add2~21_combout\ & (((\FD|ULA|Add2~24_combout\)))) # (!\FD|ULA|Add2~21_combout\ & ((\FD|ULA|Add2~24_combout\ & (\FD|RAM|ram~1381_q\)) # (!\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~357_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~21_combout\,
	datab => \FD|RAM|ram~1381_q\,
	datac => \FD|ULA|Add2~24_combout\,
	datad => \FD|RAM|ram~357_q\,
	combout => \FD|RAM|ram~3347_combout\);

\FD|RAM|ram~1893\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[30]~16_combout\,
	ena => \FD|RAM|ram~3503_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1893_q\);

\FD|RAM|ram~3348\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3348_combout\ = (\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~3347_combout\ & ((\FD|RAM|ram~1893_q\))) # (!\FD|RAM|ram~3347_combout\ & (\FD|RAM|ram~869_q\)))) # (!\FD|ULA|Add2~21_combout\ & (((\FD|RAM|ram~3347_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~869_q\,
	datab => \FD|ULA|Add2~21_combout\,
	datac => \FD|RAM|ram~3347_combout\,
	datad => \FD|RAM|ram~1893_q\,
	combout => \FD|RAM|ram~3348_combout\);

\FD|RAM|ram~1413\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[30]~16_combout\,
	ena => \FD|RAM|ram~3433_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1413_q\);

\FD|RAM|ram~901\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[30]~16_combout\,
	ena => \FD|RAM|ram~3469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~901_q\);

\FD|RAM|ram~389\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[30]~16_combout\,
	ena => \FD|RAM|ram~3487_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~389_q\);

\FD|RAM|ram~3349\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3349_combout\ = (\FD|ULA|Add2~24_combout\ & (((\FD|ULA|Add2~21_combout\)))) # (!\FD|ULA|Add2~24_combout\ & ((\FD|ULA|Add2~21_combout\ & (\FD|RAM|ram~901_q\)) # (!\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~389_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~24_combout\,
	datab => \FD|RAM|ram~901_q\,
	datac => \FD|ULA|Add2~21_combout\,
	datad => \FD|RAM|ram~389_q\,
	combout => \FD|RAM|ram~3349_combout\);

\FD|RAM|ram~1925\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[30]~16_combout\,
	ena => \FD|RAM|ram~3500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1925_q\);

\FD|RAM|ram~3350\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3350_combout\ = (\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~3349_combout\ & ((\FD|RAM|ram~1925_q\))) # (!\FD|RAM|ram~3349_combout\ & (\FD|RAM|ram~1413_q\)))) # (!\FD|ULA|Add2~24_combout\ & (((\FD|RAM|ram~3349_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1413_q\,
	datab => \FD|ULA|Add2~24_combout\,
	datac => \FD|RAM|ram~3349_combout\,
	datad => \FD|RAM|ram~1925_q\,
	combout => \FD|RAM|ram~3350_combout\);

\FD|RAM|ram~1349\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[30]~16_combout\,
	ena => \FD|RAM|ram~3437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1349_q\);

\FD|RAM|ram~837\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[30]~16_combout\,
	ena => \FD|RAM|ram~3473_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~837_q\);

\FD|RAM|ram~325\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[30]~16_combout\,
	ena => \FD|RAM|ram~3488_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~325_q\);

\FD|RAM|ram~3351\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3351_combout\ = (\FD|ULA|Add2~24_combout\ & (((\FD|ULA|Add2~21_combout\)))) # (!\FD|ULA|Add2~24_combout\ & ((\FD|ULA|Add2~21_combout\ & (\FD|RAM|ram~837_q\)) # (!\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~325_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~24_combout\,
	datab => \FD|RAM|ram~837_q\,
	datac => \FD|ULA|Add2~21_combout\,
	datad => \FD|RAM|ram~325_q\,
	combout => \FD|RAM|ram~3351_combout\);

\FD|RAM|ram~1861\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[30]~16_combout\,
	ena => \FD|RAM|ram~3508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1861_q\);

\FD|RAM|ram~3352\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3352_combout\ = (\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~3351_combout\ & ((\FD|RAM|ram~1861_q\))) # (!\FD|RAM|ram~3351_combout\ & (\FD|RAM|ram~1349_q\)))) # (!\FD|ULA|Add2~24_combout\ & (((\FD|RAM|ram~3351_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1349_q\,
	datab => \FD|ULA|Add2~24_combout\,
	datac => \FD|RAM|ram~3351_combout\,
	datad => \FD|RAM|ram~1861_q\,
	combout => \FD|RAM|ram~3352_combout\);

\FD|RAM|ram~3353\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3353_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~3350_combout\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~3352_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~3350_combout\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~3352_combout\,
	combout => \FD|RAM|ram~3353_combout\);

\FD|RAM|ram~933\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[30]~16_combout\,
	ena => \FD|RAM|ram~3478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~933_q\);

\FD|RAM|ram~1445\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[30]~16_combout\,
	ena => \FD|RAM|ram~3439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1445_q\);

\FD|RAM|ram~421\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[30]~16_combout\,
	ena => \FD|RAM|ram~3489_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~421_q\);

\FD|RAM|ram~3354\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3354_combout\ = (\FD|ULA|Add2~21_combout\ & (((\FD|ULA|Add2~24_combout\)))) # (!\FD|ULA|Add2~21_combout\ & ((\FD|ULA|Add2~24_combout\ & (\FD|RAM|ram~1445_q\)) # (!\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~421_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~21_combout\,
	datab => \FD|RAM|ram~1445_q\,
	datac => \FD|ULA|Add2~24_combout\,
	datad => \FD|RAM|ram~421_q\,
	combout => \FD|RAM|ram~3354_combout\);

\FD|RAM|ram~1957\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[30]~16_combout\,
	ena => \FD|RAM|ram~3511_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1957_q\);

\FD|RAM|ram~3355\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3355_combout\ = (\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~3354_combout\ & ((\FD|RAM|ram~1957_q\))) # (!\FD|RAM|ram~3354_combout\ & (\FD|RAM|ram~933_q\)))) # (!\FD|ULA|Add2~21_combout\ & (((\FD|RAM|ram~3354_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~933_q\,
	datab => \FD|ULA|Add2~21_combout\,
	datac => \FD|RAM|ram~3354_combout\,
	datad => \FD|RAM|ram~1957_q\,
	combout => \FD|RAM|ram~3355_combout\);

\FD|RAM|ram~3356\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3356_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~3353_combout\ & ((\FD|RAM|ram~3355_combout\))) # (!\FD|RAM|ram~3353_combout\ & (\FD|RAM|ram~3348_combout\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~3353_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3348_combout\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~3353_combout\,
	datad => \FD|RAM|ram~3355_combout\,
	combout => \FD|RAM|ram~3356_combout\);

\FD|RAM|ram~1285\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[30]~16_combout\,
	ena => \FD|RAM|ram~3443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1285_q\);

\FD|RAM|ram~773\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[30]~16_combout\,
	ena => \FD|RAM|ram~3470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~773_q\);

\FD|RAM|ram~261\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[30]~16_combout\,
	ena => \FD|RAM|ram~3482_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~261_q\);

\FD|RAM|ram~3357\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3357_combout\ = (\FD|ULA|Add2~24_combout\ & (((\FD|ULA|Add2~21_combout\)))) # (!\FD|ULA|Add2~24_combout\ & ((\FD|ULA|Add2~21_combout\ & (\FD|RAM|ram~773_q\)) # (!\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~261_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~24_combout\,
	datab => \FD|RAM|ram~773_q\,
	datac => \FD|ULA|Add2~21_combout\,
	datad => \FD|RAM|ram~261_q\,
	combout => \FD|RAM|ram~3357_combout\);

\FD|RAM|ram~1797\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[30]~16_combout\,
	ena => \FD|RAM|ram~3499_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1797_q\);

\FD|RAM|ram~3358\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3358_combout\ = (\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~3357_combout\ & ((\FD|RAM|ram~1797_q\))) # (!\FD|RAM|ram~3357_combout\ & (\FD|RAM|ram~1285_q\)))) # (!\FD|ULA|Add2~24_combout\ & (((\FD|RAM|ram~3357_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1285_q\,
	datab => \FD|ULA|Add2~24_combout\,
	datac => \FD|RAM|ram~3357_combout\,
	datad => \FD|RAM|ram~1797_q\,
	combout => \FD|RAM|ram~3358_combout\);

\FD|RAM|ram~741\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[30]~16_combout\,
	ena => \FD|RAM|ram~3465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~741_q\);

\FD|RAM|ram~1253\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[30]~16_combout\,
	ena => \FD|RAM|ram~3441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1253_q\);

\FD|RAM|ram~229\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[30]~16_combout\,
	ena => \FD|RAM|ram~3483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~229_q\);

\FD|RAM|ram~3359\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3359_combout\ = (\FD|ULA|Add2~21_combout\ & (((\FD|ULA|Add2~24_combout\)))) # (!\FD|ULA|Add2~21_combout\ & ((\FD|ULA|Add2~24_combout\ & (\FD|RAM|ram~1253_q\)) # (!\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~229_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~21_combout\,
	datab => \FD|RAM|ram~1253_q\,
	datac => \FD|ULA|Add2~24_combout\,
	datad => \FD|RAM|ram~229_q\,
	combout => \FD|RAM|ram~3359_combout\);

\FD|RAM|ram~1765\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[30]~16_combout\,
	ena => \FD|RAM|ram~3504_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1765_q\);

\FD|RAM|ram~3360\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3360_combout\ = (\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~3359_combout\ & ((\FD|RAM|ram~1765_q\))) # (!\FD|RAM|ram~3359_combout\ & (\FD|RAM|ram~741_q\)))) # (!\FD|ULA|Add2~21_combout\ & (((\FD|RAM|ram~3359_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~741_q\,
	datab => \FD|ULA|Add2~21_combout\,
	datac => \FD|RAM|ram~3359_combout\,
	datad => \FD|RAM|ram~1765_q\,
	combout => \FD|RAM|ram~3360_combout\);

\FD|RAM|ram~1221\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[30]~16_combout\,
	ena => \FD|RAM|ram~3445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1221_q\);

\FD|RAM|ram~709\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[30]~16_combout\,
	ena => \FD|RAM|ram~3474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~709_q\);

\FD|RAM|ram~197\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[30]~16_combout\,
	ena => \FD|RAM|ram~3484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~197_q\);

\FD|RAM|ram~3361\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3361_combout\ = (\FD|ULA|Add2~24_combout\ & (((\FD|ULA|Add2~21_combout\)))) # (!\FD|ULA|Add2~24_combout\ & ((\FD|ULA|Add2~21_combout\ & (\FD|RAM|ram~709_q\)) # (!\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~197_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~24_combout\,
	datab => \FD|RAM|ram~709_q\,
	datac => \FD|ULA|Add2~21_combout\,
	datad => \FD|RAM|ram~197_q\,
	combout => \FD|RAM|ram~3361_combout\);

\FD|RAM|ram~1733\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[30]~16_combout\,
	ena => \FD|RAM|ram~3507_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1733_q\);

\FD|RAM|ram~3362\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3362_combout\ = (\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~3361_combout\ & ((\FD|RAM|ram~1733_q\))) # (!\FD|RAM|ram~3361_combout\ & (\FD|RAM|ram~1221_q\)))) # (!\FD|ULA|Add2~24_combout\ & (((\FD|RAM|ram~3361_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1221_q\,
	datab => \FD|ULA|Add2~24_combout\,
	datac => \FD|RAM|ram~3361_combout\,
	datad => \FD|RAM|ram~1733_q\,
	combout => \FD|RAM|ram~3362_combout\);

\FD|RAM|ram~3363\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3363_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~3360_combout\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~3362_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~3360_combout\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~3362_combout\,
	combout => \FD|RAM|ram~3363_combout\);

\FD|RAM|ram~805\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[30]~16_combout\,
	ena => \FD|RAM|ram~3477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~805_q\);

\FD|RAM|ram~1317\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[30]~16_combout\,
	ena => \FD|RAM|ram~3447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1317_q\);

\FD|RAM|ram~293\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[30]~16_combout\,
	ena => \FD|RAM|ram~3485_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~293_q\);

\FD|RAM|ram~3364\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3364_combout\ = (\FD|ULA|Add2~21_combout\ & (((\FD|ULA|Add2~24_combout\)))) # (!\FD|ULA|Add2~21_combout\ & ((\FD|ULA|Add2~24_combout\ & (\FD|RAM|ram~1317_q\)) # (!\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~293_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~21_combout\,
	datab => \FD|RAM|ram~1317_q\,
	datac => \FD|ULA|Add2~24_combout\,
	datad => \FD|RAM|ram~293_q\,
	combout => \FD|RAM|ram~3364_combout\);

\FD|RAM|ram~1829\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[30]~16_combout\,
	ena => \FD|RAM|ram~3512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1829_q\);

\FD|RAM|ram~3365\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3365_combout\ = (\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~3364_combout\ & ((\FD|RAM|ram~1829_q\))) # (!\FD|RAM|ram~3364_combout\ & (\FD|RAM|ram~805_q\)))) # (!\FD|ULA|Add2~21_combout\ & (((\FD|RAM|ram~3364_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~805_q\,
	datab => \FD|ULA|Add2~21_combout\,
	datac => \FD|RAM|ram~3364_combout\,
	datad => \FD|RAM|ram~1829_q\,
	combout => \FD|RAM|ram~3365_combout\);

\FD|RAM|ram~3366\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3366_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~3363_combout\ & ((\FD|RAM|ram~3365_combout\))) # (!\FD|RAM|ram~3363_combout\ & (\FD|RAM|ram~3358_combout\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~3363_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3358_combout\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~3363_combout\,
	datad => \FD|RAM|ram~3365_combout\,
	combout => \FD|RAM|ram~3366_combout\);

\FD|RAM|ram~613\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[30]~16_combout\,
	ena => \FD|RAM|ram~3467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~613_q\);

\FD|RAM|ram~1125\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[30]~16_combout\,
	ena => \FD|RAM|ram~3451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1125_q\);

\FD|RAM|ram~101\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[30]~16_combout\,
	ena => \FD|RAM|ram~3490_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~101_q\);

\FD|RAM|ram~3367\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3367_combout\ = (\FD|ULA|Add2~21_combout\ & (((\FD|ULA|Add2~24_combout\)))) # (!\FD|ULA|Add2~21_combout\ & ((\FD|ULA|Add2~24_combout\ & (\FD|RAM|ram~1125_q\)) # (!\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~101_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~21_combout\,
	datab => \FD|RAM|ram~1125_q\,
	datac => \FD|ULA|Add2~24_combout\,
	datad => \FD|RAM|ram~101_q\,
	combout => \FD|RAM|ram~3367_combout\);

\FD|RAM|ram~1637\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[30]~16_combout\,
	ena => \FD|RAM|ram~3505_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1637_q\);

\FD|RAM|ram~3368\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3368_combout\ = (\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~3367_combout\ & ((\FD|RAM|ram~1637_q\))) # (!\FD|RAM|ram~3367_combout\ & (\FD|RAM|ram~613_q\)))) # (!\FD|ULA|Add2~21_combout\ & (((\FD|RAM|ram~3367_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~613_q\,
	datab => \FD|ULA|Add2~21_combout\,
	datac => \FD|RAM|ram~3367_combout\,
	datad => \FD|RAM|ram~1637_q\,
	combout => \FD|RAM|ram~3368_combout\);

\FD|RAM|ram~1157\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[30]~16_combout\,
	ena => \FD|RAM|ram~3449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1157_q\);

\FD|RAM|ram~645\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[30]~16_combout\,
	ena => \FD|RAM|ram~3471_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~645_q\);

\FD|RAM|ram~133\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[30]~16_combout\,
	ena => \FD|RAM|ram~3491_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~133_q\);

\FD|RAM|ram~3369\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3369_combout\ = (\FD|ULA|Add2~24_combout\ & (((\FD|ULA|Add2~21_combout\)))) # (!\FD|ULA|Add2~24_combout\ & ((\FD|ULA|Add2~21_combout\ & (\FD|RAM|ram~645_q\)) # (!\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~133_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~24_combout\,
	datab => \FD|RAM|ram~645_q\,
	datac => \FD|ULA|Add2~21_combout\,
	datad => \FD|RAM|ram~133_q\,
	combout => \FD|RAM|ram~3369_combout\);

\FD|RAM|ram~1669\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[30]~16_combout\,
	ena => \FD|RAM|ram~3501_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1669_q\);

\FD|RAM|ram~3370\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3370_combout\ = (\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~3369_combout\ & ((\FD|RAM|ram~1669_q\))) # (!\FD|RAM|ram~3369_combout\ & (\FD|RAM|ram~1157_q\)))) # (!\FD|ULA|Add2~24_combout\ & (((\FD|RAM|ram~3369_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1157_q\,
	datab => \FD|ULA|Add2~24_combout\,
	datac => \FD|RAM|ram~3369_combout\,
	datad => \FD|RAM|ram~1669_q\,
	combout => \FD|RAM|ram~3370_combout\);

\FD|RAM|ram~1093\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[30]~16_combout\,
	ena => \FD|RAM|ram~3453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1093_q\);

\FD|RAM|ram~581\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[30]~16_combout\,
	ena => \FD|RAM|ram~3475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~581_q\);

\FD|RAM|ram~69\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[30]~16_combout\,
	ena => \FD|RAM|ram~3492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~69_q\);

\FD|RAM|ram~3371\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3371_combout\ = (\FD|ULA|Add2~24_combout\ & (((\FD|ULA|Add2~21_combout\)))) # (!\FD|ULA|Add2~24_combout\ & ((\FD|ULA|Add2~21_combout\ & (\FD|RAM|ram~581_q\)) # (!\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~69_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~24_combout\,
	datab => \FD|RAM|ram~581_q\,
	datac => \FD|ULA|Add2~21_combout\,
	datad => \FD|RAM|ram~69_q\,
	combout => \FD|RAM|ram~3371_combout\);

\FD|RAM|ram~1605\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[30]~16_combout\,
	ena => \FD|RAM|ram~3509_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1605_q\);

\FD|RAM|ram~3372\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3372_combout\ = (\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~3371_combout\ & ((\FD|RAM|ram~1605_q\))) # (!\FD|RAM|ram~3371_combout\ & (\FD|RAM|ram~1093_q\)))) # (!\FD|ULA|Add2~24_combout\ & (((\FD|RAM|ram~3371_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1093_q\,
	datab => \FD|ULA|Add2~24_combout\,
	datac => \FD|RAM|ram~3371_combout\,
	datad => \FD|RAM|ram~1605_q\,
	combout => \FD|RAM|ram~3372_combout\);

\FD|RAM|ram~3373\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3373_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~3370_combout\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~3372_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~3370_combout\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~3372_combout\,
	combout => \FD|RAM|ram~3373_combout\);

\FD|RAM|ram~677\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[30]~16_combout\,
	ena => \FD|RAM|ram~3479_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~677_q\);

\FD|RAM|ram~1189\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[30]~16_combout\,
	ena => \FD|RAM|ram~3455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1189_q\);

\FD|RAM|ram~165\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[30]~16_combout\,
	ena => \FD|RAM|ram~3493_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~165_q\);

\FD|RAM|ram~3374\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3374_combout\ = (\FD|ULA|Add2~21_combout\ & (((\FD|ULA|Add2~24_combout\)))) # (!\FD|ULA|Add2~21_combout\ & ((\FD|ULA|Add2~24_combout\ & (\FD|RAM|ram~1189_q\)) # (!\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~165_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~21_combout\,
	datab => \FD|RAM|ram~1189_q\,
	datac => \FD|ULA|Add2~24_combout\,
	datad => \FD|RAM|ram~165_q\,
	combout => \FD|RAM|ram~3374_combout\);

\FD|RAM|ram~1701\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[30]~16_combout\,
	ena => \FD|RAM|ram~3513_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1701_q\);

\FD|RAM|ram~3375\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3375_combout\ = (\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~3374_combout\ & ((\FD|RAM|ram~1701_q\))) # (!\FD|RAM|ram~3374_combout\ & (\FD|RAM|ram~677_q\)))) # (!\FD|ULA|Add2~21_combout\ & (((\FD|RAM|ram~3374_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~677_q\,
	datab => \FD|ULA|Add2~21_combout\,
	datac => \FD|RAM|ram~3374_combout\,
	datad => \FD|RAM|ram~1701_q\,
	combout => \FD|RAM|ram~3375_combout\);

\FD|RAM|ram~3376\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3376_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~3373_combout\ & ((\FD|RAM|ram~3375_combout\))) # (!\FD|RAM|ram~3373_combout\ & (\FD|RAM|ram~3368_combout\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~3373_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3368_combout\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~3373_combout\,
	datad => \FD|RAM|ram~3375_combout\,
	combout => \FD|RAM|ram~3376_combout\);

\FD|RAM|ram~3377\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3377_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~3366_combout\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~3376_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~3366_combout\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~3376_combout\,
	combout => \FD|RAM|ram~3377_combout\);

\FD|RAM|ram~1541\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[30]~16_combout\,
	ena => \FD|RAM|ram~3459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1541_q\);

\FD|RAM|ram~1029\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[30]~16_combout\,
	ena => \FD|RAM|ram~3472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1029_q\);

\FD|RAM|ram~517\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[30]~16_combout\,
	ena => \FD|RAM|ram~3494_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~517_q\);

\FD|RAM|ram~3378\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3378_combout\ = (\FD|ULA|Add2~24_combout\ & (((\FD|ULA|Add2~21_combout\)))) # (!\FD|ULA|Add2~24_combout\ & ((\FD|ULA|Add2~21_combout\ & (\FD|RAM|ram~1029_q\)) # (!\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~517_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~24_combout\,
	datab => \FD|RAM|ram~1029_q\,
	datac => \FD|ULA|Add2~21_combout\,
	datad => \FD|RAM|ram~517_q\,
	combout => \FD|RAM|ram~3378_combout\);

\FD|RAM|ram~2053\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[30]~16_combout\,
	ena => \FD|RAM|ram~3502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~2053_q\);

\FD|RAM|ram~3379\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3379_combout\ = (\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~3378_combout\ & ((\FD|RAM|ram~2053_q\))) # (!\FD|RAM|ram~3378_combout\ & (\FD|RAM|ram~1541_q\)))) # (!\FD|ULA|Add2~24_combout\ & (((\FD|RAM|ram~3378_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1541_q\,
	datab => \FD|ULA|Add2~24_combout\,
	datac => \FD|RAM|ram~3378_combout\,
	datad => \FD|RAM|ram~2053_q\,
	combout => \FD|RAM|ram~3379_combout\);

\FD|RAM|ram~997\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[30]~16_combout\,
	ena => \FD|RAM|ram~3468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~997_q\);

\FD|RAM|ram~1509\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[30]~16_combout\,
	ena => \FD|RAM|ram~3457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1509_q\);

\FD|RAM|ram~485\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[30]~16_combout\,
	ena => \FD|RAM|ram~3495_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~485_q\);

\FD|RAM|ram~3380\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3380_combout\ = (\FD|ULA|Add2~21_combout\ & (((\FD|ULA|Add2~24_combout\)))) # (!\FD|ULA|Add2~21_combout\ & ((\FD|ULA|Add2~24_combout\ & (\FD|RAM|ram~1509_q\)) # (!\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~485_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~21_combout\,
	datab => \FD|RAM|ram~1509_q\,
	datac => \FD|ULA|Add2~24_combout\,
	datad => \FD|RAM|ram~485_q\,
	combout => \FD|RAM|ram~3380_combout\);

\FD|RAM|ram~2021\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[30]~16_combout\,
	ena => \FD|RAM|ram~3506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~2021_q\);

\FD|RAM|ram~3381\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3381_combout\ = (\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~3380_combout\ & ((\FD|RAM|ram~2021_q\))) # (!\FD|RAM|ram~3380_combout\ & (\FD|RAM|ram~997_q\)))) # (!\FD|ULA|Add2~21_combout\ & (((\FD|RAM|ram~3380_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~997_q\,
	datab => \FD|ULA|Add2~21_combout\,
	datac => \FD|RAM|ram~3380_combout\,
	datad => \FD|RAM|ram~2021_q\,
	combout => \FD|RAM|ram~3381_combout\);

\FD|RAM|ram~1477\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[30]~16_combout\,
	ena => \FD|RAM|ram~3461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1477_q\);

\FD|RAM|ram~965\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[30]~16_combout\,
	ena => \FD|RAM|ram~3476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~965_q\);

\FD|RAM|ram~453\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[30]~16_combout\,
	ena => \FD|RAM|ram~3496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~453_q\);

\FD|RAM|ram~3382\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3382_combout\ = (\FD|ULA|Add2~24_combout\ & (((\FD|ULA|Add2~21_combout\)))) # (!\FD|ULA|Add2~24_combout\ & ((\FD|ULA|Add2~21_combout\ & (\FD|RAM|ram~965_q\)) # (!\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~453_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~24_combout\,
	datab => \FD|RAM|ram~965_q\,
	datac => \FD|ULA|Add2~21_combout\,
	datad => \FD|RAM|ram~453_q\,
	combout => \FD|RAM|ram~3382_combout\);

\FD|RAM|ram~1989\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[30]~16_combout\,
	ena => \FD|RAM|ram~3510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1989_q\);

\FD|RAM|ram~3383\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3383_combout\ = (\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~3382_combout\ & ((\FD|RAM|ram~1989_q\))) # (!\FD|RAM|ram~3382_combout\ & (\FD|RAM|ram~1477_q\)))) # (!\FD|ULA|Add2~24_combout\ & (((\FD|RAM|ram~3382_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1477_q\,
	datab => \FD|ULA|Add2~24_combout\,
	datac => \FD|RAM|ram~3382_combout\,
	datad => \FD|RAM|ram~1989_q\,
	combout => \FD|RAM|ram~3383_combout\);

\FD|RAM|ram~3384\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3384_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~3381_combout\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~3383_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~3381_combout\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~3383_combout\,
	combout => \FD|RAM|ram~3384_combout\);

\FD|RAM|ram~1061\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[30]~16_combout\,
	ena => \FD|RAM|ram~3480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1061_q\);

\FD|RAM|ram~1573\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[30]~16_combout\,
	ena => \FD|RAM|ram~3463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1573_q\);

\FD|RAM|ram~549\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[30]~16_combout\,
	ena => \FD|RAM|ram~3497_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~549_q\);

\FD|RAM|ram~3385\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3385_combout\ = (\FD|ULA|Add2~21_combout\ & (((\FD|ULA|Add2~24_combout\)))) # (!\FD|ULA|Add2~21_combout\ & ((\FD|ULA|Add2~24_combout\ & (\FD|RAM|ram~1573_q\)) # (!\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~549_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~21_combout\,
	datab => \FD|RAM|ram~1573_q\,
	datac => \FD|ULA|Add2~24_combout\,
	datad => \FD|RAM|ram~549_q\,
	combout => \FD|RAM|ram~3385_combout\);

\FD|RAM|ram~2085\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[30]~16_combout\,
	ena => \FD|RAM|ram~3514_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~2085_q\);

\FD|RAM|ram~3386\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3386_combout\ = (\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~3385_combout\ & ((\FD|RAM|ram~2085_q\))) # (!\FD|RAM|ram~3385_combout\ & (\FD|RAM|ram~1061_q\)))) # (!\FD|ULA|Add2~21_combout\ & (((\FD|RAM|ram~3385_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1061_q\,
	datab => \FD|ULA|Add2~21_combout\,
	datac => \FD|RAM|ram~3385_combout\,
	datad => \FD|RAM|ram~2085_q\,
	combout => \FD|RAM|ram~3386_combout\);

\FD|RAM|ram~3387\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3387_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~3384_combout\ & ((\FD|RAM|ram~3386_combout\))) # (!\FD|RAM|ram~3384_combout\ & (\FD|RAM|ram~3379_combout\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~3384_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3379_combout\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~3384_combout\,
	datad => \FD|RAM|ram~3386_combout\,
	combout => \FD|RAM|ram~3387_combout\);

\FD|RAM|ram~3388\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3388_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~3377_combout\ & ((\FD|RAM|ram~3387_combout\))) # (!\FD|RAM|ram~3377_combout\ & (\FD|RAM|ram~3356_combout\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~3377_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3356_combout\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~3377_combout\,
	datad => \FD|RAM|ram~3387_combout\,
	combout => \FD|RAM|ram~3388_combout\);

\FD|ULA|Add2~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Add2~91_combout\ = (\FD|ULA|Add2~89\ & ((\FD|mux_Banco_Ula|saida[30]~42_combout\ $ (\FD|UCULA|ALUctr[2]~3_combout\)))) # (!\FD|ULA|Add2~89\ & (\FD|mux_Banco_Ula|saida[30]~42_combout\ $ (\FD|UCULA|ALUctr[2]~3_combout\ $ (VCC))))
-- \FD|ULA|Add2~92\ = CARRY((!\FD|ULA|Add2~89\ & (\FD|mux_Banco_Ula|saida[30]~42_combout\ $ (\FD|UCULA|ALUctr[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Banco_Ula|saida[30]~42_combout\,
	datab => \FD|UCULA|ALUctr[2]~3_combout\,
	datad => VCC,
	cin => \FD|ULA|Add2~89\,
	combout => \FD|ULA|Add2~91_combout\,
	cout => \FD|ULA|Add2~92\);

\FD|mux_Ula_Memoria|saida[30]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_Ula_Memoria|saida[30]~36_combout\ = (\UC|Equal3~12_combout\ & (\FD|RAM|ram~3388_combout\)) # (!\UC|Equal3~12_combout\ & (((\FD|UCULA|ALUctr[1]~4_combout\ & \FD|ULA|Add2~91_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3388_combout\,
	datab => \FD|UCULA|ALUctr[1]~4_combout\,
	datac => \FD|ULA|Add2~91_combout\,
	datad => \UC|Equal3~12_combout\,
	combout => \FD|mux_Ula_Memoria|saida[30]~36_combout\);

\FD|BR|bancoReg~324\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[30]~36_combout\,
	ena => \FD|BR|bancoReg~1172_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~324_q\);

\FD|BR|bancoReg~420\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[30]~36_combout\,
	ena => \FD|BR|bancoReg~1173_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~420_q\);

\FD|BR|bancoReg~356\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[30]~36_combout\,
	ena => \FD|BR|bancoReg~1174_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~356_q\);

\FD|BR|bancoReg~1165\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1165_combout\ = (\FD|ROM|memROM~3_combout\ & ((\FD|ROM|memROM~5_combout\ & (\FD|BR|bancoReg~420_q\)) # (!\FD|ROM|memROM~5_combout\ & ((\FD|BR|bancoReg~356_q\))))) # (!\FD|ROM|memROM~3_combout\ & (((\FD|ROM|memROM~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~3_combout\,
	datab => \FD|BR|bancoReg~420_q\,
	datac => \FD|ROM|memROM~5_combout\,
	datad => \FD|BR|bancoReg~356_q\,
	combout => \FD|BR|bancoReg~1165_combout\);

\FD|BR|bancoReg~388\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[30]~36_combout\,
	ena => \FD|BR|bancoReg~1175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~388_q\);

\FD|BR|bancoReg~1166\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1166_combout\ = (\FD|ROM|memROM~3_combout\ & (((\FD|BR|bancoReg~1165_combout\)))) # (!\FD|ROM|memROM~3_combout\ & ((\FD|BR|bancoReg~1165_combout\ & ((\FD|BR|bancoReg~388_q\))) # (!\FD|BR|bancoReg~1165_combout\ & (\FD|BR|bancoReg~324_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~324_q\,
	datab => \FD|ROM|memROM~3_combout\,
	datac => \FD|BR|bancoReg~1165_combout\,
	datad => \FD|BR|bancoReg~388_q\,
	combout => \FD|BR|bancoReg~1166_combout\);

\FD|BR|bancoReg~68\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[30]~36_combout\,
	ena => \FD|BR|bancoReg~1176_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~68_q\);

\FD|BR|bancoReg~1167\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1167_combout\ = (\FD|BR|bancoReg~68_q\ & (!\FD|ROM|memROM~3_combout\ & ((\FD|PC|data_s\(7)) # (!\FD|ROM|memROM~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~68_q\,
	datab => \FD|ROM|memROM~3_combout\,
	datac => \FD|PC|data_s\(7),
	datad => \FD|ROM|memROM~4_combout\,
	combout => \FD|BR|bancoReg~1167_combout\);

\FD|BR|saidaB[30]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|saidaB[30]~16_combout\ = (!\FD|BR|Equal1~2_combout\ & ((\FD|ROM|memROM~0_combout\ & (\FD|BR|bancoReg~1166_combout\)) # (!\FD|ROM|memROM~0_combout\ & ((\FD|BR|bancoReg~1167_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1166_combout\,
	datab => \FD|BR|bancoReg~1167_combout\,
	datac => \FD|ROM|memROM~0_combout\,
	datad => \FD|BR|Equal1~2_combout\,
	combout => \FD|BR|saidaB[30]~16_combout\);

\FD|mux_Banco_Ula|saida[30]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_Banco_Ula|saida[30]~42_combout\ = (\FD|BR|saidaB[30]~16_combout\ & !\UC|pontosDeControle[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|saidaB[30]~16_combout\,
	datad => \UC|pontosDeControle[8]~12_combout\,
	combout => \FD|mux_Banco_Ula|saida[30]~42_combout\);

\FD|ULA|sub[30]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|sub[30]~60_combout\ = (\FD|mux_Banco_Ula|saida[30]~42_combout\ & (!\FD|ULA|sub[29]~59\ & VCC)) # (!\FD|mux_Banco_Ula|saida[30]~42_combout\ & (\FD|ULA|sub[29]~59\ $ (GND)))
-- \FD|ULA|sub[30]~61\ = CARRY((!\FD|mux_Banco_Ula|saida[30]~42_combout\ & !\FD|ULA|sub[29]~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Banco_Ula|saida[30]~42_combout\,
	datad => VCC,
	cin => \FD|ULA|sub[29]~59\,
	combout => \FD|ULA|sub[30]~60_combout\,
	cout => \FD|ULA|sub[30]~61\);

\FD|RAM|ram~742\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[31]~17_combout\,
	ena => \FD|RAM|ram~3465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~742_q\);

\FD|RAM|ram~870\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[31]~17_combout\,
	ena => \FD|RAM|ram~3466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~870_q\);

\FD|RAM|ram~614\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[31]~17_combout\,
	ena => \FD|RAM|ram~3467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~614_q\);

\FD|RAM|ram~3389\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3389_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~870_q\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~614_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~870_q\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~614_q\,
	combout => \FD|RAM|ram~3389_combout\);

\FD|RAM|ram~998\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[31]~17_combout\,
	ena => \FD|RAM|ram~3468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~998_q\);

\FD|RAM|ram~3390\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3390_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~3389_combout\ & ((\FD|RAM|ram~998_q\))) # (!\FD|RAM|ram~3389_combout\ & (\FD|RAM|ram~742_q\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~3389_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~742_q\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~3389_combout\,
	datad => \FD|RAM|ram~998_q\,
	combout => \FD|RAM|ram~3390_combout\);

\FD|RAM|ram~902\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[31]~17_combout\,
	ena => \FD|RAM|ram~3469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~902_q\);

\FD|RAM|ram~774\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[31]~17_combout\,
	ena => \FD|RAM|ram~3470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~774_q\);

\FD|RAM|ram~646\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[31]~17_combout\,
	ena => \FD|RAM|ram~3471_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~646_q\);

\FD|RAM|ram~3391\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3391_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~774_q\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~646_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~774_q\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~646_q\,
	combout => \FD|RAM|ram~3391_combout\);

\FD|RAM|ram~1030\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[31]~17_combout\,
	ena => \FD|RAM|ram~3472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1030_q\);

\FD|RAM|ram~3392\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3392_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~3391_combout\ & ((\FD|RAM|ram~1030_q\))) # (!\FD|RAM|ram~3391_combout\ & (\FD|RAM|ram~902_q\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~3391_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~902_q\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~3391_combout\,
	datad => \FD|RAM|ram~1030_q\,
	combout => \FD|RAM|ram~3392_combout\);

\FD|RAM|ram~838\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[31]~17_combout\,
	ena => \FD|RAM|ram~3473_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~838_q\);

\FD|RAM|ram~710\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[31]~17_combout\,
	ena => \FD|RAM|ram~3474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~710_q\);

\FD|RAM|ram~582\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[31]~17_combout\,
	ena => \FD|RAM|ram~3475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~582_q\);

\FD|RAM|ram~3393\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3393_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~710_q\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~582_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~710_q\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~582_q\,
	combout => \FD|RAM|ram~3393_combout\);

\FD|RAM|ram~966\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[31]~17_combout\,
	ena => \FD|RAM|ram~3476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~966_q\);

\FD|RAM|ram~3394\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3394_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~3393_combout\ & ((\FD|RAM|ram~966_q\))) # (!\FD|RAM|ram~3393_combout\ & (\FD|RAM|ram~838_q\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~3393_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~838_q\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~3393_combout\,
	datad => \FD|RAM|ram~966_q\,
	combout => \FD|RAM|ram~3394_combout\);

\FD|RAM|ram~3395\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3395_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~3392_combout\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~3394_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~3392_combout\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~3394_combout\,
	combout => \FD|RAM|ram~3395_combout\);

\FD|RAM|ram~806\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[31]~17_combout\,
	ena => \FD|RAM|ram~3477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~806_q\);

\FD|RAM|ram~934\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[31]~17_combout\,
	ena => \FD|RAM|ram~3478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~934_q\);

\FD|RAM|ram~678\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[31]~17_combout\,
	ena => \FD|RAM|ram~3479_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~678_q\);

\FD|RAM|ram~3396\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3396_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~934_q\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~678_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~934_q\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~678_q\,
	combout => \FD|RAM|ram~3396_combout\);

\FD|RAM|ram~1062\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[31]~17_combout\,
	ena => \FD|RAM|ram~3480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1062_q\);

\FD|RAM|ram~3397\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3397_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~3396_combout\ & ((\FD|RAM|ram~1062_q\))) # (!\FD|RAM|ram~3396_combout\ & (\FD|RAM|ram~806_q\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~3396_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~806_q\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~3396_combout\,
	datad => \FD|RAM|ram~1062_q\,
	combout => \FD|RAM|ram~3397_combout\);

\FD|RAM|ram~3398\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3398_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~3395_combout\ & ((\FD|RAM|ram~3397_combout\))) # (!\FD|RAM|ram~3395_combout\ & (\FD|RAM|ram~3390_combout\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~3395_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3390_combout\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~3395_combout\,
	datad => \FD|RAM|ram~3397_combout\,
	combout => \FD|RAM|ram~3398_combout\);

\FD|RAM|ram~1414\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[31]~17_combout\,
	ena => \FD|RAM|ram~3433_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1414_q\);

\FD|RAM|ram~1382\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[31]~17_combout\,
	ena => \FD|RAM|ram~3435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1382_q\);

\FD|RAM|ram~1350\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[31]~17_combout\,
	ena => \FD|RAM|ram~3437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1350_q\);

\FD|RAM|ram~3399\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3399_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~1382_q\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~1350_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~1382_q\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~1350_q\,
	combout => \FD|RAM|ram~3399_combout\);

\FD|RAM|ram~1446\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[31]~17_combout\,
	ena => \FD|RAM|ram~3439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1446_q\);

\FD|RAM|ram~3400\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3400_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~3399_combout\ & ((\FD|RAM|ram~1446_q\))) # (!\FD|RAM|ram~3399_combout\ & (\FD|RAM|ram~1414_q\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~3399_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1414_q\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~3399_combout\,
	datad => \FD|RAM|ram~1446_q\,
	combout => \FD|RAM|ram~3400_combout\);

\FD|RAM|ram~1254\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[31]~17_combout\,
	ena => \FD|RAM|ram~3441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1254_q\);

\FD|RAM|ram~1286\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[31]~17_combout\,
	ena => \FD|RAM|ram~3443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1286_q\);

\FD|RAM|ram~1222\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[31]~17_combout\,
	ena => \FD|RAM|ram~3445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1222_q\);

\FD|RAM|ram~3401\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3401_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~1286_q\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~1222_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~1286_q\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~1222_q\,
	combout => \FD|RAM|ram~3401_combout\);

\FD|RAM|ram~1318\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[31]~17_combout\,
	ena => \FD|RAM|ram~3447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1318_q\);

\FD|RAM|ram~3402\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3402_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~3401_combout\ & ((\FD|RAM|ram~1318_q\))) # (!\FD|RAM|ram~3401_combout\ & (\FD|RAM|ram~1254_q\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~3401_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1254_q\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~3401_combout\,
	datad => \FD|RAM|ram~1318_q\,
	combout => \FD|RAM|ram~3402_combout\);

\FD|RAM|ram~1158\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[31]~17_combout\,
	ena => \FD|RAM|ram~3449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1158_q\);

\FD|RAM|ram~1126\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[31]~17_combout\,
	ena => \FD|RAM|ram~3451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1126_q\);

\FD|RAM|ram~1094\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[31]~17_combout\,
	ena => \FD|RAM|ram~3453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1094_q\);

\FD|RAM|ram~3403\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3403_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~1126_q\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~1094_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~1126_q\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~1094_q\,
	combout => \FD|RAM|ram~3403_combout\);

\FD|RAM|ram~1190\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[31]~17_combout\,
	ena => \FD|RAM|ram~3455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1190_q\);

\FD|RAM|ram~3404\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3404_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~3403_combout\ & ((\FD|RAM|ram~1190_q\))) # (!\FD|RAM|ram~3403_combout\ & (\FD|RAM|ram~1158_q\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~3403_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1158_q\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~3403_combout\,
	datad => \FD|RAM|ram~1190_q\,
	combout => \FD|RAM|ram~3404_combout\);

\FD|RAM|ram~3405\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3405_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~3402_combout\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~3404_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~3402_combout\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~3404_combout\,
	combout => \FD|RAM|ram~3405_combout\);

\FD|RAM|ram~1510\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[31]~17_combout\,
	ena => \FD|RAM|ram~3457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1510_q\);

\FD|RAM|ram~1542\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[31]~17_combout\,
	ena => \FD|RAM|ram~3459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1542_q\);

\FD|RAM|ram~1478\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[31]~17_combout\,
	ena => \FD|RAM|ram~3461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1478_q\);

\FD|RAM|ram~3406\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3406_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~1542_q\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~1478_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~1542_q\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~1478_q\,
	combout => \FD|RAM|ram~3406_combout\);

\FD|RAM|ram~1574\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[31]~17_combout\,
	ena => \FD|RAM|ram~3463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1574_q\);

\FD|RAM|ram~3407\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3407_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~3406_combout\ & ((\FD|RAM|ram~1574_q\))) # (!\FD|RAM|ram~3406_combout\ & (\FD|RAM|ram~1510_q\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~3406_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1510_q\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~3406_combout\,
	datad => \FD|RAM|ram~1574_q\,
	combout => \FD|RAM|ram~3407_combout\);

\FD|RAM|ram~3408\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3408_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~3405_combout\ & ((\FD|RAM|ram~3407_combout\))) # (!\FD|RAM|ram~3405_combout\ & (\FD|RAM|ram~3400_combout\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~3405_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3400_combout\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~3405_combout\,
	datad => \FD|RAM|ram~3407_combout\,
	combout => \FD|RAM|ram~3408_combout\);

\FD|RAM|ram~262\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[31]~17_combout\,
	ena => \FD|RAM|ram~3482_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~262_q\);

\FD|RAM|ram~230\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[31]~17_combout\,
	ena => \FD|RAM|ram~3483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~230_q\);

\FD|RAM|ram~198\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[31]~17_combout\,
	ena => \FD|RAM|ram~3484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~198_q\);

\FD|RAM|ram~3409\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3409_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~230_q\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~198_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~230_q\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~198_q\,
	combout => \FD|RAM|ram~3409_combout\);

\FD|RAM|ram~294\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[31]~17_combout\,
	ena => \FD|RAM|ram~3485_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~294_q\);

\FD|RAM|ram~3410\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3410_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~3409_combout\ & ((\FD|RAM|ram~294_q\))) # (!\FD|RAM|ram~3409_combout\ & (\FD|RAM|ram~262_q\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~3409_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~262_q\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~3409_combout\,
	datad => \FD|RAM|ram~294_q\,
	combout => \FD|RAM|ram~3410_combout\);

\FD|RAM|ram~358\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[31]~17_combout\,
	ena => \FD|RAM|ram~3486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~358_q\);

\FD|RAM|ram~390\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[31]~17_combout\,
	ena => \FD|RAM|ram~3487_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~390_q\);

\FD|RAM|ram~326\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[31]~17_combout\,
	ena => \FD|RAM|ram~3488_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~326_q\);

\FD|RAM|ram~3411\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3411_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~390_q\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~326_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~390_q\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~326_q\,
	combout => \FD|RAM|ram~3411_combout\);

\FD|RAM|ram~422\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[31]~17_combout\,
	ena => \FD|RAM|ram~3489_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~422_q\);

\FD|RAM|ram~3412\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3412_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~3411_combout\ & ((\FD|RAM|ram~422_q\))) # (!\FD|RAM|ram~3411_combout\ & (\FD|RAM|ram~358_q\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~3411_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~358_q\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~3411_combout\,
	datad => \FD|RAM|ram~422_q\,
	combout => \FD|RAM|ram~3412_combout\);

\FD|RAM|ram~102\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[31]~17_combout\,
	ena => \FD|RAM|ram~3490_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~102_q\);

\FD|RAM|ram~134\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[31]~17_combout\,
	ena => \FD|RAM|ram~3491_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~134_q\);

\FD|RAM|ram~70\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[31]~17_combout\,
	ena => \FD|RAM|ram~3492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~70_q\);

\FD|RAM|ram~3413\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3413_combout\ = (\FD|ULA|Add2~9_combout\ & (((\FD|ULA|Add2~12_combout\)))) # (!\FD|ULA|Add2~9_combout\ & ((\FD|ULA|Add2~12_combout\ & (\FD|RAM|ram~134_q\)) # (!\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~70_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~9_combout\,
	datab => \FD|RAM|ram~134_q\,
	datac => \FD|ULA|Add2~12_combout\,
	datad => \FD|RAM|ram~70_q\,
	combout => \FD|RAM|ram~3413_combout\);

\FD|RAM|ram~166\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[31]~17_combout\,
	ena => \FD|RAM|ram~3493_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~166_q\);

\FD|RAM|ram~3414\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3414_combout\ = (\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~3413_combout\ & ((\FD|RAM|ram~166_q\))) # (!\FD|RAM|ram~3413_combout\ & (\FD|RAM|ram~102_q\)))) # (!\FD|ULA|Add2~9_combout\ & (((\FD|RAM|ram~3413_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~102_q\,
	datab => \FD|ULA|Add2~9_combout\,
	datac => \FD|RAM|ram~3413_combout\,
	datad => \FD|RAM|ram~166_q\,
	combout => \FD|RAM|ram~3414_combout\);

\FD|RAM|ram~3415\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3415_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~3412_combout\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~3414_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~3412_combout\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~3414_combout\,
	combout => \FD|RAM|ram~3415_combout\);

\FD|RAM|ram~518\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[31]~17_combout\,
	ena => \FD|RAM|ram~3494_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~518_q\);

\FD|RAM|ram~486\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[31]~17_combout\,
	ena => \FD|RAM|ram~3495_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~486_q\);

\FD|RAM|ram~454\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[31]~17_combout\,
	ena => \FD|RAM|ram~3496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~454_q\);

\FD|RAM|ram~3416\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3416_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~486_q\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~454_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~486_q\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~454_q\,
	combout => \FD|RAM|ram~3416_combout\);

\FD|RAM|ram~550\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[31]~17_combout\,
	ena => \FD|RAM|ram~3497_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~550_q\);

\FD|RAM|ram~3417\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3417_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~3416_combout\ & ((\FD|RAM|ram~550_q\))) # (!\FD|RAM|ram~3416_combout\ & (\FD|RAM|ram~518_q\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~3416_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~518_q\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~3416_combout\,
	datad => \FD|RAM|ram~550_q\,
	combout => \FD|RAM|ram~3417_combout\);

\FD|RAM|ram~3418\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3418_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~3415_combout\ & ((\FD|RAM|ram~3417_combout\))) # (!\FD|RAM|ram~3415_combout\ & (\FD|RAM|ram~3410_combout\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~3415_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3410_combout\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~3415_combout\,
	datad => \FD|RAM|ram~3417_combout\,
	combout => \FD|RAM|ram~3418_combout\);

\FD|RAM|ram~3419\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3419_combout\ = (\FD|ULA|Add2~21_combout\ & (((\FD|ULA|Add2~24_combout\)))) # (!\FD|ULA|Add2~21_combout\ & ((\FD|ULA|Add2~24_combout\ & (\FD|RAM|ram~3408_combout\)) # (!\FD|ULA|Add2~24_combout\ & ((\FD|RAM|ram~3418_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~21_combout\,
	datab => \FD|RAM|ram~3408_combout\,
	datac => \FD|ULA|Add2~24_combout\,
	datad => \FD|RAM|ram~3418_combout\,
	combout => \FD|RAM|ram~3419_combout\);

\FD|RAM|ram~1798\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[31]~17_combout\,
	ena => \FD|RAM|ram~3499_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1798_q\);

\FD|RAM|ram~1926\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[31]~17_combout\,
	ena => \FD|RAM|ram~3500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1926_q\);

\FD|RAM|ram~1670\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[31]~17_combout\,
	ena => \FD|RAM|ram~3501_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1670_q\);

\FD|RAM|ram~3420\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3420_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~1926_q\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~1670_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~1926_q\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~1670_q\,
	combout => \FD|RAM|ram~3420_combout\);

\FD|RAM|ram~2054\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[31]~17_combout\,
	ena => \FD|RAM|ram~3502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~2054_q\);

\FD|RAM|ram~3421\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3421_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~3420_combout\ & ((\FD|RAM|ram~2054_q\))) # (!\FD|RAM|ram~3420_combout\ & (\FD|RAM|ram~1798_q\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~3420_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1798_q\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~3420_combout\,
	datad => \FD|RAM|ram~2054_q\,
	combout => \FD|RAM|ram~3421_combout\);

\FD|RAM|ram~1894\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[31]~17_combout\,
	ena => \FD|RAM|ram~3503_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1894_q\);

\FD|RAM|ram~1766\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[31]~17_combout\,
	ena => \FD|RAM|ram~3504_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1766_q\);

\FD|RAM|ram~1638\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[31]~17_combout\,
	ena => \FD|RAM|ram~3505_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1638_q\);

\FD|RAM|ram~3422\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3422_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~1766_q\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~1638_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~1766_q\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~1638_q\,
	combout => \FD|RAM|ram~3422_combout\);

\FD|RAM|ram~2022\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[31]~17_combout\,
	ena => \FD|RAM|ram~3506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~2022_q\);

\FD|RAM|ram~3423\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3423_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~3422_combout\ & ((\FD|RAM|ram~2022_q\))) # (!\FD|RAM|ram~3422_combout\ & (\FD|RAM|ram~1894_q\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~3422_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1894_q\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~3422_combout\,
	datad => \FD|RAM|ram~2022_q\,
	combout => \FD|RAM|ram~3423_combout\);

\FD|RAM|ram~1734\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[31]~17_combout\,
	ena => \FD|RAM|ram~3507_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1734_q\);

\FD|RAM|ram~1862\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[31]~17_combout\,
	ena => \FD|RAM|ram~3508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1862_q\);

\FD|RAM|ram~1606\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[31]~17_combout\,
	ena => \FD|RAM|ram~3509_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1606_q\);

\FD|RAM|ram~3424\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3424_combout\ = (\FD|ULA|Add2~15_combout\ & (((\FD|ULA|Add2~18_combout\)))) # (!\FD|ULA|Add2~15_combout\ & ((\FD|ULA|Add2~18_combout\ & (\FD|RAM|ram~1862_q\)) # (!\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~1606_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~15_combout\,
	datab => \FD|RAM|ram~1862_q\,
	datac => \FD|ULA|Add2~18_combout\,
	datad => \FD|RAM|ram~1606_q\,
	combout => \FD|RAM|ram~3424_combout\);

\FD|RAM|ram~1990\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[31]~17_combout\,
	ena => \FD|RAM|ram~3510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1990_q\);

\FD|RAM|ram~3425\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3425_combout\ = (\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~3424_combout\ & ((\FD|RAM|ram~1990_q\))) # (!\FD|RAM|ram~3424_combout\ & (\FD|RAM|ram~1734_q\)))) # (!\FD|ULA|Add2~15_combout\ & (((\FD|RAM|ram~3424_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1734_q\,
	datab => \FD|ULA|Add2~15_combout\,
	datac => \FD|RAM|ram~3424_combout\,
	datad => \FD|RAM|ram~1990_q\,
	combout => \FD|RAM|ram~3425_combout\);

\FD|RAM|ram~3426\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3426_combout\ = (\FD|ULA|Add2~12_combout\ & (((\FD|ULA|Add2~9_combout\)))) # (!\FD|ULA|Add2~12_combout\ & ((\FD|ULA|Add2~9_combout\ & (\FD|RAM|ram~3423_combout\)) # (!\FD|ULA|Add2~9_combout\ & ((\FD|RAM|ram~3425_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~12_combout\,
	datab => \FD|RAM|ram~3423_combout\,
	datac => \FD|ULA|Add2~9_combout\,
	datad => \FD|RAM|ram~3425_combout\,
	combout => \FD|RAM|ram~3426_combout\);

\FD|RAM|ram~1958\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[31]~17_combout\,
	ena => \FD|RAM|ram~3511_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1958_q\);

\FD|RAM|ram~1830\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[31]~17_combout\,
	ena => \FD|RAM|ram~3512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1830_q\);

\FD|RAM|ram~1702\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[31]~17_combout\,
	ena => \FD|RAM|ram~3513_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~1702_q\);

\FD|RAM|ram~3427\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3427_combout\ = (\FD|ULA|Add2~18_combout\ & (((\FD|ULA|Add2~15_combout\)))) # (!\FD|ULA|Add2~18_combout\ & ((\FD|ULA|Add2~15_combout\ & (\FD|RAM|ram~1830_q\)) # (!\FD|ULA|Add2~15_combout\ & ((\FD|RAM|ram~1702_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~18_combout\,
	datab => \FD|RAM|ram~1830_q\,
	datac => \FD|ULA|Add2~15_combout\,
	datad => \FD|RAM|ram~1702_q\,
	combout => \FD|RAM|ram~3427_combout\);

\FD|RAM|ram~2086\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|BR|saidaB[31]~17_combout\,
	ena => \FD|RAM|ram~3514_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|RAM|ram~2086_q\);

\FD|RAM|ram~3428\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3428_combout\ = (\FD|ULA|Add2~18_combout\ & ((\FD|RAM|ram~3427_combout\ & ((\FD|RAM|ram~2086_q\))) # (!\FD|RAM|ram~3427_combout\ & (\FD|RAM|ram~1958_q\)))) # (!\FD|ULA|Add2~18_combout\ & (((\FD|RAM|ram~3427_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~1958_q\,
	datab => \FD|ULA|Add2~18_combout\,
	datac => \FD|RAM|ram~3427_combout\,
	datad => \FD|RAM|ram~2086_q\,
	combout => \FD|RAM|ram~3428_combout\);

\FD|RAM|ram~3429\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3429_combout\ = (\FD|ULA|Add2~12_combout\ & ((\FD|RAM|ram~3426_combout\ & ((\FD|RAM|ram~3428_combout\))) # (!\FD|RAM|ram~3426_combout\ & (\FD|RAM|ram~3421_combout\)))) # (!\FD|ULA|Add2~12_combout\ & (((\FD|RAM|ram~3426_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3421_combout\,
	datab => \FD|ULA|Add2~12_combout\,
	datac => \FD|RAM|ram~3426_combout\,
	datad => \FD|RAM|ram~3428_combout\,
	combout => \FD|RAM|ram~3429_combout\);

\FD|RAM|ram~3430\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|RAM|ram~3430_combout\ = (\FD|ULA|Add2~21_combout\ & ((\FD|RAM|ram~3419_combout\ & ((\FD|RAM|ram~3429_combout\))) # (!\FD|RAM|ram~3419_combout\ & (\FD|RAM|ram~3398_combout\)))) # (!\FD|ULA|Add2~21_combout\ & (((\FD|RAM|ram~3419_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3398_combout\,
	datab => \FD|ULA|Add2~21_combout\,
	datac => \FD|RAM|ram~3419_combout\,
	datad => \FD|RAM|ram~3429_combout\,
	combout => \FD|RAM|ram~3430_combout\);

\FD|ULA|Add2~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Add2~94_combout\ = \FD|mux_Banco_Ula|saida[31]~43_combout\ $ (\FD|UCULA|ALUctr[2]~3_combout\ $ (\FD|ULA|Add2~92\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Banco_Ula|saida[31]~43_combout\,
	datab => \FD|UCULA|ALUctr[2]~3_combout\,
	cin => \FD|ULA|Add2~92\,
	combout => \FD|ULA|Add2~94_combout\);

\FD|mux_Ula_Memoria|saida[31]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_Ula_Memoria|saida[31]~37_combout\ = (\UC|Equal3~12_combout\ & (\FD|RAM|ram~3430_combout\)) # (!\UC|Equal3~12_combout\ & (((\FD|UCULA|ALUctr[1]~4_combout\ & \FD|ULA|Add2~94_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|RAM|ram~3430_combout\,
	datab => \FD|UCULA|ALUctr[1]~4_combout\,
	datac => \FD|ULA|Add2~94_combout\,
	datad => \UC|Equal3~12_combout\,
	combout => \FD|mux_Ula_Memoria|saida[31]~37_combout\);

\FD|BR|bancoReg~325\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[31]~37_combout\,
	ena => \FD|BR|bancoReg~1172_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~325_q\);

\FD|BR|bancoReg~421\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[31]~37_combout\,
	ena => \FD|BR|bancoReg~1173_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~421_q\);

\FD|BR|bancoReg~357\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[31]~37_combout\,
	ena => \FD|BR|bancoReg~1174_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~357_q\);

\FD|BR|bancoReg~1168\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1168_combout\ = (\FD|ROM|memROM~3_combout\ & ((\FD|ROM|memROM~5_combout\ & (\FD|BR|bancoReg~421_q\)) # (!\FD|ROM|memROM~5_combout\ & ((\FD|BR|bancoReg~357_q\))))) # (!\FD|ROM|memROM~3_combout\ & (((\FD|ROM|memROM~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~3_combout\,
	datab => \FD|BR|bancoReg~421_q\,
	datac => \FD|ROM|memROM~5_combout\,
	datad => \FD|BR|bancoReg~357_q\,
	combout => \FD|BR|bancoReg~1168_combout\);

\FD|BR|bancoReg~389\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[31]~37_combout\,
	ena => \FD|BR|bancoReg~1175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~389_q\);

\FD|BR|bancoReg~1169\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1169_combout\ = (\FD|ROM|memROM~3_combout\ & (((\FD|BR|bancoReg~1168_combout\)))) # (!\FD|ROM|memROM~3_combout\ & ((\FD|BR|bancoReg~1168_combout\ & ((\FD|BR|bancoReg~389_q\))) # (!\FD|BR|bancoReg~1168_combout\ & (\FD|BR|bancoReg~325_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~325_q\,
	datab => \FD|ROM|memROM~3_combout\,
	datac => \FD|BR|bancoReg~1168_combout\,
	datad => \FD|BR|bancoReg~389_q\,
	combout => \FD|BR|bancoReg~1169_combout\);

\FD|BR|bancoReg~69\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_Ula_Memoria|saida[31]~37_combout\,
	ena => \FD|BR|bancoReg~1176_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~69_q\);

\FD|BR|bancoReg~1170\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1170_combout\ = (\FD|BR|bancoReg~69_q\ & (!\FD|ROM|memROM~3_combout\ & ((\FD|PC|data_s\(7)) # (!\FD|ROM|memROM~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~69_q\,
	datab => \FD|ROM|memROM~3_combout\,
	datac => \FD|PC|data_s\(7),
	datad => \FD|ROM|memROM~4_combout\,
	combout => \FD|BR|bancoReg~1170_combout\);

\FD|BR|saidaB[31]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|saidaB[31]~17_combout\ = (!\FD|BR|Equal1~2_combout\ & ((\FD|ROM|memROM~0_combout\ & (\FD|BR|bancoReg~1169_combout\)) # (!\FD|ROM|memROM~0_combout\ & ((\FD|BR|bancoReg~1170_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1169_combout\,
	datab => \FD|BR|bancoReg~1170_combout\,
	datac => \FD|ROM|memROM~0_combout\,
	datad => \FD|BR|Equal1~2_combout\,
	combout => \FD|BR|saidaB[31]~17_combout\);

\FD|mux_Banco_Ula|saida[31]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_Banco_Ula|saida[31]~43_combout\ = (\FD|BR|saidaB[31]~17_combout\ & !\UC|pontosDeControle[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|saidaB[31]~17_combout\,
	datad => \UC|pontosDeControle[8]~12_combout\,
	combout => \FD|mux_Banco_Ula|saida[31]~43_combout\);

\FD|ULA|sub[31]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|sub[31]~62_combout\ = \FD|mux_Banco_Ula|saida[31]~43_combout\ $ (!\FD|ULA|sub[30]~61\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Banco_Ula|saida[31]~43_combout\,
	cin => \FD|ULA|sub[30]~61\,
	combout => \FD|ULA|sub[31]~62_combout\);

\FD|sel_mux_beq~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|sel_mux_beq~0_combout\ = (!\FD|ULA|sub[5]~10_combout\ & (!\FD|ULA|sub[6]~12_combout\ & (!\FD|ULA|sub[7]~14_combout\ & !\FD|ULA|sub[8]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|sub[5]~10_combout\,
	datab => \FD|ULA|sub[6]~12_combout\,
	datac => \FD|ULA|sub[7]~14_combout\,
	datad => \FD|ULA|sub[8]~16_combout\,
	combout => \FD|sel_mux_beq~0_combout\);

\FD|sel_mux_beq~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|sel_mux_beq~1_combout\ = (!\FD|ULA|sub[9]~18_combout\ & (!\FD|ULA|sub[10]~20_combout\ & (!\FD|ULA|sub[11]~22_combout\ & !\FD|ULA|sub[12]~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|sub[9]~18_combout\,
	datab => \FD|ULA|sub[10]~20_combout\,
	datac => \FD|ULA|sub[11]~22_combout\,
	datad => \FD|ULA|sub[12]~24_combout\,
	combout => \FD|sel_mux_beq~1_combout\);

\FD|sel_mux_beq~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|sel_mux_beq~2_combout\ = (!\FD|ULA|sub[13]~26_combout\ & (!\FD|ULA|sub[14]~28_combout\ & (!\FD|ULA|sub[15]~30_combout\ & !\FD|ULA|sub[16]~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|sub[13]~26_combout\,
	datab => \FD|ULA|sub[14]~28_combout\,
	datac => \FD|ULA|sub[15]~30_combout\,
	datad => \FD|ULA|sub[16]~32_combout\,
	combout => \FD|sel_mux_beq~2_combout\);

\FD|sel_mux_beq~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|sel_mux_beq~3_combout\ = (!\FD|ULA|sub[17]~34_combout\ & (!\FD|ULA|sub[18]~36_combout\ & (!\FD|ULA|sub[19]~38_combout\ & !\FD|ULA|sub[20]~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|sub[17]~34_combout\,
	datab => \FD|ULA|sub[18]~36_combout\,
	datac => \FD|ULA|sub[19]~38_combout\,
	datad => \FD|ULA|sub[20]~40_combout\,
	combout => \FD|sel_mux_beq~3_combout\);

\FD|sel_mux_beq~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|sel_mux_beq~4_combout\ = (\FD|sel_mux_beq~0_combout\ & (\FD|sel_mux_beq~1_combout\ & (\FD|sel_mux_beq~2_combout\ & \FD|sel_mux_beq~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|sel_mux_beq~0_combout\,
	datab => \FD|sel_mux_beq~1_combout\,
	datac => \FD|sel_mux_beq~2_combout\,
	datad => \FD|sel_mux_beq~3_combout\,
	combout => \FD|sel_mux_beq~4_combout\);

\FD|sel_mux_beq~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|sel_mux_beq~5_combout\ = (\FD|sel_mux_beq~4_combout\ & (!\FD|ULA|sub[21]~42_combout\ & (!\FD|ULA|sub[22]~44_combout\ & !\FD|ULA|sub[23]~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|sel_mux_beq~4_combout\,
	datab => \FD|ULA|sub[21]~42_combout\,
	datac => \FD|ULA|sub[22]~44_combout\,
	datad => \FD|ULA|sub[23]~46_combout\,
	combout => \FD|sel_mux_beq~5_combout\);

\FD|sel_mux_beq~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|sel_mux_beq~6_combout\ = (!\FD|ULA|sub[1]~2_combout\ & (!\FD|ULA|sub[2]~4_combout\ & (!\FD|ULA|sub[3]~6_combout\ & !\FD|ULA|sub[4]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|sub[1]~2_combout\,
	datab => \FD|ULA|sub[2]~4_combout\,
	datac => \FD|ULA|sub[3]~6_combout\,
	datad => \FD|ULA|sub[4]~8_combout\,
	combout => \FD|sel_mux_beq~6_combout\);

\FD|sel_mux_beq~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|sel_mux_beq~7_combout\ = (\UC|pontosDeControle[9]~13_combout\ & (\FD|sel_mux_beq~6_combout\ & (!\FD|mux_Banco_Ula|saida[0]~44_combout\ & !\FD|ULA|sub[24]~48_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|pontosDeControle[9]~13_combout\,
	datab => \FD|sel_mux_beq~6_combout\,
	datac => \FD|mux_Banco_Ula|saida[0]~44_combout\,
	datad => \FD|ULA|sub[24]~48_combout\,
	combout => \FD|sel_mux_beq~7_combout\);

\FD|sel_mux_beq~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|sel_mux_beq~8_combout\ = (!\FD|ULA|sub[25]~50_combout\ & (!\FD|ULA|sub[26]~52_combout\ & (\FD|sel_mux_beq~5_combout\ & \FD|sel_mux_beq~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|sub[25]~50_combout\,
	datab => \FD|ULA|sub[26]~52_combout\,
	datac => \FD|sel_mux_beq~5_combout\,
	datad => \FD|sel_mux_beq~7_combout\,
	combout => \FD|sel_mux_beq~8_combout\);

\FD|sel_mux_beq~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|sel_mux_beq~9_combout\ = (!\FD|ULA|sub[27]~54_combout\ & (!\FD|ULA|sub[28]~56_combout\ & \FD|sel_mux_beq~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|sub[27]~54_combout\,
	datab => \FD|ULA|sub[28]~56_combout\,
	datac => \FD|sel_mux_beq~8_combout\,
	combout => \FD|sel_mux_beq~9_combout\);

\FD|sel_mux_beq\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|sel_mux_beq~combout\ = (!\FD|ULA|sub[29]~58_combout\ & (!\FD|ULA|sub[30]~60_combout\ & (!\FD|ULA|sub[31]~62_combout\ & \FD|sel_mux_beq~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|sub[29]~58_combout\,
	datab => \FD|ULA|sub[30]~60_combout\,
	datac => \FD|ULA|sub[31]~62_combout\,
	datad => \FD|sel_mux_beq~9_combout\,
	combout => \FD|sel_mux_beq~combout\);

\FD|PC|data_s[7]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|PC|data_s[7]~4_combout\ = (\FD|sel_mux_beq~combout\ & (\FD|Somador_imediato|Add0~10_combout\)) # (!\FD|sel_mux_beq~combout\ & ((\FD|Somador|saida[7]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|Somador_imediato|Add0~10_combout\,
	datab => \FD|Somador|saida[7]~10_combout\,
	datad => \FD|sel_mux_beq~combout\,
	combout => \FD|PC|data_s[7]~4_combout\);

\UC|pontosDeControle[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|pontosDeControle[0]~3_combout\ = (\FD|PC|data_s\(5) & (!\FD|PC|data_s\(4) & !\FD|PC|data_s\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(5),
	datab => \FD|PC|data_s\(4),
	datac => \FD|PC|data_s\(3),
	combout => \UC|pontosDeControle[0]~3_combout\);

\UC|pontosDeControle[0]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|pontosDeControle[0]~14_combout\ = (\UC|pontosDeControle[0]~3_combout\ & (!\FD|PC|data_s\(2) & (!\FD|PC|data_s\(7) & !\FD|PC|data_s\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|pontosDeControle[0]~3_combout\,
	datab => \FD|PC|data_s\(2),
	datac => \FD|PC|data_s\(7),
	datad => \FD|PC|data_s\(6),
	combout => \UC|pontosDeControle[0]~14_combout\);

\FD|PC|data_s[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|PC|data_s[7]~4_combout\,
	asdata => \FD|ROM|memROM~5_combout\,
	sload => \UC|pontosDeControle[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|PC|data_s\(7));

\FD|ROM|memROM~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ROM|memROM~0_combout\ = (!\FD|PC|data_s\(5) & (!\FD|PC|data_s\(6) & !\FD|PC|data_s\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|PC|data_s\(5),
	datac => \FD|PC|data_s\(6),
	datad => \FD|PC|data_s\(7),
	combout => \FD|ROM|memROM~0_combout\);

\FD|ROM|memROM~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ROM|memROM~8_combout\ = (\FD|PC|data_s\(2) & (\FD|PC|data_s\(3) & (\FD|PC|data_s\(4) & \FD|ROM|memROM~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(2),
	datab => \FD|PC|data_s\(3),
	datac => \FD|PC|data_s\(4),
	datad => \FD|ROM|memROM~0_combout\,
	combout => \FD|ROM|memROM~8_combout\);

\FD|mux_jump|saida[6]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_jump|saida[6]~0_combout\ = (!\UC|pontosDeControle[0]~14_combout\ & ((\FD|sel_mux_beq~combout\ & (\FD|Somador_imediato|Add0~8_combout\)) # (!\FD|sel_mux_beq~combout\ & ((\FD|Somador|saida[6]~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|Somador_imediato|Add0~8_combout\,
	datab => \FD|Somador|saida[6]~8_combout\,
	datac => \FD|sel_mux_beq~combout\,
	datad => \UC|pontosDeControle[0]~14_combout\,
	combout => \FD|mux_jump|saida[6]~0_combout\);

\FD|PC|data_s[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_jump|saida[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|PC|data_s\(6));

\FD|ROM|memROM~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ROM|memROM~9_combout\ = (\FD|PC|data_s\(5)) # ((\FD|PC|data_s\(4) & (!\FD|PC|data_s\(2))) # (!\FD|PC|data_s\(4) & ((\FD|PC|data_s\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(2),
	datab => \FD|PC|data_s\(3),
	datac => \FD|PC|data_s\(4),
	datad => \FD|PC|data_s\(5),
	combout => \FD|ROM|memROM~9_combout\);

\FD|ROM|memROM~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ROM|memROM~10_combout\ = (\FD|PC|data_s\(6)) # ((\FD|PC|data_s\(7)) # (\FD|ROM|memROM~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(6),
	datab => \FD|PC|data_s\(7),
	datac => \FD|ROM|memROM~9_combout\,
	combout => \FD|ROM|memROM~10_combout\);

\FD|PC|data_s[5]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|PC|data_s[5]~3_combout\ = (\FD|sel_mux_beq~combout\ & (\FD|Somador_imediato|Add0~6_combout\)) # (!\FD|sel_mux_beq~combout\ & ((\FD|Somador|saida[5]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|Somador_imediato|Add0~6_combout\,
	datab => \FD|Somador|saida[5]~6_combout\,
	datad => \FD|sel_mux_beq~combout\,
	combout => \FD|PC|data_s[5]~3_combout\);

\FD|ROM|memROM~10_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ROM|memROM~10_wirecell_combout\ = !\FD|ROM|memROM~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~10_combout\,
	combout => \FD|ROM|memROM~10_wirecell_combout\);

\FD|PC|data_s[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|PC|data_s[5]~3_combout\,
	asdata => \FD|ROM|memROM~10_wirecell_combout\,
	sload => \UC|pontosDeControle[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|PC|data_s\(5));

\FD|ROM|memROM~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ROM|memROM~11_combout\ = (!\FD|PC|data_s\(5) & ((\FD|PC|data_s\(2) & (\FD|PC|data_s\(3))) # (!\FD|PC|data_s\(2) & (!\FD|PC|data_s\(3) & \FD|PC|data_s\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(2),
	datab => \FD|PC|data_s\(3),
	datac => \FD|PC|data_s\(4),
	datad => \FD|PC|data_s\(5),
	combout => \FD|ROM|memROM~11_combout\);

\FD|ROM|memROM~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ROM|memROM~12_combout\ = (\FD|ROM|memROM~11_combout\ & (!\FD|PC|data_s\(6) & !\FD|PC|data_s\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~11_combout\,
	datac => \FD|PC|data_s\(6),
	datad => \FD|PC|data_s\(7),
	combout => \FD|ROM|memROM~12_combout\);

\FD|PC|data_s[4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|PC|data_s[4]~2_combout\ = (\FD|sel_mux_beq~combout\ & (\FD|Somador_imediato|Add0~4_combout\)) # (!\FD|sel_mux_beq~combout\ & ((\FD|Somador|saida[4]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|Somador_imediato|Add0~4_combout\,
	datab => \FD|Somador|saida[4]~4_combout\,
	datad => \FD|sel_mux_beq~combout\,
	combout => \FD|PC|data_s[4]~2_combout\);

\FD|PC|data_s[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|PC|data_s[4]~2_combout\,
	asdata => \FD|ROM|memROM~12_combout\,
	sload => \UC|pontosDeControle[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|PC|data_s\(4));

\FD|ROM|memROM~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ROM|memROM~13_combout\ = (!\FD|PC|data_s\(5) & ((\FD|PC|data_s\(2) & ((\FD|PC|data_s\(4)))) # (!\FD|PC|data_s\(2) & (\FD|PC|data_s\(3) & !\FD|PC|data_s\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(2),
	datab => \FD|PC|data_s\(3),
	datac => \FD|PC|data_s\(4),
	datad => \FD|PC|data_s\(5),
	combout => \FD|ROM|memROM~13_combout\);

\FD|ROM|memROM~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ROM|memROM~14_combout\ = (\FD|ROM|memROM~13_combout\ & (!\FD|PC|data_s\(6) & !\FD|PC|data_s\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~13_combout\,
	datac => \FD|PC|data_s\(6),
	datad => \FD|PC|data_s\(7),
	combout => \FD|ROM|memROM~14_combout\);

\FD|PC|data_s[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|PC|data_s[3]~1_combout\ = (\FD|sel_mux_beq~combout\ & (\FD|Somador_imediato|Add0~2_combout\)) # (!\FD|sel_mux_beq~combout\ & ((\FD|Somador|saida[3]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|Somador_imediato|Add0~2_combout\,
	datab => \FD|Somador|saida[3]~2_combout\,
	datad => \FD|sel_mux_beq~combout\,
	combout => \FD|PC|data_s[3]~1_combout\);

\FD|PC|data_s[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|PC|data_s[3]~1_combout\,
	asdata => \FD|ROM|memROM~14_combout\,
	sload => \UC|pontosDeControle[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|PC|data_s\(3));

\FD|ROM|memROM~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ROM|memROM~6_combout\ = (!\FD|PC|data_s\(2) & (!\FD|PC|data_s\(3) & (\FD|PC|data_s\(4) $ (\FD|PC|data_s\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(2),
	datab => \FD|PC|data_s\(3),
	datac => \FD|PC|data_s\(4),
	datad => \FD|PC|data_s\(5),
	combout => \FD|ROM|memROM~6_combout\);

\FD|ROM|memROM~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ROM|memROM~7_combout\ = (\FD|ROM|memROM~6_combout\ & (!\FD|PC|data_s\(6) & !\FD|PC|data_s\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~6_combout\,
	datac => \FD|PC|data_s\(6),
	datad => \FD|PC|data_s\(7),
	combout => \FD|ROM|memROM~7_combout\);

\FD|PC|data_s[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|PC|data_s[2]~0_combout\ = (\FD|sel_mux_beq~combout\ & (\FD|Somador_imediato|Add0~0_combout\)) # (!\FD|sel_mux_beq~combout\ & ((\FD|Somador|saida[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|Somador_imediato|Add0~0_combout\,
	datab => \FD|Somador|saida[2]~0_combout\,
	datad => \FD|sel_mux_beq~combout\,
	combout => \FD|PC|data_s[2]~0_combout\);

\FD|PC|data_s[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|PC|data_s[2]~0_combout\,
	asdata => \FD|ROM|memROM~7_combout\,
	sload => \UC|pontosDeControle[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|PC|data_s\(2));

\FD|Somador|saida[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador|saida[8]~12_combout\ = (\FD|PC|data_s\(8) & (\FD|Somador|saida[7]~11\ $ (GND))) # (!\FD|PC|data_s\(8) & (!\FD|Somador|saida[7]~11\ & VCC))
-- \FD|Somador|saida[8]~13\ = CARRY((\FD|PC|data_s\(8) & !\FD|Somador|saida[7]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(8),
	datad => VCC,
	cin => \FD|Somador|saida[7]~11\,
	combout => \FD|Somador|saida[8]~12_combout\,
	cout => \FD|Somador|saida[8]~13\);

\FD|Somador_imediato|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador_imediato|Add0~12_combout\ = ((\FD|ROM|memROM~8_combout\ $ (\FD|Somador|saida[8]~12_combout\ $ (!\FD|Somador_imediato|Add0~11\)))) # (GND)
-- \FD|Somador_imediato|Add0~13\ = CARRY((\FD|ROM|memROM~8_combout\ & ((\FD|Somador|saida[8]~12_combout\) # (!\FD|Somador_imediato|Add0~11\))) # (!\FD|ROM|memROM~8_combout\ & (\FD|Somador|saida[8]~12_combout\ & !\FD|Somador_imediato|Add0~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~8_combout\,
	datab => \FD|Somador|saida[8]~12_combout\,
	datad => VCC,
	cin => \FD|Somador_imediato|Add0~11\,
	combout => \FD|Somador_imediato|Add0~12_combout\,
	cout => \FD|Somador_imediato|Add0~13\);

\FD|mux_jump|saida[8]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_jump|saida[8]~1_combout\ = (!\UC|pontosDeControle[0]~14_combout\ & ((\FD|sel_mux_beq~combout\ & (\FD|Somador_imediato|Add0~12_combout\)) # (!\FD|sel_mux_beq~combout\ & ((\FD|Somador|saida[8]~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|Somador_imediato|Add0~12_combout\,
	datab => \FD|Somador|saida[8]~12_combout\,
	datac => \FD|sel_mux_beq~combout\,
	datad => \UC|pontosDeControle[0]~14_combout\,
	combout => \FD|mux_jump|saida[8]~1_combout\);

\FD|PC|data_s[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_jump|saida[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|PC|data_s\(8));

\FD|Somador|saida[9]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador|saida[9]~14_combout\ = (\FD|PC|data_s\(9) & (!\FD|Somador|saida[8]~13\)) # (!\FD|PC|data_s\(9) & ((\FD|Somador|saida[8]~13\) # (GND)))
-- \FD|Somador|saida[9]~15\ = CARRY((!\FD|Somador|saida[8]~13\) # (!\FD|PC|data_s\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(9),
	datad => VCC,
	cin => \FD|Somador|saida[8]~13\,
	combout => \FD|Somador|saida[9]~14_combout\,
	cout => \FD|Somador|saida[9]~15\);

\FD|Somador_imediato|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador_imediato|Add0~14_combout\ = (\FD|ROM|memROM~8_combout\ & ((\FD|Somador|saida[9]~14_combout\ & (\FD|Somador_imediato|Add0~13\ & VCC)) # (!\FD|Somador|saida[9]~14_combout\ & (!\FD|Somador_imediato|Add0~13\)))) # (!\FD|ROM|memROM~8_combout\ & 
-- ((\FD|Somador|saida[9]~14_combout\ & (!\FD|Somador_imediato|Add0~13\)) # (!\FD|Somador|saida[9]~14_combout\ & ((\FD|Somador_imediato|Add0~13\) # (GND)))))
-- \FD|Somador_imediato|Add0~15\ = CARRY((\FD|ROM|memROM~8_combout\ & (!\FD|Somador|saida[9]~14_combout\ & !\FD|Somador_imediato|Add0~13\)) # (!\FD|ROM|memROM~8_combout\ & ((!\FD|Somador_imediato|Add0~13\) # (!\FD|Somador|saida[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~8_combout\,
	datab => \FD|Somador|saida[9]~14_combout\,
	datad => VCC,
	cin => \FD|Somador_imediato|Add0~13\,
	combout => \FD|Somador_imediato|Add0~14_combout\,
	cout => \FD|Somador_imediato|Add0~15\);

\FD|mux_jump|saida[9]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_jump|saida[9]~2_combout\ = (!\UC|pontosDeControle[0]~14_combout\ & ((\FD|sel_mux_beq~combout\ & (\FD|Somador_imediato|Add0~14_combout\)) # (!\FD|sel_mux_beq~combout\ & ((\FD|Somador|saida[9]~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|Somador_imediato|Add0~14_combout\,
	datab => \FD|Somador|saida[9]~14_combout\,
	datac => \FD|sel_mux_beq~combout\,
	datad => \UC|pontosDeControle[0]~14_combout\,
	combout => \FD|mux_jump|saida[9]~2_combout\);

\FD|PC|data_s[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_jump|saida[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|PC|data_s\(9));

\FD|Somador|saida[10]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador|saida[10]~16_combout\ = (\FD|PC|data_s\(10) & (\FD|Somador|saida[9]~15\ $ (GND))) # (!\FD|PC|data_s\(10) & (!\FD|Somador|saida[9]~15\ & VCC))
-- \FD|Somador|saida[10]~17\ = CARRY((\FD|PC|data_s\(10) & !\FD|Somador|saida[9]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(10),
	datad => VCC,
	cin => \FD|Somador|saida[9]~15\,
	combout => \FD|Somador|saida[10]~16_combout\,
	cout => \FD|Somador|saida[10]~17\);

\FD|Somador_imediato|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador_imediato|Add0~16_combout\ = ((\FD|ROM|memROM~8_combout\ $ (\FD|Somador|saida[10]~16_combout\ $ (!\FD|Somador_imediato|Add0~15\)))) # (GND)
-- \FD|Somador_imediato|Add0~17\ = CARRY((\FD|ROM|memROM~8_combout\ & ((\FD|Somador|saida[10]~16_combout\) # (!\FD|Somador_imediato|Add0~15\))) # (!\FD|ROM|memROM~8_combout\ & (\FD|Somador|saida[10]~16_combout\ & !\FD|Somador_imediato|Add0~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~8_combout\,
	datab => \FD|Somador|saida[10]~16_combout\,
	datad => VCC,
	cin => \FD|Somador_imediato|Add0~15\,
	combout => \FD|Somador_imediato|Add0~16_combout\,
	cout => \FD|Somador_imediato|Add0~17\);

\FD|mux_jump|saida[10]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_jump|saida[10]~3_combout\ = (!\UC|pontosDeControle[0]~14_combout\ & ((\FD|sel_mux_beq~combout\ & (\FD|Somador_imediato|Add0~16_combout\)) # (!\FD|sel_mux_beq~combout\ & ((\FD|Somador|saida[10]~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|Somador_imediato|Add0~16_combout\,
	datab => \FD|Somador|saida[10]~16_combout\,
	datac => \FD|sel_mux_beq~combout\,
	datad => \UC|pontosDeControle[0]~14_combout\,
	combout => \FD|mux_jump|saida[10]~3_combout\);

\FD|PC|data_s[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_jump|saida[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|PC|data_s\(10));

\FD|Somador|saida[11]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador|saida[11]~18_combout\ = (\FD|PC|data_s\(11) & (!\FD|Somador|saida[10]~17\)) # (!\FD|PC|data_s\(11) & ((\FD|Somador|saida[10]~17\) # (GND)))
-- \FD|Somador|saida[11]~19\ = CARRY((!\FD|Somador|saida[10]~17\) # (!\FD|PC|data_s\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(11),
	datad => VCC,
	cin => \FD|Somador|saida[10]~17\,
	combout => \FD|Somador|saida[11]~18_combout\,
	cout => \FD|Somador|saida[11]~19\);

\FD|Somador_imediato|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador_imediato|Add0~18_combout\ = (\FD|ROM|memROM~8_combout\ & ((\FD|Somador|saida[11]~18_combout\ & (\FD|Somador_imediato|Add0~17\ & VCC)) # (!\FD|Somador|saida[11]~18_combout\ & (!\FD|Somador_imediato|Add0~17\)))) # (!\FD|ROM|memROM~8_combout\ & 
-- ((\FD|Somador|saida[11]~18_combout\ & (!\FD|Somador_imediato|Add0~17\)) # (!\FD|Somador|saida[11]~18_combout\ & ((\FD|Somador_imediato|Add0~17\) # (GND)))))
-- \FD|Somador_imediato|Add0~19\ = CARRY((\FD|ROM|memROM~8_combout\ & (!\FD|Somador|saida[11]~18_combout\ & !\FD|Somador_imediato|Add0~17\)) # (!\FD|ROM|memROM~8_combout\ & ((!\FD|Somador_imediato|Add0~17\) # (!\FD|Somador|saida[11]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~8_combout\,
	datab => \FD|Somador|saida[11]~18_combout\,
	datad => VCC,
	cin => \FD|Somador_imediato|Add0~17\,
	combout => \FD|Somador_imediato|Add0~18_combout\,
	cout => \FD|Somador_imediato|Add0~19\);

\FD|mux_jump|saida[11]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_jump|saida[11]~4_combout\ = (!\UC|pontosDeControle[0]~14_combout\ & ((\FD|sel_mux_beq~combout\ & (\FD|Somador_imediato|Add0~18_combout\)) # (!\FD|sel_mux_beq~combout\ & ((\FD|Somador|saida[11]~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|Somador_imediato|Add0~18_combout\,
	datab => \FD|Somador|saida[11]~18_combout\,
	datac => \FD|sel_mux_beq~combout\,
	datad => \UC|pontosDeControle[0]~14_combout\,
	combout => \FD|mux_jump|saida[11]~4_combout\);

\FD|PC|data_s[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_jump|saida[11]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|PC|data_s\(11));

\FD|Somador|saida[12]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador|saida[12]~20_combout\ = (\FD|PC|data_s\(12) & (\FD|Somador|saida[11]~19\ $ (GND))) # (!\FD|PC|data_s\(12) & (!\FD|Somador|saida[11]~19\ & VCC))
-- \FD|Somador|saida[12]~21\ = CARRY((\FD|PC|data_s\(12) & !\FD|Somador|saida[11]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(12),
	datad => VCC,
	cin => \FD|Somador|saida[11]~19\,
	combout => \FD|Somador|saida[12]~20_combout\,
	cout => \FD|Somador|saida[12]~21\);

\FD|Somador_imediato|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador_imediato|Add0~20_combout\ = ((\FD|ROM|memROM~8_combout\ $ (\FD|Somador|saida[12]~20_combout\ $ (!\FD|Somador_imediato|Add0~19\)))) # (GND)
-- \FD|Somador_imediato|Add0~21\ = CARRY((\FD|ROM|memROM~8_combout\ & ((\FD|Somador|saida[12]~20_combout\) # (!\FD|Somador_imediato|Add0~19\))) # (!\FD|ROM|memROM~8_combout\ & (\FD|Somador|saida[12]~20_combout\ & !\FD|Somador_imediato|Add0~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~8_combout\,
	datab => \FD|Somador|saida[12]~20_combout\,
	datad => VCC,
	cin => \FD|Somador_imediato|Add0~19\,
	combout => \FD|Somador_imediato|Add0~20_combout\,
	cout => \FD|Somador_imediato|Add0~21\);

\FD|mux_jump|saida[12]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_jump|saida[12]~5_combout\ = (!\UC|pontosDeControle[0]~14_combout\ & ((\FD|sel_mux_beq~combout\ & (\FD|Somador_imediato|Add0~20_combout\)) # (!\FD|sel_mux_beq~combout\ & ((\FD|Somador|saida[12]~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|Somador_imediato|Add0~20_combout\,
	datab => \FD|Somador|saida[12]~20_combout\,
	datac => \FD|sel_mux_beq~combout\,
	datad => \UC|pontosDeControle[0]~14_combout\,
	combout => \FD|mux_jump|saida[12]~5_combout\);

\FD|PC|data_s[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_jump|saida[12]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|PC|data_s\(12));

\FD|Somador|saida[13]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador|saida[13]~22_combout\ = (\FD|PC|data_s\(13) & (!\FD|Somador|saida[12]~21\)) # (!\FD|PC|data_s\(13) & ((\FD|Somador|saida[12]~21\) # (GND)))
-- \FD|Somador|saida[13]~23\ = CARRY((!\FD|Somador|saida[12]~21\) # (!\FD|PC|data_s\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(13),
	datad => VCC,
	cin => \FD|Somador|saida[12]~21\,
	combout => \FD|Somador|saida[13]~22_combout\,
	cout => \FD|Somador|saida[13]~23\);

\FD|Somador_imediato|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador_imediato|Add0~22_combout\ = (\FD|ROM|memROM~8_combout\ & ((\FD|Somador|saida[13]~22_combout\ & (\FD|Somador_imediato|Add0~21\ & VCC)) # (!\FD|Somador|saida[13]~22_combout\ & (!\FD|Somador_imediato|Add0~21\)))) # (!\FD|ROM|memROM~8_combout\ & 
-- ((\FD|Somador|saida[13]~22_combout\ & (!\FD|Somador_imediato|Add0~21\)) # (!\FD|Somador|saida[13]~22_combout\ & ((\FD|Somador_imediato|Add0~21\) # (GND)))))
-- \FD|Somador_imediato|Add0~23\ = CARRY((\FD|ROM|memROM~8_combout\ & (!\FD|Somador|saida[13]~22_combout\ & !\FD|Somador_imediato|Add0~21\)) # (!\FD|ROM|memROM~8_combout\ & ((!\FD|Somador_imediato|Add0~21\) # (!\FD|Somador|saida[13]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~8_combout\,
	datab => \FD|Somador|saida[13]~22_combout\,
	datad => VCC,
	cin => \FD|Somador_imediato|Add0~21\,
	combout => \FD|Somador_imediato|Add0~22_combout\,
	cout => \FD|Somador_imediato|Add0~23\);

\FD|mux_jump|saida[13]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_jump|saida[13]~6_combout\ = (!\UC|pontosDeControle[0]~14_combout\ & ((\FD|sel_mux_beq~combout\ & (\FD|Somador_imediato|Add0~22_combout\)) # (!\FD|sel_mux_beq~combout\ & ((\FD|Somador|saida[13]~22_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|Somador_imediato|Add0~22_combout\,
	datab => \FD|Somador|saida[13]~22_combout\,
	datac => \FD|sel_mux_beq~combout\,
	datad => \UC|pontosDeControle[0]~14_combout\,
	combout => \FD|mux_jump|saida[13]~6_combout\);

\FD|PC|data_s[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_jump|saida[13]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|PC|data_s\(13));

\FD|Somador|saida[14]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador|saida[14]~24_combout\ = (\FD|PC|data_s\(14) & (\FD|Somador|saida[13]~23\ $ (GND))) # (!\FD|PC|data_s\(14) & (!\FD|Somador|saida[13]~23\ & VCC))
-- \FD|Somador|saida[14]~25\ = CARRY((\FD|PC|data_s\(14) & !\FD|Somador|saida[13]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(14),
	datad => VCC,
	cin => \FD|Somador|saida[13]~23\,
	combout => \FD|Somador|saida[14]~24_combout\,
	cout => \FD|Somador|saida[14]~25\);

\FD|Somador_imediato|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador_imediato|Add0~24_combout\ = ((\FD|ROM|memROM~8_combout\ $ (\FD|Somador|saida[14]~24_combout\ $ (!\FD|Somador_imediato|Add0~23\)))) # (GND)
-- \FD|Somador_imediato|Add0~25\ = CARRY((\FD|ROM|memROM~8_combout\ & ((\FD|Somador|saida[14]~24_combout\) # (!\FD|Somador_imediato|Add0~23\))) # (!\FD|ROM|memROM~8_combout\ & (\FD|Somador|saida[14]~24_combout\ & !\FD|Somador_imediato|Add0~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~8_combout\,
	datab => \FD|Somador|saida[14]~24_combout\,
	datad => VCC,
	cin => \FD|Somador_imediato|Add0~23\,
	combout => \FD|Somador_imediato|Add0~24_combout\,
	cout => \FD|Somador_imediato|Add0~25\);

\FD|mux_jump|saida[14]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_jump|saida[14]~7_combout\ = (!\UC|pontosDeControle[0]~14_combout\ & ((\FD|sel_mux_beq~combout\ & (\FD|Somador_imediato|Add0~24_combout\)) # (!\FD|sel_mux_beq~combout\ & ((\FD|Somador|saida[14]~24_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|Somador_imediato|Add0~24_combout\,
	datab => \FD|Somador|saida[14]~24_combout\,
	datac => \FD|sel_mux_beq~combout\,
	datad => \UC|pontosDeControle[0]~14_combout\,
	combout => \FD|mux_jump|saida[14]~7_combout\);

\FD|PC|data_s[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_jump|saida[14]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|PC|data_s\(14));

\FD|Somador|saida[15]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador|saida[15]~26_combout\ = (\FD|PC|data_s\(15) & (!\FD|Somador|saida[14]~25\)) # (!\FD|PC|data_s\(15) & ((\FD|Somador|saida[14]~25\) # (GND)))
-- \FD|Somador|saida[15]~27\ = CARRY((!\FD|Somador|saida[14]~25\) # (!\FD|PC|data_s\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(15),
	datad => VCC,
	cin => \FD|Somador|saida[14]~25\,
	combout => \FD|Somador|saida[15]~26_combout\,
	cout => \FD|Somador|saida[15]~27\);

\FD|Somador_imediato|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador_imediato|Add0~26_combout\ = (\FD|ROM|memROM~8_combout\ & ((\FD|Somador|saida[15]~26_combout\ & (\FD|Somador_imediato|Add0~25\ & VCC)) # (!\FD|Somador|saida[15]~26_combout\ & (!\FD|Somador_imediato|Add0~25\)))) # (!\FD|ROM|memROM~8_combout\ & 
-- ((\FD|Somador|saida[15]~26_combout\ & (!\FD|Somador_imediato|Add0~25\)) # (!\FD|Somador|saida[15]~26_combout\ & ((\FD|Somador_imediato|Add0~25\) # (GND)))))
-- \FD|Somador_imediato|Add0~27\ = CARRY((\FD|ROM|memROM~8_combout\ & (!\FD|Somador|saida[15]~26_combout\ & !\FD|Somador_imediato|Add0~25\)) # (!\FD|ROM|memROM~8_combout\ & ((!\FD|Somador_imediato|Add0~25\) # (!\FD|Somador|saida[15]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~8_combout\,
	datab => \FD|Somador|saida[15]~26_combout\,
	datad => VCC,
	cin => \FD|Somador_imediato|Add0~25\,
	combout => \FD|Somador_imediato|Add0~26_combout\,
	cout => \FD|Somador_imediato|Add0~27\);

\FD|mux_jump|saida[15]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_jump|saida[15]~8_combout\ = (!\UC|pontosDeControle[0]~14_combout\ & ((\FD|sel_mux_beq~combout\ & (\FD|Somador_imediato|Add0~26_combout\)) # (!\FD|sel_mux_beq~combout\ & ((\FD|Somador|saida[15]~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|Somador_imediato|Add0~26_combout\,
	datab => \FD|Somador|saida[15]~26_combout\,
	datac => \FD|sel_mux_beq~combout\,
	datad => \UC|pontosDeControle[0]~14_combout\,
	combout => \FD|mux_jump|saida[15]~8_combout\);

\FD|PC|data_s[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_jump|saida[15]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|PC|data_s\(15));

\FD|Somador|saida[16]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador|saida[16]~28_combout\ = (\FD|PC|data_s\(16) & (\FD|Somador|saida[15]~27\ $ (GND))) # (!\FD|PC|data_s\(16) & (!\FD|Somador|saida[15]~27\ & VCC))
-- \FD|Somador|saida[16]~29\ = CARRY((\FD|PC|data_s\(16) & !\FD|Somador|saida[15]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(16),
	datad => VCC,
	cin => \FD|Somador|saida[15]~27\,
	combout => \FD|Somador|saida[16]~28_combout\,
	cout => \FD|Somador|saida[16]~29\);

\FD|Somador_imediato|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador_imediato|Add0~28_combout\ = ((\FD|ROM|memROM~5_combout\ $ (\FD|Somador|saida[16]~28_combout\ $ (!\FD|Somador_imediato|Add0~27\)))) # (GND)
-- \FD|Somador_imediato|Add0~29\ = CARRY((\FD|ROM|memROM~5_combout\ & ((\FD|Somador|saida[16]~28_combout\) # (!\FD|Somador_imediato|Add0~27\))) # (!\FD|ROM|memROM~5_combout\ & (\FD|Somador|saida[16]~28_combout\ & !\FD|Somador_imediato|Add0~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~5_combout\,
	datab => \FD|Somador|saida[16]~28_combout\,
	datad => VCC,
	cin => \FD|Somador_imediato|Add0~27\,
	combout => \FD|Somador_imediato|Add0~28_combout\,
	cout => \FD|Somador_imediato|Add0~29\);

\FD|PC|data_s[16]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|PC|data_s[16]~5_combout\ = (\FD|sel_mux_beq~combout\ & (\FD|Somador_imediato|Add0~28_combout\)) # (!\FD|sel_mux_beq~combout\ & ((\FD|Somador|saida[16]~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|Somador_imediato|Add0~28_combout\,
	datab => \FD|Somador|saida[16]~28_combout\,
	datad => \FD|sel_mux_beq~combout\,
	combout => \FD|PC|data_s[16]~5_combout\);

\FD|PC|data_s[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|PC|data_s[16]~5_combout\,
	asdata => \FD|ROM|memROM~5_combout\,
	sload => \UC|pontosDeControle[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|PC|data_s\(16));

\FD|Somador|saida[17]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador|saida[17]~30_combout\ = (\FD|PC|data_s\(17) & (!\FD|Somador|saida[16]~29\)) # (!\FD|PC|data_s\(17) & ((\FD|Somador|saida[16]~29\) # (GND)))
-- \FD|Somador|saida[17]~31\ = CARRY((!\FD|Somador|saida[16]~29\) # (!\FD|PC|data_s\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(17),
	datad => VCC,
	cin => \FD|Somador|saida[16]~29\,
	combout => \FD|Somador|saida[17]~30_combout\,
	cout => \FD|Somador|saida[17]~31\);

\FD|Somador_imediato|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador_imediato|Add0~30_combout\ = (\FD|ROM|memROM~8_combout\ & ((\FD|Somador|saida[17]~30_combout\ & (\FD|Somador_imediato|Add0~29\ & VCC)) # (!\FD|Somador|saida[17]~30_combout\ & (!\FD|Somador_imediato|Add0~29\)))) # (!\FD|ROM|memROM~8_combout\ & 
-- ((\FD|Somador|saida[17]~30_combout\ & (!\FD|Somador_imediato|Add0~29\)) # (!\FD|Somador|saida[17]~30_combout\ & ((\FD|Somador_imediato|Add0~29\) # (GND)))))
-- \FD|Somador_imediato|Add0~31\ = CARRY((\FD|ROM|memROM~8_combout\ & (!\FD|Somador|saida[17]~30_combout\ & !\FD|Somador_imediato|Add0~29\)) # (!\FD|ROM|memROM~8_combout\ & ((!\FD|Somador_imediato|Add0~29\) # (!\FD|Somador|saida[17]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~8_combout\,
	datab => \FD|Somador|saida[17]~30_combout\,
	datad => VCC,
	cin => \FD|Somador_imediato|Add0~29\,
	combout => \FD|Somador_imediato|Add0~30_combout\,
	cout => \FD|Somador_imediato|Add0~31\);

\FD|mux_jump|saida[17]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_jump|saida[17]~9_combout\ = (!\UC|pontosDeControle[0]~14_combout\ & ((\FD|sel_mux_beq~combout\ & (\FD|Somador_imediato|Add0~30_combout\)) # (!\FD|sel_mux_beq~combout\ & ((\FD|Somador|saida[17]~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|Somador_imediato|Add0~30_combout\,
	datab => \FD|Somador|saida[17]~30_combout\,
	datac => \FD|sel_mux_beq~combout\,
	datad => \UC|pontosDeControle[0]~14_combout\,
	combout => \FD|mux_jump|saida[17]~9_combout\);

\FD|PC|data_s[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_jump|saida[17]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|PC|data_s\(17));

\FD|Somador|saida[18]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador|saida[18]~32_combout\ = (\FD|PC|data_s\(18) & (\FD|Somador|saida[17]~31\ $ (GND))) # (!\FD|PC|data_s\(18) & (!\FD|Somador|saida[17]~31\ & VCC))
-- \FD|Somador|saida[18]~33\ = CARRY((\FD|PC|data_s\(18) & !\FD|Somador|saida[17]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(18),
	datad => VCC,
	cin => \FD|Somador|saida[17]~31\,
	combout => \FD|Somador|saida[18]~32_combout\,
	cout => \FD|Somador|saida[18]~33\);

\FD|Somador_imediato|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador_imediato|Add0~32_combout\ = ((\FD|ROM|memROM~8_combout\ $ (\FD|Somador|saida[18]~32_combout\ $ (!\FD|Somador_imediato|Add0~31\)))) # (GND)
-- \FD|Somador_imediato|Add0~33\ = CARRY((\FD|ROM|memROM~8_combout\ & ((\FD|Somador|saida[18]~32_combout\) # (!\FD|Somador_imediato|Add0~31\))) # (!\FD|ROM|memROM~8_combout\ & (\FD|Somador|saida[18]~32_combout\ & !\FD|Somador_imediato|Add0~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~8_combout\,
	datab => \FD|Somador|saida[18]~32_combout\,
	datad => VCC,
	cin => \FD|Somador_imediato|Add0~31\,
	combout => \FD|Somador_imediato|Add0~32_combout\,
	cout => \FD|Somador_imediato|Add0~33\);

\FD|PC|data_s[18]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|PC|data_s[18]~6_combout\ = (\FD|sel_mux_beq~combout\ & (\FD|Somador_imediato|Add0~32_combout\)) # (!\FD|sel_mux_beq~combout\ & ((\FD|Somador|saida[18]~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|Somador_imediato|Add0~32_combout\,
	datab => \FD|Somador|saida[18]~32_combout\,
	datad => \FD|sel_mux_beq~combout\,
	combout => \FD|PC|data_s[18]~6_combout\);

\FD|PC|data_s[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|PC|data_s[18]~6_combout\,
	asdata => \FD|ROM|memROM~3_combout\,
	sload => \UC|pontosDeControle[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|PC|data_s\(18));

\FD|Somador|saida[19]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador|saida[19]~34_combout\ = (\FD|PC|data_s\(19) & (!\FD|Somador|saida[18]~33\)) # (!\FD|PC|data_s\(19) & ((\FD|Somador|saida[18]~33\) # (GND)))
-- \FD|Somador|saida[19]~35\ = CARRY((!\FD|Somador|saida[18]~33\) # (!\FD|PC|data_s\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(19),
	datad => VCC,
	cin => \FD|Somador|saida[18]~33\,
	combout => \FD|Somador|saida[19]~34_combout\,
	cout => \FD|Somador|saida[19]~35\);

\FD|Somador_imediato|Add0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador_imediato|Add0~34_combout\ = (\FD|ROM|memROM~8_combout\ & ((\FD|Somador|saida[19]~34_combout\ & (\FD|Somador_imediato|Add0~33\ & VCC)) # (!\FD|Somador|saida[19]~34_combout\ & (!\FD|Somador_imediato|Add0~33\)))) # (!\FD|ROM|memROM~8_combout\ & 
-- ((\FD|Somador|saida[19]~34_combout\ & (!\FD|Somador_imediato|Add0~33\)) # (!\FD|Somador|saida[19]~34_combout\ & ((\FD|Somador_imediato|Add0~33\) # (GND)))))
-- \FD|Somador_imediato|Add0~35\ = CARRY((\FD|ROM|memROM~8_combout\ & (!\FD|Somador|saida[19]~34_combout\ & !\FD|Somador_imediato|Add0~33\)) # (!\FD|ROM|memROM~8_combout\ & ((!\FD|Somador_imediato|Add0~33\) # (!\FD|Somador|saida[19]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~8_combout\,
	datab => \FD|Somador|saida[19]~34_combout\,
	datad => VCC,
	cin => \FD|Somador_imediato|Add0~33\,
	combout => \FD|Somador_imediato|Add0~34_combout\,
	cout => \FD|Somador_imediato|Add0~35\);

\FD|PC|data_s[19]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|PC|data_s[19]~7_combout\ = (\FD|sel_mux_beq~combout\ & (\FD|Somador_imediato|Add0~34_combout\)) # (!\FD|sel_mux_beq~combout\ & ((\FD|Somador|saida[19]~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|Somador_imediato|Add0~34_combout\,
	datab => \FD|Somador|saida[19]~34_combout\,
	datad => \FD|sel_mux_beq~combout\,
	combout => \FD|PC|data_s[19]~7_combout\);

\FD|PC|data_s[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|PC|data_s[19]~7_combout\,
	asdata => \FD|ROM|memROM~5_combout\,
	sload => \UC|pontosDeControle[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|PC|data_s\(19));

\FD|Somador|saida[20]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador|saida[20]~36_combout\ = (\FD|PC|data_s\(20) & (\FD|Somador|saida[19]~35\ $ (GND))) # (!\FD|PC|data_s\(20) & (!\FD|Somador|saida[19]~35\ & VCC))
-- \FD|Somador|saida[20]~37\ = CARRY((\FD|PC|data_s\(20) & !\FD|Somador|saida[19]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(20),
	datad => VCC,
	cin => \FD|Somador|saida[19]~35\,
	combout => \FD|Somador|saida[20]~36_combout\,
	cout => \FD|Somador|saida[20]~37\);

\FD|Somador_imediato|Add0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador_imediato|Add0~36_combout\ = ((\FD|ROM|memROM~8_combout\ $ (\FD|Somador|saida[20]~36_combout\ $ (!\FD|Somador_imediato|Add0~35\)))) # (GND)
-- \FD|Somador_imediato|Add0~37\ = CARRY((\FD|ROM|memROM~8_combout\ & ((\FD|Somador|saida[20]~36_combout\) # (!\FD|Somador_imediato|Add0~35\))) # (!\FD|ROM|memROM~8_combout\ & (\FD|Somador|saida[20]~36_combout\ & !\FD|Somador_imediato|Add0~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~8_combout\,
	datab => \FD|Somador|saida[20]~36_combout\,
	datad => VCC,
	cin => \FD|Somador_imediato|Add0~35\,
	combout => \FD|Somador_imediato|Add0~36_combout\,
	cout => \FD|Somador_imediato|Add0~37\);

\FD|mux_jump|saida[20]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_jump|saida[20]~10_combout\ = (!\UC|pontosDeControle[0]~14_combout\ & ((\FD|sel_mux_beq~combout\ & (\FD|Somador_imediato|Add0~36_combout\)) # (!\FD|sel_mux_beq~combout\ & ((\FD|Somador|saida[20]~36_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|Somador_imediato|Add0~36_combout\,
	datab => \FD|Somador|saida[20]~36_combout\,
	datac => \FD|sel_mux_beq~combout\,
	datad => \UC|pontosDeControle[0]~14_combout\,
	combout => \FD|mux_jump|saida[20]~10_combout\);

\FD|PC|data_s[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_jump|saida[20]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|PC|data_s\(20));

\FD|Somador|saida[21]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador|saida[21]~38_combout\ = (\FD|PC|data_s\(21) & (!\FD|Somador|saida[20]~37\)) # (!\FD|PC|data_s\(21) & ((\FD|Somador|saida[20]~37\) # (GND)))
-- \FD|Somador|saida[21]~39\ = CARRY((!\FD|Somador|saida[20]~37\) # (!\FD|PC|data_s\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(21),
	datad => VCC,
	cin => \FD|Somador|saida[20]~37\,
	combout => \FD|Somador|saida[21]~38_combout\,
	cout => \FD|Somador|saida[21]~39\);

\FD|Somador_imediato|Add0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador_imediato|Add0~38_combout\ = (\FD|ROM|memROM~8_combout\ & ((\FD|Somador|saida[21]~38_combout\ & (\FD|Somador_imediato|Add0~37\ & VCC)) # (!\FD|Somador|saida[21]~38_combout\ & (!\FD|Somador_imediato|Add0~37\)))) # (!\FD|ROM|memROM~8_combout\ & 
-- ((\FD|Somador|saida[21]~38_combout\ & (!\FD|Somador_imediato|Add0~37\)) # (!\FD|Somador|saida[21]~38_combout\ & ((\FD|Somador_imediato|Add0~37\) # (GND)))))
-- \FD|Somador_imediato|Add0~39\ = CARRY((\FD|ROM|memROM~8_combout\ & (!\FD|Somador|saida[21]~38_combout\ & !\FD|Somador_imediato|Add0~37\)) # (!\FD|ROM|memROM~8_combout\ & ((!\FD|Somador_imediato|Add0~37\) # (!\FD|Somador|saida[21]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~8_combout\,
	datab => \FD|Somador|saida[21]~38_combout\,
	datad => VCC,
	cin => \FD|Somador_imediato|Add0~37\,
	combout => \FD|Somador_imediato|Add0~38_combout\,
	cout => \FD|Somador_imediato|Add0~39\);

\FD|PC|data_s[21]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|PC|data_s[21]~8_combout\ = (\FD|sel_mux_beq~combout\ & (\FD|Somador_imediato|Add0~38_combout\)) # (!\FD|sel_mux_beq~combout\ & ((\FD|Somador|saida[21]~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|Somador_imediato|Add0~38_combout\,
	datab => \FD|Somador|saida[21]~38_combout\,
	datad => \FD|sel_mux_beq~combout\,
	combout => \FD|PC|data_s[21]~8_combout\);

\FD|PC|data_s[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|PC|data_s[21]~8_combout\,
	asdata => \FD|ROM|memROM~0_combout\,
	sload => \UC|pontosDeControle[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|PC|data_s\(21));

\FD|Somador|saida[22]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador|saida[22]~40_combout\ = (\FD|PC|data_s\(22) & (\FD|Somador|saida[21]~39\ $ (GND))) # (!\FD|PC|data_s\(22) & (!\FD|Somador|saida[21]~39\ & VCC))
-- \FD|Somador|saida[22]~41\ = CARRY((\FD|PC|data_s\(22) & !\FD|Somador|saida[21]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(22),
	datad => VCC,
	cin => \FD|Somador|saida[21]~39\,
	combout => \FD|Somador|saida[22]~40_combout\,
	cout => \FD|Somador|saida[22]~41\);

\FD|Somador_imediato|Add0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador_imediato|Add0~40_combout\ = ((\FD|ROM|memROM~8_combout\ $ (\FD|Somador|saida[22]~40_combout\ $ (!\FD|Somador_imediato|Add0~39\)))) # (GND)
-- \FD|Somador_imediato|Add0~41\ = CARRY((\FD|ROM|memROM~8_combout\ & ((\FD|Somador|saida[22]~40_combout\) # (!\FD|Somador_imediato|Add0~39\))) # (!\FD|ROM|memROM~8_combout\ & (\FD|Somador|saida[22]~40_combout\ & !\FD|Somador_imediato|Add0~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~8_combout\,
	datab => \FD|Somador|saida[22]~40_combout\,
	datad => VCC,
	cin => \FD|Somador_imediato|Add0~39\,
	combout => \FD|Somador_imediato|Add0~40_combout\,
	cout => \FD|Somador_imediato|Add0~41\);

\FD|mux_jump|saida[22]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_jump|saida[22]~11_combout\ = (!\UC|pontosDeControle[0]~14_combout\ & ((\FD|sel_mux_beq~combout\ & (\FD|Somador_imediato|Add0~40_combout\)) # (!\FD|sel_mux_beq~combout\ & ((\FD|Somador|saida[22]~40_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|Somador_imediato|Add0~40_combout\,
	datab => \FD|Somador|saida[22]~40_combout\,
	datac => \FD|sel_mux_beq~combout\,
	datad => \UC|pontosDeControle[0]~14_combout\,
	combout => \FD|mux_jump|saida[22]~11_combout\);

\FD|PC|data_s[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_jump|saida[22]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|PC|data_s\(22));

\FD|Somador|saida[23]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador|saida[23]~42_combout\ = (\FD|PC|data_s\(23) & (!\FD|Somador|saida[22]~41\)) # (!\FD|PC|data_s\(23) & ((\FD|Somador|saida[22]~41\) # (GND)))
-- \FD|Somador|saida[23]~43\ = CARRY((!\FD|Somador|saida[22]~41\) # (!\FD|PC|data_s\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(23),
	datad => VCC,
	cin => \FD|Somador|saida[22]~41\,
	combout => \FD|Somador|saida[23]~42_combout\,
	cout => \FD|Somador|saida[23]~43\);

\FD|Somador_imediato|Add0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador_imediato|Add0~42_combout\ = (\FD|ROM|memROM~8_combout\ & ((\FD|Somador|saida[23]~42_combout\ & (\FD|Somador_imediato|Add0~41\ & VCC)) # (!\FD|Somador|saida[23]~42_combout\ & (!\FD|Somador_imediato|Add0~41\)))) # (!\FD|ROM|memROM~8_combout\ & 
-- ((\FD|Somador|saida[23]~42_combout\ & (!\FD|Somador_imediato|Add0~41\)) # (!\FD|Somador|saida[23]~42_combout\ & ((\FD|Somador_imediato|Add0~41\) # (GND)))))
-- \FD|Somador_imediato|Add0~43\ = CARRY((\FD|ROM|memROM~8_combout\ & (!\FD|Somador|saida[23]~42_combout\ & !\FD|Somador_imediato|Add0~41\)) # (!\FD|ROM|memROM~8_combout\ & ((!\FD|Somador_imediato|Add0~41\) # (!\FD|Somador|saida[23]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~8_combout\,
	datab => \FD|Somador|saida[23]~42_combout\,
	datad => VCC,
	cin => \FD|Somador_imediato|Add0~41\,
	combout => \FD|Somador_imediato|Add0~42_combout\,
	cout => \FD|Somador_imediato|Add0~43\);

\FD|PC|data_s[23]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|PC|data_s[23]~9_combout\ = (\FD|sel_mux_beq~combout\ & (\FD|Somador_imediato|Add0~42_combout\)) # (!\FD|sel_mux_beq~combout\ & ((\FD|Somador|saida[23]~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|Somador_imediato|Add0~42_combout\,
	datab => \FD|Somador|saida[23]~42_combout\,
	datad => \FD|sel_mux_beq~combout\,
	combout => \FD|PC|data_s[23]~9_combout\);

\FD|ROM|memROM~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ROM|memROM~15_combout\ = (!\FD|PC|data_s\(5) & (!\FD|PC|data_s\(6) & (\FD|PC|data_s\(3) $ (\FD|PC|data_s\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(3),
	datab => \FD|PC|data_s\(4),
	datac => \FD|PC|data_s\(5),
	datad => \FD|PC|data_s\(6),
	combout => \FD|ROM|memROM~15_combout\);

\FD|ROM|memROM~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ROM|memROM~16_combout\ = (\FD|ROM|memROM~15_combout\ & !\FD|PC|data_s\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~15_combout\,
	datad => \FD|PC|data_s\(7),
	combout => \FD|ROM|memROM~16_combout\);

\FD|PC|data_s[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|PC|data_s[23]~9_combout\,
	asdata => \FD|ROM|memROM~16_combout\,
	sload => \UC|pontosDeControle[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|PC|data_s\(23));

\FD|Somador|saida[24]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador|saida[24]~44_combout\ = (\FD|PC|data_s\(24) & (\FD|Somador|saida[23]~43\ $ (GND))) # (!\FD|PC|data_s\(24) & (!\FD|Somador|saida[23]~43\ & VCC))
-- \FD|Somador|saida[24]~45\ = CARRY((\FD|PC|data_s\(24) & !\FD|Somador|saida[23]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(24),
	datad => VCC,
	cin => \FD|Somador|saida[23]~43\,
	combout => \FD|Somador|saida[24]~44_combout\,
	cout => \FD|Somador|saida[24]~45\);

\FD|Somador_imediato|Add0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador_imediato|Add0~44_combout\ = ((\FD|ROM|memROM~8_combout\ $ (\FD|Somador|saida[24]~44_combout\ $ (!\FD|Somador_imediato|Add0~43\)))) # (GND)
-- \FD|Somador_imediato|Add0~45\ = CARRY((\FD|ROM|memROM~8_combout\ & ((\FD|Somador|saida[24]~44_combout\) # (!\FD|Somador_imediato|Add0~43\))) # (!\FD|ROM|memROM~8_combout\ & (\FD|Somador|saida[24]~44_combout\ & !\FD|Somador_imediato|Add0~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~8_combout\,
	datab => \FD|Somador|saida[24]~44_combout\,
	datad => VCC,
	cin => \FD|Somador_imediato|Add0~43\,
	combout => \FD|Somador_imediato|Add0~44_combout\,
	cout => \FD|Somador_imediato|Add0~45\);

\FD|mux_jump|saida[24]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_jump|saida[24]~12_combout\ = (!\UC|pontosDeControle[0]~14_combout\ & ((\FD|sel_mux_beq~combout\ & (\FD|Somador_imediato|Add0~44_combout\)) # (!\FD|sel_mux_beq~combout\ & ((\FD|Somador|saida[24]~44_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|Somador_imediato|Add0~44_combout\,
	datab => \FD|Somador|saida[24]~44_combout\,
	datac => \FD|sel_mux_beq~combout\,
	datad => \UC|pontosDeControle[0]~14_combout\,
	combout => \FD|mux_jump|saida[24]~12_combout\);

\FD|PC|data_s[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_jump|saida[24]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|PC|data_s\(24));

\FD|Somador|saida[25]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador|saida[25]~46_combout\ = (\FD|PC|data_s\(25) & (!\FD|Somador|saida[24]~45\)) # (!\FD|PC|data_s\(25) & ((\FD|Somador|saida[24]~45\) # (GND)))
-- \FD|Somador|saida[25]~47\ = CARRY((!\FD|Somador|saida[24]~45\) # (!\FD|PC|data_s\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(25),
	datad => VCC,
	cin => \FD|Somador|saida[24]~45\,
	combout => \FD|Somador|saida[25]~46_combout\,
	cout => \FD|Somador|saida[25]~47\);

\FD|Somador_imediato|Add0~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador_imediato|Add0~46_combout\ = (\FD|ROM|memROM~8_combout\ & ((\FD|Somador|saida[25]~46_combout\ & (\FD|Somador_imediato|Add0~45\ & VCC)) # (!\FD|Somador|saida[25]~46_combout\ & (!\FD|Somador_imediato|Add0~45\)))) # (!\FD|ROM|memROM~8_combout\ & 
-- ((\FD|Somador|saida[25]~46_combout\ & (!\FD|Somador_imediato|Add0~45\)) # (!\FD|Somador|saida[25]~46_combout\ & ((\FD|Somador_imediato|Add0~45\) # (GND)))))
-- \FD|Somador_imediato|Add0~47\ = CARRY((\FD|ROM|memROM~8_combout\ & (!\FD|Somador|saida[25]~46_combout\ & !\FD|Somador_imediato|Add0~45\)) # (!\FD|ROM|memROM~8_combout\ & ((!\FD|Somador_imediato|Add0~45\) # (!\FD|Somador|saida[25]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~8_combout\,
	datab => \FD|Somador|saida[25]~46_combout\,
	datad => VCC,
	cin => \FD|Somador_imediato|Add0~45\,
	combout => \FD|Somador_imediato|Add0~46_combout\,
	cout => \FD|Somador_imediato|Add0~47\);

\FD|mux_jump|saida[25]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_jump|saida[25]~13_combout\ = (!\UC|pontosDeControle[0]~14_combout\ & ((\FD|sel_mux_beq~combout\ & (\FD|Somador_imediato|Add0~46_combout\)) # (!\FD|sel_mux_beq~combout\ & ((\FD|Somador|saida[25]~46_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|Somador_imediato|Add0~46_combout\,
	datab => \FD|Somador|saida[25]~46_combout\,
	datac => \FD|sel_mux_beq~combout\,
	datad => \UC|pontosDeControle[0]~14_combout\,
	combout => \FD|mux_jump|saida[25]~13_combout\);

\FD|PC|data_s[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_jump|saida[25]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|PC|data_s\(25));

\FD|Somador|saida[26]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador|saida[26]~48_combout\ = (\FD|PC|data_s\(26) & (\FD|Somador|saida[25]~47\ $ (GND))) # (!\FD|PC|data_s\(26) & (!\FD|Somador|saida[25]~47\ & VCC))
-- \FD|Somador|saida[26]~49\ = CARRY((\FD|PC|data_s\(26) & !\FD|Somador|saida[25]~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(26),
	datad => VCC,
	cin => \FD|Somador|saida[25]~47\,
	combout => \FD|Somador|saida[26]~48_combout\,
	cout => \FD|Somador|saida[26]~49\);

\FD|Somador_imediato|Add0~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador_imediato|Add0~48_combout\ = ((\FD|ROM|memROM~8_combout\ $ (\FD|Somador|saida[26]~48_combout\ $ (!\FD|Somador_imediato|Add0~47\)))) # (GND)
-- \FD|Somador_imediato|Add0~49\ = CARRY((\FD|ROM|memROM~8_combout\ & ((\FD|Somador|saida[26]~48_combout\) # (!\FD|Somador_imediato|Add0~47\))) # (!\FD|ROM|memROM~8_combout\ & (\FD|Somador|saida[26]~48_combout\ & !\FD|Somador_imediato|Add0~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~8_combout\,
	datab => \FD|Somador|saida[26]~48_combout\,
	datad => VCC,
	cin => \FD|Somador_imediato|Add0~47\,
	combout => \FD|Somador_imediato|Add0~48_combout\,
	cout => \FD|Somador_imediato|Add0~49\);

\FD|PC|data_s[26]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|PC|data_s[26]~10_combout\ = (\FD|sel_mux_beq~combout\ & (\FD|Somador_imediato|Add0~48_combout\)) # (!\FD|sel_mux_beq~combout\ & ((\FD|Somador|saida[26]~48_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|Somador_imediato|Add0~48_combout\,
	datab => \FD|Somador|saida[26]~48_combout\,
	datad => \FD|sel_mux_beq~combout\,
	combout => \FD|PC|data_s[26]~10_combout\);

\FD|PC|data_s[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|PC|data_s[26]~10_combout\,
	asdata => \FD|ROM|memROM~5_combout\,
	sload => \UC|pontosDeControle[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|PC|data_s\(26));

\FD|Somador|saida[27]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador|saida[27]~50_combout\ = (\FD|PC|data_s\(27) & (!\FD|Somador|saida[26]~49\)) # (!\FD|PC|data_s\(27) & ((\FD|Somador|saida[26]~49\) # (GND)))
-- \FD|Somador|saida[27]~51\ = CARRY((!\FD|Somador|saida[26]~49\) # (!\FD|PC|data_s\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(27),
	datad => VCC,
	cin => \FD|Somador|saida[26]~49\,
	combout => \FD|Somador|saida[27]~50_combout\,
	cout => \FD|Somador|saida[27]~51\);

\FD|Somador_imediato|Add0~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador_imediato|Add0~50_combout\ = (\FD|ROM|memROM~8_combout\ & ((\FD|Somador|saida[27]~50_combout\ & (\FD|Somador_imediato|Add0~49\ & VCC)) # (!\FD|Somador|saida[27]~50_combout\ & (!\FD|Somador_imediato|Add0~49\)))) # (!\FD|ROM|memROM~8_combout\ & 
-- ((\FD|Somador|saida[27]~50_combout\ & (!\FD|Somador_imediato|Add0~49\)) # (!\FD|Somador|saida[27]~50_combout\ & ((\FD|Somador_imediato|Add0~49\) # (GND)))))
-- \FD|Somador_imediato|Add0~51\ = CARRY((\FD|ROM|memROM~8_combout\ & (!\FD|Somador|saida[27]~50_combout\ & !\FD|Somador_imediato|Add0~49\)) # (!\FD|ROM|memROM~8_combout\ & ((!\FD|Somador_imediato|Add0~49\) # (!\FD|Somador|saida[27]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~8_combout\,
	datab => \FD|Somador|saida[27]~50_combout\,
	datad => VCC,
	cin => \FD|Somador_imediato|Add0~49\,
	combout => \FD|Somador_imediato|Add0~50_combout\,
	cout => \FD|Somador_imediato|Add0~51\);

\FD|mux_jump|saida[27]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_jump|saida[27]~14_combout\ = (!\UC|pontosDeControle[0]~14_combout\ & ((\FD|sel_mux_beq~combout\ & (\FD|Somador_imediato|Add0~50_combout\)) # (!\FD|sel_mux_beq~combout\ & ((\FD|Somador|saida[27]~50_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|Somador_imediato|Add0~50_combout\,
	datab => \FD|Somador|saida[27]~50_combout\,
	datac => \FD|sel_mux_beq~combout\,
	datad => \UC|pontosDeControle[0]~14_combout\,
	combout => \FD|mux_jump|saida[27]~14_combout\);

\FD|PC|data_s[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|mux_jump|saida[27]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|PC|data_s\(27));

\FD|Somador|saida[28]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador|saida[28]~52_combout\ = (\FD|PC|data_s\(28) & (\FD|Somador|saida[27]~51\ $ (GND))) # (!\FD|PC|data_s\(28) & (!\FD|Somador|saida[27]~51\ & VCC))
-- \FD|Somador|saida[28]~53\ = CARRY((\FD|PC|data_s\(28) & !\FD|Somador|saida[27]~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(28),
	datad => VCC,
	cin => \FD|Somador|saida[27]~51\,
	combout => \FD|Somador|saida[28]~52_combout\,
	cout => \FD|Somador|saida[28]~53\);

\FD|Somador_imediato|Add0~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador_imediato|Add0~52_combout\ = ((\FD|ROM|memROM~8_combout\ $ (\FD|Somador|saida[28]~52_combout\ $ (!\FD|Somador_imediato|Add0~51\)))) # (GND)
-- \FD|Somador_imediato|Add0~53\ = CARRY((\FD|ROM|memROM~8_combout\ & ((\FD|Somador|saida[28]~52_combout\) # (!\FD|Somador_imediato|Add0~51\))) # (!\FD|ROM|memROM~8_combout\ & (\FD|Somador|saida[28]~52_combout\ & !\FD|Somador_imediato|Add0~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~8_combout\,
	datab => \FD|Somador|saida[28]~52_combout\,
	datad => VCC,
	cin => \FD|Somador_imediato|Add0~51\,
	combout => \FD|Somador_imediato|Add0~52_combout\,
	cout => \FD|Somador_imediato|Add0~53\);

\FD|Somador_imediato|Add0~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador_imediato|Add0~54_combout\ = (\FD|sel_mux_beq~combout\ & (\FD|Somador_imediato|Add0~52_combout\)) # (!\FD|sel_mux_beq~combout\ & ((\FD|Somador|saida[28]~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|Somador_imediato|Add0~52_combout\,
	datab => \FD|Somador|saida[28]~52_combout\,
	datad => \FD|sel_mux_beq~combout\,
	combout => \FD|Somador_imediato|Add0~54_combout\);

\FD|PC|data_s[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|Somador_imediato|Add0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|PC|data_s\(28));

\FD|Somador|saida[29]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador|saida[29]~54_combout\ = (\FD|PC|data_s\(29) & (!\FD|Somador|saida[28]~53\)) # (!\FD|PC|data_s\(29) & ((\FD|Somador|saida[28]~53\) # (GND)))
-- \FD|Somador|saida[29]~55\ = CARRY((!\FD|Somador|saida[28]~53\) # (!\FD|PC|data_s\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(29),
	datad => VCC,
	cin => \FD|Somador|saida[28]~53\,
	combout => \FD|Somador|saida[29]~54_combout\,
	cout => \FD|Somador|saida[29]~55\);

\FD|Somador_imediato|Add0~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador_imediato|Add0~55_combout\ = (\FD|ROM|memROM~8_combout\ & ((\FD|Somador|saida[29]~54_combout\ & (\FD|Somador_imediato|Add0~53\ & VCC)) # (!\FD|Somador|saida[29]~54_combout\ & (!\FD|Somador_imediato|Add0~53\)))) # (!\FD|ROM|memROM~8_combout\ & 
-- ((\FD|Somador|saida[29]~54_combout\ & (!\FD|Somador_imediato|Add0~53\)) # (!\FD|Somador|saida[29]~54_combout\ & ((\FD|Somador_imediato|Add0~53\) # (GND)))))
-- \FD|Somador_imediato|Add0~56\ = CARRY((\FD|ROM|memROM~8_combout\ & (!\FD|Somador|saida[29]~54_combout\ & !\FD|Somador_imediato|Add0~53\)) # (!\FD|ROM|memROM~8_combout\ & ((!\FD|Somador_imediato|Add0~53\) # (!\FD|Somador|saida[29]~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~8_combout\,
	datab => \FD|Somador|saida[29]~54_combout\,
	datad => VCC,
	cin => \FD|Somador_imediato|Add0~53\,
	combout => \FD|Somador_imediato|Add0~55_combout\,
	cout => \FD|Somador_imediato|Add0~56\);

\FD|Somador_imediato|Add0~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador_imediato|Add0~57_combout\ = (\FD|sel_mux_beq~combout\ & (\FD|Somador_imediato|Add0~55_combout\)) # (!\FD|sel_mux_beq~combout\ & ((\FD|Somador|saida[29]~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|Somador_imediato|Add0~55_combout\,
	datab => \FD|Somador|saida[29]~54_combout\,
	datad => \FD|sel_mux_beq~combout\,
	combout => \FD|Somador_imediato|Add0~57_combout\);

\FD|PC|data_s[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|Somador_imediato|Add0~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|PC|data_s\(29));

\FD|Somador|saida[30]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador|saida[30]~56_combout\ = (\FD|PC|data_s\(30) & (\FD|Somador|saida[29]~55\ $ (GND))) # (!\FD|PC|data_s\(30) & (!\FD|Somador|saida[29]~55\ & VCC))
-- \FD|Somador|saida[30]~57\ = CARRY((\FD|PC|data_s\(30) & !\FD|Somador|saida[29]~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(30),
	datad => VCC,
	cin => \FD|Somador|saida[29]~55\,
	combout => \FD|Somador|saida[30]~56_combout\,
	cout => \FD|Somador|saida[30]~57\);

\FD|Somador_imediato|Add0~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador_imediato|Add0~58_combout\ = ((\FD|ROM|memROM~8_combout\ $ (\FD|Somador|saida[30]~56_combout\ $ (!\FD|Somador_imediato|Add0~56\)))) # (GND)
-- \FD|Somador_imediato|Add0~59\ = CARRY((\FD|ROM|memROM~8_combout\ & ((\FD|Somador|saida[30]~56_combout\) # (!\FD|Somador_imediato|Add0~56\))) # (!\FD|ROM|memROM~8_combout\ & (\FD|Somador|saida[30]~56_combout\ & !\FD|Somador_imediato|Add0~56\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~8_combout\,
	datab => \FD|Somador|saida[30]~56_combout\,
	datad => VCC,
	cin => \FD|Somador_imediato|Add0~56\,
	combout => \FD|Somador_imediato|Add0~58_combout\,
	cout => \FD|Somador_imediato|Add0~59\);

\FD|Somador_imediato|Add0~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador_imediato|Add0~60_combout\ = (\FD|sel_mux_beq~combout\ & (\FD|Somador_imediato|Add0~58_combout\)) # (!\FD|sel_mux_beq~combout\ & ((\FD|Somador|saida[30]~56_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|Somador_imediato|Add0~58_combout\,
	datab => \FD|Somador|saida[30]~56_combout\,
	datad => \FD|sel_mux_beq~combout\,
	combout => \FD|Somador_imediato|Add0~60_combout\);

\FD|PC|data_s[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|Somador_imediato|Add0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|PC|data_s\(30));

\FD|Somador|saida[31]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador|saida[31]~58_combout\ = \FD|PC|data_s\(31) $ (\FD|Somador|saida[30]~57\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(31),
	cin => \FD|Somador|saida[30]~57\,
	combout => \FD|Somador|saida[31]~58_combout\);

\FD|Somador_imediato|Add0~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador_imediato|Add0~61_combout\ = \FD|ROM|memROM~8_combout\ $ (\FD|Somador|saida[31]~58_combout\ $ (\FD|Somador_imediato|Add0~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~8_combout\,
	datab => \FD|Somador|saida[31]~58_combout\,
	cin => \FD|Somador_imediato|Add0~59\,
	combout => \FD|Somador_imediato|Add0~61_combout\);

\FD|Somador_imediato|Add0~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador_imediato|Add0~63_combout\ = (\FD|sel_mux_beq~combout\ & (\FD|Somador_imediato|Add0~61_combout\)) # (!\FD|sel_mux_beq~combout\ & ((\FD|Somador|saida[31]~58_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|Somador_imediato|Add0~61_combout\,
	datab => \FD|Somador|saida[31]~58_combout\,
	datad => \FD|sel_mux_beq~combout\,
	combout => \FD|Somador_imediato|Add0~63_combout\);

\FD|PC|data_s[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \FD|Somador_imediato|Add0~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|PC|data_s\(31));

\FD|ULA|Add2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Add2~3_combout\ = (\FD|ULA|Add2~1_combout\ & \FD|UCULA|ALUctr[1]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add2~1_combout\,
	datab => \FD|UCULA|ALUctr[1]~4_combout\,
	combout => \FD|ULA|Add2~3_combout\);

\FD|ULA|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Add2~6_combout\ = (\FD|UCULA|ALUctr[1]~4_combout\ & \FD|ULA|Add2~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|UCULA|ALUctr[1]~4_combout\,
	datab => \FD|ULA|Add2~4_combout\,
	combout => \FD|ULA|Add2~6_combout\);

\FD|ULA|Add2~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Add2~27_combout\ = (\FD|UCULA|ALUctr[1]~4_combout\ & \FD|ULA|Add2~25_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|UCULA|ALUctr[1]~4_combout\,
	datab => \FD|ULA|Add2~25_combout\,
	combout => \FD|ULA|Add2~27_combout\);

\FD|ULA|Add2~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Add2~30_combout\ = (\FD|UCULA|ALUctr[1]~4_combout\ & \FD|ULA|Add2~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|UCULA|ALUctr[1]~4_combout\,
	datab => \FD|ULA|Add2~28_combout\,
	combout => \FD|ULA|Add2~30_combout\);

\FD|ULA|Add2~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Add2~33_combout\ = (\FD|UCULA|ALUctr[1]~4_combout\ & \FD|ULA|Add2~31_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|UCULA|ALUctr[1]~4_combout\,
	datab => \FD|ULA|Add2~31_combout\,
	combout => \FD|ULA|Add2~33_combout\);

\FD|ULA|Add2~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Add2~36_combout\ = (\FD|UCULA|ALUctr[1]~4_combout\ & \FD|ULA|Add2~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|UCULA|ALUctr[1]~4_combout\,
	datab => \FD|ULA|Add2~34_combout\,
	combout => \FD|ULA|Add2~36_combout\);

\FD|ULA|Add2~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Add2~39_combout\ = (\FD|UCULA|ALUctr[1]~4_combout\ & \FD|ULA|Add2~37_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|UCULA|ALUctr[1]~4_combout\,
	datab => \FD|ULA|Add2~37_combout\,
	combout => \FD|ULA|Add2~39_combout\);

\FD|ULA|Add2~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Add2~42_combout\ = (\FD|UCULA|ALUctr[1]~4_combout\ & \FD|ULA|Add2~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|UCULA|ALUctr[1]~4_combout\,
	datab => \FD|ULA|Add2~40_combout\,
	combout => \FD|ULA|Add2~42_combout\);

\FD|ULA|Add2~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Add2~45_combout\ = (\FD|UCULA|ALUctr[1]~4_combout\ & \FD|ULA|Add2~43_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|UCULA|ALUctr[1]~4_combout\,
	datab => \FD|ULA|Add2~43_combout\,
	combout => \FD|ULA|Add2~45_combout\);

\FD|ULA|Add2~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Add2~48_combout\ = (\FD|UCULA|ALUctr[1]~4_combout\ & \FD|ULA|Add2~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|UCULA|ALUctr[1]~4_combout\,
	datab => \FD|ULA|Add2~46_combout\,
	combout => \FD|ULA|Add2~48_combout\);

\FD|ULA|Add2~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Add2~51_combout\ = (\FD|UCULA|ALUctr[1]~4_combout\ & \FD|ULA|Add2~49_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|UCULA|ALUctr[1]~4_combout\,
	datab => \FD|ULA|Add2~49_combout\,
	combout => \FD|ULA|Add2~51_combout\);

\FD|ULA|Add2~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Add2~54_combout\ = (\FD|UCULA|ALUctr[1]~4_combout\ & \FD|ULA|Add2~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|UCULA|ALUctr[1]~4_combout\,
	datab => \FD|ULA|Add2~52_combout\,
	combout => \FD|ULA|Add2~54_combout\);

\FD|ULA|Add2~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Add2~57_combout\ = (\FD|UCULA|ALUctr[1]~4_combout\ & \FD|ULA|Add2~55_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|UCULA|ALUctr[1]~4_combout\,
	datab => \FD|ULA|Add2~55_combout\,
	combout => \FD|ULA|Add2~57_combout\);

\FD|ULA|Add2~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Add2~60_combout\ = (\FD|UCULA|ALUctr[1]~4_combout\ & \FD|ULA|Add2~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|UCULA|ALUctr[1]~4_combout\,
	datab => \FD|ULA|Add2~58_combout\,
	combout => \FD|ULA|Add2~60_combout\);

\FD|ULA|Add2~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Add2~63_combout\ = (\FD|UCULA|ALUctr[1]~4_combout\ & \FD|ULA|Add2~61_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|UCULA|ALUctr[1]~4_combout\,
	datab => \FD|ULA|Add2~61_combout\,
	combout => \FD|ULA|Add2~63_combout\);

\FD|ULA|Add2~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Add2~66_combout\ = (\FD|UCULA|ALUctr[1]~4_combout\ & \FD|ULA|Add2~64_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|UCULA|ALUctr[1]~4_combout\,
	datab => \FD|ULA|Add2~64_combout\,
	combout => \FD|ULA|Add2~66_combout\);

\FD|ULA|Add2~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Add2~69_combout\ = (\FD|UCULA|ALUctr[1]~4_combout\ & \FD|ULA|Add2~67_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|UCULA|ALUctr[1]~4_combout\,
	datab => \FD|ULA|Add2~67_combout\,
	combout => \FD|ULA|Add2~69_combout\);

\FD|ULA|Add2~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Add2~72_combout\ = (\FD|UCULA|ALUctr[1]~4_combout\ & \FD|ULA|Add2~70_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|UCULA|ALUctr[1]~4_combout\,
	datab => \FD|ULA|Add2~70_combout\,
	combout => \FD|ULA|Add2~72_combout\);

\FD|ULA|Add2~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Add2~75_combout\ = (\FD|UCULA|ALUctr[1]~4_combout\ & \FD|ULA|Add2~73_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|UCULA|ALUctr[1]~4_combout\,
	datab => \FD|ULA|Add2~73_combout\,
	combout => \FD|ULA|Add2~75_combout\);

\FD|ULA|Add2~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Add2~78_combout\ = (\FD|UCULA|ALUctr[1]~4_combout\ & \FD|ULA|Add2~76_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|UCULA|ALUctr[1]~4_combout\,
	datab => \FD|ULA|Add2~76_combout\,
	combout => \FD|ULA|Add2~78_combout\);

\FD|ULA|Add2~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Add2~81_combout\ = (\FD|UCULA|ALUctr[1]~4_combout\ & \FD|ULA|Add2~79_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|UCULA|ALUctr[1]~4_combout\,
	datab => \FD|ULA|Add2~79_combout\,
	combout => \FD|ULA|Add2~81_combout\);

\FD|ULA|Add2~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Add2~84_combout\ = (\FD|UCULA|ALUctr[1]~4_combout\ & \FD|ULA|Add2~82_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|UCULA|ALUctr[1]~4_combout\,
	datab => \FD|ULA|Add2~82_combout\,
	combout => \FD|ULA|Add2~84_combout\);

\FD|ULA|Add2~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Add2~87_combout\ = (\FD|UCULA|ALUctr[1]~4_combout\ & \FD|ULA|Add2~85_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|UCULA|ALUctr[1]~4_combout\,
	datab => \FD|ULA|Add2~85_combout\,
	combout => \FD|ULA|Add2~87_combout\);

\FD|ULA|Add2~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Add2~90_combout\ = (\FD|UCULA|ALUctr[1]~4_combout\ & \FD|ULA|Add2~88_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|UCULA|ALUctr[1]~4_combout\,
	datab => \FD|ULA|Add2~88_combout\,
	combout => \FD|ULA|Add2~90_combout\);

\FD|ULA|Add2~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Add2~93_combout\ = (\FD|UCULA|ALUctr[1]~4_combout\ & \FD|ULA|Add2~91_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|UCULA|ALUctr[1]~4_combout\,
	datab => \FD|ULA|Add2~91_combout\,
	combout => \FD|ULA|Add2~93_combout\);

\FD|ULA|Add2~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Add2~96_combout\ = (\FD|UCULA|ALUctr[1]~4_combout\ & \FD|ULA|Add2~94_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|UCULA|ALUctr[1]~4_combout\,
	datab => \FD|ULA|Add2~94_combout\,
	combout => \FD|ULA|Add2~96_combout\);

ww_program_c_out(0) <= \program_c_out[0]~output_o\;

ww_program_c_out(1) <= \program_c_out[1]~output_o\;

ww_program_c_out(2) <= \program_c_out[2]~output_o\;

ww_program_c_out(3) <= \program_c_out[3]~output_o\;

ww_program_c_out(4) <= \program_c_out[4]~output_o\;

ww_program_c_out(5) <= \program_c_out[5]~output_o\;

ww_program_c_out(6) <= \program_c_out[6]~output_o\;

ww_program_c_out(7) <= \program_c_out[7]~output_o\;

ww_program_c_out(8) <= \program_c_out[8]~output_o\;

ww_program_c_out(9) <= \program_c_out[9]~output_o\;

ww_program_c_out(10) <= \program_c_out[10]~output_o\;

ww_program_c_out(11) <= \program_c_out[11]~output_o\;

ww_program_c_out(12) <= \program_c_out[12]~output_o\;

ww_program_c_out(13) <= \program_c_out[13]~output_o\;

ww_program_c_out(14) <= \program_c_out[14]~output_o\;

ww_program_c_out(15) <= \program_c_out[15]~output_o\;

ww_program_c_out(16) <= \program_c_out[16]~output_o\;

ww_program_c_out(17) <= \program_c_out[17]~output_o\;

ww_program_c_out(18) <= \program_c_out[18]~output_o\;

ww_program_c_out(19) <= \program_c_out[19]~output_o\;

ww_program_c_out(20) <= \program_c_out[20]~output_o\;

ww_program_c_out(21) <= \program_c_out[21]~output_o\;

ww_program_c_out(22) <= \program_c_out[22]~output_o\;

ww_program_c_out(23) <= \program_c_out[23]~output_o\;

ww_program_c_out(24) <= \program_c_out[24]~output_o\;

ww_program_c_out(25) <= \program_c_out[25]~output_o\;

ww_program_c_out(26) <= \program_c_out[26]~output_o\;

ww_program_c_out(27) <= \program_c_out[27]~output_o\;

ww_program_c_out(28) <= \program_c_out[28]~output_o\;

ww_program_c_out(29) <= \program_c_out[29]~output_o\;

ww_program_c_out(30) <= \program_c_out[30]~output_o\;

ww_program_c_out(31) <= \program_c_out[31]~output_o\;

ww_ula_signal_out(0) <= \ula_signal_out[0]~output_o\;

ww_ula_signal_out(1) <= \ula_signal_out[1]~output_o\;

ww_ula_signal_out(2) <= \ula_signal_out[2]~output_o\;

ww_ula_signal_out(3) <= \ula_signal_out[3]~output_o\;

ww_ula_signal_out(4) <= \ula_signal_out[4]~output_o\;

ww_ula_signal_out(5) <= \ula_signal_out[5]~output_o\;

ww_ula_signal_out(6) <= \ula_signal_out[6]~output_o\;

ww_ula_signal_out(7) <= \ula_signal_out[7]~output_o\;

ww_ula_signal_out(8) <= \ula_signal_out[8]~output_o\;

ww_ula_signal_out(9) <= \ula_signal_out[9]~output_o\;

ww_ula_signal_out(10) <= \ula_signal_out[10]~output_o\;

ww_ula_signal_out(11) <= \ula_signal_out[11]~output_o\;

ww_ula_signal_out(12) <= \ula_signal_out[12]~output_o\;

ww_ula_signal_out(13) <= \ula_signal_out[13]~output_o\;

ww_ula_signal_out(14) <= \ula_signal_out[14]~output_o\;

ww_ula_signal_out(15) <= \ula_signal_out[15]~output_o\;

ww_ula_signal_out(16) <= \ula_signal_out[16]~output_o\;

ww_ula_signal_out(17) <= \ula_signal_out[17]~output_o\;

ww_ula_signal_out(18) <= \ula_signal_out[18]~output_o\;

ww_ula_signal_out(19) <= \ula_signal_out[19]~output_o\;

ww_ula_signal_out(20) <= \ula_signal_out[20]~output_o\;

ww_ula_signal_out(21) <= \ula_signal_out[21]~output_o\;

ww_ula_signal_out(22) <= \ula_signal_out[22]~output_o\;

ww_ula_signal_out(23) <= \ula_signal_out[23]~output_o\;

ww_ula_signal_out(24) <= \ula_signal_out[24]~output_o\;

ww_ula_signal_out(25) <= \ula_signal_out[25]~output_o\;

ww_ula_signal_out(26) <= \ula_signal_out[26]~output_o\;

ww_ula_signal_out(27) <= \ula_signal_out[27]~output_o\;

ww_ula_signal_out(28) <= \ula_signal_out[28]~output_o\;

ww_ula_signal_out(29) <= \ula_signal_out[29]~output_o\;

ww_ula_signal_out(30) <= \ula_signal_out[30]~output_o\;

ww_ula_signal_out(31) <= \ula_signal_out[31]~output_o\;
END structure;


