
bin\Debug\RP6.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00003bf6  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000118  00800060  00003bf6  00003c8a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000000fb  00800178  00800178  00003da2  2**0
                  ALLOC
  3 .debug_aranges 000001c0  00000000  00000000  00003da2  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_pubnames 00000c98  00000000  00000000  00003f62  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   000036a6  00000000  00000000  00004bfa  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 000014a2  00000000  00000000  000082a0  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00002c1e  00000000  00000000  00009742  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000600  00000000  00000000  0000c360  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000f8d  00000000  00000000  0000c960  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000007f2  00000000  00000000  0000d8ed  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 09 01 	jmp	0x212	; 0x212 <__ctors_end>
       4:	0c 94 c0 05 	jmp	0xb80	; 0xb80 <__vector_1>
       8:	0c 94 e6 05 	jmp	0xbcc	; 0xbcc <__vector_2>
       c:	0c 94 fe 0c 	jmp	0x19fc	; 0x19fc <__vector_3>
      10:	0c 94 4a 0c 	jmp	0x1894	; 0x1894 <__vector_4>
      14:	0c 94 26 01 	jmp	0x24c	; 0x24c <__bad_interrupt>
      18:	0c 94 26 01 	jmp	0x24c	; 0x24c <__bad_interrupt>
      1c:	0c 94 26 01 	jmp	0x24c	; 0x24c <__bad_interrupt>
      20:	0c 94 26 01 	jmp	0x24c	; 0x24c <__bad_interrupt>
      24:	0c 94 26 01 	jmp	0x24c	; 0x24c <__bad_interrupt>
      28:	0c 94 08 11 	jmp	0x2210	; 0x2210 <__vector_10>
      2c:	0c 94 26 01 	jmp	0x24c	; 0x24c <__bad_interrupt>
      30:	0c 94 26 01 	jmp	0x24c	; 0x24c <__bad_interrupt>
      34:	0c 94 d7 16 	jmp	0x2dae	; 0x2dae <__vector_13>
      38:	0c 94 26 01 	jmp	0x24c	; 0x24c <__bad_interrupt>
      3c:	0c 94 26 01 	jmp	0x24c	; 0x24c <__bad_interrupt>
      40:	0c 94 26 01 	jmp	0x24c	; 0x24c <__bad_interrupt>
      44:	0c 94 26 01 	jmp	0x24c	; 0x24c <__bad_interrupt>
      48:	0c 94 26 01 	jmp	0x24c	; 0x24c <__bad_interrupt>
      4c:	0c 94 fc 14 	jmp	0x29f8	; 0x29f8 <__vector_19>
      50:	0c 94 26 01 	jmp	0x24c	; 0x24c <__bad_interrupt>

00000054 <__c.2098>:
      54:	54 68 65 20 52 6f 62 6f 74 20 6e 65 65 64 73 20     The Robot needs 
      64:	74 6f 20 62 65 20 72 65 73 65 74 74 65 64 20 6e     to be resetted n
      74:	6f 77 2e 0a 0a 00                                   ow....

0000007a <__c.2096>:
      7a:	59 6f 75 20 6e 65 65 64 20 74 6f 20 63 68 65 63     You need to chec
      8a:	6b 20 4d 6f 74 6f 72 20 61 73 73 65 6d 62 6c 79     k Motor assembly
      9a:	20 28 6f 72 20 79 6f 75 72 20 73 6f 66 74 77 61      (or your softwa
      aa:	72 65 29 2e 0a 0a 00                                re)....

000000b1 <__c.2094>:
      b1:	0a 0a 28 73 2e 20 74 61 73 6b 5f 6d 6f 74 6f 72     ..(s. task_motor
      c1:	43 6f 6e 74 72 6f 6c 28 29 20 66 75 6e 63 74 69     Control() functi
      d1:	6f 6e 20 69 6e 20 52 50 36 4c 69 62 21 29 0a 00     on in RP6Lib!)..

000000e1 <__c.2092>:
      e1:	0a 0a 23 23 23 20 4d 4f 54 4f 52 20 4f 56 45 52     ..### MOTOR OVER
      f1:	43 55 52 52 45 4e 54 20 23 23 23 0a 00              CURRENT ###..

000000fe <__c.2090>:
      fe:	59 6f 75 20 6e 65 65 64 20 74 6f 20 63 68 65 63     You need to chec
     10e:	6b 20 45 6e 63 6f 64 65 72 2f 4d 6f 74 6f 72 20     k Encoder/Motor 
     11e:	61 73 73 65 6d 62 6c 79 20 28 6f 72 20 79 6f 75     assembly (or you
     12e:	72 20 73 6f 66 74 77 61 72 65 29 2e 0a 0a 00        r software)....

0000013d <__c.2088>:
     13d:	21 0a 0a 28 73 2e 20 74 61 73 6b 5f 6d 6f 74 6f     !..(s. task_moto
     14d:	72 43 6f 6e 74 72 6f 6c 28 29 20 66 75 6e 63 74     rControl() funct
     15d:	69 6f 6e 20 69 6e 20 52 50 36 4c 69 62 21 29 0a     ion in RP6Lib!).
	...

0000016e <__c.2086>:
     16e:	52 49 47 48 54 00                                   RIGHT.

00000174 <__c.2084>:
     174:	4c 45 46 54 00                                      LEFT.

00000179 <__c.2082>:
     179:	41 66 66 65 63 74 65 64 20 63 68 61 6e 6e 65 6c     Affected channel
     189:	3a 00                                               :.

0000018b <__c.2080>:
     18b:	0a 23 23 23 20 45 4e 43 4f 44 45 52 20 28 4f 52     .### ENCODER (OR
     19b:	20 4d 4f 54 4f 52 29 20 4d 41 4c 46 55 4e 43 54      MOTOR) MALFUNCT
     1ab:	49 4f 4e 21 20 23 23 23 0a 00                       ION! ###..

000001b5 <__c.2078>:
     1b5:	23 23 23 23 23 20 41 4c 4c 20 4f 50 45 52 41 54     ##### ALL OPERAT
     1c5:	49 4f 4e 53 20 53 54 4f 50 50 45 44 20 54 4f 20     IONS STOPPED TO 
     1d5:	50 52 45 56 45 4e 54 20 41 4e 59 20 44 41 4d 41     PREVENT ANY DAMA
     1e5:	47 45 21 20 23 23 23 23 23 0a 00                    GE! #####..

000001f0 <__c.2076>:
     1f0:	0a 0a 23 23 23 23 23 20 45 4d 45 52 47 45 4e 43     ..##### EMERGENC
     200:	59 20 53 48 55 54 44 4f 57 4e 20 23 23 23 23 23     Y SHUTDOWN #####
     210:	0a 00                                               ..

00000212 <__ctors_end>:
     212:	11 24       	eor	r1, r1
     214:	1f be       	out	0x3f, r1	; 63
     216:	cf e5       	ldi	r28, 0x5F	; 95
     218:	d8 e0       	ldi	r29, 0x08	; 8
     21a:	de bf       	out	0x3e, r29	; 62
     21c:	cd bf       	out	0x3d, r28	; 61

0000021e <__do_copy_data>:
     21e:	11 e0       	ldi	r17, 0x01	; 1
     220:	a0 e6       	ldi	r26, 0x60	; 96
     222:	b0 e0       	ldi	r27, 0x00	; 0
     224:	e6 ef       	ldi	r30, 0xF6	; 246
     226:	fb e3       	ldi	r31, 0x3B	; 59
     228:	02 c0       	rjmp	.+4      	; 0x22e <.do_copy_data_start>

0000022a <.do_copy_data_loop>:
     22a:	05 90       	lpm	r0, Z+
     22c:	0d 92       	st	X+, r0

0000022e <.do_copy_data_start>:
     22e:	a8 37       	cpi	r26, 0x78	; 120
     230:	b1 07       	cpc	r27, r17
     232:	d9 f7       	brne	.-10     	; 0x22a <.do_copy_data_loop>

00000234 <__do_clear_bss>:
     234:	12 e0       	ldi	r17, 0x02	; 2
     236:	a8 e7       	ldi	r26, 0x78	; 120
     238:	b1 e0       	ldi	r27, 0x01	; 1
     23a:	01 c0       	rjmp	.+2      	; 0x23e <.do_clear_bss_start>

0000023c <.do_clear_bss_loop>:
     23c:	1d 92       	st	X+, r1

0000023e <.do_clear_bss_start>:
     23e:	a3 37       	cpi	r26, 0x73	; 115
     240:	b1 07       	cpc	r27, r17
     242:	e1 f7       	brne	.-8      	; 0x23c <.do_clear_bss_loop>
     244:	0e 94 53 03 	call	0x6a6	; 0x6a6 <main>
     248:	0c 94 f9 1d 	jmp	0x3bf2	; 0x3bf2 <_exit>

0000024c <__bad_interrupt>:
     24c:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000250 <mode_Drive>:
drive_Mode_t STOP 		= {0, 0, FWD, false, false, 0, IDLE};



void mode_Drive(void)
{
     250:	df 93       	push	r29
     252:	cf 93       	push	r28
     254:	cd b7       	in	r28, 0x3d	; 61
     256:	de b7       	in	r29, 0x3e	; 62
}
     258:	cf 91       	pop	r28
     25a:	df 91       	pop	r29
     25c:	08 95       	ret

0000025e <mode_Obstacle>:

void mode_Obstacle(void)
{
     25e:	df 93       	push	r29
     260:	cf 93       	push	r28
     262:	00 d0       	rcall	.+0      	; 0x264 <mode_Obstacle+0x6>
     264:	cd b7       	in	r28, 0x3d	; 61
     266:	de b7       	in	r29, 0x3e	; 62
	static uint8_t bump_count = 0;
	switch(OBSTACLE.state)
     268:	80 91 7d 01 	lds	r24, 0x017D
     26c:	28 2f       	mov	r18, r24
     26e:	30 e0       	ldi	r19, 0x00	; 0
     270:	3a 83       	std	Y+2, r19	; 0x02
     272:	29 83       	std	Y+1, r18	; 0x01
     274:	89 81       	ldd	r24, Y+1	; 0x01
     276:	9a 81       	ldd	r25, Y+2	; 0x02
     278:	84 30       	cpi	r24, 0x04	; 4
     27a:	91 05       	cpc	r25, r1
     27c:	09 f4       	brne	.+2      	; 0x280 <mode_Obstacle+0x22>
     27e:	82 c0       	rjmp	.+260    	; 0x384 <mode_Obstacle+0x126>
     280:	29 81       	ldd	r18, Y+1	; 0x01
     282:	3a 81       	ldd	r19, Y+2	; 0x02
     284:	25 30       	cpi	r18, 0x05	; 5
     286:	31 05       	cpc	r19, r1
     288:	64 f4       	brge	.+24     	; 0x2a2 <mode_Obstacle+0x44>
     28a:	89 81       	ldd	r24, Y+1	; 0x01
     28c:	9a 81       	ldd	r25, Y+2	; 0x02
     28e:	82 30       	cpi	r24, 0x02	; 2
     290:	91 05       	cpc	r25, r1
     292:	01 f1       	breq	.+64     	; 0x2d4 <mode_Obstacle+0x76>
     294:	29 81       	ldd	r18, Y+1	; 0x01
     296:	3a 81       	ldd	r19, Y+2	; 0x02
     298:	23 30       	cpi	r18, 0x03	; 3
     29a:	31 05       	cpc	r19, r1
     29c:	0c f0       	brlt	.+2      	; 0x2a0 <mode_Obstacle+0x42>
     29e:	42 c0       	rjmp	.+132    	; 0x324 <mode_Obstacle+0xc6>
     2a0:	21 c1       	rjmp	.+578    	; 0x4e4 <mode_Obstacle+0x286>
     2a2:	89 81       	ldd	r24, Y+1	; 0x01
     2a4:	9a 81       	ldd	r25, Y+2	; 0x02
     2a6:	86 30       	cpi	r24, 0x06	; 6
     2a8:	91 05       	cpc	r25, r1
     2aa:	09 f4       	brne	.+2      	; 0x2ae <mode_Obstacle+0x50>
     2ac:	bd c0       	rjmp	.+378    	; 0x428 <mode_Obstacle+0x1ca>
     2ae:	29 81       	ldd	r18, Y+1	; 0x01
     2b0:	3a 81       	ldd	r19, Y+2	; 0x02
     2b2:	26 30       	cpi	r18, 0x06	; 6
     2b4:	31 05       	cpc	r19, r1
     2b6:	0c f4       	brge	.+2      	; 0x2ba <mode_Obstacle+0x5c>
     2b8:	8d c0       	rjmp	.+282    	; 0x3d4 <mode_Obstacle+0x176>
     2ba:	89 81       	ldd	r24, Y+1	; 0x01
     2bc:	9a 81       	ldd	r25, Y+2	; 0x02
     2be:	87 30       	cpi	r24, 0x07	; 7
     2c0:	91 05       	cpc	r25, r1
     2c2:	09 f4       	brne	.+2      	; 0x2c6 <mode_Obstacle+0x68>
     2c4:	d9 c0       	rjmp	.+434    	; 0x478 <mode_Obstacle+0x21a>
     2c6:	29 81       	ldd	r18, Y+1	; 0x01
     2c8:	3a 81       	ldd	r19, Y+2	; 0x02
     2ca:	28 30       	cpi	r18, 0x08	; 8
     2cc:	31 05       	cpc	r19, r1
     2ce:	09 f4       	brne	.+2      	; 0x2d2 <mode_Obstacle+0x74>
     2d0:	fd c0       	rjmp	.+506    	; 0x4cc <mode_Obstacle+0x26e>
     2d2:	08 c1       	rjmp	.+528    	; 0x4e4 <mode_Obstacle+0x286>
		break;


		// beide bumper aktiviert
		case FRONT_START:
			OBSTACLE.speed_left = obstacle_SPEED_BWD;
     2d4:	8c e3       	ldi	r24, 0x3C	; 60
     2d6:	80 93 78 01 	sts	0x0178, r24
			OBSTACLE.dir = BWD;
     2da:	80 91 7a 01 	lds	r24, 0x017A
     2de:	8c 7f       	andi	r24, 0xFC	; 252
     2e0:	81 60       	ori	r24, 0x01	; 1
     2e2:	80 93 7a 01 	sts	0x017A, r24
			OBSTACLE.move = true;
     2e6:	80 91 7a 01 	lds	r24, 0x017A
     2ea:	84 60       	ori	r24, 0x04	; 4
     2ec:	80 93 7a 01 	sts	0x017A, r24

			if(bump_count > 3)
     2f0:	80 91 84 01 	lds	r24, 0x0184
     2f4:	84 30       	cpi	r24, 0x04	; 4
     2f6:	38 f0       	brcs	.+14     	; 0x306 <mode_Obstacle+0xa8>
				OBSTACLE.move_value = 180;
     2f8:	84 eb       	ldi	r24, 0xB4	; 180
     2fa:	90 e0       	ldi	r25, 0x00	; 0
     2fc:	90 93 7c 01 	sts	0x017C, r25
     300:	80 93 7b 01 	sts	0x017B, r24
     304:	06 c0       	rjmp	.+12     	; 0x312 <mode_Obstacle+0xb4>
			else
				OBSTACLE.move_value = 120;
     306:	88 e7       	ldi	r24, 0x78	; 120
     308:	90 e0       	ldi	r25, 0x00	; 0
     30a:	90 93 7c 01 	sts	0x017C, r25
     30e:	80 93 7b 01 	sts	0x017B, r24
			OBSTACLE.state = FRONT_WAIT;
     312:	83 e0       	ldi	r24, 0x03	; 3
     314:	80 93 7d 01 	sts	0x017D, r24
			bump_count+=2;
     318:	80 91 84 01 	lds	r24, 0x0184
     31c:	8e 5f       	subi	r24, 0xFE	; 254
     31e:	80 93 84 01 	sts	0x0184, r24
     322:	e0 c0       	rjmp	.+448    	; 0x4e4 <mode_Obstacle+0x286>
		break;

		// Fahrparameter an obstacle übergeben
		case FRONT_WAIT:
			if(!OBSTACLE.move)
     324:	80 91 7a 01 	lds	r24, 0x017A
     328:	84 70       	andi	r24, 0x04	; 4
     32a:	88 23       	and	r24, r24
     32c:	09 f0       	breq	.+2      	; 0x330 <mode_Obstacle+0xd2>
     32e:	da c0       	rjmp	.+436    	; 0x4e4 <mode_Obstacle+0x286>
			{
				OBSTACLE.speed_left = obstacle_SPEED_ROTATE;
     330:	82 e3       	ldi	r24, 0x32	; 50
     332:	80 93 78 01 	sts	0x0178, r24
				if(bump_count > 3)
     336:	80 91 84 01 	lds	r24, 0x0184
     33a:	84 30       	cpi	r24, 0x04	; 4
     33c:	70 f0       	brcs	.+28     	; 0x35a <mode_Obstacle+0xfc>
				{
					OBSTACLE.move_value = 90;
     33e:	8a e5       	ldi	r24, 0x5A	; 90
     340:	90 e0       	ldi	r25, 0x00	; 0
     342:	90 93 7c 01 	sts	0x017C, r25
     346:	80 93 7b 01 	sts	0x017B, r24
					OBSTACLE.dir = RIGHT;
     34a:	80 91 7a 01 	lds	r24, 0x017A
     34e:	83 60       	ori	r24, 0x03	; 3
     350:	80 93 7a 01 	sts	0x017A, r24
					bump_count = 0;
     354:	10 92 84 01 	sts	0x0184, r1
     358:	0c c0       	rjmp	.+24     	; 0x372 <mode_Obstacle+0x114>
				}
				else
				{
					OBSTACLE.dir = LEFT;
     35a:	80 91 7a 01 	lds	r24, 0x017A
     35e:	8c 7f       	andi	r24, 0xFC	; 252
     360:	82 60       	ori	r24, 0x02	; 2
     362:	80 93 7a 01 	sts	0x017A, r24
					OBSTACLE.move_value = 50;
     366:	82 e3       	ldi	r24, 0x32	; 50
     368:	90 e0       	ldi	r25, 0x00	; 0
     36a:	90 93 7c 01 	sts	0x017C, r25
     36e:	80 93 7b 01 	sts	0x017B, r24
				}
				OBSTACLE.rotate = true;
     372:	80 91 7a 01 	lds	r24, 0x017A
     376:	88 60       	ori	r24, 0x08	; 8
     378:	80 93 7a 01 	sts	0x017A, r24
				OBSTACLE.state = WAIT_END;
     37c:	88 e0       	ldi	r24, 0x08	; 8
     37e:	80 93 7d 01 	sts	0x017D, r24
     382:	b0 c0       	rjmp	.+352    	; 0x4e4 <mode_Obstacle+0x286>
		break;


		// linker bumper aktiviert
		case LEFT_START:
			OBSTACLE.speed_left = obstacle_SPEED_BWD;
     384:	8c e3       	ldi	r24, 0x3C	; 60
     386:	80 93 78 01 	sts	0x0178, r24
			OBSTACLE.dir 	= BWD;
     38a:	80 91 7a 01 	lds	r24, 0x017A
     38e:	8c 7f       	andi	r24, 0xFC	; 252
     390:	81 60       	ori	r24, 0x01	; 1
     392:	80 93 7a 01 	sts	0x017A, r24
			OBSTACLE.move = true;
     396:	80 91 7a 01 	lds	r24, 0x017A
     39a:	84 60       	ori	r24, 0x04	; 4
     39c:	80 93 7a 01 	sts	0x017A, r24
			if(bump_count > 3)
     3a0:	80 91 84 01 	lds	r24, 0x0184
     3a4:	84 30       	cpi	r24, 0x04	; 4
     3a6:	38 f0       	brcs	.+14     	; 0x3b6 <mode_Obstacle+0x158>
				OBSTACLE.move_value = 160;
     3a8:	80 ea       	ldi	r24, 0xA0	; 160
     3aa:	90 e0       	ldi	r25, 0x00	; 0
     3ac:	90 93 7c 01 	sts	0x017C, r25
     3b0:	80 93 7b 01 	sts	0x017B, r24
     3b4:	06 c0       	rjmp	.+12     	; 0x3c2 <mode_Obstacle+0x164>
			else
				OBSTACLE.move_value = 100;
     3b6:	84 e6       	ldi	r24, 0x64	; 100
     3b8:	90 e0       	ldi	r25, 0x00	; 0
     3ba:	90 93 7c 01 	sts	0x017C, r25
     3be:	80 93 7b 01 	sts	0x017B, r24
			OBSTACLE.state = LEFT_WAIT;
     3c2:	85 e0       	ldi	r24, 0x05	; 5
     3c4:	80 93 7d 01 	sts	0x017D, r24
			bump_count++;
     3c8:	80 91 84 01 	lds	r24, 0x0184
     3cc:	8f 5f       	subi	r24, 0xFF	; 255
     3ce:	80 93 84 01 	sts	0x0184, r24
     3d2:	88 c0       	rjmp	.+272    	; 0x4e4 <mode_Obstacle+0x286>
		break;


		// Fahrparameter an obstacle übergeben
		case LEFT_WAIT:
			if(!OBSTACLE.move)
     3d4:	80 91 7a 01 	lds	r24, 0x017A
     3d8:	84 70       	andi	r24, 0x04	; 4
     3da:	88 23       	and	r24, r24
     3dc:	09 f0       	breq	.+2      	; 0x3e0 <mode_Obstacle+0x182>
     3de:	82 c0       	rjmp	.+260    	; 0x4e4 <mode_Obstacle+0x286>
			{
				OBSTACLE.speed_left = obstacle_SPEED_ROTATE;
     3e0:	82 e3       	ldi	r24, 0x32	; 50
     3e2:	80 93 78 01 	sts	0x0178, r24
				OBSTACLE.dir = RIGHT;
     3e6:	80 91 7a 01 	lds	r24, 0x017A
     3ea:	83 60       	ori	r24, 0x03	; 3
     3ec:	80 93 7a 01 	sts	0x017A, r24
				OBSTACLE.rotate = true;
     3f0:	80 91 7a 01 	lds	r24, 0x017A
     3f4:	88 60       	ori	r24, 0x08	; 8
     3f6:	80 93 7a 01 	sts	0x017A, r24
				if(bump_count > 3)
     3fa:	80 91 84 01 	lds	r24, 0x0184
     3fe:	84 30       	cpi	r24, 0x04	; 4
     400:	48 f0       	brcs	.+18     	; 0x414 <mode_Obstacle+0x1b6>
				{
					OBSTACLE.move_value = 80;
     402:	80 e5       	ldi	r24, 0x50	; 80
     404:	90 e0       	ldi	r25, 0x00	; 0
     406:	90 93 7c 01 	sts	0x017C, r25
     40a:	80 93 7b 01 	sts	0x017B, r24
					bump_count = 0;
     40e:	10 92 84 01 	sts	0x0184, r1
     412:	06 c0       	rjmp	.+12     	; 0x420 <mode_Obstacle+0x1c2>
				}
				else
					OBSTACLE.move_value = 45;
     414:	8d e2       	ldi	r24, 0x2D	; 45
     416:	90 e0       	ldi	r25, 0x00	; 0
     418:	90 93 7c 01 	sts	0x017C, r25
     41c:	80 93 7b 01 	sts	0x017B, r24
				OBSTACLE.state = WAIT_END;
     420:	88 e0       	ldi	r24, 0x08	; 8
     422:	80 93 7d 01 	sts	0x017D, r24
     426:	5e c0       	rjmp	.+188    	; 0x4e4 <mode_Obstacle+0x286>
			}
		break;

		// rechter bumper aktiviert
		case RIGHT_START:
			OBSTACLE.speed_left = obstacle_SPEED_BWD;
     428:	8c e3       	ldi	r24, 0x3C	; 60
     42a:	80 93 78 01 	sts	0x0178, r24
			OBSTACLE.dir 	= BWD;
     42e:	80 91 7a 01 	lds	r24, 0x017A
     432:	8c 7f       	andi	r24, 0xFC	; 252
     434:	81 60       	ori	r24, 0x01	; 1
     436:	80 93 7a 01 	sts	0x017A, r24
			OBSTACLE.move = true;
     43a:	80 91 7a 01 	lds	r24, 0x017A
     43e:	84 60       	ori	r24, 0x04	; 4
     440:	80 93 7a 01 	sts	0x017A, r24
			if(bump_count > 3)
     444:	80 91 84 01 	lds	r24, 0x0184
     448:	84 30       	cpi	r24, 0x04	; 4
     44a:	38 f0       	brcs	.+14     	; 0x45a <mode_Obstacle+0x1fc>
				OBSTACLE.move_value = 160;
     44c:	80 ea       	ldi	r24, 0xA0	; 160
     44e:	90 e0       	ldi	r25, 0x00	; 0
     450:	90 93 7c 01 	sts	0x017C, r25
     454:	80 93 7b 01 	sts	0x017B, r24
     458:	06 c0       	rjmp	.+12     	; 0x466 <mode_Obstacle+0x208>
			else
				OBSTACLE.move_value = 100;
     45a:	84 e6       	ldi	r24, 0x64	; 100
     45c:	90 e0       	ldi	r25, 0x00	; 0
     45e:	90 93 7c 01 	sts	0x017C, r25
     462:	80 93 7b 01 	sts	0x017B, r24
			OBSTACLE.state = RIGHT_WAIT;
     466:	87 e0       	ldi	r24, 0x07	; 7
     468:	80 93 7d 01 	sts	0x017D, r24
			bump_count++;
     46c:	80 91 84 01 	lds	r24, 0x0184
     470:	8f 5f       	subi	r24, 0xFF	; 255
     472:	80 93 84 01 	sts	0x0184, r24
     476:	36 c0       	rjmp	.+108    	; 0x4e4 <mode_Obstacle+0x286>
		break;


		// Fahrparameter an obstacle übergeben
		case RIGHT_WAIT:
			if(!OBSTACLE.move)
     478:	80 91 7a 01 	lds	r24, 0x017A
     47c:	84 70       	andi	r24, 0x04	; 4
     47e:	88 23       	and	r24, r24
     480:	89 f5       	brne	.+98     	; 0x4e4 <mode_Obstacle+0x286>
			{
				OBSTACLE.speed_left = obstacle_SPEED_ROTATE;
     482:	82 e3       	ldi	r24, 0x32	; 50
     484:	80 93 78 01 	sts	0x0178, r24
				OBSTACLE.dir = LEFT;
     488:	80 91 7a 01 	lds	r24, 0x017A
     48c:	8c 7f       	andi	r24, 0xFC	; 252
     48e:	82 60       	ori	r24, 0x02	; 2
     490:	80 93 7a 01 	sts	0x017A, r24
				OBSTACLE.rotate = true;
     494:	80 91 7a 01 	lds	r24, 0x017A
     498:	88 60       	ori	r24, 0x08	; 8
     49a:	80 93 7a 01 	sts	0x017A, r24
				if(bump_count > 3)
     49e:	80 91 84 01 	lds	r24, 0x0184
     4a2:	84 30       	cpi	r24, 0x04	; 4
     4a4:	48 f0       	brcs	.+18     	; 0x4b8 <mode_Obstacle+0x25a>
				{
					OBSTACLE.move_value = 80;
     4a6:	80 e5       	ldi	r24, 0x50	; 80
     4a8:	90 e0       	ldi	r25, 0x00	; 0
     4aa:	90 93 7c 01 	sts	0x017C, r25
     4ae:	80 93 7b 01 	sts	0x017B, r24
					bump_count = 0;
     4b2:	10 92 84 01 	sts	0x0184, r1
     4b6:	06 c0       	rjmp	.+12     	; 0x4c4 <mode_Obstacle+0x266>
				}
				else
					OBSTACLE.move_value = 45;
     4b8:	8d e2       	ldi	r24, 0x2D	; 45
     4ba:	90 e0       	ldi	r25, 0x00	; 0
     4bc:	90 93 7c 01 	sts	0x017C, r25
     4c0:	80 93 7b 01 	sts	0x017B, r24
				OBSTACLE.state = WAIT_END;
     4c4:	88 e0       	ldi	r24, 0x08	; 8
     4c6:	80 93 7d 01 	sts	0x017D, r24
     4ca:	0c c0       	rjmp	.+24     	; 0x4e4 <mode_Obstacle+0x286>
		break;


		// Move Parameter ausgeführt, Modus IDLE aktivieren
		case WAIT_END:
			if(!(OBSTACLE.move || OBSTACLE.rotate))
     4cc:	80 91 7a 01 	lds	r24, 0x017A
     4d0:	84 70       	andi	r24, 0x04	; 4
     4d2:	88 23       	and	r24, r24
     4d4:	39 f4       	brne	.+14     	; 0x4e4 <mode_Obstacle+0x286>
     4d6:	80 91 7a 01 	lds	r24, 0x017A
     4da:	88 70       	andi	r24, 0x08	; 8
     4dc:	88 23       	and	r24, r24
     4de:	11 f4       	brne	.+4      	; 0x4e4 <mode_Obstacle+0x286>
				OBSTACLE.state = IDLE;
     4e0:	10 92 7d 01 	sts	0x017D, r1
		break;
	}
}
     4e4:	0f 90       	pop	r0
     4e6:	0f 90       	pop	r0
     4e8:	cf 91       	pop	r28
     4ea:	df 91       	pop	r29
     4ec:	08 95       	ret

000004ee <bumpersStateChanged>:

void bumpersStateChanged(void)
{
     4ee:	df 93       	push	r29
     4f0:	cf 93       	push	r28
     4f2:	cd b7       	in	r28, 0x3d	; 61
     4f4:	de b7       	in	r29, 0x3e	; 62
	if(bumper_left && bumper_right)
     4f6:	80 91 a9 01 	lds	r24, 0x01A9
     4fa:	88 23       	and	r24, r24
     4fc:	41 f0       	breq	.+16     	; 0x50e <bumpersStateChanged+0x20>
     4fe:	80 91 06 02 	lds	r24, 0x0206
     502:	88 23       	and	r24, r24
     504:	21 f0       	breq	.+8      	; 0x50e <bumpersStateChanged+0x20>
	{
		OBSTACLE.state = FRONT_START;
     506:	82 e0       	ldi	r24, 0x02	; 2
     508:	80 93 7d 01 	sts	0x017D, r24
     50c:	17 c0       	rjmp	.+46     	; 0x53c <bumpersStateChanged+0x4e>
	}
	else if(bumper_left)
     50e:	80 91 a9 01 	lds	r24, 0x01A9
     512:	88 23       	and	r24, r24
     514:	41 f0       	breq	.+16     	; 0x526 <bumpersStateChanged+0x38>
	{
		if(OBSTACLE.state != FRONT_WAIT)
     516:	80 91 7d 01 	lds	r24, 0x017D
     51a:	83 30       	cpi	r24, 0x03	; 3
     51c:	79 f0       	breq	.+30     	; 0x53c <bumpersStateChanged+0x4e>
			OBSTACLE.state = LEFT_START;
     51e:	84 e0       	ldi	r24, 0x04	; 4
     520:	80 93 7d 01 	sts	0x017D, r24
     524:	0b c0       	rjmp	.+22     	; 0x53c <bumpersStateChanged+0x4e>
	}
	else if(bumper_right)
     526:	80 91 06 02 	lds	r24, 0x0206
     52a:	88 23       	and	r24, r24
     52c:	39 f0       	breq	.+14     	; 0x53c <bumpersStateChanged+0x4e>
	{
		if(OBSTACLE.state != FRONT_WAIT)
     52e:	80 91 7d 01 	lds	r24, 0x017D
     532:	83 30       	cpi	r24, 0x03	; 3
     534:	19 f0       	breq	.+6      	; 0x53c <bumpersStateChanged+0x4e>
			OBSTACLE.state = RIGHT_START;
     536:	86 e0       	ldi	r24, 0x06	; 6
     538:	80 93 7d 01 	sts	0x017D, r24
	}
}
     53c:	cf 91       	pop	r28
     53e:	df 91       	pop	r29
     540:	08 95       	ret

00000542 <driveCMD>:

void driveCMD(drive_Mode_t * cmd)
{
     542:	0f 93       	push	r16
     544:	1f 93       	push	r17
     546:	df 93       	push	r29
     548:	cf 93       	push	r28
     54a:	00 d0       	rcall	.+0      	; 0x54c <driveCMD+0xa>
     54c:	cd b7       	in	r28, 0x3d	; 61
     54e:	de b7       	in	r29, 0x3e	; 62
     550:	9a 83       	std	Y+2, r25	; 0x02
     552:	89 83       	std	Y+1, r24	; 0x01
	if(cmd->move_value > 0)
     554:	e9 81       	ldd	r30, Y+1	; 0x01
     556:	fa 81       	ldd	r31, Y+2	; 0x02
     558:	83 81       	ldd	r24, Z+3	; 0x03
     55a:	94 81       	ldd	r25, Z+4	; 0x04
     55c:	00 97       	sbiw	r24, 0x00	; 0
     55e:	09 f4       	brne	.+2      	; 0x562 <driveCMD+0x20>
     560:	50 c0       	rjmp	.+160    	; 0x602 <driveCMD+0xc0>
	{
		if(cmd->rotate)
     562:	e9 81       	ldd	r30, Y+1	; 0x01
     564:	fa 81       	ldd	r31, Y+2	; 0x02
     566:	82 81       	ldd	r24, Z+2	; 0x02
     568:	88 70       	andi	r24, 0x08	; 8
     56a:	88 23       	and	r24, r24
     56c:	99 f0       	breq	.+38     	; 0x594 <driveCMD+0x52>
			rotate(cmd->speed_left, cmd->dir, cmd->move_value, false);
     56e:	e9 81       	ldd	r30, Y+1	; 0x01
     570:	fa 81       	ldd	r31, Y+2	; 0x02
     572:	40 81       	ld	r20, Z
     574:	e9 81       	ldd	r30, Y+1	; 0x01
     576:	fa 81       	ldd	r31, Y+2	; 0x02
     578:	82 81       	ldd	r24, Z+2	; 0x02
     57a:	83 70       	andi	r24, 0x03	; 3
     57c:	98 2f       	mov	r25, r24
     57e:	e9 81       	ldd	r30, Y+1	; 0x01
     580:	fa 81       	ldd	r31, Y+2	; 0x02
     582:	23 81       	ldd	r18, Z+3	; 0x03
     584:	34 81       	ldd	r19, Z+4	; 0x04
     586:	84 2f       	mov	r24, r20
     588:	69 2f       	mov	r22, r25
     58a:	a9 01       	movw	r20, r18
     58c:	20 e0       	ldi	r18, 0x00	; 0
     58e:	0e 94 0a 0b 	call	0x1614	; 0x1614 <rotate>
     592:	32 c0       	rjmp	.+100    	; 0x5f8 <driveCMD+0xb6>
		else if(cmd->move)
     594:	e9 81       	ldd	r30, Y+1	; 0x01
     596:	fa 81       	ldd	r31, Y+2	; 0x02
     598:	82 81       	ldd	r24, Z+2	; 0x02
     59a:	84 70       	andi	r24, 0x04	; 4
     59c:	88 23       	and	r24, r24
     59e:	61 f1       	breq	.+88     	; 0x5f8 <driveCMD+0xb6>
			move(cmd->speed_left, cmd->dir, DIST_MM(cmd->move_value), false);
     5a0:	e9 81       	ldd	r30, Y+1	; 0x01
     5a2:	fa 81       	ldd	r31, Y+2	; 0x02
     5a4:	10 81       	ld	r17, Z
     5a6:	e9 81       	ldd	r30, Y+1	; 0x01
     5a8:	fa 81       	ldd	r31, Y+2	; 0x02
     5aa:	82 81       	ldd	r24, Z+2	; 0x02
     5ac:	83 70       	andi	r24, 0x03	; 3
     5ae:	08 2f       	mov	r16, r24
     5b0:	e9 81       	ldd	r30, Y+1	; 0x01
     5b2:	fa 81       	ldd	r31, Y+2	; 0x02
     5b4:	83 81       	ldd	r24, Z+3	; 0x03
     5b6:	94 81       	ldd	r25, Z+4	; 0x04
     5b8:	cc 01       	movw	r24, r24
     5ba:	a0 e0       	ldi	r26, 0x00	; 0
     5bc:	b0 e0       	ldi	r27, 0x00	; 0
     5be:	bc 01       	movw	r22, r24
     5c0:	cd 01       	movw	r24, r26
     5c2:	0e 94 c5 1a 	call	0x358a	; 0x358a <__floatunsisf>
     5c6:	dc 01       	movw	r26, r24
     5c8:	cb 01       	movw	r24, r22
     5ca:	bc 01       	movw	r22, r24
     5cc:	cd 01       	movw	r24, r26
     5ce:	2f e8       	ldi	r18, 0x8F	; 143
     5d0:	32 ec       	ldi	r19, 0xC2	; 194
     5d2:	45 e7       	ldi	r20, 0x75	; 117
     5d4:	5e e3       	ldi	r21, 0x3E	; 62
     5d6:	0e 94 95 19 	call	0x332a	; 0x332a <__divsf3>
     5da:	dc 01       	movw	r26, r24
     5dc:	cb 01       	movw	r24, r22
     5de:	bc 01       	movw	r22, r24
     5e0:	cd 01       	movw	r24, r26
     5e2:	0e 94 bf 17 	call	0x2f7e	; 0x2f7e <__fixunssfsi>
     5e6:	dc 01       	movw	r26, r24
     5e8:	cb 01       	movw	r24, r22
     5ea:	9c 01       	movw	r18, r24
     5ec:	81 2f       	mov	r24, r17
     5ee:	60 2f       	mov	r22, r16
     5f0:	a9 01       	movw	r20, r18
     5f2:	20 e0       	ldi	r18, 0x00	; 0
     5f4:	0e 94 3f 0a 	call	0x147e	; 0x147e <move>
		cmd->move_value = 0;
     5f8:	e9 81       	ldd	r30, Y+1	; 0x01
     5fa:	fa 81       	ldd	r31, Y+2	; 0x02
     5fc:	14 82       	std	Z+4, r1	; 0x04
     5fe:	13 82       	std	Z+3, r1	; 0x03
     600:	2a c0       	rjmp	.+84     	; 0x656 <driveCMD+0x114>
	}
	else if(!(cmd->move || cmd->rotate))
     602:	e9 81       	ldd	r30, Y+1	; 0x01
     604:	fa 81       	ldd	r31, Y+2	; 0x02
     606:	82 81       	ldd	r24, Z+2	; 0x02
     608:	84 70       	andi	r24, 0x04	; 4
     60a:	88 23       	and	r24, r24
     60c:	b1 f4       	brne	.+44     	; 0x63a <driveCMD+0xf8>
     60e:	e9 81       	ldd	r30, Y+1	; 0x01
     610:	fa 81       	ldd	r31, Y+2	; 0x02
     612:	82 81       	ldd	r24, Z+2	; 0x02
     614:	88 70       	andi	r24, 0x08	; 8
     616:	88 23       	and	r24, r24
     618:	81 f4       	brne	.+32     	; 0x63a <driveCMD+0xf8>
	{
		changeDirection(cmd->dir);
     61a:	e9 81       	ldd	r30, Y+1	; 0x01
     61c:	fa 81       	ldd	r31, Y+2	; 0x02
     61e:	82 81       	ldd	r24, Z+2	; 0x02
     620:	83 70       	andi	r24, 0x03	; 3
     622:	0e 94 7d 09 	call	0x12fa	; 0x12fa <changeDirection>
		moveAtSpeed(cmd->speed_left,cmd->speed_right);
     626:	e9 81       	ldd	r30, Y+1	; 0x01
     628:	fa 81       	ldd	r31, Y+2	; 0x02
     62a:	80 81       	ld	r24, Z
     62c:	e9 81       	ldd	r30, Y+1	; 0x01
     62e:	fa 81       	ldd	r31, Y+2	; 0x02
     630:	91 81       	ldd	r25, Z+1	; 0x01
     632:	69 2f       	mov	r22, r25
     634:	0e 94 59 09 	call	0x12b2	; 0x12b2 <moveAtSpeed>
     638:	0e c0       	rjmp	.+28     	; 0x656 <driveCMD+0x114>
	}
	else if(isMovementComplete())
     63a:	0e 94 f9 09 	call	0x13f2	; 0x13f2 <isMovementComplete>
     63e:	88 23       	and	r24, r24
     640:	51 f0       	breq	.+20     	; 0x656 <driveCMD+0x114>
	{
		cmd->rotate = false;
     642:	e9 81       	ldd	r30, Y+1	; 0x01
     644:	fa 81       	ldd	r31, Y+2	; 0x02
     646:	82 81       	ldd	r24, Z+2	; 0x02
     648:	87 7f       	andi	r24, 0xF7	; 247
     64a:	82 83       	std	Z+2, r24	; 0x02
		cmd->move = false;
     64c:	e9 81       	ldd	r30, Y+1	; 0x01
     64e:	fa 81       	ldd	r31, Y+2	; 0x02
     650:	82 81       	ldd	r24, Z+2	; 0x02
     652:	8b 7f       	andi	r24, 0xFB	; 251
     654:	82 83       	std	Z+2, r24	; 0x02
	}
}
     656:	0f 90       	pop	r0
     658:	0f 90       	pop	r0
     65a:	cf 91       	pop	r28
     65c:	df 91       	pop	r29
     65e:	1f 91       	pop	r17
     660:	0f 91       	pop	r16
     662:	08 95       	ret

00000664 <stateModel>:


void stateModel(void)
{
     664:	df 93       	push	r29
     666:	cf 93       	push	r28
     668:	cd b7       	in	r28, 0x3d	; 61
     66a:	de b7       	in	r29, 0x3e	; 62
	mode_Drive();
     66c:	0e 94 28 01 	call	0x250	; 0x250 <mode_Drive>
	mode_Obstacle();
     670:	0e 94 2f 01 	call	0x25e	; 0x25e <mode_Obstacle>

	// Hindernis oder Fahrmodus
	if(OBSTACLE.state != IDLE)
     674:	80 91 7d 01 	lds	r24, 0x017D
     678:	88 23       	and	r24, r24
     67a:	29 f0       	breq	.+10     	; 0x686 <stateModel+0x22>
		driveCMD(&OBSTACLE);
     67c:	88 e7       	ldi	r24, 0x78	; 120
     67e:	91 e0       	ldi	r25, 0x01	; 1
     680:	0e 94 a1 02 	call	0x542	; 0x542 <driveCMD>
     684:	0d c0       	rjmp	.+26     	; 0x6a0 <stateModel+0x3c>
	else if(DRIVE.state != IDLE)
     686:	80 91 65 00 	lds	r24, 0x0065
     68a:	88 23       	and	r24, r24
     68c:	29 f0       	breq	.+10     	; 0x698 <stateModel+0x34>
		driveCMD(&DRIVE);
     68e:	80 e6       	ldi	r24, 0x60	; 96
     690:	90 e0       	ldi	r25, 0x00	; 0
     692:	0e 94 a1 02 	call	0x542	; 0x542 <driveCMD>
     696:	04 c0       	rjmp	.+8      	; 0x6a0 <stateModel+0x3c>
	// Stop
	else
		driveCMD(&STOP);
     698:	8e e7       	ldi	r24, 0x7E	; 126
     69a:	91 e0       	ldi	r25, 0x01	; 1
     69c:	0e 94 a1 02 	call	0x542	; 0x542 <driveCMD>
}
     6a0:	cf 91       	pop	r28
     6a2:	df 91       	pop	r29
     6a4:	08 95       	ret

000006a6 <main>:

int main(void)
{
     6a6:	df 93       	push	r29
     6a8:	cf 93       	push	r28
     6aa:	cd b7       	in	r28, 0x3d	; 61
     6ac:	de b7       	in	r29, 0x3e	; 62
	initRobotBase();
     6ae:	0e 94 46 14 	call	0x288c	; 0x288c <initRobotBase>
	mSleep(2500);
     6b2:	84 ec       	ldi	r24, 0xC4	; 196
     6b4:	99 e0       	ldi	r25, 0x09	; 9
     6b6:	0e 94 cd 13 	call	0x279a	; 0x279a <mSleep>

	BUMPERS_setStateChangedHandler(bumpersStateChanged);
     6ba:	87 e7       	ldi	r24, 0x77	; 119
     6bc:	92 e0       	ldi	r25, 0x02	; 2
     6be:	0e 94 91 04 	call	0x922	; 0x922 <BUMPERS_setStateChangedHandler>

	powerON();
     6c2:	0e 94 cc 10 	call	0x2198	; 0x2198 <powerON>

	while(true)
	{
		stateModel();
     6c6:	0e 94 32 03 	call	0x664	; 0x664 <stateModel>
		task_RP6System();
     6ca:	0e 94 37 14 	call	0x286e	; 0x286e <task_RP6System>
     6ce:	fb cf       	rjmp	.-10     	; 0x6c6 <main+0x20>

000006d0 <enablePowerOnWarning>:
	 * no active LEDs. This is to ensure that you don't forget
	 * to turn of the Robot if your program does not use
	 * any LEDs for a long time! 
	 */
	void enablePowerOnWarning(void) 
	{ 
     6d0:	df 93       	push	r29
     6d2:	cf 93       	push	r28
     6d4:	cd b7       	in	r28, 0x3d	; 61
     6d6:	de b7       	in	r29, 0x3e	; 62
		if(leds_on > 3)
     6d8:	80 91 bd 01 	lds	r24, 0x01BD
     6dc:	84 30       	cpi	r24, 0x04	; 4
     6de:	10 f0       	brcs	.+4      	; 0x6e4 <enablePowerOnWarning+0x14>
			leds_on = 0; 
     6e0:	10 92 bd 01 	sts	0x01BD, r1
	}
     6e4:	cf 91       	pop	r28
     6e6:	df 91       	pop	r29
     6e8:	08 95       	ret

000006ea <disablePowerOnWarning>:
	/**
	 * This disables the power on warning. 
	 * also see RP6Config.h for #define POWER_ON_WARNING
	 */
	void disablePowerOnWarning(void) 
	{ 
     6ea:	df 93       	push	r29
     6ec:	cf 93       	push	r28
     6ee:	cd b7       	in	r28, 0x3d	; 61
     6f0:	de b7       	in	r29, 0x3e	; 62
		leds_on = 4; 
     6f2:	84 e0       	ldi	r24, 0x04	; 4
     6f4:	80 93 bd 01 	sts	0x01BD, r24
	}
     6f8:	cf 91       	pop	r28
     6fa:	df 91       	pop	r29
     6fc:	08 95       	ret

000006fe <updateStatusLEDs>:
 *			statusLEDs.LED2=true;
 *			updateStatusLEDs();
 *			// This sets LED2 and does not affect any other LED!
 */
void updateStatusLEDs(void)
{
     6fe:	df 93       	push	r29
     700:	cf 93       	push	r28
     702:	00 d0       	rcall	.+0      	; 0x704 <updateStatusLEDs+0x6>
     704:	cd b7       	in	r28, 0x3d	; 61
     706:	de b7       	in	r29, 0x3e	; 62
	DDRB &= ~0x83;
     708:	a7 e3       	ldi	r26, 0x37	; 55
     70a:	b0 e0       	ldi	r27, 0x00	; 0
     70c:	e7 e3       	ldi	r30, 0x37	; 55
     70e:	f0 e0       	ldi	r31, 0x00	; 0
     710:	80 81       	ld	r24, Z
     712:	8c 77       	andi	r24, 0x7C	; 124
     714:	8c 93       	st	X, r24
	PORTB &= ~0x83;
     716:	a8 e3       	ldi	r26, 0x38	; 56
     718:	b0 e0       	ldi	r27, 0x00	; 0
     71a:	e8 e3       	ldi	r30, 0x38	; 56
     71c:	f0 e0       	ldi	r31, 0x00	; 0
     71e:	80 81       	ld	r24, Z
     720:	8c 77       	andi	r24, 0x7C	; 124
     722:	8c 93       	st	X, r24
	if(statusLEDs.LED4){ DDRB |= SL4; PORTB |= SL4; }
     724:	80 91 a8 01 	lds	r24, 0x01A8
     728:	88 70       	andi	r24, 0x08	; 8
     72a:	88 23       	and	r24, r24
     72c:	71 f0       	breq	.+28     	; 0x74a <updateStatusLEDs+0x4c>
     72e:	a7 e3       	ldi	r26, 0x37	; 55
     730:	b0 e0       	ldi	r27, 0x00	; 0
     732:	e7 e3       	ldi	r30, 0x37	; 55
     734:	f0 e0       	ldi	r31, 0x00	; 0
     736:	80 81       	ld	r24, Z
     738:	80 68       	ori	r24, 0x80	; 128
     73a:	8c 93       	st	X, r24
     73c:	a8 e3       	ldi	r26, 0x38	; 56
     73e:	b0 e0       	ldi	r27, 0x00	; 0
     740:	e8 e3       	ldi	r30, 0x38	; 56
     742:	f0 e0       	ldi	r31, 0x00	; 0
     744:	80 81       	ld	r24, Z
     746:	80 68       	ori	r24, 0x80	; 128
     748:	8c 93       	st	X, r24
	if(statusLEDs.LED5){ DDRB |= SL5; PORTB |= SL5; }
     74a:	80 91 a8 01 	lds	r24, 0x01A8
     74e:	80 71       	andi	r24, 0x10	; 16
     750:	88 23       	and	r24, r24
     752:	71 f0       	breq	.+28     	; 0x770 <updateStatusLEDs+0x72>
     754:	a7 e3       	ldi	r26, 0x37	; 55
     756:	b0 e0       	ldi	r27, 0x00	; 0
     758:	e7 e3       	ldi	r30, 0x37	; 55
     75a:	f0 e0       	ldi	r31, 0x00	; 0
     75c:	80 81       	ld	r24, Z
     75e:	82 60       	ori	r24, 0x02	; 2
     760:	8c 93       	st	X, r24
     762:	a8 e3       	ldi	r26, 0x38	; 56
     764:	b0 e0       	ldi	r27, 0x00	; 0
     766:	e8 e3       	ldi	r30, 0x38	; 56
     768:	f0 e0       	ldi	r31, 0x00	; 0
     76a:	80 81       	ld	r24, Z
     76c:	82 60       	ori	r24, 0x02	; 2
     76e:	8c 93       	st	X, r24
	if(statusLEDs.LED6){ DDRB |= SL6; PORTB |= SL6; }
     770:	80 91 a8 01 	lds	r24, 0x01A8
     774:	80 72       	andi	r24, 0x20	; 32
     776:	88 23       	and	r24, r24
     778:	71 f0       	breq	.+28     	; 0x796 <updateStatusLEDs+0x98>
     77a:	a7 e3       	ldi	r26, 0x37	; 55
     77c:	b0 e0       	ldi	r27, 0x00	; 0
     77e:	e7 e3       	ldi	r30, 0x37	; 55
     780:	f0 e0       	ldi	r31, 0x00	; 0
     782:	80 81       	ld	r24, Z
     784:	81 60       	ori	r24, 0x01	; 1
     786:	8c 93       	st	X, r24
     788:	a8 e3       	ldi	r26, 0x38	; 56
     78a:	b0 e0       	ldi	r27, 0x00	; 0
     78c:	e8 e3       	ldi	r30, 0x38	; 56
     78e:	f0 e0       	ldi	r31, 0x00	; 0
     790:	80 81       	ld	r24, Z
     792:	81 60       	ori	r24, 0x01	; 1
     794:	8c 93       	st	X, r24
	DDRC &= ~0x70;
     796:	a4 e3       	ldi	r26, 0x34	; 52
     798:	b0 e0       	ldi	r27, 0x00	; 0
     79a:	e4 e3       	ldi	r30, 0x34	; 52
     79c:	f0 e0       	ldi	r31, 0x00	; 0
     79e:	80 81       	ld	r24, Z
     7a0:	8f 78       	andi	r24, 0x8F	; 143
     7a2:	8c 93       	st	X, r24
	PORTC &= ~0x70;
     7a4:	a5 e3       	ldi	r26, 0x35	; 53
     7a6:	b0 e0       	ldi	r27, 0x00	; 0
     7a8:	e5 e3       	ldi	r30, 0x35	; 53
     7aa:	f0 e0       	ldi	r31, 0x00	; 0
     7ac:	80 81       	ld	r24, Z
     7ae:	8f 78       	andi	r24, 0x8F	; 143
     7b0:	8c 93       	st	X, r24
	DDRC |= ((statusLEDs.byte << 4) & 0x70);
     7b2:	a4 e3       	ldi	r26, 0x34	; 52
     7b4:	b0 e0       	ldi	r27, 0x00	; 0
     7b6:	e4 e3       	ldi	r30, 0x34	; 52
     7b8:	f0 e0       	ldi	r31, 0x00	; 0
     7ba:	80 81       	ld	r24, Z
     7bc:	28 2f       	mov	r18, r24
     7be:	80 91 a8 01 	lds	r24, 0x01A8
     7c2:	88 2f       	mov	r24, r24
     7c4:	90 e0       	ldi	r25, 0x00	; 0
     7c6:	82 95       	swap	r24
     7c8:	92 95       	swap	r25
     7ca:	90 7f       	andi	r25, 0xF0	; 240
     7cc:	98 27       	eor	r25, r24
     7ce:	80 7f       	andi	r24, 0xF0	; 240
     7d0:	98 27       	eor	r25, r24
     7d2:	80 77       	andi	r24, 0x70	; 112
     7d4:	82 2b       	or	r24, r18
     7d6:	8c 93       	st	X, r24
	PORTC |= ((statusLEDs.byte << 4) & 0x70);
     7d8:	a5 e3       	ldi	r26, 0x35	; 53
     7da:	b0 e0       	ldi	r27, 0x00	; 0
     7dc:	e5 e3       	ldi	r30, 0x35	; 53
     7de:	f0 e0       	ldi	r31, 0x00	; 0
     7e0:	80 81       	ld	r24, Z
     7e2:	28 2f       	mov	r18, r24
     7e4:	80 91 a8 01 	lds	r24, 0x01A8
     7e8:	88 2f       	mov	r24, r24
     7ea:	90 e0       	ldi	r25, 0x00	; 0
     7ec:	82 95       	swap	r24
     7ee:	92 95       	swap	r25
     7f0:	90 7f       	andi	r25, 0xF0	; 240
     7f2:	98 27       	eor	r25, r24
     7f4:	80 7f       	andi	r24, 0xF0	; 240
     7f6:	98 27       	eor	r25, r24
     7f8:	80 77       	andi	r24, 0x70	; 112
     7fa:	82 2b       	or	r24, r18
     7fc:	8c 93       	st	X, r24
	#ifdef POWER_ON_WARNING
		leds_on = (leds_on ? leds_on : (statusLEDs.byte && 1));
     7fe:	80 91 bd 01 	lds	r24, 0x01BD
     802:	88 23       	and	r24, r24
     804:	59 f4       	brne	.+22     	; 0x81c <updateStatusLEDs+0x11e>
     806:	80 91 a8 01 	lds	r24, 0x01A8
     80a:	8a 83       	std	Y+2, r24	; 0x02
     80c:	8a 81       	ldd	r24, Y+2	; 0x02
     80e:	88 23       	and	r24, r24
     810:	11 f0       	breq	.+4      	; 0x816 <updateStatusLEDs+0x118>
     812:	81 e0       	ldi	r24, 0x01	; 1
     814:	8a 83       	std	Y+2, r24	; 0x02
     816:	8a 81       	ldd	r24, Y+2	; 0x02
     818:	89 83       	std	Y+1, r24	; 0x01
     81a:	03 c0       	rjmp	.+6      	; 0x822 <updateStatusLEDs+0x124>
     81c:	80 91 bd 01 	lds	r24, 0x01BD
     820:	89 83       	std	Y+1, r24	; 0x01
     822:	89 81       	ldd	r24, Y+1	; 0x01
     824:	80 93 bd 01 	sts	0x01BD, r24
	#endif
}
     828:	0f 90       	pop	r0
     82a:	0f 90       	pop	r0
     82c:	cf 91       	pop	r28
     82e:	df 91       	pop	r29
     830:	08 95       	ret

00000832 <setLEDs>:
 *			setLEDs(0b101001);
 *			// this clears all LEDs and sets the LEDs STATUS1,
 *			// STATUS6 and STATUS4!
 */
void setLEDs(uint8_t leds)
{
     832:	df 93       	push	r29
     834:	cf 93       	push	r28
     836:	0f 92       	push	r0
     838:	cd b7       	in	r28, 0x3d	; 61
     83a:	de b7       	in	r29, 0x3e	; 62
     83c:	89 83       	std	Y+1, r24	; 0x01
	statusLEDs.byte = leds;
     83e:	89 81       	ldd	r24, Y+1	; 0x01
     840:	80 93 a8 01 	sts	0x01A8, r24
	updateStatusLEDs();
     844:	0e 94 7f 03 	call	0x6fe	; 0x6fe <updateStatusLEDs>
}
     848:	0f 90       	pop	r0
     84a:	cf 91       	pop	r28
     84c:	df 91       	pop	r29
     84e:	08 95       	ret

00000850 <getBumperLeft>:
 *
 *		if(getBumperLeft())
 *			// do something
 */
uint8_t getBumperLeft(void)
{ 
     850:	df 93       	push	r29
     852:	cf 93       	push	r28
     854:	0f 92       	push	r0
     856:	cd b7       	in	r28, 0x3d	; 61
     858:	de b7       	in	r29, 0x3e	; 62
	PORTB &= ~SL6;
     85a:	a8 e3       	ldi	r26, 0x38	; 56
     85c:	b0 e0       	ldi	r27, 0x00	; 0
     85e:	e8 e3       	ldi	r30, 0x38	; 56
     860:	f0 e0       	ldi	r31, 0x00	; 0
     862:	80 81       	ld	r24, Z
     864:	8e 7f       	andi	r24, 0xFE	; 254
     866:	8c 93       	st	X, r24
	DDRB &= ~SL6; 
     868:	a7 e3       	ldi	r26, 0x37	; 55
     86a:	b0 e0       	ldi	r27, 0x00	; 0
     86c:	e7 e3       	ldi	r30, 0x37	; 55
     86e:	f0 e0       	ldi	r31, 0x00	; 0
     870:	80 81       	ld	r24, Z
     872:	8e 7f       	andi	r24, 0xFE	; 254
     874:	8c 93       	st	X, r24
	nop();
     876:	00 00       	nop
	uint8_t tmp = PINB & SL6;
     878:	e6 e3       	ldi	r30, 0x36	; 54
     87a:	f0 e0       	ldi	r31, 0x00	; 0
     87c:	80 81       	ld	r24, Z
     87e:	81 70       	andi	r24, 0x01	; 1
     880:	89 83       	std	Y+1, r24	; 0x01
	if(statusLEDs.LED6) { 
     882:	80 91 a8 01 	lds	r24, 0x01A8
     886:	80 72       	andi	r24, 0x20	; 32
     888:	88 23       	and	r24, r24
     88a:	71 f0       	breq	.+28     	; 0x8a8 <__stack+0x49>
		DDRB |= SL6; 
     88c:	a7 e3       	ldi	r26, 0x37	; 55
     88e:	b0 e0       	ldi	r27, 0x00	; 0
     890:	e7 e3       	ldi	r30, 0x37	; 55
     892:	f0 e0       	ldi	r31, 0x00	; 0
     894:	80 81       	ld	r24, Z
     896:	81 60       	ori	r24, 0x01	; 1
     898:	8c 93       	st	X, r24
		PORTB |= SL6; 
     89a:	a8 e3       	ldi	r26, 0x38	; 56
     89c:	b0 e0       	ldi	r27, 0x00	; 0
     89e:	e8 e3       	ldi	r30, 0x38	; 56
     8a0:	f0 e0       	ldi	r31, 0x00	; 0
     8a2:	80 81       	ld	r24, Z
     8a4:	81 60       	ori	r24, 0x01	; 1
     8a6:	8c 93       	st	X, r24
	}
	return tmp;
     8a8:	89 81       	ldd	r24, Y+1	; 0x01
}
     8aa:	0f 90       	pop	r0
     8ac:	cf 91       	pop	r28
     8ae:	df 91       	pop	r29
     8b0:	08 95       	ret

000008b2 <getBumperRight>:
 *
 *		if(getBumperRight())
 *			// do something
 */
uint8_t getBumperRight(void)
{
     8b2:	df 93       	push	r29
     8b4:	cf 93       	push	r28
     8b6:	0f 92       	push	r0
     8b8:	cd b7       	in	r28, 0x3d	; 61
     8ba:	de b7       	in	r29, 0x3e	; 62
	PORTC &= ~SL3;
     8bc:	a5 e3       	ldi	r26, 0x35	; 53
     8be:	b0 e0       	ldi	r27, 0x00	; 0
     8c0:	e5 e3       	ldi	r30, 0x35	; 53
     8c2:	f0 e0       	ldi	r31, 0x00	; 0
     8c4:	80 81       	ld	r24, Z
     8c6:	8f 7b       	andi	r24, 0xBF	; 191
     8c8:	8c 93       	st	X, r24
	DDRC &= ~SL3; 
     8ca:	a4 e3       	ldi	r26, 0x34	; 52
     8cc:	b0 e0       	ldi	r27, 0x00	; 0
     8ce:	e4 e3       	ldi	r30, 0x34	; 52
     8d0:	f0 e0       	ldi	r31, 0x00	; 0
     8d2:	80 81       	ld	r24, Z
     8d4:	8f 7b       	andi	r24, 0xBF	; 191
     8d6:	8c 93       	st	X, r24
	nop();
     8d8:	00 00       	nop
	uint8_t tmp = PINC & SL3;
     8da:	e3 e3       	ldi	r30, 0x33	; 51
     8dc:	f0 e0       	ldi	r31, 0x00	; 0
     8de:	80 81       	ld	r24, Z
     8e0:	80 74       	andi	r24, 0x40	; 64
     8e2:	89 83       	std	Y+1, r24	; 0x01
	if(statusLEDs.LED3) { 
     8e4:	80 91 a8 01 	lds	r24, 0x01A8
     8e8:	84 70       	andi	r24, 0x04	; 4
     8ea:	88 23       	and	r24, r24
     8ec:	71 f0       	breq	.+28     	; 0x90a <getBumperRight+0x58>
		DDRC |= SL3; 
     8ee:	a4 e3       	ldi	r26, 0x34	; 52
     8f0:	b0 e0       	ldi	r27, 0x00	; 0
     8f2:	e4 e3       	ldi	r30, 0x34	; 52
     8f4:	f0 e0       	ldi	r31, 0x00	; 0
     8f6:	80 81       	ld	r24, Z
     8f8:	80 64       	ori	r24, 0x40	; 64
     8fa:	8c 93       	st	X, r24
		PORTC |= SL3; 
     8fc:	a5 e3       	ldi	r26, 0x35	; 53
     8fe:	b0 e0       	ldi	r27, 0x00	; 0
     900:	e5 e3       	ldi	r30, 0x35	; 53
     902:	f0 e0       	ldi	r31, 0x00	; 0
     904:	80 81       	ld	r24, Z
     906:	80 64       	ori	r24, 0x40	; 64
     908:	8c 93       	st	X, r24
	}
	return tmp;
     90a:	89 81       	ldd	r24, Y+1	; 0x01
}
     90c:	0f 90       	pop	r0
     90e:	cf 91       	pop	r28
     910:	df 91       	pop	r29
     912:	08 95       	ret

00000914 <BUMPERS_stateChanged_DUMMY>:

// -------------------------------
// Bumpers State changed handler:

void BUMPERS_stateChanged_DUMMY(void){}
     914:	df 93       	push	r29
     916:	cf 93       	push	r28
     918:	cd b7       	in	r28, 0x3d	; 61
     91a:	de b7       	in	r29, 0x3e	; 62
     91c:	cf 91       	pop	r28
     91e:	df 91       	pop	r29
     920:	08 95       	ret

00000922 <BUMPERS_setStateChangedHandler>:
/**
 * Use this function to set the Bumpers state change handler. 
 * 
 */
void BUMPERS_setStateChangedHandler(void (*bumperHandler)(void)) 
{
     922:	df 93       	push	r29
     924:	cf 93       	push	r28
     926:	00 d0       	rcall	.+0      	; 0x928 <BUMPERS_setStateChangedHandler+0x6>
     928:	cd b7       	in	r28, 0x3d	; 61
     92a:	de b7       	in	r29, 0x3e	; 62
     92c:	9a 83       	std	Y+2, r25	; 0x02
     92e:	89 83       	std	Y+1, r24	; 0x01
	BUMPERS_stateChangedHandler = bumperHandler;
     930:	89 81       	ldd	r24, Y+1	; 0x01
     932:	9a 81       	ldd	r25, Y+2	; 0x02
     934:	90 93 67 00 	sts	0x0067, r25
     938:	80 93 66 00 	sts	0x0066, r24
}
     93c:	0f 90       	pop	r0
     93e:	0f 90       	pop	r0
     940:	cf 91       	pop	r28
     942:	df 91       	pop	r29
     944:	08 95       	ret

00000946 <task_Bumpers>:
 * variables are updated automatically every 50ms and can be used everywhere
 * in your program. It can also call an event handler routine, that you
 * need to register with BUMPERS_setStateChangedHandler before.
 */
void task_Bumpers(void)
{
     946:	df 93       	push	r29
     948:	cf 93       	push	r28
     94a:	00 d0       	rcall	.+0      	; 0x94c <task_Bumpers+0x6>
     94c:	cd b7       	in	r28, 0x3d	; 61
     94e:	de b7       	in	r29, 0x3e	; 62
	if(bumper_timer > 50) { // 50ms
     950:	80 91 f5 01 	lds	r24, 0x01F5
     954:	83 33       	cpi	r24, 0x33	; 51
     956:	e8 f0       	brcs	.+58     	; 0x992 <task_Bumpers+0x4c>
		uint8_t left = getBumperLeft();
     958:	0e 94 28 04 	call	0x850	; 0x850 <getBumperLeft>
     95c:	8a 83       	std	Y+2, r24	; 0x02
		uint8_t right = getBumperRight();
     95e:	0e 94 59 04 	call	0x8b2	; 0x8b2 <getBumperRight>
     962:	89 83       	std	Y+1, r24	; 0x01
		if(bumper_left != left || bumper_right != right) {
     964:	90 91 a9 01 	lds	r25, 0x01A9
     968:	8a 81       	ldd	r24, Y+2	; 0x02
     96a:	98 17       	cp	r25, r24
     96c:	29 f4       	brne	.+10     	; 0x978 <task_Bumpers+0x32>
     96e:	90 91 06 02 	lds	r25, 0x0206
     972:	89 81       	ldd	r24, Y+1	; 0x01
     974:	98 17       	cp	r25, r24
     976:	59 f0       	breq	.+22     	; 0x98e <task_Bumpers+0x48>
			bumper_left = left;
     978:	8a 81       	ldd	r24, Y+2	; 0x02
     97a:	80 93 a9 01 	sts	0x01A9, r24
			bumper_right = right;
     97e:	89 81       	ldd	r24, Y+1	; 0x01
     980:	80 93 06 02 	sts	0x0206, r24
			BUMPERS_stateChangedHandler();
     984:	e0 91 66 00 	lds	r30, 0x0066
     988:	f0 91 67 00 	lds	r31, 0x0067
     98c:	09 95       	icall
		}
		bumper_timer = 0;
     98e:	10 92 f5 01 	sts	0x01F5, r1
	}
}
     992:	0f 90       	pop	r0
     994:	0f 90       	pop	r0
     996:	cf 91       	pop	r28
     998:	df 91       	pop	r29
     99a:	08 95       	ret

0000099c <readADC>:
 *			if(uBat < 600)
 *				writeString("WARNING: BAT IS LOW!\n");
 *
 */
uint16_t readADC(uint8_t channel)
{
     99c:	df 93       	push	r29
     99e:	cf 93       	push	r28
     9a0:	00 d0       	rcall	.+0      	; 0x9a2 <readADC+0x6>
     9a2:	0f 92       	push	r0
     9a4:	cd b7       	in	r28, 0x3d	; 61
     9a6:	de b7       	in	r29, 0x3e	; 62
     9a8:	89 83       	std	Y+1, r24	; 0x01
	if((ADCSRA & (1<<ADSC))) return 0; // check if ADC is buisy...
     9aa:	e6 e2       	ldi	r30, 0x26	; 38
     9ac:	f0 e0       	ldi	r31, 0x00	; 0
     9ae:	80 81       	ld	r24, Z
     9b0:	88 2f       	mov	r24, r24
     9b2:	90 e0       	ldi	r25, 0x00	; 0
     9b4:	80 74       	andi	r24, 0x40	; 64
     9b6:	90 70       	andi	r25, 0x00	; 0
     9b8:	00 97       	sbiw	r24, 0x00	; 0
     9ba:	19 f0       	breq	.+6      	; 0x9c2 <readADC+0x26>
     9bc:	1b 82       	std	Y+3, r1	; 0x03
     9be:	1a 82       	std	Y+2, r1	; 0x02
     9c0:	1f c0       	rjmp	.+62     	; 0xa00 <readADC+0x64>
	ADMUX = (1<<REFS0) | (0<<REFS1) | (channel<<MUX0);
     9c2:	e7 e2       	ldi	r30, 0x27	; 39
     9c4:	f0 e0       	ldi	r31, 0x00	; 0
     9c6:	89 81       	ldd	r24, Y+1	; 0x01
     9c8:	80 64       	ori	r24, 0x40	; 64
     9ca:	80 83       	st	Z, r24
	ADCSRA = (0<<ADIE) | (1<<ADSC) | (1<<ADEN) | (1<<ADPS2) | (1<<ADPS1) | (1<<ADIF);
     9cc:	e6 e2       	ldi	r30, 0x26	; 38
     9ce:	f0 e0       	ldi	r31, 0x00	; 0
     9d0:	86 ed       	ldi	r24, 0xD6	; 214
     9d2:	80 83       	st	Z, r24
	while ((ADCSRA & (1<<ADSC))); 
     9d4:	e6 e2       	ldi	r30, 0x26	; 38
     9d6:	f0 e0       	ldi	r31, 0x00	; 0
     9d8:	80 81       	ld	r24, Z
     9da:	88 2f       	mov	r24, r24
     9dc:	90 e0       	ldi	r25, 0x00	; 0
     9de:	80 74       	andi	r24, 0x40	; 64
     9e0:	90 70       	andi	r25, 0x00	; 0
     9e2:	00 97       	sbiw	r24, 0x00	; 0
     9e4:	b9 f7       	brne	.-18     	; 0x9d4 <readADC+0x38>
	ADCSRA |= (1<<ADIF);
     9e6:	a6 e2       	ldi	r26, 0x26	; 38
     9e8:	b0 e0       	ldi	r27, 0x00	; 0
     9ea:	e6 e2       	ldi	r30, 0x26	; 38
     9ec:	f0 e0       	ldi	r31, 0x00	; 0
     9ee:	80 81       	ld	r24, Z
     9f0:	80 61       	ori	r24, 0x10	; 16
     9f2:	8c 93       	st	X, r24
	return ADC;
     9f4:	e4 e2       	ldi	r30, 0x24	; 36
     9f6:	f0 e0       	ldi	r31, 0x00	; 0
     9f8:	80 81       	ld	r24, Z
     9fa:	91 81       	ldd	r25, Z+1	; 0x01
     9fc:	9b 83       	std	Y+3, r25	; 0x03
     9fe:	8a 83       	std	Y+2, r24	; 0x02
     a00:	8a 81       	ldd	r24, Y+2	; 0x02
     a02:	9b 81       	ldd	r25, Y+3	; 0x03
}
     a04:	0f 90       	pop	r0
     a06:	0f 90       	pop	r0
     a08:	0f 90       	pop	r0
     a0a:	cf 91       	pop	r28
     a0c:	df 91       	pop	r29
     a0e:	08 95       	ret

00000a10 <startADC>:
 * read value! You need to poll if the conversion is complete somewhere
 * else and then read it from the ADC result register.
 * (s. task_ADC function below)
 */
void startADC(uint8_t channel)
{
     a10:	df 93       	push	r29
     a12:	cf 93       	push	r28
     a14:	0f 92       	push	r0
     a16:	cd b7       	in	r28, 0x3d	; 61
     a18:	de b7       	in	r29, 0x3e	; 62
     a1a:	89 83       	std	Y+1, r24	; 0x01
	ADMUX = (1<<REFS0) | (0<<REFS1) | (channel<<MUX0);
     a1c:	e7 e2       	ldi	r30, 0x27	; 39
     a1e:	f0 e0       	ldi	r31, 0x00	; 0
     a20:	89 81       	ldd	r24, Y+1	; 0x01
     a22:	80 64       	ori	r24, 0x40	; 64
     a24:	80 83       	st	Z, r24
	ADCSRA = (0<<ADIE) | (1<<ADSC) | (1<<ADEN) | (1<<ADPS2) | (1<<ADPS1) | (1<<ADIF);
     a26:	e6 e2       	ldi	r30, 0x26	; 38
     a28:	f0 e0       	ldi	r31, 0x00	; 0
     a2a:	86 ed       	ldi	r24, 0xD6	; 214
     a2c:	80 83       	st	Z, r24
}
     a2e:	0f 90       	pop	r0
     a30:	cf 91       	pop	r28
     a32:	df 91       	pop	r29
     a34:	08 95       	ret

00000a36 <task_ADC>:
 *
 * Instead you can use the seven global variables you see above to
 * get the ADC values!
 */
void task_ADC(void)
{
     a36:	df 93       	push	r29
     a38:	cf 93       	push	r28
     a3a:	00 d0       	rcall	.+0      	; 0xa3c <task_ADC+0x6>
     a3c:	cd b7       	in	r28, 0x3d	; 61
     a3e:	de b7       	in	r29, 0x3e	; 62
	static uint8_t current_adc_channel = 0;
	if(!(ADCSRA & (1<<ADSC))) {
     a40:	e6 e2       	ldi	r30, 0x26	; 38
     a42:	f0 e0       	ldi	r31, 0x00	; 0
     a44:	80 81       	ld	r24, Z
     a46:	88 2f       	mov	r24, r24
     a48:	90 e0       	ldi	r25, 0x00	; 0
     a4a:	80 74       	andi	r24, 0x40	; 64
     a4c:	90 70       	andi	r25, 0x00	; 0
     a4e:	00 97       	sbiw	r24, 0x00	; 0
     a50:	09 f0       	breq	.+2      	; 0xa54 <task_ADC+0x1e>
     a52:	91 c0       	rjmp	.+290    	; 0xb76 <task_ADC+0x140>
	//	ADCSRA |= (1<<ADIF);
		switch(current_adc_channel) {
     a54:	80 91 8a 01 	lds	r24, 0x018A
     a58:	28 2f       	mov	r18, r24
     a5a:	30 e0       	ldi	r19, 0x00	; 0
     a5c:	3a 83       	std	Y+2, r19	; 0x02
     a5e:	29 83       	std	Y+1, r18	; 0x01
     a60:	89 81       	ldd	r24, Y+1	; 0x01
     a62:	9a 81       	ldd	r25, Y+2	; 0x02
     a64:	83 30       	cpi	r24, 0x03	; 3
     a66:	91 05       	cpc	r25, r1
     a68:	09 f4       	brne	.+2      	; 0xa6c <task_ADC+0x36>
     a6a:	4a c0       	rjmp	.+148    	; 0xb00 <task_ADC+0xca>
     a6c:	29 81       	ldd	r18, Y+1	; 0x01
     a6e:	3a 81       	ldd	r19, Y+2	; 0x02
     a70:	24 30       	cpi	r18, 0x04	; 4
     a72:	31 05       	cpc	r19, r1
     a74:	7c f4       	brge	.+30     	; 0xa94 <task_ADC+0x5e>
     a76:	89 81       	ldd	r24, Y+1	; 0x01
     a78:	9a 81       	ldd	r25, Y+2	; 0x02
     a7a:	81 30       	cpi	r24, 0x01	; 1
     a7c:	91 05       	cpc	r25, r1
     a7e:	41 f1       	breq	.+80     	; 0xad0 <task_ADC+0x9a>
     a80:	29 81       	ldd	r18, Y+1	; 0x01
     a82:	3a 81       	ldd	r19, Y+2	; 0x02
     a84:	22 30       	cpi	r18, 0x02	; 2
     a86:	31 05       	cpc	r19, r1
     a88:	7c f5       	brge	.+94     	; 0xae8 <task_ADC+0xb2>
     a8a:	89 81       	ldd	r24, Y+1	; 0x01
     a8c:	9a 81       	ldd	r25, Y+2	; 0x02
     a8e:	00 97       	sbiw	r24, 0x00	; 0
     a90:	99 f0       	breq	.+38     	; 0xab8 <task_ADC+0x82>
     a92:	65 c0       	rjmp	.+202    	; 0xb5e <task_ADC+0x128>
     a94:	29 81       	ldd	r18, Y+1	; 0x01
     a96:	3a 81       	ldd	r19, Y+2	; 0x02
     a98:	25 30       	cpi	r18, 0x05	; 5
     a9a:	31 05       	cpc	r19, r1
     a9c:	09 f4       	brne	.+2      	; 0xaa0 <task_ADC+0x6a>
     a9e:	48 c0       	rjmp	.+144    	; 0xb30 <task_ADC+0xfa>
     aa0:	89 81       	ldd	r24, Y+1	; 0x01
     aa2:	9a 81       	ldd	r25, Y+2	; 0x02
     aa4:	85 30       	cpi	r24, 0x05	; 5
     aa6:	91 05       	cpc	r25, r1
     aa8:	bc f1       	brlt	.+110    	; 0xb18 <task_ADC+0xe2>
     aaa:	29 81       	ldd	r18, Y+1	; 0x01
     aac:	3a 81       	ldd	r19, Y+2	; 0x02
     aae:	26 30       	cpi	r18, 0x06	; 6
     ab0:	31 05       	cpc	r19, r1
     ab2:	09 f4       	brne	.+2      	; 0xab6 <task_ADC+0x80>
     ab4:	49 c0       	rjmp	.+146    	; 0xb48 <task_ADC+0x112>
     ab6:	53 c0       	rjmp	.+166    	; 0xb5e <task_ADC+0x128>
			case 0: adcBat = ADC; startADC(ADC_MCURRENT_L); break;
     ab8:	e4 e2       	ldi	r30, 0x24	; 36
     aba:	f0 e0       	ldi	r31, 0x00	; 0
     abc:	80 81       	ld	r24, Z
     abe:	91 81       	ldd	r25, Z+1	; 0x01
     ac0:	90 93 0a 02 	sts	0x020A, r25
     ac4:	80 93 09 02 	sts	0x0209, r24
     ac8:	86 e0       	ldi	r24, 0x06	; 6
     aca:	0e 94 08 05 	call	0xa10	; 0xa10 <startADC>
     ace:	47 c0       	rjmp	.+142    	; 0xb5e <task_ADC+0x128>
			case 1: adcMotorCurrentLeft = ADC; startADC(ADC_MCURRENT_R); break;
     ad0:	e4 e2       	ldi	r30, 0x24	; 36
     ad2:	f0 e0       	ldi	r31, 0x00	; 0
     ad4:	80 81       	ld	r24, Z
     ad6:	91 81       	ldd	r25, Z+1	; 0x01
     ad8:	90 93 0f 02 	sts	0x020F, r25
     adc:	80 93 0e 02 	sts	0x020E, r24
     ae0:	85 e0       	ldi	r24, 0x05	; 5
     ae2:	0e 94 08 05 	call	0xa10	; 0xa10 <startADC>
     ae6:	3b c0       	rjmp	.+118    	; 0xb5e <task_ADC+0x128>
			case 2: adcMotorCurrentRight = ADC; startADC(ADC_LS_L); break;
     ae8:	e4 e2       	ldi	r30, 0x24	; 36
     aea:	f0 e0       	ldi	r31, 0x00	; 0
     aec:	80 81       	ld	r24, Z
     aee:	91 81       	ldd	r25, Z+1	; 0x01
     af0:	90 93 00 02 	sts	0x0200, r25
     af4:	80 93 ff 01 	sts	0x01FF, r24
     af8:	83 e0       	ldi	r24, 0x03	; 3
     afa:	0e 94 08 05 	call	0xa10	; 0xa10 <startADC>
     afe:	2f c0       	rjmp	.+94     	; 0xb5e <task_ADC+0x128>
			case 3: adcLSL = ADC; startADC(ADC_LS_R); break;
     b00:	e4 e2       	ldi	r30, 0x24	; 36
     b02:	f0 e0       	ldi	r31, 0x00	; 0
     b04:	80 81       	ld	r24, Z
     b06:	91 81       	ldd	r25, Z+1	; 0x01
     b08:	90 93 c9 01 	sts	0x01C9, r25
     b0c:	80 93 c8 01 	sts	0x01C8, r24
     b10:	82 e0       	ldi	r24, 0x02	; 2
     b12:	0e 94 08 05 	call	0xa10	; 0xa10 <startADC>
     b16:	23 c0       	rjmp	.+70     	; 0xb5e <task_ADC+0x128>
			case 4: adcLSR = ADC; startADC(ADC_ADC0); break;
     b18:	e4 e2       	ldi	r30, 0x24	; 36
     b1a:	f0 e0       	ldi	r31, 0x00	; 0
     b1c:	80 81       	ld	r24, Z
     b1e:	91 81       	ldd	r25, Z+1	; 0x01
     b20:	90 93 ef 01 	sts	0x01EF, r25
     b24:	80 93 ee 01 	sts	0x01EE, r24
     b28:	80 e0       	ldi	r24, 0x00	; 0
     b2a:	0e 94 08 05 	call	0xa10	; 0xa10 <startADC>
     b2e:	17 c0       	rjmp	.+46     	; 0xb5e <task_ADC+0x128>
			case 5: adc0 = ADC; startADC(ADC_ADC1); break;
     b30:	e4 e2       	ldi	r30, 0x24	; 36
     b32:	f0 e0       	ldi	r31, 0x00	; 0
     b34:	80 81       	ld	r24, Z
     b36:	91 81       	ldd	r25, Z+1	; 0x01
     b38:	90 93 fd 01 	sts	0x01FD, r25
     b3c:	80 93 fc 01 	sts	0x01FC, r24
     b40:	81 e0       	ldi	r24, 0x01	; 1
     b42:	0e 94 08 05 	call	0xa10	; 0xa10 <startADC>
     b46:	0b c0       	rjmp	.+22     	; 0xb5e <task_ADC+0x128>
			case 6: adc1 = ADC; startADC(ADC_BAT); break;
     b48:	e4 e2       	ldi	r30, 0x24	; 36
     b4a:	f0 e0       	ldi	r31, 0x00	; 0
     b4c:	80 81       	ld	r24, Z
     b4e:	91 81       	ldd	r25, Z+1	; 0x01
     b50:	90 93 c7 01 	sts	0x01C7, r25
     b54:	80 93 c6 01 	sts	0x01C6, r24
     b58:	87 e0       	ldi	r24, 0x07	; 7
     b5a:	0e 94 08 05 	call	0xa10	; 0xa10 <startADC>
		}
		if(current_adc_channel == 6)
     b5e:	80 91 8a 01 	lds	r24, 0x018A
     b62:	86 30       	cpi	r24, 0x06	; 6
     b64:	19 f4       	brne	.+6      	; 0xb6c <task_ADC+0x136>
			current_adc_channel = 0;
     b66:	10 92 8a 01 	sts	0x018A, r1
     b6a:	05 c0       	rjmp	.+10     	; 0xb76 <task_ADC+0x140>
		else
			current_adc_channel++;
     b6c:	80 91 8a 01 	lds	r24, 0x018A
     b70:	8f 5f       	subi	r24, 0xFF	; 255
     b72:	80 93 8a 01 	sts	0x018A, r24
	}
}
     b76:	0f 90       	pop	r0
     b78:	0f 90       	pop	r0
     b7a:	cf 91       	pop	r28
     b7c:	df 91       	pop	r29
     b7e:	08 95       	ret

00000b80 <__vector_1>:
 * External Interrupt 0 ISR
 * (ENCL)
 *
 */
ISR (INT0_vect)
{
     b80:	1f 92       	push	r1
     b82:	0f 92       	push	r0
     b84:	0f b6       	in	r0, 0x3f	; 63
     b86:	0f 92       	push	r0
     b88:	11 24       	eor	r1, r1
     b8a:	8f 93       	push	r24
     b8c:	9f 93       	push	r25
     b8e:	df 93       	push	r29
     b90:	cf 93       	push	r28
     b92:	cd b7       	in	r28, 0x3d	; 61
     b94:	de b7       	in	r29, 0x3e	; 62
	mleft_dist++;
     b96:	80 91 04 02 	lds	r24, 0x0204
     b9a:	90 91 05 02 	lds	r25, 0x0205
     b9e:	01 96       	adiw	r24, 0x01	; 1
     ba0:	90 93 05 02 	sts	0x0205, r25
     ba4:	80 93 04 02 	sts	0x0204, r24
	mleft_counter++;	
     ba8:	80 91 fa 01 	lds	r24, 0x01FA
     bac:	90 91 fb 01 	lds	r25, 0x01FB
     bb0:	01 96       	adiw	r24, 0x01	; 1
     bb2:	90 93 fb 01 	sts	0x01FB, r25
     bb6:	80 93 fa 01 	sts	0x01FA, r24
		else {
			cycle_h_l = cycle_h_l_tmp;
			cycle_h_l_tmp = 0;
		}
	#endif
}
     bba:	cf 91       	pop	r28
     bbc:	df 91       	pop	r29
     bbe:	9f 91       	pop	r25
     bc0:	8f 91       	pop	r24
     bc2:	0f 90       	pop	r0
     bc4:	0f be       	out	0x3f, r0	; 63
     bc6:	0f 90       	pop	r0
     bc8:	1f 90       	pop	r1
     bca:	18 95       	reti

00000bcc <__vector_2>:
 * External Interrupt 1 ISR
 * (ENCR)
 *
 */
ISR (INT1_vect)
{
     bcc:	1f 92       	push	r1
     bce:	0f 92       	push	r0
     bd0:	0f b6       	in	r0, 0x3f	; 63
     bd2:	0f 92       	push	r0
     bd4:	11 24       	eor	r1, r1
     bd6:	8f 93       	push	r24
     bd8:	9f 93       	push	r25
     bda:	df 93       	push	r29
     bdc:	cf 93       	push	r28
     bde:	cd b7       	in	r28, 0x3d	; 61
     be0:	de b7       	in	r29, 0x3e	; 62
	mright_dist++;
     be2:	80 91 f6 01 	lds	r24, 0x01F6
     be6:	90 91 f7 01 	lds	r25, 0x01F7
     bea:	01 96       	adiw	r24, 0x01	; 1
     bec:	90 93 f7 01 	sts	0x01F7, r25
     bf0:	80 93 f6 01 	sts	0x01F6, r24
	mright_counter++;
     bf4:	80 91 d0 01 	lds	r24, 0x01D0
     bf8:	90 91 d1 01 	lds	r25, 0x01D1
     bfc:	01 96       	adiw	r24, 0x01	; 1
     bfe:	90 93 d1 01 	sts	0x01D1, r25
     c02:	80 93 d0 01 	sts	0x01D0, r24
			cycle_h_r += cycle_h_r_tmp;
			cycle_h_r >>=1;
			cycle_h_r_tmp = 0;
		}
	#endif
}
     c06:	cf 91       	pop	r28
     c08:	df 91       	pop	r29
     c0a:	9f 91       	pop	r25
     c0c:	8f 91       	pop	r24
     c0e:	0f 90       	pop	r0
     c10:	0f be       	out	0x3f, r0	; 63
     c12:	0f 90       	pop	r0
     c14:	1f 90       	pop	r1
     c16:	18 95       	reti

00000c18 <MOTIONCONTROL_stateChanged_DUMMY>:


// -------------------------------
// MotionControl state changed handler:

void MOTIONCONTROL_stateChanged_DUMMY(void){}
     c18:	df 93       	push	r29
     c1a:	cf 93       	push	r28
     c1c:	cd b7       	in	r28, 0x3d	; 61
     c1e:	de b7       	in	r29, 0x3e	; 62
     c20:	cf 91       	pop	r28
     c22:	df 91       	pop	r29
     c24:	08 95       	ret

00000c26 <MOTIONCONTROL_setStateChangedHandler>:
/**
 * Use this function to set the Motion Control state change handler. 
 * 
 */
void MOTIONCONTROL_setStateChangedHandler(void (*motionControlHandler)(void)) 
{
     c26:	df 93       	push	r29
     c28:	cf 93       	push	r28
     c2a:	00 d0       	rcall	.+0      	; 0xc2c <MOTIONCONTROL_setStateChangedHandler+0x6>
     c2c:	cd b7       	in	r28, 0x3d	; 61
     c2e:	de b7       	in	r29, 0x3e	; 62
     c30:	9a 83       	std	Y+2, r25	; 0x02
     c32:	89 83       	std	Y+1, r24	; 0x01
	MOTIONCONTROL_stateChangedHandler = motionControlHandler;
     c34:	89 81       	ldd	r24, Y+1	; 0x01
     c36:	9a 81       	ldd	r25, Y+2	; 0x02
     c38:	90 93 69 00 	sts	0x0069, r25
     c3c:	80 93 68 00 	sts	0x0068, r24
}
     c40:	0f 90       	pop	r0
     c42:	0f 90       	pop	r0
     c44:	cf 91       	pop	r28
     c46:	df 91       	pop	r29
     c48:	08 95       	ret

00000c4a <emergencyShutdown>:
 * called from task_motionControl (s. below) and outputs an error message and then stops
 * all operations to save the robot from damages that may occur if it continues
 * to drive around. 
 */
void emergencyShutdown(uint8_t why)
{
     c4a:	df 93       	push	r29
     c4c:	cf 93       	push	r28
     c4e:	00 d0       	rcall	.+0      	; 0xc50 <emergencyShutdown+0x6>
     c50:	cd b7       	in	r28, 0x3d	; 61
     c52:	de b7       	in	r29, 0x3e	; 62
     c54:	8a 83       	std	Y+2, r24	; 0x02
	cli();
     c56:	f8 94       	cli
	IRCOMM_OFF();
     c58:	a2 e3       	ldi	r26, 0x32	; 50
     c5a:	b0 e0       	ldi	r27, 0x00	; 0
     c5c:	e2 e3       	ldi	r30, 0x32	; 50
     c5e:	f0 e0       	ldi	r31, 0x00	; 0
     c60:	80 81       	ld	r24, Z
     c62:	8f 77       	andi	r24, 0x7F	; 127
     c64:	8c 93       	st	X, r24
	setACSPwrOff();
     c66:	0e 94 32 10 	call	0x2064	; 0x2064 <setACSPwrOff>
	mleft_power = 0;
     c6a:	10 92 bf 01 	sts	0x01BF, r1
     c6e:	10 92 be 01 	sts	0x01BE, r1
	mright_power = 0;
     c72:	10 92 cf 01 	sts	0x01CF, r1
     c76:	10 92 ce 01 	sts	0x01CE, r1
	left_i = 0;
     c7a:	10 92 b9 01 	sts	0x01B9, r1
     c7e:	10 92 b8 01 	sts	0x01B8, r1
	right_i = 0;
     c82:	10 92 f4 01 	sts	0x01F4, r1
     c86:	10 92 f3 01 	sts	0x01F3, r1
	mleft_ptmp = 0;
     c8a:	10 92 0d 02 	sts	0x020D, r1
	mright_ptmp = 0;
     c8e:	10 92 eb 01 	sts	0x01EB, r1
	OCR1AL = 0;
     c92:	ea e4       	ldi	r30, 0x4A	; 74
     c94:	f0 e0       	ldi	r31, 0x00	; 0
     c96:	10 82       	st	Z, r1
	OCR1BL = 0;
     c98:	e8 e4       	ldi	r30, 0x48	; 72
     c9a:	f0 e0       	ldi	r31, 0x00	; 0
     c9c:	10 82       	st	Z, r1
	TCCR1A = 0;
     c9e:	ef e4       	ldi	r30, 0x4F	; 79
     ca0:	f0 e0       	ldi	r31, 0x00	; 0
     ca2:	10 82       	st	Z, r1
	powerOFF();
     ca4:	0e 94 e1 10 	call	0x21c2	; 0x21c2 <powerOFF>
#ifdef ENABLE_OC_ERROR_MESSAGE
	writeString_P("\n\n##### EMERGENCY SHUTDOWN #####\n");
     ca8:	80 ef       	ldi	r24, 0xF0	; 240
     caa:	91 e0       	ldi	r25, 0x01	; 1
     cac:	0e 94 14 16 	call	0x2c28	; 0x2c28 <writeNStringP>
	writeString_P("##### ALL OPERATIONS STOPPED TO PREVENT ANY DAMAGE! #####\n");
     cb0:	85 eb       	ldi	r24, 0xB5	; 181
     cb2:	91 e0       	ldi	r25, 0x01	; 1
     cb4:	0e 94 14 16 	call	0x2c28	; 0x2c28 <writeNStringP>
	if(why == ENCODER_MALFUNCTION_LEFT || why == ENCODER_MALFUNCTION_RIGHT) {
     cb8:	8a 81       	ldd	r24, Y+2	; 0x02
     cba:	81 30       	cpi	r24, 0x01	; 1
     cbc:	19 f0       	breq	.+6      	; 0xcc4 <emergencyShutdown+0x7a>
     cbe:	8a 81       	ldd	r24, Y+2	; 0x02
     cc0:	82 30       	cpi	r24, 0x02	; 2
     cc2:	e9 f4       	brne	.+58     	; 0xcfe <emergencyShutdown+0xb4>
		
		writeString_P("\n### ENCODER (OR MOTOR) MALFUNCTION! ###\n");
     cc4:	8b e8       	ldi	r24, 0x8B	; 139
     cc6:	91 e0       	ldi	r25, 0x01	; 1
     cc8:	0e 94 14 16 	call	0x2c28	; 0x2c28 <writeNStringP>
		writeString_P("Affected channel:"); 	
     ccc:	89 e7       	ldi	r24, 0x79	; 121
     cce:	91 e0       	ldi	r25, 0x01	; 1
     cd0:	0e 94 14 16 	call	0x2c28	; 0x2c28 <writeNStringP>
		if(why == ENCODER_MALFUNCTION_LEFT)
     cd4:	8a 81       	ldd	r24, Y+2	; 0x02
     cd6:	81 30       	cpi	r24, 0x01	; 1
     cd8:	29 f4       	brne	.+10     	; 0xce4 <emergencyShutdown+0x9a>
			writeString_P("LEFT");
     cda:	84 e7       	ldi	r24, 0x74	; 116
     cdc:	91 e0       	ldi	r25, 0x01	; 1
     cde:	0e 94 14 16 	call	0x2c28	; 0x2c28 <writeNStringP>
     ce2:	04 c0       	rjmp	.+8      	; 0xcec <emergencyShutdown+0xa2>
		else
			writeString_P("RIGHT");
     ce4:	8e e6       	ldi	r24, 0x6E	; 110
     ce6:	91 e0       	ldi	r25, 0x01	; 1
     ce8:	0e 94 14 16 	call	0x2c28	; 0x2c28 <writeNStringP>
		writeString_P("!\n\n(s. task_motorControl() function in RP6Lib!)\n");
     cec:	8d e3       	ldi	r24, 0x3D	; 61
     cee:	91 e0       	ldi	r25, 0x01	; 1
     cf0:	0e 94 14 16 	call	0x2c28	; 0x2c28 <writeNStringP>
		writeString_P("You need to check Encoder/Motor assembly (or your software).\n\n");
     cf4:	8e ef       	ldi	r24, 0xFE	; 254
     cf6:	90 e0       	ldi	r25, 0x00	; 0
     cf8:	0e 94 14 16 	call	0x2c28	; 0x2c28 <writeNStringP>
     cfc:	0f c0       	rjmp	.+30     	; 0xd1c <emergencyShutdown+0xd2>
	}
	else if(why == OVERCURRENT)
     cfe:	8a 81       	ldd	r24, Y+2	; 0x02
     d00:	83 30       	cpi	r24, 0x03	; 3
     d02:	61 f4       	brne	.+24     	; 0xd1c <emergencyShutdown+0xd2>
	{
		writeString_P("\n\n### MOTOR OVERCURRENT ###\n");
     d04:	81 ee       	ldi	r24, 0xE1	; 225
     d06:	90 e0       	ldi	r25, 0x00	; 0
     d08:	0e 94 14 16 	call	0x2c28	; 0x2c28 <writeNStringP>
		writeString_P("\n\n(s. task_motorControl() function in RP6Lib!)\n");
     d0c:	81 eb       	ldi	r24, 0xB1	; 177
     d0e:	90 e0       	ldi	r25, 0x00	; 0
     d10:	0e 94 14 16 	call	0x2c28	; 0x2c28 <writeNStringP>
		writeString_P("You need to check Motor assembly (or your software).\n\n");
     d14:	8a e7       	ldi	r24, 0x7A	; 122
     d16:	90 e0       	ldi	r25, 0x00	; 0
     d18:	0e 94 14 16 	call	0x2c28	; 0x2c28 <writeNStringP>
	}
	writeString_P("The Robot needs to be resetted now.\n\n");
     d1c:	84 e5       	ldi	r24, 0x54	; 84
     d1e:	90 e0       	ldi	r25, 0x00	; 0
     d20:	0e 94 14 16 	call	0x2c28	; 0x2c28 <writeNStringP>
#endif
	while(true) // Rest In Peace
	{
		setLEDs(0b110110);
     d24:	86 e3       	ldi	r24, 0x36	; 54
     d26:	0e 94 19 04 	call	0x832	; 0x832 <setLEDs>
		uint8_t dly;
		for(dly = 10; dly; dly--)
     d2a:	8a e0       	ldi	r24, 0x0A	; 10
     d2c:	89 83       	std	Y+1, r24	; 0x01
     d2e:	07 c0       	rjmp	.+14     	; 0xd3e <emergencyShutdown+0xf4>
			delayCycles(32768);
     d30:	80 e0       	ldi	r24, 0x00	; 0
     d32:	90 e8       	ldi	r25, 0x80	; 128
     d34:	0e 94 ee 13 	call	0x27dc	; 0x27dc <delayCycles>
#endif
	while(true) // Rest In Peace
	{
		setLEDs(0b110110);
		uint8_t dly;
		for(dly = 10; dly; dly--)
     d38:	89 81       	ldd	r24, Y+1	; 0x01
     d3a:	81 50       	subi	r24, 0x01	; 1
     d3c:	89 83       	std	Y+1, r24	; 0x01
     d3e:	89 81       	ldd	r24, Y+1	; 0x01
     d40:	88 23       	and	r24, r24
     d42:	b1 f7       	brne	.-20     	; 0xd30 <emergencyShutdown+0xe6>
			delayCycles(32768);
		setLEDs(0b000000);
     d44:	80 e0       	ldi	r24, 0x00	; 0
     d46:	0e 94 19 04 	call	0x832	; 0x832 <setLEDs>
		for(dly = 10; dly; dly--)
     d4a:	8a e0       	ldi	r24, 0x0A	; 10
     d4c:	89 83       	std	Y+1, r24	; 0x01
     d4e:	07 c0       	rjmp	.+14     	; 0xd5e <emergencyShutdown+0x114>
			delayCycles(65535);
     d50:	8f ef       	ldi	r24, 0xFF	; 255
     d52:	9f ef       	ldi	r25, 0xFF	; 255
     d54:	0e 94 ee 13 	call	0x27dc	; 0x27dc <delayCycles>
		setLEDs(0b110110);
		uint8_t dly;
		for(dly = 10; dly; dly--)
			delayCycles(32768);
		setLEDs(0b000000);
		for(dly = 10; dly; dly--)
     d58:	89 81       	ldd	r24, Y+1	; 0x01
     d5a:	81 50       	subi	r24, 0x01	; 1
     d5c:	89 83       	std	Y+1, r24	; 0x01
     d5e:	89 81       	ldd	r24, Y+1	; 0x01
     d60:	88 23       	and	r24, r24
     d62:	b1 f7       	brne	.-20     	; 0xd50 <emergencyShutdown+0x106>
     d64:	df cf       	rjmp	.-66     	; 0xd24 <emergencyShutdown+0xda>

00000d66 <task_motionControl>:
 *
 * You need to consider this Soft-PWM when changing/tuning this function!
 *
 */
void task_motionControl(void)
{
     d66:	df 93       	push	r29
     d68:	cf 93       	push	r28
     d6a:	cd b7       	in	r28, 0x3d	; 61
     d6c:	de b7       	in	r29, 0x3e	; 62
     d6e:	28 97       	sbiw	r28, 0x08	; 8
     d70:	0f b6       	in	r0, 0x3f	; 63
     d72:	f8 94       	cli
     d74:	de bf       	out	0x3e, r29	; 62
     d76:	0f be       	out	0x3f, r0	; 63
     d78:	cd bf       	out	0x3d, r28	; 61
	// Automatic motor overcurrent shutdown:
	if(overcurrent_timer >= 50) { // every 5ms
     d7a:	80 91 ea 01 	lds	r24, 0x01EA
     d7e:	82 33       	cpi	r24, 0x32	; 50
     d80:	08 f4       	brcc	.+2      	; 0xd84 <task_motionControl+0x1e>
     d82:	7e c0       	rjmp	.+252    	; 0xe80 <task_motionControl+0x11a>
		overcurrent_timer = 0;
     d84:	10 92 ea 01 	sts	0x01EA, r1
		if(!overcurrent_timeout) {
     d88:	80 91 e7 01 	lds	r24, 0x01E7
     d8c:	88 23       	and	r24, r24
     d8e:	09 f0       	breq	.+2      	; 0xd92 <task_motionControl+0x2c>
     d90:	43 c0       	rjmp	.+134    	; 0xe18 <task_motionControl+0xb2>
			if((adcMotorCurrentLeft > 770) || (adcMotorCurrentRight > 770)) {
     d92:	80 91 0e 02 	lds	r24, 0x020E
     d96:	90 91 0f 02 	lds	r25, 0x020F
     d9a:	23 e0       	ldi	r18, 0x03	; 3
     d9c:	83 30       	cpi	r24, 0x03	; 3
     d9e:	92 07       	cpc	r25, r18
     da0:	40 f4       	brcc	.+16     	; 0xdb2 <task_motionControl+0x4c>
     da2:	80 91 ff 01 	lds	r24, 0x01FF
     da6:	90 91 00 02 	lds	r25, 0x0200
     daa:	43 e0       	ldi	r20, 0x03	; 3
     dac:	83 30       	cpi	r24, 0x03	; 3
     dae:	94 07       	cpc	r25, r20
     db0:	f0 f0       	brcs	.+60     	; 0xdee <task_motionControl+0x88>
				overcurrent_errors++;
     db2:	80 91 e9 01 	lds	r24, 0x01E9
     db6:	8f 5f       	subi	r24, 0xFF	; 255
     db8:	80 93 e9 01 	sts	0x01E9, r24
				overcurrent_timeout = 10; 
     dbc:	8a e0       	ldi	r24, 0x0A	; 10
     dbe:	80 93 e7 01 	sts	0x01E7, r24
				mleft_power = 0;
     dc2:	10 92 bf 01 	sts	0x01BF, r1
     dc6:	10 92 be 01 	sts	0x01BE, r1
				mright_power = 0;				
     dca:	10 92 cf 01 	sts	0x01CF, r1
     dce:	10 92 ce 01 	sts	0x01CE, r1
				left_i = 0;
     dd2:	10 92 b9 01 	sts	0x01B9, r1
     dd6:	10 92 b8 01 	sts	0x01B8, r1
				right_i = 0;
     dda:	10 92 f4 01 	sts	0x01F4, r1
     dde:	10 92 f3 01 	sts	0x01F3, r1
				motion_status.overcurrent = true;
     de2:	80 91 a5 01 	lds	r24, 0x01A5
     de6:	84 60       	ori	r24, 0x04	; 4
     de8:	80 93 a5 01 	sts	0x01A5, r24
     dec:	59 c2       	rjmp	.+1202   	; 0x12a0 <task_motionControl+0x53a>
				return;
			}
			else
				motion_status.overcurrent = false;
     dee:	80 91 a5 01 	lds	r24, 0x01A5
     df2:	8b 7f       	andi	r24, 0xFB	; 251
     df4:	80 93 a5 01 	sts	0x01A5, r24
			
			// Emergency shutdown if there are too many (default: 3) overcurrent
			// events within ~20 seconds (100 * 200ms).
			if(overcurrent_error_clear > 100) {
     df8:	80 91 b4 01 	lds	r24, 0x01B4
     dfc:	85 36       	cpi	r24, 0x65	; 101
     dfe:	28 f0       	brcs	.+10     	; 0xe0a <task_motionControl+0xa4>
				overcurrent_errors = 0;
     e00:	10 92 e9 01 	sts	0x01E9, r1
				overcurrent_error_clear = 0;
     e04:	10 92 b4 01 	sts	0x01B4, r1
     e08:	07 c0       	rjmp	.+14     	; 0xe18 <task_motionControl+0xb2>
			}
			else if(overcurrent_errors > 2)
     e0a:	80 91 e9 01 	lds	r24, 0x01E9
     e0e:	83 30       	cpi	r24, 0x03	; 3
     e10:	18 f0       	brcs	.+6      	; 0xe18 <task_motionControl+0xb2>
				emergencyShutdown(OVERCURRENT);
     e12:	83 e0       	ldi	r24, 0x03	; 3
     e14:	0e 94 25 06 	call	0xc4a	; 0xc4a <emergencyShutdown>
		}
		
		// Detect if one of the encoders or motors does not work properly and stop 
		// all operations immediately if this is the case! 
		if((adcMotorCurrentLeft < 150) && (mleft_speed == 0) 
     e18:	80 91 0e 02 	lds	r24, 0x020E
     e1c:	90 91 0f 02 	lds	r25, 0x020F
     e20:	86 39       	cpi	r24, 0x96	; 150
     e22:	91 05       	cpc	r25, r1
     e24:	98 f4       	brcc	.+38     	; 0xe4c <task_motionControl+0xe6>
     e26:	80 91 c0 01 	lds	r24, 0x01C0
     e2a:	90 91 c1 01 	lds	r25, 0x01C1
     e2e:	00 97       	sbiw	r24, 0x00	; 0
     e30:	69 f4       	brne	.+26     	; 0xe4c <task_motionControl+0xe6>
     e32:	80 91 ae 01 	lds	r24, 0x01AE
     e36:	90 91 af 01 	lds	r25, 0x01AF
     e3a:	00 97       	sbiw	r24, 0x00	; 0
     e3c:	39 f0       	breq	.+14     	; 0xe4c <task_motionControl+0xe6>
     e3e:	80 91 0d 02 	lds	r24, 0x020D
     e42:	87 39       	cpi	r24, 0x97	; 151
     e44:	18 f0       	brcs	.+6      	; 0xe4c <task_motionControl+0xe6>
		  && (mleft_des_speed != 0) &&  (mleft_ptmp > 150))
			emergencyShutdown(ENCODER_MALFUNCTION_LEFT);
     e46:	81 e0       	ldi	r24, 0x01	; 1
     e48:	0e 94 25 06 	call	0xc4a	; 0xc4a <emergencyShutdown>
		if((adcMotorCurrentRight < 150) && (mright_speed == 0) 
     e4c:	80 91 ff 01 	lds	r24, 0x01FF
     e50:	90 91 00 02 	lds	r25, 0x0200
     e54:	86 39       	cpi	r24, 0x96	; 150
     e56:	91 05       	cpc	r25, r1
     e58:	98 f4       	brcc	.+38     	; 0xe80 <task_motionControl+0x11a>
     e5a:	80 91 02 02 	lds	r24, 0x0202
     e5e:	90 91 03 02 	lds	r25, 0x0203
     e62:	00 97       	sbiw	r24, 0x00	; 0
     e64:	69 f4       	brne	.+26     	; 0xe80 <task_motionControl+0x11a>
     e66:	80 91 ac 01 	lds	r24, 0x01AC
     e6a:	90 91 ad 01 	lds	r25, 0x01AD
     e6e:	00 97       	sbiw	r24, 0x00	; 0
     e70:	39 f0       	breq	.+14     	; 0xe80 <task_motionControl+0x11a>
     e72:	80 91 eb 01 	lds	r24, 0x01EB
     e76:	87 39       	cpi	r24, 0x97	; 151
     e78:	18 f0       	brcs	.+6      	; 0xe80 <task_motionControl+0x11a>
		  && (mright_des_speed != 0) && (mright_ptmp > 150))
			emergencyShutdown(ENCODER_MALFUNCTION_RIGHT);
     e7a:	82 e0       	ldi	r24, 0x02	; 2
     e7c:	0e 94 25 06 	call	0xc4a	; 0xc4a <emergencyShutdown>
	}
	
	// Motor Control
	if(motor_control) { // Everytime after the speed has been measured. (default: 200ms)
     e80:	80 91 bc 01 	lds	r24, 0x01BC
     e84:	88 23       	and	r24, r24
     e86:	09 f4       	brne	.+2      	; 0xe8a <task_motionControl+0x124>
     e88:	fc c1       	rjmp	.+1016   	; 0x1282 <task_motionControl+0x51c>
		if(!overcurrent_timeout) { // No overcurrent timeout? (default is to wait 2 seconds before new try)
     e8a:	80 91 e7 01 	lds	r24, 0x01E7
     e8e:	88 23       	and	r24, r24
     e90:	09 f0       	breq	.+2      	; 0xe94 <task_motionControl+0x12e>
     e92:	f0 c1       	rjmp	.+992    	; 0x1274 <task_motionControl+0x50e>
			if(overcurrent_errors) // Overcurrent errors?
     e94:	80 91 e9 01 	lds	r24, 0x01E9
     e98:	88 23       	and	r24, r24
     e9a:	31 f0       	breq	.+12     	; 0xea8 <task_motionControl+0x142>
				overcurrent_error_clear++; // Yes, Timeout to clear all error events.
     e9c:	80 91 b4 01 	lds	r24, 0x01B4
     ea0:	8f 5f       	subi	r24, 0xFF	; 255
     ea2:	80 93 b4 01 	sts	0x01B4, r24
     ea6:	02 c0       	rjmp	.+4      	; 0xeac <task_motionControl+0x146>
			else
				overcurrent_error_clear=0; // No, we set the timeout to zero.
     ea8:	10 92 b4 01 	sts	0x01B4, r1
				
			// Move Distance left:
			if(motion_status.move_R) {
     eac:	80 91 a5 01 	lds	r24, 0x01A5
     eb0:	82 70       	andi	r24, 0x02	; 2
     eb2:	88 23       	and	r24, r24
     eb4:	09 f4       	brne	.+2      	; 0xeb8 <task_motionControl+0x152>
     eb6:	3f c0       	rjmp	.+126    	; 0xf36 <task_motionControl+0x1d0>
				if(mleft_dist >= preStop_R) { // Stop a bit before the desired distance for ..
     eb8:	20 91 04 02 	lds	r18, 0x0204
     ebc:	30 91 05 02 	lds	r19, 0x0205
     ec0:	80 91 aa 01 	lds	r24, 0x01AA
     ec4:	90 91 ab 01 	lds	r25, 0x01AB
     ec8:	28 17       	cp	r18, r24
     eca:	39 07       	cpc	r19, r25
     ecc:	90 f0       	brcs	.+36     	; 0xef2 <task_motionControl+0x18c>
					mleft_des_speed = 0;      // ... better accurancy.
     ece:	10 92 af 01 	sts	0x01AF, r1
     ed2:	10 92 ae 01 	sts	0x01AE, r1
					left_i = 0;
     ed6:	10 92 b9 01 	sts	0x01B9, r1
     eda:	10 92 b8 01 	sts	0x01B8, r1
					mleft_power = 0;		
     ede:	10 92 bf 01 	sts	0x01BF, r1
     ee2:	10 92 be 01 	sts	0x01BE, r1
					motion_status.move_R = false;
     ee6:	80 91 a5 01 	lds	r24, 0x01A5
     eea:	8d 7f       	andi	r24, 0xFD	; 253
     eec:	80 93 a5 01 	sts	0x01A5, r24
     ef0:	22 c0       	rjmp	.+68     	; 0xf36 <task_motionControl+0x1d0>
				}
				else if(mleft_dist >= preDecelerate_R) { // Start to decelerate?
     ef2:	20 91 04 02 	lds	r18, 0x0204
     ef6:	30 91 05 02 	lds	r19, 0x0205
     efa:	80 91 c2 01 	lds	r24, 0x01C2
     efe:	90 91 c3 01 	lds	r25, 0x01C3
     f02:	28 17       	cp	r18, r24
     f04:	39 07       	cpc	r19, r25
     f06:	b8 f0       	brcs	.+46     	; 0xf36 <task_motionControl+0x1d0>
					mleft_des_speed /= 2;
     f08:	80 91 ae 01 	lds	r24, 0x01AE
     f0c:	90 91 af 01 	lds	r25, 0x01AF
     f10:	96 95       	lsr	r25
     f12:	87 95       	ror	r24
     f14:	90 93 af 01 	sts	0x01AF, r25
     f18:	80 93 ae 01 	sts	0x01AE, r24
					if(mleft_des_speed < 22) mleft_des_speed = 22;
     f1c:	80 91 ae 01 	lds	r24, 0x01AE
     f20:	90 91 af 01 	lds	r25, 0x01AF
     f24:	86 31       	cpi	r24, 0x16	; 22
     f26:	91 05       	cpc	r25, r1
     f28:	30 f4       	brcc	.+12     	; 0xf36 <task_motionControl+0x1d0>
     f2a:	86 e1       	ldi	r24, 0x16	; 22
     f2c:	90 e0       	ldi	r25, 0x00	; 0
     f2e:	90 93 af 01 	sts	0x01AF, r25
     f32:	80 93 ae 01 	sts	0x01AE, r24
				}	
			}
			
			// Move Distance right:
			if(motion_status.move_L) {
     f36:	80 91 a5 01 	lds	r24, 0x01A5
     f3a:	81 70       	andi	r24, 0x01	; 1
     f3c:	88 23       	and	r24, r24
     f3e:	09 f4       	brne	.+2      	; 0xf42 <task_motionControl+0x1dc>
     f40:	3f c0       	rjmp	.+126    	; 0xfc0 <task_motionControl+0x25a>
				if(mright_dist >= preStop_L) { // Stop a bit before the desired distance for ..
     f42:	20 91 f6 01 	lds	r18, 0x01F6
     f46:	30 91 f7 01 	lds	r19, 0x01F7
     f4a:	80 91 cc 01 	lds	r24, 0x01CC
     f4e:	90 91 cd 01 	lds	r25, 0x01CD
     f52:	28 17       	cp	r18, r24
     f54:	39 07       	cpc	r19, r25
     f56:	90 f0       	brcs	.+36     	; 0xf7c <task_motionControl+0x216>
					mright_des_speed = 0;      // ... better accurancy.
     f58:	10 92 ad 01 	sts	0x01AD, r1
     f5c:	10 92 ac 01 	sts	0x01AC, r1
					right_i = 0;
     f60:	10 92 f4 01 	sts	0x01F4, r1
     f64:	10 92 f3 01 	sts	0x01F3, r1
					mright_power = 0;
     f68:	10 92 cf 01 	sts	0x01CF, r1
     f6c:	10 92 ce 01 	sts	0x01CE, r1
					motion_status.move_L = false;
     f70:	80 91 a5 01 	lds	r24, 0x01A5
     f74:	8e 7f       	andi	r24, 0xFE	; 254
     f76:	80 93 a5 01 	sts	0x01A5, r24
     f7a:	22 c0       	rjmp	.+68     	; 0xfc0 <task_motionControl+0x25a>
				}
				else if(mright_dist >= preDecelerate_L) { // Start to decelerate?
     f7c:	20 91 f6 01 	lds	r18, 0x01F6
     f80:	30 91 f7 01 	lds	r19, 0x01F7
     f84:	80 91 f8 01 	lds	r24, 0x01F8
     f88:	90 91 f9 01 	lds	r25, 0x01F9
     f8c:	28 17       	cp	r18, r24
     f8e:	39 07       	cpc	r19, r25
     f90:	b8 f0       	brcs	.+46     	; 0xfc0 <task_motionControl+0x25a>
					mright_des_speed /= 2;
     f92:	80 91 ac 01 	lds	r24, 0x01AC
     f96:	90 91 ad 01 	lds	r25, 0x01AD
     f9a:	96 95       	lsr	r25
     f9c:	87 95       	ror	r24
     f9e:	90 93 ad 01 	sts	0x01AD, r25
     fa2:	80 93 ac 01 	sts	0x01AC, r24
					if(mright_des_speed < 22) mright_des_speed = 22;
     fa6:	80 91 ac 01 	lds	r24, 0x01AC
     faa:	90 91 ad 01 	lds	r25, 0x01AD
     fae:	86 31       	cpi	r24, 0x16	; 22
     fb0:	91 05       	cpc	r25, r1
     fb2:	30 f4       	brcc	.+12     	; 0xfc0 <task_motionControl+0x25a>
     fb4:	86 e1       	ldi	r24, 0x16	; 22
     fb6:	90 e0       	ldi	r25, 0x00	; 0
     fb8:	90 93 ad 01 	sts	0x01AD, r25
     fbc:	80 93 ac 01 	sts	0x01AC, r24
#else 
#ifdef CHANGE_DIRECTION_MEDIUM
			// Change direction -- Medium Version.
      // This stops before changing the motor direction but is a bit faster
      // than the original version. 
			if(mleft_des_dir != mleft_dir || mright_des_dir != mright_dir) {
     fc0:	90 91 85 01 	lds	r25, 0x0185
     fc4:	80 91 87 01 	lds	r24, 0x0187
     fc8:	98 17       	cp	r25, r24
     fca:	39 f4       	brne	.+14     	; 0xfda <task_motionControl+0x274>
     fcc:	90 91 86 01 	lds	r25, 0x0186
     fd0:	80 91 88 01 	lds	r24, 0x0188
     fd4:	98 17       	cp	r25, r24
     fd6:	09 f4       	brne	.+2      	; 0xfda <task_motionControl+0x274>
     fd8:	64 c0       	rjmp	.+200    	; 0x10a2 <task_motionControl+0x33c>
				if(mleft_des_speed || mright_des_speed) {
     fda:	80 91 ae 01 	lds	r24, 0x01AE
     fde:	90 91 af 01 	lds	r25, 0x01AF
     fe2:	00 97       	sbiw	r24, 0x00	; 0
     fe4:	31 f4       	brne	.+12     	; 0xff2 <task_motionControl+0x28c>
     fe6:	80 91 ac 01 	lds	r24, 0x01AC
     fea:	90 91 ad 01 	lds	r25, 0x01AD
     fee:	00 97       	sbiw	r24, 0x00	; 0
     ff0:	41 f1       	breq	.+80     	; 0x1042 <task_motionControl+0x2dc>
					mleft_des_speed_tmp = mleft_des_speed; // store current speed
     ff2:	80 91 ae 01 	lds	r24, 0x01AE
     ff6:	90 91 af 01 	lds	r25, 0x01AF
     ffa:	90 93 b1 01 	sts	0x01B1, r25
     ffe:	80 93 b0 01 	sts	0x01B0, r24
					mright_des_speed_tmp = mright_des_speed; 
    1002:	80 91 ac 01 	lds	r24, 0x01AC
    1006:	90 91 ad 01 	lds	r25, 0x01AD
    100a:	90 93 c5 01 	sts	0x01C5, r25
    100e:	80 93 c4 01 	sts	0x01C4, r24
					mleft_des_speed = 0;			
    1012:	10 92 af 01 	sts	0x01AF, r1
    1016:	10 92 ae 01 	sts	0x01AE, r1
					mright_des_speed = 0;
    101a:	10 92 ad 01 	sts	0x01AD, r1
    101e:	10 92 ac 01 	sts	0x01AC, r1
					mright_power=0; // Soft PWM adjust to 0
    1022:	10 92 cf 01 	sts	0x01CF, r1
    1026:	10 92 ce 01 	sts	0x01CE, r1
					mleft_power=0;
    102a:	10 92 bf 01 	sts	0x01BF, r1
    102e:	10 92 be 01 	sts	0x01BE, r1
					left_i = 0;
    1032:	10 92 b9 01 	sts	0x01B9, r1
    1036:	10 92 b8 01 	sts	0x01B8, r1
					right_i = 0;
    103a:	10 92 f4 01 	sts	0x01F4, r1
    103e:	10 92 f3 01 	sts	0x01F3, r1
				}
				if(!TCCR1A) {
    1042:	ef e4       	ldi	r30, 0x4F	; 79
    1044:	f0 e0       	ldi	r31, 0x00	; 0
    1046:	80 81       	ld	r24, Z
    1048:	88 23       	and	r24, r24
    104a:	59 f5       	brne	.+86     	; 0x10a2 <task_motionControl+0x33c>
					setMotorDir(mleft_des_dir,mright_des_dir);
    104c:	80 91 85 01 	lds	r24, 0x0185
    1050:	90 91 86 01 	lds	r25, 0x0186
    1054:	69 2f       	mov	r22, r25
    1056:	0e 94 d6 0b 	call	0x17ac	; 0x17ac <setMotorDir>
					mleft_des_speed = mleft_des_speed_tmp;
    105a:	80 91 b0 01 	lds	r24, 0x01B0
    105e:	90 91 b1 01 	lds	r25, 0x01B1
    1062:	90 93 af 01 	sts	0x01AF, r25
    1066:	80 93 ae 01 	sts	0x01AE, r24
					mright_des_speed = mright_des_speed_tmp;
    106a:	80 91 c4 01 	lds	r24, 0x01C4
    106e:	90 91 c5 01 	lds	r25, 0x01C5
    1072:	90 93 ad 01 	sts	0x01AD, r25
    1076:	80 93 ac 01 	sts	0x01AC, r24
					left_i = mleft_des_speed / 2;
    107a:	80 91 ae 01 	lds	r24, 0x01AE
    107e:	90 91 af 01 	lds	r25, 0x01AF
    1082:	96 95       	lsr	r25
    1084:	87 95       	ror	r24
    1086:	90 93 b9 01 	sts	0x01B9, r25
    108a:	80 93 b8 01 	sts	0x01B8, r24
					right_i = mright_des_speed / 2;
    108e:	80 91 ac 01 	lds	r24, 0x01AC
    1092:	90 91 ad 01 	lds	r25, 0x01AD
    1096:	96 95       	lsr	r25
    1098:	87 95       	ror	r24
    109a:	90 93 f4 01 	sts	0x01F4, r25
    109e:	80 93 f3 01 	sts	0x01F3, r24
#endif
#endif


			// Left motor speed control:
			int16_t error_left = mleft_des_speed - mleft_speed;
    10a2:	20 91 ae 01 	lds	r18, 0x01AE
    10a6:	30 91 af 01 	lds	r19, 0x01AF
    10aa:	80 91 c0 01 	lds	r24, 0x01C0
    10ae:	90 91 c1 01 	lds	r25, 0x01C1
    10b2:	a9 01       	movw	r20, r18
    10b4:	48 1b       	sub	r20, r24
    10b6:	59 0b       	sbc	r21, r25
    10b8:	ca 01       	movw	r24, r20
    10ba:	9c 83       	std	Y+4, r25	; 0x04
    10bc:	8b 83       	std	Y+3, r24	; 0x03
			left_i = left_i + error_left;
    10be:	20 91 b8 01 	lds	r18, 0x01B8
    10c2:	30 91 b9 01 	lds	r19, 0x01B9
    10c6:	8b 81       	ldd	r24, Y+3	; 0x03
    10c8:	9c 81       	ldd	r25, Y+4	; 0x04
    10ca:	82 0f       	add	r24, r18
    10cc:	93 1f       	adc	r25, r19
    10ce:	90 93 b9 01 	sts	0x01B9, r25
    10d2:	80 93 b8 01 	sts	0x01B8, r24
			if(left_i > MC_LEFT_IMAX) left_i = MC_LEFT_IMAX;
    10d6:	80 91 b8 01 	lds	r24, 0x01B8
    10da:	90 91 b9 01 	lds	r25, 0x01B9
    10de:	51 e0       	ldi	r21, 0x01	; 1
    10e0:	85 3a       	cpi	r24, 0xA5	; 165
    10e2:	95 07       	cpc	r25, r21
    10e4:	34 f0       	brlt	.+12     	; 0x10f2 <task_motionControl+0x38c>
    10e6:	84 ea       	ldi	r24, 0xA4	; 164
    10e8:	91 e0       	ldi	r25, 0x01	; 1
    10ea:	90 93 b9 01 	sts	0x01B9, r25
    10ee:	80 93 b8 01 	sts	0x01B8, r24
			if(left_i < MC_LEFT_IMIN) left_i = MC_LEFT_IMIN;
    10f2:	80 91 b8 01 	lds	r24, 0x01B8
    10f6:	90 91 b9 01 	lds	r25, 0x01B9
    10fa:	2e ef       	ldi	r18, 0xFE	; 254
    10fc:	8c 35       	cpi	r24, 0x5C	; 92
    10fe:	92 07       	cpc	r25, r18
    1100:	34 f4       	brge	.+12     	; 0x110e <task_motionControl+0x3a8>
    1102:	8c e5       	ldi	r24, 0x5C	; 92
    1104:	9e ef       	ldi	r25, 0xFE	; 254
    1106:	90 93 b9 01 	sts	0x01B9, r25
    110a:	80 93 b8 01 	sts	0x01B8, r24
			if(mleft_speed == 0 && mleft_des_speed == 0)
    110e:	80 91 c0 01 	lds	r24, 0x01C0
    1112:	90 91 c1 01 	lds	r25, 0x01C1
    1116:	00 97       	sbiw	r24, 0x00	; 0
    1118:	51 f4       	brne	.+20     	; 0x112e <task_motionControl+0x3c8>
    111a:	80 91 ae 01 	lds	r24, 0x01AE
    111e:	90 91 af 01 	lds	r25, 0x01AF
    1122:	00 97       	sbiw	r24, 0x00	; 0
    1124:	21 f4       	brne	.+8      	; 0x112e <task_motionControl+0x3c8>
				left_i = 0;
    1126:	10 92 b9 01 	sts	0x01B9, r1
    112a:	10 92 b8 01 	sts	0x01B8, r1
			mleft_power = left_i / 2; 
    112e:	80 91 b8 01 	lds	r24, 0x01B8
    1132:	90 91 b9 01 	lds	r25, 0x01B9
    1136:	9e 83       	std	Y+6, r25	; 0x06
    1138:	8d 83       	std	Y+5, r24	; 0x05
    113a:	4d 81       	ldd	r20, Y+5	; 0x05
    113c:	5e 81       	ldd	r21, Y+6	; 0x06
    113e:	55 23       	and	r21, r21
    1140:	2c f4       	brge	.+10     	; 0x114c <task_motionControl+0x3e6>
    1142:	8d 81       	ldd	r24, Y+5	; 0x05
    1144:	9e 81       	ldd	r25, Y+6	; 0x06
    1146:	01 96       	adiw	r24, 0x01	; 1
    1148:	9e 83       	std	Y+6, r25	; 0x06
    114a:	8d 83       	std	Y+5, r24	; 0x05
    114c:	8d 81       	ldd	r24, Y+5	; 0x05
    114e:	9e 81       	ldd	r25, Y+6	; 0x06
    1150:	95 95       	asr	r25
    1152:	87 95       	ror	r24
    1154:	90 93 bf 01 	sts	0x01BF, r25
    1158:	80 93 be 01 	sts	0x01BE, r24
			if(mleft_power > 210) mleft_power = 210;
    115c:	80 91 be 01 	lds	r24, 0x01BE
    1160:	90 91 bf 01 	lds	r25, 0x01BF
    1164:	83 3d       	cpi	r24, 0xD3	; 211
    1166:	91 05       	cpc	r25, r1
    1168:	34 f0       	brlt	.+12     	; 0x1176 <task_motionControl+0x410>
    116a:	82 ed       	ldi	r24, 0xD2	; 210
    116c:	90 e0       	ldi	r25, 0x00	; 0
    116e:	90 93 bf 01 	sts	0x01BF, r25
    1172:	80 93 be 01 	sts	0x01BE, r24
			if(mleft_power < 0) mleft_power = 0;
    1176:	80 91 be 01 	lds	r24, 0x01BE
    117a:	90 91 bf 01 	lds	r25, 0x01BF
    117e:	99 23       	and	r25, r25
    1180:	24 f4       	brge	.+8      	; 0x118a <task_motionControl+0x424>
    1182:	10 92 bf 01 	sts	0x01BF, r1
    1186:	10 92 be 01 	sts	0x01BE, r1
			
			// Right motor speed control:
			int16_t error_right = mright_des_speed - mright_speed;
    118a:	20 91 ac 01 	lds	r18, 0x01AC
    118e:	30 91 ad 01 	lds	r19, 0x01AD
    1192:	80 91 02 02 	lds	r24, 0x0202
    1196:	90 91 03 02 	lds	r25, 0x0203
    119a:	a9 01       	movw	r20, r18
    119c:	48 1b       	sub	r20, r24
    119e:	59 0b       	sbc	r21, r25
    11a0:	ca 01       	movw	r24, r20
    11a2:	9a 83       	std	Y+2, r25	; 0x02
    11a4:	89 83       	std	Y+1, r24	; 0x01
			right_i = right_i + error_right;
    11a6:	20 91 f3 01 	lds	r18, 0x01F3
    11aa:	30 91 f4 01 	lds	r19, 0x01F4
    11ae:	89 81       	ldd	r24, Y+1	; 0x01
    11b0:	9a 81       	ldd	r25, Y+2	; 0x02
    11b2:	82 0f       	add	r24, r18
    11b4:	93 1f       	adc	r25, r19
    11b6:	90 93 f4 01 	sts	0x01F4, r25
    11ba:	80 93 f3 01 	sts	0x01F3, r24
			if(right_i > MC_RIGHT_IMAX) right_i = MC_RIGHT_IMAX;
    11be:	80 91 f3 01 	lds	r24, 0x01F3
    11c2:	90 91 f4 01 	lds	r25, 0x01F4
    11c6:	51 e0       	ldi	r21, 0x01	; 1
    11c8:	85 3a       	cpi	r24, 0xA5	; 165
    11ca:	95 07       	cpc	r25, r21
    11cc:	34 f0       	brlt	.+12     	; 0x11da <task_motionControl+0x474>
    11ce:	84 ea       	ldi	r24, 0xA4	; 164
    11d0:	91 e0       	ldi	r25, 0x01	; 1
    11d2:	90 93 f4 01 	sts	0x01F4, r25
    11d6:	80 93 f3 01 	sts	0x01F3, r24
			if(right_i < MC_RIGHT_IMIN) right_i = MC_RIGHT_IMIN;
    11da:	80 91 f3 01 	lds	r24, 0x01F3
    11de:	90 91 f4 01 	lds	r25, 0x01F4
    11e2:	2e ef       	ldi	r18, 0xFE	; 254
    11e4:	8c 35       	cpi	r24, 0x5C	; 92
    11e6:	92 07       	cpc	r25, r18
    11e8:	34 f4       	brge	.+12     	; 0x11f6 <task_motionControl+0x490>
    11ea:	8c e5       	ldi	r24, 0x5C	; 92
    11ec:	9e ef       	ldi	r25, 0xFE	; 254
    11ee:	90 93 f4 01 	sts	0x01F4, r25
    11f2:	80 93 f3 01 	sts	0x01F3, r24
			if(mright_speed == 0 && mright_des_speed == 0)
    11f6:	80 91 02 02 	lds	r24, 0x0202
    11fa:	90 91 03 02 	lds	r25, 0x0203
    11fe:	00 97       	sbiw	r24, 0x00	; 0
    1200:	51 f4       	brne	.+20     	; 0x1216 <task_motionControl+0x4b0>
    1202:	80 91 ac 01 	lds	r24, 0x01AC
    1206:	90 91 ad 01 	lds	r25, 0x01AD
    120a:	00 97       	sbiw	r24, 0x00	; 0
    120c:	21 f4       	brne	.+8      	; 0x1216 <task_motionControl+0x4b0>
				right_i = 0;
    120e:	10 92 f4 01 	sts	0x01F4, r1
    1212:	10 92 f3 01 	sts	0x01F3, r1
			mright_power = right_i / 2;
    1216:	80 91 f3 01 	lds	r24, 0x01F3
    121a:	90 91 f4 01 	lds	r25, 0x01F4
    121e:	98 87       	std	Y+8, r25	; 0x08
    1220:	8f 83       	std	Y+7, r24	; 0x07
    1222:	4f 81       	ldd	r20, Y+7	; 0x07
    1224:	58 85       	ldd	r21, Y+8	; 0x08
    1226:	55 23       	and	r21, r21
    1228:	2c f4       	brge	.+10     	; 0x1234 <task_motionControl+0x4ce>
    122a:	8f 81       	ldd	r24, Y+7	; 0x07
    122c:	98 85       	ldd	r25, Y+8	; 0x08
    122e:	01 96       	adiw	r24, 0x01	; 1
    1230:	98 87       	std	Y+8, r25	; 0x08
    1232:	8f 83       	std	Y+7, r24	; 0x07
    1234:	8f 81       	ldd	r24, Y+7	; 0x07
    1236:	98 85       	ldd	r25, Y+8	; 0x08
    1238:	95 95       	asr	r25
    123a:	87 95       	ror	r24
    123c:	90 93 cf 01 	sts	0x01CF, r25
    1240:	80 93 ce 01 	sts	0x01CE, r24
			if(mright_power > 210) mright_power = 210;
    1244:	80 91 ce 01 	lds	r24, 0x01CE
    1248:	90 91 cf 01 	lds	r25, 0x01CF
    124c:	83 3d       	cpi	r24, 0xD3	; 211
    124e:	91 05       	cpc	r25, r1
    1250:	34 f0       	brlt	.+12     	; 0x125e <task_motionControl+0x4f8>
    1252:	82 ed       	ldi	r24, 0xD2	; 210
    1254:	90 e0       	ldi	r25, 0x00	; 0
    1256:	90 93 cf 01 	sts	0x01CF, r25
    125a:	80 93 ce 01 	sts	0x01CE, r24
			if(mright_power < 0) mright_power = 0;
    125e:	80 91 ce 01 	lds	r24, 0x01CE
    1262:	90 91 cf 01 	lds	r25, 0x01CF
    1266:	99 23       	and	r25, r25
    1268:	54 f4       	brge	.+20     	; 0x127e <task_motionControl+0x518>
    126a:	10 92 cf 01 	sts	0x01CF, r1
    126e:	10 92 ce 01 	sts	0x01CE, r1
    1272:	05 c0       	rjmp	.+10     	; 0x127e <task_motionControl+0x518>
		}
		else
			overcurrent_timeout--;
    1274:	80 91 e7 01 	lds	r24, 0x01E7
    1278:	81 50       	subi	r24, 0x01	; 1
    127a:	80 93 e7 01 	sts	0x01E7, r24
		motor_control = false;
    127e:	10 92 bc 01 	sts	0x01BC, r1
	}
	
	// Call event handlers if necessary:
	if(motion_status_tmp != motion_status.byte)
    1282:	90 91 a5 01 	lds	r25, 0x01A5
    1286:	80 91 08 02 	lds	r24, 0x0208
    128a:	98 17       	cp	r25, r24
    128c:	49 f0       	breq	.+18     	; 0x12a0 <task_motionControl+0x53a>
	{
		motion_status_tmp = motion_status.byte;
    128e:	80 91 a5 01 	lds	r24, 0x01A5
    1292:	80 93 08 02 	sts	0x0208, r24
		MOTIONCONTROL_stateChangedHandler();
    1296:	e0 91 68 00 	lds	r30, 0x0068
    129a:	f0 91 69 00 	lds	r31, 0x0069
    129e:	09 95       	icall
	}
}
    12a0:	28 96       	adiw	r28, 0x08	; 8
    12a2:	0f b6       	in	r0, 0x3f	; 63
    12a4:	f8 94       	cli
    12a6:	de bf       	out	0x3e, r29	; 62
    12a8:	0f be       	out	0x3f, r0	; 63
    12aa:	cd bf       	out	0x3d, r28	; 61
    12ac:	cf 91       	pop	r28
    12ae:	df 91       	pop	r29
    12b0:	08 95       	ret

000012b2 <moveAtSpeed>:
 * Also 200 leaves a bit room to the maximum possible PWM value when you 
 * put additional load onto the Robot or drive up a ramp etc.  
 *
 */
void moveAtSpeed(uint8_t desired_speed_left, uint8_t desired_speed_right)
{
    12b2:	df 93       	push	r29
    12b4:	cf 93       	push	r28
    12b6:	00 d0       	rcall	.+0      	; 0x12b8 <moveAtSpeed+0x6>
    12b8:	cd b7       	in	r28, 0x3d	; 61
    12ba:	de b7       	in	r29, 0x3e	; 62
    12bc:	89 83       	std	Y+1, r24	; 0x01
    12be:	6a 83       	std	Y+2, r22	; 0x02
	if(desired_speed_left > 200) desired_speed_left = 200; 
    12c0:	89 81       	ldd	r24, Y+1	; 0x01
    12c2:	89 3c       	cpi	r24, 0xC9	; 201
    12c4:	10 f0       	brcs	.+4      	; 0x12ca <moveAtSpeed+0x18>
    12c6:	88 ec       	ldi	r24, 0xC8	; 200
    12c8:	89 83       	std	Y+1, r24	; 0x01
	if(desired_speed_right > 200) desired_speed_right = 200;
    12ca:	8a 81       	ldd	r24, Y+2	; 0x02
    12cc:	89 3c       	cpi	r24, 0xC9	; 201
    12ce:	10 f0       	brcs	.+4      	; 0x12d4 <moveAtSpeed+0x22>
    12d0:	88 ec       	ldi	r24, 0xC8	; 200
    12d2:	8a 83       	std	Y+2, r24	; 0x02
	mleft_des_speed = desired_speed_left;
    12d4:	89 81       	ldd	r24, Y+1	; 0x01
    12d6:	88 2f       	mov	r24, r24
    12d8:	90 e0       	ldi	r25, 0x00	; 0
    12da:	90 93 af 01 	sts	0x01AF, r25
    12de:	80 93 ae 01 	sts	0x01AE, r24
	mright_des_speed = desired_speed_right;
    12e2:	8a 81       	ldd	r24, Y+2	; 0x02
    12e4:	88 2f       	mov	r24, r24
    12e6:	90 e0       	ldi	r25, 0x00	; 0
    12e8:	90 93 ad 01 	sts	0x01AD, r25
    12ec:	80 93 ac 01 	sts	0x01AC, r24
}
    12f0:	0f 90       	pop	r0
    12f2:	0f 90       	pop	r0
    12f4:	cf 91       	pop	r28
    12f6:	df 91       	pop	r29
    12f8:	08 95       	ret

000012fa <changeDirection>:
 * to the previours speed (if the robot was driving... ).  
 * This is done to increase motors and gears lifetime and to avoid hard cut changes.
 *
 */
void changeDirection(uint8_t dir)
{
    12fa:	df 93       	push	r29
    12fc:	cf 93       	push	r28
    12fe:	00 d0       	rcall	.+0      	; 0x1300 <changeDirection+0x6>
    1300:	00 d0       	rcall	.+0      	; 0x1302 <changeDirection+0x8>
    1302:	0f 92       	push	r0
    1304:	cd b7       	in	r28, 0x3d	; 61
    1306:	de b7       	in	r29, 0x3e	; 62
    1308:	89 83       	std	Y+1, r24	; 0x01
	drive_dir = dir;
    130a:	89 81       	ldd	r24, Y+1	; 0x01
    130c:	80 93 89 01 	sts	0x0189, r24
	mleft_des_dir = (dir == BWD || dir == LEFT);
    1310:	89 81       	ldd	r24, Y+1	; 0x01
    1312:	81 30       	cpi	r24, 0x01	; 1
    1314:	19 f0       	breq	.+6      	; 0x131c <changeDirection+0x22>
    1316:	89 81       	ldd	r24, Y+1	; 0x01
    1318:	82 30       	cpi	r24, 0x02	; 2
    131a:	29 f4       	brne	.+10     	; 0x1326 <changeDirection+0x2c>
    131c:	81 e0       	ldi	r24, 0x01	; 1
    131e:	90 e0       	ldi	r25, 0x00	; 0
    1320:	9d 83       	std	Y+5, r25	; 0x05
    1322:	8c 83       	std	Y+4, r24	; 0x04
    1324:	02 c0       	rjmp	.+4      	; 0x132a <changeDirection+0x30>
    1326:	1d 82       	std	Y+5, r1	; 0x05
    1328:	1c 82       	std	Y+4, r1	; 0x04
    132a:	8c 81       	ldd	r24, Y+4	; 0x04
    132c:	80 93 85 01 	sts	0x0185, r24
	mright_des_dir = (dir == BWD || dir == RIGHT);
    1330:	89 81       	ldd	r24, Y+1	; 0x01
    1332:	81 30       	cpi	r24, 0x01	; 1
    1334:	19 f0       	breq	.+6      	; 0x133c <changeDirection+0x42>
    1336:	89 81       	ldd	r24, Y+1	; 0x01
    1338:	83 30       	cpi	r24, 0x03	; 3
    133a:	29 f4       	brne	.+10     	; 0x1346 <changeDirection+0x4c>
    133c:	81 e0       	ldi	r24, 0x01	; 1
    133e:	90 e0       	ldi	r25, 0x00	; 0
    1340:	9b 83       	std	Y+3, r25	; 0x03
    1342:	8a 83       	std	Y+2, r24	; 0x02
    1344:	02 c0       	rjmp	.+4      	; 0x134a <changeDirection+0x50>
    1346:	1b 82       	std	Y+3, r1	; 0x03
    1348:	1a 82       	std	Y+2, r1	; 0x02
    134a:	8a 81       	ldd	r24, Y+2	; 0x02
    134c:	80 93 86 01 	sts	0x0186, r24
}
    1350:	0f 90       	pop	r0
    1352:	0f 90       	pop	r0
    1354:	0f 90       	pop	r0
    1356:	0f 90       	pop	r0
    1358:	0f 90       	pop	r0
    135a:	cf 91       	pop	r28
    135c:	df 91       	pop	r29
    135e:	08 95       	ret

00001360 <moveAtSpeedDirection>:

/**
 *
 */
void moveAtSpeedDirection(int16_t desired_speed_left, int16_t desired_speed_right)
{
    1360:	df 93       	push	r29
    1362:	cf 93       	push	r28
    1364:	cd b7       	in	r28, 0x3d	; 61
    1366:	de b7       	in	r29, 0x3e	; 62
    1368:	2a 97       	sbiw	r28, 0x0a	; 10
    136a:	0f b6       	in	r0, 0x3f	; 63
    136c:	f8 94       	cli
    136e:	de bf       	out	0x3e, r29	; 62
    1370:	0f be       	out	0x3f, r0	; 63
    1372:	cd bf       	out	0x3d, r28	; 61
    1374:	9c 83       	std	Y+4, r25	; 0x04
    1376:	8b 83       	std	Y+3, r24	; 0x03
    1378:	7e 83       	std	Y+6, r23	; 0x06
    137a:	6d 83       	std	Y+5, r22	; 0x05
	mleft_des_dir = desired_speed_left < 0;
    137c:	1a 86       	std	Y+10, r1	; 0x0a
    137e:	8b 81       	ldd	r24, Y+3	; 0x03
    1380:	9c 81       	ldd	r25, Y+4	; 0x04
    1382:	99 23       	and	r25, r25
    1384:	14 f4       	brge	.+4      	; 0x138a <moveAtSpeedDirection+0x2a>
    1386:	81 e0       	ldi	r24, 0x01	; 1
    1388:	8a 87       	std	Y+10, r24	; 0x0a
    138a:	8a 85       	ldd	r24, Y+10	; 0x0a
    138c:	80 93 85 01 	sts	0x0185, r24
	mright_des_dir = desired_speed_right < 0;
    1390:	19 86       	std	Y+9, r1	; 0x09
    1392:	8d 81       	ldd	r24, Y+5	; 0x05
    1394:	9e 81       	ldd	r25, Y+6	; 0x06
    1396:	99 23       	and	r25, r25
    1398:	14 f4       	brge	.+4      	; 0x139e <moveAtSpeedDirection+0x3e>
    139a:	81 e0       	ldi	r24, 0x01	; 1
    139c:	89 87       	std	Y+9, r24	; 0x09
    139e:	89 85       	ldd	r24, Y+9	; 0x09
    13a0:	80 93 86 01 	sts	0x0186, r24
  
  //drive_dir = ;  muss ich mir noch überlegen ist aber auch unwichtig TODO
  
  uint8_t speed_l_abs = desired_speed_left > 0 ? (uint8_t)desired_speed_left : (uint8_t)(-desired_speed_left);
    13a4:	8b 81       	ldd	r24, Y+3	; 0x03
    13a6:	9c 81       	ldd	r25, Y+4	; 0x04
    13a8:	18 16       	cp	r1, r24
    13aa:	19 06       	cpc	r1, r25
    13ac:	1c f4       	brge	.+6      	; 0x13b4 <moveAtSpeedDirection+0x54>
    13ae:	8b 81       	ldd	r24, Y+3	; 0x03
    13b0:	88 87       	std	Y+8, r24	; 0x08
    13b2:	03 c0       	rjmp	.+6      	; 0x13ba <moveAtSpeedDirection+0x5a>
    13b4:	8b 81       	ldd	r24, Y+3	; 0x03
    13b6:	81 95       	neg	r24
    13b8:	88 87       	std	Y+8, r24	; 0x08
    13ba:	88 85       	ldd	r24, Y+8	; 0x08
    13bc:	8a 83       	std	Y+2, r24	; 0x02
  uint8_t speed_r_abs = desired_speed_left > 0 ? (uint8_t)desired_speed_right : (uint8_t)(-desired_speed_right);
    13be:	8b 81       	ldd	r24, Y+3	; 0x03
    13c0:	9c 81       	ldd	r25, Y+4	; 0x04
    13c2:	18 16       	cp	r1, r24
    13c4:	19 06       	cpc	r1, r25
    13c6:	1c f4       	brge	.+6      	; 0x13ce <moveAtSpeedDirection+0x6e>
    13c8:	8d 81       	ldd	r24, Y+5	; 0x05
    13ca:	8f 83       	std	Y+7, r24	; 0x07
    13cc:	03 c0       	rjmp	.+6      	; 0x13d4 <moveAtSpeedDirection+0x74>
    13ce:	8d 81       	ldd	r24, Y+5	; 0x05
    13d0:	81 95       	neg	r24
    13d2:	8f 83       	std	Y+7, r24	; 0x07
    13d4:	8f 81       	ldd	r24, Y+7	; 0x07
    13d6:	89 83       	std	Y+1, r24	; 0x01
  moveAtSpeed(speed_l_abs, speed_r_abs);
    13d8:	8a 81       	ldd	r24, Y+2	; 0x02
    13da:	69 81       	ldd	r22, Y+1	; 0x01
    13dc:	0e 94 59 09 	call	0x12b2	; 0x12b2 <moveAtSpeed>
}
    13e0:	2a 96       	adiw	r28, 0x0a	; 10
    13e2:	0f b6       	in	r0, 0x3f	; 63
    13e4:	f8 94       	cli
    13e6:	de bf       	out	0x3e, r29	; 62
    13e8:	0f be       	out	0x3f, r0	; 63
    13ea:	cd bf       	out	0x3d, r28	; 61
    13ec:	cf 91       	pop	r28
    13ee:	df 91       	pop	r29
    13f0:	08 95       	ret

000013f2 <isMovementComplete>:
/**
 * You can use this function to check if there is any movement going on or if
 * every operation like moving a specific distance or rotating has been finished. 
 */
uint8_t isMovementComplete(void)
{
    13f2:	df 93       	push	r29
    13f4:	cf 93       	push	r28
    13f6:	00 d0       	rcall	.+0      	; 0x13f8 <isMovementComplete+0x6>
    13f8:	cd b7       	in	r28, 0x3d	; 61
    13fa:	de b7       	in	r29, 0x3e	; 62
	return !(motion_status.move_L || motion_status.move_R);
    13fc:	80 91 a5 01 	lds	r24, 0x01A5
    1400:	81 70       	andi	r24, 0x01	; 1
    1402:	88 23       	and	r24, r24
    1404:	51 f4       	brne	.+20     	; 0x141a <isMovementComplete+0x28>
    1406:	80 91 a5 01 	lds	r24, 0x01A5
    140a:	82 70       	andi	r24, 0x02	; 2
    140c:	88 23       	and	r24, r24
    140e:	29 f4       	brne	.+10     	; 0x141a <isMovementComplete+0x28>
    1410:	81 e0       	ldi	r24, 0x01	; 1
    1412:	90 e0       	ldi	r25, 0x00	; 0
    1414:	9a 83       	std	Y+2, r25	; 0x02
    1416:	89 83       	std	Y+1, r24	; 0x01
    1418:	02 c0       	rjmp	.+4      	; 0x141e <isMovementComplete+0x2c>
    141a:	1a 82       	std	Y+2, r1	; 0x02
    141c:	19 82       	std	Y+1, r1	; 0x01
    141e:	89 81       	ldd	r24, Y+1	; 0x01
}
    1420:	0f 90       	pop	r0
    1422:	0f 90       	pop	r0
    1424:	cf 91       	pop	r28
    1426:	df 91       	pop	r29
    1428:	08 95       	ret

0000142a <stop>:
 * any motion at all, you can stop the robot with this function. 
 * This can be used for example if the Bumpers detected and obstacle during
 * movement...
 */
void stop(void)
{
    142a:	df 93       	push	r29
    142c:	cf 93       	push	r28
    142e:	cd b7       	in	r28, 0x3d	; 61
    1430:	de b7       	in	r29, 0x3e	; 62
	mleft_des_speed = 0;
    1432:	10 92 af 01 	sts	0x01AF, r1
    1436:	10 92 ae 01 	sts	0x01AE, r1
	mright_des_speed = 0;
    143a:	10 92 ad 01 	sts	0x01AD, r1
    143e:	10 92 ac 01 	sts	0x01AC, r1
	left_i = 0;
    1442:	10 92 b9 01 	sts	0x01B9, r1
    1446:	10 92 b8 01 	sts	0x01B8, r1
	right_i = 0;
    144a:	10 92 f4 01 	sts	0x01F4, r1
    144e:	10 92 f3 01 	sts	0x01F3, r1
	motion_status.move_L = false;
    1452:	80 91 a5 01 	lds	r24, 0x01A5
    1456:	8e 7f       	andi	r24, 0xFE	; 254
    1458:	80 93 a5 01 	sts	0x01A5, r24
	motion_status.move_R = false;
    145c:	80 91 a5 01 	lds	r24, 0x01A5
    1460:	8d 7f       	andi	r24, 0xFD	; 253
    1462:	80 93 a5 01 	sts	0x01A5, r24
	motion_status_tmp = motion_status.byte;
    1466:	80 91 a5 01 	lds	r24, 0x01A5
    146a:	80 93 08 02 	sts	0x0208, r24
	MOTIONCONTROL_stateChangedHandler();
    146e:	e0 91 68 00 	lds	r30, 0x0068
    1472:	f0 91 69 00 	lds	r31, 0x0069
    1476:	09 95       	icall
}
    1478:	cf 91       	pop	r28
    147a:	df 91       	pop	r29
    147c:	08 95       	ret

0000147e <move>:
 * If you need faster reaction rather than precision then you should implement 
 * your own routine and set the distance a bit lower... 
 *
 */
void move(uint8_t desired_speed, uint8_t dir, uint16_t distance, uint8_t blocking)
{
    147e:	df 93       	push	r29
    1480:	cf 93       	push	r28
    1482:	00 d0       	rcall	.+0      	; 0x1484 <move+0x6>
    1484:	00 d0       	rcall	.+0      	; 0x1486 <move+0x8>
    1486:	0f 92       	push	r0
    1488:	cd b7       	in	r28, 0x3d	; 61
    148a:	de b7       	in	r29, 0x3e	; 62
    148c:	89 83       	std	Y+1, r24	; 0x01
    148e:	6a 83       	std	Y+2, r22	; 0x02
    1490:	5c 83       	std	Y+4, r21	; 0x04
    1492:	4b 83       	std	Y+3, r20	; 0x03
    1494:	2d 83       	std	Y+5, r18	; 0x05
	motion_status.move_L = true;
    1496:	80 91 a5 01 	lds	r24, 0x01A5
    149a:	81 60       	ori	r24, 0x01	; 1
    149c:	80 93 a5 01 	sts	0x01A5, r24
	motion_status.move_R = true;
    14a0:	80 91 a5 01 	lds	r24, 0x01A5
    14a4:	82 60       	ori	r24, 0x02	; 2
    14a6:	80 93 a5 01 	sts	0x01A5, r24
	preDecelerate_L = 0;
    14aa:	10 92 f9 01 	sts	0x01F9, r1
    14ae:	10 92 f8 01 	sts	0x01F8, r1
	preDecelerate_R = 0;
    14b2:	10 92 c3 01 	sts	0x01C3, r1
    14b6:	10 92 c2 01 	sts	0x01C2, r1
	if(desired_speed > 22) {
    14ba:	89 81       	ldd	r24, Y+1	; 0x01
    14bc:	87 31       	cpi	r24, 0x17	; 23
    14be:	d0 f0       	brcs	.+52     	; 0x14f4 <move+0x76>
		preDecelerate_L = distance - (20+(desired_speed*2));
    14c0:	89 81       	ldd	r24, Y+1	; 0x01
    14c2:	28 2f       	mov	r18, r24
    14c4:	30 e0       	ldi	r19, 0x00	; 0
    14c6:	86 ef       	ldi	r24, 0xF6	; 246
    14c8:	9f ef       	ldi	r25, 0xFF	; 255
    14ca:	82 1b       	sub	r24, r18
    14cc:	93 0b       	sbc	r25, r19
    14ce:	88 0f       	add	r24, r24
    14d0:	99 1f       	adc	r25, r25
    14d2:	9c 01       	movw	r18, r24
    14d4:	8b 81       	ldd	r24, Y+3	; 0x03
    14d6:	9c 81       	ldd	r25, Y+4	; 0x04
    14d8:	82 0f       	add	r24, r18
    14da:	93 1f       	adc	r25, r19
    14dc:	90 93 f9 01 	sts	0x01F9, r25
    14e0:	80 93 f8 01 	sts	0x01F8, r24
		preDecelerate_R = preDecelerate_L;
    14e4:	80 91 f8 01 	lds	r24, 0x01F8
    14e8:	90 91 f9 01 	lds	r25, 0x01F9
    14ec:	90 93 c3 01 	sts	0x01C3, r25
    14f0:	80 93 c2 01 	sts	0x01C2, r24
	}
	preStop_L = distance - 2;
    14f4:	8b 81       	ldd	r24, Y+3	; 0x03
    14f6:	9c 81       	ldd	r25, Y+4	; 0x04
    14f8:	02 97       	sbiw	r24, 0x02	; 2
    14fa:	90 93 cd 01 	sts	0x01CD, r25
    14fe:	80 93 cc 01 	sts	0x01CC, r24
	preStop_R = preStop_L;
    1502:	80 91 cc 01 	lds	r24, 0x01CC
    1506:	90 91 cd 01 	lds	r25, 0x01CD
    150a:	90 93 ab 01 	sts	0x01AB, r25
    150e:	80 93 aa 01 	sts	0x01AA, r24
	if(distance < 40) {
    1512:	8b 81       	ldd	r24, Y+3	; 0x03
    1514:	9c 81       	ldd	r25, Y+4	; 0x04
    1516:	88 32       	cpi	r24, 0x28	; 40
    1518:	91 05       	cpc	r25, r1
    151a:	00 f5       	brcc	.+64     	; 0x155c <move+0xde>
		distance = 40; 
    151c:	88 e2       	ldi	r24, 0x28	; 40
    151e:	90 e0       	ldi	r25, 0x00	; 0
    1520:	9c 83       	std	Y+4, r25	; 0x04
    1522:	8b 83       	std	Y+3, r24	; 0x03
		preStop_L = 20;
    1524:	84 e1       	ldi	r24, 0x14	; 20
    1526:	90 e0       	ldi	r25, 0x00	; 0
    1528:	90 93 cd 01 	sts	0x01CD, r25
    152c:	80 93 cc 01 	sts	0x01CC, r24
		preStop_R = preStop_L;
    1530:	80 91 cc 01 	lds	r24, 0x01CC
    1534:	90 91 cd 01 	lds	r25, 0x01CD
    1538:	90 93 ab 01 	sts	0x01AB, r25
    153c:	80 93 aa 01 	sts	0x01AA, r24
		preDecelerate_L = 10;
    1540:	8a e0       	ldi	r24, 0x0A	; 10
    1542:	90 e0       	ldi	r25, 0x00	; 0
    1544:	90 93 f9 01 	sts	0x01F9, r25
    1548:	80 93 f8 01 	sts	0x01F8, r24
		preDecelerate_R = preDecelerate_L;
    154c:	80 91 f8 01 	lds	r24, 0x01F8
    1550:	90 91 f9 01 	lds	r25, 0x01F9
    1554:	90 93 c3 01 	sts	0x01C3, r25
    1558:	80 93 c2 01 	sts	0x01C2, r24
	}
	if(distance < 400 && desired_speed > 40) {
    155c:	8b 81       	ldd	r24, Y+3	; 0x03
    155e:	9c 81       	ldd	r25, Y+4	; 0x04
    1560:	21 e0       	ldi	r18, 0x01	; 1
    1562:	80 39       	cpi	r24, 0x90	; 144
    1564:	92 07       	cpc	r25, r18
    1566:	e0 f4       	brcc	.+56     	; 0x15a0 <move+0x122>
    1568:	89 81       	ldd	r24, Y+1	; 0x01
    156a:	89 32       	cpi	r24, 0x29	; 41
    156c:	c8 f0       	brcs	.+50     	; 0x15a0 <move+0x122>
		desired_speed = 40; 
    156e:	88 e2       	ldi	r24, 0x28	; 40
    1570:	89 83       	std	Y+1, r24	; 0x01
		preDecelerate_L = distance - (distance/4);
    1572:	8b 81       	ldd	r24, Y+3	; 0x03
    1574:	9c 81       	ldd	r25, Y+4	; 0x04
    1576:	9c 01       	movw	r18, r24
    1578:	36 95       	lsr	r19
    157a:	27 95       	ror	r18
    157c:	36 95       	lsr	r19
    157e:	27 95       	ror	r18
    1580:	8b 81       	ldd	r24, Y+3	; 0x03
    1582:	9c 81       	ldd	r25, Y+4	; 0x04
    1584:	82 1b       	sub	r24, r18
    1586:	93 0b       	sbc	r25, r19
    1588:	90 93 f9 01 	sts	0x01F9, r25
    158c:	80 93 f8 01 	sts	0x01F8, r24
		preDecelerate_R = preDecelerate_L;
    1590:	80 91 f8 01 	lds	r24, 0x01F8
    1594:	90 91 f9 01 	lds	r25, 0x01F9
    1598:	90 93 c3 01 	sts	0x01C3, r25
    159c:	80 93 c2 01 	sts	0x01C2, r24
	}
    mleft_dist = 0; 
    15a0:	10 92 05 02 	sts	0x0205, r1
    15a4:	10 92 04 02 	sts	0x0204, r1
	mright_dist = 0;
    15a8:	10 92 f7 01 	sts	0x01F7, r1
    15ac:	10 92 f6 01 	sts	0x01F6, r1
	moveAtSpeed(desired_speed,desired_speed);
    15b0:	89 81       	ldd	r24, Y+1	; 0x01
    15b2:	69 81       	ldd	r22, Y+1	; 0x01
    15b4:	0e 94 59 09 	call	0x12b2	; 0x12b2 <moveAtSpeed>
	changeDirection(dir);
    15b8:	8a 81       	ldd	r24, Y+2	; 0x02
    15ba:	0e 94 7d 09 	call	0x12fa	; 0x12fa <changeDirection>
	
	distanceToMove_L = distance;
    15be:	8b 81       	ldd	r24, Y+3	; 0x03
    15c0:	9c 81       	ldd	r25, Y+4	; 0x04
    15c2:	90 93 d5 01 	sts	0x01D5, r25
    15c6:	80 93 d4 01 	sts	0x01D4, r24
	distanceToMove_R = distance;
    15ca:	8b 81       	ldd	r24, Y+3	; 0x03
    15cc:	9c 81       	ldd	r25, Y+4	; 0x04
    15ce:	90 93 b6 01 	sts	0x01B6, r25
    15d2:	80 93 b5 01 	sts	0x01B5, r24

	motion_status_tmp = motion_status.byte;
    15d6:	80 91 a5 01 	lds	r24, 0x01A5
    15da:	80 93 08 02 	sts	0x0208, r24
	
	motion_status_tmp = motion_status.byte;
    15de:	80 91 a5 01 	lds	r24, 0x01A5
    15e2:	80 93 08 02 	sts	0x0208, r24
	MOTIONCONTROL_stateChangedHandler();
    15e6:	e0 91 68 00 	lds	r30, 0x0068
    15ea:	f0 91 69 00 	lds	r31, 0x0069
    15ee:	09 95       	icall
	
	if(blocking)
    15f0:	8d 81       	ldd	r24, Y+5	; 0x05
    15f2:	88 23       	and	r24, r24
    15f4:	39 f0       	breq	.+14     	; 0x1604 <move+0x186>
    15f6:	02 c0       	rjmp	.+4      	; 0x15fc <move+0x17e>
		while(!isMovementComplete())
			task_RP6System();
    15f8:	0e 94 37 14 	call	0x286e	; 0x286e <task_RP6System>
	
	motion_status_tmp = motion_status.byte;
	MOTIONCONTROL_stateChangedHandler();
	
	if(blocking)
		while(!isMovementComplete())
    15fc:	0e 94 f9 09 	call	0x13f2	; 0x13f2 <isMovementComplete>
    1600:	88 23       	and	r24, r24
    1602:	d1 f3       	breq	.-12     	; 0x15f8 <move+0x17a>
			task_RP6System();
}
    1604:	0f 90       	pop	r0
    1606:	0f 90       	pop	r0
    1608:	0f 90       	pop	r0
    160a:	0f 90       	pop	r0
    160c:	0f 90       	pop	r0
    160e:	cf 91       	pop	r28
    1610:	df 91       	pop	r29
    1612:	08 95       	ret

00001614 <rotate>:
 * This means that you can use external sensors for rotation in order to make it
 * more accurate. For example an electronic compass. 
 * 
 */
void rotate(uint8_t desired_speed, uint8_t dir, uint16_t angle, uint8_t blocking)
{
    1614:	df 93       	push	r29
    1616:	cf 93       	push	r28
    1618:	cd b7       	in	r28, 0x3d	; 61
    161a:	de b7       	in	r29, 0x3e	; 62
    161c:	27 97       	sbiw	r28, 0x07	; 7
    161e:	0f b6       	in	r0, 0x3f	; 63
    1620:	f8 94       	cli
    1622:	de bf       	out	0x3e, r29	; 62
    1624:	0f be       	out	0x3f, r0	; 63
    1626:	cd bf       	out	0x3d, r28	; 61
    1628:	8b 83       	std	Y+3, r24	; 0x03
    162a:	6c 83       	std	Y+4, r22	; 0x04
    162c:	5e 83       	std	Y+6, r21	; 0x06
    162e:	4d 83       	std	Y+5, r20	; 0x05
    1630:	2f 83       	std	Y+7, r18	; 0x07
	motion_status.move_L = true;
    1632:	80 91 a5 01 	lds	r24, 0x01A5
    1636:	81 60       	ori	r24, 0x01	; 1
    1638:	80 93 a5 01 	sts	0x01A5, r24
	motion_status.move_R = true;
    163c:	80 91 a5 01 	lds	r24, 0x01A5
    1640:	82 60       	ori	r24, 0x02	; 2
    1642:	80 93 a5 01 	sts	0x01A5, r24
	uint16_t distance = (uint16_t) (((uint32_t)(ROTATION_FACTOR) * (uint16_t)angle)/100);
    1646:	8d 81       	ldd	r24, Y+5	; 0x05
    1648:	9e 81       	ldd	r25, Y+6	; 0x06
    164a:	cc 01       	movw	r24, r24
    164c:	a0 e0       	ldi	r26, 0x00	; 0
    164e:	b0 e0       	ldi	r27, 0x00	; 0
    1650:	20 eb       	ldi	r18, 0xB0	; 176
    1652:	32 e0       	ldi	r19, 0x02	; 2
    1654:	40 e0       	ldi	r20, 0x00	; 0
    1656:	50 e0       	ldi	r21, 0x00	; 0
    1658:	bc 01       	movw	r22, r24
    165a:	cd 01       	movw	r24, r26
    165c:	0e 94 33 1d 	call	0x3a66	; 0x3a66 <__mulsi3>
    1660:	dc 01       	movw	r26, r24
    1662:	cb 01       	movw	r24, r22
    1664:	24 e6       	ldi	r18, 0x64	; 100
    1666:	30 e0       	ldi	r19, 0x00	; 0
    1668:	40 e0       	ldi	r20, 0x00	; 0
    166a:	50 e0       	ldi	r21, 0x00	; 0
    166c:	bc 01       	movw	r22, r24
    166e:	cd 01       	movw	r24, r26
    1670:	0e 94 66 1d 	call	0x3acc	; 0x3acc <__udivmodsi4>
    1674:	da 01       	movw	r26, r20
    1676:	c9 01       	movw	r24, r18
    1678:	9a 83       	std	Y+2, r25	; 0x02
    167a:	89 83       	std	Y+1, r24	; 0x01
	preDecelerate_L = distance - 100;
    167c:	89 81       	ldd	r24, Y+1	; 0x01
    167e:	9a 81       	ldd	r25, Y+2	; 0x02
    1680:	84 56       	subi	r24, 0x64	; 100
    1682:	90 40       	sbci	r25, 0x00	; 0
    1684:	90 93 f9 01 	sts	0x01F9, r25
    1688:	80 93 f8 01 	sts	0x01F8, r24
	preDecelerate_R = distance - 100;
    168c:	89 81       	ldd	r24, Y+1	; 0x01
    168e:	9a 81       	ldd	r25, Y+2	; 0x02
    1690:	84 56       	subi	r24, 0x64	; 100
    1692:	90 40       	sbci	r25, 0x00	; 0
    1694:	90 93 c3 01 	sts	0x01C3, r25
    1698:	80 93 c2 01 	sts	0x01C2, r24
	preStop_L = distance;
    169c:	89 81       	ldd	r24, Y+1	; 0x01
    169e:	9a 81       	ldd	r25, Y+2	; 0x02
    16a0:	90 93 cd 01 	sts	0x01CD, r25
    16a4:	80 93 cc 01 	sts	0x01CC, r24
	preStop_R = distance;
    16a8:	89 81       	ldd	r24, Y+1	; 0x01
    16aa:	9a 81       	ldd	r25, Y+2	; 0x02
    16ac:	90 93 ab 01 	sts	0x01AB, r25
    16b0:	80 93 aa 01 	sts	0x01AA, r24
	if(distance < 40) {
    16b4:	89 81       	ldd	r24, Y+1	; 0x01
    16b6:	9a 81       	ldd	r25, Y+2	; 0x02
    16b8:	88 32       	cpi	r24, 0x28	; 40
    16ba:	91 05       	cpc	r25, r1
    16bc:	e0 f4       	brcc	.+56     	; 0x16f6 <rotate+0xe2>
		distance = 40; 
    16be:	88 e2       	ldi	r24, 0x28	; 40
    16c0:	90 e0       	ldi	r25, 0x00	; 0
    16c2:	9a 83       	std	Y+2, r25	; 0x02
    16c4:	89 83       	std	Y+1, r24	; 0x01
		preStop_L = 20;
    16c6:	84 e1       	ldi	r24, 0x14	; 20
    16c8:	90 e0       	ldi	r25, 0x00	; 0
    16ca:	90 93 cd 01 	sts	0x01CD, r25
    16ce:	80 93 cc 01 	sts	0x01CC, r24
		preStop_R = 20;
    16d2:	84 e1       	ldi	r24, 0x14	; 20
    16d4:	90 e0       	ldi	r25, 0x00	; 0
    16d6:	90 93 ab 01 	sts	0x01AB, r25
    16da:	80 93 aa 01 	sts	0x01AA, r24
		preDecelerate_L = 10;
    16de:	8a e0       	ldi	r24, 0x0A	; 10
    16e0:	90 e0       	ldi	r25, 0x00	; 0
    16e2:	90 93 f9 01 	sts	0x01F9, r25
    16e6:	80 93 f8 01 	sts	0x01F8, r24
		preDecelerate_R = 10;
    16ea:	8a e0       	ldi	r24, 0x0A	; 10
    16ec:	90 e0       	ldi	r25, 0x00	; 0
    16ee:	90 93 c3 01 	sts	0x01C3, r25
    16f2:	80 93 c2 01 	sts	0x01C2, r24
	}
	moveAtSpeed(desired_speed,desired_speed);
    16f6:	8b 81       	ldd	r24, Y+3	; 0x03
    16f8:	6b 81       	ldd	r22, Y+3	; 0x03
    16fa:	0e 94 59 09 	call	0x12b2	; 0x12b2 <moveAtSpeed>
	changeDirection(dir);
    16fe:	8c 81       	ldd	r24, Y+4	; 0x04
    1700:	0e 94 7d 09 	call	0x12fa	; 0x12fa <changeDirection>
	
    mleft_dist = 0; 
    1704:	10 92 05 02 	sts	0x0205, r1
    1708:	10 92 04 02 	sts	0x0204, r1
	mright_dist = 0;
    170c:	10 92 f7 01 	sts	0x01F7, r1
    1710:	10 92 f6 01 	sts	0x01F6, r1
	distanceToMove_L = distance;
    1714:	89 81       	ldd	r24, Y+1	; 0x01
    1716:	9a 81       	ldd	r25, Y+2	; 0x02
    1718:	90 93 d5 01 	sts	0x01D5, r25
    171c:	80 93 d4 01 	sts	0x01D4, r24
	distanceToMove_R = distance;
    1720:	89 81       	ldd	r24, Y+1	; 0x01
    1722:	9a 81       	ldd	r25, Y+2	; 0x02
    1724:	90 93 b6 01 	sts	0x01B6, r25
    1728:	80 93 b5 01 	sts	0x01B5, r24
	
	motion_status_tmp = motion_status.byte;
    172c:	80 91 a5 01 	lds	r24, 0x01A5
    1730:	80 93 08 02 	sts	0x0208, r24
	MOTIONCONTROL_stateChangedHandler();
    1734:	e0 91 68 00 	lds	r30, 0x0068
    1738:	f0 91 69 00 	lds	r31, 0x0069
    173c:	09 95       	icall
	if(blocking)
    173e:	8f 81       	ldd	r24, Y+7	; 0x07
    1740:	88 23       	and	r24, r24
    1742:	39 f0       	breq	.+14     	; 0x1752 <rotate+0x13e>
    1744:	02 c0       	rjmp	.+4      	; 0x174a <rotate+0x136>
		while(!isMovementComplete())
			task_RP6System();
    1746:	0e 94 37 14 	call	0x286e	; 0x286e <task_RP6System>
	distanceToMove_R = distance;
	
	motion_status_tmp = motion_status.byte;
	MOTIONCONTROL_stateChangedHandler();
	if(blocking)
		while(!isMovementComplete())
    174a:	0e 94 f9 09 	call	0x13f2	; 0x13f2 <isMovementComplete>
    174e:	88 23       	and	r24, r24
    1750:	d1 f3       	breq	.-12     	; 0x1746 <rotate+0x132>
			task_RP6System();
}
    1752:	27 96       	adiw	r28, 0x07	; 7
    1754:	0f b6       	in	r0, 0x3f	; 63
    1756:	f8 94       	cli
    1758:	de bf       	out	0x3e, r29	; 62
    175a:	0f be       	out	0x3f, r0	; 63
    175c:	cd bf       	out	0x3d, r28	; 61
    175e:	cf 91       	pop	r28
    1760:	df 91       	pop	r29
    1762:	08 95       	ret

00001764 <setMotorPower>:
 * task_motionControl!  This will not work!
 * -------------------------------------------------------------
 *
 */
void setMotorPower(uint8_t left_power, uint8_t right_power)
{
    1764:	df 93       	push	r29
    1766:	cf 93       	push	r28
    1768:	00 d0       	rcall	.+0      	; 0x176a <setMotorPower+0x6>
    176a:	cd b7       	in	r28, 0x3d	; 61
    176c:	de b7       	in	r29, 0x3e	; 62
    176e:	89 83       	std	Y+1, r24	; 0x01
    1770:	6a 83       	std	Y+2, r22	; 0x02
	if(left_power > 210) left_power = 210;
    1772:	89 81       	ldd	r24, Y+1	; 0x01
    1774:	83 3d       	cpi	r24, 0xD3	; 211
    1776:	10 f0       	brcs	.+4      	; 0x177c <setMotorPower+0x18>
    1778:	82 ed       	ldi	r24, 0xD2	; 210
    177a:	89 83       	std	Y+1, r24	; 0x01
	if(right_power > 210) right_power = 210;
    177c:	8a 81       	ldd	r24, Y+2	; 0x02
    177e:	83 3d       	cpi	r24, 0xD3	; 211
    1780:	10 f0       	brcs	.+4      	; 0x1786 <setMotorPower+0x22>
    1782:	82 ed       	ldi	r24, 0xD2	; 210
    1784:	8a 83       	std	Y+2, r24	; 0x02
	mright_power = right_power;
    1786:	8a 81       	ldd	r24, Y+2	; 0x02
    1788:	88 2f       	mov	r24, r24
    178a:	90 e0       	ldi	r25, 0x00	; 0
    178c:	90 93 cf 01 	sts	0x01CF, r25
    1790:	80 93 ce 01 	sts	0x01CE, r24
	mleft_power = left_power;
    1794:	89 81       	ldd	r24, Y+1	; 0x01
    1796:	88 2f       	mov	r24, r24
    1798:	90 e0       	ldi	r25, 0x00	; 0
    179a:	90 93 bf 01 	sts	0x01BF, r25
    179e:	80 93 be 01 	sts	0x01BE, r24
}
    17a2:	0f 90       	pop	r0
    17a4:	0f 90       	pop	r0
    17a6:	cf 91       	pop	r28
    17a8:	df 91       	pop	r29
    17aa:	08 95       	ret

000017ac <setMotorDir>:
 *			setMotorDir(FWD,BWD); // Rotate left
 *			setMotorDir(BWD,BWD); // Move backwards
 *
 */
void setMotorDir(uint8_t left_dir, uint8_t right_dir)
{
    17ac:	df 93       	push	r29
    17ae:	cf 93       	push	r28
    17b0:	00 d0       	rcall	.+0      	; 0x17b2 <setMotorDir+0x6>
    17b2:	cd b7       	in	r28, 0x3d	; 61
    17b4:	de b7       	in	r29, 0x3e	; 62
    17b6:	89 83       	std	Y+1, r24	; 0x01
    17b8:	6a 83       	std	Y+2, r22	; 0x02
	mleft_dir = left_dir;
    17ba:	89 81       	ldd	r24, Y+1	; 0x01
    17bc:	80 93 87 01 	sts	0x0187, r24
	mright_dir = right_dir;
    17c0:	8a 81       	ldd	r24, Y+2	; 0x02
    17c2:	80 93 88 01 	sts	0x0188, r24
	mleft_des_dir = left_dir;
    17c6:	89 81       	ldd	r24, Y+1	; 0x01
    17c8:	80 93 85 01 	sts	0x0185, r24
	mright_des_dir = right_dir;
    17cc:	8a 81       	ldd	r24, Y+2	; 0x02
    17ce:	80 93 86 01 	sts	0x0186, r24
	if(left_dir)
    17d2:	89 81       	ldd	r24, Y+1	; 0x01
    17d4:	88 23       	and	r24, r24
    17d6:	41 f0       	breq	.+16     	; 0x17e8 <setMotorDir+0x3c>
		PORTC |= DIR_L;
    17d8:	a5 e3       	ldi	r26, 0x35	; 53
    17da:	b0 e0       	ldi	r27, 0x00	; 0
    17dc:	e5 e3       	ldi	r30, 0x35	; 53
    17de:	f0 e0       	ldi	r31, 0x00	; 0
    17e0:	80 81       	ld	r24, Z
    17e2:	84 60       	ori	r24, 0x04	; 4
    17e4:	8c 93       	st	X, r24
    17e6:	07 c0       	rjmp	.+14     	; 0x17f6 <setMotorDir+0x4a>
	else
		PORTC &= ~DIR_L;
    17e8:	a5 e3       	ldi	r26, 0x35	; 53
    17ea:	b0 e0       	ldi	r27, 0x00	; 0
    17ec:	e5 e3       	ldi	r30, 0x35	; 53
    17ee:	f0 e0       	ldi	r31, 0x00	; 0
    17f0:	80 81       	ld	r24, Z
    17f2:	8b 7f       	andi	r24, 0xFB	; 251
    17f4:	8c 93       	st	X, r24
	if(right_dir)
    17f6:	8a 81       	ldd	r24, Y+2	; 0x02
    17f8:	88 23       	and	r24, r24
    17fa:	41 f0       	breq	.+16     	; 0x180c <setMotorDir+0x60>
		PORTC |= DIR_R;
    17fc:	a5 e3       	ldi	r26, 0x35	; 53
    17fe:	b0 e0       	ldi	r27, 0x00	; 0
    1800:	e5 e3       	ldi	r30, 0x35	; 53
    1802:	f0 e0       	ldi	r31, 0x00	; 0
    1804:	80 81       	ld	r24, Z
    1806:	88 60       	ori	r24, 0x08	; 8
    1808:	8c 93       	st	X, r24
    180a:	07 c0       	rjmp	.+14     	; 0x181a <setMotorDir+0x6e>
	else
		PORTC &= ~DIR_R;
    180c:	a5 e3       	ldi	r26, 0x35	; 53
    180e:	b0 e0       	ldi	r27, 0x00	; 0
    1810:	e5 e3       	ldi	r30, 0x35	; 53
    1812:	f0 e0       	ldi	r31, 0x00	; 0
    1814:	80 81       	ld	r24, Z
    1816:	87 7f       	andi	r24, 0xF7	; 247
    1818:	8c 93       	st	X, r24
}
    181a:	0f 90       	pop	r0
    181c:	0f 90       	pop	r0
    181e:	cf 91       	pop	r28
    1820:	df 91       	pop	r29
    1822:	08 95       	ret

00001824 <IRCOMM_sendRC5>:
 *  // This is another transmission with device address 30 and 60 as data
 *  // with togglebit NOT set.
 *  
 */
void IRCOMM_sendRC5(uint8_t adr, uint8_t data)
{
    1824:	df 93       	push	r29
    1826:	cf 93       	push	r28
    1828:	00 d0       	rcall	.+0      	; 0x182a <IRCOMM_sendRC5+0x6>
    182a:	cd b7       	in	r28, 0x3d	; 61
    182c:	de b7       	in	r29, 0x3e	; 62
    182e:	89 83       	std	Y+1, r24	; 0x01
    1830:	6a 83       	std	Y+2, r22	; 0x02
    1832:	07 c0       	rjmp	.+14     	; 0x1842 <IRCOMM_sendRC5+0x1e>
	while(ircomm_send){TIMSK |= (1 << OCIE2);}
    1834:	a9 e5       	ldi	r26, 0x59	; 89
    1836:	b0 e0       	ldi	r27, 0x00	; 0
    1838:	e9 e5       	ldi	r30, 0x59	; 89
    183a:	f0 e0       	ldi	r31, 0x00	; 0
    183c:	80 81       	ld	r24, Z
    183e:	80 68       	ori	r24, 0x80	; 128
    1840:	8c 93       	st	X, r24
    1842:	80 91 b3 01 	lds	r24, 0x01B3
    1846:	88 23       	and	r24, r24
    1848:	a9 f7       	brne	.-22     	; 0x1834 <IRCOMM_sendRC5+0x10>
	// Here we create the RC5 data packet:
	ircomm_data_tmp = 0x3000 | (((uint16_t)(adr & 0x3F)) << 6) | (((uint16_t)(data & 0x3F)));
    184a:	89 81       	ldd	r24, Y+1	; 0x01
    184c:	88 2f       	mov	r24, r24
    184e:	90 e0       	ldi	r25, 0x00	; 0
    1850:	8f 73       	andi	r24, 0x3F	; 63
    1852:	90 70       	andi	r25, 0x00	; 0
    1854:	9c 01       	movw	r18, r24
    1856:	00 24       	eor	r0, r0
    1858:	36 95       	lsr	r19
    185a:	27 95       	ror	r18
    185c:	07 94       	ror	r0
    185e:	36 95       	lsr	r19
    1860:	27 95       	ror	r18
    1862:	07 94       	ror	r0
    1864:	32 2f       	mov	r19, r18
    1866:	20 2d       	mov	r18, r0
    1868:	8a 81       	ldd	r24, Y+2	; 0x02
    186a:	88 2f       	mov	r24, r24
    186c:	90 e0       	ldi	r25, 0x00	; 0
    186e:	8f 73       	andi	r24, 0x3F	; 63
    1870:	90 70       	andi	r25, 0x00	; 0
    1872:	82 2b       	or	r24, r18
    1874:	93 2b       	or	r25, r19
    1876:	90 63       	ori	r25, 0x30	; 48
    1878:	90 93 d3 01 	sts	0x01D3, r25
    187c:	80 93 d2 01 	sts	0x01D2, r24
	sysStatACS.ircomm_transmit = true;
    1880:	80 91 b2 01 	lds	r24, 0x01B2
    1884:	80 64       	ori	r24, 0x40	; 64
    1886:	80 93 b2 01 	sts	0x01B2, r24
}
    188a:	0f 90       	pop	r0
    188c:	0f 90       	pop	r0
    188e:	cf 91       	pop	r28
    1890:	df 91       	pop	r29
    1892:	08 95       	ret

00001894 <__vector_4>:
 * NEVER try to control the IRCOMM by your own routines if you do not
 * know what you are doing!
 *
 */
ISR (TIMER2_COMP_vect)
{
    1894:	1f 92       	push	r1
    1896:	0f 92       	push	r0
    1898:	0f b6       	in	r0, 0x3f	; 63
    189a:	0f 92       	push	r0
    189c:	11 24       	eor	r1, r1
    189e:	8f 93       	push	r24
    18a0:	9f 93       	push	r25
    18a2:	af 93       	push	r26
    18a4:	bf 93       	push	r27
    18a6:	ef 93       	push	r30
    18a8:	ff 93       	push	r31
    18aa:	df 93       	push	r29
    18ac:	cf 93       	push	r28
    18ae:	cd b7       	in	r28, 0x3d	; 61
    18b0:	de b7       	in	r29, 0x3e	; 62
	static uint8_t ircomm_pulse;
	if(acs_state < 2) { // If ACS is not active, perform IRCOMM transmissions
    18b2:	80 91 6a 00 	lds	r24, 0x006A
    18b6:	82 30       	cpi	r24, 0x02	; 2
    18b8:	08 f0       	brcs	.+2      	; 0x18bc <__vector_4+0x28>
    18ba:	65 c0       	rjmp	.+202    	; 0x1986 <__vector_4+0xf2>
		if(ircomm_pulse) { // Do we have IR pulses to send?
    18bc:	80 91 8b 01 	lds	r24, 0x018B
    18c0:	88 23       	and	r24, r24
    18c2:	d9 f1       	breq	.+118    	; 0x193a <__vector_4+0xa6>
			if(ircomm_pulse < 60) { // Bi-Phase encoding...
    18c4:	80 91 8b 01 	lds	r24, 0x018B
    18c8:	8c 33       	cpi	r24, 0x3C	; 60
    18ca:	c8 f4       	brcc	.+50     	; 0x18fe <__vector_4+0x6a>
				if(ircomm_data & 0x4000) // check current bit
    18cc:	80 91 ec 01 	lds	r24, 0x01EC
    18d0:	90 91 ed 01 	lds	r25, 0x01ED
    18d4:	80 70       	andi	r24, 0x00	; 0
    18d6:	90 74       	andi	r25, 0x40	; 64
    18d8:	00 97       	sbiw	r24, 0x00	; 0
    18da:	49 f0       	breq	.+18     	; 0x18ee <__vector_4+0x5a>
					PORTD ^= (1<<PIND7); // Toggle IRCOMM port
    18dc:	a2 e3       	ldi	r26, 0x32	; 50
    18de:	b0 e0       	ldi	r27, 0x00	; 0
    18e0:	e2 e3       	ldi	r30, 0x32	; 50
    18e2:	f0 e0       	ldi	r31, 0x00	; 0
    18e4:	90 81       	ld	r25, Z
    18e6:	80 e8       	ldi	r24, 0x80	; 128
    18e8:	89 27       	eor	r24, r25
    18ea:	8c 93       	st	X, r24
    18ec:	20 c0       	rjmp	.+64     	; 0x192e <__vector_4+0x9a>
				else
					PORTD &= ~(1<<PIND7); // deactivate IRCOMM port
    18ee:	a2 e3       	ldi	r26, 0x32	; 50
    18f0:	b0 e0       	ldi	r27, 0x00	; 0
    18f2:	e2 e3       	ldi	r30, 0x32	; 50
    18f4:	f0 e0       	ldi	r31, 0x00	; 0
    18f6:	80 81       	ld	r24, Z
    18f8:	8f 77       	andi	r24, 0x7F	; 127
    18fa:	8c 93       	st	X, r24
    18fc:	18 c0       	rjmp	.+48     	; 0x192e <__vector_4+0x9a>
			}
			else if(ircomm_data & 0x4000) // The same as above, but the other way round:
    18fe:	80 91 ec 01 	lds	r24, 0x01EC
    1902:	90 91 ed 01 	lds	r25, 0x01ED
    1906:	80 70       	andi	r24, 0x00	; 0
    1908:	90 74       	andi	r25, 0x40	; 64
    190a:	00 97       	sbiw	r24, 0x00	; 0
    190c:	41 f0       	breq	.+16     	; 0x191e <__vector_4+0x8a>
				PORTD &= ~(1<<PIND7); // deactivate IRCOMM port
    190e:	a2 e3       	ldi	r26, 0x32	; 50
    1910:	b0 e0       	ldi	r27, 0x00	; 0
    1912:	e2 e3       	ldi	r30, 0x32	; 50
    1914:	f0 e0       	ldi	r31, 0x00	; 0
    1916:	80 81       	ld	r24, Z
    1918:	8f 77       	andi	r24, 0x7F	; 127
    191a:	8c 93       	st	X, r24
    191c:	08 c0       	rjmp	.+16     	; 0x192e <__vector_4+0x9a>
			else
				PORTD ^= (1<<PIND7); // Toggle IRCOMM port
    191e:	a2 e3       	ldi	r26, 0x32	; 50
    1920:	b0 e0       	ldi	r27, 0x00	; 0
    1922:	e2 e3       	ldi	r30, 0x32	; 50
    1924:	f0 e0       	ldi	r31, 0x00	; 0
    1926:	90 81       	ld	r25, Z
    1928:	80 e8       	ldi	r24, 0x80	; 128
    192a:	89 27       	eor	r24, r25
    192c:	8c 93       	st	X, r24
			ircomm_pulse--;
    192e:	80 91 8b 01 	lds	r24, 0x018B
    1932:	81 50       	subi	r24, 0x01	; 1
    1934:	80 93 8b 01 	sts	0x018B, r24
    1938:	54 c0       	rjmp	.+168    	; 0x19e2 <__vector_4+0x14e>
		}
		else if(ircomm_send) { // Do we still have data?
    193a:	80 91 b3 01 	lds	r24, 0x01B3
    193e:	88 23       	and	r24, r24
    1940:	d1 f0       	breq	.+52     	; 0x1976 <__vector_4+0xe2>
			PORTD &= ~(1<<PIND7);
    1942:	a2 e3       	ldi	r26, 0x32	; 50
    1944:	b0 e0       	ldi	r27, 0x00	; 0
    1946:	e2 e3       	ldi	r30, 0x32	; 50
    1948:	f0 e0       	ldi	r31, 0x00	; 0
    194a:	80 81       	ld	r24, Z
    194c:	8f 77       	andi	r24, 0x7F	; 127
    194e:	8c 93       	st	X, r24
			ircomm_data <<= 1; // Next Bit!
    1950:	80 91 ec 01 	lds	r24, 0x01EC
    1954:	90 91 ed 01 	lds	r25, 0x01ED
    1958:	88 0f       	add	r24, r24
    195a:	99 1f       	adc	r25, r25
    195c:	90 93 ed 01 	sts	0x01ED, r25
    1960:	80 93 ec 01 	sts	0x01EC, r24
			ircomm_pulse = 120;
    1964:	88 e7       	ldi	r24, 0x78	; 120
    1966:	80 93 8b 01 	sts	0x018B, r24
			ircomm_send--;
    196a:	80 91 b3 01 	lds	r24, 0x01B3
    196e:	81 50       	subi	r24, 0x01	; 1
    1970:	80 93 b3 01 	sts	0x01B3, r24
    1974:	36 c0       	rjmp	.+108    	; 0x19e2 <__vector_4+0x14e>
		}
		else 
			PORTD &= ~(1<<PIND7); // no more pulses - IR LEDs off!
    1976:	a2 e3       	ldi	r26, 0x32	; 50
    1978:	b0 e0       	ldi	r27, 0x00	; 0
    197a:	e2 e3       	ldi	r30, 0x32	; 50
    197c:	f0 e0       	ldi	r31, 0x00	; 0
    197e:	80 81       	ld	r24, Z
    1980:	8f 77       	andi	r24, 0x7F	; 127
    1982:	8c 93       	st	X, r24
    1984:	2e c0       	rjmp	.+92     	; 0x19e2 <__vector_4+0x14e>
	}
	else if(acs_pulse) { // Send ACS IR pulses?
    1986:	80 91 b7 01 	lds	r24, 0x01B7
    198a:	88 23       	and	r24, r24
    198c:	e1 f0       	breq	.+56     	; 0x19c6 <__vector_4+0x132>
		if(sysStatACS.channel == ACS_CHANNEL_LEFT) // which channel?
    198e:	80 91 b2 01 	lds	r24, 0x01B2
    1992:	81 70       	andi	r24, 0x01	; 1
    1994:	88 23       	and	r24, r24
    1996:	49 f4       	brne	.+18     	; 0x19aa <__vector_4+0x116>
			PORTB ^= ACS_L; 
    1998:	a8 e3       	ldi	r26, 0x38	; 56
    199a:	b0 e0       	ldi	r27, 0x00	; 0
    199c:	e8 e3       	ldi	r30, 0x38	; 56
    199e:	f0 e0       	ldi	r31, 0x00	; 0
    19a0:	90 81       	ld	r25, Z
    19a2:	80 e4       	ldi	r24, 0x40	; 64
    19a4:	89 27       	eor	r24, r25
    19a6:	8c 93       	st	X, r24
    19a8:	08 c0       	rjmp	.+16     	; 0x19ba <__vector_4+0x126>
		else 			
			PORTC ^= ACS_R; 
    19aa:	a5 e3       	ldi	r26, 0x35	; 53
    19ac:	b0 e0       	ldi	r27, 0x00	; 0
    19ae:	e5 e3       	ldi	r30, 0x35	; 53
    19b0:	f0 e0       	ldi	r31, 0x00	; 0
    19b2:	90 81       	ld	r25, Z
    19b4:	80 e8       	ldi	r24, 0x80	; 128
    19b6:	89 27       	eor	r24, r25
    19b8:	8c 93       	st	X, r24
		acs_pulse--;
    19ba:	80 91 b7 01 	lds	r24, 0x01B7
    19be:	81 50       	subi	r24, 0x01	; 1
    19c0:	80 93 b7 01 	sts	0x01B7, r24
    19c4:	0e c0       	rjmp	.+28     	; 0x19e2 <__vector_4+0x14e>
	}
	else { // no more pulses - IR LEDs off!
		PORTB |= ACS_L;
    19c6:	a8 e3       	ldi	r26, 0x38	; 56
    19c8:	b0 e0       	ldi	r27, 0x00	; 0
    19ca:	e8 e3       	ldi	r30, 0x38	; 56
    19cc:	f0 e0       	ldi	r31, 0x00	; 0
    19ce:	80 81       	ld	r24, Z
    19d0:	80 64       	ori	r24, 0x40	; 64
    19d2:	8c 93       	st	X, r24
		PORTC |= ACS_R;
    19d4:	a5 e3       	ldi	r26, 0x35	; 53
    19d6:	b0 e0       	ldi	r27, 0x00	; 0
    19d8:	e5 e3       	ldi	r30, 0x35	; 53
    19da:	f0 e0       	ldi	r31, 0x00	; 0
    19dc:	80 81       	ld	r24, Z
    19de:	80 68       	ori	r24, 0x80	; 128
    19e0:	8c 93       	st	X, r24
	}
}
    19e2:	cf 91       	pop	r28
    19e4:	df 91       	pop	r29
    19e6:	ff 91       	pop	r31
    19e8:	ef 91       	pop	r30
    19ea:	bf 91       	pop	r27
    19ec:	af 91       	pop	r26
    19ee:	9f 91       	pop	r25
    19f0:	8f 91       	pop	r24
    19f2:	0f 90       	pop	r0
    19f4:	0f be       	out	0x3f, r0	; 63
    19f6:	0f 90       	pop	r0
    19f8:	1f 90       	pop	r1
    19fa:	18 95       	reti

000019fc <__vector_3>:
/**
 * External Interrupt 2 ISR (ACS)
 * Detects ACS Events.
 */
ISR (INT2_vect)
{
    19fc:	1f 92       	push	r1
    19fe:	0f 92       	push	r0
    1a00:	0f b6       	in	r0, 0x3f	; 63
    1a02:	0f 92       	push	r0
    1a04:	11 24       	eor	r1, r1
    1a06:	8f 93       	push	r24
    1a08:	9f 93       	push	r25
    1a0a:	ef 93       	push	r30
    1a0c:	ff 93       	push	r31
    1a0e:	df 93       	push	r29
    1a10:	cf 93       	push	r28
    1a12:	0f 92       	push	r0
    1a14:	cd b7       	in	r28, 0x3d	; 61
    1a16:	de b7       	in	r29, 0x3e	; 62
	if(acs_state == ACS_STATE_WAIT_LEFT || acs_state == ACS_STATE_WAIT_RIGHT)
    1a18:	80 91 6a 00 	lds	r24, 0x006A
    1a1c:	83 30       	cpi	r24, 0x03	; 3
    1a1e:	21 f0       	breq	.+8      	; 0x1a28 <__vector_3+0x2c>
    1a20:	80 91 6a 00 	lds	r24, 0x006A
    1a24:	86 30       	cpi	r24, 0x06	; 6
    1a26:	c1 f4       	brne	.+48     	; 0x1a58 <__vector_3+0x5c>
		if(!sysStatACS.detect_rc5 && sysStatACS.acs_go && !(PINB & ACS))
    1a28:	80 91 b2 01 	lds	r24, 0x01B2
    1a2c:	80 71       	andi	r24, 0x10	; 16
    1a2e:	88 23       	and	r24, r24
    1a30:	99 f4       	brne	.+38     	; 0x1a58 <__vector_3+0x5c>
    1a32:	80 91 b2 01 	lds	r24, 0x01B2
    1a36:	80 72       	andi	r24, 0x20	; 32
    1a38:	88 23       	and	r24, r24
    1a3a:	71 f0       	breq	.+28     	; 0x1a58 <__vector_3+0x5c>
    1a3c:	e6 e3       	ldi	r30, 0x36	; 54
    1a3e:	f0 e0       	ldi	r31, 0x00	; 0
    1a40:	80 81       	ld	r24, Z
    1a42:	88 2f       	mov	r24, r24
    1a44:	90 e0       	ldi	r25, 0x00	; 0
    1a46:	84 70       	andi	r24, 0x04	; 4
    1a48:	90 70       	andi	r25, 0x00	; 0
    1a4a:	00 97       	sbiw	r24, 0x00	; 0
    1a4c:	29 f4       	brne	.+10     	; 0x1a58 <__vector_3+0x5c>
			acs_event_counter++;
    1a4e:	80 91 07 02 	lds	r24, 0x0207
    1a52:	8f 5f       	subi	r24, 0xFF	; 255
    1a54:	80 93 07 02 	sts	0x0207, r24
	sysStatACS.pin = (PINB & ACS);
    1a58:	e6 e3       	ldi	r30, 0x36	; 54
    1a5a:	f0 e0       	ldi	r31, 0x00	; 0
    1a5c:	80 81       	ld	r24, Z
    1a5e:	80 91 b2 01 	lds	r24, 0x01B2
    1a62:	8d 7f       	andi	r24, 0xFD	; 253
    1a64:	80 93 b2 01 	sts	0x01B2, r24
}
    1a68:	0f 90       	pop	r0
    1a6a:	cf 91       	pop	r28
    1a6c:	df 91       	pop	r29
    1a6e:	ff 91       	pop	r31
    1a70:	ef 91       	pop	r30
    1a72:	9f 91       	pop	r25
    1a74:	8f 91       	pop	r24
    1a76:	0f 90       	pop	r0
    1a78:	0f be       	out	0x3f, r0	; 63
    1a7a:	0f 90       	pop	r0
    1a7c:	1f 90       	pop	r1
    1a7e:	18 95       	reti

00001a80 <IRCOMM_RC5dataReady_DUMMY>:

// -------------------------------
// RC5 Data reception Handler:

void IRCOMM_RC5dataReady_DUMMY(RC5data_t rc5data){}
    1a80:	df 93       	push	r29
    1a82:	cf 93       	push	r28
    1a84:	00 d0       	rcall	.+0      	; 0x1a86 <IRCOMM_RC5dataReady_DUMMY+0x6>
    1a86:	cd b7       	in	r28, 0x3d	; 61
    1a88:	de b7       	in	r29, 0x3e	; 62
    1a8a:	9a 83       	std	Y+2, r25	; 0x02
    1a8c:	89 83       	std	Y+1, r24	; 0x01
    1a8e:	0f 90       	pop	r0
    1a90:	0f 90       	pop	r0
    1a92:	cf 91       	pop	r28
    1a94:	df 91       	pop	r29
    1a96:	08 95       	ret

00001a98 <IRCOMM_setRC5DataReadyHandler>:
 * With this setup, the function receiveRC5Data would be called everytime
 * the IRCOMM receives a RC5 Data packet.
 * 
 */
void IRCOMM_setRC5DataReadyHandler(void (*rc5Handler)(RC5data_t rc5data)) 
{
    1a98:	df 93       	push	r29
    1a9a:	cf 93       	push	r28
    1a9c:	00 d0       	rcall	.+0      	; 0x1a9e <IRCOMM_setRC5DataReadyHandler+0x6>
    1a9e:	cd b7       	in	r28, 0x3d	; 61
    1aa0:	de b7       	in	r29, 0x3e	; 62
    1aa2:	9a 83       	std	Y+2, r25	; 0x02
    1aa4:	89 83       	std	Y+1, r24	; 0x01
	IRCOMM_RC5dataReadyHandler = rc5Handler;
    1aa6:	89 81       	ldd	r24, Y+1	; 0x01
    1aa8:	9a 81       	ldd	r25, Y+2	; 0x02
    1aaa:	90 93 6c 00 	sts	0x006C, r25
    1aae:	80 93 6b 00 	sts	0x006B, r24
}
    1ab2:	0f 90       	pop	r0
    1ab4:	0f 90       	pop	r0
    1ab6:	cf 91       	pop	r28
    1ab8:	df 91       	pop	r29
    1aba:	08 95       	ret

00001abc <ACS_stateChanged_DUMMY>:


// -------------------------------
// ACS State changed handler:

void ACS_stateChanged_DUMMY(void){}
    1abc:	df 93       	push	r29
    1abe:	cf 93       	push	r28
    1ac0:	cd b7       	in	r28, 0x3d	; 61
    1ac2:	de b7       	in	r29, 0x3e	; 62
    1ac4:	cf 91       	pop	r28
    1ac6:	df 91       	pop	r29
    1ac8:	08 95       	ret

00001aca <ACS_setStateChangedHandler>:
 * has different status - e.g. if it suddenly detects and obstacle
 * OR if the obstacle moves out of the line of sight and ACS
 * reports "Way is free" again.
 */
void ACS_setStateChangedHandler(void (*acsHandler)(void)) 
{
    1aca:	df 93       	push	r29
    1acc:	cf 93       	push	r28
    1ace:	00 d0       	rcall	.+0      	; 0x1ad0 <ACS_setStateChangedHandler+0x6>
    1ad0:	cd b7       	in	r28, 0x3d	; 61
    1ad2:	de b7       	in	r29, 0x3e	; 62
    1ad4:	9a 83       	std	Y+2, r25	; 0x02
    1ad6:	89 83       	std	Y+1, r24	; 0x01
	ACS_stateChangedHandler = acsHandler;
    1ad8:	89 81       	ldd	r24, Y+1	; 0x01
    1ada:	9a 81       	ldd	r25, Y+2	; 0x02
    1adc:	90 93 6e 00 	sts	0x006E, r25
    1ae0:	80 93 6d 00 	sts	0x006D, r24
}
    1ae4:	0f 90       	pop	r0
    1ae6:	0f 90       	pop	r0
    1ae8:	cf 91       	pop	r28
    1aea:	df 91       	pop	r29
    1aec:	08 95       	ret

00001aee <task_ACS>:
 *
 */
 

void task_ACS(void)
{
    1aee:	df 93       	push	r29
    1af0:	cf 93       	push	r28
    1af2:	cd b7       	in	r28, 0x3d	; 61
    1af4:	de b7       	in	r29, 0x3e	; 62
    1af6:	2e 97       	sbiw	r28, 0x0e	; 14
    1af8:	0f b6       	in	r0, 0x3f	; 63
    1afa:	f8 94       	cli
    1afc:	de bf       	out	0x3e, r29	; 62
    1afe:	0f be       	out	0x3f, r0	; 63
    1b00:	cd bf       	out	0x3d, r28	; 61
 	static uint8_t acs_counter;
	static uint16_t acs_detect_timeout;
	if(acs_timer >= ACS_UPDATE_INTERVAL) { 
    1b02:	80 91 ca 01 	lds	r24, 0x01CA
    1b06:	90 91 cb 01 	lds	r25, 0x01CB
    1b0a:	82 30       	cpi	r24, 0x02	; 2
    1b0c:	91 05       	cpc	r25, r1
    1b0e:	08 f4       	brcc	.+2      	; 0x1b12 <task_ACS+0x24>
    1b10:	4d c2       	rjmp	.+1178   	; 0x1fac <task_ACS+0x4be>
		if(!sysStatACS.detect_rc5) {    // Any RC5 reception detected?
    1b12:	80 91 b2 01 	lds	r24, 0x01B2
    1b16:	80 71       	andi	r24, 0x10	; 16
    1b18:	88 23       	and	r24, r24
    1b1a:	09 f0       	breq	.+2      	; 0x1b1e <task_ACS+0x30>
    1b1c:	24 c2       	rjmp	.+1096   	; 0x1f66 <task_ACS+0x478>
			switch(acs_state) {       // No - perform IR Transmission and ACS tasks...
    1b1e:	80 91 6a 00 	lds	r24, 0x006A
    1b22:	28 2f       	mov	r18, r24
    1b24:	30 e0       	ldi	r19, 0x00	; 0
    1b26:	3e 87       	std	Y+14, r19	; 0x0e
    1b28:	2d 87       	std	Y+13, r18	; 0x0d
    1b2a:	8d 85       	ldd	r24, Y+13	; 0x0d
    1b2c:	9e 85       	ldd	r25, Y+14	; 0x0e
    1b2e:	82 30       	cpi	r24, 0x02	; 2
    1b30:	91 05       	cpc	r25, r1
    1b32:	09 f4       	brne	.+2      	; 0x1b36 <task_ACS+0x48>
    1b34:	b9 c0       	rjmp	.+370    	; 0x1ca8 <task_ACS+0x1ba>
    1b36:	2d 85       	ldd	r18, Y+13	; 0x0d
    1b38:	3e 85       	ldd	r19, Y+14	; 0x0e
    1b3a:	23 30       	cpi	r18, 0x03	; 3
    1b3c:	31 05       	cpc	r19, r1
    1b3e:	54 f4       	brge	.+20     	; 0x1b54 <task_ACS+0x66>
    1b40:	8d 85       	ldd	r24, Y+13	; 0x0d
    1b42:	9e 85       	ldd	r25, Y+14	; 0x0e
    1b44:	00 97       	sbiw	r24, 0x00	; 0
    1b46:	c9 f0       	breq	.+50     	; 0x1b7a <task_ACS+0x8c>
    1b48:	2d 85       	ldd	r18, Y+13	; 0x0d
    1b4a:	3e 85       	ldd	r19, Y+14	; 0x0e
    1b4c:	21 30       	cpi	r18, 0x01	; 1
    1b4e:	31 05       	cpc	r19, r1
    1b50:	89 f1       	breq	.+98     	; 0x1bb4 <task_ACS+0xc6>
    1b52:	0f c2       	rjmp	.+1054   	; 0x1f72 <task_ACS+0x484>
    1b54:	8d 85       	ldd	r24, Y+13	; 0x0d
    1b56:	9e 85       	ldd	r25, Y+14	; 0x0e
    1b58:	85 30       	cpi	r24, 0x05	; 5
    1b5a:	91 05       	cpc	r25, r1
    1b5c:	09 f4       	brne	.+2      	; 0x1b60 <task_ACS+0x72>
    1b5e:	54 c1       	rjmp	.+680    	; 0x1e08 <task_ACS+0x31a>
    1b60:	2d 85       	ldd	r18, Y+13	; 0x0d
    1b62:	3e 85       	ldd	r19, Y+14	; 0x0e
    1b64:	26 30       	cpi	r18, 0x06	; 6
    1b66:	31 05       	cpc	r19, r1
    1b68:	09 f4       	brne	.+2      	; 0x1b6c <task_ACS+0x7e>
    1b6a:	83 c1       	rjmp	.+774    	; 0x1e72 <task_ACS+0x384>
    1b6c:	8d 85       	ldd	r24, Y+13	; 0x0d
    1b6e:	9e 85       	ldd	r25, Y+14	; 0x0e
    1b70:	83 30       	cpi	r24, 0x03	; 3
    1b72:	91 05       	cpc	r25, r1
    1b74:	09 f4       	brne	.+2      	; 0x1b78 <task_ACS+0x8a>
    1b76:	cd c0       	rjmp	.+410    	; 0x1d12 <task_ACS+0x224>
    1b78:	fc c1       	rjmp	.+1016   	; 0x1f72 <task_ACS+0x484>
				case ACS_STATE_IDLE: // Disable Timer2 interrupt to save processing time:
					TIMSK &= ~(1 << OCIE2);
    1b7a:	a9 e5       	ldi	r26, 0x59	; 89
    1b7c:	b0 e0       	ldi	r27, 0x00	; 0
    1b7e:	e9 e5       	ldi	r30, 0x59	; 89
    1b80:	f0 e0       	ldi	r31, 0x00	; 0
    1b82:	80 81       	ld	r24, Z
    1b84:	8f 77       	andi	r24, 0x7F	; 127
    1b86:	8c 93       	st	X, r24
					IRCOMM_OFF();
    1b88:	a2 e3       	ldi	r26, 0x32	; 50
    1b8a:	b0 e0       	ldi	r27, 0x00	; 0
    1b8c:	e2 e3       	ldi	r30, 0x32	; 50
    1b8e:	f0 e0       	ldi	r31, 0x00	; 0
    1b90:	80 81       	ld	r24, Z
    1b92:	8f 77       	andi	r24, 0x7F	; 127
    1b94:	8c 93       	st	X, r24
					PORTB |= ACS_L;
    1b96:	a8 e3       	ldi	r26, 0x38	; 56
    1b98:	b0 e0       	ldi	r27, 0x00	; 0
    1b9a:	e8 e3       	ldi	r30, 0x38	; 56
    1b9c:	f0 e0       	ldi	r31, 0x00	; 0
    1b9e:	80 81       	ld	r24, Z
    1ba0:	80 64       	ori	r24, 0x40	; 64
    1ba2:	8c 93       	st	X, r24
					PORTC |= ACS_R;
    1ba4:	a5 e3       	ldi	r26, 0x35	; 53
    1ba6:	b0 e0       	ldi	r27, 0x00	; 0
    1ba8:	e5 e3       	ldi	r30, 0x35	; 53
    1baa:	f0 e0       	ldi	r31, 0x00	; 0
    1bac:	80 81       	ld	r24, Z
    1bae:	80 68       	ori	r24, 0x80	; 128
    1bb0:	8c 93       	st	X, r24
    1bb2:	df c1       	rjmp	.+958    	; 0x1f72 <task_ACS+0x484>
				break;
				case ACS_STATE_IRCOMM_DELAY: // Check for IRCOMM transmit data:
					if(!ircomm_send) {  // Transmission finished?
    1bb4:	80 91 b3 01 	lds	r24, 0x01B3
    1bb8:	88 23       	and	r24, r24
    1bba:	09 f0       	breq	.+2      	; 0x1bbe <task_ACS+0xd0>
    1bbc:	4d c0       	rjmp	.+154    	; 0x1c58 <task_ACS+0x16a>
						if(sysStatACS.ircomm_transmit) { // New transmission?
    1bbe:	80 91 b2 01 	lds	r24, 0x01B2
    1bc2:	80 74       	andi	r24, 0x40	; 64
    1bc4:	88 23       	and	r24, r24
    1bc6:	c1 f0       	breq	.+48     	; 0x1bf8 <task_ACS+0x10a>
							ircomm_data = ircomm_data_tmp;
    1bc8:	80 91 d2 01 	lds	r24, 0x01D2
    1bcc:	90 91 d3 01 	lds	r25, 0x01D3
    1bd0:	90 93 ed 01 	sts	0x01ED, r25
    1bd4:	80 93 ec 01 	sts	0x01EC, r24
							ircomm_send = 14;
    1bd8:	8e e0       	ldi	r24, 0x0E	; 14
    1bda:	80 93 b3 01 	sts	0x01B3, r24
							sysStatACS.ircomm_transmit = false;
    1bde:	80 91 b2 01 	lds	r24, 0x01B2
    1be2:	8f 7b       	andi	r24, 0xBF	; 191
    1be4:	80 93 b2 01 	sts	0x01B2, r24
							TIMSK |= (1 << OCIE2);
    1be8:	a9 e5       	ldi	r26, 0x59	; 89
    1bea:	b0 e0       	ldi	r27, 0x00	; 0
    1bec:	e9 e5       	ldi	r30, 0x59	; 89
    1bee:	f0 e0       	ldi	r31, 0x00	; 0
    1bf0:	80 81       	ld	r24, Z
    1bf2:	80 68       	ori	r24, 0x80	; 128
    1bf4:	8c 93       	st	X, r24
    1bf6:	1c c0       	rjmp	.+56     	; 0x1c30 <task_ACS+0x142>
						}
						else {
							TIMSK &= ~(1 << OCIE2);
    1bf8:	a9 e5       	ldi	r26, 0x59	; 89
    1bfa:	b0 e0       	ldi	r27, 0x00	; 0
    1bfc:	e9 e5       	ldi	r30, 0x59	; 89
    1bfe:	f0 e0       	ldi	r31, 0x00	; 0
    1c00:	80 81       	ld	r24, Z
    1c02:	8f 77       	andi	r24, 0x7F	; 127
    1c04:	8c 93       	st	X, r24
							IRCOMM_OFF();
    1c06:	a2 e3       	ldi	r26, 0x32	; 50
    1c08:	b0 e0       	ldi	r27, 0x00	; 0
    1c0a:	e2 e3       	ldi	r30, 0x32	; 50
    1c0c:	f0 e0       	ldi	r31, 0x00	; 0
    1c0e:	80 81       	ld	r24, Z
    1c10:	8f 77       	andi	r24, 0x7F	; 127
    1c12:	8c 93       	st	X, r24
							PORTB |= ACS_L;
    1c14:	a8 e3       	ldi	r26, 0x38	; 56
    1c16:	b0 e0       	ldi	r27, 0x00	; 0
    1c18:	e8 e3       	ldi	r30, 0x38	; 56
    1c1a:	f0 e0       	ldi	r31, 0x00	; 0
    1c1c:	80 81       	ld	r24, Z
    1c1e:	80 64       	ori	r24, 0x40	; 64
    1c20:	8c 93       	st	X, r24
							PORTC |= ACS_R;
    1c22:	a5 e3       	ldi	r26, 0x35	; 53
    1c24:	b0 e0       	ldi	r27, 0x00	; 0
    1c26:	e5 e3       	ldi	r30, 0x35	; 53
    1c28:	f0 e0       	ldi	r31, 0x00	; 0
    1c2a:	80 81       	ld	r24, Z
    1c2c:	80 68       	ori	r24, 0x80	; 128
    1c2e:	8c 93       	st	X, r24
						}
						if(acs_counter++ >= ACS_IRCOMM_WAIT_TIME) // Delay 
    1c30:	90 91 90 01 	lds	r25, 0x0190
    1c34:	9c 87       	std	Y+12, r25	; 0x0c
    1c36:	1b 86       	std	Y+11, r1	; 0x0b
    1c38:	2c 85       	ldd	r18, Y+12	; 0x0c
    1c3a:	24 31       	cpi	r18, 0x14	; 20
    1c3c:	10 f0       	brcs	.+4      	; 0x1c42 <task_ACS+0x154>
    1c3e:	31 e0       	ldi	r19, 0x01	; 1
    1c40:	3b 87       	std	Y+11, r19	; 0x0b
    1c42:	8c 85       	ldd	r24, Y+12	; 0x0c
    1c44:	8f 5f       	subi	r24, 0xFF	; 255
    1c46:	80 93 90 01 	sts	0x0190, r24
    1c4a:	8b 85       	ldd	r24, Y+11	; 0x0b
    1c4c:	88 23       	and	r24, r24
    1c4e:	59 f0       	breq	.+22     	; 0x1c66 <task_ACS+0x178>
							acs_state=ACS_STATE_SEND_LEFT;
    1c50:	82 e0       	ldi	r24, 0x02	; 2
    1c52:	80 93 6a 00 	sts	0x006A, r24
    1c56:	07 c0       	rjmp	.+14     	; 0x1c66 <task_ACS+0x178>
					}
					else
						TIMSK |= (1 << OCIE2);
    1c58:	a9 e5       	ldi	r26, 0x59	; 89
    1c5a:	b0 e0       	ldi	r27, 0x00	; 0
    1c5c:	e9 e5       	ldi	r30, 0x59	; 89
    1c5e:	f0 e0       	ldi	r31, 0x00	; 0
    1c60:	80 81       	ld	r24, Z
    1c62:	80 68       	ori	r24, 0x80	; 128
    1c64:	8c 93       	st	X, r24
					if(sysStatACS.rc5_data_received) { // RC5 data received? 
    1c66:	80 91 b2 01 	lds	r24, 0x01B2
    1c6a:	88 70       	andi	r24, 0x08	; 8
    1c6c:	88 23       	and	r24, r24
    1c6e:	09 f4       	brne	.+2      	; 0x1c72 <task_ACS+0x184>
    1c70:	80 c1       	rjmp	.+768    	; 0x1f72 <task_ACS+0x484>
						IRCOMM_RC5dataReadyHandler(IRCOMM_RC5_data_ok); // Call handler
    1c72:	e0 91 6b 00 	lds	r30, 0x006B
    1c76:	f0 91 6c 00 	lds	r31, 0x006C
    1c7a:	80 91 0b 02 	lds	r24, 0x020B
    1c7e:	90 91 0c 02 	lds	r25, 0x020C
    1c82:	09 95       	icall
						IRCOMM_RC5_data	= IRCOMM_RC5_data_ok;
    1c84:	80 91 0b 02 	lds	r24, 0x020B
    1c88:	90 91 0c 02 	lds	r25, 0x020C
    1c8c:	90 93 bb 01 	sts	0x01BB, r25
    1c90:	80 93 ba 01 	sts	0x01BA, r24
						IRCOMM_RC5_data_ok.data = 0;
    1c94:	10 92 0c 02 	sts	0x020C, r1
    1c98:	10 92 0b 02 	sts	0x020B, r1
						sysStatACS.rc5_data_received = false;
    1c9c:	80 91 b2 01 	lds	r24, 0x01B2
    1ca0:	87 7f       	andi	r24, 0xF7	; 247
    1ca2:	80 93 b2 01 	sts	0x01B2, r24
    1ca6:	65 c1       	rjmp	.+714    	; 0x1f72 <task_ACS+0x484>
					}
				break;
				case ACS_STATE_SEND_LEFT:  // Prepare left channel:
					TIMSK &= ~(1 << OCIE2);
    1ca8:	a9 e5       	ldi	r26, 0x59	; 89
    1caa:	b0 e0       	ldi	r27, 0x00	; 0
    1cac:	e9 e5       	ldi	r30, 0x59	; 89
    1cae:	f0 e0       	ldi	r31, 0x00	; 0
    1cb0:	80 81       	ld	r24, Z
    1cb2:	8f 77       	andi	r24, 0x7F	; 127
    1cb4:	8c 93       	st	X, r24
					IRCOMM_OFF();
    1cb6:	a2 e3       	ldi	r26, 0x32	; 50
    1cb8:	b0 e0       	ldi	r27, 0x00	; 0
    1cba:	e2 e3       	ldi	r30, 0x32	; 50
    1cbc:	f0 e0       	ldi	r31, 0x00	; 0
    1cbe:	80 81       	ld	r24, Z
    1cc0:	8f 77       	andi	r24, 0x7F	; 127
    1cc2:	8c 93       	st	X, r24
					PORTB |= ACS_L;
    1cc4:	a8 e3       	ldi	r26, 0x38	; 56
    1cc6:	b0 e0       	ldi	r27, 0x00	; 0
    1cc8:	e8 e3       	ldi	r30, 0x38	; 56
    1cca:	f0 e0       	ldi	r31, 0x00	; 0
    1ccc:	80 81       	ld	r24, Z
    1cce:	80 64       	ori	r24, 0x40	; 64
    1cd0:	8c 93       	st	X, r24
					PORTC |= ACS_R;
    1cd2:	a5 e3       	ldi	r26, 0x35	; 53
    1cd4:	b0 e0       	ldi	r27, 0x00	; 0
    1cd6:	e5 e3       	ldi	r30, 0x35	; 53
    1cd8:	f0 e0       	ldi	r31, 0x00	; 0
    1cda:	80 81       	ld	r24, Z
    1cdc:	80 68       	ori	r24, 0x80	; 128
    1cde:	8c 93       	st	X, r24
					acs_pulse = 0;
    1ce0:	10 92 b7 01 	sts	0x01B7, r1
					acs_event_counter = 0;
    1ce4:	10 92 07 02 	sts	0x0207, r1
					acs_detect_timeout = 0;
    1ce8:	10 92 8f 01 	sts	0x018F, r1
    1cec:	10 92 8e 01 	sts	0x018E, r1
					sysStatACS.channel = ACS_CHANNEL_LEFT;
    1cf0:	80 91 b2 01 	lds	r24, 0x01B2
    1cf4:	8e 7f       	andi	r24, 0xFE	; 254
    1cf6:	80 93 b2 01 	sts	0x01B2, r24
					sysStatACS.acs_go = true;
    1cfa:	80 91 b2 01 	lds	r24, 0x01B2
    1cfe:	80 62       	ori	r24, 0x20	; 32
    1d00:	80 93 b2 01 	sts	0x01B2, r24
					acs_counter = 3; 
    1d04:	83 e0       	ldi	r24, 0x03	; 3
    1d06:	80 93 90 01 	sts	0x0190, r24
					acs_state = ACS_STATE_WAIT_LEFT;
    1d0a:	83 e0       	ldi	r24, 0x03	; 3
    1d0c:	80 93 6a 00 	sts	0x006A, r24
    1d10:	30 c1       	rjmp	.+608    	; 0x1f72 <task_ACS+0x484>
				break;
				case ACS_STATE_WAIT_LEFT: // Wait for reception of IR pulses from Left channel
					if(!acs_pulse && acs_counter++ > 2) { 
    1d12:	80 91 b7 01 	lds	r24, 0x01B7
    1d16:	88 23       	and	r24, r24
    1d18:	e1 f4       	brne	.+56     	; 0x1d52 <task_ACS+0x264>
    1d1a:	90 91 90 01 	lds	r25, 0x0190
    1d1e:	9a 87       	std	Y+10, r25	; 0x0a
    1d20:	19 86       	std	Y+9, r1	; 0x09
    1d22:	2a 85       	ldd	r18, Y+10	; 0x0a
    1d24:	23 30       	cpi	r18, 0x03	; 3
    1d26:	10 f0       	brcs	.+4      	; 0x1d2c <task_ACS+0x23e>
    1d28:	31 e0       	ldi	r19, 0x01	; 1
    1d2a:	39 87       	std	Y+9, r19	; 0x09
    1d2c:	8a 85       	ldd	r24, Y+10	; 0x0a
    1d2e:	8f 5f       	subi	r24, 0xFF	; 255
    1d30:	80 93 90 01 	sts	0x0190, r24
    1d34:	89 85       	ldd	r24, Y+9	; 0x09
    1d36:	88 23       	and	r24, r24
    1d38:	61 f0       	breq	.+24     	; 0x1d52 <task_ACS+0x264>
						TIMSK |= (1 << OCIE2); 
    1d3a:	a9 e5       	ldi	r26, 0x59	; 89
    1d3c:	b0 e0       	ldi	r27, 0x00	; 0
    1d3e:	e9 e5       	ldi	r30, 0x59	; 89
    1d40:	f0 e0       	ldi	r31, 0x00	; 0
    1d42:	80 81       	ld	r24, Z
    1d44:	80 68       	ori	r24, 0x80	; 128
    1d46:	8c 93       	st	X, r24
						acs_pulse = ACS_SEND_PULSES_LEFT;  // Send pulses! 
    1d48:	88 e2       	ldi	r24, 0x28	; 40
    1d4a:	80 93 b7 01 	sts	0x01B7, r24
						acs_counter = 0;
    1d4e:	10 92 90 01 	sts	0x0190, r1
					}
					if(obstacle_left && acs_event_counter >= ACS_REC_PULSES_LEFT_THRESHOLD) {
    1d52:	80 91 e8 01 	lds	r24, 0x01E8
    1d56:	88 23       	and	r24, r24
    1d58:	69 f0       	breq	.+26     	; 0x1d74 <task_ACS+0x286>
    1d5a:	80 91 07 02 	lds	r24, 0x0207
    1d5e:	82 30       	cpi	r24, 0x02	; 2
    1d60:	48 f0       	brcs	.+18     	; 0x1d74 <task_ACS+0x286>
						acs_event_counter = 0;
    1d62:	10 92 07 02 	sts	0x0207, r1
						obstacle_left = true;
    1d66:	81 e0       	ldi	r24, 0x01	; 1
    1d68:	80 93 e8 01 	sts	0x01E8, r24
						acs_state = ACS_STATE_SEND_RIGHT;
    1d6c:	85 e0       	ldi	r24, 0x05	; 5
    1d6e:	80 93 6a 00 	sts	0x006A, r24
    1d72:	ff c0       	rjmp	.+510    	; 0x1f72 <task_ACS+0x484>
					}
					else if(acs_event_counter >= ACS_REC_PULSES_LEFT) { // receive min. ACS_REC_PULSES_LEFT pulses  
    1d74:	80 91 07 02 	lds	r24, 0x0207
    1d78:	86 30       	cpi	r24, 0x06	; 6
    1d7a:	48 f0       	brcs	.+18     	; 0x1d8e <task_ACS+0x2a0>
						acs_event_counter = 0;
    1d7c:	10 92 07 02 	sts	0x0207, r1
						obstacle_left = true;
    1d80:	81 e0       	ldi	r24, 0x01	; 1
    1d82:	80 93 e8 01 	sts	0x01E8, r24
						acs_state = ACS_STATE_SEND_RIGHT;
    1d86:	85 e0       	ldi	r24, 0x05	; 5
    1d88:	80 93 6a 00 	sts	0x006A, r24
    1d8c:	f2 c0       	rjmp	.+484    	; 0x1f72 <task_ACS+0x484>
					}
					else if(acs_detect_timeout++ >= ACS_TIMEOUT_LEFT) { // Timeout?
    1d8e:	20 91 8e 01 	lds	r18, 0x018E
    1d92:	30 91 8f 01 	lds	r19, 0x018F
    1d96:	38 87       	std	Y+8, r19	; 0x08
    1d98:	2f 83       	std	Y+7, r18	; 0x07
    1d9a:	1e 82       	std	Y+6, r1	; 0x06
    1d9c:	8f 81       	ldd	r24, Y+7	; 0x07
    1d9e:	98 85       	ldd	r25, Y+8	; 0x08
    1da0:	8e 30       	cpi	r24, 0x0E	; 14
    1da2:	91 05       	cpc	r25, r1
    1da4:	10 f0       	brcs	.+4      	; 0x1daa <task_ACS+0x2bc>
    1da6:	91 e0       	ldi	r25, 0x01	; 1
    1da8:	9e 83       	std	Y+6, r25	; 0x06
    1daa:	8f 81       	ldd	r24, Y+7	; 0x07
    1dac:	98 85       	ldd	r25, Y+8	; 0x08
    1dae:	01 96       	adiw	r24, 0x01	; 1
    1db0:	90 93 8f 01 	sts	0x018F, r25
    1db4:	80 93 8e 01 	sts	0x018E, r24
    1db8:	2e 81       	ldd	r18, Y+6	; 0x06
    1dba:	22 23       	and	r18, r18
    1dbc:	09 f4       	brne	.+2      	; 0x1dc0 <task_ACS+0x2d2>
    1dbe:	d9 c0       	rjmp	.+434    	; 0x1f72 <task_ACS+0x484>
						obstacle_left = false;
    1dc0:	10 92 e8 01 	sts	0x01E8, r1
						acs_state = ACS_STATE_SEND_RIGHT;
    1dc4:	85 e0       	ldi	r24, 0x05	; 5
    1dc6:	80 93 6a 00 	sts	0x006A, r24
						TIMSK &= ~(1 << OCIE2);
    1dca:	a9 e5       	ldi	r26, 0x59	; 89
    1dcc:	b0 e0       	ldi	r27, 0x00	; 0
    1dce:	e9 e5       	ldi	r30, 0x59	; 89
    1dd0:	f0 e0       	ldi	r31, 0x00	; 0
    1dd2:	80 81       	ld	r24, Z
    1dd4:	8f 77       	andi	r24, 0x7F	; 127
    1dd6:	8c 93       	st	X, r24
						IRCOMM_OFF();
    1dd8:	a2 e3       	ldi	r26, 0x32	; 50
    1dda:	b0 e0       	ldi	r27, 0x00	; 0
    1ddc:	e2 e3       	ldi	r30, 0x32	; 50
    1dde:	f0 e0       	ldi	r31, 0x00	; 0
    1de0:	80 81       	ld	r24, Z
    1de2:	8f 77       	andi	r24, 0x7F	; 127
    1de4:	8c 93       	st	X, r24
						PORTB |= ACS_L;
    1de6:	a8 e3       	ldi	r26, 0x38	; 56
    1de8:	b0 e0       	ldi	r27, 0x00	; 0
    1dea:	e8 e3       	ldi	r30, 0x38	; 56
    1dec:	f0 e0       	ldi	r31, 0x00	; 0
    1dee:	80 81       	ld	r24, Z
    1df0:	80 64       	ori	r24, 0x40	; 64
    1df2:	8c 93       	st	X, r24
						PORTC |= ACS_R;
    1df4:	a5 e3       	ldi	r26, 0x35	; 53
    1df6:	b0 e0       	ldi	r27, 0x00	; 0
    1df8:	e5 e3       	ldi	r30, 0x35	; 53
    1dfa:	f0 e0       	ldi	r31, 0x00	; 0
    1dfc:	80 81       	ld	r24, Z
    1dfe:	80 68       	ori	r24, 0x80	; 128
    1e00:	8c 93       	st	X, r24
						acs_pulse = 0;
    1e02:	10 92 b7 01 	sts	0x01B7, r1
    1e06:	b5 c0       	rjmp	.+362    	; 0x1f72 <task_ACS+0x484>
					}
				break;
				case ACS_STATE_SEND_RIGHT:   // Prepare right channel:
					TIMSK &= ~(1 << OCIE2);
    1e08:	a9 e5       	ldi	r26, 0x59	; 89
    1e0a:	b0 e0       	ldi	r27, 0x00	; 0
    1e0c:	e9 e5       	ldi	r30, 0x59	; 89
    1e0e:	f0 e0       	ldi	r31, 0x00	; 0
    1e10:	80 81       	ld	r24, Z
    1e12:	8f 77       	andi	r24, 0x7F	; 127
    1e14:	8c 93       	st	X, r24
					IRCOMM_OFF();
    1e16:	a2 e3       	ldi	r26, 0x32	; 50
    1e18:	b0 e0       	ldi	r27, 0x00	; 0
    1e1a:	e2 e3       	ldi	r30, 0x32	; 50
    1e1c:	f0 e0       	ldi	r31, 0x00	; 0
    1e1e:	80 81       	ld	r24, Z
    1e20:	8f 77       	andi	r24, 0x7F	; 127
    1e22:	8c 93       	st	X, r24
					PORTB |= ACS_L;
    1e24:	a8 e3       	ldi	r26, 0x38	; 56
    1e26:	b0 e0       	ldi	r27, 0x00	; 0
    1e28:	e8 e3       	ldi	r30, 0x38	; 56
    1e2a:	f0 e0       	ldi	r31, 0x00	; 0
    1e2c:	80 81       	ld	r24, Z
    1e2e:	80 64       	ori	r24, 0x40	; 64
    1e30:	8c 93       	st	X, r24
					PORTC |= ACS_R;
    1e32:	a5 e3       	ldi	r26, 0x35	; 53
    1e34:	b0 e0       	ldi	r27, 0x00	; 0
    1e36:	e5 e3       	ldi	r30, 0x35	; 53
    1e38:	f0 e0       	ldi	r31, 0x00	; 0
    1e3a:	80 81       	ld	r24, Z
    1e3c:	80 68       	ori	r24, 0x80	; 128
    1e3e:	8c 93       	st	X, r24
					acs_pulse = 0;
    1e40:	10 92 b7 01 	sts	0x01B7, r1
					acs_event_counter = 0;
    1e44:	10 92 07 02 	sts	0x0207, r1
					acs_detect_timeout = 0;
    1e48:	10 92 8f 01 	sts	0x018F, r1
    1e4c:	10 92 8e 01 	sts	0x018E, r1
					sysStatACS.channel = ACS_CHANNEL_RIGHT;
    1e50:	80 91 b2 01 	lds	r24, 0x01B2
    1e54:	81 60       	ori	r24, 0x01	; 1
    1e56:	80 93 b2 01 	sts	0x01B2, r24
					sysStatACS.acs_go = true;
    1e5a:	80 91 b2 01 	lds	r24, 0x01B2
    1e5e:	80 62       	ori	r24, 0x20	; 32
    1e60:	80 93 b2 01 	sts	0x01B2, r24
					acs_counter = 3;
    1e64:	83 e0       	ldi	r24, 0x03	; 3
    1e66:	80 93 90 01 	sts	0x0190, r24
					acs_state = ACS_STATE_WAIT_RIGHT;
    1e6a:	86 e0       	ldi	r24, 0x06	; 6
    1e6c:	80 93 6a 00 	sts	0x006A, r24
    1e70:	80 c0       	rjmp	.+256    	; 0x1f72 <task_ACS+0x484>
				break;
				case ACS_STATE_WAIT_RIGHT:  // Wait for reception of IR pulses
					if(!acs_pulse && acs_counter++ > 2) { 
    1e72:	80 91 b7 01 	lds	r24, 0x01B7
    1e76:	88 23       	and	r24, r24
    1e78:	e1 f4       	brne	.+56     	; 0x1eb2 <task_ACS+0x3c4>
    1e7a:	30 91 90 01 	lds	r19, 0x0190
    1e7e:	3d 83       	std	Y+5, r19	; 0x05
    1e80:	1c 82       	std	Y+4, r1	; 0x04
    1e82:	8d 81       	ldd	r24, Y+5	; 0x05
    1e84:	83 30       	cpi	r24, 0x03	; 3
    1e86:	10 f0       	brcs	.+4      	; 0x1e8c <task_ACS+0x39e>
    1e88:	91 e0       	ldi	r25, 0x01	; 1
    1e8a:	9c 83       	std	Y+4, r25	; 0x04
    1e8c:	8d 81       	ldd	r24, Y+5	; 0x05
    1e8e:	8f 5f       	subi	r24, 0xFF	; 255
    1e90:	80 93 90 01 	sts	0x0190, r24
    1e94:	2c 81       	ldd	r18, Y+4	; 0x04
    1e96:	22 23       	and	r18, r18
    1e98:	61 f0       	breq	.+24     	; 0x1eb2 <task_ACS+0x3c4>
						TIMSK |= (1 << OCIE2);
    1e9a:	a9 e5       	ldi	r26, 0x59	; 89
    1e9c:	b0 e0       	ldi	r27, 0x00	; 0
    1e9e:	e9 e5       	ldi	r30, 0x59	; 89
    1ea0:	f0 e0       	ldi	r31, 0x00	; 0
    1ea2:	80 81       	ld	r24, Z
    1ea4:	80 68       	ori	r24, 0x80	; 128
    1ea6:	8c 93       	st	X, r24
						acs_pulse = ACS_SEND_PULSES_RIGHT; 	// Send pulses!
    1ea8:	88 e2       	ldi	r24, 0x28	; 40
    1eaa:	80 93 b7 01 	sts	0x01B7, r24
						acs_counter = 0;
    1eae:	10 92 90 01 	sts	0x0190, r1
					}
					if(obstacle_right && acs_event_counter >= ACS_REC_PULSES_RIGHT_THRESHOLD) {
    1eb2:	80 91 f1 01 	lds	r24, 0x01F1
    1eb6:	88 23       	and	r24, r24
    1eb8:	69 f0       	breq	.+26     	; 0x1ed4 <task_ACS+0x3e6>
    1eba:	80 91 07 02 	lds	r24, 0x0207
    1ebe:	82 30       	cpi	r24, 0x02	; 2
    1ec0:	48 f0       	brcs	.+18     	; 0x1ed4 <task_ACS+0x3e6>
						acs_event_counter = 0;
    1ec2:	10 92 07 02 	sts	0x0207, r1
						obstacle_right = true;
    1ec6:	81 e0       	ldi	r24, 0x01	; 1
    1ec8:	80 93 f1 01 	sts	0x01F1, r24
						acs_state = ACS_STATE_IRCOMM_DELAY;
    1ecc:	81 e0       	ldi	r24, 0x01	; 1
    1ece:	80 93 6a 00 	sts	0x006A, r24
    1ed2:	4f c0       	rjmp	.+158    	; 0x1f72 <task_ACS+0x484>
					}
					else if(acs_event_counter >= ACS_REC_PULSES_RIGHT) { // receive min. ACS_REC_PULSES_RIGHT pulses
    1ed4:	80 91 07 02 	lds	r24, 0x0207
    1ed8:	86 30       	cpi	r24, 0x06	; 6
    1eda:	48 f0       	brcs	.+18     	; 0x1eee <task_ACS+0x400>
						acs_event_counter = 0;
    1edc:	10 92 07 02 	sts	0x0207, r1
						obstacle_right = true;
    1ee0:	81 e0       	ldi	r24, 0x01	; 1
    1ee2:	80 93 f1 01 	sts	0x01F1, r24
						acs_state = ACS_STATE_IRCOMM_DELAY;
    1ee6:	81 e0       	ldi	r24, 0x01	; 1
    1ee8:	80 93 6a 00 	sts	0x006A, r24
    1eec:	42 c0       	rjmp	.+132    	; 0x1f72 <task_ACS+0x484>
					}
					else if(acs_detect_timeout++ >= ACS_TIMEOUT_RIGHT) { // Timeout?
    1eee:	80 91 8e 01 	lds	r24, 0x018E
    1ef2:	90 91 8f 01 	lds	r25, 0x018F
    1ef6:	9b 83       	std	Y+3, r25	; 0x03
    1ef8:	8a 83       	std	Y+2, r24	; 0x02
    1efa:	19 82       	std	Y+1, r1	; 0x01
    1efc:	2a 81       	ldd	r18, Y+2	; 0x02
    1efe:	3b 81       	ldd	r19, Y+3	; 0x03
    1f00:	2e 30       	cpi	r18, 0x0E	; 14
    1f02:	31 05       	cpc	r19, r1
    1f04:	10 f0       	brcs	.+4      	; 0x1f0a <task_ACS+0x41c>
    1f06:	31 e0       	ldi	r19, 0x01	; 1
    1f08:	39 83       	std	Y+1, r19	; 0x01
    1f0a:	8a 81       	ldd	r24, Y+2	; 0x02
    1f0c:	9b 81       	ldd	r25, Y+3	; 0x03
    1f0e:	01 96       	adiw	r24, 0x01	; 1
    1f10:	90 93 8f 01 	sts	0x018F, r25
    1f14:	80 93 8e 01 	sts	0x018E, r24
    1f18:	89 81       	ldd	r24, Y+1	; 0x01
    1f1a:	88 23       	and	r24, r24
    1f1c:	51 f1       	breq	.+84     	; 0x1f72 <task_ACS+0x484>
						obstacle_right = false;
    1f1e:	10 92 f1 01 	sts	0x01F1, r1
						acs_state = ACS_STATE_IRCOMM_DELAY;
    1f22:	81 e0       	ldi	r24, 0x01	; 1
    1f24:	80 93 6a 00 	sts	0x006A, r24
						TIMSK &= ~(1 << OCIE2);
    1f28:	a9 e5       	ldi	r26, 0x59	; 89
    1f2a:	b0 e0       	ldi	r27, 0x00	; 0
    1f2c:	e9 e5       	ldi	r30, 0x59	; 89
    1f2e:	f0 e0       	ldi	r31, 0x00	; 0
    1f30:	80 81       	ld	r24, Z
    1f32:	8f 77       	andi	r24, 0x7F	; 127
    1f34:	8c 93       	st	X, r24
						IRCOMM_OFF();
    1f36:	a2 e3       	ldi	r26, 0x32	; 50
    1f38:	b0 e0       	ldi	r27, 0x00	; 0
    1f3a:	e2 e3       	ldi	r30, 0x32	; 50
    1f3c:	f0 e0       	ldi	r31, 0x00	; 0
    1f3e:	80 81       	ld	r24, Z
    1f40:	8f 77       	andi	r24, 0x7F	; 127
    1f42:	8c 93       	st	X, r24
						PORTB |= ACS_L;
    1f44:	a8 e3       	ldi	r26, 0x38	; 56
    1f46:	b0 e0       	ldi	r27, 0x00	; 0
    1f48:	e8 e3       	ldi	r30, 0x38	; 56
    1f4a:	f0 e0       	ldi	r31, 0x00	; 0
    1f4c:	80 81       	ld	r24, Z
    1f4e:	80 64       	ori	r24, 0x40	; 64
    1f50:	8c 93       	st	X, r24
						PORTC |= ACS_R;
    1f52:	a5 e3       	ldi	r26, 0x35	; 53
    1f54:	b0 e0       	ldi	r27, 0x00	; 0
    1f56:	e5 e3       	ldi	r30, 0x35	; 53
    1f58:	f0 e0       	ldi	r31, 0x00	; 0
    1f5a:	80 81       	ld	r24, Z
    1f5c:	80 68       	ori	r24, 0x80	; 128
    1f5e:	8c 93       	st	X, r24
						acs_pulse = 0;
    1f60:	10 92 b7 01 	sts	0x01B7, r1
    1f64:	06 c0       	rjmp	.+12     	; 0x1f72 <task_ACS+0x484>
					}
				break;
			}
		}
		else { // RC5 reception detected...
			acs_detect_timeout = 0;
    1f66:	10 92 8f 01 	sts	0x018F, r1
    1f6a:	10 92 8e 01 	sts	0x018E, r1
			acs_counter = 0;
    1f6e:	10 92 90 01 	sts	0x0190, r1
		}
		
		// Check for changes and call event handler if necessary:
		static uint8_t acs_l_tmp;
		static uint8_t acs_r_tmp;
		if(acs_l_tmp != obstacle_left || acs_r_tmp != obstacle_right) { // Did the ACS Status change?
    1f72:	90 91 8d 01 	lds	r25, 0x018D
    1f76:	80 91 e8 01 	lds	r24, 0x01E8
    1f7a:	98 17       	cp	r25, r24
    1f7c:	31 f4       	brne	.+12     	; 0x1f8a <task_ACS+0x49c>
    1f7e:	90 91 8c 01 	lds	r25, 0x018C
    1f82:	80 91 f1 01 	lds	r24, 0x01F1
    1f86:	98 17       	cp	r25, r24
    1f88:	69 f0       	breq	.+26     	; 0x1fa4 <task_ACS+0x4b6>
			acs_l_tmp = obstacle_left;   // Yes, update and call event handler...
    1f8a:	80 91 e8 01 	lds	r24, 0x01E8
    1f8e:	80 93 8d 01 	sts	0x018D, r24
			acs_r_tmp = obstacle_right;
    1f92:	80 91 f1 01 	lds	r24, 0x01F1
    1f96:	80 93 8c 01 	sts	0x018C, r24
			ACS_stateChangedHandler();
    1f9a:	e0 91 6d 00 	lds	r30, 0x006D
    1f9e:	f0 91 6e 00 	lds	r31, 0x006E
    1fa2:	09 95       	icall
		}
		acs_timer = 0;
    1fa4:	10 92 cb 01 	sts	0x01CB, r1
    1fa8:	10 92 ca 01 	sts	0x01CA, r1
	}
}
    1fac:	2e 96       	adiw	r28, 0x0e	; 14
    1fae:	0f b6       	in	r0, 0x3f	; 63
    1fb0:	f8 94       	cli
    1fb2:	de bf       	out	0x3e, r29	; 62
    1fb4:	0f be       	out	0x3f, r0	; 63
    1fb6:	cd bf       	out	0x3d, r28	; 61
    1fb8:	cf 91       	pop	r28
    1fba:	df 91       	pop	r29
    1fbc:	08 95       	ret

00001fbe <disableACS>:
/**
 * Disables the ACS task.
 * ACS and IRCOMM Transmissions/Receptions will not work anymore.
 */
void disableACS(void)
{
    1fbe:	df 93       	push	r29
    1fc0:	cf 93       	push	r28
    1fc2:	cd b7       	in	r28, 0x3d	; 61
    1fc4:	de b7       	in	r29, 0x3e	; 62
	acs_state = ACS_STATE_IDLE;
    1fc6:	10 92 6a 00 	sts	0x006A, r1
	TIMSK &= ~(1 << OCIE2);
    1fca:	a9 e5       	ldi	r26, 0x59	; 89
    1fcc:	b0 e0       	ldi	r27, 0x00	; 0
    1fce:	e9 e5       	ldi	r30, 0x59	; 89
    1fd0:	f0 e0       	ldi	r31, 0x00	; 0
    1fd2:	80 81       	ld	r24, Z
    1fd4:	8f 77       	andi	r24, 0x7F	; 127
    1fd6:	8c 93       	st	X, r24
	IRCOMM_OFF();
    1fd8:	a2 e3       	ldi	r26, 0x32	; 50
    1fda:	b0 e0       	ldi	r27, 0x00	; 0
    1fdc:	e2 e3       	ldi	r30, 0x32	; 50
    1fde:	f0 e0       	ldi	r31, 0x00	; 0
    1fe0:	80 81       	ld	r24, Z
    1fe2:	8f 77       	andi	r24, 0x7F	; 127
    1fe4:	8c 93       	st	X, r24
	PORTB |= ACS_L;
    1fe6:	a8 e3       	ldi	r26, 0x38	; 56
    1fe8:	b0 e0       	ldi	r27, 0x00	; 0
    1fea:	e8 e3       	ldi	r30, 0x38	; 56
    1fec:	f0 e0       	ldi	r31, 0x00	; 0
    1fee:	80 81       	ld	r24, Z
    1ff0:	80 64       	ori	r24, 0x40	; 64
    1ff2:	8c 93       	st	X, r24
	PORTC |= ACS_R;
    1ff4:	a5 e3       	ldi	r26, 0x35	; 53
    1ff6:	b0 e0       	ldi	r27, 0x00	; 0
    1ff8:	e5 e3       	ldi	r30, 0x35	; 53
    1ffa:	f0 e0       	ldi	r31, 0x00	; 0
    1ffc:	80 81       	ld	r24, Z
    1ffe:	80 68       	ori	r24, 0x80	; 128
    2000:	8c 93       	st	X, r24
	obstacle_right = false;
    2002:	10 92 f1 01 	sts	0x01F1, r1
	obstacle_left = false;
    2006:	10 92 e8 01 	sts	0x01E8, r1
}
    200a:	cf 91       	pop	r28
    200c:	df 91       	pop	r29
    200e:	08 95       	ret

00002010 <enableACS>:

/**
 * Enables the ACS task.
 */
void enableACS(void)
{
    2010:	df 93       	push	r29
    2012:	cf 93       	push	r28
    2014:	cd b7       	in	r28, 0x3d	; 61
    2016:	de b7       	in	r29, 0x3e	; 62
	TIMSK &= ~(1 << OCIE2);
    2018:	a9 e5       	ldi	r26, 0x59	; 89
    201a:	b0 e0       	ldi	r27, 0x00	; 0
    201c:	e9 e5       	ldi	r30, 0x59	; 89
    201e:	f0 e0       	ldi	r31, 0x00	; 0
    2020:	80 81       	ld	r24, Z
    2022:	8f 77       	andi	r24, 0x7F	; 127
    2024:	8c 93       	st	X, r24
	IRCOMM_OFF();
    2026:	a2 e3       	ldi	r26, 0x32	; 50
    2028:	b0 e0       	ldi	r27, 0x00	; 0
    202a:	e2 e3       	ldi	r30, 0x32	; 50
    202c:	f0 e0       	ldi	r31, 0x00	; 0
    202e:	80 81       	ld	r24, Z
    2030:	8f 77       	andi	r24, 0x7F	; 127
    2032:	8c 93       	st	X, r24
	PORTB |= ACS_L;
    2034:	a8 e3       	ldi	r26, 0x38	; 56
    2036:	b0 e0       	ldi	r27, 0x00	; 0
    2038:	e8 e3       	ldi	r30, 0x38	; 56
    203a:	f0 e0       	ldi	r31, 0x00	; 0
    203c:	80 81       	ld	r24, Z
    203e:	80 64       	ori	r24, 0x40	; 64
    2040:	8c 93       	st	X, r24
	PORTC |= ACS_R;
    2042:	a5 e3       	ldi	r26, 0x35	; 53
    2044:	b0 e0       	ldi	r27, 0x00	; 0
    2046:	e5 e3       	ldi	r30, 0x35	; 53
    2048:	f0 e0       	ldi	r31, 0x00	; 0
    204a:	80 81       	ld	r24, Z
    204c:	80 68       	ori	r24, 0x80	; 128
    204e:	8c 93       	st	X, r24
	obstacle_right = false;
    2050:	10 92 f1 01 	sts	0x01F1, r1
	obstacle_left = false;
    2054:	10 92 e8 01 	sts	0x01E8, r1
	acs_state = ACS_STATE_IRCOMM_DELAY;
    2058:	81 e0       	ldi	r24, 0x01	; 1
    205a:	80 93 6a 00 	sts	0x006A, r24
}
    205e:	cf 91       	pop	r28
    2060:	df 91       	pop	r29
    2062:	08 95       	ret

00002064 <setACSPwrOff>:
 *
 *			setACSPwrOff();
 *
 */
void setACSPwrOff(void)
{
    2064:	df 93       	push	r29
    2066:	cf 93       	push	r28
    2068:	cd b7       	in	r28, 0x3d	; 61
    206a:	de b7       	in	r29, 0x3e	; 62
	DDRD &= ~ACS_PWR;
    206c:	a1 e3       	ldi	r26, 0x31	; 49
    206e:	b0 e0       	ldi	r27, 0x00	; 0
    2070:	e1 e3       	ldi	r30, 0x31	; 49
    2072:	f0 e0       	ldi	r31, 0x00	; 0
    2074:	80 81       	ld	r24, Z
    2076:	8f 7b       	andi	r24, 0xBF	; 191
    2078:	8c 93       	st	X, r24
	PORTD &= ~ACS_PWR;
    207a:	a2 e3       	ldi	r26, 0x32	; 50
    207c:	b0 e0       	ldi	r27, 0x00	; 0
    207e:	e2 e3       	ldi	r30, 0x32	; 50
    2080:	f0 e0       	ldi	r31, 0x00	; 0
    2082:	80 81       	ld	r24, Z
    2084:	8f 7b       	andi	r24, 0xBF	; 191
    2086:	8c 93       	st	X, r24
	DDRB &= ~ACS_PWRH;
    2088:	a7 e3       	ldi	r26, 0x37	; 55
    208a:	b0 e0       	ldi	r27, 0x00	; 0
    208c:	e7 e3       	ldi	r30, 0x37	; 55
    208e:	f0 e0       	ldi	r31, 0x00	; 0
    2090:	80 81       	ld	r24, Z
    2092:	87 7f       	andi	r24, 0xF7	; 247
    2094:	8c 93       	st	X, r24
	PORTB &= ~ACS_PWRH;
    2096:	a8 e3       	ldi	r26, 0x38	; 56
    2098:	b0 e0       	ldi	r27, 0x00	; 0
    209a:	e8 e3       	ldi	r30, 0x38	; 56
    209c:	f0 e0       	ldi	r31, 0x00	; 0
    209e:	80 81       	ld	r24, Z
    20a0:	87 7f       	andi	r24, 0xF7	; 247
    20a2:	8c 93       	st	X, r24
	PORTB &= ~ACS_L;
    20a4:	a8 e3       	ldi	r26, 0x38	; 56
    20a6:	b0 e0       	ldi	r27, 0x00	; 0
    20a8:	e8 e3       	ldi	r30, 0x38	; 56
    20aa:	f0 e0       	ldi	r31, 0x00	; 0
    20ac:	80 81       	ld	r24, Z
    20ae:	8f 7b       	andi	r24, 0xBF	; 191
    20b0:	8c 93       	st	X, r24
	PORTC &= ~ACS_R;
    20b2:	a5 e3       	ldi	r26, 0x35	; 53
    20b4:	b0 e0       	ldi	r27, 0x00	; 0
    20b6:	e5 e3       	ldi	r30, 0x35	; 53
    20b8:	f0 e0       	ldi	r31, 0x00	; 0
    20ba:	80 81       	ld	r24, Z
    20bc:	8f 77       	andi	r24, 0x7F	; 127
    20be:	8c 93       	st	X, r24
}
    20c0:	cf 91       	pop	r28
    20c2:	df 91       	pop	r29
    20c4:	08 95       	ret

000020c6 <setACSPwrLow>:
 *
 *			setACSPwrLow();
 *
 */
void setACSPwrLow(void)
{
    20c6:	df 93       	push	r29
    20c8:	cf 93       	push	r28
    20ca:	cd b7       	in	r28, 0x3d	; 61
    20cc:	de b7       	in	r29, 0x3e	; 62
	DDRD |= ACS_PWR;
    20ce:	a1 e3       	ldi	r26, 0x31	; 49
    20d0:	b0 e0       	ldi	r27, 0x00	; 0
    20d2:	e1 e3       	ldi	r30, 0x31	; 49
    20d4:	f0 e0       	ldi	r31, 0x00	; 0
    20d6:	80 81       	ld	r24, Z
    20d8:	80 64       	ori	r24, 0x40	; 64
    20da:	8c 93       	st	X, r24
	PORTD |= ACS_PWR;
    20dc:	a2 e3       	ldi	r26, 0x32	; 50
    20de:	b0 e0       	ldi	r27, 0x00	; 0
    20e0:	e2 e3       	ldi	r30, 0x32	; 50
    20e2:	f0 e0       	ldi	r31, 0x00	; 0
    20e4:	80 81       	ld	r24, Z
    20e6:	80 64       	ori	r24, 0x40	; 64
    20e8:	8c 93       	st	X, r24
	DDRB &= ~ACS_PWRH;
    20ea:	a7 e3       	ldi	r26, 0x37	; 55
    20ec:	b0 e0       	ldi	r27, 0x00	; 0
    20ee:	e7 e3       	ldi	r30, 0x37	; 55
    20f0:	f0 e0       	ldi	r31, 0x00	; 0
    20f2:	80 81       	ld	r24, Z
    20f4:	87 7f       	andi	r24, 0xF7	; 247
    20f6:	8c 93       	st	X, r24
	PORTB &= ~ACS_PWRH;
    20f8:	a8 e3       	ldi	r26, 0x38	; 56
    20fa:	b0 e0       	ldi	r27, 0x00	; 0
    20fc:	e8 e3       	ldi	r30, 0x38	; 56
    20fe:	f0 e0       	ldi	r31, 0x00	; 0
    2100:	80 81       	ld	r24, Z
    2102:	87 7f       	andi	r24, 0xF7	; 247
    2104:	8c 93       	st	X, r24
}
    2106:	cf 91       	pop	r28
    2108:	df 91       	pop	r29
    210a:	08 95       	ret

0000210c <setACSPwrMed>:
 *
 *			setACSPwrMed();
 *
 */
void setACSPwrMed(void)
{
    210c:	df 93       	push	r29
    210e:	cf 93       	push	r28
    2110:	cd b7       	in	r28, 0x3d	; 61
    2112:	de b7       	in	r29, 0x3e	; 62
	DDRD &= ~ACS_PWR;
    2114:	a1 e3       	ldi	r26, 0x31	; 49
    2116:	b0 e0       	ldi	r27, 0x00	; 0
    2118:	e1 e3       	ldi	r30, 0x31	; 49
    211a:	f0 e0       	ldi	r31, 0x00	; 0
    211c:	80 81       	ld	r24, Z
    211e:	8f 7b       	andi	r24, 0xBF	; 191
    2120:	8c 93       	st	X, r24
	PORTD &= ~ACS_PWR;
    2122:	a2 e3       	ldi	r26, 0x32	; 50
    2124:	b0 e0       	ldi	r27, 0x00	; 0
    2126:	e2 e3       	ldi	r30, 0x32	; 50
    2128:	f0 e0       	ldi	r31, 0x00	; 0
    212a:	80 81       	ld	r24, Z
    212c:	8f 7b       	andi	r24, 0xBF	; 191
    212e:	8c 93       	st	X, r24
	DDRB |= ACS_PWRH;
    2130:	a7 e3       	ldi	r26, 0x37	; 55
    2132:	b0 e0       	ldi	r27, 0x00	; 0
    2134:	e7 e3       	ldi	r30, 0x37	; 55
    2136:	f0 e0       	ldi	r31, 0x00	; 0
    2138:	80 81       	ld	r24, Z
    213a:	88 60       	ori	r24, 0x08	; 8
    213c:	8c 93       	st	X, r24
	PORTB |= ACS_PWRH;
    213e:	a8 e3       	ldi	r26, 0x38	; 56
    2140:	b0 e0       	ldi	r27, 0x00	; 0
    2142:	e8 e3       	ldi	r30, 0x38	; 56
    2144:	f0 e0       	ldi	r31, 0x00	; 0
    2146:	80 81       	ld	r24, Z
    2148:	88 60       	ori	r24, 0x08	; 8
    214a:	8c 93       	st	X, r24
}
    214c:	cf 91       	pop	r28
    214e:	df 91       	pop	r29
    2150:	08 95       	ret

00002152 <setACSPwrHigh>:
 *
 *			setACSPwrHigh();
 *
 */
void setACSPwrHigh(void)
{
    2152:	df 93       	push	r29
    2154:	cf 93       	push	r28
    2156:	cd b7       	in	r28, 0x3d	; 61
    2158:	de b7       	in	r29, 0x3e	; 62
	DDRD |= ACS_PWR;
    215a:	a1 e3       	ldi	r26, 0x31	; 49
    215c:	b0 e0       	ldi	r27, 0x00	; 0
    215e:	e1 e3       	ldi	r30, 0x31	; 49
    2160:	f0 e0       	ldi	r31, 0x00	; 0
    2162:	80 81       	ld	r24, Z
    2164:	80 64       	ori	r24, 0x40	; 64
    2166:	8c 93       	st	X, r24
	PORTD |= ACS_PWR;
    2168:	a2 e3       	ldi	r26, 0x32	; 50
    216a:	b0 e0       	ldi	r27, 0x00	; 0
    216c:	e2 e3       	ldi	r30, 0x32	; 50
    216e:	f0 e0       	ldi	r31, 0x00	; 0
    2170:	80 81       	ld	r24, Z
    2172:	80 64       	ori	r24, 0x40	; 64
    2174:	8c 93       	st	X, r24
	DDRB |= ACS_PWRH;
    2176:	a7 e3       	ldi	r26, 0x37	; 55
    2178:	b0 e0       	ldi	r27, 0x00	; 0
    217a:	e7 e3       	ldi	r30, 0x37	; 55
    217c:	f0 e0       	ldi	r31, 0x00	; 0
    217e:	80 81       	ld	r24, Z
    2180:	88 60       	ori	r24, 0x08	; 8
    2182:	8c 93       	st	X, r24
	PORTB |= ACS_PWRH;
    2184:	a8 e3       	ldi	r26, 0x38	; 56
    2186:	b0 e0       	ldi	r27, 0x00	; 0
    2188:	e8 e3       	ldi	r30, 0x38	; 56
    218a:	f0 e0       	ldi	r31, 0x00	; 0
    218c:	80 81       	ld	r24, Z
    218e:	88 60       	ori	r24, 0x08	; 8
    2190:	8c 93       	st	X, r24
}
    2192:	cf 91       	pop	r28
    2194:	df 91       	pop	r29
    2196:	08 95       	ret

00002198 <powerON>:

/*****************************************************************************/
// 

void powerON(void) 
{ 
    2198:	df 93       	push	r29
    219a:	cf 93       	push	r28
    219c:	cd b7       	in	r28, 0x3d	; 61
    219e:	de b7       	in	r29, 0x3e	; 62
	PORTB |= PWRON;
    21a0:	a8 e3       	ldi	r26, 0x38	; 56
    21a2:	b0 e0       	ldi	r27, 0x00	; 0
    21a4:	e8 e3       	ldi	r30, 0x38	; 56
    21a6:	f0 e0       	ldi	r31, 0x00	; 0
    21a8:	80 81       	ld	r24, Z
    21aa:	80 61       	ori	r24, 0x10	; 16
    21ac:	8c 93       	st	X, r24
	#ifdef POWER_ON_WARNING
		if(leds_on < 4)
    21ae:	80 91 bd 01 	lds	r24, 0x01BD
    21b2:	84 30       	cpi	r24, 0x04	; 4
    21b4:	18 f4       	brcc	.+6      	; 0x21bc <powerON+0x24>
			leds_on = 3;
    21b6:	83 e0       	ldi	r24, 0x03	; 3
    21b8:	80 93 bd 01 	sts	0x01BD, r24
	#endif
}
    21bc:	cf 91       	pop	r28
    21be:	df 91       	pop	r29
    21c0:	08 95       	ret

000021c2 <powerOFF>:

void powerOFF(void)
{
    21c2:	df 93       	push	r29
    21c4:	cf 93       	push	r28
    21c6:	00 d0       	rcall	.+0      	; 0x21c8 <powerOFF+0x6>
    21c8:	cd b7       	in	r28, 0x3d	; 61
    21ca:	de b7       	in	r29, 0x3e	; 62
	PORTB &= ~PWRON;
    21cc:	a8 e3       	ldi	r26, 0x38	; 56
    21ce:	b0 e0       	ldi	r27, 0x00	; 0
    21d0:	e8 e3       	ldi	r30, 0x38	; 56
    21d2:	f0 e0       	ldi	r31, 0x00	; 0
    21d4:	80 81       	ld	r24, Z
    21d6:	8f 7e       	andi	r24, 0xEF	; 239
    21d8:	8c 93       	st	X, r24
	#ifdef POWER_ON_WARNING
		if(leds_on < 4)
    21da:	80 91 bd 01 	lds	r24, 0x01BD
    21de:	84 30       	cpi	r24, 0x04	; 4
    21e0:	90 f4       	brcc	.+36     	; 0x2206 <powerOFF+0x44>
			leds_on = (leds_on ? 1 : (statusLEDs.byte && 1));
    21e2:	80 91 bd 01 	lds	r24, 0x01BD
    21e6:	88 23       	and	r24, r24
    21e8:	21 f4       	brne	.+8      	; 0x21f2 <powerOFF+0x30>
    21ea:	80 91 a8 01 	lds	r24, 0x01A8
    21ee:	88 23       	and	r24, r24
    21f0:	29 f0       	breq	.+10     	; 0x21fc <powerOFF+0x3a>
    21f2:	81 e0       	ldi	r24, 0x01	; 1
    21f4:	90 e0       	ldi	r25, 0x00	; 0
    21f6:	9a 83       	std	Y+2, r25	; 0x02
    21f8:	89 83       	std	Y+1, r24	; 0x01
    21fa:	02 c0       	rjmp	.+4      	; 0x2200 <powerOFF+0x3e>
    21fc:	1a 82       	std	Y+2, r1	; 0x02
    21fe:	19 82       	std	Y+1, r1	; 0x01
    2200:	89 81       	ldd	r24, Y+1	; 0x01
    2202:	80 93 bd 01 	sts	0x01BD, r24
	#endif
}
    2206:	0f 90       	pop	r0
    2208:	0f 90       	pop	r0
    220a:	cf 91       	pop	r28
    220c:	df 91       	pop	r29
    220e:	08 95       	ret

00002210 <__vector_10>:
 *
 * By default, it runs at 10kHz which means this ISR is called
 * every ~100µs! This is nice for all kinds of timing stuff!
 */
ISR (TIMER0_COMP_vect)
{
    2210:	1f 92       	push	r1
    2212:	0f 92       	push	r0
    2214:	0f b6       	in	r0, 0x3f	; 63
    2216:	0f 92       	push	r0
    2218:	11 24       	eor	r1, r1
    221a:	2f 93       	push	r18
    221c:	3f 93       	push	r19
    221e:	5f 93       	push	r21
    2220:	6f 93       	push	r22
    2222:	7f 93       	push	r23
    2224:	8f 93       	push	r24
    2226:	9f 93       	push	r25
    2228:	af 93       	push	r26
    222a:	bf 93       	push	r27
    222c:	ef 93       	push	r30
    222e:	ff 93       	push	r31
    2230:	df 93       	push	r29
    2232:	cf 93       	push	r28
    2234:	cd b7       	in	r28, 0x3d	; 61
    2236:	de b7       	in	r29, 0x3e	; 62
    2238:	2b 97       	sbiw	r28, 0x0b	; 11
    223a:	de bf       	out	0x3e, r29	; 62
    223c:	cd bf       	out	0x3d, r28	; 61
	#ifdef POWER_ON_WARNING
		static uint16_t leds_on_timer = 0;
	#endif
	
	// 16bit timer (100µs resolution)
	timer++;
    223e:	80 91 a3 01 	lds	r24, 0x01A3
    2242:	90 91 a4 01 	lds	r25, 0x01A4
    2246:	01 96       	adiw	r24, 0x01	; 1
    2248:	90 93 a4 01 	sts	0x01A4, r25
    224c:	80 93 a3 01 	sts	0x01A3, r24
	
	// Blocking delay (100µs):
	delay_timer++;
    2250:	80 91 fe 01 	lds	r24, 0x01FE
    2254:	8f 5f       	subi	r24, 0xFF	; 255
    2256:	80 93 fe 01 	sts	0x01FE, r24
	
	// All 1ms based timing stuff
	if(ms_timer++ >= 9) { // 10 * 100µs = 1ms, >= 9 because 0..9 = 10 counts
    225a:	20 91 01 02 	lds	r18, 0x0201
    225e:	2b 87       	std	Y+11, r18	; 0x0b
    2260:	1a 86       	std	Y+10, r1	; 0x0a
    2262:	8b 85       	ldd	r24, Y+11	; 0x0b
    2264:	89 30       	cpi	r24, 0x09	; 9
    2266:	10 f0       	brcs	.+4      	; 0x226c <__vector_10+0x5c>
    2268:	91 e0       	ldi	r25, 0x01	; 1
    226a:	9a 87       	std	Y+10, r25	; 0x0a
    226c:	8b 85       	ldd	r24, Y+11	; 0x0b
    226e:	8f 5f       	subi	r24, 0xFF	; 255
    2270:	80 93 01 02 	sts	0x0201, r24
    2274:	2a 85       	ldd	r18, Y+10	; 0x0a
    2276:	22 23       	and	r18, r18
    2278:	09 f4       	brne	.+2      	; 0x227c <__vector_10+0x6c>
    227a:	ec c1       	rjmp	.+984    	; 0x2654 <__vector_10+0x444>
		// 16bit Stopwatches:
		if(stopwatches.watches & STOPWATCH1)
    227c:	80 91 d6 01 	lds	r24, 0x01D6
    2280:	88 2f       	mov	r24, r24
    2282:	90 e0       	ldi	r25, 0x00	; 0
    2284:	81 70       	andi	r24, 0x01	; 1
    2286:	90 70       	andi	r25, 0x00	; 0
    2288:	88 23       	and	r24, r24
    228a:	49 f0       	breq	.+18     	; 0x229e <__vector_10+0x8e>
			stopwatches.watch1++;
    228c:	80 91 d7 01 	lds	r24, 0x01D7
    2290:	90 91 d8 01 	lds	r25, 0x01D8
    2294:	01 96       	adiw	r24, 0x01	; 1
    2296:	90 93 d8 01 	sts	0x01D8, r25
    229a:	80 93 d7 01 	sts	0x01D7, r24
		if(stopwatches.watches & STOPWATCH2)
    229e:	80 91 d6 01 	lds	r24, 0x01D6
    22a2:	88 2f       	mov	r24, r24
    22a4:	90 e0       	ldi	r25, 0x00	; 0
    22a6:	82 70       	andi	r24, 0x02	; 2
    22a8:	90 70       	andi	r25, 0x00	; 0
    22aa:	00 97       	sbiw	r24, 0x00	; 0
    22ac:	49 f0       	breq	.+18     	; 0x22c0 <__vector_10+0xb0>
			stopwatches.watch2++;
    22ae:	80 91 d9 01 	lds	r24, 0x01D9
    22b2:	90 91 da 01 	lds	r25, 0x01DA
    22b6:	01 96       	adiw	r24, 0x01	; 1
    22b8:	90 93 da 01 	sts	0x01DA, r25
    22bc:	80 93 d9 01 	sts	0x01D9, r24
		if(stopwatches.watches & STOPWATCH3)
    22c0:	80 91 d6 01 	lds	r24, 0x01D6
    22c4:	88 2f       	mov	r24, r24
    22c6:	90 e0       	ldi	r25, 0x00	; 0
    22c8:	84 70       	andi	r24, 0x04	; 4
    22ca:	90 70       	andi	r25, 0x00	; 0
    22cc:	00 97       	sbiw	r24, 0x00	; 0
    22ce:	49 f0       	breq	.+18     	; 0x22e2 <__vector_10+0xd2>
			stopwatches.watch3++;
    22d0:	80 91 db 01 	lds	r24, 0x01DB
    22d4:	90 91 dc 01 	lds	r25, 0x01DC
    22d8:	01 96       	adiw	r24, 0x01	; 1
    22da:	90 93 dc 01 	sts	0x01DC, r25
    22de:	80 93 db 01 	sts	0x01DB, r24
		if(stopwatches.watches & STOPWATCH4)
    22e2:	80 91 d6 01 	lds	r24, 0x01D6
    22e6:	88 2f       	mov	r24, r24
    22e8:	90 e0       	ldi	r25, 0x00	; 0
    22ea:	88 70       	andi	r24, 0x08	; 8
    22ec:	90 70       	andi	r25, 0x00	; 0
    22ee:	00 97       	sbiw	r24, 0x00	; 0
    22f0:	49 f0       	breq	.+18     	; 0x2304 <__vector_10+0xf4>
			stopwatches.watch4++;
    22f2:	80 91 dd 01 	lds	r24, 0x01DD
    22f6:	90 91 de 01 	lds	r25, 0x01DE
    22fa:	01 96       	adiw	r24, 0x01	; 1
    22fc:	90 93 de 01 	sts	0x01DE, r25
    2300:	80 93 dd 01 	sts	0x01DD, r24
		if(stopwatches.watches & STOPWATCH5)
    2304:	80 91 d6 01 	lds	r24, 0x01D6
    2308:	88 2f       	mov	r24, r24
    230a:	90 e0       	ldi	r25, 0x00	; 0
    230c:	80 71       	andi	r24, 0x10	; 16
    230e:	90 70       	andi	r25, 0x00	; 0
    2310:	00 97       	sbiw	r24, 0x00	; 0
    2312:	49 f0       	breq	.+18     	; 0x2326 <__vector_10+0x116>
			stopwatches.watch5++;
    2314:	80 91 df 01 	lds	r24, 0x01DF
    2318:	90 91 e0 01 	lds	r25, 0x01E0
    231c:	01 96       	adiw	r24, 0x01	; 1
    231e:	90 93 e0 01 	sts	0x01E0, r25
    2322:	80 93 df 01 	sts	0x01DF, r24
		if(stopwatches.watches & STOPWATCH6)
    2326:	80 91 d6 01 	lds	r24, 0x01D6
    232a:	88 2f       	mov	r24, r24
    232c:	90 e0       	ldi	r25, 0x00	; 0
    232e:	80 72       	andi	r24, 0x20	; 32
    2330:	90 70       	andi	r25, 0x00	; 0
    2332:	00 97       	sbiw	r24, 0x00	; 0
    2334:	49 f0       	breq	.+18     	; 0x2348 <__vector_10+0x138>
			stopwatches.watch6++;
    2336:	80 91 e1 01 	lds	r24, 0x01E1
    233a:	90 91 e2 01 	lds	r25, 0x01E2
    233e:	01 96       	adiw	r24, 0x01	; 1
    2340:	90 93 e2 01 	sts	0x01E2, r25
    2344:	80 93 e1 01 	sts	0x01E1, r24
		if(stopwatches.watches & STOPWATCH7)
    2348:	80 91 d6 01 	lds	r24, 0x01D6
    234c:	88 2f       	mov	r24, r24
    234e:	90 e0       	ldi	r25, 0x00	; 0
    2350:	80 74       	andi	r24, 0x40	; 64
    2352:	90 70       	andi	r25, 0x00	; 0
    2354:	00 97       	sbiw	r24, 0x00	; 0
    2356:	49 f0       	breq	.+18     	; 0x236a <__vector_10+0x15a>
			stopwatches.watch7++;
    2358:	80 91 e3 01 	lds	r24, 0x01E3
    235c:	90 91 e4 01 	lds	r25, 0x01E4
    2360:	01 96       	adiw	r24, 0x01	; 1
    2362:	90 93 e4 01 	sts	0x01E4, r25
    2366:	80 93 e3 01 	sts	0x01E3, r24
		if(stopwatches.watches & STOPWATCH8)
    236a:	80 91 d6 01 	lds	r24, 0x01D6
    236e:	88 23       	and	r24, r24
    2370:	4c f4       	brge	.+18     	; 0x2384 <__vector_10+0x174>
			stopwatches.watch8++;
    2372:	80 91 e5 01 	lds	r24, 0x01E5
    2376:	90 91 e6 01 	lds	r25, 0x01E6
    237a:	01 96       	adiw	r24, 0x01	; 1
    237c:	90 93 e6 01 	sts	0x01E6, r25
    2380:	80 93 e5 01 	sts	0x01E5, r24

		// Speed measurement timer
		if(speed_timer++ > SPEED_TIMER_BASE) {
    2384:	80 91 f2 01 	lds	r24, 0x01F2
    2388:	89 87       	std	Y+9, r24	; 0x09
    238a:	18 86       	std	Y+8, r1	; 0x08
    238c:	99 85       	ldd	r25, Y+9	; 0x09
    238e:	99 3c       	cpi	r25, 0xC9	; 201
    2390:	10 f0       	brcs	.+4      	; 0x2396 <__vector_10+0x186>
    2392:	21 e0       	ldi	r18, 0x01	; 1
    2394:	28 87       	std	Y+8, r18	; 0x08
    2396:	89 85       	ldd	r24, Y+9	; 0x09
    2398:	8f 5f       	subi	r24, 0xFF	; 255
    239a:	80 93 f2 01 	sts	0x01F2, r24
    239e:	88 85       	ldd	r24, Y+8	; 0x08
    23a0:	88 23       	and	r24, r24
    23a2:	e9 f0       	breq	.+58     	; 0x23de <__vector_10+0x1ce>
			mright_speed = mright_counter;
    23a4:	80 91 d0 01 	lds	r24, 0x01D0
    23a8:	90 91 d1 01 	lds	r25, 0x01D1
    23ac:	90 93 03 02 	sts	0x0203, r25
    23b0:	80 93 02 02 	sts	0x0202, r24
			mleft_speed = mleft_counter;
    23b4:	80 91 fa 01 	lds	r24, 0x01FA
    23b8:	90 91 fb 01 	lds	r25, 0x01FB
    23bc:	90 93 c1 01 	sts	0x01C1, r25
    23c0:	80 93 c0 01 	sts	0x01C0, r24
			mright_counter = 0;
    23c4:	10 92 d1 01 	sts	0x01D1, r1
    23c8:	10 92 d0 01 	sts	0x01D0, r1
			mleft_counter = 0;
    23cc:	10 92 fb 01 	sts	0x01FB, r1
    23d0:	10 92 fa 01 	sts	0x01FA, r1
			motor_control = true;
    23d4:	81 e0       	ldi	r24, 0x01	; 1
    23d6:	80 93 bc 01 	sts	0x01BC, r24
			speed_timer = 0;
    23da:	10 92 f2 01 	sts	0x01F2, r1
		}
		
		// Power on LED flashing:
		#ifdef POWER_ON_WARNING
			if(leds_on < 3) {
    23de:	80 91 bd 01 	lds	r24, 0x01BD
    23e2:	83 30       	cpi	r24, 0x03	; 3
    23e4:	08 f0       	brcs	.+2      	; 0x23e8 <__vector_10+0x1d8>
    23e6:	a3 c0       	rjmp	.+326    	; 0x252e <__vector_10+0x31e>
				if(leds_on == 2) {
    23e8:	80 91 bd 01 	lds	r24, 0x01BD
    23ec:	82 30       	cpi	r24, 0x02	; 2
    23ee:	09 f0       	breq	.+2      	; 0x23f2 <__vector_10+0x1e2>
    23f0:	6b c0       	rjmp	.+214    	; 0x24c8 <__vector_10+0x2b8>
					if(!statusLEDs.byte) {
    23f2:	80 91 a8 01 	lds	r24, 0x01A8
    23f6:	88 23       	and	r24, r24
    23f8:	09 f0       	breq	.+2      	; 0x23fc <__vector_10+0x1ec>
    23fa:	4b c0       	rjmp	.+150    	; 0x2492 <__vector_10+0x282>
						if(leds_on_timer++ % 200 == 0) {
    23fc:	80 91 95 01 	lds	r24, 0x0195
    2400:	90 91 96 01 	lds	r25, 0x0196
    2404:	9f 83       	std	Y+7, r25	; 0x07
    2406:	8e 83       	std	Y+6, r24	; 0x06
    2408:	28 ec       	ldi	r18, 0xC8	; 200
    240a:	30 e0       	ldi	r19, 0x00	; 0
    240c:	8e 81       	ldd	r24, Y+6	; 0x06
    240e:	9f 81       	ldd	r25, Y+7	; 0x07
    2410:	b9 01       	movw	r22, r18
    2412:	0e 94 52 1d 	call	0x3aa4	; 0x3aa4 <__udivmodhi4>
    2416:	1d 82       	std	Y+5, r1	; 0x05
    2418:	00 97       	sbiw	r24, 0x00	; 0
    241a:	11 f4       	brne	.+4      	; 0x2420 <__vector_10+0x210>
    241c:	91 e0       	ldi	r25, 0x01	; 1
    241e:	9d 83       	std	Y+5, r25	; 0x05
    2420:	8e 81       	ldd	r24, Y+6	; 0x06
    2422:	9f 81       	ldd	r25, Y+7	; 0x07
    2424:	01 96       	adiw	r24, 0x01	; 1
    2426:	90 93 96 01 	sts	0x0196, r25
    242a:	80 93 95 01 	sts	0x0195, r24
    242e:	2d 81       	ldd	r18, Y+5	; 0x05
    2430:	22 23       	and	r18, r18
    2432:	09 f4       	brne	.+2      	; 0x2436 <__vector_10+0x226>
    2434:	7c c0       	rjmp	.+248    	; 0x252e <__vector_10+0x31e>
							if(leds_on_timer > POWER_ON_SHOW_TIME) {
    2436:	80 91 95 01 	lds	r24, 0x0195
    243a:	90 91 96 01 	lds	r25, 0x0196
    243e:	2f e0       	ldi	r18, 0x0F	; 15
    2440:	81 3a       	cpi	r24, 0xA1	; 161
    2442:	92 07       	cpc	r25, r18
    2444:	a8 f0       	brcs	.+42     	; 0x2470 <__vector_10+0x260>
								DDRB &= ~SL5; 
    2446:	a7 e3       	ldi	r26, 0x37	; 55
    2448:	b0 e0       	ldi	r27, 0x00	; 0
    244a:	e7 e3       	ldi	r30, 0x37	; 55
    244c:	f0 e0       	ldi	r31, 0x00	; 0
    244e:	80 81       	ld	r24, Z
    2450:	8d 7f       	andi	r24, 0xFD	; 253
    2452:	8c 93       	st	X, r24
								PORTB &= ~SL5;
    2454:	a8 e3       	ldi	r26, 0x38	; 56
    2456:	b0 e0       	ldi	r27, 0x00	; 0
    2458:	e8 e3       	ldi	r30, 0x38	; 56
    245a:	f0 e0       	ldi	r31, 0x00	; 0
    245c:	80 81       	ld	r24, Z
    245e:	8d 7f       	andi	r24, 0xFD	; 253
    2460:	8c 93       	st	X, r24
								leds_on = 0;
    2462:	10 92 bd 01 	sts	0x01BD, r1
								leds_on_timer = 0;
    2466:	10 92 96 01 	sts	0x0196, r1
    246a:	10 92 95 01 	sts	0x0195, r1
    246e:	5f c0       	rjmp	.+190    	; 0x252e <__vector_10+0x31e>
							}
							else {
								DDRB ^= SL5; 
    2470:	a7 e3       	ldi	r26, 0x37	; 55
    2472:	b0 e0       	ldi	r27, 0x00	; 0
    2474:	e7 e3       	ldi	r30, 0x37	; 55
    2476:	f0 e0       	ldi	r31, 0x00	; 0
    2478:	90 81       	ld	r25, Z
    247a:	82 e0       	ldi	r24, 0x02	; 2
    247c:	89 27       	eor	r24, r25
    247e:	8c 93       	st	X, r24
								PORTB ^= SL5;
    2480:	a8 e3       	ldi	r26, 0x38	; 56
    2482:	b0 e0       	ldi	r27, 0x00	; 0
    2484:	e8 e3       	ldi	r30, 0x38	; 56
    2486:	f0 e0       	ldi	r31, 0x00	; 0
    2488:	90 81       	ld	r25, Z
    248a:	82 e0       	ldi	r24, 0x02	; 2
    248c:	89 27       	eor	r24, r25
    248e:	8c 93       	st	X, r24
    2490:	4e c0       	rjmp	.+156    	; 0x252e <__vector_10+0x31e>
							}
						}
					}
					else {
						if(!statusLEDs.LED5) {
    2492:	80 91 a8 01 	lds	r24, 0x01A8
    2496:	80 71       	andi	r24, 0x10	; 16
    2498:	88 23       	and	r24, r24
    249a:	71 f4       	brne	.+28     	; 0x24b8 <__vector_10+0x2a8>
							DDRB &= ~SL5; 
    249c:	a7 e3       	ldi	r26, 0x37	; 55
    249e:	b0 e0       	ldi	r27, 0x00	; 0
    24a0:	e7 e3       	ldi	r30, 0x37	; 55
    24a2:	f0 e0       	ldi	r31, 0x00	; 0
    24a4:	80 81       	ld	r24, Z
    24a6:	8d 7f       	andi	r24, 0xFD	; 253
    24a8:	8c 93       	st	X, r24
							PORTB &= ~SL5;
    24aa:	a8 e3       	ldi	r26, 0x38	; 56
    24ac:	b0 e0       	ldi	r27, 0x00	; 0
    24ae:	e8 e3       	ldi	r30, 0x38	; 56
    24b0:	f0 e0       	ldi	r31, 0x00	; 0
    24b2:	80 81       	ld	r24, Z
    24b4:	8d 7f       	andi	r24, 0xFD	; 253
    24b6:	8c 93       	st	X, r24
						}
						leds_on_timer = 0;
    24b8:	10 92 96 01 	sts	0x0196, r1
    24bc:	10 92 95 01 	sts	0x0195, r1
						leds_on = 1;
    24c0:	81 e0       	ldi	r24, 0x01	; 1
    24c2:	80 93 bd 01 	sts	0x01BD, r24
    24c6:	33 c0       	rjmp	.+102    	; 0x252e <__vector_10+0x31e>
					}
				}
				else if(leds_on_timer > POWER_ON_WAIT_TIME) {
    24c8:	80 91 95 01 	lds	r24, 0x0195
    24cc:	90 91 96 01 	lds	r25, 0x0196
    24d0:	2e e2       	ldi	r18, 0x2E	; 46
    24d2:	81 3e       	cpi	r24, 0xE1	; 225
    24d4:	92 07       	cpc	r25, r18
    24d6:	10 f1       	brcs	.+68     	; 0x251c <__vector_10+0x30c>
					if(leds_on == 1) {
    24d8:	80 91 bd 01 	lds	r24, 0x01BD
    24dc:	81 30       	cpi	r24, 0x01	; 1
    24de:	b1 f4       	brne	.+44     	; 0x250c <__vector_10+0x2fc>
						leds_on = 0;
    24e0:	10 92 bd 01 	sts	0x01BD, r1
						if(!statusLEDs.LED5) {
    24e4:	80 91 a8 01 	lds	r24, 0x01A8
    24e8:	80 71       	andi	r24, 0x10	; 16
    24ea:	88 23       	and	r24, r24
    24ec:	91 f4       	brne	.+36     	; 0x2512 <__vector_10+0x302>
							DDRB &= ~SL5; 
    24ee:	a7 e3       	ldi	r26, 0x37	; 55
    24f0:	b0 e0       	ldi	r27, 0x00	; 0
    24f2:	e7 e3       	ldi	r30, 0x37	; 55
    24f4:	f0 e0       	ldi	r31, 0x00	; 0
    24f6:	80 81       	ld	r24, Z
    24f8:	8d 7f       	andi	r24, 0xFD	; 253
    24fa:	8c 93       	st	X, r24
							PORTB &= ~SL5;
    24fc:	a8 e3       	ldi	r26, 0x38	; 56
    24fe:	b0 e0       	ldi	r27, 0x00	; 0
    2500:	e8 e3       	ldi	r30, 0x38	; 56
    2502:	f0 e0       	ldi	r31, 0x00	; 0
    2504:	80 81       	ld	r24, Z
    2506:	8d 7f       	andi	r24, 0xFD	; 253
    2508:	8c 93       	st	X, r24
    250a:	03 c0       	rjmp	.+6      	; 0x2512 <__vector_10+0x302>
						}
					}
					else 
						leds_on = 2;
    250c:	82 e0       	ldi	r24, 0x02	; 2
    250e:	80 93 bd 01 	sts	0x01BD, r24
					leds_on_timer = 0;
    2512:	10 92 96 01 	sts	0x0196, r1
    2516:	10 92 95 01 	sts	0x0195, r1
    251a:	09 c0       	rjmp	.+18     	; 0x252e <__vector_10+0x31e>
				}
				else
					leds_on_timer++;
    251c:	80 91 95 01 	lds	r24, 0x0195
    2520:	90 91 96 01 	lds	r25, 0x0196
    2524:	01 96       	adiw	r24, 0x01	; 1
    2526:	90 93 96 01 	sts	0x0196, r25
    252a:	80 93 95 01 	sts	0x0195, r24
			}
		#endif

		// ACS timer:
		if(acs_timer < (ACS_UPDATE_INTERVAL+1))
    252e:	80 91 ca 01 	lds	r24, 0x01CA
    2532:	90 91 cb 01 	lds	r25, 0x01CB
    2536:	83 30       	cpi	r24, 0x03	; 3
    2538:	91 05       	cpc	r25, r1
    253a:	48 f4       	brcc	.+18     	; 0x254e <__vector_10+0x33e>
			acs_timer++;	
    253c:	80 91 ca 01 	lds	r24, 0x01CA
    2540:	90 91 cb 01 	lds	r25, 0x01CB
    2544:	01 96       	adiw	r24, 0x01	; 1
    2546:	90 93 cb 01 	sts	0x01CB, r25
    254a:	80 93 ca 01 	sts	0x01CA, r24

		// Overcurrent measurement timer
		if(overcurrent_timer < 55)
    254e:	80 91 ea 01 	lds	r24, 0x01EA
    2552:	87 33       	cpi	r24, 0x37	; 55
    2554:	28 f4       	brcc	.+10     	; 0x2560 <__vector_10+0x350>
			overcurrent_timer++;
    2556:	80 91 ea 01 	lds	r24, 0x01EA
    255a:	8f 5f       	subi	r24, 0xFF	; 255
    255c:	80 93 ea 01 	sts	0x01EA, r24
		
		// Bumper check timer
		if(bumper_timer < 52)
    2560:	80 91 f5 01 	lds	r24, 0x01F5
    2564:	84 33       	cpi	r24, 0x34	; 52
    2566:	28 f4       	brcc	.+10     	; 0x2572 <__vector_10+0x362>
			bumper_timer++;		
    2568:	80 91 f5 01 	lds	r24, 0x01F5
    256c:	8f 5f       	subi	r24, 0xFF	; 255
    256e:	80 93 f5 01 	sts	0x01F5, r24
		
		// Soft PWM adjustment and automatic PWM shutdown if motor power is 0:
		if(speed_adjust_timer++ > 2) {
    2572:	80 91 f0 01 	lds	r24, 0x01F0
    2576:	8c 83       	std	Y+4, r24	; 0x04
    2578:	1b 82       	std	Y+3, r1	; 0x03
    257a:	9c 81       	ldd	r25, Y+4	; 0x04
    257c:	93 30       	cpi	r25, 0x03	; 3
    257e:	10 f0       	brcs	.+4      	; 0x2584 <__vector_10+0x374>
    2580:	21 e0       	ldi	r18, 0x01	; 1
    2582:	2b 83       	std	Y+3, r18	; 0x03
    2584:	8c 81       	ldd	r24, Y+4	; 0x04
    2586:	8f 5f       	subi	r24, 0xFF	; 255
    2588:	80 93 f0 01 	sts	0x01F0, r24
    258c:	8b 81       	ldd	r24, Y+3	; 0x03
    258e:	88 23       	and	r24, r24
    2590:	09 f4       	brne	.+2      	; 0x2594 <__vector_10+0x384>
    2592:	5e c0       	rjmp	.+188    	; 0x2650 <__vector_10+0x440>
			if(mright_ptmp != mright_power) {
    2594:	80 91 eb 01 	lds	r24, 0x01EB
    2598:	28 2f       	mov	r18, r24
    259a:	30 e0       	ldi	r19, 0x00	; 0
    259c:	80 91 ce 01 	lds	r24, 0x01CE
    25a0:	90 91 cf 01 	lds	r25, 0x01CF
    25a4:	28 17       	cp	r18, r24
    25a6:	39 07       	cpc	r19, r25
    25a8:	d9 f0       	breq	.+54     	; 0x25e0 <__vector_10+0x3d0>
				if(mright_ptmp < mright_power) 
    25aa:	80 91 eb 01 	lds	r24, 0x01EB
    25ae:	28 2f       	mov	r18, r24
    25b0:	30 e0       	ldi	r19, 0x00	; 0
    25b2:	80 91 ce 01 	lds	r24, 0x01CE
    25b6:	90 91 cf 01 	lds	r25, 0x01CF
    25ba:	28 17       	cp	r18, r24
    25bc:	39 07       	cpc	r19, r25
    25be:	34 f4       	brge	.+12     	; 0x25cc <__vector_10+0x3bc>
					mright_ptmp++;
    25c0:	80 91 eb 01 	lds	r24, 0x01EB
    25c4:	8f 5f       	subi	r24, 0xFF	; 255
    25c6:	80 93 eb 01 	sts	0x01EB, r24
    25ca:	05 c0       	rjmp	.+10     	; 0x25d6 <__vector_10+0x3c6>
				else 
					mright_ptmp--;
    25cc:	80 91 eb 01 	lds	r24, 0x01EB
    25d0:	81 50       	subi	r24, 0x01	; 1
    25d2:	80 93 eb 01 	sts	0x01EB, r24
				OCR1AL = mright_ptmp;
    25d6:	ea e4       	ldi	r30, 0x4A	; 74
    25d8:	f0 e0       	ldi	r31, 0x00	; 0
    25da:	80 91 eb 01 	lds	r24, 0x01EB
    25de:	80 83       	st	Z, r24
			}
			if(mleft_ptmp != mleft_power) {
    25e0:	80 91 0d 02 	lds	r24, 0x020D
    25e4:	28 2f       	mov	r18, r24
    25e6:	30 e0       	ldi	r19, 0x00	; 0
    25e8:	80 91 be 01 	lds	r24, 0x01BE
    25ec:	90 91 bf 01 	lds	r25, 0x01BF
    25f0:	28 17       	cp	r18, r24
    25f2:	39 07       	cpc	r19, r25
    25f4:	d9 f0       	breq	.+54     	; 0x262c <__vector_10+0x41c>
				if(mleft_ptmp < mleft_power) 
    25f6:	80 91 0d 02 	lds	r24, 0x020D
    25fa:	28 2f       	mov	r18, r24
    25fc:	30 e0       	ldi	r19, 0x00	; 0
    25fe:	80 91 be 01 	lds	r24, 0x01BE
    2602:	90 91 bf 01 	lds	r25, 0x01BF
    2606:	28 17       	cp	r18, r24
    2608:	39 07       	cpc	r19, r25
    260a:	34 f4       	brge	.+12     	; 0x2618 <__vector_10+0x408>
					mleft_ptmp++;
    260c:	80 91 0d 02 	lds	r24, 0x020D
    2610:	8f 5f       	subi	r24, 0xFF	; 255
    2612:	80 93 0d 02 	sts	0x020D, r24
    2616:	05 c0       	rjmp	.+10     	; 0x2622 <__vector_10+0x412>
				else 
					mleft_ptmp--;
    2618:	80 91 0d 02 	lds	r24, 0x020D
    261c:	81 50       	subi	r24, 0x01	; 1
    261e:	80 93 0d 02 	sts	0x020D, r24
				OCR1BL = mleft_ptmp;
    2622:	e8 e4       	ldi	r30, 0x48	; 72
    2624:	f0 e0       	ldi	r31, 0x00	; 0
    2626:	80 91 0d 02 	lds	r24, 0x020D
    262a:	80 83       	st	Z, r24
			}
			if(mleft_ptmp || mright_ptmp)
    262c:	80 91 0d 02 	lds	r24, 0x020D
    2630:	88 23       	and	r24, r24
    2632:	21 f4       	brne	.+8      	; 0x263c <__vector_10+0x42c>
    2634:	80 91 eb 01 	lds	r24, 0x01EB
    2638:	88 23       	and	r24, r24
    263a:	29 f0       	breq	.+10     	; 0x2646 <__vector_10+0x436>
				TCCR1A = (1 << WGM11) | (1 << COM1A1) | (1 << COM1B1);
    263c:	ef e4       	ldi	r30, 0x4F	; 79
    263e:	f0 e0       	ldi	r31, 0x00	; 0
    2640:	82 ea       	ldi	r24, 0xA2	; 162
    2642:	80 83       	st	Z, r24
    2644:	03 c0       	rjmp	.+6      	; 0x264c <__vector_10+0x43c>
			else
				TCCR1A = 0;
    2646:	ef e4       	ldi	r30, 0x4F	; 79
    2648:	f0 e0       	ldi	r31, 0x00	; 0
    264a:	10 82       	st	Z, r1
			speed_adjust_timer = 0;
    264c:	10 92 f0 01 	sts	0x01F0, r1
		}

		ms_timer = 0;
    2650:	10 92 01 02 	sts	0x0201, r1
	
	static uint8_t	IRCOMM_RC5_bit;		// bit value
	static uint8_t	IRCOMM_RC5_time;	// count bit time
	static uint16_t IRCOMM_RC5_tmp;		// shift bits in
	
	if((!sysStatACS.rc5_data_received)) {
    2654:	80 91 b2 01 	lds	r24, 0x01B2
    2658:	88 70       	andi	r24, 0x08	; 8
    265a:	88 23       	and	r24, r24
    265c:	09 f0       	breq	.+2      	; 0x2660 <__vector_10+0x450>
    265e:	77 c0       	rjmp	.+238    	; 0x274e <__vector_10+0x53e>
		uint16_t tmp = IRCOMM_RC5_tmp;
    2660:	80 91 91 01 	lds	r24, 0x0191
    2664:	90 91 92 01 	lds	r25, 0x0192
    2668:	9a 83       	std	Y+2, r25	; 0x02
    266a:	89 83       	std	Y+1, r24	; 0x01
		if(++IRCOMM_RC5_time > RC5_PULSE_MAX) {				// count pulse time
    266c:	80 91 93 01 	lds	r24, 0x0193
    2670:	8f 5f       	subi	r24, 0xFF	; 255
    2672:	80 93 93 01 	sts	0x0193, r24
    2676:	80 91 93 01 	lds	r24, 0x0193
    267a:	86 31       	cpi	r24, 0x16	; 22
    267c:	f0 f0       	brcs	.+60     	; 0x26ba <__vector_10+0x4aa>
			if(!(tmp & 0x4000) && (tmp & 0x2000)) {			// only 14 bits received?
    267e:	89 81       	ldd	r24, Y+1	; 0x01
    2680:	9a 81       	ldd	r25, Y+2	; 0x02
    2682:	80 70       	andi	r24, 0x00	; 0
    2684:	90 74       	andi	r25, 0x40	; 64
    2686:	00 97       	sbiw	r24, 0x00	; 0
    2688:	89 f4       	brne	.+34     	; 0x26ac <__vector_10+0x49c>
    268a:	89 81       	ldd	r24, Y+1	; 0x01
    268c:	9a 81       	ldd	r25, Y+2	; 0x02
    268e:	80 70       	andi	r24, 0x00	; 0
    2690:	90 72       	andi	r25, 0x20	; 32
    2692:	00 97       	sbiw	r24, 0x00	; 0
    2694:	59 f0       	breq	.+22     	; 0x26ac <__vector_10+0x49c>
				IRCOMM_RC5_data_ok.data = tmp;				// store result
    2696:	89 81       	ldd	r24, Y+1	; 0x01
    2698:	9a 81       	ldd	r25, Y+2	; 0x02
    269a:	90 93 0c 02 	sts	0x020C, r25
    269e:	80 93 0b 02 	sts	0x020B, r24
				sysStatACS.rc5_data_received = true; // we have new data!
    26a2:	80 91 b2 01 	lds	r24, 0x01B2
    26a6:	88 60       	ori	r24, 0x08	; 8
    26a8:	80 93 b2 01 	sts	0x01B2, r24
			}
			sysStatACS.detect_rc5 = false; // NO RC5! 
    26ac:	80 91 b2 01 	lds	r24, 0x01B2
    26b0:	8f 7e       	andi	r24, 0xEF	; 239
    26b2:	80 93 b2 01 	sts	0x01B2, r24
			tmp = 0;
    26b6:	1a 82       	std	Y+2, r1	; 0x02
    26b8:	19 82       	std	Y+1, r1	; 0x01
		}
		if ((IRCOMM_RC5_bit ^ PINB) & ACS) {				// change detect
    26ba:	e6 e3       	ldi	r30, 0x36	; 54
    26bc:	f0 e0       	ldi	r31, 0x00	; 0
    26be:	90 81       	ld	r25, Z
    26c0:	80 91 94 01 	lds	r24, 0x0194
    26c4:	89 27       	eor	r24, r25
    26c6:	88 2f       	mov	r24, r24
    26c8:	90 e0       	ldi	r25, 0x00	; 0
    26ca:	84 70       	andi	r24, 0x04	; 4
    26cc:	90 70       	andi	r25, 0x00	; 0
    26ce:	00 97       	sbiw	r24, 0x00	; 0
    26d0:	c1 f1       	breq	.+112    	; 0x2742 <__vector_10+0x532>
			IRCOMM_RC5_bit = ~IRCOMM_RC5_bit;				// 0x00 -> 0xFF -> 0x00
    26d2:	80 91 94 01 	lds	r24, 0x0194
    26d6:	80 95       	com	r24
    26d8:	80 93 94 01 	sts	0x0194, r24
			if(IRCOMM_RC5_time < RC5_PULSE_MIN)	{			// to short
    26dc:	80 91 93 01 	lds	r24, 0x0193
    26e0:	87 30       	cpi	r24, 0x07	; 7
    26e2:	38 f4       	brcc	.+14     	; 0x26f2 <__vector_10+0x4e2>
				sysStatACS.detect_rc5 = false; // RC5 transmission detected! 
    26e4:	80 91 b2 01 	lds	r24, 0x01B2
    26e8:	8f 7e       	andi	r24, 0xEF	; 239
    26ea:	80 93 b2 01 	sts	0x01B2, r24
				tmp = 0;
    26ee:	1a 82       	std	Y+2, r1	; 0x02
    26f0:	19 82       	std	Y+1, r1	; 0x01
			}
			if(!tmp || (IRCOMM_RC5_time > RC5_PULSE_1_2)) {	// start or long pulse time
    26f2:	89 81       	ldd	r24, Y+1	; 0x01
    26f4:	9a 81       	ldd	r25, Y+2	; 0x02
    26f6:	00 97       	sbiw	r24, 0x00	; 0
    26f8:	21 f0       	breq	.+8      	; 0x2702 <__vector_10+0x4f2>
    26fa:	80 91 93 01 	lds	r24, 0x0193
    26fe:	8f 30       	cpi	r24, 0x0F	; 15
    2700:	00 f1       	brcs	.+64     	; 0x2742 <__vector_10+0x532>
				sysStatACS.detect_rc5 = true;
    2702:	80 91 b2 01 	lds	r24, 0x01B2
    2706:	80 61       	ori	r24, 0x10	; 16
    2708:	80 93 b2 01 	sts	0x01B2, r24
				if(!(tmp & 0x4000))							// not to many bits
    270c:	89 81       	ldd	r24, Y+1	; 0x01
    270e:	9a 81       	ldd	r25, Y+2	; 0x02
    2710:	80 70       	andi	r24, 0x00	; 0
    2712:	90 74       	andi	r25, 0x40	; 64
    2714:	00 97       	sbiw	r24, 0x00	; 0
    2716:	31 f4       	brne	.+12     	; 0x2724 <__vector_10+0x514>
					tmp <<= 1;								// shift
    2718:	89 81       	ldd	r24, Y+1	; 0x01
    271a:	9a 81       	ldd	r25, Y+2	; 0x02
    271c:	88 0f       	add	r24, r24
    271e:	99 1f       	adc	r25, r25
    2720:	9a 83       	std	Y+2, r25	; 0x02
    2722:	89 83       	std	Y+1, r24	; 0x01
				if(!(IRCOMM_RC5_bit & ACS))					// inverted bit
    2724:	80 91 94 01 	lds	r24, 0x0194
    2728:	88 2f       	mov	r24, r24
    272a:	90 e0       	ldi	r25, 0x00	; 0
    272c:	84 70       	andi	r24, 0x04	; 4
    272e:	90 70       	andi	r25, 0x00	; 0
    2730:	00 97       	sbiw	r24, 0x00	; 0
    2732:	29 f4       	brne	.+10     	; 0x273e <__vector_10+0x52e>
					tmp |= 1;								// insert new bit
    2734:	89 81       	ldd	r24, Y+1	; 0x01
    2736:	9a 81       	ldd	r25, Y+2	; 0x02
    2738:	81 60       	ori	r24, 0x01	; 1
    273a:	9a 83       	std	Y+2, r25	; 0x02
    273c:	89 83       	std	Y+1, r24	; 0x01
				IRCOMM_RC5_time = 0;						// count next pulse time
    273e:	10 92 93 01 	sts	0x0193, r1
			}
		}
		IRCOMM_RC5_tmp = tmp;	
    2742:	89 81       	ldd	r24, Y+1	; 0x01
    2744:	9a 81       	ldd	r25, Y+2	; 0x02
    2746:	90 93 92 01 	sts	0x0192, r25
    274a:	80 93 91 01 	sts	0x0191, r24
		if(!isEncoderRight())
			cycle_l_r_tmp++;
		else 
			cycle_h_r_tmp++;
	#endif
}
    274e:	2b 96       	adiw	r28, 0x0b	; 11
    2750:	de bf       	out	0x3e, r29	; 62
    2752:	cd bf       	out	0x3d, r28	; 61
    2754:	cf 91       	pop	r28
    2756:	df 91       	pop	r29
    2758:	ff 91       	pop	r31
    275a:	ef 91       	pop	r30
    275c:	bf 91       	pop	r27
    275e:	af 91       	pop	r26
    2760:	9f 91       	pop	r25
    2762:	8f 91       	pop	r24
    2764:	7f 91       	pop	r23
    2766:	6f 91       	pop	r22
    2768:	5f 91       	pop	r21
    276a:	3f 91       	pop	r19
    276c:	2f 91       	pop	r18
    276e:	0f 90       	pop	r0
    2770:	0f be       	out	0x3f, r0	; 63
    2772:	0f 90       	pop	r0
    2774:	1f 90       	pop	r1
    2776:	18 95       	reti

00002778 <sleep>:
 *		sleep(100); // delay 100 * 100us = 10000us = 10ms
 *		// The maximum delay is:
 *		sleep(255); // delay 255 * 100us = 25500us = 25.5ms
 */
void sleep(uint8_t time)
{
    2778:	df 93       	push	r29
    277a:	cf 93       	push	r28
    277c:	0f 92       	push	r0
    277e:	cd b7       	in	r28, 0x3d	; 61
    2780:	de b7       	in	r29, 0x3e	; 62
    2782:	89 83       	std	Y+1, r24	; 0x01
	for (delay_timer = 0; delay_timer < time;);
    2784:	10 92 fe 01 	sts	0x01FE, r1
    2788:	90 91 fe 01 	lds	r25, 0x01FE
    278c:	89 81       	ldd	r24, Y+1	; 0x01
    278e:	98 17       	cp	r25, r24
    2790:	d8 f3       	brcs	.-10     	; 0x2788 <sleep+0x10>
}
    2792:	0f 90       	pop	r0
    2794:	cf 91       	pop	r28
    2796:	df 91       	pop	r29
    2798:	08 95       	ret

0000279a <mSleep>:
 *      mSleep(100); // delay 100 * 1ms = 100ms = 0.1s
 *		mSleep(1000); // delay 1000 * 1ms = 1000ms = 1s
 *
 */
void mSleep(uint16_t time)
{
    279a:	df 93       	push	r29
    279c:	cf 93       	push	r28
    279e:	00 d0       	rcall	.+0      	; 0x27a0 <mSleep+0x6>
    27a0:	0f 92       	push	r0
    27a2:	cd b7       	in	r28, 0x3d	; 61
    27a4:	de b7       	in	r29, 0x3e	; 62
    27a6:	9a 83       	std	Y+2, r25	; 0x02
    27a8:	89 83       	std	Y+1, r24	; 0x01
    27aa:	03 c0       	rjmp	.+6      	; 0x27b2 <mSleep+0x18>
	while (time--) sleep(10);
    27ac:	8a e0       	ldi	r24, 0x0A	; 10
    27ae:	0e 94 bc 13 	call	0x2778	; 0x2778 <sleep>
    27b2:	1b 82       	std	Y+3, r1	; 0x03
    27b4:	89 81       	ldd	r24, Y+1	; 0x01
    27b6:	9a 81       	ldd	r25, Y+2	; 0x02
    27b8:	00 97       	sbiw	r24, 0x00	; 0
    27ba:	11 f0       	breq	.+4      	; 0x27c0 <mSleep+0x26>
    27bc:	81 e0       	ldi	r24, 0x01	; 1
    27be:	8b 83       	std	Y+3, r24	; 0x03
    27c0:	89 81       	ldd	r24, Y+1	; 0x01
    27c2:	9a 81       	ldd	r25, Y+2	; 0x02
    27c4:	01 97       	sbiw	r24, 0x01	; 1
    27c6:	9a 83       	std	Y+2, r25	; 0x02
    27c8:	89 83       	std	Y+1, r24	; 0x01
    27ca:	8b 81       	ldd	r24, Y+3	; 0x03
    27cc:	88 23       	and	r24, r24
    27ce:	71 f7       	brne	.-36     	; 0x27ac <mSleep+0x12>
}
    27d0:	0f 90       	pop	r0
    27d2:	0f 90       	pop	r0
    27d4:	0f 90       	pop	r0
    27d6:	cf 91       	pop	r28
    27d8:	df 91       	pop	r29
    27da:	08 95       	ret

000027dc <delayCycles>:
 * Example:
 * 	delayCycles(1000); // Delays for minimal 1000 instruction cycles
 *					   // (it will be a lot more...)
 */
void delayCycles(uint16_t dly)
{
    27dc:	df 93       	push	r29
    27de:	cf 93       	push	r28
    27e0:	00 d0       	rcall	.+0      	; 0x27e2 <delayCycles+0x6>
    27e2:	0f 92       	push	r0
    27e4:	cd b7       	in	r28, 0x3d	; 61
    27e6:	de b7       	in	r29, 0x3e	; 62
    27e8:	9a 83       	std	Y+2, r25	; 0x02
    27ea:	89 83       	std	Y+1, r24	; 0x01
    27ec:	01 c0       	rjmp	.+2      	; 0x27f0 <delayCycles+0x14>
	while(dly--) nop();
    27ee:	00 00       	nop
    27f0:	1b 82       	std	Y+3, r1	; 0x03
    27f2:	89 81       	ldd	r24, Y+1	; 0x01
    27f4:	9a 81       	ldd	r25, Y+2	; 0x02
    27f6:	00 97       	sbiw	r24, 0x00	; 0
    27f8:	11 f0       	breq	.+4      	; 0x27fe <delayCycles+0x22>
    27fa:	81 e0       	ldi	r24, 0x01	; 1
    27fc:	8b 83       	std	Y+3, r24	; 0x03
    27fe:	89 81       	ldd	r24, Y+1	; 0x01
    2800:	9a 81       	ldd	r25, Y+2	; 0x02
    2802:	01 97       	sbiw	r24, 0x01	; 1
    2804:	9a 83       	std	Y+2, r25	; 0x02
    2806:	89 83       	std	Y+1, r24	; 0x01
    2808:	8b 81       	ldd	r24, Y+3	; 0x03
    280a:	88 23       	and	r24, r24
    280c:	81 f7       	brne	.-32     	; 0x27ee <delayCycles+0x12>
}
    280e:	0f 90       	pop	r0
    2810:	0f 90       	pop	r0
    2812:	0f 90       	pop	r0
    2814:	cf 91       	pop	r28
    2816:	df 91       	pop	r29
    2818:	08 95       	ret

0000281a <extIntON>:

/**
 * Set external interrupt to high level
 */
void extIntON(void)
{
    281a:	df 93       	push	r29
    281c:	cf 93       	push	r28
    281e:	cd b7       	in	r28, 0x3d	; 61
    2820:	de b7       	in	r29, 0x3e	; 62
	DDRA |= E_INT1;
    2822:	aa e3       	ldi	r26, 0x3A	; 58
    2824:	b0 e0       	ldi	r27, 0x00	; 0
    2826:	ea e3       	ldi	r30, 0x3A	; 58
    2828:	f0 e0       	ldi	r31, 0x00	; 0
    282a:	80 81       	ld	r24, Z
    282c:	80 61       	ori	r24, 0x10	; 16
    282e:	8c 93       	st	X, r24
	PORTA |= E_INT1;
    2830:	ab e3       	ldi	r26, 0x3B	; 59
    2832:	b0 e0       	ldi	r27, 0x00	; 0
    2834:	eb e3       	ldi	r30, 0x3B	; 59
    2836:	f0 e0       	ldi	r31, 0x00	; 0
    2838:	80 81       	ld	r24, Z
    283a:	80 61       	ori	r24, 0x10	; 16
    283c:	8c 93       	st	X, r24
}
    283e:	cf 91       	pop	r28
    2840:	df 91       	pop	r29
    2842:	08 95       	ret

00002844 <extIntOFF>:

/**
 * Set external interrupt to low level
 */
void extIntOFF(void)
{
    2844:	df 93       	push	r29
    2846:	cf 93       	push	r28
    2848:	cd b7       	in	r28, 0x3d	; 61
    284a:	de b7       	in	r29, 0x3e	; 62
	PORTA &= ~E_INT1;
    284c:	ab e3       	ldi	r26, 0x3B	; 59
    284e:	b0 e0       	ldi	r27, 0x00	; 0
    2850:	eb e3       	ldi	r30, 0x3B	; 59
    2852:	f0 e0       	ldi	r31, 0x00	; 0
    2854:	80 81       	ld	r24, Z
    2856:	8f 7e       	andi	r24, 0xEF	; 239
    2858:	8c 93       	st	X, r24
	DDRA &= ~E_INT1;
    285a:	aa e3       	ldi	r26, 0x3A	; 58
    285c:	b0 e0       	ldi	r27, 0x00	; 0
    285e:	ea e3       	ldi	r30, 0x3A	; 58
    2860:	f0 e0       	ldi	r31, 0x00	; 0
    2862:	80 81       	ld	r24, Z
    2864:	8f 7e       	andi	r24, 0xEF	; 239
    2866:	8c 93       	st	X, r24
}
    2868:	cf 91       	pop	r28
    286a:	df 91       	pop	r29
    286c:	08 95       	ret

0000286e <task_RP6System>:

/**
 * Calls all important system tasks.
 */
void task_RP6System(void)
{
    286e:	df 93       	push	r29
    2870:	cf 93       	push	r28
    2872:	cd b7       	in	r28, 0x3d	; 61
    2874:	de b7       	in	r29, 0x3e	; 62
	task_ADC();
    2876:	0e 94 1b 05 	call	0xa36	; 0xa36 <task_ADC>
	task_ACS();
    287a:	0e 94 77 0d 	call	0x1aee	; 0x1aee <task_ACS>
	task_Bumpers();
    287e:	0e 94 a3 04 	call	0x946	; 0x946 <task_Bumpers>
	task_motionControl();
    2882:	0e 94 b3 06 	call	0xd66	; 0xd66 <task_motionControl>
}
    2886:	cf 91       	pop	r28
    2888:	df 91       	pop	r29
    288a:	08 95       	ret

0000288c <initRobotBase>:
 *				return 0;
 *			}
 *
 */
void initRobotBase(void)
{
    288c:	df 93       	push	r29
    288e:	cf 93       	push	r28
    2890:	0f 92       	push	r0
    2892:	cd b7       	in	r28, 0x3d	; 61
    2894:	de b7       	in	r29, 0x3e	; 62
	portInit();		// Setup port directions and initial values.
    2896:	eb e3       	ldi	r30, 0x3B	; 59
    2898:	f0 e0       	ldi	r31, 0x00	; 0
    289a:	10 82       	st	Z, r1
    289c:	e8 e3       	ldi	r30, 0x38	; 56
    289e:	f0 e0       	ldi	r31, 0x00	; 0
    28a0:	10 82       	st	Z, r1
    28a2:	e5 e3       	ldi	r30, 0x35	; 53
    28a4:	f0 e0       	ldi	r31, 0x00	; 0
    28a6:	10 82       	st	Z, r1
    28a8:	e2 e3       	ldi	r30, 0x32	; 50
    28aa:	f0 e0       	ldi	r31, 0x00	; 0
    28ac:	81 e0       	ldi	r24, 0x01	; 1
    28ae:	80 83       	st	Z, r24
    28b0:	ea e3       	ldi	r30, 0x3A	; 58
    28b2:	f0 e0       	ldi	r31, 0x00	; 0
    28b4:	10 82       	st	Z, r1
    28b6:	e7 e3       	ldi	r30, 0x37	; 55
    28b8:	f0 e0       	ldi	r31, 0x00	; 0
    28ba:	88 e5       	ldi	r24, 0x58	; 88
    28bc:	80 83       	st	Z, r24
    28be:	e4 e3       	ldi	r30, 0x34	; 52
    28c0:	f0 e0       	ldi	r31, 0x00	; 0
    28c2:	8c e8       	ldi	r24, 0x8C	; 140
    28c4:	80 83       	st	Z, r24
    28c6:	e1 e3       	ldi	r30, 0x31	; 49
    28c8:	f0 e0       	ldi	r31, 0x00	; 0
    28ca:	82 ef       	ldi	r24, 0xF2	; 242
    28cc:	80 83       	st	Z, r24
					// THIS IS THE MOST IMPORTANT STEP!

	cli();			// Disable global interrupts
    28ce:	f8 94       	cli
	
	enableResetButton(); // Make sure the Reset Button is enabled!
    28d0:	a8 e3       	ldi	r26, 0x38	; 56
    28d2:	b0 e0       	ldi	r27, 0x00	; 0
    28d4:	e8 e3       	ldi	r30, 0x38	; 56
    28d6:	f0 e0       	ldi	r31, 0x00	; 0
    28d8:	80 81       	ld	r24, Z
    28da:	8f 7d       	andi	r24, 0xDF	; 223
    28dc:	8c 93       	st	X, r24
    28de:	a7 e3       	ldi	r26, 0x37	; 55
    28e0:	b0 e0       	ldi	r27, 0x00	; 0
    28e2:	e7 e3       	ldi	r30, 0x37	; 55
    28e4:	f0 e0       	ldi	r31, 0x00	; 0
    28e6:	80 81       	ld	r24, Z
    28e8:	80 62       	ori	r24, 0x20	; 32
    28ea:	8c 93       	st	X, r24
    28ec:	8c 91       	ld	r24, X
						 // Do not disable it if you want to be able to
						 // reset your robot! (Otherwise you can only
						 // stop it by switching it off completely, 
						 // if it gets out of control ;) )

	IRCOMM_OFF(); 	     // Make sure that IRCOMM and ...
    28ee:	a2 e3       	ldi	r26, 0x32	; 50
    28f0:	b0 e0       	ldi	r27, 0x00	; 0
    28f2:	e2 e3       	ldi	r30, 0x32	; 50
    28f4:	f0 e0       	ldi	r31, 0x00	; 0
    28f6:	80 81       	ld	r24, Z
    28f8:	8f 77       	andi	r24, 0x7F	; 127
    28fa:	8c 93       	st	X, r24
	setACSPwrOff();		 // ACS are turned OFF!
    28fc:	0e 94 32 10 	call	0x2064	; 0x2064 <setACSPwrOff>

	// UART:
	UBRRH = UBRR_BAUD_LOW >> 8;	// Setup UART: Baudrate is Low Speed
    2900:	e0 e4       	ldi	r30, 0x40	; 64
    2902:	f0 e0       	ldi	r31, 0x00	; 0
    2904:	10 82       	st	Z, r1
	UBRRL = (uint8_t) UBRR_BAUD_LOW;
    2906:	e9 e2       	ldi	r30, 0x29	; 41
    2908:	f0 e0       	ldi	r31, 0x00	; 0
    290a:	8c e0       	ldi	r24, 0x0C	; 12
    290c:	80 83       	st	Z, r24
	UCSRA = 0x00;
    290e:	eb e2       	ldi	r30, 0x2B	; 43
    2910:	f0 e0       	ldi	r31, 0x00	; 0
    2912:	10 82       	st	Z, r1
    UCSRC = (1<<URSEL)|(1<<UCSZ1)|(1<<UCSZ0);
    2914:	e0 e4       	ldi	r30, 0x40	; 64
    2916:	f0 e0       	ldi	r31, 0x00	; 0
    2918:	86 e8       	ldi	r24, 0x86	; 134
    291a:	80 83       	st	Z, r24
    UCSRB = (1 << TXEN) | (1 << RXEN) | (1 << RXCIE);
    291c:	ea e2       	ldi	r30, 0x2A	; 42
    291e:	f0 e0       	ldi	r31, 0x00	; 0
    2920:	88 e9       	ldi	r24, 0x98	; 152
    2922:	80 83       	st	Z, r24
	
	// Initialize ADC:
	ADMUX = 0; //external reference 
    2924:	e7 e2       	ldi	r30, 0x27	; 39
    2926:	f0 e0       	ldi	r31, 0x00	; 0
    2928:	10 82       	st	Z, r1
	ADCSRA = (0<<ADIE) | (0<<ADEN) | (1<<ADPS2) | (1<<ADPS1) | (1<<ADIF);
    292a:	e6 e2       	ldi	r30, 0x26	; 38
    292c:	f0 e0       	ldi	r31, 0x00	; 0
    292e:	86 e1       	ldi	r24, 0x16	; 22
    2930:	80 83       	st	Z, r24
	SFIOR = 0;
    2932:	e0 e5       	ldi	r30, 0x50	; 80
    2934:	f0 e0       	ldi	r31, 0x00	; 0
    2936:	10 82       	st	Z, r1

	// Initialize External interrupts:
	MCUCR = (0 << ISC11) | (1 << ISC10) | (0 << ISC01) | (1 << ISC00);
    2938:	e5 e5       	ldi	r30, 0x55	; 85
    293a:	f0 e0       	ldi	r31, 0x00	; 0
    293c:	85 e0       	ldi	r24, 0x05	; 5
    293e:	80 83       	st	Z, r24
	GICR = (1 << INT2) | (1 << INT1) | (1 << INT0);
    2940:	eb e5       	ldi	r30, 0x5B	; 91
    2942:	f0 e0       	ldi	r31, 0x00	; 0
    2944:	80 ee       	ldi	r24, 0xE0	; 224
    2946:	80 83       	st	Z, r24
	MCUCSR = (0 << ISC2);
    2948:	e4 e5       	ldi	r30, 0x54	; 84
    294a:	f0 e0       	ldi	r31, 0x00	; 0
    294c:	10 82       	st	Z, r1

	// Initialize Timer 0 -  100µs cycle for Delays/Stopwatches, RC5 reception etc.:
	TCCR0 =   (0 << WGM00) | (1 << WGM01) 
    294e:	e3 e5       	ldi	r30, 0x53	; 83
    2950:	f0 e0       	ldi	r31, 0x00	; 0
    2952:	8a e0       	ldi	r24, 0x0A	; 10
    2954:	80 83       	st	Z, r24
			| (0 << COM00) | (0 << COM01) 
			| (0 << CS02)  | (1 << CS01) | (0 << CS00);
	OCR0  = 99;
    2956:	ec e5       	ldi	r30, 0x5C	; 92
    2958:	f0 e0       	ldi	r31, 0x00	; 0
    295a:	83 e6       	ldi	r24, 0x63	; 99
    295c:	80 83       	st	Z, r24

	// Initialize Timer1 - PWM:
	// PWM, phase correct with ICR1 as top value.
	TCCR1A = (0 << WGM10) | (1 << WGM11) | (1 << COM1A1) | (1 << COM1B1);
    295e:	ef e4       	ldi	r30, 0x4F	; 79
    2960:	f0 e0       	ldi	r31, 0x00	; 0
    2962:	82 ea       	ldi	r24, 0xA2	; 162
    2964:	80 83       	st	Z, r24
	TCCR1B =  (1 << WGM13) | (0 << WGM12) | (1 << CS10);
    2966:	ee e4       	ldi	r30, 0x4E	; 78
    2968:	f0 e0       	ldi	r31, 0x00	; 0
    296a:	81 e1       	ldi	r24, 0x11	; 17
    296c:	80 83       	st	Z, r24
	ICR1 = 210; // Phase corret PWM top value - 210 results in 
    296e:	e6 e4       	ldi	r30, 0x46	; 70
    2970:	f0 e0       	ldi	r31, 0x00	; 0
    2972:	82 ed       	ldi	r24, 0xD2	; 210
    2974:	90 e0       	ldi	r25, 0x00	; 0
    2976:	91 83       	std	Z+1, r25	; 0x01
    2978:	80 83       	st	Z, r24
				// annoying high pitch noises from the motors!
				// 19 kHz is a bit over the maximum frequency most people can
				// hear!
				// 
				// ATTENTION: Max PWM value is 210 and NOT 255 !!!
	OCR1AL = 0;
    297a:	ea e4       	ldi	r30, 0x4A	; 74
    297c:	f0 e0       	ldi	r31, 0x00	; 0
    297e:	10 82       	st	Z, r1
	OCR1BL = 0;
    2980:	e8 e4       	ldi	r30, 0x48	; 72
    2982:	f0 e0       	ldi	r31, 0x00	; 0
    2984:	10 82       	st	Z, r1
	setMotorDir(FWD,FWD); 	// Direction Forwards
    2986:	80 e0       	ldi	r24, 0x00	; 0
    2988:	60 e0       	ldi	r22, 0x00	; 0
    298a:	0e 94 d6 0b 	call	0x17ac	; 0x17ac <setMotorDir>

	// Initialize Timer2 - ACS:
	TCCR2 = (1 << WGM21) | (0 << COM20) | (1 << CS20);
    298e:	e5 e4       	ldi	r30, 0x45	; 69
    2990:	f0 e0       	ldi	r31, 0x00	; 0
    2992:	89 e0       	ldi	r24, 0x09	; 9
    2994:	80 83       	st	Z, r24
	OCR2  = 0x6E; // 0x6E = 72kHz @8MHz
    2996:	e3 e4       	ldi	r30, 0x43	; 67
    2998:	f0 e0       	ldi	r31, 0x00	; 0
    299a:	8e e6       	ldi	r24, 0x6E	; 110
    299c:	80 83       	st	Z, r24
	
	// Initialize Timer Interrupts:
	TIMSK = (1 << OCIE0); //| (1 << OCIE2); // Fixed: Timer2 Interrupt is turned 
    299e:	e9 e5       	ldi	r30, 0x59	; 89
    29a0:	f0 e0       	ldi	r31, 0x00	; 0
    29a2:	82 e0       	ldi	r24, 0x02	; 2
    29a4:	80 83       	st	Z, r24
	                      // off by default now! It is only active 
						  // when ACS/IRCOMM are transmitting.

	// Initialize ACS:
	sysStatACS.channel = ACS_CHANNEL_RIGHT;
    29a6:	80 91 b2 01 	lds	r24, 0x01B2
    29aa:	81 60       	ori	r24, 0x01	; 1
    29ac:	80 93 b2 01 	sts	0x01B2, r24
	acs_state = ACS_STATE_IRCOMM_DELAY;
    29b0:	81 e0       	ldi	r24, 0x01	; 1
    29b2:	80 93 6a 00 	sts	0x006A, r24

	sei(); // Enable Global Interrupts
    29b6:	78 94       	sei
}
    29b8:	0f 90       	pop	r0
    29ba:	cf 91       	pop	r28
    29bc:	df 91       	pop	r29
    29be:	08 95       	ret

000029c0 <I2CTWI_initSlave>:
 *
 * Example:
 * I2CTWI_initSlave((TWI_slaveAddress<<TWI_ADR_BITS) | (TRUE<<TWI_GEN_BIT));  
 */
void I2CTWI_initSlave(uint8_t address)
{
    29c0:	df 93       	push	r29
    29c2:	cf 93       	push	r28
    29c4:	0f 92       	push	r0
    29c6:	cd b7       	in	r28, 0x3d	; 61
    29c8:	de b7       	in	r29, 0x3e	; 62
    29ca:	89 83       	std	Y+1, r24	; 0x01
	cli();
    29cc:	f8 94       	cli
	TWAR = address;                  // Set own TWI slave address. Accept TWI General Calls.
    29ce:	e2 e2       	ldi	r30, 0x22	; 34
    29d0:	f0 e0       	ldi	r31, 0x00	; 0
    29d2:	89 81       	ldd	r24, Y+1	; 0x01
    29d4:	80 83       	st	Z, r24
	TWDR = 0xFF;                     // Default content = SDA released.
    29d6:	e3 e2       	ldi	r30, 0x23	; 35
    29d8:	f0 e0       	ldi	r31, 0x00	; 0
    29da:	8f ef       	ldi	r24, 0xFF	; 255
    29dc:	80 83       	st	Z, r24
	TWCR = (1<<TWEN);
    29de:	e6 e5       	ldi	r30, 0x56	; 86
    29e0:	f0 e0       	ldi	r31, 0x00	; 0
    29e2:	84 e0       	ldi	r24, 0x04	; 4
    29e4:	80 83       	st	Z, r24
	sei();
    29e6:	78 94       	sei
	// Start the TWI transceiver to enable reception of the first command from the TWI Master.
	TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(1<<TWEA);
    29e8:	e6 e5       	ldi	r30, 0x56	; 86
    29ea:	f0 e0       	ldi	r31, 0x00	; 0
    29ec:	85 ec       	ldi	r24, 0xC5	; 197
    29ee:	80 83       	st	Z, r24
}
    29f0:	0f 90       	pop	r0
    29f2:	cf 91       	pop	r28
    29f4:	df 91       	pop	r29
    29f6:	08 95       	ret

000029f8 <__vector_19>:

volatile uint8_t I2CTWI_readBusy = 0;
volatile uint8_t I2CTWI_writeBusy = 0;

ISR (TWI_vect)
{
    29f8:	1f 92       	push	r1
    29fa:	0f 92       	push	r0
    29fc:	0f b6       	in	r0, 0x3f	; 63
    29fe:	0f 92       	push	r0
    2a00:	11 24       	eor	r1, r1
    2a02:	2f 93       	push	r18
    2a04:	3f 93       	push	r19
    2a06:	8f 93       	push	r24
    2a08:	9f 93       	push	r25
    2a0a:	af 93       	push	r26
    2a0c:	bf 93       	push	r27
    2a0e:	ef 93       	push	r30
    2a10:	ff 93       	push	r31
    2a12:	df 93       	push	r29
    2a14:	cf 93       	push	r28
    2a16:	00 d0       	rcall	.+0      	; 0x2a18 <__vector_19+0x20>
    2a18:	cd b7       	in	r28, 0x3d	; 61
    2a1a:	de b7       	in	r29, 0x3e	; 62
	static uint8_t current_register = 0;
	static uint8_t TWI_state = I2CTWI_STATE_IDLE;
	switch (TWSR) {
    2a1c:	e1 e2       	ldi	r30, 0x21	; 33
    2a1e:	f0 e0       	ldi	r31, 0x00	; 0
    2a20:	80 81       	ld	r24, Z
    2a22:	28 2f       	mov	r18, r24
    2a24:	30 e0       	ldi	r19, 0x00	; 0
    2a26:	3a 83       	std	Y+2, r19	; 0x02
    2a28:	29 83       	std	Y+1, r18	; 0x01
    2a2a:	89 81       	ldd	r24, Y+1	; 0x01
    2a2c:	9a 81       	ldd	r25, Y+2	; 0x02
    2a2e:	80 39       	cpi	r24, 0x90	; 144
    2a30:	91 05       	cpc	r25, r1
    2a32:	09 f4       	brne	.+2      	; 0x2a36 <__vector_19+0x3e>
    2a34:	9c c0       	rjmp	.+312    	; 0x2b6e <__vector_19+0x176>
    2a36:	29 81       	ldd	r18, Y+1	; 0x01
    2a38:	3a 81       	ldd	r19, Y+2	; 0x02
    2a3a:	21 39       	cpi	r18, 0x91	; 145
    2a3c:	31 05       	cpc	r19, r1
    2a3e:	9c f4       	brge	.+38     	; 0x2a66 <__vector_19+0x6e>
    2a40:	89 81       	ldd	r24, Y+1	; 0x01
    2a42:	9a 81       	ldd	r25, Y+2	; 0x02
    2a44:	80 37       	cpi	r24, 0x70	; 112
    2a46:	91 05       	cpc	r25, r1
    2a48:	09 f4       	brne	.+2      	; 0x2a4c <__vector_19+0x54>
    2a4a:	89 c0       	rjmp	.+274    	; 0x2b5e <__vector_19+0x166>
    2a4c:	29 81       	ldd	r18, Y+1	; 0x01
    2a4e:	3a 81       	ldd	r19, Y+2	; 0x02
    2a50:	20 38       	cpi	r18, 0x80	; 128
    2a52:	31 05       	cpc	r19, r1
    2a54:	09 f4       	brne	.+2      	; 0x2a58 <__vector_19+0x60>
    2a56:	5a c0       	rjmp	.+180    	; 0x2b0c <__vector_19+0x114>
    2a58:	89 81       	ldd	r24, Y+1	; 0x01
    2a5a:	9a 81       	ldd	r25, Y+2	; 0x02
    2a5c:	80 36       	cpi	r24, 0x60	; 96
    2a5e:	91 05       	cpc	r25, r1
    2a60:	09 f4       	brne	.+2      	; 0x2a64 <__vector_19+0x6c>
    2a62:	49 c0       	rjmp	.+146    	; 0x2af6 <__vector_19+0xfe>
    2a64:	98 c0       	rjmp	.+304    	; 0x2b96 <__vector_19+0x19e>
    2a66:	29 81       	ldd	r18, Y+1	; 0x01
    2a68:	3a 81       	ldd	r19, Y+2	; 0x02
    2a6a:	28 3a       	cpi	r18, 0xA8	; 168
    2a6c:	31 05       	cpc	r19, r1
    2a6e:	b9 f0       	breq	.+46     	; 0x2a9e <__vector_19+0xa6>
    2a70:	89 81       	ldd	r24, Y+1	; 0x01
    2a72:	9a 81       	ldd	r25, Y+2	; 0x02
    2a74:	89 3a       	cpi	r24, 0xA9	; 169
    2a76:	91 05       	cpc	r25, r1
    2a78:	3c f4       	brge	.+14     	; 0x2a88 <__vector_19+0x90>
    2a7a:	29 81       	ldd	r18, Y+1	; 0x01
    2a7c:	3a 81       	ldd	r19, Y+2	; 0x02
    2a7e:	20 3a       	cpi	r18, 0xA0	; 160
    2a80:	31 05       	cpc	r19, r1
    2a82:	09 f4       	brne	.+2      	; 0x2a86 <__vector_19+0x8e>
    2a84:	7e c0       	rjmp	.+252    	; 0x2b82 <__vector_19+0x18a>
    2a86:	87 c0       	rjmp	.+270    	; 0x2b96 <__vector_19+0x19e>
    2a88:	89 81       	ldd	r24, Y+1	; 0x01
    2a8a:	9a 81       	ldd	r25, Y+2	; 0x02
    2a8c:	88 3b       	cpi	r24, 0xB8	; 184
    2a8e:	91 05       	cpc	r25, r1
    2a90:	61 f0       	breq	.+24     	; 0x2aaa <__vector_19+0xb2>
    2a92:	29 81       	ldd	r18, Y+1	; 0x01
    2a94:	3a 81       	ldd	r19, Y+2	; 0x02
    2a96:	20 3c       	cpi	r18, 0xC0	; 192
    2a98:	31 05       	cpc	r19, r1
    2a9a:	f9 f0       	breq	.+62     	; 0x2ada <__vector_19+0xe2>
    2a9c:	7c c0       	rjmp	.+248    	; 0x2b96 <__vector_19+0x19e>
		case TWI_STX_ADR_ACK:   // Own SLA+R has been received; ACK has been returned
			TWI_state = I2CTWI_STATE_READ_REG;				
    2a9e:	84 e0       	ldi	r24, 0x04	; 4
    2aa0:	80 93 9b 01 	sts	0x019B, r24
			I2CTWI_readBusy = 1;		
    2aa4:	81 e0       	ldi	r24, 0x01	; 1
    2aa6:	80 93 99 01 	sts	0x0199, r24
		case TWI_STX_DATA_ACK:  // Data byte in TWDR has been transmitted; ACK has been received
			if(TWI_state == I2CTWI_STATE_READ_REG)
    2aaa:	80 91 9b 01 	lds	r24, 0x019B
    2aae:	84 30       	cpi	r24, 0x04	; 4
    2ab0:	79 f4       	brne	.+30     	; 0x2ad0 <__vector_19+0xd8>
				TWDR = I2CTWI_readRegisters[current_register++];
    2ab2:	a3 e2       	ldi	r26, 0x23	; 35
    2ab4:	b0 e0       	ldi	r27, 0x00	; 0
    2ab6:	20 91 9c 01 	lds	r18, 0x019C
    2aba:	82 2f       	mov	r24, r18
    2abc:	90 e0       	ldi	r25, 0x00	; 0
    2abe:	fc 01       	movw	r30, r24
    2ac0:	ef 5d       	subi	r30, 0xDF	; 223
    2ac2:	fd 4f       	sbci	r31, 0xFD	; 253
    2ac4:	80 81       	ld	r24, Z
    2ac6:	8c 93       	st	X, r24
    2ac8:	82 2f       	mov	r24, r18
    2aca:	8f 5f       	subi	r24, 0xFF	; 255
    2acc:	80 93 9c 01 	sts	0x019C, r24
			TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(1<<TWEA); // Enable TWI Interupt and clear the flag to send byte
    2ad0:	e6 e5       	ldi	r30, 0x56	; 86
    2ad2:	f0 e0       	ldi	r31, 0x00	; 0
    2ad4:	85 ec       	ldi	r24, 0xC5	; 197
    2ad6:	80 83       	st	Z, r24
    2ad8:	62 c0       	rjmp	.+196    	; 0x2b9e <__vector_19+0x1a6>
		break;
		case TWI_STX_DATA_NACK: // Data byte in TWDR has been transmitted; NACK has been received.
			TWI_state = I2CTWI_STATE_IDLE; // ... this is most likely the end of the transmission.
    2ada:	10 92 9b 01 	sts	0x019B, r1
			current_register = 0;
    2ade:	10 92 9c 01 	sts	0x019C, r1
			I2CTWI_readBusy = 0;	
    2ae2:	10 92 99 01 	sts	0x0199, r1
			I2CTWI_dataWasRead = 1;
    2ae6:	81 e0       	ldi	r24, 0x01	; 1
    2ae8:	80 93 97 01 	sts	0x0197, r24
			TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(1<<TWEA);
    2aec:	e6 e5       	ldi	r30, 0x56	; 86
    2aee:	f0 e0       	ldi	r31, 0x00	; 0
    2af0:	85 ec       	ldi	r24, 0xC5	; 197
    2af2:	80 83       	st	Z, r24
    2af4:	54 c0       	rjmp	.+168    	; 0x2b9e <__vector_19+0x1a6>
		break;
		case TWI_SRX_ADR_ACK: // Own SLA+W has been received ACK has been returned
			I2CTWI_writeBusy = 1;
    2af6:	81 e0       	ldi	r24, 0x01	; 1
    2af8:	80 93 9a 01 	sts	0x019A, r24
			TWI_state = I2CTWI_STATE_WRITE_REG;	
    2afc:	82 e0       	ldi	r24, 0x02	; 2
    2afe:	80 93 9b 01 	sts	0x019B, r24
			TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(1<<TWEA); // Reset the TWI Interupt to wait for a new event.	
    2b02:	e6 e5       	ldi	r30, 0x56	; 86
    2b04:	f0 e0       	ldi	r31, 0x00	; 0
    2b06:	85 ec       	ldi	r24, 0xC5	; 197
    2b08:	80 83       	st	Z, r24
    2b0a:	49 c0       	rjmp	.+146    	; 0x2b9e <__vector_19+0x1a6>
		break;
		case TWI_SRX_ADR_DATA_ACK: // Previously addressed with own SLA+W; data has been received; ACK has been returned
			if(TWI_state == I2CTWI_STATE_WRITE_REG) {
    2b0c:	80 91 9b 01 	lds	r24, 0x019B
    2b10:	82 30       	cpi	r24, 0x02	; 2
    2b12:	69 f4       	brne	.+26     	; 0x2b2e <__vector_19+0x136>
				current_register = TWDR;
    2b14:	e3 e2       	ldi	r30, 0x23	; 35
    2b16:	f0 e0       	ldi	r31, 0x00	; 0
    2b18:	80 81       	ld	r24, Z
    2b1a:	80 93 9c 01 	sts	0x019C, r24
				I2CTWI_dataReadFromReg = current_register;
    2b1e:	80 91 9c 01 	lds	r24, 0x019C
    2b22:	80 93 98 01 	sts	0x0198, r24
				TWI_state = I2CTWI_STATE_WRITE_DATA;
    2b26:	83 e0       	ldi	r24, 0x03	; 3
    2b28:	80 93 9b 01 	sts	0x019B, r24
    2b2c:	13 c0       	rjmp	.+38     	; 0x2b54 <__vector_19+0x15c>
			}
			else if(TWI_state == I2CTWI_STATE_WRITE_DATA)
    2b2e:	80 91 9b 01 	lds	r24, 0x019B
    2b32:	83 30       	cpi	r24, 0x03	; 3
    2b34:	79 f4       	brne	.+30     	; 0x2b54 <__vector_19+0x15c>
				I2CTWI_writeRegisters[current_register++] = TWDR;
    2b36:	30 91 9c 01 	lds	r19, 0x019C
    2b3a:	83 2f       	mov	r24, r19
    2b3c:	90 e0       	ldi	r25, 0x00	; 0
    2b3e:	e3 e2       	ldi	r30, 0x23	; 35
    2b40:	f0 e0       	ldi	r31, 0x00	; 0
    2b42:	20 81       	ld	r18, Z
    2b44:	fc 01       	movw	r30, r24
    2b46:	ef 5e       	subi	r30, 0xEF	; 239
    2b48:	fd 4f       	sbci	r31, 0xFD	; 253
    2b4a:	20 83       	st	Z, r18
    2b4c:	83 2f       	mov	r24, r19
    2b4e:	8f 5f       	subi	r24, 0xFF	; 255
    2b50:	80 93 9c 01 	sts	0x019C, r24
			TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(1<<TWEA); // Reset the TWI Interupt to wait for a new event, send ACK after next reception
    2b54:	e6 e5       	ldi	r30, 0x56	; 86
    2b56:	f0 e0       	ldi	r31, 0x00	; 0
    2b58:	85 ec       	ldi	r24, 0xC5	; 197
    2b5a:	80 83       	st	Z, r24
    2b5c:	20 c0       	rjmp	.+64     	; 0x2b9e <__vector_19+0x1a6>
		break;
		case TWI_SRX_GEN_ACK: // General call address has been received; ACK has been returned
			TWI_state = I2CTWI_STATE_GEN_CALL;
    2b5e:	81 e0       	ldi	r24, 0x01	; 1
    2b60:	80 93 9b 01 	sts	0x019B, r24
			TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(1<<TWEA);
    2b64:	e6 e5       	ldi	r30, 0x56	; 86
    2b66:	f0 e0       	ldi	r31, 0x00	; 0
    2b68:	85 ec       	ldi	r24, 0xC5	; 197
    2b6a:	80 83       	st	Z, r24
    2b6c:	18 c0       	rjmp	.+48     	; 0x2b9e <__vector_19+0x1a6>
		break;
		case TWI_SRX_GEN_DATA_ACK: // Previously addressed with general call; data has been received; ACK has been returned
			I2CTWI_genCallCMD = TWDR;
    2b6e:	e3 e2       	ldi	r30, 0x23	; 35
    2b70:	f0 e0       	ldi	r31, 0x00	; 0
    2b72:	80 81       	ld	r24, Z
    2b74:	80 93 10 02 	sts	0x0210, r24
			TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(1<<TWEA); // Send ACK after next reception
    2b78:	e6 e5       	ldi	r30, 0x56	; 86
    2b7a:	f0 e0       	ldi	r31, 0x00	; 0
    2b7c:	85 ec       	ldi	r24, 0xC5	; 197
    2b7e:	80 83       	st	Z, r24
    2b80:	0e c0       	rjmp	.+28     	; 0x2b9e <__vector_19+0x1a6>
	    break;
		case TWI_SRX_STOP_RESTART:  // A STOP condition or repeated START condition has been received while still addressed as Slave
			TWI_state = I2CTWI_STATE_REP_START;
    2b82:	85 e0       	ldi	r24, 0x05	; 5
    2b84:	80 93 9b 01 	sts	0x019B, r24
			TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(1<<TWEA);
    2b88:	e6 e5       	ldi	r30, 0x56	; 86
    2b8a:	f0 e0       	ldi	r31, 0x00	; 0
    2b8c:	85 ec       	ldi	r24, 0xC5	; 197
    2b8e:	80 83       	st	Z, r24
			I2CTWI_writeBusy = 0;
    2b90:	10 92 9a 01 	sts	0x019A, r1
    2b94:	04 c0       	rjmp	.+8      	; 0x2b9e <__vector_19+0x1a6>
		break;
		default: // Any error, no state etc. 
			TWCR = (1<<TWEN)|(1<<TWINT); 
    2b96:	e6 e5       	ldi	r30, 0x56	; 86
    2b98:	f0 e0       	ldi	r31, 0x00	; 0
    2b9a:	84 e8       	ldi	r24, 0x84	; 132
    2b9c:	80 83       	st	Z, r24
		break;
	}
}
    2b9e:	0f 90       	pop	r0
    2ba0:	0f 90       	pop	r0
    2ba2:	cf 91       	pop	r28
    2ba4:	df 91       	pop	r29
    2ba6:	ff 91       	pop	r31
    2ba8:	ef 91       	pop	r30
    2baa:	bf 91       	pop	r27
    2bac:	af 91       	pop	r26
    2bae:	9f 91       	pop	r25
    2bb0:	8f 91       	pop	r24
    2bb2:	3f 91       	pop	r19
    2bb4:	2f 91       	pop	r18
    2bb6:	0f 90       	pop	r0
    2bb8:	0f be       	out	0x3f, r0	; 63
    2bba:	0f 90       	pop	r0
    2bbc:	1f 90       	pop	r1
    2bbe:	18 95       	reti

00002bc0 <writeChar>:
 *			RP6
 *			00123
 *
 */
void writeChar(char ch)
{
    2bc0:	df 93       	push	r29
    2bc2:	cf 93       	push	r28
    2bc4:	0f 92       	push	r0
    2bc6:	cd b7       	in	r28, 0x3d	; 61
    2bc8:	de b7       	in	r29, 0x3e	; 62
    2bca:	89 83       	std	Y+1, r24	; 0x01
    while (!(UCSRA & (1<<UDRE)));
    2bcc:	eb e2       	ldi	r30, 0x2B	; 43
    2bce:	f0 e0       	ldi	r31, 0x00	; 0
    2bd0:	80 81       	ld	r24, Z
    2bd2:	88 2f       	mov	r24, r24
    2bd4:	90 e0       	ldi	r25, 0x00	; 0
    2bd6:	80 72       	andi	r24, 0x20	; 32
    2bd8:	90 70       	andi	r25, 0x00	; 0
    2bda:	00 97       	sbiw	r24, 0x00	; 0
    2bdc:	b9 f3       	breq	.-18     	; 0x2bcc <writeChar+0xc>
    UDR = (uint8_t)ch;
    2bde:	ec e2       	ldi	r30, 0x2C	; 44
    2be0:	f0 e0       	ldi	r31, 0x00	; 0
    2be2:	89 81       	ldd	r24, Y+1	; 0x01
    2be4:	80 83       	st	Z, r24
}
    2be6:	0f 90       	pop	r0
    2be8:	cf 91       	pop	r28
    2bea:	df 91       	pop	r29
    2bec:	08 95       	ret

00002bee <writeString>:
 *
 *			writeString("RP6 Robot System\n");
 *
 */
void writeString(char *string)
{
    2bee:	df 93       	push	r29
    2bf0:	cf 93       	push	r28
    2bf2:	00 d0       	rcall	.+0      	; 0x2bf4 <writeString+0x6>
    2bf4:	cd b7       	in	r28, 0x3d	; 61
    2bf6:	de b7       	in	r29, 0x3e	; 62
    2bf8:	9a 83       	std	Y+2, r25	; 0x02
    2bfa:	89 83       	std	Y+1, r24	; 0x01
    2bfc:	0b c0       	rjmp	.+22     	; 0x2c14 <writeString+0x26>
	while(*string)
		writeChar(*string++);
    2bfe:	e9 81       	ldd	r30, Y+1	; 0x01
    2c00:	fa 81       	ldd	r31, Y+2	; 0x02
    2c02:	20 81       	ld	r18, Z
    2c04:	89 81       	ldd	r24, Y+1	; 0x01
    2c06:	9a 81       	ldd	r25, Y+2	; 0x02
    2c08:	01 96       	adiw	r24, 0x01	; 1
    2c0a:	9a 83       	std	Y+2, r25	; 0x02
    2c0c:	89 83       	std	Y+1, r24	; 0x01
    2c0e:	82 2f       	mov	r24, r18
    2c10:	0e 94 e0 15 	call	0x2bc0	; 0x2bc0 <writeChar>
 *			writeString("RP6 Robot System\n");
 *
 */
void writeString(char *string)
{
	while(*string)
    2c14:	e9 81       	ldd	r30, Y+1	; 0x01
    2c16:	fa 81       	ldd	r31, Y+2	; 0x02
    2c18:	80 81       	ld	r24, Z
    2c1a:	88 23       	and	r24, r24
    2c1c:	81 f7       	brne	.-32     	; 0x2bfe <writeString+0x10>
		writeChar(*string++);
}
    2c1e:	0f 90       	pop	r0
    2c20:	0f 90       	pop	r0
    2c22:	cf 91       	pop	r28
    2c24:	df 91       	pop	r29
    2c26:	08 95       	ret

00002c28 <writeNStringP>:
 *			// you can simply write:
 *			writeString_P("RP6 Robot System\n");
 *
 */
void writeNStringP(const char *pstring)
{
    2c28:	df 93       	push	r29
    2c2a:	cf 93       	push	r28
    2c2c:	00 d0       	rcall	.+0      	; 0x2c2e <writeNStringP+0x6>
    2c2e:	00 d0       	rcall	.+0      	; 0x2c30 <writeNStringP+0x8>
    2c30:	00 d0       	rcall	.+0      	; 0x2c32 <writeNStringP+0xa>
    2c32:	cd b7       	in	r28, 0x3d	; 61
    2c34:	de b7       	in	r29, 0x3e	; 62
    2c36:	9e 83       	std	Y+6, r25	; 0x06
    2c38:	8d 83       	std	Y+5, r24	; 0x05
    2c3a:	03 c0       	rjmp	.+6      	; 0x2c42 <writeNStringP+0x1a>
    uint8_t c;
    for (;(c = pgm_read_byte_near(pstring++));writeChar(c));
    2c3c:	8c 81       	ldd	r24, Y+4	; 0x04
    2c3e:	0e 94 e0 15 	call	0x2bc0	; 0x2bc0 <writeChar>
    2c42:	8d 81       	ldd	r24, Y+5	; 0x05
    2c44:	9e 81       	ldd	r25, Y+6	; 0x06
    2c46:	9b 83       	std	Y+3, r25	; 0x03
    2c48:	8a 83       	std	Y+2, r24	; 0x02
    2c4a:	8d 81       	ldd	r24, Y+5	; 0x05
    2c4c:	9e 81       	ldd	r25, Y+6	; 0x06
    2c4e:	01 96       	adiw	r24, 0x01	; 1
    2c50:	9e 83       	std	Y+6, r25	; 0x06
    2c52:	8d 83       	std	Y+5, r24	; 0x05
    2c54:	ea 81       	ldd	r30, Y+2	; 0x02
    2c56:	fb 81       	ldd	r31, Y+3	; 0x03
    2c58:	84 91       	lpm	r24, Z+
    2c5a:	89 83       	std	Y+1, r24	; 0x01
    2c5c:	89 81       	ldd	r24, Y+1	; 0x01
    2c5e:	8c 83       	std	Y+4, r24	; 0x04
    2c60:	8c 81       	ldd	r24, Y+4	; 0x04
    2c62:	88 23       	and	r24, r24
    2c64:	59 f7       	brne	.-42     	; 0x2c3c <writeNStringP+0x14>
}
    2c66:	26 96       	adiw	r28, 0x06	; 6
    2c68:	0f b6       	in	r0, 0x3f	; 63
    2c6a:	f8 94       	cli
    2c6c:	de bf       	out	0x3e, r29	; 62
    2c6e:	0f be       	out	0x3f, r0	; 63
    2c70:	cd bf       	out	0x3d, r28	; 61
    2c72:	cf 91       	pop	r28
    2c74:	df 91       	pop	r29
    2c76:	08 95       	ret

00002c78 <writeStringLength>:
 *			// would output: "Robot System\n"
 *			// No matter if the specified length is 40 characters!
 *
 */
void writeStringLength(char *string, uint8_t length, uint8_t offset)
{
    2c78:	df 93       	push	r29
    2c7a:	cf 93       	push	r28
    2c7c:	00 d0       	rcall	.+0      	; 0x2c7e <writeStringLength+0x6>
    2c7e:	00 d0       	rcall	.+0      	; 0x2c80 <writeStringLength+0x8>
    2c80:	cd b7       	in	r28, 0x3d	; 61
    2c82:	de b7       	in	r29, 0x3e	; 62
    2c84:	9a 83       	std	Y+2, r25	; 0x02
    2c86:	89 83       	std	Y+1, r24	; 0x01
    2c88:	6b 83       	std	Y+3, r22	; 0x03
    2c8a:	4c 83       	std	Y+4, r20	; 0x04
	for(string = &string[offset]; *string && length; length--)
    2c8c:	8c 81       	ldd	r24, Y+4	; 0x04
    2c8e:	28 2f       	mov	r18, r24
    2c90:	30 e0       	ldi	r19, 0x00	; 0
    2c92:	89 81       	ldd	r24, Y+1	; 0x01
    2c94:	9a 81       	ldd	r25, Y+2	; 0x02
    2c96:	82 0f       	add	r24, r18
    2c98:	93 1f       	adc	r25, r19
    2c9a:	9a 83       	std	Y+2, r25	; 0x02
    2c9c:	89 83       	std	Y+1, r24	; 0x01
    2c9e:	0e c0       	rjmp	.+28     	; 0x2cbc <writeStringLength+0x44>
		writeChar(*string++);
    2ca0:	e9 81       	ldd	r30, Y+1	; 0x01
    2ca2:	fa 81       	ldd	r31, Y+2	; 0x02
    2ca4:	20 81       	ld	r18, Z
    2ca6:	89 81       	ldd	r24, Y+1	; 0x01
    2ca8:	9a 81       	ldd	r25, Y+2	; 0x02
    2caa:	01 96       	adiw	r24, 0x01	; 1
    2cac:	9a 83       	std	Y+2, r25	; 0x02
    2cae:	89 83       	std	Y+1, r24	; 0x01
    2cb0:	82 2f       	mov	r24, r18
    2cb2:	0e 94 e0 15 	call	0x2bc0	; 0x2bc0 <writeChar>
 *			// No matter if the specified length is 40 characters!
 *
 */
void writeStringLength(char *string, uint8_t length, uint8_t offset)
{
	for(string = &string[offset]; *string && length; length--)
    2cb6:	8b 81       	ldd	r24, Y+3	; 0x03
    2cb8:	81 50       	subi	r24, 0x01	; 1
    2cba:	8b 83       	std	Y+3, r24	; 0x03
    2cbc:	e9 81       	ldd	r30, Y+1	; 0x01
    2cbe:	fa 81       	ldd	r31, Y+2	; 0x02
    2cc0:	80 81       	ld	r24, Z
    2cc2:	88 23       	and	r24, r24
    2cc4:	19 f0       	breq	.+6      	; 0x2ccc <writeStringLength+0x54>
    2cc6:	8b 81       	ldd	r24, Y+3	; 0x03
    2cc8:	88 23       	and	r24, r24
    2cca:	51 f7       	brne	.-44     	; 0x2ca0 <writeStringLength+0x28>
		writeChar(*string++);
}
    2ccc:	0f 90       	pop	r0
    2cce:	0f 90       	pop	r0
    2cd0:	0f 90       	pop	r0
    2cd2:	0f 90       	pop	r0
    2cd4:	cf 91       	pop	r28
    2cd6:	df 91       	pop	r29
    2cd8:	08 95       	ret

00002cda <writeInteger>:
 *			writeInteger(1024,DEC);  	// Decimal
 *			writeInteger(044,OCT);		// Ocal
 *			writeInteger(0b11010111,BIN); // Binary
 */
void writeInteger(int16_t number, uint8_t base)
{
    2cda:	df 93       	push	r29
    2cdc:	cf 93       	push	r28
    2cde:	cd b7       	in	r28, 0x3d	; 61
    2ce0:	de b7       	in	r29, 0x3e	; 62
    2ce2:	64 97       	sbiw	r28, 0x14	; 20
    2ce4:	0f b6       	in	r0, 0x3f	; 63
    2ce6:	f8 94       	cli
    2ce8:	de bf       	out	0x3e, r29	; 62
    2cea:	0f be       	out	0x3f, r0	; 63
    2cec:	cd bf       	out	0x3d, r28	; 61
    2cee:	9b 8b       	std	Y+19, r25	; 0x13
    2cf0:	8a 8b       	std	Y+18, r24	; 0x12
    2cf2:	6c 8b       	std	Y+20, r22	; 0x14
	char buffer[17];
	itoa(number, &buffer[0], base);
    2cf4:	8c 89       	ldd	r24, Y+20	; 0x14
    2cf6:	48 2f       	mov	r20, r24
    2cf8:	50 e0       	ldi	r21, 0x00	; 0
    2cfa:	8a 89       	ldd	r24, Y+18	; 0x12
    2cfc:	9b 89       	ldd	r25, Y+19	; 0x13
    2cfe:	9e 01       	movw	r18, r28
    2d00:	2f 5f       	subi	r18, 0xFF	; 255
    2d02:	3f 4f       	sbci	r19, 0xFF	; 255
    2d04:	b9 01       	movw	r22, r18
    2d06:	0e 94 c8 1d 	call	0x3b90	; 0x3b90 <itoa>
	writeString(&buffer[0]);
    2d0a:	ce 01       	movw	r24, r28
    2d0c:	01 96       	adiw	r24, 0x01	; 1
    2d0e:	0e 94 f7 15 	call	0x2bee	; 0x2bee <writeString>
}
    2d12:	64 96       	adiw	r28, 0x14	; 20
    2d14:	0f b6       	in	r0, 0x3f	; 63
    2d16:	f8 94       	cli
    2d18:	de bf       	out	0x3e, r29	; 62
    2d1a:	0f be       	out	0x3f, r0	; 63
    2d1c:	cd bf       	out	0x3d, r28	; 61
    2d1e:	cf 91       	pop	r28
    2d20:	df 91       	pop	r29
    2d22:	08 95       	ret

00002d24 <writeIntegerLength>:
 *			writeIntegerLength(1024,DEC,6);  	// Decimal
 *			writeIntegerLength(044,OCT,4);		// Ocal
 *			writeIntegerLength(0b11010111,BIN,8); // Binary
 */
void writeIntegerLength(int16_t number, uint8_t base, uint8_t length)
{
    2d24:	df 93       	push	r29
    2d26:	cf 93       	push	r28
    2d28:	cd b7       	in	r28, 0x3d	; 61
    2d2a:	de b7       	in	r29, 0x3e	; 62
    2d2c:	66 97       	sbiw	r28, 0x16	; 22
    2d2e:	0f b6       	in	r0, 0x3f	; 63
    2d30:	f8 94       	cli
    2d32:	de bf       	out	0x3e, r29	; 62
    2d34:	0f be       	out	0x3f, r0	; 63
    2d36:	cd bf       	out	0x3d, r28	; 61
    2d38:	9c 8b       	std	Y+20, r25	; 0x14
    2d3a:	8b 8b       	std	Y+19, r24	; 0x13
    2d3c:	6d 8b       	std	Y+21, r22	; 0x15
    2d3e:	4e 8b       	std	Y+22, r20	; 0x16
	char buffer[17];
	itoa(number, &buffer[0], base);
    2d40:	8d 89       	ldd	r24, Y+21	; 0x15
    2d42:	48 2f       	mov	r20, r24
    2d44:	50 e0       	ldi	r21, 0x00	; 0
    2d46:	8b 89       	ldd	r24, Y+19	; 0x13
    2d48:	9c 89       	ldd	r25, Y+20	; 0x14
    2d4a:	9e 01       	movw	r18, r28
    2d4c:	2e 5f       	subi	r18, 0xFE	; 254
    2d4e:	3f 4f       	sbci	r19, 0xFF	; 255
    2d50:	b9 01       	movw	r22, r18
    2d52:	0e 94 c8 1d 	call	0x3b90	; 0x3b90 <itoa>
	int8_t cnt = length - strlen(buffer);
    2d56:	ce 01       	movw	r24, r28
    2d58:	02 96       	adiw	r24, 0x02	; 2
    2d5a:	0e 94 bf 1d 	call	0x3b7e	; 0x3b7e <strlen>
    2d5e:	98 2f       	mov	r25, r24
    2d60:	8e 89       	ldd	r24, Y+22	; 0x16
    2d62:	89 1b       	sub	r24, r25
    2d64:	89 83       	std	Y+1, r24	; 0x01
	if(cnt > 0) {
    2d66:	89 81       	ldd	r24, Y+1	; 0x01
    2d68:	18 16       	cp	r1, r24
    2d6a:	7c f4       	brge	.+30     	; 0x2d8a <writeIntegerLength+0x66>
    2d6c:	06 c0       	rjmp	.+12     	; 0x2d7a <writeIntegerLength+0x56>
		for(; cnt > 0; cnt--, writeChar('0'));
    2d6e:	89 81       	ldd	r24, Y+1	; 0x01
    2d70:	81 50       	subi	r24, 0x01	; 1
    2d72:	89 83       	std	Y+1, r24	; 0x01
    2d74:	80 e3       	ldi	r24, 0x30	; 48
    2d76:	0e 94 e0 15 	call	0x2bc0	; 0x2bc0 <writeChar>
    2d7a:	89 81       	ldd	r24, Y+1	; 0x01
    2d7c:	18 16       	cp	r1, r24
    2d7e:	bc f3       	brlt	.-18     	; 0x2d6e <writeIntegerLength+0x4a>
		writeString(&buffer[0]);
    2d80:	ce 01       	movw	r24, r28
    2d82:	02 96       	adiw	r24, 0x02	; 2
    2d84:	0e 94 f7 15 	call	0x2bee	; 0x2bee <writeString>
    2d88:	09 c0       	rjmp	.+18     	; 0x2d9c <writeIntegerLength+0x78>
	}
	else 
		writeStringLength(&buffer[0],length,-cnt);
    2d8a:	89 81       	ldd	r24, Y+1	; 0x01
    2d8c:	81 95       	neg	r24
    2d8e:	28 2f       	mov	r18, r24
    2d90:	ce 01       	movw	r24, r28
    2d92:	02 96       	adiw	r24, 0x02	; 2
    2d94:	6e 89       	ldd	r22, Y+22	; 0x16
    2d96:	42 2f       	mov	r20, r18
    2d98:	0e 94 3c 16 	call	0x2c78	; 0x2c78 <writeStringLength>
}
    2d9c:	66 96       	adiw	r28, 0x16	; 22
    2d9e:	0f b6       	in	r0, 0x3f	; 63
    2da0:	f8 94       	cli
    2da2:	de bf       	out	0x3e, r29	; 62
    2da4:	0f be       	out	0x3f, r0	; 63
    2da6:	cd bf       	out	0x3d, r28	; 61
    2da8:	cf 91       	pop	r28
    2daa:	df 91       	pop	r29
    2dac:	08 95       	ret

00002dae <__vector_13>:
/**
 * UART receive ISR.
 * Handles reception to circular buffer.
 */
ISR(USART_RXC_vect)
{	
    2dae:	1f 92       	push	r1
    2db0:	0f 92       	push	r0
    2db2:	0f b6       	in	r0, 0x3f	; 63
    2db4:	0f 92       	push	r0
    2db6:	11 24       	eor	r1, r1
    2db8:	2f 93       	push	r18
    2dba:	3f 93       	push	r19
    2dbc:	8f 93       	push	r24
    2dbe:	9f 93       	push	r25
    2dc0:	ef 93       	push	r30
    2dc2:	ff 93       	push	r31
    2dc4:	df 93       	push	r29
    2dc6:	cf 93       	push	r28
    2dc8:	cd b7       	in	r28, 0x3d	; 61
    2dca:	de b7       	in	r29, 0x3e	; 62
	static volatile uint8_t dummy;
	if(((uint8_t)(write_size - read_size)) < UART_RECEIVE_BUFFER_SIZE) {
    2dcc:	80 91 a0 01 	lds	r24, 0x01A0
    2dd0:	90 91 9f 01 	lds	r25, 0x019F
    2dd4:	89 1b       	sub	r24, r25
    2dd6:	80 32       	cpi	r24, 0x20	; 32
    2dd8:	e8 f4       	brcc	.+58     	; 0x2e14 <__vector_13+0x66>
		uart_receive_buffer[write_pos++] = UDR;
    2dda:	90 91 9e 01 	lds	r25, 0x019E
    2dde:	29 2f       	mov	r18, r25
    2de0:	30 e0       	ldi	r19, 0x00	; 0
    2de2:	ec e2       	ldi	r30, 0x2C	; 44
    2de4:	f0 e0       	ldi	r31, 0x00	; 0
    2de6:	80 81       	ld	r24, Z
    2de8:	f9 01       	movw	r30, r18
    2dea:	ee 5a       	subi	r30, 0xAE	; 174
    2dec:	fd 4f       	sbci	r31, 0xFD	; 253
    2dee:	80 83       	st	Z, r24
    2df0:	89 2f       	mov	r24, r25
    2df2:	8f 5f       	subi	r24, 0xFF	; 255
    2df4:	80 93 9e 01 	sts	0x019E, r24
		write_size++;
    2df8:	80 91 a0 01 	lds	r24, 0x01A0
    2dfc:	8f 5f       	subi	r24, 0xFF	; 255
    2dfe:	80 93 a0 01 	sts	0x01A0, r24
		if(write_pos > UART_RECEIVE_BUFFER_SIZE) 
    2e02:	80 91 9e 01 	lds	r24, 0x019E
    2e06:	81 32       	cpi	r24, 0x21	; 33
    2e08:	10 f0       	brcs	.+4      	; 0x2e0e <__vector_13+0x60>
			write_pos = 0;
    2e0a:	10 92 9e 01 	sts	0x019E, r1
		uart_status = UART_BUFFER_OK;
    2e0e:	10 92 51 02 	sts	0x0251, r1
    2e12:	08 c0       	rjmp	.+16     	; 0x2e24 <__vector_13+0x76>
	}
	else {	
		dummy = UDR;
    2e14:	ec e2       	ldi	r30, 0x2C	; 44
    2e16:	f0 e0       	ldi	r31, 0x00	; 0
    2e18:	80 81       	ld	r24, Z
    2e1a:	80 93 a1 01 	sts	0x01A1, r24
		uart_status = UART_BUFFER_OVERFLOW;
    2e1e:	81 e0       	ldi	r24, 0x01	; 1
    2e20:	80 93 51 02 	sts	0x0251, r24
	}
}
    2e24:	cf 91       	pop	r28
    2e26:	df 91       	pop	r29
    2e28:	ff 91       	pop	r31
    2e2a:	ef 91       	pop	r30
    2e2c:	9f 91       	pop	r25
    2e2e:	8f 91       	pop	r24
    2e30:	3f 91       	pop	r19
    2e32:	2f 91       	pop	r18
    2e34:	0f 90       	pop	r0
    2e36:	0f be       	out	0x3f, r0	; 63
    2e38:	0f 90       	pop	r0
    2e3a:	1f 90       	pop	r1
    2e3c:	18 95       	reti

00002e3e <readChar>:
 *	   receivedData[data_position++] = readChar();
 * // [...]
 *
 */
char readChar(void)
{
    2e3e:	df 93       	push	r29
    2e40:	cf 93       	push	r28
    2e42:	0f 92       	push	r0
    2e44:	cd b7       	in	r28, 0x3d	; 61
    2e46:	de b7       	in	r29, 0x3e	; 62
	uart_status = UART_BUFFER_OK;
    2e48:	10 92 51 02 	sts	0x0251, r1
	if(((uint8_t)(write_size - read_size)) > 0) {
    2e4c:	90 91 a0 01 	lds	r25, 0x01A0
    2e50:	80 91 9f 01 	lds	r24, 0x019F
    2e54:	98 17       	cp	r25, r24
    2e56:	c9 f0       	breq	.+50     	; 0x2e8a <readChar+0x4c>
		read_size++;
    2e58:	80 91 9f 01 	lds	r24, 0x019F
    2e5c:	8f 5f       	subi	r24, 0xFF	; 255
    2e5e:	80 93 9f 01 	sts	0x019F, r24
		if(read_pos > UART_RECEIVE_BUFFER_SIZE) 
    2e62:	80 91 9d 01 	lds	r24, 0x019D
    2e66:	81 32       	cpi	r24, 0x21	; 33
    2e68:	10 f0       	brcs	.+4      	; 0x2e6e <readChar+0x30>
			read_pos = 0;
    2e6a:	10 92 9d 01 	sts	0x019D, r1
		return uart_receive_buffer[read_pos++];
    2e6e:	20 91 9d 01 	lds	r18, 0x019D
    2e72:	82 2f       	mov	r24, r18
    2e74:	90 e0       	ldi	r25, 0x00	; 0
    2e76:	fc 01       	movw	r30, r24
    2e78:	ee 5a       	subi	r30, 0xAE	; 174
    2e7a:	fd 4f       	sbci	r31, 0xFD	; 253
    2e7c:	80 81       	ld	r24, Z
    2e7e:	89 83       	std	Y+1, r24	; 0x01
    2e80:	82 2f       	mov	r24, r18
    2e82:	8f 5f       	subi	r24, 0xFF	; 255
    2e84:	80 93 9d 01 	sts	0x019D, r24
    2e88:	01 c0       	rjmp	.+2      	; 0x2e8c <readChar+0x4e>
	}
	return 0;
    2e8a:	19 82       	std	Y+1, r1	; 0x01
    2e8c:	89 81       	ldd	r24, Y+1	; 0x01
}
    2e8e:	0f 90       	pop	r0
    2e90:	cf 91       	pop	r28
    2e92:	df 91       	pop	r29
    2e94:	08 95       	ret

00002e96 <readChars>:
 * circular buffer to buf. 
 * It also returns the number of characters really copied to the buffer! 
 * Just in case that there were fewer chars in the buffer...
 */
uint8_t readChars(char *buf, uint8_t numberOfChars)
{
    2e96:	df 93       	push	r29
    2e98:	cf 93       	push	r28
    2e9a:	00 d0       	rcall	.+0      	; 0x2e9c <readChars+0x6>
    2e9c:	00 d0       	rcall	.+0      	; 0x2e9e <readChars+0x8>
    2e9e:	cd b7       	in	r28, 0x3d	; 61
    2ea0:	de b7       	in	r29, 0x3e	; 62
    2ea2:	9b 83       	std	Y+3, r25	; 0x03
    2ea4:	8a 83       	std	Y+2, r24	; 0x02
    2ea6:	6c 83       	std	Y+4, r22	; 0x04
   uint8_t i = 0;
    2ea8:	19 82       	std	Y+1, r1	; 0x01
   uart_status = UART_BUFFER_OK;
    2eaa:	10 92 51 02 	sts	0x0251, r1
    2eae:	23 c0       	rjmp	.+70     	; 0x2ef6 <readChars+0x60>
   while(((uint8_t)(write_size - read_size))  > 0 && i < numberOfChars) {
      read_size++;
    2eb0:	80 91 9f 01 	lds	r24, 0x019F
    2eb4:	8f 5f       	subi	r24, 0xFF	; 255
    2eb6:	80 93 9f 01 	sts	0x019F, r24
      buf[i++] = uart_receive_buffer[read_pos++];
    2eba:	89 81       	ldd	r24, Y+1	; 0x01
    2ebc:	28 2f       	mov	r18, r24
    2ebe:	30 e0       	ldi	r19, 0x00	; 0
    2ec0:	8a 81       	ldd	r24, Y+2	; 0x02
    2ec2:	9b 81       	ldd	r25, Y+3	; 0x03
    2ec4:	dc 01       	movw	r26, r24
    2ec6:	a2 0f       	add	r26, r18
    2ec8:	b3 1f       	adc	r27, r19
    2eca:	20 91 9d 01 	lds	r18, 0x019D
    2ece:	82 2f       	mov	r24, r18
    2ed0:	90 e0       	ldi	r25, 0x00	; 0
    2ed2:	fc 01       	movw	r30, r24
    2ed4:	ee 5a       	subi	r30, 0xAE	; 174
    2ed6:	fd 4f       	sbci	r31, 0xFD	; 253
    2ed8:	80 81       	ld	r24, Z
    2eda:	8c 93       	st	X, r24
    2edc:	89 81       	ldd	r24, Y+1	; 0x01
    2ede:	8f 5f       	subi	r24, 0xFF	; 255
    2ee0:	89 83       	std	Y+1, r24	; 0x01
    2ee2:	82 2f       	mov	r24, r18
    2ee4:	8f 5f       	subi	r24, 0xFF	; 255
    2ee6:	80 93 9d 01 	sts	0x019D, r24
      if(read_pos > UART_RECEIVE_BUFFER_SIZE)
    2eea:	80 91 9d 01 	lds	r24, 0x019D
    2eee:	81 32       	cpi	r24, 0x21	; 33
    2ef0:	10 f0       	brcs	.+4      	; 0x2ef6 <readChars+0x60>
         read_pos = 0;
    2ef2:	10 92 9d 01 	sts	0x019D, r1
 */
uint8_t readChars(char *buf, uint8_t numberOfChars)
{
   uint8_t i = 0;
   uart_status = UART_BUFFER_OK;
   while(((uint8_t)(write_size - read_size))  > 0 && i < numberOfChars) {
    2ef6:	90 91 a0 01 	lds	r25, 0x01A0
    2efa:	80 91 9f 01 	lds	r24, 0x019F
    2efe:	98 17       	cp	r25, r24
    2f00:	21 f0       	breq	.+8      	; 0x2f0a <readChars+0x74>
    2f02:	99 81       	ldd	r25, Y+1	; 0x01
    2f04:	8c 81       	ldd	r24, Y+4	; 0x04
    2f06:	98 17       	cp	r25, r24
    2f08:	98 f2       	brcs	.-90     	; 0x2eb0 <readChars+0x1a>
      read_size++;
      buf[i++] = uart_receive_buffer[read_pos++];
      if(read_pos > UART_RECEIVE_BUFFER_SIZE)
         read_pos = 0;
   }
   return i;
    2f0a:	89 81       	ldd	r24, Y+1	; 0x01
} 
    2f0c:	0f 90       	pop	r0
    2f0e:	0f 90       	pop	r0
    2f10:	0f 90       	pop	r0
    2f12:	0f 90       	pop	r0
    2f14:	cf 91       	pop	r28
    2f16:	df 91       	pop	r29
    2f18:	08 95       	ret

00002f1a <getBufferLength>:
 *
 * Example:
 * s. readChar function above!
 */
uint8_t getBufferLength(void)
{
    2f1a:	df 93       	push	r29
    2f1c:	cf 93       	push	r28
    2f1e:	cd b7       	in	r28, 0x3d	; 61
    2f20:	de b7       	in	r29, 0x3e	; 62
	return (((uint8_t)(write_size - read_size)));
    2f22:	90 91 a0 01 	lds	r25, 0x01A0
    2f26:	80 91 9f 01 	lds	r24, 0x019F
    2f2a:	29 2f       	mov	r18, r25
    2f2c:	28 1b       	sub	r18, r24
    2f2e:	82 2f       	mov	r24, r18
}
    2f30:	cf 91       	pop	r28
    2f32:	df 91       	pop	r29
    2f34:	08 95       	ret

00002f36 <clearReceptionBuffer>:
/**
 * Clears the reception buffer - it disables UART Receive 
 * interrupt for a short period of time. 
 */
void clearReceptionBuffer(void)
{
    2f36:	df 93       	push	r29
    2f38:	cf 93       	push	r28
    2f3a:	cd b7       	in	r28, 0x3d	; 61
    2f3c:	de b7       	in	r29, 0x3e	; 62
	static uint8_t dummy;
	UCSRB &= ~(1 << RXCIE); // disable UART RX Interrupt
    2f3e:	aa e2       	ldi	r26, 0x2A	; 42
    2f40:	b0 e0       	ldi	r27, 0x00	; 0
    2f42:	ea e2       	ldi	r30, 0x2A	; 42
    2f44:	f0 e0       	ldi	r31, 0x00	; 0
    2f46:	80 81       	ld	r24, Z
    2f48:	8f 77       	andi	r24, 0x7F	; 127
    2f4a:	8c 93       	st	X, r24
	dummy = UDR;
    2f4c:	ec e2       	ldi	r30, 0x2C	; 44
    2f4e:	f0 e0       	ldi	r31, 0x00	; 0
    2f50:	80 81       	ld	r24, Z
    2f52:	80 93 a2 01 	sts	0x01A2, r24
	read_pos = 0;
    2f56:	10 92 9d 01 	sts	0x019D, r1
	write_pos = 0; 
    2f5a:	10 92 9e 01 	sts	0x019E, r1
	read_size = 0;
    2f5e:	10 92 9f 01 	sts	0x019F, r1
	write_size = 0;
    2f62:	10 92 a0 01 	sts	0x01A0, r1
	uart_status = UART_BUFFER_OK;
    2f66:	10 92 51 02 	sts	0x0251, r1
	UCSRB |= (1 << RXCIE); // enable Interrupt again
    2f6a:	aa e2       	ldi	r26, 0x2A	; 42
    2f6c:	b0 e0       	ldi	r27, 0x00	; 0
    2f6e:	ea e2       	ldi	r30, 0x2A	; 42
    2f70:	f0 e0       	ldi	r31, 0x00	; 0
    2f72:	80 81       	ld	r24, Z
    2f74:	80 68       	ori	r24, 0x80	; 128
    2f76:	8c 93       	st	X, r24
}
    2f78:	cf 91       	pop	r28
    2f7a:	df 91       	pop	r29
    2f7c:	08 95       	ret

00002f7e <__fixunssfsi>:
    2f7e:	ef 92       	push	r14
    2f80:	ff 92       	push	r15
    2f82:	0f 93       	push	r16
    2f84:	1f 93       	push	r17
    2f86:	7b 01       	movw	r14, r22
    2f88:	8c 01       	movw	r16, r24
    2f8a:	20 e0       	ldi	r18, 0x00	; 0
    2f8c:	30 e0       	ldi	r19, 0x00	; 0
    2f8e:	40 e0       	ldi	r20, 0x00	; 0
    2f90:	5f e4       	ldi	r21, 0x4F	; 79
    2f92:	0e 94 41 1a 	call	0x3482	; 0x3482 <__gesf2>
    2f96:	88 23       	and	r24, r24
    2f98:	8c f0       	brlt	.+34     	; 0x2fbc <__fixunssfsi+0x3e>
    2f9a:	c8 01       	movw	r24, r16
    2f9c:	b7 01       	movw	r22, r14
    2f9e:	20 e0       	ldi	r18, 0x00	; 0
    2fa0:	30 e0       	ldi	r19, 0x00	; 0
    2fa2:	40 e0       	ldi	r20, 0x00	; 0
    2fa4:	5f e4       	ldi	r21, 0x4F	; 79
    2fa6:	0e 94 37 19 	call	0x326e	; 0x326e <__subsf3>
    2faa:	0e 94 71 1a 	call	0x34e2	; 0x34e2 <__fixsfsi>
    2fae:	9b 01       	movw	r18, r22
    2fb0:	ac 01       	movw	r20, r24
    2fb2:	20 50       	subi	r18, 0x00	; 0
    2fb4:	30 40       	sbci	r19, 0x00	; 0
    2fb6:	40 40       	sbci	r20, 0x00	; 0
    2fb8:	50 48       	sbci	r21, 0x80	; 128
    2fba:	06 c0       	rjmp	.+12     	; 0x2fc8 <__fixunssfsi+0x4a>
    2fbc:	c8 01       	movw	r24, r16
    2fbe:	b7 01       	movw	r22, r14
    2fc0:	0e 94 71 1a 	call	0x34e2	; 0x34e2 <__fixsfsi>
    2fc4:	9b 01       	movw	r18, r22
    2fc6:	ac 01       	movw	r20, r24
    2fc8:	b9 01       	movw	r22, r18
    2fca:	ca 01       	movw	r24, r20
    2fcc:	1f 91       	pop	r17
    2fce:	0f 91       	pop	r16
    2fd0:	ff 90       	pop	r15
    2fd2:	ef 90       	pop	r14
    2fd4:	08 95       	ret

00002fd6 <_fpadd_parts>:
    2fd6:	a0 e0       	ldi	r26, 0x00	; 0
    2fd8:	b0 e0       	ldi	r27, 0x00	; 0
    2fda:	e1 ef       	ldi	r30, 0xF1	; 241
    2fdc:	f7 e1       	ldi	r31, 0x17	; 23
    2fde:	0c 94 88 1d 	jmp	0x3b10	; 0x3b10 <__prologue_saves__>
    2fe2:	dc 01       	movw	r26, r24
    2fe4:	2b 01       	movw	r4, r22
    2fe6:	fa 01       	movw	r30, r20
    2fe8:	9c 91       	ld	r25, X
    2fea:	92 30       	cpi	r25, 0x02	; 2
    2fec:	08 f4       	brcc	.+2      	; 0x2ff0 <_fpadd_parts+0x1a>
    2fee:	39 c1       	rjmp	.+626    	; 0x3262 <_fpadd_parts+0x28c>
    2ff0:	eb 01       	movw	r28, r22
    2ff2:	88 81       	ld	r24, Y
    2ff4:	82 30       	cpi	r24, 0x02	; 2
    2ff6:	08 f4       	brcc	.+2      	; 0x2ffa <_fpadd_parts+0x24>
    2ff8:	33 c1       	rjmp	.+614    	; 0x3260 <_fpadd_parts+0x28a>
    2ffa:	94 30       	cpi	r25, 0x04	; 4
    2ffc:	69 f4       	brne	.+26     	; 0x3018 <_fpadd_parts+0x42>
    2ffe:	84 30       	cpi	r24, 0x04	; 4
    3000:	09 f0       	breq	.+2      	; 0x3004 <_fpadd_parts+0x2e>
    3002:	2f c1       	rjmp	.+606    	; 0x3262 <_fpadd_parts+0x28c>
    3004:	11 96       	adiw	r26, 0x01	; 1
    3006:	9c 91       	ld	r25, X
    3008:	11 97       	sbiw	r26, 0x01	; 1
    300a:	89 81       	ldd	r24, Y+1	; 0x01
    300c:	98 17       	cp	r25, r24
    300e:	09 f4       	brne	.+2      	; 0x3012 <_fpadd_parts+0x3c>
    3010:	28 c1       	rjmp	.+592    	; 0x3262 <_fpadd_parts+0x28c>
    3012:	af e6       	ldi	r26, 0x6F	; 111
    3014:	b0 e0       	ldi	r27, 0x00	; 0
    3016:	25 c1       	rjmp	.+586    	; 0x3262 <_fpadd_parts+0x28c>
    3018:	84 30       	cpi	r24, 0x04	; 4
    301a:	09 f4       	brne	.+2      	; 0x301e <_fpadd_parts+0x48>
    301c:	21 c1       	rjmp	.+578    	; 0x3260 <_fpadd_parts+0x28a>
    301e:	82 30       	cpi	r24, 0x02	; 2
    3020:	a9 f4       	brne	.+42     	; 0x304c <_fpadd_parts+0x76>
    3022:	92 30       	cpi	r25, 0x02	; 2
    3024:	09 f0       	breq	.+2      	; 0x3028 <_fpadd_parts+0x52>
    3026:	1d c1       	rjmp	.+570    	; 0x3262 <_fpadd_parts+0x28c>
    3028:	9a 01       	movw	r18, r20
    302a:	ad 01       	movw	r20, r26
    302c:	88 e0       	ldi	r24, 0x08	; 8
    302e:	ea 01       	movw	r28, r20
    3030:	09 90       	ld	r0, Y+
    3032:	ae 01       	movw	r20, r28
    3034:	e9 01       	movw	r28, r18
    3036:	09 92       	st	Y+, r0
    3038:	9e 01       	movw	r18, r28
    303a:	81 50       	subi	r24, 0x01	; 1
    303c:	c1 f7       	brne	.-16     	; 0x302e <_fpadd_parts+0x58>
    303e:	e2 01       	movw	r28, r4
    3040:	89 81       	ldd	r24, Y+1	; 0x01
    3042:	11 96       	adiw	r26, 0x01	; 1
    3044:	9c 91       	ld	r25, X
    3046:	89 23       	and	r24, r25
    3048:	81 83       	std	Z+1, r24	; 0x01
    304a:	08 c1       	rjmp	.+528    	; 0x325c <_fpadd_parts+0x286>
    304c:	92 30       	cpi	r25, 0x02	; 2
    304e:	09 f4       	brne	.+2      	; 0x3052 <_fpadd_parts+0x7c>
    3050:	07 c1       	rjmp	.+526    	; 0x3260 <_fpadd_parts+0x28a>
    3052:	12 96       	adiw	r26, 0x02	; 2
    3054:	2d 90       	ld	r2, X+
    3056:	3c 90       	ld	r3, X
    3058:	13 97       	sbiw	r26, 0x03	; 3
    305a:	eb 01       	movw	r28, r22
    305c:	8a 81       	ldd	r24, Y+2	; 0x02
    305e:	9b 81       	ldd	r25, Y+3	; 0x03
    3060:	14 96       	adiw	r26, 0x04	; 4
    3062:	ad 90       	ld	r10, X+
    3064:	bd 90       	ld	r11, X+
    3066:	cd 90       	ld	r12, X+
    3068:	dc 90       	ld	r13, X
    306a:	17 97       	sbiw	r26, 0x07	; 7
    306c:	ec 80       	ldd	r14, Y+4	; 0x04
    306e:	fd 80       	ldd	r15, Y+5	; 0x05
    3070:	0e 81       	ldd	r16, Y+6	; 0x06
    3072:	1f 81       	ldd	r17, Y+7	; 0x07
    3074:	91 01       	movw	r18, r2
    3076:	28 1b       	sub	r18, r24
    3078:	39 0b       	sbc	r19, r25
    307a:	b9 01       	movw	r22, r18
    307c:	37 ff       	sbrs	r19, 7
    307e:	04 c0       	rjmp	.+8      	; 0x3088 <_fpadd_parts+0xb2>
    3080:	66 27       	eor	r22, r22
    3082:	77 27       	eor	r23, r23
    3084:	62 1b       	sub	r22, r18
    3086:	73 0b       	sbc	r23, r19
    3088:	60 32       	cpi	r22, 0x20	; 32
    308a:	71 05       	cpc	r23, r1
    308c:	0c f0       	brlt	.+2      	; 0x3090 <_fpadd_parts+0xba>
    308e:	61 c0       	rjmp	.+194    	; 0x3152 <_fpadd_parts+0x17c>
    3090:	12 16       	cp	r1, r18
    3092:	13 06       	cpc	r1, r19
    3094:	6c f5       	brge	.+90     	; 0x30f0 <_fpadd_parts+0x11a>
    3096:	37 01       	movw	r6, r14
    3098:	48 01       	movw	r8, r16
    309a:	06 2e       	mov	r0, r22
    309c:	04 c0       	rjmp	.+8      	; 0x30a6 <_fpadd_parts+0xd0>
    309e:	96 94       	lsr	r9
    30a0:	87 94       	ror	r8
    30a2:	77 94       	ror	r7
    30a4:	67 94       	ror	r6
    30a6:	0a 94       	dec	r0
    30a8:	d2 f7       	brpl	.-12     	; 0x309e <_fpadd_parts+0xc8>
    30aa:	21 e0       	ldi	r18, 0x01	; 1
    30ac:	30 e0       	ldi	r19, 0x00	; 0
    30ae:	40 e0       	ldi	r20, 0x00	; 0
    30b0:	50 e0       	ldi	r21, 0x00	; 0
    30b2:	04 c0       	rjmp	.+8      	; 0x30bc <_fpadd_parts+0xe6>
    30b4:	22 0f       	add	r18, r18
    30b6:	33 1f       	adc	r19, r19
    30b8:	44 1f       	adc	r20, r20
    30ba:	55 1f       	adc	r21, r21
    30bc:	6a 95       	dec	r22
    30be:	d2 f7       	brpl	.-12     	; 0x30b4 <_fpadd_parts+0xde>
    30c0:	21 50       	subi	r18, 0x01	; 1
    30c2:	30 40       	sbci	r19, 0x00	; 0
    30c4:	40 40       	sbci	r20, 0x00	; 0
    30c6:	50 40       	sbci	r21, 0x00	; 0
    30c8:	2e 21       	and	r18, r14
    30ca:	3f 21       	and	r19, r15
    30cc:	40 23       	and	r20, r16
    30ce:	51 23       	and	r21, r17
    30d0:	21 15       	cp	r18, r1
    30d2:	31 05       	cpc	r19, r1
    30d4:	41 05       	cpc	r20, r1
    30d6:	51 05       	cpc	r21, r1
    30d8:	21 f0       	breq	.+8      	; 0x30e2 <_fpadd_parts+0x10c>
    30da:	21 e0       	ldi	r18, 0x01	; 1
    30dc:	30 e0       	ldi	r19, 0x00	; 0
    30de:	40 e0       	ldi	r20, 0x00	; 0
    30e0:	50 e0       	ldi	r21, 0x00	; 0
    30e2:	79 01       	movw	r14, r18
    30e4:	8a 01       	movw	r16, r20
    30e6:	e6 28       	or	r14, r6
    30e8:	f7 28       	or	r15, r7
    30ea:	08 29       	or	r16, r8
    30ec:	19 29       	or	r17, r9
    30ee:	3c c0       	rjmp	.+120    	; 0x3168 <_fpadd_parts+0x192>
    30f0:	23 2b       	or	r18, r19
    30f2:	d1 f1       	breq	.+116    	; 0x3168 <_fpadd_parts+0x192>
    30f4:	26 0e       	add	r2, r22
    30f6:	37 1e       	adc	r3, r23
    30f8:	35 01       	movw	r6, r10
    30fa:	46 01       	movw	r8, r12
    30fc:	06 2e       	mov	r0, r22
    30fe:	04 c0       	rjmp	.+8      	; 0x3108 <_fpadd_parts+0x132>
    3100:	96 94       	lsr	r9
    3102:	87 94       	ror	r8
    3104:	77 94       	ror	r7
    3106:	67 94       	ror	r6
    3108:	0a 94       	dec	r0
    310a:	d2 f7       	brpl	.-12     	; 0x3100 <_fpadd_parts+0x12a>
    310c:	21 e0       	ldi	r18, 0x01	; 1
    310e:	30 e0       	ldi	r19, 0x00	; 0
    3110:	40 e0       	ldi	r20, 0x00	; 0
    3112:	50 e0       	ldi	r21, 0x00	; 0
    3114:	04 c0       	rjmp	.+8      	; 0x311e <_fpadd_parts+0x148>
    3116:	22 0f       	add	r18, r18
    3118:	33 1f       	adc	r19, r19
    311a:	44 1f       	adc	r20, r20
    311c:	55 1f       	adc	r21, r21
    311e:	6a 95       	dec	r22
    3120:	d2 f7       	brpl	.-12     	; 0x3116 <_fpadd_parts+0x140>
    3122:	21 50       	subi	r18, 0x01	; 1
    3124:	30 40       	sbci	r19, 0x00	; 0
    3126:	40 40       	sbci	r20, 0x00	; 0
    3128:	50 40       	sbci	r21, 0x00	; 0
    312a:	2a 21       	and	r18, r10
    312c:	3b 21       	and	r19, r11
    312e:	4c 21       	and	r20, r12
    3130:	5d 21       	and	r21, r13
    3132:	21 15       	cp	r18, r1
    3134:	31 05       	cpc	r19, r1
    3136:	41 05       	cpc	r20, r1
    3138:	51 05       	cpc	r21, r1
    313a:	21 f0       	breq	.+8      	; 0x3144 <_fpadd_parts+0x16e>
    313c:	21 e0       	ldi	r18, 0x01	; 1
    313e:	30 e0       	ldi	r19, 0x00	; 0
    3140:	40 e0       	ldi	r20, 0x00	; 0
    3142:	50 e0       	ldi	r21, 0x00	; 0
    3144:	59 01       	movw	r10, r18
    3146:	6a 01       	movw	r12, r20
    3148:	a6 28       	or	r10, r6
    314a:	b7 28       	or	r11, r7
    314c:	c8 28       	or	r12, r8
    314e:	d9 28       	or	r13, r9
    3150:	0b c0       	rjmp	.+22     	; 0x3168 <_fpadd_parts+0x192>
    3152:	82 15       	cp	r24, r2
    3154:	93 05       	cpc	r25, r3
    3156:	2c f0       	brlt	.+10     	; 0x3162 <_fpadd_parts+0x18c>
    3158:	1c 01       	movw	r2, r24
    315a:	aa 24       	eor	r10, r10
    315c:	bb 24       	eor	r11, r11
    315e:	65 01       	movw	r12, r10
    3160:	03 c0       	rjmp	.+6      	; 0x3168 <_fpadd_parts+0x192>
    3162:	ee 24       	eor	r14, r14
    3164:	ff 24       	eor	r15, r15
    3166:	87 01       	movw	r16, r14
    3168:	11 96       	adiw	r26, 0x01	; 1
    316a:	9c 91       	ld	r25, X
    316c:	d2 01       	movw	r26, r4
    316e:	11 96       	adiw	r26, 0x01	; 1
    3170:	8c 91       	ld	r24, X
    3172:	98 17       	cp	r25, r24
    3174:	09 f4       	brne	.+2      	; 0x3178 <_fpadd_parts+0x1a2>
    3176:	45 c0       	rjmp	.+138    	; 0x3202 <_fpadd_parts+0x22c>
    3178:	99 23       	and	r25, r25
    317a:	39 f0       	breq	.+14     	; 0x318a <_fpadd_parts+0x1b4>
    317c:	a8 01       	movw	r20, r16
    317e:	97 01       	movw	r18, r14
    3180:	2a 19       	sub	r18, r10
    3182:	3b 09       	sbc	r19, r11
    3184:	4c 09       	sbc	r20, r12
    3186:	5d 09       	sbc	r21, r13
    3188:	06 c0       	rjmp	.+12     	; 0x3196 <_fpadd_parts+0x1c0>
    318a:	a6 01       	movw	r20, r12
    318c:	95 01       	movw	r18, r10
    318e:	2e 19       	sub	r18, r14
    3190:	3f 09       	sbc	r19, r15
    3192:	40 0b       	sbc	r20, r16
    3194:	51 0b       	sbc	r21, r17
    3196:	57 fd       	sbrc	r21, 7
    3198:	08 c0       	rjmp	.+16     	; 0x31aa <_fpadd_parts+0x1d4>
    319a:	11 82       	std	Z+1, r1	; 0x01
    319c:	33 82       	std	Z+3, r3	; 0x03
    319e:	22 82       	std	Z+2, r2	; 0x02
    31a0:	24 83       	std	Z+4, r18	; 0x04
    31a2:	35 83       	std	Z+5, r19	; 0x05
    31a4:	46 83       	std	Z+6, r20	; 0x06
    31a6:	57 83       	std	Z+7, r21	; 0x07
    31a8:	1d c0       	rjmp	.+58     	; 0x31e4 <_fpadd_parts+0x20e>
    31aa:	81 e0       	ldi	r24, 0x01	; 1
    31ac:	81 83       	std	Z+1, r24	; 0x01
    31ae:	33 82       	std	Z+3, r3	; 0x03
    31b0:	22 82       	std	Z+2, r2	; 0x02
    31b2:	88 27       	eor	r24, r24
    31b4:	99 27       	eor	r25, r25
    31b6:	dc 01       	movw	r26, r24
    31b8:	82 1b       	sub	r24, r18
    31ba:	93 0b       	sbc	r25, r19
    31bc:	a4 0b       	sbc	r26, r20
    31be:	b5 0b       	sbc	r27, r21
    31c0:	84 83       	std	Z+4, r24	; 0x04
    31c2:	95 83       	std	Z+5, r25	; 0x05
    31c4:	a6 83       	std	Z+6, r26	; 0x06
    31c6:	b7 83       	std	Z+7, r27	; 0x07
    31c8:	0d c0       	rjmp	.+26     	; 0x31e4 <_fpadd_parts+0x20e>
    31ca:	22 0f       	add	r18, r18
    31cc:	33 1f       	adc	r19, r19
    31ce:	44 1f       	adc	r20, r20
    31d0:	55 1f       	adc	r21, r21
    31d2:	24 83       	std	Z+4, r18	; 0x04
    31d4:	35 83       	std	Z+5, r19	; 0x05
    31d6:	46 83       	std	Z+6, r20	; 0x06
    31d8:	57 83       	std	Z+7, r21	; 0x07
    31da:	82 81       	ldd	r24, Z+2	; 0x02
    31dc:	93 81       	ldd	r25, Z+3	; 0x03
    31de:	01 97       	sbiw	r24, 0x01	; 1
    31e0:	93 83       	std	Z+3, r25	; 0x03
    31e2:	82 83       	std	Z+2, r24	; 0x02
    31e4:	24 81       	ldd	r18, Z+4	; 0x04
    31e6:	35 81       	ldd	r19, Z+5	; 0x05
    31e8:	46 81       	ldd	r20, Z+6	; 0x06
    31ea:	57 81       	ldd	r21, Z+7	; 0x07
    31ec:	da 01       	movw	r26, r20
    31ee:	c9 01       	movw	r24, r18
    31f0:	01 97       	sbiw	r24, 0x01	; 1
    31f2:	a1 09       	sbc	r26, r1
    31f4:	b1 09       	sbc	r27, r1
    31f6:	8f 5f       	subi	r24, 0xFF	; 255
    31f8:	9f 4f       	sbci	r25, 0xFF	; 255
    31fa:	af 4f       	sbci	r26, 0xFF	; 255
    31fc:	bf 43       	sbci	r27, 0x3F	; 63
    31fe:	28 f3       	brcs	.-54     	; 0x31ca <_fpadd_parts+0x1f4>
    3200:	0b c0       	rjmp	.+22     	; 0x3218 <_fpadd_parts+0x242>
    3202:	91 83       	std	Z+1, r25	; 0x01
    3204:	33 82       	std	Z+3, r3	; 0x03
    3206:	22 82       	std	Z+2, r2	; 0x02
    3208:	ea 0c       	add	r14, r10
    320a:	fb 1c       	adc	r15, r11
    320c:	0c 1d       	adc	r16, r12
    320e:	1d 1d       	adc	r17, r13
    3210:	e4 82       	std	Z+4, r14	; 0x04
    3212:	f5 82       	std	Z+5, r15	; 0x05
    3214:	06 83       	std	Z+6, r16	; 0x06
    3216:	17 83       	std	Z+7, r17	; 0x07
    3218:	83 e0       	ldi	r24, 0x03	; 3
    321a:	80 83       	st	Z, r24
    321c:	24 81       	ldd	r18, Z+4	; 0x04
    321e:	35 81       	ldd	r19, Z+5	; 0x05
    3220:	46 81       	ldd	r20, Z+6	; 0x06
    3222:	57 81       	ldd	r21, Z+7	; 0x07
    3224:	57 ff       	sbrs	r21, 7
    3226:	1a c0       	rjmp	.+52     	; 0x325c <_fpadd_parts+0x286>
    3228:	c9 01       	movw	r24, r18
    322a:	aa 27       	eor	r26, r26
    322c:	97 fd       	sbrc	r25, 7
    322e:	a0 95       	com	r26
    3230:	ba 2f       	mov	r27, r26
    3232:	81 70       	andi	r24, 0x01	; 1
    3234:	90 70       	andi	r25, 0x00	; 0
    3236:	a0 70       	andi	r26, 0x00	; 0
    3238:	b0 70       	andi	r27, 0x00	; 0
    323a:	56 95       	lsr	r21
    323c:	47 95       	ror	r20
    323e:	37 95       	ror	r19
    3240:	27 95       	ror	r18
    3242:	82 2b       	or	r24, r18
    3244:	93 2b       	or	r25, r19
    3246:	a4 2b       	or	r26, r20
    3248:	b5 2b       	or	r27, r21
    324a:	84 83       	std	Z+4, r24	; 0x04
    324c:	95 83       	std	Z+5, r25	; 0x05
    324e:	a6 83       	std	Z+6, r26	; 0x06
    3250:	b7 83       	std	Z+7, r27	; 0x07
    3252:	82 81       	ldd	r24, Z+2	; 0x02
    3254:	93 81       	ldd	r25, Z+3	; 0x03
    3256:	01 96       	adiw	r24, 0x01	; 1
    3258:	93 83       	std	Z+3, r25	; 0x03
    325a:	82 83       	std	Z+2, r24	; 0x02
    325c:	df 01       	movw	r26, r30
    325e:	01 c0       	rjmp	.+2      	; 0x3262 <_fpadd_parts+0x28c>
    3260:	d2 01       	movw	r26, r4
    3262:	cd 01       	movw	r24, r26
    3264:	cd b7       	in	r28, 0x3d	; 61
    3266:	de b7       	in	r29, 0x3e	; 62
    3268:	e2 e1       	ldi	r30, 0x12	; 18
    326a:	0c 94 a4 1d 	jmp	0x3b48	; 0x3b48 <__epilogue_restores__>

0000326e <__subsf3>:
    326e:	a0 e2       	ldi	r26, 0x20	; 32
    3270:	b0 e0       	ldi	r27, 0x00	; 0
    3272:	ed e3       	ldi	r30, 0x3D	; 61
    3274:	f9 e1       	ldi	r31, 0x19	; 25
    3276:	0c 94 94 1d 	jmp	0x3b28	; 0x3b28 <__prologue_saves__+0x18>
    327a:	69 83       	std	Y+1, r22	; 0x01
    327c:	7a 83       	std	Y+2, r23	; 0x02
    327e:	8b 83       	std	Y+3, r24	; 0x03
    3280:	9c 83       	std	Y+4, r25	; 0x04
    3282:	2d 83       	std	Y+5, r18	; 0x05
    3284:	3e 83       	std	Y+6, r19	; 0x06
    3286:	4f 83       	std	Y+7, r20	; 0x07
    3288:	58 87       	std	Y+8, r21	; 0x08
    328a:	e9 e0       	ldi	r30, 0x09	; 9
    328c:	ee 2e       	mov	r14, r30
    328e:	f1 2c       	mov	r15, r1
    3290:	ec 0e       	add	r14, r28
    3292:	fd 1e       	adc	r15, r29
    3294:	ce 01       	movw	r24, r28
    3296:	01 96       	adiw	r24, 0x01	; 1
    3298:	b7 01       	movw	r22, r14
    329a:	0e 94 62 1c 	call	0x38c4	; 0x38c4 <__unpack_f>
    329e:	8e 01       	movw	r16, r28
    32a0:	0f 5e       	subi	r16, 0xEF	; 239
    32a2:	1f 4f       	sbci	r17, 0xFF	; 255
    32a4:	ce 01       	movw	r24, r28
    32a6:	05 96       	adiw	r24, 0x05	; 5
    32a8:	b8 01       	movw	r22, r16
    32aa:	0e 94 62 1c 	call	0x38c4	; 0x38c4 <__unpack_f>
    32ae:	8a 89       	ldd	r24, Y+18	; 0x12
    32b0:	91 e0       	ldi	r25, 0x01	; 1
    32b2:	89 27       	eor	r24, r25
    32b4:	8a 8b       	std	Y+18, r24	; 0x12
    32b6:	c7 01       	movw	r24, r14
    32b8:	b8 01       	movw	r22, r16
    32ba:	ae 01       	movw	r20, r28
    32bc:	47 5e       	subi	r20, 0xE7	; 231
    32be:	5f 4f       	sbci	r21, 0xFF	; 255
    32c0:	0e 94 eb 17 	call	0x2fd6	; 0x2fd6 <_fpadd_parts>
    32c4:	0e 94 8d 1b 	call	0x371a	; 0x371a <__pack_f>
    32c8:	a0 96       	adiw	r28, 0x20	; 32
    32ca:	e6 e0       	ldi	r30, 0x06	; 6
    32cc:	0c 94 b0 1d 	jmp	0x3b60	; 0x3b60 <__epilogue_restores__+0x18>

000032d0 <__addsf3>:
    32d0:	a0 e2       	ldi	r26, 0x20	; 32
    32d2:	b0 e0       	ldi	r27, 0x00	; 0
    32d4:	ee e6       	ldi	r30, 0x6E	; 110
    32d6:	f9 e1       	ldi	r31, 0x19	; 25
    32d8:	0c 94 94 1d 	jmp	0x3b28	; 0x3b28 <__prologue_saves__+0x18>
    32dc:	69 83       	std	Y+1, r22	; 0x01
    32de:	7a 83       	std	Y+2, r23	; 0x02
    32e0:	8b 83       	std	Y+3, r24	; 0x03
    32e2:	9c 83       	std	Y+4, r25	; 0x04
    32e4:	2d 83       	std	Y+5, r18	; 0x05
    32e6:	3e 83       	std	Y+6, r19	; 0x06
    32e8:	4f 83       	std	Y+7, r20	; 0x07
    32ea:	58 87       	std	Y+8, r21	; 0x08
    32ec:	f9 e0       	ldi	r31, 0x09	; 9
    32ee:	ef 2e       	mov	r14, r31
    32f0:	f1 2c       	mov	r15, r1
    32f2:	ec 0e       	add	r14, r28
    32f4:	fd 1e       	adc	r15, r29
    32f6:	ce 01       	movw	r24, r28
    32f8:	01 96       	adiw	r24, 0x01	; 1
    32fa:	b7 01       	movw	r22, r14
    32fc:	0e 94 62 1c 	call	0x38c4	; 0x38c4 <__unpack_f>
    3300:	8e 01       	movw	r16, r28
    3302:	0f 5e       	subi	r16, 0xEF	; 239
    3304:	1f 4f       	sbci	r17, 0xFF	; 255
    3306:	ce 01       	movw	r24, r28
    3308:	05 96       	adiw	r24, 0x05	; 5
    330a:	b8 01       	movw	r22, r16
    330c:	0e 94 62 1c 	call	0x38c4	; 0x38c4 <__unpack_f>
    3310:	c7 01       	movw	r24, r14
    3312:	b8 01       	movw	r22, r16
    3314:	ae 01       	movw	r20, r28
    3316:	47 5e       	subi	r20, 0xE7	; 231
    3318:	5f 4f       	sbci	r21, 0xFF	; 255
    331a:	0e 94 eb 17 	call	0x2fd6	; 0x2fd6 <_fpadd_parts>
    331e:	0e 94 8d 1b 	call	0x371a	; 0x371a <__pack_f>
    3322:	a0 96       	adiw	r28, 0x20	; 32
    3324:	e6 e0       	ldi	r30, 0x06	; 6
    3326:	0c 94 b0 1d 	jmp	0x3b60	; 0x3b60 <__epilogue_restores__+0x18>

0000332a <__divsf3>:
    332a:	a8 e1       	ldi	r26, 0x18	; 24
    332c:	b0 e0       	ldi	r27, 0x00	; 0
    332e:	eb e9       	ldi	r30, 0x9B	; 155
    3330:	f9 e1       	ldi	r31, 0x19	; 25
    3332:	0c 94 90 1d 	jmp	0x3b20	; 0x3b20 <__prologue_saves__+0x10>
    3336:	69 83       	std	Y+1, r22	; 0x01
    3338:	7a 83       	std	Y+2, r23	; 0x02
    333a:	8b 83       	std	Y+3, r24	; 0x03
    333c:	9c 83       	std	Y+4, r25	; 0x04
    333e:	2d 83       	std	Y+5, r18	; 0x05
    3340:	3e 83       	std	Y+6, r19	; 0x06
    3342:	4f 83       	std	Y+7, r20	; 0x07
    3344:	58 87       	std	Y+8, r21	; 0x08
    3346:	b9 e0       	ldi	r27, 0x09	; 9
    3348:	eb 2e       	mov	r14, r27
    334a:	f1 2c       	mov	r15, r1
    334c:	ec 0e       	add	r14, r28
    334e:	fd 1e       	adc	r15, r29
    3350:	ce 01       	movw	r24, r28
    3352:	01 96       	adiw	r24, 0x01	; 1
    3354:	b7 01       	movw	r22, r14
    3356:	0e 94 62 1c 	call	0x38c4	; 0x38c4 <__unpack_f>
    335a:	8e 01       	movw	r16, r28
    335c:	0f 5e       	subi	r16, 0xEF	; 239
    335e:	1f 4f       	sbci	r17, 0xFF	; 255
    3360:	ce 01       	movw	r24, r28
    3362:	05 96       	adiw	r24, 0x05	; 5
    3364:	b8 01       	movw	r22, r16
    3366:	0e 94 62 1c 	call	0x38c4	; 0x38c4 <__unpack_f>
    336a:	29 85       	ldd	r18, Y+9	; 0x09
    336c:	22 30       	cpi	r18, 0x02	; 2
    336e:	08 f4       	brcc	.+2      	; 0x3372 <__divsf3+0x48>
    3370:	7e c0       	rjmp	.+252    	; 0x346e <__divsf3+0x144>
    3372:	39 89       	ldd	r19, Y+17	; 0x11
    3374:	32 30       	cpi	r19, 0x02	; 2
    3376:	10 f4       	brcc	.+4      	; 0x337c <__divsf3+0x52>
    3378:	b8 01       	movw	r22, r16
    337a:	7c c0       	rjmp	.+248    	; 0x3474 <__divsf3+0x14a>
    337c:	8a 85       	ldd	r24, Y+10	; 0x0a
    337e:	9a 89       	ldd	r25, Y+18	; 0x12
    3380:	89 27       	eor	r24, r25
    3382:	8a 87       	std	Y+10, r24	; 0x0a
    3384:	24 30       	cpi	r18, 0x04	; 4
    3386:	11 f0       	breq	.+4      	; 0x338c <__divsf3+0x62>
    3388:	22 30       	cpi	r18, 0x02	; 2
    338a:	31 f4       	brne	.+12     	; 0x3398 <__divsf3+0x6e>
    338c:	23 17       	cp	r18, r19
    338e:	09 f0       	breq	.+2      	; 0x3392 <__divsf3+0x68>
    3390:	6e c0       	rjmp	.+220    	; 0x346e <__divsf3+0x144>
    3392:	6f e6       	ldi	r22, 0x6F	; 111
    3394:	70 e0       	ldi	r23, 0x00	; 0
    3396:	6e c0       	rjmp	.+220    	; 0x3474 <__divsf3+0x14a>
    3398:	34 30       	cpi	r19, 0x04	; 4
    339a:	39 f4       	brne	.+14     	; 0x33aa <__divsf3+0x80>
    339c:	1d 86       	std	Y+13, r1	; 0x0d
    339e:	1e 86       	std	Y+14, r1	; 0x0e
    33a0:	1f 86       	std	Y+15, r1	; 0x0f
    33a2:	18 8a       	std	Y+16, r1	; 0x10
    33a4:	1c 86       	std	Y+12, r1	; 0x0c
    33a6:	1b 86       	std	Y+11, r1	; 0x0b
    33a8:	04 c0       	rjmp	.+8      	; 0x33b2 <__divsf3+0x88>
    33aa:	32 30       	cpi	r19, 0x02	; 2
    33ac:	21 f4       	brne	.+8      	; 0x33b6 <__divsf3+0x8c>
    33ae:	84 e0       	ldi	r24, 0x04	; 4
    33b0:	89 87       	std	Y+9, r24	; 0x09
    33b2:	b7 01       	movw	r22, r14
    33b4:	5f c0       	rjmp	.+190    	; 0x3474 <__divsf3+0x14a>
    33b6:	2b 85       	ldd	r18, Y+11	; 0x0b
    33b8:	3c 85       	ldd	r19, Y+12	; 0x0c
    33ba:	8b 89       	ldd	r24, Y+19	; 0x13
    33bc:	9c 89       	ldd	r25, Y+20	; 0x14
    33be:	28 1b       	sub	r18, r24
    33c0:	39 0b       	sbc	r19, r25
    33c2:	3c 87       	std	Y+12, r19	; 0x0c
    33c4:	2b 87       	std	Y+11, r18	; 0x0b
    33c6:	ed 84       	ldd	r14, Y+13	; 0x0d
    33c8:	fe 84       	ldd	r15, Y+14	; 0x0e
    33ca:	0f 85       	ldd	r16, Y+15	; 0x0f
    33cc:	18 89       	ldd	r17, Y+16	; 0x10
    33ce:	ad 88       	ldd	r10, Y+21	; 0x15
    33d0:	be 88       	ldd	r11, Y+22	; 0x16
    33d2:	cf 88       	ldd	r12, Y+23	; 0x17
    33d4:	d8 8c       	ldd	r13, Y+24	; 0x18
    33d6:	ea 14       	cp	r14, r10
    33d8:	fb 04       	cpc	r15, r11
    33da:	0c 05       	cpc	r16, r12
    33dc:	1d 05       	cpc	r17, r13
    33de:	40 f4       	brcc	.+16     	; 0x33f0 <__divsf3+0xc6>
    33e0:	ee 0c       	add	r14, r14
    33e2:	ff 1c       	adc	r15, r15
    33e4:	00 1f       	adc	r16, r16
    33e6:	11 1f       	adc	r17, r17
    33e8:	21 50       	subi	r18, 0x01	; 1
    33ea:	30 40       	sbci	r19, 0x00	; 0
    33ec:	3c 87       	std	Y+12, r19	; 0x0c
    33ee:	2b 87       	std	Y+11, r18	; 0x0b
    33f0:	20 e0       	ldi	r18, 0x00	; 0
    33f2:	30 e0       	ldi	r19, 0x00	; 0
    33f4:	40 e0       	ldi	r20, 0x00	; 0
    33f6:	50 e0       	ldi	r21, 0x00	; 0
    33f8:	80 e0       	ldi	r24, 0x00	; 0
    33fa:	90 e0       	ldi	r25, 0x00	; 0
    33fc:	a0 e0       	ldi	r26, 0x00	; 0
    33fe:	b0 e4       	ldi	r27, 0x40	; 64
    3400:	60 e0       	ldi	r22, 0x00	; 0
    3402:	70 e0       	ldi	r23, 0x00	; 0
    3404:	ea 14       	cp	r14, r10
    3406:	fb 04       	cpc	r15, r11
    3408:	0c 05       	cpc	r16, r12
    340a:	1d 05       	cpc	r17, r13
    340c:	40 f0       	brcs	.+16     	; 0x341e <__divsf3+0xf4>
    340e:	28 2b       	or	r18, r24
    3410:	39 2b       	or	r19, r25
    3412:	4a 2b       	or	r20, r26
    3414:	5b 2b       	or	r21, r27
    3416:	ea 18       	sub	r14, r10
    3418:	fb 08       	sbc	r15, r11
    341a:	0c 09       	sbc	r16, r12
    341c:	1d 09       	sbc	r17, r13
    341e:	b6 95       	lsr	r27
    3420:	a7 95       	ror	r26
    3422:	97 95       	ror	r25
    3424:	87 95       	ror	r24
    3426:	ee 0c       	add	r14, r14
    3428:	ff 1c       	adc	r15, r15
    342a:	00 1f       	adc	r16, r16
    342c:	11 1f       	adc	r17, r17
    342e:	6f 5f       	subi	r22, 0xFF	; 255
    3430:	7f 4f       	sbci	r23, 0xFF	; 255
    3432:	6f 31       	cpi	r22, 0x1F	; 31
    3434:	71 05       	cpc	r23, r1
    3436:	31 f7       	brne	.-52     	; 0x3404 <__divsf3+0xda>
    3438:	da 01       	movw	r26, r20
    343a:	c9 01       	movw	r24, r18
    343c:	8f 77       	andi	r24, 0x7F	; 127
    343e:	90 70       	andi	r25, 0x00	; 0
    3440:	a0 70       	andi	r26, 0x00	; 0
    3442:	b0 70       	andi	r27, 0x00	; 0
    3444:	80 34       	cpi	r24, 0x40	; 64
    3446:	91 05       	cpc	r25, r1
    3448:	a1 05       	cpc	r26, r1
    344a:	b1 05       	cpc	r27, r1
    344c:	61 f4       	brne	.+24     	; 0x3466 <__divsf3+0x13c>
    344e:	27 fd       	sbrc	r18, 7
    3450:	0a c0       	rjmp	.+20     	; 0x3466 <__divsf3+0x13c>
    3452:	e1 14       	cp	r14, r1
    3454:	f1 04       	cpc	r15, r1
    3456:	01 05       	cpc	r16, r1
    3458:	11 05       	cpc	r17, r1
    345a:	29 f0       	breq	.+10     	; 0x3466 <__divsf3+0x13c>
    345c:	20 5c       	subi	r18, 0xC0	; 192
    345e:	3f 4f       	sbci	r19, 0xFF	; 255
    3460:	4f 4f       	sbci	r20, 0xFF	; 255
    3462:	5f 4f       	sbci	r21, 0xFF	; 255
    3464:	20 78       	andi	r18, 0x80	; 128
    3466:	2d 87       	std	Y+13, r18	; 0x0d
    3468:	3e 87       	std	Y+14, r19	; 0x0e
    346a:	4f 87       	std	Y+15, r20	; 0x0f
    346c:	58 8b       	std	Y+16, r21	; 0x10
    346e:	be 01       	movw	r22, r28
    3470:	67 5f       	subi	r22, 0xF7	; 247
    3472:	7f 4f       	sbci	r23, 0xFF	; 255
    3474:	cb 01       	movw	r24, r22
    3476:	0e 94 8d 1b 	call	0x371a	; 0x371a <__pack_f>
    347a:	68 96       	adiw	r28, 0x18	; 24
    347c:	ea e0       	ldi	r30, 0x0A	; 10
    347e:	0c 94 ac 1d 	jmp	0x3b58	; 0x3b58 <__epilogue_restores__+0x10>

00003482 <__gesf2>:
    3482:	a8 e1       	ldi	r26, 0x18	; 24
    3484:	b0 e0       	ldi	r27, 0x00	; 0
    3486:	e7 e4       	ldi	r30, 0x47	; 71
    3488:	fa e1       	ldi	r31, 0x1A	; 26
    348a:	0c 94 94 1d 	jmp	0x3b28	; 0x3b28 <__prologue_saves__+0x18>
    348e:	69 83       	std	Y+1, r22	; 0x01
    3490:	7a 83       	std	Y+2, r23	; 0x02
    3492:	8b 83       	std	Y+3, r24	; 0x03
    3494:	9c 83       	std	Y+4, r25	; 0x04
    3496:	2d 83       	std	Y+5, r18	; 0x05
    3498:	3e 83       	std	Y+6, r19	; 0x06
    349a:	4f 83       	std	Y+7, r20	; 0x07
    349c:	58 87       	std	Y+8, r21	; 0x08
    349e:	89 e0       	ldi	r24, 0x09	; 9
    34a0:	e8 2e       	mov	r14, r24
    34a2:	f1 2c       	mov	r15, r1
    34a4:	ec 0e       	add	r14, r28
    34a6:	fd 1e       	adc	r15, r29
    34a8:	ce 01       	movw	r24, r28
    34aa:	01 96       	adiw	r24, 0x01	; 1
    34ac:	b7 01       	movw	r22, r14
    34ae:	0e 94 62 1c 	call	0x38c4	; 0x38c4 <__unpack_f>
    34b2:	8e 01       	movw	r16, r28
    34b4:	0f 5e       	subi	r16, 0xEF	; 239
    34b6:	1f 4f       	sbci	r17, 0xFF	; 255
    34b8:	ce 01       	movw	r24, r28
    34ba:	05 96       	adiw	r24, 0x05	; 5
    34bc:	b8 01       	movw	r22, r16
    34be:	0e 94 62 1c 	call	0x38c4	; 0x38c4 <__unpack_f>
    34c2:	89 85       	ldd	r24, Y+9	; 0x09
    34c4:	82 30       	cpi	r24, 0x02	; 2
    34c6:	40 f0       	brcs	.+16     	; 0x34d8 <__gesf2+0x56>
    34c8:	89 89       	ldd	r24, Y+17	; 0x11
    34ca:	82 30       	cpi	r24, 0x02	; 2
    34cc:	28 f0       	brcs	.+10     	; 0x34d8 <__gesf2+0x56>
    34ce:	c7 01       	movw	r24, r14
    34d0:	b8 01       	movw	r22, r16
    34d2:	0e 94 da 1c 	call	0x39b4	; 0x39b4 <__fpcmp_parts_f>
    34d6:	01 c0       	rjmp	.+2      	; 0x34da <__gesf2+0x58>
    34d8:	8f ef       	ldi	r24, 0xFF	; 255
    34da:	68 96       	adiw	r28, 0x18	; 24
    34dc:	e6 e0       	ldi	r30, 0x06	; 6
    34de:	0c 94 b0 1d 	jmp	0x3b60	; 0x3b60 <__epilogue_restores__+0x18>

000034e2 <__fixsfsi>:
    34e2:	ac e0       	ldi	r26, 0x0C	; 12
    34e4:	b0 e0       	ldi	r27, 0x00	; 0
    34e6:	e7 e7       	ldi	r30, 0x77	; 119
    34e8:	fa e1       	ldi	r31, 0x1A	; 26
    34ea:	0c 94 98 1d 	jmp	0x3b30	; 0x3b30 <__prologue_saves__+0x20>
    34ee:	69 83       	std	Y+1, r22	; 0x01
    34f0:	7a 83       	std	Y+2, r23	; 0x02
    34f2:	8b 83       	std	Y+3, r24	; 0x03
    34f4:	9c 83       	std	Y+4, r25	; 0x04
    34f6:	ce 01       	movw	r24, r28
    34f8:	01 96       	adiw	r24, 0x01	; 1
    34fa:	be 01       	movw	r22, r28
    34fc:	6b 5f       	subi	r22, 0xFB	; 251
    34fe:	7f 4f       	sbci	r23, 0xFF	; 255
    3500:	0e 94 62 1c 	call	0x38c4	; 0x38c4 <__unpack_f>
    3504:	8d 81       	ldd	r24, Y+5	; 0x05
    3506:	82 30       	cpi	r24, 0x02	; 2
    3508:	61 f1       	breq	.+88     	; 0x3562 <__fixsfsi+0x80>
    350a:	82 30       	cpi	r24, 0x02	; 2
    350c:	50 f1       	brcs	.+84     	; 0x3562 <__fixsfsi+0x80>
    350e:	84 30       	cpi	r24, 0x04	; 4
    3510:	21 f4       	brne	.+8      	; 0x351a <__fixsfsi+0x38>
    3512:	8e 81       	ldd	r24, Y+6	; 0x06
    3514:	88 23       	and	r24, r24
    3516:	51 f1       	breq	.+84     	; 0x356c <__fixsfsi+0x8a>
    3518:	2e c0       	rjmp	.+92     	; 0x3576 <__fixsfsi+0x94>
    351a:	2f 81       	ldd	r18, Y+7	; 0x07
    351c:	38 85       	ldd	r19, Y+8	; 0x08
    351e:	37 fd       	sbrc	r19, 7
    3520:	20 c0       	rjmp	.+64     	; 0x3562 <__fixsfsi+0x80>
    3522:	6e 81       	ldd	r22, Y+6	; 0x06
    3524:	2f 31       	cpi	r18, 0x1F	; 31
    3526:	31 05       	cpc	r19, r1
    3528:	1c f0       	brlt	.+6      	; 0x3530 <__fixsfsi+0x4e>
    352a:	66 23       	and	r22, r22
    352c:	f9 f0       	breq	.+62     	; 0x356c <__fixsfsi+0x8a>
    352e:	23 c0       	rjmp	.+70     	; 0x3576 <__fixsfsi+0x94>
    3530:	8e e1       	ldi	r24, 0x1E	; 30
    3532:	90 e0       	ldi	r25, 0x00	; 0
    3534:	82 1b       	sub	r24, r18
    3536:	93 0b       	sbc	r25, r19
    3538:	29 85       	ldd	r18, Y+9	; 0x09
    353a:	3a 85       	ldd	r19, Y+10	; 0x0a
    353c:	4b 85       	ldd	r20, Y+11	; 0x0b
    353e:	5c 85       	ldd	r21, Y+12	; 0x0c
    3540:	04 c0       	rjmp	.+8      	; 0x354a <__fixsfsi+0x68>
    3542:	56 95       	lsr	r21
    3544:	47 95       	ror	r20
    3546:	37 95       	ror	r19
    3548:	27 95       	ror	r18
    354a:	8a 95       	dec	r24
    354c:	d2 f7       	brpl	.-12     	; 0x3542 <__fixsfsi+0x60>
    354e:	66 23       	and	r22, r22
    3550:	b1 f0       	breq	.+44     	; 0x357e <__fixsfsi+0x9c>
    3552:	50 95       	com	r21
    3554:	40 95       	com	r20
    3556:	30 95       	com	r19
    3558:	21 95       	neg	r18
    355a:	3f 4f       	sbci	r19, 0xFF	; 255
    355c:	4f 4f       	sbci	r20, 0xFF	; 255
    355e:	5f 4f       	sbci	r21, 0xFF	; 255
    3560:	0e c0       	rjmp	.+28     	; 0x357e <__fixsfsi+0x9c>
    3562:	20 e0       	ldi	r18, 0x00	; 0
    3564:	30 e0       	ldi	r19, 0x00	; 0
    3566:	40 e0       	ldi	r20, 0x00	; 0
    3568:	50 e0       	ldi	r21, 0x00	; 0
    356a:	09 c0       	rjmp	.+18     	; 0x357e <__fixsfsi+0x9c>
    356c:	2f ef       	ldi	r18, 0xFF	; 255
    356e:	3f ef       	ldi	r19, 0xFF	; 255
    3570:	4f ef       	ldi	r20, 0xFF	; 255
    3572:	5f e7       	ldi	r21, 0x7F	; 127
    3574:	04 c0       	rjmp	.+8      	; 0x357e <__fixsfsi+0x9c>
    3576:	20 e0       	ldi	r18, 0x00	; 0
    3578:	30 e0       	ldi	r19, 0x00	; 0
    357a:	40 e0       	ldi	r20, 0x00	; 0
    357c:	50 e8       	ldi	r21, 0x80	; 128
    357e:	b9 01       	movw	r22, r18
    3580:	ca 01       	movw	r24, r20
    3582:	2c 96       	adiw	r28, 0x0c	; 12
    3584:	e2 e0       	ldi	r30, 0x02	; 2
    3586:	0c 94 b4 1d 	jmp	0x3b68	; 0x3b68 <__epilogue_restores__+0x20>

0000358a <__floatunsisf>:
    358a:	a8 e0       	ldi	r26, 0x08	; 8
    358c:	b0 e0       	ldi	r27, 0x00	; 0
    358e:	eb ec       	ldi	r30, 0xCB	; 203
    3590:	fa e1       	ldi	r31, 0x1A	; 26
    3592:	0c 94 90 1d 	jmp	0x3b20	; 0x3b20 <__prologue_saves__+0x10>
    3596:	7b 01       	movw	r14, r22
    3598:	8c 01       	movw	r16, r24
    359a:	61 15       	cp	r22, r1
    359c:	71 05       	cpc	r23, r1
    359e:	81 05       	cpc	r24, r1
    35a0:	91 05       	cpc	r25, r1
    35a2:	19 f4       	brne	.+6      	; 0x35aa <__floatunsisf+0x20>
    35a4:	82 e0       	ldi	r24, 0x02	; 2
    35a6:	89 83       	std	Y+1, r24	; 0x01
    35a8:	60 c0       	rjmp	.+192    	; 0x366a <__floatunsisf+0xe0>
    35aa:	83 e0       	ldi	r24, 0x03	; 3
    35ac:	89 83       	std	Y+1, r24	; 0x01
    35ae:	8e e1       	ldi	r24, 0x1E	; 30
    35b0:	c8 2e       	mov	r12, r24
    35b2:	d1 2c       	mov	r13, r1
    35b4:	dc 82       	std	Y+4, r13	; 0x04
    35b6:	cb 82       	std	Y+3, r12	; 0x03
    35b8:	ed 82       	std	Y+5, r14	; 0x05
    35ba:	fe 82       	std	Y+6, r15	; 0x06
    35bc:	0f 83       	std	Y+7, r16	; 0x07
    35be:	18 87       	std	Y+8, r17	; 0x08
    35c0:	c8 01       	movw	r24, r16
    35c2:	b7 01       	movw	r22, r14
    35c4:	0e 94 3e 1b 	call	0x367c	; 0x367c <__clzsi2>
    35c8:	fc 01       	movw	r30, r24
    35ca:	31 97       	sbiw	r30, 0x01	; 1
    35cc:	f7 ff       	sbrs	r31, 7
    35ce:	3b c0       	rjmp	.+118    	; 0x3646 <__floatunsisf+0xbc>
    35d0:	22 27       	eor	r18, r18
    35d2:	33 27       	eor	r19, r19
    35d4:	2e 1b       	sub	r18, r30
    35d6:	3f 0b       	sbc	r19, r31
    35d8:	57 01       	movw	r10, r14
    35da:	68 01       	movw	r12, r16
    35dc:	02 2e       	mov	r0, r18
    35de:	04 c0       	rjmp	.+8      	; 0x35e8 <__floatunsisf+0x5e>
    35e0:	d6 94       	lsr	r13
    35e2:	c7 94       	ror	r12
    35e4:	b7 94       	ror	r11
    35e6:	a7 94       	ror	r10
    35e8:	0a 94       	dec	r0
    35ea:	d2 f7       	brpl	.-12     	; 0x35e0 <__floatunsisf+0x56>
    35ec:	40 e0       	ldi	r20, 0x00	; 0
    35ee:	50 e0       	ldi	r21, 0x00	; 0
    35f0:	60 e0       	ldi	r22, 0x00	; 0
    35f2:	70 e0       	ldi	r23, 0x00	; 0
    35f4:	81 e0       	ldi	r24, 0x01	; 1
    35f6:	90 e0       	ldi	r25, 0x00	; 0
    35f8:	a0 e0       	ldi	r26, 0x00	; 0
    35fa:	b0 e0       	ldi	r27, 0x00	; 0
    35fc:	04 c0       	rjmp	.+8      	; 0x3606 <__floatunsisf+0x7c>
    35fe:	88 0f       	add	r24, r24
    3600:	99 1f       	adc	r25, r25
    3602:	aa 1f       	adc	r26, r26
    3604:	bb 1f       	adc	r27, r27
    3606:	2a 95       	dec	r18
    3608:	d2 f7       	brpl	.-12     	; 0x35fe <__floatunsisf+0x74>
    360a:	01 97       	sbiw	r24, 0x01	; 1
    360c:	a1 09       	sbc	r26, r1
    360e:	b1 09       	sbc	r27, r1
    3610:	8e 21       	and	r24, r14
    3612:	9f 21       	and	r25, r15
    3614:	a0 23       	and	r26, r16
    3616:	b1 23       	and	r27, r17
    3618:	00 97       	sbiw	r24, 0x00	; 0
    361a:	a1 05       	cpc	r26, r1
    361c:	b1 05       	cpc	r27, r1
    361e:	21 f0       	breq	.+8      	; 0x3628 <__floatunsisf+0x9e>
    3620:	41 e0       	ldi	r20, 0x01	; 1
    3622:	50 e0       	ldi	r21, 0x00	; 0
    3624:	60 e0       	ldi	r22, 0x00	; 0
    3626:	70 e0       	ldi	r23, 0x00	; 0
    3628:	4a 29       	or	r20, r10
    362a:	5b 29       	or	r21, r11
    362c:	6c 29       	or	r22, r12
    362e:	7d 29       	or	r23, r13
    3630:	4d 83       	std	Y+5, r20	; 0x05
    3632:	5e 83       	std	Y+6, r21	; 0x06
    3634:	6f 83       	std	Y+7, r22	; 0x07
    3636:	78 87       	std	Y+8, r23	; 0x08
    3638:	8e e1       	ldi	r24, 0x1E	; 30
    363a:	90 e0       	ldi	r25, 0x00	; 0
    363c:	8e 1b       	sub	r24, r30
    363e:	9f 0b       	sbc	r25, r31
    3640:	9c 83       	std	Y+4, r25	; 0x04
    3642:	8b 83       	std	Y+3, r24	; 0x03
    3644:	12 c0       	rjmp	.+36     	; 0x366a <__floatunsisf+0xe0>
    3646:	30 97       	sbiw	r30, 0x00	; 0
    3648:	81 f0       	breq	.+32     	; 0x366a <__floatunsisf+0xe0>
    364a:	0e 2e       	mov	r0, r30
    364c:	04 c0       	rjmp	.+8      	; 0x3656 <__floatunsisf+0xcc>
    364e:	ee 0c       	add	r14, r14
    3650:	ff 1c       	adc	r15, r15
    3652:	00 1f       	adc	r16, r16
    3654:	11 1f       	adc	r17, r17
    3656:	0a 94       	dec	r0
    3658:	d2 f7       	brpl	.-12     	; 0x364e <__floatunsisf+0xc4>
    365a:	ed 82       	std	Y+5, r14	; 0x05
    365c:	fe 82       	std	Y+6, r15	; 0x06
    365e:	0f 83       	std	Y+7, r16	; 0x07
    3660:	18 87       	std	Y+8, r17	; 0x08
    3662:	ce 1a       	sub	r12, r30
    3664:	df 0a       	sbc	r13, r31
    3666:	dc 82       	std	Y+4, r13	; 0x04
    3668:	cb 82       	std	Y+3, r12	; 0x03
    366a:	1a 82       	std	Y+2, r1	; 0x02
    366c:	ce 01       	movw	r24, r28
    366e:	01 96       	adiw	r24, 0x01	; 1
    3670:	0e 94 8d 1b 	call	0x371a	; 0x371a <__pack_f>
    3674:	28 96       	adiw	r28, 0x08	; 8
    3676:	ea e0       	ldi	r30, 0x0A	; 10
    3678:	0c 94 ac 1d 	jmp	0x3b58	; 0x3b58 <__epilogue_restores__+0x10>

0000367c <__clzsi2>:
    367c:	ef 92       	push	r14
    367e:	ff 92       	push	r15
    3680:	0f 93       	push	r16
    3682:	1f 93       	push	r17
    3684:	7b 01       	movw	r14, r22
    3686:	8c 01       	movw	r16, r24
    3688:	80 e0       	ldi	r24, 0x00	; 0
    368a:	e8 16       	cp	r14, r24
    368c:	80 e0       	ldi	r24, 0x00	; 0
    368e:	f8 06       	cpc	r15, r24
    3690:	81 e0       	ldi	r24, 0x01	; 1
    3692:	08 07       	cpc	r16, r24
    3694:	80 e0       	ldi	r24, 0x00	; 0
    3696:	18 07       	cpc	r17, r24
    3698:	88 f4       	brcc	.+34     	; 0x36bc <__clzsi2+0x40>
    369a:	8f ef       	ldi	r24, 0xFF	; 255
    369c:	e8 16       	cp	r14, r24
    369e:	f1 04       	cpc	r15, r1
    36a0:	01 05       	cpc	r16, r1
    36a2:	11 05       	cpc	r17, r1
    36a4:	31 f0       	breq	.+12     	; 0x36b2 <__clzsi2+0x36>
    36a6:	28 f0       	brcs	.+10     	; 0x36b2 <__clzsi2+0x36>
    36a8:	88 e0       	ldi	r24, 0x08	; 8
    36aa:	90 e0       	ldi	r25, 0x00	; 0
    36ac:	a0 e0       	ldi	r26, 0x00	; 0
    36ae:	b0 e0       	ldi	r27, 0x00	; 0
    36b0:	17 c0       	rjmp	.+46     	; 0x36e0 <__clzsi2+0x64>
    36b2:	80 e0       	ldi	r24, 0x00	; 0
    36b4:	90 e0       	ldi	r25, 0x00	; 0
    36b6:	a0 e0       	ldi	r26, 0x00	; 0
    36b8:	b0 e0       	ldi	r27, 0x00	; 0
    36ba:	12 c0       	rjmp	.+36     	; 0x36e0 <__clzsi2+0x64>
    36bc:	80 e0       	ldi	r24, 0x00	; 0
    36be:	e8 16       	cp	r14, r24
    36c0:	80 e0       	ldi	r24, 0x00	; 0
    36c2:	f8 06       	cpc	r15, r24
    36c4:	80 e0       	ldi	r24, 0x00	; 0
    36c6:	08 07       	cpc	r16, r24
    36c8:	81 e0       	ldi	r24, 0x01	; 1
    36ca:	18 07       	cpc	r17, r24
    36cc:	28 f0       	brcs	.+10     	; 0x36d8 <__clzsi2+0x5c>
    36ce:	88 e1       	ldi	r24, 0x18	; 24
    36d0:	90 e0       	ldi	r25, 0x00	; 0
    36d2:	a0 e0       	ldi	r26, 0x00	; 0
    36d4:	b0 e0       	ldi	r27, 0x00	; 0
    36d6:	04 c0       	rjmp	.+8      	; 0x36e0 <__clzsi2+0x64>
    36d8:	80 e1       	ldi	r24, 0x10	; 16
    36da:	90 e0       	ldi	r25, 0x00	; 0
    36dc:	a0 e0       	ldi	r26, 0x00	; 0
    36de:	b0 e0       	ldi	r27, 0x00	; 0
    36e0:	20 e2       	ldi	r18, 0x20	; 32
    36e2:	30 e0       	ldi	r19, 0x00	; 0
    36e4:	40 e0       	ldi	r20, 0x00	; 0
    36e6:	50 e0       	ldi	r21, 0x00	; 0
    36e8:	28 1b       	sub	r18, r24
    36ea:	39 0b       	sbc	r19, r25
    36ec:	4a 0b       	sbc	r20, r26
    36ee:	5b 0b       	sbc	r21, r27
    36f0:	04 c0       	rjmp	.+8      	; 0x36fa <__clzsi2+0x7e>
    36f2:	16 95       	lsr	r17
    36f4:	07 95       	ror	r16
    36f6:	f7 94       	ror	r15
    36f8:	e7 94       	ror	r14
    36fa:	8a 95       	dec	r24
    36fc:	d2 f7       	brpl	.-12     	; 0x36f2 <__clzsi2+0x76>
    36fe:	f7 01       	movw	r30, r14
    3700:	e9 58       	subi	r30, 0x89	; 137
    3702:	ff 4f       	sbci	r31, 0xFF	; 255
    3704:	80 81       	ld	r24, Z
    3706:	28 1b       	sub	r18, r24
    3708:	31 09       	sbc	r19, r1
    370a:	41 09       	sbc	r20, r1
    370c:	51 09       	sbc	r21, r1
    370e:	c9 01       	movw	r24, r18
    3710:	1f 91       	pop	r17
    3712:	0f 91       	pop	r16
    3714:	ff 90       	pop	r15
    3716:	ef 90       	pop	r14
    3718:	08 95       	ret

0000371a <__pack_f>:
    371a:	df 92       	push	r13
    371c:	ef 92       	push	r14
    371e:	ff 92       	push	r15
    3720:	0f 93       	push	r16
    3722:	1f 93       	push	r17
    3724:	fc 01       	movw	r30, r24
    3726:	e4 80       	ldd	r14, Z+4	; 0x04
    3728:	f5 80       	ldd	r15, Z+5	; 0x05
    372a:	06 81       	ldd	r16, Z+6	; 0x06
    372c:	17 81       	ldd	r17, Z+7	; 0x07
    372e:	d1 80       	ldd	r13, Z+1	; 0x01
    3730:	80 81       	ld	r24, Z
    3732:	82 30       	cpi	r24, 0x02	; 2
    3734:	48 f4       	brcc	.+18     	; 0x3748 <__pack_f+0x2e>
    3736:	80 e0       	ldi	r24, 0x00	; 0
    3738:	90 e0       	ldi	r25, 0x00	; 0
    373a:	a0 e1       	ldi	r26, 0x10	; 16
    373c:	b0 e0       	ldi	r27, 0x00	; 0
    373e:	e8 2a       	or	r14, r24
    3740:	f9 2a       	or	r15, r25
    3742:	0a 2b       	or	r16, r26
    3744:	1b 2b       	or	r17, r27
    3746:	a5 c0       	rjmp	.+330    	; 0x3892 <__pack_f+0x178>
    3748:	84 30       	cpi	r24, 0x04	; 4
    374a:	09 f4       	brne	.+2      	; 0x374e <__pack_f+0x34>
    374c:	9f c0       	rjmp	.+318    	; 0x388c <__pack_f+0x172>
    374e:	82 30       	cpi	r24, 0x02	; 2
    3750:	21 f4       	brne	.+8      	; 0x375a <__pack_f+0x40>
    3752:	ee 24       	eor	r14, r14
    3754:	ff 24       	eor	r15, r15
    3756:	87 01       	movw	r16, r14
    3758:	05 c0       	rjmp	.+10     	; 0x3764 <__pack_f+0x4a>
    375a:	e1 14       	cp	r14, r1
    375c:	f1 04       	cpc	r15, r1
    375e:	01 05       	cpc	r16, r1
    3760:	11 05       	cpc	r17, r1
    3762:	19 f4       	brne	.+6      	; 0x376a <__pack_f+0x50>
    3764:	e0 e0       	ldi	r30, 0x00	; 0
    3766:	f0 e0       	ldi	r31, 0x00	; 0
    3768:	96 c0       	rjmp	.+300    	; 0x3896 <__pack_f+0x17c>
    376a:	62 81       	ldd	r22, Z+2	; 0x02
    376c:	73 81       	ldd	r23, Z+3	; 0x03
    376e:	9f ef       	ldi	r25, 0xFF	; 255
    3770:	62 38       	cpi	r22, 0x82	; 130
    3772:	79 07       	cpc	r23, r25
    3774:	0c f0       	brlt	.+2      	; 0x3778 <__pack_f+0x5e>
    3776:	5b c0       	rjmp	.+182    	; 0x382e <__pack_f+0x114>
    3778:	22 e8       	ldi	r18, 0x82	; 130
    377a:	3f ef       	ldi	r19, 0xFF	; 255
    377c:	26 1b       	sub	r18, r22
    377e:	37 0b       	sbc	r19, r23
    3780:	2a 31       	cpi	r18, 0x1A	; 26
    3782:	31 05       	cpc	r19, r1
    3784:	2c f0       	brlt	.+10     	; 0x3790 <__pack_f+0x76>
    3786:	20 e0       	ldi	r18, 0x00	; 0
    3788:	30 e0       	ldi	r19, 0x00	; 0
    378a:	40 e0       	ldi	r20, 0x00	; 0
    378c:	50 e0       	ldi	r21, 0x00	; 0
    378e:	2a c0       	rjmp	.+84     	; 0x37e4 <__pack_f+0xca>
    3790:	b8 01       	movw	r22, r16
    3792:	a7 01       	movw	r20, r14
    3794:	02 2e       	mov	r0, r18
    3796:	04 c0       	rjmp	.+8      	; 0x37a0 <__pack_f+0x86>
    3798:	76 95       	lsr	r23
    379a:	67 95       	ror	r22
    379c:	57 95       	ror	r21
    379e:	47 95       	ror	r20
    37a0:	0a 94       	dec	r0
    37a2:	d2 f7       	brpl	.-12     	; 0x3798 <__pack_f+0x7e>
    37a4:	81 e0       	ldi	r24, 0x01	; 1
    37a6:	90 e0       	ldi	r25, 0x00	; 0
    37a8:	a0 e0       	ldi	r26, 0x00	; 0
    37aa:	b0 e0       	ldi	r27, 0x00	; 0
    37ac:	04 c0       	rjmp	.+8      	; 0x37b6 <__pack_f+0x9c>
    37ae:	88 0f       	add	r24, r24
    37b0:	99 1f       	adc	r25, r25
    37b2:	aa 1f       	adc	r26, r26
    37b4:	bb 1f       	adc	r27, r27
    37b6:	2a 95       	dec	r18
    37b8:	d2 f7       	brpl	.-12     	; 0x37ae <__pack_f+0x94>
    37ba:	01 97       	sbiw	r24, 0x01	; 1
    37bc:	a1 09       	sbc	r26, r1
    37be:	b1 09       	sbc	r27, r1
    37c0:	8e 21       	and	r24, r14
    37c2:	9f 21       	and	r25, r15
    37c4:	a0 23       	and	r26, r16
    37c6:	b1 23       	and	r27, r17
    37c8:	00 97       	sbiw	r24, 0x00	; 0
    37ca:	a1 05       	cpc	r26, r1
    37cc:	b1 05       	cpc	r27, r1
    37ce:	21 f0       	breq	.+8      	; 0x37d8 <__pack_f+0xbe>
    37d0:	81 e0       	ldi	r24, 0x01	; 1
    37d2:	90 e0       	ldi	r25, 0x00	; 0
    37d4:	a0 e0       	ldi	r26, 0x00	; 0
    37d6:	b0 e0       	ldi	r27, 0x00	; 0
    37d8:	9a 01       	movw	r18, r20
    37da:	ab 01       	movw	r20, r22
    37dc:	28 2b       	or	r18, r24
    37de:	39 2b       	or	r19, r25
    37e0:	4a 2b       	or	r20, r26
    37e2:	5b 2b       	or	r21, r27
    37e4:	da 01       	movw	r26, r20
    37e6:	c9 01       	movw	r24, r18
    37e8:	8f 77       	andi	r24, 0x7F	; 127
    37ea:	90 70       	andi	r25, 0x00	; 0
    37ec:	a0 70       	andi	r26, 0x00	; 0
    37ee:	b0 70       	andi	r27, 0x00	; 0
    37f0:	80 34       	cpi	r24, 0x40	; 64
    37f2:	91 05       	cpc	r25, r1
    37f4:	a1 05       	cpc	r26, r1
    37f6:	b1 05       	cpc	r27, r1
    37f8:	39 f4       	brne	.+14     	; 0x3808 <__pack_f+0xee>
    37fa:	27 ff       	sbrs	r18, 7
    37fc:	09 c0       	rjmp	.+18     	; 0x3810 <__pack_f+0xf6>
    37fe:	20 5c       	subi	r18, 0xC0	; 192
    3800:	3f 4f       	sbci	r19, 0xFF	; 255
    3802:	4f 4f       	sbci	r20, 0xFF	; 255
    3804:	5f 4f       	sbci	r21, 0xFF	; 255
    3806:	04 c0       	rjmp	.+8      	; 0x3810 <__pack_f+0xf6>
    3808:	21 5c       	subi	r18, 0xC1	; 193
    380a:	3f 4f       	sbci	r19, 0xFF	; 255
    380c:	4f 4f       	sbci	r20, 0xFF	; 255
    380e:	5f 4f       	sbci	r21, 0xFF	; 255
    3810:	e0 e0       	ldi	r30, 0x00	; 0
    3812:	f0 e0       	ldi	r31, 0x00	; 0
    3814:	20 30       	cpi	r18, 0x00	; 0
    3816:	a0 e0       	ldi	r26, 0x00	; 0
    3818:	3a 07       	cpc	r19, r26
    381a:	a0 e0       	ldi	r26, 0x00	; 0
    381c:	4a 07       	cpc	r20, r26
    381e:	a0 e4       	ldi	r26, 0x40	; 64
    3820:	5a 07       	cpc	r21, r26
    3822:	10 f0       	brcs	.+4      	; 0x3828 <__pack_f+0x10e>
    3824:	e1 e0       	ldi	r30, 0x01	; 1
    3826:	f0 e0       	ldi	r31, 0x00	; 0
    3828:	79 01       	movw	r14, r18
    382a:	8a 01       	movw	r16, r20
    382c:	27 c0       	rjmp	.+78     	; 0x387c <__pack_f+0x162>
    382e:	60 38       	cpi	r22, 0x80	; 128
    3830:	71 05       	cpc	r23, r1
    3832:	64 f5       	brge	.+88     	; 0x388c <__pack_f+0x172>
    3834:	fb 01       	movw	r30, r22
    3836:	e1 58       	subi	r30, 0x81	; 129
    3838:	ff 4f       	sbci	r31, 0xFF	; 255
    383a:	d8 01       	movw	r26, r16
    383c:	c7 01       	movw	r24, r14
    383e:	8f 77       	andi	r24, 0x7F	; 127
    3840:	90 70       	andi	r25, 0x00	; 0
    3842:	a0 70       	andi	r26, 0x00	; 0
    3844:	b0 70       	andi	r27, 0x00	; 0
    3846:	80 34       	cpi	r24, 0x40	; 64
    3848:	91 05       	cpc	r25, r1
    384a:	a1 05       	cpc	r26, r1
    384c:	b1 05       	cpc	r27, r1
    384e:	39 f4       	brne	.+14     	; 0x385e <__pack_f+0x144>
    3850:	e7 fe       	sbrs	r14, 7
    3852:	0d c0       	rjmp	.+26     	; 0x386e <__pack_f+0x154>
    3854:	80 e4       	ldi	r24, 0x40	; 64
    3856:	90 e0       	ldi	r25, 0x00	; 0
    3858:	a0 e0       	ldi	r26, 0x00	; 0
    385a:	b0 e0       	ldi	r27, 0x00	; 0
    385c:	04 c0       	rjmp	.+8      	; 0x3866 <__pack_f+0x14c>
    385e:	8f e3       	ldi	r24, 0x3F	; 63
    3860:	90 e0       	ldi	r25, 0x00	; 0
    3862:	a0 e0       	ldi	r26, 0x00	; 0
    3864:	b0 e0       	ldi	r27, 0x00	; 0
    3866:	e8 0e       	add	r14, r24
    3868:	f9 1e       	adc	r15, r25
    386a:	0a 1f       	adc	r16, r26
    386c:	1b 1f       	adc	r17, r27
    386e:	17 ff       	sbrs	r17, 7
    3870:	05 c0       	rjmp	.+10     	; 0x387c <__pack_f+0x162>
    3872:	16 95       	lsr	r17
    3874:	07 95       	ror	r16
    3876:	f7 94       	ror	r15
    3878:	e7 94       	ror	r14
    387a:	31 96       	adiw	r30, 0x01	; 1
    387c:	87 e0       	ldi	r24, 0x07	; 7
    387e:	16 95       	lsr	r17
    3880:	07 95       	ror	r16
    3882:	f7 94       	ror	r15
    3884:	e7 94       	ror	r14
    3886:	8a 95       	dec	r24
    3888:	d1 f7       	brne	.-12     	; 0x387e <__pack_f+0x164>
    388a:	05 c0       	rjmp	.+10     	; 0x3896 <__pack_f+0x17c>
    388c:	ee 24       	eor	r14, r14
    388e:	ff 24       	eor	r15, r15
    3890:	87 01       	movw	r16, r14
    3892:	ef ef       	ldi	r30, 0xFF	; 255
    3894:	f0 e0       	ldi	r31, 0x00	; 0
    3896:	6e 2f       	mov	r22, r30
    3898:	67 95       	ror	r22
    389a:	66 27       	eor	r22, r22
    389c:	67 95       	ror	r22
    389e:	90 2f       	mov	r25, r16
    38a0:	9f 77       	andi	r25, 0x7F	; 127
    38a2:	d7 94       	ror	r13
    38a4:	dd 24       	eor	r13, r13
    38a6:	d7 94       	ror	r13
    38a8:	8e 2f       	mov	r24, r30
    38aa:	86 95       	lsr	r24
    38ac:	49 2f       	mov	r20, r25
    38ae:	46 2b       	or	r20, r22
    38b0:	58 2f       	mov	r21, r24
    38b2:	5d 29       	or	r21, r13
    38b4:	b7 01       	movw	r22, r14
    38b6:	ca 01       	movw	r24, r20
    38b8:	1f 91       	pop	r17
    38ba:	0f 91       	pop	r16
    38bc:	ff 90       	pop	r15
    38be:	ef 90       	pop	r14
    38c0:	df 90       	pop	r13
    38c2:	08 95       	ret

000038c4 <__unpack_f>:
    38c4:	fc 01       	movw	r30, r24
    38c6:	db 01       	movw	r26, r22
    38c8:	40 81       	ld	r20, Z
    38ca:	51 81       	ldd	r21, Z+1	; 0x01
    38cc:	22 81       	ldd	r18, Z+2	; 0x02
    38ce:	62 2f       	mov	r22, r18
    38d0:	6f 77       	andi	r22, 0x7F	; 127
    38d2:	70 e0       	ldi	r23, 0x00	; 0
    38d4:	22 1f       	adc	r18, r18
    38d6:	22 27       	eor	r18, r18
    38d8:	22 1f       	adc	r18, r18
    38da:	93 81       	ldd	r25, Z+3	; 0x03
    38dc:	89 2f       	mov	r24, r25
    38de:	88 0f       	add	r24, r24
    38e0:	82 2b       	or	r24, r18
    38e2:	28 2f       	mov	r18, r24
    38e4:	30 e0       	ldi	r19, 0x00	; 0
    38e6:	99 1f       	adc	r25, r25
    38e8:	99 27       	eor	r25, r25
    38ea:	99 1f       	adc	r25, r25
    38ec:	11 96       	adiw	r26, 0x01	; 1
    38ee:	9c 93       	st	X, r25
    38f0:	11 97       	sbiw	r26, 0x01	; 1
    38f2:	21 15       	cp	r18, r1
    38f4:	31 05       	cpc	r19, r1
    38f6:	a9 f5       	brne	.+106    	; 0x3962 <__unpack_f+0x9e>
    38f8:	41 15       	cp	r20, r1
    38fa:	51 05       	cpc	r21, r1
    38fc:	61 05       	cpc	r22, r1
    38fe:	71 05       	cpc	r23, r1
    3900:	11 f4       	brne	.+4      	; 0x3906 <__unpack_f+0x42>
    3902:	82 e0       	ldi	r24, 0x02	; 2
    3904:	37 c0       	rjmp	.+110    	; 0x3974 <__unpack_f+0xb0>
    3906:	82 e8       	ldi	r24, 0x82	; 130
    3908:	9f ef       	ldi	r25, 0xFF	; 255
    390a:	13 96       	adiw	r26, 0x03	; 3
    390c:	9c 93       	st	X, r25
    390e:	8e 93       	st	-X, r24
    3910:	12 97       	sbiw	r26, 0x02	; 2
    3912:	9a 01       	movw	r18, r20
    3914:	ab 01       	movw	r20, r22
    3916:	67 e0       	ldi	r22, 0x07	; 7
    3918:	22 0f       	add	r18, r18
    391a:	33 1f       	adc	r19, r19
    391c:	44 1f       	adc	r20, r20
    391e:	55 1f       	adc	r21, r21
    3920:	6a 95       	dec	r22
    3922:	d1 f7       	brne	.-12     	; 0x3918 <__unpack_f+0x54>
    3924:	83 e0       	ldi	r24, 0x03	; 3
    3926:	8c 93       	st	X, r24
    3928:	0d c0       	rjmp	.+26     	; 0x3944 <__unpack_f+0x80>
    392a:	22 0f       	add	r18, r18
    392c:	33 1f       	adc	r19, r19
    392e:	44 1f       	adc	r20, r20
    3930:	55 1f       	adc	r21, r21
    3932:	12 96       	adiw	r26, 0x02	; 2
    3934:	8d 91       	ld	r24, X+
    3936:	9c 91       	ld	r25, X
    3938:	13 97       	sbiw	r26, 0x03	; 3
    393a:	01 97       	sbiw	r24, 0x01	; 1
    393c:	13 96       	adiw	r26, 0x03	; 3
    393e:	9c 93       	st	X, r25
    3940:	8e 93       	st	-X, r24
    3942:	12 97       	sbiw	r26, 0x02	; 2
    3944:	20 30       	cpi	r18, 0x00	; 0
    3946:	80 e0       	ldi	r24, 0x00	; 0
    3948:	38 07       	cpc	r19, r24
    394a:	80 e0       	ldi	r24, 0x00	; 0
    394c:	48 07       	cpc	r20, r24
    394e:	80 e4       	ldi	r24, 0x40	; 64
    3950:	58 07       	cpc	r21, r24
    3952:	58 f3       	brcs	.-42     	; 0x392a <__unpack_f+0x66>
    3954:	14 96       	adiw	r26, 0x04	; 4
    3956:	2d 93       	st	X+, r18
    3958:	3d 93       	st	X+, r19
    395a:	4d 93       	st	X+, r20
    395c:	5c 93       	st	X, r21
    395e:	17 97       	sbiw	r26, 0x07	; 7
    3960:	08 95       	ret
    3962:	2f 3f       	cpi	r18, 0xFF	; 255
    3964:	31 05       	cpc	r19, r1
    3966:	79 f4       	brne	.+30     	; 0x3986 <__unpack_f+0xc2>
    3968:	41 15       	cp	r20, r1
    396a:	51 05       	cpc	r21, r1
    396c:	61 05       	cpc	r22, r1
    396e:	71 05       	cpc	r23, r1
    3970:	19 f4       	brne	.+6      	; 0x3978 <__unpack_f+0xb4>
    3972:	84 e0       	ldi	r24, 0x04	; 4
    3974:	8c 93       	st	X, r24
    3976:	08 95       	ret
    3978:	64 ff       	sbrs	r22, 4
    397a:	03 c0       	rjmp	.+6      	; 0x3982 <__unpack_f+0xbe>
    397c:	81 e0       	ldi	r24, 0x01	; 1
    397e:	8c 93       	st	X, r24
    3980:	12 c0       	rjmp	.+36     	; 0x39a6 <__unpack_f+0xe2>
    3982:	1c 92       	st	X, r1
    3984:	10 c0       	rjmp	.+32     	; 0x39a6 <__unpack_f+0xe2>
    3986:	2f 57       	subi	r18, 0x7F	; 127
    3988:	30 40       	sbci	r19, 0x00	; 0
    398a:	13 96       	adiw	r26, 0x03	; 3
    398c:	3c 93       	st	X, r19
    398e:	2e 93       	st	-X, r18
    3990:	12 97       	sbiw	r26, 0x02	; 2
    3992:	83 e0       	ldi	r24, 0x03	; 3
    3994:	8c 93       	st	X, r24
    3996:	87 e0       	ldi	r24, 0x07	; 7
    3998:	44 0f       	add	r20, r20
    399a:	55 1f       	adc	r21, r21
    399c:	66 1f       	adc	r22, r22
    399e:	77 1f       	adc	r23, r23
    39a0:	8a 95       	dec	r24
    39a2:	d1 f7       	brne	.-12     	; 0x3998 <__unpack_f+0xd4>
    39a4:	70 64       	ori	r23, 0x40	; 64
    39a6:	14 96       	adiw	r26, 0x04	; 4
    39a8:	4d 93       	st	X+, r20
    39aa:	5d 93       	st	X+, r21
    39ac:	6d 93       	st	X+, r22
    39ae:	7c 93       	st	X, r23
    39b0:	17 97       	sbiw	r26, 0x07	; 7
    39b2:	08 95       	ret

000039b4 <__fpcmp_parts_f>:
    39b4:	1f 93       	push	r17
    39b6:	dc 01       	movw	r26, r24
    39b8:	fb 01       	movw	r30, r22
    39ba:	9c 91       	ld	r25, X
    39bc:	92 30       	cpi	r25, 0x02	; 2
    39be:	08 f4       	brcc	.+2      	; 0x39c2 <__fpcmp_parts_f+0xe>
    39c0:	47 c0       	rjmp	.+142    	; 0x3a50 <__fpcmp_parts_f+0x9c>
    39c2:	80 81       	ld	r24, Z
    39c4:	82 30       	cpi	r24, 0x02	; 2
    39c6:	08 f4       	brcc	.+2      	; 0x39ca <__fpcmp_parts_f+0x16>
    39c8:	43 c0       	rjmp	.+134    	; 0x3a50 <__fpcmp_parts_f+0x9c>
    39ca:	94 30       	cpi	r25, 0x04	; 4
    39cc:	51 f4       	brne	.+20     	; 0x39e2 <__fpcmp_parts_f+0x2e>
    39ce:	11 96       	adiw	r26, 0x01	; 1
    39d0:	1c 91       	ld	r17, X
    39d2:	84 30       	cpi	r24, 0x04	; 4
    39d4:	99 f5       	brne	.+102    	; 0x3a3c <__fpcmp_parts_f+0x88>
    39d6:	81 81       	ldd	r24, Z+1	; 0x01
    39d8:	68 2f       	mov	r22, r24
    39da:	70 e0       	ldi	r23, 0x00	; 0
    39dc:	61 1b       	sub	r22, r17
    39de:	71 09       	sbc	r23, r1
    39e0:	3f c0       	rjmp	.+126    	; 0x3a60 <__fpcmp_parts_f+0xac>
    39e2:	84 30       	cpi	r24, 0x04	; 4
    39e4:	21 f0       	breq	.+8      	; 0x39ee <__fpcmp_parts_f+0x3a>
    39e6:	92 30       	cpi	r25, 0x02	; 2
    39e8:	31 f4       	brne	.+12     	; 0x39f6 <__fpcmp_parts_f+0x42>
    39ea:	82 30       	cpi	r24, 0x02	; 2
    39ec:	b9 f1       	breq	.+110    	; 0x3a5c <__fpcmp_parts_f+0xa8>
    39ee:	81 81       	ldd	r24, Z+1	; 0x01
    39f0:	88 23       	and	r24, r24
    39f2:	89 f1       	breq	.+98     	; 0x3a56 <__fpcmp_parts_f+0xa2>
    39f4:	2d c0       	rjmp	.+90     	; 0x3a50 <__fpcmp_parts_f+0x9c>
    39f6:	11 96       	adiw	r26, 0x01	; 1
    39f8:	1c 91       	ld	r17, X
    39fa:	11 97       	sbiw	r26, 0x01	; 1
    39fc:	82 30       	cpi	r24, 0x02	; 2
    39fe:	f1 f0       	breq	.+60     	; 0x3a3c <__fpcmp_parts_f+0x88>
    3a00:	81 81       	ldd	r24, Z+1	; 0x01
    3a02:	18 17       	cp	r17, r24
    3a04:	d9 f4       	brne	.+54     	; 0x3a3c <__fpcmp_parts_f+0x88>
    3a06:	12 96       	adiw	r26, 0x02	; 2
    3a08:	2d 91       	ld	r18, X+
    3a0a:	3c 91       	ld	r19, X
    3a0c:	13 97       	sbiw	r26, 0x03	; 3
    3a0e:	82 81       	ldd	r24, Z+2	; 0x02
    3a10:	93 81       	ldd	r25, Z+3	; 0x03
    3a12:	82 17       	cp	r24, r18
    3a14:	93 07       	cpc	r25, r19
    3a16:	94 f0       	brlt	.+36     	; 0x3a3c <__fpcmp_parts_f+0x88>
    3a18:	28 17       	cp	r18, r24
    3a1a:	39 07       	cpc	r19, r25
    3a1c:	bc f0       	brlt	.+46     	; 0x3a4c <__fpcmp_parts_f+0x98>
    3a1e:	14 96       	adiw	r26, 0x04	; 4
    3a20:	8d 91       	ld	r24, X+
    3a22:	9d 91       	ld	r25, X+
    3a24:	0d 90       	ld	r0, X+
    3a26:	bc 91       	ld	r27, X
    3a28:	a0 2d       	mov	r26, r0
    3a2a:	24 81       	ldd	r18, Z+4	; 0x04
    3a2c:	35 81       	ldd	r19, Z+5	; 0x05
    3a2e:	46 81       	ldd	r20, Z+6	; 0x06
    3a30:	57 81       	ldd	r21, Z+7	; 0x07
    3a32:	28 17       	cp	r18, r24
    3a34:	39 07       	cpc	r19, r25
    3a36:	4a 07       	cpc	r20, r26
    3a38:	5b 07       	cpc	r21, r27
    3a3a:	18 f4       	brcc	.+6      	; 0x3a42 <__fpcmp_parts_f+0x8e>
    3a3c:	11 23       	and	r17, r17
    3a3e:	41 f0       	breq	.+16     	; 0x3a50 <__fpcmp_parts_f+0x9c>
    3a40:	0a c0       	rjmp	.+20     	; 0x3a56 <__fpcmp_parts_f+0xa2>
    3a42:	82 17       	cp	r24, r18
    3a44:	93 07       	cpc	r25, r19
    3a46:	a4 07       	cpc	r26, r20
    3a48:	b5 07       	cpc	r27, r21
    3a4a:	40 f4       	brcc	.+16     	; 0x3a5c <__fpcmp_parts_f+0xa8>
    3a4c:	11 23       	and	r17, r17
    3a4e:	19 f0       	breq	.+6      	; 0x3a56 <__fpcmp_parts_f+0xa2>
    3a50:	61 e0       	ldi	r22, 0x01	; 1
    3a52:	70 e0       	ldi	r23, 0x00	; 0
    3a54:	05 c0       	rjmp	.+10     	; 0x3a60 <__fpcmp_parts_f+0xac>
    3a56:	6f ef       	ldi	r22, 0xFF	; 255
    3a58:	7f ef       	ldi	r23, 0xFF	; 255
    3a5a:	02 c0       	rjmp	.+4      	; 0x3a60 <__fpcmp_parts_f+0xac>
    3a5c:	60 e0       	ldi	r22, 0x00	; 0
    3a5e:	70 e0       	ldi	r23, 0x00	; 0
    3a60:	cb 01       	movw	r24, r22
    3a62:	1f 91       	pop	r17
    3a64:	08 95       	ret

00003a66 <__mulsi3>:
    3a66:	62 9f       	mul	r22, r18
    3a68:	d0 01       	movw	r26, r0
    3a6a:	73 9f       	mul	r23, r19
    3a6c:	f0 01       	movw	r30, r0
    3a6e:	82 9f       	mul	r24, r18
    3a70:	e0 0d       	add	r30, r0
    3a72:	f1 1d       	adc	r31, r1
    3a74:	64 9f       	mul	r22, r20
    3a76:	e0 0d       	add	r30, r0
    3a78:	f1 1d       	adc	r31, r1
    3a7a:	92 9f       	mul	r25, r18
    3a7c:	f0 0d       	add	r31, r0
    3a7e:	83 9f       	mul	r24, r19
    3a80:	f0 0d       	add	r31, r0
    3a82:	74 9f       	mul	r23, r20
    3a84:	f0 0d       	add	r31, r0
    3a86:	65 9f       	mul	r22, r21
    3a88:	f0 0d       	add	r31, r0
    3a8a:	99 27       	eor	r25, r25
    3a8c:	72 9f       	mul	r23, r18
    3a8e:	b0 0d       	add	r27, r0
    3a90:	e1 1d       	adc	r30, r1
    3a92:	f9 1f       	adc	r31, r25
    3a94:	63 9f       	mul	r22, r19
    3a96:	b0 0d       	add	r27, r0
    3a98:	e1 1d       	adc	r30, r1
    3a9a:	f9 1f       	adc	r31, r25
    3a9c:	bd 01       	movw	r22, r26
    3a9e:	cf 01       	movw	r24, r30
    3aa0:	11 24       	eor	r1, r1
    3aa2:	08 95       	ret

00003aa4 <__udivmodhi4>:
    3aa4:	aa 1b       	sub	r26, r26
    3aa6:	bb 1b       	sub	r27, r27
    3aa8:	51 e1       	ldi	r21, 0x11	; 17
    3aaa:	07 c0       	rjmp	.+14     	; 0x3aba <__udivmodhi4_ep>

00003aac <__udivmodhi4_loop>:
    3aac:	aa 1f       	adc	r26, r26
    3aae:	bb 1f       	adc	r27, r27
    3ab0:	a6 17       	cp	r26, r22
    3ab2:	b7 07       	cpc	r27, r23
    3ab4:	10 f0       	brcs	.+4      	; 0x3aba <__udivmodhi4_ep>
    3ab6:	a6 1b       	sub	r26, r22
    3ab8:	b7 0b       	sbc	r27, r23

00003aba <__udivmodhi4_ep>:
    3aba:	88 1f       	adc	r24, r24
    3abc:	99 1f       	adc	r25, r25
    3abe:	5a 95       	dec	r21
    3ac0:	a9 f7       	brne	.-22     	; 0x3aac <__udivmodhi4_loop>
    3ac2:	80 95       	com	r24
    3ac4:	90 95       	com	r25
    3ac6:	bc 01       	movw	r22, r24
    3ac8:	cd 01       	movw	r24, r26
    3aca:	08 95       	ret

00003acc <__udivmodsi4>:
    3acc:	a1 e2       	ldi	r26, 0x21	; 33
    3ace:	1a 2e       	mov	r1, r26
    3ad0:	aa 1b       	sub	r26, r26
    3ad2:	bb 1b       	sub	r27, r27
    3ad4:	fd 01       	movw	r30, r26
    3ad6:	0d c0       	rjmp	.+26     	; 0x3af2 <__udivmodsi4_ep>

00003ad8 <__udivmodsi4_loop>:
    3ad8:	aa 1f       	adc	r26, r26
    3ada:	bb 1f       	adc	r27, r27
    3adc:	ee 1f       	adc	r30, r30
    3ade:	ff 1f       	adc	r31, r31
    3ae0:	a2 17       	cp	r26, r18
    3ae2:	b3 07       	cpc	r27, r19
    3ae4:	e4 07       	cpc	r30, r20
    3ae6:	f5 07       	cpc	r31, r21
    3ae8:	20 f0       	brcs	.+8      	; 0x3af2 <__udivmodsi4_ep>
    3aea:	a2 1b       	sub	r26, r18
    3aec:	b3 0b       	sbc	r27, r19
    3aee:	e4 0b       	sbc	r30, r20
    3af0:	f5 0b       	sbc	r31, r21

00003af2 <__udivmodsi4_ep>:
    3af2:	66 1f       	adc	r22, r22
    3af4:	77 1f       	adc	r23, r23
    3af6:	88 1f       	adc	r24, r24
    3af8:	99 1f       	adc	r25, r25
    3afa:	1a 94       	dec	r1
    3afc:	69 f7       	brne	.-38     	; 0x3ad8 <__udivmodsi4_loop>
    3afe:	60 95       	com	r22
    3b00:	70 95       	com	r23
    3b02:	80 95       	com	r24
    3b04:	90 95       	com	r25
    3b06:	9b 01       	movw	r18, r22
    3b08:	ac 01       	movw	r20, r24
    3b0a:	bd 01       	movw	r22, r26
    3b0c:	cf 01       	movw	r24, r30
    3b0e:	08 95       	ret

00003b10 <__prologue_saves__>:
    3b10:	2f 92       	push	r2
    3b12:	3f 92       	push	r3
    3b14:	4f 92       	push	r4
    3b16:	5f 92       	push	r5
    3b18:	6f 92       	push	r6
    3b1a:	7f 92       	push	r7
    3b1c:	8f 92       	push	r8
    3b1e:	9f 92       	push	r9
    3b20:	af 92       	push	r10
    3b22:	bf 92       	push	r11
    3b24:	cf 92       	push	r12
    3b26:	df 92       	push	r13
    3b28:	ef 92       	push	r14
    3b2a:	ff 92       	push	r15
    3b2c:	0f 93       	push	r16
    3b2e:	1f 93       	push	r17
    3b30:	cf 93       	push	r28
    3b32:	df 93       	push	r29
    3b34:	cd b7       	in	r28, 0x3d	; 61
    3b36:	de b7       	in	r29, 0x3e	; 62
    3b38:	ca 1b       	sub	r28, r26
    3b3a:	db 0b       	sbc	r29, r27
    3b3c:	0f b6       	in	r0, 0x3f	; 63
    3b3e:	f8 94       	cli
    3b40:	de bf       	out	0x3e, r29	; 62
    3b42:	0f be       	out	0x3f, r0	; 63
    3b44:	cd bf       	out	0x3d, r28	; 61
    3b46:	09 94       	ijmp

00003b48 <__epilogue_restores__>:
    3b48:	2a 88       	ldd	r2, Y+18	; 0x12
    3b4a:	39 88       	ldd	r3, Y+17	; 0x11
    3b4c:	48 88       	ldd	r4, Y+16	; 0x10
    3b4e:	5f 84       	ldd	r5, Y+15	; 0x0f
    3b50:	6e 84       	ldd	r6, Y+14	; 0x0e
    3b52:	7d 84       	ldd	r7, Y+13	; 0x0d
    3b54:	8c 84       	ldd	r8, Y+12	; 0x0c
    3b56:	9b 84       	ldd	r9, Y+11	; 0x0b
    3b58:	aa 84       	ldd	r10, Y+10	; 0x0a
    3b5a:	b9 84       	ldd	r11, Y+9	; 0x09
    3b5c:	c8 84       	ldd	r12, Y+8	; 0x08
    3b5e:	df 80       	ldd	r13, Y+7	; 0x07
    3b60:	ee 80       	ldd	r14, Y+6	; 0x06
    3b62:	fd 80       	ldd	r15, Y+5	; 0x05
    3b64:	0c 81       	ldd	r16, Y+4	; 0x04
    3b66:	1b 81       	ldd	r17, Y+3	; 0x03
    3b68:	aa 81       	ldd	r26, Y+2	; 0x02
    3b6a:	b9 81       	ldd	r27, Y+1	; 0x01
    3b6c:	ce 0f       	add	r28, r30
    3b6e:	d1 1d       	adc	r29, r1
    3b70:	0f b6       	in	r0, 0x3f	; 63
    3b72:	f8 94       	cli
    3b74:	de bf       	out	0x3e, r29	; 62
    3b76:	0f be       	out	0x3f, r0	; 63
    3b78:	cd bf       	out	0x3d, r28	; 61
    3b7a:	ed 01       	movw	r28, r26
    3b7c:	08 95       	ret

00003b7e <strlen>:
    3b7e:	fc 01       	movw	r30, r24
    3b80:	01 90       	ld	r0, Z+
    3b82:	00 20       	and	r0, r0
    3b84:	e9 f7       	brne	.-6      	; 0x3b80 <strlen+0x2>
    3b86:	80 95       	com	r24
    3b88:	90 95       	com	r25
    3b8a:	8e 0f       	add	r24, r30
    3b8c:	9f 1f       	adc	r25, r31
    3b8e:	08 95       	ret

00003b90 <itoa>:
    3b90:	fb 01       	movw	r30, r22
    3b92:	9f 01       	movw	r18, r30
    3b94:	e8 94       	clt
    3b96:	42 30       	cpi	r20, 0x02	; 2
    3b98:	c4 f0       	brlt	.+48     	; 0x3bca <itoa+0x3a>
    3b9a:	45 32       	cpi	r20, 0x25	; 37
    3b9c:	b4 f4       	brge	.+44     	; 0x3bca <itoa+0x3a>
    3b9e:	4a 30       	cpi	r20, 0x0A	; 10
    3ba0:	29 f4       	brne	.+10     	; 0x3bac <itoa+0x1c>
    3ba2:	97 fb       	bst	r25, 7
    3ba4:	1e f4       	brtc	.+6      	; 0x3bac <itoa+0x1c>
    3ba6:	90 95       	com	r25
    3ba8:	81 95       	neg	r24
    3baa:	9f 4f       	sbci	r25, 0xFF	; 255
    3bac:	64 2f       	mov	r22, r20
    3bae:	77 27       	eor	r23, r23
    3bb0:	0e 94 52 1d 	call	0x3aa4	; 0x3aa4 <__udivmodhi4>
    3bb4:	80 5d       	subi	r24, 0xD0	; 208
    3bb6:	8a 33       	cpi	r24, 0x3A	; 58
    3bb8:	0c f0       	brlt	.+2      	; 0x3bbc <itoa+0x2c>
    3bba:	89 5d       	subi	r24, 0xD9	; 217
    3bbc:	81 93       	st	Z+, r24
    3bbe:	cb 01       	movw	r24, r22
    3bc0:	00 97       	sbiw	r24, 0x00	; 0
    3bc2:	a1 f7       	brne	.-24     	; 0x3bac <itoa+0x1c>
    3bc4:	16 f4       	brtc	.+4      	; 0x3bca <itoa+0x3a>
    3bc6:	5d e2       	ldi	r21, 0x2D	; 45
    3bc8:	51 93       	st	Z+, r21
    3bca:	10 82       	st	Z, r1
    3bcc:	c9 01       	movw	r24, r18
    3bce:	0c 94 e9 1d 	jmp	0x3bd2	; 0x3bd2 <strrev>

00003bd2 <strrev>:
    3bd2:	dc 01       	movw	r26, r24
    3bd4:	fc 01       	movw	r30, r24
    3bd6:	67 2f       	mov	r22, r23
    3bd8:	71 91       	ld	r23, Z+
    3bda:	77 23       	and	r23, r23
    3bdc:	e1 f7       	brne	.-8      	; 0x3bd6 <strrev+0x4>
    3bde:	32 97       	sbiw	r30, 0x02	; 2
    3be0:	04 c0       	rjmp	.+8      	; 0x3bea <strrev+0x18>
    3be2:	7c 91       	ld	r23, X
    3be4:	6d 93       	st	X+, r22
    3be6:	70 83       	st	Z, r23
    3be8:	62 91       	ld	r22, -Z
    3bea:	ae 17       	cp	r26, r30
    3bec:	bf 07       	cpc	r27, r31
    3bee:	c8 f3       	brcs	.-14     	; 0x3be2 <strrev+0x10>
    3bf0:	08 95       	ret

00003bf2 <_exit>:
    3bf2:	f8 94       	cli

00003bf4 <__stop_program>:
    3bf4:	ff cf       	rjmp	.-2      	; 0x3bf4 <__stop_program>
