Reading pref.tclError: tag "Error" isn't defined in text widget

//  Questa Sim-64
//  Version 2021.4 linux_x86_64 Oct 13 2021
//
//  Copyright 1991-2021 Mentor Graphics Corporation
//  All Rights Reserved.
//
//  QuestaSim and its associated documentation contain trade
//  secrets and commercial or financial information that are the property of
//  Mentor Graphics Corporation and are privileged, confidential,
//  and exempt from disclosure under the Freedom of Information Act,
//  5 U.S.C. Section 552. Furthermore, this information
//  is prohibited from disclosure under the Trade Secrets Act,
//  18 U.S.C. Section 1905.
//
vsim -gui -vopt -voptargs="+acc" -t ps -do "waves/systolic_array.do" -do "set PrefSource(OpenOnFinish) 0 ; set PrefMain(LinePrefix) "" ; set PrefMain(colorizeTranscript) 1" -onfinish stop -coverage tb_systolic_array 
Start time: 13:03:45 on Dec 10,2025
** Note: (vsim-3812) Design is being optimized...
Loading sv_std.std
Loading work.tb_systolic_array(fast)
Loading work.systolic_array(fast)
Loading work.PE(fast)
Loading work.signed_multiplier(fast)
do waves/systolic_array.do
** UI-Msg (Warning): (vish-4014) No objects found matching '/tb_systolic_array/random_byte'.
Executing ONERROR command at macro ./waves/systolic_array.do line 13
set PrefSource(OpenOnFinish) 0 
0
 set PrefMain(LinePrefix) "" 
 set PrefMain(colorizeTranscript) 1
1
run -all
FAIL: col=0 DUT=4 expected=4
FAIL: col=1 DUT=7 expected=8
FAIL: col=2 DUT=7 expected=8
FAIL: col=3 DUT=6 expected=7
FAIL: col=4 DUT=1 expected=1
FAIL: col=6 DUT=6 expected=6
FAIL: col=7 DUT=4 expected=5
FAIL: col=4 DUT=127 expected=255
FAIL: col=5 DUT=127 expected=6
FAIL: col=6 DUT=127 expected=4
FAIL: col=7 DUT=127 expected=1

=========================================================
               TOTAL FAILED TESTS  = 11
=========================================================

** Note: $finish    : src/u337mg096_ece337_systolic_array_1.0.0/testbench/tb_systolic_array.sv(755)
   Time: 6565 ns  Iteration: 2  Instance: /tb_systolic_array
Break in Module tb_systolic_array at src/u337mg096_ece337_systolic_array_1.0.0/testbench/tb_systolic_array.sv line 755
add wave -position 1 sim:/tb_systolic_array/*
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/ecegridfs/a/337mg154/temp/cdl-team14/cdl/waves/systolic_array.do
run -all
restart
Closing VCD file "waveform.vcd"
** Note: (vsim-8009) Loading existing optimized design _opt
Loading sv_std.std
Loading work.tb_systolic_array(fast)
Loading work.systolic_array(fast)
Loading work.PE(fast)
Loading work.signed_multiplier(fast)
run -all
FAIL: col=0 DUT=4 expected=4
FAIL: col=1 DUT=7 expected=8
FAIL: col=2 DUT=7 expected=8
FAIL: col=3 DUT=6 expected=7
FAIL: col=4 DUT=1 expected=1
FAIL: col=6 DUT=6 expected=6
FAIL: col=7 DUT=4 expected=5
FAIL: col=4 DUT=127 expected=255
FAIL: col=5 DUT=127 expected=6
FAIL: col=6 DUT=127 expected=4
FAIL: col=7 DUT=127 expected=1

=========================================================
               TOTAL FAILED TESTS  = 11
=========================================================

** Note: $finish    : src/u337mg096_ece337_systolic_array_1.0.0/testbench/tb_systolic_array.sv(755)
   Time: 6565 ns  Iteration: 2  Instance: /tb_systolic_array
Break in Module tb_systolic_array at src/u337mg096_ece337_systolic_array_1.0.0/testbench/tb_systolic_array.sv line 755
End time: 13:04:36 on Dec 10,2025, Elapsed time: 0:00:51
Errors: 0, Warnings: 0
