{'denorm_to_norm': {'CDeps': [[[], [], ['rst']],
                              [[], [], ['rst'], ['enable']]],
                    'CLines': [[None, None, '78:C'],
                               [None, None, '78:C', '103:C']],
                    'Clocked': True,
                    'DDeps': [[], ['sum_leading_one', 'large_is_denorm']],
                    'DLines': ['100:D', '125:D'],
                    'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f53bfdc6790>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f53bf996150>]},
 'expa_gt_expb': {'CDeps': [[[], [], ['rst']], [[], [], ['rst'], ['enable']]],
                  'CLines': [[None, None, '78:C'],
                             [None, None, '78:C', '103:C']],
                  'Clocked': True,
                  'DDeps': [[], ['exponent_a', 'exponent_b']],
                  'DLines': ['84:D', '109:D'],
                  'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f53bfdc30d0>,
                                  <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f53bfdcc650>]},
 'exponent': {'CDeps': [[[], [], ['rst']], [[], [], ['rst'], ['enable']]],
              'CLines': [[None, None, '78:C'], [None, None, '78:C', '103:C']],
              'Clocked': True,
              'DDeps': [[],
                        ['sum_overflow', 'exponent_large', 'exponent_large']],
              'DLines': ['99:D', '124:D'],
              'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f53bfdc6610>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f53bf98bdd0>]},
 'exponent_2': {'CDeps': [[[], [], ['rst']], [[], [], ['rst'], ['enable']]],
                'CLines': [[None, None, '78:C'],
                           [None, None, '78:C', '103:C']],
                'Clocked': True,
                'DDeps': [[], ['denorm_to_norm', 'exponent', 'exponent']],
                'DLines': ['101:D', '126:D'],
                'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f53bfdc68d0>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f53bf996390>]},
 'exponent_a': {'CDeps': [[[], [], ['rst']], [[], [], ['rst'], ['enable']]],
                'CLines': [[None, None, '78:C'],
                           [None, None, '78:C', '103:C']],
                'Clocked': True,
                'DDeps': [[], ['opa']],
                'DLines': ['80:D', '105:D'],
                'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f53bf9eab50>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f53bfdc6dd0>]},
 'exponent_b': {'CDeps': [[[], [], ['rst']], [[], [], ['rst'], ['enable']]],
                'CLines': [[None, None, '78:C'],
                           [None, None, '78:C', '103:C']],
                'Clocked': True,
                'DDeps': [[], ['opb']],
                'DLines': ['81:D', '106:D'],
                'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f53bf9eac90>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f53bfdc6fd0>]},
 'exponent_diff': {'CDeps': [[[], [], ['rst']],
                             [[], [], ['rst'], ['enable']]],
                   'CLines': [[None, None, '78:C'],
                              [None, None, '78:C', '103:C']],
                   'Clocked': True,
                   'DDeps': [[],
                             ['exponent_large',
                              'exponent_small',
                              'large_norm_small_denorm']],
                   'DLines': ['92:D', '117:D'],
                   'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f53bfdc3cd0>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f53bf995ad0>]},
 'exponent_large': {'CDeps': [[[], [], ['rst']],
                              [[], [], ['rst'], ['enable']]],
                    'CLines': [[None, None, '78:C'],
                               [None, None, '78:C', '103:C']],
                    'Clocked': True,
                    'DDeps': [[],
                              ['expa_gt_expb', 'exponent_a', 'exponent_b']],
                    'DLines': ['86:D', '111:D'],
                    'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f53bfdc33d0>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f53bfdccad0>]},
 'exponent_small': {'CDeps': [[[], [], ['rst']],
                              [[], [], ['rst'], ['enable']]],
                    'CLines': [[None, None, '78:C'],
                               [None, None, '78:C', '103:C']],
                    'Clocked': True,
                    'DDeps': [[],
                              ['expa_gt_expb', 'exponent_b', 'exponent_a']],
                    'DLines': ['85:D', '110:D'],
                    'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f53bfdc3250>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f53bfdcc850>]},
 'large_add': {'CDeps': [[[], [], ['rst']], [[], [], ['rst'], ['enable']]],
               'CLines': [[None, None, '78:C'],
                          [None, None, '78:C', '103:C']],
               'Clocked': True,
               'DDeps': [[], ['large_is_denorm', 'mantissa_large']],
               'DLines': ['93:D', '118:D'],
               'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f53bfdc3e10>,
                               <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f53bf995ed0>]},
 'large_is_denorm': {'CDeps': [[[], [], ['rst']],
                               [[], [], ['rst'], ['enable']]],
                     'CLines': [[None, None, '78:C'],
                                [None, None, '78:C', '103:C']],
                     'Clocked': True,
                     'DDeps': [[], ['exponent_large']],
                     'DLines': ['90:D', '115:D'],
                     'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f53bfdc39d0>,
                                     <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f53bf995590>]},
 'large_norm_small_denorm': {'CDeps': [[[], [], ['rst']],
                                       [[], [], ['rst'], ['enable']]],
                             'CLines': [[None, None, '78:C'],
                                        [None, None, '78:C', '103:C']],
                             'Clocked': True,
                             'DDeps': [[],
                                       ['small_is_denorm',
                                        'large_is_denorm']],
                             'DLines': ['91:D', '116:D'],
                             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f53bfdc3b50>,
                                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f53bf995850>]},
 'mantissa_a': {'CDeps': [[[], [], ['rst']], [[], [], ['rst'], ['enable']]],
                'CLines': [[None, None, '78:C'],
                           [None, None, '78:C', '103:C']],
                'Clocked': True,
                'DDeps': [[], ['opa']],
                'DLines': ['82:D', '107:D'],
                'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f53bf9eadd0>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f53bfdcc210>]},
 'mantissa_b': {'CDeps': [[[], [], ['rst']], [[], [], ['rst'], ['enable']]],
                'CLines': [[None, None, '78:C'],
                           [None, None, '78:C', '103:C']],
                'Clocked': True,
                'DDeps': [[], ['opb']],
                'DLines': ['83:D', '108:D'],
                'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f53bf9eaf10>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f53bfdcc410>]},
 'mantissa_large': {'CDeps': [[[], [], ['rst']],
                              [[], [], ['rst'], ['enable']]],
                    'CLines': [[None, None, '78:C'],
                               [None, None, '78:C', '103:C']],
                    'Clocked': True,
                    'DDeps': [[],
                              ['expa_gt_expb', 'mantissa_a', 'mantissa_b']],
                    'DLines': ['88:D', '113:D'],
                    'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f53bfdc36d0>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f53bfdccfd0>]},
 'mantissa_small': {'CDeps': [[[], [], ['rst']],
                              [[], [], ['rst'], ['enable']]],
                    'CLines': [[None, None, '78:C'],
                               [None, None, '78:C', '103:C']],
                    'Clocked': True,
                    'DDeps': [[],
                              ['expa_gt_expb', 'mantissa_b', 'mantissa_a']],
                    'DLines': ['87:D', '112:D'],
                    'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f53bfdc3550>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f53bfdccd50>]},
 'sign': {'CDeps': [[[], [], ['rst']], [[], [], ['rst'], ['enable']]],
          'CLines': [[None, None, '78:C'], [None, None, '78:C', '103:C']],
          'Clocked': True,
          'DDeps': [[], ['opa']],
          'DLines': ['79:D', '104:D'],
          'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f53bf9eaa10>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f53bfdc6c10>]},
 'small_add': {'CDeps': [[[], [], ['rst']], [[], [], ['rst'], ['enable']]],
               'CLines': [[None, None, '78:C'],
                          [None, None, '78:C', '103:C']],
               'Clocked': True,
               'DDeps': [[], ['small_is_denorm', 'mantissa_small']],
               'DLines': ['94:D', '119:D'],
               'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f53bfdc3f50>,
                               <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f53bf98b210>]},
 'small_fraction_enable': {'CDeps': [],
                           'CLines': [],
                           'Clocked': False,
                           'DDeps': [['small_is_nonzero',
                                      'small_shift_nonzero']],
                           'DLines': ['65:D'],
                           'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f53bf9ed4d0>]},
 'small_is_denorm': {'CDeps': [[[], [], ['rst']],
                               [[], [], ['rst'], ['enable']]],
                     'CLines': [[None, None, '78:C'],
                                [None, None, '78:C', '103:C']],
                     'Clocked': True,
                     'DDeps': [[], ['exponent_small']],
                     'DLines': ['89:D', '114:D'],
                     'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f53bfdc3850>,
                                     <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f53bf995310>]},
 'small_is_nonzero': {'CDeps': [],
                      'CLines': [],
                      'Clocked': False,
                      'DDeps': [['exponent_small', 'mantissa_small']],
                      'DLines': ['64:D'],
                      'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f53bf9ed190>]},
 'small_shift': {'CDeps': [[[], [], ['rst']], [[], [], ['rst'], ['enable']]],
                 'CLines': [[None, None, '78:C'],
                            [None, None, '78:C', '103:C']],
                 'Clocked': True,
                 'DDeps': [[], ['small_add', 'exponent_diff']],
                 'DLines': ['95:D', '120:D'],
                 'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f53bfdc60d0>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f53bf98b3d0>]},
 'small_shift_2': {'CDeps': [],
                   'CLines': [],
                   'Clocked': False,
                   'DDeps': [[]],
                   'DLines': ['66:D'],
                   'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f53bf9ed810>]},
 'small_shift_3': {'CDeps': [[[], [], ['rst']],
                             [[], [], ['rst'], ['enable']]],
                   'CLines': [[None, None, '78:C'],
                              [None, None, '78:C', '103:C']],
                   'Clocked': True,
                   'DDeps': [[],
                             ['small_fraction_enable',
                              'small_shift_2',
                              'small_shift']],
                   'DLines': ['96:D', '121:D'],
                   'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f53bfdc6250>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f53bf98b610>]},
 'small_shift_nonzero': {'CDeps': [],
                         'CLines': [],
                         'Clocked': False,
                         'DDeps': [['small_shift']],
                         'DLines': ['63:D'],
                         'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f53c00a8cd0>]},
 'sum': {'CDeps': [[[], [], ['rst']], [[], [], ['rst'], ['enable']]],
         'CLines': [[None, None, '78:C'], [None, None, '78:C', '103:C']],
         'Clocked': True,
         'DDeps': [[], ['large_add', 'small_shift_3']],
         'DLines': ['97:D', '122:D'],
         'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f53bfdc6390>,
                         <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f53bf98b890>]},
 'sum_2': {'CDeps': [[[], [], ['rst']], [[], [], ['rst'], ['enable']]],
           'CLines': [[None, None, '78:C'], [None, None, '78:C', '103:C']],
           'Clocked': True,
           'DDeps': [[], ['sum_overflow', 'sum', 'sum']],
           'DLines': ['98:D', '123:D'],
           'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f53bfdc64d0>,
                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f53bf98bad0>]},
 'sum_leading_one': {'CDeps': [],
                     'CLines': [],
                     'Clocked': False,
                     'DDeps': [['sum_2']],
                     'DLines': ['72:D'],
                     'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f53bf9ea390>]},
 'sum_overflow': {'CDeps': [],
                  'CLines': [],
                  'Clocked': False,
                  'DDeps': [['sum']],
                  'DLines': ['69:D'],
                  'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f53bf9eddd0>]}}
