$date
	Sat Oct 22 20:56:59 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#375370
b1100 &
b1100 %
1$
b1100 !
1"
#375371
0"
#375374
b110 &
b110 %
#375378
b11 &
b11 %
#375382
b1010 &
b1010 %
#375386
b101 &
b101 %
#375390
b10000 &
b10000 %
#375394
b1000 &
b1000 %
#375398
b100 &
b100 %
#375402
b10 &
b10 %
#375406
b1 &
1#
b1 %
#375410
b0 &
b0 %
0#
0$
#1297445
1"
#1297446
b1100 &
b1100 %
1$
#1297447
0"
#1297450
b110 &
b110 %
#1297454
b11 &
b11 %
#1297458
b1010 &
b1010 %
#1297462
b101 &
b101 %
#1297466
b10000 &
b10000 %
#1297470
b1000 &
b1000 %
#1297474
b100 &
b100 %
#1297478
b10 &
b10 %
#1297482
b1 &
b1 %
1#
#1297486
b0 &
0#
b0 %
0$
#2380149
b10111 !
1"
#2380150
b10111 &
b10111 %
1$
#2380151
0"
#2380154
b1000110 &
b1000110 %
#2380158
b100011 &
b100011 %
#2380162
b1101010 &
b1101010 %
#2380166
b110101 &
b110101 %
#2380170
b10100000 &
b10100000 %
#2380174
b1010000 &
b1010000 %
#2380178
b101000 &
b101000 %
#2380182
b10100 &
b10100 %
#2380186
b1010 &
b1010 %
#2380190
b101 &
b101 %
#2380194
b10000 &
b10000 %
#2380198
b1000 &
b1000 %
#2380202
b100 &
b100 %
#2380206
b10 &
b10 %
#2380210
b1 &
b1 %
1#
#2380214
b0 &
0#
b0 %
0$
#4500012
