# do ram.do 
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ram
# 
# Top level modules:
# 	ram
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ram_vlg_sample_tst
# -- Compiling module ram_vlg_check_tst
# -- Compiling module ram_vlg_vec_tst
# 
# Top level modules:
# 	ram_vlg_vec_tst
# vsim -L cycloneii_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -t 1ps -novopt work.ram_vlg_vec_tst 
# Loading work.ram_vlg_vec_tst
# Loading work.ram
# Loading cycloneii_ver.cycloneii_lcell_comb
# Loading cycloneii_ver.cycloneii_lcell_ff
# Loading cycloneii_ver.cycloneii_io
# Loading cycloneii_ver.cycloneii_mux21
# Loading cycloneii_ver.cycloneii_dffe
# Loading cycloneii_ver.cycloneii_asynch_io
# Loading cycloneii_ver.cycloneii_clkctrl
# Loading cycloneii_ver.cycloneii_mux41
# Loading cycloneii_ver.cycloneii_ena_reg
# Loading work.ram_vlg_sample_tst
# Loading work.ram_vlg_check_tst
# Loading cycloneii_ver.CYCLONEII_PRIM_DFFE
# ERROR! Vector Mismatch for output port o[0] :: @time = 4000000.000 ps
#      Expected value = 0000
#      Real value = zzzz
# ERROR! Vector Mismatch for output port o[1] :: @time = 4000000.000 ps
#      Expected value = 0000
#      Real value = zzzz
# ERROR! Vector Mismatch for output port o[2] :: @time = 4000000.000 ps
#      Expected value = 0000
#      Real value = zzzz
# ERROR! Vector Mismatch for output port o[3] :: @time = 4000000.000 ps
#      Expected value = 0000
#      Real value = zzzz
#           4 mismatched vectors : Simulation failed !
# ** Note: $finish    : ram.vt(213)
#    Time: 8 us  Iteration: 0  Instance: /ram_vlg_vec_tst/tb_out
