// Seed: 2737654646
module module_0 (
    input uwire id_0,
    output tri0 id_1,
    input tri id_2,
    output supply1 id_3
);
  assign id_1 = id_2;
  tri0 id_5;
  logic [7:0] id_6;
  assign id_5 = id_2;
  assign id_6[1] = 1'b0;
endmodule
module module_1 (
    output wand id_0,
    input supply1 id_1,
    input tri0 id_2,
    input tri1 id_3,
    input wor id_4,
    input wor id_5
);
  id_7(
      .id_0(id_1), .id_1(id_3), .id_2(1), .id_3(id_0)
  );
  module_0 modCall_1 (
      id_3,
      id_0,
      id_5,
      id_0
  );
endmodule
