// Seed: 1249438591
module module_0;
  specify
    (id_1 => id_2) = id_3;
    (id_4 *> id_5) = (1'b0);
  endspecify
  tri1 id_6;
  wire id_7, id_8;
  assign id_6 = id_3;
  wire id_9, id_10;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_7;
  assign id_4 = 1;
  wire id_8;
  module_0();
  wire id_9;
endmodule
