{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1635913548220 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1635913548222 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 02 22:25:47 2021 " "Processing started: Tue Nov 02 22:25:47 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1635913548222 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635913548222 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Voltmeter " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Voltmeter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635913548222 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1635913549456 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1635913549456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegment.vhd 3 1 " "Found 3 design units, including 1 entities, in source file sevensegment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HexArrays " "Found design unit 1: HexArrays" {  } { { "SevenSegment.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/SevenSegment.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635913565534 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 SevenSegment-Behavioral " "Found design unit 2: SevenSegment-Behavioral" {  } { { "SevenSegment.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/SevenSegment.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635913565534 ""} { "Info" "ISGN_ENTITY_NAME" "1 SevenSegment " "Found entity 1: SevenSegment" {  } { { "SevenSegment.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/SevenSegment.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635913565534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635913565534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_conversion.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_conversion.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_Conversion " "Found entity 1: ADC_Conversion" {  } { { "ADC_Conversion.v" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/ADC_Conversion.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635913565541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635913565541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/adc_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/adc_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_qsys " "Found entity 1: adc_qsys" {  } { { "adc_qsys/synthesis/adc_qsys.v" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/adc_qsys/synthesis/adc_qsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635913565548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635913565548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "adc_qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/adc_qsys/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635913565557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635913565557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "adc_qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/adc_qsys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635913565563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635913565563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_qsys_modular_adc_0 " "Found entity 1: adc_qsys_modular_adc_0" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635913565569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635913565569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/altera_modular_adc_control.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/altera_modular_adc_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control " "Found entity 1: altera_modular_adc_control" {  } { { "adc_qsys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635913565575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635913565575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_avrg_fifo " "Found entity 1: altera_modular_adc_control_avrg_fifo" {  } { { "adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635913565582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635913565582 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_modular_adc_control_fsm.v(716) " "Verilog HDL warning at altera_modular_adc_control_fsm.v(716): extended using \"x\" or \"z\"" {  } { { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 716 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1635913565592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_fsm " "Found entity 1: altera_modular_adc_control_fsm" {  } { { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635913565596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635913565596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/chsel_code_converter_sw_to_hw.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/chsel_code_converter_sw_to_hw.v" { { "Info" "ISGN_ENTITY_NAME" "1 chsel_code_converter_sw_to_hw " "Found entity 1: chsel_code_converter_sw_to_hw" {  } { { "adc_qsys/synthesis/submodules/chsel_code_converter_sw_to_hw.v" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/adc_qsys/synthesis/submodules/chsel_code_converter_sw_to_hw.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635913565605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635913565605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_primitive_wrapper " "Found entity 1: fiftyfivenm_adcblock_primitive_wrapper" {  } { { "adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635913565610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635913565610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_top_wrapper " "Found entity 1: fiftyfivenm_adcblock_top_wrapper" {  } { { "adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635913565616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635913565616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v 4 4 " "Found 4 design units, including 4 entities, in source file adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_qsys_altpll_sys_dffpipe_l2c " "Found entity 1: adc_qsys_altpll_sys_dffpipe_l2c" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635913565624 ""} { "Info" "ISGN_ENTITY_NAME" "2 adc_qsys_altpll_sys_stdsync_sv6 " "Found entity 2: adc_qsys_altpll_sys_stdsync_sv6" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635913565624 ""} { "Info" "ISGN_ENTITY_NAME" "3 adc_qsys_altpll_sys_altpll_oc92 " "Found entity 3: adc_qsys_altpll_sys_altpll_oc92" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635913565624 ""} { "Info" "ISGN_ENTITY_NAME" "4 adc_qsys_altpll_sys " "Found entity 4: adc_qsys_altpll_sys" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635913565624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635913565624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "voltmeter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file voltmeter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Voltmeter-Behavioral " "Found design unit 1: Voltmeter-Behavioral" {  } { { "voltmeter.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/voltmeter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635913565631 ""} { "Info" "ISGN_ENTITY_NAME" "1 Voltmeter " "Found entity 1: Voltmeter" {  } { { "voltmeter.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/voltmeter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635913565631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635913565631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "voltmeter_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file voltmeter_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Voltmeter_tb-tb " "Found design unit 1: Voltmeter_tb-tb" {  } { { "voltmeter_tb.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/voltmeter_tb.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635913565636 ""} { "Info" "ISGN_ENTITY_NAME" "1 Voltmeter_tb " "Found entity 1: Voltmeter_tb" {  } { { "voltmeter_tb.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/voltmeter_tb.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635913565636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635913565636 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.vhd " "Entity \"mux\" obtained from \"mux.vhd\" instead of from Quartus Prime megafunction library" {  } { { "mux.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/mux.vhd" 4 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1635913565640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-Behavioral " "Found design unit 1: mux-Behavioral" {  } { { "mux.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/mux.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635913565640 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635913565640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635913565640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_tb-tb " "Found design unit 1: mux_tb-tb" {  } { { "mux_tb.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/mux_tb.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635913565645 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_tb " "Found entity 1: mux_tb" {  } { { "mux_tb.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/mux_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635913565645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635913565645 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Voltmeter " "Elaborating entity \"Voltmeter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1635913565800 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Num_Hex voltmeter.vhd(19) " "Verilog HDL or VHDL warning at voltmeter.vhd(19): object \"Num_Hex\" assigned a value but never read" {  } { { "voltmeter.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/voltmeter.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1635913565933 "|Voltmeter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "busy voltmeter.vhd(23) " "Verilog HDL or VHDL warning at voltmeter.vhd(23): object \"busy\" assigned a value but never read" {  } { { "voltmeter.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/voltmeter.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1635913565934 "|Voltmeter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:multiplexer " "Elaborating entity \"mux\" for hierarchy \"mux:multiplexer\"" {  } { { "voltmeter.vhd" "multiplexer" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/voltmeter.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635913566013 ""}
{ "Warning" "WSGN_SEARCH_FILE" "averager.vhd 2 1 " "Using design file averager.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 averager-rtl " "Found design unit 1: averager-rtl" {  } { { "averager.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/averager.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635913566073 ""} { "Info" "ISGN_ENTITY_NAME" "1 averager " "Found entity 1: averager" {  } { { "averager.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/averager.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635913566073 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1635913566073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "averager averager:ave " "Elaborating entity \"averager\" for hierarchy \"averager:ave\"" {  } { { "voltmeter.vhd" "ave" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/voltmeter.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635913566076 ""}
{ "Warning" "WSGN_SEARCH_FILE" "registers.vhd 2 1 " "Using design file registers.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registers-rtl " "Found design unit 1: registers-rtl" {  } { { "registers.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/registers.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635913566125 ""} { "Info" "ISGN_ENTITY_NAME" "1 registers " "Found entity 1: registers" {  } { { "registers.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/registers.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635913566125 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1635913566125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers registers:sync1 " "Elaborating entity \"registers\" for hierarchy \"registers:sync1\"" {  } { { "voltmeter.vhd" "sync1" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/voltmeter.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635913566128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers registers:sync3 " "Elaborating entity \"registers\" for hierarchy \"registers:sync3\"" {  } { { "voltmeter.vhd" "sync3" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/voltmeter.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635913566135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegment SevenSegment:SevenSegment_ins " "Elaborating entity \"SevenSegment\" for hierarchy \"SevenSegment:SevenSegment_ins\"" {  } { { "voltmeter.vhd" "SevenSegment_ins" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/voltmeter.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635913566140 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sevensegment_decoder.vhd 2 1 " "Using design file sevensegment_decoder.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SevenSegment_decoder-Behavioral " "Found design unit 1: SevenSegment_decoder-Behavioral" {  } { { "sevensegment_decoder.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/sevensegment_decoder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635913566173 ""} { "Info" "ISGN_ENTITY_NAME" "1 SevenSegment_decoder " "Found entity 1: SevenSegment_decoder" {  } { { "sevensegment_decoder.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/sevensegment_decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635913566173 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1635913566173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegment_decoder SevenSegment:SevenSegment_ins\|SevenSegment_decoder:\\Behavioral_Decoder:0:DECODERx " "Elaborating entity \"SevenSegment_decoder\" for hierarchy \"SevenSegment:SevenSegment_ins\|SevenSegment_decoder:\\Behavioral_Decoder:0:DECODERx\"" {  } { { "sevensegment.vhd" "\\Behavioral_Decoder:0:DECODERx" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/sevensegment.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635913566174 ""}
{ "Warning" "WSGN_SEARCH_FILE" "binary_bcd.vhd 2 1 " "Using design file binary_bcd.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 binary_bcd-behavior " "Found design unit 1: binary_bcd-behavior" {  } { { "binary_bcd.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/binary_bcd.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635913566222 ""} { "Info" "ISGN_ENTITY_NAME" "1 binary_bcd " "Found entity 1: binary_bcd" {  } { { "binary_bcd.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/binary_bcd.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635913566222 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1635913566222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary_bcd binary_bcd:binary_bcd_ins " "Elaborating entity \"binary_bcd\" for hierarchy \"binary_bcd:binary_bcd_ins\"" {  } { { "voltmeter.vhd" "binary_bcd_ins" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/voltmeter.vhd" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635913566223 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter binary_bcd.vhd(21) " "Verilog HDL or VHDL warning at binary_bcd.vhd(21): object \"counter\" assigned a value but never read" {  } { { "binary_bcd.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/binary_bcd.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1635913566228 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "binary binary_bcd.vhd(53) " "VHDL Process Statement warning at binary_bcd.vhd(53): signal \"binary\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "binary_bcd.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/binary_bcd.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1635913566228 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bcd_signal binary_bcd.vhd(56) " "VHDL Process Statement warning at binary_bcd.vhd(56): signal \"bcd_signal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "binary_bcd.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/binary_bcd.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1635913566228 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bcd_signal binary_bcd.vhd(57) " "VHDL Process Statement warning at binary_bcd.vhd(57): signal \"bcd_signal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "binary_bcd.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/binary_bcd.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1635913566228 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bcd_signal binary_bcd.vhd(62) " "VHDL Process Statement warning at binary_bcd.vhd(62): signal \"bcd_signal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "binary_bcd.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/binary_bcd.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1635913566228 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bcd_signal binary_bcd.vhd(63) " "VHDL Process Statement warning at binary_bcd.vhd(63): signal \"bcd_signal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "binary_bcd.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/binary_bcd.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1635913566229 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bcd_signal binary_bcd.vhd(68) " "VHDL Process Statement warning at binary_bcd.vhd(68): signal \"bcd_signal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "binary_bcd.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/binary_bcd.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1635913566229 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bcd_signal binary_bcd.vhd(69) " "VHDL Process Statement warning at binary_bcd.vhd(69): signal \"bcd_signal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "binary_bcd.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/binary_bcd.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1635913566229 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bcd_signal binary_bcd.vhd(74) " "VHDL Process Statement warning at binary_bcd.vhd(74): signal \"bcd_signal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "binary_bcd.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/binary_bcd.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1635913566229 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bcd_signal binary_bcd.vhd(75) " "VHDL Process Statement warning at binary_bcd.vhd(75): signal \"bcd_signal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "binary_bcd.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/binary_bcd.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1635913566229 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bcd_signal binary_bcd.vhd(80) " "VHDL Process Statement warning at binary_bcd.vhd(80): signal \"bcd_signal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "binary_bcd.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/binary_bcd.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1635913566229 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_2 binary_bcd.vhd(83) " "VHDL Process Statement warning at binary_bcd.vhd(83): signal \"counter_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "binary_bcd.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/binary_bcd.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1635913566230 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bcd_signal binary_bcd.vhd(84) " "VHDL Process Statement warning at binary_bcd.vhd(84): signal \"bcd_signal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "binary_bcd.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/binary_bcd.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1635913566230 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_2 binary_bcd.vhd(89) " "VHDL Process Statement warning at binary_bcd.vhd(89): signal \"counter_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "binary_bcd.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/binary_bcd.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1635913566230 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "bcd binary_bcd.vhd(42) " "VHDL Process Statement warning at binary_bcd.vhd(42): inferring latch(es) for signal or variable \"bcd\", which holds its previous value in one or more paths through the process" {  } { { "binary_bcd.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/binary_bcd.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1635913566230 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "bcd_signal binary_bcd.vhd(42) " "VHDL Process Statement warning at binary_bcd.vhd(42): inferring latch(es) for signal or variable \"bcd_signal\", which holds its previous value in one or more paths through the process" {  } { { "binary_bcd.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/binary_bcd.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1635913566230 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "counter_2 binary_bcd.vhd(42) " "VHDL Process Statement warning at binary_bcd.vhd(42): inferring latch(es) for signal or variable \"counter_2\", which holds its previous value in one or more paths through the process" {  } { { "binary_bcd.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/binary_bcd.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1635913566230 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "busy binary_bcd.vhd(42) " "VHDL Process Statement warning at binary_bcd.vhd(42): inferring latch(es) for signal or variable \"busy\", which holds its previous value in one or more paths through the process" {  } { { "binary_bcd.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/binary_bcd.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1635913566230 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "nextstate binary_bcd.vhd(42) " "VHDL Process Statement warning at binary_bcd.vhd(42): inferring latch(es) for signal or variable \"nextstate\", which holds its previous value in one or more paths through the process" {  } { { "binary_bcd.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/binary_bcd.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1635913566230 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busy binary_bcd.vhd(42) " "Inferred latch for \"busy\" at binary_bcd.vhd(42)" {  } { { "binary_bcd.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/binary_bcd.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635913566230 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_2\[0\] binary_bcd.vhd(42) " "Inferred latch for \"counter_2\[0\]\" at binary_bcd.vhd(42)" {  } { { "binary_bcd.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/binary_bcd.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635913566231 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_2\[1\] binary_bcd.vhd(42) " "Inferred latch for \"counter_2\[1\]\" at binary_bcd.vhd(42)" {  } { { "binary_bcd.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/binary_bcd.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635913566231 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_2\[2\] binary_bcd.vhd(42) " "Inferred latch for \"counter_2\[2\]\" at binary_bcd.vhd(42)" {  } { { "binary_bcd.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/binary_bcd.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635913566231 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_2\[3\] binary_bcd.vhd(42) " "Inferred latch for \"counter_2\[3\]\" at binary_bcd.vhd(42)" {  } { { "binary_bcd.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/binary_bcd.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635913566231 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_2\[4\] binary_bcd.vhd(42) " "Inferred latch for \"counter_2\[4\]\" at binary_bcd.vhd(42)" {  } { { "binary_bcd.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/binary_bcd.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635913566231 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_2\[5\] binary_bcd.vhd(42) " "Inferred latch for \"counter_2\[5\]\" at binary_bcd.vhd(42)" {  } { { "binary_bcd.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/binary_bcd.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635913566231 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_2\[6\] binary_bcd.vhd(42) " "Inferred latch for \"counter_2\[6\]\" at binary_bcd.vhd(42)" {  } { { "binary_bcd.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/binary_bcd.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635913566231 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_2\[7\] binary_bcd.vhd(42) " "Inferred latch for \"counter_2\[7\]\" at binary_bcd.vhd(42)" {  } { { "binary_bcd.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/binary_bcd.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635913566231 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_2\[8\] binary_bcd.vhd(42) " "Inferred latch for \"counter_2\[8\]\" at binary_bcd.vhd(42)" {  } { { "binary_bcd.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/binary_bcd.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635913566231 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_2\[9\] binary_bcd.vhd(42) " "Inferred latch for \"counter_2\[9\]\" at binary_bcd.vhd(42)" {  } { { "binary_bcd.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/binary_bcd.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635913566232 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_2\[10\] binary_bcd.vhd(42) " "Inferred latch for \"counter_2\[10\]\" at binary_bcd.vhd(42)" {  } { { "binary_bcd.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/binary_bcd.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635913566232 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_2\[11\] binary_bcd.vhd(42) " "Inferred latch for \"counter_2\[11\]\" at binary_bcd.vhd(42)" {  } { { "binary_bcd.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/binary_bcd.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635913566232 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_2\[12\] binary_bcd.vhd(42) " "Inferred latch for \"counter_2\[12\]\" at binary_bcd.vhd(42)" {  } { { "binary_bcd.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/binary_bcd.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635913566232 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_2\[13\] binary_bcd.vhd(42) " "Inferred latch for \"counter_2\[13\]\" at binary_bcd.vhd(42)" {  } { { "binary_bcd.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/binary_bcd.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635913566232 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_2\[14\] binary_bcd.vhd(42) " "Inferred latch for \"counter_2\[14\]\" at binary_bcd.vhd(42)" {  } { { "binary_bcd.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/binary_bcd.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635913566232 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_2\[15\] binary_bcd.vhd(42) " "Inferred latch for \"counter_2\[15\]\" at binary_bcd.vhd(42)" {  } { { "binary_bcd.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/binary_bcd.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635913566232 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_2\[16\] binary_bcd.vhd(42) " "Inferred latch for \"counter_2\[16\]\" at binary_bcd.vhd(42)" {  } { { "binary_bcd.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/binary_bcd.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635913566232 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_2\[17\] binary_bcd.vhd(42) " "Inferred latch for \"counter_2\[17\]\" at binary_bcd.vhd(42)" {  } { { "binary_bcd.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/binary_bcd.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635913566232 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_2\[18\] binary_bcd.vhd(42) " "Inferred latch for \"counter_2\[18\]\" at binary_bcd.vhd(42)" {  } { { "binary_bcd.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/binary_bcd.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635913566232 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_2\[19\] binary_bcd.vhd(42) " "Inferred latch for \"counter_2\[19\]\" at binary_bcd.vhd(42)" {  } { { "binary_bcd.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/binary_bcd.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635913566232 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_2\[20\] binary_bcd.vhd(42) " "Inferred latch for \"counter_2\[20\]\" at binary_bcd.vhd(42)" {  } { { "binary_bcd.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/binary_bcd.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635913566232 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_2\[21\] binary_bcd.vhd(42) " "Inferred latch for \"counter_2\[21\]\" at binary_bcd.vhd(42)" {  } { { "binary_bcd.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/binary_bcd.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635913566233 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_2\[22\] binary_bcd.vhd(42) " "Inferred latch for \"counter_2\[22\]\" at binary_bcd.vhd(42)" {  } { { "binary_bcd.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/binary_bcd.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635913566233 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_2\[23\] binary_bcd.vhd(42) " "Inferred latch for \"counter_2\[23\]\" at binary_bcd.vhd(42)" {  } { { "binary_bcd.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/binary_bcd.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635913566233 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_2\[24\] binary_bcd.vhd(42) " "Inferred latch for \"counter_2\[24\]\" at binary_bcd.vhd(42)" {  } { { "binary_bcd.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/binary_bcd.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635913566233 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_2\[25\] binary_bcd.vhd(42) " "Inferred latch for \"counter_2\[25\]\" at binary_bcd.vhd(42)" {  } { { "binary_bcd.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/binary_bcd.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635913566233 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_2\[26\] binary_bcd.vhd(42) " "Inferred latch for \"counter_2\[26\]\" at binary_bcd.vhd(42)" {  } { { "binary_bcd.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/binary_bcd.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635913566233 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_2\[27\] binary_bcd.vhd(42) " "Inferred latch for \"counter_2\[27\]\" at binary_bcd.vhd(42)" {  } { { "binary_bcd.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/binary_bcd.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635913566233 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_2\[28\] binary_bcd.vhd(42) " "Inferred latch for \"counter_2\[28\]\" at binary_bcd.vhd(42)" {  } { { "binary_bcd.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/binary_bcd.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635913566233 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_2\[29\] binary_bcd.vhd(42) " "Inferred latch for \"counter_2\[29\]\" at binary_bcd.vhd(42)" {  } { { "binary_bcd.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/binary_bcd.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635913566234 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_2\[30\] binary_bcd.vhd(42) " "Inferred latch for \"counter_2\[30\]\" at binary_bcd.vhd(42)" {  } { { "binary_bcd.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/binary_bcd.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635913566234 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_2\[31\] binary_bcd.vhd(42) " "Inferred latch for \"counter_2\[31\]\" at binary_bcd.vhd(42)" {  } { { "binary_bcd.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/binary_bcd.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635913566234 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_signal\[0\] binary_bcd.vhd(42) " "Inferred latch for \"bcd_signal\[0\]\" at binary_bcd.vhd(42)" {  } { { "binary_bcd.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/binary_bcd.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635913566234 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_signal\[1\] binary_bcd.vhd(42) " "Inferred latch for \"bcd_signal\[1\]\" at binary_bcd.vhd(42)" {  } { { "binary_bcd.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/binary_bcd.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635913566234 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_signal\[2\] binary_bcd.vhd(42) " "Inferred latch for \"bcd_signal\[2\]\" at binary_bcd.vhd(42)" {  } { { "binary_bcd.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/binary_bcd.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635913566234 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_signal\[3\] binary_bcd.vhd(42) " "Inferred latch for \"bcd_signal\[3\]\" at binary_bcd.vhd(42)" {  } { { "binary_bcd.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/binary_bcd.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635913566234 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_signal\[4\] binary_bcd.vhd(42) " "Inferred latch for \"bcd_signal\[4\]\" at binary_bcd.vhd(42)" {  } { { "binary_bcd.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/binary_bcd.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635913566234 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_signal\[5\] binary_bcd.vhd(42) " "Inferred latch for \"bcd_signal\[5\]\" at binary_bcd.vhd(42)" {  } { { "binary_bcd.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/binary_bcd.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635913566234 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_signal\[6\] binary_bcd.vhd(42) " "Inferred latch for \"bcd_signal\[6\]\" at binary_bcd.vhd(42)" {  } { { "binary_bcd.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/binary_bcd.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635913566234 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_signal\[7\] binary_bcd.vhd(42) " "Inferred latch for \"bcd_signal\[7\]\" at binary_bcd.vhd(42)" {  } { { "binary_bcd.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/binary_bcd.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635913566234 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_signal\[8\] binary_bcd.vhd(42) " "Inferred latch for \"bcd_signal\[8\]\" at binary_bcd.vhd(42)" {  } { { "binary_bcd.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/binary_bcd.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635913566234 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_signal\[9\] binary_bcd.vhd(42) " "Inferred latch for \"bcd_signal\[9\]\" at binary_bcd.vhd(42)" {  } { { "binary_bcd.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/binary_bcd.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635913566234 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_signal\[10\] binary_bcd.vhd(42) " "Inferred latch for \"bcd_signal\[10\]\" at binary_bcd.vhd(42)" {  } { { "binary_bcd.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/binary_bcd.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635913566234 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_signal\[11\] binary_bcd.vhd(42) " "Inferred latch for \"bcd_signal\[11\]\" at binary_bcd.vhd(42)" {  } { { "binary_bcd.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/binary_bcd.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635913566234 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_signal\[12\] binary_bcd.vhd(42) " "Inferred latch for \"bcd_signal\[12\]\" at binary_bcd.vhd(42)" {  } { { "binary_bcd.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/binary_bcd.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635913566234 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_signal\[13\] binary_bcd.vhd(42) " "Inferred latch for \"bcd_signal\[13\]\" at binary_bcd.vhd(42)" {  } { { "binary_bcd.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/binary_bcd.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635913566235 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_signal\[14\] binary_bcd.vhd(42) " "Inferred latch for \"bcd_signal\[14\]\" at binary_bcd.vhd(42)" {  } { { "binary_bcd.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/binary_bcd.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635913566235 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_signal\[15\] binary_bcd.vhd(42) " "Inferred latch for \"bcd_signal\[15\]\" at binary_bcd.vhd(42)" {  } { { "binary_bcd.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/binary_bcd.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635913566235 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_signal\[16\] binary_bcd.vhd(42) " "Inferred latch for \"bcd_signal\[16\]\" at binary_bcd.vhd(42)" {  } { { "binary_bcd.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/binary_bcd.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635913566235 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_signal\[17\] binary_bcd.vhd(42) " "Inferred latch for \"bcd_signal\[17\]\" at binary_bcd.vhd(42)" {  } { { "binary_bcd.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/binary_bcd.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635913566235 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_signal\[18\] binary_bcd.vhd(42) " "Inferred latch for \"bcd_signal\[18\]\" at binary_bcd.vhd(42)" {  } { { "binary_bcd.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/binary_bcd.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635913566235 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_signal\[19\] binary_bcd.vhd(42) " "Inferred latch for \"bcd_signal\[19\]\" at binary_bcd.vhd(42)" {  } { { "binary_bcd.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/binary_bcd.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635913566235 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_signal\[20\] binary_bcd.vhd(42) " "Inferred latch for \"bcd_signal\[20\]\" at binary_bcd.vhd(42)" {  } { { "binary_bcd.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/binary_bcd.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635913566235 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_signal\[21\] binary_bcd.vhd(42) " "Inferred latch for \"bcd_signal\[21\]\" at binary_bcd.vhd(42)" {  } { { "binary_bcd.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/binary_bcd.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635913566235 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_signal\[22\] binary_bcd.vhd(42) " "Inferred latch for \"bcd_signal\[22\]\" at binary_bcd.vhd(42)" {  } { { "binary_bcd.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/binary_bcd.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635913566235 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_signal\[23\] binary_bcd.vhd(42) " "Inferred latch for \"bcd_signal\[23\]\" at binary_bcd.vhd(42)" {  } { { "binary_bcd.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/binary_bcd.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635913566235 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_signal\[24\] binary_bcd.vhd(42) " "Inferred latch for \"bcd_signal\[24\]\" at binary_bcd.vhd(42)" {  } { { "binary_bcd.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/binary_bcd.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635913566235 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_signal\[25\] binary_bcd.vhd(42) " "Inferred latch for \"bcd_signal\[25\]\" at binary_bcd.vhd(42)" {  } { { "binary_bcd.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/binary_bcd.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635913566235 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_signal\[26\] binary_bcd.vhd(42) " "Inferred latch for \"bcd_signal\[26\]\" at binary_bcd.vhd(42)" {  } { { "binary_bcd.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/binary_bcd.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635913566235 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_signal\[27\] binary_bcd.vhd(42) " "Inferred latch for \"bcd_signal\[27\]\" at binary_bcd.vhd(42)" {  } { { "binary_bcd.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/binary_bcd.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635913566235 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_signal\[28\] binary_bcd.vhd(42) " "Inferred latch for \"bcd_signal\[28\]\" at binary_bcd.vhd(42)" {  } { { "binary_bcd.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/binary_bcd.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635913566236 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd\[0\] binary_bcd.vhd(42) " "Inferred latch for \"bcd\[0\]\" at binary_bcd.vhd(42)" {  } { { "binary_bcd.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/binary_bcd.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635913566236 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd\[1\] binary_bcd.vhd(42) " "Inferred latch for \"bcd\[1\]\" at binary_bcd.vhd(42)" {  } { { "binary_bcd.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/binary_bcd.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635913566236 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd\[2\] binary_bcd.vhd(42) " "Inferred latch for \"bcd\[2\]\" at binary_bcd.vhd(42)" {  } { { "binary_bcd.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/binary_bcd.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635913566236 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd\[3\] binary_bcd.vhd(42) " "Inferred latch for \"bcd\[3\]\" at binary_bcd.vhd(42)" {  } { { "binary_bcd.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/binary_bcd.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635913566236 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd\[4\] binary_bcd.vhd(42) " "Inferred latch for \"bcd\[4\]\" at binary_bcd.vhd(42)" {  } { { "binary_bcd.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/binary_bcd.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635913566236 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd\[5\] binary_bcd.vhd(42) " "Inferred latch for \"bcd\[5\]\" at binary_bcd.vhd(42)" {  } { { "binary_bcd.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/binary_bcd.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635913566236 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd\[6\] binary_bcd.vhd(42) " "Inferred latch for \"bcd\[6\]\" at binary_bcd.vhd(42)" {  } { { "binary_bcd.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/binary_bcd.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635913566236 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd\[7\] binary_bcd.vhd(42) " "Inferred latch for \"bcd\[7\]\" at binary_bcd.vhd(42)" {  } { { "binary_bcd.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/binary_bcd.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635913566236 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd\[8\] binary_bcd.vhd(42) " "Inferred latch for \"bcd\[8\]\" at binary_bcd.vhd(42)" {  } { { "binary_bcd.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/binary_bcd.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635913566236 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd\[9\] binary_bcd.vhd(42) " "Inferred latch for \"bcd\[9\]\" at binary_bcd.vhd(42)" {  } { { "binary_bcd.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/binary_bcd.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635913566236 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd\[10\] binary_bcd.vhd(42) " "Inferred latch for \"bcd\[10\]\" at binary_bcd.vhd(42)" {  } { { "binary_bcd.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/binary_bcd.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635913566236 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd\[11\] binary_bcd.vhd(42) " "Inferred latch for \"bcd\[11\]\" at binary_bcd.vhd(42)" {  } { { "binary_bcd.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/binary_bcd.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635913566236 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd\[12\] binary_bcd.vhd(42) " "Inferred latch for \"bcd\[12\]\" at binary_bcd.vhd(42)" {  } { { "binary_bcd.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/binary_bcd.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635913566236 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd\[13\] binary_bcd.vhd(42) " "Inferred latch for \"bcd\[13\]\" at binary_bcd.vhd(42)" {  } { { "binary_bcd.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/binary_bcd.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635913566237 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd\[14\] binary_bcd.vhd(42) " "Inferred latch for \"bcd\[14\]\" at binary_bcd.vhd(42)" {  } { { "binary_bcd.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/binary_bcd.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635913566237 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd\[15\] binary_bcd.vhd(42) " "Inferred latch for \"bcd\[15\]\" at binary_bcd.vhd(42)" {  } { { "binary_bcd.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/binary_bcd.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635913566237 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.s6 binary_bcd.vhd(44) " "Inferred latch for \"nextstate.s6\" at binary_bcd.vhd(44)" {  } { { "binary_bcd.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/binary_bcd.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635913566237 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.S5 binary_bcd.vhd(44) " "Inferred latch for \"nextstate.S5\" at binary_bcd.vhd(44)" {  } { { "binary_bcd.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/binary_bcd.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635913566237 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.S4 binary_bcd.vhd(44) " "Inferred latch for \"nextstate.S4\" at binary_bcd.vhd(44)" {  } { { "binary_bcd.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/binary_bcd.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635913566237 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.S3 binary_bcd.vhd(44) " "Inferred latch for \"nextstate.S3\" at binary_bcd.vhd(44)" {  } { { "binary_bcd.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/binary_bcd.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635913566237 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.S2 binary_bcd.vhd(44) " "Inferred latch for \"nextstate.S2\" at binary_bcd.vhd(44)" {  } { { "binary_bcd.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/binary_bcd.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635913566237 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.S1 binary_bcd.vhd(44) " "Inferred latch for \"nextstate.S1\" at binary_bcd.vhd(44)" {  } { { "binary_bcd.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/binary_bcd.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635913566237 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.S0 binary_bcd.vhd(44) " "Inferred latch for \"nextstate.S0\" at binary_bcd.vhd(44)" {  } { { "binary_bcd.vhd" "" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/binary_bcd.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635913566237 "|Voltmeter|binary_bcd:binary_bcd_ins"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "ADC_Conversion_ins test_DE10_Lite " "Node instance \"ADC_Conversion_ins\" instantiates undefined entity \"test_DE10_Lite\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "voltmeter.vhd" "ADC_Conversion_ins" { Text "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/voltmeter.vhd" 160 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1635913566239 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Documents/School/University/Third Year/ENEL 453/Lab 3/output_files/Voltmeter.map.smsg " "Generated suppressed messages file D:/Documents/School/University/Third Year/ENEL 453/Lab 3/output_files/Voltmeter.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635913566398 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  27 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 27 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4779 " "Peak virtual memory: 4779 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1635913566678 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 02 22:26:06 2021 " "Processing ended: Tue Nov 02 22:26:06 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1635913566678 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1635913566678 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1635913566678 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1635913566678 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 27 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 27 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1635913567433 ""}
