// Seed: 3442924421
module module_0 (
    input  tri0 id_0,
    output tri1 id_1
);
  wire  id_3;
  logic id_4;
  assign id_3 = id_0;
endmodule
module module_1 (
    output wor id_0,
    input tri id_1,
    input tri0 id_2,
    input tri0 id_3,
    input wand id_4,
    input tri1 id_5,
    input tri0 id_6,
    output tri0 id_7,
    inout tri0 id_8,
    output tri id_9,
    input supply1 id_10,
    input uwire id_11,
    output tri0 id_12,
    output wor id_13
    , id_17,
    input tri1 id_14,
    input tri0 id_15
);
  assign #(id_17) id_0 = -1'b0;
  assign id_7 = -1;
  module_0 modCall_1 (
      id_6,
      id_8
  );
  assign id_9 = id_17;
endmodule
