EDA Netlist Writer report for ram_test
Sat Jul 06 21:52:25 2013
Quartus II Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. EDA Netlist Writer Summary
  3. Simulation Settings
  4. Simulation Generated Files
  5. EDA Netlist Writer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------+
; EDA Netlist Writer Summary                                        ;
+---------------------------+---------------------------------------+
; EDA Netlist Writer Status ; Successful - Sat Jul 06 21:52:25 2013 ;
; Revision Name             ; ram_test                              ;
; Top-level Entity Name     ; ram_test                              ;
; Family                    ; Cyclone III                           ;
; Simulation Files Creation ; Successful                            ;
+---------------------------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Simulation Settings                                                                                                           ;
+---------------------------------------------------------------------------------------------------+---------------------------+
; Option                                                                                            ; Setting                   ;
+---------------------------------------------------------------------------------------------------+---------------------------+
; Tool Name                                                                                         ; ModelSim-Altera (Verilog) ;
; Generate netlist for functional simulation only                                                   ; Off                       ;
; Time scale                                                                                        ; 1 ns                      ;
; Truncate long hierarchy paths                                                                     ; Off                       ;
; Map illegal HDL characters                                                                        ; Off                       ;
; Flatten buses into individual nodes                                                               ; Off                       ;
; Maintain hierarchy                                                                                ; Off                       ;
; Bring out device-wide set/reset signals as ports                                                  ; Off                       ;
; Enable glitch filtering                                                                           ; Off                       ;
; Do not write top level VHDL entity                                                                ; Off                       ;
; Disable detection of setup and hold time violations in the input registers of bi-directional pins ; Off                       ;
; Architecture name in VHDL output netlist                                                          ; structure                 ;
; Generate third-party EDA tool command script for RTL functional simulation                        ; Off                       ;
; Generate third-party EDA tool command script for gate-level simulation                            ; Off                       ;
+---------------------------------------------------------------------------------------------------+---------------------------+


+-----------------------------------------------------------------------+
; Simulation Generated Files                                            ;
+-----------------------------------------------------------------------+
; Generated Files                                                       ;
+-----------------------------------------------------------------------+
; D:/7.5/ram_test/simulation/modelsim/ram_test_6_1200mv_85c_slow.vo     ;
; D:/7.5/ram_test/simulation/modelsim/ram_test_6_1200mv_0c_slow.vo      ;
; D:/7.5/ram_test/simulation/modelsim/ram_test_min_1200mv_0c_fast.vo    ;
; D:/7.5/ram_test/simulation/modelsim/ram_test.vo                       ;
; D:/7.5/ram_test/simulation/modelsim/ram_test_6_1200mv_85c_v_slow.sdo  ;
; D:/7.5/ram_test/simulation/modelsim/ram_test_6_1200mv_0c_v_slow.sdo   ;
; D:/7.5/ram_test/simulation/modelsim/ram_test_min_1200mv_0c_v_fast.sdo ;
; D:/7.5/ram_test/simulation/modelsim/ram_test_v.sdo                    ;
+-----------------------------------------------------------------------+


+-----------------------------+
; EDA Netlist Writer Messages ;
+-----------------------------+
Info: *******************************************************************
Info: Running Quartus II EDA Netlist Writer
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Sat Jul 06 21:52:14 2013
Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off ram_test -c ram_test
Info: Generated simulation netlist will be non-hierarchical because the design has SignalTap II partitions, termination control logic and/or a design partition that contains bidirectional ports
Warning: An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool.
Info: Generated file ram_test_6_1200mv_85c_slow.vo in folder "D:/7.5/ram_test/simulation/modelsim/" for EDA simulation tool
Warning: An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool.
Info: Generated file ram_test_6_1200mv_0c_slow.vo in folder "D:/7.5/ram_test/simulation/modelsim/" for EDA simulation tool
Warning: An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool.
Info: Generated file ram_test_min_1200mv_0c_fast.vo in folder "D:/7.5/ram_test/simulation/modelsim/" for EDA simulation tool
Warning: An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool.
Info: Generated file ram_test.vo in folder "D:/7.5/ram_test/simulation/modelsim/" for EDA simulation tool
Info: Generated file ram_test_6_1200mv_85c_v_slow.sdo in folder "D:/7.5/ram_test/simulation/modelsim/" for EDA simulation tool
Info: Generated file ram_test_6_1200mv_0c_v_slow.sdo in folder "D:/7.5/ram_test/simulation/modelsim/" for EDA simulation tool
Info: Generated file ram_test_min_1200mv_0c_v_fast.sdo in folder "D:/7.5/ram_test/simulation/modelsim/" for EDA simulation tool
Info: Generated file ram_test_v.sdo in folder "D:/7.5/ram_test/simulation/modelsim/" for EDA simulation tool
Info: Quartus II EDA Netlist Writer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 158 megabytes
    Info: Processing ended: Sat Jul 06 21:52:25 2013
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:11


