{
  "module_name": "mpi_cnfg.h",
  "hash_id": "ceeed1107ac995131570176ef4a72fdba7c4976d6ac3467a75532ad66b2d4d5a",
  "original_prompt": "Ingested from linux-6.6.14/drivers/message/fusion/lsi/mpi_cnfg.h",
  "human_readable_source": " \n \n\n#ifndef MPI_CNFG_H\n#define MPI_CNFG_H\n\n\n \n\ntypedef struct _CONFIG_PAGE_HEADER\n{\n    U8                      PageVersion;                 \n    U8                      PageLength;                  \n    U8                      PageNumber;                  \n    U8                      PageType;                    \n} CONFIG_PAGE_HEADER, MPI_POINTER PTR_CONFIG_PAGE_HEADER,\n  ConfigPageHeader_t, MPI_POINTER pConfigPageHeader_t;\n\ntypedef union _CONFIG_PAGE_HEADER_UNION\n{\n   ConfigPageHeader_t  Struct;\n   U8                  Bytes[4];\n   U16                 Word16[2];\n   U32                 Word32;\n} ConfigPageHeaderUnion, MPI_POINTER pConfigPageHeaderUnion,\n  CONFIG_PAGE_HEADER_UNION, MPI_POINTER PTR_CONFIG_PAGE_HEADER_UNION;\n\ntypedef struct _CONFIG_EXTENDED_PAGE_HEADER\n{\n    U8                  PageVersion;                 \n    U8                  Reserved1;                   \n    U8                  PageNumber;                  \n    U8                  PageType;                    \n    U16                 ExtPageLength;               \n    U8                  ExtPageType;                 \n    U8                  Reserved2;                   \n} CONFIG_EXTENDED_PAGE_HEADER, MPI_POINTER PTR_CONFIG_EXTENDED_PAGE_HEADER,\n  ConfigExtendedPageHeader_t, MPI_POINTER pConfigExtendedPageHeader_t;\n\n\n\n \n#define MPI_CONFIG_PAGEATTR_READ_ONLY               (0x00)\n#define MPI_CONFIG_PAGEATTR_CHANGEABLE              (0x10)\n#define MPI_CONFIG_PAGEATTR_PERSISTENT              (0x20)\n#define MPI_CONFIG_PAGEATTR_RO_PERSISTENT           (0x30)\n#define MPI_CONFIG_PAGEATTR_MASK                    (0xF0)\n\n#define MPI_CONFIG_PAGETYPE_IO_UNIT                 (0x00)\n#define MPI_CONFIG_PAGETYPE_IOC                     (0x01)\n#define MPI_CONFIG_PAGETYPE_BIOS                    (0x02)\n#define MPI_CONFIG_PAGETYPE_SCSI_PORT               (0x03)\n#define MPI_CONFIG_PAGETYPE_SCSI_DEVICE             (0x04)\n#define MPI_CONFIG_PAGETYPE_FC_PORT                 (0x05)\n#define MPI_CONFIG_PAGETYPE_FC_DEVICE               (0x06)\n#define MPI_CONFIG_PAGETYPE_LAN                     (0x07)\n#define MPI_CONFIG_PAGETYPE_RAID_VOLUME             (0x08)\n#define MPI_CONFIG_PAGETYPE_MANUFACTURING           (0x09)\n#define MPI_CONFIG_PAGETYPE_RAID_PHYSDISK           (0x0A)\n#define MPI_CONFIG_PAGETYPE_INBAND                  (0x0B)\n#define MPI_CONFIG_PAGETYPE_EXTENDED                (0x0F)\n#define MPI_CONFIG_PAGETYPE_MASK                    (0x0F)\n\n#define MPI_CONFIG_TYPENUM_MASK                     (0x0FFF)\n\n\n \n#define MPI_CONFIG_EXTPAGETYPE_SAS_IO_UNIT          (0x10)\n#define MPI_CONFIG_EXTPAGETYPE_SAS_EXPANDER         (0x11)\n#define MPI_CONFIG_EXTPAGETYPE_SAS_DEVICE           (0x12)\n#define MPI_CONFIG_EXTPAGETYPE_SAS_PHY              (0x13)\n#define MPI_CONFIG_EXTPAGETYPE_LOG                  (0x14)\n#define MPI_CONFIG_EXTPAGETYPE_ENCLOSURE            (0x15)\n\n\n \n#define MPI_SCSI_PORT_PGAD_PORT_MASK                (0x000000FF)\n\n#define MPI_SCSI_DEVICE_FORM_MASK                   (0xF0000000)\n#define MPI_SCSI_DEVICE_FORM_BUS_TID                (0x00000000)\n#define MPI_SCSI_DEVICE_TARGET_ID_MASK              (0x000000FF)\n#define MPI_SCSI_DEVICE_TARGET_ID_SHIFT             (0)\n#define MPI_SCSI_DEVICE_BUS_MASK                    (0x0000FF00)\n#define MPI_SCSI_DEVICE_BUS_SHIFT                   (8)\n#define MPI_SCSI_DEVICE_FORM_TARGET_MODE            (0x10000000)\n#define MPI_SCSI_DEVICE_TM_RESPOND_ID_MASK          (0x000000FF)\n#define MPI_SCSI_DEVICE_TM_RESPOND_ID_SHIFT         (0)\n#define MPI_SCSI_DEVICE_TM_BUS_MASK                 (0x0000FF00)\n#define MPI_SCSI_DEVICE_TM_BUS_SHIFT                (8)\n#define MPI_SCSI_DEVICE_TM_INIT_ID_MASK             (0x00FF0000)\n#define MPI_SCSI_DEVICE_TM_INIT_ID_SHIFT            (16)\n\n#define MPI_FC_PORT_PGAD_PORT_MASK                  (0xF0000000)\n#define MPI_FC_PORT_PGAD_PORT_SHIFT                 (28)\n#define MPI_FC_PORT_PGAD_FORM_MASK                  (0x0F000000)\n#define MPI_FC_PORT_PGAD_FORM_INDEX                 (0x01000000)\n#define MPI_FC_PORT_PGAD_INDEX_MASK                 (0x0000FFFF)\n#define MPI_FC_PORT_PGAD_INDEX_SHIFT                (0)\n\n#define MPI_FC_DEVICE_PGAD_PORT_MASK                (0xF0000000)\n#define MPI_FC_DEVICE_PGAD_PORT_SHIFT               (28)\n#define MPI_FC_DEVICE_PGAD_FORM_MASK                (0x0F000000)\n#define MPI_FC_DEVICE_PGAD_FORM_NEXT_DID            (0x00000000)\n#define MPI_FC_DEVICE_PGAD_ND_PORT_MASK             (0xF0000000)\n#define MPI_FC_DEVICE_PGAD_ND_PORT_SHIFT            (28)\n#define MPI_FC_DEVICE_PGAD_ND_DID_MASK              (0x00FFFFFF)\n#define MPI_FC_DEVICE_PGAD_ND_DID_SHIFT             (0)\n#define MPI_FC_DEVICE_PGAD_FORM_BUS_TID             (0x01000000)\n#define MPI_FC_DEVICE_PGAD_BT_BUS_MASK              (0x0000FF00)\n#define MPI_FC_DEVICE_PGAD_BT_BUS_SHIFT             (8)\n#define MPI_FC_DEVICE_PGAD_BT_TID_MASK              (0x000000FF)\n#define MPI_FC_DEVICE_PGAD_BT_TID_SHIFT             (0)\n\n#define MPI_PHYSDISK_PGAD_PHYSDISKNUM_MASK          (0x000000FF)\n#define MPI_PHYSDISK_PGAD_PHYSDISKNUM_SHIFT         (0)\n\n#define MPI_SAS_EXPAND_PGAD_FORM_MASK             (0xF0000000)\n#define MPI_SAS_EXPAND_PGAD_FORM_SHIFT            (28)\n#define MPI_SAS_EXPAND_PGAD_FORM_GET_NEXT_HANDLE  (0x00000000)\n#define MPI_SAS_EXPAND_PGAD_FORM_HANDLE_PHY_NUM   (0x00000001)\n#define MPI_SAS_EXPAND_PGAD_FORM_HANDLE           (0x00000002)\n#define MPI_SAS_EXPAND_PGAD_GNH_MASK_HANDLE       (0x0000FFFF)\n#define MPI_SAS_EXPAND_PGAD_GNH_SHIFT_HANDLE      (0)\n#define MPI_SAS_EXPAND_PGAD_HPN_MASK_PHY          (0x00FF0000)\n#define MPI_SAS_EXPAND_PGAD_HPN_SHIFT_PHY         (16)\n#define MPI_SAS_EXPAND_PGAD_HPN_MASK_HANDLE       (0x0000FFFF)\n#define MPI_SAS_EXPAND_PGAD_HPN_SHIFT_HANDLE      (0)\n#define MPI_SAS_EXPAND_PGAD_H_MASK_HANDLE         (0x0000FFFF)\n#define MPI_SAS_EXPAND_PGAD_H_SHIFT_HANDLE        (0)\n\n#define MPI_SAS_DEVICE_PGAD_FORM_MASK               (0xF0000000)\n#define MPI_SAS_DEVICE_PGAD_FORM_SHIFT              (28)\n#define MPI_SAS_DEVICE_PGAD_FORM_GET_NEXT_HANDLE    (0x00000000)\n#define MPI_SAS_DEVICE_PGAD_FORM_BUS_TARGET_ID      (0x00000001)\n#define MPI_SAS_DEVICE_PGAD_FORM_HANDLE             (0x00000002)\n#define MPI_SAS_DEVICE_PGAD_GNH_HANDLE_MASK         (0x0000FFFF)\n#define MPI_SAS_DEVICE_PGAD_GNH_HANDLE_SHIFT        (0)\n#define MPI_SAS_DEVICE_PGAD_BT_BUS_MASK             (0x0000FF00)\n#define MPI_SAS_DEVICE_PGAD_BT_BUS_SHIFT            (8)\n#define MPI_SAS_DEVICE_PGAD_BT_TID_MASK             (0x000000FF)\n#define MPI_SAS_DEVICE_PGAD_BT_TID_SHIFT            (0)\n#define MPI_SAS_DEVICE_PGAD_H_HANDLE_MASK           (0x0000FFFF)\n#define MPI_SAS_DEVICE_PGAD_H_HANDLE_SHIFT          (0)\n\n#define MPI_SAS_PHY_PGAD_FORM_MASK                  (0xF0000000)\n#define MPI_SAS_PHY_PGAD_FORM_SHIFT                 (28)\n#define MPI_SAS_PHY_PGAD_FORM_PHY_NUMBER            (0x0)\n#define MPI_SAS_PHY_PGAD_FORM_PHY_TBL_INDEX         (0x1)\n#define MPI_SAS_PHY_PGAD_PHY_NUMBER_MASK            (0x000000FF)\n#define MPI_SAS_PHY_PGAD_PHY_NUMBER_SHIFT           (0)\n#define MPI_SAS_PHY_PGAD_PHY_TBL_INDEX_MASK         (0x0000FFFF)\n#define MPI_SAS_PHY_PGAD_PHY_TBL_INDEX_SHIFT        (0)\n\n#define MPI_SAS_ENCLOS_PGAD_FORM_MASK               (0xF0000000)\n#define MPI_SAS_ENCLOS_PGAD_FORM_SHIFT              (28)\n#define MPI_SAS_ENCLOS_PGAD_FORM_GET_NEXT_HANDLE    (0x00000000)\n#define MPI_SAS_ENCLOS_PGAD_FORM_HANDLE             (0x00000001)\n#define MPI_SAS_ENCLOS_PGAD_GNH_HANDLE_MASK         (0x0000FFFF)\n#define MPI_SAS_ENCLOS_PGAD_GNH_HANDLE_SHIFT        (0)\n#define MPI_SAS_ENCLOS_PGAD_H_HANDLE_MASK           (0x0000FFFF)\n#define MPI_SAS_ENCLOS_PGAD_H_HANDLE_SHIFT          (0)\n\n\n\n \ntypedef struct _MSG_CONFIG\n{\n    U8                      Action;                      \n    U8                      Reserved;                    \n    U8                      ChainOffset;                 \n    U8                      Function;                    \n    U16                     ExtPageLength;               \n    U8                      ExtPageType;                 \n    U8                      MsgFlags;                    \n    U32                     MsgContext;                  \n    U8                      Reserved2[8];                \n    CONFIG_PAGE_HEADER      Header;                      \n    U32                     PageAddress;                 \n    SGE_IO_UNION            PageBufferSGE;               \n} MSG_CONFIG, MPI_POINTER PTR_MSG_CONFIG,\n  Config_t, MPI_POINTER pConfig_t;\n\n\n \n#define MPI_CONFIG_ACTION_PAGE_HEADER               (0x00)\n#define MPI_CONFIG_ACTION_PAGE_READ_CURRENT         (0x01)\n#define MPI_CONFIG_ACTION_PAGE_WRITE_CURRENT        (0x02)\n#define MPI_CONFIG_ACTION_PAGE_DEFAULT              (0x03)\n#define MPI_CONFIG_ACTION_PAGE_WRITE_NVRAM          (0x04)\n#define MPI_CONFIG_ACTION_PAGE_READ_DEFAULT         (0x05)\n#define MPI_CONFIG_ACTION_PAGE_READ_NVRAM           (0x06)\n\n\n \ntypedef struct _MSG_CONFIG_REPLY\n{\n    U8                      Action;                      \n    U8                      Reserved;                    \n    U8                      MsgLength;                   \n    U8                      Function;                    \n    U16                     ExtPageLength;               \n    U8                      ExtPageType;                 \n    U8                      MsgFlags;                    \n    U32                     MsgContext;                  \n    U8                      Reserved2[2];                \n    U16                     IOCStatus;                   \n    U32                     IOCLogInfo;                  \n    CONFIG_PAGE_HEADER      Header;                      \n} MSG_CONFIG_REPLY, MPI_POINTER PTR_MSG_CONFIG_REPLY,\n  ConfigReply_t, MPI_POINTER pConfigReply_t;\n\n\n\n \n\n \n#define MPI_MANUFACTPAGE_VENDORID_LSILOGIC          (0x1000)\n \n#define MPI_MANUFACTPAGE_DEVICEID_FC909             (0x0621)\n#define MPI_MANUFACTPAGE_DEVICEID_FC919             (0x0624)\n#define MPI_MANUFACTPAGE_DEVICEID_FC929             (0x0622)\n#define MPI_MANUFACTPAGE_DEVICEID_FC919X            (0x0628)\n#define MPI_MANUFACTPAGE_DEVICEID_FC929X            (0x0626)\n#define MPI_MANUFACTPAGE_DEVICEID_FC939X            (0x0642)\n#define MPI_MANUFACTPAGE_DEVICEID_FC949X            (0x0640)\n#define MPI_MANUFACTPAGE_DEVICEID_FC949E            (0x0646)\n \n#define MPI_MANUFACTPAGE_DEVID_53C1030              (0x0030)\n#define MPI_MANUFACTPAGE_DEVID_53C1030ZC            (0x0031)\n#define MPI_MANUFACTPAGE_DEVID_1030_53C1035         (0x0032)\n#define MPI_MANUFACTPAGE_DEVID_1030ZC_53C1035       (0x0033)\n#define MPI_MANUFACTPAGE_DEVID_53C1035              (0x0040)\n#define MPI_MANUFACTPAGE_DEVID_53C1035ZC            (0x0041)\n \n#define MPI_MANUFACTPAGE_DEVID_SAS1064              (0x0050)\n#define MPI_MANUFACTPAGE_DEVID_SAS1064A             (0x005C)\n#define MPI_MANUFACTPAGE_DEVID_SAS1064E             (0x0056)\n#define MPI_MANUFACTPAGE_DEVID_SAS1066              (0x005E)\n#define MPI_MANUFACTPAGE_DEVID_SAS1066E             (0x005A)\n#define MPI_MANUFACTPAGE_DEVID_SAS1068              (0x0054)\n#define MPI_MANUFACTPAGE_DEVID_SAS1068E             (0x0058)\n#define MPI_MANUFACTPAGE_DEVID_SAS1068_820XELP      (0x0059)\n#define MPI_MANUFACTPAGE_DEVID_SAS1078              (0x0062)\n\n\ntypedef struct _CONFIG_PAGE_MANUFACTURING_0\n{\n    CONFIG_PAGE_HEADER      Header;                      \n    U8                      ChipName[16];                \n    U8                      ChipRevision[8];             \n    U8                      BoardName[16];               \n    U8                      BoardAssembly[16];           \n    U8                      BoardTracerNumber[16];       \n\n} CONFIG_PAGE_MANUFACTURING_0, MPI_POINTER PTR_CONFIG_PAGE_MANUFACTURING_0,\n  ManufacturingPage0_t, MPI_POINTER pManufacturingPage0_t;\n\n#define MPI_MANUFACTURING0_PAGEVERSION                 (0x00)\n\n\ntypedef struct _CONFIG_PAGE_MANUFACTURING_1\n{\n    CONFIG_PAGE_HEADER      Header;                      \n    U8                      VPD[256];                    \n} CONFIG_PAGE_MANUFACTURING_1, MPI_POINTER PTR_CONFIG_PAGE_MANUFACTURING_1,\n  ManufacturingPage1_t, MPI_POINTER pManufacturingPage1_t;\n\n#define MPI_MANUFACTURING1_PAGEVERSION                 (0x00)\n\n\ntypedef struct _MPI_CHIP_REVISION_ID\n{\n    U16 DeviceID;                                        \n    U8  PCIRevisionID;                                   \n    U8  Reserved;                                        \n} MPI_CHIP_REVISION_ID, MPI_POINTER PTR_MPI_CHIP_REVISION_ID,\n  MpiChipRevisionId_t, MPI_POINTER pMpiChipRevisionId_t;\n\n\n \n#ifndef MPI_MAN_PAGE_2_HW_SETTINGS_WORDS\n#define MPI_MAN_PAGE_2_HW_SETTINGS_WORDS    (1)\n#endif\n\ntypedef struct _CONFIG_PAGE_MANUFACTURING_2\n{\n    CONFIG_PAGE_HEADER      Header;                                  \n    MPI_CHIP_REVISION_ID    ChipId;                                  \n    U32                     HwSettings[MPI_MAN_PAGE_2_HW_SETTINGS_WORDS]; \n} CONFIG_PAGE_MANUFACTURING_2, MPI_POINTER PTR_CONFIG_PAGE_MANUFACTURING_2,\n  ManufacturingPage2_t, MPI_POINTER pManufacturingPage2_t;\n\n#define MPI_MANUFACTURING2_PAGEVERSION                  (0x00)\n\n\n \n#ifndef MPI_MAN_PAGE_3_INFO_WORDS\n#define MPI_MAN_PAGE_3_INFO_WORDS           (1)\n#endif\n\ntypedef struct _CONFIG_PAGE_MANUFACTURING_3\n{\n    CONFIG_PAGE_HEADER                  Header;                      \n    MPI_CHIP_REVISION_ID                ChipId;                      \n    U32                                 Info[MPI_MAN_PAGE_3_INFO_WORDS]; \n} CONFIG_PAGE_MANUFACTURING_3, MPI_POINTER PTR_CONFIG_PAGE_MANUFACTURING_3,\n  ManufacturingPage3_t, MPI_POINTER pManufacturingPage3_t;\n\n#define MPI_MANUFACTURING3_PAGEVERSION                  (0x00)\n\n\ntypedef struct _CONFIG_PAGE_MANUFACTURING_4\n{\n    CONFIG_PAGE_HEADER              Header;              \n    U32                             Reserved1;           \n    U8                              InfoOffset0;         \n    U8                              InfoSize0;           \n    U8                              InfoOffset1;         \n    U8                              InfoSize1;           \n    U8                              InquirySize;         \n    U8                              Flags;               \n    U16                             ExtFlags;            \n    U8                              InquiryData[56];     \n    U32                             ISVolumeSettings;    \n    U32                             IMEVolumeSettings;   \n    U32                             IMVolumeSettings;    \n    U32                             Reserved3;           \n    U32                             Reserved4;           \n    U32                             Reserved5;           \n    U8                              IMEDataScrubRate;    \n    U8                              IMEResyncRate;       \n    U16                             Reserved6;           \n    U8                              IMDataScrubRate;     \n    U8                              IMResyncRate;        \n    U16                             Reserved7;           \n    U32                             Reserved8;           \n    U32                             Reserved9;           \n} CONFIG_PAGE_MANUFACTURING_4, MPI_POINTER PTR_CONFIG_PAGE_MANUFACTURING_4,\n  ManufacturingPage4_t, MPI_POINTER pManufacturingPage4_t;\n\n#define MPI_MANUFACTURING4_PAGEVERSION                  (0x05)\n\n \n#define MPI_MANPAGE4_FORCE_BAD_BLOCK_TABLE              (0x80)\n#define MPI_MANPAGE4_FORCE_OFFLINE_FAILOVER             (0x40)\n#define MPI_MANPAGE4_IME_DISABLE                        (0x20)\n#define MPI_MANPAGE4_IM_DISABLE                         (0x10)\n#define MPI_MANPAGE4_IS_DISABLE                         (0x08)\n#define MPI_MANPAGE4_IR_MODEPAGE8_DISABLE               (0x04)\n#define MPI_MANPAGE4_IM_RESYNC_CACHE_ENABLE             (0x02)\n#define MPI_MANPAGE4_IR_NO_MIX_SAS_SATA                 (0x01)\n\n \n#define MPI_MANPAGE4_EXTFLAGS_MASK_COERCION_SIZE        (0x0180)\n#define MPI_MANPAGE4_EXTFLAGS_SHIFT_COERCION_SIZE       (7)\n#define MPI_MANPAGE4_EXTFLAGS_1GB_COERCION_SIZE         (0)\n#define MPI_MANPAGE4_EXTFLAGS_128MB_COERCION_SIZE       (1)\n\n#define MPI_MANPAGE4_EXTFLAGS_NO_MIX_SSD_SAS_SATA       (0x0040)\n#define MPI_MANPAGE4_EXTFLAGS_MIX_SSD_AND_NON_SSD       (0x0020)\n#define MPI_MANPAGE4_EXTFLAGS_DUAL_PORT_SUPPORT         (0x0010)\n#define MPI_MANPAGE4_EXTFLAGS_HIDE_NON_IR_METADATA      (0x0008)\n#define MPI_MANPAGE4_EXTFLAGS_SAS_CACHE_DISABLE         (0x0004)\n#define MPI_MANPAGE4_EXTFLAGS_SATA_CACHE_DISABLE        (0x0002)\n#define MPI_MANPAGE4_EXTFLAGS_LEGACY_MODE               (0x0001)\n\n\n#ifndef MPI_MANPAGE5_NUM_FORCEWWID\n#define MPI_MANPAGE5_NUM_FORCEWWID      (1)\n#endif\n\ntypedef struct _CONFIG_PAGE_MANUFACTURING_5\n{\n    CONFIG_PAGE_HEADER              Header;              \n    U64                             BaseWWID;            \n    U8                              Flags;               \n    U8                              NumForceWWID;        \n    U16                             Reserved2;           \n    U32                             Reserved3;           \n    U32                             Reserved4;           \n    U64                             ForceWWID[MPI_MANPAGE5_NUM_FORCEWWID];  \n} CONFIG_PAGE_MANUFACTURING_5, MPI_POINTER PTR_CONFIG_PAGE_MANUFACTURING_5,\n  ManufacturingPage5_t, MPI_POINTER pManufacturingPage5_t;\n\n#define MPI_MANUFACTURING5_PAGEVERSION                  (0x02)\n\n \n#define MPI_MANPAGE5_TWO_WWID_PER_PHY                   (0x01)\n\n\ntypedef struct _CONFIG_PAGE_MANUFACTURING_6\n{\n    CONFIG_PAGE_HEADER              Header;              \n    U32                             ProductSpecificInfo; \n} CONFIG_PAGE_MANUFACTURING_6, MPI_POINTER PTR_CONFIG_PAGE_MANUFACTURING_6,\n  ManufacturingPage6_t, MPI_POINTER pManufacturingPage6_t;\n\n#define MPI_MANUFACTURING6_PAGEVERSION                  (0x00)\n\n\ntypedef struct _MPI_MANPAGE7_CONNECTOR_INFO\n{\n    U32                         Pinout;                  \n    U8                          Connector[16];           \n    U8                          Location;                \n    U8                          Reserved1;               \n    U16                         Slot;                    \n    U32                         Reserved2;               \n} MPI_MANPAGE7_CONNECTOR_INFO, MPI_POINTER PTR_MPI_MANPAGE7_CONNECTOR_INFO,\n  MpiManPage7ConnectorInfo_t, MPI_POINTER pMpiManPage7ConnectorInfo_t;\n\n \n#define MPI_MANPAGE7_PINOUT_SFF_8484_L4                 (0x00080000)\n#define MPI_MANPAGE7_PINOUT_SFF_8484_L3                 (0x00040000)\n#define MPI_MANPAGE7_PINOUT_SFF_8484_L2                 (0x00020000)\n#define MPI_MANPAGE7_PINOUT_SFF_8484_L1                 (0x00010000)\n#define MPI_MANPAGE7_PINOUT_SFF_8470_L4                 (0x00000800)\n#define MPI_MANPAGE7_PINOUT_SFF_8470_L3                 (0x00000400)\n#define MPI_MANPAGE7_PINOUT_SFF_8470_L2                 (0x00000200)\n#define MPI_MANPAGE7_PINOUT_SFF_8470_L1                 (0x00000100)\n#define MPI_MANPAGE7_PINOUT_SFF_8482                    (0x00000002)\n#define MPI_MANPAGE7_PINOUT_CONNECTION_UNKNOWN          (0x00000001)\n\n \n#define MPI_MANPAGE7_LOCATION_UNKNOWN                   (0x01)\n#define MPI_MANPAGE7_LOCATION_INTERNAL                  (0x02)\n#define MPI_MANPAGE7_LOCATION_EXTERNAL                  (0x04)\n#define MPI_MANPAGE7_LOCATION_SWITCHABLE                (0x08)\n#define MPI_MANPAGE7_LOCATION_AUTO                      (0x10)\n#define MPI_MANPAGE7_LOCATION_NOT_PRESENT               (0x20)\n#define MPI_MANPAGE7_LOCATION_NOT_CONNECTED             (0x80)\n\n \n#ifndef MPI_MANPAGE7_CONNECTOR_INFO_MAX\n#define MPI_MANPAGE7_CONNECTOR_INFO_MAX   (1)\n#endif\n\ntypedef struct _CONFIG_PAGE_MANUFACTURING_7\n{\n    CONFIG_PAGE_HEADER          Header;                  \n    U32                         Reserved1;               \n    U32                         Reserved2;               \n    U32                         Flags;                   \n    U8                          EnclosureName[16];       \n    U8                          NumPhys;                 \n    U8                          Reserved3;               \n    U16                         Reserved4;               \n    MPI_MANPAGE7_CONNECTOR_INFO ConnectorInfo[MPI_MANPAGE7_CONNECTOR_INFO_MAX];  \n} CONFIG_PAGE_MANUFACTURING_7, MPI_POINTER PTR_CONFIG_PAGE_MANUFACTURING_7,\n  ManufacturingPage7_t, MPI_POINTER pManufacturingPage7_t;\n\n#define MPI_MANUFACTURING7_PAGEVERSION                  (0x00)\n\n \n#define MPI_MANPAGE7_FLAG_USE_SLOT_INFO                 (0x00000001)\n\n\ntypedef struct _CONFIG_PAGE_MANUFACTURING_8\n{\n    CONFIG_PAGE_HEADER              Header;              \n    U32                             ProductSpecificInfo; \n} CONFIG_PAGE_MANUFACTURING_8, MPI_POINTER PTR_CONFIG_PAGE_MANUFACTURING_8,\n  ManufacturingPage8_t, MPI_POINTER pManufacturingPage8_t;\n\n#define MPI_MANUFACTURING8_PAGEVERSION                  (0x00)\n\n\ntypedef struct _CONFIG_PAGE_MANUFACTURING_9\n{\n    CONFIG_PAGE_HEADER              Header;              \n    U32                             ProductSpecificInfo; \n} CONFIG_PAGE_MANUFACTURING_9, MPI_POINTER PTR_CONFIG_PAGE_MANUFACTURING_9,\n  ManufacturingPage9_t, MPI_POINTER pManufacturingPage9_t;\n\n#define MPI_MANUFACTURING9_PAGEVERSION                  (0x00)\n\n\ntypedef struct _CONFIG_PAGE_MANUFACTURING_10\n{\n    CONFIG_PAGE_HEADER              Header;              \n    U32                             ProductSpecificInfo; \n} CONFIG_PAGE_MANUFACTURING_10, MPI_POINTER PTR_CONFIG_PAGE_MANUFACTURING_10,\n  ManufacturingPage10_t, MPI_POINTER pManufacturingPage10_t;\n\n#define MPI_MANUFACTURING10_PAGEVERSION                 (0x00)\n\n\n \n\ntypedef struct _CONFIG_PAGE_IO_UNIT_0\n{\n    CONFIG_PAGE_HEADER      Header;                      \n    U64                     UniqueValue;                 \n} CONFIG_PAGE_IO_UNIT_0, MPI_POINTER PTR_CONFIG_PAGE_IO_UNIT_0,\n  IOUnitPage0_t, MPI_POINTER pIOUnitPage0_t;\n\n#define MPI_IOUNITPAGE0_PAGEVERSION                     (0x00)\n\n\ntypedef struct _CONFIG_PAGE_IO_UNIT_1\n{\n    CONFIG_PAGE_HEADER      Header;                      \n    U32                     Flags;                       \n} CONFIG_PAGE_IO_UNIT_1, MPI_POINTER PTR_CONFIG_PAGE_IO_UNIT_1,\n  IOUnitPage1_t, MPI_POINTER pIOUnitPage1_t;\n\n#define MPI_IOUNITPAGE1_PAGEVERSION                     (0x02)\n\n \n#define MPI_IOUNITPAGE1_MULTI_FUNCTION                  (0x00000000)\n#define MPI_IOUNITPAGE1_SINGLE_FUNCTION                 (0x00000001)\n#define MPI_IOUNITPAGE1_MULTI_PATHING                   (0x00000002)\n#define MPI_IOUNITPAGE1_SINGLE_PATHING                  (0x00000000)\n#define MPI_IOUNITPAGE1_IR_USE_STATIC_VOLUME_ID         (0x00000004)\n#define MPI_IOUNITPAGE1_DISABLE_QUEUE_FULL_HANDLING     (0x00000020)\n#define MPI_IOUNITPAGE1_DISABLE_IR                      (0x00000040)\n#define MPI_IOUNITPAGE1_FORCE_32                        (0x00000080)\n#define MPI_IOUNITPAGE1_NATIVE_COMMAND_Q_DISABLE        (0x00000100)\n#define MPI_IOUNITPAGE1_SATA_WRITE_CACHE_DISABLE        (0x00000200)\n\ntypedef struct _MPI_ADAPTER_INFO\n{\n    U8      PciBusNumber;                                \n    U8      PciDeviceAndFunctionNumber;                  \n    U16     AdapterFlags;                                \n} MPI_ADAPTER_INFO, MPI_POINTER PTR_MPI_ADAPTER_INFO,\n  MpiAdapterInfo_t, MPI_POINTER pMpiAdapterInfo_t;\n\n#define MPI_ADAPTER_INFO_FLAGS_EMBEDDED                 (0x0001)\n#define MPI_ADAPTER_INFO_FLAGS_INIT_STATUS              (0x0002)\n\ntypedef struct _CONFIG_PAGE_IO_UNIT_2\n{\n    CONFIG_PAGE_HEADER      Header;                      \n    U32                     Flags;                       \n    U32                     BiosVersion;                 \n    MPI_ADAPTER_INFO        AdapterOrder[4];             \n    U32                     Reserved1;                   \n} CONFIG_PAGE_IO_UNIT_2, MPI_POINTER PTR_CONFIG_PAGE_IO_UNIT_2,\n  IOUnitPage2_t, MPI_POINTER pIOUnitPage2_t;\n\n#define MPI_IOUNITPAGE2_PAGEVERSION                     (0x02)\n\n#define MPI_IOUNITPAGE2_FLAGS_PAUSE_ON_ERROR            (0x00000002)\n#define MPI_IOUNITPAGE2_FLAGS_VERBOSE_ENABLE            (0x00000004)\n#define MPI_IOUNITPAGE2_FLAGS_COLOR_VIDEO_DISABLE       (0x00000008)\n#define MPI_IOUNITPAGE2_FLAGS_DONT_HOOK_INT_40          (0x00000010)\n\n#define MPI_IOUNITPAGE2_FLAGS_DEV_LIST_DISPLAY_MASK     (0x000000E0)\n#define MPI_IOUNITPAGE2_FLAGS_INSTALLED_DEV_DISPLAY     (0x00000000)\n#define MPI_IOUNITPAGE2_FLAGS_ADAPTER_DISPLAY           (0x00000020)\n#define MPI_IOUNITPAGE2_FLAGS_ADAPTER_DEV_DISPLAY       (0x00000040)\n\n\n \n#ifndef MPI_IO_UNIT_PAGE_3_GPIO_VAL_MAX\n#define MPI_IO_UNIT_PAGE_3_GPIO_VAL_MAX     (1)\n#endif\n\ntypedef struct _CONFIG_PAGE_IO_UNIT_3\n{\n    CONFIG_PAGE_HEADER      Header;                                    \n    U8                      GPIOCount;                                 \n    U8                      Reserved1;                                 \n    U16                     Reserved2;                                 \n    U16                     GPIOVal[MPI_IO_UNIT_PAGE_3_GPIO_VAL_MAX];  \n} CONFIG_PAGE_IO_UNIT_3, MPI_POINTER PTR_CONFIG_PAGE_IO_UNIT_3,\n  IOUnitPage3_t, MPI_POINTER pIOUnitPage3_t;\n\n#define MPI_IOUNITPAGE3_PAGEVERSION                     (0x01)\n\n#define MPI_IOUNITPAGE3_GPIO_FUNCTION_MASK              (0xFC)\n#define MPI_IOUNITPAGE3_GPIO_FUNCTION_SHIFT             (2)\n#define MPI_IOUNITPAGE3_GPIO_SETTING_OFF                (0x00)\n#define MPI_IOUNITPAGE3_GPIO_SETTING_ON                 (0x01)\n\n\ntypedef struct _CONFIG_PAGE_IO_UNIT_4\n{\n    CONFIG_PAGE_HEADER      Header;                                    \n    U32                     Reserved1;                                 \n    SGE_SIMPLE_UNION        FWImageSGE;                                \n} CONFIG_PAGE_IO_UNIT_4, MPI_POINTER PTR_CONFIG_PAGE_IO_UNIT_4,\n  IOUnitPage4_t, MPI_POINTER pIOUnitPage4_t;\n\n#define MPI_IOUNITPAGE4_PAGEVERSION                     (0x00)\n\n\n \n\ntypedef struct _CONFIG_PAGE_IOC_0\n{\n    CONFIG_PAGE_HEADER      Header;                      \n    U32                     TotalNVStore;                \n    U32                     FreeNVStore;                 \n    U16                     VendorID;                    \n    U16                     DeviceID;                    \n    U8                      RevisionID;                  \n    U8                      Reserved[3];                 \n    U32                     ClassCode;                   \n    U16                     SubsystemVendorID;           \n    U16                     SubsystemID;                 \n} CONFIG_PAGE_IOC_0, MPI_POINTER PTR_CONFIG_PAGE_IOC_0,\n  IOCPage0_t, MPI_POINTER pIOCPage0_t;\n\n#define MPI_IOCPAGE0_PAGEVERSION                        (0x01)\n\n\ntypedef struct _CONFIG_PAGE_IOC_1\n{\n    CONFIG_PAGE_HEADER      Header;                      \n    U32                     Flags;                       \n    U32                     CoalescingTimeout;           \n    U8                      CoalescingDepth;             \n    U8                      PCISlotNum;                  \n    U8                      Reserved[2];                 \n} CONFIG_PAGE_IOC_1, MPI_POINTER PTR_CONFIG_PAGE_IOC_1,\n  IOCPage1_t, MPI_POINTER pIOCPage1_t;\n\n#define MPI_IOCPAGE1_PAGEVERSION                        (0x03)\n\n \n#define MPI_IOCPAGE1_EEDP_MODE_MASK                     (0x07000000)\n#define MPI_IOCPAGE1_EEDP_MODE_OFF                      (0x00000000)\n#define MPI_IOCPAGE1_EEDP_MODE_T10                      (0x01000000)\n#define MPI_IOCPAGE1_EEDP_MODE_LSI_1                    (0x02000000)\n#define MPI_IOCPAGE1_INITIATOR_CONTEXT_REPLY_DISABLE    (0x00000010)\n#define MPI_IOCPAGE1_REPLY_COALESCING                   (0x00000001)\n\n#define MPI_IOCPAGE1_PCISLOTNUM_UNKNOWN                 (0xFF)\n\n\ntypedef struct _CONFIG_PAGE_IOC_2_RAID_VOL\n{\n    U8                          VolumeID;                \n    U8                          VolumeBus;               \n    U8                          VolumeIOC;               \n    U8                          VolumePageNumber;        \n    U8                          VolumeType;              \n    U8                          Flags;                   \n    U16                         Reserved3;               \n} CONFIG_PAGE_IOC_2_RAID_VOL, MPI_POINTER PTR_CONFIG_PAGE_IOC_2_RAID_VOL,\n  ConfigPageIoc2RaidVol_t, MPI_POINTER pConfigPageIoc2RaidVol_t;\n\n \n\n#define MPI_RAID_VOL_TYPE_IS                        (0x00)\n#define MPI_RAID_VOL_TYPE_IME                       (0x01)\n#define MPI_RAID_VOL_TYPE_IM                        (0x02)\n#define MPI_RAID_VOL_TYPE_RAID_5                    (0x03)\n#define MPI_RAID_VOL_TYPE_RAID_6                    (0x04)\n#define MPI_RAID_VOL_TYPE_RAID_10                   (0x05)\n#define MPI_RAID_VOL_TYPE_RAID_50                   (0x06)\n#define MPI_RAID_VOL_TYPE_UNKNOWN                   (0xFF)\n\n \n\n#define MPI_IOCPAGE2_FLAG_VOLUME_INACTIVE           (0x08)\n\n \n#ifndef MPI_IOC_PAGE_2_RAID_VOLUME_MAX\n#define MPI_IOC_PAGE_2_RAID_VOLUME_MAX      (1)\n#endif\n\ntypedef struct _CONFIG_PAGE_IOC_2\n{\n    CONFIG_PAGE_HEADER          Header;                               \n    U32                         CapabilitiesFlags;                    \n    U8                          NumActiveVolumes;                     \n    U8                          MaxVolumes;                           \n    U8                          NumActivePhysDisks;                   \n    U8                          MaxPhysDisks;                         \n    CONFIG_PAGE_IOC_2_RAID_VOL  RaidVolume[MPI_IOC_PAGE_2_RAID_VOLUME_MAX]; \n} CONFIG_PAGE_IOC_2, MPI_POINTER PTR_CONFIG_PAGE_IOC_2,\n  IOCPage2_t, MPI_POINTER pIOCPage2_t;\n\n#define MPI_IOCPAGE2_PAGEVERSION                        (0x04)\n\n \n\n#define MPI_IOCPAGE2_CAP_FLAGS_IS_SUPPORT               (0x00000001)\n#define MPI_IOCPAGE2_CAP_FLAGS_IME_SUPPORT              (0x00000002)\n#define MPI_IOCPAGE2_CAP_FLAGS_IM_SUPPORT               (0x00000004)\n#define MPI_IOCPAGE2_CAP_FLAGS_RAID_5_SUPPORT           (0x00000008)\n#define MPI_IOCPAGE2_CAP_FLAGS_RAID_6_SUPPORT           (0x00000010)\n#define MPI_IOCPAGE2_CAP_FLAGS_RAID_10_SUPPORT          (0x00000020)\n#define MPI_IOCPAGE2_CAP_FLAGS_RAID_50_SUPPORT          (0x00000040)\n#define MPI_IOCPAGE2_CAP_FLAGS_RAID_64_BIT_ADDRESSING   (0x10000000)\n#define MPI_IOCPAGE2_CAP_FLAGS_SES_SUPPORT              (0x20000000)\n#define MPI_IOCPAGE2_CAP_FLAGS_SAFTE_SUPPORT            (0x40000000)\n#define MPI_IOCPAGE2_CAP_FLAGS_CROSS_CHANNEL_SUPPORT    (0x80000000)\n\n\ntypedef struct _IOC_3_PHYS_DISK\n{\n    U8                          PhysDiskID;              \n    U8                          PhysDiskBus;             \n    U8                          PhysDiskIOC;             \n    U8                          PhysDiskNum;             \n} IOC_3_PHYS_DISK, MPI_POINTER PTR_IOC_3_PHYS_DISK,\n  Ioc3PhysDisk_t, MPI_POINTER pIoc3PhysDisk_t;\n\n \n#ifndef MPI_IOC_PAGE_3_PHYSDISK_MAX\n#define MPI_IOC_PAGE_3_PHYSDISK_MAX         (1)\n#endif\n\ntypedef struct _CONFIG_PAGE_IOC_3\n{\n    CONFIG_PAGE_HEADER          Header;                                 \n    U8                          NumPhysDisks;                           \n    U8                          Reserved1;                              \n    U16                         Reserved2;                              \n    IOC_3_PHYS_DISK             PhysDisk[MPI_IOC_PAGE_3_PHYSDISK_MAX];  \n} CONFIG_PAGE_IOC_3, MPI_POINTER PTR_CONFIG_PAGE_IOC_3,\n  IOCPage3_t, MPI_POINTER pIOCPage3_t;\n\n#define MPI_IOCPAGE3_PAGEVERSION                        (0x00)\n\n\ntypedef struct _IOC_4_SEP\n{\n    U8                          SEPTargetID;             \n    U8                          SEPBus;                  \n    U16                         Reserved;                \n} IOC_4_SEP, MPI_POINTER PTR_IOC_4_SEP,\n  Ioc4Sep_t, MPI_POINTER pIoc4Sep_t;\n\n \n#ifndef MPI_IOC_PAGE_4_SEP_MAX\n#define MPI_IOC_PAGE_4_SEP_MAX              (1)\n#endif\n\ntypedef struct _CONFIG_PAGE_IOC_4\n{\n    CONFIG_PAGE_HEADER          Header;                          \n    U8                          ActiveSEP;                       \n    U8                          MaxSEP;                          \n    U16                         Reserved1;                       \n    IOC_4_SEP                   SEP[MPI_IOC_PAGE_4_SEP_MAX];     \n} CONFIG_PAGE_IOC_4, MPI_POINTER PTR_CONFIG_PAGE_IOC_4,\n  IOCPage4_t, MPI_POINTER pIOCPage4_t;\n\n#define MPI_IOCPAGE4_PAGEVERSION                        (0x00)\n\n\ntypedef struct _IOC_5_HOT_SPARE\n{\n    U8                          PhysDiskNum;             \n    U8                          Reserved;                \n    U8                          HotSparePool;            \n    U8                          Flags;                    \n} IOC_5_HOT_SPARE, MPI_POINTER PTR_IOC_5_HOT_SPARE,\n  Ioc5HotSpare_t, MPI_POINTER pIoc5HotSpare_t;\n\n \n#define MPI_IOC_PAGE_5_HOT_SPARE_ACTIVE                 (0x01)\n\n \n#ifndef MPI_IOC_PAGE_5_HOT_SPARE_MAX\n#define MPI_IOC_PAGE_5_HOT_SPARE_MAX        (1)\n#endif\n\ntypedef struct _CONFIG_PAGE_IOC_5\n{\n    CONFIG_PAGE_HEADER          Header;                          \n    U32                         Reserved1;                       \n    U8                          NumHotSpares;                    \n    U8                          Reserved2;                       \n    U16                         Reserved3;                       \n    IOC_5_HOT_SPARE             HotSpare[MPI_IOC_PAGE_5_HOT_SPARE_MAX];  \n} CONFIG_PAGE_IOC_5, MPI_POINTER PTR_CONFIG_PAGE_IOC_5,\n  IOCPage5_t, MPI_POINTER pIOCPage5_t;\n\n#define MPI_IOCPAGE5_PAGEVERSION                        (0x00)\n\ntypedef struct _CONFIG_PAGE_IOC_6\n{\n    CONFIG_PAGE_HEADER          Header;                          \n    U32                         CapabilitiesFlags;               \n    U8                          MaxDrivesIS;                     \n    U8                          MaxDrivesIM;                     \n    U8                          MaxDrivesIME;                    \n    U8                          Reserved1;                       \n    U8                          MinDrivesIS;                     \n    U8                          MinDrivesIM;                     \n    U8                          MinDrivesIME;                    \n    U8                          Reserved2;                       \n    U8                          MaxGlobalHotSpares;              \n    U8                          Reserved3;                       \n    U16                         Reserved4;                       \n    U32                         Reserved5;                       \n    U32                         SupportedStripeSizeMapIS;        \n    U32                         SupportedStripeSizeMapIME;       \n    U32                         Reserved6;                       \n    U8                          MetadataSize;                    \n    U8                          Reserved7;                       \n    U16                         Reserved8;                       \n    U16                         MaxBadBlockTableEntries;         \n    U16                         Reserved9;                       \n    U16                         IRNvsramUsage;                   \n    U16                         Reserved10;                      \n    U32                         IRNvsramVersion;                 \n    U32                         Reserved11;                      \n    U32                         Reserved12;                      \n} CONFIG_PAGE_IOC_6, MPI_POINTER PTR_CONFIG_PAGE_IOC_6,\n  IOCPage6_t, MPI_POINTER pIOCPage6_t;\n\n#define MPI_IOCPAGE6_PAGEVERSION                        (0x01)\n\n \n\n#define MPI_IOCPAGE6_CAP_FLAGS_SSD_SUPPORT              (0x00000020)\n#define MPI_IOCPAGE6_CAP_FLAGS_MULTIPORT_DRIVE_SUPPORT  (0x00000010)\n#define MPI_IOCPAGE6_CAP_FLAGS_DISABLE_SMART_POLLING    (0x00000008)\n\n#define MPI_IOCPAGE6_CAP_FLAGS_MASK_METADATA_SIZE       (0x00000006)\n#define MPI_IOCPAGE6_CAP_FLAGS_64MB_METADATA_SIZE       (0x00000000)\n#define MPI_IOCPAGE6_CAP_FLAGS_512MB_METADATA_SIZE      (0x00000002)\n\n#define MPI_IOCPAGE6_CAP_FLAGS_GLOBAL_HOT_SPARE         (0x00000001)\n\n\n \n\ntypedef struct _CONFIG_PAGE_BIOS_1\n{\n    CONFIG_PAGE_HEADER      Header;                      \n    U32                     BiosOptions;                 \n    U32                     IOCSettings;                 \n    U32                     Reserved1;                   \n    U32                     DeviceSettings;              \n    U16                     NumberOfDevices;             \n    U8                      ExpanderSpinup;              \n    U8                      Reserved2;                   \n    U16                     IOTimeoutBlockDevicesNonRM;  \n    U16                     IOTimeoutSequential;         \n    U16                     IOTimeoutOther;              \n    U16                     IOTimeoutBlockDevicesRM;     \n} CONFIG_PAGE_BIOS_1, MPI_POINTER PTR_CONFIG_PAGE_BIOS_1,\n  BIOSPage1_t, MPI_POINTER pBIOSPage1_t;\n\n#define MPI_BIOSPAGE1_PAGEVERSION                       (0x03)\n\n \n#define MPI_BIOSPAGE1_OPTIONS_SPI_ENABLE                (0x00000400)\n#define MPI_BIOSPAGE1_OPTIONS_FC_ENABLE                 (0x00000200)\n#define MPI_BIOSPAGE1_OPTIONS_SAS_ENABLE                (0x00000100)\n#define MPI_BIOSPAGE1_OPTIONS_DISABLE_BIOS              (0x00000001)\n\n \n#define MPI_BIOSPAGE1_IOCSET_MASK_INITIAL_SPINUP_DELAY  (0x0F000000)\n#define MPI_BIOSPAGE1_IOCSET_SHIFT_INITIAL_SPINUP_DELAY (24)\n\n#define MPI_BIOSPAGE1_IOCSET_MASK_PORT_ENABLE_DELAY     (0x00F00000)\n#define MPI_BIOSPAGE1_IOCSET_SHIFT_PORT_ENABLE_DELAY    (20)\n\n#define MPI_BIOSPAGE1_IOCSET_AUTO_PORT_ENABLE           (0x00080000)\n#define MPI_BIOSPAGE1_IOCSET_DIRECT_ATTACH_SPINUP_MODE  (0x00040000)\n\n#define MPI_BIOSPAGE1_IOCSET_MASK_BOOT_PREFERENCE       (0x00030000)\n#define MPI_BIOSPAGE1_IOCSET_ENCLOSURE_SLOT_BOOT        (0x00000000)\n#define MPI_BIOSPAGE1_IOCSET_SAS_ADDRESS_BOOT           (0x00010000)\n\n#define MPI_BIOSPAGE1_IOCSET_MASK_MAX_TARGET_SPIN_UP    (0x0000F000)\n#define MPI_BIOSPAGE1_IOCSET_SHIFT_MAX_TARGET_SPIN_UP   (12)\n\n#define MPI_BIOSPAGE1_IOCSET_MASK_SPINUP_DELAY          (0x00000F00)\n#define MPI_BIOSPAGE1_IOCSET_SHIFT_SPINUP_DELAY         (8)\n\n#define MPI_BIOSPAGE1_IOCSET_MASK_RM_SETTING            (0x000000C0)\n#define MPI_BIOSPAGE1_IOCSET_NONE_RM_SETTING            (0x00000000)\n#define MPI_BIOSPAGE1_IOCSET_BOOT_RM_SETTING            (0x00000040)\n#define MPI_BIOSPAGE1_IOCSET_MEDIA_RM_SETTING           (0x00000080)\n\n#define MPI_BIOSPAGE1_IOCSET_MASK_ADAPTER_SUPPORT       (0x00000030)\n#define MPI_BIOSPAGE1_IOCSET_NO_SUPPORT                 (0x00000000)\n#define MPI_BIOSPAGE1_IOCSET_BIOS_SUPPORT               (0x00000010)\n#define MPI_BIOSPAGE1_IOCSET_OS_SUPPORT                 (0x00000020)\n#define MPI_BIOSPAGE1_IOCSET_ALL_SUPPORT                (0x00000030)\n\n#define MPI_BIOSPAGE1_IOCSET_ALTERNATE_CHS              (0x00000008)\n\n \n#define MPI_BIOSPAGE1_DEVSET_DISABLE_SMART_POLLING      (0x00000010)\n#define MPI_BIOSPAGE1_DEVSET_DISABLE_SEQ_LUN            (0x00000008)\n#define MPI_BIOSPAGE1_DEVSET_DISABLE_RM_LUN             (0x00000004)\n#define MPI_BIOSPAGE1_DEVSET_DISABLE_NON_RM_LUN         (0x00000002)\n#define MPI_BIOSPAGE1_DEVSET_DISABLE_OTHER_LUN          (0x00000001)\n\n \n#define MPI_BIOSPAGE1_EXPSPINUP_MASK_MAX_TARGET         (0xF0)\n#define MPI_BIOSPAGE1_EXPSPINUP_SHIFT_MAX_TARGET        (4)\n#define MPI_BIOSPAGE1_EXPSPINUP_MASK_DELAY              (0x0F)\n\ntypedef struct _MPI_BOOT_DEVICE_ADAPTER_ORDER\n{\n    U32         Reserved1;                               \n    U32         Reserved2;                               \n    U32         Reserved3;                               \n    U32         Reserved4;                               \n    U32         Reserved5;                               \n    U32         Reserved6;                               \n    U32         Reserved7;                               \n    U32         Reserved8;                               \n    U32         Reserved9;                               \n    U32         Reserved10;                              \n    U32         Reserved11;                              \n    U32         Reserved12;                              \n    U32         Reserved13;                              \n    U32         Reserved14;                              \n    U32         Reserved15;                              \n    U32         Reserved16;                              \n    U32         Reserved17;                              \n} MPI_BOOT_DEVICE_ADAPTER_ORDER, MPI_POINTER PTR_MPI_BOOT_DEVICE_ADAPTER_ORDER;\n\ntypedef struct _MPI_BOOT_DEVICE_ADAPTER_NUMBER\n{\n    U8          TargetID;                                \n    U8          Bus;                                     \n    U8          AdapterNumber;                           \n    U8          Reserved1;                               \n    U32         Reserved2;                               \n    U32         Reserved3;                               \n    U32         Reserved4;                               \n    U8          LUN[8];                                  \n    U32         Reserved5;                               \n    U32         Reserved6;                               \n    U32         Reserved7;                               \n    U32         Reserved8;                               \n    U32         Reserved9;                               \n    U32         Reserved10;                              \n    U32         Reserved11;                              \n    U32         Reserved12;                              \n    U32         Reserved13;                              \n    U32         Reserved14;                              \n    U32         Reserved15;                              \n} MPI_BOOT_DEVICE_ADAPTER_NUMBER, MPI_POINTER PTR_MPI_BOOT_DEVICE_ADAPTER_NUMBER;\n\ntypedef struct _MPI_BOOT_DEVICE_PCI_ADDRESS\n{\n    U8          TargetID;                                \n    U8          Bus;                                     \n    U16         PCIAddress;                              \n    U32         Reserved1;                               \n    U32         Reserved2;                               \n    U32         Reserved3;                               \n    U8          LUN[8];                                  \n    U32         Reserved4;                               \n    U32         Reserved5;                               \n    U32         Reserved6;                               \n    U32         Reserved7;                               \n    U32         Reserved8;                               \n    U32         Reserved9;                               \n    U32         Reserved10;                              \n    U32         Reserved11;                              \n    U32         Reserved12;                              \n    U32         Reserved13;                              \n    U32         Reserved14;                              \n} MPI_BOOT_DEVICE_PCI_ADDRESS, MPI_POINTER PTR_MPI_BOOT_DEVICE_PCI_ADDRESS;\n\ntypedef struct _MPI_BOOT_DEVICE_SLOT_NUMBER\n{\n    U8          TargetID;                                \n    U8          Bus;                                     \n    U8          PCISlotNumber;                           \n    U8          Reserved1;                               \n    U32         Reserved2;                               \n    U32         Reserved3;                               \n    U32         Reserved4;                               \n    U8          LUN[8];                                  \n    U32         Reserved5;                               \n    U32         Reserved6;                               \n    U32         Reserved7;                               \n    U32         Reserved8;                               \n    U32         Reserved9;                               \n    U32         Reserved10;                              \n    U32         Reserved11;                              \n    U32         Reserved12;                              \n    U32         Reserved13;                              \n    U32         Reserved14;                              \n    U32         Reserved15;                              \n} MPI_BOOT_DEVICE_PCI_SLOT_NUMBER, MPI_POINTER PTR_MPI_BOOT_DEVICE_PCI_SLOT_NUMBER;\n\ntypedef struct _MPI_BOOT_DEVICE_FC_WWN\n{\n    U64         WWPN;                                    \n    U32         Reserved1;                               \n    U32         Reserved2;                               \n    U8          LUN[8];                                  \n    U32         Reserved3;                               \n    U32         Reserved4;                               \n    U32         Reserved5;                               \n    U32         Reserved6;                               \n    U32         Reserved7;                               \n    U32         Reserved8;                               \n    U32         Reserved9;                               \n    U32         Reserved10;                              \n    U32         Reserved11;                              \n    U32         Reserved12;                              \n    U32         Reserved13;                              \n} MPI_BOOT_DEVICE_FC_WWN, MPI_POINTER PTR_MPI_BOOT_DEVICE_FC_WWN;\n\ntypedef struct _MPI_BOOT_DEVICE_SAS_WWN\n{\n    U64         SASAddress;                              \n    U32         Reserved1;                               \n    U32         Reserved2;                               \n    U8          LUN[8];                                  \n    U32         Reserved3;                               \n    U32         Reserved4;                               \n    U32         Reserved5;                               \n    U32         Reserved6;                               \n    U32         Reserved7;                               \n    U32         Reserved8;                               \n    U32         Reserved9;                               \n    U32         Reserved10;                              \n    U32         Reserved11;                              \n    U32         Reserved12;                              \n    U32         Reserved13;                              \n} MPI_BOOT_DEVICE_SAS_WWN, MPI_POINTER PTR_MPI_BOOT_DEVICE_SAS_WWN;\n\ntypedef struct _MPI_BOOT_DEVICE_ENCLOSURE_SLOT\n{\n    U64         EnclosureLogicalID;                      \n    U32         Reserved1;                               \n    U32         Reserved2;                               \n    U8          LUN[8];                                  \n    U16         SlotNumber;                              \n    U16         Reserved3;                               \n    U32         Reserved4;                               \n    U32         Reserved5;                               \n    U32         Reserved6;                               \n    U32         Reserved7;                               \n    U32         Reserved8;                               \n    U32         Reserved9;                               \n    U32         Reserved10;                              \n    U32         Reserved11;                              \n    U32         Reserved12;                              \n    U32         Reserved13;                              \n} MPI_BOOT_DEVICE_ENCLOSURE_SLOT,\n  MPI_POINTER PTR_MPI_BOOT_DEVICE_ENCLOSURE_SLOT;\n\ntypedef union _MPI_BIOSPAGE2_BOOT_DEVICE\n{\n    MPI_BOOT_DEVICE_ADAPTER_ORDER   AdapterOrder;\n    MPI_BOOT_DEVICE_ADAPTER_NUMBER  AdapterNumber;\n    MPI_BOOT_DEVICE_PCI_ADDRESS     PCIAddress;\n    MPI_BOOT_DEVICE_PCI_SLOT_NUMBER PCISlotNumber;\n    MPI_BOOT_DEVICE_FC_WWN          FcWwn;\n    MPI_BOOT_DEVICE_SAS_WWN         SasWwn;\n    MPI_BOOT_DEVICE_ENCLOSURE_SLOT  EnclosureSlot;\n} MPI_BIOSPAGE2_BOOT_DEVICE, MPI_POINTER PTR_MPI_BIOSPAGE2_BOOT_DEVICE;\n\ntypedef struct _CONFIG_PAGE_BIOS_2\n{\n    CONFIG_PAGE_HEADER          Header;                  \n    U32                         Reserved1;               \n    U32                         Reserved2;               \n    U32                         Reserved3;               \n    U32                         Reserved4;               \n    U32                         Reserved5;               \n    U32                         Reserved6;               \n    U8                          BootDeviceForm;          \n    U8                          PrevBootDeviceForm;      \n    U16                         Reserved8;               \n    MPI_BIOSPAGE2_BOOT_DEVICE   BootDevice;              \n} CONFIG_PAGE_BIOS_2, MPI_POINTER PTR_CONFIG_PAGE_BIOS_2,\n  BIOSPage2_t, MPI_POINTER pBIOSPage2_t;\n\n#define MPI_BIOSPAGE2_PAGEVERSION                       (0x02)\n\n#define MPI_BIOSPAGE2_FORM_MASK                         (0x0F)\n#define MPI_BIOSPAGE2_FORM_ADAPTER_ORDER                (0x00)\n#define MPI_BIOSPAGE2_FORM_ADAPTER_NUMBER               (0x01)\n#define MPI_BIOSPAGE2_FORM_PCI_ADDRESS                  (0x02)\n#define MPI_BIOSPAGE2_FORM_PCI_SLOT_NUMBER              (0x03)\n#define MPI_BIOSPAGE2_FORM_FC_WWN                       (0x04)\n#define MPI_BIOSPAGE2_FORM_SAS_WWN                      (0x05)\n#define MPI_BIOSPAGE2_FORM_ENCLOSURE_SLOT               (0x06)\n\ntypedef struct _CONFIG_PAGE_BIOS_4\n{\n    CONFIG_PAGE_HEADER      Header;                      \n    U64                     ReassignmentBaseWWID;        \n} CONFIG_PAGE_BIOS_4, MPI_POINTER PTR_CONFIG_PAGE_BIOS_4,\n  BIOSPage4_t, MPI_POINTER pBIOSPage4_t;\n\n#define MPI_BIOSPAGE4_PAGEVERSION                       (0x00)\n\n\n \n\ntypedef struct _CONFIG_PAGE_SCSI_PORT_0\n{\n    CONFIG_PAGE_HEADER      Header;                      \n    U32                     Capabilities;                \n    U32                     PhysicalInterface;           \n} CONFIG_PAGE_SCSI_PORT_0, MPI_POINTER PTR_CONFIG_PAGE_SCSI_PORT_0,\n  SCSIPortPage0_t, MPI_POINTER pSCSIPortPage0_t;\n\n#define MPI_SCSIPORTPAGE0_PAGEVERSION                   (0x02)\n\n#define MPI_SCSIPORTPAGE0_CAP_IU                        (0x00000001)\n#define MPI_SCSIPORTPAGE0_CAP_DT                        (0x00000002)\n#define MPI_SCSIPORTPAGE0_CAP_QAS                       (0x00000004)\n#define MPI_SCSIPORTPAGE0_CAP_MIN_SYNC_PERIOD_MASK      (0x0000FF00)\n#define MPI_SCSIPORTPAGE0_SYNC_ASYNC                    (0x00)\n#define MPI_SCSIPORTPAGE0_SYNC_5                        (0x32)\n#define MPI_SCSIPORTPAGE0_SYNC_10                       (0x19)\n#define MPI_SCSIPORTPAGE0_SYNC_20                       (0x0C)\n#define MPI_SCSIPORTPAGE0_SYNC_33_33                    (0x0B)\n#define MPI_SCSIPORTPAGE0_SYNC_40                       (0x0A)\n#define MPI_SCSIPORTPAGE0_SYNC_80                       (0x09)\n#define MPI_SCSIPORTPAGE0_SYNC_160                      (0x08)\n#define MPI_SCSIPORTPAGE0_SYNC_UNKNOWN                  (0xFF)\n\n#define MPI_SCSIPORTPAGE0_CAP_SHIFT_MIN_SYNC_PERIOD     (8)\n#define MPI_SCSIPORTPAGE0_CAP_GET_MIN_SYNC_PERIOD(Cap)      \\\n    (  ((Cap) & MPI_SCSIPORTPAGE0_CAP_MIN_SYNC_PERIOD_MASK) \\\n    >> MPI_SCSIPORTPAGE0_CAP_SHIFT_MIN_SYNC_PERIOD          \\\n    )\n#define MPI_SCSIPORTPAGE0_CAP_MAX_SYNC_OFFSET_MASK      (0x00FF0000)\n#define MPI_SCSIPORTPAGE0_CAP_SHIFT_MAX_SYNC_OFFSET     (16)\n#define MPI_SCSIPORTPAGE0_CAP_GET_MAX_SYNC_OFFSET(Cap)      \\\n    (  ((Cap) & MPI_SCSIPORTPAGE0_CAP_MAX_SYNC_OFFSET_MASK) \\\n    >> MPI_SCSIPORTPAGE0_CAP_SHIFT_MAX_SYNC_OFFSET          \\\n    )\n#define MPI_SCSIPORTPAGE0_CAP_IDP                       (0x08000000)\n#define MPI_SCSIPORTPAGE0_CAP_WIDE                      (0x20000000)\n#define MPI_SCSIPORTPAGE0_CAP_AIP                       (0x80000000)\n\n#define MPI_SCSIPORTPAGE0_PHY_SIGNAL_TYPE_MASK          (0x00000003)\n#define MPI_SCSIPORTPAGE0_PHY_SIGNAL_HVD                (0x01)\n#define MPI_SCSIPORTPAGE0_PHY_SIGNAL_SE                 (0x02)\n#define MPI_SCSIPORTPAGE0_PHY_SIGNAL_LVD                (0x03)\n#define MPI_SCSIPORTPAGE0_PHY_MASK_CONNECTED_ID         (0xFF000000)\n#define MPI_SCSIPORTPAGE0_PHY_SHIFT_CONNECTED_ID        (24)\n#define MPI_SCSIPORTPAGE0_PHY_BUS_FREE_CONNECTED_ID     (0xFE)\n#define MPI_SCSIPORTPAGE0_PHY_UNKNOWN_CONNECTED_ID      (0xFF)\n\n\ntypedef struct _CONFIG_PAGE_SCSI_PORT_1\n{\n    CONFIG_PAGE_HEADER      Header;                      \n    U32                     Configuration;               \n    U32                     OnBusTimerValue;             \n    U8                      TargetConfig;                \n    U8                      Reserved1;                   \n    U16                     IDConfig;                    \n} CONFIG_PAGE_SCSI_PORT_1, MPI_POINTER PTR_CONFIG_PAGE_SCSI_PORT_1,\n  SCSIPortPage1_t, MPI_POINTER pSCSIPortPage1_t;\n\n#define MPI_SCSIPORTPAGE1_PAGEVERSION                   (0x03)\n\n \n#define MPI_SCSIPORTPAGE1_CFG_PORT_SCSI_ID_MASK         (0x000000FF)\n#define MPI_SCSIPORTPAGE1_CFG_PORT_RESPONSE_ID_MASK     (0xFFFF0000)\n#define MPI_SCSIPORTPAGE1_CFG_SHIFT_PORT_RESPONSE_ID    (16)\n\n \n#define MPI_SCSIPORTPAGE1_TARGCONFIG_TARG_ONLY        (0x01)\n#define MPI_SCSIPORTPAGE1_TARGCONFIG_INIT_TARG        (0x02)\n\n\ntypedef struct _MPI_DEVICE_INFO\n{\n    U8      Timeout;                                     \n    U8      SyncFactor;                                  \n    U16     DeviceFlags;                                 \n} MPI_DEVICE_INFO, MPI_POINTER PTR_MPI_DEVICE_INFO,\n  MpiDeviceInfo_t, MPI_POINTER pMpiDeviceInfo_t;\n\ntypedef struct _CONFIG_PAGE_SCSI_PORT_2\n{\n    CONFIG_PAGE_HEADER  Header;                          \n    U32                 PortFlags;                       \n    U32                 PortSettings;                    \n    MPI_DEVICE_INFO     DeviceSettings[16];              \n} CONFIG_PAGE_SCSI_PORT_2, MPI_POINTER PTR_CONFIG_PAGE_SCSI_PORT_2,\n  SCSIPortPage2_t, MPI_POINTER pSCSIPortPage2_t;\n\n#define MPI_SCSIPORTPAGE2_PAGEVERSION                       (0x02)\n\n \n#define MPI_SCSIPORTPAGE2_PORT_FLAGS_SCAN_HIGH_TO_LOW       (0x00000001)\n#define MPI_SCSIPORTPAGE2_PORT_FLAGS_AVOID_SCSI_RESET       (0x00000004)\n#define MPI_SCSIPORTPAGE2_PORT_FLAGS_ALTERNATE_CHS          (0x00000008)\n#define MPI_SCSIPORTPAGE2_PORT_FLAGS_TERMINATION_DISABLE    (0x00000010)\n\n#define MPI_SCSIPORTPAGE2_PORT_FLAGS_DV_MASK                (0x00000060)\n#define MPI_SCSIPORTPAGE2_PORT_FLAGS_FULL_DV                (0x00000000)\n#define MPI_SCSIPORTPAGE2_PORT_FLAGS_BASIC_DV_ONLY          (0x00000020)\n#define MPI_SCSIPORTPAGE2_PORT_FLAGS_OFF_DV                 (0x00000060)\n\n\n \n#define MPI_SCSIPORTPAGE2_PORT_HOST_ID_MASK                 (0x0000000F)\n#define MPI_SCSIPORTPAGE2_PORT_MASK_INIT_HBA                (0x00000030)\n#define MPI_SCSIPORTPAGE2_PORT_DISABLE_INIT_HBA             (0x00000000)\n#define MPI_SCSIPORTPAGE2_PORT_BIOS_INIT_HBA                (0x00000010)\n#define MPI_SCSIPORTPAGE2_PORT_OS_INIT_HBA                  (0x00000020)\n#define MPI_SCSIPORTPAGE2_PORT_BIOS_OS_INIT_HBA             (0x00000030)\n#define MPI_SCSIPORTPAGE2_PORT_REMOVABLE_MEDIA              (0x000000C0)\n#define MPI_SCSIPORTPAGE2_PORT_RM_NONE                      (0x00000000)\n#define MPI_SCSIPORTPAGE2_PORT_RM_BOOT_ONLY                 (0x00000040)\n#define MPI_SCSIPORTPAGE2_PORT_RM_WITH_MEDIA                (0x00000080)\n#define MPI_SCSIPORTPAGE2_PORT_SPINUP_DELAY_MASK            (0x00000F00)\n#define MPI_SCSIPORTPAGE2_PORT_SHIFT_SPINUP_DELAY           (8)\n#define MPI_SCSIPORTPAGE2_PORT_MASK_NEGO_MASTER_SETTINGS    (0x00003000)\n#define MPI_SCSIPORTPAGE2_PORT_NEGO_MASTER_SETTINGS         (0x00000000)\n#define MPI_SCSIPORTPAGE2_PORT_NONE_MASTER_SETTINGS         (0x00001000)\n#define MPI_SCSIPORTPAGE2_PORT_ALL_MASTER_SETTINGS          (0x00003000)\n\n#define MPI_SCSIPORTPAGE2_DEVICE_DISCONNECT_ENABLE          (0x0001)\n#define MPI_SCSIPORTPAGE2_DEVICE_ID_SCAN_ENABLE             (0x0002)\n#define MPI_SCSIPORTPAGE2_DEVICE_LUN_SCAN_ENABLE            (0x0004)\n#define MPI_SCSIPORTPAGE2_DEVICE_TAG_QUEUE_ENABLE           (0x0008)\n#define MPI_SCSIPORTPAGE2_DEVICE_WIDE_DISABLE               (0x0010)\n#define MPI_SCSIPORTPAGE2_DEVICE_BOOT_CHOICE                (0x0020)\n\n\n \n\ntypedef struct _CONFIG_PAGE_SCSI_DEVICE_0\n{\n    CONFIG_PAGE_HEADER      Header;                      \n    U32                     NegotiatedParameters;        \n    U32                     Information;                 \n} CONFIG_PAGE_SCSI_DEVICE_0, MPI_POINTER PTR_CONFIG_PAGE_SCSI_DEVICE_0,\n  SCSIDevicePage0_t, MPI_POINTER pSCSIDevicePage0_t;\n\n#define MPI_SCSIDEVPAGE0_PAGEVERSION                    (0x04)\n\n#define MPI_SCSIDEVPAGE0_NP_IU                          (0x00000001)\n#define MPI_SCSIDEVPAGE0_NP_DT                          (0x00000002)\n#define MPI_SCSIDEVPAGE0_NP_QAS                         (0x00000004)\n#define MPI_SCSIDEVPAGE0_NP_HOLD_MCS                    (0x00000008)\n#define MPI_SCSIDEVPAGE0_NP_WR_FLOW                     (0x00000010)\n#define MPI_SCSIDEVPAGE0_NP_RD_STRM                     (0x00000020)\n#define MPI_SCSIDEVPAGE0_NP_RTI                         (0x00000040)\n#define MPI_SCSIDEVPAGE0_NP_PCOMP_EN                    (0x00000080)\n#define MPI_SCSIDEVPAGE0_NP_NEG_SYNC_PERIOD_MASK        (0x0000FF00)\n#define MPI_SCSIDEVPAGE0_NP_SHIFT_SYNC_PERIOD           (8)\n#define MPI_SCSIDEVPAGE0_NP_NEG_SYNC_OFFSET_MASK        (0x00FF0000)\n#define MPI_SCSIDEVPAGE0_NP_SHIFT_SYNC_OFFSET           (16)\n#define MPI_SCSIDEVPAGE0_NP_IDP                         (0x08000000)\n#define MPI_SCSIDEVPAGE0_NP_WIDE                        (0x20000000)\n#define MPI_SCSIDEVPAGE0_NP_AIP                         (0x80000000)\n\n#define MPI_SCSIDEVPAGE0_INFO_PARAMS_NEGOTIATED         (0x00000001)\n#define MPI_SCSIDEVPAGE0_INFO_SDTR_REJECTED             (0x00000002)\n#define MPI_SCSIDEVPAGE0_INFO_WDTR_REJECTED             (0x00000004)\n#define MPI_SCSIDEVPAGE0_INFO_PPR_REJECTED              (0x00000008)\n\n\ntypedef struct _CONFIG_PAGE_SCSI_DEVICE_1\n{\n    CONFIG_PAGE_HEADER      Header;                      \n    U32                     RequestedParameters;         \n    U32                     Reserved;                    \n    U32                     Configuration;               \n} CONFIG_PAGE_SCSI_DEVICE_1, MPI_POINTER PTR_CONFIG_PAGE_SCSI_DEVICE_1,\n  SCSIDevicePage1_t, MPI_POINTER pSCSIDevicePage1_t;\n\n#define MPI_SCSIDEVPAGE1_PAGEVERSION                    (0x05)\n\n#define MPI_SCSIDEVPAGE1_RP_IU                          (0x00000001)\n#define MPI_SCSIDEVPAGE1_RP_DT                          (0x00000002)\n#define MPI_SCSIDEVPAGE1_RP_QAS                         (0x00000004)\n#define MPI_SCSIDEVPAGE1_RP_HOLD_MCS                    (0x00000008)\n#define MPI_SCSIDEVPAGE1_RP_WR_FLOW                     (0x00000010)\n#define MPI_SCSIDEVPAGE1_RP_RD_STRM                     (0x00000020)\n#define MPI_SCSIDEVPAGE1_RP_RTI                         (0x00000040)\n#define MPI_SCSIDEVPAGE1_RP_PCOMP_EN                    (0x00000080)\n#define MPI_SCSIDEVPAGE1_RP_MIN_SYNC_PERIOD_MASK        (0x0000FF00)\n#define MPI_SCSIDEVPAGE1_RP_SHIFT_MIN_SYNC_PERIOD       (8)\n#define MPI_SCSIDEVPAGE1_RP_MAX_SYNC_OFFSET_MASK        (0x00FF0000)\n#define MPI_SCSIDEVPAGE1_RP_SHIFT_MAX_SYNC_OFFSET       (16)\n#define MPI_SCSIDEVPAGE1_RP_IDP                         (0x08000000)\n#define MPI_SCSIDEVPAGE1_RP_WIDE                        (0x20000000)\n#define MPI_SCSIDEVPAGE1_RP_AIP                         (0x80000000)\n\n#define MPI_SCSIDEVPAGE1_CONF_WDTR_DISALLOWED           (0x00000002)\n#define MPI_SCSIDEVPAGE1_CONF_SDTR_DISALLOWED           (0x00000004)\n#define MPI_SCSIDEVPAGE1_CONF_EXTENDED_PARAMS_ENABLE    (0x00000008)\n#define MPI_SCSIDEVPAGE1_CONF_FORCE_PPR_MSG             (0x00000010)\n\n\ntypedef struct _CONFIG_PAGE_SCSI_DEVICE_2\n{\n    CONFIG_PAGE_HEADER      Header;                      \n    U32                     DomainValidation;            \n    U32                     ParityPipeSelect;            \n    U32                     DataPipeSelect;              \n} CONFIG_PAGE_SCSI_DEVICE_2, MPI_POINTER PTR_CONFIG_PAGE_SCSI_DEVICE_2,\n  SCSIDevicePage2_t, MPI_POINTER pSCSIDevicePage2_t;\n\n#define MPI_SCSIDEVPAGE2_PAGEVERSION                    (0x01)\n\n#define MPI_SCSIDEVPAGE2_DV_ISI_ENABLE                  (0x00000010)\n#define MPI_SCSIDEVPAGE2_DV_SECONDARY_DRIVER_ENABLE     (0x00000020)\n#define MPI_SCSIDEVPAGE2_DV_SLEW_RATE_CTRL              (0x00000380)\n#define MPI_SCSIDEVPAGE2_DV_PRIM_DRIVE_STR_CTRL         (0x00001C00)\n#define MPI_SCSIDEVPAGE2_DV_SECOND_DRIVE_STR_CTRL       (0x0000E000)\n#define MPI_SCSIDEVPAGE2_DV_XCLKH_ST                    (0x10000000)\n#define MPI_SCSIDEVPAGE2_DV_XCLKS_ST                    (0x20000000)\n#define MPI_SCSIDEVPAGE2_DV_XCLKH_DT                    (0x40000000)\n#define MPI_SCSIDEVPAGE2_DV_XCLKS_DT                    (0x80000000)\n\n#define MPI_SCSIDEVPAGE2_PPS_PPS_MASK                   (0x00000003)\n\n#define MPI_SCSIDEVPAGE2_DPS_BIT_0_PL_SELECT_MASK       (0x00000003)\n#define MPI_SCSIDEVPAGE2_DPS_BIT_1_PL_SELECT_MASK       (0x0000000C)\n#define MPI_SCSIDEVPAGE2_DPS_BIT_2_PL_SELECT_MASK       (0x00000030)\n#define MPI_SCSIDEVPAGE2_DPS_BIT_3_PL_SELECT_MASK       (0x000000C0)\n#define MPI_SCSIDEVPAGE2_DPS_BIT_4_PL_SELECT_MASK       (0x00000300)\n#define MPI_SCSIDEVPAGE2_DPS_BIT_5_PL_SELECT_MASK       (0x00000C00)\n#define MPI_SCSIDEVPAGE2_DPS_BIT_6_PL_SELECT_MASK       (0x00003000)\n#define MPI_SCSIDEVPAGE2_DPS_BIT_7_PL_SELECT_MASK       (0x0000C000)\n#define MPI_SCSIDEVPAGE2_DPS_BIT_8_PL_SELECT_MASK       (0x00030000)\n#define MPI_SCSIDEVPAGE2_DPS_BIT_9_PL_SELECT_MASK       (0x000C0000)\n#define MPI_SCSIDEVPAGE2_DPS_BIT_10_PL_SELECT_MASK      (0x00300000)\n#define MPI_SCSIDEVPAGE2_DPS_BIT_11_PL_SELECT_MASK      (0x00C00000)\n#define MPI_SCSIDEVPAGE2_DPS_BIT_12_PL_SELECT_MASK      (0x03000000)\n#define MPI_SCSIDEVPAGE2_DPS_BIT_13_PL_SELECT_MASK      (0x0C000000)\n#define MPI_SCSIDEVPAGE2_DPS_BIT_14_PL_SELECT_MASK      (0x30000000)\n#define MPI_SCSIDEVPAGE2_DPS_BIT_15_PL_SELECT_MASK      (0xC0000000)\n\n\ntypedef struct _CONFIG_PAGE_SCSI_DEVICE_3\n{\n    CONFIG_PAGE_HEADER      Header;                      \n    U16                     MsgRejectCount;              \n    U16                     PhaseErrorCount;             \n    U16                     ParityErrorCount;            \n    U16                     Reserved;                    \n} CONFIG_PAGE_SCSI_DEVICE_3, MPI_POINTER PTR_CONFIG_PAGE_SCSI_DEVICE_3,\n  SCSIDevicePage3_t, MPI_POINTER pSCSIDevicePage3_t;\n\n#define MPI_SCSIDEVPAGE3_PAGEVERSION                    (0x00)\n\n#define MPI_SCSIDEVPAGE3_MAX_COUNTER                    (0xFFFE)\n#define MPI_SCSIDEVPAGE3_UNSUPPORTED_COUNTER            (0xFFFF)\n\n\n \n\ntypedef struct _CONFIG_PAGE_FC_PORT_0\n{\n    CONFIG_PAGE_HEADER      Header;                      \n    U32                     Flags;                       \n    U8                      MPIPortNumber;               \n    U8                      LinkType;                    \n    U8                      PortState;                   \n    U8                      Reserved;                    \n    U32                     PortIdentifier;              \n    U64                     WWNN;                        \n    U64                     WWPN;                        \n    U32                     SupportedServiceClass;       \n    U32                     SupportedSpeeds;             \n    U32                     CurrentSpeed;                \n    U32                     MaxFrameSize;                \n    U64                     FabricWWNN;                  \n    U64                     FabricWWPN;                  \n    U32                     DiscoveredPortsCount;        \n    U32                     MaxInitiators;               \n    U8                      MaxAliasesSupported;         \n    U8                      MaxHardAliasesSupported;     \n    U8                      NumCurrentAliases;           \n    U8                      Reserved1;                   \n} CONFIG_PAGE_FC_PORT_0, MPI_POINTER PTR_CONFIG_PAGE_FC_PORT_0,\n  FCPortPage0_t, MPI_POINTER pFCPortPage0_t;\n\n#define MPI_FCPORTPAGE0_PAGEVERSION                     (0x02)\n\n#define MPI_FCPORTPAGE0_FLAGS_PROT_MASK                 (0x0000000F)\n#define MPI_FCPORTPAGE0_FLAGS_PROT_FCP_INIT             (MPI_PORTFACTS_PROTOCOL_INITIATOR)\n#define MPI_FCPORTPAGE0_FLAGS_PROT_FCP_TARG             (MPI_PORTFACTS_PROTOCOL_TARGET)\n#define MPI_FCPORTPAGE0_FLAGS_PROT_LAN                  (MPI_PORTFACTS_PROTOCOL_LAN)\n#define MPI_FCPORTPAGE0_FLAGS_PROT_LOGBUSADDR           (MPI_PORTFACTS_PROTOCOL_LOGBUSADDR)\n\n#define MPI_FCPORTPAGE0_FLAGS_ALIAS_ALPA_SUPPORTED      (0x00000010)\n#define MPI_FCPORTPAGE0_FLAGS_ALIAS_WWN_SUPPORTED       (0x00000020)\n#define MPI_FCPORTPAGE0_FLAGS_FABRIC_WWN_VALID          (0x00000040)\n\n#define MPI_FCPORTPAGE0_FLAGS_ATTACH_TYPE_MASK          (0x00000F00)\n#define MPI_FCPORTPAGE0_FLAGS_ATTACH_NO_INIT            (0x00000000)\n#define MPI_FCPORTPAGE0_FLAGS_ATTACH_POINT_TO_POINT     (0x00000100)\n#define MPI_FCPORTPAGE0_FLAGS_ATTACH_PRIVATE_LOOP       (0x00000200)\n#define MPI_FCPORTPAGE0_FLAGS_ATTACH_FABRIC_DIRECT      (0x00000400)\n#define MPI_FCPORTPAGE0_FLAGS_ATTACH_PUBLIC_LOOP        (0x00000800)\n\n#define MPI_FCPORTPAGE0_LTYPE_RESERVED                  (0x00)\n#define MPI_FCPORTPAGE0_LTYPE_OTHER                     (0x01)\n#define MPI_FCPORTPAGE0_LTYPE_UNKNOWN                   (0x02)\n#define MPI_FCPORTPAGE0_LTYPE_COPPER                    (0x03)\n#define MPI_FCPORTPAGE0_LTYPE_SINGLE_1300               (0x04)\n#define MPI_FCPORTPAGE0_LTYPE_SINGLE_1500               (0x05)\n#define MPI_FCPORTPAGE0_LTYPE_50_LASER_MULTI            (0x06)\n#define MPI_FCPORTPAGE0_LTYPE_50_LED_MULTI              (0x07)\n#define MPI_FCPORTPAGE0_LTYPE_62_LASER_MULTI            (0x08)\n#define MPI_FCPORTPAGE0_LTYPE_62_LED_MULTI              (0x09)\n#define MPI_FCPORTPAGE0_LTYPE_MULTI_LONG_WAVE           (0x0A)\n#define MPI_FCPORTPAGE0_LTYPE_MULTI_SHORT_WAVE          (0x0B)\n#define MPI_FCPORTPAGE0_LTYPE_LASER_SHORT_WAVE          (0x0C)\n#define MPI_FCPORTPAGE0_LTYPE_LED_SHORT_WAVE            (0x0D)\n#define MPI_FCPORTPAGE0_LTYPE_1300_LONG_WAVE            (0x0E)\n#define MPI_FCPORTPAGE0_LTYPE_1500_LONG_WAVE            (0x0F)\n\n#define MPI_FCPORTPAGE0_PORTSTATE_UNKNOWN               (0x01)       \n#define MPI_FCPORTPAGE0_PORTSTATE_ONLINE                (0x02)       \n#define MPI_FCPORTPAGE0_PORTSTATE_OFFLINE               (0x03)       \n#define MPI_FCPORTPAGE0_PORTSTATE_BYPASSED              (0x04)       \n#define MPI_FCPORTPAGE0_PORTSTATE_DIAGNOST              (0x05)       \n#define MPI_FCPORTPAGE0_PORTSTATE_LINKDOWN              (0x06)       \n#define MPI_FCPORTPAGE0_PORTSTATE_ERROR                 (0x07)       \n#define MPI_FCPORTPAGE0_PORTSTATE_LOOPBACK              (0x08)       \n\n#define MPI_FCPORTPAGE0_SUPPORT_CLASS_1                 (0x00000001)\n#define MPI_FCPORTPAGE0_SUPPORT_CLASS_2                 (0x00000002)\n#define MPI_FCPORTPAGE0_SUPPORT_CLASS_3                 (0x00000004)\n\n#define MPI_FCPORTPAGE0_SUPPORT_SPEED_UNKNOWN           (0x00000000)  \n#define MPI_FCPORTPAGE0_SUPPORT_1GBIT_SPEED             (0x00000001)  \n#define MPI_FCPORTPAGE0_SUPPORT_2GBIT_SPEED             (0x00000002)  \n#define MPI_FCPORTPAGE0_SUPPORT_10GBIT_SPEED            (0x00000004)  \n#define MPI_FCPORTPAGE0_SUPPORT_4GBIT_SPEED             (0x00000008)  \n\n#define MPI_FCPORTPAGE0_CURRENT_SPEED_UNKNOWN           MPI_FCPORTPAGE0_SUPPORT_SPEED_UNKNOWN\n#define MPI_FCPORTPAGE0_CURRENT_SPEED_1GBIT             MPI_FCPORTPAGE0_SUPPORT_1GBIT_SPEED\n#define MPI_FCPORTPAGE0_CURRENT_SPEED_2GBIT             MPI_FCPORTPAGE0_SUPPORT_2GBIT_SPEED\n#define MPI_FCPORTPAGE0_CURRENT_SPEED_10GBIT            MPI_FCPORTPAGE0_SUPPORT_10GBIT_SPEED\n#define MPI_FCPORTPAGE0_CURRENT_SPEED_4GBIT             MPI_FCPORTPAGE0_SUPPORT_4GBIT_SPEED\n#define MPI_FCPORTPAGE0_CURRENT_SPEED_NOT_NEGOTIATED    (0x00008000)         \n\n\ntypedef struct _CONFIG_PAGE_FC_PORT_1\n{\n    CONFIG_PAGE_HEADER      Header;                      \n    U32                     Flags;                       \n    U64                     NoSEEPROMWWNN;               \n    U64                     NoSEEPROMWWPN;               \n    U8                      HardALPA;                    \n    U8                      LinkConfig;                  \n    U8                      TopologyConfig;              \n    U8                      AltConnector;                \n    U8                      NumRequestedAliases;         \n    U8                      RR_TOV;                      \n    U8                      InitiatorDeviceTimeout;      \n    U8                      InitiatorIoPendTimeout;      \n} CONFIG_PAGE_FC_PORT_1, MPI_POINTER PTR_CONFIG_PAGE_FC_PORT_1,\n  FCPortPage1_t, MPI_POINTER pFCPortPage1_t;\n\n#define MPI_FCPORTPAGE1_PAGEVERSION                     (0x06)\n\n#define MPI_FCPORTPAGE1_FLAGS_EXT_FCP_STATUS_EN         (0x08000000)\n#define MPI_FCPORTPAGE1_FLAGS_IMMEDIATE_ERROR_REPLY     (0x04000000)\n#define MPI_FCPORTPAGE1_FLAGS_FORCE_USE_NOSEEPROM_WWNS  (0x02000000)\n#define MPI_FCPORTPAGE1_FLAGS_VERBOSE_RESCAN_EVENTS     (0x01000000)\n#define MPI_FCPORTPAGE1_FLAGS_TARGET_MODE_OXID          (0x00800000)\n#define MPI_FCPORTPAGE1_FLAGS_PORT_OFFLINE              (0x00400000)\n#define MPI_FCPORTPAGE1_FLAGS_SOFT_ALPA_FALLBACK        (0x00200000)\n#define MPI_FCPORTPAGE1_FLAGS_TARGET_LARGE_CDB_ENABLE   (0x00000080)\n#define MPI_FCPORTPAGE1_FLAGS_MASK_RR_TOV_UNITS         (0x00000070)\n#define MPI_FCPORTPAGE1_FLAGS_SUPPRESS_PROT_REG         (0x00000008)\n#define MPI_FCPORTPAGE1_FLAGS_PLOGI_ON_LOGO             (0x00000004)\n#define MPI_FCPORTPAGE1_FLAGS_MAINTAIN_LOGINS           (0x00000002)\n#define MPI_FCPORTPAGE1_FLAGS_SORT_BY_DID               (0x00000001)\n#define MPI_FCPORTPAGE1_FLAGS_SORT_BY_WWN               (0x00000000)\n\n#define MPI_FCPORTPAGE1_FLAGS_PROT_MASK                 (0xF0000000)\n#define MPI_FCPORTPAGE1_FLAGS_PROT_SHIFT                (28)\n#define MPI_FCPORTPAGE1_FLAGS_PROT_FCP_INIT             ((U32)MPI_PORTFACTS_PROTOCOL_INITIATOR << MPI_FCPORTPAGE1_FLAGS_PROT_SHIFT)\n#define MPI_FCPORTPAGE1_FLAGS_PROT_FCP_TARG             ((U32)MPI_PORTFACTS_PROTOCOL_TARGET << MPI_FCPORTPAGE1_FLAGS_PROT_SHIFT)\n#define MPI_FCPORTPAGE1_FLAGS_PROT_LAN                  ((U32)MPI_PORTFACTS_PROTOCOL_LAN << MPI_FCPORTPAGE1_FLAGS_PROT_SHIFT)\n#define MPI_FCPORTPAGE1_FLAGS_PROT_LOGBUSADDR           ((U32)MPI_PORTFACTS_PROTOCOL_LOGBUSADDR << MPI_FCPORTPAGE1_FLAGS_PROT_SHIFT)\n\n#define MPI_FCPORTPAGE1_FLAGS_NONE_RR_TOV_UNITS         (0x00000000)\n#define MPI_FCPORTPAGE1_FLAGS_THOUSANDTH_RR_TOV_UNITS   (0x00000010)\n#define MPI_FCPORTPAGE1_FLAGS_TENTH_RR_TOV_UNITS        (0x00000030)\n#define MPI_FCPORTPAGE1_FLAGS_TEN_RR_TOV_UNITS          (0x00000050)\n\n#define MPI_FCPORTPAGE1_HARD_ALPA_NOT_USED              (0xFF)\n\n#define MPI_FCPORTPAGE1_LCONFIG_SPEED_MASK              (0x0F)\n#define MPI_FCPORTPAGE1_LCONFIG_SPEED_1GIG              (0x00)\n#define MPI_FCPORTPAGE1_LCONFIG_SPEED_2GIG              (0x01)\n#define MPI_FCPORTPAGE1_LCONFIG_SPEED_4GIG              (0x02)\n#define MPI_FCPORTPAGE1_LCONFIG_SPEED_10GIG             (0x03)\n#define MPI_FCPORTPAGE1_LCONFIG_SPEED_AUTO              (0x0F)\n\n#define MPI_FCPORTPAGE1_TOPOLOGY_MASK                   (0x0F)\n#define MPI_FCPORTPAGE1_TOPOLOGY_NLPORT                 (0x01)\n#define MPI_FCPORTPAGE1_TOPOLOGY_NPORT                  (0x02)\n#define MPI_FCPORTPAGE1_TOPOLOGY_AUTO                   (0x0F)\n\n#define MPI_FCPORTPAGE1_ALT_CONN_UNKNOWN                (0x00)\n\n#define MPI_FCPORTPAGE1_INITIATOR_DEV_TIMEOUT_MASK      (0x7F)\n#define MPI_FCPORTPAGE1_INITIATOR_DEV_UNIT_16           (0x80)\n\n\ntypedef struct _CONFIG_PAGE_FC_PORT_2\n{\n    CONFIG_PAGE_HEADER      Header;                      \n    U8                      NumberActive;                \n    U8                      ALPA[127];                   \n} CONFIG_PAGE_FC_PORT_2, MPI_POINTER PTR_CONFIG_PAGE_FC_PORT_2,\n  FCPortPage2_t, MPI_POINTER pFCPortPage2_t;\n\n#define MPI_FCPORTPAGE2_PAGEVERSION                     (0x01)\n\n\ntypedef struct _WWN_FORMAT\n{\n    U64                     WWNN;                        \n    U64                     WWPN;                        \n} WWN_FORMAT, MPI_POINTER PTR_WWN_FORMAT,\n  WWNFormat, MPI_POINTER pWWNFormat;\n\ntypedef union _FC_PORT_PERSISTENT_PHYSICAL_ID\n{\n    WWN_FORMAT              WWN;\n    U32                     Did;\n} FC_PORT_PERSISTENT_PHYSICAL_ID, MPI_POINTER PTR_FC_PORT_PERSISTENT_PHYSICAL_ID,\n  PersistentPhysicalId_t, MPI_POINTER pPersistentPhysicalId_t;\n\ntypedef struct _FC_PORT_PERSISTENT\n{\n    FC_PORT_PERSISTENT_PHYSICAL_ID  PhysicalIdentifier;  \n    U8                              TargetID;            \n    U8                              Bus;                 \n    U16                             Flags;               \n} FC_PORT_PERSISTENT, MPI_POINTER PTR_FC_PORT_PERSISTENT,\n  PersistentData_t, MPI_POINTER pPersistentData_t;\n\n#define MPI_PERSISTENT_FLAGS_SHIFT                      (16)\n#define MPI_PERSISTENT_FLAGS_ENTRY_VALID                (0x0001)\n#define MPI_PERSISTENT_FLAGS_SCAN_ID                    (0x0002)\n#define MPI_PERSISTENT_FLAGS_SCAN_LUNS                  (0x0004)\n#define MPI_PERSISTENT_FLAGS_BOOT_DEVICE                (0x0008)\n#define MPI_PERSISTENT_FLAGS_BY_DID                     (0x0080)\n\n \n#ifndef MPI_FC_PORT_PAGE_3_ENTRY_MAX\n#define MPI_FC_PORT_PAGE_3_ENTRY_MAX        (1)\n#endif\n\ntypedef struct _CONFIG_PAGE_FC_PORT_3\n{\n    CONFIG_PAGE_HEADER      Header;                                  \n    FC_PORT_PERSISTENT      Entry[MPI_FC_PORT_PAGE_3_ENTRY_MAX];     \n} CONFIG_PAGE_FC_PORT_3, MPI_POINTER PTR_CONFIG_PAGE_FC_PORT_3,\n  FCPortPage3_t, MPI_POINTER pFCPortPage3_t;\n\n#define MPI_FCPORTPAGE3_PAGEVERSION                     (0x01)\n\n\ntypedef struct _CONFIG_PAGE_FC_PORT_4\n{\n    CONFIG_PAGE_HEADER      Header;                      \n    U32                     PortFlags;                   \n    U32                     PortSettings;                \n} CONFIG_PAGE_FC_PORT_4, MPI_POINTER PTR_CONFIG_PAGE_FC_PORT_4,\n  FCPortPage4_t, MPI_POINTER pFCPortPage4_t;\n\n#define MPI_FCPORTPAGE4_PAGEVERSION                     (0x00)\n\n#define MPI_FCPORTPAGE4_PORT_FLAGS_ALTERNATE_CHS        (0x00000008)\n\n#define MPI_FCPORTPAGE4_PORT_MASK_INIT_HBA              (0x00000030)\n#define MPI_FCPORTPAGE4_PORT_DISABLE_INIT_HBA           (0x00000000)\n#define MPI_FCPORTPAGE4_PORT_BIOS_INIT_HBA              (0x00000010)\n#define MPI_FCPORTPAGE4_PORT_OS_INIT_HBA                (0x00000020)\n#define MPI_FCPORTPAGE4_PORT_BIOS_OS_INIT_HBA           (0x00000030)\n#define MPI_FCPORTPAGE4_PORT_REMOVABLE_MEDIA            (0x000000C0)\n#define MPI_FCPORTPAGE4_PORT_SPINUP_DELAY_MASK          (0x00000F00)\n\n\ntypedef struct _CONFIG_PAGE_FC_PORT_5_ALIAS_INFO\n{\n    U8      Flags;                                       \n    U8      AliasAlpa;                                   \n    U16     Reserved;                                    \n    U64     AliasWWNN;                                   \n    U64     AliasWWPN;                                   \n} CONFIG_PAGE_FC_PORT_5_ALIAS_INFO,\n  MPI_POINTER PTR_CONFIG_PAGE_FC_PORT_5_ALIAS_INFO,\n  FcPortPage5AliasInfo_t, MPI_POINTER pFcPortPage5AliasInfo_t;\n\ntypedef struct _CONFIG_PAGE_FC_PORT_5\n{\n    CONFIG_PAGE_HEADER                  Header;          \n    CONFIG_PAGE_FC_PORT_5_ALIAS_INFO    AliasInfo;       \n} CONFIG_PAGE_FC_PORT_5, MPI_POINTER PTR_CONFIG_PAGE_FC_PORT_5,\n  FCPortPage5_t, MPI_POINTER pFCPortPage5_t;\n\n#define MPI_FCPORTPAGE5_PAGEVERSION                     (0x02)\n\n#define MPI_FCPORTPAGE5_FLAGS_ALPA_ACQUIRED             (0x01)\n#define MPI_FCPORTPAGE5_FLAGS_HARD_ALPA                 (0x02)\n#define MPI_FCPORTPAGE5_FLAGS_HARD_WWNN                 (0x04)\n#define MPI_FCPORTPAGE5_FLAGS_HARD_WWPN                 (0x08)\n#define MPI_FCPORTPAGE5_FLAGS_DISABLE                   (0x10)\n\ntypedef struct _CONFIG_PAGE_FC_PORT_6\n{\n    CONFIG_PAGE_HEADER      Header;                      \n    U32                     Reserved;                    \n    U64                     TimeSinceReset;              \n    U64                     TxFrames;                    \n    U64                     RxFrames;                    \n    U64                     TxWords;                     \n    U64                     RxWords;                     \n    U64                     LipCount;                    \n    U64                     NosCount;                    \n    U64                     ErrorFrames;                 \n    U64                     DumpedFrames;                \n    U64                     LinkFailureCount;            \n    U64                     LossOfSyncCount;             \n    U64                     LossOfSignalCount;           \n    U64                     PrimitiveSeqErrCount;        \n    U64                     InvalidTxWordCount;          \n    U64                     InvalidCrcCount;             \n    U64                     FcpInitiatorIoCount;         \n} CONFIG_PAGE_FC_PORT_6, MPI_POINTER PTR_CONFIG_PAGE_FC_PORT_6,\n  FCPortPage6_t, MPI_POINTER pFCPortPage6_t;\n\n#define MPI_FCPORTPAGE6_PAGEVERSION                     (0x00)\n\n\ntypedef struct _CONFIG_PAGE_FC_PORT_7\n{\n    CONFIG_PAGE_HEADER      Header;                      \n    U32                     Reserved;                    \n    U8                      PortSymbolicName[256];       \n} CONFIG_PAGE_FC_PORT_7, MPI_POINTER PTR_CONFIG_PAGE_FC_PORT_7,\n  FCPortPage7_t, MPI_POINTER pFCPortPage7_t;\n\n#define MPI_FCPORTPAGE7_PAGEVERSION                     (0x00)\n\n\ntypedef struct _CONFIG_PAGE_FC_PORT_8\n{\n    CONFIG_PAGE_HEADER      Header;                      \n    U32                     BitVector[8];                \n} CONFIG_PAGE_FC_PORT_8, MPI_POINTER PTR_CONFIG_PAGE_FC_PORT_8,\n  FCPortPage8_t, MPI_POINTER pFCPortPage8_t;\n\n#define MPI_FCPORTPAGE8_PAGEVERSION                     (0x00)\n\n\ntypedef struct _CONFIG_PAGE_FC_PORT_9\n{\n    CONFIG_PAGE_HEADER      Header;                      \n    U32                     Reserved;                    \n    U64                     GlobalWWPN;                  \n    U64                     GlobalWWNN;                  \n    U32                     UnitType;                    \n    U32                     PhysicalPortNumber;          \n    U32                     NumAttachedNodes;            \n    U16                     IPVersion;                   \n    U16                     UDPPortNumber;               \n    U8                      IPAddress[16];               \n    U16                     Reserved1;                   \n    U16                     TopologyDiscoveryFlags;      \n} CONFIG_PAGE_FC_PORT_9, MPI_POINTER PTR_CONFIG_PAGE_FC_PORT_9,\n  FCPortPage9_t, MPI_POINTER pFCPortPage9_t;\n\n#define MPI_FCPORTPAGE9_PAGEVERSION                     (0x00)\n\n\ntypedef struct _CONFIG_PAGE_FC_PORT_10_BASE_SFP_DATA\n{\n    U8                      Id;                          \n    U8                      ExtId;                       \n    U8                      Connector;                   \n    U8                      Transceiver[8];              \n    U8                      Encoding;                    \n    U8                      BitRate_100mbs;              \n    U8                      Reserved1;                   \n    U8                      Length9u_km;                 \n    U8                      Length9u_100m;               \n    U8                      Length50u_10m;               \n    U8                      Length62p5u_10m;             \n    U8                      LengthCopper_m;              \n    U8                      Reseverved2;                 \n    U8                      VendorName[16];              \n    U8                      Reserved3;                   \n    U8                      VendorOUI[3];                \n    U8                      VendorPN[16];                \n    U8                      VendorRev[4];                \n    U16                     Wavelength;                  \n    U8                      Reserved4;                   \n    U8                      CC_BASE;                     \n} CONFIG_PAGE_FC_PORT_10_BASE_SFP_DATA,\n  MPI_POINTER PTR_CONFIG_PAGE_FC_PORT_10_BASE_SFP_DATA,\n  FCPortPage10BaseSfpData_t, MPI_POINTER pFCPortPage10BaseSfpData_t;\n\n#define MPI_FCPORT10_BASE_ID_UNKNOWN        (0x00)\n#define MPI_FCPORT10_BASE_ID_GBIC           (0x01)\n#define MPI_FCPORT10_BASE_ID_FIXED          (0x02)\n#define MPI_FCPORT10_BASE_ID_SFP            (0x03)\n#define MPI_FCPORT10_BASE_ID_SFP_MIN        (0x04)\n#define MPI_FCPORT10_BASE_ID_SFP_MAX        (0x7F)\n#define MPI_FCPORT10_BASE_ID_VEND_SPEC_MASK (0x80)\n\n#define MPI_FCPORT10_BASE_EXTID_UNKNOWN     (0x00)\n#define MPI_FCPORT10_BASE_EXTID_MODDEF1     (0x01)\n#define MPI_FCPORT10_BASE_EXTID_MODDEF2     (0x02)\n#define MPI_FCPORT10_BASE_EXTID_MODDEF3     (0x03)\n#define MPI_FCPORT10_BASE_EXTID_SEEPROM     (0x04)\n#define MPI_FCPORT10_BASE_EXTID_MODDEF5     (0x05)\n#define MPI_FCPORT10_BASE_EXTID_MODDEF6     (0x06)\n#define MPI_FCPORT10_BASE_EXTID_MODDEF7     (0x07)\n#define MPI_FCPORT10_BASE_EXTID_VNDSPC_MASK (0x80)\n\n#define MPI_FCPORT10_BASE_CONN_UNKNOWN      (0x00)\n#define MPI_FCPORT10_BASE_CONN_SC           (0x01)\n#define MPI_FCPORT10_BASE_CONN_COPPER1      (0x02)\n#define MPI_FCPORT10_BASE_CONN_COPPER2      (0x03)\n#define MPI_FCPORT10_BASE_CONN_BNC_TNC      (0x04)\n#define MPI_FCPORT10_BASE_CONN_COAXIAL      (0x05)\n#define MPI_FCPORT10_BASE_CONN_FIBERJACK    (0x06)\n#define MPI_FCPORT10_BASE_CONN_LC           (0x07)\n#define MPI_FCPORT10_BASE_CONN_MT_RJ        (0x08)\n#define MPI_FCPORT10_BASE_CONN_MU           (0x09)\n#define MPI_FCPORT10_BASE_CONN_SG           (0x0A)\n#define MPI_FCPORT10_BASE_CONN_OPT_PIGT     (0x0B)\n#define MPI_FCPORT10_BASE_CONN_RSV1_MIN     (0x0C)\n#define MPI_FCPORT10_BASE_CONN_RSV1_MAX     (0x1F)\n#define MPI_FCPORT10_BASE_CONN_HSSDC_II     (0x20)\n#define MPI_FCPORT10_BASE_CONN_CPR_PIGT     (0x21)\n#define MPI_FCPORT10_BASE_CONN_RSV2_MIN     (0x22)\n#define MPI_FCPORT10_BASE_CONN_RSV2_MAX     (0x7F)\n#define MPI_FCPORT10_BASE_CONN_VNDSPC_MASK  (0x80)\n\n#define MPI_FCPORT10_BASE_ENCODE_UNSPEC     (0x00)\n#define MPI_FCPORT10_BASE_ENCODE_8B10B      (0x01)\n#define MPI_FCPORT10_BASE_ENCODE_4B5B       (0x02)\n#define MPI_FCPORT10_BASE_ENCODE_NRZ        (0x03)\n#define MPI_FCPORT10_BASE_ENCODE_MANCHESTER (0x04)\n\n\ntypedef struct _CONFIG_PAGE_FC_PORT_10_EXTENDED_SFP_DATA\n{\n    U8                      Options[2];                  \n    U8                      BitRateMax;                  \n    U8                      BitRateMin;                  \n    U8                      VendorSN[16];                \n    U8                      DateCode[8];                 \n    U8                      DiagMonitoringType;          \n    U8                      EnhancedOptions;             \n    U8                      SFF8472Compliance;           \n    U8                      CC_EXT;                      \n} CONFIG_PAGE_FC_PORT_10_EXTENDED_SFP_DATA,\n  MPI_POINTER PTR_CONFIG_PAGE_FC_PORT_10_EXTENDED_SFP_DATA,\n  FCPortPage10ExtendedSfpData_t, MPI_POINTER pFCPortPage10ExtendedSfpData_t;\n\n#define MPI_FCPORT10_EXT_OPTION1_RATESEL    (0x20)\n#define MPI_FCPORT10_EXT_OPTION1_TX_DISABLE (0x10)\n#define MPI_FCPORT10_EXT_OPTION1_TX_FAULT   (0x08)\n#define MPI_FCPORT10_EXT_OPTION1_LOS_INVERT (0x04)\n#define MPI_FCPORT10_EXT_OPTION1_LOS        (0x02)\n\n\ntypedef struct _CONFIG_PAGE_FC_PORT_10\n{\n    CONFIG_PAGE_HEADER                          Header;              \n    U8                                          Flags;               \n    U8                                          Reserved1;           \n    U16                                         Reserved2;           \n    U32                                         HwConfig1;           \n    U32                                         HwConfig2;           \n    CONFIG_PAGE_FC_PORT_10_BASE_SFP_DATA        Base;                \n    CONFIG_PAGE_FC_PORT_10_EXTENDED_SFP_DATA    Extended;            \n    U8                                          VendorSpecific[32];  \n} CONFIG_PAGE_FC_PORT_10, MPI_POINTER PTR_CONFIG_PAGE_FC_PORT_10,\n  FCPortPage10_t, MPI_POINTER pFCPortPage10_t;\n\n#define MPI_FCPORTPAGE10_PAGEVERSION                    (0x01)\n\n \n#define MPI_FCPORTPAGE10_FLAGS_MODDEF_MASK              (0x00000007)\n#define MPI_FCPORTPAGE10_FLAGS_MODDEF2                  (0x00000001)\n#define MPI_FCPORTPAGE10_FLAGS_MODDEF1                  (0x00000002)\n#define MPI_FCPORTPAGE10_FLAGS_MODDEF0                  (0x00000004)\n#define MPI_FCPORTPAGE10_FLAGS_MODDEF_NOGBIC            (0x00000007)\n#define MPI_FCPORTPAGE10_FLAGS_MODDEF_CPR_IEEE_CX       (0x00000006)\n#define MPI_FCPORTPAGE10_FLAGS_MODDEF_COPPER            (0x00000005)\n#define MPI_FCPORTPAGE10_FLAGS_MODDEF_OPTICAL_LW        (0x00000004)\n#define MPI_FCPORTPAGE10_FLAGS_MODDEF_SEEPROM           (0x00000003)\n#define MPI_FCPORTPAGE10_FLAGS_MODDEF_SW_OPTICAL        (0x00000002)\n#define MPI_FCPORTPAGE10_FLAGS_MODDEF_LX_IEEE_OPT_LW    (0x00000001)\n#define MPI_FCPORTPAGE10_FLAGS_MODDEF_SX_IEEE_OPT_SW    (0x00000000)\n\n#define MPI_FCPORTPAGE10_FLAGS_CC_BASE_OK               (0x00000010)\n#define MPI_FCPORTPAGE10_FLAGS_CC_EXT_OK                (0x00000020)\n\n\n \n\ntypedef struct _CONFIG_PAGE_FC_DEVICE_0\n{\n    CONFIG_PAGE_HEADER      Header;                      \n    U64                     WWNN;                        \n    U64                     WWPN;                        \n    U32                     PortIdentifier;              \n    U8                      Protocol;                    \n    U8                      Flags;                       \n    U16                     BBCredit;                    \n    U16                     MaxRxFrameSize;              \n    U8                      ADISCHardALPA;               \n    U8                      PortNumber;                  \n    U8                      FcPhLowestVersion;           \n    U8                      FcPhHighestVersion;          \n    U8                      CurrentTargetID;             \n    U8                      CurrentBus;                  \n} CONFIG_PAGE_FC_DEVICE_0, MPI_POINTER PTR_CONFIG_PAGE_FC_DEVICE_0,\n  FCDevicePage0_t, MPI_POINTER pFCDevicePage0_t;\n\n#define MPI_FC_DEVICE_PAGE0_PAGEVERSION                 (0x03)\n\n#define MPI_FC_DEVICE_PAGE0_FLAGS_TARGETID_BUS_VALID    (0x01)\n#define MPI_FC_DEVICE_PAGE0_FLAGS_PLOGI_INVALID         (0x02)\n#define MPI_FC_DEVICE_PAGE0_FLAGS_PRLI_INVALID          (0x04)\n\n#define MPI_FC_DEVICE_PAGE0_PROT_IP                     (0x01)\n#define MPI_FC_DEVICE_PAGE0_PROT_FCP_TARGET             (0x02)\n#define MPI_FC_DEVICE_PAGE0_PROT_FCP_INITIATOR          (0x04)\n#define MPI_FC_DEVICE_PAGE0_PROT_FCP_RETRY              (0x08)\n\n#define MPI_FC_DEVICE_PAGE0_PGAD_PORT_MASK      (MPI_FC_DEVICE_PGAD_PORT_MASK)\n#define MPI_FC_DEVICE_PAGE0_PGAD_FORM_MASK      (MPI_FC_DEVICE_PGAD_FORM_MASK)\n#define MPI_FC_DEVICE_PAGE0_PGAD_FORM_NEXT_DID  (MPI_FC_DEVICE_PGAD_FORM_NEXT_DID)\n#define MPI_FC_DEVICE_PAGE0_PGAD_FORM_BUS_TID   (MPI_FC_DEVICE_PGAD_FORM_BUS_TID)\n#define MPI_FC_DEVICE_PAGE0_PGAD_DID_MASK       (MPI_FC_DEVICE_PGAD_ND_DID_MASK)\n#define MPI_FC_DEVICE_PAGE0_PGAD_BUS_MASK       (MPI_FC_DEVICE_PGAD_BT_BUS_MASK)\n#define MPI_FC_DEVICE_PAGE0_PGAD_BUS_SHIFT      (MPI_FC_DEVICE_PGAD_BT_BUS_SHIFT)\n#define MPI_FC_DEVICE_PAGE0_PGAD_TID_MASK       (MPI_FC_DEVICE_PGAD_BT_TID_MASK)\n\n#define MPI_FC_DEVICE_PAGE0_HARD_ALPA_UNKNOWN   (0xFF)\n\n \n\ntypedef struct _RAID_VOL0_PHYS_DISK\n{\n    U16                         Reserved;                \n    U8                          PhysDiskMap;             \n    U8                          PhysDiskNum;             \n} RAID_VOL0_PHYS_DISK, MPI_POINTER PTR_RAID_VOL0_PHYS_DISK,\n  RaidVol0PhysDisk_t, MPI_POINTER pRaidVol0PhysDisk_t;\n\n#define MPI_RAIDVOL0_PHYSDISK_PRIMARY                   (0x01)\n#define MPI_RAIDVOL0_PHYSDISK_SECONDARY                 (0x02)\n\ntypedef struct _RAID_VOL0_STATUS\n{\n    U8                          Flags;                   \n    U8                          State;                   \n    U16                         Reserved;                \n} RAID_VOL0_STATUS, MPI_POINTER PTR_RAID_VOL0_STATUS,\n  RaidVol0Status_t, MPI_POINTER pRaidVol0Status_t;\n\n \n#define MPI_RAIDVOL0_STATUS_FLAG_ENABLED                (0x01)\n#define MPI_RAIDVOL0_STATUS_FLAG_QUIESCED               (0x02)\n#define MPI_RAIDVOL0_STATUS_FLAG_RESYNC_IN_PROGRESS     (0x04)\n#define MPI_RAIDVOL0_STATUS_FLAG_VOLUME_INACTIVE        (0x08)\n#define MPI_RAIDVOL0_STATUS_FLAG_BAD_BLOCK_TABLE_FULL   (0x10)\n\n#define MPI_RAIDVOL0_STATUS_STATE_OPTIMAL               (0x00)\n#define MPI_RAIDVOL0_STATUS_STATE_DEGRADED              (0x01)\n#define MPI_RAIDVOL0_STATUS_STATE_FAILED                (0x02)\n#define MPI_RAIDVOL0_STATUS_STATE_MISSING               (0x03)\n\ntypedef struct _RAID_VOL0_SETTINGS\n{\n    U16                         Settings;        \n    U8                          HotSparePool;      \n    U8                          Reserved;        \n} RAID_VOL0_SETTINGS, MPI_POINTER PTR_RAID_VOL0_SETTINGS,\n  RaidVol0Settings, MPI_POINTER pRaidVol0Settings;\n\n \n#define MPI_RAIDVOL0_SETTING_WRITE_CACHING_ENABLE       (0x0001)\n#define MPI_RAIDVOL0_SETTING_OFFLINE_ON_SMART           (0x0002)\n#define MPI_RAIDVOL0_SETTING_AUTO_CONFIGURE             (0x0004)\n#define MPI_RAIDVOL0_SETTING_PRIORITY_RESYNC            (0x0008)\n#define MPI_RAIDVOL0_SETTING_FAST_DATA_SCRUBBING_0102   (0x0020)  \n\n#define MPI_RAIDVOL0_SETTING_MASK_METADATA_SIZE         (0x00C0)\n#define MPI_RAIDVOL0_SETTING_64MB_METADATA_SIZE         (0x0000)\n#define MPI_RAIDVOL0_SETTING_512MB_METADATA_SIZE        (0x0040)\n\n#define MPI_RAIDVOL0_SETTING_USE_PRODUCT_ID_SUFFIX      (0x0010)\n#define MPI_RAIDVOL0_SETTING_USE_DEFAULTS               (0x8000)\n\n \n#define MPI_RAID_HOT_SPARE_POOL_0                       (0x01)\n#define MPI_RAID_HOT_SPARE_POOL_1                       (0x02)\n#define MPI_RAID_HOT_SPARE_POOL_2                       (0x04)\n#define MPI_RAID_HOT_SPARE_POOL_3                       (0x08)\n#define MPI_RAID_HOT_SPARE_POOL_4                       (0x10)\n#define MPI_RAID_HOT_SPARE_POOL_5                       (0x20)\n#define MPI_RAID_HOT_SPARE_POOL_6                       (0x40)\n#define MPI_RAID_HOT_SPARE_POOL_7                       (0x80)\n\n \n#ifndef MPI_RAID_VOL_PAGE_0_PHYSDISK_MAX\n#define MPI_RAID_VOL_PAGE_0_PHYSDISK_MAX        (1)\n#endif\n\ntypedef struct _CONFIG_PAGE_RAID_VOL_0\n{\n    CONFIG_PAGE_HEADER      Header;          \n    U8                      VolumeID;        \n    U8                      VolumeBus;       \n    U8                      VolumeIOC;       \n    U8                      VolumeType;        \n    RAID_VOL0_STATUS        VolumeStatus;    \n    RAID_VOL0_SETTINGS      VolumeSettings;  \n    U32                     MaxLBA;          \n    U32                     MaxLBAHigh;      \n    U32                     StripeSize;      \n    U32                     Reserved2;       \n    U32                     Reserved3;       \n    U8                      NumPhysDisks;    \n    U8                      DataScrubRate;   \n    U8                      ResyncRate;      \n    U8                      InactiveStatus;  \n    RAID_VOL0_PHYS_DISK     PhysDisk[MPI_RAID_VOL_PAGE_0_PHYSDISK_MAX]; \n} CONFIG_PAGE_RAID_VOL_0, MPI_POINTER PTR_CONFIG_PAGE_RAID_VOL_0,\n  RaidVolumePage0_t, MPI_POINTER pRaidVolumePage0_t;\n\n#define MPI_RAIDVOLPAGE0_PAGEVERSION                    (0x07)\n\n \n#define MPI_RAIDVOLPAGE0_UNKNOWN_INACTIVE               (0x00)\n#define MPI_RAIDVOLPAGE0_STALE_METADATA_INACTIVE        (0x01)\n#define MPI_RAIDVOLPAGE0_FOREIGN_VOLUME_INACTIVE        (0x02)\n#define MPI_RAIDVOLPAGE0_INSUFFICIENT_RESOURCE_INACTIVE (0x03)\n#define MPI_RAIDVOLPAGE0_CLONE_VOLUME_INACTIVE          (0x04)\n#define MPI_RAIDVOLPAGE0_INSUFFICIENT_METADATA_INACTIVE (0x05)\n#define MPI_RAIDVOLPAGE0_PREVIOUSLY_DELETED             (0x06)\n\n\ntypedef struct _CONFIG_PAGE_RAID_VOL_1\n{\n    CONFIG_PAGE_HEADER      Header;          \n    U8                      VolumeID;        \n    U8                      VolumeBus;       \n    U8                      VolumeIOC;       \n    U8                      Reserved0;       \n    U8                      GUID[24];        \n    U8                      Name[32];        \n    U64                     WWID;            \n    U32                     Reserved1;       \n    U32                     Reserved2;       \n} CONFIG_PAGE_RAID_VOL_1, MPI_POINTER PTR_CONFIG_PAGE_RAID_VOL_1,\n  RaidVolumePage1_t, MPI_POINTER pRaidVolumePage1_t;\n\n#define MPI_RAIDVOLPAGE1_PAGEVERSION                    (0x01)\n\n\n \n\ntypedef struct _RAID_PHYS_DISK0_ERROR_DATA\n{\n    U8                      ErrorCdbByte;                \n    U8                      ErrorSenseKey;               \n    U16                     Reserved;                    \n    U16                     ErrorCount;                  \n    U8                      ErrorASC;                    \n    U8                      ErrorASCQ;                   \n    U16                     SmartCount;                  \n    U8                      SmartASC;                    \n    U8                      SmartASCQ;                   \n} RAID_PHYS_DISK0_ERROR_DATA, MPI_POINTER PTR_RAID_PHYS_DISK0_ERROR_DATA,\n  RaidPhysDisk0ErrorData_t, MPI_POINTER pRaidPhysDisk0ErrorData_t;\n\ntypedef struct _RAID_PHYS_DISK_INQUIRY_DATA\n{\n    U8                          VendorID[8];             \n    U8                          ProductID[16];           \n    U8                          ProductRevLevel[4];      \n    U8                          Info[32];                \n} RAID_PHYS_DISK0_INQUIRY_DATA, MPI_POINTER PTR_RAID_PHYS_DISK0_INQUIRY_DATA,\n  RaidPhysDisk0InquiryData, MPI_POINTER pRaidPhysDisk0InquiryData;\n\ntypedef struct _RAID_PHYS_DISK0_SETTINGS\n{\n    U8              SepID;               \n    U8              SepBus;              \n    U8              HotSparePool;          \n    U8              PhysDiskSettings;    \n} RAID_PHYS_DISK0_SETTINGS, MPI_POINTER PTR_RAID_PHYS_DISK0_SETTINGS,\n  RaidPhysDiskSettings_t, MPI_POINTER pRaidPhysDiskSettings_t;\n\ntypedef struct _RAID_PHYS_DISK0_STATUS\n{\n    U8                              Flags;               \n    U8                              State;               \n    U16                             Reserved;            \n} RAID_PHYS_DISK0_STATUS, MPI_POINTER PTR_RAID_PHYS_DISK0_STATUS,\n  RaidPhysDiskStatus_t, MPI_POINTER pRaidPhysDiskStatus_t;\n\n \n\n#define MPI_PHYSDISK0_STATUS_FLAG_OUT_OF_SYNC           (0x01)\n#define MPI_PHYSDISK0_STATUS_FLAG_QUIESCED              (0x02)\n#define MPI_PHYSDISK0_STATUS_FLAG_INACTIVE_VOLUME       (0x04)\n#define MPI_PHYSDISK0_STATUS_FLAG_OPTIMAL_PREVIOUS      (0x00)\n#define MPI_PHYSDISK0_STATUS_FLAG_NOT_OPTIMAL_PREVIOUS  (0x08)\n\n#define MPI_PHYSDISK0_STATUS_ONLINE                     (0x00)\n#define MPI_PHYSDISK0_STATUS_MISSING                    (0x01)\n#define MPI_PHYSDISK0_STATUS_NOT_COMPATIBLE             (0x02)\n#define MPI_PHYSDISK0_STATUS_FAILED                     (0x03)\n#define MPI_PHYSDISK0_STATUS_INITIALIZING               (0x04)\n#define MPI_PHYSDISK0_STATUS_OFFLINE_REQUESTED          (0x05)\n#define MPI_PHYSDISK0_STATUS_FAILED_REQUESTED           (0x06)\n#define MPI_PHYSDISK0_STATUS_OTHER_OFFLINE              (0xFF)\n\ntypedef struct _CONFIG_PAGE_RAID_PHYS_DISK_0\n{\n    CONFIG_PAGE_HEADER              Header;              \n    U8                              PhysDiskID;          \n    U8                              PhysDiskBus;         \n    U8                              PhysDiskIOC;         \n    U8                              PhysDiskNum;         \n    RAID_PHYS_DISK0_SETTINGS        PhysDiskSettings;    \n    U32                             Reserved1;           \n    U8                              ExtDiskIdentifier[8];  \n    U8                              DiskIdentifier[16];  \n    RAID_PHYS_DISK0_INQUIRY_DATA    InquiryData;         \n    RAID_PHYS_DISK0_STATUS          PhysDiskStatus;      \n    U32                             MaxLBA;              \n    RAID_PHYS_DISK0_ERROR_DATA      ErrorData;           \n} CONFIG_PAGE_RAID_PHYS_DISK_0, MPI_POINTER PTR_CONFIG_PAGE_RAID_PHYS_DISK_0,\n  RaidPhysDiskPage0_t, MPI_POINTER pRaidPhysDiskPage0_t;\n\n#define MPI_RAIDPHYSDISKPAGE0_PAGEVERSION           (0x02)\n\n\ntypedef struct _RAID_PHYS_DISK1_PATH\n{\n    U8                              PhysDiskID;          \n    U8                              PhysDiskBus;         \n    U16                             Reserved1;           \n    U64                             WWID;                \n    U64                             OwnerWWID;           \n    U8                              OwnerIdentifier;     \n    U8                              Reserved2;           \n    U16                             Flags;               \n} RAID_PHYS_DISK1_PATH, MPI_POINTER PTR_RAID_PHYS_DISK1_PATH,\n  RaidPhysDisk1Path_t, MPI_POINTER pRaidPhysDisk1Path_t;\n\n \n#define MPI_RAID_PHYSDISK1_FLAG_BROKEN          (0x0002)\n#define MPI_RAID_PHYSDISK1_FLAG_INVALID         (0x0001)\n\n\n \n#ifndef MPI_RAID_PHYS_DISK1_PATH_MAX\n#define MPI_RAID_PHYS_DISK1_PATH_MAX    (1)\n#endif\n\ntypedef struct _CONFIG_PAGE_RAID_PHYS_DISK_1\n{\n    CONFIG_PAGE_HEADER              Header;              \n    U8                              NumPhysDiskPaths;    \n    U8                              PhysDiskNum;         \n    U16                             Reserved2;           \n    U32                             Reserved1;           \n    RAID_PHYS_DISK1_PATH            Path[MPI_RAID_PHYS_DISK1_PATH_MAX]; \n} CONFIG_PAGE_RAID_PHYS_DISK_1, MPI_POINTER PTR_CONFIG_PAGE_RAID_PHYS_DISK_1,\n  RaidPhysDiskPage1_t, MPI_POINTER pRaidPhysDiskPage1_t;\n\n#define MPI_RAIDPHYSDISKPAGE1_PAGEVERSION       (0x00)\n\n\n \n\ntypedef struct _CONFIG_PAGE_LAN_0\n{\n    ConfigPageHeader_t      Header;                      \n    U16                     TxRxModes;                   \n    U16                     Reserved;                    \n    U32                     PacketPrePad;                \n} CONFIG_PAGE_LAN_0, MPI_POINTER PTR_CONFIG_PAGE_LAN_0,\n  LANPage0_t, MPI_POINTER pLANPage0_t;\n\n#define MPI_LAN_PAGE0_PAGEVERSION                       (0x01)\n\n#define MPI_LAN_PAGE0_RETURN_LOOPBACK                   (0x0000)\n#define MPI_LAN_PAGE0_SUPPRESS_LOOPBACK                 (0x0001)\n#define MPI_LAN_PAGE0_LOOPBACK_MASK                     (0x0001)\n\ntypedef struct _CONFIG_PAGE_LAN_1\n{\n    ConfigPageHeader_t      Header;                      \n    U16                     Reserved;                    \n    U8                      CurrentDeviceState;          \n    U8                      Reserved1;                   \n    U32                     MinPacketSize;               \n    U32                     MaxPacketSize;               \n    U32                     HardwareAddressLow;          \n    U32                     HardwareAddressHigh;         \n    U32                     MaxWireSpeedLow;             \n    U32                     MaxWireSpeedHigh;            \n    U32                     BucketsRemaining;            \n    U32                     MaxReplySize;                \n    U32                     NegWireSpeedLow;             \n    U32                     NegWireSpeedHigh;            \n} CONFIG_PAGE_LAN_1, MPI_POINTER PTR_CONFIG_PAGE_LAN_1,\n  LANPage1_t, MPI_POINTER pLANPage1_t;\n\n#define MPI_LAN_PAGE1_PAGEVERSION                       (0x03)\n\n#define MPI_LAN_PAGE1_DEV_STATE_RESET                   (0x00)\n#define MPI_LAN_PAGE1_DEV_STATE_OPERATIONAL             (0x01)\n\n\n \n\ntypedef struct _CONFIG_PAGE_INBAND_0\n{\n    CONFIG_PAGE_HEADER      Header;                      \n    MPI_VERSION_FORMAT      InbandVersion;               \n    U16                     MaximumBuffers;              \n    U16                     Reserved1;                   \n} CONFIG_PAGE_INBAND_0, MPI_POINTER PTR_CONFIG_PAGE_INBAND_0,\n  InbandPage0_t, MPI_POINTER pInbandPage0_t;\n\n#define MPI_INBAND_PAGEVERSION          (0x00)\n\n\n\n \n\ntypedef struct _MPI_SAS_IO_UNIT0_PHY_DATA\n{\n    U8          Port;                    \n    U8          PortFlags;               \n    U8          PhyFlags;                \n    U8          NegotiatedLinkRate;      \n    U32         ControllerPhyDeviceInfo; \n    U16         AttachedDeviceHandle;    \n    U16         ControllerDevHandle;     \n    U32         DiscoveryStatus;         \n} MPI_SAS_IO_UNIT0_PHY_DATA, MPI_POINTER PTR_MPI_SAS_IO_UNIT0_PHY_DATA,\n  SasIOUnit0PhyData, MPI_POINTER pSasIOUnit0PhyData;\n\n \n#ifndef MPI_SAS_IOUNIT0_PHY_MAX\n#define MPI_SAS_IOUNIT0_PHY_MAX         (1)\n#endif\n\ntypedef struct _CONFIG_PAGE_SAS_IO_UNIT_0\n{\n    CONFIG_EXTENDED_PAGE_HEADER     Header;                              \n    U16                             NvdataVersionDefault;                \n    U16                             NvdataVersionPersistent;             \n    U8                              NumPhys;                             \n    U8                              Reserved2;                           \n    U16                             Reserved3;                           \n    MPI_SAS_IO_UNIT0_PHY_DATA       PhyData[MPI_SAS_IOUNIT0_PHY_MAX];    \n} CONFIG_PAGE_SAS_IO_UNIT_0, MPI_POINTER PTR_CONFIG_PAGE_SAS_IO_UNIT_0,\n  SasIOUnitPage0_t, MPI_POINTER pSasIOUnitPage0_t;\n\n#define MPI_SASIOUNITPAGE0_PAGEVERSION      (0x04)\n\n \n#define MPI_SAS_IOUNIT0_PORT_FLAGS_DISCOVERY_IN_PROGRESS    (0x08)\n#define MPI_SAS_IOUNIT0_PORT_FLAGS_0_TARGET_IOC_NUM         (0x00)\n#define MPI_SAS_IOUNIT0_PORT_FLAGS_1_TARGET_IOC_NUM         (0x04)\n#define MPI_SAS_IOUNIT0_PORT_FLAGS_AUTO_PORT_CONFIG         (0x01)\n\n \n#define MPI_SAS_IOUNIT0_PHY_FLAGS_PHY_DISABLED              (0x04)\n#define MPI_SAS_IOUNIT0_PHY_FLAGS_TX_INVERT                 (0x02)\n#define MPI_SAS_IOUNIT0_PHY_FLAGS_RX_INVERT                 (0x01)\n\n \n#define MPI_SAS_IOUNIT0_RATE_UNKNOWN                        (0x00)\n#define MPI_SAS_IOUNIT0_RATE_PHY_DISABLED                   (0x01)\n#define MPI_SAS_IOUNIT0_RATE_FAILED_SPEED_NEGOTIATION       (0x02)\n#define MPI_SAS_IOUNIT0_RATE_SATA_OOB_COMPLETE              (0x03)\n#define MPI_SAS_IOUNIT0_RATE_1_5                            (0x08)\n#define MPI_SAS_IOUNIT0_RATE_3_0                            (0x09)\n#define MPI_SAS_IOUNIT0_RATE_6_0                            (0x0A)\n\n \n\n \n#define MPI_SAS_IOUNIT0_DS_LOOP_DETECTED                    (0x00000001)\n#define MPI_SAS_IOUNIT0_DS_UNADDRESSABLE_DEVICE             (0x00000002)\n#define MPI_SAS_IOUNIT0_DS_MULTIPLE_PORTS                   (0x00000004)\n#define MPI_SAS_IOUNIT0_DS_EXPANDER_ERR                     (0x00000008)\n#define MPI_SAS_IOUNIT0_DS_SMP_TIMEOUT                      (0x00000010)\n#define MPI_SAS_IOUNIT0_DS_OUT_ROUTE_ENTRIES                (0x00000020)\n#define MPI_SAS_IOUNIT0_DS_INDEX_NOT_EXIST                  (0x00000040)\n#define MPI_SAS_IOUNIT0_DS_SMP_FUNCTION_FAILED              (0x00000080)\n#define MPI_SAS_IOUNIT0_DS_SMP_CRC_ERROR                    (0x00000100)\n#define MPI_SAS_IOUNIT0_DS_SUBTRACTIVE_LINK                 (0x00000200)\n#define MPI_SAS_IOUNIT0_DS_TABLE_LINK                       (0x00000400)\n#define MPI_SAS_IOUNIT0_DS_UNSUPPORTED_DEVICE               (0x00000800)\n#define MPI_SAS_IOUNIT0_DS_MAX_SATA_TARGETS                 (0x00001000)\n#define MPI_SAS_IOUNIT0_DS_MULTI_PORT_DOMAIN                (0x00002000)\n\n\ntypedef struct _MPI_SAS_IO_UNIT1_PHY_DATA\n{\n    U8          Port;                        \n    U8          PortFlags;                   \n    U8          PhyFlags;                    \n    U8          MaxMinLinkRate;              \n    U32         ControllerPhyDeviceInfo;     \n    U16         MaxTargetPortConnectTime;    \n    U16         Reserved1;                   \n} MPI_SAS_IO_UNIT1_PHY_DATA, MPI_POINTER PTR_MPI_SAS_IO_UNIT1_PHY_DATA,\n  SasIOUnit1PhyData, MPI_POINTER pSasIOUnit1PhyData;\n\n \n#ifndef MPI_SAS_IOUNIT1_PHY_MAX\n#define MPI_SAS_IOUNIT1_PHY_MAX         (1)\n#endif\n\ntypedef struct _CONFIG_PAGE_SAS_IO_UNIT_1\n{\n    CONFIG_EXTENDED_PAGE_HEADER Header;                              \n    U16                         ControlFlags;                        \n    U16                         MaxNumSATATargets;                   \n    U16                         AdditionalControlFlags;              \n    U16                         Reserved1;                           \n    U8                          NumPhys;                             \n    U8                          SATAMaxQDepth;                       \n    U8                          ReportDeviceMissingDelay;            \n    U8                          IODeviceMissingDelay;                \n    MPI_SAS_IO_UNIT1_PHY_DATA   PhyData[MPI_SAS_IOUNIT1_PHY_MAX];    \n} CONFIG_PAGE_SAS_IO_UNIT_1, MPI_POINTER PTR_CONFIG_PAGE_SAS_IO_UNIT_1,\n  SasIOUnitPage1_t, MPI_POINTER pSasIOUnitPage1_t;\n\n#define MPI_SASIOUNITPAGE1_PAGEVERSION      (0x07)\n\n \n#define MPI_SAS_IOUNIT1_CONTROL_DEVICE_SELF_TEST            (0x8000)\n#define MPI_SAS_IOUNIT1_CONTROL_SATA_3_0_MAX                (0x4000)\n#define MPI_SAS_IOUNIT1_CONTROL_SATA_1_5_MAX                (0x2000)\n#define MPI_SAS_IOUNIT1_CONTROL_SATA_SW_PRESERVE            (0x1000)\n#define MPI_SAS_IOUNIT1_CONTROL_DISABLE_SAS_HASH            (0x0800)\n\n#define MPI_SAS_IOUNIT1_CONTROL_MASK_DEV_SUPPORT            (0x0600)\n#define MPI_SAS_IOUNIT1_CONTROL_SHIFT_DEV_SUPPORT           (9)\n#define MPI_SAS_IOUNIT1_CONTROL_DEV_SUPPORT_BOTH            (0x00)\n#define MPI_SAS_IOUNIT1_CONTROL_DEV_SAS_SUPPORT             (0x01)\n#define MPI_SAS_IOUNIT1_CONTROL_DEV_SATA_SUPPORT            (0x02)\n\n#define MPI_SAS_IOUNIT1_CONTROL_POSTPONE_SATA_INIT          (0x0100)\n#define MPI_SAS_IOUNIT1_CONTROL_SATA_48BIT_LBA_REQUIRED     (0x0080)\n#define MPI_SAS_IOUNIT1_CONTROL_SATA_SMART_REQUIRED         (0x0040)\n#define MPI_SAS_IOUNIT1_CONTROL_SATA_NCQ_REQUIRED           (0x0020)\n#define MPI_SAS_IOUNIT1_CONTROL_SATA_FUA_REQUIRED           (0x0010)\n#define MPI_SAS_IOUNIT1_CONTROL_PHY_ENABLE_ORDER_HIGH       (0x0008)\n#define MPI_SAS_IOUNIT1_CONTROL_SUBTRACTIVE_ILLEGAL         (0x0004)\n#define MPI_SAS_IOUNIT1_CONTROL_FIRST_LVL_DISC_ONLY         (0x0002)\n#define MPI_SAS_IOUNIT1_CONTROL_CLEAR_AFFILIATION           (0x0001)\n\n \n#define MPI_SAS_IOUNIT1_ACONTROL_MULTI_PORT_DOMAIN_ILLEGAL          (0x0080)\n#define MPI_SAS_IOUNIT1_ACONTROL_SATA_ASYNCHROUNOUS_NOTIFICATION    (0x0040)\n#define MPI_SAS_IOUNIT1_ACONTROL_HIDE_NONZERO_ATTACHED_PHY_IDENT    (0x0020)\n#define MPI_SAS_IOUNIT1_ACONTROL_PORT_ENABLE_ONLY_SATA_LINK_RESET   (0x0010)\n#define MPI_SAS_IOUNIT1_ACONTROL_OTHER_AFFILIATION_SATA_LINK_RESET  (0x0008)\n#define MPI_SAS_IOUNIT1_ACONTROL_SELF_AFFILIATION_SATA_LINK_RESET   (0x0004)\n#define MPI_SAS_IOUNIT1_ACONTROL_NO_AFFILIATION_SATA_LINK_RESET     (0x0002)\n#define MPI_SAS_IOUNIT1_ACONTROL_ALLOW_TABLE_TO_TABLE               (0x0001)\n\n \n#define MPI_SAS_IOUNIT1_REPORT_MISSING_TIMEOUT_MASK         (0x7F)\n#define MPI_SAS_IOUNIT1_REPORT_MISSING_UNIT_16              (0x80)\n\n \n#define MPI_SAS_IOUNIT1_PORT_FLAGS_0_TARGET_IOC_NUM         (0x00)\n#define MPI_SAS_IOUNIT1_PORT_FLAGS_1_TARGET_IOC_NUM         (0x04)\n#define MPI_SAS_IOUNIT1_PORT_FLAGS_AUTO_PORT_CONFIG         (0x01)\n\n \n#define MPI_SAS_IOUNIT1_PHY_FLAGS_PHY_DISABLE               (0x04)\n#define MPI_SAS_IOUNIT1_PHY_FLAGS_TX_INVERT                 (0x02)\n#define MPI_SAS_IOUNIT1_PHY_FLAGS_RX_INVERT                 (0x01)\n\n \n#define MPI_SAS_IOUNIT1_MAX_RATE_MASK                       (0xF0)\n#define MPI_SAS_IOUNIT1_MAX_RATE_1_5                        (0x80)\n#define MPI_SAS_IOUNIT1_MAX_RATE_3_0                        (0x90)\n#define MPI_SAS_IOUNIT1_MIN_RATE_MASK                       (0x0F)\n#define MPI_SAS_IOUNIT1_MIN_RATE_1_5                        (0x08)\n#define MPI_SAS_IOUNIT1_MIN_RATE_3_0                        (0x09)\n\n \n\n\ntypedef struct _CONFIG_PAGE_SAS_IO_UNIT_2\n{\n    CONFIG_EXTENDED_PAGE_HEADER         Header;                  \n    U8                                  NumDevsPerEnclosure;     \n    U8                                  Reserved1;               \n    U16                                 Reserved2;               \n    U16                                 MaxPersistentIDs;        \n    U16                                 NumPersistentIDsUsed;    \n    U8                                  Status;                  \n    U8                                  Flags;                   \n    U16                                 MaxNumPhysicalMappedIDs; \n} CONFIG_PAGE_SAS_IO_UNIT_2, MPI_POINTER PTR_CONFIG_PAGE_SAS_IO_UNIT_2,\n  SasIOUnitPage2_t, MPI_POINTER pSasIOUnitPage2_t;\n\n#define MPI_SASIOUNITPAGE2_PAGEVERSION      (0x06)\n\n \n#define MPI_SAS_IOUNIT2_STATUS_DEVICE_LIMIT_EXCEEDED        (0x08)\n#define MPI_SAS_IOUNIT2_STATUS_ENCLOSURE_DEVICES_UNMAPPED   (0x04)\n#define MPI_SAS_IOUNIT2_STATUS_DISABLED_PERSISTENT_MAPPINGS (0x02)\n#define MPI_SAS_IOUNIT2_STATUS_FULL_PERSISTENT_MAPPINGS     (0x01)\n\n \n#define MPI_SAS_IOUNIT2_FLAGS_DISABLE_PERSISTENT_MAPPINGS   (0x01)\n \n#define MPI_SAS_IOUNIT2_FLAGS_MASK_PHYS_MAP_MODE            (0x0E)\n#define MPI_SAS_IOUNIT2_FLAGS_SHIFT_PHYS_MAP_MODE           (1)\n#define MPI_SAS_IOUNIT2_FLAGS_NO_PHYS_MAP                   (0x00)\n#define MPI_SAS_IOUNIT2_FLAGS_DIRECT_ATTACH_PHYS_MAP        (0x01)\n#define MPI_SAS_IOUNIT2_FLAGS_ENCLOSURE_SLOT_PHYS_MAP       (0x02)\n#define MPI_SAS_IOUNIT2_FLAGS_HOST_ASSIGNED_PHYS_MAP        (0x07)\n\n#define MPI_SAS_IOUNIT2_FLAGS_RESERVE_ID_0_FOR_BOOT         (0x10)\n#define MPI_SAS_IOUNIT2_FLAGS_DA_STARTING_SLOT              (0x20)\n\n\ntypedef struct _CONFIG_PAGE_SAS_IO_UNIT_3\n{\n    CONFIG_EXTENDED_PAGE_HEADER Header;                          \n    U32                         Reserved1;                       \n    U32                         MaxInvalidDwordCount;            \n    U32                         InvalidDwordCountTime;           \n    U32                         MaxRunningDisparityErrorCount;   \n    U32                         RunningDisparityErrorTime;       \n    U32                         MaxLossDwordSynchCount;          \n    U32                         LossDwordSynchCountTime;         \n    U32                         MaxPhyResetProblemCount;         \n    U32                         PhyResetProblemTime;             \n} CONFIG_PAGE_SAS_IO_UNIT_3, MPI_POINTER PTR_CONFIG_PAGE_SAS_IO_UNIT_3,\n  SasIOUnitPage3_t, MPI_POINTER pSasIOUnitPage3_t;\n\n#define MPI_SASIOUNITPAGE3_PAGEVERSION      (0x00)\n\n\n \n\ntypedef struct _CONFIG_PAGE_SAS_EXPANDER_0\n{\n    CONFIG_EXTENDED_PAGE_HEADER         Header;                  \n    U8                                  PhysicalPort;            \n    U8                                  Reserved1;               \n    U16                                 EnclosureHandle;         \n    U64                                 SASAddress;              \n    U32                                 DiscoveryStatus;         \n    U16                                 DevHandle;               \n    U16                                 ParentDevHandle;         \n    U16                                 ExpanderChangeCount;     \n    U16                                 ExpanderRouteIndexes;    \n    U8                                  NumPhys;                 \n    U8                                  SASLevel;                \n    U8                                  Flags;                   \n    U8                                  Reserved3;               \n} CONFIG_PAGE_SAS_EXPANDER_0, MPI_POINTER PTR_CONFIG_PAGE_SAS_EXPANDER_0,\n  SasExpanderPage0_t, MPI_POINTER pSasExpanderPage0_t;\n\n#define MPI_SASEXPANDER0_PAGEVERSION        (0x03)\n\n \n#define MPI_SAS_EXPANDER0_DS_LOOP_DETECTED              (0x00000001)\n#define MPI_SAS_EXPANDER0_DS_UNADDRESSABLE_DEVICE       (0x00000002)\n#define MPI_SAS_EXPANDER0_DS_MULTIPLE_PORTS             (0x00000004)\n#define MPI_SAS_EXPANDER0_DS_EXPANDER_ERR               (0x00000008)\n#define MPI_SAS_EXPANDER0_DS_SMP_TIMEOUT                (0x00000010)\n#define MPI_SAS_EXPANDER0_DS_OUT_ROUTE_ENTRIES          (0x00000020)\n#define MPI_SAS_EXPANDER0_DS_INDEX_NOT_EXIST            (0x00000040)\n#define MPI_SAS_EXPANDER0_DS_SMP_FUNCTION_FAILED        (0x00000080)\n#define MPI_SAS_EXPANDER0_DS_SMP_CRC_ERROR              (0x00000100)\n#define MPI_SAS_EXPANDER0_DS_SUBTRACTIVE_LINK           (0x00000200)\n#define MPI_SAS_EXPANDER0_DS_TABLE_LINK                 (0x00000400)\n#define MPI_SAS_EXPANDER0_DS_UNSUPPORTED_DEVICE         (0x00000800)\n\n \n#define MPI_SAS_EXPANDER0_FLAGS_CONNECTOR_END_DEVICE    (0x04)\n#define MPI_SAS_EXPANDER0_FLAGS_ROUTE_TABLE_CONFIG      (0x02)\n#define MPI_SAS_EXPANDER0_FLAGS_CONFIG_IN_PROGRESS      (0x01)\n\n\ntypedef struct _CONFIG_PAGE_SAS_EXPANDER_1\n{\n    CONFIG_EXTENDED_PAGE_HEADER Header;                  \n    U8                          PhysicalPort;            \n    U8                          Reserved1;               \n    U16                         Reserved2;               \n    U8                          NumPhys;                 \n    U8                          Phy;                     \n    U16                         NumTableEntriesProgrammed;  \n    U8                          ProgrammedLinkRate;      \n    U8                          HwLinkRate;              \n    U16                         AttachedDevHandle;       \n    U32                         PhyInfo;                 \n    U32                         AttachedDeviceInfo;      \n    U16                         OwnerDevHandle;          \n    U8                          ChangeCount;             \n    U8                          NegotiatedLinkRate;      \n    U8                          PhyIdentifier;           \n    U8                          AttachedPhyIdentifier;   \n    U8                          Reserved3;               \n    U8                          DiscoveryInfo;           \n    U32                         Reserved4;               \n} CONFIG_PAGE_SAS_EXPANDER_1, MPI_POINTER PTR_CONFIG_PAGE_SAS_EXPANDER_1,\n  SasExpanderPage1_t, MPI_POINTER pSasExpanderPage1_t;\n\n#define MPI_SASEXPANDER1_PAGEVERSION        (0x01)\n\n \n\n \n\n \n\n \n\n \n#define MPI_SAS_EXPANDER1_DISCINFO_BAD_PHY_DISABLED     (0x04)\n#define MPI_SAS_EXPANDER1_DISCINFO_LINK_STATUS_CHANGE   (0x02)\n#define MPI_SAS_EXPANDER1_DISCINFO_NO_ROUTING_ENTRIES   (0x01)\n\n \n#define MPI_SAS_EXPANDER1_NEG_RATE_UNKNOWN              (0x00)\n#define MPI_SAS_EXPANDER1_NEG_RATE_PHY_DISABLED         (0x01)\n#define MPI_SAS_EXPANDER1_NEG_RATE_FAILED_NEGOTIATION   (0x02)\n#define MPI_SAS_EXPANDER1_NEG_RATE_SATA_OOB_COMPLETE    (0x03)\n#define MPI_SAS_EXPANDER1_NEG_RATE_1_5                  (0x08)\n#define MPI_SAS_EXPANDER1_NEG_RATE_3_0                  (0x09)\n\n\n \n\ntypedef struct _CONFIG_PAGE_SAS_DEVICE_0\n{\n    CONFIG_EXTENDED_PAGE_HEADER         Header;                  \n    U16                                 Slot;                    \n    U16                                 EnclosureHandle;         \n    U64                                 SASAddress;              \n    U16                                 ParentDevHandle;         \n    U8                                  PhyNum;                  \n    U8                                  AccessStatus;            \n    U16                                 DevHandle;               \n    U8                                  TargetID;                \n    U8                                  Bus;                     \n    U32                                 DeviceInfo;              \n    U16                                 Flags;                   \n    U8                                  PhysicalPort;            \n    U8                                  Reserved2;               \n} CONFIG_PAGE_SAS_DEVICE_0, MPI_POINTER PTR_CONFIG_PAGE_SAS_DEVICE_0,\n  SasDevicePage0_t, MPI_POINTER pSasDevicePage0_t;\n\n#define MPI_SASDEVICE0_PAGEVERSION          (0x05)\n\n \n#define MPI_SAS_DEVICE0_ASTATUS_NO_ERRORS                   (0x00)\n#define MPI_SAS_DEVICE0_ASTATUS_SATA_INIT_FAILED            (0x01)\n#define MPI_SAS_DEVICE0_ASTATUS_SATA_CAPABILITY_FAILED      (0x02)\n#define MPI_SAS_DEVICE0_ASTATUS_SATA_AFFILIATION_CONFLICT   (0x03)\n#define MPI_SAS_DEVICE0_ASTATUS_SATA_NEEDS_INITIALIZATION   (0x04)\n \n#define MPI_SAS_DEVICE0_ASTATUS_SIF_UNKNOWN                 (0x10)\n#define MPI_SAS_DEVICE0_ASTATUS_SIF_AFFILIATION_CONFLICT    (0x11)\n#define MPI_SAS_DEVICE0_ASTATUS_SIF_DIAG                    (0x12)\n#define MPI_SAS_DEVICE0_ASTATUS_SIF_IDENTIFICATION          (0x13)\n#define MPI_SAS_DEVICE0_ASTATUS_SIF_CHECK_POWER             (0x14)\n#define MPI_SAS_DEVICE0_ASTATUS_SIF_PIO_SN                  (0x15)\n#define MPI_SAS_DEVICE0_ASTATUS_SIF_MDMA_SN                 (0x16)\n#define MPI_SAS_DEVICE0_ASTATUS_SIF_UDMA_SN                 (0x17)\n#define MPI_SAS_DEVICE0_ASTATUS_SIF_ZONING_VIOLATION        (0x18)\n#define MPI_SAS_DEVICE0_ASTATUS_SIF_NOT_ADDRESSABLE         (0x19)\n#define MPI_SAS_DEVICE0_ASTATUS_SIF_MAX                     (0x1F)\n\n \n#define MPI_SAS_DEVICE0_FLAGS_SATA_ASYNCHRONOUS_NOTIFY      (0x0400)\n#define MPI_SAS_DEVICE0_FLAGS_SATA_SW_PRESERVE              (0x0200)\n#define MPI_SAS_DEVICE0_FLAGS_UNSUPPORTED_DEVICE            (0x0100)\n#define MPI_SAS_DEVICE0_FLAGS_SATA_48BIT_LBA_SUPPORTED      (0x0080)\n#define MPI_SAS_DEVICE0_FLAGS_SATA_SMART_SUPPORTED          (0x0040)\n#define MPI_SAS_DEVICE0_FLAGS_SATA_NCQ_SUPPORTED            (0x0020)\n#define MPI_SAS_DEVICE0_FLAGS_SATA_FUA_SUPPORTED            (0x0010)\n#define MPI_SAS_DEVICE0_FLAGS_PORT_SELECTOR_ATTACH          (0x0008)\n#define MPI_SAS_DEVICE0_FLAGS_MAPPING_PERSISTENT            (0x0004)\n#define MPI_SAS_DEVICE0_FLAGS_DEVICE_MAPPED                 (0x0002)\n#define MPI_SAS_DEVICE0_FLAGS_DEVICE_PRESENT                (0x0001)\n\n \n\n\ntypedef struct _CONFIG_PAGE_SAS_DEVICE_1\n{\n    CONFIG_EXTENDED_PAGE_HEADER         Header;                  \n    U32                                 Reserved1;               \n    U64                                 SASAddress;              \n    U32                                 Reserved2;               \n    U16                                 DevHandle;               \n    U8                                  TargetID;                \n    U8                                  Bus;                     \n    U8                                  InitialRegDeviceFIS[20]; \n} CONFIG_PAGE_SAS_DEVICE_1, MPI_POINTER PTR_CONFIG_PAGE_SAS_DEVICE_1,\n  SasDevicePage1_t, MPI_POINTER pSasDevicePage1_t;\n\n#define MPI_SASDEVICE1_PAGEVERSION          (0x00)\n\n\ntypedef struct _CONFIG_PAGE_SAS_DEVICE_2\n{\n    CONFIG_EXTENDED_PAGE_HEADER         Header;                  \n    U64                                 PhysicalIdentifier;      \n    U32                                 EnclosureMapping;        \n} CONFIG_PAGE_SAS_DEVICE_2, MPI_POINTER PTR_CONFIG_PAGE_SAS_DEVICE_2,\n  SasDevicePage2_t, MPI_POINTER pSasDevicePage2_t;\n\n#define MPI_SASDEVICE2_PAGEVERSION          (0x01)\n\n \n#define MPI_SASDEVICE2_ENC_MAP_MASK_MISSING_COUNT       (0x0000000F)\n#define MPI_SASDEVICE2_ENC_MAP_SHIFT_MISSING_COUNT      (0)\n#define MPI_SASDEVICE2_ENC_MAP_MASK_NUM_SLOTS           (0x000007F0)\n#define MPI_SASDEVICE2_ENC_MAP_SHIFT_NUM_SLOTS          (4)\n#define MPI_SASDEVICE2_ENC_MAP_MASK_START_INDEX         (0x001FF800)\n#define MPI_SASDEVICE2_ENC_MAP_SHIFT_START_INDEX        (11)\n\n\n \n\ntypedef struct _CONFIG_PAGE_SAS_PHY_0\n{\n    CONFIG_EXTENDED_PAGE_HEADER         Header;                  \n    U16                                 OwnerDevHandle;          \n    U16                                 Reserved1;               \n    U64                                 SASAddress;              \n    U16                                 AttachedDevHandle;       \n    U8                                  AttachedPhyIdentifier;   \n    U8                                  Reserved2;               \n    U32                                 AttachedDeviceInfo;      \n    U8                                  ProgrammedLinkRate;      \n    U8                                  HwLinkRate;              \n    U8                                  ChangeCount;             \n    U8                                  Flags;                   \n    U32                                 PhyInfo;                 \n} CONFIG_PAGE_SAS_PHY_0, MPI_POINTER PTR_CONFIG_PAGE_SAS_PHY_0,\n  SasPhyPage0_t, MPI_POINTER pSasPhyPage0_t;\n\n#define MPI_SASPHY0_PAGEVERSION             (0x01)\n\n \n#define MPI_SAS_PHY0_PRATE_MAX_RATE_MASK                        (0xF0)\n#define MPI_SAS_PHY0_PRATE_MAX_RATE_NOT_PROGRAMMABLE            (0x00)\n#define MPI_SAS_PHY0_PRATE_MAX_RATE_1_5                         (0x80)\n#define MPI_SAS_PHY0_PRATE_MAX_RATE_3_0                         (0x90)\n#define MPI_SAS_PHY0_PRATE_MIN_RATE_MASK                        (0x0F)\n#define MPI_SAS_PHY0_PRATE_MIN_RATE_NOT_PROGRAMMABLE            (0x00)\n#define MPI_SAS_PHY0_PRATE_MIN_RATE_1_5                         (0x08)\n#define MPI_SAS_PHY0_PRATE_MIN_RATE_3_0                         (0x09)\n\n \n#define MPI_SAS_PHY0_HWRATE_MAX_RATE_MASK                       (0xF0)\n#define MPI_SAS_PHY0_HWRATE_MAX_RATE_1_5                        (0x80)\n#define MPI_SAS_PHY0_HWRATE_MAX_RATE_3_0                        (0x90)\n#define MPI_SAS_PHY0_HWRATE_MIN_RATE_MASK                       (0x0F)\n#define MPI_SAS_PHY0_HWRATE_MIN_RATE_1_5                        (0x08)\n#define MPI_SAS_PHY0_HWRATE_MIN_RATE_3_0                        (0x09)\n\n \n#define MPI_SAS_PHY0_FLAGS_SGPIO_DIRECT_ATTACH_ENC              (0x01)\n\n \n#define MPI_SAS_PHY0_PHYINFO_SATA_PORT_ACTIVE                   (0x00004000)\n#define MPI_SAS_PHY0_PHYINFO_SATA_PORT_SELECTOR                 (0x00002000)\n#define MPI_SAS_PHY0_PHYINFO_VIRTUAL_PHY                        (0x00001000)\n\n#define MPI_SAS_PHY0_PHYINFO_MASK_PARTIAL_PATHWAY_TIME          (0x00000F00)\n#define MPI_SAS_PHY0_PHYINFO_SHIFT_PARTIAL_PATHWAY_TIME         (8)\n\n#define MPI_SAS_PHY0_PHYINFO_MASK_ROUTING_ATTRIBUTE             (0x000000F0)\n#define MPI_SAS_PHY0_PHYINFO_DIRECT_ROUTING                     (0x00000000)\n#define MPI_SAS_PHY0_PHYINFO_SUBTRACTIVE_ROUTING                (0x00000010)\n#define MPI_SAS_PHY0_PHYINFO_TABLE_ROUTING                      (0x00000020)\n\n#define MPI_SAS_PHY0_PHYINFO_MASK_LINK_RATE                     (0x0000000F)\n#define MPI_SAS_PHY0_PHYINFO_UNKNOWN_LINK_RATE                  (0x00000000)\n#define MPI_SAS_PHY0_PHYINFO_PHY_DISABLED                       (0x00000001)\n#define MPI_SAS_PHY0_PHYINFO_NEGOTIATION_FAILED                 (0x00000002)\n#define MPI_SAS_PHY0_PHYINFO_SATA_OOB_COMPLETE                  (0x00000003)\n#define MPI_SAS_PHY0_PHYINFO_RATE_1_5                           (0x00000008)\n#define MPI_SAS_PHY0_PHYINFO_RATE_3_0                           (0x00000009)\n\n\ntypedef struct _CONFIG_PAGE_SAS_PHY_1\n{\n    CONFIG_EXTENDED_PAGE_HEADER Header;                      \n    U32                         Reserved1;                   \n    U32                         InvalidDwordCount;           \n    U32                         RunningDisparityErrorCount;  \n    U32                         LossDwordSynchCount;         \n    U32                         PhyResetProblemCount;        \n} CONFIG_PAGE_SAS_PHY_1, MPI_POINTER PTR_CONFIG_PAGE_SAS_PHY_1,\n  SasPhyPage1_t, MPI_POINTER pSasPhyPage1_t;\n\n#define MPI_SASPHY1_PAGEVERSION             (0x00)\n\n\n \n\ntypedef struct _CONFIG_PAGE_SAS_ENCLOSURE_0\n{\n    CONFIG_EXTENDED_PAGE_HEADER         Header;                  \n    U32                                 Reserved1;               \n    U64                                 EnclosureLogicalID;      \n    U16                                 Flags;                   \n    U16                                 EnclosureHandle;         \n    U16                                 NumSlots;                \n    U16                                 StartSlot;               \n    U8                                  StartTargetID;           \n    U8                                  StartBus;                \n    U8                                  SEPTargetID;             \n    U8                                  SEPBus;                  \n    U32                                 Reserved2;               \n    U32                                 Reserved3;               \n} CONFIG_PAGE_SAS_ENCLOSURE_0, MPI_POINTER PTR_CONFIG_PAGE_SAS_ENCLOSURE_0,\n  SasEnclosurePage0_t, MPI_POINTER pSasEnclosurePage0_t;\n\n#define MPI_SASENCLOSURE0_PAGEVERSION       (0x01)\n\n \n#define MPI_SAS_ENCLS0_FLAGS_SEP_BUS_ID_VALID       (0x0020)\n#define MPI_SAS_ENCLS0_FLAGS_START_BUS_ID_VALID     (0x0010)\n\n#define MPI_SAS_ENCLS0_FLAGS_MNG_MASK               (0x000F)\n#define MPI_SAS_ENCLS0_FLAGS_MNG_UNKNOWN            (0x0000)\n#define MPI_SAS_ENCLS0_FLAGS_MNG_IOC_SES            (0x0001)\n#define MPI_SAS_ENCLS0_FLAGS_MNG_IOC_SGPIO          (0x0002)\n#define MPI_SAS_ENCLS0_FLAGS_MNG_EXP_SGPIO          (0x0003)\n#define MPI_SAS_ENCLS0_FLAGS_MNG_SES_ENCLOSURE      (0x0004)\n#define MPI_SAS_ENCLS0_FLAGS_MNG_IOC_GPIO           (0x0005)\n\n\n \n \n#ifndef MPI_LOG_0_NUM_LOG_ENTRIES\n#define MPI_LOG_0_NUM_LOG_ENTRIES        (1)\n#endif\n\n#define MPI_LOG_0_LOG_DATA_LENGTH        (0x1C)\n\ntypedef struct _MPI_LOG_0_ENTRY\n{\n    U32         TimeStamp;                           \n    U32         Reserved1;                           \n    U16         LogSequence;                         \n    U16         LogEntryQualifier;                   \n    U8          LogData[MPI_LOG_0_LOG_DATA_LENGTH];  \n} MPI_LOG_0_ENTRY, MPI_POINTER PTR_MPI_LOG_0_ENTRY,\n  MpiLog0Entry_t, MPI_POINTER pMpiLog0Entry_t;\n\n \n#define MPI_LOG_0_ENTRY_QUAL_ENTRY_UNUSED           (0x0000)\n#define MPI_LOG_0_ENTRY_QUAL_POWER_ON_RESET         (0x0001)\n\ntypedef struct _CONFIG_PAGE_LOG_0\n{\n    CONFIG_EXTENDED_PAGE_HEADER Header;                      \n    U32                         Reserved1;                   \n    U32                         Reserved2;                   \n    U16                         NumLogEntries;               \n    U16                         Reserved3;                   \n    MPI_LOG_0_ENTRY             LogEntry[MPI_LOG_0_NUM_LOG_ENTRIES];  \n} CONFIG_PAGE_LOG_0, MPI_POINTER PTR_CONFIG_PAGE_LOG_0,\n  LogPage0_t, MPI_POINTER pLogPage0_t;\n\n#define MPI_LOG_0_PAGEVERSION               (0x01)\n\n\n#endif\n\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}