{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1666513112639 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666513112644 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 23 16:18:32 2022 " "Processing started: Sun Oct 23 16:18:32 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666513112644 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1666513112644 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Giraffe_ADC -c Giraffe_ADC " "Command: quartus_sta Giraffe_ADC -c Giraffe_ADC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1666513112644 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1666513112791 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1666513113105 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666513113154 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666513113155 ""}
{ "Info" "ISTA_SDC_FOUND" "Giraffe_ADC.out.sdc " "Reading SDC File: 'Giraffe_ADC.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1666513113522 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found on node: u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications: " "Clock: u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found on node: u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-multiply_by (expected: 1, found: 1), -divide_by (expected: 10, found: 5000) " "-multiply_by (expected: 1, found: 1), -divide_by (expected: 10, found: 5000)" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1666513113529 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1666513113529 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1666513113529 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_50M (Rise) clk_50M (Rise) setup and hold " "From clk_50M (Rise) to clk_50M (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1666513113529 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) clk_50M (Rise) setup and hold " "From u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to clk_50M (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1666513113529 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) clk_50M (Rise) setup and hold " "From u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) to clk_50M (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1666513113529 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_50M (Rise) u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From clk_50M (Rise) to u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1666513113529 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1666513113529 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1666513113529 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1666513113530 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1666513113544 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 7.593 " "Worst-case setup slack is 7.593" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666513113561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666513113561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.593               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    7.593               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666513113561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.312               0.000 clk_50M  " "    8.312               0.000 clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666513113561 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666513113561 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.404 " "Worst-case hold slack is 0.404" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666513113564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666513113564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404               0.000 clk_50M  " "    0.404               0.000 clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666513113564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.405               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.405               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666513113564 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666513113564 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 10.567 " "Worst-case recovery slack is 10.567" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666513113574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666513113574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.567               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   10.567               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666513113574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.113               0.000 clk_50M  " "   13.113               0.000 clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666513113574 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666513113574 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 5.052 " "Worst-case removal slack is 5.052" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666513113577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666513113577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.052               0.000 clk_50M  " "    5.052               0.000 clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666513113577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.393               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    7.393               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666513113577 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666513113577 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.733 " "Worst-case minimum pulse width slack is 9.733" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666513113582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666513113582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.733               0.000 clk_50M  " "    9.733               0.000 clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666513113582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "49999.708               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "49999.708               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666513113582 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666513113582 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1666513113639 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1666513113663 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1666513113958 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found on node: u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications: " "Clock: u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found on node: u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-multiply_by (expected: 1, found: 1), -divide_by (expected: 10, found: 5000) " "-multiply_by (expected: 1, found: 1), -divide_by (expected: 10, found: 5000)" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1666513113987 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1666513113987 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1666513113987 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_50M (Rise) clk_50M (Rise) setup and hold " "From clk_50M (Rise) to clk_50M (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1666513113988 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) clk_50M (Rise) setup and hold " "From u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to clk_50M (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1666513113988 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) clk_50M (Rise) setup and hold " "From u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) to clk_50M (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1666513113988 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_50M (Rise) u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From clk_50M (Rise) to u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1666513113988 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1666513113988 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1666513113988 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 8.870 " "Worst-case setup slack is 8.870" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666513113999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666513113999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.870               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    8.870               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666513113999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.215               0.000 clk_50M  " "    9.215               0.000 clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666513113999 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666513113999 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.356 " "Worst-case hold slack is 0.356" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666513114005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666513114005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356               0.000 clk_50M  " "    0.356               0.000 clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666513114005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.357               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666513114005 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666513114005 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 11.521 " "Worst-case recovery slack is 11.521" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666513114009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666513114009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.521               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   11.521               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666513114009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.727               0.000 clk_50M  " "   13.727               0.000 clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666513114009 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666513114009 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 4.743 " "Worst-case removal slack is 4.743" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666513114014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666513114014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.743               0.000 clk_50M  " "    4.743               0.000 clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666513114014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.766               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    6.766               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666513114014 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666513114014 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.748 " "Worst-case minimum pulse width slack is 9.748" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666513114017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666513114017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.748               0.000 clk_50M  " "    9.748               0.000 clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666513114017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "49999.708               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "49999.708               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666513114017 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666513114017 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1666513114087 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found on node: u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications: " "Clock: u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found on node: u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-multiply_by (expected: 1, found: 1), -divide_by (expected: 10, found: 5000) " "-multiply_by (expected: 1, found: 1), -divide_by (expected: 10, found: 5000)" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1666513114150 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1666513114150 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1666513114150 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_50M (Rise) clk_50M (Rise) setup and hold " "From clk_50M (Rise) to clk_50M (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1666513114150 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) clk_50M (Rise) setup and hold " "From u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to clk_50M (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1666513114150 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) clk_50M (Rise) setup and hold " "From u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) to clk_50M (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1666513114150 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_50M (Rise) u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From clk_50M (Rise) to u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1666513114150 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1666513114150 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1666513114150 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 11.474 " "Worst-case setup slack is 11.474" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666513114157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666513114157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.474               0.000 clk_50M  " "   11.474               0.000 clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666513114157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.044               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   12.044               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666513114157 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666513114157 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.184 " "Worst-case hold slack is 0.184" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666513114164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666513114164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.184               0.000 clk_50M  " "    0.184               0.000 clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666513114164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.184               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.184               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666513114164 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666513114164 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 13.689 " "Worst-case recovery slack is 13.689" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666513114169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666513114169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.689               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   13.689               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666513114169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.083               0.000 clk_50M  " "   15.083               0.000 clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666513114169 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666513114169 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.476 " "Worst-case removal slack is 3.476" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666513114174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666513114174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.476               0.000 clk_50M  " "    3.476               0.000 clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666513114174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.786               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.786               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666513114174 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666513114174 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.437 " "Worst-case minimum pulse width slack is 9.437" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666513114178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666513114178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.437               0.000 clk_50M  " "    9.437               0.000 clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666513114178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "49999.780               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "49999.780               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666513114178 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666513114178 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1666513114589 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1666513114589 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 27 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4932 " "Peak virtual memory: 4932 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666513114666 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 23 16:18:34 2022 " "Processing ended: Sun Oct 23 16:18:34 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666513114666 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666513114666 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666513114666 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1666513114666 ""}
