static inline T_1 F_1 ( struct V_1 * V_2 )\r\n{\r\nreturn V_3 [ F_2 ( V_2 ) -> V_4 ] ;\r\n}\r\nstatic struct V_5 * F_3 ( struct V_1 * V_2 )\r\n{\r\nstruct V_5 * V_6 ;\r\nstruct V_7 * V_8 ;\r\nif ( F_4 ( F_5 ( V_2 , sizeof( * V_6 ) ) ) )\r\nreturn F_6 ( - V_9 ) ;\r\nV_8 = (struct V_7 * ) F_7 ( V_2 , sizeof( * V_6 ) ) ;\r\nV_2 -> V_10 -= sizeof( * V_6 ) ;\r\nV_6 = (struct V_5 * ) ( V_8 + 1 ) ;\r\nmemmove ( V_2 -> V_11 , V_2 -> V_11 + sizeof( * V_6 ) ,\r\n2 * V_12 ) ;\r\nV_8 -> V_13 = F_8 ( V_14 ) ;\r\nmemset ( V_6 -> V_15 . V_16 , 0 , sizeof( V_6 -> V_15 . V_16 ) ) ;\r\nreturn V_6 ;\r\n}\r\nstatic int F_9 ( struct V_1 * V_2 , struct V_17 * V_18 )\r\n{\r\nunsigned int V_19 = F_10 ( V_18 -> V_11 ) ;\r\nstruct V_20 * V_20 = F_11 ( V_2 ) ;\r\nstruct V_21 * V_22 = F_12 ( V_2 ) ;\r\nunsigned int V_23 ;\r\nT_2 V_24 ;\r\nint V_25 ;\r\nV_25 = F_13 ( V_2 , V_2 -> V_26 - V_19 - 2 , & V_24 , 1 ) ;\r\nif ( F_4 ( V_25 ) )\r\nreturn V_25 ;\r\nV_23 = V_19 + V_24 + 2 ;\r\nF_14 ( V_2 , V_2 -> V_26 - V_23 ) ;\r\nif ( V_2 -> V_27 == F_15 ( V_28 ) ) {\r\nV_22 -> V_29 = F_15 ( F_16 ( V_22 -> V_29 ) - V_23 ) ;\r\nF_17 ( V_22 ) ;\r\n} else {\r\nV_20 -> V_30 = F_15 ( F_16 ( V_20 -> V_30 ) -\r\nV_23 ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic void F_18 ( struct V_1 * V_2 ,\r\nstruct V_31 * V_32 , T_2 V_33 ,\r\nstruct V_34 * V_35 )\r\n{\r\nT_2 V_36 ;\r\nV_32 -> V_37 = F_19 ( V_2 ) / 2 ;\r\nif ( V_2 -> V_27 == F_15 ( V_38 ) )\r\nV_32 -> V_39 |= V_40 ;\r\nif ( V_33 == V_41 ) {\r\nV_32 -> V_42 = F_20 ( V_2 ) / 2 ;\r\nif ( V_35 -> V_36 == V_43 ) {\r\nV_32 -> V_39 |= V_44 ;\r\nV_36 = F_21 ( V_2 ) -> V_45 ;\r\n} else {\r\nV_36 = F_22 ( V_2 ) -> V_27 ;\r\n}\r\n} else {\r\nV_32 -> V_42 = F_19 ( V_2 ) / 2 ;\r\nif ( V_2 -> V_27 == F_15 ( V_38 ) )\r\nV_32 -> V_39 |= V_44 ;\r\nV_36 = V_35 -> V_36 ;\r\n}\r\nswitch ( V_36 ) {\r\ncase V_46 :\r\nV_32 -> V_39 |= V_47 ;\r\ncase V_48 :\r\nV_32 -> V_49 = F_23 ( V_2 ) / 2 ;\r\nbreak;\r\n}\r\n}\r\nstatic void F_24 ( struct V_1 * V_2 , struct V_34 * V_35 )\r\n{\r\nint V_50 ;\r\nT_3 V_51 ;\r\nV_51 = F_25 ( V_35 -> V_52 . V_53 + ( ( V_54 ) V_35 -> V_52 . V_55 << 32 ) ) ;\r\nV_50 = F_26 ( V_2 ) + sizeof( struct V_56 ) ;\r\nF_27 ( V_2 , V_50 , & V_51 , 8 ) ;\r\n}\r\nstatic void F_28 ( struct V_1 * V_2 ,\r\nstruct V_5 * V_6 ,\r\nstruct V_34 * V_35 )\r\n{\r\nstruct V_56 * V_57 ;\r\nstruct V_58 * V_59 ;\r\nif ( F_29 ( V_2 ) ) {\r\nV_57 = V_56 ( V_2 ) ;\r\nV_59 = F_30 ( V_2 ) ;\r\nF_31 ( V_2 -> V_60 , L_1 ,\r\nV_2 -> V_61 ,\r\nV_2 -> V_62 ,\r\nV_2 -> V_63 ,\r\nV_2 -> V_64 ) ;\r\nF_31 ( V_2 -> V_60 , L_2 ,\r\nV_2 -> V_26 , F_2 ( V_2 ) -> V_4 ,\r\nF_16 ( V_59 -> V_65 ) , F_16 ( V_59 -> V_66 ) ,\r\nF_32 ( V_59 -> V_52 ) , F_32 ( V_57 -> V_67 ) ) ;\r\nV_6 -> V_68 = V_69 ;\r\nV_6 -> V_15 . V_70 . V_71 = F_1 ( V_2 ) ;\r\nV_6 -> V_15 . V_70 . V_52 = F_15 ( F_32 ( V_59 -> V_52 ) & 0xFFFF ) ;\r\n} else {\r\nV_6 -> V_68 = V_72 ;\r\n}\r\nV_6 -> V_15 . V_70 . V_73 = V_35 -> V_36 ;\r\nF_31 ( V_2 -> V_60 , L_3 ,\r\nV_6 -> V_68 , V_6 -> V_15 . V_70 . V_73 ,\r\nF_16 ( V_6 -> V_15 . V_70 . V_71 ) ,\r\nF_16 ( V_6 -> V_15 . V_70 . V_52 ) ) ;\r\n}\r\nstruct V_1 * F_33 ( struct V_74 * V_75 ,\r\nstruct V_76 * V_77 ,\r\nstruct V_1 * V_2 )\r\n{\r\nstruct V_78 * V_79 = F_34 ( V_75 ) ;\r\nstruct V_34 * V_35 = V_34 ( V_2 ) ;\r\nstruct V_5 * V_6 ;\r\nstruct V_17 * V_18 ;\r\nif ( ! V_35 )\r\nreturn V_2 ;\r\nif ( F_4 ( V_2 -> V_80 -> V_26 != 1 ) ) {\r\nF_35 ( & V_79 -> V_81 -> V_82 . V_83 ) ;\r\ngoto V_84;\r\n}\r\nV_18 = F_36 ( V_2 ) ;\r\nif ( F_4 ( ! V_18 ) ) {\r\nF_35 ( & V_79 -> V_81 -> V_82 . V_85 ) ;\r\ngoto V_84;\r\n}\r\nif ( F_4 ( ! V_18 -> V_86 . V_87 ||\r\n( V_2 -> V_27 != F_15 ( V_28 ) &&\r\nV_2 -> V_27 != F_15 ( V_38 ) ) ) ) {\r\nF_35 ( & V_79 -> V_81 -> V_82 . V_88 ) ;\r\ngoto V_84;\r\n}\r\nif ( ! F_29 ( V_2 ) )\r\nif ( F_4 ( F_9 ( V_2 , V_18 ) ) ) {\r\nF_35 ( & V_79 -> V_81 -> V_82 . V_89 ) ;\r\ngoto V_84;\r\n}\r\nV_6 = F_3 ( V_2 ) ;\r\nif ( F_4 ( F_37 ( V_6 ) ) ) {\r\nF_35 ( & V_79 -> V_81 -> V_82 . V_90 ) ;\r\ngoto V_84;\r\n}\r\nF_18 ( V_2 , & V_77 -> V_8 , V_18 -> V_91 . V_33 , V_35 ) ;\r\nF_24 ( V_2 , V_35 ) ;\r\nF_28 ( V_2 , V_6 , V_35 ) ;\r\nreturn V_2 ;\r\nV_84:\r\nF_38 ( V_2 ) ;\r\nreturn NULL ;\r\n}\r\nstatic inline struct V_17 *\r\nF_39 ( struct V_74 * V_75 , struct V_1 * V_2 ,\r\nstruct V_5 * V_6 )\r\n{\r\nstruct V_78 * V_79 = F_34 ( V_75 ) ;\r\nstruct V_34 * V_35 ;\r\nstruct V_17 * V_92 ;\r\nT_4 V_93 ;\r\nV_2 -> V_80 = F_40 ( V_2 -> V_80 ) ;\r\nif ( F_4 ( ! V_2 -> V_80 ) ) {\r\nF_35 ( & V_79 -> V_81 -> V_82 . V_94 ) ;\r\nreturn NULL ;\r\n}\r\nV_93 = F_41 ( V_6 -> V_15 . V_95 . V_93 ) ;\r\nV_92 = F_42 ( V_79 -> V_81 , V_93 ) ;\r\nif ( F_4 ( ! V_92 ) ) {\r\nF_35 ( & V_79 -> V_81 -> V_82 . V_96 ) ;\r\nreturn NULL ;\r\n}\r\nV_2 -> V_80 -> V_97 [ V_2 -> V_80 -> V_26 ++ ] = V_92 ;\r\nV_2 -> V_80 -> V_98 ++ ;\r\nV_35 = V_34 ( V_2 ) ;\r\nV_35 -> V_99 = V_100 ;\r\nswitch ( V_6 -> V_68 ) {\r\ncase V_101 :\r\nV_35 -> V_102 = V_103 ;\r\nbreak;\r\ncase V_104 :\r\nV_35 -> V_102 = V_105 ;\r\nbreak;\r\ndefault:\r\nF_35 ( & V_79 -> V_81 -> V_82 . V_106 ) ;\r\nreturn NULL ;\r\n}\r\nreturn V_92 ;\r\n}\r\nstruct V_1 * F_43 ( struct V_74 * V_75 ,\r\nstruct V_1 * V_2 )\r\n{\r\nstruct V_5 * V_6 ;\r\nstruct V_7 * V_107 ;\r\nstruct V_7 * V_108 ;\r\nstruct V_17 * V_92 ;\r\nT_1 * V_109 ;\r\nif ( V_2 -> V_26 < V_110 + V_111 )\r\nreturn V_2 ;\r\nV_109 = ( T_1 * ) ( V_2 -> V_11 + V_12 * 2 ) ;\r\nif ( * V_109 != F_8 ( V_14 ) )\r\nreturn V_2 ;\r\nV_6 = (struct V_5 * ) ( V_2 -> V_11 + V_110 ) ;\r\nV_92 = F_39 ( V_75 , V_2 , V_6 ) ;\r\nif ( F_4 ( ! V_92 ) ) {\r\nF_38 ( V_2 ) ;\r\nreturn NULL ;\r\n}\r\nV_107 = (struct V_7 * ) V_2 -> V_11 ;\r\nV_108 = (struct V_7 * ) ( V_2 -> V_11 + V_111 ) ;\r\nmemmove ( V_108 , V_107 , 2 * V_12 ) ;\r\nF_44 ( V_2 , V_111 ) ;\r\nreturn V_2 ;\r\n}\r\nbool F_45 ( struct V_1 * V_2 , struct V_74 * V_75 ,\r\nT_5 V_112 )\r\n{\r\nstruct V_17 * V_18 ;\r\nif ( V_2 -> V_80 && V_2 -> V_80 -> V_26 ) {\r\nV_18 = V_2 -> V_80 -> V_97 [ 0 ] ;\r\nif ( V_18 && V_18 -> V_86 . V_87 )\r\nreturn true ;\r\n}\r\nreturn false ;\r\n}\r\nvoid F_46 ( void )\r\n{\r\nT_6 V_71 ;\r\nT_4 V_113 ;\r\nV_3 [ 1 ] = F_15 ( 0xFFFF ) ;\r\nfor ( V_113 = 2 ; V_113 < V_114 ; V_113 ++ ) {\r\nV_71 = F_47 ( 1ULL << 32 , V_113 ) >> 16 ;\r\nV_3 [ V_113 ] = F_15 ( V_71 ) ;\r\n}\r\n}
