module mux2 (
    input sel,
    input [7:0] a,
    input [7:0] b,
    output [7:0] out
);
    assign out = sel ? b : a;
endmodule

module top_module (
    input [1:0] sel,
    input [7:0] a,
    input [7:0] b,
    input [7:0] c,
    input [7:0] d,
    output [7:0] out
);

    wire [7:0] mux0_out;
    wire [7:0] mux1_out;
    
    // First stage: select within each pair using sel[0]
    mux2 mux0_inst (
        .sel(sel[0]),
        .a(a),
        .b(b),
        .out(mux0_out)
    );
    
    mux2 mux1_inst (
        .sel(sel[0]),
        .a(c),
        .b(d),
        .out(mux1_out)
    );
    
    // Second stage: select between the two stage outputs using sel[1]
    mux2 mux2_inst (
        .sel(sel[1]),
        .a(mux0_out),
        .b(mux1_out),
        .out(out)
    );
    
endmodule