# Reading D:/modeltech64_10.4/tcl/vsim/pref.tcl
# //  ModelSim SE-64 10.4 Dec  3 2014 
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# do sim_tdc.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 10:48:21 on Dec 30,2020
# vlog -reportprogress 300 decode.v sort.v sync.v tb_tdc.v tdc_top.v 
# -- Compiling module decode
# -- Compiling module sort
# -- Compiling module sync
# -- Compiling module tb_tdc
# -- Compiling module tdc_top
# 
# Top level modules:
# 	sort
# 	tb_tdc
# End time: 10:48:21 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -gui -do "sim_tdc.do" 
# Start time: 10:48:21 on Dec 30,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Refreshing D:/Workplace/Work/TDC_1.2/RTL/work.tb_tdc
# Loading work.tb_tdc
# Refreshing D:/Workplace/Work/TDC_1.2/RTL/work.tdc_top
# Loading work.tdc_top
# Refreshing D:/Workplace/Work/TDC_1.2/RTL/work.sync
# Loading work.sync
# Refreshing D:/Workplace/Work/TDC_1.2/RTL/work.decode
# Loading work.decode
# ** Warning: (vsim-3015) tb_tdc.v(26): [PCDPC] - Port size (10) does not match connection size (15) for port 'TDC_Odata'. The port definition is at: tdc_top.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_tdc/tdc_top_dut File: tdc_top.v
# ** Note: $finish    : tb_tdc.v(137)
#    Time: 33628 ns  Iteration: 0  Instance: /tb_tdc
# 1
# Break in Module tb_tdc at tb_tdc.v line 137
do sim_tdc.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 10:57:59 on Dec 30,2020
# vlog -reportprogress 300 decode.v sort.v sync.v tb_tdc.v tdc_top.v 
# -- Compiling module decode
# -- Compiling module sort
# -- Compiling module sync
# -- Compiling module tb_tdc
# -- Compiling module tdc_top
# ** Error: tdc_top.v(210): Register is illegal in left-hand side of continuous assignment
# End time: 10:57:59 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: D:/modeltech64_10.4/win64/vlog failed.
# Error in macro ./sim_tdc.do line 18
# D:/modeltech64_10.4/win64/vlog failed.
#     while executing
# "vlog *.v"
do sim_tdc.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 10:58:24 on Dec 30,2020
# vlog -reportprogress 300 decode.v sort.v sync.v tb_tdc.v tdc_top.v 
# -- Compiling module decode
# -- Compiling module sort
# -- Compiling module sync
# -- Compiling module tb_tdc
# -- Compiling module tdc_top
# 
# Top level modules:
# 	sort
# 	tb_tdc
# End time: 10:58:24 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 10:58:24 on Dec 30,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Refreshing D:/Workplace/Work/TDC_1.2/RTL/work.tb_tdc
# Loading work.tb_tdc
# Refreshing D:/Workplace/Work/TDC_1.2/RTL/work.tdc_top
# Loading work.tdc_top
# Refreshing D:/Workplace/Work/TDC_1.2/RTL/work.sync
# Loading work.sync
# Refreshing D:/Workplace/Work/TDC_1.2/RTL/work.decode
# Loading work.decode
# ** Warning: (vsim-3015) tb_tdc.v(26): [PCDPC] - Port size (10) does not match connection size (15) for port 'TDC_Odata'. The port definition is at: tdc_top.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_tdc/tdc_top_dut File: tdc_top.v
# ** Note: $finish    : tb_tdc.v(137)
#    Time: 33628 ns  Iteration: 0  Instance: /tb_tdc
# 1
# Break in Module tb_tdc at tb_tdc.v line 137
do sim_tdc.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 12:06:32 on Dec 30,2020
# vlog -reportprogress 300 decode.v sort.v sync.v tb_tdc.v tdc_top.v 
# -- Compiling module decode
# -- Compiling module sort
# -- Compiling module sync
# -- Compiling module tb_tdc
# -- Compiling module tdc_top
# 
# Top level modules:
# 	sort
# 	tb_tdc
# End time: 12:06:32 on Dec 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 12:06:32 on Dec 30,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Refreshing D:/Workplace/Work/TDC_1.2/RTL/work.tb_tdc
# Loading work.tb_tdc
# Refreshing D:/Workplace/Work/TDC_1.2/RTL/work.tdc_top
# Loading work.tdc_top
# Refreshing D:/Workplace/Work/TDC_1.2/RTL/work.sync
# Loading work.sync
# Refreshing D:/Workplace/Work/TDC_1.2/RTL/work.decode
# Loading work.decode
# ** Warning: (vsim-3015) tb_tdc.v(26): [PCDPC] - Port size (10) does not match connection size (15) for port 'TDC_Odata'. The port definition is at: tdc_top.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /tb_tdc/tdc_top_dut File: tdc_top.v
# ** Note: $finish    : tb_tdc.v(137)
#    Time: 33628 ns  Iteration: 0  Instance: /tb_tdc
# 1
# Break in Module tb_tdc at tb_tdc.v line 137
# Causality operation skipped due to absence of debug database file
# End time: 15:25:20 on Jan 02,2021, Elapsed time: 75:18:48
# Errors: 0, Warnings: 3
