// Seed: 3328853384
module module_0 (
    input uwire id_0,
    output uwire id_1,
    input supply0 id_2,
    output tri id_3,
    input tri id_4
);
  for (id_6 = -1; id_6; id_6 = id_6) uwire id_7;
  assign id_7 = -1, id_3 = ~1, {1 == -1 & id_2 == (id_0)} = (id_4);
  wire id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17;
  wire id_18;
endmodule
module module_1 #(
    parameter id_6 = 32'd48
) (
    input supply0 id_0,
    input tri1 id_1,
    output tri id_2,
    input uwire id_3,
    input wor id_4
);
  logic _id_6;
  wire [-1 'd0 -  id_6 : id_6] id_7;
  integer id_8;
  ;
  assign id_6 = id_0;
  wire id_9 = id_9;
  wire id_10;
  ;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_4,
      id_2,
      id_4
  );
endmodule
