/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [9:0] _01_;
  wire [5:0] _02_;
  reg [2:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [25:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [8:0] celloutsig_0_22z;
  wire [22:0] celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire [19:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [3:0] celloutsig_0_2z;
  wire [6:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [18:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [6:0] celloutsig_0_34z;
  wire [8:0] celloutsig_0_35z;
  wire [3:0] celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_42z;
  wire celloutsig_0_48z;
  wire [9:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [7:0] celloutsig_0_8z;
  wire [6:0] celloutsig_0_9z;
  wire [30:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [8:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire [4:0] celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire [4:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_33z = _00_ ? celloutsig_0_11z[0] : celloutsig_0_8z[2];
  assign celloutsig_0_38z = celloutsig_0_4z[0] ? celloutsig_0_11z[3] : celloutsig_0_37z[3];
  assign celloutsig_0_10z = ~(celloutsig_0_3z & celloutsig_0_8z[2]);
  assign celloutsig_0_28z = ~(celloutsig_0_26z | celloutsig_0_12z);
  assign celloutsig_0_14z = celloutsig_0_3z | celloutsig_0_2z[1];
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _01_ <= 10'h000;
    else _01_ <= in_data[154:145];
  reg [5:0] _10_;
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _10_ <= 6'h00;
    else _10_ <= { celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_2z };
  assign { _02_[5:4], _00_, _02_[2:0] } = _10_;
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _03_ <= 3'h0;
    else _03_ <= { in_data[32], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_4z = { in_data[88:84], celloutsig_0_2z, celloutsig_0_3z } & { in_data[84:77], celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_1_2z = _01_[5:1] & celloutsig_1_0z[14:10];
  assign celloutsig_0_9z = { celloutsig_0_4z[2:0], celloutsig_0_2z } & { _03_, celloutsig_0_2z };
  assign celloutsig_0_30z = celloutsig_0_22z[7:1] / { 1'h1, celloutsig_0_27z[14:10], celloutsig_0_19z };
  assign celloutsig_0_8z = { celloutsig_0_4z[1], _02_[5:4], _00_, _02_[2:0], celloutsig_0_0z } / { 1'h1, celloutsig_0_4z[7:1] };
  assign celloutsig_0_48z = { celloutsig_0_34z[5:1], _02_[5:4], _00_, _02_[2:0], celloutsig_0_12z } <= { celloutsig_0_32z[13:3], celloutsig_0_21z };
  assign celloutsig_1_7z = in_data[164:162] <= celloutsig_1_5z[4:2];
  assign celloutsig_1_9z = { celloutsig_1_0z[22:13], celloutsig_1_4z } <= { in_data[116:107], celloutsig_1_3z };
  assign celloutsig_1_10z = in_data[149:143] <= _01_[6:0];
  assign celloutsig_0_20z = { celloutsig_0_9z[3], celloutsig_0_19z, celloutsig_0_0z, celloutsig_0_0z } <= { celloutsig_0_12z, _03_ };
  assign celloutsig_1_3z = _01_[4:0] && _01_[9:5];
  assign celloutsig_1_15z = _01_[9:2] && { celloutsig_1_5z[0], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_0_16z = { celloutsig_0_15z[19:12], celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_3z } && in_data[80:63];
  assign celloutsig_0_17z = { celloutsig_0_15z[17:9], celloutsig_0_16z } && { celloutsig_0_0z, _02_[5:4], _00_, _02_[2:0], celloutsig_0_14z, celloutsig_0_16z, celloutsig_0_5z };
  assign celloutsig_0_3z = { celloutsig_0_2z[3:2], celloutsig_0_0z } < { _03_[2], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_12z = { in_data[75:70], celloutsig_0_2z, celloutsig_0_11z } < { celloutsig_0_8z[7:5], _02_[5:4], _00_, _02_[2:0], celloutsig_0_6z, _02_[5:4], _00_, _02_[2:0] };
  assign celloutsig_0_21z = { celloutsig_0_8z[0], celloutsig_0_16z, _02_[5:4], _00_, _02_[2:0], celloutsig_0_13z } < { celloutsig_0_8z[4:3], _02_[5:4], _00_, _02_[2:0], celloutsig_0_6z };
  assign celloutsig_0_26z = { celloutsig_0_22z[7:6], celloutsig_0_9z, celloutsig_0_5z, _03_ } < celloutsig_0_24z[21:9];
  assign celloutsig_0_32z = { celloutsig_0_8z[4:0], celloutsig_0_11z, celloutsig_0_29z, celloutsig_0_21z, celloutsig_0_0z, celloutsig_0_29z, celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_17z, celloutsig_0_20z } * { celloutsig_0_27z[10:4], celloutsig_0_21z, celloutsig_0_31z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_21z };
  assign celloutsig_1_0z = in_data[163:133] * in_data[158:128];
  assign celloutsig_1_19z = { celloutsig_1_18z[3:0], celloutsig_1_15z } * { celloutsig_1_14z[8:6], celloutsig_1_9z, celloutsig_1_12z };
  assign celloutsig_0_34z = celloutsig_0_8z[3] ? { in_data[5:0], celloutsig_0_18z } : { celloutsig_0_11z, celloutsig_0_14z };
  assign celloutsig_1_5z = in_data[165] ? in_data[150:145] : { _01_[8:4], celloutsig_1_3z };
  assign celloutsig_0_22z = celloutsig_0_14z ? { celloutsig_0_9z[3:1], celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_6z } : { celloutsig_0_4z[8:2], celloutsig_0_12z, celloutsig_0_13z };
  assign celloutsig_0_2z = celloutsig_0_0z ? { _03_, 1'h1 } : { _03_[1], _03_ };
  assign celloutsig_0_24z = celloutsig_0_13z ? { in_data[25:21], celloutsig_0_22z, _02_[5:4], _00_, _02_[2:0], _03_ } : { celloutsig_0_4z[2:1], celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_14z, celloutsig_0_6z, celloutsig_0_8z };
  assign celloutsig_0_27z = celloutsig_0_6z ? celloutsig_0_15z[21:2] : { celloutsig_0_9z[0], celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_12z, _02_[5:4], _00_, _02_[2:0], celloutsig_0_4z };
  assign celloutsig_0_42z = & { celloutsig_0_33z, celloutsig_0_32z[15:14], celloutsig_0_30z, celloutsig_0_26z, celloutsig_0_12z };
  assign celloutsig_1_11z = & celloutsig_1_0z[12:8];
  assign celloutsig_1_17z = | { _01_[7:2], celloutsig_1_10z, celloutsig_1_7z };
  assign celloutsig_0_18z = | { celloutsig_0_9z[6], celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_13z, celloutsig_0_17z, celloutsig_0_12z };
  assign celloutsig_0_29z = celloutsig_0_27z[9] & celloutsig_0_28z;
  assign celloutsig_0_0z = ^ in_data[45:43];
  assign celloutsig_0_13z = ^ { celloutsig_0_2z[2:1], _02_[5:4], _00_, _02_[2:0] };
  assign celloutsig_0_35z = { celloutsig_0_4z[7:0], celloutsig_0_12z } >>> { in_data[70:64], celloutsig_0_5z, celloutsig_0_26z };
  assign celloutsig_1_14z = { celloutsig_1_2z[2:1], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_4z } >>> { _01_[9:2], celloutsig_1_12z };
  assign celloutsig_1_18z = { celloutsig_1_2z[3:0], celloutsig_1_17z } >>> _01_[7:3];
  assign celloutsig_0_11z = celloutsig_0_9z[6:1] >>> { celloutsig_0_8z[3:0], celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_0_37z = celloutsig_0_24z[10:7] ^ { celloutsig_0_13z, _03_ };
  assign celloutsig_0_15z = { _03_[2:1], celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_5z, _02_[5:4], _00_, _02_[2:0], celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_9z } ^ { celloutsig_0_9z[6:1], celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_13z, celloutsig_0_11z, _03_, celloutsig_0_11z, celloutsig_0_12z };
  assign celloutsig_0_5z = ~((celloutsig_0_2z[0] & _03_[2]) | celloutsig_0_0z);
  assign celloutsig_0_6z = ~((celloutsig_0_5z & celloutsig_0_4z[6]) | celloutsig_0_4z[6]);
  assign celloutsig_0_31z = ~((celloutsig_0_22z[2] & celloutsig_0_10z) | (celloutsig_0_24z[7] & celloutsig_0_9z[4]));
  assign celloutsig_1_4z = ~((celloutsig_1_3z & celloutsig_1_3z) | (celloutsig_1_0z[11] & celloutsig_1_0z[20]));
  assign celloutsig_1_12z = ~((celloutsig_1_7z & celloutsig_1_4z) | (in_data[144] & celloutsig_1_11z));
  assign celloutsig_0_19z = ~((celloutsig_0_12z & celloutsig_0_5z) | (celloutsig_0_3z & celloutsig_0_12z));
  assign { out_data[48], out_data[43:33], out_data[49], out_data[50], out_data[52:51], out_data[47:44] } = { celloutsig_0_42z, celloutsig_0_42z, celloutsig_0_35z, celloutsig_0_19z, celloutsig_0_17z, celloutsig_0_14z, _00_, _02_[2], celloutsig_0_2z } ^ { celloutsig_0_37z[0], celloutsig_0_9z[2:0], celloutsig_0_38z, celloutsig_0_34z, celloutsig_0_37z[1], celloutsig_0_37z[2], celloutsig_0_2z[2], celloutsig_0_37z[3], celloutsig_0_9z[6:3] };
  assign _02_[3] = _00_;
  assign { out_data[132:128], out_data[100:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, 1'h0, celloutsig_0_48z };
endmodule
