
// Generated by Cadence Genus(TM) Synthesis Solution 22.13-s093_1
// Generated on: Nov 30 2025 21:02:51 EET (Nov 30 2025 19:02:51 UTC)

// Verification Directory /home/p/paschalk/Desktop/I2C_Memory/flows/genus/Genus_Results/Test/Genus_Reports/fv/ 

`define ONE_HOT_MUX

module I2C_Slave(clk, rst_n, SCL, SDA, Data_out, Data_in, Reg_addr, Reg_write, Reg_read, A_0, A_1, A_2);
  input clk, rst_n, SCL, A_0, A_1, A_2;
  input [7:0] Data_in;
  output [7:0] Data_out;
  output [5:0] Reg_addr;
  output Reg_write, Reg_read;
  inout SDA;
  wire clk, rst_n, SCL, A_0, A_1, A_2;
  wire [7:0] Data_in;
  wire [7:0] Data_out;
  wire [5:0] Reg_addr;
  wire Reg_write, Reg_read;
  wire SDA;
  wire [3:0] bit_cnt;
  wire [1:0] clk_cnt;
  wire [3:0] state;
  wire [7:0] shift_reg;
  wire [2:0] scl_sync;
  wire [2:0] sda_sync;
  wire n_2556, n_2558, n_2560, n_2562, n_2563, n_2564, n_2565, n_2567;
  wire n_2570, n_2571, n_2572, n_2573, n_2574, n_2575, n_2578, n_2579;
  wire n_2580, n_2581, n_2583, n_2584, n_2585, n_2586, n_2588, n_2589;
  wire n_2592, n_2593, n_2594, n_2595, n_2597, n_2598, n_2599, n_2600;
  wire n_2601, n_2602, n_2603, n_2604, n_2606, n_2607, n_2608, n_2609;
  wire n_2610, n_2611, n_2612, n_2613, n_2614, n_2615, n_2616, n_2617;
  wire n_2618, n_2619, n_2620, n_2621, n_2622, n_2623, n_2624, n_2625;
  wire n_2626, n_2627, n_2628, n_2629, n_2630, n_2631, n_2632, n_2633;
  wire n_2634, n_2635, n_2636, n_2637, n_2638, n_2639, n_2640, n_2641;
  wire n_2642, n_2643, n_2644, n_2645, n_2646, n_2647, n_2648, n_2649;
  wire n_2650, n_2651, n_2652, n_2653, n_2654, n_2655, n_2657, n_2658;
  wire n_2662, n_2663, n_2664, n_2666, n_2667, n_2669, n_2670, n_2671;
  wire n_2673, n_2674, n_2675, n_2677, n_2679, n_2680, n_2682, n_2683;
  wire n_2684, n_2685, n_2686, n_2687, n_2688, n_2689, n_2690, n_2691;
  wire n_2692, n_2693, n_2694, n_2695, n_2697, n_2698, n_2699, n_2700;
  wire n_2701, n_2702, n_2703, n_2704, n_2705, n_2706, n_2707, n_2708;
  wire n_2709, n_2710, n_2711, n_2712, n_2713, n_2723, n_2725, n_2728;
  wire n_2730, n_2731, n_2734, n_2735, n_2736, n_2745, n_2746, n_2747;
  wire n_2748, n_2749, n_2750, n_2751, n_2752, n_2753, n_2754, n_2755;
  wire n_2757, n_2758, n_2759, n_2760, n_2761, n_2763, n_2764, n_2765;
  wire n_2766, n_2768, n_2769, n_2770, n_2771, n_2772, n_2773, n_2774;
  wire n_2775, n_2776, n_2777, n_2778, n_2779, n_2781, n_2782, n_2783;
  wire n_2784, n_2785, n_2786, n_2787, n_2788, n_2790, n_2791, n_2793;
  wire n_2794, n_2795, n_2796, n_2797, n_2798, n_2799, n_2801, n_2803;
  wire n_2805, n_2807, n_2809, n_2810, n_2811, n_2812, n_2814, n_2816;
  wire n_2817, n_2818, n_2820, n_2821, n_2822, n_2825, n_2826, n_2827;
  wire n_2828, n_2829, n_2830, n_2831, n_2832, n_2833, n_2834, n_2836;
  wire n_2837, n_2838, n_2840, n_2841, n_2842, n_2843, n_2844, n_2845;
  wire n_2847, n_2848, n_2849, n_2850, n_2851, n_2852, n_2853, n_2854;
  wire n_2855, n_2856, n_2857, n_2858, n_2859, n_2860, n_2861, n_2862;
  wire n_2863, n_2864, n_2865, n_2866, n_2867, n_2868, read_only_reg, rw_bit;
  wire scl_falling, scl_rising, sda_en, sda_in, sda_out, sda_out_826, start_cond, stop_cond;
  CDN_flop \Data_out_reg[0] (.clk (clk), .d (n_2690), .sena (1'b1), .aclr (n_2623), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (Data_out[0]));
  CDN_flop \Data_out_reg[1] (.clk (clk), .d (n_2650), .sena (1'b1), .aclr (n_2623), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (Data_out[1]));
  CDN_flop \Data_out_reg[2] (.clk (clk), .d (n_2644), .sena (1'b1), .aclr (n_2623), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (Data_out[2]));
  CDN_flop \Data_out_reg[3] (.clk (clk), .d (n_2638), .sena (1'b1), .aclr (n_2623), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (Data_out[3]));
  CDN_flop \Data_out_reg[4] (.clk (clk), .d (n_2632), .sena (1'b1), .aclr (n_2623), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (Data_out[4]));
  CDN_flop \Data_out_reg[5] (.clk (clk), .d (n_2626), .sena (1'b1), .aclr (n_2623), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (Data_out[5]));
  CDN_flop \Data_out_reg[6] (.clk (clk), .d (n_2616), .sena (1'b1), .aclr (n_2623), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (Data_out[6]));
  CDN_flop \Data_out_reg[7] (.clk (clk), .d (n_2619), .sena (1'b1), .aclr (n_2623), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (Data_out[7]));
  CDN_flop \Reg_addr_reg[0] (.clk (clk), .d (n_2693), .sena (1'b1), .aclr (n_2623), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (Reg_addr[0]));
  CDN_flop \Reg_addr_reg[1] (.clk (clk), .d (n_2653), .sena (1'b1), .aclr (n_2623), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (Reg_addr[1]));
  CDN_flop \Reg_addr_reg[2] (.clk (clk), .d (n_2647), .sena (1'b1), .aclr (n_2623), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (Reg_addr[2]));
  CDN_flop \Reg_addr_reg[3] (.clk (clk), .d (n_2641), .sena (1'b1), .aclr (n_2623), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (Reg_addr[3]));
  CDN_flop \Reg_addr_reg[4] (.clk (clk), .d (n_2635), .sena (1'b1), .aclr (n_2623), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (Reg_addr[4]));
  CDN_flop \Reg_addr_reg[5] (.clk (clk), .d (n_2629), .sena (1'b1), .aclr (n_2623), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (Reg_addr[5]));
  CDN_flop Reg_read_reg(.clk (clk), .d (n_2581), .sena (1'b1), .aclr (n_2623), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (Reg_read));
  CDN_flop Reg_write_reg(.clk (clk), .d (n_2622), .sena (1'b1), .aclr (n_2623), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (Reg_write));
  CDN_flop \bit_cnt_reg[0] (.clk (clk), .d (n_2713), .sena (n_2749), .aclr (n_2623), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (bit_cnt[0]));
  CDN_flop \bit_cnt_reg[1] (.clk (clk), .d (n_2707), .sena (n_2749), .aclr (n_2623), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (bit_cnt[1]));
  CDN_flop \bit_cnt_reg[2] (.clk (clk), .d (n_2703), .sena (n_2749), .aclr (n_2623), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (bit_cnt[2]));
  CDN_flop \bit_cnt_reg[3] (.clk (clk), .d (n_2687), .sena (n_2749), .aclr (n_2623), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (bit_cnt[3]));
  CDN_flop \clk_cnt_reg[0] (.clk (clk), .d (n_2604), .sena (1'b1), .aclr (n_2623), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (clk_cnt[0]));
  CDN_flop \clk_cnt_reg[1] (.clk (clk), .d (n_2613), .sena (1'b1), .aclr (n_2623), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (clk_cnt[1]));
  bufif1 g1 (SDA, sda_out, sda_en);
  or g20 (n_2574, n_2567, n_2573);
  or g35 (n_2595, state[3], n_2594);
  or g40 (n_2600, n_2595, n_2599);
  not g67 (n_2620, sda_out_826);
  not g70 (n_2623, rst_n);
  or g101 (n_2654, state[2], state[1]);
  or g102 (n_2655, state[0], n_2654);
  or g120 (n_2677, n_2567, n_2654);
  or g192 (n_2747, stop_cond, start_cond);
  or g265 (n_2818, shift_reg[4], n_2817);
  or g274 (n_2828, shift_reg[5], n_2827);
  or g278 (n_2831, n_2822, n_2830);
  or g279 (n_2832, n_2818, n_2831);
  or g284 (n_2842, n_2572, n_2677);
  or g3113 (n_2575, state[3], n_2574);
  or g3115 (n_2571, bit_cnt[2], n_2570);
  or g3116 (n_2570, bit_cnt[1], bit_cnt[0]);
  or g3122 (n_2584, Reg_write, Reg_read);
  or g3129 (n_2589, state[1], n_2575);
  or g3153 (n_2664, bit_cnt[3], n_2663);
  or g3170 (n_2723, shift_reg[6], shift_reg[7]);
  or g3171 (n_2725, shift_reg[4], shift_reg[3]);
  or g3204 (n_2799, shift_reg[1], shift_reg[0]);
  or g3209 (n_2830, shift_reg[6], n_2829);
  or g3216 (n_2556, state[3], wc);
  not gc (wc, state[0]);
  or g3217 (n_2560, wc0, state[2]);
  not gc0 (wc0, state[1]);
  or g3218 (n_2567, wc1, state[0]);
  not gc1 (wc1, scl_falling);
  or g3219 (n_2578, wc2, clk_cnt[0]);
  not gc2 (wc2, clk_cnt[1]);
  nand g3221 (n_2662, bit_cnt[1], bit_cnt[0]);
  or g3225 (n_2711, wc3, bit_cnt[3]);
  not gc3 (wc3, scl_falling);
  or g3238 (n_2797, wc4, state[3]);
  not gc4 (wc4, scl_falling);
  or g3245 (n_2572, n_2571, wc5);
  not gc5 (wc5, bit_cnt[3]);
  or g3247 (n_2663, n_2662, wc6);
  not gc6 (wc6, bit_cnt[2]);
  nand g3254 (n_2801, shift_reg[2], n_2799);
  or g3259 (n_2573, n_2572, wc7);
  not gc7 (wc7, state[2]);
  or g3260 (n_2599, n_2598, wc8);
  not gc8 (wc8, state[1]);
  or g3288 (n_2803, wc9, n_2725);
  not gc9 (wc9, n_2801);
  or g3290 (n_2829, n_2828, wc10);
  not gc10 (wc10, shift_reg[3]);
  or g3300 (n_2586, n_2575, wc11);
  not gc11 (wc11, state[1]);
  nand g3303 (n_2805, shift_reg[5], n_2803);
  or g3304 (n_2579, n_2578, wc12);
  not gc12 (wc12, n_2575);
  or g3329 (n_2807, wc13, n_2723);
  not gc13 (wc13, n_2805);
  or g3335 (n_2809, wc14, state[0]);
  not gc14 (wc14, n_2807);
  nand g3337 (n_2604, n_2583, n_2585, n_2588, n_2603);
  nand g3338 (n_2613, n_2606, n_2607, n_2608, n_2612);
  nand g3339 (n_2603, clk_cnt[0], n_2602);
  nand g3340 (n_2608, clk_cnt[1], n_2602);
  or g3341 (n_2612, wc15, clk_cnt[1], wc16);
  not gc16 (wc16, n_2611);
  not gc15 (wc15, clk_cnt[0]);
  nand g3342 (n_2602, n_2589, n_2601);
  or g3343 (n_2601, n_2584, wc17);
  not gc17 (wc17, n_2600);
  nand g3344 (n_2650, n_2648, n_2649);
  nand g3345 (n_2653, n_2651, n_2652);
  nand g3346 (n_2581, n_2564, n_2565, n_2580);
  nand g3347 (n_2622, n_2586, n_2621);
  nand g3348 (n_2647, n_2645, n_2646);
  nand g3349 (n_2844, n_2833, n_2838, n_2840, n_2841, n_2843);
  nand g3350 (n_2690, n_2688, n_2689);
  nand g3351 (n_2693, n_2691, n_2692);
  nand g3352 (n_2644, n_2642, n_2643);
  nand g3353 (n_2641, n_2639, n_2640);
  nand g3354 (n_2616, n_2614, n_2615);
  nand g3355 (n_2853, n_2845, n_2847, n_2848, n_2849, n_2850, n_2851, n_2852);
  nand g3356 (n_2638, n_2636, n_2637);
  nand g3357 (n_2635, n_2633, n_2634);
  nand g3358 (n_2619, n_2617, n_2618);
  nand g3359 (n_2632, n_2630, n_2631);
  nand g3360 (n_2629, n_2627, n_2628);
  nand g3361 (n_2626, n_2624, n_2625);
  or g3362 (n_2611, wc18, n_2610);
  not gc18 (wc18, n_2563);
  nand g3363 (n_2625, Data_out[5], n_2586);
  or g3364 (n_2627, wc19, n_2589);
  not gc19 (wc19, shift_reg[5]);
  nand g3365 (n_2628, Reg_addr[5], n_2589);
  or g3366 (n_2847, state[0], n_2790, n_2832);
  or g3367 (n_2630, wc20, n_2586);
  not gc20 (wc20, shift_reg[4]);
  nand g3368 (n_2631, Data_out[4], n_2586);
  or g3369 (n_2624, wc21, n_2586);
  not gc21 (wc21, shift_reg[5]);
  or g3370 (n_2633, wc22, n_2589);
  not gc22 (wc22, shift_reg[4]);
  or g3371 (n_2833, n_2812, wc23);
  not gc23 (wc23, n_2832);
  nand g3372 (n_2634, Reg_addr[4], n_2589);
  nand g3373 (n_2621, Reg_write, n_2579);
  or g3374 (n_2636, wc24, n_2586);
  not gc24 (wc24, shift_reg[3]);
  nand g3375 (n_2637, Data_out[3], n_2586);
  nand g3376 (n_2618, Data_out[7], n_2586);
  or g3377 (n_2639, wc25, n_2589);
  not gc25 (wc25, shift_reg[3]);
  nand g3378 (n_2640, Reg_addr[3], n_2589);
  or g3379 (n_2617, wc26, n_2586);
  not gc26 (wc26, shift_reg[7]);
  or g3380 (n_2642, wc27, n_2586);
  not gc27 (wc27, shift_reg[2]);
  nand g3381 (n_2643, Data_out[2], n_2586);
  nand g3382 (n_2615, Data_out[6], n_2586);
  or g3383 (n_2645, wc28, n_2589);
  not gc28 (wc28, shift_reg[2]);
  nand g3384 (n_2646, Reg_addr[2], n_2589);
  or g3385 (n_2614, wc29, n_2586);
  not gc29 (wc29, shift_reg[6]);
  or g3386 (n_2648, wc30, n_2586);
  not gc30 (wc30, shift_reg[1]);
  nand g3387 (n_2649, Data_out[1], n_2586);
  nand g3388 (n_2811, n_2791, n_2795, n_2796, n_2798, n_2810);
  nand g3389 (n_2610, n_2609, n_2586);
  or g3390 (n_2651, wc31, n_2589);
  not gc31 (wc31, shift_reg[1]);
  nand g3391 (n_2652, Reg_addr[1], n_2589);
  or g3392 (n_2688, wc32, n_2586);
  not gc32 (wc32, shift_reg[0]);
  nand g3393 (n_2689, Data_out[0], n_2586);
  or g3394 (n_2588, clk_cnt[0], n_2586);
  or g3395 (n_2691, wc33, n_2589);
  not gc33 (wc33, shift_reg[0]);
  nand g3396 (n_2692, Reg_addr[0], n_2589);
  nand g3397 (n_2580, Reg_read, n_2579);
  nand g3398 (n_2703, n_2695, n_2699, n_2702);
  nand g3399 (n_2707, n_2704, n_2705, n_2706);
  nand g3400 (n_2713, n_2708, n_2709, n_2710, n_2712);
  nand g3401 (n_2788, n_2781, n_2782, n_2783, n_2784, n_2787);
  or g3402 (n_2705, bit_cnt[1], wc34, wc35);
  not gc35 (wc35, n_2698);
  not gc34 (wc34, bit_cnt[0]);
  nand g3403 (n_2687, n_2658, n_2675, n_2679, n_2685, n_2686);
  nand g3404 (n_2702, bit_cnt[2], n_2701);
  or g3405 (n_2783, stop_cond, n_2575);
  or g3406 (n_2606, n_2575, n_2578);
  or g3407 (n_2699, bit_cnt[2], n_2662, wc36);
  not gc36 (wc36, n_2698);
  or g3408 (n_2704, wc37, bit_cnt[0], wc38);
  not gc38 (wc38, n_2694);
  not gc37 (wc37, bit_cnt[1]);
  nand g3409 (n_2695, bit_cnt[2], n_2662, n_2694);
  or g3410 (n_2838, wc39, wc40, n_2747, wc41);
  not gc41 (wc41, n_2837);
  not gc40 (wc40, scl_falling);
  not gc39 (wc39, state[1]);
  or g3411 (n_2810, state[1], n_2793, wc42);
  not gc42 (wc42, n_2809);
  or g3412 (n_2710, bit_cnt[0], wc43);
  not gc43 (wc43, n_2698);
  nand g3413 (n_2609, n_2575, n_2584);
  nand g3415 (n_2706, bit_cnt[1], n_2701);
  or g3416 (n_2701, wc44, n_2684);
  not gc44 (wc44, n_2700);
  or g3417 (n_2840, state[1], n_2574, n_2747, wc45);
  not gc45 (wc45, n_2807);
  nand g3418 (n_2698, n_2697, n_2674);
  nand g3419 (n_2594, n_2592, n_2593);
  or g3420 (n_2675, n_2664, n_2674);
  nand g3421 (n_2694, n_2657, n_2674);
  nand g3422 (n_2685, bit_cnt[3], n_2684);
  or g3423 (n_2686, wc46, wc47, n_2674);
  not gc47 (wc47, n_2663);
  not gc46 (wc46, bit_cnt[3]);
  nand g3424 (n_2837, n_2834, n_2836);
  or g3425 (n_2836, wc48, n_2573);
  not gc48 (wc48, read_only_reg);
  or g3426 (n_2843, wc49, n_2747, wc50);
  not gc50 (wc50, n_2842);
  not gc49 (wc49, state[3]);
  or g3433 (n_2674, wc51, n_2673);
  not gc51 (wc51, n_2671);
  or g3434 (n_2607, n_2578, n_2564);
  or g3439 (n_2593, state[0], wc52);
  not gc52 (wc52, n_2573);
  nand g3446 (n_2684, n_2680, n_2683);
  or g3447 (n_2583, clk_cnt[0], n_2564);
  or g3449 (n_2796, state[0], wc53, n_2793);
  not gc53 (wc53, n_2572);
  or g3450 (n_2749, wc54, wc55, n_2747, wc56);
  not gc56 (wc56, n_2748);
  not gc55 (wc55, n_2746);
  not gc54 (wc54, n_2745);
  nand g3451 (n_2755, n_2750, n_2751, n_2754);
  nand g3452 (n_2758, n_2757, n_2754);
  nand g3453 (n_2761, n_2759, n_2760, n_2754);
  or g3454 (n_2680, scl_falling, n_2657);
  nand g3455 (n_2779, rst_n, n_2763, n_2764, n_2765, n_2766, n_2768, n_2772, n_2773, n_2774, n_2778);
  or g3456 (n_2736, state[3], wc57);
  not gc57 (wc57, n_2670);
  nand g3457 (n_2735, n_2657, n_2734);
  or g3458 (n_2851, wc58, n_2794);
  not gc58 (wc58, n_2572);
  or g3459 (n_2782, stop_cond, n_2654, n_2556, wc59);
  not gc59 (wc59, n_2664);
  or g3460 (n_2848, state[1], n_2747, n_2558, n_2664);
  or g3461 (n_2845, read_only_reg, n_2794);
  or g3462 (n_2671, wc60, n_2670);
  not gc60 (wc60, n_2666);
  or g3463 (n_2787, wc61, stop_cond, wc62);
  not gc62 (wc62, n_2786);
  not gc61 (wc61, state[0]);
  or g3464 (n_2712, wc63, n_2657, wc64);
  not gc64 (wc64, n_2711);
  not gc63 (wc63, bit_cnt[0]);
  or g3465 (n_2841, wc65, wc66, n_2794);
  not gc66 (wc66, scl_falling);
  not gc65 (wc65, state[0]);
  or g3466 (n_2709, scl_rising, n_2563);
  or g3467 (n_2700, wc67, n_2657);
  not gc67 (wc67, bit_cnt[3]);
  or g3468 (n_2564, Reg_write, n_2563);
  or g3470 (n_2794, wc68, n_2793);
  not gc68 (wc68, state[1]);
  or g3472 (n_2697, bit_cnt[3], wc69, n_2677);
  not gc69 (wc69, state[3]);
  or g3473 (n_2791, rw_bit, n_2790, n_2558);
  or g3474 (n_2849, n_2793, n_2558);
  or g3475 (n_2746, wc70, n_2682);
  not gc70 (wc70, n_2567);
  or g3478 (n_2798, n_2793, wc71);
  not gc71 (wc71, n_2797);
  or g3479 (n_2763, wc72, wc73, n_2571);
  not gc73 (wc73, Data_in[0]);
  not gc72 (wc72, state[3]);
  or g3480 (n_2772, wc74, bit_cnt[0], wc75, wc76);
  not gc76 (wc76, n_2771);
  not gc75 (wc75, state[3]);
  not gc74 (wc74, bit_cnt[1]);
  or g3481 (n_2751, state[3], n_2655);
  or g3482 (n_2778, bit_cnt[1], wc77, wc78, wc79);
  not gc79 (wc79, n_2777);
  not gc78 (wc78, state[3]);
  not gc77 (wc77, bit_cnt[0]);
  or g3483 (n_2683, scl_rising, wc80, n_2682);
  not gc80 (wc80, n_2598);
  nand g3484 (n_2754, state[3], n_2753);
  or g3485 (n_2757, n_2567, n_2682);
  or g3486 (n_2679, wc81, n_2663, n_2677);
  not gc81 (wc81, state[3]);
  or g3489 (n_2774, wc82, wc83, n_2663);
  not gc83 (wc83, Data_in[1]);
  not gc82 (wc82, state[3]);
  nand g3490 (n_2773, state[3], n_2655);
  nand g3491 (n_2670, n_2667, n_2669);
  or g3492 (n_2812, n_2567, n_2790);
  nand g3494 (n_2786, n_2785, scl_falling);
  or g3495 (n_2563, n_2558, n_2562);
  or g3496 (n_2657, wc84, n_2655);
  not gc84 (wc84, state[3]);
  nand g3497 (n_2771, n_2769, n_2770);
  nand g3498 (n_2598, n_2597, scl_falling);
  or g3499 (n_2558, wc85, n_2556);
  not gc85 (wc85, scl_falling);
  or g3500 (n_2850, state[2], wc86, wc87, wc88, n_2747);
  not gc88 (wc88, scl_falling);
  not gc87 (wc87, state[3]);
  not gc86 (wc86, state[0]);
  nand g3501 (n_2731, n_2728, n_2730);
  or g3502 (n_2852, wc89, n_2747, wc90);
  not gc90 (wc90, n_2797);
  not gc89 (wc89, state[1]);
  nand g3503 (n_2817, n_2814, n_2816);
  or g3504 (n_2669, wc91, n_2654);
  not gc91 (wc91, state[0]);
  or g3505 (n_2753, state[2], wc92);
  not gc92 (wc92, n_2752);
  or g3506 (n_2562, wc93, n_2560);
  not gc93 (wc93, rw_bit);
  nand g3507 (n_2822, n_2820, n_2821);
  or g3508 (n_2790, n_2747, n_2560);
  or g3509 (n_2760, wc94, n_2654, n_2556);
  not gc94 (wc94, scl_rising);
  nand g3510 (n_2827, n_2825, n_2826);
  nand g3511 (n_2777, n_2775, n_2776);
  or g3512 (n_2682, state[3], n_2560);
  or g3513 (n_2764, state[3], n_2654);
  or g3514 (n_2768, wc95, wc96, wc97, n_2570);
  not gc97 (wc97, Data_in[4]);
  not gc96 (wc96, state[3]);
  not gc95 (wc95, bit_cnt[2]);
  or g3515 (n_2734, wc98, n_2556);
  not gc98 (wc98, n_2654);
  or g3516 (n_2745, wc99, n_2673);
  not gc99 (wc99, n_2560);
  or g3517 (n_2793, wc100, n_2747);
  not gc100 (wc100, state[2]);
  nand g3518 (n_2785, state[3], n_2654);
  or g3519 (n_2766, bit_cnt[2], wc101, wc102, n_2662);
  not gc102 (wc102, Data_in[5]);
  not gc101 (wc101, state[3]);
  or g3520 (n_2748, n_2654, wc103);
  not gc103 (wc103, n_2556);
  or g3521 (n_2666, state[0], wc104, scl_falling);
  not gc104 (wc104, state[1]);
  or g3522 (n_2667, wc105, state[0]);
  not gc105 (wc105, state[2]);
  or g3523 (n_2814, wc106, A_0);
  not gc106 (wc106, shift_reg[0]);
  or g3524 (n_2816, shift_reg[0], wc107);
  not gc107 (wc107, A_0);
  or g3525 (n_2820, wc108, A_2);
  not gc108 (wc108, shift_reg[2]);
  or g3526 (n_2821, shift_reg[2], wc109);
  not gc109 (wc109, A_2);
  or g3527 (n_2825, wc110, A_1);
  not gc110 (wc110, shift_reg[1]);
  or g3528 (n_2826, shift_reg[1], wc111);
  not gc111 (wc111, A_1);
  or g3529 (n_2673, state[3], wc112);
  not gc112 (wc112, scl_rising);
  nand g3530 (n_2834, rw_bit, state[0]);
  or g3531 (sda_in, wc113, sda_en);
  not gc113 (wc113, SDA);
  not g3532 (n_2864, sda_in);
  or g3533 (n_2728, wc114, shift_reg[1]);
  not gc114 (wc114, shift_reg[2]);
  or g3534 (n_2730, shift_reg[2], wc115, wc116);
  not gc116 (wc116, shift_reg[0]);
  not gc115 (wc115, shift_reg[1]);
  or g3543 (n_2765, state[0], state[3]);
  nand g3545 (n_2752, state[0], state[1]);
  or g3546 (n_2597, rw_bit, wc117);
  not gc117 (wc117, state[0]);
  nand g3548 (n_2592, state[2], state[0]);
  nand g3549 (n_2769, bit_cnt[2], Data_in[2]);
  or g3550 (n_2770, bit_cnt[2], wc118);
  not gc118 (wc118, Data_in[6]);
  nand g3551 (n_2775, bit_cnt[2], Data_in[3]);
  or g3552 (n_2776, bit_cnt[2], wc119);
  not gc119 (wc119, Data_in[7]);
  or g3553 (n_2781, stop_cond, wc120);
  not gc120 (wc120, start_cond);
  nand g3554 (n_2565, Reg_write, Reg_read);
  and g3555 (n_2865, scl_sync[2], wc121);
  not gc121 (wc121, scl_sync[1]);
  and g3556 (n_2866, wc122, scl_sync[1]);
  not gc122 (wc122, scl_sync[2]);
  and g3557 (n_2867, sda_sync[2], wc123, scl_sync[2]);
  not gc123 (wc123, sda_sync[1]);
  and g3558 (n_2868, wc124, sda_sync[1], scl_sync[2]);
  not gc124 (wc124, sda_sync[2]);
  and g3559 (n_2862, n_2731, wc125, wc126, wc127, state[2], wc128, wc129);
  not gc129 (wc129, shift_reg[5]);
  not gc128 (wc128, state[1]);
  not gc127 (wc127, n_2723);
  not gc126 (wc126, n_2725);
  not gc125 (wc125, n_2556);
  nor g3560 (n_2863, state[0], sda_in, n_2682);
  nor g3561 (n_2854, sda_in, n_2736);
  and g3562 (n_2855, wc130, shift_reg[0]);
  not gc130 (wc130, n_2736);
  and g3563 (n_2856, wc131, shift_reg[1]);
  not gc131 (wc131, n_2736);
  and g3564 (n_2857, wc132, shift_reg[2]);
  not gc132 (wc132, n_2736);
  and g3565 (n_2858, wc133, shift_reg[3]);
  not gc133 (wc133, n_2736);
  and g3566 (n_2859, wc134, shift_reg[4]);
  not gc134 (wc134, n_2736);
  and g3567 (n_2860, wc135, shift_reg[5]);
  not gc135 (wc135, n_2736);
  and g3568 (n_2861, wc136, shift_reg[6]);
  not gc136 (wc136, n_2736);
  or g3569 (n_2759, n_2667, wc137);
  not gc137 (wc137, scl_rising);
  or g3570 (n_2750, n_2592, state[1]);
  or g3571 (n_2658, n_2700, wc138);
  not gc138 (wc138, n_2571);
  or g3572 (n_2784, n_2757, stop_cond);
  or g3573 (n_2708, n_2746, wc139, scl_rising);
  not gc139 (wc139, bit_cnt[0]);
  or g3574 (n_2795, n_2845, state[0]);
  or g3575 (n_2585, n_2609, clk_cnt[0], clk_cnt[1]);
  CDN_flop read_only_reg_reg(.clk (clk), .d (n_2862), .sena (n_2755), .aclr (n_2623), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (read_only_reg));
  CDN_flop rw_bit_reg(.clk (clk), .d (n_2863), .sena (n_2758), .aclr (n_2623), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (rw_bit));
  CDN_flop scl_falling_reg(.clk (clk), .d (n_2865), .sena (1'b1), .aclr (n_2623), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (scl_falling));
  CDN_flop scl_rising_reg(.clk (clk), .d (n_2866), .sena (1'b1), .aclr (n_2623), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (scl_rising));
  CDN_flop \scl_sync_reg[0] (.clk (clk), .d (SCL), .sena (1'b1), .aclr (n_2623), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (scl_sync[0]));
  CDN_flop \scl_sync_reg[1] (.clk (clk), .d (scl_sync[0]), .sena (1'b1), .aclr (n_2623), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (scl_sync[1]));
  CDN_flop \scl_sync_reg[2] (.clk (clk), .d (scl_sync[1]), .sena (1'b1), .aclr (n_2623), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (scl_sync[2]));
  CDN_flop sda_en_reg(.clk (clk), .d (n_2735), .sena (1'b1), .aclr (n_2623), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (sda_en));
  CDN_flop sda_out_reg297(.clk (clk), .d (n_2779), .sena (1'b1), .aclr (1'b0), .apre (n_2623), .srl (1'b0), .srd (1'b0), .q (sda_out_826));
  bufif1 sda_out_tri (sda_out, 1'b0, n_2620);
  CDN_flop \sda_sync_reg[0] (.clk (clk), .d (n_2864), .sena (1'b1), .aclr (n_2623), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (sda_sync[0]));
  CDN_flop \sda_sync_reg[1] (.clk (clk), .d (sda_sync[0]), .sena (1'b1), .aclr (n_2623), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (sda_sync[1]));
  CDN_flop \sda_sync_reg[2] (.clk (clk), .d (sda_sync[1]), .sena (1'b1), .aclr (n_2623), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (sda_sync[2]));
  CDN_flop \shift_reg_reg[0] (.clk (clk), .d (n_2854), .sena (n_2761), .aclr (n_2623), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (shift_reg[0]));
  CDN_flop \shift_reg_reg[1] (.clk (clk), .d (n_2855), .sena (n_2761), .aclr (n_2623), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (shift_reg[1]));
  CDN_flop \shift_reg_reg[2] (.clk (clk), .d (n_2856), .sena (n_2761), .aclr (n_2623), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (shift_reg[2]));
  CDN_flop \shift_reg_reg[3] (.clk (clk), .d (n_2857), .sena (n_2761), .aclr (n_2623), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (shift_reg[3]));
  CDN_flop \shift_reg_reg[4] (.clk (clk), .d (n_2858), .sena (n_2761), .aclr (n_2623), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (shift_reg[4]));
  CDN_flop \shift_reg_reg[5] (.clk (clk), .d (n_2859), .sena (n_2761), .aclr (n_2623), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (shift_reg[5]));
  CDN_flop \shift_reg_reg[6] (.clk (clk), .d (n_2860), .sena (n_2761), .aclr (n_2623), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (shift_reg[6]));
  CDN_flop \shift_reg_reg[7] (.clk (clk), .d (n_2861), .sena (n_2761), .aclr (n_2623), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (shift_reg[7]));
  CDN_flop start_cond_reg(.clk (clk), .d (n_2867), .sena (1'b1), .aclr (n_2623), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (start_cond));
  CDN_flop \state_reg[0] (.clk (clk), .d (n_2788), .sena (1'b1), .aclr (n_2623), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (state[0]));
  CDN_flop \state_reg[1] (.clk (clk), .d (n_2853), .sena (1'b1), .aclr (n_2623), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (state[1]));
  CDN_flop \state_reg[2] (.clk (clk), .d (n_2811), .sena (1'b1), .aclr (n_2623), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (state[2]));
  CDN_flop \state_reg[3] (.clk (clk), .d (n_2844), .sena (1'b1), .aclr (n_2623), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (state[3]));
  CDN_flop stop_cond_reg(.clk (clk), .d (n_2868), .sena (1'b1), .aclr (n_2623), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (stop_cond));
endmodule

module cdec(A, Z);
  input [5:0] A;
  output [36:0] Z;
  wire [5:0] A;
  wire [36:0] Z;
  wire n_44, n_45, n_48, n_49, n_50, n_51, n_52, n_53;
  wire n_54, n_55, n_56, n_58, n_80, n_83, n_86, n_89;
  wire n_92, n_95, n_98, n_103, n_104, n_107, n_110;
  or g204 (n_107, n_80, n_44);
  or g205 (n_110, n_80, n_45);
  or g206 (n_104, n_103, n_44);
  or g271 (n_52, n_98, wc140);
  not gc140 (wc140, A[0]);
  or g272 (n_49, n_95, wc141);
  not gc141 (wc141, A[0]);
  or g273 (n_44, n_92, A[3]);
  or g274 (n_45, n_89, A[3]);
  or g275 (n_58, n_92, wc142);
  not gc142 (wc142, A[3]);
  or g276 (n_51, n_86, wc143);
  not gc143 (wc143, A[3]);
  or g277 (n_48, n_83, wc144);
  not gc144 (wc144, A[3]);
  or g278 (n_56, n_89, wc145);
  not gc145 (wc145, A[3]);
  or g279 (n_50, n_95, A[0]);
  or g280 (n_55, n_86, A[3]);
  or g281 (n_54, n_83, A[3]);
  or g282 (n_53, n_98, A[0]);
  nand g283 (n_103, A[5], A[2]);
  or g284 (n_80, wc146, A[2]);
  not gc146 (wc146, A[5]);
  or g285 (n_92, A[4], A[1]);
  or g286 (n_95, A[5], wc147);
  not gc147 (wc147, A[2]);
  or g287 (n_89, A[4], wc148);
  not gc148 (wc148, A[1]);
  or g288 (n_98, A[5], A[2]);
  or g289 (n_86, wc149, A[1]);
  not gc149 (wc149, A[4]);
  nand g290 (n_83, A[1], A[4]);
  nor g291 (Z[23], n_49, n_54);
  nor g292 (Z[29], n_49, n_51);
  nor g293 (Z[0], n_44, n_53);
  nor g294 (Z[1], n_44, n_52);
  nor g295 (Z[2], n_45, n_53);
  nor g296 (Z[3], n_45, n_52);
  nor g297 (Z[4], n_44, n_50);
  nor g298 (Z[5], n_44, n_49);
  nor g299 (Z[24], n_51, n_53);
  nor g300 (Z[6], n_45, n_50);
  nor g301 (Z[7], n_45, n_49);
  nor g302 (Z[25], n_51, n_52);
  nor g303 (Z[8], n_58, n_53);
  nor g304 (Z[9], n_58, n_52);
  nor g305 (Z[10], n_56, n_53);
  nor g306 (Z[11], n_56, n_52);
  nor g307 (Z[12], n_58, n_50);
  nor g308 (Z[13], n_49, n_58);
  nor g309 (Z[26], n_48, n_53);
  nor g310 (Z[15], n_49, n_56);
  nor g311 (Z[14], n_56, n_50);
  nor g312 (Z[27], n_48, n_52);
  nor g313 (Z[31], n_48, n_49);
  nor g314 (Z[30], n_48, n_50);
  nor g315 (Z[16], n_55, n_53);
  nor g316 (Z[17], n_55, n_52);
  nor g317 (Z[18], n_54, n_53);
  nor g318 (Z[19], n_54, n_52);
  nor g319 (Z[20], n_55, n_50);
  nor g320 (Z[21], n_49, n_55);
  nor g321 (Z[28], n_51, n_50);
  nor g322 (Z[22], n_54, n_50);
  nor g323 (Z[36], n_104, A[0]);
  nor g324 (Z[34], n_110, A[0]);
  nor g325 (Z[32], n_107, A[0]);
  and g326 (Z[33], A[0], wc150);
  not gc150 (wc150, n_107);
  and g327 (Z[35], A[0], wc151);
  not gc151 (wc151, n_110);
endmodule

module cmux(ctl, in_0, in_1, in_2, in_3, in_4, in_5, in_6, in_7, in_8, in_9, in_10, in_11, in_12, in_13, in_14, in_15, in_16, in_17, in_18, in_19, in_20, in_21, in_22, in_23, in_24, in_25, in_26, in_27, in_28, in_29, in_30, in_31, in_32, in_33, in_34, in_35, in_36, z);
  input [36:0] ctl;
  input [7:0] in_0, in_1, in_2, in_3, in_4, in_5, in_6, in_7, in_8, in_9, in_10, in_11, in_12, in_13, in_14, in_15, in_16, in_17, in_18, in_19, in_20, in_21, in_22, in_23, in_24, in_25, in_26, in_27, in_28, in_29, in_30, in_31, in_32, in_33, in_34, in_35, in_36;
  output [7:0] z;
  wire [36:0] ctl;
  wire [7:0] in_0, in_1, in_2, in_3, in_4, in_5, in_6, in_7, in_8, in_9, in_10, in_11, in_12, in_13, in_14, in_15, in_16, in_17, in_18, in_19, in_20, in_21, in_22, in_23, in_24, in_25, in_26, in_27, in_28, in_29, in_30, in_31, in_32, in_33, in_34, in_35, in_36;
  wire [7:0] z;
  wire n_342, n_343, n_344, n_345, n_346, n_347, n_348, n_349;
  wire n_350, n_351, n_352, n_353, n_354, n_355, n_356, n_357;
  wire n_358, n_359, n_360, n_361, n_362, n_363, n_364, n_365;
  wire n_366, n_367, n_368, n_369, n_370, n_371, n_372, n_373;
  wire n_374, n_375, n_376, n_377, n_378, n_379, n_380, n_381;
  wire n_382, n_383, n_384, n_385, n_386, n_387, n_389, n_390;
  wire n_391, n_392, n_393, n_394, n_395, n_396, n_397, n_398;
  wire n_399, n_400, n_401, n_402, n_403, n_404, n_405, n_406;
  wire n_407, n_408, n_409, n_410, n_411, n_412, n_413, n_414;
  wire n_415, n_416, n_417, n_418, n_419, n_420, n_421, n_422;
  wire n_423, n_424, n_425, n_426, n_427, n_428, n_429, n_430;
  wire n_431, n_432, n_433, n_434, n_435, n_436, n_437, n_439;
  wire n_440, n_441, n_442, n_443, n_444, n_445, n_446, n_447;
  wire n_448, n_449, n_450, n_451, n_452, n_453, n_454, n_455;
  wire n_456, n_457, n_458, n_459, n_460, n_461, n_462, n_463;
  wire n_464, n_465, n_466, n_467, n_468, n_469, n_470, n_471;
  wire n_472, n_473, n_474, n_475, n_476, n_477, n_478, n_479;
  wire n_480, n_481, n_482, n_483, n_484, n_485, n_486, n_487;
  wire n_489, n_490, n_491, n_492, n_493, n_494, n_495, n_496;
  wire n_497, n_498, n_499, n_500, n_501, n_502, n_503, n_504;
  wire n_505, n_506, n_507, n_508, n_509, n_510, n_511, n_512;
  wire n_513, n_514, n_515, n_516, n_517, n_518, n_519, n_520;
  wire n_521, n_522, n_523, n_524, n_525, n_526, n_527, n_528;
  wire n_529, n_530, n_531, n_532, n_533, n_534, n_535, n_536;
  wire n_537, n_539, n_540, n_541, n_542, n_543, n_544, n_545;
  wire n_546, n_547, n_548, n_549, n_550, n_551, n_552, n_553;
  wire n_554, n_555, n_556, n_557, n_558, n_559, n_560, n_561;
  wire n_562, n_563, n_564, n_565, n_566, n_567, n_568, n_569;
  wire n_570, n_571, n_572, n_573, n_574, n_575, n_576, n_577;
  wire n_578, n_579, n_580, n_581, n_582, n_583, n_584, n_585;
  wire n_586, n_587, n_589, n_590, n_591, n_592, n_593, n_594;
  wire n_595, n_596, n_597, n_598, n_599, n_600, n_601, n_602;
  wire n_603, n_604, n_605, n_606, n_607, n_608, n_609, n_610;
  wire n_611, n_612, n_613, n_614, n_615, n_616, n_617, n_618;
  wire n_619, n_620, n_621, n_622, n_623, n_624, n_625, n_626;
  wire n_627, n_628, n_629, n_630, n_631, n_632, n_633, n_634;
  wire n_635, n_636, n_637, n_639, n_640, n_641, n_642, n_643;
  wire n_644, n_645, n_646, n_647, n_648, n_649, n_650, n_651;
  wire n_652, n_653, n_654, n_655, n_656, n_657, n_658, n_659;
  wire n_660, n_661, n_662, n_663, n_664, n_665, n_666, n_667;
  wire n_668, n_669, n_670, n_671, n_672, n_673, n_674, n_675;
  wire n_676, n_677, n_678, n_679, n_680, n_681, n_682, n_683;
  wire n_684, n_685, n_686, n_687, n_689, n_690, n_691, n_692;
  wire n_693, n_694, n_695, n_696, n_697, n_698, n_699, n_700;
  wire n_701, n_702, n_703, n_704, n_705, n_706, n_707, n_708;
  wire n_709, n_710, n_711, n_712, n_713, n_714, n_715, n_716;
  wire n_717, n_718, n_719, n_720, n_721, n_722, n_723, n_724;
  wire n_725, n_726, n_727, n_728, n_729, n_730, n_731, n_732;
  wire n_733, n_734, n_735, n_736, n_737, n_739, n_740, n_741;
  or g417 (z[2], n_639, n_640, n_641);
  or g418 (z[3], n_589, n_590, n_591);
  or g419 (z[0], n_739, n_740, n_741);
  or g420 (z[7], n_389, n_390, n_391);
  or g421 (z[5], n_489, n_490, n_491);
  or g422 (z[1], n_689, n_690, n_691);
  or g423 (z[6], n_439, n_440, n_441);
  or g424 (z[4], n_539, n_540, n_541);
  or g425 (n_690, n_683, n_684, n_685, n_686);
  or g426 (n_689, n_679, n_680, n_681, n_682);
  or g427 (n_640, n_633, n_634, n_635, n_636);
  or g428 (n_439, n_429, n_430, n_431, n_432);
  or g429 (n_440, n_433, n_434, n_435, n_436);
  or g430 (n_441, n_437, wc152);
  not gc152 (wc152, n_428);
  or g431 (n_641, n_637, wc153);
  not gc153 (wc153, n_628);
  or g432 (n_589, n_579, n_580, n_581, n_582);
  or g433 (n_590, n_583, n_584, n_585, n_586);
  or g434 (n_591, n_587, wc154);
  not gc154 (wc154, n_578);
  or g435 (n_741, n_737, wc155);
  not gc155 (wc155, n_728);
  or g436 (n_639, n_629, n_630, n_631, n_632);
  or g437 (n_539, n_529, n_530, n_531, n_532);
  or g438 (n_540, n_533, n_534, n_535, n_536);
  or g439 (n_389, n_379, n_380, n_381, n_382);
  or g440 (n_390, n_383, n_384, n_385, n_386);
  or g441 (n_391, n_387, wc156);
  not gc156 (wc156, n_378);
  or g442 (n_739, n_729, n_730, n_731, n_732);
  or g443 (n_541, n_537, wc157);
  not gc157 (wc157, n_528);
  or g444 (n_489, n_479, n_480, n_481, n_482);
  or g445 (n_490, n_483, n_484, n_485, n_486);
  or g446 (n_491, n_487, wc158);
  not gc158 (wc158, n_478);
  or g447 (n_740, n_733, n_734, n_735, n_736);
  or g448 (n_691, n_687, wc159);
  not gc159 (wc159, n_678);
  nand g449 (n_379, n_342, n_343, n_344, n_345);
  nand g450 (n_733, n_708, n_709, n_710, n_711);
  nand g451 (n_732, n_704, n_705, n_706, n_707);
  nand g452 (n_731, n_700, n_701, n_702, n_703);
  nand g453 (n_730, n_696, n_697, n_698, n_699);
  nand g454 (n_729, n_692, n_693, n_694, n_695);
  nand g455 (n_380, n_346, n_347, n_348, n_349);
  nand g456 (n_381, n_350, n_351, n_352, n_353);
  nand g457 (n_382, n_354, n_355, n_356, n_357);
  nand g458 (n_383, n_358, n_359, n_360, n_361);
  nand g459 (n_384, n_362, n_363, n_364, n_365);
  nand g460 (n_385, n_366, n_367, n_368, n_369);
  nand g461 (n_386, n_370, n_371, n_372, n_373);
  nand g462 (n_387, n_374, n_375, n_376, n_377);
  nand g463 (n_735, n_716, n_717, n_718, n_719);
  nand g464 (n_429, n_392, n_393, n_394, n_395);
  nand g465 (n_430, n_396, n_397, n_398, n_399);
  nand g466 (n_431, n_400, n_401, n_402, n_403);
  nand g467 (n_432, n_404, n_405, n_406, n_407);
  nand g468 (n_433, n_408, n_409, n_410, n_411);
  nand g469 (n_434, n_412, n_413, n_414, n_415);
  nand g470 (n_435, n_416, n_417, n_418, n_419);
  nand g471 (n_436, n_420, n_421, n_422, n_423);
  nand g472 (n_437, n_424, n_425, n_426, n_427);
  nand g473 (n_736, n_720, n_721, n_722, n_723);
  nand g474 (n_479, n_442, n_443, n_444, n_445);
  nand g475 (n_480, n_446, n_447, n_448, n_449);
  nand g476 (n_481, n_450, n_451, n_452, n_453);
  nand g477 (n_482, n_454, n_455, n_456, n_457);
  nand g478 (n_483, n_458, n_459, n_460, n_461);
  nand g479 (n_484, n_462, n_463, n_464, n_465);
  nand g480 (n_485, n_466, n_467, n_468, n_469);
  nand g481 (n_486, n_470, n_471, n_472, n_473);
  nand g482 (n_487, n_474, n_475, n_476, n_477);
  nand g483 (n_737, n_724, n_725, n_726, n_727);
  nand g484 (n_687, n_674, n_675, n_676, n_677);
  nand g485 (n_686, n_670, n_671, n_672, n_673);
  nand g486 (n_685, n_666, n_667, n_668, n_669);
  nand g487 (n_684, n_662, n_663, n_664, n_665);
  nand g488 (n_683, n_658, n_659, n_660, n_661);
  nand g489 (n_682, n_654, n_655, n_656, n_657);
  nand g490 (n_681, n_650, n_651, n_652, n_653);
  nand g491 (n_680, n_646, n_647, n_648, n_649);
  nand g492 (n_679, n_642, n_643, n_644, n_645);
  nand g493 (n_529, n_492, n_493, n_494, n_495);
  nand g494 (n_530, n_496, n_497, n_498, n_499);
  nand g495 (n_531, n_500, n_501, n_502, n_503);
  nand g496 (n_532, n_504, n_505, n_506, n_507);
  nand g497 (n_533, n_508, n_509, n_510, n_511);
  nand g498 (n_534, n_512, n_513, n_514, n_515);
  nand g499 (n_535, n_516, n_517, n_518, n_519);
  nand g500 (n_536, n_520, n_521, n_522, n_523);
  nand g501 (n_537, n_524, n_525, n_526, n_527);
  nand g502 (n_579, n_542, n_543, n_544, n_545);
  nand g503 (n_580, n_546, n_547, n_548, n_549);
  nand g504 (n_581, n_550, n_551, n_552, n_553);
  nand g505 (n_582, n_554, n_555, n_556, n_557);
  nand g506 (n_583, n_558, n_559, n_560, n_561);
  nand g507 (n_584, n_562, n_563, n_564, n_565);
  nand g508 (n_585, n_566, n_567, n_568, n_569);
  nand g509 (n_586, n_570, n_571, n_572, n_573);
  nand g510 (n_587, n_574, n_575, n_576, n_577);
  nand g511 (n_629, n_592, n_593, n_594, n_595);
  nand g512 (n_630, n_596, n_597, n_598, n_599);
  nand g513 (n_631, n_600, n_601, n_602, n_603);
  nand g514 (n_632, n_604, n_605, n_606, n_607);
  nand g515 (n_633, n_608, n_609, n_610, n_611);
  nand g516 (n_634, n_612, n_613, n_614, n_615);
  nand g517 (n_635, n_616, n_617, n_618, n_619);
  nand g518 (n_636, n_620, n_621, n_622, n_623);
  nand g519 (n_637, n_624, n_625, n_626, n_627);
  nand g520 (n_734, n_712, n_713, n_714, n_715);
  nand g521 (n_642, ctl[36], in_0[1]);
  nand g522 (n_643, ctl[35], in_1[1]);
  nand g523 (n_644, ctl[34], in_2[1]);
  nand g524 (n_645, ctl[33], in_3[1]);
  nand g525 (n_646, ctl[32], in_4[1]);
  nand g526 (n_647, ctl[31], in_5[1]);
  nand g527 (n_648, ctl[30], in_6[1]);
  nand g528 (n_649, ctl[29], in_7[1]);
  nand g529 (n_650, ctl[28], in_8[1]);
  nand g530 (n_628, ctl[0], in_36[2]);
  nand g531 (n_627, ctl[1], in_35[2]);
  nand g532 (n_626, ctl[2], in_34[2]);
  nand g533 (n_625, ctl[3], in_33[2]);
  nand g534 (n_624, ctl[4], in_32[2]);
  nand g535 (n_623, ctl[5], in_31[2]);
  nand g536 (n_622, ctl[6], in_30[2]);
  nand g537 (n_621, ctl[7], in_29[2]);
  nand g538 (n_620, ctl[8], in_28[2]);
  nand g539 (n_619, ctl[9], in_27[2]);
  nand g540 (n_618, ctl[10], in_26[2]);
  nand g541 (n_617, ctl[11], in_25[2]);
  nand g542 (n_616, ctl[12], in_24[2]);
  nand g543 (n_615, ctl[13], in_23[2]);
  nand g544 (n_614, ctl[14], in_22[2]);
  nand g545 (n_613, ctl[15], in_21[2]);
  nand g546 (n_612, ctl[16], in_20[2]);
  nand g547 (n_611, ctl[17], in_19[2]);
  nand g548 (n_610, ctl[18], in_18[2]);
  nand g549 (n_609, ctl[19], in_17[2]);
  nand g550 (n_608, ctl[20], in_16[2]);
  nand g551 (n_607, ctl[21], in_15[2]);
  nand g552 (n_606, ctl[22], in_14[2]);
  nand g553 (n_605, ctl[23], in_13[2]);
  nand g554 (n_604, ctl[24], in_12[2]);
  nand g555 (n_603, ctl[25], in_11[2]);
  nand g556 (n_602, ctl[26], in_10[2]);
  nand g557 (n_601, ctl[27], in_9[2]);
  nand g558 (n_600, ctl[28], in_8[2]);
  nand g559 (n_599, ctl[29], in_7[2]);
  nand g560 (n_598, ctl[30], in_6[2]);
  nand g561 (n_597, ctl[31], in_5[2]);
  nand g562 (n_596, ctl[32], in_4[2]);
  nand g563 (n_595, ctl[33], in_3[2]);
  nand g564 (n_594, ctl[34], in_2[2]);
  nand g565 (n_593, ctl[35], in_1[2]);
  nand g566 (n_592, ctl[36], in_0[2]);
  nand g567 (n_651, ctl[27], in_9[1]);
  nand g568 (n_652, ctl[26], in_10[1]);
  nand g569 (n_653, ctl[25], in_11[1]);
  nand g570 (n_654, ctl[24], in_12[1]);
  nand g571 (n_655, ctl[23], in_13[1]);
  nand g572 (n_656, ctl[22], in_14[1]);
  nand g573 (n_657, ctl[21], in_15[1]);
  nand g574 (n_658, ctl[20], in_16[1]);
  nand g575 (n_659, ctl[19], in_17[1]);
  nand g576 (n_660, ctl[18], in_18[1]);
  nand g577 (n_661, ctl[17], in_19[1]);
  nand g578 (n_662, ctl[16], in_20[1]);
  nand g579 (n_663, ctl[15], in_21[1]);
  nand g580 (n_578, ctl[0], in_36[3]);
  nand g581 (n_577, ctl[1], in_35[3]);
  nand g582 (n_576, ctl[2], in_34[3]);
  nand g583 (n_575, ctl[3], in_33[3]);
  nand g584 (n_574, ctl[4], in_32[3]);
  nand g585 (n_573, ctl[5], in_31[3]);
  nand g586 (n_572, ctl[6], in_30[3]);
  nand g587 (n_571, ctl[7], in_29[3]);
  nand g588 (n_570, ctl[8], in_28[3]);
  nand g589 (n_569, ctl[9], in_27[3]);
  nand g590 (n_568, ctl[10], in_26[3]);
  nand g591 (n_567, ctl[11], in_25[3]);
  nand g592 (n_566, ctl[12], in_24[3]);
  nand g593 (n_565, ctl[13], in_23[3]);
  nand g594 (n_564, ctl[14], in_22[3]);
  nand g595 (n_563, ctl[15], in_21[3]);
  nand g596 (n_562, ctl[16], in_20[3]);
  nand g597 (n_561, ctl[17], in_19[3]);
  nand g598 (n_560, ctl[18], in_18[3]);
  nand g599 (n_559, ctl[19], in_17[3]);
  nand g600 (n_558, ctl[20], in_16[3]);
  nand g601 (n_557, ctl[21], in_15[3]);
  nand g602 (n_556, ctl[22], in_14[3]);
  nand g603 (n_555, ctl[23], in_13[3]);
  nand g604 (n_554, ctl[24], in_12[3]);
  nand g605 (n_553, ctl[25], in_11[3]);
  nand g606 (n_552, ctl[26], in_10[3]);
  nand g607 (n_551, ctl[27], in_9[3]);
  nand g608 (n_550, ctl[28], in_8[3]);
  nand g609 (n_549, ctl[29], in_7[3]);
  nand g610 (n_548, ctl[30], in_6[3]);
  nand g611 (n_547, ctl[31], in_5[3]);
  nand g612 (n_546, ctl[32], in_4[3]);
  nand g613 (n_545, ctl[33], in_3[3]);
  nand g614 (n_544, ctl[34], in_2[3]);
  nand g615 (n_543, ctl[35], in_1[3]);
  nand g616 (n_342, ctl[36], in_0[7]);
  nand g617 (n_664, ctl[14], in_22[1]);
  nand g618 (n_665, ctl[13], in_23[1]);
  nand g619 (n_666, ctl[12], in_24[1]);
  nand g620 (n_667, ctl[11], in_25[1]);
  nand g621 (n_668, ctl[10], in_26[1]);
  nand g622 (n_669, ctl[9], in_27[1]);
  nand g623 (n_670, ctl[8], in_28[1]);
  nand g624 (n_671, ctl[7], in_29[1]);
  nand g625 (n_672, ctl[6], in_30[1]);
  nand g626 (n_673, ctl[5], in_31[1]);
  nand g627 (n_674, ctl[4], in_32[1]);
  nand g628 (n_675, ctl[3], in_33[1]);
  nand g629 (n_676, ctl[2], in_34[1]);
  nand g630 (n_528, ctl[0], in_36[4]);
  nand g631 (n_527, ctl[1], in_35[4]);
  nand g632 (n_526, ctl[2], in_34[4]);
  nand g633 (n_525, ctl[3], in_33[4]);
  nand g634 (n_524, ctl[4], in_32[4]);
  nand g635 (n_523, ctl[5], in_31[4]);
  nand g636 (n_522, ctl[6], in_30[4]);
  nand g637 (n_521, ctl[7], in_29[4]);
  nand g638 (n_520, ctl[8], in_28[4]);
  nand g639 (n_519, ctl[9], in_27[4]);
  nand g640 (n_518, ctl[10], in_26[4]);
  nand g641 (n_517, ctl[11], in_25[4]);
  nand g642 (n_516, ctl[12], in_24[4]);
  nand g643 (n_515, ctl[13], in_23[4]);
  nand g644 (n_514, ctl[14], in_22[4]);
  nand g645 (n_513, ctl[15], in_21[4]);
  nand g646 (n_512, ctl[16], in_20[4]);
  nand g647 (n_511, ctl[17], in_19[4]);
  nand g648 (n_510, ctl[18], in_18[4]);
  nand g649 (n_509, ctl[19], in_17[4]);
  nand g650 (n_508, ctl[20], in_16[4]);
  nand g651 (n_507, ctl[21], in_15[4]);
  nand g652 (n_506, ctl[22], in_14[4]);
  nand g653 (n_505, ctl[23], in_13[4]);
  nand g654 (n_504, ctl[24], in_12[4]);
  nand g655 (n_503, ctl[25], in_11[4]);
  nand g656 (n_502, ctl[26], in_10[4]);
  nand g657 (n_501, ctl[27], in_9[4]);
  nand g658 (n_500, ctl[28], in_8[4]);
  nand g659 (n_499, ctl[29], in_7[4]);
  nand g660 (n_498, ctl[30], in_6[4]);
  nand g661 (n_497, ctl[31], in_5[4]);
  nand g662 (n_496, ctl[32], in_4[4]);
  nand g663 (n_495, ctl[33], in_3[4]);
  nand g664 (n_494, ctl[34], in_2[4]);
  nand g665 (n_493, ctl[35], in_1[4]);
  nand g666 (n_492, ctl[36], in_0[4]);
  nand g667 (n_677, ctl[1], in_35[1]);
  nand g668 (n_678, ctl[0], in_36[1]);
  nand g669 (n_692, ctl[36], in_0[0]);
  nand g670 (n_693, ctl[35], in_1[0]);
  nand g671 (n_694, ctl[34], in_2[0]);
  nand g672 (n_695, ctl[33], in_3[0]);
  nand g673 (n_696, ctl[32], in_4[0]);
  nand g674 (n_697, ctl[31], in_5[0]);
  nand g675 (n_698, ctl[30], in_6[0]);
  nand g676 (n_699, ctl[29], in_7[0]);
  nand g677 (n_700, ctl[28], in_8[0]);
  nand g678 (n_701, ctl[27], in_9[0]);
  nand g679 (n_702, ctl[26], in_10[0]);
  nand g680 (n_478, ctl[0], in_36[5]);
  nand g681 (n_477, ctl[1], in_35[5]);
  nand g682 (n_476, ctl[2], in_34[5]);
  nand g683 (n_475, ctl[3], in_33[5]);
  nand g684 (n_474, ctl[4], in_32[5]);
  nand g685 (n_473, ctl[5], in_31[5]);
  nand g686 (n_472, ctl[6], in_30[5]);
  nand g687 (n_471, ctl[7], in_29[5]);
  nand g688 (n_470, ctl[8], in_28[5]);
  nand g689 (n_469, ctl[9], in_27[5]);
  nand g690 (n_468, ctl[10], in_26[5]);
  nand g691 (n_467, ctl[11], in_25[5]);
  nand g692 (n_466, ctl[12], in_24[5]);
  nand g693 (n_465, ctl[13], in_23[5]);
  nand g694 (n_464, ctl[14], in_22[5]);
  nand g695 (n_463, ctl[15], in_21[5]);
  nand g696 (n_462, ctl[16], in_20[5]);
  nand g697 (n_461, ctl[17], in_19[5]);
  nand g698 (n_460, ctl[18], in_18[5]);
  nand g699 (n_459, ctl[19], in_17[5]);
  nand g700 (n_458, ctl[20], in_16[5]);
  nand g701 (n_457, ctl[21], in_15[5]);
  nand g702 (n_456, ctl[22], in_14[5]);
  nand g703 (n_455, ctl[23], in_13[5]);
  nand g704 (n_454, ctl[24], in_12[5]);
  nand g705 (n_453, ctl[25], in_11[5]);
  nand g706 (n_452, ctl[26], in_10[5]);
  nand g707 (n_451, ctl[27], in_9[5]);
  nand g708 (n_450, ctl[28], in_8[5]);
  nand g709 (n_449, ctl[29], in_7[5]);
  nand g710 (n_448, ctl[30], in_6[5]);
  nand g711 (n_447, ctl[31], in_5[5]);
  nand g712 (n_446, ctl[32], in_4[5]);
  nand g713 (n_445, ctl[33], in_3[5]);
  nand g714 (n_444, ctl[34], in_2[5]);
  nand g715 (n_443, ctl[35], in_1[5]);
  nand g716 (n_442, ctl[36], in_0[5]);
  nand g717 (n_703, ctl[25], in_11[0]);
  nand g718 (n_704, ctl[24], in_12[0]);
  nand g719 (n_705, ctl[23], in_13[0]);
  nand g720 (n_706, ctl[22], in_14[0]);
  nand g721 (n_707, ctl[21], in_15[0]);
  nand g722 (n_708, ctl[20], in_16[0]);
  nand g723 (n_709, ctl[19], in_17[0]);
  nand g724 (n_710, ctl[18], in_18[0]);
  nand g725 (n_711, ctl[17], in_19[0]);
  nand g726 (n_712, ctl[16], in_20[0]);
  nand g727 (n_713, ctl[15], in_21[0]);
  nand g728 (n_714, ctl[14], in_22[0]);
  nand g729 (n_715, ctl[13], in_23[0]);
  nand g730 (n_428, ctl[0], in_36[6]);
  nand g731 (n_427, ctl[1], in_35[6]);
  nand g732 (n_426, ctl[2], in_34[6]);
  nand g733 (n_425, ctl[3], in_33[6]);
  nand g734 (n_424, ctl[4], in_32[6]);
  nand g735 (n_423, ctl[5], in_31[6]);
  nand g736 (n_422, ctl[6], in_30[6]);
  nand g737 (n_421, ctl[7], in_29[6]);
  nand g738 (n_420, ctl[8], in_28[6]);
  nand g739 (n_419, ctl[9], in_27[6]);
  nand g740 (n_418, ctl[10], in_26[6]);
  nand g741 (n_417, ctl[11], in_25[6]);
  nand g742 (n_416, ctl[12], in_24[6]);
  nand g743 (n_415, ctl[13], in_23[6]);
  nand g744 (n_414, ctl[14], in_22[6]);
  nand g745 (n_413, ctl[15], in_21[6]);
  nand g746 (n_412, ctl[16], in_20[6]);
  nand g747 (n_411, ctl[17], in_19[6]);
  nand g748 (n_410, ctl[18], in_18[6]);
  nand g749 (n_409, ctl[19], in_17[6]);
  nand g750 (n_408, ctl[20], in_16[6]);
  nand g751 (n_407, ctl[21], in_15[6]);
  nand g752 (n_406, ctl[22], in_14[6]);
  nand g753 (n_405, ctl[23], in_13[6]);
  nand g754 (n_404, ctl[24], in_12[6]);
  nand g755 (n_403, ctl[25], in_11[6]);
  nand g756 (n_402, ctl[26], in_10[6]);
  nand g757 (n_401, ctl[27], in_9[6]);
  nand g758 (n_400, ctl[28], in_8[6]);
  nand g759 (n_399, ctl[29], in_7[6]);
  nand g760 (n_398, ctl[30], in_6[6]);
  nand g761 (n_397, ctl[31], in_5[6]);
  nand g762 (n_396, ctl[32], in_4[6]);
  nand g763 (n_395, ctl[33], in_3[6]);
  nand g764 (n_394, ctl[34], in_2[6]);
  nand g765 (n_393, ctl[35], in_1[6]);
  nand g766 (n_392, ctl[36], in_0[6]);
  nand g767 (n_716, ctl[12], in_24[0]);
  nand g768 (n_717, ctl[11], in_25[0]);
  nand g769 (n_718, ctl[10], in_26[0]);
  nand g770 (n_719, ctl[9], in_27[0]);
  nand g771 (n_720, ctl[8], in_28[0]);
  nand g772 (n_721, ctl[7], in_29[0]);
  nand g773 (n_722, ctl[6], in_30[0]);
  nand g774 (n_723, ctl[5], in_31[0]);
  nand g775 (n_724, ctl[4], in_32[0]);
  nand g776 (n_725, ctl[3], in_33[0]);
  nand g777 (n_726, ctl[2], in_34[0]);
  nand g778 (n_727, ctl[1], in_35[0]);
  nand g779 (n_728, ctl[0], in_36[0]);
  nand g780 (n_378, ctl[0], in_36[7]);
  nand g781 (n_377, ctl[1], in_35[7]);
  nand g782 (n_376, ctl[2], in_34[7]);
  nand g783 (n_375, ctl[3], in_33[7]);
  nand g784 (n_374, ctl[4], in_32[7]);
  nand g785 (n_373, ctl[5], in_31[7]);
  nand g786 (n_372, ctl[6], in_30[7]);
  nand g787 (n_371, ctl[7], in_29[7]);
  nand g788 (n_370, ctl[8], in_28[7]);
  nand g789 (n_369, ctl[9], in_27[7]);
  nand g790 (n_368, ctl[10], in_26[7]);
  nand g791 (n_367, ctl[11], in_25[7]);
  nand g792 (n_366, ctl[12], in_24[7]);
  nand g793 (n_365, ctl[13], in_23[7]);
  nand g794 (n_364, ctl[14], in_22[7]);
  nand g795 (n_363, ctl[15], in_21[7]);
  nand g796 (n_362, ctl[16], in_20[7]);
  nand g797 (n_361, ctl[17], in_19[7]);
  nand g798 (n_360, ctl[18], in_18[7]);
  nand g799 (n_359, ctl[19], in_17[7]);
  nand g800 (n_358, ctl[20], in_16[7]);
  nand g801 (n_357, ctl[21], in_15[7]);
  nand g802 (n_356, ctl[22], in_14[7]);
  nand g803 (n_355, ctl[23], in_13[7]);
  nand g804 (n_354, ctl[24], in_12[7]);
  nand g805 (n_353, ctl[25], in_11[7]);
  nand g806 (n_352, ctl[26], in_10[7]);
  nand g807 (n_351, ctl[27], in_9[7]);
  nand g808 (n_350, ctl[28], in_8[7]);
  nand g809 (n_349, ctl[29], in_7[7]);
  nand g810 (n_348, ctl[30], in_6[7]);
  nand g811 (n_347, ctl[31], in_5[7]);
  nand g812 (n_346, ctl[32], in_4[7]);
  nand g813 (n_345, ctl[33], in_3[7]);
  nand g814 (n_344, ctl[34], in_2[7]);
  nand g815 (n_343, ctl[35], in_1[7]);
  nand g816 (n_542, ctl[36], in_0[3]);
endmodule

module cmux_289(ctl, in_0, in_1, in_2, in_3, in_4, in_5, in_6, in_7, in_8, in_9, in_10, in_11, in_12, in_13, in_14, in_15, in_16, in_17, in_18, in_19, in_20, in_21, in_22, in_23, in_24, in_25, in_26, in_27, in_28, in_29, in_30, in_31, in_32, in_33, in_34, in_35, in_36, z);
  input [36:0] ctl;
  input in_0, in_1, in_2, in_3, in_4, in_5, in_6, in_7, in_8, in_9, in_10, in_11, in_12, in_13, in_14, in_15, in_16, in_17, in_18, in_19, in_20, in_21, in_22, in_23, in_24, in_25, in_26, in_27, in_28, in_29, in_30, in_31, in_32, in_33, in_34, in_35, in_36;
  output z;
  wire [36:0] ctl;
  wire in_0, in_1, in_2, in_3, in_4, in_5, in_6, in_7, in_8, in_9, in_10, in_11, in_12, in_13, in_14, in_15, in_16, in_17, in_18, in_19, in_20, in_21, in_22, in_23, in_24, in_25, in_26, in_27, in_28, in_29, in_30, in_31, in_32, in_33, in_34, in_35, in_36;
  wire z;
  wire n_76, n_77, n_78, n_79, n_80, n_81, n_82, n_83;
  wire n_84, n_85, n_86, n_87, n_88, n_89, n_90, n_91;
  wire n_92, n_93, n_94, n_95, n_96, n_97, n_98, n_99;
  wire n_100, n_101, n_102, n_103, n_104, n_105, n_106, n_107;
  wire n_108, n_109, n_110, n_111, n_112, n_113, n_114, n_115;
  wire n_116, n_117, n_118, n_119, n_120, n_121, n_123, n_124;
  wire n_125;
  or g53 (z, n_123, n_124, n_125);
  or g54 (n_125, n_121, wc160);
  not gc160 (wc160, n_112);
  or g55 (n_123, n_113, n_114, n_115, n_116);
  or g56 (n_124, n_117, n_118, n_119, n_120);
  nand g57 (n_113, n_76, n_77, n_78, n_79);
  nand g58 (n_121, n_108, n_109, n_110, n_111);
  nand g59 (n_120, n_104, n_105, n_106, n_107);
  nand g60 (n_119, n_100, n_101, n_102, n_103);
  nand g61 (n_118, n_96, n_97, n_98, n_99);
  nand g62 (n_117, n_92, n_93, n_94, n_95);
  nand g63 (n_116, n_88, n_89, n_90, n_91);
  nand g64 (n_115, n_84, n_85, n_86, n_87);
  nand g65 (n_114, n_80, n_81, n_82, n_83);
  nand g66 (n_112, ctl[0], in_36);
  nand g67 (n_111, ctl[1], in_35);
  nand g68 (n_110, ctl[2], in_34);
  nand g69 (n_109, ctl[3], in_33);
  nand g70 (n_108, ctl[4], in_32);
  nand g71 (n_107, ctl[5], in_31);
  nand g72 (n_106, ctl[6], in_30);
  nand g73 (n_105, ctl[7], in_29);
  nand g74 (n_104, ctl[8], in_28);
  nand g75 (n_103, ctl[9], in_27);
  nand g76 (n_102, ctl[10], in_26);
  nand g77 (n_76, ctl[36], in_0);
  nand g78 (n_100, ctl[12], in_24);
  nand g79 (n_99, ctl[13], in_23);
  nand g80 (n_98, ctl[14], in_22);
  nand g81 (n_97, ctl[15], in_21);
  nand g82 (n_96, ctl[16], in_20);
  nand g83 (n_95, ctl[17], in_19);
  nand g84 (n_94, ctl[18], in_18);
  nand g85 (n_93, ctl[19], in_17);
  nand g86 (n_92, ctl[20], in_16);
  nand g87 (n_91, ctl[21], in_15);
  nand g88 (n_90, ctl[22], in_14);
  nand g89 (n_89, ctl[23], in_13);
  nand g90 (n_88, ctl[24], in_12);
  nand g91 (n_87, ctl[25], in_11);
  nand g92 (n_86, ctl[26], in_10);
  nand g93 (n_85, ctl[27], in_9);
  nand g94 (n_84, ctl[28], in_8);
  nand g95 (n_83, ctl[29], in_7);
  nand g96 (n_82, ctl[30], in_6);
  nand g97 (n_81, ctl[31], in_5);
  nand g98 (n_80, ctl[32], in_4);
  nand g99 (n_79, ctl[33], in_3);
  nand g100 (n_78, ctl[34], in_2);
  nand g101 (n_77, ctl[35], in_1);
  nand g102 (n_101, ctl[11], in_25);
endmodule

module Memory(clk, rst_n, \ADC_in[2] , \ADC_in[1] , \ADC_in[0] , \DAC_out[30] , \DAC_out[29] , \DAC_out[28] , \DAC_out[27] , \DAC_out[26] , \DAC_out[25] , \DAC_out[24] , \DAC_out[23] , \DAC_out[22] , \DAC_out[21] , \DAC_out[20] , \DAC_out[19] , \DAC_out[18] , \DAC_out[17] , \DAC_out[16] , \DAC_out[15] , \DAC_out[14] , \DAC_out[13] , \DAC_out[12] , \DAC_out[11] , \DAC_out[10] , \DAC_out[9] , \DAC_out[8] , \DAC_out[7] , \DAC_out[6] , \DAC_out[5] , \DAC_out[4] , \DAC_out[3] , \DAC_out[2] , \DAC_out[1] , \DAC_out[0] , \CS_control[2] , \CS_control[1] , \CS_control[0] , \CP_reset[2] , \CP_reset[1] , \CP_reset[0] , \Timer_EN[2] , \Timer_EN[1] , \Timer_EN[0] , \Timer_FEN[2] , \Timer_FEN[1] , \Timer_FEN[0] , \Amp_EN[2] , \Amp_EN[1] , \Amp_EN[0] , Reg_addr, Data_in, Reg_write, Reg_read, Data_out);
  input clk, rst_n, Reg_write, Reg_read;
  input [7:0] \ADC_in[2] , \ADC_in[1] , \ADC_in[0] , Data_in;
  input [5:0] Reg_addr;
  output [7:0] \DAC_out[30] , \DAC_out[29] , \DAC_out[28] , \DAC_out[27] , \DAC_out[26] , \DAC_out[25] , \DAC_out[24] , \DAC_out[23] , \DAC_out[22] , \DAC_out[21] , \DAC_out[20] , \DAC_out[19] , \DAC_out[18] , \DAC_out[17] , \DAC_out[16] , \DAC_out[15] , \DAC_out[14] , \DAC_out[13] , \DAC_out[12] , \DAC_out[11] , \DAC_out[10] , \DAC_out[9] , \DAC_out[8] , \DAC_out[7] , \DAC_out[6] , \DAC_out[5] , \DAC_out[4] , \DAC_out[3] , \DAC_out[2] , \DAC_out[1] , \DAC_out[0] , Data_out;
  output [2:0] \CS_control[2] , \CS_control[1] , \CS_control[0] ;
  output \CP_reset[2] , \CP_reset[1] , \CP_reset[0] , \Timer_EN[2] , \Timer_EN[1] , \Timer_EN[0] , \Timer_FEN[2] , \Timer_FEN[1] , \Timer_FEN[0] , \Amp_EN[2] , \Amp_EN[1] , \Amp_EN[0] ;
  wire clk, rst_n, Reg_write, Reg_read;
  wire [7:0] \ADC_in[2] , \ADC_in[1] , \ADC_in[0] , Data_in;
  wire [5:0] Reg_addr;
  wire [7:0] \DAC_out[30] , \DAC_out[29] , \DAC_out[28] , \DAC_out[27] , \DAC_out[26] , \DAC_out[25] , \DAC_out[24] , \DAC_out[23] , \DAC_out[22] , \DAC_out[21] , \DAC_out[20] , \DAC_out[19] , \DAC_out[18] , \DAC_out[17] , \DAC_out[16] , \DAC_out[15] , \DAC_out[14] , \DAC_out[13] , \DAC_out[12] , \DAC_out[11] , \DAC_out[10] , \DAC_out[9] , \DAC_out[8] , \DAC_out[7] , \DAC_out[6] , \DAC_out[5] , \DAC_out[4] , \DAC_out[3] , \DAC_out[2] , \DAC_out[1] , \DAC_out[0] , Data_out;
  wire [2:0] \CS_control[2] , \CS_control[1] , \CS_control[0] ;
  wire \CP_reset[2] , \CP_reset[1] , \CP_reset[0] , \Timer_EN[2] , \Timer_EN[1] , \Timer_EN[0] , \Timer_FEN[2] , \Timer_FEN[1] , \Timer_FEN[0] , \Amp_EN[2] , \Amp_EN[1] , \Amp_EN[0] ;
  wire [7:0] \registers[0] ;
  wire [7:0] \registers[1] ;
  wire [7:0] \registers[2] ;
  wire [7:0] \registers[6] ;
  wire [7:0] \registers[7] ;
  wire [7:0] \registers[8] ;
  wire [7:0] \registers[9] ;
  wire [7:0] \registers[10] ;
  wire [7:0] \registers[11] ;
  wire [7:0] \registers[12] ;
  wire [7:0] \registers[13] ;
  wire [7:0] \registers[14] ;
  wire [7:0] \registers[15] ;
  wire [7:0] \registers[16] ;
  wire [7:0] \registers[17] ;
  wire [7:0] \registers[18] ;
  wire [7:0] \registers[19] ;
  wire [7:0] \registers[20] ;
  wire [7:0] \registers[21] ;
  wire [7:0] \registers[22] ;
  wire [7:0] \registers[23] ;
  wire [7:0] \registers[24] ;
  wire [7:0] \registers[25] ;
  wire [7:0] \registers[26] ;
  wire [7:0] \registers[27] ;
  wire [7:0] \registers[28] ;
  wire [7:0] \registers[29] ;
  wire [7:0] \registers[30] ;
  wire [7:0] \registers[31] ;
  wire [7:0] \registers[32] ;
  wire [7:0] \registers[33] ;
  wire [7:0] \registers[34] ;
  wire [7:0] \registers[35] ;
  wire [7:0] \registers[36] ;
  wire [7:0] \registers[Reg_addr] ;
  wire [7:0] \registers[3] ;
  wire [7:0] \registers[4] ;
  wire [7:0] \registers[5] ;
  wire n_3291, n_3292, n_3293, n_3294, n_3295, n_3296, n_3297, n_3298;
  wire n_3299, n_3300, n_3301, n_3302, n_3303, n_3304, n_3305, n_3306;
  wire n_3307, n_3308, n_3309, n_3310, n_3311, n_3312, n_3313, n_3314;
  wire n_3315, n_3316, n_3317, n_3318, n_3319, n_3320, n_3321, n_3322;
  wire n_3323, n_3324, n_3325, n_3326, n_3327, n_5064, n_5065, n_5066;
  wire n_5067, n_5068, n_5069, n_5070, n_5071, n_5072, n_5073, n_5074;
  wire n_5076, n_5077, n_5078, n_5079, n_5080, n_5081, n_5082, n_5083;
  wire n_5084, n_5085, n_5086, n_5087, n_5088, n_5089, n_5090, n_5091;
  wire n_5092, n_5093, n_5094, n_5095, n_5096, n_5097, n_5098, n_5099;
  wire n_5100, n_5101, n_5102, n_5103, n_5104, n_5105, n_5106, n_5107;
  wire n_5108, n_5109, n_5110, n_5111, n_5112, n_5113, n_5114, n_5115;
  wire n_5116, n_5117, n_5118, n_5119, n_5120, n_5121, n_5122, n_5123;
  wire n_5124, n_5125, n_5126, n_5127, n_5128, n_5129, n_5130, n_5131;
  wire n_5132, n_5133, n_5134, n_5135, n_5136, n_5137, n_5138, n_5139;
  wire n_5140, n_5141, n_5142, n_5143, n_5144, n_5145, n_5146, n_5147;
  wire n_5148, n_5149, n_5150, n_5153, n_5155, n_5158, n_5183, n_5185;
  wire n_5186, n_5187, n_5188, n_5190, n_5192, n_5196, n_5197, n_5198;
  wire n_5199, n_5200, n_5201, n_5202, n_5203, n_5206, n_5207, n_5208;
  wire n_5209, n_5210, n_5211, n_5212, n_5213, n_5214, n_5215, n_5216;
  wire n_5217, n_5218, n_5219, n_5220, n_5221, n_5222, n_5223, n_5224;
  wire n_5225, n_5226, n_5227, n_5228, n_5229, n_5230, n_5231, n_5232;
  wire n_5233, n_5234, n_5235, n_5236, n_5237, n_5238, n_5239, n_5240;
  wire n_5241, n_5242, n_5243, n_5244, n_5249, n_5250, n_5253, n_5256;
  wire n_5259, n_5262, n_5265, n_5268, n_5271, n_5274, n_5283, n_5284;
  wire n_5285, n_5286, n_5289, n_5292, n_5297, n_5298, n_5301, n_5314;
  wire n_5315, n_5316, n_5317, n_5318, n_5319, n_5328, n_5329, n_5330;
  wire n_5331, n_5340, n_5341, n_5342, n_5343, n_5352, n_5353, n_5354;
  wire n_5355, n_5364, n_5365, n_5366, n_5367, n_5376, n_5377, n_5378;
  wire n_5379, n_5388, n_5389, n_5390, n_5391, n_5400, n_5401, n_5402;
  wire n_5403, n_5412, n_5413, n_5414, n_5415, n_5424, n_5425, n_5426;
  wire n_5427, n_5436, n_5437, n_5438, n_5439, n_5448, n_5449, n_5450;
  wire n_5451, n_5460, n_5461, n_5462, n_5463, n_5472, n_5473, n_5474;
  wire n_5475, n_5484, n_5485, n_5486, n_5487, n_5496, n_5497, n_5498;
  wire n_5499, n_5508, n_5509, n_5510, n_5511, n_5514, n_5523, n_5524;
  wire n_5525, n_5526, n_5535, n_5536, n_5537, n_5538, n_5547, n_5548;
  wire n_5549, n_5550, n_5559, n_5560, n_5561, n_5562, n_5571, n_5572;
  wire n_5573, n_5574, n_5583, n_5584, n_5585, n_5586, n_5595, n_5596;
  wire n_5597, n_5598, n_5607, n_5608, n_5609, n_5610, n_5613, n_5616;
  wire n_5619, n_5622, n_5625, n_5628, n_5631, n_5634, n_5637, n_5640;
  wire n_5643, n_5646, n_5649, n_5652, n_5655, n_5658, n_5661, n_5664;
  wire n_5667, n_5670, n_5673, n_5676, n_5679, n_5682, n_5685, n_5688;
  wire n_5691, n_5694, n_5697, n_5700, n_5703, n_5706, n_5709, n_5712;
  wire n_5717, n_5718, n_5723, n_5724, n_5729, n_5730, n_5745, n_5746;
  wire n_5747, n_5748, n_5749, n_5750, n_5751, n_5752, n_5753, n_5754;
  wire n_5755, n_5756, n_5757, n_5758, n_5759, n_5760, n_5761, n_5762;
  wire n_5763, n_5764, n_5765, n_5766, n_5767, n_5768, n_5769, n_5770;
  wire n_5771, n_5772, n_5773, n_5774, n_5775, n_5776, n_5777, n_5778;
  wire n_5779, n_5780, \registers_en[0] , \registers_en[1] , \registers_en[2] , \registers_en[3] , \registers_en[4] , \registers_en[5] ;
  wire \registers_en[6] , \registers_en[7] , \registers_en[8] , \registers_en[9] , \registers_en[10] , \registers_en[11] , \registers_en[12] , \registers_en[13] ;
  wire \registers_en[14] , \registers_en[15] , \registers_en[16] , \registers_en[17] , \registers_en[18] , \registers_en[19] , \registers_en[20] , \registers_en[21] ;
  wire \registers_en[22] , \registers_en[23] , \registers_en[24] , \registers_en[25] , \registers_en[26] , \registers_en[27] , \registers_en[28] , \registers_en[29] ;
  wire \registers_en[30] , \registers_en[31] , \registers_en[32] , \registers_en[33] , \registers_en[34] , \registers_en[35] , \registers_en[36] , \registers_en[Reg_addr] ;
  wire rw_en;
  cdec g2956(.A (Reg_addr), .Z ({n_3291, n_3292, n_3293, n_3294, n_3295, n_3296, n_3297, n_3298, n_3299, n_3300, n_3301, n_3302, n_3303, n_3304, n_3305, n_3306, n_3307, n_3308, n_3309, n_3310, n_3311, n_3312, n_3313, n_3314, n_3315, n_3316, n_3317, n_3318, n_3319, n_3320, n_3321, n_3322, n_3323, n_3324, n_3325, n_3326, n_3327}));
  cmux \mux_registers[Reg_addr]_59_30 (.ctl ({n_3327, n_3326, n_3325, n_3324, n_3323, n_3322, n_3321, n_3320, n_3319, n_3318, n_3317, n_3316, n_3315, n_3314, n_3313, n_3312, n_3311, n_3310, n_3309, n_3308, n_3307, n_3306, n_3305, n_3304, n_3303, n_3302, n_3301, n_3300, n_3299, n_3298, n_3297, n_3296, n_3295, n_3294, n_3293, n_3292, n_3291}), .in_0 (\registers[0] ), .in_1 (\registers[1] ), .in_2 (\registers[2] ), .in_3 (\registers[3] ), .in_4 (\registers[4] ), .in_5 (\registers[5] ), .in_6 (\registers[6] ), .in_7 (\registers[7] ), .in_8 (\registers[8] ), .in_9 (\registers[9] ), .in_10 (\registers[10] ), .in_11 (\registers[11] ), .in_12 (\registers[12] ), .in_13 (\registers[13] ), .in_14 (\registers[14] ), .in_15 (\registers[15] ), .in_16 (\registers[16] ), .in_17 (\registers[17] ), .in_18 (\registers[18] ), .in_19 (\registers[19] ), .in_20 (\registers[20] ), .in_21 (\registers[21] ), .in_22 (\registers[22] ), .in_23 (\registers[23] ), .in_24 (\registers[24] ), .in_25 (\registers[25] ),
       .in_26 (\registers[26] ), .in_27 (\registers[27] ), .in_28 (\registers[28] ), .in_29 (\registers[29] ), .in_30 (\registers[30] ), .in_31 (\registers[31] ), .in_32 (\registers[32] ), .in_33 (\registers[33] ), .in_34 (\registers[34] ), .in_35 (\registers[35] ), .in_36 (\registers[36] ), .z (\registers[Reg_addr] ));
  cmux_289 \mux_registers_en[Reg_addr]_116_50 (.ctl ({n_3327, n_3326, n_3325, n_3324, n_3323, n_3322, n_3321, n_3320, n_3319, n_3318, n_3317, n_3316, n_3315, n_3314, n_3313, n_3312, n_3311, n_3310, n_3309, n_3308, n_3307, n_3306, n_3305, n_3304, n_3303, n_3302, n_3301, n_3300, n_3299, n_3298, n_3297, n_3296, n_3295, n_3294, n_3293, n_3292, n_3291}), .in_0 (\registers_en[0] ), .in_1 (\registers_en[1] ), .in_2 (\registers_en[2] ), .in_3 (\registers_en[3] ), .in_4 (\registers_en[4] ), .in_5 (\registers_en[5] ), .in_6 (\registers_en[6] ), .in_7 (\registers_en[7] ), .in_8 (\registers_en[8] ), .in_9 (\registers_en[9] ), .in_10 (\registers_en[10] ), .in_11 (\registers_en[11] ), .in_12 (\registers_en[12] ), .in_13 (\registers_en[13] ), .in_14 (\registers_en[14] ), .in_15 (\registers_en[15] ), .in_16 (\registers_en[16] ), .in_17 (\registers_en[17] ), .in_18 (\registers_en[18] ), .in_19 (\registers_en[19] ), .in_20 (\registers_en[20] ), .in_21 (\registers_en[21] ), .in_22 (\registers_en[22] ),
       .in_23 (\registers_en[23] ), .in_24 (\registers_en[24] ), .in_25 (\registers_en[25] ), .in_26 (\registers_en[26] ), .in_27 (\registers_en[27] ), .in_28 (\registers_en[28] ), .in_29 (\registers_en[29] ), .in_30 (\registers_en[30] ), .in_31 (\registers_en[31] ), .in_32 (\registers_en[32] ), .in_33 (\registers_en[33] ), .in_34 (\registers_en[34] ), .in_35 (\registers_en[35] ), .in_36 (\registers_en[36] ), .z (\registers_en[Reg_addr] ));
  CDN_flop \Amp_EN_reg[0] (.clk (clk), .d (\registers[0] [6]), .sena (\registers_en[0] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\Amp_EN[0] ));
  CDN_flop \Amp_EN_reg[1] (.clk (clk), .d (\registers[1] [6]), .sena (\registers_en[1] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\Amp_EN[1] ));
  CDN_flop \Amp_EN_reg[2] (.clk (clk), .d (\registers[2] [6]), .sena (\registers_en[2] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\Amp_EN[2] ));
  CDN_flop \CP_reset_reg[0] (.clk (clk), .d (\registers[0] [3]), .sena (\registers_en[0] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\CP_reset[0] ));
  CDN_flop \CP_reset_reg[1] (.clk (clk), .d (\registers[1] [3]), .sena (\registers_en[1] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\CP_reset[1] ));
  CDN_flop \CP_reset_reg[2] (.clk (clk), .d (\registers[2] [3]), .sena (\registers_en[2] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\CP_reset[2] ));
  CDN_flop \CS_control_reg[0][0] (.clk (clk), .d (\registers[0] [0]), .sena (\registers_en[0] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\CS_control[0] [0]));
  CDN_flop \CS_control_reg[0][1] (.clk (clk), .d (\registers[0] [1]), .sena (\registers_en[0] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\CS_control[0] [1]));
  CDN_flop \CS_control_reg[0][2] (.clk (clk), .d (\registers[0] [2]), .sena (\registers_en[0] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\CS_control[0] [2]));
  CDN_flop \CS_control_reg[1][0] (.clk (clk), .d (\registers[1] [0]), .sena (\registers_en[1] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\CS_control[1] [0]));
  CDN_flop \CS_control_reg[1][1] (.clk (clk), .d (\registers[1] [1]), .sena (\registers_en[1] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\CS_control[1] [1]));
  CDN_flop \CS_control_reg[1][2] (.clk (clk), .d (\registers[1] [2]), .sena (\registers_en[1] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\CS_control[1] [2]));
  CDN_flop \CS_control_reg[2][0] (.clk (clk), .d (\registers[2] [0]), .sena (\registers_en[2] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\CS_control[2] [0]));
  CDN_flop \CS_control_reg[2][1] (.clk (clk), .d (\registers[2] [1]), .sena (\registers_en[2] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\CS_control[2] [1]));
  CDN_flop \CS_control_reg[2][2] (.clk (clk), .d (\registers[2] [2]), .sena (\registers_en[2] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\CS_control[2] [2]));
  CDN_flop \DAC_out_reg[0][0] (.clk (clk), .d (\registers[6] [0]), .sena (\registers_en[6] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[0] [0]));
  CDN_flop \DAC_out_reg[0][1] (.clk (clk), .d (\registers[6] [1]), .sena (\registers_en[6] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[0] [1]));
  CDN_flop \DAC_out_reg[0][2] (.clk (clk), .d (\registers[6] [2]), .sena (\registers_en[6] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[0] [2]));
  CDN_flop \DAC_out_reg[0][3] (.clk (clk), .d (\registers[6] [3]), .sena (\registers_en[6] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[0] [3]));
  CDN_flop \DAC_out_reg[0][4] (.clk (clk), .d (\registers[6] [4]), .sena (\registers_en[6] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[0] [4]));
  CDN_flop \DAC_out_reg[0][5] (.clk (clk), .d (\registers[6] [5]), .sena (\registers_en[6] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[0] [5]));
  CDN_flop \DAC_out_reg[0][6] (.clk (clk), .d (\registers[6] [6]), .sena (\registers_en[6] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[0] [6]));
  CDN_flop \DAC_out_reg[0][7] (.clk (clk), .d (\registers[6] [7]), .sena (\registers_en[6] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[0] [7]));
  CDN_flop \DAC_out_reg[1][0] (.clk (clk), .d (\registers[7] [0]), .sena (\registers_en[7] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[1] [0]));
  CDN_flop \DAC_out_reg[1][1] (.clk (clk), .d (\registers[7] [1]), .sena (\registers_en[7] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[1] [1]));
  CDN_flop \DAC_out_reg[1][2] (.clk (clk), .d (\registers[7] [2]), .sena (\registers_en[7] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[1] [2]));
  CDN_flop \DAC_out_reg[1][3] (.clk (clk), .d (\registers[7] [3]), .sena (\registers_en[7] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[1] [3]));
  CDN_flop \DAC_out_reg[1][4] (.clk (clk), .d (\registers[7] [4]), .sena (\registers_en[7] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[1] [4]));
  CDN_flop \DAC_out_reg[1][5] (.clk (clk), .d (\registers[7] [5]), .sena (\registers_en[7] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[1] [5]));
  CDN_flop \DAC_out_reg[1][6] (.clk (clk), .d (\registers[7] [6]), .sena (\registers_en[7] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[1] [6]));
  CDN_flop \DAC_out_reg[1][7] (.clk (clk), .d (\registers[7] [7]), .sena (\registers_en[7] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[1] [7]));
  CDN_flop \DAC_out_reg[2][0] (.clk (clk), .d (\registers[8] [0]), .sena (\registers_en[8] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[2] [0]));
  CDN_flop \DAC_out_reg[2][1] (.clk (clk), .d (\registers[8] [1]), .sena (\registers_en[8] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[2] [1]));
  CDN_flop \DAC_out_reg[2][2] (.clk (clk), .d (\registers[8] [2]), .sena (\registers_en[8] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[2] [2]));
  CDN_flop \DAC_out_reg[2][3] (.clk (clk), .d (\registers[8] [3]), .sena (\registers_en[8] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[2] [3]));
  CDN_flop \DAC_out_reg[2][4] (.clk (clk), .d (\registers[8] [4]), .sena (\registers_en[8] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[2] [4]));
  CDN_flop \DAC_out_reg[2][5] (.clk (clk), .d (\registers[8] [5]), .sena (\registers_en[8] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[2] [5]));
  CDN_flop \DAC_out_reg[2][6] (.clk (clk), .d (\registers[8] [6]), .sena (\registers_en[8] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[2] [6]));
  CDN_flop \DAC_out_reg[2][7] (.clk (clk), .d (\registers[8] [7]), .sena (\registers_en[8] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[2] [7]));
  CDN_flop \DAC_out_reg[3][0] (.clk (clk), .d (\registers[9] [0]), .sena (\registers_en[9] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[3] [0]));
  CDN_flop \DAC_out_reg[3][1] (.clk (clk), .d (\registers[9] [1]), .sena (\registers_en[9] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[3] [1]));
  CDN_flop \DAC_out_reg[3][2] (.clk (clk), .d (\registers[9] [2]), .sena (\registers_en[9] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[3] [2]));
  CDN_flop \DAC_out_reg[3][3] (.clk (clk), .d (\registers[9] [3]), .sena (\registers_en[9] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[3] [3]));
  CDN_flop \DAC_out_reg[3][4] (.clk (clk), .d (\registers[9] [4]), .sena (\registers_en[9] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[3] [4]));
  CDN_flop \DAC_out_reg[3][5] (.clk (clk), .d (\registers[9] [5]), .sena (\registers_en[9] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[3] [5]));
  CDN_flop \DAC_out_reg[3][6] (.clk (clk), .d (\registers[9] [6]), .sena (\registers_en[9] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[3] [6]));
  CDN_flop \DAC_out_reg[3][7] (.clk (clk), .d (\registers[9] [7]), .sena (\registers_en[9] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[3] [7]));
  CDN_flop \DAC_out_reg[4][0] (.clk (clk), .d (\registers[10] [0]), .sena (\registers_en[10] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[4] [0]));
  CDN_flop \DAC_out_reg[4][1] (.clk (clk), .d (\registers[10] [1]), .sena (\registers_en[10] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[4] [1]));
  CDN_flop \DAC_out_reg[4][2] (.clk (clk), .d (\registers[10] [2]), .sena (\registers_en[10] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[4] [2]));
  CDN_flop \DAC_out_reg[4][3] (.clk (clk), .d (\registers[10] [3]), .sena (\registers_en[10] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[4] [3]));
  CDN_flop \DAC_out_reg[4][4] (.clk (clk), .d (\registers[10] [4]), .sena (\registers_en[10] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[4] [4]));
  CDN_flop \DAC_out_reg[4][5] (.clk (clk), .d (\registers[10] [5]), .sena (\registers_en[10] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[4] [5]));
  CDN_flop \DAC_out_reg[4][6] (.clk (clk), .d (\registers[10] [6]), .sena (\registers_en[10] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[4] [6]));
  CDN_flop \DAC_out_reg[4][7] (.clk (clk), .d (\registers[10] [7]), .sena (\registers_en[10] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[4] [7]));
  CDN_flop \DAC_out_reg[5][0] (.clk (clk), .d (\registers[11] [0]), .sena (\registers_en[11] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[5] [0]));
  CDN_flop \DAC_out_reg[5][1] (.clk (clk), .d (\registers[11] [1]), .sena (\registers_en[11] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[5] [1]));
  CDN_flop \DAC_out_reg[5][2] (.clk (clk), .d (\registers[11] [2]), .sena (\registers_en[11] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[5] [2]));
  CDN_flop \DAC_out_reg[5][3] (.clk (clk), .d (\registers[11] [3]), .sena (\registers_en[11] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[5] [3]));
  CDN_flop \DAC_out_reg[5][4] (.clk (clk), .d (\registers[11] [4]), .sena (\registers_en[11] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[5] [4]));
  CDN_flop \DAC_out_reg[5][5] (.clk (clk), .d (\registers[11] [5]), .sena (\registers_en[11] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[5] [5]));
  CDN_flop \DAC_out_reg[5][6] (.clk (clk), .d (\registers[11] [6]), .sena (\registers_en[11] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[5] [6]));
  CDN_flop \DAC_out_reg[5][7] (.clk (clk), .d (\registers[11] [7]), .sena (\registers_en[11] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[5] [7]));
  CDN_flop \DAC_out_reg[6][0] (.clk (clk), .d (\registers[12] [0]), .sena (\registers_en[12] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[6] [0]));
  CDN_flop \DAC_out_reg[6][1] (.clk (clk), .d (\registers[12] [1]), .sena (\registers_en[12] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[6] [1]));
  CDN_flop \DAC_out_reg[6][2] (.clk (clk), .d (\registers[12] [2]), .sena (\registers_en[12] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[6] [2]));
  CDN_flop \DAC_out_reg[6][3] (.clk (clk), .d (\registers[12] [3]), .sena (\registers_en[12] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[6] [3]));
  CDN_flop \DAC_out_reg[6][4] (.clk (clk), .d (\registers[12] [4]), .sena (\registers_en[12] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[6] [4]));
  CDN_flop \DAC_out_reg[6][5] (.clk (clk), .d (\registers[12] [5]), .sena (\registers_en[12] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[6] [5]));
  CDN_flop \DAC_out_reg[6][6] (.clk (clk), .d (\registers[12] [6]), .sena (\registers_en[12] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[6] [6]));
  CDN_flop \DAC_out_reg[6][7] (.clk (clk), .d (\registers[12] [7]), .sena (\registers_en[12] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[6] [7]));
  CDN_flop \DAC_out_reg[7][0] (.clk (clk), .d (\registers[13] [0]), .sena (\registers_en[13] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[7] [0]));
  CDN_flop \DAC_out_reg[7][1] (.clk (clk), .d (\registers[13] [1]), .sena (\registers_en[13] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[7] [1]));
  CDN_flop \DAC_out_reg[7][2] (.clk (clk), .d (\registers[13] [2]), .sena (\registers_en[13] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[7] [2]));
  CDN_flop \DAC_out_reg[7][3] (.clk (clk), .d (\registers[13] [3]), .sena (\registers_en[13] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[7] [3]));
  CDN_flop \DAC_out_reg[7][4] (.clk (clk), .d (\registers[13] [4]), .sena (\registers_en[13] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[7] [4]));
  CDN_flop \DAC_out_reg[7][5] (.clk (clk), .d (\registers[13] [5]), .sena (\registers_en[13] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[7] [5]));
  CDN_flop \DAC_out_reg[7][6] (.clk (clk), .d (\registers[13] [6]), .sena (\registers_en[13] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[7] [6]));
  CDN_flop \DAC_out_reg[7][7] (.clk (clk), .d (\registers[13] [7]), .sena (\registers_en[13] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[7] [7]));
  CDN_flop \DAC_out_reg[8][0] (.clk (clk), .d (\registers[14] [0]), .sena (\registers_en[14] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[8] [0]));
  CDN_flop \DAC_out_reg[8][1] (.clk (clk), .d (\registers[14] [1]), .sena (\registers_en[14] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[8] [1]));
  CDN_flop \DAC_out_reg[8][2] (.clk (clk), .d (\registers[14] [2]), .sena (\registers_en[14] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[8] [2]));
  CDN_flop \DAC_out_reg[8][3] (.clk (clk), .d (\registers[14] [3]), .sena (\registers_en[14] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[8] [3]));
  CDN_flop \DAC_out_reg[8][4] (.clk (clk), .d (\registers[14] [4]), .sena (\registers_en[14] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[8] [4]));
  CDN_flop \DAC_out_reg[8][5] (.clk (clk), .d (\registers[14] [5]), .sena (\registers_en[14] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[8] [5]));
  CDN_flop \DAC_out_reg[8][6] (.clk (clk), .d (\registers[14] [6]), .sena (\registers_en[14] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[8] [6]));
  CDN_flop \DAC_out_reg[8][7] (.clk (clk), .d (\registers[14] [7]), .sena (\registers_en[14] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[8] [7]));
  CDN_flop \DAC_out_reg[9][0] (.clk (clk), .d (\registers[15] [0]), .sena (\registers_en[15] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[9] [0]));
  CDN_flop \DAC_out_reg[9][1] (.clk (clk), .d (\registers[15] [1]), .sena (\registers_en[15] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[9] [1]));
  CDN_flop \DAC_out_reg[9][2] (.clk (clk), .d (\registers[15] [2]), .sena (\registers_en[15] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[9] [2]));
  CDN_flop \DAC_out_reg[9][3] (.clk (clk), .d (\registers[15] [3]), .sena (\registers_en[15] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[9] [3]));
  CDN_flop \DAC_out_reg[9][4] (.clk (clk), .d (\registers[15] [4]), .sena (\registers_en[15] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[9] [4]));
  CDN_flop \DAC_out_reg[9][5] (.clk (clk), .d (\registers[15] [5]), .sena (\registers_en[15] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[9] [5]));
  CDN_flop \DAC_out_reg[9][6] (.clk (clk), .d (\registers[15] [6]), .sena (\registers_en[15] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[9] [6]));
  CDN_flop \DAC_out_reg[9][7] (.clk (clk), .d (\registers[15] [7]), .sena (\registers_en[15] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[9] [7]));
  CDN_flop \DAC_out_reg[10][0] (.clk (clk), .d (\registers[16] [0]), .sena (\registers_en[16] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[10] [0]));
  CDN_flop \DAC_out_reg[10][1] (.clk (clk), .d (\registers[16] [1]), .sena (\registers_en[16] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[10] [1]));
  CDN_flop \DAC_out_reg[10][2] (.clk (clk), .d (\registers[16] [2]), .sena (\registers_en[16] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[10] [2]));
  CDN_flop \DAC_out_reg[10][3] (.clk (clk), .d (\registers[16] [3]), .sena (\registers_en[16] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[10] [3]));
  CDN_flop \DAC_out_reg[10][4] (.clk (clk), .d (\registers[16] [4]), .sena (\registers_en[16] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[10] [4]));
  CDN_flop \DAC_out_reg[10][5] (.clk (clk), .d (\registers[16] [5]), .sena (\registers_en[16] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[10] [5]));
  CDN_flop \DAC_out_reg[10][6] (.clk (clk), .d (\registers[16] [6]), .sena (\registers_en[16] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[10] [6]));
  CDN_flop \DAC_out_reg[10][7] (.clk (clk), .d (\registers[16] [7]), .sena (\registers_en[16] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[10] [7]));
  CDN_flop \DAC_out_reg[11][0] (.clk (clk), .d (\registers[17] [0]), .sena (\registers_en[17] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[11] [0]));
  CDN_flop \DAC_out_reg[11][1] (.clk (clk), .d (\registers[17] [1]), .sena (\registers_en[17] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[11] [1]));
  CDN_flop \DAC_out_reg[11][2] (.clk (clk), .d (\registers[17] [2]), .sena (\registers_en[17] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[11] [2]));
  CDN_flop \DAC_out_reg[11][3] (.clk (clk), .d (\registers[17] [3]), .sena (\registers_en[17] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[11] [3]));
  CDN_flop \DAC_out_reg[11][4] (.clk (clk), .d (\registers[17] [4]), .sena (\registers_en[17] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[11] [4]));
  CDN_flop \DAC_out_reg[11][5] (.clk (clk), .d (\registers[17] [5]), .sena (\registers_en[17] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[11] [5]));
  CDN_flop \DAC_out_reg[11][6] (.clk (clk), .d (\registers[17] [6]), .sena (\registers_en[17] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[11] [6]));
  CDN_flop \DAC_out_reg[11][7] (.clk (clk), .d (\registers[17] [7]), .sena (\registers_en[17] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[11] [7]));
  CDN_flop \DAC_out_reg[12][0] (.clk (clk), .d (\registers[18] [0]), .sena (\registers_en[18] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[12] [0]));
  CDN_flop \DAC_out_reg[12][1] (.clk (clk), .d (\registers[18] [1]), .sena (\registers_en[18] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[12] [1]));
  CDN_flop \DAC_out_reg[12][2] (.clk (clk), .d (\registers[18] [2]), .sena (\registers_en[18] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[12] [2]));
  CDN_flop \DAC_out_reg[12][3] (.clk (clk), .d (\registers[18] [3]), .sena (\registers_en[18] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[12] [3]));
  CDN_flop \DAC_out_reg[12][4] (.clk (clk), .d (\registers[18] [4]), .sena (\registers_en[18] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[12] [4]));
  CDN_flop \DAC_out_reg[12][5] (.clk (clk), .d (\registers[18] [5]), .sena (\registers_en[18] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[12] [5]));
  CDN_flop \DAC_out_reg[12][6] (.clk (clk), .d (\registers[18] [6]), .sena (\registers_en[18] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[12] [6]));
  CDN_flop \DAC_out_reg[12][7] (.clk (clk), .d (\registers[18] [7]), .sena (\registers_en[18] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[12] [7]));
  CDN_flop \DAC_out_reg[13][0] (.clk (clk), .d (\registers[19] [0]), .sena (\registers_en[19] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[13] [0]));
  CDN_flop \DAC_out_reg[13][1] (.clk (clk), .d (\registers[19] [1]), .sena (\registers_en[19] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[13] [1]));
  CDN_flop \DAC_out_reg[13][2] (.clk (clk), .d (\registers[19] [2]), .sena (\registers_en[19] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[13] [2]));
  CDN_flop \DAC_out_reg[13][3] (.clk (clk), .d (\registers[19] [3]), .sena (\registers_en[19] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[13] [3]));
  CDN_flop \DAC_out_reg[13][4] (.clk (clk), .d (\registers[19] [4]), .sena (\registers_en[19] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[13] [4]));
  CDN_flop \DAC_out_reg[13][5] (.clk (clk), .d (\registers[19] [5]), .sena (\registers_en[19] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[13] [5]));
  CDN_flop \DAC_out_reg[13][6] (.clk (clk), .d (\registers[19] [6]), .sena (\registers_en[19] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[13] [6]));
  CDN_flop \DAC_out_reg[13][7] (.clk (clk), .d (\registers[19] [7]), .sena (\registers_en[19] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[13] [7]));
  CDN_flop \DAC_out_reg[14][0] (.clk (clk), .d (\registers[20] [0]), .sena (\registers_en[20] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[14] [0]));
  CDN_flop \DAC_out_reg[14][1] (.clk (clk), .d (\registers[20] [1]), .sena (\registers_en[20] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[14] [1]));
  CDN_flop \DAC_out_reg[14][2] (.clk (clk), .d (\registers[20] [2]), .sena (\registers_en[20] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[14] [2]));
  CDN_flop \DAC_out_reg[14][3] (.clk (clk), .d (\registers[20] [3]), .sena (\registers_en[20] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[14] [3]));
  CDN_flop \DAC_out_reg[14][4] (.clk (clk), .d (\registers[20] [4]), .sena (\registers_en[20] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[14] [4]));
  CDN_flop \DAC_out_reg[14][5] (.clk (clk), .d (\registers[20] [5]), .sena (\registers_en[20] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[14] [5]));
  CDN_flop \DAC_out_reg[14][6] (.clk (clk), .d (\registers[20] [6]), .sena (\registers_en[20] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[14] [6]));
  CDN_flop \DAC_out_reg[14][7] (.clk (clk), .d (\registers[20] [7]), .sena (\registers_en[20] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[14] [7]));
  CDN_flop \DAC_out_reg[15][0] (.clk (clk), .d (\registers[21] [0]), .sena (\registers_en[21] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[15] [0]));
  CDN_flop \DAC_out_reg[15][1] (.clk (clk), .d (\registers[21] [1]), .sena (\registers_en[21] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[15] [1]));
  CDN_flop \DAC_out_reg[15][2] (.clk (clk), .d (\registers[21] [2]), .sena (\registers_en[21] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[15] [2]));
  CDN_flop \DAC_out_reg[15][3] (.clk (clk), .d (\registers[21] [3]), .sena (\registers_en[21] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[15] [3]));
  CDN_flop \DAC_out_reg[15][4] (.clk (clk), .d (\registers[21] [4]), .sena (\registers_en[21] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[15] [4]));
  CDN_flop \DAC_out_reg[15][5] (.clk (clk), .d (\registers[21] [5]), .sena (\registers_en[21] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[15] [5]));
  CDN_flop \DAC_out_reg[15][6] (.clk (clk), .d (\registers[21] [6]), .sena (\registers_en[21] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[15] [6]));
  CDN_flop \DAC_out_reg[15][7] (.clk (clk), .d (\registers[21] [7]), .sena (\registers_en[21] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[15] [7]));
  CDN_flop \DAC_out_reg[16][0] (.clk (clk), .d (\registers[22] [0]), .sena (\registers_en[22] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[16] [0]));
  CDN_flop \DAC_out_reg[16][1] (.clk (clk), .d (\registers[22] [1]), .sena (\registers_en[22] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[16] [1]));
  CDN_flop \DAC_out_reg[16][2] (.clk (clk), .d (\registers[22] [2]), .sena (\registers_en[22] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[16] [2]));
  CDN_flop \DAC_out_reg[16][3] (.clk (clk), .d (\registers[22] [3]), .sena (\registers_en[22] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[16] [3]));
  CDN_flop \DAC_out_reg[16][4] (.clk (clk), .d (\registers[22] [4]), .sena (\registers_en[22] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[16] [4]));
  CDN_flop \DAC_out_reg[16][5] (.clk (clk), .d (\registers[22] [5]), .sena (\registers_en[22] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[16] [5]));
  CDN_flop \DAC_out_reg[16][6] (.clk (clk), .d (\registers[22] [6]), .sena (\registers_en[22] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[16] [6]));
  CDN_flop \DAC_out_reg[16][7] (.clk (clk), .d (\registers[22] [7]), .sena (\registers_en[22] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[16] [7]));
  CDN_flop \DAC_out_reg[17][0] (.clk (clk), .d (\registers[23] [0]), .sena (\registers_en[23] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[17] [0]));
  CDN_flop \DAC_out_reg[17][1] (.clk (clk), .d (\registers[23] [1]), .sena (\registers_en[23] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[17] [1]));
  CDN_flop \DAC_out_reg[17][2] (.clk (clk), .d (\registers[23] [2]), .sena (\registers_en[23] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[17] [2]));
  CDN_flop \DAC_out_reg[17][3] (.clk (clk), .d (\registers[23] [3]), .sena (\registers_en[23] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[17] [3]));
  CDN_flop \DAC_out_reg[17][4] (.clk (clk), .d (\registers[23] [4]), .sena (\registers_en[23] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[17] [4]));
  CDN_flop \DAC_out_reg[17][5] (.clk (clk), .d (\registers[23] [5]), .sena (\registers_en[23] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[17] [5]));
  CDN_flop \DAC_out_reg[17][6] (.clk (clk), .d (\registers[23] [6]), .sena (\registers_en[23] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[17] [6]));
  CDN_flop \DAC_out_reg[17][7] (.clk (clk), .d (\registers[23] [7]), .sena (\registers_en[23] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[17] [7]));
  CDN_flop \DAC_out_reg[18][0] (.clk (clk), .d (\registers[24] [0]), .sena (\registers_en[24] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[18] [0]));
  CDN_flop \DAC_out_reg[18][1] (.clk (clk), .d (\registers[24] [1]), .sena (\registers_en[24] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[18] [1]));
  CDN_flop \DAC_out_reg[18][2] (.clk (clk), .d (\registers[24] [2]), .sena (\registers_en[24] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[18] [2]));
  CDN_flop \DAC_out_reg[18][3] (.clk (clk), .d (\registers[24] [3]), .sena (\registers_en[24] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[18] [3]));
  CDN_flop \DAC_out_reg[18][4] (.clk (clk), .d (\registers[24] [4]), .sena (\registers_en[24] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[18] [4]));
  CDN_flop \DAC_out_reg[18][5] (.clk (clk), .d (\registers[24] [5]), .sena (\registers_en[24] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[18] [5]));
  CDN_flop \DAC_out_reg[18][6] (.clk (clk), .d (\registers[24] [6]), .sena (\registers_en[24] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[18] [6]));
  CDN_flop \DAC_out_reg[18][7] (.clk (clk), .d (\registers[24] [7]), .sena (\registers_en[24] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[18] [7]));
  CDN_flop \DAC_out_reg[19][0] (.clk (clk), .d (\registers[25] [0]), .sena (\registers_en[25] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[19] [0]));
  CDN_flop \DAC_out_reg[19][1] (.clk (clk), .d (\registers[25] [1]), .sena (\registers_en[25] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[19] [1]));
  CDN_flop \DAC_out_reg[19][2] (.clk (clk), .d (\registers[25] [2]), .sena (\registers_en[25] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[19] [2]));
  CDN_flop \DAC_out_reg[19][3] (.clk (clk), .d (\registers[25] [3]), .sena (\registers_en[25] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[19] [3]));
  CDN_flop \DAC_out_reg[19][4] (.clk (clk), .d (\registers[25] [4]), .sena (\registers_en[25] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[19] [4]));
  CDN_flop \DAC_out_reg[19][5] (.clk (clk), .d (\registers[25] [5]), .sena (\registers_en[25] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[19] [5]));
  CDN_flop \DAC_out_reg[19][6] (.clk (clk), .d (\registers[25] [6]), .sena (\registers_en[25] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[19] [6]));
  CDN_flop \DAC_out_reg[19][7] (.clk (clk), .d (\registers[25] [7]), .sena (\registers_en[25] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[19] [7]));
  CDN_flop \DAC_out_reg[20][0] (.clk (clk), .d (\registers[26] [0]), .sena (\registers_en[26] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[20] [0]));
  CDN_flop \DAC_out_reg[20][1] (.clk (clk), .d (\registers[26] [1]), .sena (\registers_en[26] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[20] [1]));
  CDN_flop \DAC_out_reg[20][2] (.clk (clk), .d (\registers[26] [2]), .sena (\registers_en[26] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[20] [2]));
  CDN_flop \DAC_out_reg[20][3] (.clk (clk), .d (\registers[26] [3]), .sena (\registers_en[26] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[20] [3]));
  CDN_flop \DAC_out_reg[20][4] (.clk (clk), .d (\registers[26] [4]), .sena (\registers_en[26] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[20] [4]));
  CDN_flop \DAC_out_reg[20][5] (.clk (clk), .d (\registers[26] [5]), .sena (\registers_en[26] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[20] [5]));
  CDN_flop \DAC_out_reg[20][6] (.clk (clk), .d (\registers[26] [6]), .sena (\registers_en[26] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[20] [6]));
  CDN_flop \DAC_out_reg[20][7] (.clk (clk), .d (\registers[26] [7]), .sena (\registers_en[26] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[20] [7]));
  CDN_flop \DAC_out_reg[21][0] (.clk (clk), .d (\registers[27] [0]), .sena (\registers_en[27] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[21] [0]));
  CDN_flop \DAC_out_reg[21][1] (.clk (clk), .d (\registers[27] [1]), .sena (\registers_en[27] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[21] [1]));
  CDN_flop \DAC_out_reg[21][2] (.clk (clk), .d (\registers[27] [2]), .sena (\registers_en[27] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[21] [2]));
  CDN_flop \DAC_out_reg[21][3] (.clk (clk), .d (\registers[27] [3]), .sena (\registers_en[27] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[21] [3]));
  CDN_flop \DAC_out_reg[21][4] (.clk (clk), .d (\registers[27] [4]), .sena (\registers_en[27] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[21] [4]));
  CDN_flop \DAC_out_reg[21][5] (.clk (clk), .d (\registers[27] [5]), .sena (\registers_en[27] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[21] [5]));
  CDN_flop \DAC_out_reg[21][6] (.clk (clk), .d (\registers[27] [6]), .sena (\registers_en[27] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[21] [6]));
  CDN_flop \DAC_out_reg[21][7] (.clk (clk), .d (\registers[27] [7]), .sena (\registers_en[27] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[21] [7]));
  CDN_flop \DAC_out_reg[22][0] (.clk (clk), .d (\registers[28] [0]), .sena (\registers_en[28] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[22] [0]));
  CDN_flop \DAC_out_reg[22][1] (.clk (clk), .d (\registers[28] [1]), .sena (\registers_en[28] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[22] [1]));
  CDN_flop \DAC_out_reg[22][2] (.clk (clk), .d (\registers[28] [2]), .sena (\registers_en[28] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[22] [2]));
  CDN_flop \DAC_out_reg[22][3] (.clk (clk), .d (\registers[28] [3]), .sena (\registers_en[28] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[22] [3]));
  CDN_flop \DAC_out_reg[22][4] (.clk (clk), .d (\registers[28] [4]), .sena (\registers_en[28] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[22] [4]));
  CDN_flop \DAC_out_reg[22][5] (.clk (clk), .d (\registers[28] [5]), .sena (\registers_en[28] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[22] [5]));
  CDN_flop \DAC_out_reg[22][6] (.clk (clk), .d (\registers[28] [6]), .sena (\registers_en[28] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[22] [6]));
  CDN_flop \DAC_out_reg[22][7] (.clk (clk), .d (\registers[28] [7]), .sena (\registers_en[28] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[22] [7]));
  CDN_flop \DAC_out_reg[23][0] (.clk (clk), .d (\registers[29] [0]), .sena (\registers_en[29] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[23] [0]));
  CDN_flop \DAC_out_reg[23][1] (.clk (clk), .d (\registers[29] [1]), .sena (\registers_en[29] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[23] [1]));
  CDN_flop \DAC_out_reg[23][2] (.clk (clk), .d (\registers[29] [2]), .sena (\registers_en[29] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[23] [2]));
  CDN_flop \DAC_out_reg[23][3] (.clk (clk), .d (\registers[29] [3]), .sena (\registers_en[29] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[23] [3]));
  CDN_flop \DAC_out_reg[23][4] (.clk (clk), .d (\registers[29] [4]), .sena (\registers_en[29] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[23] [4]));
  CDN_flop \DAC_out_reg[23][5] (.clk (clk), .d (\registers[29] [5]), .sena (\registers_en[29] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[23] [5]));
  CDN_flop \DAC_out_reg[23][6] (.clk (clk), .d (\registers[29] [6]), .sena (\registers_en[29] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[23] [6]));
  CDN_flop \DAC_out_reg[23][7] (.clk (clk), .d (\registers[29] [7]), .sena (\registers_en[29] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[23] [7]));
  CDN_flop \DAC_out_reg[24][0] (.clk (clk), .d (\registers[30] [0]), .sena (\registers_en[30] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[24] [0]));
  CDN_flop \DAC_out_reg[24][1] (.clk (clk), .d (\registers[30] [1]), .sena (\registers_en[30] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[24] [1]));
  CDN_flop \DAC_out_reg[24][2] (.clk (clk), .d (\registers[30] [2]), .sena (\registers_en[30] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[24] [2]));
  CDN_flop \DAC_out_reg[24][3] (.clk (clk), .d (\registers[30] [3]), .sena (\registers_en[30] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[24] [3]));
  CDN_flop \DAC_out_reg[24][4] (.clk (clk), .d (\registers[30] [4]), .sena (\registers_en[30] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[24] [4]));
  CDN_flop \DAC_out_reg[24][5] (.clk (clk), .d (\registers[30] [5]), .sena (\registers_en[30] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[24] [5]));
  CDN_flop \DAC_out_reg[24][6] (.clk (clk), .d (\registers[30] [6]), .sena (\registers_en[30] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[24] [6]));
  CDN_flop \DAC_out_reg[24][7] (.clk (clk), .d (\registers[30] [7]), .sena (\registers_en[30] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[24] [7]));
  CDN_flop \DAC_out_reg[25][0] (.clk (clk), .d (\registers[31] [0]), .sena (\registers_en[31] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[25] [0]));
  CDN_flop \DAC_out_reg[25][1] (.clk (clk), .d (\registers[31] [1]), .sena (\registers_en[31] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[25] [1]));
  CDN_flop \DAC_out_reg[25][2] (.clk (clk), .d (\registers[31] [2]), .sena (\registers_en[31] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[25] [2]));
  CDN_flop \DAC_out_reg[25][3] (.clk (clk), .d (\registers[31] [3]), .sena (\registers_en[31] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[25] [3]));
  CDN_flop \DAC_out_reg[25][4] (.clk (clk), .d (\registers[31] [4]), .sena (\registers_en[31] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[25] [4]));
  CDN_flop \DAC_out_reg[25][5] (.clk (clk), .d (\registers[31] [5]), .sena (\registers_en[31] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[25] [5]));
  CDN_flop \DAC_out_reg[25][6] (.clk (clk), .d (\registers[31] [6]), .sena (\registers_en[31] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[25] [6]));
  CDN_flop \DAC_out_reg[25][7] (.clk (clk), .d (\registers[31] [7]), .sena (\registers_en[31] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[25] [7]));
  CDN_flop \DAC_out_reg[26][0] (.clk (clk), .d (\registers[32] [0]), .sena (\registers_en[32] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[26] [0]));
  CDN_flop \DAC_out_reg[26][1] (.clk (clk), .d (\registers[32] [1]), .sena (\registers_en[32] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[26] [1]));
  CDN_flop \DAC_out_reg[26][2] (.clk (clk), .d (\registers[32] [2]), .sena (\registers_en[32] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[26] [2]));
  CDN_flop \DAC_out_reg[26][3] (.clk (clk), .d (\registers[32] [3]), .sena (\registers_en[32] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[26] [3]));
  CDN_flop \DAC_out_reg[26][4] (.clk (clk), .d (\registers[32] [4]), .sena (\registers_en[32] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[26] [4]));
  CDN_flop \DAC_out_reg[26][5] (.clk (clk), .d (\registers[32] [5]), .sena (\registers_en[32] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[26] [5]));
  CDN_flop \DAC_out_reg[26][6] (.clk (clk), .d (\registers[32] [6]), .sena (\registers_en[32] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[26] [6]));
  CDN_flop \DAC_out_reg[26][7] (.clk (clk), .d (\registers[32] [7]), .sena (\registers_en[32] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[26] [7]));
  CDN_flop \DAC_out_reg[27][0] (.clk (clk), .d (\registers[33] [0]), .sena (\registers_en[33] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[27] [0]));
  CDN_flop \DAC_out_reg[27][1] (.clk (clk), .d (\registers[33] [1]), .sena (\registers_en[33] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[27] [1]));
  CDN_flop \DAC_out_reg[27][2] (.clk (clk), .d (\registers[33] [2]), .sena (\registers_en[33] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[27] [2]));
  CDN_flop \DAC_out_reg[27][3] (.clk (clk), .d (\registers[33] [3]), .sena (\registers_en[33] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[27] [3]));
  CDN_flop \DAC_out_reg[27][4] (.clk (clk), .d (\registers[33] [4]), .sena (\registers_en[33] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[27] [4]));
  CDN_flop \DAC_out_reg[27][5] (.clk (clk), .d (\registers[33] [5]), .sena (\registers_en[33] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[27] [5]));
  CDN_flop \DAC_out_reg[27][6] (.clk (clk), .d (\registers[33] [6]), .sena (\registers_en[33] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[27] [6]));
  CDN_flop \DAC_out_reg[27][7] (.clk (clk), .d (\registers[33] [7]), .sena (\registers_en[33] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[27] [7]));
  CDN_flop \DAC_out_reg[28][0] (.clk (clk), .d (\registers[34] [0]), .sena (\registers_en[34] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[28] [0]));
  CDN_flop \DAC_out_reg[28][1] (.clk (clk), .d (\registers[34] [1]), .sena (\registers_en[34] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[28] [1]));
  CDN_flop \DAC_out_reg[28][2] (.clk (clk), .d (\registers[34] [2]), .sena (\registers_en[34] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[28] [2]));
  CDN_flop \DAC_out_reg[28][3] (.clk (clk), .d (\registers[34] [3]), .sena (\registers_en[34] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[28] [3]));
  CDN_flop \DAC_out_reg[28][4] (.clk (clk), .d (\registers[34] [4]), .sena (\registers_en[34] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[28] [4]));
  CDN_flop \DAC_out_reg[28][5] (.clk (clk), .d (\registers[34] [5]), .sena (\registers_en[34] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[28] [5]));
  CDN_flop \DAC_out_reg[28][6] (.clk (clk), .d (\registers[34] [6]), .sena (\registers_en[34] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[28] [6]));
  CDN_flop \DAC_out_reg[28][7] (.clk (clk), .d (\registers[34] [7]), .sena (\registers_en[34] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[28] [7]));
  CDN_flop \DAC_out_reg[29][0] (.clk (clk), .d (\registers[35] [0]), .sena (\registers_en[35] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[29] [0]));
  CDN_flop \DAC_out_reg[29][1] (.clk (clk), .d (\registers[35] [1]), .sena (\registers_en[35] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[29] [1]));
  CDN_flop \DAC_out_reg[29][2] (.clk (clk), .d (\registers[35] [2]), .sena (\registers_en[35] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[29] [2]));
  CDN_flop \DAC_out_reg[29][3] (.clk (clk), .d (\registers[35] [3]), .sena (\registers_en[35] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[29] [3]));
  CDN_flop \DAC_out_reg[29][4] (.clk (clk), .d (\registers[35] [4]), .sena (\registers_en[35] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[29] [4]));
  CDN_flop \DAC_out_reg[29][5] (.clk (clk), .d (\registers[35] [5]), .sena (\registers_en[35] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[29] [5]));
  CDN_flop \DAC_out_reg[29][6] (.clk (clk), .d (\registers[35] [6]), .sena (\registers_en[35] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[29] [6]));
  CDN_flop \DAC_out_reg[29][7] (.clk (clk), .d (\registers[35] [7]), .sena (\registers_en[35] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[29] [7]));
  CDN_flop \DAC_out_reg[30][0] (.clk (clk), .d (\registers[36] [0]), .sena (\registers_en[36] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[30] [0]));
  CDN_flop \DAC_out_reg[30][1] (.clk (clk), .d (\registers[36] [1]), .sena (\registers_en[36] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[30] [1]));
  CDN_flop \DAC_out_reg[30][2] (.clk (clk), .d (\registers[36] [2]), .sena (\registers_en[36] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[30] [2]));
  CDN_flop \DAC_out_reg[30][3] (.clk (clk), .d (\registers[36] [3]), .sena (\registers_en[36] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[30] [3]));
  CDN_flop \DAC_out_reg[30][4] (.clk (clk), .d (\registers[36] [4]), .sena (\registers_en[36] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[30] [4]));
  CDN_flop \DAC_out_reg[30][5] (.clk (clk), .d (\registers[36] [5]), .sena (\registers_en[36] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[30] [5]));
  CDN_flop \DAC_out_reg[30][6] (.clk (clk), .d (\registers[36] [6]), .sena (\registers_en[36] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[30] [6]));
  CDN_flop \DAC_out_reg[30][7] (.clk (clk), .d (\registers[36] [7]), .sena (\registers_en[36] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\DAC_out[30] [7]));
  CDN_flop \Data_out_reg[0] (.clk (clk), .d (\registers[Reg_addr] [0]), .sena (n_5780), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (Data_out[0]));
  CDN_flop \Data_out_reg[1] (.clk (clk), .d (\registers[Reg_addr] [1]), .sena (n_5780), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (Data_out[1]));
  CDN_flop \Data_out_reg[2] (.clk (clk), .d (\registers[Reg_addr] [2]), .sena (n_5780), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (Data_out[2]));
  CDN_flop \Data_out_reg[3] (.clk (clk), .d (\registers[Reg_addr] [3]), .sena (n_5780), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (Data_out[3]));
  CDN_flop \Data_out_reg[4] (.clk (clk), .d (\registers[Reg_addr] [4]), .sena (n_5780), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (Data_out[4]));
  CDN_flop \Data_out_reg[5] (.clk (clk), .d (\registers[Reg_addr] [5]), .sena (n_5780), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (Data_out[5]));
  CDN_flop \Data_out_reg[6] (.clk (clk), .d (\registers[Reg_addr] [6]), .sena (n_5780), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (Data_out[6]));
  CDN_flop \Data_out_reg[7] (.clk (clk), .d (\registers[Reg_addr] [7]), .sena (n_5780), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (Data_out[7]));
  CDN_flop \Timer_EN_reg[0] (.clk (clk), .d (\registers[0] [5]), .sena (\registers_en[0] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\Timer_EN[0] ));
  CDN_flop \Timer_EN_reg[1] (.clk (clk), .d (\registers[1] [5]), .sena (\registers_en[1] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\Timer_EN[1] ));
  CDN_flop \Timer_EN_reg[2] (.clk (clk), .d (\registers[2] [5]), .sena (\registers_en[2] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\Timer_EN[2] ));
  CDN_flop \Timer_FEN_reg[0] (.clk (clk), .d (\registers[0] [4]), .sena (\registers_en[0] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\Timer_FEN[0] ));
  CDN_flop \Timer_FEN_reg[1] (.clk (clk), .d (\registers[1] [4]), .sena (\registers_en[1] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\Timer_FEN[1] ));
  CDN_flop \Timer_FEN_reg[2] (.clk (clk), .d (\registers[2] [4]), .sena (\registers_en[2] ), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\Timer_FEN[2] ));
  or g5362 (n_5069, Reg_addr[3], Reg_addr[1]);
  or g5363 (n_5150, n_5069, wc161);
  not gc161 (wc161, Reg_addr[4]);
  or g5364 (n_5070, n_5069, Reg_addr[4]);
  or g5366 (n_5094, Reg_addr[4], wc162);
  not gc162 (wc162, Reg_write);
  not g5611 (n_5064, rst_n);
  not g5612 (n_5065, clk);
  or g5747 (n_5201, Reg_addr[0], n_5070);
  or g5754 (n_5203, n_5095, n_5202);
  or g5761 (n_5206, n_5067, n_5190);
  or g5764 (n_5207, n_5070, n_5190);
  or g5767 (n_5208, n_5070, n_5192);
  or g5770 (n_5209, n_5067, n_5192);
  or g5774 (n_5202, wc163, n_5096);
  not gc163 (wc163, Reg_addr[0]);
  or g5797 (n_5211, n_5066, n_5067);
  or g5799 (n_5212, n_5070, n_5079);
  or g5801 (n_5213, n_5070, n_5077);
  or g5803 (n_5214, n_5067, n_5079);
  or g5805 (n_5215, n_5081, n_5116);
  or g5807 (n_5216, n_5066, n_5116);
  or g5809 (n_5217, n_5081, n_5119);
  or g5811 (n_5218, n_5066, n_5119);
  or g5813 (n_5219, n_5077, n_5116);
  or g5815 (n_5220, n_5079, n_5116);
  or g5817 (n_5221, n_5077, n_5119);
  or g5819 (n_5222, n_5079, n_5119);
  or g5821 (n_5223, n_5067, n_5081);
  or g5823 (n_5224, n_5081, n_5150);
  or g5825 (n_5225, n_5077, n_5150);
  or g5827 (n_5226, n_5079, n_5150);
  or g5829 (n_5227, n_5066, n_5150);
  or g5831 (n_5228, n_5076, n_5077);
  or g5833 (n_5229, n_5066, n_5076);
  or g5835 (n_5230, n_5076, n_5081);
  or g5837 (n_5231, n_5066, n_5087);
  or g5839 (n_5232, n_5081, n_5087);
  or g5841 (n_5233, n_5079, n_5082);
  or g5843 (n_5234, n_5077, n_5082);
  or g5845 (n_5235, n_5066, n_5082);
  or g5847 (n_5236, n_5081, n_5082);
  or g5849 (n_5237, n_5077, n_5087);
  or g5851 (n_5238, n_5066, n_5070);
  or g5853 (n_5239, n_5070, n_5081);
  or g5855 (n_5240, n_5067, n_5077);
  or g5857 (n_5241, n_5076, n_5079);
  or g5859 (n_5242, n_5079, n_5087);
  nand g5861 (n_5243, Reg_addr[1], Reg_addr[0]);
  or g6131 (n_5131, wc164, n_5439);
  not gc164 (wc164, n_5438);
  or g6132 (n_5136, wc165, n_5499);
  not gc165 (wc165, n_5498);
  or g6133 (n_5133, wc166, n_5463);
  not gc166 (wc166, n_5462);
  or g6134 (n_5132, wc167, n_5451);
  not gc167 (wc167, n_5450);
  or g6135 (n_5130, wc168, n_5427);
  not gc168 (wc168, n_5426);
  or g6136 (n_5137, wc169, n_5511);
  not gc169 (wc169, n_5510);
  or g6137 (n_5135, wc170, n_5487);
  not gc170 (wc170, n_5486);
  or g6138 (n_5134, wc171, n_5475);
  not gc171 (wc171, n_5474);
  nand g6139 (n_5511, n_5508, n_5509);
  nand g6140 (n_5499, n_5496, n_5497);
  nand g6141 (n_5111, n_5729, n_5730);
  nand g6142 (n_5487, n_5484, n_5485);
  nand g6143 (n_5475, n_5472, n_5473);
  nand g6144 (n_5427, n_5424, n_5425);
  nand g6145 (n_5463, n_5460, n_5461);
  nand g6146 (n_5451, n_5448, n_5449);
  nand g6147 (n_5074, n_5717, n_5718);
  nand g6148 (n_5439, n_5436, n_5437);
  nand g6149 (n_5109, n_5723, n_5724);
  or g6150 (n_5102, wc172, n_5355);
  not gc172 (wc172, n_5354);
  or g6151 (n_5103, wc173, n_5367);
  not gc173 (wc173, n_5366);
  or g6152 (n_5104, wc174, n_5379);
  not gc174 (wc174, n_5378);
  or g6153 (n_5105, wc175, n_5391);
  not gc175 (wc175, n_5390);
  or g6154 (n_5106, wc176, n_5403);
  not gc176 (wc176, n_5402);
  or g6155 (n_5107, wc177, n_5415);
  not gc177 (wc177, n_5414);
  or g6156 (n_5424, wc178, n_5129);
  not gc178 (wc178, \registers[3] [0]);
  or g6157 (n_5425, n_5128, wc179);
  not gc179 (wc179, Data_in[0]);
  or g6158 (n_5101, wc180, n_5343);
  not gc180 (wc180, n_5342);
  or g6159 (n_5436, wc181, n_5129);
  not gc181 (wc181, \registers[3] [1]);
  or g6160 (n_5437, n_5128, wc182);
  not gc182 (wc182, Data_in[1]);
  nand g6161 (n_5717, n_5072, n_5073);
  or g6162 (n_5448, wc183, n_5129);
  not gc183 (wc183, \registers[3] [2]);
  or g6163 (n_5449, n_5128, wc184);
  not gc184 (wc184, Data_in[2]);
  or g6164 (n_5718, wc185, n_5072);
  not gc185 (wc185, \registers_en[3] );
  or g6165 (n_5147, wc186, n_5610);
  not gc186 (wc186, n_5609);
  or g6166 (n_5460, wc187, n_5129);
  not gc187 (wc187, \registers[3] [3]);
  or g6167 (n_5461, n_5128, wc188);
  not gc188 (wc188, Data_in[3]);
  nand g6168 (n_5723, n_5073, n_5108);
  or g6169 (n_5472, wc189, n_5129);
  not gc189 (wc189, \registers[3] [4]);
  or g6170 (n_5473, n_5128, wc190);
  not gc190 (wc190, Data_in[4]);
  or g6171 (n_5724, wc191, n_5108);
  not gc191 (wc191, \registers_en[4] );
  or g6172 (n_5484, wc192, n_5129);
  not gc192 (wc192, \registers[3] [5]);
  or g6173 (n_5485, n_5128, wc193);
  not gc193 (wc193, Data_in[5]);
  nand g6174 (n_5729, n_5073, n_5110);
  or g6175 (n_5496, wc194, n_5129);
  not gc194 (wc194, \registers[3] [6]);
  or g6176 (n_5497, n_5128, wc195);
  not gc195 (wc195, Data_in[6]);
  or g6177 (n_5730, wc196, n_5110);
  not gc196 (wc196, \registers_en[5] );
  or g6178 (n_5508, wc197, n_5129);
  not gc197 (wc197, \registers[3] [7]);
  or g6179 (n_5509, n_5128, wc198);
  not gc198 (wc198, Data_in[7]);
  or g6180 (n_5146, wc199, n_5598);
  not gc199 (wc199, n_5597);
  or g6181 (n_5140, wc200, n_5526);
  not gc200 (wc200, n_5525);
  or g6182 (n_5141, wc201, n_5538);
  not gc201 (wc201, n_5537);
  or g6183 (n_5142, wc202, n_5550);
  not gc202 (wc202, n_5549);
  or g6184 (n_5143, wc203, n_5562);
  not gc203 (wc203, n_5561);
  or g6185 (n_5144, wc204, n_5574);
  not gc204 (wc204, n_5573);
  or g6186 (n_5145, wc205, n_5586);
  not gc205 (wc205, n_5585);
  or g6187 (n_5100, wc206, n_5331);
  not gc206 (wc206, n_5330);
  or g6188 (n_5122, n_5071, wc207);
  not gc207 (wc207, n_5640);
  or g6189 (n_5110, wc208, n_5071);
  not gc208 (wc208, n_5212);
  or g6190 (n_5121, n_5071, wc209);
  not gc209 (wc209, n_5637);
  or g6191 (n_5083, n_5071, wc210);
  not gc210 (wc210, n_5691);
  or g6192 (n_5120, n_5071, wc211);
  not gc211 (wc211, n_5634);
  nand g6193 (n_5391, n_5388, n_5389);
  or g6194 (n_5118, n_5071, wc212);
  not gc212 (wc212, n_5631);
  or g6195 (n_5196, n_5071, wc213);
  not gc213 (wc213, n_5514);
  or g6196 (n_5117, n_5071, wc214);
  not gc214 (wc214, n_5628);
  or g6197 (n_5072, wc215, n_5071);
  not gc215 (wc215, n_5211);
  or g6198 (n_5115, n_5071, wc216);
  not gc216 (wc216, n_5625);
  or g6199 (n_5092, n_5071, wc217);
  not gc217 (wc217, n_5694);
  or g6200 (n_5198, n_5071, wc218);
  not gc218 (wc218, n_5622);
  or g6201 (n_5185, n_5071, wc219);
  not gc219 (wc219, n_5655);
  or g6202 (n_5200, n_5071, wc220);
  not gc220 (wc220, n_5619);
  or g6203 (n_5080, n_5071, wc221);
  not gc221 (wc221, n_5706);
  or g6204 (n_5199, n_5071, wc222);
  not gc222 (wc222, n_5616);
  or g6205 (n_5112, n_5071, wc223);
  not gc223 (wc223, n_5697);
  or g6206 (n_5197, n_5071, wc224);
  not gc224 (wc224, n_5613);
  or g6207 (n_5186, n_5071, wc225);
  not gc225 (wc225, n_5658);
  nand g6208 (n_5379, n_5376, n_5377);
  nand g6209 (n_5610, n_5607, n_5608);
  or g6210 (n_5187, n_5071, wc226);
  not gc226 (wc226, n_5661);
  or g6211 (n_5129, \registers_en[3] , wc227);
  not gc227 (wc227, n_5127);
  or g6212 (n_5113, n_5071, wc228);
  not gc228 (wc228, n_5700);
  or g6213 (n_5123, n_5071, wc229);
  not gc229 (wc229, n_5643);
  nand g6214 (n_5598, n_5595, n_5596);
  or g6215 (n_5188, n_5071, wc230);
  not gc230 (wc230, n_5664);
  nand g6216 (n_5343, n_5340, n_5341);
  or g6217 (n_5078, n_5071, wc231);
  not gc231 (wc231, n_5667);
  nand g6218 (n_5415, n_5412, n_5413);
  nand g6219 (n_5586, n_5583, n_5584);
  or g6220 (n_5108, wc232, n_5071);
  not gc232 (wc232, n_5213);
  or g6221 (n_5091, n_5071, wc233);
  not gc233 (wc233, n_5670);
  or g6224 (n_5124, n_5071, wc234);
  not gc234 (wc234, n_5646);
  nand g6225 (n_5574, n_5571, n_5572);
  or g6226 (n_5090, n_5071, wc235);
  not gc235 (wc235, n_5673);
  nand g6227 (n_5367, n_5364, n_5365);
  or g6228 (n_5114, n_5071, wc236);
  not gc236 (wc236, n_5703);
  or g6229 (n_5089, n_5071, wc237);
  not gc237 (wc237, n_5676);
  nand g6230 (n_5562, n_5559, n_5560);
  nand g6231 (n_5403, n_5400, n_5401);
  or g6232 (n_5088, n_5071, wc238);
  not gc238 (wc238, n_5679);
  or g6233 (n_5128, n_5127, \registers_en[3] );
  or g6234 (n_5125, n_5071, wc239);
  not gc239 (wc239, n_5649);
  nand g6235 (n_5550, n_5547, n_5548);
  or g6236 (n_5073, n_5071, wc240);
  not gc240 (wc240, n_5712);
  or g6237 (n_5086, n_5071, wc241);
  not gc241 (wc241, n_5682);
  nand g6238 (n_5331, n_5328, n_5329);
  or g6239 (n_5085, n_5071, wc242);
  not gc242 (wc242, n_5685);
  nand g6240 (n_5538, n_5535, n_5536);
  or g6241 (n_5093, n_5071, wc243);
  not gc243 (wc243, n_5709);
  nand g6242 (n_5355, n_5352, n_5353);
  or g6243 (n_5084, n_5071, wc244);
  not gc244 (wc244, n_5688);
  or g6244 (n_5126, n_5071, wc245);
  not gc245 (wc245, n_5652);
  nand g6245 (n_5526, n_5523, n_5524);
  or g6246 (n_5127, n_5298, wc246);
  not gc246 (wc246, Reg_addr[1]);
  or g6247 (n_5413, n_5098, wc247);
  not gc247 (wc247, Data_in[7]);
  or g6248 (n_5412, wc248, n_5099);
  not gc248 (wc248, \registers[4] [7]);
  or g6249 (n_5401, n_5098, wc249);
  not gc249 (wc249, Data_in[6]);
  or g6250 (n_5400, wc250, n_5099);
  not gc250 (wc250, \registers[4] [6]);
  or g6251 (n_5523, wc251, n_5138);
  not gc251 (wc251, \registers[5] [0]);
  or g6252 (n_5524, n_5139, wc252);
  not gc252 (wc252, Data_in[0]);
  or g6253 (n_5535, wc253, n_5138);
  not gc253 (wc253, \registers[5] [1]);
  or g6254 (n_5071, n_5318, n_5319);
  or g6255 (n_5536, n_5139, wc254);
  not gc254 (wc254, Data_in[1]);
  or g6256 (n_5328, wc255, n_5099);
  not gc255 (wc255, \registers[4] [0]);
  or g6257 (n_5329, n_5098, wc256);
  not gc256 (wc256, Data_in[0]);
  or g6258 (n_5340, wc257, n_5099);
  not gc257 (wc257, \registers[4] [1]);
  or g6259 (n_5341, n_5098, wc258);
  not gc258 (wc258, Data_in[1]);
  or g6260 (n_5352, wc259, n_5099);
  not gc259 (wc259, \registers[4] [2]);
  or g6261 (n_5608, n_5139, wc260);
  not gc260 (wc260, Data_in[7]);
  or g6262 (n_5607, wc261, n_5138);
  not gc261 (wc261, \registers[5] [7]);
  or g6263 (n_5353, n_5098, wc262);
  not gc262 (wc262, Data_in[2]);
  or g6264 (n_5596, n_5139, wc263);
  not gc263 (wc263, Data_in[6]);
  or g6265 (n_5595, wc264, n_5138);
  not gc264 (wc264, \registers[5] [6]);
  or g6266 (n_5364, wc265, n_5099);
  not gc265 (wc265, \registers[4] [3]);
  or g6267 (n_5365, n_5098, wc266);
  not gc266 (wc266, Data_in[3]);
  or g6268 (n_5584, n_5139, wc267);
  not gc267 (wc267, Data_in[5]);
  or g6269 (n_5583, wc268, n_5138);
  not gc268 (wc268, \registers[5] [5]);
  or g6270 (n_5376, wc269, n_5099);
  not gc269 (wc269, \registers[4] [4]);
  or g6271 (n_5572, n_5139, wc270);
  not gc270 (wc270, Data_in[4]);
  or g6272 (n_5571, wc271, n_5138);
  not gc271 (wc271, \registers[5] [4]);
  or g6273 (n_5377, n_5098, wc272);
  not gc272 (wc272, Data_in[4]);
  or g6274 (n_5388, wc273, n_5099);
  not gc273 (wc273, \registers[4] [5]);
  or g6275 (n_5560, n_5139, wc274);
  not gc274 (wc274, Data_in[3]);
  or g6276 (n_5559, wc275, n_5138);
  not gc275 (wc275, \registers[5] [3]);
  or g6277 (n_5389, n_5098, wc276);
  not gc276 (wc276, Data_in[5]);
  or g6278 (n_5548, n_5139, wc277);
  not gc277 (wc277, Data_in[2]);
  or g6279 (n_5547, wc278, n_5138);
  not gc278 (wc278, \registers[5] [2]);
  or g6280 (n_5098, n_5097, \registers_en[4] );
  or g6281 (n_5139, n_5203, \registers_en[5] );
  or g6282 (n_5298, n_5297, Reg_addr[2]);
  or g6283 (n_5099, \registers_en[4] , wc279);
  not gc279 (wc279, n_5097);
  nand g6284 (n_5319, n_5316, n_5317);
  nand g6287 (n_5514, \registers_en[36] , n_5183);
  or g6288 (n_5138, \registers_en[5] , wc280);
  not gc280 (wc280, n_5203);
  or g6289 (n_5097, n_5292, Reg_addr[0]);
  or g6290 (n_5244, n_5286, Reg_addr[5]);
  or g6291 (n_5316, n_5314, wc281);
  not gc281 (wc281, Reg_addr[5]);
  or g6292 (n_5297, n_5202, n_5094);
  or g6293 (n_5183, n_5301, wc282);
  not gc282 (wc282, Reg_addr[2]);
  nand g6294 (n_5670, n_5229, \registers_en[27] );
  nand g6295 (n_5673, n_5230, \registers_en[26] );
  nand g6296 (n_5667, n_5228, \registers_en[30] );
  nand g6297 (n_5676, n_5231, \registers_en[25] );
  nand g6298 (n_5679, n_5232, \registers_en[24] );
  nand g6301 (n_5682, n_5233, \registers_en[23] );
  nand g6302 (n_5685, n_5234, \registers_en[22] );
  nand g6305 (n_5688, n_5235, \registers_en[19] );
  nand g6306 (n_5691, n_5236, \registers_en[18] );
  nand g6307 (n_5640, n_5219, \registers_en[12] );
  nand g6308 (n_5694, n_5237, \registers_en[28] );
  nand g6309 (n_5697, n_5238, \registers_en[1] );
  nand g6312 (n_5700, n_5239, \registers_en[0] );
  nand g6313 (n_5703, n_5240, \registers_en[6] );
  nand g6316 (n_5664, n_5227, \registers_en[17] );
  nand g6317 (n_5661, n_5226, \registers_en[21] );
  or g6318 (n_5301, n_5201, wc283);
  not gc283 (wc283, Reg_addr[5]);
  nand g6319 (n_5658, n_5225, \registers_en[20] );
  nand g6320 (n_5706, n_5241, \registers_en[31] );
  nand g6325 (n_5655, n_5224, \registers_en[16] );
  nand g6326 (n_5652, n_5223, \registers_en[2] );
  or g6329 (n_5292, n_5095, n_5096);
  nand g6330 (n_5649, n_5222, \registers_en[15] );
  nand g6331 (n_5709, n_5242, \registers_en[29] );
  nand g6340 (n_5646, n_5221, \registers_en[14] );
  nand g6343 (n_5622, \registers_en[35] , n_5209);
  nand g6346 (n_5625, n_5214, \registers_en[7] );
  nand g6347 (n_5643, n_5220, \registers_en[13] );
  nand g6350 (n_5613, \registers_en[34] , n_5206);
  nand g6351 (n_5616, \registers_en[32] , n_5207);
  nand g6352 (n_5628, n_5215, \registers_en[8] );
  nand g6355 (n_5619, \registers_en[33] , n_5208);
  or g6356 (n_5286, n_5285, n_5094);
  nand g6357 (n_5314, n_5210, n_5201);
  nand g6366 (n_5631, n_5216, \registers_en[9] );
  nand g6389 (n_5634, n_5217, \registers_en[10] );
  nand g6390 (n_5637, n_5218, \registers_en[11] );
  or g6397 (n_5149, n_5081, n_5148);
  or g6398 (n_5153, n_5079, n_5148);
  or g6399 (n_5155, n_5066, n_5148);
  or g6400 (n_5096, n_5250, Reg_addr[5]);
  or g6401 (n_5158, n_5077, n_5148);
  or g6402 (n_5095, n_5289, Reg_addr[1]);
  nand g6403 (n_5285, n_5283, n_5284);
  or g6404 (n_5076, n_5259, wc284);
  not gc284 (wc284, Reg_addr[1]);
  nand g6405 (n_5283, n_5068, n_5069);
  or g6406 (n_5284, wc285, n_5068);
  not gc285 (wc285, n_5243);
  or g6409 (n_5087, n_5259, Reg_addr[1]);
  or g6410 (n_5289, n_5094, wc286);
  not gc286 (wc286, Reg_addr[2]);
  or g6411 (n_5082, n_5262, wc287);
  not gc287 (wc287, Reg_addr[1]);
  or g6412 (n_5250, n_5249, Reg_addr[3]);
  or g6413 (n_5318, rw_en, wc288);
  not gc288 (wc288, n_5315);
  or g6414 (n_5116, n_5265, Reg_addr[1]);
  or g6415 (n_5077, n_5274, Reg_addr[0]);
  or g6416 (n_5210, n_5068, Reg_addr[4]);
  or g6417 (n_5066, n_5268, wc289);
  not gc289 (wc289, Reg_addr[0]);
  or g6418 (n_5079, n_5274, wc290);
  not gc290 (wc290, Reg_addr[0]);
  or g6419 (n_5192, n_5253, wc291);
  not gc291 (wc291, Reg_addr[0]);
  or g6420 (n_5148, n_5249, wc292);
  not gc292 (wc292, Reg_write);
  or g6421 (n_5190, n_5253, Reg_addr[0]);
  or g6422 (n_5081, n_5268, Reg_addr[0]);
  or g6423 (n_5067, n_5271, wc293);
  not gc293 (wc293, Reg_addr[1]);
  or g6424 (n_5119, n_5265, wc294);
  not gc294 (wc294, Reg_addr[1]);
  or g6425 (n_5271, Reg_addr[3], Reg_addr[4]);
  or g6426 (n_5253, wc295, Reg_addr[2]);
  not gc295 (wc295, Reg_addr[5]);
  or g6427 (n_5265, wc296, Reg_addr[4]);
  not gc296 (wc296, Reg_addr[3]);
  or g6428 (n_5315, Reg_write, Reg_read);
  nand g6429 (n_5317, Reg_write, Reg_read);
  or g6430 (n_5256, \registers_en[Reg_addr] , Reg_write);
  nand g6431 (n_5259, Reg_addr[3], Reg_addr[4]);
  nand g6432 (n_5330, \registers_en[4] , \ADC_in[1] [0]);
  nand g6433 (n_5342, \registers_en[4] , \ADC_in[1] [1]);
  or g6434 (n_5262, Reg_addr[3], wc297);
  not gc297 (wc297, Reg_addr[4]);
  or g6435 (n_5712, Reg_read, wc298);
  not gc298 (wc298, \registers_en[Reg_addr] );
  nand g6436 (n_5354, \registers_en[4] , \ADC_in[1] [2]);
  nand g6437 (n_5366, \registers_en[4] , \ADC_in[1] [3]);
  nand g6438 (n_5378, \registers_en[4] , \ADC_in[1] [4]);
  nand g6439 (n_5390, \registers_en[4] , \ADC_in[1] [5]);
  or g6440 (n_5274, Reg_addr[5], wc299);
  not gc299 (wc299, Reg_addr[2]);
  nand g6441 (n_5402, \registers_en[4] , \ADC_in[1] [6]);
  nand g6442 (n_5414, \registers_en[4] , \ADC_in[1] [7]);
  nand g6443 (n_5426, \registers_en[3] , \ADC_in[0] [0]);
  nand g6444 (n_5438, \registers_en[3] , \ADC_in[0] [1]);
  nand g6445 (n_5450, \registers_en[3] , \ADC_in[0] [2]);
  or g6446 (n_5268, Reg_addr[5], Reg_addr[2]);
  nand g6447 (n_5462, \registers_en[3] , \ADC_in[0] [3]);
  nand g6448 (n_5474, \registers_en[3] , \ADC_in[0] [4]);
  nand g6449 (n_5486, \registers_en[3] , \ADC_in[0] [5]);
  nand g6450 (n_5498, \registers_en[3] , \ADC_in[0] [6]);
  nand g6451 (n_5510, \registers_en[3] , \ADC_in[0] [7]);
  nand g6452 (n_5525, \registers_en[5] , \ADC_in[2] [0]);
  nand g6453 (n_5537, \registers_en[5] , \ADC_in[2] [1]);
  nand g6454 (n_5549, \registers_en[5] , \ADC_in[2] [2]);
  nand g6455 (n_5561, \registers_en[5] , \ADC_in[2] [3]);
  nand g6456 (n_5573, \registers_en[5] , \ADC_in[2] [4]);
  or g6457 (n_5249, \registers_en[Reg_addr] , Reg_read);
  nand g6458 (n_5585, \registers_en[5] , \ADC_in[2] [5]);
  nand g6459 (n_5597, \registers_en[5] , \ADC_in[2] [6]);
  nand g6460 (n_5609, \registers_en[5] , \ADC_in[2] [7]);
  or g6461 (n_5068, Reg_addr[2], Reg_addr[3]);
  and g6462 (n_5780, Reg_read, wc300);
  not gc300 (wc300, n_5256);
  nor g6463 (n_5747, n_5150, n_5153);
  nor g6464 (n_5748, n_5070, n_5149);
  nor g6465 (n_5749, n_5067, n_5149);
  nor g6466 (n_5750, n_5149, n_5150);
  nor g6467 (n_5751, n_5119, n_5149);
  nor g6468 (n_5752, n_5119, n_5158);
  nor g6469 (n_5753, n_5116, n_5158);
  nor g6470 (n_5754, n_5067, n_5158);
  nor g6471 (n_5755, n_5087, n_5158);
  nor g6472 (n_5756, n_5082, n_5158);
  nor g6473 (n_5757, n_5076, n_5158);
  nor g6474 (n_5758, n_5119, n_5155);
  nor g6475 (n_5759, n_5082, n_5149);
  nor g6476 (n_5760, n_5076, n_5149);
  nor g6477 (n_5761, n_5087, n_5149);
  nor g6478 (n_5762, n_5116, n_5155);
  nor g6479 (n_5763, n_5076, n_5155);
  nor g6480 (n_5764, n_5087, n_5155);
  nor g6481 (n_5765, n_5082, n_5155);
  nor g6482 (n_5766, n_5209, n_5148);
  nor g6483 (n_5767, n_5119, n_5153);
  nor g6484 (n_5768, n_5208, n_5148);
  nor g6485 (n_5769, n_5116, n_5153);
  nor g6486 (n_5770, n_5067, n_5153);
  nor g6487 (n_5771, n_5207, n_5148);
  nor g6488 (n_5772, n_5087, n_5153);
  nor g6489 (n_5773, n_5206, n_5148);
  nor g6490 (n_5774, n_5082, n_5153);
  nor g6491 (n_5775, n_5076, n_5153);
  nor g6492 (n_5776, n_5116, n_5149);
  nor g6493 (n_5777, n_5150, n_5158);
  nor g6494 (n_5778, n_5070, n_5155);
  nor g6495 (n_5779, n_5150, n_5155);
  nor g6496 (n_5746, n_5148, n_5183);
  and g6497 (n_5745, n_5244, wc301);
  not gc301 (wc301, n_5071);
  CDN_flop \registers_en_reg[0] (.clk (n_5065), .d (n_5113), .sena (1'b1), .aclr (1'b0), .apre (n_5064), .srl (1'b0), .srd (1'b0), .q (\registers_en[0] ));
  CDN_flop \registers_en_reg[1] (.clk (n_5065), .d (n_5112), .sena (1'b1), .aclr (1'b0), .apre (n_5064), .srl (1'b0), .srd (1'b0), .q (\registers_en[1] ));
  CDN_flop \registers_en_reg[2] (.clk (n_5065), .d (n_5126), .sena (1'b1), .aclr (1'b0), .apre (n_5064), .srl (1'b0), .srd (1'b0), .q (\registers_en[2] ));
  CDN_flop \registers_en_reg[3] (.clk (n_5065), .d (n_5074), .sena (1'b1), .aclr (1'b0), .apre (n_5064), .srl (1'b0), .srd (1'b0), .q (\registers_en[3] ));
  CDN_flop \registers_en_reg[4] (.clk (n_5065), .d (n_5109), .sena (1'b1), .aclr (1'b0), .apre (n_5064), .srl (1'b0), .srd (1'b0), .q (\registers_en[4] ));
  CDN_flop \registers_en_reg[5] (.clk (n_5065), .d (n_5111), .sena (1'b1), .aclr (1'b0), .apre (n_5064), .srl (1'b0), .srd (1'b0), .q (\registers_en[5] ));
  CDN_flop \registers_en_reg[6] (.clk (n_5065), .d (n_5114), .sena (1'b1), .aclr (1'b0), .apre (n_5064), .srl (1'b0), .srd (1'b0), .q (\registers_en[6] ));
  CDN_flop \registers_en_reg[7] (.clk (n_5065), .d (n_5115), .sena (1'b1), .aclr (1'b0), .apre (n_5064), .srl (1'b0), .srd (1'b0), .q (\registers_en[7] ));
  CDN_flop \registers_en_reg[8] (.clk (n_5065), .d (n_5117), .sena (1'b1), .aclr (1'b0), .apre (n_5064), .srl (1'b0), .srd (1'b0), .q (\registers_en[8] ));
  CDN_flop \registers_en_reg[9] (.clk (n_5065), .d (n_5118), .sena (1'b1), .aclr (1'b0), .apre (n_5064), .srl (1'b0), .srd (1'b0), .q (\registers_en[9] ));
  CDN_flop \registers_en_reg[10] (.clk (n_5065), .d (n_5120), .sena (1'b1), .aclr (1'b0), .apre (n_5064), .srl (1'b0), .srd (1'b0), .q (\registers_en[10] ));
  CDN_flop \registers_en_reg[11] (.clk (n_5065), .d (n_5121), .sena (1'b1), .aclr (1'b0), .apre (n_5064), .srl (1'b0), .srd (1'b0), .q (\registers_en[11] ));
  CDN_flop \registers_en_reg[12] (.clk (n_5065), .d (n_5122), .sena (1'b1), .aclr (1'b0), .apre (n_5064), .srl (1'b0), .srd (1'b0), .q (\registers_en[12] ));
  CDN_flop \registers_en_reg[13] (.clk (n_5065), .d (n_5123), .sena (1'b1), .aclr (1'b0), .apre (n_5064), .srl (1'b0), .srd (1'b0), .q (\registers_en[13] ));
  CDN_flop \registers_en_reg[14] (.clk (n_5065), .d (n_5124), .sena (1'b1), .aclr (1'b0), .apre (n_5064), .srl (1'b0), .srd (1'b0), .q (\registers_en[14] ));
  CDN_flop \registers_en_reg[15] (.clk (n_5065), .d (n_5125), .sena (1'b1), .aclr (1'b0), .apre (n_5064), .srl (1'b0), .srd (1'b0), .q (\registers_en[15] ));
  CDN_flop \registers_en_reg[16] (.clk (n_5065), .d (n_5185), .sena (1'b1), .aclr (1'b0), .apre (n_5064), .srl (1'b0), .srd (1'b0), .q (\registers_en[16] ));
  CDN_flop \registers_en_reg[17] (.clk (n_5065), .d (n_5188), .sena (1'b1), .aclr (1'b0), .apre (n_5064), .srl (1'b0), .srd (1'b0), .q (\registers_en[17] ));
  CDN_flop \registers_en_reg[18] (.clk (n_5065), .d (n_5083), .sena (1'b1), .aclr (1'b0), .apre (n_5064), .srl (1'b0), .srd (1'b0), .q (\registers_en[18] ));
  CDN_flop \registers_en_reg[19] (.clk (n_5065), .d (n_5084), .sena (1'b1), .aclr (1'b0), .apre (n_5064), .srl (1'b0), .srd (1'b0), .q (\registers_en[19] ));
  CDN_flop \registers_en_reg[20] (.clk (n_5065), .d (n_5186), .sena (1'b1), .aclr (1'b0), .apre (n_5064), .srl (1'b0), .srd (1'b0), .q (\registers_en[20] ));
  CDN_flop \registers_en_reg[21] (.clk (n_5065), .d (n_5187), .sena (1'b1), .aclr (1'b0), .apre (n_5064), .srl (1'b0), .srd (1'b0), .q (\registers_en[21] ));
  CDN_flop \registers_en_reg[22] (.clk (n_5065), .d (n_5085), .sena (1'b1), .aclr (1'b0), .apre (n_5064), .srl (1'b0), .srd (1'b0), .q (\registers_en[22] ));
  CDN_flop \registers_en_reg[23] (.clk (n_5065), .d (n_5086), .sena (1'b1), .aclr (1'b0), .apre (n_5064), .srl (1'b0), .srd (1'b0), .q (\registers_en[23] ));
  CDN_flop \registers_en_reg[24] (.clk (n_5065), .d (n_5088), .sena (1'b1), .aclr (1'b0), .apre (n_5064), .srl (1'b0), .srd (1'b0), .q (\registers_en[24] ));
  CDN_flop \registers_en_reg[25] (.clk (n_5065), .d (n_5089), .sena (1'b1), .aclr (1'b0), .apre (n_5064), .srl (1'b0), .srd (1'b0), .q (\registers_en[25] ));
  CDN_flop \registers_en_reg[26] (.clk (n_5065), .d (n_5090), .sena (1'b1), .aclr (1'b0), .apre (n_5064), .srl (1'b0), .srd (1'b0), .q (\registers_en[26] ));
  CDN_flop \registers_en_reg[27] (.clk (n_5065), .d (n_5091), .sena (1'b1), .aclr (1'b0), .apre (n_5064), .srl (1'b0), .srd (1'b0), .q (\registers_en[27] ));
  CDN_flop \registers_en_reg[28] (.clk (n_5065), .d (n_5092), .sena (1'b1), .aclr (1'b0), .apre (n_5064), .srl (1'b0), .srd (1'b0), .q (\registers_en[28] ));
  CDN_flop \registers_en_reg[29] (.clk (n_5065), .d (n_5093), .sena (1'b1), .aclr (1'b0), .apre (n_5064), .srl (1'b0), .srd (1'b0), .q (\registers_en[29] ));
  CDN_flop \registers_en_reg[30] (.clk (n_5065), .d (n_5078), .sena (1'b1), .aclr (1'b0), .apre (n_5064), .srl (1'b0), .srd (1'b0), .q (\registers_en[30] ));
  CDN_flop \registers_en_reg[31] (.clk (n_5065), .d (n_5080), .sena (1'b1), .aclr (1'b0), .apre (n_5064), .srl (1'b0), .srd (1'b0), .q (\registers_en[31] ));
  CDN_flop \registers_en_reg[32] (.clk (n_5065), .d (n_5199), .sena (1'b1), .aclr (1'b0), .apre (n_5064), .srl (1'b0), .srd (1'b0), .q (\registers_en[32] ));
  CDN_flop \registers_en_reg[33] (.clk (n_5065), .d (n_5200), .sena (1'b1), .aclr (1'b0), .apre (n_5064), .srl (1'b0), .srd (1'b0), .q (\registers_en[33] ));
  CDN_flop \registers_en_reg[34] (.clk (n_5065), .d (n_5197), .sena (1'b1), .aclr (1'b0), .apre (n_5064), .srl (1'b0), .srd (1'b0), .q (\registers_en[34] ));
  CDN_flop \registers_en_reg[35] (.clk (n_5065), .d (n_5198), .sena (1'b1), .aclr (1'b0), .apre (n_5064), .srl (1'b0), .srd (1'b0), .q (\registers_en[35] ));
  CDN_flop \registers_en_reg[36] (.clk (n_5065), .d (n_5196), .sena (1'b1), .aclr (1'b0), .apre (n_5064), .srl (1'b0), .srd (1'b0), .q (\registers_en[36] ));
  CDN_flop \registers_reg[0][0] (.clk (clk), .d (Data_in[0]), .sena (n_5748), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[0] [0]));
  CDN_flop \registers_reg[0][1] (.clk (clk), .d (Data_in[1]), .sena (n_5748), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[0] [1]));
  CDN_flop \registers_reg[0][2] (.clk (clk), .d (Data_in[2]), .sena (n_5748), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[0] [2]));
  CDN_flop \registers_reg[0][3] (.clk (clk), .d (Data_in[3]), .sena (n_5748), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[0] [3]));
  CDN_flop \registers_reg[0][4] (.clk (clk), .d (Data_in[4]), .sena (n_5748), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[0] [4]));
  CDN_flop \registers_reg[0][5] (.clk (clk), .d (Data_in[5]), .sena (n_5748), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[0] [5]));
  CDN_flop \registers_reg[0][6] (.clk (clk), .d (Data_in[6]), .sena (n_5748), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[0] [6]));
  CDN_flop \registers_reg[0][7] (.clk (clk), .d (Data_in[7]), .sena (n_5748), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[0] [7]));
  CDN_flop \registers_reg[1][0] (.clk (clk), .d (Data_in[0]), .sena (n_5778), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[1] [0]));
  CDN_flop \registers_reg[1][1] (.clk (clk), .d (Data_in[1]), .sena (n_5778), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[1] [1]));
  CDN_flop \registers_reg[1][2] (.clk (clk), .d (Data_in[2]), .sena (n_5778), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[1] [2]));
  CDN_flop \registers_reg[1][3] (.clk (clk), .d (Data_in[3]), .sena (n_5778), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[1] [3]));
  CDN_flop \registers_reg[1][4] (.clk (clk), .d (Data_in[4]), .sena (n_5778), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[1] [4]));
  CDN_flop \registers_reg[1][5] (.clk (clk), .d (Data_in[5]), .sena (n_5778), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[1] [5]));
  CDN_flop \registers_reg[1][6] (.clk (clk), .d (Data_in[6]), .sena (n_5778), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[1] [6]));
  CDN_flop \registers_reg[1][7] (.clk (clk), .d (Data_in[7]), .sena (n_5778), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[1] [7]));
  CDN_flop \registers_reg[2][0] (.clk (clk), .d (Data_in[0]), .sena (n_5749), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[2] [0]));
  CDN_flop \registers_reg[2][1] (.clk (clk), .d (Data_in[1]), .sena (n_5749), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[2] [1]));
  CDN_flop \registers_reg[2][2] (.clk (clk), .d (Data_in[2]), .sena (n_5749), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[2] [2]));
  CDN_flop \registers_reg[2][3] (.clk (clk), .d (Data_in[3]), .sena (n_5749), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[2] [3]));
  CDN_flop \registers_reg[2][4] (.clk (clk), .d (Data_in[4]), .sena (n_5749), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[2] [4]));
  CDN_flop \registers_reg[2][5] (.clk (clk), .d (Data_in[5]), .sena (n_5749), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[2] [5]));
  CDN_flop \registers_reg[2][6] (.clk (clk), .d (Data_in[6]), .sena (n_5749), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[2] [6]));
  CDN_flop \registers_reg[2][7] (.clk (clk), .d (Data_in[7]), .sena (n_5749), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[2] [7]));
  CDN_flop \registers_reg[3][0] (.clk (clk), .d (n_5130), .sena (1'b1), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[3] [0]));
  CDN_flop \registers_reg[3][1] (.clk (clk), .d (n_5131), .sena (1'b1), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[3] [1]));
  CDN_flop \registers_reg[3][2] (.clk (clk), .d (n_5132), .sena (1'b1), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[3] [2]));
  CDN_flop \registers_reg[3][3] (.clk (clk), .d (n_5133), .sena (1'b1), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[3] [3]));
  CDN_flop \registers_reg[3][4] (.clk (clk), .d (n_5134), .sena (1'b1), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[3] [4]));
  CDN_flop \registers_reg[3][5] (.clk (clk), .d (n_5135), .sena (1'b1), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[3] [5]));
  CDN_flop \registers_reg[3][6] (.clk (clk), .d (n_5136), .sena (1'b1), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[3] [6]));
  CDN_flop \registers_reg[3][7] (.clk (clk), .d (n_5137), .sena (1'b1), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[3] [7]));
  CDN_flop \registers_reg[4][0] (.clk (clk), .d (n_5100), .sena (1'b1), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[4] [0]));
  CDN_flop \registers_reg[4][1] (.clk (clk), .d (n_5101), .sena (1'b1), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[4] [1]));
  CDN_flop \registers_reg[4][2] (.clk (clk), .d (n_5102), .sena (1'b1), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[4] [2]));
  CDN_flop \registers_reg[4][3] (.clk (clk), .d (n_5103), .sena (1'b1), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[4] [3]));
  CDN_flop \registers_reg[4][4] (.clk (clk), .d (n_5104), .sena (1'b1), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[4] [4]));
  CDN_flop \registers_reg[4][5] (.clk (clk), .d (n_5105), .sena (1'b1), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[4] [5]));
  CDN_flop \registers_reg[4][6] (.clk (clk), .d (n_5106), .sena (1'b1), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[4] [6]));
  CDN_flop \registers_reg[4][7] (.clk (clk), .d (n_5107), .sena (1'b1), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[4] [7]));
  CDN_flop \registers_reg[5][0] (.clk (clk), .d (n_5140), .sena (1'b1), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[5] [0]));
  CDN_flop \registers_reg[5][1] (.clk (clk), .d (n_5141), .sena (1'b1), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[5] [1]));
  CDN_flop \registers_reg[5][2] (.clk (clk), .d (n_5142), .sena (1'b1), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[5] [2]));
  CDN_flop \registers_reg[5][3] (.clk (clk), .d (n_5143), .sena (1'b1), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[5] [3]));
  CDN_flop \registers_reg[5][4] (.clk (clk), .d (n_5144), .sena (1'b1), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[5] [4]));
  CDN_flop \registers_reg[5][5] (.clk (clk), .d (n_5145), .sena (1'b1), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[5] [5]));
  CDN_flop \registers_reg[5][6] (.clk (clk), .d (n_5146), .sena (1'b1), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[5] [6]));
  CDN_flop \registers_reg[5][7] (.clk (clk), .d (n_5147), .sena (1'b1), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[5] [7]));
  CDN_flop \registers_reg[6][0] (.clk (clk), .d (Data_in[0]), .sena (n_5754), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[6] [0]));
  CDN_flop \registers_reg[6][1] (.clk (clk), .d (Data_in[1]), .sena (n_5754), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[6] [1]));
  CDN_flop \registers_reg[6][2] (.clk (clk), .d (Data_in[2]), .sena (n_5754), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[6] [2]));
  CDN_flop \registers_reg[6][3] (.clk (clk), .d (Data_in[3]), .sena (n_5754), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[6] [3]));
  CDN_flop \registers_reg[6][4] (.clk (clk), .d (Data_in[4]), .sena (n_5754), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[6] [4]));
  CDN_flop \registers_reg[6][5] (.clk (clk), .d (Data_in[5]), .sena (n_5754), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[6] [5]));
  CDN_flop \registers_reg[6][6] (.clk (clk), .d (Data_in[6]), .sena (n_5754), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[6] [6]));
  CDN_flop \registers_reg[6][7] (.clk (clk), .d (Data_in[7]), .sena (n_5754), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[6] [7]));
  CDN_flop \registers_reg[7][0] (.clk (clk), .d (Data_in[0]), .sena (n_5770), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[7] [0]));
  CDN_flop \registers_reg[7][1] (.clk (clk), .d (Data_in[1]), .sena (n_5770), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[7] [1]));
  CDN_flop \registers_reg[7][2] (.clk (clk), .d (Data_in[2]), .sena (n_5770), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[7] [2]));
  CDN_flop \registers_reg[7][3] (.clk (clk), .d (Data_in[3]), .sena (n_5770), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[7] [3]));
  CDN_flop \registers_reg[7][4] (.clk (clk), .d (Data_in[4]), .sena (n_5770), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[7] [4]));
  CDN_flop \registers_reg[7][5] (.clk (clk), .d (Data_in[5]), .sena (n_5770), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[7] [5]));
  CDN_flop \registers_reg[7][6] (.clk (clk), .d (Data_in[6]), .sena (n_5770), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[7] [6]));
  CDN_flop \registers_reg[7][7] (.clk (clk), .d (Data_in[7]), .sena (n_5770), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[7] [7]));
  CDN_flop \registers_reg[8][0] (.clk (clk), .d (Data_in[0]), .sena (n_5776), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[8] [0]));
  CDN_flop \registers_reg[8][1] (.clk (clk), .d (Data_in[1]), .sena (n_5776), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[8] [1]));
  CDN_flop \registers_reg[8][2] (.clk (clk), .d (Data_in[2]), .sena (n_5776), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[8] [2]));
  CDN_flop \registers_reg[8][3] (.clk (clk), .d (Data_in[3]), .sena (n_5776), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[8] [3]));
  CDN_flop \registers_reg[8][4] (.clk (clk), .d (Data_in[4]), .sena (n_5776), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[8] [4]));
  CDN_flop \registers_reg[8][5] (.clk (clk), .d (Data_in[5]), .sena (n_5776), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[8] [5]));
  CDN_flop \registers_reg[8][6] (.clk (clk), .d (Data_in[6]), .sena (n_5776), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[8] [6]));
  CDN_flop \registers_reg[8][7] (.clk (clk), .d (Data_in[7]), .sena (n_5776), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[8] [7]));
  CDN_flop \registers_reg[9][0] (.clk (clk), .d (Data_in[0]), .sena (n_5762), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[9] [0]));
  CDN_flop \registers_reg[9][1] (.clk (clk), .d (Data_in[1]), .sena (n_5762), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[9] [1]));
  CDN_flop \registers_reg[9][2] (.clk (clk), .d (Data_in[2]), .sena (n_5762), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[9] [2]));
  CDN_flop \registers_reg[9][3] (.clk (clk), .d (Data_in[3]), .sena (n_5762), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[9] [3]));
  CDN_flop \registers_reg[9][4] (.clk (clk), .d (Data_in[4]), .sena (n_5762), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[9] [4]));
  CDN_flop \registers_reg[9][5] (.clk (clk), .d (Data_in[5]), .sena (n_5762), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[9] [5]));
  CDN_flop \registers_reg[9][6] (.clk (clk), .d (Data_in[6]), .sena (n_5762), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[9] [6]));
  CDN_flop \registers_reg[9][7] (.clk (clk), .d (Data_in[7]), .sena (n_5762), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[9] [7]));
  CDN_flop \registers_reg[10][0] (.clk (clk), .d (Data_in[0]), .sena (n_5751), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[10] [0]));
  CDN_flop \registers_reg[10][1] (.clk (clk), .d (Data_in[1]), .sena (n_5751), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[10] [1]));
  CDN_flop \registers_reg[10][2] (.clk (clk), .d (Data_in[2]), .sena (n_5751), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[10] [2]));
  CDN_flop \registers_reg[10][3] (.clk (clk), .d (Data_in[3]), .sena (n_5751), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[10] [3]));
  CDN_flop \registers_reg[10][4] (.clk (clk), .d (Data_in[4]), .sena (n_5751), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[10] [4]));
  CDN_flop \registers_reg[10][5] (.clk (clk), .d (Data_in[5]), .sena (n_5751), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[10] [5]));
  CDN_flop \registers_reg[10][6] (.clk (clk), .d (Data_in[6]), .sena (n_5751), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[10] [6]));
  CDN_flop \registers_reg[10][7] (.clk (clk), .d (Data_in[7]), .sena (n_5751), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[10] [7]));
  CDN_flop \registers_reg[11][0] (.clk (clk), .d (Data_in[0]), .sena (n_5758), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[11] [0]));
  CDN_flop \registers_reg[11][1] (.clk (clk), .d (Data_in[1]), .sena (n_5758), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[11] [1]));
  CDN_flop \registers_reg[11][2] (.clk (clk), .d (Data_in[2]), .sena (n_5758), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[11] [2]));
  CDN_flop \registers_reg[11][3] (.clk (clk), .d (Data_in[3]), .sena (n_5758), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[11] [3]));
  CDN_flop \registers_reg[11][4] (.clk (clk), .d (Data_in[4]), .sena (n_5758), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[11] [4]));
  CDN_flop \registers_reg[11][5] (.clk (clk), .d (Data_in[5]), .sena (n_5758), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[11] [5]));
  CDN_flop \registers_reg[11][6] (.clk (clk), .d (Data_in[6]), .sena (n_5758), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[11] [6]));
  CDN_flop \registers_reg[11][7] (.clk (clk), .d (Data_in[7]), .sena (n_5758), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[11] [7]));
  CDN_flop \registers_reg[12][0] (.clk (clk), .d (Data_in[0]), .sena (n_5753), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[12] [0]));
  CDN_flop \registers_reg[12][1] (.clk (clk), .d (Data_in[1]), .sena (n_5753), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[12] [1]));
  CDN_flop \registers_reg[12][2] (.clk (clk), .d (Data_in[2]), .sena (n_5753), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[12] [2]));
  CDN_flop \registers_reg[12][3] (.clk (clk), .d (Data_in[3]), .sena (n_5753), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[12] [3]));
  CDN_flop \registers_reg[12][4] (.clk (clk), .d (Data_in[4]), .sena (n_5753), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[12] [4]));
  CDN_flop \registers_reg[12][5] (.clk (clk), .d (Data_in[5]), .sena (n_5753), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[12] [5]));
  CDN_flop \registers_reg[12][6] (.clk (clk), .d (Data_in[6]), .sena (n_5753), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[12] [6]));
  CDN_flop \registers_reg[12][7] (.clk (clk), .d (Data_in[7]), .sena (n_5753), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[12] [7]));
  CDN_flop \registers_reg[13][0] (.clk (clk), .d (Data_in[0]), .sena (n_5769), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[13] [0]));
  CDN_flop \registers_reg[13][1] (.clk (clk), .d (Data_in[1]), .sena (n_5769), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[13] [1]));
  CDN_flop \registers_reg[13][2] (.clk (clk), .d (Data_in[2]), .sena (n_5769), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[13] [2]));
  CDN_flop \registers_reg[13][3] (.clk (clk), .d (Data_in[3]), .sena (n_5769), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[13] [3]));
  CDN_flop \registers_reg[13][4] (.clk (clk), .d (Data_in[4]), .sena (n_5769), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[13] [4]));
  CDN_flop \registers_reg[13][5] (.clk (clk), .d (Data_in[5]), .sena (n_5769), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[13] [5]));
  CDN_flop \registers_reg[13][6] (.clk (clk), .d (Data_in[6]), .sena (n_5769), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[13] [6]));
  CDN_flop \registers_reg[13][7] (.clk (clk), .d (Data_in[7]), .sena (n_5769), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[13] [7]));
  CDN_flop \registers_reg[14][0] (.clk (clk), .d (Data_in[0]), .sena (n_5752), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[14] [0]));
  CDN_flop \registers_reg[14][1] (.clk (clk), .d (Data_in[1]), .sena (n_5752), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[14] [1]));
  CDN_flop \registers_reg[14][2] (.clk (clk), .d (Data_in[2]), .sena (n_5752), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[14] [2]));
  CDN_flop \registers_reg[14][3] (.clk (clk), .d (Data_in[3]), .sena (n_5752), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[14] [3]));
  CDN_flop \registers_reg[14][4] (.clk (clk), .d (Data_in[4]), .sena (n_5752), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[14] [4]));
  CDN_flop \registers_reg[14][5] (.clk (clk), .d (Data_in[5]), .sena (n_5752), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[14] [5]));
  CDN_flop \registers_reg[14][6] (.clk (clk), .d (Data_in[6]), .sena (n_5752), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[14] [6]));
  CDN_flop \registers_reg[14][7] (.clk (clk), .d (Data_in[7]), .sena (n_5752), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[14] [7]));
  CDN_flop \registers_reg[15][0] (.clk (clk), .d (Data_in[0]), .sena (n_5767), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[15] [0]));
  CDN_flop \registers_reg[15][1] (.clk (clk), .d (Data_in[1]), .sena (n_5767), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[15] [1]));
  CDN_flop \registers_reg[15][2] (.clk (clk), .d (Data_in[2]), .sena (n_5767), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[15] [2]));
  CDN_flop \registers_reg[15][3] (.clk (clk), .d (Data_in[3]), .sena (n_5767), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[15] [3]));
  CDN_flop \registers_reg[15][4] (.clk (clk), .d (Data_in[4]), .sena (n_5767), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[15] [4]));
  CDN_flop \registers_reg[15][5] (.clk (clk), .d (Data_in[5]), .sena (n_5767), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[15] [5]));
  CDN_flop \registers_reg[15][6] (.clk (clk), .d (Data_in[6]), .sena (n_5767), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[15] [6]));
  CDN_flop \registers_reg[15][7] (.clk (clk), .d (Data_in[7]), .sena (n_5767), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[15] [7]));
  CDN_flop \registers_reg[16][0] (.clk (clk), .d (Data_in[0]), .sena (n_5750), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[16] [0]));
  CDN_flop \registers_reg[16][1] (.clk (clk), .d (Data_in[1]), .sena (n_5750), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[16] [1]));
  CDN_flop \registers_reg[16][2] (.clk (clk), .d (Data_in[2]), .sena (n_5750), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[16] [2]));
  CDN_flop \registers_reg[16][3] (.clk (clk), .d (Data_in[3]), .sena (n_5750), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[16] [3]));
  CDN_flop \registers_reg[16][4] (.clk (clk), .d (Data_in[4]), .sena (n_5750), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[16] [4]));
  CDN_flop \registers_reg[16][5] (.clk (clk), .d (Data_in[5]), .sena (n_5750), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[16] [5]));
  CDN_flop \registers_reg[16][6] (.clk (clk), .d (Data_in[6]), .sena (n_5750), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[16] [6]));
  CDN_flop \registers_reg[16][7] (.clk (clk), .d (Data_in[7]), .sena (n_5750), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[16] [7]));
  CDN_flop \registers_reg[17][0] (.clk (clk), .d (Data_in[0]), .sena (n_5779), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[17] [0]));
  CDN_flop \registers_reg[17][1] (.clk (clk), .d (Data_in[1]), .sena (n_5779), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[17] [1]));
  CDN_flop \registers_reg[17][2] (.clk (clk), .d (Data_in[2]), .sena (n_5779), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[17] [2]));
  CDN_flop \registers_reg[17][3] (.clk (clk), .d (Data_in[3]), .sena (n_5779), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[17] [3]));
  CDN_flop \registers_reg[17][4] (.clk (clk), .d (Data_in[4]), .sena (n_5779), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[17] [4]));
  CDN_flop \registers_reg[17][5] (.clk (clk), .d (Data_in[5]), .sena (n_5779), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[17] [5]));
  CDN_flop \registers_reg[17][6] (.clk (clk), .d (Data_in[6]), .sena (n_5779), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[17] [6]));
  CDN_flop \registers_reg[17][7] (.clk (clk), .d (Data_in[7]), .sena (n_5779), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[17] [7]));
  CDN_flop \registers_reg[18][0] (.clk (clk), .d (Data_in[0]), .sena (n_5759), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[18] [0]));
  CDN_flop \registers_reg[18][1] (.clk (clk), .d (Data_in[1]), .sena (n_5759), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[18] [1]));
  CDN_flop \registers_reg[18][2] (.clk (clk), .d (Data_in[2]), .sena (n_5759), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[18] [2]));
  CDN_flop \registers_reg[18][3] (.clk (clk), .d (Data_in[3]), .sena (n_5759), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[18] [3]));
  CDN_flop \registers_reg[18][4] (.clk (clk), .d (Data_in[4]), .sena (n_5759), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[18] [4]));
  CDN_flop \registers_reg[18][5] (.clk (clk), .d (Data_in[5]), .sena (n_5759), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[18] [5]));
  CDN_flop \registers_reg[18][6] (.clk (clk), .d (Data_in[6]), .sena (n_5759), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[18] [6]));
  CDN_flop \registers_reg[18][7] (.clk (clk), .d (Data_in[7]), .sena (n_5759), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[18] [7]));
  CDN_flop \registers_reg[19][0] (.clk (clk), .d (Data_in[0]), .sena (n_5765), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[19] [0]));
  CDN_flop \registers_reg[19][1] (.clk (clk), .d (Data_in[1]), .sena (n_5765), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[19] [1]));
  CDN_flop \registers_reg[19][2] (.clk (clk), .d (Data_in[2]), .sena (n_5765), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[19] [2]));
  CDN_flop \registers_reg[19][3] (.clk (clk), .d (Data_in[3]), .sena (n_5765), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[19] [3]));
  CDN_flop \registers_reg[19][4] (.clk (clk), .d (Data_in[4]), .sena (n_5765), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[19] [4]));
  CDN_flop \registers_reg[19][5] (.clk (clk), .d (Data_in[5]), .sena (n_5765), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[19] [5]));
  CDN_flop \registers_reg[19][6] (.clk (clk), .d (Data_in[6]), .sena (n_5765), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[19] [6]));
  CDN_flop \registers_reg[19][7] (.clk (clk), .d (Data_in[7]), .sena (n_5765), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[19] [7]));
  CDN_flop \registers_reg[20][0] (.clk (clk), .d (Data_in[0]), .sena (n_5777), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[20] [0]));
  CDN_flop \registers_reg[20][1] (.clk (clk), .d (Data_in[1]), .sena (n_5777), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[20] [1]));
  CDN_flop \registers_reg[20][2] (.clk (clk), .d (Data_in[2]), .sena (n_5777), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[20] [2]));
  CDN_flop \registers_reg[20][3] (.clk (clk), .d (Data_in[3]), .sena (n_5777), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[20] [3]));
  CDN_flop \registers_reg[20][4] (.clk (clk), .d (Data_in[4]), .sena (n_5777), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[20] [4]));
  CDN_flop \registers_reg[20][5] (.clk (clk), .d (Data_in[5]), .sena (n_5777), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[20] [5]));
  CDN_flop \registers_reg[20][6] (.clk (clk), .d (Data_in[6]), .sena (n_5777), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[20] [6]));
  CDN_flop \registers_reg[20][7] (.clk (clk), .d (Data_in[7]), .sena (n_5777), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[20] [7]));
  CDN_flop \registers_reg[21][0] (.clk (clk), .d (Data_in[0]), .sena (n_5747), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[21] [0]));
  CDN_flop \registers_reg[21][1] (.clk (clk), .d (Data_in[1]), .sena (n_5747), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[21] [1]));
  CDN_flop \registers_reg[21][2] (.clk (clk), .d (Data_in[2]), .sena (n_5747), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[21] [2]));
  CDN_flop \registers_reg[21][3] (.clk (clk), .d (Data_in[3]), .sena (n_5747), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[21] [3]));
  CDN_flop \registers_reg[21][4] (.clk (clk), .d (Data_in[4]), .sena (n_5747), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[21] [4]));
  CDN_flop \registers_reg[21][5] (.clk (clk), .d (Data_in[5]), .sena (n_5747), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[21] [5]));
  CDN_flop \registers_reg[21][6] (.clk (clk), .d (Data_in[6]), .sena (n_5747), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[21] [6]));
  CDN_flop \registers_reg[21][7] (.clk (clk), .d (Data_in[7]), .sena (n_5747), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[21] [7]));
  CDN_flop \registers_reg[22][0] (.clk (clk), .d (Data_in[0]), .sena (n_5756), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[22] [0]));
  CDN_flop \registers_reg[22][1] (.clk (clk), .d (Data_in[1]), .sena (n_5756), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[22] [1]));
  CDN_flop \registers_reg[22][2] (.clk (clk), .d (Data_in[2]), .sena (n_5756), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[22] [2]));
  CDN_flop \registers_reg[22][3] (.clk (clk), .d (Data_in[3]), .sena (n_5756), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[22] [3]));
  CDN_flop \registers_reg[22][4] (.clk (clk), .d (Data_in[4]), .sena (n_5756), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[22] [4]));
  CDN_flop \registers_reg[22][5] (.clk (clk), .d (Data_in[5]), .sena (n_5756), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[22] [5]));
  CDN_flop \registers_reg[22][6] (.clk (clk), .d (Data_in[6]), .sena (n_5756), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[22] [6]));
  CDN_flop \registers_reg[22][7] (.clk (clk), .d (Data_in[7]), .sena (n_5756), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[22] [7]));
  CDN_flop \registers_reg[23][0] (.clk (clk), .d (Data_in[0]), .sena (n_5774), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[23] [0]));
  CDN_flop \registers_reg[23][1] (.clk (clk), .d (Data_in[1]), .sena (n_5774), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[23] [1]));
  CDN_flop \registers_reg[23][2] (.clk (clk), .d (Data_in[2]), .sena (n_5774), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[23] [2]));
  CDN_flop \registers_reg[23][3] (.clk (clk), .d (Data_in[3]), .sena (n_5774), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[23] [3]));
  CDN_flop \registers_reg[23][4] (.clk (clk), .d (Data_in[4]), .sena (n_5774), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[23] [4]));
  CDN_flop \registers_reg[23][5] (.clk (clk), .d (Data_in[5]), .sena (n_5774), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[23] [5]));
  CDN_flop \registers_reg[23][6] (.clk (clk), .d (Data_in[6]), .sena (n_5774), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[23] [6]));
  CDN_flop \registers_reg[23][7] (.clk (clk), .d (Data_in[7]), .sena (n_5774), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[23] [7]));
  CDN_flop \registers_reg[24][0] (.clk (clk), .d (Data_in[0]), .sena (n_5761), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[24] [0]));
  CDN_flop \registers_reg[24][1] (.clk (clk), .d (Data_in[1]), .sena (n_5761), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[24] [1]));
  CDN_flop \registers_reg[24][2] (.clk (clk), .d (Data_in[2]), .sena (n_5761), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[24] [2]));
  CDN_flop \registers_reg[24][3] (.clk (clk), .d (Data_in[3]), .sena (n_5761), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[24] [3]));
  CDN_flop \registers_reg[24][4] (.clk (clk), .d (Data_in[4]), .sena (n_5761), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[24] [4]));
  CDN_flop \registers_reg[24][5] (.clk (clk), .d (Data_in[5]), .sena (n_5761), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[24] [5]));
  CDN_flop \registers_reg[24][6] (.clk (clk), .d (Data_in[6]), .sena (n_5761), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[24] [6]));
  CDN_flop \registers_reg[24][7] (.clk (clk), .d (Data_in[7]), .sena (n_5761), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[24] [7]));
  CDN_flop \registers_reg[25][0] (.clk (clk), .d (Data_in[0]), .sena (n_5764), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[25] [0]));
  CDN_flop \registers_reg[25][1] (.clk (clk), .d (Data_in[1]), .sena (n_5764), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[25] [1]));
  CDN_flop \registers_reg[25][2] (.clk (clk), .d (Data_in[2]), .sena (n_5764), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[25] [2]));
  CDN_flop \registers_reg[25][3] (.clk (clk), .d (Data_in[3]), .sena (n_5764), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[25] [3]));
  CDN_flop \registers_reg[25][4] (.clk (clk), .d (Data_in[4]), .sena (n_5764), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[25] [4]));
  CDN_flop \registers_reg[25][5] (.clk (clk), .d (Data_in[5]), .sena (n_5764), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[25] [5]));
  CDN_flop \registers_reg[25][6] (.clk (clk), .d (Data_in[6]), .sena (n_5764), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[25] [6]));
  CDN_flop \registers_reg[25][7] (.clk (clk), .d (Data_in[7]), .sena (n_5764), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[25] [7]));
  CDN_flop \registers_reg[26][0] (.clk (clk), .d (Data_in[0]), .sena (n_5760), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[26] [0]));
  CDN_flop \registers_reg[26][1] (.clk (clk), .d (Data_in[1]), .sena (n_5760), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[26] [1]));
  CDN_flop \registers_reg[26][2] (.clk (clk), .d (Data_in[2]), .sena (n_5760), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[26] [2]));
  CDN_flop \registers_reg[26][3] (.clk (clk), .d (Data_in[3]), .sena (n_5760), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[26] [3]));
  CDN_flop \registers_reg[26][4] (.clk (clk), .d (Data_in[4]), .sena (n_5760), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[26] [4]));
  CDN_flop \registers_reg[26][5] (.clk (clk), .d (Data_in[5]), .sena (n_5760), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[26] [5]));
  CDN_flop \registers_reg[26][6] (.clk (clk), .d (Data_in[6]), .sena (n_5760), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[26] [6]));
  CDN_flop \registers_reg[26][7] (.clk (clk), .d (Data_in[7]), .sena (n_5760), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[26] [7]));
  CDN_flop \registers_reg[27][0] (.clk (clk), .d (Data_in[0]), .sena (n_5763), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[27] [0]));
  CDN_flop \registers_reg[27][1] (.clk (clk), .d (Data_in[1]), .sena (n_5763), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[27] [1]));
  CDN_flop \registers_reg[27][2] (.clk (clk), .d (Data_in[2]), .sena (n_5763), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[27] [2]));
  CDN_flop \registers_reg[27][3] (.clk (clk), .d (Data_in[3]), .sena (n_5763), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[27] [3]));
  CDN_flop \registers_reg[27][4] (.clk (clk), .d (Data_in[4]), .sena (n_5763), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[27] [4]));
  CDN_flop \registers_reg[27][5] (.clk (clk), .d (Data_in[5]), .sena (n_5763), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[27] [5]));
  CDN_flop \registers_reg[27][6] (.clk (clk), .d (Data_in[6]), .sena (n_5763), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[27] [6]));
  CDN_flop \registers_reg[27][7] (.clk (clk), .d (Data_in[7]), .sena (n_5763), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[27] [7]));
  CDN_flop \registers_reg[28][0] (.clk (clk), .d (Data_in[0]), .sena (n_5755), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[28] [0]));
  CDN_flop \registers_reg[28][1] (.clk (clk), .d (Data_in[1]), .sena (n_5755), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[28] [1]));
  CDN_flop \registers_reg[28][2] (.clk (clk), .d (Data_in[2]), .sena (n_5755), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[28] [2]));
  CDN_flop \registers_reg[28][3] (.clk (clk), .d (Data_in[3]), .sena (n_5755), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[28] [3]));
  CDN_flop \registers_reg[28][4] (.clk (clk), .d (Data_in[4]), .sena (n_5755), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[28] [4]));
  CDN_flop \registers_reg[28][5] (.clk (clk), .d (Data_in[5]), .sena (n_5755), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[28] [5]));
  CDN_flop \registers_reg[28][6] (.clk (clk), .d (Data_in[6]), .sena (n_5755), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[28] [6]));
  CDN_flop \registers_reg[28][7] (.clk (clk), .d (Data_in[7]), .sena (n_5755), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[28] [7]));
  CDN_flop \registers_reg[29][0] (.clk (clk), .d (Data_in[0]), .sena (n_5772), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[29] [0]));
  CDN_flop \registers_reg[29][1] (.clk (clk), .d (Data_in[1]), .sena (n_5772), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[29] [1]));
  CDN_flop \registers_reg[29][2] (.clk (clk), .d (Data_in[2]), .sena (n_5772), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[29] [2]));
  CDN_flop \registers_reg[29][3] (.clk (clk), .d (Data_in[3]), .sena (n_5772), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[29] [3]));
  CDN_flop \registers_reg[29][4] (.clk (clk), .d (Data_in[4]), .sena (n_5772), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[29] [4]));
  CDN_flop \registers_reg[29][5] (.clk (clk), .d (Data_in[5]), .sena (n_5772), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[29] [5]));
  CDN_flop \registers_reg[29][6] (.clk (clk), .d (Data_in[6]), .sena (n_5772), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[29] [6]));
  CDN_flop \registers_reg[29][7] (.clk (clk), .d (Data_in[7]), .sena (n_5772), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[29] [7]));
  CDN_flop \registers_reg[30][0] (.clk (clk), .d (Data_in[0]), .sena (n_5757), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[30] [0]));
  CDN_flop \registers_reg[30][1] (.clk (clk), .d (Data_in[1]), .sena (n_5757), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[30] [1]));
  CDN_flop \registers_reg[30][2] (.clk (clk), .d (Data_in[2]), .sena (n_5757), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[30] [2]));
  CDN_flop \registers_reg[30][3] (.clk (clk), .d (Data_in[3]), .sena (n_5757), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[30] [3]));
  CDN_flop \registers_reg[30][4] (.clk (clk), .d (Data_in[4]), .sena (n_5757), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[30] [4]));
  CDN_flop \registers_reg[30][5] (.clk (clk), .d (Data_in[5]), .sena (n_5757), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[30] [5]));
  CDN_flop \registers_reg[30][6] (.clk (clk), .d (Data_in[6]), .sena (n_5757), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[30] [6]));
  CDN_flop \registers_reg[30][7] (.clk (clk), .d (Data_in[7]), .sena (n_5757), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[30] [7]));
  CDN_flop \registers_reg[31][0] (.clk (clk), .d (Data_in[0]), .sena (n_5775), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[31] [0]));
  CDN_flop \registers_reg[31][1] (.clk (clk), .d (Data_in[1]), .sena (n_5775), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[31] [1]));
  CDN_flop \registers_reg[31][2] (.clk (clk), .d (Data_in[2]), .sena (n_5775), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[31] [2]));
  CDN_flop \registers_reg[31][3] (.clk (clk), .d (Data_in[3]), .sena (n_5775), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[31] [3]));
  CDN_flop \registers_reg[31][4] (.clk (clk), .d (Data_in[4]), .sena (n_5775), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[31] [4]));
  CDN_flop \registers_reg[31][5] (.clk (clk), .d (Data_in[5]), .sena (n_5775), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[31] [5]));
  CDN_flop \registers_reg[31][6] (.clk (clk), .d (Data_in[6]), .sena (n_5775), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[31] [6]));
  CDN_flop \registers_reg[31][7] (.clk (clk), .d (Data_in[7]), .sena (n_5775), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[31] [7]));
  CDN_flop \registers_reg[32][0] (.clk (clk), .d (Data_in[0]), .sena (n_5771), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[32] [0]));
  CDN_flop \registers_reg[32][1] (.clk (clk), .d (Data_in[1]), .sena (n_5771), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[32] [1]));
  CDN_flop \registers_reg[32][2] (.clk (clk), .d (Data_in[2]), .sena (n_5771), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[32] [2]));
  CDN_flop \registers_reg[32][3] (.clk (clk), .d (Data_in[3]), .sena (n_5771), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[32] [3]));
  CDN_flop \registers_reg[32][4] (.clk (clk), .d (Data_in[4]), .sena (n_5771), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[32] [4]));
  CDN_flop \registers_reg[32][5] (.clk (clk), .d (Data_in[5]), .sena (n_5771), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[32] [5]));
  CDN_flop \registers_reg[32][6] (.clk (clk), .d (Data_in[6]), .sena (n_5771), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[32] [6]));
  CDN_flop \registers_reg[32][7] (.clk (clk), .d (Data_in[7]), .sena (n_5771), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[32] [7]));
  CDN_flop \registers_reg[33][0] (.clk (clk), .d (Data_in[0]), .sena (n_5768), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[33] [0]));
  CDN_flop \registers_reg[33][1] (.clk (clk), .d (Data_in[1]), .sena (n_5768), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[33] [1]));
  CDN_flop \registers_reg[33][2] (.clk (clk), .d (Data_in[2]), .sena (n_5768), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[33] [2]));
  CDN_flop \registers_reg[33][3] (.clk (clk), .d (Data_in[3]), .sena (n_5768), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[33] [3]));
  CDN_flop \registers_reg[33][4] (.clk (clk), .d (Data_in[4]), .sena (n_5768), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[33] [4]));
  CDN_flop \registers_reg[33][5] (.clk (clk), .d (Data_in[5]), .sena (n_5768), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[33] [5]));
  CDN_flop \registers_reg[33][6] (.clk (clk), .d (Data_in[6]), .sena (n_5768), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[33] [6]));
  CDN_flop \registers_reg[33][7] (.clk (clk), .d (Data_in[7]), .sena (n_5768), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[33] [7]));
  CDN_flop \registers_reg[34][0] (.clk (clk), .d (Data_in[0]), .sena (n_5773), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[34] [0]));
  CDN_flop \registers_reg[34][1] (.clk (clk), .d (Data_in[1]), .sena (n_5773), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[34] [1]));
  CDN_flop \registers_reg[34][2] (.clk (clk), .d (Data_in[2]), .sena (n_5773), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[34] [2]));
  CDN_flop \registers_reg[34][3] (.clk (clk), .d (Data_in[3]), .sena (n_5773), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[34] [3]));
  CDN_flop \registers_reg[34][4] (.clk (clk), .d (Data_in[4]), .sena (n_5773), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[34] [4]));
  CDN_flop \registers_reg[34][5] (.clk (clk), .d (Data_in[5]), .sena (n_5773), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[34] [5]));
  CDN_flop \registers_reg[34][6] (.clk (clk), .d (Data_in[6]), .sena (n_5773), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[34] [6]));
  CDN_flop \registers_reg[34][7] (.clk (clk), .d (Data_in[7]), .sena (n_5773), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[34] [7]));
  CDN_flop \registers_reg[35][0] (.clk (clk), .d (Data_in[0]), .sena (n_5766), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[35] [0]));
  CDN_flop \registers_reg[35][1] (.clk (clk), .d (Data_in[1]), .sena (n_5766), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[35] [1]));
  CDN_flop \registers_reg[35][2] (.clk (clk), .d (Data_in[2]), .sena (n_5766), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[35] [2]));
  CDN_flop \registers_reg[35][3] (.clk (clk), .d (Data_in[3]), .sena (n_5766), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[35] [3]));
  CDN_flop \registers_reg[35][4] (.clk (clk), .d (Data_in[4]), .sena (n_5766), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[35] [4]));
  CDN_flop \registers_reg[35][5] (.clk (clk), .d (Data_in[5]), .sena (n_5766), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[35] [5]));
  CDN_flop \registers_reg[35][6] (.clk (clk), .d (Data_in[6]), .sena (n_5766), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[35] [6]));
  CDN_flop \registers_reg[35][7] (.clk (clk), .d (Data_in[7]), .sena (n_5766), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[35] [7]));
  CDN_flop \registers_reg[36][0] (.clk (clk), .d (Data_in[0]), .sena (n_5746), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[36] [0]));
  CDN_flop \registers_reg[36][1] (.clk (clk), .d (Data_in[1]), .sena (n_5746), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[36] [1]));
  CDN_flop \registers_reg[36][2] (.clk (clk), .d (Data_in[2]), .sena (n_5746), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[36] [2]));
  CDN_flop \registers_reg[36][3] (.clk (clk), .d (Data_in[3]), .sena (n_5746), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[36] [3]));
  CDN_flop \registers_reg[36][4] (.clk (clk), .d (Data_in[4]), .sena (n_5746), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[36] [4]));
  CDN_flop \registers_reg[36][5] (.clk (clk), .d (Data_in[5]), .sena (n_5746), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[36] [5]));
  CDN_flop \registers_reg[36][6] (.clk (clk), .d (Data_in[6]), .sena (n_5746), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[36] [6]));
  CDN_flop \registers_reg[36][7] (.clk (clk), .d (Data_in[7]), .sena (n_5746), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (\registers[36] [7]));
  CDN_flop rw_en_reg(.clk (n_5065), .d (n_5745), .sena (1'b1), .aclr (n_5064), .apre (1'b0), .srl (1'b0), .srd (1'b0), .q (rw_en));
endmodule

module I2CAndMemory(clk, rst_n, SCL, SDA, A_0, A_1, A_2, \ADC_in[2] , \ADC_in[1] , \ADC_in[0] , \DAC_out[30] , \DAC_out[29] , \DAC_out[28] , \DAC_out[27] , \DAC_out[26] , \DAC_out[25] , \DAC_out[24] , \DAC_out[23] , \DAC_out[22] , \DAC_out[21] , \DAC_out[20] , \DAC_out[19] , \DAC_out[18] , \DAC_out[17] , \DAC_out[16] , \DAC_out[15] , \DAC_out[14] , \DAC_out[13] , \DAC_out[12] , \DAC_out[11] , \DAC_out[10] , \DAC_out[9] , \DAC_out[8] , \DAC_out[7] , \DAC_out[6] , \DAC_out[5] , \DAC_out[4] , \DAC_out[3] , \DAC_out[2] , \DAC_out[1] , \DAC_out[0] , \CS_control[2] , \CS_control[1] , \CS_control[0] , \CP_reset[2] , \CP_reset[1] , \CP_reset[0] , \Timer_EN[2] , \Timer_EN[1] , \Timer_EN[0] , \Timer_FEN[2] , \Timer_FEN[1] , \Timer_FEN[0] , \Amp_EN[2] , \Amp_EN[1] , \Amp_EN[0] , se, test_mode, scan_in, scan_out);
  input clk, rst_n, SCL, A_0, A_1, A_2, se, test_mode, scan_in;
  input [7:0] \ADC_in[2] , \ADC_in[1] , \ADC_in[0] ;
  output [7:0] \DAC_out[30] , \DAC_out[29] , \DAC_out[28] , \DAC_out[27] , \DAC_out[26] , \DAC_out[25] , \DAC_out[24] , \DAC_out[23] , \DAC_out[22] , \DAC_out[21] , \DAC_out[20] , \DAC_out[19] , \DAC_out[18] , \DAC_out[17] , \DAC_out[16] , \DAC_out[15] , \DAC_out[14] , \DAC_out[13] , \DAC_out[12] , \DAC_out[11] , \DAC_out[10] , \DAC_out[9] , \DAC_out[8] , \DAC_out[7] , \DAC_out[6] , \DAC_out[5] , \DAC_out[4] , \DAC_out[3] , \DAC_out[2] , \DAC_out[1] , \DAC_out[0] ;
  output [2:0] \CS_control[2] , \CS_control[1] , \CS_control[0] ;
  output \CP_reset[2] , \CP_reset[1] , \CP_reset[0] , \Timer_EN[2] , \Timer_EN[1] , \Timer_EN[0] , \Timer_FEN[2] , \Timer_FEN[1] , \Timer_FEN[0] , \Amp_EN[2] , \Amp_EN[1] , \Amp_EN[0] , scan_out;
  inout SDA;
  wire clk, rst_n, SCL, A_0, A_1, A_2, se, test_mode, scan_in;
  wire [7:0] \ADC_in[2] , \ADC_in[1] , \ADC_in[0] ;
  wire [7:0] \DAC_out[30] , \DAC_out[29] , \DAC_out[28] , \DAC_out[27] , \DAC_out[26] , \DAC_out[25] , \DAC_out[24] , \DAC_out[23] , \DAC_out[22] , \DAC_out[21] , \DAC_out[20] , \DAC_out[19] , \DAC_out[18] , \DAC_out[17] , \DAC_out[16] , \DAC_out[15] , \DAC_out[14] , \DAC_out[13] , \DAC_out[12] , \DAC_out[11] , \DAC_out[10] , \DAC_out[9] , \DAC_out[8] , \DAC_out[7] , \DAC_out[6] , \DAC_out[5] , \DAC_out[4] , \DAC_out[3] , \DAC_out[2] , \DAC_out[1] , \DAC_out[0] ;
  wire [2:0] \CS_control[2] , \CS_control[1] , \CS_control[0] ;
  wire \CP_reset[2] , \CP_reset[1] , \CP_reset[0] , \Timer_EN[2] , \Timer_EN[1] , \Timer_EN[0] , \Timer_FEN[2] , \Timer_FEN[1] , \Timer_FEN[0] , \Amp_EN[2] , \Amp_EN[1] , \Amp_EN[0] , scan_out;
  wire SDA;
  wire [7:0] mem_to_i2c_data;
  wire [7:0] i2c_to_mem_data;
  wire [5:0] reg_addr;
  wire reg_read, reg_write;
  I2C_Slave i2c_inst(.clk (clk), .rst_n (rst_n), .SCL (SCL), .SDA (SDA), .Data_out (i2c_to_mem_data), .Data_in (mem_to_i2c_data), .Reg_addr (reg_addr), .Reg_write (reg_write), .Reg_read (reg_read), .A_0 (A_0), .A_1 (A_1), .A_2 (A_2));
  Memory mem_inst(.clk (clk), .rst_n (rst_n), .\ADC_in[2]  (\ADC_in[2] ), .\ADC_in[1]  (\ADC_in[1] ), .\ADC_in[0]  (\ADC_in[0] ), .\DAC_out[30]  (\DAC_out[30] ), .\DAC_out[29]  (\DAC_out[29] ), .\DAC_out[28]  (\DAC_out[28] ), .\DAC_out[27]  (\DAC_out[27] ), .\DAC_out[26]  (\DAC_out[26] ), .\DAC_out[25]  (\DAC_out[25] ), .\DAC_out[24]  (\DAC_out[24] ), .\DAC_out[23]  (\DAC_out[23] ), .\DAC_out[22]  (\DAC_out[22] ), .\DAC_out[21]  (\DAC_out[21] ), .\DAC_out[20]  (\DAC_out[20] ), .\DAC_out[19]  (\DAC_out[19] ), .\DAC_out[18]  (\DAC_out[18] ), .\DAC_out[17]  (\DAC_out[17] ), .\DAC_out[16]  (\DAC_out[16] ), .\DAC_out[15]  (\DAC_out[15] ), .\DAC_out[14]  (\DAC_out[14] ), .\DAC_out[13]  (\DAC_out[13] ), .\DAC_out[12]  (\DAC_out[12] ), .\DAC_out[11]  (\DAC_out[11] ), .\DAC_out[10]  (\DAC_out[10] ), .\DAC_out[9]  (\DAC_out[9] ), .\DAC_out[8]  (\DAC_out[8] ), .\DAC_out[7]  (\DAC_out[7] ), .\DAC_out[6]  (\DAC_out[6] ), .\DAC_out[5]  (\DAC_out[5] ), .\DAC_out[4]  (\DAC_out[4] ), .\DAC_out[3] 
       (\DAC_out[3] ), .\DAC_out[2]  (\DAC_out[2] ), .\DAC_out[1]  (\DAC_out[1] ), .\DAC_out[0]  (\DAC_out[0] ), .\CS_control[2]  (\CS_control[2] ), .\CS_control[1]  (\CS_control[1] ), .\CS_control[0]  (\CS_control[0] ), .\CP_reset[2]  (\CP_reset[2] ), .\CP_reset[1]  (\CP_reset[1] ), .\CP_reset[0]  (\CP_reset[0] ), .\Timer_EN[2]  (\Timer_EN[2] ), .\Timer_EN[1]  (\Timer_EN[1] ), .\Timer_EN[0]  (\Timer_EN[0] ), .\Timer_FEN[2]  (\Timer_FEN[2] ), .\Timer_FEN[1]  (\Timer_FEN[1] ), .\Timer_FEN[0]  (\Timer_FEN[0] ), .\Amp_EN[2]  (\Amp_EN[2] ), .\Amp_EN[1]  (\Amp_EN[1] ), .\Amp_EN[0]  (\Amp_EN[0] ), .Reg_addr (reg_addr), .Data_in (i2c_to_mem_data), .Reg_write (reg_write), .Reg_read (reg_read), .Data_out (mem_to_i2c_data));
endmodule

`ifdef RC_CDN_GENERIC_GATE
`else
module CDN_flop(clk, d, sena, aclr, apre, srl, srd, q);
// conformal library_module
  input clk, d, sena, aclr, apre, srl, srd;
  output q;
  wire clk, d, sena, aclr, apre, srl, srd;
  wire q;
  reg  qi;
  assign #1 q = qi;
  always 
    @(posedge clk or posedge apre or posedge aclr) 
      if (aclr) 
        qi <= 0;
      else if (apre) 
          qi <= 1;
        else if (srl) 
            qi <= srd;
          else begin
            if (sena) 
              qi <= d;
          end
  initial 
    qi <= 1'b0;
endmodule
`endif
