var pairs =
{
"schematic":{"design":1,"overview":1,"eventually":1,"editor":1,"sources":1,"represents":1,"sample":1,"five":1,"terms":1,"sample.sch":1,"symbols":1}
,"unless":{"you\u0027re":1}
,"you\u0027re":{"using":1}
,"using":{"just":1,"logic":1,"place":1,"symbol":1}
,"just":{"documentation":1}
,"documentation":{"schematics":1}
,"schematics":{"actually":1}
,"actually":{"starting":1}
,"starting":{"point":1}
,"point":{"development":1}
,"development":{"process":1}
,"process":{"goal":1}
,"goal":{"schematic":1}
,"eventually":{"used":1}
,"used":{"analyze":1}
,"analyze":{"device\u0027s":1}
,"device\u0027s":{"behavior":1}
,"behavior":{"using":1}
,"logic":{"simulation":1,"target":1}
,"simulation":{"implement":1}
,"implement":{"logic":1}
,"target":{"device":1}
,"device":{"using":1,"version":1,"families":1}
,"place":{"route":1}
,"route":{"diamond":1}
,"diamond":{"software":1,"creates":1}
,"software":{"includes":1,"symbol":1}
,"includes":{"schematic":1}
,"editor":{"creating":1,"symbol":1}
,"creating":{"editing":1}
,"editing":{"schematic":1}
,"sources":{"figure":1}
,"figure":{"below":1,"complex":1}
,"below":{"example":1}
,"example":{"schematic":1}
,"represents":{"2-bit":1,"sub-set":1}
,"2-bit":{"comparator":1}
,"comparator":{"gate":1,"schematic":1}
,"sample":{"2-bit":1}
,"above":{"schematic":1}
,"five":{"inputs":1}
,"inputs":{"labeled":1}
,"labeled":{"output":1}
,"output":{"function":1}
,"function":{"perform":1}
,"perform":{"comparison":1}
,"comparison":{"1:0":1}
,"1:0":{"1:0":1,"serving":1}
,"serving":{"carry-in":1}
,"fpga":{"design":1,"device":1,"symbol":1,"libraries":1}
,"design":{"flow":1,"fpga":1}
,"flow":{"diamond":1}
,"creates":{"structural":1}
,"structural":{"hdl":1}
,"hdl":{"model":1,"2-bit":1}
,"model":{"schematic":1,"created":1}
,"terms":{"component":1}
,"component":{"instances":1,"ageb2":1}
,"instances":{"following":1}
,"following":{"verilog":1}
,"verilog":{"vhdl":1,"hdl":1,"model":1}
,"created":{"schematic":1}
,"sample.sch":{"feb":1}
,"feb":{"2006":1,"13:43:23":1}
,"2006":{"13:44":1}
,"module":{"sample":1}
,"ageb2":{".a0":1}
,".a0":{".a1":1}
,".a1":{".b0":1}
,".b0":{".b1":1}
,".b1":{".ci":1}
,".ci":{".ge":1}
,"endmodule":{"sample":1}
,"vhdl":{"2-bit":1,"model":1}
,"13:43:23":{"2006":1}
,"library":{"ieee":1,"may":1,"lattice.lib":1,"represents":1,"elements":1}
,"entity":{"sample":1}
,"port":{"std_logic":1,"map":1}
,"end":{"sample":1,"component":1,"schematic":1}
,"architecture":{"schematic":1}
,"signal":{"gnd":1,"vcc":1}
,"gnd":{"std_logic":1}
,"vcc":{"std_logic":1}
,"depending":{"target":1}
,"version":{"software":1}
,"symbol":{"library":1,"editor":1}
,"may":{"provided":1,"create":1}
,"provided":{"may":1,"gate-level":1}
,"create":{"symbols":1}
,"symbols":{"using":1}
,"lattice.lib":{"provided":1}
,"gate-level":{"design":1}
,"families":{"fpga":1}
,"sub-set":{"library":1}
,"elements":{"documented":1}
,"documented":{"fpga":1}
,"libraries":{"reference":1}
,"reference":{"guide":1}
,"guide":{"addition":1}
,"addition":{"ipexpress":1}
,"ipexpress":{"automatically":1}
,"automatically":{"produces":1}
,"produces":{"schematic":1}
,"complex":{"schematic":1}
}
;Search.control.loadWordPairs(pairs);
