#####################################################
###                 TOP clock                     ###
#####################################################

set PERIOD_CLK_DVP_0_PAD              6.666  
set PERIOD_CLK_DVP_1_PAD              6.666  
set PERIOD_CLK_AUDIO                 10.170  
set PERIOD_CLK_PIX                    2.100  
set PERIOD_CLK_PIX_1                  2.500  
set PERIOD_CLK_PIX_2                  3.332  
set PERIOD_CLK_DSP0_667M              1.500  
set PERIOD_CLK_DSP0_500M              2.000  
set PERIOD_CLK_DSP0_400M              2.500  
set PERIOD_CLK_DSP0_333M              3.002 
set PERIOD_CLK_DSP0_333M_1            2.800 ;# FOR HEVC 357MHz 
set PERIOD_CLK_DSP0_250M              4.000  
set PERIOD_CLK_DSP0_200M              5.000  
set PERIOD_CLK_DSP0_125M              8.000  
set PERIOD_CLK_DSP0_100M             10.000  
set PERIOD_CLK_DSP1_600M              2.000 
set PERIOD_CLK_DSP1_450M              2.666  
set PERIOD_CLK_DSP1_360M              3.332  
set PERIOD_CLK_DSP2_600M_VAR          2.222 
set PERIOD_CLK_DSP2_600M_VAR_1        2.100 
set PERIOD_CLK_EMMC                   5.000  
set PERIOD_CLK_EMMC_DRV               5.000  
set PERIOD_CLK_EMMC_SAMPLE            5.000  
set PERIOD_CLK_SDC                    5.000  
set PERIOD_CLK_SDC_DRV                5.000  
set PERIOD_CLK_SDC_SAMPLE             5.000  
set PERIOD_CLK_PCIE_100M             10.000  
set PERIOD_CLK_ADCPLL_300M            3.332  
set PERIOD_CLK_ADCPLL_300M_1          2.856  
set PERIOD_CLK_ADCPLL_150M            6.666  
set PERIOD_CLK_ADCPLL_60M            16.666  
set PERIOD_CLK_ADCPLL_50M            20.000  
set PERIOD_CLK_ADCPLL_25M            40.000  
set PERIOD_CLK_ADCPLL_24M            41.666  
set PERIOD_CLK_ADCPLL_12M            83.332  
set PERIOD_CLK_OSC_32K            31250.000  
set PERIOD_CLK_OSC_20M               50.000  
set PERIOD_CLK_JTAG_100M             50.000
set PERIOD_CK_200M_DAC_09             5.000
set PERIOD_IADC_CLK_OUT_A            10.000
### CEVA ###
set PERIOD_ceva_clk_pll               1.530
set PERIOD_clk_ceva                   1.530
### for IO interface balance ###
set UNCER_VSI                         0.000
set IO_SKEW_ART                       0.200 
set IO_SKEW                           0.000 
### m7p ##
set CP_CLK_I2S                       10.000
### pll ###
set pll0_clk_period                   4.000;    # 250MHz
### eth virtul clock ###
set PERIOD_ETH                        8.000
### typec virtul clock ###
set VIRT_CLK_IN_PERIOD               19.990
set VIRT_CLK_IN_HIGH_PERIOD     [expr $VIRT_CLK_IN_PERIOD * 0.5]
### NOC clock latency  ###
set PERIOD_latency_CLK_NOC_CORE       0
set PERIOD_latency_CLK_NOC_ISP        0
set PERIOD_latency_CLK_NOC_M7_AHB     0
set PERIOD_latency_CLK_CFG_250        0
set PERIOD_latency_CLK_NOC_BB         0
set PERIOD_latency_CLK_CFG_150_G0     0
set PERIOD_latency_CLK_CFG_150_G1     0
set PERIOD_latency_CLK_CFG_150_G2     0
set PERIOD_latency_CLK_CFG_150_G3     0
set PERIOD_latency_CLK_CFG_150_G4     0
set PERIOD_latency_CLK_CFG_150_G5     0
set PERIOD_latency_CLK_CFG_150_G6     0
set PERIOD_latency_CLK_CFG_150_G7     0
set PERIOD_latency_CLK_CFG_100        0
set PERIOD_latency_CLK_20M_NOC        0
set PERIOD_latency_CLK_CFG_125        0
set PERIOD_latency_CLK_NOC_M7_CORE    0
set PERIOD_latency_CLK_AXI_500_G0     0
set PERIOD_latency_CLK_AXI_500_G1     0
set PERIOD_latency_CLK_AXI_500_G2     0
set PERIOD_latency_CLK_AXI_500_G3     0
set PERIOD_latency_CLK_AXI_500_G4     0
set PERIOD_latency_CLK_CFG_150_G8     0
set PERIOD_latency_CLK_PHY_USB30      0
set PERIOD_latency_ceva_clk_pll       0
set PERIOD_latency_clk_ceva           0
### ddr pll latency ###
set ddr_pll_clk_latency               0
set PERIOD_latency_TEST_CLK_JTAG_100M 0
### rgmi clock latency ######
set latency_CLK_CORE_GMAC             0
set latency_rgmii_rx_clk_i            0
set latency_gmii_tx_clk_i             0
set latency_tx_clock                  0
### SD clock latency  #####
set latency_CLK_SD_200                0
### pcie  setting ###
set pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/phy/ref_output_clk_latency 0
set pcie_iip_device_inst_pipe1_pclk_gen2_latency                                0   
set pcie_iip_device_inst_pipe0_pclk_gen2_latency                                0   
set pcie_iip_device_inst_mpll1_dword_clk_glue_latency                           0   
set pcie_iip_device_inst_mpll0_dword_clk_glue_latency                           0   
set pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/phy/rx1_clk_latency        0   
set pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/phy/rx0_clk_latency        0   
set pcie_iip_device_inst_core_clk_latency                                       0   
set pcie_iip_device_inst_mstr_aclk_latency                                      0   
set pcie_iip_device_inst_aux_clk_g_latency                                      0   
set pcie_iip_device_inst_aux_clk_latency                                        0   
set pcie_iip_device_inst_slv_aclk_ug_latency                                    0   
set pcie_iip_device_inst_slv_aclk_latency                                       0   
set pcie_iip_device_inst_dbi_aclk_latency                                       0   
set pcie_iip_device_inst_dbi_aclk_ug_latency                                    0 
### typec setting ###
set ref_clk_period                                               41.666   ; # 24MHz
set psm_clk_period                                               10.000   ; # 100MHz
set pll0_clk_period                                              4.000    ; # 250MHz
set pll1_clk_period                                              1.852    ; # 540MHz
set VIRT_CLK_IN_PERIOD                                           19.990   ;
set VIRT_CLK_IN_HIGH_PERIOD  [expr $VIRT_CLK_IN_PERIOD * 0.5]
set spdif_cdr_mclk_in_period                                     40.000   ; # 25MHz
### mipi setting ###
set rxclkesc_period      100.000
set txddrclkhs_period    0.666
set txbyteclkhs_period   5.328
set txbyteclksrc_period  5.328
set hsrxclkdig_period    1.333  
### usb setting ###
set usb3_top_inst/phy/hspx1_div8clk_latency             0
set usb3_top_inst/phy/hspx1_div10clk_latency            0
set usb3_top_inst/phy/hspx1_div40clk_latency            0
set usb3_top_inst/phy/sspx1_mpll_ana_word_clk_latency   0
set usb3_top_inst/phy/sspx1_mpll_ana_dword_clk_latency  0
set usb3_top_inst/phy/sspx1_mpll_ana_qword_clk_latency  0
set usb3_top_inst/phy/sspx1_mpll_ana_refssc_clk_latency 0
set usb3_top_inst/phy/sspx1_rx0_ana_word_clk_latency    0
set usb3_top_inst/phy/sspx1_rx0_out_clk_latency         0
set usb3_top_inst/phy/RX0CLK_latency                    0
set usb3_top_inst_mpll_word_clk_latency                 0
set usb3_top_inst_phy_ref_clk_latency                   0
set usb3_top_inst_rx0_clk_latency                       0
set usb3_top_inst/phy/MPLLWORDCLK_latency               0
set usb3_top_inst/phy/MPLLDWORDCLK_latency              0
set usb3_top_inst/phy/MPLLQWORDCLK_latency              0
set usb3_top_inst/phy/REFOUTPUTCLK_latency              0
set usb3_top_inst/phy/pll_480m_clk_in_latency           0
set usb3_top_inst_PHYCLOCK0_latency                     0
set usb3_top_inst_FREECLK_latency                       0
set usb3_top_inst_CLK480M_latency                       0
set usb3_top_inst_CLK48MOHCI_latency                    0
set usb3_top_inst_CLK12MOHCI_latency                    0
set usb3_top_inst_bus_clk_early_latency                 0
set usb3_top_inst_pipe3_rx_pclk_0_latency               0
set usb3_top_inst_pipe3_tx_pclk_0_latency               0
set usb3_top_inst_suspend_clk_latency                   0
set usb3_top_inst_utmi_clk_0_latency                    0
# set phy hierarchy



## Sub block hierachical path ###
set bb_inst_hier                      sirius_asic_top_baseband_inst
set isp_inst_hier                     luxury_isp_top_inst
set hevc_inst_hier                    hevc_top_inst
set sub1_inst_hier                    sirius_sub_1_inst
set sub2_inst_hier                    sirius_sub_2_inst
set sub3_inst_hier                    sirius_sub_3_inst
set sub4_inst_hier                    sirius_sub_4_inst
set ca7_inst_hier                     sirius_sub_ca7_inst
set ceva_inst_hier                    sirius_sub_ceva_inst
set ddr_inst_hier                     DDR_TOP_inst
set USBPHY_INST cdn_typec_subsystem_top_inst/u_cdnsusbss_drd_ips/u_cdnsusbss_drd_phy/u_sdtc01cay_t28hpc_4t2r_vf180_6020
set phy_path ${sub1_inst_hier}/usb3_top_inst/U_usb3_ssphy/usb3_pipe
set phy $phy_path/phy
set pcs $phy_path/pcs
set ctrl_path ${sub1_inst_hier}/usb3_top_inst/usb3_controller
set U_DWC_usb3_clk $ctrl_path/U_DWC_usb3_clk
set U_DWC_usb3_noclkrst $ctrl_path/U_DWC_usb3_noclkrst


## virtual clock ###
create_clock -name vir_CLK_NOC_M7_AHB     -period $PERIOD_CLK_ADCPLL_300M -waveform [list 0 [expr $PERIOD_CLK_ADCPLL_300M/2   ]]
create_clock -name vir_CLK_NOC_BB         -period $PERIOD_CLK_DSP0_200M   -waveform [list 0 [expr $PERIOD_CLK_DSP0_200M/2     ]]
create_clock -name vir_CLK_CFG_250        -period $PERIOD_CLK_DSP0_250M   -waveform [list 0 [expr $PERIOD_CLK_DSP0_250M/2     ]]
create_clock -name vir_CLK_CFG_150_G0     -period $PERIOD_CLK_ADCPLL_150M -waveform [list 0 [expr $PERIOD_CLK_ADCPLL_150M/2   ]]
create_clock -name vir_CLK_CFG_150_G2     -period $PERIOD_CLK_ADCPLL_150M -waveform [list 0 [expr $PERIOD_CLK_ADCPLL_150M/2   ]]
create_clock -name vir_CLK_CFG_150_G6     -period $PERIOD_CLK_ADCPLL_150M -waveform [list 0 [expr $PERIOD_CLK_ADCPLL_150M/2   ]]
create_clock -name vir_CLK_SD_CKIN_SAMPLE -period $PERIOD_CLK_SDC_SAMPLE  -waveform [list 0 [expr $PERIOD_CLK_SDC_SAMPLE/2    ]]
create_clock -name vir_CLK_SD_CKIN_DRV    -period $PERIOD_CLK_SDC_DRV     -waveform [list 0 [expr $PERIOD_CLK_SDC_DRV/2       ]]
create_clock -name vir_CLK_SUB_1_1X_PIX   -period $PERIOD_CLK_PIX         -waveform [list 0 [expr $PERIOD_CLK_PIX/2           ]]
create_clock -name vir_CLK_CORE_TYPEC     -period $PERIOD_CLK_ADCPLL_50M  -waveform [list 0 [expr $PERIOD_CLK_ADCPLL_50M/2    ]]
create_clock -name vir_CLK_M7_FLASH       -period $PERIOD_CLK_DSP0_200M   -waveform [list 0 [expr $PERIOD_CLK_DSP0_200M/2     ]]
create_clock -name vir_CLK_CEC_HDMI       -period $PERIOD_CLK_OSC_32K     -waveform [list 0 [expr $PERIOD_CLK_OSC_32K/2       ]]
create_clock -name vir_clk_emmc_pad_1     -period $PERIOD_CLK_EMMC        -waveform [list 0 [expr $PERIOD_CLK_EMMC/2          ]]     
create_clock -name vir_clk_emmc_pad_0     -period $PERIOD_CLK_EMMC_SAMPLE -waveform [list 0 [expr $PERIOD_CLK_EMMC_SAMPLE/2   ]]     
create_clock -name vir_eth                -period $PERIOD_ETH             -waveform [list 0 [expr $PERIOD_ETH/2               ]]
create_clock -name gen_tcpd_virt_clk_in   -period $VIRT_CLK_IN_PERIOD     -waveform [list 0 [expr $VIRT_CLK_IN_HIGH_PERIOD/2  ]]
## added by yli 0721
create_clock -name vir_i2s_sclk_out       -period $PERIOD_CLK_AUDIO       -waveform [list 0 [expr $PERIOD_CLK_AUDIO/2         ]]
## added by yli 0726
create_clock -name vir_ceva_clk_apb       -period [expr 1.530 * 4]        -waveform [list 0 [expr 1.530*4/2                   ]]





### external create clock ###
create_clock [get_ports PCLK0_PAD      ] -name CLK_DVP_0_PAD      -period $PERIOD_CLK_DVP_0_PAD -waveform [list 0 [expr  $PERIOD_CLK_DVP_0_PAD/2]]       
create_clock [get_ports PCLK1_PAD      ] -name CLK_DVP_1_PAD      -period $PERIOD_CLK_DVP_1_PAD -waveform [list 0 [expr  $PERIOD_CLK_DVP_1_PAD/2]]       
create_clock [get_ports I2C_SCLK4_PAD  ] -name CLK_JTAG_100M      -period $PERIOD_CLK_JTAG_100M -waveform [list 0 [expr  $PERIOD_CLK_JTAG_100M/2]]         
create_clock [get_ports SPI_M2_SCLK_PAD] -name TEST_CLK_JTAG_100M -period $PERIOD_CLK_JTAG_100M -waveform [list 0 [expr  $PERIOD_CLK_JTAG_100M/2]]         


### pll create clock ##
set abb_inst_hier sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_sirius_abb/u_t28_abb_top
create_clock -name CLK_AUDIO                [get_pins $abb_inst_hier/CLK_AUDIO        ] -period $PERIOD_CLK_AUDIO           -waveform [list 0 [expr  $PERIOD_CLK_AUDIO/2          ]]           
create_clock -name CLK_PIX                  [get_pins $abb_inst_hier/CLK_PIX          ] -period $PERIOD_CLK_PIX             -waveform [list 0 [expr  $PERIOD_CLK_PIX/2            ]]             
create_clock -name CLK_PIX_1           -add [get_pins $abb_inst_hier/CLK_PIX          ] -period $PERIOD_CLK_PIX_1           -waveform [list 0 [expr  $PERIOD_CLK_PIX_1/2          ]]             
create_clock -name CLK_PIX_2           -add [get_pins $abb_inst_hier/CLK_PIX          ] -period $PERIOD_CLK_PIX_2           -waveform [list 0 [expr  $PERIOD_CLK_PIX_2/2          ]]             
create_clock -name CLK_DSP0_667M            [get_pins $abb_inst_hier/CLK_DSP0_667M    ] -period $PERIOD_CLK_DSP0_667M       -waveform [list 0 [expr  $PERIOD_CLK_DSP0_667M/2      ]]       
create_clock -name CLK_DSP0_500M            [get_pins $abb_inst_hier/CLK_DSP0_500M    ] -period $PERIOD_CLK_DSP0_500M       -waveform [list 0 [expr  $PERIOD_CLK_DSP0_500M/2      ]]       
create_clock -name CLK_DSP0_400M            [get_pins $abb_inst_hier/CLK_DSP0_400M    ] -period $PERIOD_CLK_DSP0_400M       -waveform [list 0 [expr  $PERIOD_CLK_DSP0_400M/2      ]]       
create_clock -name CLK_DSP0_333M            [get_pins $abb_inst_hier/CLK_DSP0_333M    ] -period $PERIOD_CLK_DSP0_333M       -waveform [list 0 [expr  $PERIOD_CLK_DSP0_333M/2      ]]       
create_clock -name CLK_DSP0_333M_1     -add [get_pins $abb_inst_hier/CLK_DSP0_333M    ] -period $PERIOD_CLK_DSP0_333M_1     -waveform [list 0 [expr  $PERIOD_CLK_DSP0_333M_1/2    ]]       
create_clock -name CLK_DSP0_250M            [get_pins $abb_inst_hier/CLK_DSP0_250M    ] -period $PERIOD_CLK_DSP0_250M       -waveform [list 0 [expr  $PERIOD_CLK_DSP0_250M/2      ]]       
create_clock -name CLK_DSP0_200M            [get_pins $abb_inst_hier/CLK_DSP0_200M    ] -period $PERIOD_CLK_DSP0_200M       -waveform [list 0 [expr  $PERIOD_CLK_DSP0_200M/2      ]]       
create_clock -name CLK_DSP0_125M            [get_pins $abb_inst_hier/CLK_DSP0_125M    ] -period $PERIOD_CLK_DSP0_125M       -waveform [list 0 [expr  $PERIOD_CLK_DSP0_125M/2      ]]       
create_clock -name CLK_DSP0_100M            [get_pins $abb_inst_hier/CLK_DSP0_100M    ] -period $PERIOD_CLK_DSP0_100M       -waveform [list 0 [expr  $PERIOD_CLK_DSP0_100M/2      ]]       
create_clock -name CLK_DSP1_600M            [get_pins $abb_inst_hier/CLK_DSP1_600M    ] -period $PERIOD_CLK_DSP1_600M       -waveform [list 0 [expr  $PERIOD_CLK_DSP1_600M/2      ]]       
create_clock -name CLK_DSP1_450M            [get_pins $abb_inst_hier/CLK_DSP1_450M    ] -period $PERIOD_CLK_DSP1_450M       -waveform [list 0 [expr  $PERIOD_CLK_DSP1_450M/2      ]]       
create_clock -name CLK_DSP1_360M            [get_pins $abb_inst_hier/CLK_DSP1_360M    ] -period $PERIOD_CLK_DSP1_360M       -waveform [list 0 [expr  $PERIOD_CLK_DSP1_360M/2      ]]       
create_clock -name CLK_DSP2_600M_VAR        [get_pins $abb_inst_hier/CLK_DSP2_600M_VAR] -period $PERIOD_CLK_DSP2_600M_VAR   -waveform [list 0 [expr  $PERIOD_CLK_DSP2_600M_VAR/2  ]]   
create_clock -name CLK_DSP2_600M_VAR_1 -add [get_pins $abb_inst_hier/CLK_DSP2_600M_VAR] -period $PERIOD_CLK_DSP2_600M_VAR_1 -waveform [list 0 [expr  $PERIOD_CLK_DSP2_600M_VAR_1/2]]   
create_clock -name CLK_EMMC                 [get_pins $abb_inst_hier/CLK_EMMC         ] -period $PERIOD_CLK_EMMC            -waveform [list 0 [expr  $PERIOD_CLK_EMMC/2           ]]            
create_clock -name CLK_EMMC_DRV             [get_pins $abb_inst_hier/CLK_EMMC_DRV     ] -period $PERIOD_CLK_EMMC_DRV        -waveform [list 0 [expr  $PERIOD_CLK_EMMC_DRV/2       ]]        
create_clock -name CLK_EMMC_SAMPLE          [get_pins $abb_inst_hier/CLK_EMMC_SAMPLE  ] -period $PERIOD_CLK_EMMC_SAMPLE     -waveform [list 0 [expr  $PERIOD_CLK_EMMC_SAMPLE/2    ]]     
create_clock -name CLK_SDC                  [get_pins $abb_inst_hier/CLK_SDC          ] -period $PERIOD_CLK_SDC             -waveform [list 0 [expr  $PERIOD_CLK_SDC/2            ]]             
create_clock -name CLK_SDC_DRV              [get_pins $abb_inst_hier/CLK_SDC_DRV      ] -period $PERIOD_CLK_SDC_DRV         -waveform [list 0 [expr  $PERIOD_CLK_SDC_DRV/2        ]]         
create_clock -name CLK_SDC_SAMPLE           [get_pins $abb_inst_hier/CLK_SDC_SAMPLE   ] -period $PERIOD_CLK_SDC_SAMPLE      -waveform [list 0 [expr  $PERIOD_CLK_SDC_SAMPLE/2     ]]      
create_clock -name CLK_PCIE_100M            [get_pins $abb_inst_hier/CLK_PCIE_100M    ] -period $PERIOD_CLK_PCIE_100M       -waveform [list 0 [expr  $PERIOD_CLK_PCIE_100M/2      ]]       
create_clock -name CLK_ADCPLL_300M          [get_pins $abb_inst_hier/CLK_ADCPLL_300M  ] -period $PERIOD_CLK_ADCPLL_300M     -waveform [list 0 [expr  $PERIOD_CLK_ADCPLL_300M/2    ]]     
create_clock -name CLK_ADCPLL_300M_1   -add [get_pins $abb_inst_hier/CLK_ADCPLL_300M  ] -period $PERIOD_CLK_ADCPLL_300M_1   -waveform [list 0 [expr  $PERIOD_CLK_ADCPLL_300M_1/2  ]]     
create_clock -name CLK_ADCPLL_150M          [get_pins $abb_inst_hier/CLK_ADCPLL_150M  ] -period $PERIOD_CLK_ADCPLL_150M     -waveform [list 0 [expr  $PERIOD_CLK_ADCPLL_150M/2    ]]     
create_clock -name CLK_ADCPLL_60M           [get_pins $abb_inst_hier/CLK_ADCPLL_60M   ] -period $PERIOD_CLK_ADCPLL_60M      -waveform [list 0 [expr  $PERIOD_CLK_ADCPLL_60M/2     ]]      
create_clock -name CLK_ADCPLL_50M           [get_pins $abb_inst_hier/CLK_ADCPLL_50M   ] -period $PERIOD_CLK_ADCPLL_50M      -waveform [list 0 [expr  $PERIOD_CLK_ADCPLL_50M/2     ]]      
create_clock -name CLK_ADCPLL_25M           [get_pins $abb_inst_hier/CLK_ADCPLL_25M   ] -period $PERIOD_CLK_ADCPLL_25M      -waveform [list 0 [expr  $PERIOD_CLK_ADCPLL_25M/2     ]]      
create_clock -name CLK_ADCPLL_24M           [get_pins $abb_inst_hier/CLK_ADCPLL_24M   ] -period $PERIOD_CLK_ADCPLL_24M      -waveform [list 0 [expr  $PERIOD_CLK_ADCPLL_24M/2     ]]      
create_clock -name CLK_ADCPLL_12M           [get_pins $abb_inst_hier/CLK_ADCPLL_12M   ] -period $PERIOD_CLK_ADCPLL_12M      -waveform [list 0 [expr  $PERIOD_CLK_ADCPLL_12M/2     ]]      
create_clock -name CLK_OSC_32K              [get_pins $abb_inst_hier/CLK_OSC_32K      ] -period $PERIOD_CLK_OSC_32K         -waveform [list 0 [expr  $PERIOD_CLK_OSC_32K/2        ]]         
create_clock -name CLK_OSC_20M              [get_pins $abb_inst_hier/CLK_OSC_20M      ] -period $PERIOD_CLK_OSC_20M         -waveform [list 0 [expr  $PERIOD_CLK_OSC_20M/2        ]]         
create_clock -name CK_200M_DAC_09           [get_pins $abb_inst_hier/CK_200M_DAC_09   ] -period $PERIOD_CK_200M_DAC_09      -waveform [list 0 [expr  $PERIOD_CK_200M_DAC_09/2     ]]         
create_clock -name IADC_CLK_OUT_A           [get_pins $abb_inst_hier/IADC_CLK_OUT_A   ] -period $PERIOD_IADC_CLK_OUT_A      -waveform [list 0 [expr  $PERIOD_IADC_CLK_OUT_A/2     ]]         

### cgu generate clock ####
set cgu_inst_hier sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_cgu_wrap/u_sirius_cgu
#CLK_PIX/2
create_generated_clock [get_pins $cgu_inst_hier/u_CLKPIXEL_div/u_clk_div_2_ff/Q] -name CLK_PIX_DIV_2 -divide_by 2 -add -source [get_pins $abb_inst_hier/CLK_PIX] -master_clock [get_clocks CLK_PIX]
create_generated_clock [get_pins $cgu_inst_hier/u_CLKPIXEL_div/u_clk_div_2_ff/Q] -name CLK_PIX_1_DIV_2 -divide_by 2 -add -source [get_pins $abb_inst_hier/CLK_PIX] -master_clock [get_clocks CLK_PIX_1]
create_generated_clock [get_pins $cgu_inst_hier/u_CLKPIXEL_div/u_clk_div_2_ff/Q] -name CLK_PIX_2_DIV_2 -divide_by 2 -add -source [get_pins $abb_inst_hier/CLK_PIX] -master_clock [get_clocks CLK_PIX_2]
#CLK_AUDIO/2 move point to Q by yli 0814
create_generated_clock [get_pins $cgu_inst_hier/u_CLK_AUDIO_div_2/u_clk_div_2_ff/Q] -name CLK_AUDIO_DIV_2  -divide_by 2  -add        -source [get_pins $abb_inst_hier/CLK_AUDIO] -master_clock [get_clocks CLK_AUDIO]
#CLK_AUDIO/3
create_generated_clock [get_pins $cgu_inst_hier/u_CLK_AUDIO_div_3/u_clk_out/X  ] -name CLK_AUDIO_DIV_3  -divide_by 3  -add        -source [get_pins $abb_inst_hier/CLK_AUDIO] -master_clock [get_clocks CLK_AUDIO]
#CLK_AUDIO/4
create_generated_clock [get_pins $cgu_inst_hier/u_CLK_AUDIO_div_4/u_clk_div_2/u_clk_div_2_ff/Q]  -name CLK_AUDIO_DIV_4_0  -divide_by 2  -add        -source [get_pins $abb_inst_hier/CLK_AUDIO] -master_clock [get_clocks CLK_AUDIO]
create_generated_clock [get_pins $cgu_inst_hier/u_CLK_AUDIO_div_4/u_clk_out/u_clk_div_2_ff/Q]  -name CLK_AUDIO_DIV_4_1  -divide_by 2  -add        -source [get_pins $cgu_inst_hier/u_CLK_AUDIO_div_4/u_clk_div_2/u_clk_div_2_ff/Q] -master_clock [get_clocks CLK_AUDIO_DIV_4_0]
#CLK_EMMC/2
create_generated_clock [get_pins $cgu_inst_hier/u_CLK_EMMC_div/clk_out_temp_reg/Q]  -name CLK_EMMC_DIV_2  -divide_by 2 -add        -source [get_pins $abb_inst_hier/CLK_EMMC] -master_clock [get_clocks CLK_EMMC]
### generated div clock end #####$cgu_inst_hier


create_generated_clock -name CLK_CFG_250        [get_pins $cgu_inst_hier/u_CLK_CFG_250/u_X/X             ] -divide_by 1         -combinational -add -source [get_pins $abb_inst_hier/CLK_DSP0_250M]     -master_clock [get_clocks CLK_DSP0_250M]
create_generated_clock -name CLK_CFG_150_G0     [get_pins $cgu_inst_hier/u_CLK_CFG_150_G0/u_X/X          ] -divide_by 1         -combinational -add -source [get_pins $abb_inst_hier/CLK_ADCPLL_150M]   -master_clock [get_clocks CLK_ADCPLL_150M]
create_generated_clock -name CLK_CFG_150_G1     [get_pins $cgu_inst_hier/u_CLK_CFG_150_G1/u_X/X          ] -divide_by 1         -combinational -add -source [get_pins $abb_inst_hier/CLK_ADCPLL_150M]   -master_clock [get_clocks CLK_ADCPLL_150M]
create_generated_clock -name CLK_CFG_150_G2     [get_pins $cgu_inst_hier/u_CLK_CFG_150_G2/u_X/X          ] -divide_by 1         -combinational -add -source [get_pins $abb_inst_hier/CLK_ADCPLL_150M]   -master_clock [get_clocks CLK_ADCPLL_150M]
create_generated_clock -name CLK_CFG_150_G3     [get_pins $cgu_inst_hier/u_CLK_CFG_150_G3/u_X/X          ] -divide_by 1         -combinational -add -source [get_pins $abb_inst_hier/CLK_ADCPLL_150M]   -master_clock [get_clocks CLK_ADCPLL_150M]
create_generated_clock -name CLK_CFG_150_G4     [get_pins $cgu_inst_hier/u_CLK_CFG_150_G4/u_X/X          ] -divide_by 1         -combinational -add -source [get_pins $abb_inst_hier/CLK_ADCPLL_150M]   -master_clock [get_clocks CLK_ADCPLL_150M]
create_generated_clock -name CLK_CFG_150_G5     [get_pins $cgu_inst_hier/u_CLK_CFG_150_G5/u_X/X          ] -divide_by 1         -combinational -add -source [get_pins $abb_inst_hier/CLK_ADCPLL_150M]   -master_clock [get_clocks CLK_ADCPLL_150M]
create_generated_clock -name CLK_CFG_150_G6     [get_pins $cgu_inst_hier/u_CLK_CFG_150_G6/u_X/X          ] -divide_by 1         -combinational -add -source [get_pins $abb_inst_hier/CLK_ADCPLL_150M]   -master_clock [get_clocks CLK_ADCPLL_150M]
create_generated_clock -name CLK_CFG_150_G7     [get_pins $cgu_inst_hier/u_CLK_CFG_150_G7/u_X/X          ] -divide_by 1         -combinational -add -source [get_pins $abb_inst_hier/CLK_ADCPLL_150M]   -master_clock [get_clocks CLK_ADCPLL_150M]
create_generated_clock -name CLK_CFG_150_G8     [get_pins $cgu_inst_hier/u_CLK_CFG_150_G8/u_X/X          ] -divide_by 1         -combinational -add -source [get_pins $abb_inst_hier/CLK_ADCPLL_150M]   -master_clock [get_clocks CLK_ADCPLL_150M]
create_generated_clock -name CLK_CFG_125        [get_pins $cgu_inst_hier/u_CLK_CFG_125/u_X/X             ] -divide_by 1         -combinational -add -source [get_pins $abb_inst_hier/CLK_DSP0_125M]     -master_clock [get_clocks CLK_DSP0_125M]
create_generated_clock -name CLK_CFG_100        [get_pins $cgu_inst_hier/u_CLK_CFG_100/u_X/X             ] -divide_by 1         -combinational -add -source [get_pins $abb_inst_hier/CLK_DSP0_100M]     -master_clock [get_clocks CLK_DSP0_100M]
create_generated_clock -name CLK_20M_NOC        [get_pins $cgu_inst_hier/u_CLK_20_NOC/u_X/X              ] -divide_by 1         -combinational -add -source [get_pins $abb_inst_hier/CLK_OSC_20M]       -master_clock [get_clocks CLK_OSC_20M]
create_generated_clock -name CLK_20M_TOP        [get_pins $cgu_inst_hier/u_CLK_20M_TOP/u_X/X             ] -divide_by 1         -combinational -add -source [get_pins $abb_inst_hier/CLK_OSC_20M]       -master_clock [get_clocks CLK_OSC_20M]
create_generated_clock -name CLK_AXI_500_G0     [get_pins $cgu_inst_hier/u_CLK_AXI_500_G0/u_X/X          ] -divide_by 1         -combinational -add -source [get_pins $abb_inst_hier/CLK_DSP0_333M]     -master_clock [get_clocks CLK_DSP0_333M_1]
create_generated_clock -name CLK_AXI_500_G1     [get_pins $cgu_inst_hier/u_CLK_AXI_500_G1/u_X/X          ] -divide_by 1         -combinational -add -source [get_pins $abb_inst_hier/CLK_DSP0_400M]     -master_clock [get_clocks CLK_DSP0_400M]
create_generated_clock -name CLK_AXI_500_G2     [get_pins $cgu_inst_hier/u_CLK_AXI_500_G2/u_X/X          ] -divide_by 1         -combinational -add -source [get_pins $abb_inst_hier/CLK_DSP2_600M_VAR] -master_clock [get_clocks CLK_DSP2_600M_VAR]
create_generated_clock -name CLK_AXI_500_G3     [get_pins $cgu_inst_hier/u_CLK_AXI_500_G3/u_X/X          ] -divide_by 1         -combinational -add -source [get_pins $abb_inst_hier/CLK_DSP0_500M]     -master_clock [get_clocks CLK_DSP0_500M]
#change DSP0_500M -> DSP0_400M by yli 0814
create_generated_clock -name CLK_AXI_500_G4     [get_pins $cgu_inst_hier/u_CLK_AXI_500_G4/u_X/X          ] -divide_by 1         -combinational -add -source [get_pins $abb_inst_hier/CLK_DSP0_400M]     -master_clock [get_clocks CLK_DSP0_400M]
create_generated_clock -name CLK_NOC_CORE       [get_pins $cgu_inst_hier/u_NOC_CORE/u_X/X                ] -divide_by 1         -combinational -add -source [get_pins $abb_inst_hier/CLK_DSP1_600M]     -master_clock [get_clocks CLK_DSP1_600M]
create_generated_clock -name CLK_NOC_M7_AHB     [get_pins $cgu_inst_hier/u_CLK_NOC_M7_AHB/u_X/X          ] -divide_by 1         -combinational -add -source [get_pins $abb_inst_hier/CLK_ADCPLL_300M]   -master_clock [get_clocks CLK_ADCPLL_300M]
create_generated_clock -name CLK_NOC_M7_CORE    [get_pins $cgu_inst_hier/u_CLK_NOC_M7_CORE/u_X/X         ] -divide_by 1         -combinational -add -source [get_pins $abb_inst_hier/CLK_ADCPLL_300M]   -master_clock [get_clocks CLK_ADCPLL_300M_1]
create_generated_clock -name CLK_M7_FLASH       [get_pins $cgu_inst_hier/u_CLK_M7_FLASH/u_Q/Q            ] -divide_by 1         -combinational -add -source [get_pins $abb_inst_hier/CLK_DSP0_200M]     -master_clock [get_clocks CLK_DSP0_200M]
create_generated_clock -name CLK_NOC_BB         [get_pins $cgu_inst_hier/u_CLK_NOC_BB/u_X/X              ] -divide_by 1         -combinational -add -source [get_pins $abb_inst_hier/CK_200M_DAC_09]    -master_clock [get_clocks CK_200M_DAC_09]
create_generated_clock -name CLK_NOC_ISP        [get_pins $cgu_inst_hier/u_CLK_NOC_ISP/u_X/X             ] -divide_by 1         -combinational -add -source [get_pins $abb_inst_hier/CLK_DSP0_500M]     -master_clock [get_clocks CLK_DSP0_500M]
create_generated_clock -name CLK_ISP_CF50       [get_pins $cgu_inst_hier/u_CLK_ISP_CF50/u_Q/Q            ] -divide_by 1         -combinational -add -source [get_pins $abb_inst_hier/CLK_DSP0_400M]     -master_clock [get_clocks CLK_DSP0_400M]
create_generated_clock -name CLK_SD_200         [get_pins $cgu_inst_hier/u_CLK_SD_200/u_Q/Q              ] -divide_by 1         -combinational -add -source [get_pins $abb_inst_hier/CLK_SDC]           -master_clock [get_clocks CLK_SDC]
create_generated_clock -name sd_cclk_out     \
                       -source [get_pins $cgu_inst_hier/u_CLK_SD_200/u_Q/Q] \
                       -master_clock CLK_SD_200 -add \
                       -divide_by 1 -combinational  [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_sd_card_ctrl/U_DWC_mobile_storage_ciu/U_DWC_mobile_storage_clkcntl/CLK_GEN_0__U_clk_and/U1/X]
#change point u_Q -> U1 by yli 0726
create_generated_clock -name CLK_SD_CKIN_DRV    [get_pins $cgu_inst_hier/u_CLK_SD_CKIN_DRV/U1/X         ] -divide_by 1         -combinational -add -source [get_pins $abb_inst_hier/CLK_SDC_DRV]       -master_clock [get_clocks CLK_SDC_DRV]
# change source by yli 0702
#create_generated_clock -name CLK_SD_CKIN_DRV_OUT  [get_ports SD_CCLK_OUT_PAD] -divide_by 1 -combinational -add -source [get_pins $cgu_inst_hier/u_CLK_SD_CKIN_DRV/u_Q/Q] -master_clock [get_clocks CLK_SD_CKIN_DRV]
create_generated_clock -name CLK_SD_CKIN_DRV_OUT  [get_ports SD_CCLK_OUT_PAD] -divide_by 1 -combinational -add -source [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_sd_card_ctrl/U_DWC_mobile_storage_ciu/U_DWC_mobile_storage_clkcntl/CLK_GEN_0__U_clk_and/U1/X] -master_clock [get_clocks sd_cclk_out]
create_generated_clock -name CLK_SD_CKIN_SAMPLE [get_pins $cgu_inst_hier/u_CLK_SD_CKIN_SAMPLE/u_Q/Q      ] -divide_by 1         -combinational -add -source [get_pins $abb_inst_hier/CLK_SDC_SAMPLE]    -master_clock [get_clocks CLK_SDC_SAMPLE]
create_generated_clock -name CLK_BB_LDPC        [get_pins $cgu_inst_hier/u_CLK_BB_LDPC/u_Q/Q             ] -divide_by 1         -combinational -add -source [get_pins $abb_inst_hier/CLK_ADCPLL_300M]   -master_clock [get_clocks CLK_ADCPLL_300M]
create_generated_clock -name CLK_DMAC_CORE_CEVA [get_pins $cgu_inst_hier/u_CLK_DMAC_CORE_CEVA/u_Q/Q      ] -divide_by 1         -combinational -add -source [get_pins $abb_inst_hier/CLK_DSP0_400M]     -master_clock [get_clocks CLK_DSP0_400M]
create_generated_clock -name CLK_DMAC_CORE_TOP  [get_pins $cgu_inst_hier/u_CLK_DMAC_CORE_TOP/u_Q/Q       ] -divide_by 1         -combinational -add -source [get_pins $abb_inst_hier/CLK_DSP0_400M]     -master_clock [get_clocks CLK_DSP0_400M]
create_generated_clock -name CLK_EMMC_PAD_0     [get_pins $cgu_inst_hier/u_CLK_EMMC_PAD_0/u_Q/Q          ] -divide_by 1         -combinational -add -source [get_pins $abb_inst_hier/CLK_EMMC]          -master_clock [get_clocks CLK_EMMC]
create_generated_clock -name CLK_EMMC_PAD_2_tmp [get_pins $cgu_inst_hier/u_CLK_EMMC_PAD_2/u_X_n/X        ] -divide_by 1 -invert -combinational -add -source [get_pins $abb_inst_hier/CLK_EMMC_DRV]      -master_clock [get_clocks CLK_EMMC_DRV]
create_generated_clock -name CLK_EMMC_PAD_2     [get_pins $cgu_inst_hier/u_CLK_EMMC_PAD_2/U1/X           ] -divide_by 1 -invert -combinational -add -source [get_pins $cgu_inst_hier/u_CLK_EMMC_PAD_2/u_X_n/X]      -master_clock [get_clocks CLK_EMMC_PAD_2_tmp]
create_generated_clock -name CLK_EMMC_PAD_2_OUT [get_ports EMMC_CLKOUT_PAD                               ] -divide_by 1 -combinational -add -source [get_pins $cgu_inst_hier/u_CLK_EMMC_PAD_2/U1/X] -master_clock [get_clocks CLK_EMMC_PAD_2]
create_generated_clock -name CLK_EMMC_PAD_1     [get_pins $cgu_inst_hier/u_CLK_EMMC_PAD_1/u_Q/Q          ] -divide_by 1         -combinational -add -source [get_pins $abb_inst_hier/CLK_EMMC_SAMPLE]               -master_clock [get_clocks CLK_EMMC_SAMPLE]
## 200M- > 300M by yli 0825
create_generated_clock -name CLK_BPU_HEVC       [get_pins $cgu_inst_hier/u_CLK_BPU_HEVC/u_Q/Q            ] -divide_by 1         -combinational -add -source [get_pins $abb_inst_hier/CLK_ADCPLL_300M]                 -master_clock [get_clocks CLK_ADCPLL_300M ]

create_generated_clock -name CLK_CORE_DISP      [get_pins $cgu_inst_hier/u_CLK_CORE_DISP/u_Q/Q           ] -divide_by 1         -combinational -add -source [get_pins $abb_inst_hier/CLK_DSP2_600M_VAR]             -master_clock [get_clocks CLK_DSP2_600M_VAR_1]
create_generated_clock -name CLK_SUB_1_2X_PIX   [get_pins $cgu_inst_hier/u_CLK_SUB_1_2X_PIX/u_Q/Q        ] -divide_by 1         -combinational -add -source [get_pins $abb_inst_hier/CLK_PIX]        -master_clock [get_clocks CLK_PIX_2]
create_generated_clock -name CLK_SUB_1_1X_PIX   [get_pins $cgu_inst_hier/u_CLK_SUB_1_1X_PIX/u_Q/Q        ] -divide_by 1         -combinational -add -source [get_pins $abb_inst_hier/CLK_PIX]        -master_clock [get_clocks CLK_PIX_1]
create_generated_clock -name CLK_TYPEC_PIX      [get_pins $cgu_inst_hier/u_CLK_TYPEC_PIX/u_Q/Q           ] -divide_by 1         -combinational -add -source [get_pins $abb_inst_hier/CLK_PIX]        -master_clock [get_clocks CLK_PIX]
create_generated_clock -name CLK_PIXEL_DISP     [get_pins $cgu_inst_hier/u_CLK_PIXEL_DISP/u_Q/Q          ] -divide_by 1         -combinational -add -source [get_pins $abb_inst_hier/CLK_PIX]        -master_clock [get_clocks CLK_PIX]
create_generated_clock -name CLK_PIX_2_DIV_2    [get_pins $cgu_inst_hier/u_CLKPIXEL_div/u_clk_div_2_ff/Q ] -divide_by 2                        -add -source [get_pins $abb_inst_hier/CLK_PIX]        -master_clock [get_clocks CLK_PIX_2]
create_generated_clock -name CLK_DVP_PIX        [get_pins $cgu_inst_hier/u_CLK_DVP_PIX/u_Q/Q             ] -divide_by 1         -combinational -add -source [get_pins $cgu_inst_hier/u_CLKPIXEL_div/u_clk_div_2_ff/Q] -master_clock [get_clocks CLK_PIX_2_DIV_2]
create_generated_clock -name CLK_DVP_PIX_OUT0   [get_ports PCLK0_PAD] -divide_by 1 -combinational -add -source [get_pins $cgu_inst_hier/u_CLK_DVP_PIX/u_Q/Q] -master_clock [get_clocks CLK_DVP_PIX] 
create_generated_clock -name CLK_PHY_MIPI       [get_pins $cgu_inst_hier/u_CLK_PHY_MIPI/u_Q/Q            ] -divide_by 1         -combinational -add -source [get_pins $abb_inst_hier/CLK_ADCPLL_24M] -master_clock [get_clocks CLK_ADCPLL_24M]
create_generated_clock -name CLK_VIDEO_MIPI     [get_pins $cgu_inst_hier/u_CLK_VIDEO_MIPI/u_Q/Q          ] -divide_by 1         -combinational -add -source [get_pins $abb_inst_hier/CLK_DSP0_500M]  -master_clock [get_clocks CLK_DSP0_500M]
create_generated_clock -name CLK_AUDIO_div_buf  [get_pins $cgu_inst_hier/u_CLK_AUDIO_div_buf/u_X/X       ] -divide_by 1         -combinational -add -source [get_pins $abb_inst_hier/CLK_AUDIO]      -master_clock [get_clocks CLK_AUDIO]
create_generated_clock -name CLK_M7_I2SM        [get_pins $cgu_inst_hier/u_CLK_M7_I2SM/u_Q/Q             ] -divide_by 1         -combinational -add -source [get_pins $abb_inst_hier/CLK_AUDIO]      -master_clock [get_clocks CLK_AUDIO]
create_generated_clock -name CLK_AUDIO_I2S      [get_pins $cgu_inst_hier/u_CLK_AUDIO_I2S/u_Q/Q           ] -divide_by 1         -combinational -add -source [get_pins $abb_inst_hier/CLK_AUDIO]      -master_clock [get_clocks CLK_AUDIO]
create_generated_clock -name CLK_PHY_USB30      [get_pins $cgu_inst_hier/u_CLK_PHY_USB30/u_Q/Q           ] -divide_by 1         -combinational -add -source [get_pins $abb_inst_hier/CLK_ADCPLL_24M] -master_clock [get_clocks CLK_ADCPLL_24M]
#change source clock from CLK_PCIE_100M -> CLK_DSP0_100M by yli 0726
create_generated_clock -name CLK_PHY_PCIE       [get_pins $cgu_inst_hier/u_CLK_PHY_PCIE/u_Q/Q            ] -divide_by 1         -combinational -add -source [get_pins $abb_inst_hier/CLK_DSP0_100M]  -master_clock [get_clocks CLK_DSP0_100M]
create_generated_clock -name CLK_CFG_HDMI       [get_pins $cgu_inst_hier/u_CLK_CFG_HDMI/u_Q/Q            ] -divide_by 1         -combinational -add -source [get_pins $abb_inst_hier/CLK_ADCPLL_50M] -master_clock [get_clocks CLK_ADCPLL_50M]
create_generated_clock -name CLK_CEC_HDMI       [get_pins $cgu_inst_hier/u_CLK_CEC_HDMI/u_Q/Q            ] -divide_by 1         -combinational -add -source [get_pins $abb_inst_hier/CLK_OSC_32K]    -master_clock [get_clocks CLK_OSC_32K]
create_generated_clock -name CLK_CORE_TYPEC     [get_pins $cgu_inst_hier/u_CLK_CORE_TYPEC/u_Q/Q          ] -divide_by 1         -combinational -add -source [get_pins $abb_inst_hier/CLK_ADCPLL_50M] -master_clock [get_clocks CLK_ADCPLL_50M]
create_generated_clock -name CLK_STB_TYPEC      [get_pins $cgu_inst_hier/u_CLK_STB_TYPEC/u_Q/Q           ] -divide_by 1         -combinational -add -source [get_pins $abb_inst_hier/CLK_OSC_32K]    -master_clock [get_clocks CLK_OSC_32K]
create_generated_clock -name CLK_12M_TYPEC      [get_pins $cgu_inst_hier/u_CLK_12M_TYPEC/u_Q/Q           ] -divide_by 1         -combinational -add -source [get_pins $abb_inst_hier/CLK_ADCPLL_12M] -master_clock [get_clocks CLK_ADCPLL_12M]
create_generated_clock -name CLK_UTMI_TYPEC     [get_pins $cgu_inst_hier/u_CLK_UTMI_TYPEC/u_Q/Q          ] -divide_by 1         -combinational -add -source [get_pins $abb_inst_hier/CLK_ADCPLL_60M] -master_clock [get_clocks CLK_ADCPLL_60M]
create_generated_clock -name CLK_PHY_TYPEC      [get_pins $cgu_inst_hier/u_CLK_PHY_TYPEC/u_Q/Q           ] -divide_by 1         -combinational -add -source [get_pins $abb_inst_hier/CLK_ADCPLL_24M] -master_clock [get_clocks CLK_ADCPLL_24M]
create_generated_clock -name CLK_DPTX_CORE      [get_pins $cgu_inst_hier/u_CLK_DPTX_TYPEC/u_Q/Q          ] -divide_by 1         -combinational -add -source [get_pins $abb_inst_hier/CLK_DSP0_200M]  -master_clock [get_clocks CLK_DSP0_200M]
create_generated_clock -name CLK_PHY_GMAC       [get_pins $cgu_inst_hier/u_CLK_PHY_GMAC/u_Q/Q            ] -divide_by 1         -combinational -add -source [get_pins $abb_inst_hier/CLK_ADCPLL_50M] -master_clock [get_clocks CLK_ADCPLL_50M]
create_generated_clock -name CLK_CORE_GMAC      [get_pins $cgu_inst_hier/u_CLK_CORE_GMAC/u_Q/Q           ] -divide_by 1         -combinational -add -source [get_pins $abb_inst_hier/CLK_DSP0_250M]  -master_clock [get_clocks CLK_DSP0_250M]

## hevc generated clock 0627
create_generated_clock [get_pins $cgu_inst_hier/u_CLK_CORE_HEVC/u_Q/Q] -name CLK_CORE_HEVC -source [get_pins $cgu_inst_hier/u_CLK_AXI_500_G0/u_X/X]  -divide_by 1 -combinational


###  ip clock sdc  ####
## CXSOC ##
create_generated_clock -name traceclkout_tmp \
						-source [get_pins $cgu_inst_hier/u_CLK_CFG_250/u_X/X] \
						-divide_by 1 [get_pins sirius_sub_top_inst/CXSOC_inst/u_tpiu/u_cxtpiu_trace_clk/U5/X] \
						-master CLK_CFG_250 -add -invert
create_generated_clock -name traceclkout_tmp1 \
						-source [get_pins sirius_sub_top_inst/CXSOC_inst/u_tpiu/u_cxtpiu_trace_clk/U5/X]  \
						-divide_by 2 [get_pins "sirius_sub_top_inst/CXSOC_inst/u_tpiu/u_cxtpiu_trace_clk/traceclk_int_reg/Q"] \
                                                -master traceclkout_tmp -add
create_generated_clock  -name traceclkout \
						-source [get_pins sirius_sub_top_inst/CXSOC_inst/u_tpiu/u_cxtpiu_trace_clk/traceclk_int_reg/Q]  \
						-divide_by 1 [get_ports PWM9_PAD] \
                                                -master traceclkout_tmp1 -add -combinational
## emmc ##
#change source clock from CLK_CFG_150_G0 -> CLK_CFG_150_G3 by yli 0726
create_generated_clock -name {tmclk} -divide_by 150 [get_pins sirius_sub_top_inst/emmc_ctrl_inst/u_DWC_mshc_tmclk_div/tmclk_temp_reg/Q]  -add  -source [get_pins $cgu_inst_hier/u_CLK_CFG_150_G3/u_X/X] -master_clock [get_clocks CLK_CFG_150_G3] 
## gbeth ###
create_clock -name rgmii_rx_clk_i -period 8 -waveform {2 6} [get_ports GBE_RXC_PAD]

create_generated_clock -name {tx_clock}        -divide_by 2 -add -source [get_pins $cgu_inst_hier/u_CLK_CORE_GMAC/u_Q/Q] -master_clock [get_clocks CLK_CORE_GMAC]  [get_pins sirius_sub_top_inst/gbeth_top_inst/i_gbethernet_rgmii_wrapper/i_rgmii2gmii/rgmii_tx_clk_o_reg/Q] 
create_generated_clock -name {tx_output_clock} -divide_by 1 -add -source [get_pins sirius_sub_top_inst/gbeth_top_inst/i_gbethernet_rgmii_wrapper/i_rgmii2gmii/rgmii_tx_clk_o_reg/Q] -master_clock [get_clocks tx_clock] -combinational  [get_ports GBE_TXC_PAD]
create_generated_clock -name {gmii_tx_clk_i}   -divide_by 2 -add -source [get_pins $cgu_inst_hier/u_CLK_CORE_GMAC/u_Q/Q] -master_clock [get_clocks CLK_CORE_GMAC]  [get_pins sirius_sub_top_inst/gbeth_top_inst/i_gbethernet_rgmii_wrapper/i_gbethernet_mtx_clk_mux/i_clk_mux_generic/n_X_1/X] 
### m7p ####
create_clock  -name i2s_sclk_in_0 [get_ports I2S_CLK0_PAD ] -period $CP_CLK_I2S	-waveform [list 0 [expr $CP_CLK_I2S/2 ]]                    
create_clock  -name i2s_sclk_in_1 [get_ports I2S_CLK1_PAD ] -period $CP_CLK_I2S	-waveform [list 0 [expr $CP_CLK_I2S/2 ]]                    
create_clock  -name i2s_sclk_in_2 [get_ports I2S_CLK2_PAD ] -period $CP_CLK_I2S	-waveform [list 0 [expr $CP_CLK_I2S/2 ]]                    
create_clock  -name i2s_sclk_in_3 [get_ports I2S_CLK3_PAD ] -period $CP_CLK_I2S	-waveform [list 0 [expr $CP_CLK_I2S/2 ]]                    
#added by yli 0713
create_clock  -name i2s_sclk_in_gbe_3 [get_ports GBE_MDC_PAD ] -period $CP_CLK_I2S	-waveform [list 0 [expr $CP_CLK_I2S/2 ]]                    




# added by yli to break clk path 0629
create_generated_clock -name inner_i2s_sclk_in_0 -add -master_clock [get_clocks i2s_sclk_in_0] [get_pins sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_pin_share_wrap/u_sirius_pin_share/u_sirius_pin_normal_func/u_pad_1v8_grp/u_pb063/gen_s2pb_1v8_h_u_pb_1v8_h/C] -source [get_ports I2S_CLK0_PAD] -divide_by 1 -combinational
create_generated_clock -name inner_i2s_sclk_in_1 -add -master_clock [get_clocks i2s_sclk_in_1] [get_pins sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_pin_share_wrap/u_sirius_pin_share/u_sirius_pin_normal_func/u_pad_1v8_grp/u_pb067/gen_s2pb_1v8_h_u_pb_1v8_h/C] -source [get_ports I2S_CLK1_PAD] -divide_by 1 -combinational
create_generated_clock -name inner_i2s_sclk_in_2 -add -master_clock [get_clocks i2s_sclk_in_2] [get_pins sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_pin_share_wrap/u_sirius_pin_share/u_sirius_pin_normal_func/u_pad_1v8_grp/u_pb071/gen_s8pb_1v8_h_u_pb_1v8_h/C] -source [get_ports I2S_CLK2_PAD] -divide_by 1 -combinational
create_generated_clock -name inner_i2s_sclk_in_3 -add -master_clock [get_clocks i2s_sclk_in_3] [get_pins sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_pin_share_wrap/u_sirius_pin_share/u_sirius_pin_normal_func/u_pad_1v8_grp/u_pb075/gen_s8pb_1v8_h_u_pb_1v8_h/C] -source [get_ports I2S_CLK3_PAD] -divide_by 1 -combinational
#added by yli 0713
create_generated_clock -name inner_i2s_sclk_in_gbe_3 -add -master_clock [get_clocks i2s_sclk_in_gbe_3] [get_pins sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_pin_share_wrap/u_sirius_pin_share/u_sirius_pin_normal_func/u_pad_rgm_grp/u_pb133/gen_s4pb_rgm_h_u_pb_rgm_h/C] -source [get_ports GBE_MDC_PAD] -divide_by 1 -combinational





# modify U185 -> u_i2s_mst_sclk_gen/u_mux2_6/u_mux2 by yli 0726
# modify U39 -> u_i2s_mst_sclk_gen/u_mux2_2/u_mux2 by yli 0726 
create_generated_clock -name m7_i2s_sclk_out_dp0 -divide_by 1 [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_i2s_grp/u_i2s_mst_sclk_gen/u_mux2_2/u_mux2/X]             -master_clock [get_clocks CLK_M7_I2SM]         -source [get_pins $cgu_inst_hier/u_CLK_M7_I2SM/u_Q/Q] -combinational -add
create_generated_clock -name m7_i2s_sclk_out_dp1 -divide_by 1 [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_i2s_grp/u_i2s_mst_sclk_gen/u_mux2_6/u_mux2/X]             -master_clock [get_clocks m7_i2s_sclk_out_dp0] -source [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_i2s_grp/u_i2s_mst_sclk_gen/u_mux2_2/u_mux2/X ] -combinational -add 
create_generated_clock -name m7_i2s_sclk_out_dp2 -divide_by 1 [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_i2s_grp/u_clk_buf3/u_buf/X] -master_clock [get_clocks m7_i2s_sclk_out_dp1] -source [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_i2s_grp/u_i2s_mst_sclk_gen/u_mux2_6/u_mux2/X ] -combinational -add 

create_generated_clock -name i2s_sclk_out -divide_by 1  [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_i2s_grp/u_i2s_mst_sclk_gen/u_mux2_6/u_mux2/X] -master_clock [get_clocks m7_i2s_sclk_out_dp0] -source [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_i2s_grp/u_i2s_mst_sclk_gen/u_mux2_2/u_mux2/X ] -combinational -add


# comment by yli and re-write i2s clock
#### add by yli to generate i2s clock 
###
#### modifiedy by yli to add output i2s clk at PAD
###create_generated_clock -name i2s_mstr0_sclk     -divide_by 1 [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_i2s_grp/u_clk_buf0/u_buf/X] -master_clock [get_clocks m7_i2s_sclk_out_dp1] -source [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_i2s_grp/U185/X]             -combinational -add
###create_generated_clock -name i2s_sclk_out_0     -divide_by 1 [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_i2s_grp/u_i2s_sclk_out0/Q]  -master_clock [get_clocks i2s_mstr0_sclk]      -source [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_i2s_grp/u_clk_buf0/u_buf/X] -combinational -add
###create_generated_clock -name i2s_sclk_out_0_pad -divide_by 1 [get_ports I2S_CLK0_PAD] -master_clock [get_clocks i2s_sclk_out_0] -source [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_i2s_grp/u_i2s_sclk_out0/Q] -combinational -add
###
###create_generated_clock -name i2s_mstr1_sclk     -divide_by 1 [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_i2s_grp/u_clk_buf1/u_buf/X] -master_clock [get_clocks m7_i2s_sclk_out_dp1] -source [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_i2s_grp/U185/X]             -combinational -add 
###create_generated_clock -name i2s_sclk_out_1     -divide_by 1 [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_i2s_grp/u_i2s_sclk_out1/Q]  -master_clock [get_clocks i2s_mstr1_sclk]      -source [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_i2s_grp/u_clk_buf1/u_buf/X] -combinational -add
###create_generated_clock -name i2s_sclk_out_1_pad -divide_by 1 [get_ports I2S_CLK1_PAD] -master_clock [get_clocks i2s_sclk_out_1] -source [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_i2s_grp/u_i2s_sclk_out1/Q] -combinational -add
###
###create_generated_clock -name i2s_mstr2_sclk     -divide_by 1 [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_i2s_grp/u_clk_buf2/u_buf/X] -master_clock [get_clocks m7_i2s_sclk_out_dp1] -source [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_i2s_grp/U185/X]             -combinational -add
###create_generated_clock -name i2s_sclk_out_2     -divide_by 1 [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_i2s_grp/u_i2s_sclk_out2/Q]  -master_clock [get_clocks i2s_mstr2_sclk]      -source [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_i2s_grp/u_clk_buf2/u_buf/X] -combinational -add
###create_generated_clock -name i2s_sclk_out_2_pad -divide_by 1 [get_ports I2S_CLK2_PAD] -master_clock [get_clocks i2s_sclk_out_2] -source [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_i2s_grp/u_i2s_sclk_out2/Q] -combinational -add
###
###
###create_generated_clock -name i2s_mstr3_sclk     -divide_by 1 [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_i2s_grp/u_clk_buf3/u_buf/X] -master_clock [get_clocks m7_i2s_sclk_out_dp1] -source [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_i2s_grp/U185/X]             -combinational -add
###create_generated_clock -name i2s_sclk_out_3     -divide_by 1 [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_i2s_grp/u_i2s_sclk_out3/Q]  -master_clock [get_clocks i2s_mstr3_sclk]      -source [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_i2s_grp/u_clk_buf3/u_buf/X] -combinational -add
###create_generated_clock -name i2s_sclk_out_3_tmp -divide_by 1 [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_i2s_grp/U358/X]             -master_clock [get_clocks i2s_sclk_out_3]      -source [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_i2s_grp/u_i2s_sclk_out3/Q]  -combinational -add
###create_generated_clock -name i2s_sclk_out_3_pad -divide_by 1 [get_ports I2S_CLK3_PAD]  -master_clock [get_clocks i2s_sclk_out_3_tmp] -source [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_i2s_grp/U358/X] -combinational -add
###
#### comment m7_i2s_sclk_out_dp4 due to this clk is unnecessary by yli 0712
####create_generated_clock -name m7_i2s_sclk_out_dp4 -divide_by 1 [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_i2s_grp/U358/X] -master_clock i2s_sclk_out_3 -source [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_i2s_grp/u_i2s_sclk_out3/Q] -combinational -add 

# modify U185 -> u_i2s_mst_sclk_gen/u_mux2_6/u_mux2 by yli 0726
create_generated_clock -name {i2s_sclk_out_0_pad} -add -source [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_i2s_grp/u_i2s_mst_sclk_gen/u_mux2_6/u_mux2/X] -master_clock [get_clocks i2s_sclk_out] -divide_by 1 -combinational  [get_ports I2S_CLK0_PAD]
create_generated_clock -name {i2s_sclk_out_1_pad} -add -source [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_i2s_grp/u_i2s_mst_sclk_gen/u_mux2_6/u_mux2/X] -master_clock [get_clocks i2s_sclk_out] -divide_by 1 -combinational  [get_ports I2S_CLK1_PAD]
create_generated_clock -name {i2s_sclk_out_2_pad} -add -source [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_i2s_grp/u_i2s_mst_sclk_gen/u_mux2_6/u_mux2/X] -master_clock [get_clocks i2s_sclk_out] -divide_by 1 -combinational  [get_ports I2S_CLK2_PAD]

create_generated_clock -name {i2s_sclk_out_3_tmp1} -add -source [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_i2s_grp/u_i2s_mst_sclk_gen/u_mux2_6/u_mux2/X] -master_clock [get_clocks i2s_sclk_out] -divide_by 1 -combinational  [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_i2s_grp/u_clk_buf3/u_buf/X]
#modify U58-> u_sclk_out_w_3/u_mux2 by yli 0726
create_generated_clock -name {i2s_sclk_out_3_tmp2} -add -source [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_i2s_grp/u_clk_buf3/u_buf/X] -master_clock [get_clocks i2s_sclk_out_3_tmp1] -divide_by 1 -combinational  [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_i2s_grp/u_sclk_out_w_3/u_mux2/X]
#modify U358-> u_sclk_out_3/u_mux2 by yli 0726
create_generated_clock -name {i2s_sclk_out_3_tmp3} -add -source [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_i2s_grp/u_sclk_out_w_3/u_mux2/X] -master_clock [get_clocks i2s_sclk_out_3_tmp2] -divide_by 1 -combinational  [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_i2s_grp/u_sclk_out_3/u_mux2/X]
create_generated_clock -name {i2s_sclk_out_3_pad} -add -source [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_i2s_grp/u_sclk_out_3/u_mux2/X] -master_clock [get_clocks i2s_sclk_out_3_tmp3] -divide_by 1 -combinational  [get_ports I2S_CLK3_PAD]

create_generated_clock -name {i2s_sclk_out_3_gbe_pad} -add -source [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_i2s_grp/u_sclk_out_3/u_mux2/X] -master_clock [get_clocks i2s_sclk_out_3_tmp3] -divide_by 1 -combinational  [get_ports GBE_MDC_PAD]




# added by yli 0726
create_generated_clock	-name hdmi_m7i2s_sclk -source [get_pins sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_cgu_wrap/u_sirius_cgu/u_CLK_AUDIO_div_buf/u_X/X] -divide_by 2 \
  [get_pins sirius_sub_top_inst/data_repeater_audio_m7i2s_inst/u_data_repeater/data_buf_reg_3__0_/Q] -master_clock \
  [get_clocks CLK_AUDIO_div_buf] -add

create_generated_clock -name hdmi_typec_i2s_sclk -divide_by 2 [get_pins sirius_sub_top_inst/data_repeater_audio_typec_inst/u_data_repeater/data_buf_reg_3__0_/Q] \
                       -master_clock [get_clocks CLK_AUDIO_div_buf] -source [get_pins $cgu_inst_hier/u_CLK_AUDIO_div_buf/u_X/X] -add
#added for i2s output interface by yli 0712
#modify hdmi_typec_i2s_sclk_tmp by yli 0726
#modify U358-> u_sclk_out_3/u_mux2 by yli 0726
create_generated_clock -name hdmi_typec_i2s_sclk_tmp -source [get_pins sirius_sub_top_inst/data_repeater_audio_m7i2s_inst/u_data_repeater/data_buf_reg_3__0_/Q] -divide_by 1 [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_i2s_grp/u_sclk_out_3/u_mux2/X] -master_clock [get_clocks hdmi_m7i2s_sclk] -add
create_generated_clock -name hdmi_typec_i2s_sclk_pad -source [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_i2s_grp/u_sclk_out_3/u_mux2/X] -divide_by 1 [get_ports I2S_CLK3_PAD] -master_clock [get_clocks hdmi_typec_i2s_sclk_tmp] -add -combinational
create_generated_clock -name hdmi_typec_i2s_sclk_gbe_pad -source [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_i2s_grp/u_sclk_out_3/u_mux2/X] -divide_by 1 [get_ports GBE_MDC_PAD] -master_clock [get_clocks hdmi_typec_i2s_sclk_tmp] -add -combinational



create_generated_clock -name qspi_sclk     -divide_by 2         -master_clock [get_clocks CLK_M7_FLASH] [get_pins  sirius_sub_top_inst/m7_peripheral_inst/u_hp_spi_top/u_spi_ctrl/spi_ck_o_reg/Q] -source [get_pins $cgu_inst_hier/u_CLK_M7_FLASH/u_Q/Q] -add 

# change qspi clock point EMMC_CLKOUT_PAD -> SD_CCLK_OUT_PAD by yli 0726 
create_generated_clock -name qspi_sclk_pad -divide_by 1 -invert -master_clock [get_clocks qspi_sclk]    [get_ports SD_CCLK_OUT_PAD]  -source [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_hp_spi_top/u_spi_ctrl/spi_ck_o_reg/Q] -combinational -add 

### non_secure ###
create_clock -name CLK_ADCPLL_400M_SYNTH [get_pins ${abb_inst_hier}/CLK_ADCPLL_400M_SYNTH]   -period  2.500  -waveform {0  1.250}
create_clock -name CLK_DIV_DDR           [get_pins ${ddr_inst_hier}/u_ddr_pll/CLKDIV_CORE]   -period  5.260  -waveform {0  2.630}
create_clock -name CLK_DIV_PIX           [get_pins ${abb_inst_hier}/CLK_DIV_PIX]             -period  5.260  -waveform {0  2.630}
create_clock -name CLK_DIV_SDC           [get_pins ${abb_inst_hier}/CLK_DIV_SDC]             -period  5.260  -waveform {0  2.630}
create_clock -name CLK_DIV_AUDIO         [get_pins ${abb_inst_hier}/CLK_DIV_AUDIO]           -period 17.500  -waveform {0  8.750}
create_clock -name CLK_REF_AUDIO         [get_pins ${abb_inst_hier}/CLK_REF_AUDIO]           -period 17.500  -waveform {0  8.750}
#create_clock -name SAR10_DOUT_SYNC_3     [get_pins ${abb_inst_hier}/SAR10_DOUT_SYNC_3]       -period 77.000  -waveform {0 38.500}
#create_clock -name TS_DATA_VALID         [get_pins ${abb_inst_hier}/TS_DATA_VALID]           -period 9856    -waveform {0 4928}




### IP clock generate ###########
# ddr
## modify period from 1.87ns -> 2ns for timing clean check by yli 1024
create_clock [get_pins ${ddr_inst_hier}/u_ddr_pll/PLLOUT_X1] -name ddr_pll_clk -period 2.000 -waveform {0 0.93} 
create_clock [get_pins ${ddr_inst_hier}/u_ddr_pll/PLLOUT_X4] -name ddr_pll_bypass_clk -period 2.000 -waveform {0 0.93} 

create_generated_clock [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/u_DWC_DDRPHYAC_top/pll_ew_ns_u_pll/pllout_x1]  -name AC_CTL_CLK  -source [get_pins ${ddr_inst_hier}/u_ddr_pll/PLLOUT_X1]  -master_clock ddr_pll_clk  -multiply_by 1  -add
create_generated_clock [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/u_DWC_DDRPHYAC_top/pll_ew_ns_u_pll/pllout_x4x2]  -name AC_DDR_CLK  -source [get_pins ${ddr_inst_hier}/u_ddr_pll/PLLOUT_X1]  -master_clock ddr_pll_clk  -multiply_by 4  -add
create_generated_clock [get_pins                                                                     \
${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/dx_0__dx_top_u_DWC_DDRPHYDATX8_top/pll_ew_ns_u_pll/pllout_x1]  -name DX0_CTL_CLK  -source [get_pins ${ddr_inst_hier}/u_ddr_pll/PLLOUT_X1]  -master_clock ddr_pll_clk  -multiply_by 1  -add
create_generated_clock [get_pins                                                                     \
${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/dx_0__dx_top_u_DWC_DDRPHYDATX8_top/pll_ew_ns_u_pll/pllout_x4x2]  -name DX0_DDR_CLK  -source [get_pins ${ddr_inst_hier}/u_ddr_pll/PLLOUT_X1]  -master_clock ddr_pll_clk  -multiply_by 4  -add
create_generated_clock [get_pins                                                                     \
${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/dx_0__dx_top_u_DWC_DDRPHYDATX8_top/pll_ew_ns_u_pll/pllout_x1]  -name DX1_CTL_CLK  -source [get_pins ${ddr_inst_hier}/u_ddr_pll/PLLOUT_X1]  -master_clock ddr_pll_clk  -multiply_by 1  -add
create_generated_clock [get_pins                                                                     \
${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/dx_0__dx_top_u_DWC_DDRPHYDATX8_top/pll_ew_ns_u_pll/pllout_x4x2]  -name DX1_DDR_CLK  -source [get_pins ${ddr_inst_hier}/u_ddr_pll/PLLOUT_X1]  -master_clock ddr_pll_clk  -multiply_by 4  -add
create_generated_clock [get_pins                                                                     \
${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/dx_2__dx_top_u_DWC_DDRPHYDATX8_top/pll_ew_ns_u_pll/pllout_x1]  -name DX2_CTL_CLK  -source [get_pins ${ddr_inst_hier}/u_ddr_pll/PLLOUT_X1]  -master_clock ddr_pll_clk  -multiply_by 1  -add
create_generated_clock [get_pins                                                                     \
${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/dx_2__dx_top_u_DWC_DDRPHYDATX8_top/pll_ew_ns_u_pll/pllout_x4x2]  -name DX2_DDR_CLK  -source [get_pins ${ddr_inst_hier}/u_ddr_pll/PLLOUT_X1]  -master_clock ddr_pll_clk  -multiply_by 4  -add
create_generated_clock [get_pins                                                                     \
${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/dx_2__dx_top_u_DWC_DDRPHYDATX8_top/pll_ew_ns_u_pll/pllout_x1]  -name DX3_CTL_CLK  -source [get_pins ${ddr_inst_hier}/u_ddr_pll/PLLOUT_X1]  -master_clock ddr_pll_clk  -multiply_by 1  -add
create_generated_clock [get_pins                                                                     \
${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/dx_2__dx_top_u_DWC_DDRPHYDATX8_top/pll_ew_ns_u_pll/pllout_x4x2]  -name DX3_DDR_CLK  -source [get_pins ${ddr_inst_hier}/u_ddr_pll/PLLOUT_X1]  -master_clock ddr_pll_clk  -multiply_by 4  -add
create_generated_clock [get_pins                                                                     \
${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/dx_4__dx_top_u_DWC_DDRPHYDATX8_top/pll_ew_ns_u_pll/pllout_x1]  -name DX4_CTL_CLK  -source [get_pins ${ddr_inst_hier}/u_ddr_pll/PLLOUT_X1]  -master_clock ddr_pll_clk  -multiply_by 1  -add
create_generated_clock [get_pins                                                                     \
${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/dx_4__dx_top_u_DWC_DDRPHYDATX8_top/pll_ew_ns_u_pll/pllout_x4x2]  -name DX4_DDR_CLK  -source [get_pins ${ddr_inst_hier}/u_ddr_pll/PLLOUT_X1]  -master_clock ddr_pll_clk  -multiply_by 4  -add
create_generated_clock [get_pins                                                                     \
${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/dx_4__dx_top_u_DWC_DDRPHYDATX8_top/pll_ew_ns_u_pll/pllout_x1]  -name DX5_CTL_CLK  -source [get_pins ${ddr_inst_hier}/u_ddr_pll/PLLOUT_X1]  -master_clock ddr_pll_clk  -multiply_by 1  -add
create_generated_clock [get_pins                                                                     \
${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/dx_4__dx_top_u_DWC_DDRPHYDATX8_top/pll_ew_ns_u_pll/pllout_x4x2]  -name DX5_DDR_CLK  -source [get_pins ${ddr_inst_hier}/u_ddr_pll/PLLOUT_X1]  -master_clock ddr_pll_clk  -multiply_by 4  -add
create_generated_clock [get_pins                                                                     \
${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/dx_6__dx_top_u_DWC_DDRPHYDATX8_top/pll_ew_ns_u_pll/pllout_x1]  -name DX6_CTL_CLK  -source [get_pins ${ddr_inst_hier}/u_ddr_pll/PLLOUT_X1]  -master_clock ddr_pll_clk  -multiply_by 1  -add
create_generated_clock [get_pins                                                                     \
${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/dx_6__dx_top_u_DWC_DDRPHYDATX8_top/pll_ew_ns_u_pll/pllout_x4x2]  -name DX6_DDR_CLK  -source [get_pins ${ddr_inst_hier}/u_ddr_pll/PLLOUT_X1]  -master_clock ddr_pll_clk  -multiply_by 4  -add
create_generated_clock [get_pins                                                                     \
${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/dx_6__dx_top_u_DWC_DDRPHYDATX8_top/pll_ew_ns_u_pll/pllout_x1]  -name DX7_CTL_CLK  -source [get_pins ${ddr_inst_hier}/u_ddr_pll/PLLOUT_X1]  -master_clock ddr_pll_clk  -multiply_by 1  -add
create_generated_clock [get_pins                                                                     \
${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/dx_6__dx_top_u_DWC_DDRPHYDATX8_top/pll_ew_ns_u_pll/pllout_x4x2]  -name DX7_DDR_CLK  -source [get_pins ${ddr_inst_hier}/u_ddr_pll/PLLOUT_X1]  -master_clock ddr_pll_clk  -multiply_by 4  -add
# sub3
create_clock -name mpll1_clk_q                          -period 1    [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/phy/mpll1_clk_q] -waveform {0 0.5} 
create_clock -name pmix1_clk                            -period 1    [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/phy/pmix1_clk]   -waveform {0 0.5}
create_clock -name pcie_iip_device_inst_ref_clk         -period 5    [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/phy/ref_pad_clk_p]  -waveform {0 2.5}
create_clock -name pcie_iip_device_inst_mpll_word_clk_0 -period 2    [get_ports PCIE_RESREF]         -waveform {0 1}
create_clock -name pcie_iip_device_inst_rx0_m           -period 2    [get_ports PCIE_RX0N]           -waveform {0 1}
create_clock -name pcie_iip_device_inst_rx1_m           -period 2    [get_ports PCIE_RX1N]           -waveform {0 1}
create_generated_clock -name sirius_sub_3_inst/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/phy/ref_output_clk -divide_by 1 -combinational \
                       -source [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/phy/ref_pad_clk_p] \
                       [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/phy/ref_output_clk] 
create_generated_clock -name pcie_iip_device_inst_phy0_mpll_word_clk   -divide_by 1 [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/word_scan_mux/u_clk/X]     -source [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/phy/mpll_word_clk]   -combinational
create_generated_clock -name pcie_iip_device_inst_phy0_mpll_dword_clk  -divide_by 1 [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/dword_scan_mux/u_clk/X]    -source [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/phy/mpll_dword_clk]  -combinational
create_generated_clock -name pcie_iip_device_inst_phy0_mpll_qword_clk  -divide_by 1 [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/qword_scan_mux/u_clk/X]    -source [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/phy/mpll_qword_clk]  -combinational
create_generated_clock -name pcie_iip_device_inst_mpll0_dword_clk_glue -divide_by 1  [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/glue/phy_clk_sel/pipe_clk_sel_dword/pipe_0_clk_mux/u_clk/X]      -source [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/dword_scan_mux/u_clk/X]  -master_clock pcie_iip_device_inst_phy0_mpll_dword_clk  -combinational  -add
create_generated_clock -name pcie_iip_device_inst_mpll0_qword_clk_glue -divide_by 1  [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/glue/phy_clk_sel/pipe_clk_sel_qword/pipe_0_clk_mux/u_clk/X]      -source [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/qword_scan_mux/u_clk/X]  -master_clock pcie_iip_device_inst_phy0_mpll_qword_clk  -combinational  -add
create_generated_clock -name pcie_iip_device_inst_mpll1_dword_clk_glue -divide_by 1  [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/glue/phy_clk_sel/pipe_clk_sel_dword/pipe_gnd_1_clk_mux/u_clk/X]  -source [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/dword_scan_mux/u_clk/X]  -master_clock pcie_iip_device_inst_phy0_mpll_dword_clk  -combinational  -add
create_generated_clock -name pcie_iip_device_inst_mpll1_qword_clk_glue -divide_by 1  [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/glue/phy_clk_sel/pipe_clk_sel_qword/pipe_gnd_1_clk_mux/u_clk/X]  -source [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/qword_scan_mux/u_clk/X]  -master_clock pcie_iip_device_inst_phy0_mpll_qword_clk  -combinational  -add
create_generated_clock -name pcie_iip_device_inst_pipe0_pclk_gen2 -divide_by 1       [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe0_clk_ctl/gen_pcs_clk_pcs_clk_glcm_inst/pipe_clk_out_scan_mux/u_clk/X]   -source [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/glue/phy_clk_sel/pipe_clk_sel_dword/pipe_0_clk_mux/u_clk/X]  -combinational
create_generated_clock -name pcie_iip_device_inst_pipe0_pclk_gen1 -divide_by 1       [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe0_clk_ctl/gen_pcs_clk_pcs_clk_glcm_inst/pipe_clk_out_scan_mux/u_clk/X]   -source [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/glue/phy_clk_sel/pipe_clk_sel_qword/pipe_0_clk_mux/u_clk/X]  -master_clock pcie_iip_device_inst_mpll0_qword_clk_glue  -combinational  -add
#comment by yli 0721
#create_generated_clock -name pcie_iip_device_inst_pipe1_pclk_gen2 -divide_by 1       [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe1_clk_ctl/gen_pcs_clk_pcs_clk_glcm_inst/pipe_clk_out_scan_mux/u_clk/X]   -source [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/glue/phy_clk_sel/pipe_clk_sel_dword/pipe_gnd_1_clk_mux/u_clk/X]  -combinational
create_generated_clock -name pcie_iip_device_inst_pipe1_pclk_gen1 -divide_by 1       [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe1_clk_ctl/gen_pcs_clk_pcs_clk_glcm_inst/pipe_clk_out_scan_mux/u_clk/X]   -source [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/glue/phy_clk_sel/pipe_clk_sel_qword/pipe_gnd_1_clk_mux/u_clk/X]  -master_clock pcie_iip_device_inst_mpll1_qword_clk_glue  -combinational  -add
create_generated_clock -name pcie_iip_device_inst_dbi_aclk_ug  -divide_by 1 -master_clock [get_clocks CLK_CFG_125] [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_dbi_aclk_buf/u_X/X]  -source [get_pins $cgu_inst_hier/u_CLK_CFG_125/u_X/X] -combinational -add
create_generated_clock -name pcie_iip_device_inst_mstr_aclk_ug -divide_by 1 -master_clock [get_clocks CLK_CFG_125] [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_mstr_aclk_buf/u_X/X] -source [get_pins $cgu_inst_hier/u_CLK_CFG_125/u_X/X] -combinational -add
create_generated_clock -name pcie_iip_device_inst_slv_aclk_ug  -divide_by 1 -master_clock [get_clocks CLK_CFG_125] [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_slv_aclk_buf/u_X/X]  -source [get_pins $cgu_inst_hier/u_CLK_CFG_125/u_X/X] -combinational -add
create_generated_clock -name pcie_iip_device_inst_core_clk    -divide_by 1 -master_clock pcie_iip_device_inst_pipe0_pclk_gen2  [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_clk_rst/u_clk_rst/u_clk_mux2_core_clk/u_clk_o/X]   -source [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe0_clk_ctl/gen_pcs_clk_pcs_clk_glcm_inst/pipe_clk_out_scan_mux/u_clk/X] -combinational -add
create_generated_clock -name pcie_iip_device_inst_core_clk_ug -divide_by 1 -master_clock pcie_iip_device_inst_pipe0_pclk_gen2  [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_clk_rst/u_clk_rst/u_clk_rst_sfsm/u_core_clk_ug/X]  -source [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe0_clk_ctl/gen_pcs_clk_pcs_clk_glcm_inst/pipe_clk_out_scan_mux/u_clk/X] -combinational -add
create_generated_clock -name pcie_iip_device_inst_dbi_aclk    -divide_by 1 [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_clk_rst/u_clk_rst/u_clk_gate_dbi_aclk/u_clk_o/Q]   -source [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_dbi_aclk_buf/u_X/X]  -combinational
create_generated_clock -name pcie_iip_device_inst_mstr_aclk   -divide_by 1 [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_clk_rst/u_clk_rst/u_clk_gate_mstr_aclk/u_clk_o/Q]  -source [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_mstr_aclk_buf/u_X/X] -combinational
create_generated_clock -name pcie_iip_device_inst_radm_clk_g  -divide_by 1 [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_clk_rst/u_radm_clk_gater/u_clk_o/Q]                -source [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_clk_rst/u_clk_rst/u_clk_mux2_core_clk/u_clk_o/X] -master_clock pcie_iip_device_inst_core_clk -combinational -add
create_generated_clock -name pcie_iip_device_inst_slv_aclk    -divide_by 1 [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_clk_rst/u_clk_rst/u_clk_gate_slv_aclk/u_clk_o/Q]   -source [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_slv_aclk_buf/u_X/X] -combinational
create_generated_clock -name pcie_iip_device_inst_aux_clk     -divide_by 1 [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_clk_rst/u_clk_rst/u_clk_mux2_sw_aux_clk/u_clk_o/X] -source [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe0_clk_ctl/gen_pcs_clk_pcs_clk_glcm_inst/pipe_clk_out_scan_mux/u_clk/X] -master_clock pcie_iip_device_inst_pipe0_pclk_gen2 -add -combinational
create_generated_clock -name pcie_iip_device_inst_aux_clk_g   -divide_by 1 [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_clk_rst/u_clk_rst/u_aux_clk_gater/u_clk_o/Q]       -source [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_clk_rst/u_clk_rst/u_clk_mux2_sw_aux_clk/u_clk_o/X] -combinational
create_generated_clock -name core_clk_h -master_clock pcie_iip_device_inst_core_clk -divide_by 2 [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_pcie_registers/core_clk_h_reg/Q] -source [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_clk_rst/u_clk_rst/u_clk_mux2_core_clk/u_clk_o/X] -add
create_generated_clock -name phy_mpll_dword_clk_h -divide_by 2 [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_pcie_registers/phy_mpll_dword_clk_h_reg/Q] -source [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/phy/mpll_dword_clk]

#typec
create_generated_clock -name cdn_typec_subsystem_top_inst_typec_subsystem_apb_pclk -divide_by 1 -master_clock [get_clocks CLK_CFG_125] -source [get_pins $cgu_inst_hier/u_CLK_CFG_125/u_X/X] -combinational [get_pins ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_ss_pclk_buf/U1/X] -add
create_generated_clock -name cdn_typec_subsystem_top_inst_tcpd_apb_pclk   -divide_by 1 -source [get_pins ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_ss_pclk_buf/U1/X] -combinational [get_pins ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_cdn_typec_subsystem_apb_wrapper/u_tcpd_pclk_buf/U1/X]
create_generated_clock -name cdn_typec_subsystem_top_inst_phy_apb_pclk    -divide_by 1 -source [get_pins ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_ss_pclk_buf/U1/X] -combinational [get_pins ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_cdn_typec_subsystem_apb_wrapper/u_phy_pclk_buf/U1/X]
create_generated_clock -name cdn_typec_subsystem_top_inst_usb_apb_pclk    -divide_by 1 -source [get_pins ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_ss_pclk_buf/U1/X] -combinational [get_pins ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_cdn_typec_subsystem_apb_wrapper/u_usb_pclk_buf/U1/X]
create_generated_clock -name cdn_typec_subsystem_top_inst_dp_apb_pclk     -divide_by 1 -source [get_pins ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_ss_pclk_buf/U1/X] -combinational [get_pins ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_cdn_typec_subsystem_apb_wrapper/u_dp_pclk_buf/U1/X]
create_generated_clock -name cdn_typec_subsystem_top_inst_cipher_apb_pclk -divide_by 1 -source [get_pins ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_ss_pclk_buf/U1/X] -combinational [get_pins ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_cdn_typec_subsystem_apb_wrapper/u_cipher_pclk_buf/U1/X]
create_generated_clock -name cdn_typec_subsystem_top_inst_secure_apb_pclk -divide_by 1 -source [get_pins ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_ss_pclk_buf/U1/X] -combinational [get_pins ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_cdn_typec_subsystem_apb_wrapper/u_secure_pclk_buf/U1/X]

create_clock -name cdn_typec_subsystem_top_inst_CMN_PLL1CLK_DATART0 -period [expr $pll1_clk_period * 2] -waveform "0 [expr $pll1_clk_period]" [get_pins ${sub3_inst_hier}/$USBPHY_INST/u_pma/cmn_pll1_clk_datart0]
create_clock -name cdn_typec_subsystem_top_inst_CMN_PLL1CLK_DATART1 -period $pll1_clk_period -waveform "0 [expr $pll1_clk_period/2.0]" [get_pins ${sub3_inst_hier}/$USBPHY_INST/u_pma/cmn_pll1_clk_datart1]
create_clock -name LN1_RDCLK -period $pll0_clk_period -waveform "0 [expr $pll0_clk_period/2.0]" [get_pins ${sub3_inst_hier}/$USBPHY_INST/u_pma/rx_rd_clk_ln_1]
create_clock -name LN2_RDCLK -period $pll0_clk_period -waveform "0 [expr $pll0_clk_period/2.0]" [get_pins ${sub3_inst_hier}/$USBPHY_INST/u_pma/rx_rd_clk_ln_2]
create_clock -name LN1_RXCLK -period $pll0_clk_period -waveform "0 [expr $pll0_clk_period/2.0]" [get_pins ${sub3_inst_hier}/$USBPHY_INST/u_pma/LN_1_RXCLK]
create_clock -name LN2_RXCLK -period $pll0_clk_period -waveform "0 [expr $pll0_clk_period/2.0]" [get_pins ${sub3_inst_hier}/$USBPHY_INST/u_pma/LN_2_RXCLK]
create_clock -name REFCLK       -period $ref_clk_period  -waveform "0 [expr $ref_clk_period/2.0]"  [get_pins ${sub3_inst_hier}/$USBPHY_INST/u_pma/REFCLK]                     
create_clock -name SYMCLK -period [expr $pll1_clk_period * 2] -waveform "0 $pll1_clk_period"  [get_pins ${sub3_inst_hier}/$USBPHY_INST/u_pma/SYMCLK_ACAP]
create_clock -name spdif_cdr_mclk_out -p $spdif_cdr_mclk_in_period [get_pins ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_ats_source_mhdp_core_mem/source_mhdp_core_top_i/source_aif_i/source_audio_decoder_i/u_spdif_cdr_mclk/U1/X] -waveform [list 0 [expr $spdif_cdr_mclk_in_period / 2]]
create_clock -name cdn_typec_subsystem_top_inst_PSMCLK             -period $psm_clk_period     -waveform "0 [expr $psm_clk_period/2.0]" [get_pins ${sub3_inst_hier}/$USBPHY_INST/u_pma/cmn_psm_clk_out]
create_clock -name cdn_typec_subsystem_top_inst_CMN_PLL0CLK_DATART -period $pll0_clk_period    -waveform "0 [expr $pll0_clk_period/2.0]" [get_pins ${sub3_inst_hier}/$USBPHY_INST/u_pma/cmn_pll0_clk_datart0]
create_clock -name cdn_typec_subsystem_top_inst_RCVCLK             -period $ref_clk_period     -waveform "0 [expr $ref_clk_period/2.0]" [get_pins ${sub3_inst_hier}/$USBPHY_INST/u_pma/cmn_ref_clk_rcv]
create_clock -name gen_tcpd_virt_clk_in                            -period $VIRT_CLK_IN_PERIOD -waveform [list 0.0 $VIRT_CLK_IN_HIGH_PERIOD]
create_generated_clock -name spdif_cdr_mclk_in [get_pins ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_ats_source_mhdp_core_mem/source_mhdp_core_top_i/source_car_i/clkgate_spdif_mclk/U_SVQ_CKGTPLT_V7_12/Q] -source [get_pins ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_ats_source_mhdp_core_mem/source_mhdp_core_top_i/source_aif_i/source_audio_decoder_i/u_spdif_cdr_mclk/U1/X] -divide_by 1 -invert
create_generated_clock -name cdn_typec_subsystem_top_inst_CMN_PLL1CLK_DATART0_OUT -divide_by 1 -combinational -master_clock [get_clocks cdn_typec_subsystem_top_inst_CMN_PLL1CLK_DATART0] -source [get_pins ${sub3_inst_hier}/$USBPHY_INST/u_pma/cmn_pll1_clk_datart0] -add [get_pins ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_cdnsusbss_drd_ips/u_phy_data_buf/U1/X]
create_generated_clock -name cdn_typec_subsystem_top_inst_CMN_PLL1CLK_DATART1_OUT -divide_by 1 -combinational -master_clock [get_clocks cdn_typec_subsystem_top_inst_CMN_PLL1CLK_DATART1] -add [get_pins ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_cdnsusbss_drd_ips/u_phy_char_buf/U1/X] -source [get_pins ${sub3_inst_hier}/$USBPHY_INST/u_pma/cmn_pll1_clk_datart1]
create_generated_clock -name cdn_typec_subsystem_top_inst_dptx_vif_clk -source [get_pins $cgu_inst_hier/u_CLK_TYPEC_PIX/u_Q/Q] -divide_by 1 -combinational [get_pins ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_ats_source_mhdp_core_mem/source_mhdp_core_top_i/source_car_i/clkgate_dptx_vif_clk/U_SVQ_CKGTPLT_V7_12/Q]
create_generated_clock -name cdn_typec_subsystem_top_inst_dptx_sys_clk -source [get_pins $cgu_inst_hier/u_CLK_DPTX_TYPEC/u_Q/Q] -divide_by 1 -combinational [get_pins ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_ats_source_mhdp_core_mem/source_mhdp_core_top_i/source_car_i/clkgate_dptx_sys_clk/U_SVQ_CKGTPLT_V7_12/Q]
create_generated_clock -name cdn_typec_subsystem_top_inst_dptx_aux_sys_clk -source [get_pins $cgu_inst_hier/u_CLK_DPTX_TYPEC/u_Q/Q]  -divide_by 1 -combinational [get_pins ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_ats_source_mhdp_core_mem/source_mhdp_core_top_i/source_car_i/clkgate_source_aux_sys_clk/U_SVQ_CKGTPLT_V7_12/Q]
create_generated_clock -name cdn_typec_subsystem_top_inst_dptx_phy_char_clk       -source [get_pins ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_cdnsusbss_drd_ips/phy_pma_char_clk_out]  -divide_by 1 -combinational [get_pins ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_ats_source_mhdp_core_mem/source_mhdp_core_top_i/source_car_i/clkgate_dptx_phy_char_clk/U_SVQ_CKGTPLT_V7_12/Q]
create_generated_clock -name cdn_typec_subsystem_top_inst_dptx_frmr_data_clk      -source [get_pins ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_cdnsusbss_drd_ips/phy_pma_tx_data_clk_out]  -divide_by 1 -combinational [get_pins ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_ats_source_mhdp_core_mem/source_mhdp_core_top_i/source_car_i/clkgate_dptx_frmr_data_clk/U_SVQ_CKGTPLT_V7_12/Q]
create_generated_clock -name cdn_typec_subsystem_top_inst_source_cipher_char_clk  -source [get_pins ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_cdnsusbss_drd_ips/phy_pma_char_clk_out]  -divide_by 1 -combinational [get_pins ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_ats_source_mhdp_core_mem/source_mhdp_core_top_i/source_car_i/clkgate_source_cipher_char_clk/U_SVQ_CKGTPLT_V7_12/Q]
create_generated_clock -name cdn_typec_subsystem_top_inst_source_phy_data_out_clk -source [get_pins ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_cdnsusbss_drd_ips/phy_pma_tx_data_clk_out]  -divide_by 1 -combinational [get_pins ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_ats_source_mhdp_core_mem/source_mhdp_core_top_i/source_car_i/clkgate_source_phy_data_out_clk/U_SVQ_CKGTPLT_V7_12/Q]
create_generated_clock -name cdn_typec_subsystem_top_inst_source_phy_char_out_clk -source [get_pins ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_cdnsusbss_drd_ips/phy_pma_char_clk_out]  -divide_by 1 -combinational [get_pins ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_ats_source_mhdp_core_mem/source_mhdp_core_top_i/source_car_i/clkgate_source_phy_char_out_clk/U_SVQ_CKGTPLT_V7_12/Q]
create_generated_clock -name cdn_typec_subsystem_top_inst_source_pkt_data_clk     -source [get_pins ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_cdnsusbss_drd_ips/phy_pma_tx_data_clk_out]  -divide_by 1 -combinational [get_pins ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_ats_source_mhdp_core_mem/source_mhdp_core_top_i/source_car_i/clkgate_source_pkt_data_clk/U_SVQ_CKGTPLT_V7_12/Q]
create_generated_clock -name cdn_typec_subsystem_top_inst_source_aif_pkt_clk      -source [get_pins ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_cdnsusbss_drd_ips/phy_pma_tx_data_clk_out]  -divide_by 1 -combinational [get_pins ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_ats_source_mhdp_core_mem/source_mhdp_core_top_i/source_car_i/clkgate_source_aif_pkt_clk/U_SVQ_CKGTPLT_V7_12/Q]
create_generated_clock -name cdn_typec_subsystem_top_inst_source_cipher_sys_clk   -source [get_pins $cgu_inst_hier/u_CLK_DPTX_TYPEC/u_Q/Q] -divide_by 1 -combinational [get_pins ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_ats_source_mhdp_core_mem/source_mhdp_core_top_i/source_car_i/clkgate_source_cipher_sys_clk/U_SVQ_CKGTPLT_V7_12/Q]
create_generated_clock -name cdn_typec_subsystem_top_inst_source_crypto_sys_clk   -source [get_pins $cgu_inst_hier/u_CLK_DPTX_TYPEC/u_Q/Q] -divide_by 1 -combinational [get_pins ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_ats_source_mhdp_core_mem/source_mhdp_core_top_i/source_car_i/clkgate_source_crypto_sys_clk/U_SVQ_CKGTPLT_V7_12/Q]
create_generated_clock -name cdn_typec_subsystem_top_inst_source_pkt_sys_clk      -source [get_pins $cgu_inst_hier/u_CLK_DPTX_TYPEC/u_Q/Q] -divide_by 1 -combinational [get_pins ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_ats_source_mhdp_core_mem/source_mhdp_core_top_i/source_car_i/clkgate_source_pkt_sys_clk/U_SVQ_CKGTPLT_V7_12/Q]
create_generated_clock -name cdn_typec_subsystem_top_inst_source_aif_sys_clk      -source [get_pins $cgu_inst_hier/u_CLK_DPTX_TYPEC/u_Q/Q] -divide_by 1 -combinational [get_pins ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_ats_source_mhdp_core_mem/source_mhdp_core_top_i/source_car_i/clkgate_source_aif_sys_clk/U_SVQ_CKGTPLT_V7_12/Q]
# modified from U10 -> U7 by yli 0702
# modified from U7 -> U10 by yli 0702
# modified from U10 -> U7 by yli 0801
create_generated_clock -name cdn_typec_subsystem_top_inst_source_xt_pclk          -source [get_pins $cgu_inst_hier/u_CLK_DPTX_TYPEC/u_Q/Q] -divide_by 1 -combinational [get_pins ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_ats_source_mhdp_core_mem/source_mhdp_core_top_i/source_car_i/U7/X]
create_generated_clock -name cdn_typec_subsystem_top_inst_aclk                  -source [get_pins $cgu_inst_hier/u_CLK_CFG_125/u_X/X] -divide_by 1 -combinational  [get_pins ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_aclk_buf/U1/X]
create_generated_clock -name cdn_typec_subsystem_top_inst_otg_fast_clk          -source [get_pins $cgu_inst_hier/u_CLK_CFG_125/u_X/X] -divide_by 1 -combinational  [get_pins ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_otg_clk_buf/U1/X]
create_generated_clock -name cdn_typec_subsystem_top_inst_app_clk_predft        -source [get_pins $cgu_inst_hier/u_CLK_CFG_125/u_X/X] -divide_by 1 -combinational  [get_pins ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_clk_125mhz_buf/U1/X]
create_generated_clock -name cdn_typec_subsystem_top_inst_PIPE_CLK -divide_by 2 -add -master_clock [get_clocks cdn_typec_subsystem_top_inst_CMN_PLL0CLK_DATART] -source [get_pins ${sub3_inst_hier}/$USBPHY_INST/u_pma/cmn_pll0_clk_datart0] [get_pins -nocase ${sub3_inst_hier}/$USBPHY_INST/u_phy_clkrst/u_usb_tx_datart_clk_div/clock_div2_reg/q] 







# ca7
create_clock -name a7pll_clk -period 1.210 -waveform {0 0.605} [get_pins $ca7_inst_hier/a7_subsystem_inst/u_a7_harden_subsystem/u_a7_cgu/u_cpu_pll/CLKOUT09]
#modify 20M source from buf -> abb yli 0809
#move point to Q by yli 0814
create_generated_clock -divide_by 2 -name a7fclk    -source [get_pins $abb_inst_hier/CLK_OSC_20M] [get_pins $ca7_inst_hier/a7_subsystem_inst/u_a7_harden_subsystem/u_a7_cgu/u_a7_cgu_divider_4_fclk/u_clk_gen_div2/Q]
create_generated_clock -divide_by 2 -name a7fclk_4  -source [get_pins $ca7_inst_hier/a7_subsystem_inst/u_a7_harden_subsystem/u_a7_cgu/u_a7_cgu_divider_4_fclk/u_clk_gen_div2/Q] [get_pins $ca7_inst_hier/a7_subsystem_inst/u_a7_harden_subsystem/u_a7_cgu/u_a7_cgu_divider_4_fclk/u_clk_gen_div4/Q]    
create_generated_clock -divide_by 2 -name a7fclk_8  -source [get_pins $ca7_inst_hier/a7_subsystem_inst/u_a7_harden_subsystem/u_a7_cgu/u_a7_cgu_divider_4_fclk/u_clk_gen_div4/Q] [get_pins $ca7_inst_hier/a7_subsystem_inst/u_a7_harden_subsystem/u_a7_cgu/u_a7_cgu_divider_4_fclk/u_clk_gen_div8/Q]  
create_generated_clock -divide_by 2 -name a7fclk_16 -source [get_pins $ca7_inst_hier/a7_subsystem_inst/u_a7_harden_subsystem/u_a7_cgu/u_a7_cgu_divider_4_fclk/u_clk_gen_div8/Q] [get_pins $ca7_inst_hier/a7_subsystem_inst/u_a7_harden_subsystem/u_a7_cgu/u_a7_cgu_divider_4_fclk/u_clk_gen_div16/Q] 

create_generated_clock -divide_by 1 -name cortexa7_clk -source [get_pins $ca7_inst_hier/a7_subsystem_inst/u_a7_harden_subsystem/u_a7_cgu/u_cpu_pll/CLKOUT09] [get_pins $ca7_inst_hier/a7_subsystem_inst/u_a7_harden_subsystem/u_a7_cgu/u_a7_cgu_throttle/u_clk_gate/Q]
# addec by yli 0621 for solving min period
create_generated_clock              -name l2_clk -master_clock cortexa7_clk -source [get_pins $ca7_inst_hier/a7_subsystem_inst/u_a7_harden_subsystem/u_a7_cgu/u_a7_cgu_throttle/u_clk_gate/Q] [get_pins $ca7_inst_hier/a7_subsystem_inst/u_a7_harden_subsystem/u_cortexa7_integration/u_cortexa7/u_cortexa7l2/g_l2_rams*u_ca7_l2_datarams/u_inter_clkgate*/u_a7_clk_gate/Q] -edges {1 2 5} -add

create_generated_clock -divide_by 2 -name a7apb_clk_2    -source [get_pins $ca7_inst_hier/a7_subsystem_inst/u_a7_harden_subsystem/u_a7_cgu/u_a7_cgu_throttle/u_clk_gate/Q] [get_pins $ca7_inst_hier/a7_subsystem_inst/u_a7_harden_subsystem/u_a7_cgu/u_a7_cgu_divider_4_pclk/u_clk_div2_buf/X]
create_generated_clock -divide_by 2 -name a7apb_clk      -source [get_pins $ca7_inst_hier/a7_subsystem_inst/u_a7_harden_subsystem/u_a7_cgu/u_a7_cgu_divider_4_pclk/u_clk_div2_buf/X] [get_pins $ca7_inst_hier/a7_subsystem_inst/u_a7_harden_subsystem/u_a7_cgu/u_a7_cgu_divider_4_pclk/u_clk_div4_buf/X]
create_generated_clock -divide_by 2 -name a7apb_clk_8    -source [get_pins $ca7_inst_hier/a7_subsystem_inst/u_a7_harden_subsystem/u_a7_cgu/u_a7_cgu_divider_4_pclk/u_clk_div4_buf/X] [get_pins $ca7_inst_hier/a7_subsystem_inst/u_a7_harden_subsystem/u_a7_cgu/u_a7_cgu_divider_4_pclk/u_clk_div8_buf/X]
create_generated_clock -divide_by 2 -name a7apb_clk_16   -source [get_pins $ca7_inst_hier/a7_subsystem_inst/u_a7_harden_subsystem/u_a7_cgu/u_a7_cgu_divider_4_pclk/u_clk_div8_buf/X] [get_pins $ca7_inst_hier/a7_subsystem_inst/u_a7_harden_subsystem/u_a7_cgu/u_a7_cgu_divider_4_pclk/u_clk_div16_buf/X]
create_generated_clock -divide_by 2 -name a7ts_clk_2  -source  [get_pins $ca7_inst_hier/a7_subsystem_inst/u_a7_harden_subsystem/u_a7_cgu/u_cpu_pll/CLKOUT09] [get_pins $ca7_inst_hier/a7_subsystem_inst/u_a7_harden_subsystem/u_a7_cgu/u_a7_cgu_divider_4_ts_arm_clk/u_clk_div2_buf/X]
create_generated_clock -divide_by 2 -name a7ts_clk_4  -source  [get_pins $ca7_inst_hier/a7_subsystem_inst/u_a7_harden_subsystem/u_a7_cgu/u_a7_cgu_divider_4_ts_arm_clk/u_clk_div2_buf/X] [get_pins $ca7_inst_hier/a7_subsystem_inst/u_a7_harden_subsystem/u_a7_cgu/u_a7_cgu_divider_4_ts_arm_clk/u_clk_div4_buf/X]
create_generated_clock -divide_by 2 -name a7ts_clk_8  -source  [get_pins $ca7_inst_hier/a7_subsystem_inst/u_a7_harden_subsystem/u_a7_cgu/u_a7_cgu_divider_4_ts_arm_clk/u_clk_div4_buf/X] [get_pins $ca7_inst_hier/a7_subsystem_inst/u_a7_harden_subsystem/u_a7_cgu/u_a7_cgu_divider_4_ts_arm_clk/u_clk_div8_buf/X]
create_generated_clock -divide_by 2 -name a7ts_clk_16 -source  [get_pins $ca7_inst_hier/a7_subsystem_inst/u_a7_harden_subsystem/u_a7_cgu/u_a7_cgu_divider_4_ts_arm_clk/u_clk_div8_buf/X] [get_pins $ca7_inst_hier/a7_subsystem_inst/u_a7_harden_subsystem/u_a7_cgu/u_a7_cgu_divider_4_ts_arm_clk/u_clk_div16_buf/X]
# ceva
create_clock -period 1.666 -name ceva_pll_clk     [get_pins ${ceva_inst_hier}/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/u_cevaxm4_cgu/u_cevaxm4_pll/CLKOUT09] -waveform {0 0.833}
create_clock -period 50    -name ceva_pll_clk_tst [get_pins ${ceva_inst_hier}/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/u_cevaxm4_cgu/u_cevaxm4_pll/TST_PLL_CPU] -waveform {0 25}

#modify 20M source from buf -> abb yli 0809
#move point to Q by yli 0814
create_generated_clock -divide_by 2 -name ${ceva_inst_hier}/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/fclk    -source [get_pins $abb_inst_hier/CLK_OSC_20M] [get_pins ${ceva_inst_hier}/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/u_cevaxm4_cgu/u_cevaxm4_cgu_divider_4_fclk/u_clk_gen_div2/Q]
create_generated_clock -divide_by 2 -name ${ceva_inst_hier}/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/fclk_2  -source [get_pins ${ceva_inst_hier}/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/u_cevaxm4_cgu/u_cevaxm4_cgu_divider_4_fclk/u_clk_gen_div2/Q] [get_pins ${ceva_inst_hier}/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/u_cevaxm4_cgu/u_cevaxm4_cgu_divider_4_fclk/u_clk_gen_div4/Q]
create_generated_clock -divide_by 2 -name ${ceva_inst_hier}/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/fclk_8  -source [get_pins ${ceva_inst_hier}/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/u_cevaxm4_cgu/u_cevaxm4_cgu_divider_4_fclk/u_clk_gen_div4/Q] [get_pins ${ceva_inst_hier}/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/u_cevaxm4_cgu/u_cevaxm4_cgu_divider_4_fclk/u_clk_gen_div8/Q]
create_generated_clock -divide_by 2 -name ${ceva_inst_hier}/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/fclk_16 -source [get_pins ${ceva_inst_hier}/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/u_cevaxm4_cgu/u_cevaxm4_cgu_divider_4_fclk/u_clk_gen_div8/Q] [get_pins ${ceva_inst_hier}/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/u_cevaxm4_cgu/u_cevaxm4_cgu_divider_4_fclk/u_clk_gen_div16/Q]

create_generated_clock -divide_by 1 -name ${ceva_inst_hier}/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/cevaxm4_core0_clk -source [get_pins ${ceva_inst_hier}/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/u_cevaxm4_cgu/u_cevaxm4_pll/CLKOUT09] [get_pins ${ceva_inst_hier}/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/u_cevaxm4_cgu/u_cevaxm4_cgu_throttle_0/u_clk_gate/Q]
create_generated_clock -divide_by 1 -name ${ceva_inst_hier}/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/cevaxm4_core1_clk -source [get_pins ${ceva_inst_hier}/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/u_cevaxm4_cgu/u_cevaxm4_pll/CLKOUT09] [get_pins ${ceva_inst_hier}/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/u_cevaxm4_cgu/u_cevaxm4_cgu_throttle_1/u_clk_gate/Q]
create_generated_clock -divide_by 1 -name ${ceva_inst_hier}/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/cevaxm4_core2_clk -source [get_pins ${ceva_inst_hier}/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/u_cevaxm4_cgu/u_cevaxm4_pll/CLKOUT09] [get_pins ${ceva_inst_hier}/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/u_cevaxm4_cgu/u_cevaxm4_cgu_throttle_2/u_clk_gate/Q]
create_generated_clock -divide_by 1 -name ${ceva_inst_hier}/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/cevaxm4_core3_clk -source [get_pins ${ceva_inst_hier}/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/u_cevaxm4_cgu/u_cevaxm4_pll/CLKOUT09] [get_pins ${ceva_inst_hier}/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/u_cevaxm4_cgu/u_cevaxm4_cgu_throttle_3/u_clk_gate/Q]

#move point to Q by yli 0814
create_generated_clock -divide_by 2 -name ${ceva_inst_hier}/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/apb_clk_2  -source [get_pins ${ceva_inst_hier}/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/u_cevaxm4_cgu/u_cevaxm4_cgu_throttle_0/u_clk_gate/Q] [get_pins ${ceva_inst_hier}/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/u_cevaxm4_cgu/u_cevaxm4_cgu_divider_4_pclk/u_clk_gen_div2/Q]
create_generated_clock -divide_by 2 -name ${ceva_inst_hier}/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/apb_clk    -source [get_pins ${ceva_inst_hier}/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/u_cevaxm4_cgu/u_cevaxm4_cgu_divider_4_pclk/u_clk_gen_div2/Q] [get_pins ${ceva_inst_hier}/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/u_cevaxm4_cgu/u_cevaxm4_cgu_divider_4_pclk/u_clk_gen_div4/Q]
create_generated_clock -divide_by 2 -name ${ceva_inst_hier}/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/apb_clk_8  -source [get_pins ${ceva_inst_hier}/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/u_cevaxm4_cgu/u_cevaxm4_cgu_divider_4_pclk/u_clk_gen_div4/Q] [get_pins ${ceva_inst_hier}/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/u_cevaxm4_cgu/u_cevaxm4_cgu_divider_4_pclk/u_clk_gen_div8/Q]
create_generated_clock -divide_by 2 -name ${ceva_inst_hier}/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/apb_clk_16 -source [get_pins ${ceva_inst_hier}/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/u_cevaxm4_cgu/u_cevaxm4_cgu_divider_4_pclk/u_clk_gen_div8/Q] [get_pins ${ceva_inst_hier}/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/u_cevaxm4_cgu/u_cevaxm4_cgu_divider_4_pclk/u_clk_gen_div16/Q]


#move point to Q by yli 0814
create_generated_clock -divide_by 2 -name ${ceva_inst_hier}/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/tst_clk_2  -source [get_pins ${ceva_inst_hier}/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/u_cevaxm4_cgu/u_cevaxm4_pll/CLKOUT09] [get_pins ${ceva_inst_hier}/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/u_cevaxm4_cgu/u_cevaxm4_cgu_divider_4_ts_arm_clk/u_clk_gen_div2/Q]
create_generated_clock -divide_by 2 -name ${ceva_inst_hier}/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/tst_clk_4  -source [get_pins ${ceva_inst_hier}/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/u_cevaxm4_cgu/u_cevaxm4_cgu_divider_4_ts_arm_clk/u_clk_gen_div2/Q] [get_pins ${ceva_inst_hier}/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/u_cevaxm4_cgu/u_cevaxm4_cgu_divider_4_ts_arm_clk/u_clk_gen_div4/Q]
create_generated_clock -divide_by 2 -name ${ceva_inst_hier}/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/tst_clk_8  -source [get_pins ${ceva_inst_hier}/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/u_cevaxm4_cgu/u_cevaxm4_cgu_divider_4_ts_arm_clk/u_clk_gen_div4/Q] [get_pins ${ceva_inst_hier}/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/u_cevaxm4_cgu/u_cevaxm4_cgu_divider_4_ts_arm_clk/u_clk_gen_div8/Q]
create_generated_clock -divide_by 2 -name ${ceva_inst_hier}/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/tst_clk    -source [get_pins ${ceva_inst_hier}/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/u_cevaxm4_cgu/u_cevaxm4_cgu_divider_4_ts_arm_clk/u_clk_gen_div8/Q] [get_pins ${ceva_inst_hier}/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/u_cevaxm4_cgu/u_cevaxm4_cgu_divider_4_ts_arm_clk/u_clk_gen_div16/Q]

# sub2
create_generated_clock -name CLOCK_HOST  -master_clock [get_clocks CLK_CFG_150_G2] -source [get_pins $cgu_inst_hier/u_CLK_CFG_150_G2/u_X/X] -divide_by 1 -combinational [get_pins $sub2_inst_hier/h264_top_inst/uh264_clkctrl/u_vegas_cglp0/uSVQ_CKGTPLT_V7_12/Q] -add
create_generated_clock -name CLOCK_CORE  -master_clock [get_clocks CLK_AXI_500_G1] -source [get_pins $cgu_inst_hier/u_CLK_AXI_500_G1/u_X/X] -divide_by 1 -combinational [get_pins $sub2_inst_hier/h264_top_inst/uh264_clkctrl/u_vegas_cglp1/uSVQ_CKGTPLT_V7_12/Q] -add
create_generated_clock -name CLOCK_AXI   -master_clock [get_clocks CLK_AXI_500_G1] -source [get_pins $cgu_inst_hier/u_CLK_AXI_500_G1/u_X/X] -divide_by 1 -combinational [get_pins $sub2_inst_hier/h264_top_inst/uh264_clkctrl/u_vegas_cglp2/uSVQ_CKGTPLT_V7_12/Q] -add
create_generated_clock -name CLOCK_GS    -master_clock [get_clocks CLK_AXI_500_G1] -source [get_pins $cgu_inst_hier/u_CLK_AXI_500_G1/u_X/X] -divide_by 1 -combinational [get_pins $sub2_inst_hier/h264_top_inst/uh264_clkctrl/u_vegas_cglp3/uSVQ_CKGTPLT_V7_12/Q] -add
create_generated_clock -name CLOCK_SHARE -master_clock [get_clocks CLK_AXI_500_G1] -source [get_pins $cgu_inst_hier/u_CLK_AXI_500_G1/u_X/X] -divide_by 1 -combinational [get_pins $sub2_inst_hier/h264_top_inst/uh264_clkctrl/u_vegas_cglp4/uSVQ_CKGTPLT_V7_12/Q] -add

# sub1
# hdmi
create_clock [get_pins ${sub1_inst_hier}/hdmi_top_inst/u_DWC_hdmi_rx/u_phy/REQUESTCLK]      -name AUPLL_CLK_REQ  -period 1.900  -waveform {0 0.950}
#create_clock [get_pins ${sub1_inst_hier}/hdmi_top_inst/u_DWC_hdmi_rx/u_cmux_hdmi/U1/X]      -name ihdmiclk        -period 1.65 -waveform {0.33 1.155} 
create_clock [get_pins ${sub1_inst_hier}/hdmi_top_inst/u_DWC_hdmi_rx/u_phy/busclk]          -name phy_busclk      -period 1.65 -waveform {0 0.825} 
create_clock [get_pins ${sub1_inst_hier}/hdmi_top_inst/u_DWC_hdmi_rx/u_phy/rx_tmdsclk_ana0] -name rx_tmdsclk_ana0 -period 1.65 -waveform {0.33 1.155} 
create_clock [get_pins ${sub1_inst_hier}/hdmi_top_inst/u_DWC_hdmi_rx/u_phy/rx_tmdsclk_ana1] -name rx_tmdsclk_ana1 -period 1.65 -waveform {0 0.825} 
create_clock [get_pins ${sub1_inst_hier}/hdmi_top_inst/u_DWC_hdmi_rx/u_phy/rx_tmdsclk_ana2] -name rx_tmdsclk_ana2 -period 1.65 -waveform {0.66 1.485} 
create_clock [get_pins ${sub1_inst_hier}/hdmi_top_inst/u_DWC_hdmi_rx/u_phy/scope_clk_ana0]  -name scope_clk_ana0  -period 3.3  -waveform {0 1.65} 
create_clock [get_pins ${sub1_inst_hier}/hdmi_top_inst/u_DWC_hdmi_rx/u_phy/scope_clk_ana1]  -name scope_clk_ana1  -period 3.3  -waveform {0 1.65} 
create_clock [get_pins ${sub1_inst_hier}/hdmi_top_inst/u_DWC_hdmi_rx/u_phy/scope_clk_ana2]  -name scope_clk_ana2  -period 3.3  -waveform {0 1.65} 
create_clock [get_pins ${sub1_inst_hier}/hdmi_top_inst/u_DWC_hdmi_rx/u_phy/tx_tmdsclk_ana0] -name tx_tmdsclk_ana0 -period 1.65 -waveform {0 0.825} 
create_clock [get_pins ${sub1_inst_hier}/hdmi_top_inst/u_DWC_hdmi_rx/u_phy/tx_tmdsclk_ana1] -name tx_tmdsclk_ana1 -period 1.65 -waveform {0 0.825} 
create_clock [get_pins ${sub1_inst_hier}/hdmi_top_inst/u_DWC_hdmi_rx/u_phy/tx_tmdsclk_ana2] -name tx_tmdsclk_ana2 -period 1.65 -waveform {0 0.825} 

#modified by yli 0803
#create_generated_clock [get_pins ${sub1_inst_hier}/hdmi_top_inst/u_DWC_hdmi_rx/u_phy/TMDSCLK]   -name HDMI_CLK -source [get_pins ${sub1_inst_hier}/hdmi_top_inst/u_DWC_hdmi_rx/u_phy/rx_tmdsclk_ana0] -master_clock [get_clocks rx_tmdsclk_ana0] -divide_by 1 -add -combinational -invert 
#modified by yli 0810
#create_generated_clock [get_pins ${sub1_inst_hier}hdmi_top_inst/u_DWC_hdmi_rx/u_phy/TMDSCLK] -name HDMI_CLK -source [get_pins ${sub1_inst_hier}hdmi_top_inst/u_DWC_hdmi_rx/u_phy/rx_tmdsclk_ana0] -master_clock [get_clocks rx_tmdsclk_ana0] -edges {2 3 4} -add
#add "/" modified by jjzhang 0811
create_generated_clock [get_pins ${sub1_inst_hier}/hdmi_top_inst/u_DWC_hdmi_rx/u_phy/TMDSCLK] -name HDMI_CLK -source [get_pins ${sub1_inst_hier}/hdmi_top_inst/u_DWC_hdmi_rx/u_phy/rx_tmdsclk_ana0] -master_clock [get_clocks rx_tmdsclk_ana0] -edges {2 3 4} -add




create_generated_clock [get_pins ${sub1_inst_hier}/hdmi_top_inst/u_DWC_hdmi_rx/u_cmux_bus/U1/X]  -name ibusclk -source [get_pins ${sub1_inst_hier}/hdmi_top_inst/u_DWC_hdmi_rx/u_phy/TMDSCLK] -master_clock [get_clocks HDMI_CLK] -divide_by 1 -add
create_generated_clock [get_pins ${sub1_inst_hier}/hdmi_top_inst/u_DWC_hdmi_rx/u_cmux_pix/U1/X] -name ipixelclk -source [get_pins ${sub1_inst_hier}/hdmi_top_inst/u_DWC_hdmi_rx/u_phy/rx_tmdsclk_ana0] -master_clock [get_clocks rx_tmdsclk_ana0] -divide_by 1 -add -combinational -invert


#added by yli 0621
create_generated_clock -name ihdmiclk -divide_by 1 -master_clock HDMI_CLK [get_pins ${sub1_inst_hier}/hdmi_top_inst/u_DWC_hdmi_rx/u_cmux_hdmi/U1/X] -source [get_pins ${sub1_inst_hier}/hdmi_top_inst/u_DWC_hdmi_rx/u_phy/TMDSCLK] -add


create_generated_clock [get_pins ${sub1_inst_hier}/hdmi_top_inst/u_DWC_hdmi_rx/u_hrctrl/u_hrctrl_dtl/u_i2cmp/U44/X] -name i2cm_phy_gen_clk -source [get_pins $cgu_inst_hier/u_CLK_CFG_150_G5/u_X/X] -divide_by 100
 
# mipi
create_clock  -name txddrclkhsi           -period $txddrclkhs_period   [get_pins ${sub1_inst_hier}/mipi_top_inst/PLL_0/clkout1  ] -waveform [list 0.0    0.333]   
create_clock  -name txddrclkhsq           -period $txddrclkhs_period   [get_pins ${sub1_inst_hier}/mipi_top_inst/PLL_0/clkout1n ] -waveform [list 0.333  0.666] 
create_clock  -name txddrclkhsi_pll1      -period $txddrclkhs_period   [get_pins ${sub1_inst_hier}/mipi_top_inst/PLL_1/clkout1  ] -waveform [list 0.0    0.333]   
create_clock  -name txddrclkhsq_pll1      -period $txddrclkhs_period   [get_pins ${sub1_inst_hier}/mipi_top_inst/PLL_1/clkout1n ] -waveform [list 0.333  0.666] 
create_clock  -name txbyteclksrc_0        -period $txbyteclkhs_period  [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_0/I01DPHY/I01DPHYCORE/TXBYTECLKSRC_HSCLKGEN]
create_clock  -name txbyteclksrc_1        -period $txbyteclkhs_period  [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_1/I01DPHY/I01DPHYCORE/TXBYTECLKSRC_HSCLKGEN]
create_clock  -name txbyteclksrc_2        -period $txbyteclkhs_period  [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_23/u_phy_0/I01DPHY/I01DPHYCORE/TXBYTECLKSRC_HSCLKGEN]
create_clock  -name txbyteclksrc_3        -period $txbyteclkhs_period  [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_23/u_phy_1/I01DPHY/I01DPHYCORE/TXBYTECLKSRC_HSCLKGEN]
create_clock  -name txbyteclksrc_4        -period $txbyteclkhs_period  [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_45/u_phy_0/I01DPHY/I01DPHYCORE/TXBYTECLKSRC_HSCLKGEN]
create_clock  -name txbyteclksrc_5        -period $txbyteclkhs_period  [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_45/u_phy_1/I01DPHY/I01DPHYCORE/TXBYTECLKSRC_HSCLKGEN]
create_clock  -name txbyteclksrc_6        -period $txbyteclkhs_period  [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_67/u_phy_0/I01DPHY/I01DPHYCORE/TXBYTECLKSRC_HSCLKGEN]
create_clock  -name txbyteclksrc_7        -period $txbyteclkhs_period  [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_67/u_phy_1/I01DPHY/I01DPHYCORE/TXBYTECLKSRC_HSCLKGEN]
#LP RX//HS_RX DPHY0
create_clock  -name lprxdoutlp_clklane_0  -period $rxclkesc_period     [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_0/I01DPHY/I01DPHYCORE/lprxdoutlp_clklane ]
create_clock  -name lprxdoutlp_lane0_0    -period $rxclkesc_period     [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_0/I01DPHY/I01DPHYCORE/lprxdoutlp_lane0   ]
create_clock  -name lprxdoutlp_lane1_0    -period $rxclkesc_period     [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_0/I01DPHY/I01DPHYCORE/lprxdoutlp_lane1   ]
create_clock  -name hsrxclkdig_clklane_0  -period $hsrxclkdig_period   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_0/I01DPHY/I01DPHYCORE/hsrxclkdig_clklane ]
create_clock  -name hsrxclkdig_lane0_0    -period $hsrxclkdig_period   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_0/I01DPHY/I01DPHYCORE/hsrxclkdig_lane0   ]
create_clock  -name hsrxclkdig_lane1_0    -period $hsrxclkdig_period   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_0/I01DPHY/I01DPHYCORE/hsrxclkdig_lane1   ]
#LP RX//HS_RX DPHY1
create_clock  -name lprxdoutlp_clklane_1  -period $rxclkesc_period     [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_1/I01DPHY/I01DPHYCORE/lprxdoutlp_clklane ]
create_clock  -name lprxdoutlp_lane0_1    -period $rxclkesc_period     [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_1/I01DPHY/I01DPHYCORE/lprxdoutlp_lane0   ]
create_clock  -name lprxdoutlp_lane1_1    -period $rxclkesc_period     [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_1/I01DPHY/I01DPHYCORE/lprxdoutlp_lane1   ]
create_clock  -name hsrxclkdig_clklane_1  -period $hsrxclkdig_period   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_1/I01DPHY/I01DPHYCORE/hsrxclkdig_clklane ]
create_clock  -name hsrxclkdig_lane0_1    -period $hsrxclkdig_period   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_1/I01DPHY/I01DPHYCORE/hsrxclkdig_lane0   ]
create_clock  -name hsrxclkdig_lane1_1    -period $hsrxclkdig_period   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_1/I01DPHY/I01DPHYCORE/hsrxclkdig_lane1   ]
#LP RX//HS_RX DPHY2
create_clock  -name lprxdoutlp_clklane_2  -period $rxclkesc_period     [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_23/u_phy_0/I01DPHY/I01DPHYCORE/lprxdoutlp_clklane ]
create_clock  -name lprxdoutlp_lane0_2    -period $rxclkesc_period     [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_23/u_phy_0/I01DPHY/I01DPHYCORE/lprxdoutlp_lane0   ]
create_clock  -name lprxdoutlp_lane1_2    -period $rxclkesc_period     [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_23/u_phy_0/I01DPHY/I01DPHYCORE/lprxdoutlp_lane1   ]
create_clock  -name hsrxclkdig_clklane_2  -period $hsrxclkdig_period   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_23/u_phy_0/I01DPHY/I01DPHYCORE/hsrxclkdig_clklane ]
create_clock  -name hsrxclkdig_lane0_2    -period $hsrxclkdig_period   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_23/u_phy_0/I01DPHY/I01DPHYCORE/hsrxclkdig_lane0   ]
create_clock  -name hsrxclkdig_lane1_2    -period $hsrxclkdig_period   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_23/u_phy_0/I01DPHY/I01DPHYCORE/hsrxclkdig_lane1   ]
#LP RX//HS_RX DPHY3
create_clock  -name lprxdoutlp_clklane_3  -period $rxclkesc_period     [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_23/u_phy_1/I01DPHY/I01DPHYCORE/lprxdoutlp_clklane ]
create_clock  -name lprxdoutlp_lane0_3    -period $rxclkesc_period     [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_23/u_phy_1/I01DPHY/I01DPHYCORE/lprxdoutlp_lane0   ]
create_clock  -name lprxdoutlp_lane1_3    -period $rxclkesc_period     [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_23/u_phy_1/I01DPHY/I01DPHYCORE/lprxdoutlp_lane1   ]
create_clock  -name hsrxclkdig_clklane_3  -period $hsrxclkdig_period   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_23/u_phy_1/I01DPHY/I01DPHYCORE/hsrxclkdig_clklane ]
create_clock  -name hsrxclkdig_lane0_3    -period $hsrxclkdig_period   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_23/u_phy_1/I01DPHY/I01DPHYCORE/hsrxclkdig_lane0   ]
create_clock  -name hsrxclkdig_lane1_3    -period $hsrxclkdig_period   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_23/u_phy_1/I01DPHY/I01DPHYCORE/hsrxclkdig_lane1   ]
#LP RX//HS_RX DPHY4
create_clock  -name lprxdoutlp_clklane_4  -period $rxclkesc_period     [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_45/u_phy_0/I01DPHY/I01DPHYCORE/lprxdoutlp_clklane ]
create_clock  -name lprxdoutlp_lane0_4    -period $rxclkesc_period     [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_45/u_phy_0/I01DPHY/I01DPHYCORE/lprxdoutlp_lane0   ]
create_clock  -name lprxdoutlp_lane1_4    -period $rxclkesc_period     [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_45/u_phy_0/I01DPHY/I01DPHYCORE/lprxdoutlp_lane1   ]
create_clock  -name hsrxclkdig_clklane_4  -period $hsrxclkdig_period   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_45/u_phy_0/I01DPHY/I01DPHYCORE/hsrxclkdig_clklane ]
create_clock  -name hsrxclkdig_lane0_4    -period $hsrxclkdig_period   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_45/u_phy_0/I01DPHY/I01DPHYCORE/hsrxclkdig_lane0   ]
create_clock  -name hsrxclkdig_lane1_4    -period $hsrxclkdig_period   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_45/u_phy_0/I01DPHY/I01DPHYCORE/hsrxclkdig_lane1   ]
#LP RX//HS_RX DPHY5
create_clock  -name lprxdoutlp_clklane_5  -period $rxclkesc_period     [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_45/u_phy_1/I01DPHY/I01DPHYCORE/lprxdoutlp_clklane ]
create_clock  -name lprxdoutlp_lane0_5    -period $rxclkesc_period     [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_45/u_phy_1/I01DPHY/I01DPHYCORE/lprxdoutlp_lane0   ]
create_clock  -name lprxdoutlp_lane1_5    -period $rxclkesc_period     [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_45/u_phy_1/I01DPHY/I01DPHYCORE/lprxdoutlp_lane1   ]
create_clock  -name hsrxclkdig_clklane_5  -period $hsrxclkdig_period   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_45/u_phy_1/I01DPHY/I01DPHYCORE/hsrxclkdig_clklane ]
create_clock  -name hsrxclkdig_lane0_5    -period $hsrxclkdig_period   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_45/u_phy_1/I01DPHY/I01DPHYCORE/hsrxclkdig_lane0   ]
create_clock  -name hsrxclkdig_lane1_5    -period $hsrxclkdig_period   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_45/u_phy_1/I01DPHY/I01DPHYCORE/hsrxclkdig_lane1   ]
#LP RX//HS_RX DPHY6
create_clock  -name lprxdoutlp_clklane_6  -period $rxclkesc_period     [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_67/u_phy_0/I01DPHY/I01DPHYCORE/lprxdoutlp_clklane ]
create_clock  -name lprxdoutlp_lane0_6    -period $rxclkesc_period     [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_67/u_phy_0/I01DPHY/I01DPHYCORE/lprxdoutlp_lane0   ]
create_clock  -name lprxdoutlp_lane1_6    -period $rxclkesc_period     [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_67/u_phy_0/I01DPHY/I01DPHYCORE/lprxdoutlp_lane1   ]
create_clock  -name hsrxclkdig_clklane_6  -period $hsrxclkdig_period   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_67/u_phy_0/I01DPHY/I01DPHYCORE/hsrxclkdig_clklane ]
create_clock  -name hsrxclkdig_lane0_6    -period $hsrxclkdig_period   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_67/u_phy_0/I01DPHY/I01DPHYCORE/hsrxclkdig_lane0   ]
create_clock  -name hsrxclkdig_lane1_6    -period $hsrxclkdig_period   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_67/u_phy_0/I01DPHY/I01DPHYCORE/hsrxclkdig_lane1   ]
#LP RX//HS_RX DPHY7
create_clock  -name lprxdoutlp_clklane_7  -period $rxclkesc_period     [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_67/u_phy_1/I01DPHY/I01DPHYCORE/lprxdoutlp_clklane ]
create_clock  -name lprxdoutlp_lane0_7    -period $rxclkesc_period     [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_67/u_phy_1/I01DPHY/I01DPHYCORE/lprxdoutlp_lane0   ]
create_clock  -name lprxdoutlp_lane1_7    -period $rxclkesc_period     [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_67/u_phy_1/I01DPHY/I01DPHYCORE/lprxdoutlp_lane1   ]
create_clock  -name hsrxclkdig_clklane_7  -period $hsrxclkdig_period   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_67/u_phy_1/I01DPHY/I01DPHYCORE/hsrxclkdig_clklane ]
create_clock  -name hsrxclkdig_lane0_7    -period $hsrxclkdig_period   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_67/u_phy_1/I01DPHY/I01DPHYCORE/hsrxclkdig_lane0   ]
create_clock  -name hsrxclkdig_lane1_7    -period $hsrxclkdig_period   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_67/u_phy_1/I01DPHY/I01DPHYCORE/hsrxclkdig_lane1   ]
#TESTCLK
create_generated_clock  -divide_by 2   -source [get_pins $cgu_inst_hier/u_CLK_CFG_150_G5/u_X/X]             [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_four_lane_host/u_reg_bank/phy_test_ctrl0_reg_1_/Q]  -name testclk_0
create_generated_clock  -divide_by 2   -source [get_pins $cgu_inst_hier/u_CLK_CFG_150_G5/u_X/X]             [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_two_lane_host/u_reg_bank/phy_test_ctrl0_reg_1_/Q ]  -name testclk_1
create_generated_clock  -divide_by 2   -source [get_pins $cgu_inst_hier/u_CLK_CFG_150_G5/u_X/X]             [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_23/u_four_lane_host/u_reg_bank/phy_test_ctrl0_reg_1_/Q]  -name testclk_2
create_generated_clock  -divide_by 2   -source [get_pins $cgu_inst_hier/u_CLK_CFG_150_G5/u_X/X]             [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_23/u_two_lane_host/u_reg_bank/phy_test_ctrl0_reg_1_/Q ]  -name testclk_3
create_generated_clock  -divide_by 2   -source [get_pins $cgu_inst_hier/u_CLK_CFG_150_G5/u_X/X]             [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_45/u_four_lane_host/u_reg_bank/phy_test_ctrl0_reg_1_/Q]  -name testclk_4
create_generated_clock  -divide_by 2   -source [get_pins $cgu_inst_hier/u_CLK_CFG_150_G5/u_X/X]             [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_45/u_two_lane_host/u_reg_bank/phy_test_ctrl0_reg_1_/Q ]  -name testclk_5
create_generated_clock  -divide_by 2   -source [get_pins $cgu_inst_hier/u_CLK_CFG_150_G5/u_X/X]             [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_67/u_four_lane_host/u_reg_bank/phy_test_ctrl0_reg_1_/Q]  -name testclk_6
create_generated_clock  -divide_by 2   -source [get_pins $cgu_inst_hier/u_CLK_CFG_150_G5/u_X/X]             [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_67/u_two_lane_host/u_reg_bank/phy_test_ctrl0_reg_1_/Q ]  -name testclk_7
#DDRCLK
create_generated_clock  -divide_by 1   -source [get_pins ${sub1_inst_hier}/mipi_top_inst/PLL_0/clkout1]   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_0/I01DPHY/I01DPHYCORE/TXDDRCLKHSI_IN]  -name txddrclkhsi_0   -combinational 
create_generated_clock  -divide_by 1   -source [get_pins ${sub1_inst_hier}/mipi_top_inst/PLL_0/clkout1n]  [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_0/I01DPHY/I01DPHYCORE/TXDDRCLKHSQ_IN]  -name txddrclkhsq_0   -combinational
create_generated_clock  -divide_by 1   -source [get_pins ${sub1_inst_hier}/mipi_top_inst/PLL_1/clkout1]   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_1/I01DPHY/I01DPHYCORE/TXDDRCLKHSI_IN]  -name txddrclkhsi_1   -combinational
create_generated_clock  -divide_by 1   -source [get_pins ${sub1_inst_hier}/mipi_top_inst/PLL_1/clkout1n]  [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_1/I01DPHY/I01DPHYCORE/TXDDRCLKHSQ_IN]  -name txddrclkhsq_1   -combinational
create_generated_clock  -divide_by 1   -source [get_pins ${sub1_inst_hier}/mipi_top_inst/PLL_0/clkout1]   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_23/u_phy_0/I01DPHY/I01DPHYCORE/TXDDRCLKHSI_IN]  -name txddrclkhsi_2   -combinational
create_generated_clock  -divide_by 1   -source [get_pins ${sub1_inst_hier}/mipi_top_inst/PLL_0/clkout1n]  [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_23/u_phy_0/I01DPHY/I01DPHYCORE/TXDDRCLKHSQ_IN]  -name txddrclkhsq_2   -combinational
create_generated_clock  -divide_by 1   -source [get_pins ${sub1_inst_hier}/mipi_top_inst/PLL_0/clkout1]   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_23/u_phy_1/I01DPHY/I01DPHYCORE/TXDDRCLKHSI_IN]  -name txddrclkhsi_3   -combinational
create_generated_clock  -divide_by 1   -source [get_pins ${sub1_inst_hier}/mipi_top_inst/PLL_0/clkout1n]  [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_23/u_phy_1/I01DPHY/I01DPHYCORE/TXDDRCLKHSQ_IN]  -name txddrclkhsq_3   -combinational
create_generated_clock  -divide_by 1   -source [get_pins ${sub1_inst_hier}/mipi_top_inst/PLL_1/clkout1]   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_45/u_phy_0/I01DPHY/I01DPHYCORE/TXDDRCLKHSI_IN]  -name txddrclkhsi_4   -combinational
create_generated_clock  -divide_by 1   -source [get_pins ${sub1_inst_hier}/mipi_top_inst/PLL_1/clkout1n]  [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_45/u_phy_0/I01DPHY/I01DPHYCORE/TXDDRCLKHSQ_IN]  -name txddrclkhsq_4   -combinational
create_generated_clock  -divide_by 1   -source [get_pins ${sub1_inst_hier}/mipi_top_inst/PLL_1/clkout1]   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_45/u_phy_1/I01DPHY/I01DPHYCORE/TXDDRCLKHSI_IN]  -name txddrclkhsi_5   -combinational
create_generated_clock  -divide_by 1   -source [get_pins ${sub1_inst_hier}/mipi_top_inst/PLL_1/clkout1n]  [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_45/u_phy_1/I01DPHY/I01DPHYCORE/TXDDRCLKHSQ_IN]  -name txddrclkhsq_5   -combinational
create_generated_clock  -divide_by 1   -source [get_pins ${sub1_inst_hier}/mipi_top_inst/PLL_1/clkout1]   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_67/u_phy_0/I01DPHY/I01DPHYCORE/TXDDRCLKHSI_IN]  -name txddrclkhsi_6   -combinational
create_generated_clock  -divide_by 1   -source [get_pins ${sub1_inst_hier}/mipi_top_inst/PLL_1/clkout1n]  [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_67/u_phy_0/I01DPHY/I01DPHYCORE/TXDDRCLKHSQ_IN]  -name txddrclkhsq_6   -combinational
create_generated_clock  -divide_by 1   -source [get_pins ${sub1_inst_hier}/mipi_top_inst/PLL_1/clkout1]   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_67/u_phy_1/I01DPHY/I01DPHYCORE/TXDDRCLKHSI_IN]  -name txddrclkhsi_7   -combinational
create_generated_clock  -divide_by 1   -source [get_pins ${sub1_inst_hier}/mipi_top_inst/PLL_1/clkout1n]  [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_67/u_phy_1/I01DPHY/I01DPHYCORE/TXDDRCLKHSQ_IN]  -name txddrclkhsq_7   -combinational
##CFG_CLK
create_generated_clock  -divide_by 1   -source [get_pins $cgu_inst_hier/u_CLK_PHY_MIPI/u_Q/Q]             [get_pins ${sub1_inst_hier}/mipi_top_inst/u_mipi_clk_gate/sirius_clk_gate_0/u_Q/Q]     -name cfg_clk_gated_0
create_generated_clock  -divide_by 1   -source [get_pins $cgu_inst_hier/u_CLK_PHY_MIPI/u_Q/Q]             [get_pins ${sub1_inst_hier}/mipi_top_inst/u_mipi_clk_gate/sirius_clk_gate_1/u_Q/Q]     -name cfg_clk_gated_1
create_generated_clock  -divide_by 1   -source [get_pins $cgu_inst_hier/u_CLK_PHY_MIPI/u_Q/Q]             [get_pins ${sub1_inst_hier}/mipi_top_inst/u_mipi_clk_gate/sirius_clk_gate_2/u_Q/Q]     -name cfg_clk_gated_2
create_generated_clock  -divide_by 1   -source [get_pins $cgu_inst_hier/u_CLK_PHY_MIPI/u_Q/Q]             [get_pins ${sub1_inst_hier}/mipi_top_inst/u_mipi_clk_gate/sirius_clk_gate_3/u_Q/Q]     -name cfg_clk_gated_3
create_generated_clock  -divide_by 1   -source [get_pins $cgu_inst_hier/u_CLK_PHY_MIPI/u_Q/Q]             [get_pins ${sub1_inst_hier}/mipi_top_inst/u_mipi_clk_gate/sirius_clk_gate_4/u_Q/Q]     -name cfg_clk_gated_4
create_generated_clock  -divide_by 1   -source [get_pins $cgu_inst_hier/u_CLK_PHY_MIPI/u_Q/Q]             [get_pins ${sub1_inst_hier}/mipi_top_inst/u_mipi_clk_gate/sirius_clk_gate_5/u_Q/Q]     -name cfg_clk_gated_5
create_generated_clock  -divide_by 1   -source [get_pins $cgu_inst_hier/u_CLK_PHY_MIPI/u_Q/Q]             [get_pins ${sub1_inst_hier}/mipi_top_inst/u_mipi_clk_gate/sirius_clk_gate_6/u_Q/Q]     -name cfg_clk_gated_6
create_generated_clock  -divide_by 1   -source [get_pins $cgu_inst_hier/u_CLK_PHY_MIPI/u_Q/Q]             [get_pins ${sub1_inst_hier}/mipi_top_inst/u_mipi_clk_gate/sirius_clk_gate_7/u_Q/Q]     -name cfg_clk_gated_7
## add pll clock due to rtl changes by jjzhang 0522
create_generated_clock -name CLK_SYNTH_DDR -divide_by 2 -master_clock [get_clocks CLK_ADCPLL_400M_SYNTH] [get_pins sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_sirius_abb/u_ddrpll_synth_dig_top/clk_div_gen_U1/clkout_reg/Q] -source [get_pins $abb_inst_hier/CLK_ADCPLL_400M_SYNTH] -add
create_generated_clock -name CLK_SYNTH_PIX -divide_by 2 -master_clock [get_clocks CLK_ADCPLL_400M_SYNTH] [get_pins sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_sirius_abb/u_pixpll_synth_dig_top/clk_div_gen_U1/clkout_reg/Q] -source [get_pins $abb_inst_hier/CLK_ADCPLL_400M_SYNTH] -add
create_generated_clock -name CLK_SYNTH_SDC -divide_by 2 -master_clock [get_clocks CLK_ADCPLL_400M_SYNTH] [get_pins sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_sirius_abb/u_sdcpll_synth_dig_top/clk_div_gen_U1/clkout_reg/Q] -source [get_pins $abb_inst_hier/CLK_ADCPLL_400M_SYNTH] -add

## mipi host
create_generated_clock [get_pins ${sub1_inst_hier}/mipi_top_inst/u_mipi_clk_gate/sirius_clk_gate_8/u_Q/Q ] -name pixclk_gated_0 -source [get_pins $cgu_inst_hier/u_CLK_VIDEO_MIPI/u_Q/Q] -divide_by 1
create_generated_clock [get_pins ${sub1_inst_hier}/mipi_top_inst/u_mipi_clk_gate/sirius_clk_gate_9/u_Q/Q ] -name pixclk_gated_1 -source [get_pins $cgu_inst_hier/u_CLK_VIDEO_MIPI/u_Q/Q] -divide_by 1
create_generated_clock [get_pins ${sub1_inst_hier}/mipi_top_inst/u_mipi_clk_gate/sirius_clk_gate_10/u_Q/Q] -name pixclk_gated_2 -source [get_pins $cgu_inst_hier/u_CLK_VIDEO_MIPI/u_Q/Q] -divide_by 1
create_generated_clock [get_pins ${sub1_inst_hier}/mipi_top_inst/u_mipi_clk_gate/sirius_clk_gate_11/u_Q/Q] -name pixclk_gated_3 -source [get_pins $cgu_inst_hier/u_CLK_VIDEO_MIPI/u_Q/Q] -divide_by 1
create_generated_clock [get_pins ${sub1_inst_hier}/mipi_top_inst/u_mipi_clk_gate/sirius_clk_gate_12/u_Q/Q] -name pixclk_gated_4 -source [get_pins $cgu_inst_hier/u_CLK_VIDEO_MIPI/u_Q/Q] -divide_by 1
create_generated_clock [get_pins ${sub1_inst_hier}/mipi_top_inst/u_mipi_clk_gate/sirius_clk_gate_13/u_Q/Q] -name pixclk_gated_5 -source [get_pins $cgu_inst_hier/u_CLK_VIDEO_MIPI/u_Q/Q] -divide_by 1
create_generated_clock [get_pins ${sub1_inst_hier}/mipi_top_inst/u_mipi_clk_gate/sirius_clk_gate_14/u_Q/Q] -name pixclk_gated_6 -source [get_pins $cgu_inst_hier/u_CLK_VIDEO_MIPI/u_Q/Q] -divide_by 1
create_generated_clock [get_pins ${sub1_inst_hier}/mipi_top_inst/u_mipi_clk_gate/sirius_clk_gate_15/u_Q/Q] -name pixclk_gated_7 -source [get_pins $cgu_inst_hier/u_CLK_VIDEO_MIPI/u_Q/Q] -divide_by 1

# usb
create_generated_clock [get_pins $phy/hspx1_div8clk]  -name ${sub1_inst_hier}/usb3_top_inst/phy/hspx1_div8clk  -source [get_pins $phy/pll_480m_clk]  -divide_by 8
set_clock_uncertainty -setup 0.2 [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div8clk]
set_clock_uncertainty -hold  0.1 [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div8clk]
create_generated_clock [get_pins $phy/hspx1_div10clk]  -name sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div10clk  -source [get_pins $phy/pll_480m_clk]  -divide_by 10
set_clock_uncertainty -setup 0.2 [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div10clk]
set_clock_uncertainty -hold  0.1 [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div10clk]
create_generated_clock [get_pins $phy/hspx1_div40clk]  -name sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div40clk  -source [get_pins $phy/pll_480m_clk]  -divide_by 40
set_clock_uncertainty -setup 0.2 [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div40clk]
set_clock_uncertainty -hold  0.1 [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div40clk]
create_generated_clock [get_pins $phy/hspx1_div16clk]  -name sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div16clk  -source [get_pins $phy/pll_480m_clk]  -divide_by 16
set_clock_uncertainty -setup 0.2 [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div16clk]
set_clock_uncertainty -hold  0.1 [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div16clk]
create_generated_clock [get_pins $phy/sspx1_mpll_ana_word_clk]  -name sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_word_clk  -source [get_pins $phy/RESREFF]  -divide_by 1 -combinational
set_clock_uncertainty -setup 0.2 [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_word_clk]
set_clock_uncertainty -hold  0.1 [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_word_clk]
create_generated_clock [get_pins $phy/sspx1_mpll_ana_dword_clk]  -name sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_dword_clk  -source [get_pins $phy/RESREFF]  -divide_by 2
set_clock_uncertainty -setup 0.2 [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_dword_clk]
set_clock_uncertainty -hold  0.1 [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_dword_clk]
create_generated_clock [get_pins $phy/sspx1_mpll_ana_qword_clk]  -name sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_qword_clk  -source [get_pins $phy/RESREFF]  -divide_by 4
set_clock_uncertainty -setup 0.2 [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_qword_clk]
set_clock_uncertainty -hold  0.1 [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_qword_clk]
create_generated_clock [get_pins $phy/sspx1_mpll_ana_refssc_clk]  -name sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_refssc_clk  -source [get_pins $phy/RESREFF]  -divide_by 25
set_clock_uncertainty -setup 0.2 [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_refssc_clk]
set_clock_uncertainty -hold  0.1 [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_refssc_clk]
create_generated_clock [get_pins $phy/sspx1_tx0_out_word_clk]  -name sirius_sub_1_inst/usb3_top_inst/phy/sspx1_tx0_out_word_clk  -source [get_pins $phy/RESREFF]  -divide_by 2
set_clock_uncertainty -setup 0.2 [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_tx0_out_word_clk]
set_clock_uncertainty -hold  0.1 [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_tx0_out_word_clk]
create_generated_clock [get_pins $phy/sspx1_rx0_ana_word_clk]  -name sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_ana_word_clk  -source [get_pins $phy/RX0M]  -divide_by 1 -combinational  -invert
set_clock_uncertainty -setup 0.2 [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_ana_word_clk]
set_clock_uncertainty -hold  0.1 [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_ana_word_clk]
create_generated_clock [get_pins $phy/sspx1_rx0_out_clk]  -name sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_out_clk  -source [get_pins $phy/sspx1_rx0_ana_word_clk]  -divide_by 2
set_clock_uncertainty -setup 0.2 [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_out_clk]
set_clock_uncertainty -hold  0.1 [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_out_clk]
create_generated_clock [get_pins $phy/RX0CLK]  -name sirius_sub_1_inst/usb3_top_inst/phy/RX0CLK  -source [get_pins $phy/sspx1_rx0_out_clk]  -divide_by 1 -combinational  -invert
set_clock_uncertainty -setup 0.2 [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/RX0CLK]
set_clock_uncertainty -hold  0.1 [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/RX0CLK]
create_clock [get_ports USB_RESREF]  -name usb3_top_inst_mpll_word_clk  -period 2.000  -waveform {0 1.000}
#set_clock_latency 1  [get_clocks usb3_top_inst_mpll_word_clk]
#set_clock_latency -source 0  [get_clocks usb3_top_inst_mpll_word_clk]
set_clock_uncertainty -setup 0.2 [get_clocks usb3_top_inst_mpll_word_clk]
set_clock_uncertainty -hold  0.1 [get_clocks usb3_top_inst_mpll_word_clk]
create_clock [get_pins $phy/REFPADCLKP]  -name usb3_top_inst_phy_ref_clk  -period 41.666  -waveform {0 20.833}
#set_clock_latency 1  [get_clocks usb3_top_inst_phy_ref_clk]
#set_clock_latency -source 0  [get_clocks usb3_top_inst_phy_ref_clk]
set_clock_uncertainty -setup 0.2 [get_clocks usb3_top_inst_phy_ref_clk]
set_clock_uncertainty -hold  0.1 [get_clocks usb3_top_inst_phy_ref_clk]
create_clock [get_ports USB_RX0N]  -name usb3_top_inst_rx0_clk  -period 2.000  -waveform {0 1.000}
#set_clock_latency 1  [get_clocks usb3_top_inst_rx0_clk]
#set_clock_latency -source 0  [get_clocks usb3_top_inst_rx0_clk]
set_clock_uncertainty -setup 0.2 [get_clocks usb3_top_inst_rx0_clk]
set_clock_uncertainty -hold  0.1 [get_clocks usb3_top_inst_rx0_clk]
create_generated_clock [get_pins $phy/MPLLWORDCLK]  -name sirius_sub_1_inst/usb3_top_inst/phy/MPLLWORDCLK  -source [get_pins $phy/sspx1_mpll_ana_word_clk]  -divide_by 1 -combinational
set_clock_uncertainty -setup 0.2 [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLWORDCLK]
set_clock_uncertainty -hold  0.1 [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLWORDCLK]
create_generated_clock [get_pins $phy/MPLLDWORDCLK]  -name sirius_sub_1_inst/usb3_top_inst/phy/MPLLDWORDCLK  -source [get_pins $phy/sspx1_mpll_ana_dword_clk]  -divide_by 1 -combinational
set_clock_uncertainty -setup 0.2 [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLDWORDCLK]
set_clock_uncertainty -hold  0.1 [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLDWORDCLK]
create_generated_clock [get_pins $phy/MPLLQWORDCLK]  -name sirius_sub_1_inst/usb3_top_inst/phy/MPLLQWORDCLK  -source [get_pins $phy/sspx1_mpll_ana_qword_clk]  -divide_by 1 -combinational
set_clock_uncertainty -setup 0.2 [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLQWORDCLK]
set_clock_uncertainty -hold  0.1 [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLQWORDCLK]
create_generated_clock [get_pins $phy/REFOUTPUTCLK]  -name sirius_sub_1_inst/usb3_top_inst/phy/REFOUTPUTCLK  -source [get_pins $phy/REFPADCLKP]  -divide_by 1 -combinational
set_clock_uncertainty -setup 0.2 [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/REFOUTPUTCLK]
set_clock_uncertainty -hold  0.1 [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/REFOUTPUTCLK]
create_clock [get_pins $phy/pll_480m_clk]  -name sirius_sub_1_inst/usb3_top_inst/phy/pll_480m_clk_in  -period 2.083  -waveform {0 0.93735}
set_clock_uncertainty -setup 0.2 [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/pll_480m_clk_in]
set_clock_uncertainty -hold  0.1 [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/pll_480m_clk_in]
create_generated_clock [get_pins $phy/PHYCLOCK0]  -name usb3_top_inst_PHYCLOCK0  -source [get_pins $phy/hspx1_div8clk]  -divide_by 1 -combinational
set_clock_uncertainty -setup 0.2 [get_clocks usb3_top_inst_PHYCLOCK0]
set_clock_uncertainty -hold  0.1 [get_clocks usb3_top_inst_PHYCLOCK0]
create_generated_clock [get_pins $phy/FREECLK]  -name usb3_top_inst_FREECLK  -source [get_pins $phy/hspx1_div8clk]  -divide_by 1 -combinational
set_clock_uncertainty -setup 0.2 [get_clocks usb3_top_inst_FREECLK]
set_clock_uncertainty -hold  0.1 [get_clocks usb3_top_inst_FREECLK]
create_clock [get_pins $phy/int_sspx1_480m_clk]  -name sirius_sub_1_inst/usb3_top_inst/phy/int_sspx1_480m_clk  -period 2.083  -waveform {0 0.93735}
set_clock_uncertainty -setup 0.2 [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/int_sspx1_480m_clk]
set_clock_uncertainty -hold  0.1 [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/int_sspx1_480m_clk]
create_generated_clock [get_pins $phy/CLK480M]  -name usb3_top_inst_CLK480M  -source [get_pins $phy/int_sspx1_480m_clk]  -divide_by 1 -combinational
set_clock_uncertainty -setup 0.2 [get_clocks usb3_top_inst_CLK480M]
set_clock_uncertainty -hold  0.1 [get_clocks usb3_top_inst_CLK480M]
create_generated_clock [get_pins $phy/CLK48MOHCI]  -name usb3_top_inst_CLK48MOHCI  -source [get_pins $phy/hspx1_div10clk]  -divide_by 1 -combinational
set_clock_uncertainty -setup 0.2 [get_clocks usb3_top_inst_CLK48MOHCI]
set_clock_uncertainty -hold  0.1 [get_clocks usb3_top_inst_CLK48MOHCI]
create_generated_clock [get_pins $phy/CLK12MOHCI]  -name usb3_top_inst_CLK12MOHCI  -source [get_pins $phy/hspx1_div40clk]  -divide_by 1 -combinational
set_clock_uncertainty -setup 0.2 [get_clocks usb3_top_inst_CLK12MOHCI]
set_clock_uncertainty -hold  0.1 [get_clocks usb3_top_inst_CLK12MOHCI]
create_generated_clock [get_pins $ctrl_path/clkbuf_la_bus_clk_early/U1/X] -name usb3_top_inst_bus_clk_early -source [get_pins $cgu_inst_hier/u_CLK_CFG_150_G5/u_X/X] -divide_by 1 -combinational
create_generated_clock [get_pins $ctrl_path/U_DWC_usb3_clk/pipe3_rx_tx_pclk_tmp_blk_0__U_DWC_usb3_mux_pipe3_rx_pclk_int/U1/X] -name usb3_top_inst_pipe3_rx_pclk_0 -source [get_pins $phy/MPLLQWORDCLK] -divide_by 1 -combinational
create_generated_clock [get_pins $ctrl_path/U_DWC_usb3_clk/pipe3_rx_tx_pclk_tmp_blk_0__U_DWC_usb3_mux_pipe3_tx_pclk_int/U1/X] -name usb3_top_inst_pipe3_tx_pclk_0 -source [get_pins $phy/MPLLQWORDCLK] -divide_by 1 -combinational
create_generated_clock [get_pins $ctrl_path/U_DWC_usb3_clk/i_suspend_clk_int_else_U_DWC_usb3_mux_suspend_clk_int/U1/X] -name usb3_top_inst_suspend_clk -source [get_pins $cgu_inst_hier/u_CLK_PHY_USB30/u_Q/Q] -divide_by 1 -combinational
create_generated_clock [get_pins $ctrl_path/U_DWC_usb3_clk/wpc_clk_int_loop_0__mac2phyclk_xxy1_U_DWC_usb3_clk_buf_wpc_clk_int/U1/X] -name usb3_top_inst_utmi_clk_0 -source [get_pins $phy/FREECLK] -divide_by 1 -combinational
set_clock_groups -asynchronous -name usb3 \
-group sirius_sub_1_inst/usb3_top_inst/phy/REFOUTPUTCLK \
-group {CLK_CFG_150_G5}




set_clock_groups -asynchronous -name ASYNC_CLK      \
-group {CLK_AUDIO }      \
-group {CLK_REF_AUDIO }      \
-group {CLK_DIV_AUDIO }      \
-group {CLK_PIX CLK_PIX_DIV_2}      \
-group {CLK_PIX_1 CLK_PIX_1_DIV_2}      \
-group {CLK_PIX_2 CLK_PIX_2_DIV_2}      \
-group {CLK_DSP0_667M }      \
-group {CLK_DSP0_500M }      \
-group {CLK_DSP0_400M }      \
-group {CLK_DSP0_333M }      \
-group {CLK_DSP0_333M_1 }      \
-group {CLK_DSP0_250M }      \
-group {CLK_DSP0_200M }      \
-group {CLK_DSP0_125M }      \
-group {CLK_DSP0_100M }      \
-group {CLK_DSP1_600M }      \
-group {CLK_DSP1_450M }      \
-group {CLK_DSP1_360M }      \
-group {CLK_DSP2_600M_VAR }      \
-group {CLK_DSP2_600M_VAR_1 }      \
-group {CLK_EMMC CLK_EMMC_DRV CLK_EMMC_SAMPLE     \
        CLK_EMMC_PAD_0 vir_clk_emmc_pad_0      \
        CLK_EMMC_PAD_1 vir_clk_emmc_pad_1      \
        CLK_EMMC_PAD_2 CLK_EMMC_PAD_2_tmp CLK_EMMC_PAD_2_OUT}      \
-group {CLK_SDC CLK_SDC_DRV CLK_SDC_SAMPLE      \
        CLK_SD_200 CLK_SD_CKIN_DRV CLK_SD_CKIN_SAMPLE sd_cclk_out \
        vir_CLK_SD_CKIN_DRV vir_CLK_SD_CKIN_SAMPLE \
        CLK_SD_CKIN_DRV_OUT}      \
-group {CLK_PCIE_100M }      \
-group {CLK_ADCPLL_300M }      \
-group {CLK_ADCPLL_300M_1 }      \
-group {CLK_ADCPLL_150M }      \
-group {CLK_ADCPLL_60M }      \
-group {CLK_ADCPLL_50M }      \
-group {CLK_ADCPLL_25M }      \
-group {CLK_ADCPLL_24M }      \
-group {CLK_ADCPLL_12M }      \
-group {CLK_OSC_32K }      \
-group {CLK_OSC_20M }      \
-group {IADC_CLK_OUT_A }      \
-group {CLK_NOC_CORE \
        CLK_NOC_M7_AHB vir_CLK_NOC_M7_AHB      \
        CLK_CFG_250 vir_CLK_CFG_250 traceclkout traceclkout_tmp traceclkout_tmp1      \
        CLK_NOC_BB vir_CLK_NOC_BB CK_200M_DAC_09      \
        CLK_CFG_150_G0 vir_CLK_CFG_150_G0 \
        tmclk \
        CLK_CFG_150_G1       \
        CLK_CFG_150_G2 vir_CLK_CFG_150_G2 CLOCK_HOST \
        CLK_CFG_150_G3       \
        CLK_CFG_150_G4 TEST_CLK_JTAG_100M      \
        CLK_CFG_150_G5 \
        CLK_CFG_150_G6 vir_CLK_CFG_150_G6      \
        CLK_CFG_150_G7       \
        CLK_CFG_150_G8       \
        CLK_CFG_100       \
        CLK_20M_NOC CLK_20M_TOP      \
        CLK_CFG_125 \
        cdn_typec_subsystem_top_inst_aclk \
        cdn_typec_subsystem_top_inst_cipher_apb_pclk \
        cdn_typec_subsystem_top_inst_dp_apb_pclk \
        cdn_typec_subsystem_top_inst_phy_apb_pclk \
        cdn_typec_subsystem_top_inst_secure_apb_pclk \
        cdn_typec_subsystem_top_inst_tcpd_apb_pclk \
        cdn_typec_subsystem_top_inst_typec_subsystem_apb_pclk \
        cdn_typec_subsystem_top_inst_usb_apb_pclk \
        pcie_iip_device_inst_dbi_aclk \
        pcie_iip_device_inst_dbi_aclk_ug \
        pcie_iip_device_inst_mstr_aclk \
        pcie_iip_device_inst_mstr_aclk_ug \
        pcie_iip_device_inst_slv_aclk \
        pcie_iip_device_inst_slv_aclk_ug \
        CLK_NOC_M7_CORE       \
        CLK_AXI_500_G1 CLOCK_CORE CLOCK_AXI CLOCK_GS CLOCK_SHARE     \
        CLK_CORE_GMAC tx_clock tx_output_clock gmii_tx_clk_i \
        vir_eth rgmii_rx_clk_i \
        CLK_AXI_500_G0       \
        CLK_AXI_500_G2       \
        CLK_AXI_500_G3       \
        CLK_AXI_500_G4       \
        CLK_NOC_ISP }      \
-group {CLK_M7_FLASH vir_CLK_M7_FLASH qspi_sclk qspi_sclk_pad}      \
-group {CLK_ISP_CF50 }      \
-group {CLK_BB_LDPC }      \
-group {CLK_DMAC_CORE_CEVA }      \
-group {CLK_DMAC_CORE_TOP }      \
-group {CLK_BPU_HEVC }      \
-group {CLK_CORE_DISP }      \
-group {CLK_PHY_MIPI }      \
-group {CLK_VIDEO_MIPI }      \
-group {CLK_AUDIO_I2S }      \
-group {CLK_AUDIO_div_buf CLK_AUDIO_DIV_2 hdmi_m7i2s_sclk hdmi_typec_i2s_sclk hdmi_typec_i2s_sclk_tmp hdmi_typec_i2s_sclk_pad hdmi_typec_i2s_sclk_gbe_pad}      \
-group {CLK_PHY_USB30 }      \
-group {CLK_PHY_PCIE }      \
-group {CLK_M7_I2SM m7_i2s_sclk_out_dp0 m7_i2s_sclk_out_dp1 m7_i2s_sclk_out_dp2}      \
-group {CLK_CFG_HDMI }      \
-group {CLK_CEC_HDMI vir_CLK_CEC_HDMI}      \
-group {CLK_CORE_TYPEC vir_CLK_CORE_TYPEC}      \
-group {CLK_12M_TYPEC }      \
-group {CLK_UTMI_TYPEC }      \
-group {CLK_PHY_TYPEC }      \
-group {CLK_DPTX_CORE }      \
-group {CLK_PHY_GMAC }      \
-group {CLK_DVP_0_PAD }      \
-group {CLK_DVP_1_PAD } \
-group {i2s_sclk_in_0 inner_i2s_sclk_in_0} \
-group {i2s_sclk_in_1 inner_i2s_sclk_in_1} \
-group {i2s_sclk_in_2 inner_i2s_sclk_in_2} \
-group {i2s_sclk_in_3 inner_i2s_sclk_in_3} \
-group {i2s_sclk_in_gbe_3 inner_i2s_sclk_in_gbe_3} \
-group {i2s_sclk_out \
        i2s_sclk_out_0_pad \
        i2s_sclk_out_1_pad \
        i2s_sclk_out_2_pad \
        i2s_sclk_out_3_pad i2s_sclk_out_3_tmp1 i2s_sclk_out_3_tmp2 i2s_sclk_out_3_tmp3\
        i2s_sclk_out_3_gbe_pad \
        vir_i2s_sclk_out \
       } \
-group {CLK_JTAG_100M}      \
-group {CLK_SUB_1_1X_PIX vir_CLK_SUB_1_1X_PIX} \
-group {CLK_TYPEC_PIX} \
-group {CLK_PIXEL_DISP} \
-group {CLK_SUB_1_2X_PIX CLK_DVP_PIX CLK_DVP_PIX_OUT0} \
-group {gen_tcpd_virt_clk_in} \
-group {a7pll_clk} \

# add ceva clock group by yli 0727
set_clock_groups -asynchronous -name ceva2others \
-group {CLK_DVP_PIX_OUT0 CLK_NOC_M7_AHB vir_CLK_NOC_M7_AHB} \
-group {sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/apb_clk sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/tst_clk vir_ceva_clk_apb }



# comment accoding to 20M clock sync by yli 0712
#set_clock_groups -asynchronous -name 20M2AUPLL_CLK_REQ \
#-group {CLK_20M_TOP} \
#-group {AUPLL_CLK_REQ}


# modify accoding to 20M clock sync by yli 0712
set_clock_groups -asynchronous -name 20M2others \
-group {CLK_20M_TOP} \
-group {AUPLL_CLK_REQ \
        CLOCK_SHARE \
        a7ts_clk_16 \
        a7fclk \
        a7fclk_4 \
        a7fclk_8 \
        ceva_pll_clk_tst \
        tx_output_clock \
        vir_CLK_NOC_M7_AHB \
        vir_CLK_CFG_150_G0 \
        vir_CLK_CFG_150_G2 \
        vir_CLK_CFG_250 \
        traceclkout \
        vir_CLK_CFG_150_G6 \
        CLK_NOC_M7_CORE \
        vir_CLK_NOC_BB \
        CLK_NOC_M7_AHB \
        CLK_CFG_150_G5 \
        CLK_CFG_250 \
        rgmii_rx_clk_i \
        CK_200M_DAC_09 \
        CLK_ADCPLL_400M_SYNTH \
        CLK_AUDIO_DIV_3 \
        CLK_AUDIO_DIV_4_1 \
        CLK_AXI_500_G0 \
        CLK_AXI_500_G1 \
        CLK_AXI_500_G2 \
        CLK_AXI_500_G3 \
        CLK_AXI_500_G4 \
        CLK_CFG_100 \
        CLK_CFG_125 \
        CLK_CFG_150_G0 \
        CLK_CFG_150_G1 \
        CLK_CFG_150_G2 \
        CLK_CFG_150_G3 \
        CLK_CFG_150_G4 \
        CLK_CFG_150_G6 \
        CLK_CFG_150_G7 \
        CLK_CFG_150_G8 \
        CLK_CORE_GMAC \
        CLK_DIV_DDR \
        CLK_DIV_PIX \
        CLK_DIV_SDC \
        CLK_EMMC_DIV_2 \
        CLK_NOC_BB \
        CLK_NOC_CORE \
        CLK_SYNTH_DDR \
        CLK_SYNTH_PIX \
        CLK_SYNTH_SDC \
        usb3_top_inst_pipe3_rx_pclk_0 \
        usb3_top_inst_suspend_clk \
        usb3_top_inst_utmi_clk_0 \
        cdn_typec_subsystem_top_inst_typec_subsystem_apb_pclk \
        sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/cevaxm4_core0_clk \
        sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/cevaxm4_core1_clk \
        sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/cevaxm4_core2_clk \
        sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/cevaxm4_core3_clk \
        sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/tst_clk \
        tmclk \
        TEST_CLK_JTAG_100M \
        traceclkout_tmp1 \
        CLK_NOC_ISP \
}




set_clock_groups -asynchronous -name vir2io1      \
-group { vir_CLK_NOC_M7_AHB} \
-group { CLK_NOC_CORE \
         CLK_NOC_BB CK_200M_DAC_09\
         CLK_CFG_250 traceclkout traceclkout_tmp traceclkout_tmp1\
         CLK_CFG_150_G0 \
         CLK_CFG_150_G1 \
         CLK_CFG_150_G2 \
         CLK_CFG_150_G3 \
         CLK_CFG_150_G4 \
         CLK_CFG_150_G5 \
         CLK_CFG_150_G6 \
         CLK_CFG_150_G7 \
         CLK_CFG_150_G8 \
         CLK_CFG_100 \
         CLK_20M_NOC \
         CLK_CFG_125 pcie_iip_device_inst_dbi_aclk_ug\
         CLK_NOC_M7_CORE \
         CLK_AXI_500_G1}
set_clock_groups -asynchronous -name vir2io2      \
-group { vir_CLK_NOC_BB} \
-group { CLK_NOC_CORE \
         CLK_NOC_M7_AHB \
         CLK_CFG_250 \
         CLK_CFG_150_G0 \
         CLK_CFG_150_G1 \
         CLK_CFG_150_G2 \
         CLK_CFG_150_G3 \
         CLK_CFG_150_G4 \
         CLK_CFG_150_G5 \
         CLK_CFG_150_G6 \
         CLK_CFG_150_G7 \
         CLK_CFG_150_G8 \
         CLK_CFG_100 \
         CLK_20M_NOC \
         CLK_CFG_125 pcie_iip_device_inst_dbi_aclk_ug\
         CLK_NOC_M7_CORE \
         CLK_AXI_500_G1}
set_clock_groups -asynchronous -name vir2io3      \
-group { vir_CLK_CFG_250 } \
-group { CLK_NOC_CORE \
         CLK_NOC_M7_AHB vir_CLK_NOC_M7_AHB\
         CLK_NOC_BB CK_200M_DAC_09\
         CLK_CFG_150_G0 \
         CLK_CFG_150_G1 \
         CLK_CFG_150_G2 \
         CLK_CFG_150_G3 \
         CLK_CFG_150_G4 \
         CLK_CFG_150_G5 \
         CLK_CFG_150_G6 \
         CLK_CFG_150_G7 \
         CLK_CFG_150_G8 \
         CLK_CFG_100 \
         CLK_20M_NOC \
         CLK_CFG_125 \
         CLK_NOC_M7_CORE \
         CLK_AXI_500_G1}
set_clock_groups -asynchronous -name vir2io4      \
-group { vir_CLK_CFG_150_G0} \
-group { CLK_NOC_CORE \
         CLK_NOC_M7_AHB \
         CLK_NOC_BB CK_200M_DAC_09\
         CLK_CFG_250   \
         CLK_CFG_150_G1 \
         CLK_CFG_150_G2 \
         CLK_CFG_150_G3 \
         CLK_CFG_150_G4 \
         CLK_CFG_150_G5 \
         CLK_CFG_150_G6 \
         CLK_CFG_150_G7 \
         CLK_CFG_150_G8 \
         CLK_CFG_100 \
         CLK_20M_NOC \
         CLK_CFG_125 \
         CLK_NOC_M7_CORE \
         CLK_AXI_500_G1}
set_clock_groups -asynchronous -name vir2io5      \
-group { vir_CLK_CFG_150_G2} \
-group { CLK_NOC_CORE \
         CLK_NOC_M7_AHB \
         CLK_NOC_BB CK_200M_DAC_09\
         CLK_CFG_250 \
         CLK_CFG_150_G0 \
         CLK_CFG_150_G1 \
         CLK_CFG_150_G3 \
         CLK_CFG_150_G4 \
         CLK_CFG_150_G5 \
         CLK_CFG_150_G6 \
         CLK_CFG_150_G7 \
         CLK_CFG_150_G8 \
         CLK_CFG_100 \
         CLK_20M_NOC \
         CLK_CFG_125 \
         CLK_NOC_M7_CORE \
         CLK_AXI_500_G1}
set_clock_groups -asynchronous -name vir2io6      \
-group { vir_CLK_CFG_150_G6} \
-group { CLK_NOC_CORE \
         CLK_NOC_M7_AHB \
         CLK_NOC_BB CK_200M_DAC_09\
         CLK_CFG_250 \
         CLK_CFG_150_G0 \
         CLK_CFG_150_G1 \
         CLK_CFG_150_G2 \
         CLK_CFG_150_G3 \
         CLK_CFG_150_G4 \
         CLK_CFG_150_G5 \
         CLK_CFG_150_G7 \
         CLK_CFG_150_G8 \
         CLK_CFG_100 \
         CLK_20M_NOC \
         CLK_CFG_125 \
         CLK_NOC_M7_CORE \
         CLK_AXI_500_G1}

set_clock_groups -asynchronous -name GMAC_CORE2OTHERS      \
-group {CLK_NOC_CORE \
        CLK_NOC_M7_AHB vir_CLK_NOC_M7_AHB      \
        CLK_CFG_250 vir_CLK_CFG_250 traceclkout traceclkout_tmp traceclkout_tmp1      \
        CLK_NOC_BB vir_CLK_NOC_BB CK_200M_DAC_09     \
        CLK_CFG_150_G0 vir_CLK_CFG_150_G0 \
        tmclk \
        CLK_CFG_150_G1       \
        CLK_CFG_150_G2 vir_CLK_CFG_150_G2 CLOCK_HOST\
        CLK_CFG_150_G4       \
        CLK_CFG_150_G5 \
        CLK_CFG_150_G6 vir_CLK_CFG_150_G6      \
        CLK_CFG_150_G7       \
        CLK_CFG_150_G8       \
        CLK_CFG_100       \
        CLK_20M_NOC       \
        CLK_CFG_125 \
        cdn_typec_subsystem_top_inst_aclk \
        cdn_typec_subsystem_top_inst_cipher_apb_pclk \
        cdn_typec_subsystem_top_inst_dp_apb_pclk \
        cdn_typec_subsystem_top_inst_phy_apb_pclk \
        cdn_typec_subsystem_top_inst_secure_apb_pclk \
        cdn_typec_subsystem_top_inst_tcpd_apb_pclk \
        cdn_typec_subsystem_top_inst_typec_subsystem_apb_pclk \
        cdn_typec_subsystem_top_inst_usb_apb_pclk \
        pcie_iip_device_inst_dbi_aclk \
        pcie_iip_device_inst_dbi_aclk_ug \
        pcie_iip_device_inst_mstr_aclk \
        pcie_iip_device_inst_mstr_aclk_ug \
        pcie_iip_device_inst_slv_aclk \
        pcie_iip_device_inst_slv_aclk_ug \
        CLK_NOC_M7_CORE       \
        CLK_AXI_500_G1}      \
-group {CLK_CORE_GMAC tx_clock tx_output_clock gmii_tx_clk_i \
        vir_eth rgmii_rx_clk_i}

set_clock_groups -asynchronous -name USBPAD0      \
-group {usb3_top_inst_suspend_clk} \
-group {CLK_CFG_150_G6 vir_CLK_CFG_150_G6} 
set_clock_groups -asynchronous -name USBPAD1      \
-group {usb3_top_inst_pipe3_rx_pclk_0} \
-group {CLK_CFG_150_G6 vir_CLK_CFG_150_G6} 
set_clock_groups -asynchronous -name USBPAD2      \
-group {usb3_top_inst_utmi_clk_0} \
-group {CLK_CFG_150_G6 vir_CLK_CFG_150_G6} 
set_clock_groups -asynchronous -name USBPAD3      \
-group {usb3_top_inst_pipe3_rx_pclk_0} \
-group {CLK_NOC_M7_AHB vir_CLK_NOC_M7_AHB} 
set_clock_groups -asynchronous -name USBPAD4      \
-group {usb3_top_inst_utmi_clk_0} \
-group {CLK_NOC_M7_AHB vir_CLK_NOC_M7_AHB} 

set_clock_groups -asynchronous -name IRQ2M7P      \
-group {usb3_top_inst_suspend_clk} \
-group {usb3_top_inst_pipe3_rx_pclk_0} \
-group {usb3_top_inst_utmi_clk_0} \
-group {pcie_iip_device_inst_core_clk pcie_iip_device_inst_aux_clk_g} \
-group {CLOCK_CORE} \
-group {CLK_CFG_250 vir_CLK_CFG_250 \
        CLK_NOC_M7_AHB vir_CLK_NOC_M7_AHB \
        CLK_NOC_M7_CORE} \


set_clock_groups -asynchronous -name TROOT2TYPEC      \
-group {CLK_CFG_150_G0 vir_CLK_CFG_150_G0} \
-group {cdn_typec_subsystem_top_inst_dptx_aux_sys_clk} \
-group {cdn_typec_subsystem_top_inst_dptx_sys_clk} \
-group {cdn_typec_subsystem_top_inst_source_crypto_sys_clk} \
-group {cdn_typec_subsystem_top_inst_source_xt_pclk}

#remove this clock group since CLK_NOC_BB and CK_200M_DAC_09 is synchronous yli 0711
#set_clock_groups -asynchronous -name ABB2BB \
#-group {CLK_NOC_BB vir_CLK_NOC_BB} \
#-group {CK_200M_DAC_09}

# ceva_core from asynchronous to synchronous yli 0711
set_clock_groups -asynchronous -name GPIO2CEVA \
-group {CLK_NOC_M7_AHB vir_CLK_NOC_M7_AHB \
        CLK_NOC_BB CK_200M_DAC_09 vir_CLK_NOC_BB} \
-group {TEST_CLK_JTAG_100M} \
-group {sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/cevaxm4_core0_clk \
        sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/cevaxm4_core1_clk \
        sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/cevaxm4_core2_clk \
        sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/cevaxm4_core3_clk} \
-group {ceva_pll_clk_tst} \
-group {CLK_SUB_1_2X_PIX} \
-group {CLK_SUB_1_1X_PIX vir_CLK_SUB_1_1X_PIX} 

### add asynchronous group by yli 0522 
### add CLK_DVP_PIX_OUT0 INTO CLK_SUB1_2X_PIX group by yli 0713
set_clock_groups -asynchronous -name sub_3_clk_core_h \
-group {phy_mpll_dword_clk_h core_clk_h} \
-group {CLK_NOC_M7_AHB vir_CLK_NOC_M7_AHB} \
-group {CLK_SUB_1_1X_PIX vir_CLK_SUB_1_1X_PIX} \
-group {CLK_SUB_1_2X_PIX CLK_DVP_PIX_OUT0}
# comment by yli 0629
#set_clock_groups -asynchronous -name SD_DRV2SAMPLE \
#-group {CLK_SDC_DRV} \
#-group {CLK_SDC_SAMPLE} \

#merge ceva and CLK_NOC_CORE into one group by yli 0911
set_clock_groups -asynchronous  -name sub_ceva_clock_group \
 -group {CLK_20M_TOP} \
 -group {ceva_pll_clk} \
 -group {sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/apb_clk vir_ceva_clk_apb} \
 -group {sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/apb_clk_2} \
 -group {sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/apb_clk_8} \
 -group {sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/apb_clk_16} \
 -group {ceva_pll_clk_tst} \
 -group {sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/tst_clk} \
 -group {sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/tst_clk_2} \
 -group {sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/tst_clk_4} \
 -group {sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/tst_clk_8} \
 -group {sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/fclk} \
 -group {sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/fclk_2} \
 -group {sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/fclk_8} \
 -group {sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/fclk_16} \
 -group {CLK_DMAC_CORE_CEVA} \
 -group {CLK_CFG_150_G1 CLK_CFG_150_G2 CLK_NOC_CORE sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/cevaxm4_core0_clk sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/cevaxm4_core1_clk sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/cevaxm4_core2_clk sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/cevaxm4_core3_clk} 

set_clock_groups -asynchronous -name typec_grp \
     -group {cdn_typec_subsystem_top_inst_typec_subsystem_apb_pclk cdn_typec_subsystem_top_inst_tcpd_apb_pclk cdn_typec_subsystem_top_inst_phy_apb_pclk cdn_typec_subsystem_top_inst_usb_apb_pclk cdn_typec_subsystem_top_inst_dp_apb_pclk cdn_typec_subsystem_top_inst_cipher_apb_pclk cdn_typec_subsystem_top_inst_secure_apb_pclk cdn_typec_subsystem_top_inst_aclk } \
     -group {CLK_DPTX_CORE cdn_typec_subsystem_top_inst_dptx_sys_clk cdn_typec_subsystem_top_inst_dptx_aux_sys_clk cdn_typec_subsystem_top_inst_source_cipher_sys_clk cdn_typec_subsystem_top_inst_source_crypto_sys_clk cdn_typec_subsystem_top_inst_source_pkt_sys_clk cdn_typec_subsystem_top_inst_source_aif_sys_clk cdn_typec_subsystem_top_inst_source_xt_pclk } \
     -group {m7_i2s_sclk_out_dp2 i2s_sclk_out_3_tmp1 hdmi_typec_i2s_sclk hdmi_m7i2s_sclk} \
     -group {CLK_TYPEC_PIX cdn_typec_subsystem_top_inst_dptx_vif_clk} \
     -group {cdn_typec_subsystem_top_inst_CMN_PLL1CLK_DATART0 cdn_typec_subsystem_top_inst_CMN_PLL1CLK_DATART0_OUT cdn_typec_subsystem_top_inst_dptx_frmr_data_clk cdn_typec_subsystem_top_inst_source_phy_data_out_clk cdn_typec_subsystem_top_inst_source_pkt_data_clk cdn_typec_subsystem_top_inst_source_aif_pkt_clk } \
     -group {cdn_typec_subsystem_top_inst_CMN_PLL1CLK_DATART1 cdn_typec_subsystem_top_inst_CMN_PLL1CLK_DATART1_OUT cdn_typec_subsystem_top_inst_dptx_phy_char_clk cdn_typec_subsystem_top_inst_source_phy_char_out_clk cdn_typec_subsystem_top_inst_source_cipher_char_clk } \
     -group {cdn_typec_subsystem_top_inst_CMN_PLL0CLK_DATART cdn_typec_subsystem_top_inst_PIPE_CLK } \
     -group {cdn_typec_subsystem_top_inst_RCVCLK } \
     -group {LN1_RDCLK } \
     -group {LN2_RDCLK } \
     -group {LN1_RXCLK } \
     -group {LN2_RXCLK } \
     -group {REFCLK } \
     -group {cdn_typec_subsystem_top_inst_PSMCLK} \
     -group {spdif_cdr_mclk_in spdif_cdr_mclk_out} \
     -group {SYMCLK } \
     -group {CLK_PHY_TYPEC} \
     -group {CLK_UTMI_TYPEC } \
     -group {CLK_STB_TYPEC } \
     -group {cdn_typec_subsystem_top_inst_app_clk_predft } \
     -group {CLK_12M_TYPEC } \
     -group {cdn_typec_subsystem_top_inst_otg_fast_clk } \
     -group {CLK_CORE_TYPEC } \
     -group {gen_tcpd_virt_clk_in}

set_clock_groups -asynchronous -name mipi_cfg_clk \
-group  {cfg_clk_gated_0}                         \
-group  {cfg_clk_gated_1}                         \
-group  {cfg_clk_gated_2}                         \
-group  {cfg_clk_gated_3}                         \
-group  {cfg_clk_gated_4}                         \
-group  {cfg_clk_gated_5}                         \
-group  {cfg_clk_gated_6}                         \
-group  {cfg_clk_gated_7}                         
set_clock_groups -asynchronous -name mipi_pixclk \
-group  {pixclk_gated_0}                         \
-group  {pixclk_gated_1}                         \
-group  {pixclk_gated_2}                         \
-group  {pixclk_gated_3}                         \
-group  {pixclk_gated_4}                         \
-group  {pixclk_gated_5}                         \
-group  {pixclk_gated_6}                         \
-group  {pixclk_gated_7}                         

set_clock_group -asynchronous -name ceva_apb_clk_vir_group \
-group {sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/apb_clk vir_ceva_clk_apb} \
-group {TEST_CLK_JTAG_100M} \
-group {vir_CLK_NOC_BB} \
-group {vir_CLK_NOC_M7_AHB} \
-group {vir_CLK_SUB_1_1X_PIX}

set_clock_group -asynchronous -name ceva_tst_clk_vir_group \
-group {sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/tst_clk} \
-group {vir_CLK_NOC_M7_AHB} \
-group {vir_CLK_SUB_1_1X_PIX}

set_clock_group -asynchronous -name typec_apb_clk_vir_group \
-group {cdn_typec_subsystem_top_inst_typec_subsystem_apb_pclk} \
-group {TEST_CLK_JTAG_100M} \
-group {vir_CLK_NOC_BB} \
-group {vir_CLK_NOC_M7_AHB} 

set_clock_group -asynchronous -name cdn_typec_subsystem_top_inst_app_clk_predft_group \
-group {cdn_typec_subsystem_top_inst_app_clk_predft} \
-group {TEST_CLK_JTAG_100M}

# modify CLK_CFG_150_G2 -> CLK_AXI_500_G2 by yli 0908 
##set_clock_group -asynchronous -name CLK_AXI_500_G2_vir_group \
##-group {CLK_AXI_500_G2} \
##-group {CLK_CFG_150_G2} \
##-group {vir_CLK_NOC_BB} \
##-group {vir_CLK_NOC_M7_AHB}
set_clock_group -asynchronous -name CLK_AXI_500_G2_vir_group \
-group {CLK_AXI_500_G2} \
-group {vir_CLK_CFG_150_G2} \
-group {vir_CLK_NOC_BB} \
-group {vir_CLK_NOC_M7_AHB}


set_clock_group -asynchronous -name CLOCK_HOST_vir_group \
-group {CLOCK_HOST} \
-group {vir_CLK_NOC_BB} \
-group {vir_CLK_NOC_M7_AHB}

set_clock_group -asynchronous -name CLK_AXI_500_G3_vir_group \
-group {CLK_AXI_500_G3} \
-group {vir_CLK_NOC_BB} \
-group {vir_CLK_NOC_M7_AHB}

set_clock_group -asynchronous -name CLOCK_GS_vir_group \
-group {CLOCK_GS} \
-group {vir_CLK_NOC_M7_AHB}

set_clock_group -asynchronous -name CLOCK_AXI_vir_group \
-group {CLOCK_AXI} \
-group {vir_CLK_NOC_BB} \
-group {vir_CLK_NOC_M7_AHB}

set_clock_group -asynchronous -name TEST_CLK_JTAG_100M_vir_group \
-group {TEST_CLK_JTAG_100M} \
-group {\
        CLK_CFG_125 \
        LN1_RDCLK \
        LN1_RXCLK \
        LN2_RDCLK \
        LN2_RXCLK \
        REFCLK \
        cdn_typec_subsystem_top_inst_CMN_PLL0CLK_DATART \
        cdn_typec_subsystem_top_inst_CMN_PLL1CLK_DATART0_OUT \
        cdn_typec_subsystem_top_inst_PIPE_CLK \
        cdn_typec_subsystem_top_inst_app_clk_predft \
        cdn_typec_subsystem_top_inst_phy_apb_pclk \
        cdn_typec_subsystem_top_inst_source_xt_pclk \
        cdn_typec_subsystem_top_inst_typec_subsystem_apb_pclk}

# modify i2s_sclk_out_3 -> i2s_sclk_out_3_tmp2 yli 0713
set_clock_group -asynchronous -name i2s_clk_out_typec_group \
-group {i2s_sclk_out_3_tmp2} \
-group {cdn_typec_subsystem_top_inst_source_aif_pkt_clk \
        cdn_typec_subsystem_top_inst_source_aif_sys_clk \
        spdif_cdr_mclk_in \
        spdif_cdr_mclk_out}

#to m7 irq
set_clock_group -asynchronous -name ISP_M7_CORE_group \
-group {CLK_NOC_M7_CORE} \
-group {CLK_NOC_ISP}

#BB to traceclkout
set_clock_group -asynchronous -name BB2trace \
-group CLK_NOC_BB \
-group traceclkout

#ceva test clk to DVP out
set_clock_group -asynchronous -name CEVA_TST2DVP_OUT0 \
-group ceva_pll_clk_tst \
-group CLK_DVP_PIX_OUT0

# typec & CLK_CFG_150_G0 due to sucre_access_sec_dp by yli 0713
#set_clock_group -asynchrnous -name typec2CLK_CFG_150_G0 \
#-group {CLK_CFG_150_G0} \
#-group {cdn_typec_subsystem_top_inst_dp_apb_pclk \
#        cdn_typec_subsystem_top_inst_phy_apb_pclk \
#        cdn_typec_subsystem_top_inst_secure_apb_pclk \
#        cdn_typec_subsystem_top_inst_typec_subsystem_apb_pclk \
#        cdn_typec_subsystem_top_inst_usb_apb_pclk}
set_false_path -through ${sub3_inst_hier}/secure_access_sec_dp
#add by yli 0719
set_false_path -through [get_pins sirius_sub_3_inst/RGU_TYPEC_pclk_rstn]









##to m7 irq
#set_clock_group -asynchronous -name AXI_500_G0_M7_CORE_group \
#-group {CLK_NOC_M7_CORE} \
#-group {CLK_AXI_500_G0}
#
##to m7 irq
#set_clock_group -asynchronous -name AXI_500_G3_M7_CORE_group \
#-group {CLK_NOC_M7_CORE} \
#-group {CLK_AXI_500_G2}
##to m7 irq
#set_clock_group -asynchronous -name AXI_500_G3_M7_CORE_group \
#-group {CLK_NOC_M7_CORE} \
#-group {CLK_AXI_500_G3}
##to m7 irq
#set_clock_group -asynchronous -name AXI_500_G4_M7_CORE_group \
#-group {CLK_NOC_M7_CORE} \
#-group {CLK_AXI_500_G4}
#hevc
set_clock_group -asynchronous -name CFG_150_G7_500_G0_group \
-group {CLK_CFG_150_G7} \
-group {CLK_AXI_500_G0}

# added by yli for bist constaints 0626
set_clock_groups -asynchronous -name typec_clk_for_bist \
    -group {CLK_CFG_125} \
    -group {CLK_UTMI_TYPEC}
set_clock_groups -asynchronous -name mipi_video_if_for_bist \
-group {CLK_VIDEO_MIPI} \
-group [list [get_clocks sirius_sub_1_inst/mipi_top_inst/mipi_01/u_phy_0/I01DPHY/I01DPHYCORE/rxbyteclkhs] \
             [get_clocks sirius_sub_1_inst/mipi_top_inst/mipi_01/u_phy_1/I01DPHY/I01DPHYCORE/rxbyteclkhs] \
             [get_clocks sirius_sub_1_inst/mipi_top_inst/mipi_23/u_phy_0/I01DPHY/I01DPHYCORE/rxbyteclkhs] \
             [get_clocks sirius_sub_1_inst/mipi_top_inst/mipi_23/u_phy_1/I01DPHY/I01DPHYCORE/rxbyteclkhs] \
             [get_clocks sirius_sub_1_inst/mipi_top_inst/mipi_45/u_phy_0/I01DPHY/I01DPHYCORE/rxbyteclkhs] \
             [get_clocks sirius_sub_1_inst/mipi_top_inst/mipi_45/u_phy_1/I01DPHY/I01DPHYCORE/rxbyteclkhs] \
             [get_clocks sirius_sub_1_inst/mipi_top_inst/mipi_67/u_phy_0/I01DPHY/I01DPHYCORE/rxbyteclkhs] \
             [get_clocks sirius_sub_1_inst/mipi_top_inst/mipi_67/u_phy_1/I01DPHY/I01DPHYCORE/rxbyteclkhs] ]

set_clock_groups -asynchronous -name HEVC_CORE_CLK2others \
-group {CLK_CORE_HEVC}

set_clock_groups -asynchronous -name CLK_NOC_ISP_IO \
 -group {CLK_NOC_ISP}\
 -group {vir_CLK_NOC_M7_AHB vir_CLK_NOC_BB}



set_max_delay -ignore_clock_latency   [expr $PERIOD_latency_CLK_CFG_150_G8 + $PERIOD_CLK_DSP0_500M * 1.5 ] -from [get_clocks CLK_CFG_150_G8] -to [get_clocks CLK_NOC_ISP]
set_max_delay -ignore_clock_latency   [expr $PERIOD_latency_CLK_NOC_ISP + $PERIOD_CLK_ADCPLL_150M * 1.5 ] -from [get_clocks CLK_NOC_ISP] -to [get_clocks CLK_CFG_150_G8]
set_false_path -hold -from [get_clocks CLK_CFG_150_G8] -to [get_clocks CLK_NOC_ISP]
set_false_path -hold -from [get_clocks CLK_NOC_ISP] -to [get_clocks CLK_CFG_150_G8] 
set_false_path -from [get_clocks CLK_AXI_500_G0] -to [get_pins sirius_sub_top_inst/m7_peripheral_inst/m7_top_irq_d1_reg_*_/D]
set_false_path -from [get_clocks CLK_AXI_500_G2] -to [get_pins sirius_sub_top_inst/m7_peripheral_inst/m7_top_irq_d1_reg_*_/D]
set_false_path -from [get_clocks CLK_AXI_500_G3] -to [get_pins sirius_sub_top_inst/m7_peripheral_inst/m7_top_irq_d1_reg_*_/D]
set_false_path -from [get_clocks CLK_AXI_500_G4] -to [get_pins sirius_sub_top_inst/m7_peripheral_inst/m7_top_irq_d1_reg_*_/D]
# added by yli 0620
set_max_delay -ignore_clock_latency   [expr $latency_rgmii_rx_clk_i + 6 ] -from [get_clocks rgmii_rx_clk_i] -to [get_clocks gmii_tx_clk_i]
set_max_delay -ignore_clock_latency   [expr $latency_gmii_tx_clk_i + 6 ]  -from [get_clocks gmii_tx_clk_i]  -to [get_clocks rgmii_rx_clk_i]
#added by yli 0704
set_disable_timing [get_cells sirius_sub_top_inst/gbeth_top_inst/i_gbethernet_rgmii_wrapper/i_gbethernet_memory/i_rx_mem] -from CLKA -to CLKB
set_disable_timing [get_cells sirius_sub_top_inst/gbeth_top_inst/i_gbethernet_rgmii_wrapper/i_gbethernet_memory/i_rx_mem] -from CLKB -to CLKA
set_disable_timing [get_cells sirius_sub_top_inst/gbeth_top_inst/i_gbethernet_rgmii_wrapper/i_gbethernet_memory/i_tx_mem] -from CLKA -to CLKB
set_disable_timing [get_cells sirius_sub_top_inst/gbeth_top_inst/i_gbethernet_rgmii_wrapper/i_gbethernet_memory/i_tx_mem] -from CLKB -to CLKA
#change set_false_path -> set_multicycle by yli 0725 
set_multicycle_path 2 -setup -fall_from [get_clocks CLK_EMMC_PAD_0] -rise_to [get_clocks CLK_EMMC_PAD_2] -through [get_pins -hier */IE] -through [get_pins -hier */C] 
set_multicycle_path 2 -setup -rise_from [get_clocks CLK_EMMC_PAD_0] -fall_to [get_clocks CLK_EMMC_PAD_2] -through [get_pins -hier */IE] -through [get_pins -hier */C]
set_multicycle_path 2 -setup -fall_from [get_clocks CLK_EMMC_PAD_0] -rise_to [get_clocks CLK_EMMC_PAD_1] -through [get_pins -hier */IE] -through [get_pins -hier */C]
set_multicycle_path 2 -setup -rise_from [get_clocks CLK_EMMC_PAD_0] -fall_to [get_clocks CLK_EMMC_PAD_1] -through [get_pins -hier */IE] -through [get_pins -hier */C]
set_multicycle_path 2 -setup -fall_from [get_clocks CLK_SD_200] -rise_to [get_clocks CLK_SD_CKIN_SAMPLE] -through [get_pins -hier */IE] -through [get_pins -hier */C] 
set_multicycle_path 2 -setup -rise_from [get_clocks CLK_SD_200] -fall_to [get_clocks CLK_SD_CKIN_SAMPLE] -through [get_pins -hier */IE] -through [get_pins -hier */C]
set_multicycle_path 1 -hold -fall_from [get_clocks CLK_EMMC_PAD_0] -rise_to [get_clocks CLK_EMMC_PAD_2] -through [get_pins -hier */IE] -through [get_pins -hier */C] 
set_multicycle_path 1 -hold -rise_from [get_clocks CLK_EMMC_PAD_0] -fall_to [get_clocks CLK_EMMC_PAD_2] -through [get_pins -hier */IE] -through [get_pins -hier */C]
set_multicycle_path 1 -hold -fall_from [get_clocks CLK_EMMC_PAD_0] -rise_to [get_clocks CLK_EMMC_PAD_1] -through [get_pins -hier */IE] -through [get_pins -hier */C]
set_multicycle_path 1 -hold -rise_from [get_clocks CLK_EMMC_PAD_0] -fall_to [get_clocks CLK_EMMC_PAD_1] -through [get_pins -hier */IE] -through [get_pins -hier */C]
set_multicycle_path 1 -hold -fall_from [get_clocks CLK_SD_200] -rise_to [get_clocks CLK_SD_CKIN_SAMPLE] -through [get_pins -hier */IE] -through [get_pins -hier */C] 
set_multicycle_path 1 -hold -rise_from [get_clocks CLK_SD_200] -fall_to [get_clocks CLK_SD_CKIN_SAMPLE] -through [get_pins -hier */IE] -through [get_pins -hier */C]

set_false_path -from [get_clocks CLK_NOC_M7_AHB]     -to [get_clocks traceclkout]
set_false_path -from [get_clocks traceclkout]        -to [get_clocks CLK_NOC_M7_AHB]
set_false_path -from [get_clocks traceclkout]        -to [get_clocks CLK_NOC_M7_CORE]
set_false_path -from [get_clocks TEST_CLK_JTAG_100M] -to [get_clocks cdn_typec_subsystem_top_inst_otg_fast_clk]
set_false_path -from [get_clocks CLK_CFG_125]        -to [get_clocks cdn_typec_subsystem_top_inst_source_xt_pclk]
set_false_path -from [get_clocks cdn_typec_subsystem_top_inst_source_xt_pclk] -to [get_clocks CLK_CFG_125]
set_false_path -from [get_clocks CLK_OSC_20M]     -to [get_clocks CLK_SYNTH_DDR]
set_false_path -from [get_clocks CLK_OSC_20M]     -to [get_clocks CLK_SYNTH_SDC]
set_false_path -from [get_clocks CLK_OSC_20M]     -to [get_clocks CLK_SYNTH_PIX]







###################################################
###                 TOP timing exception        ###
###################################################
#modify 10 -> 5 by yli 0711
set_max_delay -ignore_clock_latency   5 -from [get_pins sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_sirius_abb/u_t28_abb_top/TS_DATA_VALID] -to [get_pins sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_sirius_ts/TS_DATA_VALID_d_reg/D]
set_max_delay -ignore_clock_latency   5 -from [get_pins sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_sirius_abb/u_t28_abb_top/TS_DOUT] -to [get_pins sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_sirius_ts/TS_DOUT_d_reg*/D]
set_max_delay -ignore_clock_latency   5 -from [get_pins sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_sirius_abb/u_t28_abb_top/SAR10_DOUT_SYNC_3] -to [get_pins sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_sirius_sar10_3/SAR10_DOUT_SYNC_3_d_reg/D]
set_max_delay -ignore_clock_latency   5 -from [get_pins sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_sirius_abb/u_t28_abb_top/SAR10_DOUT_3] -to [get_pins sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_sirius_sar10_3/SAR10_DOUT_3_d_reg*/D]

# add -from CK_200M_DAC_09 jjzhang 0811
set_false_path -hold -from CK_200M_DAC_09 -through sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_sirius_abb/u_t28_abb_top/IADC_DOUT_* -through [get_pins sirius_asic_top_baseband_inst/*]
set_false_path -hold -from CK_200M_DAC_09 -through sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_sirius_abb/u_t28_abb_top/SAR10_DOUT* -through [get_pins sirius_asic_top_baseband_inst/*]



###        CXSOC  ###########
set_case_analysis 0 [get_pins sirius_sub_top_inst/CXSOC_inst/u_etb/u_cxetb_ram/u_etb_ls_mux/S]
set_case_analysis 0 [get_pins sirius_sub_top_inst/CXSOC_inst/u_etb/u_cxetb_ram/u_ram/RM]
set_case_analysis 0 [get_pins sirius_sub_top_inst/CXSOC_inst/u_etb/u_cxetb_ram/u_ram/RME]
set_case_analysis 0 [get_pins sirius_sub_top_inst/CXSOC_inst/u_etb/u_cxetb_ram/u_ram/DS]
set_case_analysis 0 [get_pins sirius_sub_top_inst/CXSOC_inst/u_etb/u_cxetb_ram/u_ram/SD]

## NOC main ######
set PERIOD_CLK_NOC_CORE    $PERIOD_CLK_DSP0_500M
set PERIOD_CLK_NOC_M7_AHB  $PERIOD_CLK_ADCPLL_300M  
set PERIOD_CLK_CFG_250     $PERIOD_CLK_DSP0_250M    
set PERIOD_CLK_NOC_BB      $PERIOD_CLK_DSP0_200M    
set PERIOD_CLK_CFG_150_G0  $PERIOD_CLK_ADCPLL_150M  
set PERIOD_CLK_CFG_150_G1  $PERIOD_CLK_ADCPLL_150M  
set PERIOD_CLK_CFG_150_G2  $PERIOD_CLK_ADCPLL_150M  
set PERIOD_CLK_CFG_150_G3  $PERIOD_CLK_ADCPLL_150M  
set PERIOD_CLK_CFG_100     $PERIOD_CLK_DSP0_100M    
set PERIOD_CLK_20M_NOC     $PERIOD_CLK_OSC_20M    
set PERIOD_CLK_CFG_125     $PERIOD_CLK_DSP0_125M    
set PERIOD_CLK_NOC_M7_CORE $PERIOD_CLK_ADCPLL_300M  
set PERIOD_CLK_AXI_500_G1  $PERIOD_CLK_DSP0_400M    
set PERIOD_CLK_CFG_150_G4  $PERIOD_CLK_ADCPLL_150M  
set PERIOD_CLK_CFG_150_G5  $PERIOD_CLK_ADCPLL_150M  
set PERIOD_CLK_CFG_150_G6  $PERIOD_CLK_ADCPLL_150M  
set PERIOD_CLK_CFG_150_G7  $PERIOD_CLK_ADCPLL_150M  
set PERIOD_CLK_CFG_150_G8  $PERIOD_CLK_ADCPLL_150M  



set MAX_DELAY_MAIN_FACTOR    1.5
set MAX_DELAY_VISION_FACTOR  1.5
set MAX_DELAY_CEVA_FACTOR  1.5


# Max Delays

# ia0_main timeout timing exception
set_false_path -through sirius_sub_top_inst/NOC_main_inst/sgn0_main/ia0_main/timebasemflag_i
# ia1_main timeout timing exception
set_false_path -through sirius_sub_top_inst/NOC_main_inst/sgn0_main/ia1_main/timebasemflag_i
# ia3_main timeout timing exception
set_false_path -through sirius_sub_top_inst/NOC_main_inst/sgn0_main/ia3_main/timebasemflag_i
# ia5_main timeout timing exception
set_false_path -through sirius_sub_top_inst/NOC_main_inst/sgn0_main/ia5_main/timebasemflag_i
# ia6_main timeout timing exception
set_false_path -through sirius_sub_top_inst/NOC_main_inst/sgn0_main/ia6_main/timebasemflag_i
# ia7_main timeout timing exception
set_false_path -through sirius_sub_top_inst/NOC_main_inst/sgn0_main/ia7_main/timebasemflag_i
# ia8_main timeout timing exception
set_false_path -through sirius_sub_top_inst/NOC_main_inst/sgn0_main/ia8_main/timebasemflag_i
# ia9_main timeout timing exception
set_false_path -through sirius_sub_top_inst/NOC_main_inst/sgn0_main/ia9_main/timebasemflag_i
# ia10_main timeout timing exception
set_false_path -through sirius_sub_top_inst/NOC_main_inst/sgn0_main/ia10_main/timebasemflag_i
# ia11_main timeout timing exception
set_false_path -through sirius_sub_top_inst/NOC_main_inst/sgn0_main/ia11_main/timebasemflag_i
# ia12_main timeout timing exception
set_false_path -through sirius_sub_top_inst/NOC_main_inst/sgn0_main/ia12_main/timebasemflag_i
# ia13_main timeout timing exception
set_false_path -through sirius_sub_top_inst/NOC_main_inst/sgn0_main/ia13_main/timebasemflag_i
# ia14_main timeout timing exception
set_false_path -through sirius_sub_top_inst/NOC_main_inst/sgn0_main/ia14_main/timebasemflag_i
# ia15_main timeout timing exception
set_false_path -through sirius_sub_top_inst/NOC_main_inst/sgn0_main/ia15_main/timebasemflag_i


# ta0_main timeout timing exception
set_false_path -through sirius_sub_top_inst/NOC_main_inst/sgn0_main/ta0_main/timebasemflag_i
# ta1_main timeout timing exception
set_false_path -through sirius_sub_top_inst/NOC_main_inst/sgn0_main/ta1_main/timebasemflag_i
# ta2_main timeout timing exception
set_false_path -through sirius_sub_top_inst/NOC_main_inst/sgn0_main/ta2_main/timebasemflag_i
# ta3_main timeout timing exception
set_false_path -through sirius_sub_top_inst/NOC_main_inst/sgn0_main/ta3_main/timebasemflag_i
# ta4_main timeout timing exception
set_false_path -through sirius_sub_top_inst/NOC_main_inst/sgn0_main/ta4_main/timebasemflag_i
# ta5_main timeout timing exception
set_false_path -through sirius_sub_top_inst/NOC_main_inst/sgn0_main/ta5_main/timebasemflag_i
# ta6_main timeout timing exception
set_false_path -through sirius_sub_top_inst/NOC_main_inst/sgn0_main/ta6_main/timebasemflag_i
# ta7_main timeout timing exception
set_false_path -through sirius_sub_top_inst/NOC_main_inst/sgn0_main/ta7_main/timebasemflag_i
# ta8_main timeout timing exception
set_false_path -through sirius_sub_top_inst/NOC_main_inst/sgn0_main/ta8_main/timebasemflag_i
# ta9_main timeout timing exception
set_false_path -through sirius_sub_top_inst/NOC_main_inst/sgn0_main/ta9_main/timebasemflag_i
# ta10_main timeout timing exception
set_false_path -through sirius_sub_top_inst/NOC_main_inst/sgn0_main/ta10_main/timebasemflag_i
# ta11_main timeout timing exception
set_false_path -through sirius_sub_top_inst/NOC_main_inst/sgn0_main/ta11_main/timebasemflag_i
# ta12_main timeout timing exception
set_false_path -through sirius_sub_top_inst/NOC_main_inst/sgn0_main/ta12_main/timebasemflag_i
# ta13_main timeout timing exception
set_false_path -through sirius_sub_top_inst/NOC_main_inst/sgn0_main/ta13_main/timebasemflag_i
# ta14_main timeout timing exception
set_false_path -through sirius_sub_top_inst/NOC_main_inst/sgn0_main/ta14_main/timebasemflag_i
# ta15_main timeout timing exception
set_false_path -through sirius_sub_top_inst/NOC_main_inst/sgn0_main/ta15_main/timebasemflag_i
# ta16_main timeout timing exception
set_false_path -through sirius_sub_top_inst/NOC_main_inst/sgn0_main/ta16_main/timebasemflag_i
# ta17_main timeout timing exception
set_false_path -through sirius_sub_top_inst/NOC_main_inst/sgn0_main/ta17_main/timebasemflag_i
# ta18_main timeout timing exception
set_false_path -through sirius_sub_top_inst/NOC_main_inst/sgn0_main/ta18_main/timebasemflag_i
# ta19_main timeout timing exception
set_false_path -through sirius_sub_top_inst/NOC_main_inst/sgn0_main/ta19_main/timebasemflag_i
# ta20_main timeout timing exception
set_false_path -through sirius_sub_top_inst/NOC_main_inst/sgn0_main/ta20_main/timebasemflag_i
# ta21_main timeout timing exception
set_false_path -through sirius_sub_top_inst/NOC_main_inst/sgn0_main/ta21_main/timebasemflag_i
# ta22_main timeout timing exception
set_false_path -through sirius_sub_top_inst/NOC_main_inst/sgn0_main/ta22_main/timebasemflag_i
# ta23_main timeout timing exception
set_false_path -through sirius_sub_top_inst/NOC_main_inst/sgn0_main/ta23_main/timebasemflag_i
# ta24_main timeout timing exception
set_false_path -through sirius_sub_top_inst/NOC_main_inst/sgn0_main/ta24_main/timebasemflag_i
# ta25_main timeout timing exception
set_false_path -through sirius_sub_top_inst/NOC_main_inst/sgn0_main/ta25_main/timebasemflag_i
# ta30_main timeout timing exception
set_false_path -through sirius_sub_top_inst/NOC_main_inst/sgn0_main/ta30_main/timebasemflag_i
# ta33_main timeout timing exception
set_false_path -through sirius_sub_top_inst/NOC_main_inst/sgn0_main/ta33_main/timebasemflag_i
# ta35_main timeout timing exception
set_false_path -through sirius_sub_top_inst/NOC_main_inst/sgn0_main/ta35_main/timebasemflag_i
# ta38_main timeout timing exception
set_false_path -through sirius_sub_top_inst/NOC_main_inst/sgn0_main/ta38_main/timebasemflag_i
# ta39_main timeout timing exception
set_false_path -through sirius_sub_top_inst/NOC_main_inst/sgn0_main/ta39_main/timebasemflag_i
# ta40_main timeout timing exception
set_false_path -through sirius_sub_top_inst/NOC_main_inst/sgn0_main/ta40_main/timebasemflag_i
# ta41_main timeout timing exception
set_false_path -through sirius_sub_top_inst/NOC_main_inst/sgn0_main/ta41_main/timebasemflag_i
# ta42_main timeout timing exception
set_false_path -through sirius_sub_top_inst/NOC_main_inst/sgn0_main/ta42_main/timebasemflag_i
# ta26_main timeout timing exception
set_false_path -through sirius_sub_top_inst/NOC_main_inst/sgn0_main/ta26_main/timebasemflag_i
# ia4_main timeout timing exception
set_false_path -through sirius_sub_top_inst/NOC_main_inst/sgn0_main/ia4_main/timebasemflag_i
# ia16_main timeout timing exception
set_false_path -through sirius_sub_top_inst/NOC_main_inst/sgn0_main/ia16_main/timebasemflag_i
# ia17_main timeout timing exception
set_false_path -through sirius_sub_top_inst/NOC_main_inst/sgn0_main/ia17_main/timebasemflag_i
# ia18_main timeout timing exception
set_false_path -through sirius_sub_top_inst/NOC_main_inst/sgn0_main/ia18_main/timebasemflag_i
# ia19_main timeout timing exception
set_false_path -through sirius_sub_top_inst/NOC_main_inst/sgn0_main/ia19_main/timebasemflag_i
# ia20_main timeout timing exception
set_false_path -through sirius_sub_top_inst/NOC_main_inst/sgn0_main/ia20_main/timebasemflag_i
# Set a false_path to all synchronizers in the pdc for pmm pmm0
#foreach pdc "pdc_0_0 pdc_1_0 pdc_2_0 pdc_3_0 pdc_4_0 pdc_5_0 pdc_6_0 pdc_7_0 pdc_8_0 pdc_9_0 pdc_10_0 pdc_11_0 pdc_12_0 pdc_13_0 pdc_14_0 pdc_15_0 pdc_16_0 pdc_17_0" {
#    set filter ".*${pdc}.*meta_reg_reg"
#    foreach_in_collection metaObj [get_cells -regexp {.*} -hier -filter "@full_name =~ $filter"] {
#        set metaName [get_object $metaObj]
#        puts "setting false path to $metaName"
#        set_false_path -to $metaName/D
#    }
#}


set_false_path -from [get_clocks "CLK_NOC_CORE"] -through [get_pins "sirius_sub_top_inst/NOC_main_inst/sys0test_mode_free_i"] -to [get_clocks {CLK_NOC_M7_AHB CLK_CFG_250 CLK_NOC_BB CLK_CFG_150_G0 CLK_CFG_150_G1 CLK_CFG_150_G2 CLK_CFG_150_G3 CLK_CFG_100 CLK_20M_NOC CLK_CFG_125 CLK_NOC_M7_CORE CLK_AXI_500_G1 CLK_CFG_150_G4 CLK_CFG_150_G5 CLK_CFG_150_G6 CLK_CFG_150_G7 CLK_CFG_150_G8}]
set_false_path -from [get_clocks "CLK_NOC_M7_AHB"] -through [get_pins "sirius_sub_top_inst/NOC_main_inst/sys0test_mode_free_i"] -to [get_clocks {CLK_NOC_CORE CLK_CFG_250 CLK_NOC_BB CLK_CFG_150_G0 CLK_CFG_150_G1 CLK_CFG_150_G2 CLK_CFG_150_G3 CLK_CFG_100 CLK_20M_NOC CLK_CFG_125 CLK_NOC_M7_CORE CLK_AXI_500_G1 CLK_CFG_150_G4 CLK_CFG_150_G5 CLK_CFG_150_G6 CLK_CFG_150_G7 CLK_CFG_150_G8}]
set_false_path -from [get_clocks "CLK_CFG_250"] -through [get_pins "sirius_sub_top_inst/NOC_main_inst/sys0test_mode_free_i"] -to [get_clocks {CLK_NOC_CORE CLK_NOC_M7_AHB CLK_NOC_BB CLK_CFG_150_G0 CLK_CFG_150_G1 CLK_CFG_150_G2 CLK_CFG_150_G3 CLK_CFG_100 CLK_20M_NOC CLK_CFG_125 CLK_NOC_M7_CORE CLK_AXI_500_G1 CLK_CFG_150_G4 CLK_CFG_150_G5 CLK_CFG_150_G6 CLK_CFG_150_G7 CLK_CFG_150_G8}]
set_false_path -from [get_clocks "CLK_NOC_BB"] -through [get_pins "sirius_sub_top_inst/NOC_main_inst/sys0test_mode_free_i"] -to [get_clocks {CLK_NOC_CORE CLK_NOC_M7_AHB CLK_CFG_250 CLK_CFG_150_G0 CLK_CFG_150_G1 CLK_CFG_150_G2 CLK_CFG_150_G3 CLK_CFG_100 CLK_20M_NOC CLK_CFG_125 CLK_NOC_M7_CORE CLK_AXI_500_G1 CLK_CFG_150_G4 CLK_CFG_150_G5 CLK_CFG_150_G6 CLK_CFG_150_G7 CLK_CFG_150_G8}]
set_false_path -from [get_clocks "CLK_CFG_150_G0"] -through [get_pins "sirius_sub_top_inst/NOC_main_inst/sys0test_mode_free_i"] -to [get_clocks {CLK_NOC_CORE CLK_NOC_M7_AHB CLK_CFG_250 CLK_NOC_BB CLK_CFG_150_G1 CLK_CFG_150_G2 CLK_CFG_150_G3 CLK_CFG_100 CLK_20M_NOC CLK_CFG_125 CLK_NOC_M7_CORE CLK_AXI_500_G1 CLK_CFG_150_G4 CLK_CFG_150_G5 CLK_CFG_150_G6 CLK_CFG_150_G7 CLK_CFG_150_G8}]
set_false_path -from [get_clocks "CLK_CFG_150_G1"] -through [get_pins "sirius_sub_top_inst/NOC_main_inst/sys0test_mode_free_i"] -to [get_clocks {CLK_NOC_CORE CLK_NOC_M7_AHB CLK_CFG_250 CLK_NOC_BB CLK_CFG_150_G0 CLK_CFG_150_G2 CLK_CFG_150_G3 CLK_CFG_100 CLK_20M_NOC CLK_CFG_125 CLK_NOC_M7_CORE CLK_AXI_500_G1 CLK_CFG_150_G4 CLK_CFG_150_G5 CLK_CFG_150_G6 CLK_CFG_150_G7 CLK_CFG_150_G8}]
set_false_path -from [get_clocks "CLK_CFG_150_G2"] -through [get_pins "sirius_sub_top_inst/NOC_main_inst/sys0test_mode_free_i"] -to [get_clocks {CLK_NOC_CORE CLK_NOC_M7_AHB CLK_CFG_250 CLK_NOC_BB CLK_CFG_150_G0 CLK_CFG_150_G1 CLK_CFG_150_G3 CLK_CFG_100 CLK_20M_NOC CLK_CFG_125 CLK_NOC_M7_CORE CLK_AXI_500_G1 CLK_CFG_150_G4 CLK_CFG_150_G5 CLK_CFG_150_G6 CLK_CFG_150_G7 CLK_CFG_150_G8}]
set_false_path -from [get_clocks "CLK_CFG_150_G3"] -through [get_pins "sirius_sub_top_inst/NOC_main_inst/sys0test_mode_free_i"] -to [get_clocks {CLK_NOC_CORE CLK_NOC_M7_AHB CLK_CFG_250 CLK_NOC_BB CLK_CFG_150_G0 CLK_CFG_150_G1 CLK_CFG_150_G2 CLK_CFG_100 CLK_20M_NOC CLK_CFG_125 CLK_NOC_M7_CORE CLK_AXI_500_G1 CLK_CFG_150_G4 CLK_CFG_150_G5 CLK_CFG_150_G6 CLK_CFG_150_G7 CLK_CFG_150_G8}]
set_false_path -from [get_clocks "CLK_CFG_100"] -through [get_pins "sirius_sub_top_inst/NOC_main_inst/sys0test_mode_free_i"] -to [get_clocks {CLK_NOC_CORE CLK_NOC_M7_AHB CLK_CFG_250 CLK_NOC_BB CLK_CFG_150_G0 CLK_CFG_150_G1 CLK_CFG_150_G2 CLK_CFG_150_G3 CLK_20M_NOC CLK_CFG_125 CLK_NOC_M7_CORE CLK_AXI_500_G1 CLK_CFG_150_G4 CLK_CFG_150_G5 CLK_CFG_150_G6 CLK_CFG_150_G7 CLK_CFG_150_G8}]
set_false_path -from [get_clocks "CLK_20M_NOC"] -through [get_pins "sirius_sub_top_inst/NOC_main_inst/sys0test_mode_free_i"] -to [get_clocks {CLK_NOC_CORE CLK_NOC_M7_AHB CLK_CFG_250 CLK_NOC_BB CLK_CFG_150_G0 CLK_CFG_150_G1 CLK_CFG_150_G2 CLK_CFG_150_G3 CLK_CFG_100 CLK_CFG_125 CLK_NOC_M7_CORE CLK_AXI_500_G1 CLK_CFG_150_G4 CLK_CFG_150_G5 CLK_CFG_150_G6 CLK_CFG_150_G7 CLK_CFG_150_G8}]
set_false_path -from [get_clocks "CLK_CFG_125"] -through [get_pins "sirius_sub_top_inst/NOC_main_inst/sys0test_mode_free_i"] -to [get_clocks {CLK_NOC_CORE CLK_NOC_M7_AHB CLK_CFG_250 CLK_NOC_BB CLK_CFG_150_G0 CLK_CFG_150_G1 CLK_CFG_150_G2 CLK_CFG_150_G3 CLK_CFG_100 CLK_20M_NOC CLK_NOC_M7_CORE CLK_AXI_500_G1 CLK_CFG_150_G4 CLK_CFG_150_G5 CLK_CFG_150_G6 CLK_CFG_150_G7 CLK_CFG_150_G8}]
set_false_path -from [get_clocks "CLK_NOC_M7_CORE"] -through [get_pins "sirius_sub_top_inst/NOC_main_inst/sys0test_mode_free_i"] -to [get_clocks {CLK_NOC_CORE CLK_NOC_M7_AHB CLK_CFG_250 CLK_NOC_BB CLK_CFG_150_G0 CLK_CFG_150_G1 CLK_CFG_150_G2 CLK_CFG_150_G3 CLK_CFG_100 CLK_20M_NOC CLK_CFG_125 CLK_AXI_500_G1 CLK_CFG_150_G4 CLK_CFG_150_G5 CLK_CFG_150_G6 CLK_CFG_150_G7 CLK_CFG_150_G8}]
set_false_path -from [get_clocks "CLK_AXI_500_G1"] -through [get_pins "sirius_sub_top_inst/NOC_main_inst/sys0test_mode_free_i"] -to [get_clocks {CLK_NOC_CORE CLK_NOC_M7_AHB CLK_CFG_250 CLK_NOC_BB CLK_CFG_150_G0 CLK_CFG_150_G1 CLK_CFG_150_G2 CLK_CFG_150_G3 CLK_CFG_100 CLK_20M_NOC CLK_CFG_125 CLK_NOC_M7_CORE CLK_CFG_150_G4 CLK_CFG_150_G5 CLK_CFG_150_G6 CLK_CFG_150_G7 CLK_CFG_150_G8}]
set_false_path -from [get_clocks "CLK_CFG_150_G4"] -through [get_pins "sirius_sub_top_inst/NOC_main_inst/sys0test_mode_free_i"] -to [get_clocks {CLK_NOC_CORE CLK_NOC_M7_AHB CLK_CFG_250 CLK_NOC_BB CLK_CFG_150_G0 CLK_CFG_150_G1 CLK_CFG_150_G2 CLK_CFG_150_G3 CLK_CFG_100 CLK_20M_NOC CLK_CFG_125 CLK_NOC_M7_CORE CLK_AXI_500_G1 CLK_CFG_150_G5 CLK_CFG_150_G6 CLK_CFG_150_G7 CLK_CFG_150_G8}]
set_false_path -from [get_clocks "CLK_CFG_150_G5"] -through [get_pins "sirius_sub_top_inst/NOC_main_inst/sys0test_mode_free_i"] -to [get_clocks {CLK_NOC_CORE CLK_NOC_M7_AHB CLK_CFG_250 CLK_NOC_BB CLK_CFG_150_G0 CLK_CFG_150_G1 CLK_CFG_150_G2 CLK_CFG_150_G3 CLK_CFG_100 CLK_20M_NOC CLK_CFG_125 CLK_NOC_M7_CORE CLK_AXI_500_G1 CLK_CFG_150_G4 CLK_CFG_150_G6 CLK_CFG_150_G7 CLK_CFG_150_G8}]
set_false_path -from [get_clocks "CLK_CFG_150_G6"] -through [get_pins "sirius_sub_top_inst/NOC_main_inst/sys0test_mode_free_i"] -to [get_clocks {CLK_NOC_CORE CLK_NOC_M7_AHB CLK_CFG_250 CLK_NOC_BB CLK_CFG_150_G0 CLK_CFG_150_G1 CLK_CFG_150_G2 CLK_CFG_150_G3 CLK_CFG_100 CLK_20M_NOC CLK_CFG_125 CLK_NOC_M7_CORE CLK_AXI_500_G1 CLK_CFG_150_G4 CLK_CFG_150_G5 CLK_CFG_150_G7 CLK_CFG_150_G8}]
set_false_path -from [get_clocks "CLK_CFG_150_G7"] -through [get_pins "sirius_sub_top_inst/NOC_main_inst/sys0test_mode_free_i"] -to [get_clocks {CLK_NOC_CORE CLK_NOC_M7_AHB CLK_CFG_250 CLK_NOC_BB CLK_CFG_150_G0 CLK_CFG_150_G1 CLK_CFG_150_G2 CLK_CFG_150_G3 CLK_CFG_100 CLK_20M_NOC CLK_CFG_125 CLK_NOC_M7_CORE CLK_AXI_500_G1 CLK_CFG_150_G4 CLK_CFG_150_G5 CLK_CFG_150_G6 CLK_CFG_150_G8}]
set_false_path -from [get_clocks "CLK_CFG_150_G8"] -through [get_pins "sirius_sub_top_inst/NOC_main_inst/sys0test_mode_free_i"] -to [get_clocks {CLK_NOC_CORE CLK_NOC_M7_AHB CLK_CFG_250 CLK_NOC_BB CLK_CFG_150_G0 CLK_CFG_150_G1 CLK_CFG_150_G2 CLK_CFG_150_G3 CLK_CFG_100 CLK_20M_NOC CLK_CFG_125 CLK_NOC_M7_CORE CLK_AXI_500_G1 CLK_CFG_150_G4 CLK_CFG_150_G5 CLK_CFG_150_G6 CLK_CFG_150_G7}]

# SM pd0_main_CLK_NOC_CORE_sgnsm timing exceptions
foreach_in_collection syncObj [get_cells -hier *reset_synchronizer* -filter {@full_name =~ sirius_sub_top_inst/NOC_main_inst/sgn0_main/*}] {
    set instName [get_object $syncObj]
    # Don't apply constraint to any SM reset synchronizer endpoints
    # or to itself for bottom up synthesis. Avoid ssx ta_ocpio in same domain.
    if {![string match *sgnsm* $instName] && 
        ![string match *ta_ocpio* $instName] && 
        ($instName != "reset_synchronizer")} {
        set_max_delay -ignore_clock_latency   [expr $PERIOD_CLK_NOC_CORE + $PERIOD_latency_CLK_NOC_CORE] -from sirius_sub_top_inst/NOC_main_inst/sgn0_main/pd0_main_clk_600_noc_sgnsm0/reset_synchronizer/reset_sync1_n_reg/CK -to $instName/reset_sync0_n_reg/RD
        set_max_delay -ignore_clock_latency   [expr $PERIOD_CLK_NOC_CORE + $PERIOD_latency_CLK_NOC_CORE] -from sirius_sub_top_inst/NOC_main_inst/sgn0_main/pd0_main_clk_600_noc_sgnsm0/reset_synchronizer/reset_sync1_n_reg/CK -to $instName/reset_sync1_n_reg/RD}
}



# SM pd0_main_CLK_NOC_M7_AHB_sgnsm timing exceptions
foreach_in_collection syncObj [get_cells -hier *reset_synchronizer* -filter {@full_name =~ sirius_sub_top_inst/NOC_main_inst/sgn0_main/*}] {
    set instName [get_object $syncObj]
    # Don't apply constraint to any SM reset synchronizer endpoints
    # or to itself for bottom up synthesis. Avoid ssx ta_ocpio in same domain.
    if {![string match *sgnsm* $instName] && 
        ![string match *ta_ocpio* $instName] && 
        ($instName != "reset_synchronizer")} {
        set_max_delay -ignore_clock_latency   [expr $PERIOD_CLK_NOC_M7_AHB + $PERIOD_latency_CLK_NOC_M7_AHB] -from sirius_sub_top_inst/NOC_main_inst/sgn0_main/pd0_main_clk_300_noc_sgnsm0/reset_synchronizer/reset_sync1_n_reg/CK -to $instName/reset_sync0_n_reg/RD
        set_max_delay -ignore_clock_latency   [expr $PERIOD_CLK_NOC_M7_AHB + $PERIOD_latency_CLK_NOC_M7_AHB] -from sirius_sub_top_inst/NOC_main_inst/sgn0_main/pd0_main_clk_300_noc_sgnsm0/reset_synchronizer/reset_sync1_n_reg/CK -to $instName/reset_sync1_n_reg/RD}
}


# SM pd0_main_CLK_CFG_250_sgnsm timing exceptions
foreach_in_collection syncObj [get_cells -hier *reset_synchronizer* -filter {@full_name =~ sirius_sub_top_inst/NOC_main_inst/sgn0_main/*}] {
    set instName [get_object $syncObj]
    # Don't apply constraint to any SM reset synchronizer endpoints
    # or to itself for bottom up synthesis. Avoid ssx ta_ocpio in same domain.
    if {![string match *sgnsm* $instName] && 
        ![string match *ta_ocpio* $instName] && 
        ($instName != "reset_synchronizer")} {
        set_max_delay -ignore_clock_latency   [expr $PERIOD_CLK_CFG_250 + $PERIOD_latency_CLK_CFG_250] -from sirius_sub_top_inst/NOC_main_inst/sgn0_main/pd0_main_clk_250_noc_sgnsm0/reset_synchronizer/reset_sync1_n_reg/CK -to $instName/reset_sync0_n_reg/RD
        set_max_delay -ignore_clock_latency   [expr $PERIOD_CLK_CFG_250 + $PERIOD_latency_CLK_CFG_250] -from sirius_sub_top_inst/NOC_main_inst/sgn0_main/pd0_main_clk_250_noc_sgnsm0/reset_synchronizer/reset_sync1_n_reg/CK -to $instName/reset_sync1_n_reg/RD}
}


# SM pd0_main_CLK_NOC_BB_sgnsm timing exceptions
foreach_in_collection syncObj [get_cells -hier *reset_synchronizer* -filter {@full_name =~ sirius_sub_top_inst/NOC_main_inst/sgn0_main/*}] {
    set instName [get_object $syncObj]
    # Don't apply constraint to any SM reset synchronizer endpoints
    # or to itself for bottom up synthesis. Avoid ssx ta_ocpio in same domain.
    if {![string match *sgnsm* $instName] && 
        ![string match *ta_ocpio* $instName] && 
        ($instName != "reset_synchronizer")} {
        set_max_delay -ignore_clock_latency   [expr $PERIOD_CLK_NOC_BB + $PERIOD_latency_CLK_NOC_BB] -from sirius_sub_top_inst/NOC_main_inst/sgn0_main/pd0_main_clk_200_bb_sgnsm0/reset_synchronizer/reset_sync1_n_reg/CK -to $instName/reset_sync0_n_reg/RD
        set_max_delay -ignore_clock_latency   [expr $PERIOD_CLK_NOC_BB + $PERIOD_latency_CLK_NOC_BB] -from sirius_sub_top_inst/NOC_main_inst/sgn0_main/pd0_main_clk_200_bb_sgnsm0/reset_synchronizer/reset_sync1_n_reg/CK -to $instName/reset_sync1_n_reg/RD}
}

# SM pd0_main_CLK_CFG_150_G0_sgnsm timing exceptions
foreach_in_collection syncObj [get_cells -hier *reset_synchronizer* -filter {@full_name =~ sirius_sub_top_inst/NOC_main_inst/sgn0_main/*}] {
    set instName [get_object $syncObj]
    # Don't apply constraint to any SM reset synchronizer endpoints
    # or to itself for bottom up synthesis. Avoid ssx ta_ocpio in same domain.
    if {![string match *sgnsm* $instName] && 
        ![string match *ta_ocpio* $instName] && 
        ($instName != "reset_synchronizer")} {
        set_max_delay -ignore_clock_latency   [expr $PERIOD_CLK_CFG_150_G0 + $PERIOD_latency_CLK_CFG_150_G0] -from sirius_sub_top_inst/NOC_main_inst/sgn0_main/pd0_main_clk_150_g0_sgnsm0/reset_synchronizer/reset_sync1_n_reg/CK -to $instName/reset_sync0_n_reg/RD
        set_max_delay -ignore_clock_latency   [expr $PERIOD_CLK_CFG_150_G0 + $PERIOD_latency_CLK_CFG_150_G0] -from sirius_sub_top_inst/NOC_main_inst/sgn0_main/pd0_main_clk_150_g0_sgnsm0/reset_synchronizer/reset_sync1_n_reg/CK -to $instName/reset_sync1_n_reg/RD}
}


# SM pd0_main_CLK_CFG_150_G1_sgnsm timing exceptions
foreach_in_collection syncObj [get_cells -hier *reset_synchronizer* -filter {@full_name =~ sirius_sub_top_inst/NOC_main_inst/sgn0_main/*}] {
    set instName [get_object $syncObj]
    # Don't apply constraint to any SM reset synchronizer endpoints
    # or to itself for bottom up synthesis. Avoid ssx ta_ocpio in same domain.
    if {![string match *sgnsm* $instName] && 
        ![string match *ta_ocpio* $instName] && 
        ($instName != "reset_synchronizer")} {
        set_max_delay -ignore_clock_latency   [expr $PERIOD_CLK_CFG_150_G1 + $PERIOD_latency_CLK_CFG_150_G1] -from sirius_sub_top_inst/NOC_main_inst/sgn0_main/pd0_main_clk_150_g1_sgnsm0/reset_synchronizer/reset_sync1_n_reg/CK -to $instName/reset_sync0_n_reg/RD
        set_max_delay -ignore_clock_latency   [expr $PERIOD_CLK_CFG_150_G1 + $PERIOD_latency_CLK_CFG_150_G1] -from sirius_sub_top_inst/NOC_main_inst/sgn0_main/pd0_main_clk_150_g1_sgnsm0/reset_synchronizer/reset_sync1_n_reg/CK -to $instName/reset_sync0_n_reg/RD}
}


# SM pd0_main_CLK_CFG_150_G2_sgnsm timing exceptions
foreach_in_collection syncObj [get_cells -hier *reset_synchronizer* -filter {@full_name =~ sirius_sub_top_inst/NOC_main_inst/sgn0_main/*}] {
    set instName [get_object $syncObj]
    # Don't apply constraint to any SM reset synchronizer endpoints
    # or to itself for bottom up synthesis. Avoid ssx ta_ocpio in same domain.
    if {![string match *sgnsm* $instName] && 
        ![string match *ta_ocpio* $instName] && 
        ($instName != "reset_synchronizer")} {
        set_max_delay -ignore_clock_latency   [expr $PERIOD_CLK_CFG_150_G2 + $PERIOD_latency_CLK_CFG_150_G2] -from sirius_sub_top_inst/NOC_main_inst/sgn0_main/pd0_main_clk_150_g2_sgnsm0/reset_synchronizer/reset_sync1_n_reg/CK -to $instName/reset_sync0_n_reg/RD
        set_max_delay -ignore_clock_latency   [expr $PERIOD_CLK_CFG_150_G2 + $PERIOD_latency_CLK_CFG_150_G2] -from sirius_sub_top_inst/NOC_main_inst/sgn0_main/pd0_main_clk_150_g2_sgnsm0/reset_synchronizer/reset_sync1_n_reg/CK -to $instName/reset_sync1_n_reg/RD}
}


# SM pd0_main_CLK_CFG_150_G3_sgnsm timing exceptions
foreach_in_collection syncObj [get_cells -hier *reset_synchronizer* -filter {@full_name =~ sirius_sub_top_inst/NOC_main_inst/sgn0_main/*}] {
    set instName [get_object $syncObj]
    # Don't apply constraint to any SM reset synchronizer endpoints
    # or to itself for bottom up synthesis. Avoid ssx ta_ocpio in same domain.
    if {![string match *sgnsm* $instName] && 
        ![string match *ta_ocpio* $instName] && 
        ($instName != "reset_synchronizer")} {
        set_max_delay -ignore_clock_latency   [expr $PERIOD_CLK_CFG_150_G3 + $PERIOD_latency_CLK_CFG_150_G3] -from sirius_sub_top_inst/NOC_main_inst/sgn0_main/pd0_main_clk_150_g3_sgnsm0/reset_synchronizer/reset_sync1_n_reg/CK -to $instName/reset_sync0_n_reg/RD
        set_max_delay -ignore_clock_latency   [expr $PERIOD_CLK_CFG_150_G3 + $PERIOD_latency_CLK_CFG_150_G3] -from sirius_sub_top_inst/NOC_main_inst/sgn0_main/pd0_main_clk_150_g3_sgnsm0/reset_synchronizer/reset_sync1_n_reg/CK -to $instName/reset_sync1_n_reg/RD}
}



# SM pd0_main_CLK_CFG_100_sgnsm timing exceptions
foreach_in_collection syncObj [get_cells -hier *reset_synchronizer* -filter {@full_name =~ sirius_sub_top_inst/NOC_main_inst/sgn0_main/*}] {
    set instName [get_object $syncObj]
    # Don't apply constraint to any SM reset synchronizer endpoints
    # or to itself for bottom up synthesis. Avoid ssx ta_ocpio in same domain.
    if {![string match *sgnsm* $instName] && 
        ![string match *ta_ocpio* $instName] && 
        ($instName != "reset_synchronizer")} {
        set_max_delay -ignore_clock_latency   [expr $PERIOD_CLK_CFG_100 + $PERIOD_latency_CLK_CFG_100] -from sirius_sub_top_inst/NOC_main_inst/sgn0_main/pd0_main_clk_100_noc_sgnsm0/reset_synchronizer/reset_sync1_n_reg/CK -to $instName/reset_sync0_n_reg/RD
        set_max_delay -ignore_clock_latency   [expr $PERIOD_CLK_CFG_100 + $PERIOD_latency_CLK_CFG_100] -from sirius_sub_top_inst/NOC_main_inst/sgn0_main/pd0_main_clk_100_noc_sgnsm0/reset_synchronizer/reset_sync1_n_reg/CK -to $instName/reset_sync1_n_reg/RD}
}

# SM pd0_main_CLK_20M_NOC_sgnsm timing exceptions
foreach_in_collection syncObj [get_cells -hier *reset_synchronizer* -filter {@full_name =~ sirius_sub_top_inst/NOC_main_inst/sgn0_main/*}] {
    set instName [get_object $syncObj]
    # Don't apply constraint to any SM reset synchronizer endpoints
    # or to itself for bottom up synthesis. Avoid ssx ta_ocpio in same domain.
    if {![string match *sgnsm* $instName] && 
        ![string match *ta_ocpio* $instName] && 
        ($instName != "reset_synchronizer")} {
        set_max_delay -ignore_clock_latency   [expr $PERIOD_CLK_20M_NOC + $PERIOD_latency_CLK_20M_NOC] -from sirius_sub_top_inst/NOC_main_inst/sgn0_main/pd0_main_clk_20_noc_sgnsm0/reset_synchronizer/reset_sync1_n_reg/CK -to $instName/reset_sync0_n_reg/RD
        set_max_delay -ignore_clock_latency   [expr $PERIOD_CLK_20M_NOC + $PERIOD_latency_CLK_20M_NOC] -from sirius_sub_top_inst/NOC_main_inst/sgn0_main/pd0_main_clk_20_noc_sgnsm0/reset_synchronizer/reset_sync1_n_reg/CK -to $instName/reset_sync1_n_reg/RD}
}



# SM pd0_main_CLK_CFG_125_sgnsm timing exceptions
foreach_in_collection syncObj [get_cells -hier *reset_synchronizer* -filter {@full_name =~ sirius_sub_top_inst/NOC_main_inst/sgn0_main/*}] {
    set instName [get_object $syncObj]
    # Don't apply constraint to any SM reset synchronizer endpoints
    # or to itself for bottom up synthesis. Avoid ssx ta_ocpio in same domain.
    if {![string match *sgnsm* $instName] && 
        ![string match *ta_ocpio* $instName] && 
        ($instName != "reset_synchronizer")} {
        set_max_delay -ignore_clock_latency   [expr $PERIOD_CLK_CFG_125 + $PERIOD_latency_CLK_CFG_125] -from sirius_sub_top_inst/NOC_main_inst/sgn0_main/pd0_main_clk_125_noc_sgnsm0/reset_synchronizer/reset_sync1_n_reg/CK -to $instName/reset_sync0_n_reg/RD
        set_max_delay -ignore_clock_latency   [expr $PERIOD_CLK_CFG_125 + $PERIOD_latency_CLK_CFG_125] -from sirius_sub_top_inst/NOC_main_inst/sgn0_main/pd0_main_clk_125_noc_sgnsm0/reset_synchronizer/reset_sync1_n_reg/CK -to $instName/reset_sync1_n_reg/RD}
}



# SM pd0_main_CLK_NOC_M7_CORE_sgnsm timing exceptions
foreach_in_collection syncObj [get_cells -hier *reset_synchronizer* -filter {@full_name =~ sirius_sub_top_inst/NOC_main_inst/sgn0_main/*}] {
    set instName [get_object $syncObj]
    # Don't apply constraint to any SM reset synchronizer endpoints
    # or to itself for bottom up synthesis. Avoid ssx ta_ocpio in same domain.
    if {![string match *sgnsm* $instName] && 
        ![string match *ta_ocpio* $instName] && 
        ($instName != "reset_synchronizer")} {
        set_max_delay -ignore_clock_latency   [expr $PERIOD_CLK_NOC_M7_CORE + $PERIOD_latency_CLK_NOC_M7_CORE] -from sirius_sub_top_inst/NOC_main_inst/sgn0_main/pd0_main_clk_300_m7_sgnsm0/reset_synchronizer/reset_sync1_n_reg/CK -to $instName/reset_sync0_n_reg/RD
        set_max_delay -ignore_clock_latency   [expr $PERIOD_CLK_NOC_M7_CORE + $PERIOD_latency_CLK_NOC_M7_CORE] -from sirius_sub_top_inst/NOC_main_inst/sgn0_main/pd0_main_clk_300_m7_sgnsm0/reset_synchronizer/reset_sync1_n_reg/CK -to $instName/reset_sync1_n_reg/RD}
}


# SM pd0_main_CLK_AXI_500_G1_sgnsm timing exceptions
foreach_in_collection syncObj [get_cells -hier *reset_synchronizer* -filter {@full_name =~ sirius_sub_top_inst/NOC_main_inst/sgn0_main/*}] {
    set instName [get_object $syncObj]
    # Don't apply constraint to any SM reset synchronizer endpoints
    # or to itself for bottom up synthesis. Avoid ssx ta_ocpio in same domain.
    if {![string match *sgnsm* $instName] && 
        ![string match *ta_ocpio* $instName] && 
        ($instName != "reset_synchronizer")} {
        set_max_delay -ignore_clock_latency   [expr $PERIOD_CLK_AXI_500_G1 + $PERIOD_latency_CLK_AXI_500_G1] -from sirius_sub_top_inst/NOC_main_inst/sgn0_main/pd0_main_clk_500_h264_sgnsm0/reset_synchronizer/reset_sync1_n_reg/CK -to $instName/reset_sync0_n_reg/RD
        set_max_delay -ignore_clock_latency   [expr $PERIOD_CLK_AXI_500_G1 + $PERIOD_latency_CLK_AXI_500_G1] -from sirius_sub_top_inst/NOC_main_inst/sgn0_main/pd0_main_clk_500_h264_sgnsm0/reset_synchronizer/reset_sync1_n_reg/CK -to $instName/reset_sync1_n_reg/RD}
}


# SM pd0_main_CLK_CFG_150_G4_sgnsm timing exceptions
foreach_in_collection syncObj [get_cells -hier *reset_synchronizer* -filter {@full_name =~ sirius_sub_top_inst/NOC_main_inst/sgn0_main/*}] {
    set instName [get_object $syncObj]
    # Don't apply constraint to any SM reset synchronizer endpoints
    # or to itself for bottom up synthesis. Avoid ssx ta_ocpio in same domain.
    if {![string match *sgnsm* $instName] && 
        ![string match *ta_ocpio* $instName] && 
        ($instName != "reset_synchronizer")} {
        set_max_delay -ignore_clock_latency   [expr $PERIOD_CLK_CFG_150_G4 + $PERIOD_latency_CLK_CFG_150_G4] -from sirius_sub_top_inst/NOC_main_inst/sgn0_main/pd0_main_clk_150_g4_sgnsm0/reset_synchronizer/reset_sync1_n_reg/CK -to $instName/reset_sync0_n_reg/RD
        set_max_delay -ignore_clock_latency   [expr $PERIOD_CLK_CFG_150_G4 + $PERIOD_latency_CLK_CFG_150_G4] -from sirius_sub_top_inst/NOC_main_inst/sgn0_main/pd0_main_clk_150_g4_sgnsm0/reset_synchronizer/reset_sync1_n_reg/CK -to $instName/reset_sync1_n_reg/RD}
}

# SM pd0_main_CLK_CFG_150_G5_sgnsm timing exceptions
foreach_in_collection syncObj [get_cells -hier *reset_synchronizer* -filter {@full_name =~ sirius_sub_top_inst/NOC_main_inst/sgn0_main/*}] {
    set instName [get_object $syncObj]
    # Don't apply constraint to any SM reset synchronizer endpoints
    # or to itself for bottom up synthesis. Avoid ssx ta_ocpio in same domain.
    if {![string match *sgnsm* $instName] && 
        ![string match *ta_ocpio* $instName] && 
        ($instName != "reset_synchronizer")} {
        set_max_delay -ignore_clock_latency   [expr $PERIOD_CLK_CFG_150_G5 + $PERIOD_latency_CLK_CFG_150_G5] -from sirius_sub_top_inst/NOC_main_inst/sgn0_main/pd0_main_clk_150_g5_sgnsm0/reset_synchronizer/reset_sync1_n_reg/CK -to $instName/reset_sync0_n_reg/RD
        set_max_delay -ignore_clock_latency   [expr $PERIOD_CLK_CFG_150_G5 + $PERIOD_latency_CLK_CFG_150_G5] -from sirius_sub_top_inst/NOC_main_inst/sgn0_main/pd0_main_clk_150_g5_sgnsm0/reset_synchronizer/reset_sync1_n_reg/CK -to $instName/reset_sync1_n_reg/RD}
}


# SM pd0_main_CLK_CFG_150_G6_sgnsm timing exceptions
foreach_in_collection syncObj [get_cells -hier *reset_synchronizer* -filter {@full_name =~ sirius_sub_top_inst/NOC_main_inst/sgn0_main/*}] {
    set instName [get_object $syncObj]
    # Don't apply constraint to any SM reset synchronizer endpoints
    # or to itself for bottom up synthesis. Avoid ssx ta_ocpio in same domain.
    if {![string match *sgnsm* $instName] && 
        ![string match *ta_ocpio* $instName] && 
        ($instName != "reset_synchronizer")} {
        set_max_delay -ignore_clock_latency   [expr $PERIOD_CLK_CFG_150_G6 + $PERIOD_latency_CLK_CFG_150_G6] -from sirius_sub_top_inst/NOC_main_inst/sgn0_main/pd0_main_clk_150_g6_sgnsm0/reset_synchronizer/reset_sync1_n_reg/CK -to $instName/reset_sync0_n_reg/RD
        set_max_delay -ignore_clock_latency   [expr $PERIOD_CLK_CFG_150_G6 + $PERIOD_latency_CLK_CFG_150_G6] -from sirius_sub_top_inst/NOC_main_inst/sgn0_main/pd0_main_clk_150_g6_sgnsm0/reset_synchronizer/reset_sync1_n_reg/CK -to $instName/reset_sync1_n_reg/RD}
}

# SM pd0_main_CLK_CFG_150_G7_sgnsm timing exceptions
foreach_in_collection syncObj [get_cells -hier *reset_synchronizer* -filter {@full_name =~ sirius_sub_top_inst/NOC_main_inst/sgn0_main/*}] {
    set instName [get_object $syncObj]
    # Don't apply constraint to any SM reset synchronizer endpoints
    # or to itself for bottom up synthesis. Avoid ssx ta_ocpio in same domain.
    if {![string match *sgnsm* $instName] && 
        ![string match *ta_ocpio* $instName] && 
        ($instName != "reset_synchronizer")} {
        set_max_delay -ignore_clock_latency   [expr $PERIOD_CLK_CFG_150_G7 + $PERIOD_latency_CLK_CFG_150_G7] -from sirius_sub_top_inst/NOC_main_inst/sgn0_main/pd0_main_clk_150_g7_sgnsm0/reset_synchronizer/reset_sync1_n_reg/CK -to $instName/reset_sync0_n_reg/RD
        set_max_delay -ignore_clock_latency   [expr $PERIOD_CLK_CFG_150_G7 + $PERIOD_latency_CLK_CFG_150_G7] -from sirius_sub_top_inst/NOC_main_inst/sgn0_main/pd0_main_clk_150_g7_sgnsm0/reset_synchronizer/reset_sync1_n_reg/CK -to $instName/reset_sync1_n_reg/RD}
}

# SM pd0_main_CLK_CFG_150_G8_sgnsm timing exceptions
foreach_in_collection syncObj [get_cells -hier *reset_synchronizer* -filter {@full_name =~ sirius_sub_top_inst/NOC_main_inst/sgn0_main/*}] {
    set instName [get_object $syncObj]
    # Don't apply constraint to any SM reset synchronizer endpoints
    # or to itself for bottom up synthesis. Avoid ssx ta_ocpio in same domain.
    if {![string match *sgnsm* $instName] && 
        ![string match *ta_ocpio* $instName] && 
        ($instName != "reset_synchronizer")} {
        set_max_delay -ignore_clock_latency   [expr $PERIOD_CLK_CFG_150_G8 + $PERIOD_latency_CLK_CFG_150_G8] -from sirius_sub_top_inst/NOC_main_inst/sgn0_main/pd0_main_clk_150_g8_sgnsm0/reset_synchronizer/reset_sync1_n_reg/CK -to $instName/reset_sync0_n_reg/RD
        set_max_delay -ignore_clock_latency   [expr $PERIOD_CLK_CFG_150_G8 + $PERIOD_latency_CLK_CFG_150_G8] -from sirius_sub_top_inst/NOC_main_inst/sgn0_main/pd0_main_clk_150_g8_sgnsm0/reset_synchronizer/reset_sync1_n_reg/CK -to $instName/reset_sync1_n_reg/RD}
}


set_max_delay -ignore_clock_latency   -from [get_clocks CLK_NOC_CORE] -to [get_clocks CLK_NOC_M7_AHB]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_NOC_M7_AHB +  $PERIOD_latency_CLK_NOC_CORE]
set_false_path -hold -from CLK_NOC_CORE -to CLK_CFG_250
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_NOC_CORE] -to [get_clocks CLK_CFG_250]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_250 +  $PERIOD_latency_CLK_NOC_CORE]
set_false_path -hold -from CLK_NOC_CORE -to CLK_NOC_BB
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_NOC_CORE] -to [get_clocks CLK_NOC_BB]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_NOC_BB +  $PERIOD_latency_CLK_NOC_CORE]
set_false_path -hold -from CLK_NOC_CORE -to CLK_CFG_150_G0
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_NOC_CORE] -to [get_clocks CLK_CFG_150_G0]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G0 +  $PERIOD_latency_CLK_NOC_CORE]
set_false_path -hold -from CLK_NOC_CORE -to CLK_CFG_150_G1
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_NOC_CORE] -to [get_clocks CLK_CFG_150_G1]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G1 +  $PERIOD_latency_CLK_NOC_CORE]
set_false_path -hold -from CLK_NOC_CORE -to CLK_CFG_150_G2
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_NOC_CORE] -to [get_clocks CLK_CFG_150_G2]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G2 +  $PERIOD_latency_CLK_NOC_CORE]
set_false_path -hold -from CLK_NOC_CORE -to CLK_CFG_150_G3
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_NOC_CORE] -to [get_clocks CLK_CFG_150_G3]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G3 +  $PERIOD_latency_CLK_NOC_CORE]
set_false_path -hold -from CLK_NOC_CORE -to CLK_CFG_100
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_NOC_CORE] -to [get_clocks CLK_CFG_100]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_100 +  $PERIOD_latency_CLK_NOC_CORE]
set_false_path -hold -from CLK_NOC_CORE -to CLK_20M_NOC
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_NOC_CORE] -to [get_clocks CLK_20M_NOC]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_20M_NOC +  $PERIOD_latency_CLK_NOC_CORE]
set_false_path -hold -from CLK_NOC_CORE -to CLK_CFG_125
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_NOC_CORE] -to [get_clocks CLK_CFG_125]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_125 +  $PERIOD_latency_CLK_NOC_CORE]
set_false_path -hold -from CLK_NOC_CORE -to CLK_NOC_M7_CORE
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_NOC_CORE] -to [get_clocks CLK_NOC_M7_CORE]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_NOC_M7_CORE +  $PERIOD_latency_CLK_NOC_CORE]
set_false_path -hold -from CLK_NOC_CORE -to CLK_AXI_500_G1
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_NOC_CORE] -to [get_clocks CLK_AXI_500_G1]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_AXI_500_G1 +  $PERIOD_latency_CLK_NOC_CORE]
set_false_path -hold -from CLK_NOC_CORE -to CLK_CFG_150_G4
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_NOC_CORE] -to [get_clocks CLK_CFG_150_G4]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G4 +  $PERIOD_latency_CLK_NOC_CORE]
set_false_path -hold -from CLK_NOC_CORE -to CLK_CFG_150_G5
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_NOC_CORE] -to [get_clocks CLK_CFG_150_G5]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G5 +  $PERIOD_latency_CLK_NOC_CORE]
set_false_path -hold -from CLK_NOC_CORE -to CLK_CFG_150_G6
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_NOC_CORE] -to [get_clocks CLK_CFG_150_G6]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G6 +  $PERIOD_latency_CLK_NOC_CORE]
set_false_path -hold -from CLK_NOC_CORE -to CLK_CFG_150_G7
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_NOC_CORE] -to [get_clocks CLK_CFG_150_G7]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G7 +  $PERIOD_latency_CLK_NOC_CORE]
set_false_path -hold -from CLK_NOC_CORE -to CLK_CFG_150_G8
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_NOC_CORE] -to [get_clocks CLK_CFG_150_G8]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G8 +  $PERIOD_latency_CLK_NOC_CORE]
set_false_path -hold -from CLK_NOC_M7_AHB -to CLK_NOC_CORE
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_NOC_M7_AHB] -to [get_clocks CLK_NOC_CORE]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_NOC_CORE +  $PERIOD_latency_CLK_NOC_M7_AHB]
set_false_path -hold -from CLK_NOC_M7_AHB -to CLK_CFG_250
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_NOC_M7_AHB] -to [get_clocks CLK_CFG_250]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_250 +  $PERIOD_latency_CLK_NOC_M7_AHB]
set_false_path -hold -from CLK_NOC_M7_AHB -to CLK_NOC_BB
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_NOC_M7_AHB] -to [get_clocks CLK_NOC_BB]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_NOC_BB +  $PERIOD_latency_CLK_NOC_M7_AHB]
set_false_path -hold -from CLK_NOC_M7_AHB -to CLK_CFG_150_G0
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_NOC_M7_AHB] -to [get_clocks CLK_CFG_150_G0]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G0 +  $PERIOD_latency_CLK_NOC_M7_AHB]
set_false_path -hold -from CLK_NOC_M7_AHB -to CLK_CFG_150_G1
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_NOC_M7_AHB] -to [get_clocks CLK_CFG_150_G1]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G1 +  $PERIOD_latency_CLK_NOC_M7_AHB]
set_false_path -hold -from CLK_NOC_M7_AHB -to CLK_CFG_150_G2
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_NOC_M7_AHB] -to [get_clocks CLK_CFG_150_G2]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G2 +  $PERIOD_latency_CLK_NOC_M7_AHB]
set_false_path -hold -from CLK_NOC_M7_AHB -to CLK_CFG_150_G3
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_NOC_M7_AHB] -to [get_clocks CLK_CFG_150_G3]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G3 +  $PERIOD_latency_CLK_NOC_M7_AHB]
set_false_path -hold -from CLK_NOC_M7_AHB -to CLK_CFG_100
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_NOC_M7_AHB] -to [get_clocks CLK_CFG_100]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_100 +  $PERIOD_latency_CLK_NOC_M7_AHB]
set_false_path -hold -from CLK_NOC_M7_AHB -to CLK_20M_NOC
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_NOC_M7_AHB] -to [get_clocks CLK_20M_NOC]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_20M_NOC +  $PERIOD_latency_CLK_NOC_M7_AHB]
set_false_path -hold -from CLK_NOC_M7_AHB -to CLK_CFG_125
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_NOC_M7_AHB] -to [get_clocks CLK_CFG_125]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_125 +  $PERIOD_latency_CLK_NOC_M7_AHB]
set_false_path -hold -from CLK_NOC_M7_AHB -to CLK_NOC_M7_CORE
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_NOC_M7_AHB] -to [get_clocks CLK_NOC_M7_CORE]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_NOC_M7_CORE +  $PERIOD_latency_CLK_NOC_M7_AHB]
set_false_path -hold -from CLK_NOC_M7_AHB -to CLK_AXI_500_G1
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_NOC_M7_AHB] -to [get_clocks CLK_AXI_500_G1]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_AXI_500_G1 +  $PERIOD_latency_CLK_NOC_M7_AHB]
set_false_path -hold -from CLK_NOC_M7_AHB -to CLK_CFG_150_G4
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_NOC_M7_AHB] -to [get_clocks CLK_CFG_150_G4]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G4 +  $PERIOD_latency_CLK_NOC_M7_AHB]
set_false_path -hold -from CLK_NOC_M7_AHB -to CLK_CFG_150_G5
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_NOC_M7_AHB] -to [get_clocks CLK_CFG_150_G5]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G5 +  $PERIOD_latency_CLK_NOC_M7_AHB]
set_false_path -hold -from CLK_NOC_M7_AHB -to CLK_CFG_150_G6
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_NOC_M7_AHB] -to [get_clocks CLK_CFG_150_G6]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G6 +  $PERIOD_latency_CLK_NOC_M7_AHB]
set_false_path -hold -from CLK_NOC_M7_AHB -to CLK_CFG_150_G7
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_NOC_M7_AHB] -to [get_clocks CLK_CFG_150_G7]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G7 +  $PERIOD_latency_CLK_NOC_M7_AHB]
set_false_path -hold -from CLK_NOC_M7_AHB -to CLK_CFG_150_G8
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_NOC_M7_AHB] -to [get_clocks CLK_CFG_150_G8]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G8 +  $PERIOD_latency_CLK_NOC_M7_AHB]
set_false_path -hold -from CLK_CFG_250 -to CLK_NOC_CORE
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_250] -to [get_clocks CLK_NOC_CORE]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_NOC_CORE +  $PERIOD_latency_CLK_CFG_250]
set_false_path -hold -from CLK_CFG_250 -to CLK_NOC_M7_AHB
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_250] -to [get_clocks CLK_NOC_M7_AHB]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_NOC_M7_AHB +  $PERIOD_latency_CLK_CFG_250]
set_false_path -hold -from CLK_CFG_250 -to CLK_NOC_BB
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_250] -to [get_clocks CLK_NOC_BB]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_NOC_BB +  $PERIOD_latency_CLK_CFG_250]
set_false_path -hold -from CLK_CFG_250 -to CLK_CFG_150_G0
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_250] -to [get_clocks CLK_CFG_150_G0]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G0 +  $PERIOD_latency_CLK_CFG_250]
set_false_path -hold -from CLK_CFG_250 -to CLK_CFG_150_G1
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_250] -to [get_clocks CLK_CFG_150_G1]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G1 +  $PERIOD_latency_CLK_CFG_250]
set_false_path -hold -from CLK_CFG_250 -to CLK_CFG_150_G2
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_250] -to [get_clocks CLK_CFG_150_G2]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G2 +  $PERIOD_latency_CLK_CFG_250]
set_false_path -hold -from CLK_CFG_250 -to CLK_CFG_150_G3
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_250] -to [get_clocks CLK_CFG_150_G3]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G3 +  $PERIOD_latency_CLK_CFG_250]
set_false_path -hold -from CLK_CFG_250 -to CLK_CFG_100
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_250] -to [get_clocks CLK_CFG_100]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_100 +  $PERIOD_latency_CLK_CFG_250]
set_false_path -hold -from CLK_CFG_250 -to CLK_20M_NOC
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_250] -to [get_clocks CLK_20M_NOC]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_20M_NOC +  $PERIOD_latency_CLK_CFG_250]
set_false_path -hold -from CLK_CFG_250 -to CLK_CFG_125
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_250] -to [get_clocks CLK_CFG_125]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_125 +  $PERIOD_latency_CLK_CFG_250]
set_false_path -hold -from CLK_CFG_250 -to CLK_NOC_M7_CORE
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_250] -to [get_clocks CLK_NOC_M7_CORE]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_NOC_M7_CORE +  $PERIOD_latency_CLK_CFG_250]
set_false_path -hold -from CLK_CFG_250 -to CLK_AXI_500_G1
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_250] -to [get_clocks CLK_AXI_500_G1]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_AXI_500_G1 +  $PERIOD_latency_CLK_CFG_250]
set_false_path -hold -from CLK_CFG_250 -to CLK_CFG_150_G4
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_250] -to [get_clocks CLK_CFG_150_G4]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G4 +  $PERIOD_latency_CLK_CFG_250]
set_false_path -hold -from CLK_CFG_250 -to CLK_CFG_150_G5
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_250] -to [get_clocks CLK_CFG_150_G5]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G5 +  $PERIOD_latency_CLK_CFG_250]
set_false_path -hold -from CLK_CFG_250 -to CLK_CFG_150_G6
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_250] -to [get_clocks CLK_CFG_150_G6]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G6 +  $PERIOD_latency_CLK_CFG_250]
set_false_path -hold -from CLK_CFG_250 -to CLK_CFG_150_G7
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_250] -to [get_clocks CLK_CFG_150_G7]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G7 +  $PERIOD_latency_CLK_CFG_250]
set_false_path -hold -from CLK_CFG_250 -to CLK_CFG_150_G8
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_250] -to [get_clocks CLK_CFG_150_G8]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G8 +  $PERIOD_latency_CLK_CFG_250]
set_false_path -hold -from CLK_NOC_BB -to CLK_NOC_CORE
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_NOC_BB] -to [get_clocks CLK_NOC_CORE]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_NOC_CORE +  $PERIOD_latency_CLK_NOC_BB]
set_false_path -hold -from CLK_NOC_BB -to CLK_NOC_M7_AHB
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_NOC_BB] -to [get_clocks CLK_NOC_M7_AHB]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_NOC_M7_AHB +  $PERIOD_latency_CLK_NOC_BB]
set_false_path -hold -from CLK_NOC_BB -to CLK_CFG_250
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_NOC_BB] -to [get_clocks CLK_CFG_250]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_250 +  $PERIOD_latency_CLK_NOC_BB]
set_false_path -hold -from CLK_NOC_BB -to CLK_CFG_150_G0
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_NOC_BB] -to [get_clocks CLK_CFG_150_G0]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G0 +  $PERIOD_latency_CLK_NOC_BB]
set_false_path -hold -from CLK_NOC_BB -to CLK_CFG_150_G1
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_NOC_BB] -to [get_clocks CLK_CFG_150_G1]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G1 +  $PERIOD_latency_CLK_NOC_BB]
set_false_path -hold -from CLK_NOC_BB -to CLK_CFG_150_G2
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_NOC_BB] -to [get_clocks CLK_CFG_150_G2]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G2 +  $PERIOD_latency_CLK_NOC_BB]
set_false_path -hold -from CLK_NOC_BB -to CLK_CFG_150_G3
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_NOC_BB] -to [get_clocks CLK_CFG_150_G3]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G3 +  $PERIOD_latency_CLK_NOC_BB]
set_false_path -hold -from CLK_NOC_BB -to CLK_CFG_100
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_NOC_BB] -to [get_clocks CLK_CFG_100]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_100 +  $PERIOD_latency_CLK_NOC_BB]
set_false_path -hold -from CLK_NOC_BB -to CLK_20M_NOC
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_NOC_BB] -to [get_clocks CLK_20M_NOC]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_20M_NOC +  $PERIOD_latency_CLK_NOC_BB]
set_false_path -hold -from CLK_NOC_BB -to CLK_CFG_125
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_NOC_BB] -to [get_clocks CLK_CFG_125]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_125 +  $PERIOD_latency_CLK_NOC_BB]
set_false_path -hold -from CLK_NOC_BB -to CLK_NOC_M7_CORE
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_NOC_BB] -to [get_clocks CLK_NOC_M7_CORE]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_NOC_M7_CORE +  $PERIOD_latency_CLK_NOC_BB]
set_false_path -hold -from CLK_NOC_BB -to CLK_AXI_500_G1
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_NOC_BB] -to [get_clocks CLK_AXI_500_G1]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_AXI_500_G1 +  $PERIOD_latency_CLK_NOC_BB]
set_false_path -hold -from CLK_NOC_BB -to CLK_CFG_150_G4
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_NOC_BB] -to [get_clocks CLK_CFG_150_G4]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G4 +  $PERIOD_latency_CLK_NOC_BB]
set_false_path -hold -from CLK_NOC_BB -to CLK_CFG_150_G5
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_NOC_BB] -to [get_clocks CLK_CFG_150_G5]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G5 +  $PERIOD_latency_CLK_NOC_BB]
set_false_path -hold -from CLK_NOC_BB -to CLK_CFG_150_G6
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_NOC_BB] -to [get_clocks CLK_CFG_150_G6]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G6 +  $PERIOD_latency_CLK_NOC_BB]
set_false_path -hold -from CLK_NOC_BB -to CLK_CFG_150_G7
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_NOC_BB] -to [get_clocks CLK_CFG_150_G7]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G7 +  $PERIOD_latency_CLK_NOC_BB]
set_false_path -hold -from CLK_NOC_BB -to CLK_CFG_150_G8
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_NOC_BB] -to [get_clocks CLK_CFG_150_G8]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G8 +  $PERIOD_latency_CLK_NOC_BB]
set_false_path -hold -from CLK_CFG_150_G0 -to CLK_NOC_CORE
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G0] -to [get_clocks CLK_NOC_CORE]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_NOC_CORE +  $PERIOD_latency_CLK_CFG_150_G0]
set_false_path -hold -from CLK_CFG_150_G0 -to CLK_NOC_M7_AHB
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G0] -to [get_clocks CLK_NOC_M7_AHB]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_NOC_M7_AHB +  $PERIOD_latency_CLK_CFG_150_G0]
set_false_path -hold -from CLK_CFG_150_G0 -to CLK_CFG_250
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G0] -to [get_clocks CLK_CFG_250]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_250 +  $PERIOD_latency_CLK_CFG_150_G0]
set_false_path -hold -from CLK_CFG_150_G0 -to CLK_NOC_BB
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G0] -to [get_clocks CLK_NOC_BB]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_NOC_BB +  $PERIOD_latency_CLK_CFG_150_G0]
set_false_path -hold -from CLK_CFG_150_G0 -to CLK_CFG_150_G1
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G0] -to [get_clocks CLK_CFG_150_G1]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G1 +  $PERIOD_latency_CLK_CFG_150_G0]
set_false_path -hold -from CLK_CFG_150_G0 -to CLK_CFG_150_G2
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G0] -to [get_clocks CLK_CFG_150_G2]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G2 +  $PERIOD_latency_CLK_CFG_150_G0]
set_false_path -hold -from CLK_CFG_150_G0 -to CLK_CFG_150_G3
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G0] -to [get_clocks CLK_CFG_150_G3]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G3 +  $PERIOD_latency_CLK_CFG_150_G0]
set_false_path -hold -from CLK_CFG_150_G0 -to CLK_CFG_100
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G0] -to [get_clocks CLK_CFG_100]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_100 +  $PERIOD_latency_CLK_CFG_150_G0]
set_false_path -hold -from CLK_CFG_150_G0 -to CLK_20M_NOC
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G0] -to [get_clocks CLK_20M_NOC]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_20M_NOC +  $PERIOD_latency_CLK_CFG_150_G0]
set_false_path -hold -from CLK_CFG_150_G0 -to CLK_CFG_125
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G0] -to [get_clocks CLK_CFG_125]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_125 +  $PERIOD_latency_CLK_CFG_150_G0]
set_false_path -hold -from CLK_CFG_150_G0 -to CLK_NOC_M7_CORE
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G0] -to [get_clocks CLK_NOC_M7_CORE]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_NOC_M7_CORE +  $PERIOD_latency_CLK_CFG_150_G0]
set_false_path -hold -from CLK_CFG_150_G0 -to CLK_AXI_500_G1
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G0] -to [get_clocks CLK_AXI_500_G1]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_AXI_500_G1 +  $PERIOD_latency_CLK_CFG_150_G0]
set_false_path -hold -from CLK_CFG_150_G0 -to CLK_CFG_150_G4
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G0] -to [get_clocks CLK_CFG_150_G4]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G4 +  $PERIOD_latency_CLK_CFG_150_G0]
set_false_path -hold -from CLK_CFG_150_G0 -to CLK_CFG_150_G5
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G0] -to [get_clocks CLK_CFG_150_G5]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G5 +  $PERIOD_latency_CLK_CFG_150_G0]
set_false_path -hold -from CLK_CFG_150_G0 -to CLK_CFG_150_G6
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G0] -to [get_clocks CLK_CFG_150_G6]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G6 +  $PERIOD_latency_CLK_CFG_150_G0]
set_false_path -hold -from CLK_CFG_150_G0 -to CLK_CFG_150_G7
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G0] -to [get_clocks CLK_CFG_150_G7]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G7 +  $PERIOD_latency_CLK_CFG_150_G0]
set_false_path -hold -from CLK_CFG_150_G0 -to CLK_CFG_150_G8
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G0] -to [get_clocks CLK_CFG_150_G8]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G8 +  $PERIOD_latency_CLK_CFG_150_G0]
set_false_path -hold -from CLK_CFG_150_G1 -to CLK_NOC_CORE
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G1] -to [get_clocks CLK_NOC_CORE]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_NOC_CORE +  $PERIOD_latency_CLK_CFG_150_G1]
set_false_path -hold -from CLK_CFG_150_G1 -to CLK_NOC_M7_AHB
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G1] -to [get_clocks CLK_NOC_M7_AHB]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_NOC_M7_AHB +  $PERIOD_latency_CLK_CFG_150_G1]
set_false_path -hold -from CLK_CFG_150_G1 -to CLK_CFG_250
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G1] -to [get_clocks CLK_CFG_250]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_250 +  $PERIOD_latency_CLK_CFG_150_G1]
set_false_path -hold -from CLK_CFG_150_G1 -to CLK_NOC_BB
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G1] -to [get_clocks CLK_NOC_BB]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_NOC_BB +  $PERIOD_latency_CLK_CFG_150_G1]
set_false_path -hold -from CLK_CFG_150_G1 -to CLK_CFG_150_G0
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G1] -to [get_clocks CLK_CFG_150_G0]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G0 +  $PERIOD_latency_CLK_CFG_150_G1]
set_false_path -hold -from CLK_CFG_150_G1 -to CLK_CFG_150_G2
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G1] -to [get_clocks CLK_CFG_150_G2]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G2 +  $PERIOD_latency_CLK_CFG_150_G1]
set_false_path -hold -from CLK_CFG_150_G1 -to CLK_CFG_150_G3
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G1] -to [get_clocks CLK_CFG_150_G3]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G3 +  $PERIOD_latency_CLK_CFG_150_G1]
set_false_path -hold -from CLK_CFG_150_G1 -to CLK_CFG_100
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G1] -to [get_clocks CLK_CFG_100]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_100 +  $PERIOD_latency_CLK_CFG_150_G1]
set_false_path -hold -from CLK_CFG_150_G1 -to CLK_20M_NOC
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G1] -to [get_clocks CLK_20M_NOC]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_20M_NOC +  $PERIOD_latency_CLK_CFG_150_G1]
set_false_path -hold -from CLK_CFG_150_G1 -to CLK_CFG_125
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G1] -to [get_clocks CLK_CFG_125]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_125 +  $PERIOD_latency_CLK_CFG_150_G1]
set_false_path -hold -from CLK_CFG_150_G1 -to CLK_NOC_M7_CORE
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G1] -to [get_clocks CLK_NOC_M7_CORE]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_NOC_M7_CORE +  $PERIOD_latency_CLK_CFG_150_G1]
set_false_path -hold -from CLK_CFG_150_G1 -to CLK_AXI_500_G1
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G1] -to [get_clocks CLK_AXI_500_G1]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_AXI_500_G1 +  $PERIOD_latency_CLK_CFG_150_G1]
set_false_path -hold -from CLK_CFG_150_G1 -to CLK_CFG_150_G4
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G1] -to [get_clocks CLK_CFG_150_G4]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G4 +  $PERIOD_latency_CLK_CFG_150_G1]
set_false_path -hold -from CLK_CFG_150_G1 -to CLK_CFG_150_G5
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G1] -to [get_clocks CLK_CFG_150_G5]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G5 +  $PERIOD_latency_CLK_CFG_150_G1]
set_false_path -hold -from CLK_CFG_150_G1 -to CLK_CFG_150_G6
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G1] -to [get_clocks CLK_CFG_150_G6]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G6 +  $PERIOD_latency_CLK_CFG_150_G1]
set_false_path -hold -from CLK_CFG_150_G1 -to CLK_CFG_150_G7
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G1] -to [get_clocks CLK_CFG_150_G7]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G7 +  $PERIOD_latency_CLK_CFG_150_G1]
set_false_path -hold -from CLK_CFG_150_G1 -to CLK_CFG_150_G8
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G1] -to [get_clocks CLK_CFG_150_G8]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G8 +  $PERIOD_latency_CLK_CFG_150_G1]
set_false_path -hold -from CLK_CFG_150_G2 -to CLK_NOC_CORE
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G2] -to [get_clocks CLK_NOC_CORE]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_NOC_CORE +  $PERIOD_latency_CLK_CFG_150_G2]
set_false_path -hold -from CLK_CFG_150_G2 -to CLK_NOC_M7_AHB
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G2] -to [get_clocks CLK_NOC_M7_AHB]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_NOC_M7_AHB +  $PERIOD_latency_CLK_CFG_150_G2]
set_false_path -hold -from CLK_CFG_150_G2 -to CLK_CFG_250
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G2] -to [get_clocks CLK_CFG_250]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_250 +  $PERIOD_latency_CLK_CFG_150_G2]
set_false_path -hold -from CLK_CFG_150_G2 -to CLK_NOC_BB
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G2] -to [get_clocks CLK_NOC_BB]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_NOC_BB +  $PERIOD_latency_CLK_CFG_150_G2]
set_false_path -hold -from CLK_CFG_150_G2 -to CLK_CFG_150_G0
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G2] -to [get_clocks CLK_CFG_150_G0]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G0 +  $PERIOD_latency_CLK_CFG_150_G2]
set_false_path -hold -from CLK_CFG_150_G2 -to CLK_CFG_150_G1
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G2] -to [get_clocks CLK_CFG_150_G1]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G1 +  $PERIOD_latency_CLK_CFG_150_G2]
set_false_path -hold -from CLK_CFG_150_G2 -to CLK_CFG_150_G3
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G2] -to [get_clocks CLK_CFG_150_G3]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G3 +  $PERIOD_latency_CLK_CFG_150_G2]
set_false_path -hold -from CLK_CFG_150_G2 -to CLK_CFG_100
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G2] -to [get_clocks CLK_CFG_100]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_100 +  $PERIOD_latency_CLK_CFG_150_G2]
set_false_path -hold -from CLK_CFG_150_G2 -to CLK_20M_NOC
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G2] -to [get_clocks CLK_20M_NOC]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_20M_NOC +  $PERIOD_latency_CLK_CFG_150_G2]
set_false_path -hold -from CLK_CFG_150_G2 -to CLK_CFG_125
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G2] -to [get_clocks CLK_CFG_125]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_125 +  $PERIOD_latency_CLK_CFG_150_G2]
set_false_path -hold -from CLK_CFG_150_G2 -to CLK_NOC_M7_CORE
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G2] -to [get_clocks CLK_NOC_M7_CORE]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_NOC_M7_CORE +  $PERIOD_latency_CLK_CFG_150_G2]
set_false_path -hold -from CLK_CFG_150_G2 -to CLK_AXI_500_G1
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G2] -to [get_clocks CLK_AXI_500_G1]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_AXI_500_G1 +  $PERIOD_latency_CLK_CFG_150_G2]
set_false_path -hold -from CLK_CFG_150_G2 -to CLK_CFG_150_G4
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G2] -to [get_clocks CLK_CFG_150_G4]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G4 +  $PERIOD_latency_CLK_CFG_150_G2]
set_false_path -hold -from CLK_CFG_150_G2 -to CLK_CFG_150_G5
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G2] -to [get_clocks CLK_CFG_150_G5]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G5 +  $PERIOD_latency_CLK_CFG_150_G2]
set_false_path -hold -from CLK_CFG_150_G2 -to CLK_CFG_150_G6
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G2] -to [get_clocks CLK_CFG_150_G6]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G6 +  $PERIOD_latency_CLK_CFG_150_G2]
set_false_path -hold -from CLK_CFG_150_G2 -to CLK_CFG_150_G7
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G2] -to [get_clocks CLK_CFG_150_G7]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G7 +  $PERIOD_latency_CLK_CFG_150_G2]
set_false_path -hold -from CLK_CFG_150_G2 -to CLK_CFG_150_G8
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G2] -to [get_clocks CLK_CFG_150_G8]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G8 +  $PERIOD_latency_CLK_CFG_150_G2]
set_false_path -hold -from CLK_CFG_150_G3 -to CLK_NOC_CORE
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G3] -to [get_clocks CLK_NOC_CORE]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_NOC_CORE +  $PERIOD_latency_CLK_CFG_150_G3]
set_false_path -hold -from CLK_CFG_150_G3 -to CLK_NOC_M7_AHB
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G3] -to [get_clocks CLK_NOC_M7_AHB]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_NOC_M7_AHB +  $PERIOD_latency_CLK_CFG_150_G3]
set_false_path -hold -from CLK_CFG_150_G3 -to CLK_CFG_250
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G3] -to [get_clocks CLK_CFG_250]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_250 +  $PERIOD_latency_CLK_CFG_150_G3]
set_false_path -hold -from CLK_CFG_150_G3 -to CLK_NOC_BB
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G3] -to [get_clocks CLK_NOC_BB]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_NOC_BB +  $PERIOD_latency_CLK_CFG_150_G3]
set_false_path -hold -from CLK_CFG_150_G3 -to CLK_CFG_150_G0
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G3] -to [get_clocks CLK_CFG_150_G0]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G0 +  $PERIOD_latency_CLK_CFG_150_G3]
set_false_path -hold -from CLK_CFG_150_G3 -to CLK_CFG_150_G1
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G3] -to [get_clocks CLK_CFG_150_G1]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G1 +  $PERIOD_latency_CLK_CFG_150_G3]
set_false_path -hold -from CLK_CFG_150_G3 -to CLK_CFG_150_G2
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G3] -to [get_clocks CLK_CFG_150_G2]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G2 +  $PERIOD_latency_CLK_CFG_150_G3]
set_false_path -hold -from CLK_CFG_150_G3 -to CLK_CFG_100
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G3] -to [get_clocks CLK_CFG_100]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_100 +  $PERIOD_latency_CLK_CFG_150_G3]
set_false_path -hold -from CLK_CFG_150_G3 -to CLK_20M_NOC
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G3] -to [get_clocks CLK_20M_NOC]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_20M_NOC +  $PERIOD_latency_CLK_CFG_150_G3]
set_false_path -hold -from CLK_CFG_150_G3 -to CLK_CFG_125
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G3] -to [get_clocks CLK_CFG_125]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_125 +  $PERIOD_latency_CLK_CFG_150_G3]
set_false_path -hold -from CLK_CFG_150_G3 -to CLK_NOC_M7_CORE
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G3] -to [get_clocks CLK_NOC_M7_CORE]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_NOC_M7_CORE +  $PERIOD_latency_CLK_CFG_150_G3]
set_false_path -hold -from CLK_CFG_150_G3 -to CLK_AXI_500_G1
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G3] -to [get_clocks CLK_AXI_500_G1]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_AXI_500_G1 +  $PERIOD_latency_CLK_CFG_150_G3]
set_false_path -hold -from CLK_CFG_150_G3 -to CLK_CFG_150_G4
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G3] -to [get_clocks CLK_CFG_150_G4]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G4 +  $PERIOD_latency_CLK_CFG_150_G3]
set_false_path -hold -from CLK_CFG_150_G3 -to CLK_CFG_150_G5
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G3] -to [get_clocks CLK_CFG_150_G5]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G5 +  $PERIOD_latency_CLK_CFG_150_G3]
set_false_path -hold -from CLK_CFG_150_G3 -to CLK_CFG_150_G6
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G3] -to [get_clocks CLK_CFG_150_G6]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G6 +  $PERIOD_latency_CLK_CFG_150_G3]
set_false_path -hold -from CLK_CFG_150_G3 -to CLK_CFG_150_G7
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G3] -to [get_clocks CLK_CFG_150_G7]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G7 +  $PERIOD_latency_CLK_CFG_150_G3]
set_false_path -hold -from CLK_CFG_150_G3 -to CLK_CFG_150_G8
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G3] -to [get_clocks CLK_CFG_150_G8]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G8 +  $PERIOD_latency_CLK_CFG_150_G3]
set_false_path -hold -from CLK_CFG_100 -to CLK_NOC_CORE
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_100] -to [get_clocks CLK_NOC_CORE]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_NOC_CORE +  $PERIOD_latency_CLK_CFG_100]
set_false_path -hold -from CLK_CFG_100 -to CLK_NOC_M7_AHB
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_100] -to [get_clocks CLK_NOC_M7_AHB]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_NOC_M7_AHB +  $PERIOD_latency_CLK_CFG_100]
set_false_path -hold -from CLK_CFG_100 -to CLK_CFG_250
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_100] -to [get_clocks CLK_CFG_250]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_250 +  $PERIOD_latency_CLK_CFG_100]
set_false_path -hold -from CLK_CFG_100 -to CLK_NOC_BB
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_100] -to [get_clocks CLK_NOC_BB]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_NOC_BB +  $PERIOD_latency_CLK_CFG_100]
set_false_path -hold -from CLK_CFG_100 -to CLK_CFG_150_G0
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_100] -to [get_clocks CLK_CFG_150_G0]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G0 +  $PERIOD_latency_CLK_CFG_100]
set_false_path -hold -from CLK_CFG_100 -to CLK_CFG_150_G1
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_100] -to [get_clocks CLK_CFG_150_G1]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G1 +  $PERIOD_latency_CLK_CFG_100]
set_false_path -hold -from CLK_CFG_100 -to CLK_CFG_150_G2
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_100] -to [get_clocks CLK_CFG_150_G2]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G2 +  $PERIOD_latency_CLK_CFG_100]
set_false_path -hold -from CLK_CFG_100 -to CLK_CFG_150_G3
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_100] -to [get_clocks CLK_CFG_150_G3]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G3 +  $PERIOD_latency_CLK_CFG_100]
set_false_path -hold -from CLK_CFG_100 -to CLK_20M_NOC
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_100] -to [get_clocks CLK_20M_NOC]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_20M_NOC +  $PERIOD_latency_CLK_CFG_100]
set_false_path -hold -from CLK_CFG_100 -to CLK_CFG_125
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_100] -to [get_clocks CLK_CFG_125]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_125 +  $PERIOD_latency_CLK_CFG_100]
set_false_path -hold -from CLK_CFG_100 -to CLK_NOC_M7_CORE
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_100] -to [get_clocks CLK_NOC_M7_CORE]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_NOC_M7_CORE +  $PERIOD_latency_CLK_CFG_100]
set_false_path -hold -from CLK_CFG_100 -to CLK_AXI_500_G1
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_100] -to [get_clocks CLK_AXI_500_G1]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_AXI_500_G1 +  $PERIOD_latency_CLK_CFG_100]
set_false_path -hold -from CLK_CFG_100 -to CLK_CFG_150_G4
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_100] -to [get_clocks CLK_CFG_150_G4]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G4 +  $PERIOD_latency_CLK_CFG_100]
set_false_path -hold -from CLK_CFG_100 -to CLK_CFG_150_G5
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_100] -to [get_clocks CLK_CFG_150_G5]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G5 +  $PERIOD_latency_CLK_CFG_100]
set_false_path -hold -from CLK_CFG_100 -to CLK_CFG_150_G6
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_100] -to [get_clocks CLK_CFG_150_G6]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G6 +  $PERIOD_latency_CLK_CFG_100]
set_false_path -hold -from CLK_CFG_100 -to CLK_CFG_150_G7
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_100] -to [get_clocks CLK_CFG_150_G7]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G7 +  $PERIOD_latency_CLK_CFG_100]
set_false_path -hold -from CLK_CFG_100 -to CLK_CFG_150_G8
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_100] -to [get_clocks CLK_CFG_150_G8]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G8 +  $PERIOD_latency_CLK_CFG_100]
set_false_path -hold -from CLK_20M_NOC -to CLK_NOC_CORE
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_20M_NOC] -to [get_clocks CLK_NOC_CORE]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_NOC_CORE +  $PERIOD_latency_CLK_20M_NOC]
set_false_path -hold -from CLK_20M_NOC -to CLK_NOC_M7_AHB
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_20M_NOC] -to [get_clocks CLK_NOC_M7_AHB]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_NOC_M7_AHB +  $PERIOD_latency_CLK_20M_NOC]
set_false_path -hold -from CLK_20M_NOC -to CLK_CFG_250
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_20M_NOC] -to [get_clocks CLK_CFG_250]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_250 +  $PERIOD_latency_CLK_20M_NOC]
set_false_path -hold -from CLK_20M_NOC -to CLK_NOC_BB
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_20M_NOC] -to [get_clocks CLK_NOC_BB]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_NOC_BB +  $PERIOD_latency_CLK_20M_NOC]
set_false_path -hold -from CLK_20M_NOC -to CLK_CFG_150_G0
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_20M_NOC] -to [get_clocks CLK_CFG_150_G0]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G0 +  $PERIOD_latency_CLK_20M_NOC]
set_false_path -hold -from CLK_20M_NOC -to CLK_CFG_150_G1
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_20M_NOC] -to [get_clocks CLK_CFG_150_G1]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G1 +  $PERIOD_latency_CLK_20M_NOC]
set_false_path -hold -from CLK_20M_NOC -to CLK_CFG_150_G2
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_20M_NOC] -to [get_clocks CLK_CFG_150_G2]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G2 +  $PERIOD_latency_CLK_20M_NOC]
set_false_path -hold -from CLK_20M_NOC -to CLK_CFG_150_G3
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_20M_NOC] -to [get_clocks CLK_CFG_150_G3]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G3 +  $PERIOD_latency_CLK_20M_NOC]
set_false_path -hold -from CLK_20M_NOC -to CLK_CFG_100
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_20M_NOC] -to [get_clocks CLK_CFG_100]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_100 +  $PERIOD_latency_CLK_20M_NOC]
set_false_path -hold -from CLK_20M_NOC -to CLK_CFG_125
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_20M_NOC] -to [get_clocks CLK_CFG_125]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_125 +  $PERIOD_latency_CLK_20M_NOC]
set_false_path -hold -from CLK_20M_NOC -to CLK_NOC_M7_CORE
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_20M_NOC] -to [get_clocks CLK_NOC_M7_CORE]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_NOC_M7_CORE +  $PERIOD_latency_CLK_20M_NOC]
set_false_path -hold -from CLK_20M_NOC -to CLK_AXI_500_G1
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_20M_NOC] -to [get_clocks CLK_AXI_500_G1]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_AXI_500_G1 +  $PERIOD_latency_CLK_20M_NOC]
set_false_path -hold -from CLK_20M_NOC -to CLK_CFG_150_G4
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_20M_NOC] -to [get_clocks CLK_CFG_150_G4]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G4 +  $PERIOD_latency_CLK_20M_NOC]
set_false_path -hold -from CLK_20M_NOC -to CLK_CFG_150_G5
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_20M_NOC] -to [get_clocks CLK_CFG_150_G5]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G5 +  $PERIOD_latency_CLK_20M_NOC]
set_false_path -hold -from CLK_20M_NOC -to CLK_CFG_150_G6
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_20M_NOC] -to [get_clocks CLK_CFG_150_G6]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G6 +  $PERIOD_latency_CLK_20M_NOC]
set_false_path -hold -from CLK_20M_NOC -to CLK_CFG_150_G7
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_20M_NOC] -to [get_clocks CLK_CFG_150_G7]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G7 +  $PERIOD_latency_CLK_20M_NOC]
set_false_path -hold -from CLK_20M_NOC -to CLK_CFG_150_G8
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_20M_NOC] -to [get_clocks CLK_CFG_150_G8]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G8 +  $PERIOD_latency_CLK_20M_NOC]
set_false_path -hold -from CLK_CFG_125 -to CLK_NOC_CORE
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_125] -to [get_clocks CLK_NOC_CORE]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_NOC_CORE +  $PERIOD_latency_CLK_CFG_125]
set_false_path -hold -from CLK_CFG_125 -to CLK_NOC_M7_AHB
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_125] -to [get_clocks CLK_NOC_M7_AHB]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_NOC_M7_AHB +  $PERIOD_latency_CLK_CFG_125]
set_false_path -hold -from CLK_CFG_125 -to CLK_CFG_250
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_125] -to [get_clocks CLK_CFG_250]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_250 +  $PERIOD_latency_CLK_CFG_125]
set_false_path -hold -from CLK_CFG_125 -to CLK_NOC_BB
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_125] -to [get_clocks CLK_NOC_BB]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_NOC_BB +  $PERIOD_latency_CLK_CFG_125]
set_false_path -hold -from CLK_CFG_125 -to CLK_CFG_150_G0
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_125] -to [get_clocks CLK_CFG_150_G0]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G0 +  $PERIOD_latency_CLK_CFG_125]
set_false_path -hold -from CLK_CFG_125 -to CLK_CFG_150_G1
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_125] -to [get_clocks CLK_CFG_150_G1]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G1 +  $PERIOD_latency_CLK_CFG_125]
set_false_path -hold -from CLK_CFG_125 -to CLK_CFG_150_G2
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_125] -to [get_clocks CLK_CFG_150_G2]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G2 +  $PERIOD_latency_CLK_CFG_125]
set_false_path -hold -from CLK_CFG_125 -to CLK_CFG_150_G3
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_125] -to [get_clocks CLK_CFG_150_G3]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G3 +  $PERIOD_latency_CLK_CFG_125]
set_false_path -hold -from CLK_CFG_125 -to CLK_CFG_100
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_125] -to [get_clocks CLK_CFG_100]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_100 +  $PERIOD_latency_CLK_CFG_125]
set_false_path -hold -from CLK_CFG_125 -to CLK_20M_NOC
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_125] -to [get_clocks CLK_20M_NOC]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_20M_NOC +  $PERIOD_latency_CLK_CFG_125]
set_false_path -hold -from CLK_CFG_125 -to CLK_NOC_M7_CORE
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_125] -to [get_clocks CLK_NOC_M7_CORE]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_NOC_M7_CORE +  $PERIOD_latency_CLK_CFG_125]
set_false_path -hold -from CLK_CFG_125 -to CLK_AXI_500_G1
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_125] -to [get_clocks CLK_AXI_500_G1]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_AXI_500_G1 +  $PERIOD_latency_CLK_CFG_125]
set_false_path -hold -from CLK_CFG_125 -to CLK_CFG_150_G4
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_125] -to [get_clocks CLK_CFG_150_G4]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G4 +  $PERIOD_latency_CLK_CFG_125]
set_false_path -hold -from CLK_CFG_125 -to CLK_CFG_150_G5
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_125] -to [get_clocks CLK_CFG_150_G5]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G5 +  $PERIOD_latency_CLK_CFG_125]
set_false_path -hold -from CLK_CFG_125 -to CLK_CFG_150_G6
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_125] -to [get_clocks CLK_CFG_150_G6]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G6 +  $PERIOD_latency_CLK_CFG_125]
set_false_path -hold -from CLK_CFG_125 -to CLK_CFG_150_G7
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_125] -to [get_clocks CLK_CFG_150_G7]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G7 +  $PERIOD_latency_CLK_CFG_125]
set_false_path -hold -from CLK_CFG_125 -to CLK_CFG_150_G8
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_125] -to [get_clocks CLK_CFG_150_G8]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G8 +  $PERIOD_latency_CLK_CFG_125]
set_false_path -hold -from CLK_NOC_M7_CORE -to CLK_NOC_CORE
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_NOC_M7_CORE] -to [get_clocks CLK_NOC_CORE]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_NOC_CORE +  $PERIOD_latency_CLK_NOC_M7_CORE]
set_false_path -hold -from CLK_NOC_M7_CORE -to CLK_NOC_M7_AHB
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_NOC_M7_CORE] -to [get_clocks CLK_NOC_M7_AHB]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_NOC_M7_AHB +  $PERIOD_latency_CLK_NOC_M7_CORE]
set_false_path -hold -from CLK_NOC_M7_CORE -to CLK_CFG_250
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_NOC_M7_CORE] -to [get_clocks CLK_CFG_250]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_250 +  $PERIOD_latency_CLK_NOC_M7_CORE]
set_false_path -hold -from CLK_NOC_M7_CORE -to CLK_NOC_BB
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_NOC_M7_CORE] -to [get_clocks CLK_NOC_BB]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_NOC_BB +  $PERIOD_latency_CLK_NOC_M7_CORE]
set_false_path -hold -from CLK_NOC_M7_CORE -to CLK_CFG_150_G0
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_NOC_M7_CORE] -to [get_clocks CLK_CFG_150_G0]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G0 +  $PERIOD_latency_CLK_NOC_M7_CORE]
set_false_path -hold -from CLK_NOC_M7_CORE -to CLK_CFG_150_G1
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_NOC_M7_CORE] -to [get_clocks CLK_CFG_150_G1]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G1 +  $PERIOD_latency_CLK_NOC_M7_CORE]
set_false_path -hold -from CLK_NOC_M7_CORE -to CLK_CFG_150_G2
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_NOC_M7_CORE] -to [get_clocks CLK_CFG_150_G2]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G2 +  $PERIOD_latency_CLK_NOC_M7_CORE]
set_false_path -hold -from CLK_NOC_M7_CORE -to CLK_CFG_150_G3
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_NOC_M7_CORE] -to [get_clocks CLK_CFG_150_G3]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G3 +  $PERIOD_latency_CLK_NOC_M7_CORE]
set_false_path -hold -from CLK_NOC_M7_CORE -to CLK_CFG_100
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_NOC_M7_CORE] -to [get_clocks CLK_CFG_100]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_100 +  $PERIOD_latency_CLK_NOC_M7_CORE]
set_false_path -hold -from CLK_NOC_M7_CORE -to CLK_20M_NOC
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_NOC_M7_CORE] -to [get_clocks CLK_20M_NOC]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_20M_NOC +  $PERIOD_latency_CLK_NOC_M7_CORE]
set_false_path -hold -from CLK_NOC_M7_CORE -to CLK_CFG_125
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_NOC_M7_CORE] -to [get_clocks CLK_CFG_125]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_125 +  $PERIOD_latency_CLK_NOC_M7_CORE]
set_false_path -hold -from CLK_NOC_M7_CORE -to CLK_AXI_500_G1
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_NOC_M7_CORE] -to [get_clocks CLK_AXI_500_G1]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_AXI_500_G1 +  $PERIOD_latency_CLK_NOC_M7_CORE]
set_false_path -hold -from CLK_NOC_M7_CORE -to CLK_CFG_150_G4
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_NOC_M7_CORE] -to [get_clocks CLK_CFG_150_G4]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G4 +  $PERIOD_latency_CLK_NOC_M7_CORE]
set_false_path -hold -from CLK_NOC_M7_CORE -to CLK_CFG_150_G5
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_NOC_M7_CORE] -to [get_clocks CLK_CFG_150_G5]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G5 +  $PERIOD_latency_CLK_NOC_M7_CORE]
set_false_path -hold -from CLK_NOC_M7_CORE -to CLK_CFG_150_G6
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_NOC_M7_CORE] -to [get_clocks CLK_CFG_150_G6]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G6 +  $PERIOD_latency_CLK_NOC_M7_CORE]
set_false_path -hold -from CLK_NOC_M7_CORE -to CLK_CFG_150_G7
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_NOC_M7_CORE] -to [get_clocks CLK_CFG_150_G7]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G7 +  $PERIOD_latency_CLK_NOC_M7_CORE]
set_false_path -hold -from CLK_NOC_M7_CORE -to CLK_CFG_150_G8
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_NOC_M7_CORE] -to [get_clocks CLK_CFG_150_G8]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G8 +  $PERIOD_latency_CLK_NOC_M7_CORE]
set_false_path -hold -from CLK_AXI_500_G1 -to CLK_NOC_CORE
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_AXI_500_G1] -to [get_clocks CLK_NOC_CORE]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_NOC_CORE +  $PERIOD_latency_CLK_AXI_500_G1]
set_false_path -hold -from CLK_AXI_500_G1 -to CLK_NOC_M7_AHB
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_AXI_500_G1] -to [get_clocks CLK_NOC_M7_AHB]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_NOC_M7_AHB +  $PERIOD_latency_CLK_AXI_500_G1]
set_false_path -hold -from CLK_AXI_500_G1 -to CLK_CFG_250
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_AXI_500_G1] -to [get_clocks CLK_CFG_250]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_250 +  $PERIOD_latency_CLK_AXI_500_G1]
set_false_path -hold -from CLK_AXI_500_G1 -to CLK_NOC_BB
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_AXI_500_G1] -to [get_clocks CLK_NOC_BB]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_NOC_BB +  $PERIOD_latency_CLK_AXI_500_G1]
set_false_path -hold -from CLK_AXI_500_G1 -to CLK_CFG_150_G0
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_AXI_500_G1] -to [get_clocks CLK_CFG_150_G0]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G0 +  $PERIOD_latency_CLK_AXI_500_G1]
set_false_path -hold -from CLK_AXI_500_G1 -to CLK_CFG_150_G1
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_AXI_500_G1] -to [get_clocks CLK_CFG_150_G1]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G1 +  $PERIOD_latency_CLK_AXI_500_G1]
set_false_path -hold -from CLK_AXI_500_G1 -to CLK_CFG_150_G2
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_AXI_500_G1] -to [get_clocks CLK_CFG_150_G2]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G2 +  $PERIOD_latency_CLK_AXI_500_G1]
set_false_path -hold -from CLK_AXI_500_G1 -to CLK_CFG_150_G3
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_AXI_500_G1] -to [get_clocks CLK_CFG_150_G3]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G3 +  $PERIOD_latency_CLK_AXI_500_G1]
set_false_path -hold -from CLK_AXI_500_G1 -to CLK_CFG_100
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_AXI_500_G1] -to [get_clocks CLK_CFG_100]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_100 +  $PERIOD_latency_CLK_AXI_500_G1]
set_false_path -hold -from CLK_AXI_500_G1 -to CLK_20M_NOC
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_AXI_500_G1] -to [get_clocks CLK_20M_NOC]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_20M_NOC +  $PERIOD_latency_CLK_AXI_500_G1]
set_false_path -hold -from CLK_AXI_500_G1 -to CLK_CFG_125
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_AXI_500_G1] -to [get_clocks CLK_CFG_125]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_125 +  $PERIOD_latency_CLK_AXI_500_G1]
set_false_path -hold -from CLK_AXI_500_G1 -to CLK_NOC_M7_CORE
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_AXI_500_G1] -to [get_clocks CLK_NOC_M7_CORE]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_NOC_M7_CORE +  $PERIOD_latency_CLK_AXI_500_G1]
set_false_path -hold -from CLK_AXI_500_G1 -to CLK_CFG_150_G4
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_AXI_500_G1] -to [get_clocks CLK_CFG_150_G4]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G4 +  $PERIOD_latency_CLK_AXI_500_G1]
set_false_path -hold -from CLK_AXI_500_G1 -to CLK_CFG_150_G5
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_AXI_500_G1] -to [get_clocks CLK_CFG_150_G5]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G5 +  $PERIOD_latency_CLK_AXI_500_G1]
set_false_path -hold -from CLK_AXI_500_G1 -to CLK_CFG_150_G6
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_AXI_500_G1] -to [get_clocks CLK_CFG_150_G6]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G6 +  $PERIOD_latency_CLK_AXI_500_G1]
set_false_path -hold -from CLK_AXI_500_G1 -to CLK_CFG_150_G7
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_AXI_500_G1] -to [get_clocks CLK_CFG_150_G7]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G7 +  $PERIOD_latency_CLK_AXI_500_G1]
set_false_path -hold -from CLK_AXI_500_G1 -to CLK_CFG_150_G8
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_AXI_500_G1] -to [get_clocks CLK_CFG_150_G8]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G8 +  $PERIOD_latency_CLK_AXI_500_G1]
set_false_path -hold -from CLK_CFG_150_G4 -to CLK_NOC_CORE
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G4] -to [get_clocks CLK_NOC_CORE]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_NOC_CORE +  $PERIOD_latency_CLK_CFG_150_G4]
set_false_path -hold -from CLK_CFG_150_G4 -to CLK_NOC_M7_AHB
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G4] -to [get_clocks CLK_NOC_M7_AHB]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_NOC_M7_AHB +  $PERIOD_latency_CLK_CFG_150_G4]
set_false_path -hold -from CLK_CFG_150_G4 -to CLK_CFG_250
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G4] -to [get_clocks CLK_CFG_250]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_250 +  $PERIOD_latency_CLK_CFG_150_G4]
set_false_path -hold -from CLK_CFG_150_G4 -to CLK_NOC_BB
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G4] -to [get_clocks CLK_NOC_BB]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_NOC_BB +  $PERIOD_latency_CLK_CFG_150_G4]
set_false_path -hold -from CLK_CFG_150_G4 -to CLK_CFG_150_G0
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G4] -to [get_clocks CLK_CFG_150_G0]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G0 +  $PERIOD_latency_CLK_CFG_150_G4]
set_false_path -hold -from CLK_CFG_150_G4 -to CLK_CFG_150_G1
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G4] -to [get_clocks CLK_CFG_150_G1]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G1 +  $PERIOD_latency_CLK_CFG_150_G4]
set_false_path -hold -from CLK_CFG_150_G4 -to CLK_CFG_150_G2
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G4] -to [get_clocks CLK_CFG_150_G2]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G2 +  $PERIOD_latency_CLK_CFG_150_G4]
set_false_path -hold -from CLK_CFG_150_G4 -to CLK_CFG_150_G3
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G4] -to [get_clocks CLK_CFG_150_G3]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G3 +  $PERIOD_latency_CLK_CFG_150_G4]
set_false_path -hold -from CLK_CFG_150_G4 -to CLK_CFG_100
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G4] -to [get_clocks CLK_CFG_100]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_100 +  $PERIOD_latency_CLK_CFG_150_G4]
set_false_path -hold -from CLK_CFG_150_G4 -to CLK_20M_NOC
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G4] -to [get_clocks CLK_20M_NOC]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_20M_NOC +  $PERIOD_latency_CLK_CFG_150_G4]
set_false_path -hold -from CLK_CFG_150_G4 -to CLK_CFG_125
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G4] -to [get_clocks CLK_CFG_125]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_125 +  $PERIOD_latency_CLK_CFG_150_G4]
set_false_path -hold -from CLK_CFG_150_G4 -to CLK_NOC_M7_CORE
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G4] -to [get_clocks CLK_NOC_M7_CORE]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_NOC_M7_CORE +  $PERIOD_latency_CLK_CFG_150_G4]
set_false_path -hold -from CLK_CFG_150_G4 -to CLK_AXI_500_G1
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G4] -to [get_clocks CLK_AXI_500_G1]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_AXI_500_G1 +  $PERIOD_latency_CLK_CFG_150_G4]
set_false_path -hold -from CLK_CFG_150_G4 -to CLK_CFG_150_G5
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G4] -to [get_clocks CLK_CFG_150_G5]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G5 +  $PERIOD_latency_CLK_CFG_150_G4]
set_false_path -hold -from CLK_CFG_150_G4 -to CLK_CFG_150_G6
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G4] -to [get_clocks CLK_CFG_150_G6]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G6 +  $PERIOD_latency_CLK_CFG_150_G4]
set_false_path -hold -from CLK_CFG_150_G4 -to CLK_CFG_150_G7
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G4] -to [get_clocks CLK_CFG_150_G7]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G7 +  $PERIOD_latency_CLK_CFG_150_G4]
set_false_path -hold -from CLK_CFG_150_G4 -to CLK_CFG_150_G8
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G4] -to [get_clocks CLK_CFG_150_G8]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G8 +  $PERIOD_latency_CLK_CFG_150_G4]
set_false_path -hold -from CLK_CFG_150_G5 -to CLK_NOC_CORE
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G5] -to [get_clocks CLK_NOC_CORE]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_NOC_CORE +  $PERIOD_latency_CLK_CFG_150_G5]
set_false_path -hold -from CLK_CFG_150_G5 -to CLK_NOC_M7_AHB
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G5] -to [get_clocks CLK_NOC_M7_AHB]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_NOC_M7_AHB +  $PERIOD_latency_CLK_CFG_150_G5]
set_false_path -hold -from CLK_CFG_150_G5 -to CLK_CFG_250
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G5] -to [get_clocks CLK_CFG_250]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_250 +  $PERIOD_latency_CLK_CFG_150_G5]
set_false_path -hold -from CLK_CFG_150_G5 -to CLK_NOC_BB
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G5] -to [get_clocks CLK_NOC_BB]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_NOC_BB +  $PERIOD_latency_CLK_CFG_150_G5]
set_false_path -hold -from CLK_CFG_150_G5 -to CLK_CFG_150_G0
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G5] -to [get_clocks CLK_CFG_150_G0]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G0 +  $PERIOD_latency_CLK_CFG_150_G5]
set_false_path -hold -from CLK_CFG_150_G5 -to CLK_CFG_150_G1
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G5] -to [get_clocks CLK_CFG_150_G1]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G1 +  $PERIOD_latency_CLK_CFG_150_G5]
set_false_path -hold -from CLK_CFG_150_G5 -to CLK_CFG_150_G2
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G5] -to [get_clocks CLK_CFG_150_G2]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G2 +  $PERIOD_latency_CLK_CFG_150_G5]
set_false_path -hold -from CLK_CFG_150_G5 -to CLK_CFG_150_G3
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G5] -to [get_clocks CLK_CFG_150_G3]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G3 +  $PERIOD_latency_CLK_CFG_150_G5]
set_false_path -hold -from CLK_CFG_150_G5 -to CLK_CFG_100
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G5] -to [get_clocks CLK_CFG_100]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_100 +  $PERIOD_latency_CLK_CFG_150_G5]
set_false_path -hold -from CLK_CFG_150_G5 -to CLK_20M_NOC
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G5] -to [get_clocks CLK_20M_NOC]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_20M_NOC +  $PERIOD_latency_CLK_CFG_150_G5]
set_false_path -hold -from CLK_CFG_150_G5 -to CLK_CFG_125
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G5] -to [get_clocks CLK_CFG_125]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_125 +  $PERIOD_latency_CLK_CFG_150_G5]
set_false_path -hold -from CLK_CFG_150_G5 -to CLK_NOC_M7_CORE
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G5] -to [get_clocks CLK_NOC_M7_CORE]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_NOC_M7_CORE +  $PERIOD_latency_CLK_CFG_150_G5]
set_false_path -hold -from CLK_CFG_150_G5 -to CLK_AXI_500_G1
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G5] -to [get_clocks CLK_AXI_500_G1]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_AXI_500_G1 +  $PERIOD_latency_CLK_CFG_150_G5]
set_false_path -hold -from CLK_CFG_150_G5 -to CLK_CFG_150_G4
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G5] -to [get_clocks CLK_CFG_150_G4]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G4 +  $PERIOD_latency_CLK_CFG_150_G5]
set_false_path -hold -from CLK_CFG_150_G5 -to CLK_CFG_150_G6
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G5] -to [get_clocks CLK_CFG_150_G6]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G6 +  $PERIOD_latency_CLK_CFG_150_G5]
set_false_path -hold -from CLK_CFG_150_G5 -to CLK_CFG_150_G7
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G5] -to [get_clocks CLK_CFG_150_G7]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G7 +  $PERIOD_latency_CLK_CFG_150_G5]
set_false_path -hold -from CLK_CFG_150_G5 -to CLK_CFG_150_G8
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G5] -to [get_clocks CLK_CFG_150_G8]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G8 +  $PERIOD_latency_CLK_CFG_150_G5]
set_false_path -hold -from CLK_CFG_150_G6 -to CLK_NOC_CORE
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G6] -to [get_clocks CLK_NOC_CORE]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_NOC_CORE +  $PERIOD_latency_CLK_CFG_150_G6]
set_false_path -hold -from CLK_CFG_150_G6 -to CLK_NOC_M7_AHB
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G6] -to [get_clocks CLK_NOC_M7_AHB]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_NOC_M7_AHB +  $PERIOD_latency_CLK_CFG_150_G6]
set_false_path -hold -from CLK_CFG_150_G6 -to CLK_CFG_250
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G6] -to [get_clocks CLK_CFG_250]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_250 +  $PERIOD_latency_CLK_CFG_150_G6]
set_false_path -hold -from CLK_CFG_150_G6 -to CLK_NOC_BB
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G6] -to [get_clocks CLK_NOC_BB]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_NOC_BB +  $PERIOD_latency_CLK_CFG_150_G6]
set_false_path -hold -from CLK_CFG_150_G6 -to CLK_CFG_150_G0
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G6] -to [get_clocks CLK_CFG_150_G0]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G0 +  $PERIOD_latency_CLK_CFG_150_G6]
set_false_path -hold -from CLK_CFG_150_G6 -to CLK_CFG_150_G1
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G6] -to [get_clocks CLK_CFG_150_G1]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G1 +  $PERIOD_latency_CLK_CFG_150_G6]
set_false_path -hold -from CLK_CFG_150_G6 -to CLK_CFG_150_G2
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G6] -to [get_clocks CLK_CFG_150_G2]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G2 +  $PERIOD_latency_CLK_CFG_150_G6]
set_false_path -hold -from CLK_CFG_150_G6 -to CLK_CFG_150_G3
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G6] -to [get_clocks CLK_CFG_150_G3]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G3 +  $PERIOD_latency_CLK_CFG_150_G6]
set_false_path -hold -from CLK_CFG_150_G6 -to CLK_CFG_100
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G6] -to [get_clocks CLK_CFG_100]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_100 +  $PERIOD_latency_CLK_CFG_150_G6]
set_false_path -hold -from CLK_CFG_150_G6 -to CLK_20M_NOC
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G6] -to [get_clocks CLK_20M_NOC]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_20M_NOC +  $PERIOD_latency_CLK_CFG_150_G6]
set_false_path -hold -from CLK_CFG_150_G6 -to CLK_CFG_125
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G6] -to [get_clocks CLK_CFG_125]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_125 +  $PERIOD_latency_CLK_CFG_150_G6]
set_false_path -hold -from CLK_CFG_150_G6 -to CLK_NOC_M7_CORE
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G6] -to [get_clocks CLK_NOC_M7_CORE]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_NOC_M7_CORE +  $PERIOD_latency_CLK_CFG_150_G6]
set_false_path -hold -from CLK_CFG_150_G6 -to CLK_AXI_500_G1
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G6] -to [get_clocks CLK_AXI_500_G1]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_AXI_500_G1 +  $PERIOD_latency_CLK_CFG_150_G6]
set_false_path -hold -from CLK_CFG_150_G6 -to CLK_CFG_150_G4
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G6] -to [get_clocks CLK_CFG_150_G4]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G4 +  $PERIOD_latency_CLK_CFG_150_G6]
set_false_path -hold -from CLK_CFG_150_G6 -to CLK_CFG_150_G5
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G6] -to [get_clocks CLK_CFG_150_G5]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G5 +  $PERIOD_latency_CLK_CFG_150_G6]
set_false_path -hold -from CLK_CFG_150_G6 -to CLK_CFG_150_G7
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G6] -to [get_clocks CLK_CFG_150_G7]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G7 +  $PERIOD_latency_CLK_CFG_150_G6]
set_false_path -hold -from CLK_CFG_150_G6 -to CLK_CFG_150_G8
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G6] -to [get_clocks CLK_CFG_150_G8]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G8 +  $PERIOD_latency_CLK_CFG_150_G6]
set_false_path -hold -from CLK_CFG_150_G7 -to CLK_NOC_CORE
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G7] -to [get_clocks CLK_NOC_CORE]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_NOC_CORE +  $PERIOD_latency_CLK_CFG_150_G7]
set_false_path -hold -from CLK_CFG_150_G7 -to CLK_NOC_M7_AHB
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G7] -to [get_clocks CLK_NOC_M7_AHB]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_NOC_M7_AHB +  $PERIOD_latency_CLK_CFG_150_G7]
set_false_path -hold -from CLK_CFG_150_G7 -to CLK_CFG_250
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G7] -to [get_clocks CLK_CFG_250]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_250 +  $PERIOD_latency_CLK_CFG_150_G7]
set_false_path -hold -from CLK_CFG_150_G7 -to CLK_NOC_BB
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G7] -to [get_clocks CLK_NOC_BB]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_NOC_BB +  $PERIOD_latency_CLK_CFG_150_G7]
set_false_path -hold -from CLK_CFG_150_G7 -to CLK_CFG_150_G0
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G7] -to [get_clocks CLK_CFG_150_G0]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G0 +  $PERIOD_latency_CLK_CFG_150_G7]
set_false_path -hold -from CLK_CFG_150_G7 -to CLK_CFG_150_G1
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G7] -to [get_clocks CLK_CFG_150_G1]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G1 +  $PERIOD_latency_CLK_CFG_150_G7]
set_false_path -hold -from CLK_CFG_150_G7 -to CLK_CFG_150_G2
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G7] -to [get_clocks CLK_CFG_150_G2]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G2 +  $PERIOD_latency_CLK_CFG_150_G7]
set_false_path -hold -from CLK_CFG_150_G7 -to CLK_CFG_150_G3
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G7] -to [get_clocks CLK_CFG_150_G3]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G3 +  $PERIOD_latency_CLK_CFG_150_G7]
set_false_path -hold -from CLK_CFG_150_G7 -to CLK_CFG_100
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G7] -to [get_clocks CLK_CFG_100]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_100 +  $PERIOD_latency_CLK_CFG_150_G7]
set_false_path -hold -from CLK_CFG_150_G7 -to CLK_20M_NOC
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G7] -to [get_clocks CLK_20M_NOC]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_20M_NOC +  $PERIOD_latency_CLK_CFG_150_G7]
set_false_path -hold -from CLK_CFG_150_G7 -to CLK_CFG_125
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G7] -to [get_clocks CLK_CFG_125]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_125 +  $PERIOD_latency_CLK_CFG_150_G7]
set_false_path -hold -from CLK_CFG_150_G7 -to CLK_NOC_M7_CORE
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G7] -to [get_clocks CLK_NOC_M7_CORE]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_NOC_M7_CORE +  $PERIOD_latency_CLK_CFG_150_G7]
set_false_path -hold -from CLK_CFG_150_G7 -to CLK_AXI_500_G1
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G7] -to [get_clocks CLK_AXI_500_G1]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_AXI_500_G1 +  $PERIOD_latency_CLK_CFG_150_G7]
set_false_path -hold -from CLK_CFG_150_G7 -to CLK_CFG_150_G4
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G7] -to [get_clocks CLK_CFG_150_G4]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G4 +  $PERIOD_latency_CLK_CFG_150_G7]
set_false_path -hold -from CLK_CFG_150_G7 -to CLK_CFG_150_G5
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G7] -to [get_clocks CLK_CFG_150_G5]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G5 +  $PERIOD_latency_CLK_CFG_150_G7]
set_false_path -hold -from CLK_CFG_150_G7 -to CLK_CFG_150_G6
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G7] -to [get_clocks CLK_CFG_150_G6]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G6 +  $PERIOD_latency_CLK_CFG_150_G7]
set_false_path -hold -from CLK_CFG_150_G7 -to CLK_CFG_150_G8
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G7] -to [get_clocks CLK_CFG_150_G8]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G8 +  $PERIOD_latency_CLK_CFG_150_G7]
set_false_path -hold -from CLK_CFG_150_G8 -to CLK_NOC_CORE
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G8] -to [get_clocks CLK_NOC_CORE]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_NOC_CORE +  $PERIOD_latency_CLK_CFG_150_G8]
set_false_path -hold -from CLK_CFG_150_G8 -to CLK_NOC_M7_AHB
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G8] -to [get_clocks CLK_NOC_M7_AHB]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_NOC_M7_AHB +  $PERIOD_latency_CLK_CFG_150_G8]
set_false_path -hold -from CLK_CFG_150_G8 -to CLK_CFG_250
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G8] -to [get_clocks CLK_CFG_250]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_250 +  $PERIOD_latency_CLK_CFG_150_G8]
set_false_path -hold -from CLK_CFG_150_G8 -to CLK_NOC_BB
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G8] -to [get_clocks CLK_NOC_BB]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_NOC_BB +  $PERIOD_latency_CLK_CFG_150_G8]
set_false_path -hold -from CLK_CFG_150_G8 -to CLK_CFG_150_G0
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G8] -to [get_clocks CLK_CFG_150_G0]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G0 +  $PERIOD_latency_CLK_CFG_150_G8]
set_false_path -hold -from CLK_CFG_150_G8 -to CLK_CFG_150_G1
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G8] -to [get_clocks CLK_CFG_150_G1]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G1 +  $PERIOD_latency_CLK_CFG_150_G8]
set_false_path -hold -from CLK_CFG_150_G8 -to CLK_CFG_150_G2
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G8] -to [get_clocks CLK_CFG_150_G2]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G2 +  $PERIOD_latency_CLK_CFG_150_G8]
set_false_path -hold -from CLK_CFG_150_G8 -to CLK_CFG_150_G3
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G8] -to [get_clocks CLK_CFG_150_G3]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G3 +  $PERIOD_latency_CLK_CFG_150_G8]
set_false_path -hold -from CLK_CFG_150_G8 -to CLK_CFG_100
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G8] -to [get_clocks CLK_CFG_100]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_100 +  $PERIOD_latency_CLK_CFG_150_G8]
set_false_path -hold -from CLK_CFG_150_G8 -to CLK_20M_NOC
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G8] -to [get_clocks CLK_20M_NOC]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_20M_NOC +  $PERIOD_latency_CLK_CFG_150_G8]
set_false_path -hold -from CLK_CFG_150_G8 -to CLK_CFG_125
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G8] -to [get_clocks CLK_CFG_125]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_125 +  $PERIOD_latency_CLK_CFG_150_G8]
set_false_path -hold -from CLK_CFG_150_G8 -to CLK_NOC_M7_CORE
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G8] -to [get_clocks CLK_NOC_M7_CORE]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_NOC_M7_CORE +  $PERIOD_latency_CLK_CFG_150_G8]
set_false_path -hold -from CLK_CFG_150_G8 -to CLK_AXI_500_G1
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G8] -to [get_clocks CLK_AXI_500_G1]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_AXI_500_G1 +  $PERIOD_latency_CLK_CFG_150_G8]
set_false_path -hold -from CLK_CFG_150_G8 -to CLK_CFG_150_G4
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G8] -to [get_clocks CLK_CFG_150_G4]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G4 +  $PERIOD_latency_CLK_CFG_150_G8]
set_false_path -hold -from CLK_CFG_150_G8 -to CLK_CFG_150_G5
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G8] -to [get_clocks CLK_CFG_150_G5]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G5 +  $PERIOD_latency_CLK_CFG_150_G8]
set_false_path -hold -from CLK_CFG_150_G8 -to CLK_CFG_150_G6
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G8] -to [get_clocks CLK_CFG_150_G6]  [expr $MAX_DELAY_MAIN_FACTOR * $PERIOD_CLK_CFG_150_G6 +  $PERIOD_latency_CLK_CFG_150_G8]
set_false_path -hold -from CLK_CFG_150_G8 -to CLK_CFG_150_G7
### NOC end ###


### non sec false ###
set_false_path -from [get_pins  sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_sirius_abb_apb/AUPLL_DIG_REG*/CK    ] 
set_false_path -from [get_pins  sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_sirius_abb_apb/AUPLL_DIG_REG*/CK    ]
set_false_path -from [get_pins  sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_sirius_abb_apb/AUPLL_DIG_REG*/CK    ]
set_false_path -to   [get_cells sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_sirius_abb/u_aupll_synth_dig_top/audio_counter_U1/cnt_audio_en_t1_reg ]
set_false_path -to   [get_cells sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_sirius_abb/u_aupll_synth_dig_top/audio_counter_U1/cnt_audio_sclr_t1_reg ]
set_false_path -to   [get_cells sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_sirius_abb/u_ddrpll_synth_dig_top/pll_ssc_lock_det_U1/cnt_ref_en_t1_reg]
set_false_path -to   [get_cells sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_sirius_abb/u_ddrpll_synth_dig_top/pll_ssc_lock_det_U1/cnt_div_sclr_t1_reg]
set_false_path -to   [get_cells sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_sirius_abb/u_pixpll_synth_dig_top/pll_ssc_lock_det_U1/cnt_ref_en_t1_reg]
set_false_path -to   [get_cells sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_sirius_abb/u_pixpll_synth_dig_top/pll_ssc_lock_det_U1/cnt_div_sclr_t1_reg]
set_false_path -to   [get_cells sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_sirius_abb/u_sdcpll_synth_dig_top/pll_ssc_lock_det_U1/cnt_ref_en_t1_reg]
set_false_path -to   [get_cells sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_sirius_abb/u_sdcpll_synth_dig_top/pll_ssc_lock_det_U1/cnt_div_sclr_t1_reg]
set_false_path -from [get_cells sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_sirius_abb/u_aupll_synth_dig_top/audio_counter_U1/cnt_audio_reg*] -to [get_cells sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_sirius_abb/u_aupll_synth_dig_top/audio_counter_U1/cur_state_reg*]
set_false_path -from [get_cells sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_sirius_abb/u_ddrpll_synth_dig_top/pll_ssc_lock_det_U1/cnt_div_reg*] -to [list [get_cells sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_sirius_abb/u_ddrpll_synth_dig_top/pll_ssc_lock_det_U1/lock_out_reg] [get_cells sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_sirius_abb/u_ddrpll_synth_dig_top/pll_ssc_lock_det_U1/cur_state_reg*]]
set_false_path -from [get_cells sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_sirius_abb/u_pixpll_synth_dig_top/pll_ssc_lock_det_U1/cnt_div_reg*] -to [list [get_cells sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_sirius_abb/u_pixpll_synth_dig_top/pll_ssc_lock_det_U1/lock_out_reg] [get_cells sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_sirius_abb/u_pixpll_synth_dig_top/pll_ssc_lock_det_U1/cur_state_reg*]]
set_false_path -from [get_cells sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_sirius_abb/u_sdcpll_synth_dig_top/pll_ssc_lock_det_U1/cnt_div_reg*] -to [list [get_cells sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_sirius_abb/u_sdcpll_synth_dig_top/pll_ssc_lock_det_U1/lock_out_reg] [get_cells sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_abb_wrap/u_sirius_abb/u_sdcpll_synth_dig_top/pll_ssc_lock_det_U1/cur_state_reg*]]
##### dvp delay chain 0821
set_case_analysis 0 [get_pins sirius_sub_top_inst/data_repeater_dvp_inst/snps_dvpclk_dly0/mux_sel[*] ] 
set_case_analysis 0 [get_pins sirius_sub_top_inst/data_repeater_dvp_inst/snps_dvpclk_dly1/mux_sel[*] ] 
set_case_analysis 0 [get_pins sirius_sub_top_inst/data_repeater_dvp_inst/snps_dvpclk_dly2/mux_sel[*] ]



### emmc  ###
set_case_analysis 0  [get_pins sirius_sub_top_inst/emmc_ctrl_inst/u_DWC_mshc_mem/u_EMMC_RF_1P_512X32PG/SD] 
set_case_analysis 0  [get_pins sirius_sub_top_inst/emmc_ctrl_inst/u_DWC_mshc_mem/u_EMMC_RF_1P_512X32PG/DS]
set_case_analysis 0  [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_hp_spi_top/u_hp_spi_apb/u_*_ls_mux/S]
set_case_analysis 0  [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_hp_spi_top/u_hp_spi_apb/mem*_u/RME]
set_case_analysis 0  [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_hp_spi_top/u_hp_spi_apb/mem*_u/RM]
set_case_analysis 0  [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_hp_spi_top/u_hp_spi_apb/addr_mem_u/RME]
set_case_analysis 0  [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_hp_spi_top/u_hp_spi_apb/addr_mem_u/RM]
### gbeth  ###
set_case_analysis 0 [get_pins sirius_sub_top_inst/gbeth_top_inst/i_gbethernet_rgmii_wrapper/i_gbethernet_memory/i_tx_mem/SD] 
set_case_analysis 0 [get_pins sirius_sub_top_inst/gbeth_top_inst/i_gbethernet_rgmii_wrapper/i_gbethernet_memory/i_tx_mem/DS] 
set_max_delay -ignore_clock_latency   -from [get_clocks {rgmii_rx_clk_i}] -to [get_clocks {CLK_CORE_GMAC}] [expr 4 + $latency_rgmii_rx_clk_i]
set_max_delay -ignore_clock_latency   -from [get_clocks {CLK_CORE_GMAC}] -to [get_clocks {rgmii_rx_clk_i}] [expr 4 + $latency_CLK_CORE_GMAC]
set_max_delay -ignore_clock_latency   -from [get_clocks {CLK_CFG_150_G3}] -to [get_clocks {rgmii_rx_clk_i}] [expr 6.6 + $PERIOD_latency_CLK_CFG_150_G3]
set_max_delay -ignore_clock_latency   -from [get_clocks {rgmii_rx_clk_i}] -to [get_clocks {CLK_CFG_150_G3}] [expr 6.6 + $latency_rgmii_rx_clk_i]
set_max_delay -ignore_clock_latency   -from [get_clocks {CLK_CORE_GMAC}] -to [get_clocks {CLK_CFG_150_G3}] [expr 4 + $latency_CLK_CORE_GMAC]
set_max_delay -ignore_clock_latency   -from [get_clocks {CLK_CFG_150_G3}] -to [get_clocks {CLK_CORE_GMAC}] [expr 4 + $PERIOD_latency_CLK_CFG_150_G3] 
set_max_delay -ignore_clock_latency   -from [get_clocks {gmii_tx_clk_i}] -to [get_clocks {CLK_CFG_150_G3}] [expr 4 + $latency_gmii_tx_clk_i]
set_max_delay -ignore_clock_latency   -from [get_clocks {CLK_CFG_150_G3}] -to [get_clocks {gmii_tx_clk_i}] [expr 4 + $PERIOD_latency_CLK_CFG_150_G3]
set_max_delay -ignore_clock_latency   -from [get_clocks {tx_clock}] -to [get_clocks {CLK_CFG_150_G3}] [expr 6.6 + $latency_tx_clock]
set_max_delay -ignore_clock_latency   -from [get_clocks {CLK_CFG_150_G3}] -to [get_clocks {tx_clock}] [expr 6.6 + $PERIOD_latency_CLK_CFG_150_G3]
#added by yli 0718
set_false_path -hold -from [get_clocks {rgmii_rx_clk_i}] -to [get_clocks {CLK_CORE_GMAC}] 
set_false_path -hold -from [get_clocks {CLK_CORE_GMAC}]  -to [get_clocks {rgmii_rx_clk_i}]
set_false_path -hold -from [get_clocks {CLK_CFG_150_G3}] -to [get_clocks {rgmii_rx_clk_i}]
set_false_path -hold -from [get_clocks {rgmii_rx_clk_i}] -to [get_clocks {CLK_CFG_150_G3}] 
set_false_path -hold -from [get_clocks {CLK_CORE_GMAC}]  -to [get_clocks {CLK_CFG_150_G3}] 
set_false_path -hold -from [get_clocks {CLK_CFG_150_G3}] -to [get_clocks {CLK_CORE_GMAC}]  
set_false_path -hold -from [get_clocks {gmii_tx_clk_i}]  -to [get_clocks {CLK_CFG_150_G3}]
set_false_path -hold -from [get_clocks {CLK_CFG_150_G3}] -to [get_clocks {gmii_tx_clk_i}] 
set_false_path -hold -from [get_clocks {tx_clock}]       -to [get_clocks {CLK_CFG_150_G3}]
set_false_path -hold -from [get_clocks {CLK_CFG_150_G3}] -to [get_clocks {tx_clock}] 

set_false_path -fall_from [get_clocks vir_eth] -rise_to [get_clocks rgmii_rx_clk_i] -setup
set_false_path -rise_from [get_clocks vir_eth] -fall_to [get_clocks rgmii_rx_clk_i] -setup
set_false_path -fall_from [get_clocks vir_eth] -fall_to [get_clocks rgmii_rx_clk_i] -hold
set_false_path -rise_from [get_clocks vir_eth] -rise_to [get_clocks rgmii_rx_clk_i] -hold
set_false_path -fall_from [get_clocks CLK_CORE_GMAC] -rise_to [get_clocks tx_output_clock] -setup
set_false_path -fall_from [get_clocks CLK_CORE_GMAC] -fall_to [get_clocks tx_output_clock] -setup
set_false_path -fall_from [get_clocks CLK_CORE_GMAC] -fall_to [get_clocks tx_output_clock] -hold
set_false_path -fall_from [get_clocks CLK_CORE_GMAC] -rise_to [get_clocks tx_output_clock] -hold
set_ideal_network [get_nets sirius_sub_top_inst/gbeth_top_inst/u_sync_mac_rst_i/rst_n] -no_propagate
set_case_analysis 0 [get_pins sirius_sub_top_inst/gbeth_top_inst/u_pwr_sd_sw_mode_sync/sync_out_reg_0_/Q]
set_case_analysis 0 [get_pins sirius_sub_top_inst/gbeth_top_inst/u_pwr_sd_sw_mode_sync/sync_out_reg_1_/Q]
set_case_analysis 0 [get_pins sirius_sub_top_inst/gbeth_top_inst/u_pwr_ds_sw_mode_sync/sync_out_reg_0_/Q]
set_case_analysis 0 [get_pins sirius_sub_top_inst/gbeth_top_inst/u_pwr_ds_sw_mode_sync/sync_out_reg_1_/Q]
set_case_analysis 0 [get_pins sirius_sub_top_inst/gbeth_top_inst/u_pwr_ls_sw_mode_sync/sync_out_reg_0_/Q]
set_case_analysis 0 [get_pins sirius_sub_top_inst/gbeth_top_inst/u_pwr_ls_sw_en_sync/sync_out_reg_0_/Q]


### qspi ### added by yli 0814
set_multicycle_path -setup 2 -from [get_clocks CLK_M7_FLASH] -to [get_clocks CLK_M7_FLASH] -through [get_pins -hier */IE]
set_multicycle_path -hold  1 -from [get_clocks CLK_M7_FLASH] -to [get_clocks CLK_M7_FLASH] -through [get_pins -hier */IE]

### m7p ###
set_false_path -from sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio*/U_apb_gpio_apbif/int_gpio_swport*_ddr_reg_*_/CK -through sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_pin_share_wrap/u_sirius_pin_share/u_sirius_pin_normal_func/u_pad_*_grp/u_*/*/IE
set_false_path -from sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio*/U_apb_gpio_apbif/int_gpio_swport*_ddr_reg_*_/CK -through sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_pin_share_wrap/u_sirius_pin_share/u_sirius_pin_normal_func/u_pad_*_grp/u_*/*/OEN
# modify cycle 2 to cycle 3 by yli 0629
set_multicycle_path -setup 3 -from sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master*/U_mstfsm/ssi_oe_n_reg/CK -through sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_pin_share_wrap/u_sirius_pin_share/u_sirius_pin_normal_func/u_pad_*_grp/u_*/*/IE
set_multicycle_path -setup 3 -from sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master*/U_mstfsm/ssi_oe_n_reg/CK -through sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_pin_share_wrap/u_sirius_pin_share/u_sirius_pin_normal_func/u_pad_*_grp/u_*/*/OEN
set_multicycle_path -setup 3 -from sirius_sub_top_inst/m7_peripheral_inst/u_spi_slv_grp/u_ssi_slave*/U_slvfsm/ssi_oe_n_reg/CK -through sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_pin_share_wrap/u_sirius_pin_share/u_sirius_pin_normal_func/u_pad_*_grp/u_*/*/IE
set_multicycle_path -setup 3 -from sirius_sub_top_inst/m7_peripheral_inst/u_spi_slv_grp/u_ssi_slave*/U_slvfsm/ssi_oe_n_reg/CK -through sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_pin_share_wrap/u_sirius_pin_share/u_sirius_pin_normal_func/u_pad_*_grp/u_*/*/OEN
set_multicycle_path -hold  2 -from sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master*/U_mstfsm/ssi_oe_n_reg/CK -through sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_pin_share_wrap/u_sirius_pin_share/u_sirius_pin_normal_func/u_pad_*_grp/u_*/*/IE
set_multicycle_path -hold  2 -from sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master*/U_mstfsm/ssi_oe_n_reg/CK -through sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_pin_share_wrap/u_sirius_pin_share/u_sirius_pin_normal_func/u_pad_*_grp/u_*/*/OEN
set_multicycle_path -hold  2 -from sirius_sub_top_inst/m7_peripheral_inst/u_spi_slv_grp/u_ssi_slave*/U_slvfsm/ssi_oe_n_reg/CK -through sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_pin_share_wrap/u_sirius_pin_share/u_sirius_pin_normal_func/u_pad_*_grp/u_*/*/IE
set_multicycle_path -hold  2 -from sirius_sub_top_inst/m7_peripheral_inst/u_spi_slv_grp/u_ssi_slave*/U_slvfsm/ssi_oe_n_reg/CK -through sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_pin_share_wrap/u_sirius_pin_share/u_sirius_pin_normal_func/u_pad_*_grp/u_*/*/OEN
set_false_path -from sirius_sub_top_inst/m7_peripheral_inst/u_m7_top_global_register/register06_reg_*_/CK
# add by yli to check posedge i2s clk only 0525
set_case_analysis 0 sirius_sub_top_inst/m7_peripheral_inst/u_m7_top_global_register/register06_reg_26_/Q
set_case_analysis 0 sirius_sub_top_inst/m7_peripheral_inst/u_m7_top_global_register/register06_reg_25_/Q
set_case_analysis 0 sirius_sub_top_inst/m7_peripheral_inst/u_m7_top_global_register/register06_reg_24_/Q
set_case_analysis 0 sirius_sub_top_inst/m7_peripheral_inst/u_m7_top_global_register/register06_reg_23_/Q
# sd 
set_false_path  -from  sirius_sub_top_inst/m7_peripheral_inst/u_sd_card_ctrl/U_DWC_mobile_storage_biu/U_DWC_mobile_storage_regb/ctype_reg*
set_false_path  -from  sirius_sub_top_inst/m7_peripheral_inst/u_sd_card_ctrl/U_DWC_mobile_storage_biu/U_DWC_mobile_storage_regb/uhs_reg*
set_false_path  -from  sirius_sub_top_inst/m7_peripheral_inst/u_sd_card_ctrl/U_DWC_mobile_storage_biu/U_DWC_mobile_storage_regb/half_start_bit*
set_false_path  -from  {sirius_sub_top_inst/m7_peripheral_inst/u_sd_card_ctrl/U_DWC_mobile_storage_ciu/U_DWC_mobile_storage_cmdpath/cp_card_num_reg* } \
-to  {sirius_sub_top_inst/m7_peripheral_inst/u_sd_card_ctrl/U_DWC_mobile_storage_ciu/U_DWC_mobile_storage_muxdemux/cdata_in_sample_2_reg* }
set_false_path  -from  {sirius_sub_top_inst/m7_peripheral_inst/u_sd_card_ctrl/U_DWC_mobile_storage_ciu/U_DWC_mobile_storage_cmdpath/clk_divider_reg* } \
-to  {sirius_sub_top_inst/m7_peripheral_inst/u_sd_card_ctrl/U_DWC_mobile_storage_ciu/U_DWC_mobile_storage_muxdemux/cdata_in_sample_2_reg* }
set_false_path  -from  {sirius_sub_top_inst/m7_peripheral_inst/u_sd_card_ctrl/U_DWC_mobile_storage_ciu/U_DWC_mobile_storage_cmdpath/cp_card_num_reg* } \
-to  {sirius_sub_top_inst/m7_peripheral_inst/u_sd_card_ctrl/U_DWC_mobile_storage_ciu/U_DWC_mobile_storage_muxdemux/hr_cdata_out_ddr_reg* }
set_false_path  -from  {sirius_sub_top_inst/m7_peripheral_inst/u_sd_card_ctrl/U_DWC_mobile_storage_ciu/U_DWC_mobile_storage_cmdpath/cp_card_num_reg* } \
-to  {sirius_sub_top_inst/m7_peripheral_inst/u_sd_card_ctrl/U_DWC_mobile_storage_ciu/U_DWC_mobile_storage_muxdemux/hr_cdata_out_en_ddr_reg* }
set_false_path  -from  {sirius_sub_top_inst/m7_peripheral_inst/u_sd_card_ctrl/U_DWC_mobile_storage_ciu/U_DWC_mobile_storage_cmdpath/cp_card_num_reg* } \
-to  {sirius_sub_top_inst/m7_peripheral_inst/u_sd_card_ctrl/U_DWC_mobile_storage_ciu/U_DWC_mobile_storage_muxdemux/hr_cdata_out_r_reg* }
set_false_path  -from  {sirius_sub_top_inst/m7_peripheral_inst/u_sd_card_ctrl/U_DWC_mobile_storage_ciu/U_DWC_mobile_storage_cmdpath/cp_card_num_reg* } \
-to  {sirius_sub_top_inst/m7_peripheral_inst/u_sd_card_ctrl/U_DWC_mobile_storage_ciu/U_DWC_mobile_storage_muxdemux/cdata_out_en_drv_reg* }
set_false_path -through {sirius_sub_top_inst/m7_peripheral_inst/sd_cdata_in[*]} \
-to {sirius_sub_top_inst/m7_peripheral_inst/u_sd_card_ctrl/U_DWC_mobile_storage_ciu/U_DWC_mobile_storage_muxdemux/DWC_mobile_storage_bcm41_s2cl_dat_int_n_cclk_in/U_SYNC/GEN_FST2_sample_meta_reg*}
set_false_path  -from {sirius_sub_top_inst/m7_peripheral_inst/u_sd_card_ctrl/U_DWC_mobile_storage_ciu/toggle2_reg*}    \
-to  {sirius_sub_top_inst/m7_peripheral_inst/u_sd_card_ctrl/U_DWC_mobile_storage_ciu/U_DWC_mobile_storage_muxdemux/hr_cdata_out_ddr_reg*}
set_false_path  -from {sirius_sub_top_inst/m7_peripheral_inst/u_sd_card_ctrl/U_DWC_mobile_storage_ciu/toggle2_reg*}    \
-to  {sirius_sub_top_inst/m7_peripheral_inst/u_sd_card_ctrl/U_DWC_mobile_storage_ciu/U_DWC_mobile_storage_muxdemux/hr_cdata_out_ddr_hs400_reg*}
set_false_path  -from {sirius_sub_top_inst/m7_peripheral_inst/u_sd_card_ctrl/U_DWC_mobile_storage_ciu/U_DWC_mobile_storage_cmdpath/cp_card_num_reg*}    \
-to  {sirius_sub_top_inst/m7_peripheral_inst/u_sd_card_ctrl/U_DWC_mobile_storage_ciu/U_DWC_mobile_storage_muxdemux/hr_cdata_out_ddr_hs400_reg*}
set_false_path -from {sirius_sub_top_inst/m7_peripheral_inst/u_sd_card_ctrl/U_DWC_mobile_storage_ciu/toggle2_reg*} \
-to [get_clocks CLK_SD_CKIN_DRV] \
-through [get_pins sirius_sub_top_inst/m7_peripheral_inst/sd_cdata_out]
set_false_path -from {sirius_sub_top_inst/m7_peripheral_inst/u_sd_card_ctrl/U_DWC_mobile_storage_ciu/toggle1_reg*} \
-to [get_clocks CLK_SD_CKIN_DRV] \
-through [get_pins sirius_sub_top_inst/m7_peripheral_inst/sd_cdata_out]
set_false_path -from [get_clocks CLK_SD_200] \
-to [get_clocks CLK_SD_CKIN_DRV] \
-through [list [get_pins sirius_sub_top_inst/m7_peripheral_inst/sd_cdata_out[1]]  [get_pins sirius_sub_top_inst/m7_peripheral_inst/sd_cdata_out[3]] \
               [get_pins sirius_sub_top_inst/m7_peripheral_inst/sd_cdata_out[7]]  [get_pins sirius_sub_top_inst/m7_peripheral_inst/sd_cdata_out[9]] \
               [get_pins sirius_sub_top_inst/m7_peripheral_inst/sd_cdata_out[11]] [get_pins sirius_sub_top_inst/m7_peripheral_inst/sd_cdata_out[20]] \
               [get_pins sirius_sub_top_inst/m7_peripheral_inst/sd_cdata_out[10]] [get_pins sirius_sub_top_inst/m7_peripheral_inst/sd_cdata_out[21]] \
               [get_pins sirius_sub_top_inst/m7_peripheral_inst/sd_cdata_out[15]] [get_pins sirius_sub_top_inst/m7_peripheral_inst/sd_cdata_out[14]] \
               [get_pins sirius_sub_top_inst/m7_peripheral_inst/sd_cdata_out[13]] [get_pins sirius_sub_top_inst/m7_peripheral_inst/sd_cdata_out[2]] \
               [get_pins sirius_sub_top_inst/m7_peripheral_inst/sd_cdata_out[23]] [get_pins sirius_sub_top_inst/m7_peripheral_inst/sd_cdata_out[0]] \
               [get_pins sirius_sub_top_inst/m7_peripheral_inst/sd_cdata_out[5]]  [get_pins sirius_sub_top_inst/m7_peripheral_inst/sd_cdata_out[19]] \
               [get_pins sirius_sub_top_inst/m7_peripheral_inst/sd_cdata_out[6]]  [get_pins sirius_sub_top_inst/m7_peripheral_inst/sd_cdata_out[22]] \
               [get_pins sirius_sub_top_inst/m7_peripheral_inst/sd_cdata_out[12]] [get_pins sirius_sub_top_inst/m7_peripheral_inst/sd_cdata_out[4]]  \
               [get_pins sirius_sub_top_inst/m7_peripheral_inst/sd_cdata_out[8]]  [get_pins sirius_sub_top_inst/m7_peripheral_inst/sd_cdata_out[18]] \
               [get_pins sirius_sub_top_inst/m7_peripheral_inst/sd_cdata_out[17]] [get_pins sirius_sub_top_inst/m7_peripheral_inst/sd_cdata_out[16]]]
set_false_path -from [get_clocks CLK_SD_CKIN_DRV] \
-to [get_clocks CLK_SD_200] \
-through [list [get_pins sirius_sub_top_inst/m7_peripheral_inst/sd_cdata_out[1]]  [get_pins sirius_sub_top_inst/m7_peripheral_inst/sd_cdata_out[3]] \
               [get_pins sirius_sub_top_inst/m7_peripheral_inst/sd_cdata_out[7]]  [get_pins sirius_sub_top_inst/m7_peripheral_inst/sd_cdata_out[9]] \
               [get_pins sirius_sub_top_inst/m7_peripheral_inst/sd_cdata_out[11]] [get_pins sirius_sub_top_inst/m7_peripheral_inst/sd_cdata_out[20]] \
               [get_pins sirius_sub_top_inst/m7_peripheral_inst/sd_cdata_out[10]] [get_pins sirius_sub_top_inst/m7_peripheral_inst/sd_cdata_out[21]] \
               [get_pins sirius_sub_top_inst/m7_peripheral_inst/sd_cdata_out[15]] [get_pins sirius_sub_top_inst/m7_peripheral_inst/sd_cdata_out[14]] \
               [get_pins sirius_sub_top_inst/m7_peripheral_inst/sd_cdata_out[13]] [get_pins sirius_sub_top_inst/m7_peripheral_inst/sd_cdata_out[2]] \
               [get_pins sirius_sub_top_inst/m7_peripheral_inst/sd_cdata_out[23]] [get_pins sirius_sub_top_inst/m7_peripheral_inst/sd_cdata_out[0]] \
               [get_pins sirius_sub_top_inst/m7_peripheral_inst/sd_cdata_out[5]]  [get_pins sirius_sub_top_inst/m7_peripheral_inst/sd_cdata_out[19]] \
               [get_pins sirius_sub_top_inst/m7_peripheral_inst/sd_cdata_out[6]]  [get_pins sirius_sub_top_inst/m7_peripheral_inst/sd_cdata_out[22]] \
               [get_pins sirius_sub_top_inst/m7_peripheral_inst/sd_cdata_out[12]] [get_pins sirius_sub_top_inst/m7_peripheral_inst/sd_cdata_out[4]]  \
               [get_pins sirius_sub_top_inst/m7_peripheral_inst/sd_cdata_out[8]]  [get_pins sirius_sub_top_inst/m7_peripheral_inst/sd_cdata_out[18]] \
               [get_pins sirius_sub_top_inst/m7_peripheral_inst/sd_cdata_out[17]] [get_pins sirius_sub_top_inst/m7_peripheral_inst/sd_cdata_out[16]]]
set_false_path -from [get_clocks CLK_SD_200] \
-to [get_clocks CLK_SD_CKIN_DRV] \
-through [list [get_pins sirius_sub_top_inst/m7_peripheral_inst/sd_cdata_oen[1]]  [get_pins sirius_sub_top_inst/m7_peripheral_inst/sd_cdata_oen[3]] \
               [get_pins sirius_sub_top_inst/m7_peripheral_inst/sd_cdata_oen[7]]  [get_pins sirius_sub_top_inst/m7_peripheral_inst/sd_cdata_oen[9]] \
               [get_pins sirius_sub_top_inst/m7_peripheral_inst/sd_cdata_oen[11]] [get_pins sirius_sub_top_inst/m7_peripheral_inst/sd_cdata_oen[20]] \
               [get_pins sirius_sub_top_inst/m7_peripheral_inst/sd_cdata_oen[10]] [get_pins sirius_sub_top_inst/m7_peripheral_inst/sd_cdata_oen[21]] \
               [get_pins sirius_sub_top_inst/m7_peripheral_inst/sd_cdata_oen[15]] [get_pins sirius_sub_top_inst/m7_peripheral_inst/sd_cdata_oen[14]] \
               [get_pins sirius_sub_top_inst/m7_peripheral_inst/sd_cdata_oen[13]] [get_pins sirius_sub_top_inst/m7_peripheral_inst/sd_cdata_oen[2]] \
               [get_pins sirius_sub_top_inst/m7_peripheral_inst/sd_cdata_oen[23]] [get_pins sirius_sub_top_inst/m7_peripheral_inst/sd_cdata_oen[0]] \
               [get_pins sirius_sub_top_inst/m7_peripheral_inst/sd_cdata_oen[5]]  [get_pins sirius_sub_top_inst/m7_peripheral_inst/sd_cdata_oen[19]] \
               [get_pins sirius_sub_top_inst/m7_peripheral_inst/sd_cdata_oen[6]]  [get_pins sirius_sub_top_inst/m7_peripheral_inst/sd_cdata_oen[22]] \
               [get_pins sirius_sub_top_inst/m7_peripheral_inst/sd_cdata_oen[12]] [get_pins sirius_sub_top_inst/m7_peripheral_inst/sd_cdata_oen[4]] \
               [get_pins sirius_sub_top_inst/m7_peripheral_inst/sd_cdata_oen[8]]  [get_pins sirius_sub_top_inst/m7_peripheral_inst/sd_cdata_oen[18]] \
               [get_pins sirius_sub_top_inst/m7_peripheral_inst/sd_cdata_oen[17]] [get_pins sirius_sub_top_inst/m7_peripheral_inst/sd_cdata_oen[16]]]
set_false_path -from [get_clocks CLK_SD_CKIN_DRV] \
-to [get_clocks CLK_SD_200] \
-through [list [get_pins sirius_sub_top_inst/m7_peripheral_inst/sd_cdata_oen[1]]  [get_pins sirius_sub_top_inst/m7_peripheral_inst/sd_cdata_oen[3]] \
               [get_pins sirius_sub_top_inst/m7_peripheral_inst/sd_cdata_oen[7]]  [get_pins sirius_sub_top_inst/m7_peripheral_inst/sd_cdata_oen[9]] \
               [get_pins sirius_sub_top_inst/m7_peripheral_inst/sd_cdata_oen[11]] [get_pins sirius_sub_top_inst/m7_peripheral_inst/sd_cdata_oen[20]] \
               [get_pins sirius_sub_top_inst/m7_peripheral_inst/sd_cdata_oen[10]] [get_pins sirius_sub_top_inst/m7_peripheral_inst/sd_cdata_oen[21]] \
               [get_pins sirius_sub_top_inst/m7_peripheral_inst/sd_cdata_oen[15]] [get_pins sirius_sub_top_inst/m7_peripheral_inst/sd_cdata_oen[14]] \
               [get_pins sirius_sub_top_inst/m7_peripheral_inst/sd_cdata_oen[13]] [get_pins sirius_sub_top_inst/m7_peripheral_inst/sd_cdata_oen[2]] \
               [get_pins sirius_sub_top_inst/m7_peripheral_inst/sd_cdata_oen[23]] [get_pins sirius_sub_top_inst/m7_peripheral_inst/sd_cdata_oen[0]] \
               [get_pins sirius_sub_top_inst/m7_peripheral_inst/sd_cdata_oen[5]]  [get_pins sirius_sub_top_inst/m7_peripheral_inst/sd_cdata_oen[19]] \
               [get_pins sirius_sub_top_inst/m7_peripheral_inst/sd_cdata_oen[6]]  [get_pins sirius_sub_top_inst/m7_peripheral_inst/sd_cdata_oen[22]] \
               [get_pins sirius_sub_top_inst/m7_peripheral_inst/sd_cdata_oen[12]] [get_pins sirius_sub_top_inst/m7_peripheral_inst/sd_cdata_oen[4]] \
               [get_pins sirius_sub_top_inst/m7_peripheral_inst/sd_cdata_oen[8]]  [get_pins sirius_sub_top_inst/m7_peripheral_inst/sd_cdata_oen[18]] \
               [get_pins sirius_sub_top_inst/m7_peripheral_inst/sd_cdata_oen[17]] [get_pins sirius_sub_top_inst/m7_peripheral_inst/sd_cdata_oen[16]]]
set_false_path -from [get_clocks CLK_SD_200] \
-to [get_clocks CLK_SD_CKIN_DRV] \
-through [get_pins sirius_sub_top_inst/m7_peripheral_inst/sd_ccmd_out]
set_false_path -from [get_clocks CLK_SD_200] \
-to [get_clocks CLK_SD_CKIN_DRV] \
-through [get_pins sirius_sub_top_inst/m7_peripheral_inst/sd_ccmd_oen]
set_false_path -from [get_clocks CLK_SD_CKIN_DRV] \
-to [get_clocks CLK_SD_200] \
-through [get_pins sirius_sub_top_inst/m7_peripheral_inst/sd_ccmd_out]
set_false_path -from [get_clocks CLK_SD_CKIN_DRV] \
-to [get_clocks CLK_SD_200] \
 -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/sd_ccmd_oen]
set_max_delay -ignore_clock_latency     \
-from {sirius_sub_top_inst/m7_peripheral_inst/u_sd_card_ctrl/U_DWC_mobile_storage_ciu/U_DWC_mobile_storage_datapath/U_DWC_mobile_storage_datatx/txdt_cs_reg*}  \
-to   {sirius_sub_top_inst/m7_peripheral_inst/u_sd_card_ctrl/U_DWC_mobile_storage_ciu/U_DWC_mobile_storage_muxdemux/hr_cdata_out_r_reg*} [expr 1.25 + $latency_CLK_SD_200]
set_max_delay -ignore_clock_latency     \
-from {sirius_sub_top_inst/m7_peripheral_inst/u_sd_card_ctrl/U_DWC_mobile_storage_ciu/U_DWC_mobile_storage_datapath/U_DWC_mobile_storage_datatx/txdt_cs_reg*}  \
-to   {sirius_sub_top_inst/m7_peripheral_inst/u_sd_card_ctrl/U_DWC_mobile_storage_ciu/U_DWC_mobile_storage_muxdemux/cdata_out_en_drv_reg*} [expr 1.25 + $latency_CLK_SD_200]
set_max_delay -ignore_clock_latency     \
-from {sirius_sub_top_inst/m7_peripheral_inst/u_sd_card_ctrl/U_DWC_mobile_storage_ciu/U_DWC_mobile_storage_datapath/U_DWC_mobile_storage_datarx/rxdt_cs_reg*}  \
-to   {sirius_sub_top_inst/m7_peripheral_inst/u_sd_card_ctrl/U_DWC_mobile_storage_ciu/U_DWC_mobile_storage_muxdemux/hr_cdata_out_r_reg*} [expr 1.25 + $latency_CLK_SD_200]
set_max_delay -ignore_clock_latency     \
-from {sirius_sub_top_inst/m7_peripheral_inst/u_sd_card_ctrl/U_DWC_mobile_storage_ciu/U_DWC_mobile_storage_datapath/U_DWC_mobile_storage_datarx/rxdt_cs_reg*}  \
-to   {sirius_sub_top_inst/m7_peripheral_inst/u_sd_card_ctrl/U_DWC_mobile_storage_ciu/U_DWC_mobile_storage_muxdemux/cdata_out_en_drv_reg*} [expr 1.25 + $latency_CLK_SD_200] 
#comment by yli 0717
#delete comment by yli 0818
#modified by yli 0821
set_multicycle_path  -setup   -from   {sirius_sub_top_inst/m7_peripheral_inst/u_sd_card_ctrl/U_DWC_mobile_storage_ciu/U_DWC_mobile_storage_muxdemux/hr_cdata_out_en_ddr_reg*}  2 -through [get_pins -hier */IE] 
set_multicycle_path  -hold    -from   {sirius_sub_top_inst/m7_peripheral_inst/u_sd_card_ctrl/U_DWC_mobile_storage_ciu/U_DWC_mobile_storage_muxdemux/hr_cdata_out_en_ddr_reg*}  1 -through [get_pins -hier */IE]
#added by yli 0810
#modified by yli 0821 
set_multicycle_path  -setup   -from   {sirius_sub_top_inst/m7_peripheral_inst/u_sd_card_ctrl/U_DWC_mobile_storage_ciu/U_DWC_mobile_storage_muxdemux/hr_cdata_out_en_n_ddr_reg*}  2 -through [get_pins -hier */IE] 
set_multicycle_path  -hold    -from   {sirius_sub_top_inst/m7_peripheral_inst/u_sd_card_ctrl/U_DWC_mobile_storage_ciu/U_DWC_mobile_storage_muxdemux/hr_cdata_out_en_n_ddr_reg*}  1 -through [get_pins -hier */IE]


 
set_multicycle_path  -setup   -from   {sirius_sub_top_inst/m7_peripheral_inst/u_sd_card_ctrl/U_DWC_mobile_storage_b2c/DWC_mobile_storage_bcm21_b2cl_half_start_bit_cclk_in/GEN_FST2_sample_syncl_reg*}  \
-to  {sirius_sub_top_inst/m7_peripheral_inst/u_sd_card_ctrl/U_DWC_mobile_storage_ciu/U_DWC_mobile_storage_muxdemux/cdata_out_en_drv_reg*}  3
set_multicycle_path  -hold    -from   {sirius_sub_top_inst/m7_peripheral_inst/u_sd_card_ctrl/U_DWC_mobile_storage_b2c/DWC_mobile_storage_bcm21_b2cl_half_start_bit_cclk_in/GEN_FST2_sample_syncl_reg*}  \
-to  {sirius_sub_top_inst/m7_peripheral_inst/u_sd_card_ctrl/U_DWC_mobile_storage_ciu/U_DWC_mobile_storage_muxdemux/cdata_out_en_drv_reg*}  2
set_multicycle_path  -setup   -from   {sirius_sub_top_inst/m7_peripheral_inst/u_sd_card_ctrl/U_DWC_mobile_storage_b2c/DWC_mobile_storage_bcm21_b2cl_half_start_bit_cclk_in/GEN_FST2_sample_syncl_reg*}  \
-to  {sirius_sub_top_inst/m7_peripheral_inst/u_sd_card_ctrl/U_DWC_mobile_storage_ciu/U_DWC_mobile_storage_muxdemux/hr_cdata_out_r_reg*}  3
set_multicycle_path  -hold    -from   {sirius_sub_top_inst/m7_peripheral_inst/u_sd_card_ctrl/U_DWC_mobile_storage_b2c/DWC_mobile_storage_bcm21_b2cl_half_start_bit_cclk_in/GEN_FST2_sample_syncl_reg*}  \
-to  {sirius_sub_top_inst/m7_peripheral_inst/u_sd_card_ctrl/U_DWC_mobile_storage_ciu/U_DWC_mobile_storage_muxdemux/hr_cdata_out_r_reg*}  2
set_case_analysis  1   sirius_sub_top_inst/m7_peripheral_inst/u_sd_card_ctrl/U_DWC_mobile_storage_ciu/use_hold_reg_tmp_reg/Q
set_false_path    -through  sirius_sub_top_inst/m7_peripheral_inst/u_sd_card_ctrl/U_DWC_mobile_storage_ciu/cdata_out_en_mux_ctrl_reg/Q 

set_false_path -from sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master3/U_mstfsm/ssi_oe_n_reg/CK \
 -through [get_pins -hier */IE] \
 -to sirius_sub_top_inst/m7_peripheral_inst/m7_top_irq_d1_reg_51_/D

set_false_path -from sirius_sub_top_inst/m7_peripheral_inst/u_spi_slv_grp/u_ssi_slave1/U_slvfsm/ssi_oe_n_reg/CK \
 -through [get_pins -hier */IE] \
 -to sirius_sub_top_inst/m7_peripheral_inst/m7_top_irq_d1_reg_51_/D

set_false_path -from sirius_sub_top_inst/m7_peripheral_inst/u_spi_slv_grp/u_ssi_slave0/U_slvfsm/ssi_oe_n_reg/CK \
 -through [get_pins -hier */IE] \
 -to sirius_sub_top_inst/m7_peripheral_inst/m7_top_irq_d1_reg_51_/D





# sub block inteface #
set_false_path -through [get_pins sirius_sub_ca7_inst/spi_boot_en]
set_false_path -through [get_pins sirius_sub_4_inst/otp_hw_conf_data_out_h]
set_false_path -through [get_pins sirius_sub_4_inst/otp_function_disable_isp]
set_false_path -through [get_pins sirius_sub_4_inst/otp_function_disable_h265]
set_false_path -through [get_pins sirius_sub_4_inst/otp_function_disable_ceva_0]
set_false_path -through [get_pins sirius_sub_4_inst/otp_function_disable_ceva_1]
set_false_path -through [get_pins sirius_sub_4_inst/otp_function_disable_ceva_2]
set_false_path -through [get_pins sirius_sub_4_inst/otp_function_disable_ceva_3]
set_false_path -through [get_pins sirius_sub_4_inst/otp_function_disable_bb]
set_false_path -through [get_pins sirius_sub_4_inst/null_otp_dbg_ctrl]
set_false_path -through [get_pins sirius_sub_4_inst/null_otp_hw_password]
set_false_path -through [get_pins sirius_sub_4_inst/otp_boot_from_empty_dev_disable]
set_false_path -through [get_pins sirius_sub_4_inst/otp_chip_disable]
set_false_path -through [get_pins sirius_sub_4_inst/otp_dbg_uart_rx_disable]
set_false_path -through [get_pins sirius_sub_4_inst/otp_dbg_uart_tx_disable]
set_false_path -through [get_pins sirius_sub_4_inst/otp_prg_io_disable]
set_false_path -through [get_pins sirius_sub_4_inst/otp_spi_dbg_disable]
set_false_path -from [get_clocks CLK_CFG_150_G3] -to [get_clocks CLK_NOC_M7_AHB] -through [get_pins sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_pin_share_wrap/u_sirius_pin_share/u_sirius_pin_normal_func/u_pad_rgm_grp/u_pb134/gen_s4pb_rgm_h_u_pb_rgm_h/C]
set_false_path -from sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_pin_share_wrap/u_sirius_pin_share_apb/PB_SW_REG34_reg_1_/CK
set_false_path -through      [get_pins DDR_TOP_inst/alert_n]

# sub block constraints #
#bb
# modify by yli accorind to BB changes 0712
set_case_analysis 0 [get_pins $bb_inst_hier/wimax_fpga_top_U1/wimax_trx_top_U1/apb_top_bb_U1/adc_reg_in[248]]
set_case_analysis 0 [get_pins $bb_inst_hier/wimax_fpga_top_U1/wimax_trx_top_U1/apb_top_bb_U1/adc_reg_in[249]]
set_case_analysis 0 [get_pins $bb_inst_hier/wimax_fpga_top_U1/wimax_trx_top_U1/apb_top_bb_U1/adc_reg_in[250]]
set_case_analysis 0 [get_pins $bb_inst_hier/wimax_fpga_top_U1/wimax_trx_top_U1/apb_top_bb_U1/adc_reg_in[251]]
set_case_analysis 0 [get_pins $bb_inst_hier/wimax_fpga_top_U1/wimax_trx_top_U1/apb_top_bb_U1/adc_reg_in[252]]
set_case_analysis 0 [get_pins $bb_inst_hier/wimax_fpga_top_U1/wimax_trx_top_U1/apb_top_bb_U1/adc_reg_in[253]]
set_case_analysis 0 [get_pins $bb_inst_hier/wimax_fpga_top_U1/wimax_trx_top_U1/apb_top_bb_U1/adc_reg_in[254]]
set_case_analysis 0 [get_pins $bb_inst_hier/wimax_fpga_top_U1/wimax_trx_top_U1/apb_top_bb_U1/adc_reg_in[255]]
#isp
set_case_analysis 0 [get_pins $isp_inst_hier/u_isp_core/u_isp_reg/isp_cfg_reg35_reg_0_/Q]   
set_case_analysis 1 [get_pins $isp_inst_hier/u_isp_core/u_isp_reg/isp_cfg_reg35_reg_1_/Q]   
set_case_analysis 0 [get_pins $isp_inst_hier/u_isp_core/u_isp_reg/isp_cfg_reg35_reg_2_/Q]   
set_case_analysis 0 [get_pins $isp_inst_hier/u_isp_core/u_isp_reg/isp_cfg_reg35_reg_3_/Q]   
set_case_analysis 0 [get_pins $isp_inst_hier/u_isp_core/u_isp_reg/isp_cfg_reg35_reg_4_/Q]   
set_case_analysis 1 [get_pins $isp_inst_hier/u_isp_core/u_isp_reg/isp_cfg_reg35_reg_5_/Q]   
set_case_analysis 0 [get_pins $isp_inst_hier/u_isp_core/u_isp_reg/isp_cfg_reg35_reg_6_/Q]   


set_disable_timing [get_cells  $isp_inst_hier/u_isp_core/u_isp_buf/chromehisto         -f "is_hierarchical==false" ] -from CLKA -to CLKB
set_disable_timing [get_cells  $isp_inst_hier/u_isp_core/u_isp_buf/rawhisto_1          -f "is_hierarchical==false" ] -from CLKA -to CLKB
set_disable_timing [get_cells  $isp_inst_hier/u_isp_core/u_isp_buf/rawhisto_2          -f "is_hierarchical==false" ] -from CLKA -to CLKB
set_disable_timing [get_cells  $isp_inst_hier/u_isp_core/u_isp_buf/rgbhisto_1          -f "is_hierarchical==false" ] -from CLKA -to CLKB
set_disable_timing [get_cells  $isp_inst_hier/u_isp_core/u_isp_buf/rgbhisto_2          -f "is_hierarchical==false" ] -from CLKA -to CLKB
#set_disable_timing [get_cells  $isp_inst_hier/u_isp_core/u_isp_buf/u_isp_fbc_rd*/uISP* -f "is_hierarchical==false" ] -from CLKA -to CLKB
#set_disable_timing [get_cells  $isp_inst_hier/u_isp_core/u_isp_buf/u_isp_fbc_wd*/uISP* -f "is_hierarchical==false" ] -from CLKA -to CLKB
#set_disable_timing [get_cells  $isp_inst_hier/u_isp_core/u_isp_buf/u_isp_fbd_rd*/uISP* -f "is_hierarchical==false" ] -from CLKA -to CLKB
#set_disable_timing [get_cells  $isp_inst_hier/u_isp_core/u_isp_buf/u_isp_fbd_wd*/uISP* -f "is_hierarchical==false" ] -from CLKA -to CLKB
#set_disable_timing [get_cells  $isp_inst_hier/u_isp_core/u_isp_buf/wr_*" ] -from CLKA -to CLKB

set_disable_timing [get_cells  $isp_inst_hier/u_isp_core/u_isp_buf/chromehisto         -f "is_hierarchical==false" ] -from CLKB -to CLKA
set_disable_timing [get_cells  $isp_inst_hier/u_isp_core/u_isp_buf/rawhisto_1          -f "is_hierarchical==false" ] -from CLKB -to CLKA
set_disable_timing [get_cells  $isp_inst_hier/u_isp_core/u_isp_buf/rawhisto_2          -f "is_hierarchical==false" ] -from CLKB -to CLKA
set_disable_timing [get_cells  $isp_inst_hier/u_isp_core/u_isp_buf/rgbhisto_1          -f "is_hierarchical==false" ] -from CLKB -to CLKA
set_disable_timing [get_cells  $isp_inst_hier/u_isp_core/u_isp_buf/rgbhisto_2          -f "is_hierarchical==false" ] -from CLKB -to CLKA
#set_disable_timing [get_cells  $isp_inst_hier/u_isp_core/u_isp_buf/u_isp_fbc_rd*/uISP* -f "is_hierarchical==false" ] -from CLKB -to CLKA
#set_disable_timing [get_cells  $isp_inst_hier/u_isp_core/u_isp_buf/u_isp_fbc_wd*/uISP* -f "is_hierarchical==false" ] -from CLKB -to CLKA
#set_disable_timing [get_cells  $isp_inst_hier/u_isp_core/u_isp_buf/u_isp_fbd_rd*/uISP* -f "is_hierarchical==false" ] -from CLKB -to CLKA
#set_disable_timing [get_cells  $isp_inst_hier/u_isp_core/u_isp_buf/u_isp_fbd_wd*/uISP* -f "is_hierarchical==false" ] -from CLKB -to CLKA
#set_disable_timing [get_cells  $isp_inst_hier/u_isp_core/u_isp_buf/wr_*] -from CLKB -to CLKA

#set_case_analysis  0  $isp_inst_hier/u_isp_core/u_isp_buf/denoise_3d_ref_bank/LS
#set_case_analysis  0  $isp_inst_hier/u_isp_core/u_isp_buf/lnr_buf_u/LS
#set_case_analysis  0  $isp_inst_hier/u_isp_core/u_isp_buf/rnr_e_buf_u/SR_1P_2176X192B1_HBIT/LS
#set_case_analysis  0  $isp_inst_hier/u_isp_core/u_isp_buf/rnr_e_buf_u/SR_1P_2176X192B1_LBIT/LS
#set_case_analysis  0  $isp_inst_hier/u_isp_core/u_isp_buf/rnr_o_buf_u/SR_1P_2176X192B1_HBIT/LS
#set_case_analysis  0  $isp_inst_hier/u_isp_core/u_isp_buf/rnr_o_buf_u/SR_1P_2176X192B1_LBIT/LS
#set_case_analysis  0  $isp_inst_hier/u_isp_core/u_isp_buf/u_ata_buffer/LS
#set_case_analysis  0  $isp_inst_hier/u_isp_core/u_isp_buf/u_ddr2dvp0/LS
#set_case_analysis  0  $isp_inst_hier/u_isp_core/u_isp_buf/u_ddr2dvp1/LS
set_false_path -through $isp_inst_hier/ISO_CTRL



# hevc
set_case_analysis 0 [get_pins $hevc_inst_hier/hevc_global_reg0_i[31]  ]
set_case_analysis 0 [get_pins $hevc_inst_hier/hevc_global_reg0_i[30]  ]
set_case_analysis 1 [get_pins $hevc_inst_hier/hevc_global_reg0_i[29]  ]
set_case_analysis 0 [get_pins $hevc_inst_hier/hevc_global_reg0_i[28]  ]
set_case_analysis 0 [get_pins $hevc_inst_hier/hevc_global_reg0_i[27]  ]
set_case_analysis 0 [get_pins $hevc_inst_hier/hevc_global_reg0_i[26]  ]
set_case_analysis 0 [get_pins $hevc_inst_hier/hevc_global_reg0_i[25]  ]
set_case_analysis 0 [get_pins $hevc_inst_hier/hevc_global_reg0_i[24]  ]
set_case_analysis 0 [get_pins $hevc_inst_hier/hevc_global_reg0_i[23]  ]
set_case_analysis 0 [get_pins $hevc_inst_hier/hevc_global_reg0_i[22]  ]
set_case_analysis 0 [get_pins $hevc_inst_hier/hevc_global_reg0_i[21]  ]
set_case_analysis 0 [get_pins $hevc_inst_hier/hevc_global_reg0_i[20]  ]
set_case_analysis 0 [get_pins $hevc_inst_hier/hevc_global_reg0_i[19]  ]
set_case_analysis 0 [get_pins $hevc_inst_hier/hevc_global_reg0_i[18]  ]
set_case_analysis 0 [get_pins $hevc_inst_hier/hevc_global_reg0_i[17]  ]
set_case_analysis 0 [get_pins $hevc_inst_hier/hevc_global_reg0_i[16]  ]
set_case_analysis 0 [get_pins $hevc_inst_hier/hevc_global_reg0_i[15]  ]
set_case_analysis 1 [get_pins $hevc_inst_hier/hevc_global_reg0_i[14]  ]
set_case_analysis 1 [get_pins $hevc_inst_hier/hevc_global_reg0_i[13]  ]
set_case_analysis 1 [get_pins $hevc_inst_hier/hevc_global_reg0_i[12]  ]
set_case_analysis 1 [get_pins $hevc_inst_hier/hevc_global_reg0_i[11]  ]
set_case_analysis 1 [get_pins $hevc_inst_hier/hevc_global_reg0_i[10]  ]
set_case_analysis 1 [get_pins $hevc_inst_hier/hevc_global_reg0_i[9]   ]
set_case_analysis 1 [get_pins $hevc_inst_hier/hevc_global_reg0_i[8]   ]
set_case_analysis 1 [get_pins $hevc_inst_hier/hevc_global_reg0_i[7]   ]
set_case_analysis 1 [get_pins $hevc_inst_hier/hevc_global_reg0_i[6]   ]
set_case_analysis 1 [get_pins $hevc_inst_hier/hevc_global_reg0_i[5]   ]
set_case_analysis 1 [get_pins $hevc_inst_hier/hevc_global_reg0_i[4]   ]
set_case_analysis 1 [get_pins $hevc_inst_hier/hevc_global_reg0_i[3]   ]
set_case_analysis 1 [get_pins $hevc_inst_hier/hevc_global_reg0_i[2]   ]
set_case_analysis 1 [get_pins $hevc_inst_hier/hevc_global_reg0_i[1]   ]
set_case_analysis 1 [get_pins $hevc_inst_hier/hevc_global_reg0_i[0]   ]

set_false_path -through [get_pins $hevc_inst_hier/hevc_test_mode_i          ]
set_false_path -through [get_pins $hevc_inst_hier/hevc_isp_new_frame_i      ]
set_false_path -through [get_pins $hevc_inst_hier/hevc_isp_end_of_row_i     ]
set_false_path -through [get_pins $hevc_inst_hier/hevc_isp_current_buffer_i ]
set_false_path -through [get_pins $hevc_inst_hier/hevc_vbp_new_frame_i      ]
set_false_path -through [get_pins $hevc_inst_hier/hevc_vbp_end_of_row_i     ]
set_false_path -through [get_pins $hevc_inst_hier/hevc_vbp_current_buffer_i ]

set_max_delay -ignore_clock_latency   -through [get_pins $hevc_inst_hier/hevc_debug_o] 40
set_disable_timing [get_cells -hier uHEVC_RF_2P_* -f "is_hierarchical==false"] -from CLKA -to CLKB
set_disable_timing [get_cells -hier uHEVC_RF_2P_* -f "is_hierarchical==false"] -from CLKB -to CLKA

#sub4
set_false_path -through [get_pins $sub4_inst_hier/otp_dbg_en]
set_false_path -through [get_pins $sub4_inst_hier/RGU_sec_sys_rstn]
set_false_path -through [get_pins $sub4_inst_hier/RGU_sec_cpu_rstn]
set_false_path -through [get_pins $sub4_inst_hier/RGU_OTP_controller_rstn]
set_false_path -through [get_pins $sub4_inst_hier/RGU_NOC_rstn]
set_false_path -through [get_pins $sub4_inst_hier/RGU_Boot_ROM_rstn]
set_false_path -through [get_pins $sub4_inst_hier/RGU_M7_nSYSRESET]
set_false_path -through [get_pins $sub4_inst_hier/RGU_M7_nPORESET]
set_false_path -through [get_pins $sub4_inst_hier/RGU_M7_nDBGETMRESET]
set_false_path -through [get_pins $sub4_inst_hier/RGU_NOC_rstn]
set_false_path -through [get_pins $sub4_inst_hier/bb2sram_areset*]
set_false_path -through [get_pins $sub4_inst_hier/RGU_SRAM_noc_rstn]
set_false_path -through [get_pins $sub4_inst_hier/irq_secure_wdt]
set_false_path -through [get_pins $sub4_inst_hier/irq_security_uart]
set_false_path -through [get_pins $sub4_inst_hier/irq_security_timer]
set_false_path -through [get_pins $sub4_inst_hier/irq_secure_otp]
set_false_path -through [get_pins $sub4_inst_hier/irq_unsecure_otp]
set_false_path -through [get_pins $sub4_inst_hier/irq_troot]
set_false_path -through [get_pins $sub4_inst_hier/irq_pka]
set_false_path -through [get_pins $sub4_inst_hier/irq_spacc]
set_false_path -through [get_pins $sub4_inst_hier/irq_trng]
set efuse sec_subsys_top_inst/u_otp_axi_top/u_otp_top_ctrl/u_kpts28hpc128_r08w01_45c5pl_0v0
set otp_ctrl sec_subsys_top_inst/u_otp_axi_top/u_otp_top_ctrl
set_multicycle_path 8 -setup -end -through  $sub4_inst_hier/$efuse/D[7] -through $sub4_inst_hier/$otp_ctrl/u_otp_read_ctrl/D_i[7]
set_multicycle_path 8 -setup -end -through  $sub4_inst_hier/$efuse/D[6] -through $sub4_inst_hier/$otp_ctrl/u_otp_read_ctrl/D_i[6]
set_multicycle_path 8 -setup -end -through  $sub4_inst_hier/$efuse/D[5] -through $sub4_inst_hier/$otp_ctrl/u_otp_read_ctrl/D_i[5]
set_multicycle_path 8 -setup -end -through  $sub4_inst_hier/$efuse/D[4] -through $sub4_inst_hier/$otp_ctrl/u_otp_read_ctrl/D_i[4]
set_multicycle_path 8 -setup -end -through  $sub4_inst_hier/$efuse/D[3] -through $sub4_inst_hier/$otp_ctrl/u_otp_read_ctrl/D_i[3]
set_multicycle_path 8 -setup -end -through  $sub4_inst_hier/$efuse/D[2] -through $sub4_inst_hier/$otp_ctrl/u_otp_read_ctrl/D_i[2]
set_multicycle_path 8 -setup -end -through  $sub4_inst_hier/$efuse/D[1] -through $sub4_inst_hier/$otp_ctrl/u_otp_read_ctrl/D_i[1]
set_multicycle_path 8 -setup -end -through  $sub4_inst_hier/$efuse/D[0] -through $sub4_inst_hier/$otp_ctrl/u_otp_read_ctrl/D_i[0]
set_multicycle_path 7 -hold  -end -through  $sub4_inst_hier/$efuse/D[7] -through $sub4_inst_hier/$otp_ctrl/u_otp_read_ctrl/D_i[7]
set_multicycle_path 7 -hold  -end -through  $sub4_inst_hier/$efuse/D[6] -through $sub4_inst_hier/$otp_ctrl/u_otp_read_ctrl/D_i[6]
set_multicycle_path 7 -hold  -end -through  $sub4_inst_hier/$efuse/D[5] -through $sub4_inst_hier/$otp_ctrl/u_otp_read_ctrl/D_i[5]
set_multicycle_path 7 -hold  -end -through  $sub4_inst_hier/$efuse/D[4] -through $sub4_inst_hier/$otp_ctrl/u_otp_read_ctrl/D_i[4]
set_multicycle_path 7 -hold  -end -through  $sub4_inst_hier/$efuse/D[3] -through $sub4_inst_hier/$otp_ctrl/u_otp_read_ctrl/D_i[3]
set_multicycle_path 7 -hold  -end -through  $sub4_inst_hier/$efuse/D[2] -through $sub4_inst_hier/$otp_ctrl/u_otp_read_ctrl/D_i[2]
set_multicycle_path 7 -hold  -end -through  $sub4_inst_hier/$efuse/D[1] -through $sub4_inst_hier/$otp_ctrl/u_otp_read_ctrl/D_i[1]
set_multicycle_path 7 -hold  -end -through  $sub4_inst_hier/$efuse/D[0] -through $sub4_inst_hier/$otp_ctrl/u_otp_read_ctrl/D_i[0]
set_multicycle_path 8 -setup -end -through  $sub4_inst_hier/$efuse/D[7] -through $sub4_inst_hier/$otp_ctrl/u_otp_program_ctrl/D_i[7]
set_multicycle_path 8 -setup -end -through  $sub4_inst_hier/$efuse/D[6] -through $sub4_inst_hier/$otp_ctrl/u_otp_program_ctrl/D_i[6]
set_multicycle_path 8 -setup -end -through  $sub4_inst_hier/$efuse/D[5] -through $sub4_inst_hier/$otp_ctrl/u_otp_program_ctrl/D_i[5]
set_multicycle_path 8 -setup -end -through  $sub4_inst_hier/$efuse/D[4] -through $sub4_inst_hier/$otp_ctrl/u_otp_program_ctrl/D_i[4]
set_multicycle_path 8 -setup -end -through  $sub4_inst_hier/$efuse/D[3] -through $sub4_inst_hier/$otp_ctrl/u_otp_program_ctrl/D_i[3]
set_multicycle_path 8 -setup -end -through  $sub4_inst_hier/$efuse/D[2] -through $sub4_inst_hier/$otp_ctrl/u_otp_program_ctrl/D_i[2]
set_multicycle_path 8 -setup -end -through  $sub4_inst_hier/$efuse/D[1] -through $sub4_inst_hier/$otp_ctrl/u_otp_program_ctrl/D_i[1]
set_multicycle_path 8 -setup -end -through  $sub4_inst_hier/$efuse/D[0] -through $sub4_inst_hier/$otp_ctrl/u_otp_program_ctrl/D_i[0]
set_multicycle_path 7 -hold  -end -through  $sub4_inst_hier/$efuse/D[7] -through $sub4_inst_hier/$otp_ctrl/u_otp_program_ctrl/D_i[7]
set_multicycle_path 7 -hold  -end -through  $sub4_inst_hier/$efuse/D[6] -through $sub4_inst_hier/$otp_ctrl/u_otp_program_ctrl/D_i[6]
set_multicycle_path 7 -hold  -end -through  $sub4_inst_hier/$efuse/D[5] -through $sub4_inst_hier/$otp_ctrl/u_otp_program_ctrl/D_i[5]
set_multicycle_path 7 -hold  -end -through  $sub4_inst_hier/$efuse/D[4] -through $sub4_inst_hier/$otp_ctrl/u_otp_program_ctrl/D_i[4]
set_multicycle_path 7 -hold  -end -through  $sub4_inst_hier/$efuse/D[3] -through $sub4_inst_hier/$otp_ctrl/u_otp_program_ctrl/D_i[3]
set_multicycle_path 7 -hold  -end -through  $sub4_inst_hier/$efuse/D[2] -through $sub4_inst_hier/$otp_ctrl/u_otp_program_ctrl/D_i[2]
set_multicycle_path 7 -hold  -end -through  $sub4_inst_hier/$efuse/D[1] -through $sub4_inst_hier/$otp_ctrl/u_otp_program_ctrl/D_i[1]
set_multicycle_path 7 -hold  -end -through  $sub4_inst_hier/$efuse/D[0] -through $sub4_inst_hier/$otp_ctrl/u_otp_program_ctrl/D_i[0]
set_multicycle_path 8 -setup -end -through  $sub4_inst_hier/$efuse/D[7] -through $sub4_inst_hier/$otp_ctrl/test_D[7]
set_multicycle_path 8 -setup -end -through  $sub4_inst_hier/$efuse/D[6] -through $sub4_inst_hier/$otp_ctrl/test_D[6]
set_multicycle_path 8 -setup -end -through  $sub4_inst_hier/$efuse/D[5] -through $sub4_inst_hier/$otp_ctrl/test_D[5]
set_multicycle_path 8 -setup -end -through  $sub4_inst_hier/$efuse/D[4] -through $sub4_inst_hier/$otp_ctrl/test_D[4]
set_multicycle_path 8 -setup -end -through  $sub4_inst_hier/$efuse/D[3] -through $sub4_inst_hier/$otp_ctrl/test_D[3]
set_multicycle_path 8 -setup -end -through  $sub4_inst_hier/$efuse/D[2] -through $sub4_inst_hier/$otp_ctrl/test_D[2]
set_multicycle_path 8 -setup -end -through  $sub4_inst_hier/$efuse/D[1] -through $sub4_inst_hier/$otp_ctrl/test_D[1]
set_multicycle_path 8 -setup -end -through  $sub4_inst_hier/$efuse/D[0] -through $sub4_inst_hier/$otp_ctrl/test_D[0]
set_multicycle_path 7 -hold  -end -through  $sub4_inst_hier/$efuse/D[7] -through $sub4_inst_hier/$otp_ctrl/test_D[7]
set_multicycle_path 7 -hold  -end -through  $sub4_inst_hier/$efuse/D[6] -through $sub4_inst_hier/$otp_ctrl/test_D[6]
set_multicycle_path 7 -hold  -end -through  $sub4_inst_hier/$efuse/D[5] -through $sub4_inst_hier/$otp_ctrl/test_D[5]
set_multicycle_path 7 -hold  -end -through  $sub4_inst_hier/$efuse/D[4] -through $sub4_inst_hier/$otp_ctrl/test_D[4]
set_multicycle_path 7 -hold  -end -through  $sub4_inst_hier/$efuse/D[3] -through $sub4_inst_hier/$otp_ctrl/test_D[3]
set_multicycle_path 7 -hold  -end -through  $sub4_inst_hier/$efuse/D[2] -through $sub4_inst_hier/$otp_ctrl/test_D[2]
set_multicycle_path 7 -hold  -end -through  $sub4_inst_hier/$efuse/D[1] -through $sub4_inst_hier/$otp_ctrl/test_D[1]
set_multicycle_path 7 -hold  -end -through  $sub4_inst_hier/$efuse/D[0] -through $sub4_inst_hier/$otp_ctrl/test_D[0]
set_multicycle_path 73 -setup -end -through $sub4_inst_hier/$efuse/LOCK -through $sub4_inst_hier/$otp_ctrl/test_LOCK
set_multicycle_path 72 -hold  -end -through $sub4_inst_hier/$efuse/LOCK -through $sub4_inst_hier/$otp_ctrl/test_LOCK
set_disable_timing [get_cells $sub4_inst_hier/sec_subsys_top_inst/u_elp_esm_nonce_trng3_apb/U_trng3/u_trng_top/inc_seed_fe_blk_u_trng_mgor_seed/dpd_gen_blk_*__u_dpd/mgor_var/u_ring_osc_*/u_ring_blocker] -from A2 -to X
set_disable_timing [get_cells $sub4_inst_hier/sec_subsys_top_inst/u_elp_esm_nonce_trng3_apb/U_trng3/u_trng_top/inc_seed_fe_blk_u_trng_mgor_seed/u_ring_osc_lfsr/u_ring_blocker] -from A2 -to X
set_false_path -through [list [get_pins $sub4_inst_hier/sec_subsys_top_inst/u_elp_esm_nonce_trng3_apb/U_trng3/u_trng_top/inc_seed_fe_blk_u_trng_mgor_seed/dpd_gen_blk_*__u_dpd/mgor_var/u_ring_osc_*/u_ring_blocker/A1] \
                              [get_pins $sub4_inst_hier/sec_subsys_top_inst/u_elp_esm_nonce_trng3_apb/U_trng3/u_trng_top/inc_seed_fe_blk_u_trng_mgor_seed/u_ring_osc_lfsr/u_ring_blocker/A1]] \
               -through [list [get_pins $sub4_inst_hier/sec_subsys_top_inst/u_elp_esm_nonce_trng3_apb/U_trng3/u_trng_top/inc_seed_fe_blk_u_trng_mgor_seed/dpd_gen_blk_*__u_dpd/mgor_var/u_ring_osc_*/u_ring_blocker/X] \
                              [get_pins $sub4_inst_hier/sec_subsys_top_inst/u_elp_esm_nonce_trng3_apb/U_trng3/u_trng_top/inc_seed_fe_blk_u_trng_mgor_seed/u_ring_osc_lfsr/u_ring_blocker/X]] 
set_false_path -through [get_pins $sub4_inst_hier/sec_subsys_top_inst/u_elp_esm_nonce_trng3_apb/U_trng3/u_trng_top/inc_seed_fe_blk_u_trng_mgor_seed/dpd_gen_blk_*__u_dpd/mgor_var/u_ring_osc_clk/u_tweak_mux*/S] \
               -through [get_pins $sub4_inst_hier/sec_subsys_top_inst/u_elp_esm_nonce_trng3_apb/U_trng3/u_trng_top/inc_seed_fe_blk_u_trng_mgor_seed/dpd_gen_blk_*__u_dpd/mgor_var/u_ring_osc_clk/u_tweak_mux*/X]
set RING_CLKP 0.83
create_clock -name "sloppy_0_clk"   -add -period $RING_CLKP -waveform "0.0 [expr $RING_CLKP/2]"  [get_pins $sub4_inst_hier/sec_subsys_top_inst/u_elp_esm_nonce_trng3_apb/U_trng3/u_trng_top/inc_seed_fe_blk_u_trng_mgor_seed/dpd_gen_blk_0__u_dpd/mgor_var/u_ring_osc_clk/u_load_isolator/X]
create_clock -name "sloppy_1_clk"   -add -period $RING_CLKP -waveform "0.0 [expr $RING_CLKP/2]"  [get_pins $sub4_inst_hier/sec_subsys_top_inst/u_elp_esm_nonce_trng3_apb/U_trng3/u_trng_top/inc_seed_fe_blk_u_trng_mgor_seed/dpd_gen_blk_1__u_dpd/mgor_var/u_ring_osc_clk/u_load_isolator/X]
create_clock -name "sloppy_2_clk"   -add -period $RING_CLKP -waveform "0.0 [expr $RING_CLKP/2]"  [get_pins $sub4_inst_hier/sec_subsys_top_inst/u_elp_esm_nonce_trng3_apb/U_trng3/u_trng_top/inc_seed_fe_blk_u_trng_mgor_seed/dpd_gen_blk_2__u_dpd/mgor_var/u_ring_osc_clk/u_load_isolator/X]
create_clock -name "sloppy_3_clk"   -add -period $RING_CLKP -waveform "0.0 [expr $RING_CLKP/2]"  [get_pins $sub4_inst_hier/sec_subsys_top_inst/u_elp_esm_nonce_trng3_apb/U_trng3/u_trng_top/inc_seed_fe_blk_u_trng_mgor_seed/dpd_gen_blk_3__u_dpd/mgor_var/u_ring_osc_clk/u_load_isolator/X]
create_clock -name "sloppy_4_clk"   -add -period $RING_CLKP -waveform "0.0 [expr $RING_CLKP/2]"  [get_pins $sub4_inst_hier/sec_subsys_top_inst/u_elp_esm_nonce_trng3_apb/U_trng3/u_trng_top/inc_seed_fe_blk_u_trng_mgor_seed/dpd_gen_blk_4__u_dpd/mgor_var/u_ring_osc_clk/u_load_isolator/X]
create_clock -name "sloppy_5_clk"   -add -period $RING_CLKP -waveform "0.0 [expr $RING_CLKP/2]"  [get_pins $sub4_inst_hier/sec_subsys_top_inst/u_elp_esm_nonce_trng3_apb/U_trng3/u_trng_top/inc_seed_fe_blk_u_trng_mgor_seed/dpd_gen_blk_5__u_dpd/mgor_var/u_ring_osc_clk/u_load_isolator/X]
create_clock -name "trng_div2_clk"  -add -period $RING_CLKP -waveform "0.0 [expr $RING_CLKP/2]" [get_pins $sub4_inst_hier/sec_subsys_top_inst/trng_tp_o_div2_reg/CK]
create_clock -name "trng_div4_clk"  -add -period [expr $RING_CLKP*2] -waveform "0.0 $RING_CLKP" [get_pins $sub4_inst_hier/sec_subsys_top_inst/trng_tp_o_div4_reg/CK]
create_clock -name "trng_div8_clk"  -add -period [expr $RING_CLKP*4] -waveform "0.0 [expr $RING_CLKP*2]"    [get_pins $sub4_inst_hier/sec_subsys_top_inst/trng_tp_o_div8_reg/CK]
create_clock -name "trng_div16_clk" -add -period [expr $RING_CLKP*8] -waveform "0.0 [expr $RING_CLKP*4]"   [get_pins $sub4_inst_hier/sec_subsys_top_inst/trng_tp_o_div16_reg/CK]
create_clock -name "trng_div32_clk" -add -period [expr $RING_CLKP*16] -waveform "0.0 [expr $RING_CLKP*8]"  [get_pins $sub4_inst_hier/sec_subsys_top_inst/trng_tp_o_div32_reg/CK]
create_clock -name "trng_div64_clk" -add -period [expr $RING_CLKP*32] -waveform "0.0 [expr $RING_CLKP*16]" [get_pins $sub4_inst_hier/sec_subsys_top_inst/trng_tp_o_div64_reg/CK]
set_false_path -from [list [get_clocks CLK_CFG_150_G0] [get_clocks CLK_CFG_100] ] -to [list [get_clocks sloppy_*_clk] [get_clocks trng_div*_clk]]
set_false_path -from [list [get_clocks sloppy_*_clk] [get_clocks trng_div*_clk]] -to [list [get_clocks CLK_CFG_150_G0] [get_clocks CLK_CFG_100] ]
set_case_analysis 0 [get_pins $sub4_inst_hier/sec_subsys_top_inst/u_DWC_spacc/U_core/U_spacc_ciph_sys/hash_key_buf_blk_sp_hkey_buf_blk_U_hash_key_buffer/U_mem/DS]
set_case_analysis 0 [get_pins $sub4_inst_hier/sec_subsys_top_inst/u_DWC_spacc/U_core/U_spacc_ciph_sys/hash_key_buf_blk_sp_hkey_buf_blk_U_hash_key_buffer/U_mem/SD]
set_case_analysis 0 [get_pins $sub4_inst_hier/sec_subsys_top_inst/u_DWC_spacc/U_core/U_spacc_ciph_sys/ciph_key_buf_blk_sp_ckey_buf_blk_U_ciph_key_buffer/U_mem/DS]
set_case_analysis 0 [get_pins $sub4_inst_hier/sec_subsys_top_inst/u_DWC_spacc/U_core/U_spacc_ciph_sys/ciph_key_buf_blk_sp_ckey_buf_blk_U_ciph_key_buffer/U_mem/SD]
set_case_analysis 0 [get_pins $sub4_inst_hier/sec_subsys_top_inst/u_troot/elp_troot1_prot_ahb_top/elp_troot1_prot_top/elp_troot1_aic_prot_top/elp_troot1_aic_prot_cache_ctl/U_data_mem/U_mem/DS]
set_case_analysis 0 [get_pins $sub4_inst_hier/sec_subsys_top_inst/u_troot/elp_troot1_prot_ahb_top/elp_troot1_prot_top/elp_troot1_aic_prot_top/elp_troot1_aic_prot_cache_ctl/U_data_mem/U_mem/SD]
set_case_analysis 0 [get_pins $sub4_inst_hier/sec_subsys_top_inst/u_troot/elp_troot1_prot_ahb_top/elp_troot1_prot_top/elp_troot1_prot_tcm_top/elp_troot1_prot_tcm_mem_wrapper/U_mem/DS]
set_case_analysis 0 [get_pins $sub4_inst_hier/sec_subsys_top_inst/u_troot/elp_troot1_prot_ahb_top/elp_troot1_prot_top/elp_troot1_prot_tcm_top/elp_troot1_prot_tcm_mem_wrapper/U_mem/SD]
set_case_analysis 0 [get_pins $sub4_inst_hier/sec_subsys_top_inst/FW_rom/SD]
set_case_analysis 0 [get_pins $sub4_inst_hier/sec_subsys_top_inst/A_ram/SD]
set_case_analysis 0 [get_pins $sub4_inst_hier/sec_subsys_top_inst/A_ram/DS]
set_case_analysis 0 [get_pins $sub4_inst_hier/sec_subsys_top_inst/B_ram/SD]
set_case_analysis 0 [get_pins $sub4_inst_hier/sec_subsys_top_inst/B_ram/DS]
set_case_analysis 0 [get_pins $sub4_inst_hier/sec_subsys_top_inst/C_ram/SD]
set_case_analysis 0 [get_pins $sub4_inst_hier/sec_subsys_top_inst/C_ram/DS]
set_case_analysis 0 [get_pins $sub4_inst_hier/sec_subsys_top_inst/D_ram/SD]
set_case_analysis 0 [get_pins $sub4_inst_hier/sec_subsys_top_inst/D_ram/DS]
set_case_analysis 0 [get_pins $sub4_inst_hier/sram_top_inst/u_pwr_ds_sw_mode_sync/sync_out_reg_0_/Q]
set_case_analysis 0 [get_pins $sub4_inst_hier/sram_top_inst/u_pwr_sd_sw_mode_sync/sync_out_reg_0_/Q]
set_case_analysis 0 [get_pins $sub4_inst_hier/sram_top_inst/u_pwr_ds_sw_mode_sync/sync_out_reg_1_/Q]
set_case_analysis 0 [get_pins $sub4_inst_hier/sram_top_inst/u_pwr_sd_sw_mode_sync/sync_out_reg_1_/Q]
set_case_analysis 0 [get_pins $sub4_inst_hier/sram_top_inst/u_pwr_ls_sw_mode_sync/sync_out_reg_0_/Q]
set_case_analysis 0 [get_pins $sub4_inst_hier/sram_top_inst/u_pwr_ls_sw_mode_sync/sync_out_reg_1_/Q]
set_case_analysis 0 [get_pins $sub4_inst_hier/sram_top_inst/u_pwr_ls_sw_en_sync/sync_out_reg_0_/Q]
set_case_analysis 0 [get_pins $sub4_inst_hier/sram_top_inst/u_pwr_ls_sw_en_sync/sync_out_reg_1_/Q]
set_case_analysis 0 [get_pins $sub4_inst_hier/reg_sram_rme]
set_case_analysis 0 [get_pins $sub4_inst_hier/reg_sram_rm[3]]
set_case_analysis 0 [get_pins $sub4_inst_hier/reg_sram_rm[2]]
set_case_analysis 1 [get_pins $sub4_inst_hier/reg_sram_rm[1]]
set_case_analysis 0 [get_pins $sub4_inst_hier/reg_sram_rm[0]]
set_false_path	-through  [get_pins $sub4_inst_hier/reg_boot_rom_sd_sw]		
set_false_path  -to       [get_pins $sub4_inst_hier/boot_rom_inst/secure_reg_d_reg/D]
set_case_analysis 0 [get_pins $sub4_inst_hier/boot_rom_inst/pwr_sd]
#add by yli 0721
set_case_analysis 0 [get_pins $sub4_inst_hier/boot_rom_inst/pwr_ls]

set_case_analysis 0 [get_pins $sub4_inst_hier/m7core_inst/mem_test]
set_case_analysis 0 [get_pins $sub4_inst_hier/M7_mem_soft_m7[8]]
set_case_analysis 0 [get_pins $sub4_inst_hier/M7_mem_soft_m7[7]]
set_case_analysis 1 [get_pins $sub4_inst_hier/M7_mem_soft_m7[6]]
set_case_analysis 0 [get_pins $sub4_inst_hier/M7_mem_soft_m7[5]]
set_case_analysis 0 [get_pins $sub4_inst_hier/M7_mem_soft_m7[4]]
set_case_analysis 0 [get_pins $sub4_inst_hier/M7_mem_soft_m7[3]]
set_case_analysis 0 [get_pins $sub4_inst_hier/M7_mem_soft_m7[2]]
set_case_analysis 0 [get_pins $sub4_inst_hier/M7_mem_soft_m7[1]]
set_case_analysis 0 [get_pins $sub4_inst_hier/M7_mem_soft_m7[0]]
#set_case_analysis 0 [get_pins $sub4_inst_hier/m7core_inst/u_*tcm/DS]
#set_case_analysis 0 [get_pins $sub4_inst_hier/m7core_inst/u_*tcm/RME]
#set_case_analysis 0 [get_pins $sub4_inst_hier/m7core_inst/u_*tcm/RM]
#set_case_analysis 0 [get_pins $sub4_inst_hier/m7core_inst/u_*tcm/SD]
#set_case_analysis 1 [get_pins $sub4_inst_hier/m7core_inst/u_*tcm_ls_mux*/S]
#set_case_analysis 0 [get_pins $sub4_inst_hier/m7core_inst/u_cortexm7/u_cortexm7/u_top_cache_rams/gen_*_bank*/RME]
#set_case_analysis 0 [get_pins $sub4_inst_hier/m7core_inst/u_cortexm7/u_cortexm7/u_top_cache_rams/gen_*_bank*/RM]
#set_case_analysis 0 [get_pins $sub4_inst_hier/m7core_inst/u_cortexm7/u_cortexm7/u_top_cache_rams/gen_*_bank*/DS]
#set_case_analysis 0 [get_pins $sub4_inst_hier/m7core_inst/u_cortexm7/u_cortexm7/u_top_cache_rams/gen_*_bank*/SD]
#set_case_analysis 1 [get_pins $sub4_inst_hier/m7core_inst/u_cortexm7/u_cortexm7/u_top_cache_rams/gen_*_ls_mux*/S]
set_case_analysis 0 [get_pins $sub4_inst_hier/m7core_inst/u_itcm/LS]




set_disable_timing [get_cells $sub4_inst_hier/$efuse] -from CPUMPEN  -to WEB
#added by yli 0713
set_disable_timing [get_cells $sub4_inst_hier/$efuse] -to CPUMPEN  -from WEB
set_max_delay -ignore_clock_latency   1010 -to   $sub4_inst_hier/$efuse/CEB
set_max_delay -ignore_clock_latency   1010 -to   $sub4_inst_hier/$efuse/CPUMPEN
set_max_delay -ignore_clock_latency   1010 -to   $sub4_inst_hier/$efuse/PGMEN
set_max_delay -ignore_clock_latency   1010 -to   $sub4_inst_hier/$efuse/RSTB
set_max_delay -ignore_clock_latency   110 -to    $sub4_inst_hier/$efuse/WEB
set_max_delay -ignore_clock_latency   110 -to    $sub4_inst_hier/$efuse/READEN
set_max_delay -ignore_clock_latency   35  -to    $sub4_inst_hier/$efuse/A[0]
set_max_delay -ignore_clock_latency   35  -to    $sub4_inst_hier/$efuse/A[10]
set_max_delay -ignore_clock_latency   35  -to    $sub4_inst_hier/$efuse/A[11]
set_max_delay -ignore_clock_latency   35  -to    $sub4_inst_hier/$efuse/A[12]
set_max_delay -ignore_clock_latency   35  -to    $sub4_inst_hier/$efuse/A[13]
set_max_delay -ignore_clock_latency   35  -to    $sub4_inst_hier/$efuse/A[14]
set_max_delay -ignore_clock_latency   35  -to    $sub4_inst_hier/$efuse/A[15]
set_max_delay -ignore_clock_latency   35  -to    $sub4_inst_hier/$efuse/A[16]
set_max_delay -ignore_clock_latency   35  -to    $sub4_inst_hier/$efuse/A[1]
set_max_delay -ignore_clock_latency   35  -to    $sub4_inst_hier/$efuse/A[2]
set_max_delay -ignore_clock_latency   35  -to    $sub4_inst_hier/$efuse/A[4]
set_max_delay -ignore_clock_latency   35  -to    $sub4_inst_hier/$efuse/A[5]
set_max_delay -ignore_clock_latency   35  -to    $sub4_inst_hier/$efuse/A[6]
set_max_delay -ignore_clock_latency   35  -to    $sub4_inst_hier/$efuse/A[7]
set_max_delay -ignore_clock_latency   35  -to    $sub4_inst_hier/$efuse/A[8]
set_max_delay -ignore_clock_latency   35  -to    $sub4_inst_hier/$efuse/A[9]
set_max_delay -ignore_clock_latency   35  -to    $sub4_inst_hier/$efuse/A[3]
set_max_delay -ignore_clock_latency   30  -to    $sub4_inst_hier/$efuse/DIN
set_max_delay -ignore_clock_latency   30  -to    $sub4_inst_hier/$efuse/DLE
set_max_delay -ignore_clock_latency   30  -to    $sub4_inst_hier/$efuse/CLE
set_false_path -hold -to $sub4_inst_hier/$efuse/PGMEN
set_false_path -hold -to $sub4_inst_hier/$efuse/CLE
set_false_path -hold -to $sub4_inst_hier/$efuse/DIN
set_false_path -hold -to $sub4_inst_hier/$efuse/DLE
#sub2
set PERIOD_CLK_NOC_ISP        $PERIOD_CLK_DSP0_500M
set PERIOD_CLK_AXI_500_G0     $PERIOD_CLK_DSP0_333M_1
set PERIOD_CLK_AXI_500_G2     $PERIOD_CLK_DSP2_600M_VAR
set PERIOD_CLK_AXI_500_G4     $PERIOD_CLK_DSP0_400M
set PERIOD_CLK_AXI_500_G3     $PERIOD_CLK_DSP0_500M


set_false_path -through $sub2_inst_hier/NOC_vision_inst/sgn0_vision/ia0_vision/timebasemflag_i
set_false_path -through $sub2_inst_hier/NOC_vision_inst/sgn0_vision/ia1_vision/timebasemflag_i
set_false_path -through $sub2_inst_hier/NOC_vision_inst/sgn0_vision/ia3_vision/timebasemflag_i
set_false_path -through $sub2_inst_hier/NOC_vision_inst/sgn0_vision/ia4_vision/timebasemflag_i
set_false_path -through $sub2_inst_hier/NOC_vision_inst/sgn0_vision/ia5_vision/timebasemflag_i
set_false_path -through $sub2_inst_hier/NOC_vision_inst/sgn0_vision/ia6_vision/timebasemflag_i
set_false_path -through $sub2_inst_hier/NOC_vision_inst/sgn0_vision/ia7_vision/timebasemflag_i
set_false_path -through $sub2_inst_hier/NOC_vision_inst/sgn0_vision/ta0_vision/timebasemflag_i
set_false_path -through $sub2_inst_hier/NOC_vision_inst/sgn0_vision/ta1_vision/timebasemflag_i
set_false_path -through $sub2_inst_hier/NOC_vision_inst/sgn0_vision/ta2_vision/timebasemflag_i
#foreach pdc "pdc_0_0 pdc_1_0 pdc_2_0 pdc_3_0 pdc_4_0 pdc_5_0 pdc_6_0" {
#    set filter ".*${pdc}.*meta_reg_reg"
#    foreach_in_collection metaObj [get_cells -regexp {.*} -hier -filter "@full_name =~ $filter"] {
#        set metaName [get_object $metaObj]
#        puts "setting false path to $metaName"
#        set_false_path -to $metaName/D
#    }
#}
set_false_path -from [get_clocks "CLK_AXI_500_G0"]   -through [get_pins "$sub2_inst_hier/NOC_vision_inst/sys0test_mode_free_i"] -to [get_clocks {CLK_NOC_CORE CLK_NOC_ISP CLK_AXI_500_G1 CLK_AXI_500_G2 CLK_AXI_500_G4 CLK_AXI_500_G3 CLK_CFG_150_G2}]
set_false_path -from [get_clocks "CLK_NOC_CORE"]     -through [get_pins "$sub2_inst_hier/NOC_vision_inst/sys0test_mode_free_i"] -to [get_clocks {CLK_AXI_500_G0 CLK_NOC_ISP CLK_AXI_500_G1 CLK_AXI_500_G2 CLK_AXI_500_G4 CLK_AXI_500_G3 CLK_CFG_150_G2}]
set_false_path -from [get_clocks "CLK_NOC_ISP"]      -through [get_pins "$sub2_inst_hier/NOC_vision_inst/sys0test_mode_free_i"] -to [get_clocks {CLK_AXI_500_G0 CLK_NOC_CORE CLK_AXI_500_G1 CLK_AXI_500_G2 CLK_AXI_500_G4 CLK_AXI_500_G3 CLK_CFG_150_G2}]
set_false_path -from [get_clocks "CLK_AXI_500_G1"]   -through [get_pins "$sub2_inst_hier/NOC_vision_inst/sys0test_mode_free_i"] -to [get_clocks {CLK_AXI_500_G0 CLK_NOC_CORE CLK_NOC_ISP CLK_AXI_500_G2 CLK_AXI_500_G4 CLK_AXI_500_G3 CLK_CFG_150_G2}]
set_false_path -from [get_clocks "CLK_AXI_500_G2"]   -through [get_pins "$sub2_inst_hier/NOC_vision_inst/sys0test_mode_free_i"] -to [get_clocks {CLK_AXI_500_G0 CLK_NOC_CORE CLK_NOC_ISP CLK_AXI_500_G1 CLK_AXI_500_G4 CLK_AXI_500_G3 CLK_CFG_150_G2}]
set_false_path -from [get_clocks "CLK_AXI_500_G4"]   -through [get_pins "$sub2_inst_hier/NOC_vision_inst/sys0test_mode_free_i"] -to [get_clocks {CLK_AXI_500_G0 CLK_NOC_CORE CLK_NOC_ISP CLK_AXI_500_G1 CLK_AXI_500_G2 CLK_AXI_500_G3 CLK_CFG_150_G2}]
set_false_path -from [get_clocks "CLK_AXI_500_G3"]   -through [get_pins "$sub2_inst_hier/NOC_vision_inst/sys0test_mode_free_i"] -to [get_clocks {CLK_AXI_500_G0 CLK_NOC_CORE CLK_NOC_ISP CLK_AXI_500_G1 CLK_AXI_500_G2 CLK_AXI_500_G4 CLK_CFG_150_G2}]
set_false_path -from [get_clocks "CLK_CFG_150_G2"]   -through [get_pins "$sub2_inst_hier/NOC_vision_inst/sys0test_mode_free_i"] -to [get_clocks {CLK_AXI_500_G0 CLK_NOC_CORE CLK_NOC_ISP CLK_AXI_500_G1 CLK_AXI_500_G2 CLK_AXI_500_G4 CLK_AXI_500_G3}]
foreach_in_collection syncObj [get_cells -hier *reset_synchronizer* -filter {@full_name =~ sirius_sub_2_inst/NOC_vision_inst/sgn0_vision/*}] {
    set instName [get_object $syncObj]
    # Don't apply constraint to any SM reset synchronizer endpoints
    # or to itself for bottom up synthesis. Avoid ssx ta_ocpio in same domain.
    if {![string match *sgnsm* $instName] && 
        ![string match *ta_ocpio* $instName] && 
        ($instName != "reset_synchronizer")} {
        set_max_delay -ignore_clock_latency   [expr $PERIOD_CLK_NOC_CORE + $PERIOD_latency_CLK_NOC_CORE] -from $sub2_inst_hier/NOC_vision_inst/sgn0_vision/pd0_vision_clk_600_noc_sgnsm0/reset_synchronizer/reset_sync1_n_reg/CK -to $instName/reset_sync0_n_reg/RD
	set_max_delay -ignore_clock_latency   [expr $PERIOD_CLK_NOC_CORE + $PERIOD_latency_CLK_NOC_CORE] -from $sub2_inst_hier/NOC_vision_inst/sgn0_vision/pd0_vision_clk_600_noc_sgnsm0/reset_synchronizer/reset_sync1_n_reg/CK -to $instName/reset_sync1_n_reg/RD}
}
foreach_in_collection syncObj [get_cells -hier *reset_synchronizer* -filter {@full_name =~ sirius_sub_2_inst/NOC_vision_inst/sgn0_vision/*}] {
    set instName [get_object $syncObj]
    # Don't apply constraint to any SM reset synchronizer endpoints
    # or to itself for bottom up synthesis. Avoid ssx ta_ocpio in same domain.
    if {![string match *sgnsm* $instName] && 
        ![string match *ta_ocpio* $instName] && 
        ($instName != "reset_synchronizer")} {
        set_max_delay -ignore_clock_latency   [expr $PERIOD_CLK_NOC_ISP + $PERIOD_latency_CLK_NOC_ISP] -from $sub2_inst_hier/NOC_vision_inst/sgn0_vision/pd0_vision_clk_600_isp_sgnsm0/reset_synchronizer/reset_sync1_n_reg/CK -to $instName/reset_sync0_n_reg/RD
	set_max_delay -ignore_clock_latency   [expr $PERIOD_CLK_NOC_ISP + $PERIOD_latency_CLK_NOC_ISP] -from $sub2_inst_hier/NOC_vision_inst/sgn0_vision/pd0_vision_clk_600_isp_sgnsm0/reset_synchronizer/reset_sync1_n_reg/CK -to $instName/reset_sync1_n_reg/RD}
}
foreach_in_collection syncObj [get_cells -hier *reset_synchronizer* -filter {@full_name =~ sirius_sub_2_inst/NOC_vision_inst/sgn0_vision/*}] {
    set instName [get_object $syncObj]
    # Don't apply constraint to any SM reset synchronizer endpoints
    # or to itself for bottom up synthesis. Avoid ssx ta_ocpio in same domain.
    if {![string match *sgnsm* $instName] && 
        ![string match *ta_ocpio* $instName] && 
        ($instName != "reset_synchronizer")} {
        set_max_delay -ignore_clock_latency   [expr $PERIOD_CLK_AXI_500_G0 + $PERIOD_latency_CLK_AXI_500_G0] -from $sub2_inst_hier/NOC_vision_inst/sgn0_vision/pd0_vision_clk_500_hevc_sgnsm0/reset_synchronizer/reset_sync1_n_reg/CK -to $instName/reset_sync0_n_reg/RD
	set_max_delay -ignore_clock_latency   [expr $PERIOD_CLK_AXI_500_G0 + $PERIOD_latency_CLK_AXI_500_G0] -from $sub2_inst_hier/NOC_vision_inst/sgn0_vision/pd0_vision_clk_500_hevc_sgnsm0/reset_synchronizer/reset_sync1_n_reg/CK -to $instName/reset_sync1_n_reg/RD}
}
foreach_in_collection syncObj [get_cells -hier *reset_synchronizer* -filter {@full_name =~ sirius_sub_2_inst/NOC_vision_inst/sgn0_vision/*}] {
    set instName [get_object $syncObj]
    # Don't apply constraint to any SM reset synchronizer endpoints
    # or to itself for bottom up synthesis. Avoid ssx ta_ocpio in same domain.
    if {![string match *sgnsm* $instName] && 
        ![string match *ta_ocpio* $instName] && 
        ($instName != "reset_synchronizer")} {
        set_max_delay -ignore_clock_latency   [expr $PERIOD_CLK_AXI_500_G1 + $PERIOD_latency_CLK_AXI_500_G1] -from $sub2_inst_hier/NOC_vision_inst/sgn0_vision/pd0_vision_clk_500_h264_sgnsm0/reset_synchronizer/reset_sync1_n_reg/CK -to $instName/reset_sync0_n_reg/RD
	set_max_delay -ignore_clock_latency   [expr $PERIOD_CLK_AXI_500_G1 + $PERIOD_latency_CLK_AXI_500_G1] -from $sub2_inst_hier/NOC_vision_inst/sgn0_vision/pd0_vision_clk_500_h264_sgnsm0/reset_synchronizer/reset_sync1_n_reg/CK -to $instName/reset_sync1_n_reg/RD}
}
foreach_in_collection syncObj [get_cells -hier *reset_synchronizer* -filter {@full_name =~ sirius_sub_2_inst/NOC_vision_inst/sgn0_vision/*}] {
    set instName [get_object $syncObj]
    # Don't apply constraint to any SM reset synchronizer endpoints
    # or to itself for bottom up synthesis. Avoid ssx ta_ocpio in same domain.
    if {![string match *sgnsm* $instName] && 
        ![string match *ta_ocpio* $instName] && 
        ($instName != "reset_synchronizer")} {
        set_max_delay -ignore_clock_latency   [expr $PERIOD_CLK_AXI_500_G2 + $PERIOD_latency_CLK_AXI_500_G2] -from $sub2_inst_hier/NOC_vision_inst/sgn0_vision/pd0_vision_clk_500_jpeg_sgnsm0/reset_synchronizer/reset_sync1_n_reg/CK -to $instName/reset_sync0_n_reg/RD
	set_max_delay -ignore_clock_latency   [expr $PERIOD_CLK_AXI_500_G2 + $PERIOD_latency_CLK_AXI_500_G2] -from $sub2_inst_hier/NOC_vision_inst/sgn0_vision/pd0_vision_clk_500_jpeg_sgnsm0/reset_synchronizer/reset_sync1_n_reg/CK -to $instName/reset_sync1_n_reg/RD}
}
foreach_in_collection syncObj [get_cells -hier *reset_synchronizer* -filter {@full_name =~ sirius_sub_2_inst/NOC_vision_inst/sgn0_vision/*}] {
    set instName [get_object $syncObj]
    # Don't apply constraint to any SM reset synchronizer endpoints
    # or to itself for bottom up synthesis. Avoid ssx ta_ocpio in same domain.
    if {![string match *sgnsm* $instName] && 
        ![string match *ta_ocpio* $instName] && 
        ($instName != "reset_synchronizer")} {
        set_max_delay -ignore_clock_latency   [expr $PERIOD_CLK_AXI_500_G4 + $PERIOD_latency_CLK_AXI_500_G4] -from $sub2_inst_hier/NOC_vision_inst/sgn0_vision/pd0_vision_clk_500_bypass_sgnsm0/reset_synchronizer/reset_sync1_n_reg/CK -to $instName/reset_sync0_n_reg/RD
	set_max_delay -ignore_clock_latency   [expr $PERIOD_CLK_AXI_500_G4 + $PERIOD_latency_CLK_AXI_500_G4] -from $sub2_inst_hier/NOC_vision_inst/sgn0_vision/pd0_vision_clk_500_bypass_sgnsm0/reset_synchronizer/reset_sync1_n_reg/CK -to $instName/reset_sync1_n_reg/RD}
}
foreach_in_collection syncObj [get_cells -hier *reset_synchronizer* -filter {@full_name =~ sirius_sub_2_inst/NOC_vision_inst/sgn0_vision/*}] {
    set instName [get_object $syncObj]
    # Don't apply constraint to any SM reset synchronizer endpoints
    # or to itself for bottom up synthesis. Avoid ssx ta_ocpio in same domain.
    if {![string match *sgnsm* $instName] && 
        ![string match *ta_ocpio* $instName] && 
        ($instName != "reset_synchronizer")} {
        set_max_delay -ignore_clock_latency   [expr $PERIOD_CLK_AXI_500_G3 + $PERIOD_latency_CLK_AXI_500_G3] -from $sub2_inst_hier/NOC_vision_inst/sgn0_vision/pd0_vision_clk_500_dc_sgnsm0/reset_synchronizer/reset_sync1_n_reg/CK -to $instName/reset_sync0_n_reg/RD
	set_max_delay -ignore_clock_latency   [expr $PERIOD_CLK_AXI_500_G3 + $PERIOD_latency_CLK_AXI_500_G3] -from $sub2_inst_hier/NOC_vision_inst/sgn0_vision/pd0_vision_clk_500_dc_sgnsm0/reset_synchronizer/reset_sync1_n_reg/CK -to $instName/reset_sync1_n_reg/RD}
}
foreach_in_collection syncObj [get_cells -hier *reset_synchronizer* -filter {@full_name =~ sirius_sub_2_inst/NOC_vision_inst/sgn0_vision/*}] {
    set instName [get_object $syncObj]
    # Don't apply constraint to any SM reset synchronizer endpoints
    # or to itself for bottom up synthesis. Avoid ssx ta_ocpio in same domain.
    if {![string match *sgnsm* $instName] && 
        ![string match *ta_ocpio* $instName] && 
        ($instName != "reset_synchronizer")} {
        set_max_delay -ignore_clock_latency   [expr $PERIOD_CLK_CFG_150_G2 + $PERIOD_latency_CLK_CFG_150_G2] -from $sub2_inst_hier/NOC_vision_inst/sgn0_vision/pd0_vision_clk_150_g2_sgnsm0/reset_synchronizer/reset_sync1_n_reg/CK -to $instName/reset_sync0_n_reg/RD
	set_max_delay -ignore_clock_latency   [expr $PERIOD_CLK_CFG_150_G2 + $PERIOD_latency_CLK_CFG_150_G2] -from $sub2_inst_hier/NOC_vision_inst/sgn0_vision/pd0_vision_clk_150_g2_sgnsm0/reset_synchronizer/reset_sync1_n_reg/CK -to $instName/reset_sync1_n_reg/RD}
}
set_false_path -hold -from CLK_NOC_CORE -to CLK_NOC_ISP
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_NOC_CORE] -to [get_clocks CLK_NOC_ISP]     [expr $MAX_DELAY_VISION_FACTOR * $PERIOD_CLK_NOC_ISP +  $PERIOD_latency_CLK_NOC_CORE]
set_false_path -hold -from CLK_NOC_CORE -to CLK_AXI_500_G0
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_NOC_CORE] -to [get_clocks CLK_AXI_500_G0]  [expr $MAX_DELAY_VISION_FACTOR * $PERIOD_CLK_AXI_500_G0 +  $PERIOD_latency_CLK_NOC_CORE]
set_false_path -hold -from CLK_NOC_CORE -to CLK_AXI_500_G1
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_NOC_CORE] -to [get_clocks CLK_AXI_500_G1]  [expr $MAX_DELAY_VISION_FACTOR * $PERIOD_CLK_AXI_500_G1 +  $PERIOD_latency_CLK_NOC_CORE]
set_false_path -hold -from CLK_NOC_CORE -to CLK_AXI_500_G2
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_NOC_CORE] -to [get_clocks CLK_AXI_500_G2]  [expr $MAX_DELAY_VISION_FACTOR * $PERIOD_CLK_AXI_500_G2 +  $PERIOD_latency_CLK_NOC_CORE]
set_false_path -hold -from CLK_NOC_CORE -to CLK_AXI_500_G4
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_NOC_CORE] -to [get_clocks CLK_AXI_500_G4]  [expr $MAX_DELAY_VISION_FACTOR * $PERIOD_CLK_AXI_500_G4 +  $PERIOD_latency_CLK_NOC_CORE]
set_false_path -hold -from CLK_NOC_CORE -to CLK_AXI_500_G3
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_NOC_CORE] -to [get_clocks CLK_AXI_500_G3]  [expr $MAX_DELAY_VISION_FACTOR * $PERIOD_CLK_AXI_500_G3 +  $PERIOD_latency_CLK_NOC_CORE]
set_false_path -hold -from CLK_NOC_CORE -to CLK_CFG_150_G2
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_NOC_CORE] -to [get_clocks CLK_CFG_150_G2]  [expr $MAX_DELAY_VISION_FACTOR * $PERIOD_CLK_CFG_150_G2 +  $PERIOD_latency_CLK_NOC_CORE]
set_false_path -hold -from CLK_NOC_ISP -to CLK_NOC_CORE
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_NOC_ISP] -to [get_clocks CLK_NOC_CORE]  [expr $MAX_DELAY_VISION_FACTOR * $PERIOD_CLK_NOC_CORE +  $PERIOD_latency_CLK_NOC_ISP]
set_false_path -hold -from CLK_NOC_ISP -to CLK_AXI_500_G0
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_NOC_ISP] -to [get_clocks CLK_AXI_500_G0]  [expr $MAX_DELAY_VISION_FACTOR * $PERIOD_CLK_AXI_500_G0 +  $PERIOD_latency_CLK_NOC_ISP]
set_false_path -hold -from CLK_NOC_ISP -to CLK_AXI_500_G1
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_NOC_ISP] -to [get_clocks CLK_AXI_500_G1]  [expr $MAX_DELAY_VISION_FACTOR * $PERIOD_CLK_AXI_500_G1 +  $PERIOD_latency_CLK_NOC_ISP]
set_false_path -hold -from CLK_NOC_ISP -to CLK_AXI_500_G2
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_NOC_ISP] -to [get_clocks CLK_AXI_500_G2]  [expr $MAX_DELAY_VISION_FACTOR * $PERIOD_CLK_AXI_500_G2 +  $PERIOD_latency_CLK_NOC_ISP]
set_false_path -hold -from CLK_NOC_ISP -to CLK_AXI_500_G4
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_NOC_ISP] -to [get_clocks CLK_AXI_500_G4]  [expr $MAX_DELAY_VISION_FACTOR * $PERIOD_CLK_AXI_500_G4 +  $PERIOD_latency_CLK_NOC_ISP]
set_false_path -hold -from CLK_NOC_ISP -to CLK_AXI_500_G3
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_NOC_ISP] -to [get_clocks CLK_AXI_500_G3]  [expr $MAX_DELAY_VISION_FACTOR * $PERIOD_CLK_AXI_500_G3 +  $PERIOD_latency_CLK_NOC_ISP]
set_false_path -hold -from CLK_NOC_ISP -to CLK_CFG_150_G2
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_NOC_ISP] -to [get_clocks CLK_CFG_150_G2]  [expr $MAX_DELAY_VISION_FACTOR * $PERIOD_CLK_CFG_150_G2 +  $PERIOD_latency_CLK_NOC_ISP]
set_false_path -hold -from CLK_AXI_500_G0 -to CLK_NOC_CORE
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_AXI_500_G0] -to [get_clocks CLK_NOC_CORE]  [expr $MAX_DELAY_VISION_FACTOR * $PERIOD_CLK_NOC_CORE +  $PERIOD_latency_CLK_AXI_500_G0]
set_false_path -hold -from CLK_AXI_500_G0 -to CLK_NOC_ISP
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_AXI_500_G0] -to [get_clocks CLK_NOC_ISP]  [expr $MAX_DELAY_VISION_FACTOR * $PERIOD_CLK_NOC_ISP +  $PERIOD_latency_CLK_AXI_500_G0]
set_false_path -hold -from CLK_AXI_500_G0 -to CLK_AXI_500_G1
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_AXI_500_G0] -to [get_clocks CLK_AXI_500_G1]  [expr $MAX_DELAY_VISION_FACTOR * $PERIOD_CLK_AXI_500_G1 +  $PERIOD_latency_CLK_AXI_500_G0]
set_false_path -hold -from CLK_AXI_500_G0 -to CLK_AXI_500_G2
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_AXI_500_G0] -to [get_clocks CLK_AXI_500_G2]  [expr $MAX_DELAY_VISION_FACTOR * $PERIOD_CLK_AXI_500_G2 +  $PERIOD_latency_CLK_AXI_500_G0]
set_false_path -hold -from CLK_AXI_500_G0 -to CLK_AXI_500_G4
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_AXI_500_G0] -to [get_clocks CLK_AXI_500_G4]  [expr $MAX_DELAY_VISION_FACTOR * $PERIOD_CLK_AXI_500_G4 +  $PERIOD_latency_CLK_AXI_500_G0]
set_false_path -hold -from CLK_AXI_500_G0 -to CLK_AXI_500_G3
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_AXI_500_G0] -to [get_clocks CLK_AXI_500_G3]  [expr $MAX_DELAY_VISION_FACTOR * $PERIOD_CLK_AXI_500_G3 +  $PERIOD_latency_CLK_AXI_500_G0]
set_false_path -hold -from CLK_AXI_500_G0 -to CLK_CFG_150_G2
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_AXI_500_G0] -to [get_clocks CLK_CFG_150_G2]  [expr $MAX_DELAY_VISION_FACTOR * $PERIOD_CLK_CFG_150_G2 +  $PERIOD_latency_CLK_AXI_500_G0]
set_false_path -hold -from CLK_AXI_500_G1 -to CLK_NOC_CORE
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_AXI_500_G1] -to [get_clocks CLK_NOC_CORE]  [expr $MAX_DELAY_VISION_FACTOR * $PERIOD_CLK_NOC_CORE +  $PERIOD_latency_CLK_AXI_500_G1]
set_false_path -hold -from CLK_AXI_500_G1 -to CLK_NOC_ISP
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_AXI_500_G1] -to [get_clocks CLK_NOC_ISP]  [expr $MAX_DELAY_VISION_FACTOR * $PERIOD_CLK_NOC_ISP +  $PERIOD_latency_CLK_AXI_500_G1]
set_false_path -hold -from CLK_AXI_500_G1 -to CLK_AXI_500_G0
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_AXI_500_G1] -to [get_clocks CLK_AXI_500_G0]  [expr $MAX_DELAY_VISION_FACTOR * $PERIOD_CLK_AXI_500_G0 +  $PERIOD_latency_CLK_AXI_500_G1]
set_false_path -hold -from CLK_AXI_500_G1 -to CLK_AXI_500_G2
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_AXI_500_G1] -to [get_clocks CLK_AXI_500_G2]  [expr $MAX_DELAY_VISION_FACTOR * $PERIOD_CLK_AXI_500_G2 +  $PERIOD_latency_CLK_AXI_500_G1]
set_false_path -hold -from CLK_AXI_500_G1 -to CLK_AXI_500_G4
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_AXI_500_G1] -to [get_clocks CLK_AXI_500_G4]  [expr $MAX_DELAY_VISION_FACTOR * $PERIOD_CLK_AXI_500_G4 +  $PERIOD_latency_CLK_AXI_500_G1]
set_false_path -hold -from CLK_AXI_500_G1 -to CLK_AXI_500_G3
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_AXI_500_G1] -to [get_clocks CLK_AXI_500_G3]  [expr $MAX_DELAY_VISION_FACTOR * $PERIOD_CLK_AXI_500_G3 +  $PERIOD_latency_CLK_AXI_500_G1]
set_false_path -hold -from CLK_AXI_500_G1 -to CLK_CFG_150_G2
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_AXI_500_G1] -to [get_clocks CLK_CFG_150_G2]  [expr $MAX_DELAY_VISION_FACTOR * $PERIOD_CLK_CFG_150_G2 +  $PERIOD_latency_CLK_AXI_500_G1]
set_false_path -hold -from CLK_AXI_500_G2 -to CLK_NOC_CORE
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_AXI_500_G2] -to [get_clocks CLK_NOC_CORE]  [expr $MAX_DELAY_VISION_FACTOR * $PERIOD_CLK_NOC_CORE +  $PERIOD_latency_CLK_AXI_500_G2]
set_false_path -hold -from CLK_AXI_500_G2 -to CLK_NOC_ISP
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_AXI_500_G2] -to [get_clocks CLK_NOC_ISP]  [expr $MAX_DELAY_VISION_FACTOR * $PERIOD_CLK_NOC_ISP +  $PERIOD_latency_CLK_AXI_500_G2]
set_false_path -hold -from CLK_AXI_500_G2 -to CLK_AXI_500_G0
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_AXI_500_G2] -to [get_clocks CLK_AXI_500_G0]  [expr $MAX_DELAY_VISION_FACTOR * $PERIOD_CLK_AXI_500_G0 +  $PERIOD_latency_CLK_AXI_500_G2]
set_false_path -hold -from CLK_AXI_500_G2 -to CLK_AXI_500_G1
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_AXI_500_G2] -to [get_clocks CLK_AXI_500_G1]  [expr $MAX_DELAY_VISION_FACTOR * $PERIOD_CLK_AXI_500_G1 +  $PERIOD_latency_CLK_AXI_500_G2]
set_false_path -hold -from CLK_AXI_500_G2 -to CLK_AXI_500_G4
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_AXI_500_G2] -to [get_clocks CLK_AXI_500_G4]  [expr $MAX_DELAY_VISION_FACTOR * $PERIOD_CLK_AXI_500_G4 +  $PERIOD_latency_CLK_AXI_500_G2]
set_false_path -hold -from CLK_AXI_500_G2 -to CLK_AXI_500_G3
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_AXI_500_G2] -to [get_clocks CLK_AXI_500_G3]  [expr $MAX_DELAY_VISION_FACTOR * $PERIOD_CLK_AXI_500_G3 +  $PERIOD_latency_CLK_AXI_500_G2]
set_false_path -hold -from CLK_AXI_500_G2 -to CLK_CFG_150_G2
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_AXI_500_G2] -to [get_clocks CLK_CFG_150_G2]  [expr $MAX_DELAY_VISION_FACTOR * $PERIOD_CLK_CFG_150_G2 +  $PERIOD_latency_CLK_AXI_500_G2]
set_false_path -hold -from CLK_AXI_500_G4 -to CLK_NOC_CORE
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_AXI_500_G4] -to [get_clocks CLK_NOC_CORE]  [expr $MAX_DELAY_VISION_FACTOR * $PERIOD_CLK_NOC_CORE +  $PERIOD_latency_CLK_AXI_500_G4]
set_false_path -hold -from CLK_AXI_500_G4 -to CLK_NOC_ISP
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_AXI_500_G4] -to [get_clocks CLK_NOC_ISP]  [expr $MAX_DELAY_VISION_FACTOR * $PERIOD_CLK_NOC_ISP +  $PERIOD_latency_CLK_AXI_500_G4]
set_false_path -hold -from CLK_AXI_500_G4 -to CLK_AXI_500_G0
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_AXI_500_G4] -to [get_clocks CLK_AXI_500_G0]  [expr $MAX_DELAY_VISION_FACTOR * $PERIOD_CLK_AXI_500_G0 +  $PERIOD_latency_CLK_AXI_500_G4]
set_false_path -hold -from CLK_AXI_500_G4 -to CLK_AXI_500_G1
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_AXI_500_G4] -to [get_clocks CLK_AXI_500_G1]  [expr $MAX_DELAY_VISION_FACTOR * $PERIOD_CLK_AXI_500_G1 +  $PERIOD_latency_CLK_AXI_500_G4]
set_false_path -hold -from CLK_AXI_500_G4 -to CLK_AXI_500_G2
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_AXI_500_G4] -to [get_clocks CLK_AXI_500_G2]  [expr $MAX_DELAY_VISION_FACTOR * $PERIOD_CLK_AXI_500_G2 +  $PERIOD_latency_CLK_AXI_500_G4]
set_false_path -hold -from CLK_AXI_500_G4 -to CLK_AXI_500_G3
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_AXI_500_G4] -to [get_clocks CLK_AXI_500_G3]  [expr $MAX_DELAY_VISION_FACTOR * $PERIOD_CLK_AXI_500_G3 +  $PERIOD_latency_CLK_AXI_500_G4]
set_false_path -hold -from CLK_AXI_500_G4 -to CLK_CFG_150_G2
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_AXI_500_G4] -to [get_clocks CLK_CFG_150_G2]  [expr $MAX_DELAY_VISION_FACTOR * $PERIOD_CLK_CFG_150_G2 +  $PERIOD_latency_CLK_AXI_500_G4]
set_false_path -hold -from CLK_AXI_500_G3 -to CLK_NOC_CORE
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_AXI_500_G3] -to [get_clocks CLK_NOC_CORE]  [expr $MAX_DELAY_VISION_FACTOR * $PERIOD_CLK_NOC_CORE +  $PERIOD_latency_CLK_AXI_500_G3]
set_false_path -hold -from CLK_AXI_500_G3 -to CLK_NOC_ISP
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_AXI_500_G3] -to [get_clocks CLK_NOC_ISP]  [expr $MAX_DELAY_VISION_FACTOR * $PERIOD_CLK_NOC_ISP +  $PERIOD_latency_CLK_AXI_500_G3]
set_false_path -hold -from CLK_AXI_500_G3 -to CLK_AXI_500_G0
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_AXI_500_G3] -to [get_clocks CLK_AXI_500_G0]  [expr $MAX_DELAY_VISION_FACTOR * $PERIOD_CLK_AXI_500_G0 +  $PERIOD_latency_CLK_AXI_500_G3]
set_false_path -hold -from CLK_AXI_500_G3 -to CLK_AXI_500_G1
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_AXI_500_G3] -to [get_clocks CLK_AXI_500_G1]  [expr $MAX_DELAY_VISION_FACTOR * $PERIOD_CLK_AXI_500_G1 +  $PERIOD_latency_CLK_AXI_500_G3]
set_false_path -hold -from CLK_AXI_500_G3 -to CLK_AXI_500_G2
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_AXI_500_G3] -to [get_clocks CLK_AXI_500_G2]  [expr $MAX_DELAY_VISION_FACTOR * $PERIOD_CLK_AXI_500_G2 +  $PERIOD_latency_CLK_AXI_500_G3]
set_false_path -hold -from CLK_AXI_500_G3 -to CLK_AXI_500_G4
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_AXI_500_G3] -to [get_clocks CLK_AXI_500_G4]  [expr $MAX_DELAY_VISION_FACTOR * $PERIOD_CLK_AXI_500_G4 +  $PERIOD_latency_CLK_AXI_500_G3]
set_false_path -hold -from CLK_AXI_500_G3 -to CLK_CFG_150_G2
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_AXI_500_G3] -to [get_clocks CLK_CFG_150_G2]  [expr $MAX_DELAY_VISION_FACTOR * $PERIOD_CLK_CFG_150_G2 +  $PERIOD_latency_CLK_AXI_500_G3]
set_false_path -hold -from CLK_CFG_150_G2 -to CLK_NOC_CORE
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G2] -to [get_clocks CLK_NOC_CORE]  [expr $MAX_DELAY_VISION_FACTOR * $PERIOD_CLK_NOC_CORE +  $PERIOD_latency_CLK_CFG_150_G2]
set_false_path -hold -from CLK_CFG_150_G2 -to CLK_NOC_ISP
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G2] -to [get_clocks CLK_NOC_ISP]  [expr $MAX_DELAY_VISION_FACTOR * $PERIOD_CLK_NOC_ISP +  $PERIOD_latency_CLK_CFG_150_G2]
set_false_path -hold -from CLK_CFG_150_G2 -to CLK_AXI_500_G0
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G2] -to [get_clocks CLK_AXI_500_G0]  [expr $MAX_DELAY_VISION_FACTOR * $PERIOD_CLK_AXI_500_G0 +  $PERIOD_latency_CLK_CFG_150_G2]
set_false_path -hold -from CLK_CFG_150_G2 -to CLK_AXI_500_G1
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G2] -to [get_clocks CLK_AXI_500_G1]  [expr $MAX_DELAY_VISION_FACTOR * $PERIOD_CLK_AXI_500_G1 +  $PERIOD_latency_CLK_CFG_150_G2]
set_false_path -hold -from CLK_CFG_150_G2 -to CLK_AXI_500_G2
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G2] -to [get_clocks CLK_AXI_500_G2]  [expr $MAX_DELAY_VISION_FACTOR * $PERIOD_CLK_AXI_500_G2 +  $PERIOD_latency_CLK_CFG_150_G2]
set_false_path -hold -from CLK_CFG_150_G2 -to CLK_AXI_500_G4
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G2] -to [get_clocks CLK_AXI_500_G4]  [expr $MAX_DELAY_VISION_FACTOR * $PERIOD_CLK_AXI_500_G4 +  $PERIOD_latency_CLK_CFG_150_G2]
set_false_path -hold -from CLK_CFG_150_G2 -to CLK_AXI_500_G3
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G2] -to [get_clocks CLK_AXI_500_G3]  [expr $MAX_DELAY_VISION_FACTOR * $PERIOD_CLK_AXI_500_G3 +  $PERIOD_latency_CLK_CFG_150_G2]

set_false_path -from [get_clocks CLOCK_HOST]   -to [get_clocks CLOCK_AXI]
set_false_path -from [get_clocks CLOCK_AXI]    -to [get_clocks CLOCK_HOST]
set_false_path -from [get_clocks CLOCK_HOST]   -to [get_clocks CLOCK_CORE]
set_false_path -from [get_clocks CLOCK_CORE]   -to [get_clocks CLOCK_HOST]
set_false_path -from [get_clocks CLOCK_HOST]   -to [get_clocks CLOCK_GS]
set_false_path -from [get_clocks CLOCK_GS]     -to [get_clocks CLOCK_HOST]
set_false_path -from [get_clocks CLOCK_HOST]   -to [get_clocks CLOCK_SHARE]
set_false_path -from [get_clocks CLOCK_SHARE]  -to [get_clocks CLOCK_HOST]
set_false_path -through [get_pins $sub2_inst_hier/RGU_H264_cclk_rstn]
set_false_path -through [get_pins $sub2_inst_hier/RGU_H264_pclk_rstn]
set_false_path -through [get_pins $sub2_inst_hier/reg_h264_ctrl[1]]
set_false_path -through [get_pins $sub2_inst_hier/reg_h264_ctrl[2]]
set_false_path -through [get_pins $sub2_inst_hier/reg_h264_ctrl[3]]
set_false_path -through [get_pins $sub2_inst_hier/reg_h264_ctrl[4]]
set_false_path -through [get_pins $sub2_inst_hier/isp_new_frame]
set_false_path -through [get_pins $sub2_inst_hier/isp_end_of_row]
set_false_path -through [get_pins $sub2_inst_hier/isp_current_buffer]
set_false_path -through [get_pins $sub2_inst_hier/vif_new_frame]
set_false_path -through [get_pins $sub2_inst_hier/vif_end_of_row]
set_false_path -through [get_pins $sub2_inst_hier/vif_current_buffer]
set_case_analysis 0 [get_pins $sub2_inst_hier/reg_h264_ctrl[31] ]
set_case_analysis 1 [get_pins $sub2_inst_hier/reg_h264_ctrl[30] ]
#modify 0->1 by yli 0713
set_case_analysis 1 [get_pins $sub2_inst_hier/reg_h264_ctrl[29] ]
set_case_analysis 0 [get_pins $sub2_inst_hier/reg_h264_ctrl[28] ]
#modify 0->1 by yli 0713
set_case_analysis 1 [get_pins $sub2_inst_hier/reg_h264_ctrl[27] ]
set_case_analysis 0 [get_pins $sub2_inst_hier/reg_h264_ctrl[26] ]
set_case_analysis 0 [get_pins $sub2_inst_hier/reg_h264_ctrl[25] ]
set_case_analysis 0 [get_pins $sub2_inst_hier/reg_h264_ctrl[24] ]
set_case_analysis 0 [get_pins $sub2_inst_hier/reg_h264_ctrl[23] ]
set_case_analysis 0 [get_pins $sub2_inst_hier/reg_h264_ctrl[22] ]
set_case_analysis 0 [get_pins $sub2_inst_hier/reg_h264_ctrl[21] ]
set_case_analysis 0 [get_pins $sub2_inst_hier/reg_h264_ctrl[20] ]
set_case_analysis 0 [get_pins $sub2_inst_hier/reg_h264_ctrl[19] ]
set_case_analysis 0 [get_pins $sub2_inst_hier/reg_h264_ctrl[18] ]
set_case_analysis 0 [get_pins $sub2_inst_hier/reg_h264_ctrl[17] ]
set_case_analysis 0 [get_pins $sub2_inst_hier/reg_h264_ctrl[16] ]
set_case_analysis 1 [get_pins $sub2_inst_hier/reg_h264_ctrl[15] ]
set_case_analysis 1 [get_pins $sub2_inst_hier/reg_h264_ctrl[14] ]
set_case_analysis 1 [get_pins $sub2_inst_hier/reg_h264_ctrl[13] ]
set_case_analysis 1 [get_pins $sub2_inst_hier/reg_h264_ctrl[12] ]
set_case_analysis 1 [get_pins $sub2_inst_hier/reg_h264_ctrl[11] ]
set_case_analysis 1 [get_pins $sub2_inst_hier/reg_h264_ctrl[10] ]
set_case_analysis 1 [get_pins $sub2_inst_hier/reg_h264_ctrl[9]  ]
set_case_analysis 1 [get_pins $sub2_inst_hier/reg_h264_ctrl[8]  ]
set_case_analysis 1 [get_pins $sub2_inst_hier/reg_h264_ctrl[7]  ]
set_case_analysis 1 [get_pins $sub2_inst_hier/reg_h264_ctrl[6]  ]
set_case_analysis 1 [get_pins $sub2_inst_hier/reg_h264_ctrl[5]  ]
set_false_path -through [get_pins $sub2_inst_hier/RGU_JPEG_pclk_rstn]
set_false_path -through [get_pins $sub2_inst_hier/RGU_JPEG_cclk_rstn]
set_false_path -through [get_pins $sub2_inst_hier/reg_jpeg_ctrl[15]]
set_false_path -through [get_pins $sub2_inst_hier/reg_jpeg_ctrl[14]]
set_case_analysis 0 [get_pins $sub2_inst_hier/reg_jpeg_ctrl[13] ]
set_case_analysis 0 [get_pins $sub2_inst_hier/reg_jpeg_ctrl[12] ]
set_case_analysis 0 [get_pins $sub2_inst_hier/reg_jpeg_ctrl[11] ]
set_case_analysis 0 [get_pins $sub2_inst_hier/reg_jpeg_ctrl[10] ]
set_case_analysis 0 [get_pins $sub2_inst_hier/reg_jpeg_ctrl[9]  ]
set_case_analysis 0 [get_pins $sub2_inst_hier/reg_jpeg_ctrl[8]  ]
set_case_analysis 0 [get_pins $sub2_inst_hier/reg_jpeg_ctrl[7]  ]
set_case_analysis 0 [get_pins $sub2_inst_hier/reg_jpeg_ctrl[6]  ]
set_case_analysis 0 [get_pins $sub2_inst_hier/reg_jpeg_ctrl[5]  ]
set_case_analysis 0 [get_pins $sub2_inst_hier/reg_jpeg_ctrl[4]  ]
set_case_analysis 0 [get_pins $sub2_inst_hier/reg_jpeg_ctrl[3]  ]
set_case_analysis 0 [get_pins $sub2_inst_hier/reg_jpeg_ctrl[2]  ]
set_case_analysis 0 [get_pins $sub2_inst_hier/reg_jpeg_ctrl[1]  ]
set_case_analysis 1 [get_pins $sub2_inst_hier/reg_jpeg_ctrl[0]  ]
set_case_analysis 0 [get_pins $sub2_inst_hier/reg_rm_sw_smmu_video*]
set_case_analysis 0 [get_pins $sub2_inst_hier/reg_rme_sw_smmu_video*]
set_case_analysis 0 [get_pins $sub2_inst_hier/reg_ls_sw_smmu_video*]
set_false_path -through [get_pins $sub2_inst_hier/RGU_de_aresetn]
set_false_path -through [get_pins $sub2_inst_hier/RGU_de_hresetn]
set_false_path -through [get_pins $sub2_inst_hier/RGU_de_resetn]
set_case_analysis 0 [get_pins $sub2_inst_hier/reg_disp_eng_ctrl[15] ]
set_case_analysis 0 [get_pins $sub2_inst_hier/reg_disp_eng_ctrl[14] ]
set_case_analysis 0 [get_pins $sub2_inst_hier/reg_disp_eng_ctrl[13] ]
set_case_analysis 0 [get_pins $sub2_inst_hier/reg_disp_eng_ctrl[12] ]
set_case_analysis 0 [get_pins $sub2_inst_hier/reg_disp_eng_ctrl[11] ]
set_case_analysis 0 [get_pins $sub2_inst_hier/reg_disp_eng_ctrl[10] ]
set_case_analysis 0 [get_pins $sub2_inst_hier/reg_disp_eng_ctrl[9] ]
set_case_analysis 0 [get_pins $sub2_inst_hier/reg_disp_eng_ctrl[8] ]
set_case_analysis 0 [get_pins $sub2_inst_hier/reg_disp_eng_ctrl[7] ]
set_case_analysis 0 [get_pins $sub2_inst_hier/reg_disp_eng_ctrl[6] ]
set_case_analysis 0 [get_pins $sub2_inst_hier/reg_disp_eng_ctrl[5] ]
set_case_analysis 0 [get_pins $sub2_inst_hier/reg_disp_eng_ctrl[4] ]
set_case_analysis 0 [get_pins $sub2_inst_hier/reg_disp_eng_ctrl[3] ]
set_case_analysis 0 [get_pins $sub2_inst_hier/reg_disp_eng_ctrl[2] ]
set_case_analysis 1 [get_pins $sub2_inst_hier/reg_disp_eng_ctrl[1] ]
set_case_analysis 1 [get_pins $sub2_inst_hier/reg_disp_eng_ctrl[0] ]
set_disable_timing [get_cells -hier uDE_RF_2P_* -f "is_hierarchical==false"] -from CLKA -to CLKB
set_disable_timing [get_cells -hier uDE_RF_2P_* -f "is_hierarchical==false"] -from CLKB -to CLKA
set_disable_timing [get_cells -hier uH264_RF_2P_* -f "is_hierarchical==false"] -from CLKA -to CLKB
set_disable_timing [get_cells -hier uH264_RF_2P_* -f "is_hierarchical==false"] -from CLKB -to CLKA
set_disable_timing [get_cells -hier uJPEG_RF_2P_* -f "is_hierarchical==false"] -from CLKA -to CLKB
set_disable_timing [get_cells -hier uJPEG_RF_2P_* -f "is_hierarchical==false"] -from CLKB -to CLKA
#added by yli 0825
set_case_analysis 0 [get_pins $sub2_inst_hier/h264_top_inst/u_coda980_msvc/u_mg_bpu/u_bt_mem_spp_dec_mem/uH264_RF_2P_64X64B1/LS]


# ca7
set_case_analysis 0 [get_pins $ca7_inst_hier/a7_subsystem_inst/u_a7_harden_subsystem/u_a7_cgu/*rme]
set_case_analysis 0 [get_pins $ca7_inst_hier/a7_subsystem_inst/u_a7_harden_subsystem/u_a7_cgu/*ls]
set_case_analysis 0 [get_pins $ca7_inst_hier/a7_subsystem_inst/u_a7_harden_subsystem/u_a7_cgu/soft_ds]
set_case_analysis 0 [get_pins $ca7_inst_hier/a7_subsystem_inst/u_a7_harden_subsystem/u_a7_cgu/soft_sd]
# added by yli 0711
set_case_analysis 0 [get_pins $ca7_inst_hier/a7_subsystem_inst/u_a7_harden_subsystem/u_a7_cgu/core*rm*]
set_case_analysis 0 [get_pins $ca7_inst_hier/a7_subsystem_inst/u_a7_harden_subsystem/u_a7_cgu/l2*rm*]

set_dont_touch [get_cells $ca7_inst_hier/a7_subsystem_inst/u_a7_harden_subsystem/u_a7_cgu/u_cpu_pll]
set_dont_touch [get_cells $ca7_inst_hier/a7_subsystem_inst/u_a7_harden_subsystem/u_a7_cgu/u_cortexa7_clk]
set_dont_touch [get_cells $ca7_inst_hier/a7_subsystem_inst/u_a7_harden_subsystem/u_a7_cgu/u_pvt_osc_abs_top]
set_dont_touch [get_cells $ca7_inst_hier/a7_subsystem_inst/u_a7_harden_subsystem/u_a7_cgu/u_a7_cgu_divider_4*]
set_dont_touch [get_cells $ca7_inst_hier/a7_subsystem_inst/u_a7_harden_subsystem/u_a7_cgu/u_a7_cgu_throttle/u_clk_gate]
set_dont_touch_network [get_pins $ca7_inst_hier/A7_TS_SENSOR_VBEO]
set_dont_touch_network [get_pins $ca7_inst_hier/TS_SENSOR_RGND]
set_dont_touch_network [get_pins $ca7_inst_hier/A7_TS_SENSOR_IBEI]
# set false path
set_false_path -from [get_clocks cortexa7_clk] -to [get_clocks CLK_NOC_CORE]
set_false_path -from [get_clocks cortexa7_clk] -to [get_clocks CLK_CFG_150_G6]
set_false_path -from [get_clocks cortexa7_clk] -to [get_clocks CLK_CFG_250]
set_false_path -from [get_clocks cortexa7_clk] -to [get_clocks CLK_20M_TOP]
set_false_path -from [get_clocks cortexa7_clk] -to [get_clocks CLK_NOC_CORE]
set_false_path -from [get_clocks CLK_NOC_CORE] -to [get_clocks cortexa7_clk]
set_false_path -from [get_clocks CLK_NOC_CORE]    -to [get_clocks cortexa7_clk]
set_false_path -from [get_clocks CLK_CFG_150_G6]  -to [get_clocks cortexa7_clk]
set_false_path -from [get_clocks CLK_CFG_250]     -to [get_clocks cortexa7_clk]
set_false_path -from [get_clocks CLK_20M_TOP]     -to [get_clocks cortexa7_clk]
set_false_path -from [get_clocks CLK_CFG_150_G6]  -to [get_clocks a7apb_clk]
set_false_path -from [get_clocks a7apb_clk]         -to [get_clocks cortexa7_clk]
set_false_path -from [get_clocks cortexa7_clk]  -to [get_clocks a7apb_clk]
set_false_path -from [get_clocks a7apb_clk]         -to [get_clocks CLK_CFG_150_G6]
set_false_path -from [get_clocks CLK_NOC_CORE]    -to [get_clocks a7apb_clk_2]
set_false_path -from [get_clocks a7apb_clk_2]     -to [get_clocks CLK_NOC_CORE]
set_false_path -from [get_clocks CLK_20M_TOP]     -to [get_clocks a7apb_clk]
set_false_path -from [get_clocks a7apb_clk]         -to [get_clocks CLK_20M_TOP]

set_false_path -through [get_pins $ca7_inst_hier/TST_PLL_CPU]
set_false_path -through [get_pins $ca7_inst_hier/synced_cs_rstn]
set_false_path -through [get_pins $ca7_inst_hier/apbs_a7_preset_no]
set_false_path -through [get_pins $ca7_inst_hier/RGU_POR_RSTN_A7]
set_false_path -through [get_pins $ca7_inst_hier/RGU_POR_RSTN_IP]
set_false_path -through [get_pins $ca7_inst_hier/RGU_PIN_POR_RSTN]
set_false_path -through [get_pins $ca7_inst_hier/*irq*]
set_false_path -through [get_pins $ca7_inst_hier/a7_subsystem_inst/u_a7_harden_subsystem/*irqs*]
set_false_path -through [get_pins $ca7_inst_hier/a7_cfgsdisable_sec_reg]
set_false_path -through [get_pins $ca7_inst_hier/a7_cp15sdisable_sec_reg]



set_multicycle_path 2 -setup -end -from l2_clk -to cortexa7_clk 
set_multicycle_path 1 -hold  -end -from l2_clk -to cortexa7_clk   



set_multicycle_path 4 -setup -end -through [get_pins $ca7_inst_hier/scan_mode] -through [get_pins $ca7_inst_hier/a7_subsystem_inst/u_a7_harden_subsystem/u_cortexa7_integration/DFTSE]
set_multicycle_path 3 -hold  -end -through [get_pins $ca7_inst_hier/scan_mode] -through [get_pins $ca7_inst_hier/a7_subsystem_inst/u_a7_harden_subsystem/u_cortexa7_integration/DFTSE]
set_multicycle_path 4 -setup -end -through [get_pins $ca7_inst_hier/scan_mode] -through [get_pins $ca7_inst_hier/a7_subsystem_inst/u_a7_harden_subsystem/u_cortexa7_integration/DFTRSTDISABLE]
set_multicycle_path 3 -hold  -end -through [get_pins $ca7_inst_hier/scan_mode] -through [get_pins $ca7_inst_hier/a7_subsystem_inst/u_a7_harden_subsystem/u_cortexa7_integration/DFTRSTDISABLE]
set_multicycle_path 4 -setup -end -through [get_pins $ca7_inst_hier/scan_mode] -through [get_pins $ca7_inst_hier/a7_subsystem_inst/u_a7_harden_subsystem/u_cortexa7_integration/DFTRAMHOLD]
set_multicycle_path 3 -hold  -end -through [get_pins $ca7_inst_hier/scan_mode] -through [get_pins $ca7_inst_hier/a7_subsystem_inst/u_a7_harden_subsystem/u_cortexa7_integration/DFTRAMHOLD]

### comment by yli 0814 
#### ceva
###set endpoints [get_cells -quiet -hier *enable_latch_reg* -filter {@full_name =~ *ta0_ceva*reqpml_ctrl_clk*}]
###if {$endpoints != ""} {
###  set_multicycle_path 2 -setup -start -through ${ceva_inst_hier}/NOC_ceva_inst/sgn0_ceva/pd0_ceva_clk_600_noc/ta0_ceva/ta0_ceva_tataxi0/c_req_pml_p_payload_i* -to $endpoints
###  set_multicycle_path 1 -hold  -start -through ${ceva_inst_hier}/NOC_ceva_inst/sgn0_ceva/pd0_ceva_clk_600_noc/ta0_ceva/ta0_ceva_tataxi0/c_req_pml_p_payload_i* -to $endpoints
###}
#### ta1_ceva FID payload timing exceptions
###set endpoints [get_cells -quiet -hier *enable_latch_reg* -filter {@full_name =~ *ta1_ceva*reqpml_ctrl_clk*}]
###if {$endpoints != ""} {
###  set_multicycle_path 2 -setup -start -through ${ceva_inst_hier}/NOC_ceva_inst/sgn0_ceva/pd0_ceva_clk_600_noc/ta1_ceva/ta1_ceva_tataxi0/c_req_pml_p_payload_i* -to $endpoints
###  set_multicycle_path 1 -hold -start -through ${ceva_inst_hier}/NOC_ceva_inst/sgn0_ceva/pd0_ceva_clk_600_noc/ta1_ceva/ta1_ceva_tataxi0/c_req_pml_p_payload_i* -to $endpoints
###}
#### ta2_ceva FID payload timing exceptions
###set endpoints [get_cells -quiet -hier *enable_latch_reg* -filter {@full_name =~ *ta2_ceva*reqpml_ctrl_clk*}]
###if {$endpoints != ""} {
###  set_multicycle_path 2 -setup -start -through ${ceva_inst_hier}/NOC_ceva_inst/sgn0_ceva/pd0_ceva_clk_600_noc/ta2_ceva/ta2_ceva_tataxi0/c_req_pml_p_payload_i* -to $endpoints
###  set_multicycle_path 1 -hold -start -through ${ceva_inst_hier}/NOC_ceva_inst/sgn0_ceva/pd0_ceva_clk_600_noc/ta2_ceva/ta2_ceva_tataxi0/c_req_pml_p_payload_i* -to $endpoints
###}
#### ta3_ceva FID payload timing exceptions
###set endpoints [get_cells -quiet -hier *enable_latch_reg* -filter {@full_name =~ *ta3_ceva*reqpml_ctrl_clk*}]
###if {$endpoints != ""} {
###  set_multicycle_path 2 -setup -start -through ${ceva_inst_hier}/NOC_ceva_inst/sgn0_ceva/pd0_ceva_clk_150_g1/ta3_ceva/ta3_ceva_tatocp0/c_req_pml_p_payload_i* -to $endpoints
###  set_multicycle_path 1 -hold -start -through ${ceva_inst_hier}/NOC_ceva_inst/sgn0_ceva/pd0_ceva_clk_150_g1/ta3_ceva/ta3_ceva_tatocp0/c_req_pml_p_payload_i* -to $endpoints
###}
#### ta4_ceva FID payload timing exceptions
###set endpoints [get_cells -quiet -hier *enable_latch_reg* -filter {@full_name =~ *ta4_ceva*reqpml_ctrl_clk*}]
###if {$endpoints != ""} {
###  set_multicycle_path 2 -setup -start -through ${ceva_inst_hier}/NOC_ceva_inst/sgn0_ceva/pd0_ceva_clk_600_noc/ta4_ceva/ta4_ceva_tataxi0/c_req_pml_p_payload_i* -to $endpoints
###  set_multicycle_path 1 -hold -start -through ${ceva_inst_hier}/NOC_ceva_inst/sgn0_ceva/pd0_ceva_clk_600_noc/ta4_ceva/ta4_ceva_tataxi0/c_req_pml_p_payload_i* -to $endpoints
###}
# Set a false_path to all synchronizers in the pdc for pmm pmm0
#foreach pdc "pdc_0_0 pdc_1_0 pdc_2_0 pdc_3_0 pdc_4_0 pdc_5_0" {
#foreach pdc "pdc_0_0 pdc_1_0" {
#    set filter ".*${pdc}.*meta_reg_reg"
#    foreach_in_collection metaObj [get_cells -regexp {.*} -hier -filter "@full_name =~ $filter"] {
#        set metaName [get_object $metaObj]
#        puts "setting false path to $metaName"
#        set_false_path -to $metaName/D
#    }
#}
set_false_path -from [get_clocks "CLK_NOC_CORE"] -through [get_pins "${ceva_inst_hier}/NOC_ceva_inst/sys0test_mode_free_i"] -to [get_clocks {CLK_CFG_150_G1}]
set_false_path -from [get_clocks "CLK_CFG_150_G1"] -through [get_pins "${ceva_inst_hier}/NOC_ceva_inst/sys0test_mode_free_i"] -to [get_clocks {CLK_NOC_CORE}]
# SM pd0_ceva_clk_600_noc_sgnsm timing exceptions
foreach_in_collection syncObj [get_cells -hier *reset_synchronizer* -filter {@full_name =~ sirius_sub_ceva_inst/NOC_ceva_inst/sgn0_ceva/pd0_ceva_clk_600_noc/*}] {
    set instName [get_object $syncObj]
    # Don't apply constraint to any SM reset synchronizer endpoints
    # or to itself for bottom up synthesis. Avoid ssx ta_ocpio in same domain.
    if {![string match *sgnsm* $instName] && 
        ![string match *ta_ocpio* $instName] && 
        ($instName != "reset_synchronizer")} {
        set_max_delay -ignore_clock_latency   [expr $PERIOD_CLK_NOC_CORE + $PERIOD_latency_CLK_NOC_CORE] -from ${ceva_inst_hier}/NOC_ceva_inst/sgn0_ceva/pd0_ceva_clk_600_noc/pd0_ceva_clk_600_noc_sgnsm0/reset_synchronizer/reset_sync1_n_reg/CK -to $instName/reset_sync0_n_reg/RD
        set_max_delay -ignore_clock_latency   [expr $PERIOD_CLK_NOC_CORE + $PERIOD_latency_CLK_NOC_CORE] -from ${ceva_inst_hier}/NOC_ceva_inst/sgn0_ceva/pd0_ceva_clk_600_noc/pd0_ceva_clk_600_noc_sgnsm0/reset_synchronizer/reset_sync1_n_reg/CK -to $instName/reset_sync1_n_reg/RD}	
}
foreach_in_collection syncObj [get_cells -hier *reset_synchronizer* -filter {@full_name =~ sirius_sub_ceva_inst/NOC_ceva_inst/sgn0_ceva/pd0_ceva_clk_150_g1/*}] {
    set instName [get_object $syncObj]
    # Don't apply constraint to any SM reset synchronizer endpoints
    # or to itself for bottom up synthesis. Avoid ssx ta_ocpio in same domain.
    if {![string match *sgnsm* $instName] && 
        ![string match *ta_ocpio* $instName] && 
        ($instName != "reset_synchronizer")} {
        set_max_delay -ignore_clock_latency   [expr $PERIOD_CLK_CFG_150_G1 + $PERIOD_latency_CLK_CFG_150_G1] -from ${ceva_inst_hier}/NOC_ceva_inst/sgn0_ceva/pd0_ceva_clk_150_g1/pd0_ceva_clk_150_g1_sgnsm0/reset_synchronizer/reset_sync1_n_reg/CK -to $instName/reset_sync0_n_reg/RD
        set_max_delay -ignore_clock_latency   [expr $PERIOD_CLK_CFG_150_G1 + $PERIOD_latency_CLK_CFG_150_G1] -from ${ceva_inst_hier}/NOC_ceva_inst/sgn0_ceva/pd0_ceva_clk_150_g1/pd0_ceva_clk_150_g1_sgnsm0/reset_synchronizer/reset_sync1_n_reg/CK -to $instName/reset_sync1_n_reg/RD}
}
set_false_path -hold -from CLK_NOC_CORE -to CLK_CFG_150_G1
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_NOC_CORE] -to [get_clocks CLK_CFG_150_G1]  [expr $MAX_DELAY_CEVA_FACTOR * $PERIOD_CLK_CFG_150_G1 +  $PERIOD_latency_CLK_NOC_CORE]
set_false_path -hold -from CLK_CFG_150_G1 -to CLK_NOC_CORE
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G1] -to [get_clocks CLK_NOC_CORE]  [expr $MAX_DELAY_CEVA_FACTOR * $PERIOD_CLK_NOC_CORE +  $PERIOD_latency_CLK_CFG_150_G1]
###################################################
####### Constraints for cevaxm4_subsystem #########
###################################################
#create_clock -period 50   -waveform {0 25}   -name CLK_20M_TOP [get_ports CGU_CLK_20M_TOP]
#create_clock -period 6.66 -waveform {0 3.33} -name CLK_CFG_150_G1    [get_ports CGU_CLK_CFG_CEVA]
#modify 1 ->0 by yli 0711
set_case_analysis 0 [get_pins ${ceva_inst_hier}/otp_function_disable_ceva_0]
set_case_analysis 0 [get_pins ${ceva_inst_hier}/otp_function_disable_ceva_1]
set_case_analysis 0 [get_pins ${ceva_inst_hier}/otp_function_disable_ceva_2]
set_case_analysis 0 [get_pins ${ceva_inst_hier}/otp_function_disable_ceva_3]
set_false_path -through [get_pins ${ceva_inst_hier}/cevaxm4_subsys_inst/dma0_intr_i]
set_false_path -through [get_pins ${ceva_inst_hier}/cevaxm4_subsys_inst/dma1_intr_i]
set_false_path -through [get_pins ${ceva_inst_hier}/cevaxm4_subsys_inst/dma2_intr_i]
set_false_path -through [get_pins ${ceva_inst_hier}/cevaxm4_subsys_inst/dma3_intr_i]
set_false_path -through [get_pins ${ceva_inst_hier}/irq_ceva_core0_intr_o]
set_false_path -through [get_pins ${ceva_inst_hier}/irq_ceva_core1_intr_o]
set_false_path -through [get_pins ${ceva_inst_hier}/irq_ceva_core2_intr_o]
set_false_path -through [get_pins ${ceva_inst_hier}/irq_ceva_core3_intr_o]
set_false_path -through [get_pins ${ceva_inst_hier}/RGU_PIN_POR_RSTN]
set_false_path -through [get_pins ${ceva_inst_hier}/apbs_ceva_preset_no]
set_false_path -through [get_pins ${ceva_inst_hier}/scan_rstn]


### comment by yli 0814
#### ta5_ceva FID payload timing exceptions
###set endpoints [get_cells -quiet -hier *enable_latch_reg* -filter {@full_name =~ *ta5_ceva*reqpml_ctrl_clk*}]
###if {$endpoints != ""} {
###  set_multicycle_path 2 -setup -start -through ${ceva_inst_hier}/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_0/ta5_ceva/ta5_ceva_tataxi0/c_req_pml_p_payload_i* -to $endpoints
###  set_multicycle_path 1 -hold -start -through ${ceva_inst_hier}/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_0/ta5_ceva/ta5_ceva_tataxi0/c_req_pml_p_payload_i* -to $endpoints
###}
#### ta6_ceva FID payload timing exceptions
###set endpoints [get_cells -quiet -hier *enable_latch_reg* -filter {@full_name =~ *ta6_ceva*reqpml_ctrl_clk*}]
###if {$endpoints != ""} {
###  set_multicycle_path 2 -setup -start -through ${ceva_inst_hier}/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_1/ta6_ceva/ta6_ceva_tataxi0/c_req_pml_p_payload_i* -to $endpoints
###  set_multicycle_path 1 -hold -start -through ${ceva_inst_hier}/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_1/ta6_ceva/ta6_ceva_tataxi0/c_req_pml_p_payload_i* -to $endpoints
###}
#### ta7_ceva FID payload timing exceptions
###set endpoints [get_cells -quiet -hier *enable_latch_reg* -filter {@full_name =~ *ta7_ceva*reqpml_ctrl_clk*}]
###if {$endpoints != ""} {
###  set_multicycle_path 2 -setup -start -through ${ceva_inst_hier}/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_2/ta7_ceva/ta7_ceva_tataxi0/c_req_pml_p_payload_i* -to $endpoints
###  set_multicycle_path 1 -hold -start -through ${ceva_inst_hier}/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_2/ta7_ceva/ta7_ceva_tataxi0/c_req_pml_p_payload_i* -to $endpoints
###}
#### ta8_ceva FID payload timing exceptions
###set endpoints [get_cells -quiet -hier *enable_latch_reg* -filter {@full_name =~ *ta8_ceva*reqpml_ctrl_clk*}]
###if {$endpoints != ""} {
###  set_multicycle_path 2 -setup -start -through ${ceva_inst_hier}/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_3/ta8_ceva/ta8_ceva_tataxi0/c_req_pml_p_payload_i* -to $endpoints
###  set_multicycle_path 1 -hold -start -through ${ceva_inst_hier}/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_3/ta8_ceva/ta8_ceva_tataxi0/c_req_pml_p_payload_i* -to $endpoints
###}
# Set a false_path to all synchronizers in the pdc for pmm pmm0
#foreach pdc "pdc_2_0 pdc_3_0 pdc_4_0 pdc_5_0" {
#    set filter ".*${pdc}.*meta_reg_reg"
#    foreach_in_collection metaObj [get_cells -regexp {.*} -hier -filter "@full_name =~ $filter"] {
#        set metaName [get_object $metaObj]
#        puts "setting false path to $metaName"
#        set_false_path -to $metaName/D
#    }
#}
foreach_in_collection syncObj [get_cells -hier *reset_synchronizer* -filter {@full_name =~ sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_0/*}] {
    set instName [get_object $syncObj]
    # Don't apply constraint to any SM reset synchronizer endpoints
    # or to itself for bottom up synthesis. Avoid ssx ta_ocpio in same domain.
    if {![string match *sgnsm* $instName] && 
        ![string match *ta_ocpio* $instName] && 
        ($instName != "reset_synchronizer")} {
        set_max_delay -ignore_clock_latency   [expr $PERIOD_ceva_clk_pll + $PERIOD_latency_ceva_clk_pll] -from ${ceva_inst_hier}/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_0/pd1_ceva_clk_1000_noc_0_sgnsm0/reset_synchronizer/reset_sync1_n_reg/CK -to $instName/reset_sync0_n_reg/RD
        set_max_delay -ignore_clock_latency   [expr $PERIOD_ceva_clk_pll + $PERIOD_latency_ceva_clk_pll] -from ${ceva_inst_hier}/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_0/pd1_ceva_clk_1000_noc_0_sgnsm0/reset_synchronizer/reset_sync1_n_reg/CK -to $instName/reset_sync1_n_reg/RD}
}
foreach_in_collection syncObj [get_cells -hier *reset_synchronizer* -filter {@full_name =~ sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_1/*}] {
    set instName [get_object $syncObj]
    # Don't apply constraint to any SM reset synchronizer endpoints
    # or to itself for bottom up synthesis. Avoid ssx ta_ocpio in same domain.
    if {![string match *sgnsm* $instName] && 
        ![string match *ta_ocpio* $instName] && 
        ($instName != "reset_synchronizer")} {
        set_max_delay -ignore_clock_latency   [expr $PERIOD_ceva_clk_pll + $PERIOD_latency_ceva_clk_pll] -from ${ceva_inst_hier}/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_1/pd1_ceva_clk_1000_noc_1_sgnsm0/reset_synchronizer/reset_sync1_n_reg/CK -to $instName/reset_sync0_n_reg/RD
        set_max_delay -ignore_clock_latency   [expr $PERIOD_ceva_clk_pll + $PERIOD_latency_ceva_clk_pll] -from ${ceva_inst_hier}/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_1/pd1_ceva_clk_1000_noc_1_sgnsm0/reset_synchronizer/reset_sync1_n_reg/CK -to $instName/reset_sync1_n_reg/RD}
}
foreach_in_collection syncObj [get_cells -hier *reset_synchronizer* -filter {@full_name =~ sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_2/*}] {
    set instName [get_object $syncObj]
    # Don't apply constraint to any SM reset synchronizer endpoints
    # or to itself for bottom up synthesis. Avoid ssx ta_ocpio in same domain.
    if {![string match *sgnsm* $instName] && 
        ![string match *ta_ocpio* $instName] && 
        ($instName != "reset_synchronizer")} {
        set_max_delay -ignore_clock_latency   [expr $PERIOD_ceva_clk_pll + $PERIOD_latency_ceva_clk_pll] -from ${ceva_inst_hier}/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_2/pd1_ceva_clk_1000_noc_2_sgnsm0/reset_synchronizer/reset_sync1_n_reg/CK -to $instName/reset_sync0_n_reg/RD
        set_max_delay -ignore_clock_latency   [expr $PERIOD_ceva_clk_pll + $PERIOD_latency_ceva_clk_pll] -from ${ceva_inst_hier}/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_2/pd1_ceva_clk_1000_noc_2_sgnsm0/reset_synchronizer/reset_sync1_n_reg/CK -to $instName/reset_sync1_n_reg/RD}
}
foreach_in_collection syncObj [get_cells -hier *reset_synchronizer* -filter {@full_name =~ sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_3/*}] {
    set instName [get_object $syncObj]
    # Don't apply constraint to any SM reset synchronizer endpoints
    # or to itself for bottom up synthesis. Avoid ssx ta_ocpio in same domain.
    if {![string match *sgnsm* $instName] && 
        ![string match *ta_ocpio* $instName] && 
        ($instName != "reset_synchronizer")} {
        set_max_delay -ignore_clock_latency   [expr $PERIOD_ceva_clk_pll + $PERIOD_latency_ceva_clk_pll] -from ${ceva_inst_hier}/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_3/pd1_ceva_clk_1000_noc_3_sgnsm0/reset_synchronizer/reset_sync1_n_reg/CK -to $instName/reset_sync0_n_reg/RD
        set_max_delay -ignore_clock_latency   [expr $PERIOD_ceva_clk_pll + $PERIOD_latency_ceva_clk_pll] -from ${ceva_inst_hier}/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_3/pd1_ceva_clk_1000_noc_3_sgnsm0/reset_synchronizer/reset_sync1_n_reg/CK -to $instName/reset_sync1_n_reg/RD}
}
set_false_path -from [get_clocks sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/cevaxm4_core0_clk] -through [get_pins sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/sys1_test_mode_free_i] -to [get_clocks {sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/cevaxm4_core1_clk sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/cevaxm4_core2_clk sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/cevaxm4_core3_clk}]
set_false_path -from [get_clocks sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/cevaxm4_core1_clk] -through [get_pins sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/sys1_test_mode_free_i] -to [get_clocks {sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/cevaxm4_core0_clk sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/cevaxm4_core2_clk sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/cevaxm4_core3_clk}]
set_false_path -from [get_clocks sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/cevaxm4_core2_clk] -through [get_pins sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/sys1_test_mode_free_i] -to [get_clocks {sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/cevaxm4_core0_clk sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/cevaxm4_core1_clk sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/cevaxm4_core3_clk}]
set_false_path -from [get_clocks sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/cevaxm4_core3_clk] -through [get_pins sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/sys1_test_mode_free_i] -to [get_clocks {sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/cevaxm4_core0_clk sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/cevaxm4_core1_clk sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/cevaxm4_core2_clk}]
#########################
##### CevaXM4 Core ######
#########################
set_case_analysis 0 [get_pins ${ceva_inst_hier}/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/u_cevaxm4_apb_reg_0/core0_mem_signal_o*]
set_case_analysis 0 [get_pins ${ceva_inst_hier}/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/u_cevaxm4_apb_reg_0/core1_mem_signal_o*]
set_case_analysis 0 [get_pins ${ceva_inst_hier}/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/u_cevaxm4_apb_reg_0/core2_mem_signal_o*]
set_case_analysis 0 [get_pins ${ceva_inst_hier}/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/u_cevaxm4_apb_reg_0/core3_mem_signal_o*]
###################################################
############## Constraints for dmac ###############
###################################################
set_false_path -through [get_pins ${ceva_inst_hier}/RGU_DMAC_CEVA_ahb_rstn]
set_false_path -through [get_pins ${ceva_inst_hier}/RGU_DMAC_CEVA_core_rstn]
set_false_path -from    [get_clocks CLK_CFG_150_G2] -to [get_clocks CLK_DMAC_CORE_CEVA]
set_false_path -from    [get_clocks CLK_DMAC_CORE_CEVA] -to [get_clocks CLK_CFG_150_G2]
set_false_path -from    [get_clocks CLK_NOC_CORE] -to [get_clocks CLK_DMAC_CORE_CEVA]
set_false_path -from    [get_clocks CLK_DMAC_CORE_CEVA] -to [get_clocks CLK_NOC_CORE]
###################################################
############## Constraints for smmu_dsp ###########
###################################################
set_case_analysis 0 [get_pins ${ceva_inst_hier}/reg_ls_sw_smmu_dsp]
set_case_analysis 0 [get_pins ${ceva_inst_hier}/reg_rm_sw_smmu_dsp]
set_case_analysis 0 [get_pins ${ceva_inst_hier}/reg_rme_sw_smmu_dsp]
################################################
############ max delay for NOC #################
################################################
set_false_path -hold -from CLK_NOC_CORE -to ${ceva_inst_hier}/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/cevaxm4_core0_clk
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_NOC_CORE] -to [get_clocks ${ceva_inst_hier}/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/cevaxm4_core0_clk]  [expr $MAX_DELAY_CEVA_FACTOR * $PERIOD_clk_ceva +  $PERIOD_latency_CLK_NOC_CORE]
#set_max_delay -from [get_clocks CLK_NOC_CORE] -to [get_clocks ${ceva_inst_hier}/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/cevaxm4_core0_clk]  [expr $MAX_DELAY_CEVA_FACTOR * $PERIOD_clk_ceva +  $PERIOD_latency_CLK_NOC_CORE]
set_false_path -hold -from ${ceva_inst_hier}/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/cevaxm4_core0_clk -to CLK_NOC_CORE
set_max_delay -ignore_clock_latency   -from [get_clocks ${ceva_inst_hier}/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/cevaxm4_core0_clk] -to [get_clocks CLK_NOC_CORE]  [expr $MAX_DELAY_CEVA_FACTOR * $PERIOD_CLK_NOC_CORE +  $PERIOD_latency_clk_ceva]
#set_max_delay -from [get_clocks ${ceva_inst_hier}/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/cevaxm4_core0_clk] -to [get_clocks CLK_NOC_CORE]  [expr $MAX_DELAY_CEVA_FACTOR * $PERIOD_CLK_NOC_CORE +  $PERIOD_latency_clk_ceva]
set_false_path -hold -from CLK_NOC_CORE -to ${ceva_inst_hier}/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/cevaxm4_core1_clk
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_NOC_CORE] -to [get_clocks ${ceva_inst_hier}/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/cevaxm4_core1_clk]  [expr $MAX_DELAY_CEVA_FACTOR * $PERIOD_clk_ceva +  $PERIOD_latency_CLK_NOC_CORE]
set_false_path -hold -from ${ceva_inst_hier}/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/cevaxm4_core1_clk -to CLK_NOC_CORE
set_max_delay -ignore_clock_latency   -from [get_clocks ${ceva_inst_hier}/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/cevaxm4_core1_clk] -to [get_clocks CLK_NOC_CORE]  [expr $MAX_DELAY_CEVA_FACTOR * $PERIOD_CLK_NOC_CORE +  $PERIOD_latency_clk_ceva]
set_false_path -hold -from CLK_NOC_CORE -to ${ceva_inst_hier}/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/cevaxm4_core2_clk
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_NOC_CORE] -to [get_clocks ${ceva_inst_hier}/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/cevaxm4_core2_clk]  [expr $MAX_DELAY_CEVA_FACTOR * $PERIOD_clk_ceva +  $PERIOD_latency_CLK_NOC_CORE]
set_false_path -hold -from ${ceva_inst_hier}/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/cevaxm4_core2_clk -to CLK_NOC_CORE
set_max_delay -ignore_clock_latency   -from [get_clocks ${ceva_inst_hier}/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/cevaxm4_core2_clk] -to [get_clocks CLK_NOC_CORE]  [expr $MAX_DELAY_CEVA_FACTOR * $PERIOD_CLK_NOC_CORE +  $PERIOD_latency_clk_ceva]
set_false_path -hold -from CLK_NOC_CORE -to ${ceva_inst_hier}/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/cevaxm4_core3_clk
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_NOC_CORE] -to [get_clocks ${ceva_inst_hier}/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/cevaxm4_core3_clk]  [expr $MAX_DELAY_CEVA_FACTOR * $PERIOD_clk_ceva +  $PERIOD_latency_CLK_NOC_CORE]
set_false_path -hold -from ${ceva_inst_hier}/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/cevaxm4_core3_clk -to CLK_NOC_CORE
set_max_delay -ignore_clock_latency   -from [get_clocks ${ceva_inst_hier}/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/cevaxm4_core3_clk] -to [get_clocks CLK_NOC_CORE]  [expr $MAX_DELAY_CEVA_FACTOR * $PERIOD_CLK_NOC_CORE +  $PERIOD_latency_clk_ceva]
set_false_path -hold -from CLK_CFG_150_G1 -to ${ceva_inst_hier}/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/cevaxm4_core0_clk
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G1] -to [get_clocks ${ceva_inst_hier}/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/cevaxm4_core0_clk]  [expr $MAX_DELAY_CEVA_FACTOR * $PERIOD_clk_ceva +  $PERIOD_latency_CLK_CFG_150_G1]
set_false_path -hold -from ${ceva_inst_hier}/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/cevaxm4_core0_clk -to CLK_CFG_150_G1
set_max_delay -ignore_clock_latency   -from [get_clocks ${ceva_inst_hier}/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/cevaxm4_core0_clk] -to [get_clocks CLK_CFG_150_G1]  [expr $MAX_DELAY_CEVA_FACTOR * $PERIOD_CLK_CFG_150_G1 +  $PERIOD_latency_clk_ceva]
set_false_path -hold -from CLK_CFG_150_G1 -to ${ceva_inst_hier}/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/cevaxm4_core1_clk
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G1] -to [get_clocks ${ceva_inst_hier}/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/cevaxm4_core1_clk]  [expr $MAX_DELAY_CEVA_FACTOR * $PERIOD_clk_ceva +  $PERIOD_latency_CLK_CFG_150_G1]
set_false_path -hold -from ${ceva_inst_hier}/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/cevaxm4_core1_clk -to CLK_CFG_150_G1
set_max_delay -ignore_clock_latency   -from [get_clocks ${ceva_inst_hier}/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/cevaxm4_core1_clk] -to [get_clocks CLK_CFG_150_G1]  [expr $MAX_DELAY_CEVA_FACTOR * $PERIOD_CLK_CFG_150_G1 +  $PERIOD_latency_clk_ceva]
set_false_path -hold -from CLK_CFG_150_G1 -to ${ceva_inst_hier}/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/cevaxm4_core2_clk
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G1] -to [get_clocks ${ceva_inst_hier}/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/cevaxm4_core2_clk]  [expr $MAX_DELAY_CEVA_FACTOR * $PERIOD_clk_ceva +  $PERIOD_latency_CLK_CFG_150_G1]
set_false_path -hold -from ${ceva_inst_hier}/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/cevaxm4_core2_clk -to CLK_CFG_150_G1
set_max_delay -ignore_clock_latency   -from [get_clocks ${ceva_inst_hier}/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/cevaxm4_core2_clk] -to [get_clocks CLK_CFG_150_G1]  [expr $MAX_DELAY_CEVA_FACTOR * $PERIOD_CLK_CFG_150_G1 +  $PERIOD_latency_clk_ceva]
set_false_path -hold -from CLK_CFG_150_G1 -to ${ceva_inst_hier}/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/cevaxm4_core3_clk
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G1] -to [get_clocks ${ceva_inst_hier}/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/cevaxm4_core3_clk]  [expr $MAX_DELAY_CEVA_FACTOR * $PERIOD_clk_ceva +  $PERIOD_latency_CLK_CFG_150_G1]
set_false_path -hold -from ${ceva_inst_hier}/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/cevaxm4_core3_clk -to CLK_CFG_150_G1
set_max_delay -ignore_clock_latency   -from [get_clocks ${ceva_inst_hier}/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/cevaxm4_core3_clk] -to [get_clocks CLK_CFG_150_G1]  [expr $MAX_DELAY_CEVA_FACTOR * $PERIOD_CLK_CFG_150_G1 +  $PERIOD_latency_clk_ceva]

# ddr
set ddr_ports ""
set ddr_pads [get_cells -hier * -filter "@ref_name =~ DWC_*_PDIFF*_*"]
set ddr_pddrio_pads [get_cells -hier * -filter "@ref_name =~ DWC_*_PDDRIO_*"]
set ddr_pdiff_pads [get_cells -hier * -filter "@ref_name =~ DWC_*_PDIFF_*"]
set ddr_pads_all [add_to_collection $ddr_pddrio_pads $ddr_pdiff_pads]
foreach_in_collection ddr_pad $ddr_pads_all {
  set pad_pin [get_pins -of_object $ddr_pad -filter "@pin_direction==inout"]
  #set pad_port [all_fanout -flat -from $pad_pin -endpoints_only]
  set pad_port [get_ports -of [get_net -of $pad_pin -seg -top]]
  append_to_collection ddr_ports $pad_port
}
set non_ddr_ports [remove_from_collection [all_inputs] "$ddr_ports V* ato pll_vdd*"]
#set_driving_cell -library [get_libs dwc_d4mv_io_ddr4_40_60_wcg_*] -lib_cell DWC_D4MV_PDDRIO_NS $ddr_ports
set_driving_cell -library dwc_d4mv_io_ddr4_40_60_* -lib_cell DWC_D4MV_PDDRIO_NS $ddr_ports
# comment non-ddr IO constraints by yli 0718
#set_driving_cell -library ts28nchslogl35hdl140f_ssgwc0p81vn40c -lib_cell SEP_FDPQ_2 $non_ddr_ports
set_false_path -through [get_pins ${ddr_inst_hier}/ddrc_rstn]
set_false_path -through [get_pins ${ddr_inst_hier}/aresetn]
set_false_path -through [get_pins ${ddr_inst_hier}/scan_resetn]
set_false_path -through [get_pins ${ddr_inst_hier}/presetn]
set_false_path -through [get_pins ${ddr_inst_hier}/phy_rst_n]
set_false_path -through [get_pins ${ddr_inst_hier}/trst_n]
#comment by yli 0814
#### added by yli 0711
###set dx_lib_name DWC_DDRPHYDATX8_wcg_0p81V_m40C_Cmax
###set ac_lib_name DWC_DDRPHYAC_wcg_0p81V_m40C_Cmax
###set macro_clk_pin ctl_clk
###set dx_rd_pins [get_lib_pins $dx_lib_name/*/phy_q*]
###set ac_rd_pins [get_lib_pins $ac_lib_name/*/phy_ac*]
###set ac_rd_pins2 [get_lib_pins $ac_lib_name/*/phy_qvld]
#### adding less intiutive CTL_RD_CLK paths for DX
###set dx_rd_pins3 [get_lib_pins $dx_lib_name/*/ctl_get_rdata*]
###append_to_collection dx_rd_pins3 [get_lib_pins $dx_lib_name/*/static_rd_resp]
###append_to_collection dx_rd_pins3 [get_lib_pins $dx_lib_name/*/rdfifo_rst_n]
###
#### adding less intiutive CTL_RD_CLK paths for AC
###set ac_rd_pins3 [get_lib_pins $ac_lib_name/*/ctl_get_rdata]
###append_to_collection ac_rd_pins3 [get_lib_pins $ac_lib_name/*/static_rd_resp]
###append_to_collection ac_rd_pins3 [get_lib_pins $ac_lib_name/*/rdfifo_rst_n]
###
###foreach_in_collection pin $dx_rd_pins {
###  set pin_name [get_object_name $pin ]
###  echo $pin_name
###  set new_pin [file tail $pin_name]
###  set_disable_timing -from $macro_clk_pin -to $new_pin [get_lib_cell $dx_lib_name/*]
###}
###
###foreach_in_collection pin $ac_rd_pins {
###  set pin_name [get_object_name $pin ]
###  echo $pin_name
###  set new_pin [file tail $pin_name]
###  set_disable_timing -from $macro_clk_pin -to $new_pin [get_lib_cell $ac_lib_name/*]
###}
###
###foreach_in_collection pin $ac_rd_pins2 {
###  set pin_name [get_object_name $pin ]
###  echo $pin_name
###  set new_pin [file tail $pin_name]
###  set_disable_timing -from $macro_clk_pin -to $new_pin [get_lib_cell $ac_lib_name/*]
###}
###
###foreach_in_collection pin $dx_rd_pins3 {
###  set pin_name [get_object_name $pin ]
###  echo $pin_name
###  set new_pin [file tail $pin_name]
###  set_disable_timing -from $macro_clk_pin -to $new_pin [get_lib_cell $dx_lib_name/*]
###} 
###
###foreach_in_collection pin $ac_rd_pins3 {
###  set pin_name [get_object_name $pin ]
###  echo $pin_name
###  set new_pin [file tail $pin_name]
###  set_disable_timing -from $macro_clk_pin -to $new_pin [get_lib_cell $ac_lib_name/*]
###}

#added by yli 0814
set dx_lib_name DWC_DDRPHYDATX8_*
set ac_lib_name DWC_DDRPHYAC_*
set macro_clk_pin ctl_clk
set dx_rd_pins [get_lib_pins $dx_lib_name*/*/phy_q*]
set ac_rd_pins [get_lib_pins $ac_lib_name*/*/phy_ac*]
set ac_rd_pins2 [get_lib_pins $ac_lib_name*/*/phy_qvld]
# adding less intiutive CTL_RD_CLK paths for DX
set dx_rd_pins3 [get_lib_pins $dx_lib_name*/*/ctl_get_rdata*]
append_to_collection dx_rd_pins3 [get_lib_pins $dx_lib_name*/*/static_rd_resp]
append_to_collection dx_rd_pins3 [get_lib_pins $dx_lib_name*/*/rdfifo_rst_n]

# adding less intiutive CTL_RD_CLK paths for AC
set ac_rd_pins3 [get_lib_pins $ac_lib_name*/*/ctl_get_rdata]
append_to_collection ac_rd_pins3 [get_lib_pins $ac_lib_name*/*/static_rd_resp]
append_to_collection ac_rd_pins3 [get_lib_pins $ac_lib_name*/*/rdfifo_rst_n]

foreach_in_collection pin $dx_rd_pins {
  set pin_name [get_object_name $pin ]
  echo $pin_name
  set new_pin [file tail $pin_name]
  set_disable_timing -from $macro_clk_pin -to $new_pin [get_lib_cell $dx_lib_name*/*]
}

foreach_in_collection pin $ac_rd_pins {
  set pin_name [get_object_name $pin ]
  echo $pin_name
  set new_pin [file tail $pin_name]
  set_disable_timing -from $macro_clk_pin -to $new_pin [get_lib_cell $ac_lib_name*/*]
}

foreach_in_collection pin $ac_rd_pins2 {
  set pin_name [get_object_name $pin ]
  echo $pin_name
  set new_pin [file tail $pin_name]
  set_disable_timing -from $macro_clk_pin -to $new_pin [get_lib_cell $ac_lib_name*/*]
}

foreach_in_collection pin $dx_rd_pins3 {
  set pin_name [get_object_name $pin ]
  echo $pin_name
  set new_pin [file tail $pin_name]
  set_disable_timing -from $macro_clk_pin -to $new_pin [get_lib_cell $dx_lib_name*/*]
} 

foreach_in_collection pin $ac_rd_pins3 {
  set pin_name [get_object_name $pin ]
  echo $pin_name
  set new_pin [file tail $pin_name]
  set_disable_timing -from $macro_clk_pin -to $new_pin [get_lib_cell $ac_lib_name*/*]
}

# added by pchen



# commented by yli due to these pins tied constant logic 0706
#set_max_delay -ignore_clock_latency   -from [get_pins ${ddr_inst_hier}/arvalid_0] -to [get_pins ${ddr_inst_hier}/cactive_0] 2.244
#set_max_delay -ignore_clock_latency   -from [get_pins ${ddr_inst_hier}/awvalid_0] -to [get_pins ${ddr_inst_hier}/cactive_0] 2.244
#set_max_delay -ignore_clock_latency   -from [get_pins ${ddr_inst_hier}/wvalid_0]  -to [get_pins ${ddr_inst_hier}/cactive_0] 2.244
#set_max_delay -ignore_clock_latency   -from [get_pins ${ddr_inst_hier}/arvalid_1] -to [get_pins ${ddr_inst_hier}/cactive_1] 2.244
#set_max_delay -ignore_clock_latency   -from [get_pins ${ddr_inst_hier}/awvalid_1] -to [get_pins ${ddr_inst_hier}/cactive_1] 2.244
#set_max_delay -ignore_clock_latency   -from [get_pins ${ddr_inst_hier}/wvalid_1]  -to [get_pins ${ddr_inst_hier}/cactive_1] 2.244
#set_max_delay -ignore_clock_latency   -from [get_pins ${ddr_inst_hier}/arvalid_2] -to [get_pins ${ddr_inst_hier}/cactive_2] 2.244
#set_max_delay -ignore_clock_latency   -from [get_pins ${ddr_inst_hier}/awvalid_2] -to [get_pins ${ddr_inst_hier}/cactive_2] 2.244
#set_max_delay -ignore_clock_latency   -from [get_pins ${ddr_inst_hier}/wvalid_2]  -to [get_pins ${ddr_inst_hier}/cactive_2] 2.244
#set_max_delay -ignore_clock_latency   -from [get_pins ${ddr_inst_hier}/arvalid_3] -to [get_pins ${ddr_inst_hier}/cactive_3] 2.244
#set_max_delay -ignore_clock_latency   -from [get_pins ${ddr_inst_hier}/awvalid_3] -to [get_pins ${ddr_inst_hier}/cactive_3] 2.244
#set_max_delay -ignore_clock_latency   -from [get_pins ${ddr_inst_hier}/wvalid_3]  -to [get_pins ${ddr_inst_hier}/cactive_3] 2.244
#set_max_delay -ignore_clock_latency   -from [get_pins ${ddr_inst_hier}/arvalid_4] -to [get_pins ${ddr_inst_hier}/cactive_4] 2.244
#set_max_delay -ignore_clock_latency   -from [get_pins ${ddr_inst_hier}/awvalid_4] -to [get_pins ${ddr_inst_hier}/cactive_4] 2.244
#set_max_delay -ignore_clock_latency   -from [get_pins ${ddr_inst_hier}/wvalid_4]  -to [get_pins ${ddr_inst_hier}/cactive_4] 2.244
#set_max_delay -ignore_clock_latency   -from [get_pins ${ddr_inst_hier}/arvalid_5] -to [get_pins ${ddr_inst_hier}/cactive_5] 2.244
#set_max_delay -ignore_clock_latency   -from [get_pins ${ddr_inst_hier}/awvalid_5] -to [get_pins ${ddr_inst_hier}/cactive_5] 2.244
#set_max_delay -ignore_clock_latency   -from [get_pins ${ddr_inst_hier}/wvalid_5]  -to [get_pins ${ddr_inst_hier}/cactive_5] 2.244
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G4]     -to [get_clocks ddr_pll_clk]        [expr $PERIOD_latency_CLK_CFG_150_G4 + 2.8]
set_max_delay -ignore_clock_latency   -from [get_clocks ddr_pll_clk]        -to [get_clocks CLK_CFG_150_G4]     [expr $ddr_pll_clk_latency + 9.9]
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_NOC_CORE]       -to [get_clocks ddr_pll_clk]        [expr $PERIOD_latency_CLK_NOC_CORE + 2.8]
set_max_delay -ignore_clock_latency   -from [get_clocks ddr_pll_clk]        -to [get_clocks CLK_NOC_CORE]       [expr $ddr_pll_clk_latency + 3]
set_max_delay -ignore_clock_latency   -from [get_clocks CLK_CFG_150_G4]     -to [get_clocks TEST_CLK_JTAG_100M] [expr $PERIOD_latency_CLK_CFG_150_G4 + 15]
set_max_delay -ignore_clock_latency   -from [get_clocks TEST_CLK_JTAG_100M] -to [get_clocks CLK_CFG_150_G4]     [expr $PERIOD_latency_TEST_CLK_JTAG_100M + 9.9]
set_false_path -hold -from [get_clocks CLK_CFG_150_G4]     -to [get_clocks ddr_pll_clk]        
set_false_path -hold -from [get_clocks ddr_pll_clk]        -to [get_clocks CLK_CFG_150_G4]     
set_false_path -hold -from [get_clocks CLK_NOC_CORE]       -to [get_clocks ddr_pll_clk]        
set_false_path -hold -from [get_clocks ddr_pll_clk]        -to [get_clocks CLK_NOC_CORE]       
set_false_path -hold -from [get_clocks CLK_CFG_150_G4]     -to [get_clocks TEST_CLK_JTAG_100M] 
set_false_path -hold -from [get_clocks TEST_CLK_JTAG_100M] -to [get_clocks CLK_CFG_150_G4]     
set_case_analysis 0 [get_pins " ${ddr_inst_hier}/u_DDRPHY_top/atpg_mode \
                                ${ddr_inst_hier}/u_DDRPHY_top/ac_atpg_lu_ctrl[*] \
                                ${ddr_inst_hier}/u_DDRPHY_top/dx_atpg_lu_ctrl[*] \
                              "]
set_case_analysis 0 [get_pins ${ddr_inst_hier}/u_DDRPHY_top/*atpg_se*]
set_false_path   -through [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/*_top/*_io/*pad_zq*/PD] -through [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_ddrphy_pub/u_DWC_ddrphy_init/u_DWC_ddrphy_init_phy/u_DWC_ddrphy_init_zctl/zcomp*]
set_multicycle_path -start -setup 2 -through [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/dx_rst_n]
set_multicycle_path -start -setup 2 -through [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/ac_rst_n]
set_multicycle_path -start -hold  1 -through [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/dx_rst_n] 
set_multicycle_path -start -hold  1 -through [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/ac_rst_n] 
set_multicycle_path -start -setup 2 -through [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_ddrphy_pub/ac_set] -through [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/u_DWC_DDRPHYAC_top/u_DWC_DDRPHYAC/ac_do_set[*]]
set_multicycle_path -start -hold  1 -through [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_ddrphy_pub/ac_set] -through [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/u_DWC_DDRPHYAC_top/u_DWC_DDRPHYAC/ac_do_set[*]]
# ac_pads
set_false_path -to [get_pins " \
                      ${ddr_inst_hier}/ram_rst_n \
                      ${ddr_inst_hier}/ck \
                      ${ddr_inst_hier}/ck_n \
                      ${ddr_inst_hier}/cke[*] \
                      ${ddr_inst_hier}/cs_n[*] \
                      ${ddr_inst_hier}/a[*] \
                      ${ddr_inst_hier}/act_n \
                      ${ddr_inst_hier}/odt[*] \
                      ${ddr_inst_hier}/ba[*] \
                      ${ddr_inst_hier}/bg[*] \
                      ${ddr_inst_hier}/parity \
                      ${ddr_inst_hier}/alert_n \
                     "]
# dx_pads
set_false_path -to [get_pins " \
                      ${ddr_inst_hier}/dqs[*] \
                      ${ddr_inst_hier}/dqs_n[*] \
                      ${ddr_inst_hier}/dq[*] \
                      ${ddr_inst_hier}/dm[*] \
                     "]
# ac_to_io
set_false_path -through [get_pins " \
                          ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/u_DWC_DDRPHYAC_top/u_DWC_DDRPHYAC/ck_do[*] \
                          ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/u_DWC_DDRPHYAC_top/u_DWC_DDRPHYAC/ck_n_do[*] \
                          ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/u_DWC_DDRPHYAC_top/u_DWC_DDRPHYAC/ac_do[*] \
                          ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/u_DWC_DDRPHYAC_top/u_DWC_DDRPHYAC/ck_oe[*] \
                          ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/u_DWC_DDRPHYAC_top/u_DWC_DDRPHYAC/ck_n_oe[*] \
                          ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/u_DWC_DDRPHYAC_top/u_DWC_DDRPHYAC/ac_oe[*] \
                          ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/u_DWC_DDRPHYAC_top/u_DWC_DDRPHYAC/ck_do_e[*] \
                          ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/u_DWC_DDRPHYAC_top/u_DWC_DDRPHYAC/ck_n_do_e[*] \
                          ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/u_DWC_DDRPHYAC_top/u_DWC_DDRPHYAC/ac_do_e[*] \
                          ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/u_DWC_DDRPHYAC_top/u_DWC_DDRPHYAC/ck_oe_e[*] \
                          ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/u_DWC_DDRPHYAC_top/u_DWC_DDRPHYAC/ck_n_oe_e[*] \
                          ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/u_DWC_DDRPHYAC_top/u_DWC_DDRPHYAC/ac_oe_e[*] \
                         "]
# io_to_ac
set_false_path -through [get_pins " \
                             ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/*_top/*_io/io_ck*pad_ck/DI \
                             ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/*_top/*_io/io_ck*pad_ck_n/DI \
                             ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/*_top/*_io/io_cke*pad_cke/DI \
                             ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/*_top/*_io/io_a*pad_a/DI \
                             ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/*_top/*_io/io_cmd*pad_act_n/DI \
                             ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/*_top/*_io/io_cs_n*pad_cs_n/DI \
                             ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/*_top/*_io/io_ba*pad_ba/DI \
                             ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/*_top/*_io/io_bg*pad_bg/DI \
                             ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/*_top/*_io/io_odt*pad_odt/DI \
                            "]
# dx_to_io
set_false_path -through [get_pins " \
                          ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/dx*DWC_DDRPHYDATX8_top/dx*u_DWC_DDRPHYDATX8/ds \
                          ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/dx*DWC_DDRPHYDATX8_top/dx*u_DWC_DDRPHYDATX8/ds_n \
                          ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/dx*DWC_DDRPHYDATX8_top/dx*u_DWC_DDRPHYDATX8/d[*] \
                          ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/dx*DWC_DDRPHYDATX8_top/dx*u_DWC_DDRPHYDATX8/ds_gate \
                          ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/dx*DWC_DDRPHYDATX8_top/dx*u_DWC_DDRPHYDATX8/ds_oe \
                          ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/dx*DWC_DDRPHYDATX8_top/dx*u_DWC_DDRPHYDATX8/ds_n_oe \
                          ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/dx*DWC_DDRPHYDATX8_top/dx*u_DWC_DDRPHYDATX8/d_oe[*] \
                          ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/dx*DWC_DDRPHYDATX8_top/dx*u_DWC_DDRPHYDATX8/qs_te \
                          ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/dx*DWC_DDRPHYDATX8_top/dx*u_DWC_DDRPHYDATX8/qs_n_te \
                          ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/dx*DWC_DDRPHYDATX8_top/dx*u_DWC_DDRPHYDATX8/q_te[*] \
                          ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/dx*DWC_DDRPHYDATX8_top/dx*u_DWC_DDRPHYDATX8/qs_pdr \
                          ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/dx*DWC_DDRPHYDATX8_top/dx*u_DWC_DDRPHYDATX8/qs_n_pdr \
                          ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/dx*DWC_DDRPHYDATX8_top/dx*u_DWC_DDRPHYDATX8/q_pdr[*] \
                          ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/dx*DWC_DDRPHYDATX8_top/dx*u_DWC_DDRPHYDATX8/ds_e \
                          ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/dx*DWC_DDRPHYDATX8_top/dx*u_DWC_DDRPHYDATX8/ds_n_e \
                          ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/dx*DWC_DDRPHYDATX8_top/dx*u_DWC_DDRPHYDATX8/d_e[*] \
                          ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/dx*DWC_DDRPHYDATX8_top/dx*u_DWC_DDRPHYDATX8/ds_gate_e \
                          ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/dx*DWC_DDRPHYDATX8_top/dx*u_DWC_DDRPHYDATX8/ds_oe_e \
                          ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/dx*DWC_DDRPHYDATX8_top/dx*u_DWC_DDRPHYDATX8/ds_n_oe_e \
                          ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/dx*DWC_DDRPHYDATX8_top/dx*u_DWC_DDRPHYDATX8/d_oe_e[*] \
                          ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/dx*DWC_DDRPHYDATX8_top/dx*u_DWC_DDRPHYDATX8/qs_te_e \
                          ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/dx*DWC_DDRPHYDATX8_top/dx*u_DWC_DDRPHYDATX8/qs_n_te_e \
                          ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/dx*DWC_DDRPHYDATX8_top/dx*u_DWC_DDRPHYDATX8/q_te_e[*] \
                          ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/dx*DWC_DDRPHYDATX8_top/dx*u_DWC_DDRPHYDATX8/qs_pdr_e \
                          ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/dx*DWC_DDRPHYDATX8_top/dx*u_DWC_DDRPHYDATX8/qs_n_pdr_e \
                          ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/dx*DWC_DDRPHYDATX8_top/dx*u_DWC_DDRPHYDATX8/q_pdr_e[*] \
                         "]
# io_to_dx
set_false_path -through [get_pins " ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/*_top/*_io/io_dx*pad_dq*/DI ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/*_top/*_io/io_dx*pad_dm/DI"]
# io_to_dx
set_max_delay -ignore_clock_latency         25 -through  [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/zq_pwrdn*]

#modify 25 -> 20, 26 -> 21 by yli 0711
set_multicycle_path 20 -hold  -through [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/zq_pwrdn*]
set_multicycle_path 21 -setup -through [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/zq_pwrdn*]
set_multicycle_path 20 -hold -through [get_pins " \
                                         ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/zq_off* \
                                         ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/zprog* \
                                         ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/zcal* \
                                         ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/zctrl_zq* \
                                         ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/zcomp* \
                                        "]
set_multicycle_path 21 -setup -through [get_pins " \
                                          ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/zq_off* \
                                          ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/zprog* \
                                          ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/zcal* \
                                          ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/zctrl_zq* \
                                          ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/zcomp* \
                                         "]
set_max_delay -ignore_clock_latency   7.48 -to [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/dx*DWC_DDRPHYDATX8_top/dx*u_DWC_DDRPHYDATX8/*pdr_mode*]
set_max_delay -ignore_clock_latency   7.48 -to [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/dx*DWC_DDRPHYDATX8_top/dx*u_DWC_DDRPHYDATX8/*te_mode*]
set_max_delay -ignore_clock_latency   7.48 -to [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/dx*DWC_DDRPHYDATX8_top/dx*u_DWC_DDRPHYDATX8/*phy_mode*]
set_max_delay -ignore_clock_latency   7.48 -to [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/u_DWC_DDRPHYAC_top/u_DWC_DDRPHYAC/*phy_mode*]
set_max_delay -ignore_clock_latency   7.48 -to [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/dx*DWC_DDRPHYDATX8_top/dx*u_DWC_DDRPHYDATX8/*_oe_mode*]
set_max_delay -ignore_clock_latency   7.48 -to [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/u_DWC_DDRPHYAC_top/u_DWC_DDRPHYAC/*_oe_mode*]
set_max_delay -ignore_clock_latency   7.48 -through [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/ck_bdl_dly*]
set_max_delay -ignore_clock_latency   7.48 -through [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/cke_bdl_dly*]
set_max_delay -ignore_clock_latency   7.48 -through [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/odt_bdl_dly*]
set_max_delay -ignore_clock_latency   7.48 -through [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/cs_n_bdl_dly*]
set_max_delay -ignore_clock_latency   7.48 -through [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/act_n_bdl_dly*]
set_max_delay -ignore_clock_latency   7.48 -through [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/bg_bdl_dly*]
set_max_delay -ignore_clock_latency   7.48 -through [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/ba_bdl_dly*]
set_max_delay -ignore_clock_latency   7.48 -through [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/a_bdl_dly*]
set_max_delay -ignore_clock_latency   7.48 -through [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/parity_bdl_dly*]
set_max_delay -ignore_clock_latency   7.48 -through [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/ac_mdl_lcdl_dly*]
set_max_delay -ignore_clock_latency   7.48 -through [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/ac_cal_mode]
set_max_delay -ignore_clock_latency   7.48 -through [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/ac_cal_clk_en*]
set_max_delay -ignore_clock_latency   7.48 -through [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/ac_cal_en*]
set_max_delay -ignore_clock_latency   7.48 -through [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/dx_wdq_bdl_dly*]
set_max_delay -ignore_clock_latency   7.48 -through [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/dx_rdq_bdl_dly*]
set_max_delay -ignore_clock_latency   7.48 -through [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/dx_dm_bdl_dly*]
set_max_delay -ignore_clock_latency   7.48 -through [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/dx_qm_bdl_dly*]
set_max_delay -ignore_clock_latency   7.48 -through [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/dx_wdqs_bdl_dly*]
set_max_delay -ignore_clock_latency   7.48 -through [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/dx_rdqs_bdl_dly*]
set_max_delay -ignore_clock_latency   7.48 -through [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/dx_rdqsn_bdl_dly*]
set_max_delay -ignore_clock_latency   7.48 -through [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/dx_pdr_bdl_dly*]
set_max_delay -ignore_clock_latency   7.48 -through [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/dx_te_bdl_dly*]
set_max_delay -ignore_clock_latency   7.48 -through [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/dx_oe_bdl_dly*]
set_max_delay -ignore_clock_latency   7.48 -through [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/dx_mdl_lcdl_dly*]
set_max_delay -ignore_clock_latency   7.48 -through [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/dx_gsdqs_lcdl_dly*]
set_max_delay -ignore_clock_latency   7.48 -through [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/qs_n_cnt_en]
set_max_delay -ignore_clock_latency   7.48 -through [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/dx_static_rd_resp]
set_max_delay -ignore_clock_latency   7.48 -through [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/ac_static_rd_resp]


#comment by yli 0814
#set_max_delay -ignore_clock_latency   7.48 -through [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/dx_cal_mode*]
#set_max_delay -ignore_clock_latency   7.48 -through [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/dx_cal_clk_en*]
#set_max_delay -ignore_clock_latency   7.48 -through [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/dx_cal_en*]
#set_max_delay -ignore_clock_latency   7.48 -through [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/*_cal_en_out*]
#set_max_delay -ignore_clock_latency   7.48 -through [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/*_cal_out*]
#set_max_delay -ignore_clock_latency   7.48 -through [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/dx*DWC_DDRPHYDATX8_top/dx*u_DWC_DDRPHYDATX8/*dto*]
#set_max_delay -ignore_clock_latency   7.48 -through [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/u_DWC_DDRPHYAC_top/u_DWC_DDRPHYAC/*dto*]
# added by yli 0814
set_max_delay -ignore_clock_latency  7.48 -from [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/u_DWC_DDRPHYAC_top/u_DWC_DDRPHYAC/cal_en_out[*]]
set_max_delay -ignore_clock_latency  7.48 -from [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/dx*DWC_DDRPHYDATX8_top/dx*u_DWC_DDRPHYDATX8/cal_en_out[*]]
set_max_delay -ignore_clock_latency  7.48 -from [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/dx*DWC_DDRPHYDATX8_top/dx*u_DWC_DDRPHYDATX8/*dto*]
set_max_delay -ignore_clock_latency  7.48 -from [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/u_DWC_DDRPHYAC_top/u_DWC_DDRPHYAC/*dto*]

set_max_delay -ignore_clock_latency   7.48 -through [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/dl_osc_mode]
set_max_delay -ignore_clock_latency   7.48 -through [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/dl_osc_en]
set_max_delay -ignore_clock_latency   7.48 -through [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/dl_osc_div*]
set_max_delay -ignore_clock_latency   7.48 -through [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/dl_osc_wlsel*]
set_max_delay -ignore_clock_latency   7.48 -through [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/dl_osc_wdqsel*]
set_max_delay -ignore_clock_latency   7.48 -through [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/dl_osc_acsel*]
set_max_delay -ignore_clock_latency   7.48 -through [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/ctl_dx_clk_gate*]
set_max_delay -ignore_clock_latency   7.48 -through [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/ctl_dx_rd_clk_gate*]
set_max_delay -ignore_clock_latency   7.48 -through [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/ctl_dx_ddr_clk_gate*]
set_max_delay -ignore_clock_latency   7.48 -through [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/ctl_ac_clk_gate*]
set_max_delay -ignore_clock_latency   7.48 -through [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/ctl_ac_rd_clk_gate*]
set_max_delay -ignore_clock_latency   7.48 -through [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/ctl_ac_ddr_clk_gate*]
set_max_delay -ignore_clock_latency   25 -through [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/*_top/*_io/*pad*/IOM]
set_max_delay -ignore_clock_latency   25 -through [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/*_top/*_io/*pad*/LB]
set_max_delay -ignore_clock_latency   25 -through [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/*_top/*_io/*pad*/SR]
set_max_delay -ignore_clock_latency   7.48 -through [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/*vref*sel[*]]
set_max_delay -ignore_clock_latency   7.48 -through [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/*vref*en*]
set_max_delay -ignore_clock_latency   7.48 -through [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/*vref*rnk*]
set_max_delay -ignore_clock_latency   25  -through [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/ato_ae]
#modify 25 -> 7.48 by yli 0711
#change endpoint to IO pins, modifed by yli 20170714
#set_max_delay -ignore_clock_latency   7.48  -through [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/zctrl[*]]
#set_max_delay -ignore_clock_latency   7.48  -from  [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/*DATX8_top/*DATX8_io/*pad_vref/ZCTRL[*]]
#set_max_delay -ignore_clock_latency   7.48  -to    [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/*DATX8_top/*DATX8_io/*pad_vref/ZCTRL[*]]
#set_max_delay -ignore_clock_latency   7.48  -from  [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/*AC_top/*AC_io/*pad_vref/ZCTRL[*]]
#set_max_delay -ignore_clock_latency   7.48  -to    [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/*AC_top/*AC_io/*pad_vref/ZCTRL[*]]
set_max_delay -ignore_clock_latency   7.48  -to    [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/*DATX8_top/*DATX8_io/*pad_vref/ZCTRL[*]]
set_max_delay -ignore_clock_latency   7.48  -to    [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/*DATX8_top/*DATX8_io/*pad_vrefe/ZCTRL[*]]
set_max_delay -ignore_clock_latency   7.48  -to    [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/*AC_top/*AC_io/*pad_vref/ZCTRL[*]]
set_max_delay -ignore_clock_latency   7.48  -to    [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/*AC_top/*AC_io/*pad_vrefe/ZCTRL[*]]



set_max_delay -ignore_clock_latency   25  -through [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/zq_pwrdn]
set_max_delay -ignore_clock_latency   25  -through [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/dx_dqs_res[*]]
set_max_delay -ignore_clock_latency   25 -to [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/*_top/*_io/*pad*/OE]
#modify -to -> -through 0902 yli
set_max_delay -ignore_clock_latency   25 -through [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/*_top/*_io/*pad*/PDR]
set all_te_pins [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/*_top/*_io/*/TE]
set dx_te_pins  [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/*_top/*_io/io_dx*pad*/TE]
set ac_te_pins  [remove_from_collection $all_te_pins $dx_te_pins]
set_max_delay -ignore_clock_latency   10 -to $all_te_pins
set_max_delay -ignore_clock_latency   10 -through [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/ac_rst_n] -to $ac_te_pins
set_max_delay -ignore_clock_latency   10 -through [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/dx_rst_n[*]] -to $dx_te_pins
set_max_delay -ignore_clock_latency   7.48 -through [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/ac_pll_rst]
set_max_delay -ignore_clock_latency   7.48 -through [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/ac_pll_pwrdn]
set_max_delay -ignore_clock_latency   7.48 -through [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/ac_pll_ctrl[*]]
set_max_delay -ignore_clock_latency   7.48 -through [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/u_DWC_DDRPHYAC_top/pll_ew_ns*u_pll/pll_digital_test[*]]
set_max_delay -ignore_clock_latency   7.48 -through [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/u_DWC_DDRPHYAC_top/pll_ew_ns*u_pll/pll_lock]
   
set_max_delay -ignore_clock_latency   7.48 -through [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/dx_pll_rst[*]]
set_max_delay -ignore_clock_latency   7.48 -through [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/dx_pll_pwrdn[*]]
set_max_delay -ignore_clock_latency   7.48 -through [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/dx_pll_ctrl[*]]
set_max_delay -ignore_clock_latency   7.48 -through [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/dx*DWC_DDRPHYDATX8_top/pll_ew_ns*u_pll/pll_digital_test[*]]
set_max_delay -ignore_clock_latency   7.48 -through [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/dx*DWC_DDRPHYDATX8_top/pll_ew_ns*u_pll/pll_lock]
set_max_delay -ignore_clock_latency   7.48 -through [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/pll_freq_sel[*]]
set_max_delay -ignore_clock_latency   7.48 -through [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/byp_mode]
set_max_delay -ignore_clock_latency   7.48 -through [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/lb_mode]
set_max_delay -ignore_clock_latency   7.48 -through [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/lb_sel*]
set_max_delay -ignore_clock_latency   7.48 -through [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/lb_ck_sel*]
set_max_delay -ignore_clock_latency   7.48 -through [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/wl_mode*]
set_max_delay -ignore_clock_latency   7.48 -from    [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/dx*DWC_DDRPHYDATX8_top/dx*u_DWC_DDRPHYDATX8/wl_q*]
set_max_delay -ignore_clock_latency   7.48 -through [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/pll_freq_sel*]
#comment by yli 0814
#set_max_delay -ignore_clock_latency   7.48 -through [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/*phy_status*]
#added by yli 0814
set_max_delay -ignore_clock_latency  7.48 -from [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/u_DWC_DDRPHYAC_top/u_DWC_DDRPHYAC/*phy_status*]
set_max_delay -ignore_clock_latency  7.48 -from [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/dx*DWC_DDRPHYDATX8_top/dx*u_DWC_DDRPHYDATX8/*phy_status*]

set_false_path -to [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/*_top/*_io/*pad_ato/AT]
set_case_analysis 0 [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/u_DWC_DDRPHYAC_top/u_DWC_DDRPHYAC/atpg_mode]
set_case_analysis 1 [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/u_DWC_DDRPHYAC_top/u_DWC_DDRPHYAC/rr_mode]
set_case_analysis 0 [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/dx*DWC_DDRPHYDATX8_top/dx*u_DWC_DDRPHYDATX8/atpg_mode]
set_case_analysis 1 [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/dx*DWC_DDRPHYDATX8_top/dx*u_DWC_DDRPHYDATX8/rr_mode]
set_case_analysis 1 [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_DDRPHY/*/pll_ew_ns*u_pll/rr_mode]
set_case_analysis 0 [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_ddrphy_pub/byp_mode]
set_case_analysis 0 [get_pins ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_ddrphy_pub/dx_pll_byp*]
set dx_lib_name DWC_DDRPHYDATX8_*
set ac_lib_name DWC_DDRPHYAC_*
set macro_clk_pin ctl_clk
set dx_rd_pins  [get_lib_pins $dx_lib_name/*/phy_q*]
set ac_rd_pins  [get_lib_pins $ac_lib_name/*/phy_ac*]
set ac_rd_pins2 [get_lib_pins $ac_lib_name/*/phy_qvld]
# adding less intiutive CTL_RD_CLK paths for DX
set dx_rd_pins3 [get_lib_pins $dx_lib_name/*/ctl_get_rdata*]
append_to_collection dx_rd_pins3 [get_lib_pins $dx_lib_name/*/static_rd_resp]
append_to_collection dx_rd_pins3 [get_lib_pins $dx_lib_name/*/rdfifo_rst_n]
# adding less intiutive CTL_RD_CLK paths for AC
set ac_rd_pins3 [get_lib_pins $ac_lib_name/*/ctl_get_rdata]
append_to_collection ac_rd_pins3 [get_lib_pins $ac_lib_name/*/static_rd_resp]
append_to_collection ac_rd_pins3 [get_lib_pins $ac_lib_name/*/rdfifo_rst_n]
foreach_in_collection pin $dx_rd_pins {
  set pin_name [get_object_name $pin ]
  echo $pin_name
  set new_pin [file tail $pin_name]
  set_disable_timing -from $macro_clk_pin -to $new_pin [get_lib_cell $dx_lib_name/*]
}
foreach_in_collection pin $ac_rd_pins {
  set pin_name [get_object_name $pin ]
  echo $pin_name
  set new_pin [file tail $pin_name]
  set_disable_timing -from $macro_clk_pin -to $new_pin [get_lib_cell $ac_lib_name/*]
}
foreach_in_collection pin $ac_rd_pins2 {
  set pin_name [get_object_name $pin ]
  echo $pin_name
  set new_pin [file tail $pin_name]
  set_disable_timing -from $macro_clk_pin -to $new_pin [get_lib_cell $ac_lib_name/*]
}
foreach_in_collection pin $dx_rd_pins3 {
  set pin_name [get_object_name $pin ]
  echo $pin_name
  set new_pin [file tail $pin_name]
  set_disable_timing -from $macro_clk_pin -to $new_pin [get_lib_cell $dx_lib_name/*]
} 
foreach_in_collection pin $ac_rd_pins3 {
  set pin_name [get_object_name $pin ]
  echo $pin_name
  set new_pin [file tail $pin_name]
  set_disable_timing -from $macro_clk_pin -to $new_pin [get_lib_cell $ac_lib_name/*]
}

# comment by yli 0814 
#### comment by yli 0622 due to ddr sdc change
####set_false_path -hold -from ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_ddrphy_pub/u_DWC_ddrphy_cfg/cfg_dtosel_reg_2_ -to ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_ddrphy_pub/u_DWC_ddrphy_bist/U2282/B
####set_false_path -hold -from ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_ddrphy_pub/ac_cfg_dtomode_reg -to ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_ddrphy_pub/u_DWC_ddrphy_bist/U2247/A2
###set_false_path -hold -from ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_ddrphy_pub/u_DWC_ddrphy_cfg/cfg_dtosel_reg_*_ -to ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_ddrphy_pub/u_DWC_ddrphy_bist/U278
###set_false_path -hold -from ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_ddrphy_pub/u_DWC_ddrphy_cfg/cfg_dtosel_reg_*_ -to ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_ddrphy_pub/u_DWC_ddrphy_bist/U2271
#### added by yli according to DDR changes 0712
###set_false_path -hold -from ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_ddrphy_pub/u_DWC_ddrphy_cfg/cfg_dtosel_reg_*_ -to ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_ddrphy_pub/u_DWC_ddrphy_bist/U2265
###set_false_path -hold -from ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_ddrphy_pub/u_DWC_ddrphy_cfg/cfg_dtosel_reg_*_ -to ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_ddrphy_pub/u_DWC_ddrphy_bist/U1582
###set_false_path -hold -from ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_ddrphy_pub/u_DWC_ddrphy_cfg/cfg_dtosel_reg_*_ -to ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_ddrphy_pub/u_DWC_ddrphy_bist/U1974
###set_false_path -hold -from ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_ddrphy_pub/u_DWC_ddrphy_cfg/cfg_dtosel_reg_*_ -to ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_ddrphy_pub/u_DWC_ddrphy_bist/U1582
###set_false_path -hold -from ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_ddrphy_pub/ac_cfg_dtomode_reg -to ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_ddrphy_pub/u_DWC_ddrphy_bist/U2265

#added by yli 0814
set_disable_clock_gating_check ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_ddrphy_pub/u_DWC_ddrphy_bist/U278
set_disable_clock_gating_check ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_ddrphy_pub/u_DWC_ddrphy_bist/U2271
set_disable_clock_gating_check ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_ddrphy_pub/u_DWC_ddrphy_bist/U2265
set_disable_clock_gating_check ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_ddrphy_pub/u_DWC_ddrphy_bist/U1582
set_disable_clock_gating_check ${ddr_inst_hier}/u_DDRPHY_top/u_DWC_ddrphy_pub/u_DWC_ddrphy_bist/U1974




# comment by yli 0713
#set_case_analysis 0 [get_pins $sub2_inst_hier/h264_top_inst/uh264_share_sram/share_sram0/uH264_SR_1P_6656X128B1/LS]
#set_case_analysis 0 [get_pins $sub2_inst_hier/h264_top_inst/uh264_share_sram/share_sram1/uH264_SR_1P_6656X128B1/LS]
# sub3
set_mode NORMAL ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/phy
set_mode func ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_cdnsusbss_drd_ips/u_cdnsusbss_drd_phy/u_sdtc01cay_t28hpc_4t2r_vf180_6020/u_pma
set_case_analysis 0 [get_ports PCIE_GD]
set_case_analysis 0 [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/pcs_scan_shift]
set_case_analysis 0 [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/phy_scan_shift]
set_case_analysis 1 [get_ports PCIE_VP]
set_case_analysis 1 [get_ports PCIE_VPH]
set_case_analysis 1 [get_ports PCIE_VPTX0]
set_case_analysis 1 [get_ports PCIE_VPTX1]

#added by yli for remove clk hold violation 0724 
set_case_analysis 0 ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe1_clk_ctl/gen_pcs_clk_pcs_clk_glcm_inst/clk_a_gate/u_en_clk/Q

##internal phy pin ##
set_false_path   -through [list [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/mac0_pclkreq_n] [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/mac1_pclkreq_n]] \
  -through [list [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pipe0_clkreq_n] [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pipe1_clkreq_n]]
set_false_path   -through [list [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pipe_port_sel]]
set_false_path   -through [list [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcs_common_clocks]]
set_false_path   -through [list [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/mac0_pclkreq_n] [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/mac1_pclkreq_n]]
set_false_path   -through [list [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/phy_scan_mode] [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/phy_scan_shift]           \
[get_pins ${sub3_inst_hier}/pcie_iip_device_inst/phy_scan_rst_n]]
set_false_path   -through [list [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/pcs_scan_mode] [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/pcs_scan_shift]           \
[get_pins ${sub3_inst_hier}/pcie_iip_device_inst/pcs_scan_rst_n]]
set_false_path   -through [list [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pipe0_tx2rx_loopbk] [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pipe1_tx2rx_loopbk]]
set_false_path   -through [list [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/phy_ref_use_pad] [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/phy_reset]]
set_false_path   -through [list [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcs_clk_req]]
set_false_path   -through [list [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcs_tx_swing_low]]
set_false_path   -through [list [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcs_tx_swing_full]]
set_false_path   -through [list [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcs_tx_deemph_gen1]]
set_false_path   -through [list [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcs_tx_deemph_gen2_6db]]
set_false_path   -through [list [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcs_tx_deemph_gen2_3p5db]]
set_false_path   -through [list [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pipe0_clkreq_n] [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pipe1_clkreq_n]]
set_false_path   -through [list [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pipe0_rx0_elecidle] [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pipe0_rx1_elecidle]  \
[get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pipe1_rx0_elecidle]]
set_max_delay -ignore_clock_latency   [expr 0.4 + ${pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/phy/ref_output_clk_latency}]   -from [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/lane0/rx/async_los_disable/delay_grst_d_dly_reg_1_/CK]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/lane0/gasket/lane_rx_elecidle]
#moddify by removing pcie_iip_device_inst_pipe1_pclk_gen2 by yli 0721
set_max_delay -ignore_clock_latency   [expr 1.5 + ${pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/phy/rx0_clk_latency}]  -from [list [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/lane0/rx/estore/estore_data_reg*/CK]]         \
-to [list [get_clocks pcie_iip_device_inst_pipe0_pclk_gen2] [get_clocks pcie_iip_device_inst_pipe0_pclk_gen1]           \
 [get_clocks pcie_iip_device_inst_pipe1_pclk_gen1]]
set_max_delay -ignore_clock_latency   [expr 1.5 + ${pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/phy/rx0_clk_latency}]  -from [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/lane0/rx/estore/rd_ptr_hold_reg/CK]  -to [list [get_clocks pcie_iip_device_inst_pipe0_pclk_gen2] [get_clocks pcie_iip_device_inst_pipe0_pclk_gen1]           \
 [get_clocks pcie_iip_device_inst_pipe1_pclk_gen1]]

set_max_delay -ignore_clock_latency   [expr 0.205 + ${pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/phy/ref_output_clk_latency}]  -from [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/lane0/rx/async_los_disable/delay_grst_d_dly_reg_1_/CK]  -through [list [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/lane0/rx/los_or1/z]]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/lane0/rx/los_or2/z]
set_false_path   -through [list [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe0_powerdown]]  -through [list [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe0_phystatus]]
set_false_path   -from [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe0_pdown/req_rate_reg/CK]  -to [list [get_clocks pcie_iip_device_inst_rx0_m] [get_clocks pcie_iip_device_inst_rx1_m]]
set_false_path   -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe0_pdown/mpll_en_sync/d_s1_reg/D]
set_false_path   -through [list [get_cells ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe0_pdown/mpll_en_sync/q_reg]]  -through      \
[list [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe0_phystatus]]
set_false_path   -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe0_pdown/sync_mpll_state/d_s1_reg/D]
set_false_path   -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe0_pdown/sync_mpll_on/d_s1_reg/D]
set_false_path   -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/lane0/pdown/rx_pll_state_sync/d_s1_reg/D]
set_false_path   -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/lane0/pdown/tx_cm_state_sync/d_s1_reg/D]
set_false_path   -through [list [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe0_tx0_elecidle]]  -through [list [get_pins   \
${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe0_rx0_data] [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe0_rx0_datak]]
set_false_path   -through [list [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe0_tx0_elecidle]]  -through [list [get_pins   \
${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe0_rx0_status]]
set_false_path   -through [list [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe0_tx0_elecidle]]  -through [list [get_pins   \
${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe0_rx0_valid]]
set_false_path   -through [list [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe0_tx0_compliance]]  -through [list [get_pins \
${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe0_rx0_data] [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe0_rx0_datak]]
set_false_path   -through [list [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe0_tx0_compliance]]  -through [list [get_pins \
${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe0_rx0_status]]
set_false_path   -through [list [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe0_tx0_compliance]]  -through [list [get_pins \
${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe0_rx0_valid]]
set_false_path   -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/lane1/pdown/rx_pll_state_sync/d_s1_reg/D]
set_false_path   -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/lane1/pdown/tx_cm_state_sync/d_s1_reg/D]
set_false_path   -through [list [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe0_tx1_elecidle]]  -through [list [get_pins   \
${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe0_rx1_data] [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe0_rx1_datak]]
set_false_path   -through [list [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe0_tx1_elecidle]]  -through [list [get_pins   \
${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe0_rx1_status]]
set_false_path   -through [list [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe0_tx1_elecidle]]  -through [list [get_pins   \
${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe0_rx1_valid]]
set_false_path   -through [list [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe0_tx1_compliance]]  -through [list [get_pins \
${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe0_rx1_data] [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe0_rx1_datak]]
set_false_path   -through [list [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe0_tx1_compliance]]  -through [list [get_pins \
${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe0_rx1_status]]
set_false_path   -through [list [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe0_tx1_compliance]]  -through [list [get_pins \
${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe0_rx1_valid]]
set_false_path   -through [list [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe1_powerdown]]  -through [list [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe1_phystatus]]

#comment by yli 0721
#set_false_path   -from [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe1_pdown/req_rate_reg/CK]  -to [list [get_clocks pcie_iip_device_inst_rx0_m] [get_clocks pcie_iip_device_inst_rx1_m]]
#set_false_path   -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe1_pdown/mpll_en_sync/d_s1_reg/D]
#set_false_path   -through [list [get_cells ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe1_pdown/mpll_en_sync/q_reg]]  -through      \
[list [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe1_phystatus]]
#set_false_path   -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe1_pdown/sync_mpll_state/d_s1_reg/D]
#set_false_path   -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe1_pdown/sync_mpll_on/d_s1_reg/D]

set_false_path   -through [list [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe1_tx0_elecidle]]  -through [list [get_pins   \
${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe1_rx0_data] [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe1_rx0_datak]]
set_false_path   -through [list [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe1_tx0_elecidle]]  -through [list [get_pins   \
${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe1_rx0_status]]
set_false_path   -through [list [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe1_tx0_elecidle]]  -through [list [get_pins   \
${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe1_rx0_valid]]
set_false_path   -through [list [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe1_tx0_compliance]]  -through [list [get_pins \
${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe1_rx0_data] [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe1_rx0_datak]]
set_false_path   -through [list [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe1_tx0_compliance]]  -through [list [get_pins \
${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe1_rx0_status]]
set_false_path   -through [list [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe1_tx0_compliance]]  -through [list [get_pins \
${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe1_rx0_valid]]
set_false_path   -through [list [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/phy/rx0_los] [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/phy/rx1_los]]
set_false_path   -through [list [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/phy_tx0_detect_rx_ack]]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/lane0/tx/tx_detect_rx_ack_sync/d_s1_reg/D]
set_false_path   -through [list [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/phy_tx1_detect_rx_ack]]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/lane1/tx/tx_detect_rx_ack_sync/d_s1_reg/D]
#set_max_delay -ignore_clock_latency   [expr 1.2+${pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/phy/ref_output_clk_latency}]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe1_pdown/ref_mpll_state_sync/d_s1_reg/D]
#set_max_delay -ignore_clock_latency   [expr 0.6+${pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/phy/ref_output_clk_latency}]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe1_pdown/ref_mpll_state_sync/d_s2_reg/D]
#set_max_delay -ignore_clock_latency   [expr 0.6+${pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/phy/ref_output_clk_latency}]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe1_pdown/ref_mpll_state_sync/q_reg/D]
#set_max_delay -ignore_clock_latency   [expr 1.2+${pcie_iip_device_inst_aux_clk_latency} ]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe1_pdown/mac_pclk_req_sync/d_s1_reg/D]
#set_max_delay -ignore_clock_latency   [expr 0.6+${pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/phy/ref_output_clk_latency}]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe1_pdown/mac_pclk_req_sync/d_s2_reg/D]
#set_max_delay -ignore_clock_latency   [expr 0.6+${pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/phy/ref_output_clk_latency}]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe1_pdown/mac_pclk_req_sync/q_reg/D]
#set_max_delay -ignore_clock_latency   [expr 1.2+${pcie_iip_device_inst_dbi_aclk_ug_latency}]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe1_pdown/mac_clk_req_sync/d_s1_reg/D]
#set_max_delay -ignore_clock_latency   [expr 0.6+${pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/phy/ref_output_clk_latency}]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe1_pdown/mac_clk_req_sync/d_s2_reg/D]
#set_max_delay -ignore_clock_latency   [expr 0.6+${pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/phy/ref_output_clk_latency}]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe1_pdown/mac_clk_req_sync/q_reg/D]
set_max_delay -ignore_clock_latency   [expr 1.2+${pcie_iip_device_inst_aux_clk_latency} ]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe1_pdown/mac_pclk_req_pclksync/d_s1_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.6+${pcie_iip_device_inst_pipe1_pclk_gen2_latency}]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe1_pdown/mac_pclk_req_pclksync/d_s2_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.6+${pcie_iip_device_inst_pipe1_pclk_gen2_latency}]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe1_pdown/mac_pclk_req_pclksync/q_reg/D]
set_max_delay -ignore_clock_latency   [expr 1.2+${pcie_iip_device_inst_aux_clk_latency} ]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe1_pdown/mac_clk_req_pclksync/d_s1_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.6+${pcie_iip_device_inst_pipe1_pclk_gen2_latency}]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe1_pdown/mac_clk_req_pclksync/d_s2_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.6+${pcie_iip_device_inst_pipe1_pclk_gen2_latency}]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe1_pdown/mac_clk_req_pclksync/q_reg/D]
#set_max_delay -ignore_clock_latency   [expr 1.2+${pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/phy/ref_output_clk_latency}]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe1_pdown/sync_mpll_on/d_s1_reg/D]
#set_max_delay -ignore_clock_latency   [expr 0.6+${pcie_iip_device_inst_pipe1_pclk_gen2_latency}]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe1_pdown/sync_mpll_on/d_s2_reg/D]
#set_max_delay -ignore_clock_latency   [expr 0.6+${pcie_iip_device_inst_pipe1_pclk_gen2_latency}]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe1_pdown/sync_mpll_on/q_reg/D]
#set_max_delay -ignore_clock_latency   [expr 1.2+${pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/phy/ref_output_clk_latency} ]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe1_pdown/sync_mpll_state/d_s1_reg/D]
#set_max_delay -ignore_clock_latency   [expr 0.6+${pcie_iip_device_inst_pipe1_pclk_gen2_latency}]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe1_pdown/sync_mpll_state/d_s2_reg/D]
#set_max_delay -ignore_clock_latency   [expr 0.6+${pcie_iip_device_inst_pipe1_pclk_gen2_latency}]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe1_pdown/sync_mpll_state/q_reg/D]
#set_max_delay -ignore_clock_latency   [expr 1.2+${pcie_iip_device_inst_aux_clk_latency} ]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe1_pdown/mpll_en_sync/d_s1_reg/D]
#set_max_delay -ignore_clock_latency   [expr 0.6+${pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/phy/ref_output_clk_latency}]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe1_pdown/mpll_en_sync/d_s2_reg/D]
#set_max_delay -ignore_clock_latency   [expr 0.6+${pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/phy/ref_output_clk_latency}]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe1_pdown/mpll_en_sync/q_reg/D]
#set_max_delay -ignore_clock_latency   [expr 1.2+${PERIOD_latency_CLK_CFG_125} ]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe1_pdown/sync_pipe_reset_n/d_s1_reg/D]
#set_max_delay -ignore_clock_latency   [expr 0.6+${pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/phy/ref_output_clk_latency}]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe1_pdown/sync_pipe_reset_n/d_s2_reg/D]
#set_max_delay -ignore_clock_latency   [expr 0.6+${pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/phy/ref_output_clk_latency}]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe1_pdown/sync_pipe_reset_n/q_reg/D]
#set_max_delay -ignore_clock_latency   [expr 1.2+${pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/phy/ref_output_clk_latency} ]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe1_pdown/mpll_ctl/sync_mpll_state/d_s1_reg/D]
#set_max_delay -ignore_clock_latency   [expr 0.6+${pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/phy/ref_output_clk_latency}]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe1_pdown/mpll_ctl/sync_mpll_state/d_s2_reg/D]
#set_max_delay -ignore_clock_latency   [expr 0.6+${pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/phy/ref_output_clk_latency}]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe1_pdown/mpll_ctl/sync_mpll_state/q_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.6+${pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/phy/ref_output_clk_latency}]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe1_pdown/mpll_ctl/sync_rst/grst_d_s2_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.6+${pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/phy/ref_output_clk_latency}]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe1_pdown/mpll_ctl/sync_rst/grst_d_s3_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.6+${pcie_iip_device_inst_pipe1_pclk_gen2_latency}]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe1_pdown/reset_sync/grst_d_s2_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.6+${pcie_iip_device_inst_pipe1_pclk_gen2_latency}]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe1_pdown/reset_sync/grst_d_s3_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.6+${pcie_iip_device_inst_mpll1_dword_clk_glue_latency}]  -to [get_pins                                                                 \
${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe1_clk_ctl/phy_qword_rst_sync_inst/grst_d_s2_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.6+${pcie_iip_device_inst_mpll1_dword_clk_glue_latency}]  -to [get_pins                                                                 \
${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe1_clk_ctl/phy_qword_rst_sync_inst/grst_d_s3_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.6+${pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/phy/ref_output_clk_latency}]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe1_clk_ctl/phy_rst_sync/grst_d_s2_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.6+${pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/phy/ref_output_clk_latency}]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe1_clk_ctl/phy_rst_sync/grst_d_s3_reg/D]
set_max_delay -ignore_clock_latency   [expr 1.2+${pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/phy/ref_output_clk_latency}]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe0_pdown/ref_mpll_state_sync/d_s1_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.6+${pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/phy/ref_output_clk_latency}]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe0_pdown/ref_mpll_state_sync/d_s2_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.6+${pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/phy/ref_output_clk_latency}]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe0_pdown/ref_mpll_state_sync/q_reg/D]
set_max_delay -ignore_clock_latency   [expr 1.2+${pcie_iip_device_inst_aux_clk_latency}]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe0_pdown/mac_clk_req_sync/d_s1_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.6+${pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/phy/ref_output_clk_latency}]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe0_pdown/mac_clk_req_sync/d_s2_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.6+${pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/phy/ref_output_clk_latency}]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe0_pdown/mac_clk_req_sync/q_reg/D]
set_max_delay -ignore_clock_latency   [expr 1.2+${pcie_iip_device_inst_dbi_aclk_ug_latency}]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe0_pdown/mac_clk_req_pclksync/d_s1_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.6+${pcie_iip_device_inst_pipe0_pclk_gen2_latency}]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe0_pdown/mac_clk_req_pclksync/d_s2_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.6+${pcie_iip_device_inst_pipe0_pclk_gen2_latency}]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe0_pdown/mac_clk_req_pclksync/q_reg/D]
set_max_delay -ignore_clock_latency   [expr 1.2+${pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/phy/ref_output_clk_latency}]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe0_pdown/sync_mpll_on/d_s1_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.6+${pcie_iip_device_inst_pipe0_pclk_gen2_latency}]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe0_pdown/sync_mpll_on/d_s2_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.6+${pcie_iip_device_inst_pipe0_pclk_gen2_latency}]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe0_pdown/sync_mpll_on/q_reg/D]
set_max_delay -ignore_clock_latency   [expr 1.2+${pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/phy/ref_output_clk_latency}]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe0_pdown/sync_mpll_state/d_s1_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.6+${pcie_iip_device_inst_pipe0_pclk_gen2_latency}]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe0_pdown/sync_mpll_state/d_s2_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.6+${pcie_iip_device_inst_pipe0_pclk_gen2_latency}]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe0_pdown/sync_mpll_state/q_reg/D]
set_max_delay -ignore_clock_latency   [expr 1.2+${pcie_iip_device_inst_pipe0_pclk_gen2_latency}]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe0_pdown/mpll_en_sync/d_s1_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.6+${pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/phy/ref_output_clk_latency}]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe0_pdown/mpll_en_sync/d_s2_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.6+${pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/phy/ref_output_clk_latency}]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe0_pdown/mpll_en_sync/q_reg/D]
set_max_delay -ignore_clock_latency   [expr 1.2+${PERIOD_latency_CLK_CFG_125}]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe0_pdown/sync_pipe_reset_n/d_s1_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.6+${pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/phy/ref_output_clk_latency}]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe0_pdown/sync_pipe_reset_n/d_s2_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.6+${pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/phy/ref_output_clk_latency}]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe0_pdown/sync_pipe_reset_n/q_reg/D]
set_max_delay -ignore_clock_latency   [expr 1.2+${pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/phy/ref_output_clk_latency}]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe0_pdown/mpll_ctl/sync_mpll_state/d_s1_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.6+${pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/phy/ref_output_clk_latency}]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe0_pdown/mpll_ctl/sync_mpll_state/d_s2_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.6+${pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/phy/ref_output_clk_latency}]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe0_pdown/mpll_ctl/sync_mpll_state/q_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.6+${pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/phy/ref_output_clk_latency}]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe0_pdown/mpll_ctl/sync_rst/grst_d_s2_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.6+${pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/phy/ref_output_clk_latency}]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe0_pdown/mpll_ctl/sync_rst/grst_d_s3_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.6+${pcie_iip_device_inst_pipe0_pclk_gen2_latency}]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe0_pdown/reset_sync/grst_d_s2_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.6+${pcie_iip_device_inst_pipe0_pclk_gen2_latency}]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe0_pdown/reset_sync/grst_d_s3_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.6+${pcie_iip_device_inst_mpll0_dword_clk_glue_latency}]  -to [get_pins                                                                 \
${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe0_clk_ctl/phy_qword_rst_sync_inst/grst_d_s2_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.6+${pcie_iip_device_inst_mpll0_dword_clk_glue_latency}]  -to [get_pins                                                                 \
${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe0_clk_ctl/phy_qword_rst_sync_inst/grst_d_s3_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.6+${pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/phy/ref_output_clk_latency}]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe0_clk_ctl/phy_rst_sync/grst_d_s2_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.6+${pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/phy/ref_output_clk_latency}]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/pipe0_clk_ctl/phy_rst_sync/grst_d_s3_reg/D]
set_max_delay -ignore_clock_latency   1.2  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/lane1/tx/tx_detect_rx_ack_sync/d_s1_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.6+${pcie_iip_device_inst_pipe0_pclk_gen2_latency}]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/lane1/tx/tx_detect_rx_ack_sync/d_s2_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.6+${pcie_iip_device_inst_pipe0_pclk_gen2_latency}]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/lane1/tx/tx_detect_rx_ack_sync/q_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.6+${pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/phy/ref_output_clk_latency}]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/lane1/rx/async_los_disable/grst_d_s2_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.6+${pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/phy/ref_output_clk_latency}]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/lane1/rx/async_los_disable/grst_d_s3_reg/D]
set_max_delay -ignore_clock_latency   [expr 1.2+${pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/phy/rx1_clk_latency}]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/lane1/rx/estore/write_1618_gen_sync/d_s1_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.6+${pcie_iip_device_inst_pipe0_pclk_gen2_latency}]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/lane1/rx/estore/write_1618_gen_sync/d_s2_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.6+${pcie_iip_device_inst_pipe0_pclk_gen2_latency}]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/lane1/rx/estore/write_1618_gen_sync/q_reg/D]
set_max_delay -ignore_clock_latency   [expr 1.2+${pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/phy/rx1_clk_latency}]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/lane1/rx/estore/rd_ptr_hold_sync2rd_sync/d_s1_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.6+${pcie_iip_device_inst_pipe0_pclk_gen2_latency}]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/lane1/rx/estore/rd_ptr_hold_sync2rd_sync/d_s2_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.6+${pcie_iip_device_inst_pipe0_pclk_gen2_latency}]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/lane1/rx/estore/rd_ptr_hold_sync2rd_sync/q_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.6+${pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/phy/rx1_clk_latency}]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/lane1/rx/rx_rst_sync/grst_d_s2_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.6+${pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/phy/rx1_clk_latency}]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/lane1/rx/rx_rst_sync/grst_d_s3_reg/D]
set_max_delay -ignore_clock_latency   [expr 1.2+${pcie_iip_device_inst_pipe0_pclk_gen2_latency}]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/lane1/pdown/tx_cm_disable_pcatch/sync/d_s1_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.6+${pcie_iip_device_inst_pipe0_pclk_gen2_latency}]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/lane1/pdown/tx_cm_disable_pcatch/sync/d_s2_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.6+${pcie_iip_device_inst_pipe0_pclk_gen2_latency}]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/lane1/pdown/tx_cm_disable_pcatch/sync/q_reg/D]
set_max_delay -ignore_clock_latency   1.2  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/lane1/pdown/tx_state_sync/d_s1_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.6+${pcie_iip_device_inst_pipe0_pclk_gen2_latency}]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/lane1/pdown/tx_state_sync/d_s2_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.6+${pcie_iip_device_inst_pipe0_pclk_gen2_latency}]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/lane1/pdown/tx_state_sync/q_reg/D]
set_max_delay -ignore_clock_latency   1.2  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/lane1/pdown/tx_cm_state_sync/d_s1_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.6+${pcie_iip_device_inst_pipe0_pclk_gen2_latency}]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/lane1/pdown/tx_cm_state_sync/d_s2_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.6+${pcie_iip_device_inst_pipe0_pclk_gen2_latency}]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/lane1/pdown/tx_cm_state_sync/q_reg/D]
set_max_delay -ignore_clock_latency   1.2  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/lane1/pdown/rx_valid_sync/d_s1_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.6+${pcie_iip_device_inst_pipe0_pclk_gen2_latency}]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/lane1/pdown/rx_valid_sync/d_s2_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.6+${pcie_iip_device_inst_pipe0_pclk_gen2_latency}]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/lane1/pdown/rx_valid_sync/q_reg/D]
set_max_delay -ignore_clock_latency   1.2  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/lane1/pdown/rx_pll_state_sync/d_s1_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.6+${pcie_iip_device_inst_pipe0_pclk_gen2_latency}]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/lane1/pdown/rx_pll_state_sync/d_s2_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.6+${pcie_iip_device_inst_pipe0_pclk_gen2_latency}]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/lane1/pdown/rx_pll_state_sync/q_reg/D]
set_max_delay -ignore_clock_latency   1.2  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/lane0/tx/tx_detect_rx_ack_sync/d_s1_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.6+${pcie_iip_device_inst_pipe0_pclk_gen2_latency}]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/lane0/tx/tx_detect_rx_ack_sync/d_s2_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.6+${pcie_iip_device_inst_pipe0_pclk_gen2_latency}]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/lane0/tx/tx_detect_rx_ack_sync/q_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.6+${pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/phy/ref_output_clk_latency}]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/lane0/rx/async_los_disable/grst_d_s2_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.6+${pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/phy/ref_output_clk_latency}]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/lane0/rx/async_los_disable/grst_d_s3_reg/D]
set_max_delay -ignore_clock_latency   [expr 1.2+${pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/phy/rx0_clk_latency}]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/lane0/rx/estore/write_1618_gen_sync/d_s1_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.6+${pcie_iip_device_inst_pipe0_pclk_gen2_latency}]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/lane0/rx/estore/write_1618_gen_sync/d_s2_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.6+${pcie_iip_device_inst_pipe0_pclk_gen2_latency}]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/lane0/rx/estore/write_1618_gen_sync/q_reg/D]
set_max_delay -ignore_clock_latency   [expr 1.2+${pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/phy/rx0_clk_latency}]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/lane0/rx/estore/rd_ptr_hold_sync2rd_sync/d_s1_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.6+${pcie_iip_device_inst_pipe0_pclk_gen2_latency}]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/lane0/rx/estore/rd_ptr_hold_sync2rd_sync/d_s2_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.6+${pcie_iip_device_inst_pipe0_pclk_gen2_latency}]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/lane0/rx/estore/rd_ptr_hold_sync2rd_sync/q_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.6+${pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/phy/rx0_clk_latency}]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/lane0/rx/rx_rst_sync/grst_d_s2_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.6+${pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/phy/rx0_clk_latency}]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/lane0/rx/rx_rst_sync/grst_d_s3_reg/D]
set_max_delay -ignore_clock_latency   [expr 1.2+${pcie_iip_device_inst_pipe0_pclk_gen2_latency}]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/lane0/pdown/tx_cm_disable_pcatch/sync/d_s1_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.6+${pcie_iip_device_inst_pipe0_pclk_gen2_latency}]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/lane0/pdown/tx_cm_disable_pcatch/sync/d_s2_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.6+${pcie_iip_device_inst_pipe0_pclk_gen2_latency}]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/lane0/pdown/tx_cm_disable_pcatch/sync/q_reg/D]
set_max_delay -ignore_clock_latency   1.2  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/lane0/pdown/tx_state_sync/d_s1_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.6+${pcie_iip_device_inst_pipe0_pclk_gen2_latency}]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/lane0/pdown/tx_state_sync/d_s2_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.6+${pcie_iip_device_inst_pipe0_pclk_gen2_latency}]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/lane0/pdown/tx_state_sync/q_reg/D]
set_max_delay -ignore_clock_latency   1.2  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/lane0/pdown/tx_cm_state_sync/d_s1_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.6+${pcie_iip_device_inst_pipe0_pclk_gen2_latency}]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/lane0/pdown/tx_cm_state_sync/d_s2_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.6+${pcie_iip_device_inst_pipe0_pclk_gen2_latency}]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/lane0/pdown/tx_cm_state_sync/q_reg/D]
set_max_delay -ignore_clock_latency   1.2  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/lane0/pdown/rx_valid_sync/d_s1_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.6+${pcie_iip_device_inst_pipe0_pclk_gen2_latency}]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/lane0/pdown/rx_valid_sync/d_s2_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.6+${pcie_iip_device_inst_pipe0_pclk_gen2_latency}]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/lane0/pdown/rx_valid_sync/q_reg/D]
set_max_delay -ignore_clock_latency   1.2  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/lane0/pdown/rx_pll_state_sync/d_s1_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.6+${pcie_iip_device_inst_pipe0_pclk_gen2_latency}]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/lane0/pdown/rx_pll_state_sync/d_s2_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.6+${pcie_iip_device_inst_pipe0_pclk_gen2_latency}]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/lane0/pdown/rx_pll_state_sync/q_reg/D]
set_max_delay -ignore_clock_latency   1.2  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/glue/mpll_0__mpll_ctl/sync_mpll_state/d_s1_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.6+${pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/phy/ref_output_clk_latency}]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/glue/mpll_0__mpll_ctl/sync_mpll_state/d_s2_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.6+${pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/phy/ref_output_clk_latency}]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/glue/mpll_0__mpll_ctl/sync_mpll_state/q_reg/D]
set_max_delay -ignore_clock_latency   [expr 1.2+${pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/phy/ref_output_clk_latency}]  -to [get_pins                                                                 \
$sub3_inst_hier/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/glue/mpll_0__mpll_ctl/gen_mpll_en_sync_sync_mpll_en/d_s1_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.6+${pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/phy/ref_output_clk_latency}]  -to [get_pins                                                                 \
$sub3_inst_hier/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/glue/mpll_0__mpll_ctl/gen_mpll_en_sync_sync_mpll_en/d_s2_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.6+${pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/phy/ref_output_clk_latency}]  -to [get_pins                                                                 \
$sub3_inst_hier/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/glue/mpll_0__mpll_ctl/gen_mpll_en_sync_sync_mpll_en/q_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.6+${pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/phy/ref_output_clk_latency}]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/glue/mpll_0__mpll_ctl/sync_rst/grst_d_s2_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.6+${pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/phy/ref_output_clk_latency}]  -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/pcs/glue/mpll_0__mpll_ctl/sync_rst/grst_d_s3_reg/D]
## pcie controller 

set_false_path -from [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_pcie_registers/core_reg_ctrl_reg_*_/CK] -through [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_pcie_core/device_type]
set_false_path -from [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_pcie_registers/core_reg_ctrl_reg_*_/CK] -through [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_pcie_core/rx_lane_flip_en]
set_false_path -from [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_pcie_registers/core_reg_ctrl_reg_*_/CK] -through [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_pcie_core/tx_lane_flip_en]
set_false_path -through [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_pcie_core/u_DWC_pcie_core/u_cdm/cfg_tc_struc_vc_map*]
set_false_path -through [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_pcie_core/u_DWC_pcie_core/u_cdm/cfg_tc_vc_map*]
set_false_path -through [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_pcie_core/u_DWC_pcie_core/u_radm_dm/cfg_radm_q_mode*]
set_false_path -from [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_pcie_core/u_DWC_pcie_core/u_radm_dm/u_radm_q_seg_buf/u_hdr_DW_sbc/start_addr*/CK]
set_false_path -from [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_pcie_core/u_DWC_pcie_core/u_radm_dm/u_radm_q_seg_buf/u_data_DW_sbc/start_addr*/CK]
set_false_path -from [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_pcie_core/u_DWC_pcie_core/u_radm_dm/u_radm_q_seg_buf/u_hdr_DW_sbc/end_addr_m1*/CK]
set_false_path -from [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_pcie_core/u_DWC_pcie_core/u_radm_dm/u_radm_q_seg_buf/u_data_DW_sbc/end_addr_m1*/CK]
set_false_path \
 -from \
[get_pins  ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_pcie_core/u_DWC_pcie_edma_axi_bridge/u_axi_bridge/u_ob/u_cmp/u_ctl/u_data_DW_sbc/start_addr*/CK]
set_false_path \
 -from \
[get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_pcie_core/u_DWC_pcie_edma_axi_bridge/u_axi_bridge/u_ob/u_cmp/u_ctl/u_data_DW_sbc/end_addr_m1*/CK]
set_false_path -from [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_pcie_core/u_DWC_pcie_core/u_cdm/u_cdm_atu_ctrl/int_atu*/CK]
set_false_path -from [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_pcie_core/u_DWC_pcie_core/u_cdm/u_cdm_pl_reg/pl_reg_err_rsp*/CK]
set_false_path -through [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_pcie_core/u_DWC_pcie_core/u_cdm/cfg_cpl_timeout_disable*]
set_max_delay -ignore_clock_latency   -from [get_clocks pcie_iip_device_inst_core_clk] -to [get_clocks pcie_iip_device_inst_mstr_aclk] [expr 4 + ${pcie_iip_device_inst_core_clk_latency}]
set_max_delay -ignore_clock_latency   -from [get_clocks pcie_iip_device_inst_mstr_aclk] -to [get_clocks pcie_iip_device_inst_core_clk] [expr 4 + ${pcie_iip_device_inst_mstr_aclk_latency}]
set_max_delay -ignore_clock_latency   \
 -from [list [get_clocks pcie_iip_device_inst_aux_clk_g]] \
 -to [list [get_clocks pcie_iip_device_inst_mstr_aclk] [get_clocks pcie_iip_device_inst_mstr_aclk_ug]] [expr 4 + ${pcie_iip_device_inst_aux_clk_g_latency}]
set_max_delay -ignore_clock_latency   \
 -from [list [get_clocks pcie_iip_device_inst_aux_clk]] \
 -to [list [get_clocks pcie_iip_device_inst_mstr_aclk] [get_clocks pcie_iip_device_inst_mstr_aclk_ug]] [expr 4 + ${pcie_iip_device_inst_aux_clk_latency}]
set_max_delay -ignore_clock_latency   \
 -from [get_clocks pcie_iip_device_inst_mstr_aclk] \
 -to [list [get_clocks pcie_iip_device_inst_aux_clk_g] [get_clocks pcie_iip_device_inst_aux_clk]] [expr 4 + ${pcie_iip_device_inst_mstr_aclk_latency}]
set_max_delay -ignore_clock_latency   \
 -from [get_clocks pcie_iip_device_inst_core_clk] \
 -to [list [get_clocks pcie_iip_device_inst_slv_aclk_ug] [get_clocks pcie_iip_device_inst_slv_aclk]] [expr 4 + ${pcie_iip_device_inst_core_clk_latency}]
set_max_delay -ignore_clock_latency   \
 -from [list [get_clocks pcie_iip_device_inst_slv_aclk_ug]] \
 -to [get_clocks pcie_iip_device_inst_core_clk] [expr 4 + ${pcie_iip_device_inst_slv_aclk_ug_latency}]
set_max_delay -ignore_clock_latency   \
 -from [list [get_clocks pcie_iip_device_inst_slv_aclk]] \
 -to [get_clocks pcie_iip_device_inst_core_clk] [expr 4 + ${pcie_iip_device_inst_slv_aclk_latency}]
set_max_delay -ignore_clock_latency   \
 -from [list [get_clocks pcie_iip_device_inst_aux_clk_g]] \
 -to [list [get_clocks pcie_iip_device_inst_slv_aclk_ug] [get_clocks pcie_iip_device_inst_slv_aclk]] [expr 4 + ${pcie_iip_device_inst_aux_clk_g_latency}]
set_max_delay -ignore_clock_latency   \
 -from [list [get_clocks pcie_iip_device_inst_aux_clk]] \
 -to [list [get_clocks pcie_iip_device_inst_slv_aclk_ug] [get_clocks pcie_iip_device_inst_slv_aclk]] [expr 4 + ${pcie_iip_device_inst_aux_clk_latency}]
set_max_delay -ignore_clock_latency   \
 -from [list [get_clocks pcie_iip_device_inst_slv_aclk_ug]] \
 -to [list [get_clocks pcie_iip_device_inst_aux_clk_g] [get_clocks pcie_iip_device_inst_aux_clk]] [expr 4 + ${pcie_iip_device_inst_slv_aclk_ug_latency}]
set_max_delay -ignore_clock_latency   \
 -from [list [get_clocks pcie_iip_device_inst_slv_aclk]] \
 -to [list [get_clocks pcie_iip_device_inst_aux_clk_g] [get_clocks pcie_iip_device_inst_aux_clk]] [expr 4 + ${pcie_iip_device_inst_slv_aclk_latency}]
set_max_delay -ignore_clock_latency   \
 -from [get_clocks pcie_iip_device_inst_core_clk] \
 -to [list [get_clocks pcie_iip_device_inst_dbi_aclk] [get_clocks pcie_iip_device_inst_dbi_aclk_ug]] [expr 4 + ${pcie_iip_device_inst_core_clk_latency}]
set_max_delay -ignore_clock_latency   \
 -from [list [get_clocks pcie_iip_device_inst_dbi_aclk]] \
 -to [get_clocks pcie_iip_device_inst_core_clk] [expr 4 + ${pcie_iip_device_inst_dbi_aclk_latency}]
set_max_delay -ignore_clock_latency   \
 -from [list [get_clocks pcie_iip_device_inst_dbi_aclk_ug]] \
 -to [get_clocks pcie_iip_device_inst_core_clk] [expr 4 + ${pcie_iip_device_inst_dbi_aclk_ug_latency}]
set_max_delay -ignore_clock_latency   \
 -from [list [get_clocks pcie_iip_device_inst_aux_clk_g]] \
 -to [list [get_clocks pcie_iip_device_inst_dbi_aclk] [get_clocks pcie_iip_device_inst_dbi_aclk_ug]] [expr 4 + ${pcie_iip_device_inst_aux_clk_g_latency}]
set_max_delay -ignore_clock_latency   \
 -from [list [get_clocks pcie_iip_device_inst_aux_clk]] \
 -to [list [get_clocks pcie_iip_device_inst_dbi_aclk] [get_clocks pcie_iip_device_inst_dbi_aclk_ug]] [expr 4 + ${pcie_iip_device_inst_aux_clk_latency}]
set_max_delay -ignore_clock_latency   \
 -from [list [get_clocks pcie_iip_device_inst_dbi_aclk]] \
 -to [list [get_clocks pcie_iip_device_inst_aux_clk_g] [get_clocks pcie_iip_device_inst_aux_clk]] [expr 4 + ${pcie_iip_device_inst_dbi_aclk_latency}]
set_max_delay -ignore_clock_latency   \
 -from [list [get_clocks pcie_iip_device_inst_dbi_aclk_ug]] \
 -to [list [get_clocks pcie_iip_device_inst_aux_clk_g] [get_clocks pcie_iip_device_inst_aux_clk]] [expr 4 + ${pcie_iip_device_inst_dbi_aclk_ug_latency}]
set_case_analysis 1 [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_pcie_registers/reg_ls_mode_sel]
set_case_analysis 0 [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_pcie_registers/reg_ls_sw]
set_case_analysis 0 [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_pcie_registers/reg_ds_sw]
set_case_analysis 0 [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_pcie_registers/reg_sd_sw]
#added by yli 0721
set_case_analysis 0 [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_pcie_registers/reg_test1*]
set_case_analysis 0 [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_pcie_registers/reg_rme*]
set_case_analysis 0 [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_pcie_registers/reg_rm*[3]]
set_case_analysis 0 [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_pcie_registers/reg_rm*[2]]
set_case_analysis 1 [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_pcie_registers/reg_rm*[1]]
set_case_analysis 0 [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_pcie_registers/reg_rm*[0]]





set_clock_groups  -logically_exclusive -name pipe0_pclk_gen2_1  -group         \
[get_clocks pcie_iip_device_inst_pipe0_pclk_gen2] -group [get_clocks pcie_iip_device_inst_pipe0_pclk_gen1]
#reomove pcie_iip_device_inst_pipe1_pclk_gen2 by yli 0721
#set_clock_groups  -logically_exclusive -name pipe1_pclk_gen2_1  -group         \
[get_clocks pcie_iip_device_inst_pipe1_pclk_gen2] -group [get_clocks pcie_iip_device_inst_pipe1_pclk_gen1]

set_clock_groups  -asynchronous -name u_subsystem/u_phy/pcie_pipe/phy/rx0_clk_others_1  -group [list       \
[get_clocks sirius_sub_3_inst/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/phy/rx0_clk] [get_clocks pcie_iip_device_inst_rx0_m] [get_clocks sirius_sub_3_inst/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/phy/rx0_ana_word_clk]  \
[get_clocks sirius_sub_3_inst/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/phy/rx0_out_clk] [get_clocks sirius_sub_3_inst/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/phy/rx0_wclk]]
set_clock_groups  -asynchronous -name u_subsystem/u_phy/pcie_pipe/phy/rx1_clk_others_1  -group [list       \
[get_clocks sirius_sub_3_inst/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/phy/rx1_clk] [get_clocks pcie_iip_device_inst_rx1_m] [get_clocks sirius_sub_3_inst/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/phy/rx1_ana_word_clk]  \
[get_clocks sirius_sub_3_inst/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/phy/rx1_out_clk] [get_clocks sirius_sub_3_inst/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/phy/rx1_wclk]]
set_clock_groups  -asynchronous -name ref_clk_others_1  -group [get_clocks     \
pcie_iip_device_inst_ref_clk]
set_clock_groups  -asynchronous -name u_subsystem/u_phy/pcie_pipe/phy/ref_ana_usb2_clk_others_1  -group    \
[list [get_clocks sirius_sub_3_inst/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/phy/ref_ana_usb2_clk] [get_clocks sirius_sub_3_inst/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/phy/ref_output_clk]]
set_clock_groups  -asynchronous -name u_subsystem/u_phy/pcie_pipe/phy/tx0_out_word_clk_others_1  -group    \
[list [get_clocks sirius_sub_3_inst/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/phy/tx0_out_word_clk] [get_clocks sirius_sub_3_inst/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/phy/tx1_out_word_clk]      \
[get_clocks pcie_iip_device_inst_mpll_word_clk_0] [get_clocks sirius_sub_3_inst/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/phy/mpll_ana_word_clk] [get_clocks    \
sirius_sub_3_inst/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/phy/mpll_ana_dword_clk] [get_clocks sirius_sub_3_inst/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/phy/mpll_ana_qword_clk] [get_clocks        \
sirius_sub_3_inst/pcie_iip_device_inst/u_subsystem/u_phy/pcie_pipe/phy/mpll_ana_refssc_clk] [get_clocks pcie_iip_device_inst_phy0_mpll_word_clk] [get_clocks           \
pcie_iip_device_inst_phy0_mpll_dword_clk] [get_clocks pcie_iip_device_inst_phy0_mpll_qword_clk]]
set_clock_groups  -asynchronous -name mpll0_word_clk_glue_others_1  -group     \
[list [get_clocks pcie_iip_device_inst_mpll0_dword_clk_glue]       \
[get_clocks pcie_iip_device_inst_mpll0_qword_clk_glue] [get_clocks pcie_iip_device_inst_pipe0_pclk_gen2] [get_clocks     \
pcie_iip_device_inst_pipe0_pclk_gen1] \
[get_clocks pcie_iip_device_inst_core_clk] [get_clocks pcie_iip_device_inst_core_clk_ug] [get_clocks pcie_iip_device_inst_aux_clk]  [get_clocks pcie_iip_device_inst_aux_clk_g] [get_clocks pcie_iip_device_inst_radm_clk_g]]
#remove pcie_iip_device_inst_pipe1_pclk_gen2 by yli 0721
set_clock_groups  -asynchronous -name mpll1_word_clk_glue_others_1  -group     \
[list [get_clocks pcie_iip_device_inst_mpll1_dword_clk_glue]       \
[get_clocks pcie_iip_device_inst_mpll1_qword_clk_glue] [get_clocks     \
pcie_iip_device_inst_pipe1_pclk_gen1]]
set_false_path -from [list [get_clocks pcie_iip_device_inst_slv_aclk] [get_clocks pcie_iip_device_inst_slv_aclk_ug] \
[get_clocks pcie_iip_device_inst_mstr_aclk] [get_clocks pcie_iip_device_inst_mstr_aclk_ug] \
[get_clocks pcie_iip_device_inst_dbi_aclk] [get_clocks pcie_iip_device_inst_dbi_aclk_ug]] -to \
[list [get_clocks pcie_iip_device_inst_core_clk] \
[get_clocks pcie_iip_device_inst_aux_clk]  [get_clocks pcie_iip_device_inst_aux_clk_g] \
[get_clocks pcie_iip_device_inst_core_clk_ug] [get_clocks pcie_iip_device_inst_radm_clk_g]]
set_false_path -from [list [get_clocks pcie_iip_device_inst_core_clk] [get_clocks pcie_iip_device_inst_core_clk_ug] \
[get_clocks pcie_iip_device_inst_aux_clk]  [get_clocks pcie_iip_device_inst_aux_clk_g] \
[get_clocks pcie_iip_device_inst_radm_clk_g]] -to \
[list [get_clocks pcie_iip_device_inst_slv_aclk] [get_clocks pcie_iip_device_inst_slv_aclk_ug] \
[get_clocks pcie_iip_device_inst_mstr_aclk] [get_clocks pcie_iip_device_inst_mstr_aclk_ug] \
[get_clocks pcie_iip_device_inst_dbi_aclk] [get_clocks pcie_iip_device_inst_dbi_aclk_ug]]
set_false_path -from [list [get_clocks pcie_iip_device_inst_dbi_aclk]  [get_clocks pcie_iip_device_inst_dbi_aclk_ug] ] -to [list [get_clocks core_clk_h]  [get_clocks phy_mpll_dword_clk_h]]
set_false_path -from [list [get_clocks core_clk_h]  [get_clocks phy_mpll_dword_clk_h] ] -to [list [get_clocks pcie_iip_device_inst_dbi_aclk]  [get_clocks pcie_iip_device_inst_dbi_aclk_ug]]
set_disable_timing [get_cells ${sub3_inst_hier}/pcie_iip_device_inst/external_rams/u3_ram_radm_qbuffer_data] -from CLKA -to CLKB
set_disable_timing [get_cells ${sub3_inst_hier}/pcie_iip_device_inst/external_rams/u3_ram_radm_qbuffer_data] -from CLKB -to CLKA
set_disable_timing [get_cells ${sub3_inst_hier}/pcie_iip_device_inst/external_rams/u0_ram_radm_qbuffer_hdr]  -from CLKA -to CLKB 
set_disable_timing [get_cells ${sub3_inst_hier}/pcie_iip_device_inst/external_rams/u0_ram_radm_qbuffer_hdr]  -from CLKB -to CLKA 
set_disable_timing [get_cells ${sub3_inst_hier}/pcie_iip_device_inst/external_rams/u_edma_rdbuff_ram2p]      -from CLKA -to CLKB 
set_disable_timing [get_cells ${sub3_inst_hier}/pcie_iip_device_inst/external_rams/u_edma_rdbuff_ram2p]      -from CLKB -to CLKA 
set_disable_timing [get_cells ${sub3_inst_hier}/pcie_iip_device_inst/external_rams/u_ib_mcpl_sb_ram_0]       -from CLKA -to CLKB 
set_disable_timing [get_cells ${sub3_inst_hier}/pcie_iip_device_inst/external_rams/u_ib_mcpl_sb_ram_0]       -from CLKB -to CLKA 
set_disable_timing [get_cells ${sub3_inst_hier}/pcie_iip_device_inst/external_rams/u_ib_mcpl_sb_ram_1]       -from CLKA -to CLKB 
set_disable_timing [get_cells ${sub3_inst_hier}/pcie_iip_device_inst/external_rams/u_ib_mcpl_sb_ram_1]       -from CLKB -to CLKA 
set_disable_timing [get_cells ${sub3_inst_hier}/pcie_iip_device_inst/external_rams/u_ob_ccmp_data_ram]       -from CLKA -to CLKB 
set_disable_timing [get_cells ${sub3_inst_hier}/pcie_iip_device_inst/external_rams/u_ob_ccmp_data_ram]       -from CLKB -to CLKA 
set_disable_timing [get_cells ${sub3_inst_hier}/pcie_iip_device_inst/external_rams/u_ib_rreq_ordr_ram]       -from CLKA -to CLKB 
set_disable_timing [get_cells ${sub3_inst_hier}/pcie_iip_device_inst/external_rams/u_ib_rreq_ordr_ram]       -from CLKB -to CLKA 
set_disable_timing [get_cells ${sub3_inst_hier}/pcie_iip_device_inst/external_rams/u_ram_2p_sotbuf]          -from CLKA -to CLKB 
set_disable_timing [get_cells ${sub3_inst_hier}/pcie_iip_device_inst/external_rams/u_ram_2p_sotbuf]          -from CLKB -to CLKA 
set_disable_timing [get_cells ${sub3_inst_hier}/pcie_iip_device_inst/external_rams/u_ib_wreq_c2a_cdc_ram]    -from CLKA -to CLKB 
set_disable_timing [get_cells ${sub3_inst_hier}/pcie_iip_device_inst/external_rams/u_ib_wreq_c2a_cdc_ram]    -from CLKB -to CLKA 
set_disable_timing [get_cells ${sub3_inst_hier}/pcie_iip_device_inst/external_rams/u_ib_mcpl_a2c_cdc_ram]    -from CLKA -to CLKB 
set_disable_timing [get_cells ${sub3_inst_hier}/pcie_iip_device_inst/external_rams/u_ib_mcpl_a2c_cdc_ram]    -from CLKB -to CLKA
set_disable_timing [get_cells ${sub3_inst_hier}/pcie_iip_device_inst/external_rams/u_ob_pdcmp_data_ram]      -from CLKA -to CLKB
set_disable_timing [get_cells ${sub3_inst_hier}/pcie_iip_device_inst/external_rams/u_ob_pdcmp_hdr_ram]       -from CLKA -to CLKB
set_disable_timing [get_cells ${sub3_inst_hier}/pcie_iip_device_inst/external_rams/u_ob_npdcmp_ram]          -from CLKA -to CLKB
set_disable_timing [get_cells ${sub3_inst_hier}/pcie_iip_device_inst/external_rams/u_ib_rreq_c2a_cdc_ram]    -from CLKB -to CLKA
set_disable_timing [get_cells ${sub3_inst_hier}/pcie_iip_device_inst/external_rams/u_ob_cpl_c2a_cdc_ram]     -from CLKB -to CLKA   
set_false_path -from [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_clk_rst/u_clk_rst/u_sync_reset_mstr_axi_resetn/u_sync/U_SYNC/GEN_FST2_sample_syncl_reg_0_/CK] -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_pcie_registers/pcie_reg_dout_r_reg_23_/D]
set_false_path -from [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_subsystem/u_clk_rst/u_clk_rst/u_sync_reset_slv_axi_resetn/u_sync/U_SYNC/GEN_FST2_sample_syncl_reg_0_/CK] -to [get_pins ${sub3_inst_hier}/pcie_iip_device_inst/u_pcie_registers/pcie_reg_dout_r_reg_22_/D]
#remove clocks pcie_iip_device_inst_pipe1_pclk_gen2 by yli 0721
#set_false_path -from [get_clocks pcie_iip_device_inst_pipe0_pclk_gen1] -to [get_clocks pcie_iip_device_inst_pipe1_pclk_gen2]
set_false_path -from [get_clocks pcie_iip_device_inst_pipe0_pclk_gen2] -to [get_clocks pcie_iip_device_inst_pipe1_pclk_gen1]
set_false_path -from [get_clocks pcie_iip_device_inst_pipe1_pclk_gen1] -to [get_clocks pcie_iip_device_inst_pipe0_pclk_gen2]
#set_false_path -from [get_clocks pcie_iip_device_inst_pipe1_pclk_gen2] -to [get_clocks pcie_iip_device_inst_pipe0_pclk_gen1]

# typec
set_case_analysis 1 [get_pins ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_cdnsusbss_drd_ips/psm_clk_ext_select]
set_case_analysis 0 [get_pins ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_cdnsusbss_drd_ips/xhci_debug_sel\[0\] ]
set_case_analysis 0 [get_pins ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_cdnsusbss_drd_ips/xhci_debug_sel\[1\] ]
set_case_analysis 0 [get_pins ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_cdnsusbss_drd_ips/xhci_debug_sel\[2\] ]
set_case_analysis 0 [get_pins ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_cdnsusbss_drd_ips/xhci_debug_sel\[3\] ]
set_case_analysis 0 [get_pins ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_cdnsusbss_drd_ips/xhci_debug_sel\[4\] ]
set_case_analysis 0 [get_pins ${sub3_inst_hier}/$USBPHY_INST/u_pma/rx_rd_clk_ln_0]
set_case_analysis 0 [get_pins ${sub3_inst_hier}/$USBPHY_INST/u_pma/rx_rd_clk_ln_3]
set_case_analysis 0 [get_pins ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_cdnsusbss_drd_ips/u_cdnsusbss_drd_phy/u_sdtc01cay_t28hpc_4t2r_vf180_6020/u_pma/cmn_ref_clk_sel\[2\]]
set_case_analysis 1 [get_pins ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_cdnsusbss_drd_ips/u_cdnsusbss_drd_phy/u_sdtc01cay_t28hpc_4t2r_vf180_6020/u_pma/cmn_ref_clk_sel\[1\]]
set_case_analysis 1 [get_pins ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_cdnsusbss_drd_ips/u_cdnsusbss_drd_phy/u_sdtc01cay_t28hpc_4t2r_vf180_6020/u_pma/cmn_ref_clk_sel\[0\]]
set_case_analysis 0 [get_pins -nocase  ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_cdnsusbss_drd_ips/u_cdnsusbss_drd_phy/u_cdnsusbss_drd_soc/u_clkep_mux/sel_a_degli_reg/Q]
set_case_analysis 1 [get_pins -nocase  ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_cdnsusbss_drd_ips/u_cdnsusbss_drd_phy/u_cdnsusbss_drd_soc/u_clkep_mux/sel_b_degli_reg/Q]
set_case_analysis 1 [get_pins -nocase  ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_cdnsusbss_drd_ips/u_cdnsusbss_drd_phy/u_cdnsusbss_drd_soc/u_cdnsxhci_soc/u_host_ip_top/u_aux_fl1009/u_aux_clk/u_aux_clk_switch_0_/aux_clk_mux_0/sel_a_degli_reg/Q]
set_case_analysis 0 [get_pins -nocase  ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_cdnsusbss_drd_ips/u_cdnsusbss_drd_phy/u_cdnsusbss_drd_soc/u_cdnsxhci_soc/u_host_ip_top/u_aux_fl1009/u_aux_clk/u_aux_clk_switch_0_/aux_clk_mux_0/sel_b_degli_reg/Q]
set_case_analysis 1 [get_pins -nocase  ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_cdnsusbss_drd_ips/u_cdnsusbss_drd_phy/u_cdnsusbss_drd_soc/u_cdnsxhci_soc/u_host_ip_top/u_aux_fl1009/u_aux_clk/u0_aux_clk_switch/aux_clk_mux_0/sel_a_degli_reg/Q]
set_case_analysis 0 [get_pins -nocase  ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_cdnsusbss_drd_ips/u_cdnsusbss_drd_phy/u_cdnsusbss_drd_soc/u_cdnsxhci_soc/u_host_ip_top/u_aux_fl1009/u_aux_clk/u0_aux_clk_switch/aux_clk_mux_0/sel_b_degli_reg/Q]
set_case_analysis 1 [get_pins -nocase  ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_cdnsusbss_drd_ips/u_cdnsusbss_drd_phy/u_cdnsusbss_drd_soc/u_cdnsxhci_soc/u_host_ip_top/u_aux_fl1009/u_aux_clk/u_lpm_stb_clk_switch/aux_clk_mux_0/sel_a_degli_reg/Q]
set_case_analysis 0 [get_pins -nocase  ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_cdnsusbss_drd_ips/u_cdnsusbss_drd_phy/u_cdnsusbss_drd_soc/u_cdnsxhci_soc/u_host_ip_top/u_aux_fl1009/u_aux_clk/u_lpm_stb_clk_switch/aux_clk_mux_0/sel_b_degli_reg/Q]
set_case_analysis 0 [get_pins -nocase  ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_cdnsusbss_drd_ips/u_cdnsusbss_drd_phy/u_cdnsusbss_drd_soc/u_cdnsusbss_drd_mode_ctrl/u_cdnsusbss_drd_sfr/drd_typec_cfg_reg_reg_0_/Q]
set_case_analysis 1 [get_pins -nocase  ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_cdnsusbss_drd_ips/u_usb3_phy_refclk_switch/aux_clk_mux_0/sel_a_degli_reg/Q] 
set_case_analysis 0 [get_pins -nocase  ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_cdnsusbss_drd_ips/u_usb3_phy_refclk_switch/aux_clk_mux_0/sel_b_degli_reg/Q]
set_case_analysis 1 [get_pins -nocase  ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_cdnsusbss_drd_ips/u_cdnsusbss_drd_phy/u_cdnsusbss_drd_soc/u_otgclk_switch/aux_clk_mux_0/sel_a_degli_reg/Q]
set_case_analysis 0 [get_pins -nocase  ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_cdnsusbss_drd_ips/u_cdnsusbss_drd_phy/u_cdnsusbss_drd_soc/u_otgclk_switch/aux_clk_mux_0/sel_b_degli_reg/Q]
set_case_analysis 0 [get_pins ${sub3_inst_hier}/scan_rstn]
set_case_analysis 0 [get_pins ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/scanen_cg]
set_case_analysis 0 [get_pins ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/cmn_scanin]
set_case_analysis 0 [get_pins ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/scan_phy_pipe_clk]
set_case_analysis 0 [get_pins ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/xcvr_scanin_l]
set_case_analysis 0 [get_pins ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/xcvr_scanin_r]
set_case_analysis 0 [get_pins ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/aux_scanin]
set_case_analysis 0 [get_pins ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/usb3_tx_bscan_ext_shiftdr]
set_case_analysis 0 [get_pins ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/usb3_tx_bscan_ext_clockdr]
set_case_analysis 0 [get_pins ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/usb3_tx_bscan_ext_updatedr]
set_case_analysis 0 [get_pins ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/usb3_tx_bscan_ext_mode_c]
set_case_analysis 0 [get_pins ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/usb3_tx_bscan_ext_ac]
set_case_analysis 0 [get_pins ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/usb3_tx_bscan_ext_acpulse]
set_case_analysis 0 [get_pins ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/usb3_tx_bscan_ext_highz]
set_case_analysis 0 [get_pins ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/usb3_tx_bscan_ext_tdi]
set_case_analysis 0 [get_pins ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/usb3_rx_bscan_ext_shiftdr]
set_case_analysis 0 [get_pins ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/usb3_rx_bscan_ext_clockdr]
set_case_analysis 0 [get_pins ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/usb3_rx_bscan_ext_pc]
set_case_analysis 0 [get_pins ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/usb3_rx_bscan_ext_ac]
set_case_analysis 0 [get_pins ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/usb3_rx_bscan_ext_tdi]
set_case_analysis 0 [get_pins ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/usb3_tx_bscan_mode_en_ln_0]
set_case_analysis 0 [get_pins ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/usb3_tx_bscan_mode_en_ln_1]
set_case_analysis 0 [get_pins ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/usb3_tx_bscan_mode_en_ln_2]
set_case_analysis 0 [get_pins ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/usb3_tx_bscan_mode_en_ln_3]
set_case_analysis 0 [get_pins ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/usb3_rx_bscan_mode_en_ln_1]
set_case_analysis 0 [get_pins ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/usb3_rx_bscan_mode_en_ln_2]
set_case_analysis 0 [get_pins ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/usb3_aux_bscan_mode_en]
set_case_analysis 0 [get_pins ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/refclk_p]
set_case_analysis 0 [get_pins ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/refclk_m]
set_case_analysis 0 [get_pins ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_cdnsusbss_drd_ips/U_USBSS_DEV_USBSS_MEM_TOP/u_mem*/DS]
set_case_analysis 0 [get_pins ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_cdnsusbss_drd_ips/U_USBSS_DEV_USBSS_MEM_TOP/u_mem*/SD]
set_case_analysis 0 [get_pins ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_cdnsusbss_drd_ips/u_ram_2p_*/u_mem*/DS]
set_case_analysis 0 [get_pins ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_cdnsusbss_drd_ips/u_ram_2p_*/u_mem*/SD]
set_case_analysis 0 [get_pins ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_cdnsusbss_drd_ips/u_fl1009_ram/*/u_mem*/DS]
set_case_analysis 0 [get_pins ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_cdnsusbss_drd_ips/u_fl1009_ram/*/u_mem*/SD]
set_case_analysis 0 [get_pins ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_cdnsusbss_drd_ips/u_fl1009_cntx_ram/*/u_mem*/DS]
set_case_analysis 0 [get_pins ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_cdnsusbss_drd_ips/u_fl1009_cntx_ram/*/u_mem*/SD]
set_case_analysis 0 [get_pins ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_cdn_usb_tcpc_xt_ips/iram0/u_mem/DS]
set_case_analysis 0 [get_pins ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_cdn_usb_tcpc_xt_ips/iram0/u_mem/SD]
set_case_analysis 0 [get_pins ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_cdn_usb_tcpc_xt_ips/dram0/u_mem/DS]
set_case_analysis 0 [get_pins ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_cdn_usb_tcpc_xt_ips/dram0/u_mem/SD]
set_case_analysis 0 [get_pins ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_ats_source_mhdp_core_mem/source_memories_i/*/u_mem/DS]
set_case_analysis 0 [get_pins ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_ats_source_mhdp_core_mem/source_memories_i/*/u_mem/SD]
set_case_analysis 0 [get_pins ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_ats_source_mhdp_core_mem/source_memories_i/u_aud_mem/DS]
set_case_analysis 0 [get_pins ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_ats_source_mhdp_core_mem/source_memories_i/u_aud_mem/SD]
set_case_analysis 0 [get_pins ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_ats_source_mhdp_core_mem/source_memories_i/u_vid_mem/DS]
set_case_analysis 0 [get_pins ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_ats_source_mhdp_core_mem/source_memories_i/u_vid_mem/SD]
# new added yli 0711
set_case_analysis 0 [get_pins ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_ats_source_mhdp_core_mem/source_memories_i/source_dram/u_mem/LS]


set_disable_timing [get_cells ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_cdnsusbss_drd_ips/u_fl1009_ram/u_cpl_collect_ram_wrapper/u_mem_0] -from CLKA -to CLKB
set_disable_timing [get_cells ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_cdnsusbss_drd_ips/u_fl1009_ram/u_cpl_collect_ram_wrapper/u_mem_0] -from CLKB -to CLKA
set_disable_timing [get_cells ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_cdnsusbss_drd_ips/u_fl1009_ram/u_cpl_collect_ram_wrapper/u_mem_1] -from CLKA -to CLKB
set_disable_timing [get_cells ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_cdnsusbss_drd_ips/u_fl1009_ram/u_cpl_collect_ram_wrapper/u_mem_1] -from CLKB -to CLKA
set_disable_timing [get_cells ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_cdnsusbss_drd_ips/u_fl1009_ram/u_cpl_collect_ram_wrapper/u_mem_2] -from CLKA -to CLKB
set_disable_timing [get_cells ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_cdnsusbss_drd_ips/u_fl1009_ram/u_cpl_collect_ram_wrapper/u_mem_2] -from CLKB -to CLKA
set_disable_timing [get_cells ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_ats_source_mhdp_core_mem/source_memories_i/u_vid_mem] -from CLKA -to CLKB
set_disable_timing [get_cells ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_ats_source_mhdp_core_mem/source_memories_i/u_vid_mem] -from CLKB -to CLKA
set_disable_timing [get_cells ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_ats_source_mhdp_core_mem/source_memories_i/u_aud_mem] -from CLKA -to CLKB
set_disable_timing [get_cells ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_ats_source_mhdp_core_mem/source_memories_i/u_aud_mem] -from CLKB -to CLKA
set_disable_timing [get_cells ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_cdnsusbss_drd_ips/u_ram_2p_rd_cmd/u_mem] -from CLKA -to CLKB
set_disable_timing [get_cells ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_cdnsusbss_drd_ips/u_ram_2p_rd_cmd/u_mem] -from CLKB -to CLKA
set_disable_timing [get_cells ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_cdnsusbss_drd_ips/u_ram_2p_wr_cmd/u_mem] -from CLKA -to CLKB
set_disable_timing [get_cells ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_cdnsusbss_drd_ips/u_ram_2p_wr_cmd/u_mem] -from CLKB -to CLKA
#comment due to duplicate command by yli 0711
#set_disable_timing [get_cells ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_cdnsusbss_drd_ips/u_ram_2p_rd_cmd/u_mem] -from CLKA -to CLKB
#set_disable_timing [get_cells ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_cdnsusbss_drd_ips/u_ram_2p_rd_cmd/u_mem] -from CLKB -to CLKA
set_disable_timing [get_cells ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_cdnsusbss_drd_ips/u_fl1009_ram/u_dbgp_bulkin_ram/u_mem] -from CLKA -to CLKB
set_disable_timing [get_cells ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_cdnsusbss_drd_ips/u_fl1009_ram/u_dbgp_bulkin_ram/u_mem] -from CLKB -to CLKA
set_disable_timing [get_cells ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_cdnsusbss_drd_ips/u_fl1009_ram/u_dbgp_bulkout_ram/u_mem] -from CLKA -to CLKB
set_disable_timing [get_cells ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_cdnsusbss_drd_ips/u_fl1009_ram/u_dbgp_bulkout_ram/u_mem] -from CLKB -to CLKA
set_disable_timing [get_cells ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_cdnsusbss_drd_ips/u_fl1009_ram/u_dbgp_strfifo_ram/u_mem] -from CLKA -to CLKB
set_disable_timing [get_cells ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_cdnsusbss_drd_ips/u_fl1009_ram/u_dbgp_strfifo_ram/u_mem] -from CLKB -to CLKA
set_disable_timing [get_cells ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_cdnsusbss_drd_ips/u_ram_2p_wr_data/u_mem] -from CLKA -to CLKB
set_disable_timing [get_cells ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_cdnsusbss_drd_ips/u_ram_2p_wr_data/u_mem] -from CLKB -to CLKA
set_disable_timing [get_cells ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_cdnsusbss_drd_ips/u_fl1009_cntx_ram/u_slot_cntx_ram_wrapper/u_mem] -from CLKA -to CLKB
set_disable_timing [get_cells ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_cdnsusbss_drd_ips/u_fl1009_cntx_ram/u_slot_cntx_ram_wrapper/u_mem] -from CLKB -to CLKA
set_disable_timing [get_cells ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_cdnsusbss_drd_ips/u_fl1009_ram/u_idma_addr_fifo_ram_wrapper/u_mem] -from CLKA -to CLKB
set_disable_timing [get_cells ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_cdnsusbss_drd_ips/u_fl1009_ram/u_idma_addr_fifo_ram_wrapper/u_mem] -from CLKB -to CLKA
set_disable_timing [get_cells ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_cdnsusbss_drd_ips/u_fl1009_cntx_ram/u_dma_cntx_ram_wrapper/u_mem] -from CLKA -to CLKB
set_disable_timing [get_cells ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_cdnsusbss_drd_ips/u_fl1009_cntx_ram/u_dma_cntx_ram_wrapper/u_mem] -from CLKB -to CLKA
set_disable_timing [get_cells ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_cdnsusbss_drd_ips/u_fl1009_cntx_ram/u_sch_cntx_ram_wrapper/u_mem] -from CLKA -to CLKB
set_disable_timing [get_cells ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_cdnsusbss_drd_ips/u_fl1009_cntx_ram/u_sch_cntx_ram_wrapper/u_mem] -from CLKB -to CLKA
set_disable_timing [get_cells ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_cdnsusbss_drd_ips/u_ram_2p_rd_resp/u_mem_0] -from CLKA -to CLKB
set_disable_timing [get_cells ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_cdnsusbss_drd_ips/u_ram_2p_rd_resp/u_mem_0] -from CLKB -to CLKA
set_disable_timing [get_cells ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_cdnsusbss_drd_ips/u_fl1009_cntx_ram/u_trm_cntx_ram_wrapper/u_mem_0] -from CLKA -to CLKB
set_disable_timing [get_cells ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_cdnsusbss_drd_ips/u_fl1009_cntx_ram/u_trm_cntx_ram_wrapper/u_mem_0] -from CLKB -to CLKA
set_disable_timing [get_cells ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_cdnsusbss_drd_ips/u_fl1009_cntx_ram/u_trm_cntx_ram_wrapper/u_mem_1] -from CLKA -to CLKB
set_disable_timing [get_cells ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_cdnsusbss_drd_ips/u_fl1009_cntx_ram/u_trm_cntx_ram_wrapper/u_mem_1] -from CLKB -to CLKA
set_disable_timing [get_cells ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_ats_source_mhdp_core_mem/source_mhdp_core_top_i/source_car_i/rst_mux_dptx_phy_char_rstn/g_double_sync_irstn_clk/synchronizer_1_/out_i_reg_0_] -from CK -to Q
set_case_analysis 0 [get_pins ${sub3_inst_hier}/cdn_typec_subsystem_top_inst/u_ats_source_mhdp_core_mem/source_memories_i/source_iram/u_mem/LS]
set_false_path -through [get_pins ${sub3_inst_hier}/irq_typc_int]
set_false_path -through [get_pins ${sub3_inst_hier}/typec_ate_out]
set_false_path -through [get_pins ${sub3_inst_hier}/typec_mon_out]
set_false_path -through [get_pins ${sub3_inst_hier}/RGU_TYPEC_mhdp_rstn]
set_false_path -through [get_pins ${sub3_inst_hier}/RGU_TYPEC_vif_rstn]
set_false_path -through [get_pins ${sub3_inst_hier}/RGU_TYPEC_i2s_rstn]
set_false_path -through [get_pins ${sub3_inst_hier}/RGU_TYPEC_pwrup_rstn]
set_false_path -through [get_pins ${sub3_inst_hier}/RGU_TYPEC_axi_rstn]
set_false_path -through [get_pins ${sub3_inst_hier}/RGU_TYPEC_phy_rstn]
# added by yli 0711
set_false_path -through [get_pins ${sub3_inst_hier}/RGU_TYPEC_pclk_rstn]

set_false_path -through [get_pins ${sub3_inst_hier}/scan_rstn]
set_false_path -through [get_pins ${sub3_inst_hier}/RGU_PCIE_power_up_rst_n]
set_false_path -through [get_pins ${sub3_inst_hier}/RGU_PCIE_phy_reset_n]
set_false_path -through [get_pins ${sub3_inst_hier}/PCIE_PERST_DET_PADC]
set_false_path -through [get_pins ${sub3_inst_hier}/RGU_PCIE_pcs_scan_rst_n]
set_false_path -through [get_pins ${sub3_inst_hier}/RGU_PCIE_phy_scan_rst_n]
set_false_path -through [get_pins ${sub3_inst_hier}/typec_ate_in]
set_dont_touch_network  [get_pins ${sub3_inst_hier}/TYPEC_REXT_CC]
set_false_path -through [get_pins ${sub3_inst_hier}/TYPEC_TX0P]
set_false_path -through [get_pins ${sub3_inst_hier}/TYPEC_TX0N]
set_false_path -through [get_pins ${sub3_inst_hier}/TYPEC_TXRX1P]
set_false_path -through [get_pins ${sub3_inst_hier}/TYPEC_TXRX1N]
set_false_path -through [get_pins ${sub3_inst_hier}/TYPEC_TXRX1P]
set_false_path -through [get_pins ${sub3_inst_hier}/TYPEC_TXRX1N]
set_false_path -through [get_pins ${sub3_inst_hier}/TYPEC_TXRX2P]
set_false_path -through [get_pins ${sub3_inst_hier}/TYPEC_TXRX2N]
set_false_path -through [get_pins ${sub3_inst_hier}/TYPEC_TXRX2P]
set_false_path -through [get_pins ${sub3_inst_hier}/TYPEC_TXRX2N]
set_false_path -through [get_pins ${sub3_inst_hier}/TYPEC_TX3P]
set_false_path -through [get_pins ${sub3_inst_hier}/TYPEC_TX3N]
set_false_path -through [get_pins ${sub3_inst_hier}/TYPEC_AUXP]
set_false_path -through [get_pins ${sub3_inst_hier}/TYPEC_AUXN]
set_false_path -through [get_pins ${sub3_inst_hier}/TYPEC_AUXP]
set_false_path -through [get_pins ${sub3_inst_hier}/TYPEC_AUXN]
set_false_path -through [get_pins ${sub3_inst_hier}/TYPEC_AUX_PDPUP]
set_false_path -through [get_pins ${sub3_inst_hier}/TYPEC_AUX_PUPDN]
set_dont_touch_network  [get_pins ${sub3_inst_hier}/TYPEC_TX0P]
set_dont_touch_network  [get_pins ${sub3_inst_hier}/TYPEC_TX0N]
set_dont_touch_network  [get_pins ${sub3_inst_hier}/TYPEC_TXRX1P]
set_dont_touch_network  [get_pins ${sub3_inst_hier}/TYPEC_TXRX1N]
set_dont_touch_network  [get_pins ${sub3_inst_hier}/TYPEC_TXRX2P]
set_dont_touch_network  [get_pins ${sub3_inst_hier}/TYPEC_TXRX2N]
set_dont_touch_network  [get_pins ${sub3_inst_hier}/TYPEC_TX3P]
set_dont_touch_network  [get_pins ${sub3_inst_hier}/TYPEC_TX3N]
set_dont_touch_network  [get_pins ${sub3_inst_hier}/TYPEC_VBUS]
set_dont_touch_network  [get_pins ${sub3_inst_hier}/TYPEC_CC1]
set_dont_touch_network  [get_pins ${sub3_inst_hier}/TYPEC_CC2]

# sub1

# added set case for choosing clkana0 by yli 0816
set_case_analysis 1 [get_pins ${sub1_inst_hier}/hdmi_top_inst/u_DWC_hdmi_rx/u_phy/I2C_JTAGZ]


set_mode NORMAL [get_cells ${sub1_inst_hier}/usb3_top_inst/U_usb3_ssphy/usb3_pipe/phy]
set_case_analysis 1 [get_pins ${sub1_inst_hier}/RGU_HDMI_scanrst_n]
set_case_analysis 0 [get_pins ${sub1_inst_hier}/hdmi_top_inst/u_DWC_hdmi_rx/u_hrctrl/u_edidmemi2c/u_mem/SD]
set_case_analysis 0 [get_pins ${sub1_inst_hier}/hdmi_top_inst/u_DWC_hdmi_rx/u_hrctrl/u_edidmemi2c/u_mem/LS]
set_case_analysis 0 [get_pins ${sub1_inst_hier}/hdmi_top_inst/u_DWC_hdmi_rx/u_hrctrl/u_edidmemi2c/u_mem/DS]
set_case_analysis 0 [get_pins ${sub1_inst_hier}/hdmi_top_inst/u_audio_ram0/SD]
set_case_analysis 0 [get_pins ${sub1_inst_hier}/hdmi_top_inst/u_audio_ram0/DS]
set_case_analysis 0 [get_pins ${sub1_inst_hier}/hdmi_top_inst/u_audio_ram0/LS]
set_case_analysis 0 [get_pins ${sub1_inst_hier}/hdmi_top_inst/u_audio_ram1/SD]
set_case_analysis 0 [get_pins ${sub1_inst_hier}/hdmi_top_inst/u_audio_ram1/DS]
set_case_analysis 0 [get_pins ${sub1_inst_hier}/hdmi_top_inst/u_audio_ram1/LS]
set_case_analysis 0 [get_pins ${sub1_inst_hier}/hdmi_top_inst/u_packet_ram/SD]
set_case_analysis 0 [get_pins ${sub1_inst_hier}/hdmi_top_inst/u_packet_ram/DS]
set_case_analysis 0 [get_pins ${sub1_inst_hier}/hdmi_top_inst/u_packet_ram/LS]
set_case_analysis 0 [get_pins ${sub1_inst_hier}/hdmi_top_inst/u_packet_ram/RM*[0]]
set_case_analysis 1 [get_pins ${sub1_inst_hier}/hdmi_top_inst/u_packet_ram/RM*[1]]
set_case_analysis 0 [get_pins ${sub1_inst_hier}/hdmi_top_inst/u_packet_ram/RM*[2]]
set_case_analysis 0 [get_pins ${sub1_inst_hier}/hdmi_top_inst/u_packet_ram/RM*[3]]
set_case_analysis 0 [get_pins ${sub1_inst_hier}/hdmi_top_inst/u_audio_ram*/RM*[0]]
set_case_analysis 1 [get_pins ${sub1_inst_hier}/hdmi_top_inst/u_audio_ram*/RM*[1]]
set_case_analysis 0 [get_pins ${sub1_inst_hier}/hdmi_top_inst/u_audio_ram*/RM*[2]]
set_case_analysis 0 [get_pins ${sub1_inst_hier}/hdmi_top_inst/u_audio_ram*/RM*[3]]
set_case_analysis 0 [get_pins ${sub1_inst_hier}/hdmi_top_inst/u_DWC_hdmi_rx/u_hrctrl/u_edidmemi2c/u_mem/RM*[0]]
set_case_analysis 1 [get_pins ${sub1_inst_hier}/hdmi_top_inst/u_DWC_hdmi_rx/u_hrctrl/u_edidmemi2c/u_mem/RM*[1]]
set_case_analysis 0 [get_pins ${sub1_inst_hier}/hdmi_top_inst/u_DWC_hdmi_rx/u_hrctrl/u_edidmemi2c/u_mem/RM*[2]]
set_case_analysis 0 [get_pins ${sub1_inst_hier}/hdmi_top_inst/u_DWC_hdmi_rx/u_hrctrl/u_edidmemi2c/u_mem/RM*[3]]
set_multicycle_path -setup -from [get_cells ${sub1_inst_hier}/hdmi_top_inst/u_DWC_hdmi_rx/u_hrctrl/u_hrctrl_dtl/u_funit/u_pkex/u_exout/oph_pkt*] \
 -to [get_cells ${sub1_inst_hier}/hdmi_top_inst/u_DWC_hdmi_rx/u_hrctrl/u_hrctrl_dtl/u_funit/u_pkex/u_pkex_checksum/u_pkex_checksum_gen/ochecksum*] 3
set_multicycle_path -hold  -from [get_cells ${sub1_inst_hier}/hdmi_top_inst/u_DWC_hdmi_rx/u_hrctrl/u_hrctrl_dtl/u_funit/u_pkex/u_exout/oph_pkt*] \
 -to [get_cells ${sub1_inst_hier}/hdmi_top_inst/u_DWC_hdmi_rx/u_hrctrl/u_hrctrl_dtl/u_funit/u_pkex/u_pkex_checksum/u_pkex_checksum_gen/ochecksum*] 2
set_multicycle_path -setup -from [get_cells ${sub1_inst_hier}/hdmi_top_inst/u_DWC_hdmi_rx/u_hrctrl/u_hrctrl_dtl/u_funit/u_pkex/u_exout/osp_0_pkt*] \
 -to [get_cells ${sub1_inst_hier}/hdmi_top_inst/u_DWC_hdmi_rx/u_hrctrl/u_hrctrl_dtl/u_funit/u_pkex/u_pkex_checksum/u_pkex_checksum_gen/ochecksum*] 3
set_multicycle_path -hold  -from [get_cells ${sub1_inst_hier}/hdmi_top_inst/u_DWC_hdmi_rx/u_hrctrl/u_hrctrl_dtl/u_funit/u_pkex/u_exout/osp_0_pkt*] \
 -to [get_cells ${sub1_inst_hier}/hdmi_top_inst/u_DWC_hdmi_rx/u_hrctrl/u_hrctrl_dtl/u_funit/u_pkex/u_pkex_checksum/u_pkex_checksum_gen/ochecksum*] 2
set_multicycle_path -setup -from [get_cells ${sub1_inst_hier}/hdmi_top_inst/u_DWC_hdmi_rx/u_hrctrl/u_hrctrl_dtl/u_funit/u_pkex/u_exout/osp_1_pkt*] \
 -to [get_cells ${sub1_inst_hier}/hdmi_top_inst/u_DWC_hdmi_rx/u_hrctrl/u_hrctrl_dtl/u_funit/u_pkex/u_pkex_checksum/u_pkex_checksum_gen/ochecksum*] 3
set_multicycle_path -hold  -from [get_cells ${sub1_inst_hier}/hdmi_top_inst/u_DWC_hdmi_rx/u_hrctrl/u_hrctrl_dtl/u_funit/u_pkex/u_exout/osp_1_pkt*] \
 -to [get_cells ${sub1_inst_hier}/hdmi_top_inst/u_DWC_hdmi_rx/u_hrctrl/u_hrctrl_dtl/u_funit/u_pkex/u_pkex_checksum/u_pkex_checksum_gen/ochecksum*] 2
set_multicycle_path -setup -from [get_cells ${sub1_inst_hier}/hdmi_top_inst/u_DWC_hdmi_rx/u_hrctrl/u_hrctrl_dtl/u_funit/u_pkex/u_exout/osp_2_pkt*] \
 -to [get_cells ${sub1_inst_hier}/hdmi_top_inst/u_DWC_hdmi_rx/u_hrctrl/u_hrctrl_dtl/u_funit/u_pkex/u_pkex_checksum/u_pkex_checksum_gen/ochecksum*] 3
set_multicycle_path -hold  -from [get_cells ${sub1_inst_hier}/hdmi_top_inst/u_DWC_hdmi_rx/u_hrctrl/u_hrctrl_dtl/u_funit/u_pkex/u_exout/osp_2_pkt*] \
 -to [get_cells ${sub1_inst_hier}/hdmi_top_inst/u_DWC_hdmi_rx/u_hrctrl/u_hrctrl_dtl/u_funit/u_pkex/u_pkex_checksum/u_pkex_checksum_gen/ochecksum*] 2
set_multicycle_path -setup -from [get_cells ${sub1_inst_hier}/hdmi_top_inst/u_DWC_hdmi_rx/u_hrctrl/u_hrctrl_dtl/u_funit/u_pkex/u_exout/osp_3_pkt*] \
 -to [get_cells ${sub1_inst_hier}/hdmi_top_inst/u_DWC_hdmi_rx/u_hrctrl/u_hrctrl_dtl/u_funit/u_pkex/u_pkex_checksum/u_pkex_checksum_gen/ochecksum*] 3
set_multicycle_path -hold  -from [get_cells ${sub1_inst_hier}/hdmi_top_inst/u_DWC_hdmi_rx/u_hrctrl/u_hrctrl_dtl/u_funit/u_pkex/u_exout/osp_3_pkt*] \
 -to [get_cells ${sub1_inst_hier}/hdmi_top_inst/u_DWC_hdmi_rx/u_hrctrl/u_hrctrl_dtl/u_funit/u_pkex/u_pkex_checksum/u_pkex_checksum_gen/ochecksum*] 2
set_false_path -through [get_pins ${sub1_inst_hier}/hdmi_mon_out*]
set_false_path -from [get_clocks rx_tmdsclk_ana0]    -to [get_clocks ipixelclk]
set_false_path -from [get_clocks ipixelclk]          -to [get_clocks rx_tmdsclk_ana0]
set_false_path -from [get_clocks rx_tmdsclk_ana0]    -to [get_clocks CLK_AUDIO_div_buf]
set_false_path -from [get_clocks CLK_AUDIO_div_buf]  -to [get_clocks rx_tmdsclk_ana0]
set_false_path -from [get_clocks rx_tmdsclk_ana0]    -to [get_clocks CLK_CFG_150_G5]
set_false_path -from [get_clocks CLK_CFG_150_G5]     -to [get_clocks rx_tmdsclk_ana0]
set_false_path -from [get_clocks CLK_CEC_HDMI]       -to [get_clocks ipixelclk]
set_false_path -from [get_clocks ipixelclk]          -to [get_clocks CLK_CEC_HDMI]
set_false_path -from [get_clocks CLK_CEC_HDMI]       -to [get_clocks CLK_CFG_HDMI]
set_false_path -from [get_clocks CLK_CFG_HDMI]       -to [get_clocks CLK_CEC_HDMI]
set_false_path -from [get_clocks CLK_CEC_HDMI]       -to [get_clocks ihdmiclk]
set_false_path -from [get_clocks ihdmiclk]           -to [get_clocks CLK_CEC_HDMI]
set_false_path -from [get_clocks CLK_CEC_HDMI]       -to [get_clocks CLK_CFG_150_G5]
set_false_path -from [get_clocks CLK_CFG_150_G5]     -to [get_clocks CLK_CEC_HDMI]
set_false_path -from [get_clocks ipixelclk]          -to [get_clocks CLK_CFG_HDMI]
set_false_path -from [get_clocks CLK_CFG_HDMI]       -to [get_clocks ipixelclk]
set_false_path -from [get_clocks ipixelclk]          -to [get_clocks ihdmiclk]
set_false_path -from [get_clocks ihdmiclk]           -to [get_clocks ipixelclk]
set_false_path -from [get_clocks ipixelclk]          -to [get_clocks CLK_CFG_150_G5]
set_false_path -from [get_clocks CLK_CFG_150_G5]     -to [get_clocks ipixelclk]
set_false_path -from [get_clocks CLK_CFG_150_G5]     -to [get_clocks CLK_AUDIO_div_buf]
set_false_path -from [get_clocks CLK_AUDIO_div_buf]  -to [get_clocks CLK_CFG_150_G5]
set_false_path -from [get_clocks CLK_CFG_150_G5]     -to [get_clocks ibusclk]
set_false_path -from [get_clocks ibusclk]            -to [get_clocks CLK_CFG_150_G5]
set_false_path -from [get_clocks CLK_CFG_150_G5]     -to [get_clocks CLK_CFG_HDMI]
set_false_path -from [get_clocks CLK_CFG_HDMI]       -to [get_clocks CLK_CFG_150_G5]
set_false_path -from [get_clocks ihdmiclk]           -to [get_clocks CLK_CFG_150_G5]
set_false_path -from [get_clocks CLK_CFG_150_G5]     -to [get_clocks ihdmiclk]
set_false_path -from [get_clocks CLK_AUDIO_div_buf]  -to [get_clocks CLK_CFG_150_G5]
set_false_path -from [get_clocks CLK_CFG_150_G5]     -to [get_clocks CLK_AUDIO_div_buf]
set_false_path -from [get_clocks ihdmiclk]           -to [get_clocks CLK_AUDIO_div_buf]
set_false_path -from [get_clocks CLK_AUDIO_div_buf]  -to [get_clocks ihdmiclk]
set_false_path -from [get_clocks ihdmiclk]           -to [get_clocks ibusclk]
set_false_path -from [get_clocks ibusclk]            -to [get_clocks ihdmiclk]
set_false_path -from [get_clocks ihdmiclk]           -to [get_clocks CLK_CFG_HDMI]
set_false_path -from [get_clocks CLK_CFG_HDMI]       -to [get_clocks ihdmiclk]
set_false_path -from [get_clocks CLK_AUDIO_div_buf]  -to [get_clocks CLK_CFG_HDMI]
set_false_path -from [get_clocks CLK_CFG_HDMI]       -to [get_clocks CLK_AUDIO_div_buf]
set_false_path -from [get_clocks CLK_CFG_HDMI]       -to [get_clocks ibusclk]
set_false_path -from [get_clocks ibusclk]            -to [get_clocks CLK_CFG_HDMI]
set_false_path -from [get_clocks TEST_CLK_JTAG_100M] -to [get_clocks CLK_CFG_150_G5]
set_false_path -from [get_clocks CLK_CFG_150_G5]     -to [get_clocks TEST_CLK_JTAG_100M]
#comment by yli 0726
#set_false_path -from [get_clocks rx_tmdsclk_ana0]    -to [get_clocks ihdmiclk]
#set_false_path -from [get_clocks ihdmiclk]           -to [get_clocks rx_tmdsclk_ana0]
#set_false_path -from [get_clocks sirius_sub_1_inst/hdmi_top_inst/u_DWC_hdmi_rx/u_phy/tmdsclkdiv2] -to [get_clocks ihdmiclk]
#set_false_path -from [get_clocks ihdmiclk]                                      -to [get_clocks sirius_sub_1_inst/hdmi_top_inst/u_DWC_hdmi_rx/u_phy/tmdsclkdiv2]
#set_false_path -from [get_clocks sirius_sub_1_inst/hdmi_top_inst/u_DWC_hdmi_rx/u_phy/tmdsclkdiv4] -to [get_clocks ihdmiclk]
#set_false_path -from [get_clocks ihdmiclk]                                      -to [get_clocks sirius_sub_1_inst/hdmi_top_inst/u_DWC_hdmi_rx/u_phy/tmdsclkdiv4]
set_false_path -from [get_clocks CLK_CFG_HDMI]          -to [get_clocks rx_tmdsclk_ana0]
set_false_path -from [get_clocks rx_tmdsclk_ana0]    -to [get_clocks CLK_CFG_HDMI]
set_false_path -from [get_clocks CLK_CFG_HDMI]          -to [get_clocks rx_tmdsclk_ana1]
set_false_path -from [get_clocks rx_tmdsclk_ana1]    -to [get_clocks CLK_CFG_HDMI]
set_false_path -from [get_clocks CLK_CFG_HDMI]          -to [get_clocks rx_tmdsclk_ana2]
set_false_path -from [get_clocks rx_tmdsclk_ana2]    -to [get_clocks CLK_CFG_HDMI]
set_false_path -from [get_clocks CLK_CFG_HDMI]          -to [get_clocks tx_tmdsclk_ana0]
set_false_path -from [get_clocks tx_tmdsclk_ana0]    -to [get_clocks CLK_CFG_HDMI]
set_false_path -from [get_clocks CLK_CFG_HDMI]          -to [get_clocks tx_tmdsclk_ana1]
set_false_path -from [get_clocks tx_tmdsclk_ana1]    -to [get_clocks CLK_CFG_HDMI]
set_false_path -from [get_clocks CLK_CFG_HDMI]          -to [get_clocks tx_tmdsclk_ana2]
set_false_path -from [get_clocks tx_tmdsclk_ana2]    -to [get_clocks CLK_CFG_HDMI]
set_false_path -from [get_clocks CLK_CFG_HDMI]          -to [get_clocks ihdmiclk]
set_false_path -from [get_clocks ihdmiclk]           -to [get_clocks CLK_CFG_HDMI]
set_false_path -from [get_clocks CLK_CFG_HDMI]          -to [get_clocks ibusclk]
set_false_path -from [get_clocks ibusclk]            -to [get_clocks CLK_CFG_HDMI]
set_false_path -from [get_clocks TEST_CLK_JTAG_100M] -to [get_clocks rx_tmdsclk_ana0]
set_false_path -from [get_clocks rx_tmdsclk_ana0]    -to [get_clocks TEST_CLK_JTAG_100M]
set_false_path -from [get_clocks TEST_CLK_JTAG_100M] -to [get_clocks rx_tmdsclk_ana1]
set_false_path -from [get_clocks rx_tmdsclk_ana1]    -to [get_clocks TEST_CLK_JTAG_100M]
set_false_path -from [get_clocks TEST_CLK_JTAG_100M] -to [get_clocks rx_tmdsclk_ana2]
set_false_path -from [get_clocks rx_tmdsclk_ana2]    -to [get_clocks TEST_CLK_JTAG_100M]
set_false_path -from [get_clocks TEST_CLK_JTAG_100M] -to [get_clocks tx_tmdsclk_ana0]
set_false_path -from [get_clocks tx_tmdsclk_ana0]    -to [get_clocks TEST_CLK_JTAG_100M]
set_false_path -from [get_clocks TEST_CLK_JTAG_100M] -to [get_clocks tx_tmdsclk_ana1]
set_false_path -from [get_clocks tx_tmdsclk_ana1]    -to [get_clocks TEST_CLK_JTAG_100M]
set_false_path -from [get_clocks TEST_CLK_JTAG_100M] -to [get_clocks tx_tmdsclk_ana2]
set_false_path -from [get_clocks tx_tmdsclk_ana2]    -to [get_clocks TEST_CLK_JTAG_100M]
set_false_path -from [get_clocks TEST_CLK_JTAG_100M] -to [get_clocks ihdmiclk]
set_false_path -from [get_clocks ihdmiclk]           -to [get_clocks TEST_CLK_JTAG_100M]
set_false_path -from [get_clocks CLK_CFG_150_G5]     -to [get_clocks rx_tmdsclk_ana0]
set_false_path -from [get_clocks rx_tmdsclk_ana0]    -to [get_clocks CLK_CFG_150_G5]
set_false_path -from [get_clocks CLK_CFG_150_G5]     -to [get_clocks rx_tmdsclk_ana1]
set_false_path -from [get_clocks rx_tmdsclk_ana1]    -to [get_clocks CLK_CFG_150_G5]
set_false_path -from [get_clocks CLK_CFG_150_G5]     -to [get_clocks rx_tmdsclk_ana2]
set_false_path -from [get_clocks rx_tmdsclk_ana2]    -to [get_clocks CLK_CFG_150_G5]
set_false_path -from [get_clocks CLK_CFG_150_G5]     -to [get_clocks tx_tmdsclk_ana0]
set_false_path -from [get_clocks tx_tmdsclk_ana0]    -to [get_clocks CLK_CFG_150_G5]
set_false_path -from [get_clocks CLK_CFG_150_G5]     -to [get_clocks tx_tmdsclk_ana1]
set_false_path -from [get_clocks tx_tmdsclk_ana1]    -to [get_clocks CLK_CFG_150_G5]
set_false_path -from [get_clocks CLK_CFG_150_G5]     -to [get_clocks tx_tmdsclk_ana2]
set_false_path -from [get_clocks tx_tmdsclk_ana2]    -to [get_clocks CLK_CFG_150_G5]
set_false_path -from [get_clocks CLK_CFG_150_G5]     -to [get_clocks ihdmiclk]
set_false_path -from [get_clocks ihdmiclk]           -to [get_clocks CLK_CFG_150_G5]
set_false_path -from [get_clocks i2cm_phy_gen_clk]   -to [get_clocks rx_tmdsclk_ana0]
set_false_path -from [get_clocks rx_tmdsclk_ana0]    -to [get_clocks i2cm_phy_gen_clk]
set_false_path -from [get_clocks i2cm_phy_gen_clk]   -to [get_clocks rx_tmdsclk_ana1]
set_false_path -from [get_clocks rx_tmdsclk_ana1]    -to [get_clocks i2cm_phy_gen_clk]
set_false_path -from [get_clocks i2cm_phy_gen_clk]   -to [get_clocks rx_tmdsclk_ana2]
set_false_path -from [get_clocks rx_tmdsclk_ana2]    -to [get_clocks i2cm_phy_gen_clk]
set_false_path -from [get_clocks i2cm_phy_gen_clk]   -to [get_clocks tx_tmdsclk_ana0]
set_false_path -from [get_clocks tx_tmdsclk_ana0]    -to [get_clocks i2cm_phy_gen_clk]
set_false_path -from [get_clocks i2cm_phy_gen_clk]   -to [get_clocks tx_tmdsclk_ana1]
set_false_path -from [get_clocks tx_tmdsclk_ana1]    -to [get_clocks i2cm_phy_gen_clk]
set_false_path -from [get_clocks i2cm_phy_gen_clk]   -to [get_clocks tx_tmdsclk_ana2]
set_false_path -from [get_clocks tx_tmdsclk_ana2]    -to [get_clocks i2cm_phy_gen_clk]
set_false_path -from [get_clocks i2cm_phy_gen_clk]   -to [get_clocks ihdmiclk]
set_false_path -from [get_clocks ihdmiclk]           -to [get_clocks i2cm_phy_gen_clk]
#added by yli 0621
set_false_path -from sirius_sub_1_inst/hdmi_top_inst/u_DWC_hdmi_rx/u_hrctrl/u_edidmemi2c/hdmi_sd_reg5_reg_6_/CK
# AUPLL_CLK_REQ ihdmiclk gating 

# vif
set_case_analysis 0 [get_pins ${sub1_inst_hier}/video_if_inst/u_isp_bypass/u_isp_bypass_core2_01/u_axi_packer_2view/u_mem0/LS]
set_case_analysis 0 [get_pins ${sub1_inst_hier}/video_if_inst/u_isp_bypass/u_isp_bypass_core2_01/u_axi_packer_2view/u_mem1/LS]
set_case_analysis 0 [get_pins ${sub1_inst_hier}/video_if_inst/u_isp_bypass/u_isp_bypass_core2_23/u_axi_packer_2view/u_mem0/LS]
set_case_analysis 0 [get_pins ${sub1_inst_hier}/video_if_inst/u_isp_bypass/u_isp_bypass_core2_23/u_axi_packer_2view/u_mem1/LS]
set_case_analysis 0 [get_pins ${sub1_inst_hier}/video_if_inst/u_isp_bypass/u_isp_bypass_core2_45/u_axi_packer_2view/u_mem0/LS]
set_case_analysis 0 [get_pins ${sub1_inst_hier}/video_if_inst/u_isp_bypass/u_isp_bypass_core2_67/u_axi_packer_2view/u_mem0/LS]
# added by yli 0711
set_case_analysis 0 [get_pins ${sub1_inst_hier}/hdmi_top_inst/u_DWC_hdmi_rx/u_hrctrl/u_edidmemi2c/u_mem/RME*]
set_case_analysis 0 [get_pins ${sub1_inst_hier}/hdmi_top_inst/u_packet_ram/RME*]
set_case_analysis 0 [get_pins ${sub1_inst_hier}/hdmi_top_inst/u_audio_ram*/RME*]
set_case_analysis 0 [get_pins ${sub1_inst_hier}/hdmi_top_inst/u_DWC_hdmi_rx/u_hrctrl/u_edidmemi2c/u_mem/RME*]
set_case_analysis 0 [get_pins ${sub1_inst_hier}/hdmi_top_inst/u_packet_ram*/RME*]
set_case_analysis 0 [get_pins ${sub1_inst_hier}/video_if_inst/u_isp_bypass/u_isp_bypass_core2_01/u_axi_packer_2view/u_mem0/RME*]
set_case_analysis 0 [get_pins ${sub1_inst_hier}/video_if_inst/u_isp_bypass/u_isp_bypass_core2_01/u_axi_packer_2view/u_mem1/RME*]
set_case_analysis 0 [get_pins ${sub1_inst_hier}/video_if_inst/u_isp_bypass/u_isp_bypass_core2_01/u_axi_packer_2view/u_mem0/RM*[0]]
set_case_analysis 1 [get_pins ${sub1_inst_hier}/video_if_inst/u_isp_bypass/u_isp_bypass_core2_01/u_axi_packer_2view/u_mem0/RM*[1]]
set_case_analysis 0 [get_pins ${sub1_inst_hier}/video_if_inst/u_isp_bypass/u_isp_bypass_core2_01/u_axi_packer_2view/u_mem0/RM*[2]]
set_case_analysis 0 [get_pins ${sub1_inst_hier}/video_if_inst/u_isp_bypass/u_isp_bypass_core2_01/u_axi_packer_2view/u_mem0/RM*[3]]
set_case_analysis 0 [get_pins ${sub1_inst_hier}/video_if_inst/u_isp_bypass/u_isp_bypass_core2_01/u_axi_packer_2view/u_mem1/RM*[0]]
set_case_analysis 1 [get_pins ${sub1_inst_hier}/video_if_inst/u_isp_bypass/u_isp_bypass_core2_01/u_axi_packer_2view/u_mem1/RM*[1]]
set_case_analysis 0 [get_pins ${sub1_inst_hier}/video_if_inst/u_isp_bypass/u_isp_bypass_core2_01/u_axi_packer_2view/u_mem1/RM*[2]]
set_case_analysis 0 [get_pins ${sub1_inst_hier}/video_if_inst/u_isp_bypass/u_isp_bypass_core2_01/u_axi_packer_2view/u_mem1/RM*[3]]
set_case_analysis 0 [get_pins ${sub1_inst_hier}/video_if_inst/u_isp_bypass/u_isp_bypass_core2_23/u_axi_packer_2view/u_mem0/RME*]
set_case_analysis 0 [get_pins ${sub1_inst_hier}/video_if_inst/u_isp_bypass/u_isp_bypass_core2_23/u_axi_packer_2view/u_mem1/RME*]
set_case_analysis 0 [get_pins ${sub1_inst_hier}/video_if_inst/u_isp_bypass/u_isp_bypass_core2_23/u_axi_packer_2view/u_mem0/RM*[0]]
set_case_analysis 1 [get_pins ${sub1_inst_hier}/video_if_inst/u_isp_bypass/u_isp_bypass_core2_23/u_axi_packer_2view/u_mem0/RM*[1]]
set_case_analysis 0 [get_pins ${sub1_inst_hier}/video_if_inst/u_isp_bypass/u_isp_bypass_core2_23/u_axi_packer_2view/u_mem0/RM*[2]]
set_case_analysis 0 [get_pins ${sub1_inst_hier}/video_if_inst/u_isp_bypass/u_isp_bypass_core2_23/u_axi_packer_2view/u_mem0/RM*[3]]
set_case_analysis 0 [get_pins ${sub1_inst_hier}/video_if_inst/u_isp_bypass/u_isp_bypass_core2_23/u_axi_packer_2view/u_mem1/RM*[0]]
set_case_analysis 1 [get_pins ${sub1_inst_hier}/video_if_inst/u_isp_bypass/u_isp_bypass_core2_23/u_axi_packer_2view/u_mem1/RM*[1]]
set_case_analysis 0 [get_pins ${sub1_inst_hier}/video_if_inst/u_isp_bypass/u_isp_bypass_core2_23/u_axi_packer_2view/u_mem1/RM*[2]]
set_case_analysis 0 [get_pins ${sub1_inst_hier}/video_if_inst/u_isp_bypass/u_isp_bypass_core2_23/u_axi_packer_2view/u_mem1/RM*[3]]
set_case_analysis 0 [get_pins ${sub1_inst_hier}/video_if_inst/u_isp_bypass/u_isp_bypass_core2_45/u_axi_packer_2view/u_mem0/RME*]
set_case_analysis 0 [get_pins ${sub1_inst_hier}/video_if_inst/u_isp_bypass/u_isp_bypass_core2_45/u_axi_packer_2view/u_mem0/RM*[0]]
set_case_analysis 1 [get_pins ${sub1_inst_hier}/video_if_inst/u_isp_bypass/u_isp_bypass_core2_45/u_axi_packer_2view/u_mem0/RM*[1]]
set_case_analysis 0 [get_pins ${sub1_inst_hier}/video_if_inst/u_isp_bypass/u_isp_bypass_core2_45/u_axi_packer_2view/u_mem0/RM*[2]]
set_case_analysis 0 [get_pins ${sub1_inst_hier}/video_if_inst/u_isp_bypass/u_isp_bypass_core2_23/u_axi_packer_2view/u_mem0/RM*[3]]
set_case_analysis 0 [get_pins ${sub1_inst_hier}/video_if_inst/u_isp_bypass/u_isp_bypass_core2_67/u_axi_packer_2view/u_mem0/RME*]
set_case_analysis 0 [get_pins ${sub1_inst_hier}/video_if_inst/u_isp_bypass/u_isp_bypass_core2_67/u_axi_packer_2view/u_mem0/RM*[0]]
set_case_analysis 1 [get_pins ${sub1_inst_hier}/video_if_inst/u_isp_bypass/u_isp_bypass_core2_67/u_axi_packer_2view/u_mem0/RM*[1]]
set_case_analysis 0 [get_pins ${sub1_inst_hier}/video_if_inst/u_isp_bypass/u_isp_bypass_core2_67/u_axi_packer_2view/u_mem0/RM*[2]]
set_case_analysis 0 [get_pins ${sub1_inst_hier}/video_if_inst/u_isp_bypass/u_isp_bypass_core2_23/u_axi_packer_2view/u_mem0/RM*[3]]
#add false path for video if from register to mipisync by yli 0727
set_false_path -from ${sub1_inst_hier}/video_if_inst/u_video_if_reg/register_*_reg_*_/CK -through ${sub1_inst_hier}/video_if_inst/u_video2sync/u_mipi2sync_*/*


 
set_false_path  -from      [get_clocks CLK_CFG_150_G5 ] -to   [ get_clocks CLK_AXI_500_G4 ] 
set_false_path  -from      [get_clocks CLK_CFG_150_G5 ] -to   [ get_clocks CLK_DVP_0_PAD  ]
set_false_path  -from      [get_clocks CLK_CFG_150_G5 ] -to   [ get_clocks CLK_DVP_1_PAD  ]
set_false_path  -from      [get_clocks CLK_CFG_150_G5 ] -to   [ get_clocks CLK_VIDEO_MIPI ] 
set_false_path  -from      [get_clocks CLK_CFG_150_G5 ] -to   [ get_clocks CLK_NOC_ISP    ]
set_false_path  -from      [get_clocks CLK_CFG_150_G5 ] -to   [ get_clocks CLK_DVP_PIX  ]
set_false_path  -from      [get_clocks CLK_CFG_150_G5 ] -to   [ get_clocks CLK_SUB_1_2X_PIX  ]
set_false_path  -from      [get_clocks CLK_CFG_150_G5 ] -to   [ get_clocks HDMI_CLK       ]
set_false_path  -from      [get_clocks CLK_AXI_500_G4 ] -to   [ get_clocks CLK_CFG_150_G5 ]
set_false_path  -from      [get_clocks CLK_DVP_0_PAD  ] -to   [ get_clocks CLK_CFG_150_G5 ]
set_false_path  -from      [get_clocks CLK_DVP_1_PAD  ] -to   [ get_clocks CLK_CFG_150_G5 ]
set_false_path  -from      [get_clocks CLK_VIDEO_MIPI ] -to   [ get_clocks CLK_CFG_150_G5 ]
set_false_path  -from      [get_clocks CLK_NOC_ISP    ] -to   [ get_clocks CLK_CFG_150_G5 ]
set_false_path  -from      [get_clocks CLK_DVP_PIX ]    -to   [ get_clocks CLK_CFG_150_G5 ]
set_false_path  -from      [get_clocks CLK_SUB_1_2X_PIX ] -to [ get_clocks CLK_CFG_150_G5 ]
set_false_path  -from      [get_clocks HDMI_CLK      ]  -to    [ get_clocks CLK_CFG_150_G5     ]
set_false_path  -from      [get_clocks CLK_AXI_500_G4      ] -to   [ get_clocks CLK_DVP_0_PAD     ] 
set_false_path  -from      [get_clocks CLK_AXI_500_G4      ] -to   [ get_clocks CLK_DVP_1_PAD     ]
set_false_path  -from      [get_clocks CLK_AXI_500_G4      ] -to   [ get_clocks CLK_VIDEO_MIPI    ]
set_false_path  -from      [get_clocks CLK_AXI_500_G4      ] -to   [ get_clocks CLK_AUDIO_div_buf ]
set_false_path  -from      [get_clocks CLK_AXI_500_G4      ] -to   [ get_clocks CLK_NOC_ISP       ]
set_false_path  -from      [get_clocks CLK_DVP_0_PAD       ] -to   [ get_clocks CLK_AXI_500_G4    ] 
set_false_path  -from      [get_clocks CLK_DVP_1_PAD       ] -to   [ get_clocks CLK_AXI_500_G4    ]
set_false_path  -from      [get_clocks CLK_VIDEO_MIPI      ] -to   [ get_clocks CLK_AXI_500_G4    ]
set_false_path  -from      [get_clocks CLK_AUDIO_div_buf   ] -to   [ get_clocks CLK_AXI_500_G4    ]
set_false_path  -from      [get_clocks CLK_NOC_ISP         ] -to   [ get_clocks CLK_AXI_500_G4    ]
set_false_path  -from      [get_clocks CLK_DVP_PIX         ] -to   [ get_clocks CLK_SUB_1_1X_PIX  ]  
set_false_path  -from      [get_clocks CLK_SUB_1_1X_PIX    ] -to   [ get_clocks CLK_DVP_PIX  ]
#added by yli 0804
set_false_path -from ${sub1_inst_hier}/video_if_inst/u_main_rstn/rst_n_reg/CK -to ${sub1_inst_hier}/video_if_inst/u_dvp_output/u_sync_resetn0/rff1_reg/RD
set_false_path -from ${sub1_inst_hier}/video_if_inst/u_main_rstn/rst_n_reg/CK -to ${sub1_inst_hier}/video_if_inst/u_dvp_output/u_sync_resetn0/rst_n_reg/RD
set_false_path -from ${sub1_inst_hier}/video_if_inst/u_main_rstn/rst_n_reg/CK -to ${sub1_inst_hier}/video_if_inst/u_dvp_output/u_sync_resetn1/rff1_reg/RD
set_false_path -from ${sub1_inst_hier}/video_if_inst/u_main_rstn/rst_n_reg/CK -to ${sub1_inst_hier}/video_if_inst/u_dvp_output/u_sync_resetn1/rst_n_reg/RD
set_false_path -from ${sub1_inst_hier}/video_if_inst/u_main_rstn/rst_n_reg/CK -to ${sub1_inst_hier}/video_if_inst/u_dvp_output/u_sync_resetn2/rff1_reg/RD
set_false_path -from ${sub1_inst_hier}/video_if_inst/u_main_rstn/rst_n_reg/CK -to ${sub1_inst_hier}/video_if_inst/u_dvp_output/u_sync_resetn2/rst_n_reg/RD
set_case_analysis   0      [get_pins ${sub1_inst_hier}/video_if_inst/u_videoif_ram/u_ram?/RME]
set_case_analysis   0      [get_pins ${sub1_inst_hier}/video_if_inst/u_videoif_ram/u_ram?/RM[3]]
set_case_analysis   0      [get_pins ${sub1_inst_hier}/video_if_inst/u_videoif_ram/u_ram?/RM[2]]
set_case_analysis   1      [get_pins ${sub1_inst_hier}/video_if_inst/u_videoif_ram/u_ram?/RM[1]]
set_case_analysis   0      [get_pins ${sub1_inst_hier}/video_if_inst/u_videoif_ram/u_ram?/RM[0]]


# mipi
set_false_path  -through [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_0/RXULPSESC_* ]
set_false_path  -through [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_0/ULPSACTIVENOT* ]
set_false_path  -through [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_0/ERRESC_* ]
set_false_path  -through [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_0/ERRSYNCESC_*]
set_false_path  -through [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_0/ERRCONTROL_*]
set_false_path  -through [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_0/ERRCONTENTIONLP0_*]
set_false_path  -through [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_0/ERRCONTENTIONLP1_*]
set_false_path  -through [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_0/DIRECTION_*]
set_false_path  -through [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_0/LOCK]
set_false_path  -through [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_0/STOPSTATEDATA_*]
set_false_path  -through [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_0/STOPSTATECLK]
set_false_path  -from    [get_clocks cfg_clk_gated_0]                                                   -to [get_clocks lprxdout*lp_*]
set_false_path  -from    [get_clocks lprxdout*lp_*]                                                     -to [get_clocks cfg_clk_gated_0]
set_false_path  -from    [get_clocks sirius_sub_1_inst/mipi_top_inst/mipi_01/u_phy_0/I01DPHY/I01DPHYCORE/rxbyteclkhs]             -to [get_clocks lprxdout*lp*]
set_false_path  -from    [get_clocks lprxdout*lp*]                                                      -to [get_clocks sirius_sub_1_inst/mipi_top_inst/mipi_01/u_phy_0/I01DPHY/I01DPHYCORE/rxbyteclkhs]
#HS RX
set_false_path  -through [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_0/I01DPHY/I01DPHYCORE/RXCLKACTIVEHS_CLKLANE]     -through [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_0/I01DPHY/I01dphyif/rxclkactivehs]
set_false_path  -through [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_0/I01DPHY/I01dphyif/hsrx_disable_cfgclk_n_reg/Q] -to      [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_0/I01DPHY/I01DPHYCORE/HSREQUESTRXIN_CLKLANE]
set_false_path  -through [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_0/I01DPHY/I01dphyif/hsrx_disable_cfgclk_n_reg/Q] -to      [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_0/I01DPHY/I01DPHYCORE/HSREQUESTRXIN_LANE0]
set_false_path  -through [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_0/I01DPHY/I01dphyif/hsrx_disable_cfgclk_n_reg/Q] -to      [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_0/I01DPHY/I01DPHYCORE/HSREQUESTRXIN_LANE1]
# ASSYNCHRONOUS SIGNALS
# enable/reset ports
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_0/I01DPHY/I01dphyif/rstz              ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_0/I01DPHY/I01dphyif/shutdownz         ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_0/I01DPHY/I01dphyif/testclr           ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_0/I01DPHY/I01dphyif/forcerxmode_?     ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_0/I01DPHY/I01dphyif/forcetxstopmode_? ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_0/I01DPHY/I01dphyif/turndisable_?     ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_0/I01DPHY/I01dphyif/basedir_?         ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_0/I01DPHY/I01dphyif/enableclk         ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_0/I01DPHY/I01dphyif/enable_?          ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_0/I01DPHY/I01dphyif/biston            ]
#PLL
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_0/I01DPHY/I01dphyif/forcepll          ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_0/I01DPHY/I01dphyif/pll_lock          ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_0/I01DPHY/I01dphyif/refclk            ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_0/I01DPHY/I01dphyif/testlock          ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_0/I01DPHY/I01dphyif/vcocap[*]         ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_0/I01DPHY/I01dphyif/th1[*]            ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_0/I01DPHY/I01dphyif/th2[*]            ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_0/I01DPHY/I01dphyif/th3[*]            ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_0/I01DPHY/I01dphyif/m[*]              ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_0/I01DPHY/I01dphyif/n[*]              ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_0/I01DPHY/I01dphyif/refclk_ft         ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_0/I01DPHY/I01dphyif/onpll             ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_0/I01DPHY/I01dphyif/lock              ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_0/I01DPHY/I01dphyif/tstplldig[*]      ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_0/I01DPHY/I01dphyif/vcorange[*]       ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_0/I01DPHY/I01dphyif/icpctrl[*]        ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_0/I01DPHY/I01dphyif/lpfctrl[*]        ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_0/I01DPHY/I01dphyif/ibext             ]
#STOP STATE
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_0/I01DPHY/I01dphyif/stopstateclk      ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_0/I01DPHY/I01dphyif/stopstatedata_?   ]
#RXULPSCLKNOT GATING
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_0/I01DPHY/I01dphyif/ulpsactivenotclk  ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_0/I01DPHY/I01dphyif/rxulpsclknot      ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_0/I01DPHY/I01DPHYCORE/*_IF_*]
#ASYNC RESET
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_0/I01DPHY/I01DPHYCORE/RSTZRX_CLKLANE]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_0/I01DPHY/I01DPHYCORE/RSTZRX_LANE?]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_0/I01DPHY/I01DPHYCORE/RSTZTXHS_CLKLANE]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_0/I01DPHY/I01DPHYCORE/RSTZTXHS_LANE?]
#TCLKMISS
set_false_path  -to        [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_0/I01DPHY/I01dphyif/tclkmiss_arm_n_clkp_reg/RD]
set_false_path  -to        [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_0/I01DPHY/I01dphyif/tclkmiss_arm_p_clkn_reg/RD]
set_false_path  -to        [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_0/I01DPHY/I01dphyif/tclkmiss_arm_n_clkn_reg/RD]
set_false_path  -to        [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_0/I01DPHY/I01dphyif/tclkmiss_arm_p_clkp_reg/RD]
set_false_path  -to        [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_0/I01DPHY/I01dphyif/disable_gating?_reg/RD]
#RESET SYNC REGISTER
set_false_path  -to        [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_0/I01DPHY/I01dphyif/*hand_*_sync/U1/U_SYNC/sample_meta_reg_0_/D]
set_false_path  -to        [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_0/I01DPHY/I01dphyif/*hand_*_sync/reset_async_ff_reg/RD]
#SCAN PATH - ASSYNCHRONOUS IN NORMAL MODE
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_0/I01DPHY/I01dphyif/scanout[*] ]
#TESTABILITY
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_0/I01DPHY/I01dphyif/testdout[*]]
set_false_path  -from      [get_clocks testclk_0 ]                                                       -to [get_clocks sirius_sub_1_inst/mipi_top_inst/mipi_01/u_phy_0/I01DPHY/I01DPHYCORE/byteclkhs_int  ]
set_false_path  -from      [get_clocks testclk_0 ]                                                       -to [get_clocks sirius_sub_1_inst/mipi_top_inst/mipi_01/u_phy_0/I01DPHY/I01DPHYCORE/rxclkesc_mst_* ]
set_false_path  -from      [get_clocks testclk_0 ]                                                       -to [get_clocks sirius_sub_1_inst/mipi_top_inst/mipi_01/u_phy_0/I01DPHY/I01DPHYCORE/rxbyteclkhs    ]
set_false_path  -from      [get_clocks testclk_0 ]                                                       -to [get_clocks sirius_sub_1_inst/mipi_top_inst/mipi_01/u_phy_0/I01DPHY/I01DPHYCORE/rxclkesc_slv_* ]
set_false_path  -from      [get_clocks testclk_0 ]                                                       -to [get_clocks cfg_clk_gated_0  ]
set_false_path  -from      [get_clocks testclk_0 ]                                                       -to [get_clocks lprxdoutlp_*     ]
set_false_path  -from      [get_clocks testclk_0 ]                                                       -to [get_clocks txddrclkhsi_0    ]
set_false_path  -from      [get_clocks testclk_0 ]                                                       -to [get_clocks hsrxclkdig_*     ]
set_false_path  -from      [get_clocks testclk_0 ]                                                       -to [get_clocks txddrclkhsq_0    ]
set_false_path  -from      [get_clocks sirius_sub_1_inst/mipi_top_inst/mipi_01/u_phy_0/I01DPHY/I01DPHYCORE/byteclkhs_int   ]       -to  [get_clocks testclk_0 ]
set_false_path  -from      [get_clocks sirius_sub_1_inst/mipi_top_inst/mipi_01/u_phy_0/I01DPHY/I01DPHYCORE/rxclkesc_mst_*  ]       -to  [get_clocks testclk_0 ]
set_false_path  -from      [get_clocks sirius_sub_1_inst/mipi_top_inst/mipi_01/u_phy_0/I01DPHY/I01DPHYCORE/rxbyteclkhs     ]       -to  [get_clocks testclk_0 ]
set_false_path  -from      [get_clocks sirius_sub_1_inst/mipi_top_inst/mipi_01/u_phy_0/I01DPHY/I01DPHYCORE/rxclkesc_slv_*  ]       -to  [get_clocks testclk_0 ]
set_false_path  -from      [get_clocks cfg_clk_gated_0                          ]                        -to  [get_clocks testclk_0 ]
set_false_path  -from      [get_clocks lprxdoutlp_*                             ]                        -to  [get_clocks testclk_0 ]
set_false_path  -from      [get_clocks txddrclkhsi_0                            ]                        -to  [get_clocks testclk_0 ]
set_false_path  -from      [get_clocks hsrxclkdig_*                             ]                        -to  [get_clocks testclk_0 ]
set_false_path  -from      [get_clocks txddrclkhsq_0                            ]                        -to  [get_clocks testclk_0 ]
######################################################################
###   DPHY1_FALSE_PATH
######################################################################       
set_false_path  -through  [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_1/RXULPSESC_* ]
set_false_path  -through  [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_1/ULPSACTIVENOT* ]
set_false_path  -through  [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_1/ERRESC_* ]
set_false_path  -through  [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_1/ERRSYNCESC_*]
set_false_path  -through  [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_1/ERRCONTROL_*]
set_false_path  -through  [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_1/ERRCONTENTIONLP0_*]
set_false_path  -through  [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_1/ERRCONTENTIONLP1_*]
set_false_path  -through  [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_1/DIRECTION_*]
set_false_path  -through  [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_1/LOCK]
set_false_path  -through  [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_1/STOPSTATEDATA_*]
set_false_path  -through  [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_1/STOPSTATECLK]
set_false_path  -from     [get_clocks cfg_clk_gated_1]                                        -to [get_clocks lprxdout*lp_*]
set_false_path  -from     [get_clocks lprxdout*lp_*]                                          -to [get_clocks cfg_clk_gated_1]
set_false_path  -from     [get_clocks sirius_sub_1_inst/mipi_top_inst/mipi_01/u_phy_1/I01DPHY/I01DPHYCORE/rxbyteclkhs]  -to [get_clocks lprxdout*lp*]
set_false_path  -from     [get_clocks lprxdout*lp*]                                           -to [get_clocks sirius_sub_1_inst/mipi_top_inst/mipi_01/u_phy_1/I01DPHY/I01DPHYCORE/rxbyteclkhs]
#HS RX
set_false_path  -through [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_1/I01DPHY/I01DPHYCORE/RXCLKACTIVEHS_CLKLANE]     -through [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_1/I01DPHY/I01dphyif/rxclkactivehs]
set_false_path  -through [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_1/I01DPHY/I01dphyif/hsrx_disable_cfgclk_n_reg/Q] -to      [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_1/I01DPHY/I01DPHYCORE/HSREQUESTRXIN_CLKLANE]
set_false_path  -through [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_1/I01DPHY/I01dphyif/hsrx_disable_cfgclk_n_reg/Q] -to      [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_1/I01DPHY/I01DPHYCORE/HSREQUESTRXIN_LANE0]
set_false_path  -through [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_1/I01DPHY/I01dphyif/hsrx_disable_cfgclk_n_reg/Q] -to      [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_1/I01DPHY/I01DPHYCORE/HSREQUESTRXIN_LANE1]
# ASSYNCHRONOUS SIGNALS
# enable/reset ports
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_1/I01DPHY/I01dphyif/rstz              ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_1/I01DPHY/I01dphyif/shutdownz         ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_1/I01DPHY/I01dphyif/testclr           ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_1/I01DPHY/I01dphyif/forcerxmode_?     ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_1/I01DPHY/I01dphyif/forcetxstopmode_? ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_1/I01DPHY/I01dphyif/turndisable_?     ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_1/I01DPHY/I01dphyif/basedir_?         ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_1/I01DPHY/I01dphyif/enableclk         ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_1/I01DPHY/I01dphyif/enable_?          ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_1/I01DPHY/I01dphyif/biston            ]
#PLL
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_1/I01DPHY/I01dphyif/forcepll          ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_1/I01DPHY/I01dphyif/pll_lock          ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_1/I01DPHY/I01dphyif/refclk            ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_1/I01DPHY/I01dphyif/testlock          ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_1/I01DPHY/I01dphyif/vcocap[*]         ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_1/I01DPHY/I01dphyif/th1[*]            ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_1/I01DPHY/I01dphyif/th2[*]            ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_1/I01DPHY/I01dphyif/th3[*]            ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_1/I01DPHY/I01dphyif/m[*]              ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_1/I01DPHY/I01dphyif/n[*]              ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_1/I01DPHY/I01dphyif/refclk_ft         ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_1/I01DPHY/I01dphyif/onpll             ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_1/I01DPHY/I01dphyif/lock              ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_1/I01DPHY/I01dphyif/tstplldig[*]      ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_1/I01DPHY/I01dphyif/vcorange[*]       ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_1/I01DPHY/I01dphyif/icpctrl[*]        ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_1/I01DPHY/I01dphyif/lpfctrl[*]        ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_1/I01DPHY/I01dphyif/ibext             ]
#STOP STATE
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_1/I01DPHY/I01dphyif/stopstateclk      ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_1/I01DPHY/I01dphyif/stopstatedata_?   ]
#RXULPSCLKNOT GATING
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_1/I01DPHY/I01dphyif/ulpsactivenotclk  ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_1/I01DPHY/I01dphyif/rxulpsclknot      ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_1/I01DPHY/I01DPHYCORE/*_IF_*]
#ASYNC RESET
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_1/I01DPHY/I01DPHYCORE/RSTZRX_CLKLANE]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_1/I01DPHY/I01DPHYCORE/RSTZRX_LANE?]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_1/I01DPHY/I01DPHYCORE/RSTZTXHS_CLKLANE]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_1/I01DPHY/I01DPHYCORE/RSTZTXHS_LANE?]
#TCLKMISS
set_false_path  -to        [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_1/I01DPHY/I01dphyif/tclkmiss_arm_n_clkp_reg/RD]
set_false_path  -to        [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_1/I01DPHY/I01dphyif/tclkmiss_arm_p_clkn_reg/RD]
set_false_path  -to        [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_1/I01DPHY/I01dphyif/tclkmiss_arm_n_clkn_reg/RD]
set_false_path  -to        [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_1/I01DPHY/I01dphyif/tclkmiss_arm_p_clkp_reg/RD]
set_false_path  -to        [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_1/I01DPHY/I01dphyif/disable_gating?_reg/RD]
#RESET SYNC REGISTER
set_false_path  -to        [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_1/I01DPHY/I01dphyif/*hand_*_sync/U1/U_SYNC/sample_meta_reg_0_/D]
set_false_path  -to        [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_1/I01DPHY/I01dphyif/*hand_*_sync/reset_async_ff_reg/RD]
#SCAN PATH - ASSYNCHRONOUS IN NORMAL MODE
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_1/I01DPHY/I01dphyif/scanout[*]        ]
#TESTABILITY
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_phy_1/I01DPHY/I01dphyif/testdout[*]]
set_false_path  -from      [get_clocks testclk_1 ]                                                  -to [get_clocks sirius_sub_1_inst/mipi_top_inst/mipi_01/u_phy_1/I01DPHY/I01DPHYCORE/byteclkhs_int    ]
set_false_path  -from      [get_clocks testclk_1 ]                                                  -to [get_clocks sirius_sub_1_inst/mipi_top_inst/mipi_01/u_phy_1/I01DPHY/I01DPHYCORE/rxclkesc_mst_*   ]
set_false_path  -from      [get_clocks testclk_1 ]                                                  -to [get_clocks sirius_sub_1_inst/mipi_top_inst/mipi_01/u_phy_1/I01DPHY/I01DPHYCORE/rxbyteclkhs      ]
set_false_path  -from      [get_clocks testclk_1 ]                                                  -to [get_clocks sirius_sub_1_inst/mipi_top_inst/mipi_01/u_phy_1/I01DPHY/I01DPHYCORE/rxclkesc_slv_*   ]
set_false_path  -from      [get_clocks testclk_1 ]                                                  -to [get_clocks cfg_clk_gated_1   ]
set_false_path  -from      [get_clocks testclk_1 ]                                                  -to [get_clocks lprxdoutlp_*      ]
set_false_path  -from      [get_clocks testclk_1 ]                                                  -to [get_clocks txddrclkhsi_1     ]
set_false_path  -from      [get_clocks testclk_1 ]                                                  -to [get_clocks hsrxclkdig_*      ]
set_false_path  -from      [get_clocks testclk_1 ]                                                  -to [get_clocks txddrclkhsq_1     ]
set_false_path  -from      [get_clocks sirius_sub_1_inst/mipi_top_inst/mipi_01/u_phy_1/I01DPHY/I01DPHYCORE/byteclkhs_int   ]  -to [get_clocks testclk_1 ]
set_false_path  -from      [get_clocks sirius_sub_1_inst/mipi_top_inst/mipi_01/u_phy_1/I01DPHY/I01DPHYCORE/rxclkesc_mst_*  ]  -to [get_clocks testclk_1 ]
set_false_path  -from      [get_clocks sirius_sub_1_inst/mipi_top_inst/mipi_01/u_phy_1/I01DPHY/I01DPHYCORE/rxbyteclkhs     ]  -to [get_clocks testclk_1 ]
set_false_path  -from      [get_clocks sirius_sub_1_inst/mipi_top_inst/mipi_01/u_phy_1/I01DPHY/I01DPHYCORE/rxclkesc_slv_*  ]  -to [get_clocks testclk_1 ]
set_false_path  -from      [get_clocks cfg_clk_gated_1                          ]                   -to [get_clocks testclk_1 ]
set_false_path  -from      [get_clocks lprxdoutlp_*                             ]                   -to [get_clocks testclk_1 ]
set_false_path  -from      [get_clocks txddrclkhsi_1                            ]                   -to [get_clocks testclk_1 ]
set_false_path  -from      [get_clocks hsrxclkdig_*                             ]                   -to [get_clocks testclk_1 ]
set_false_path  -from      [get_clocks txddrclkhsq_1                            ]                   -to [get_clocks testclk_1 ]
#######################################################################
###   DPHY2_FALSE_PATH
#######################################################################
set_false_path  -from [get_clocks cfg_clk_gated_2]  -to [get_clocks lprxdout*lp_*]
set_false_path  -from [get_clocks lprxdout*lp_*] -to [get_clocks cfg_clk_gated_2]
set_false_path  -from [get_clocks sirius_sub_1_inst/mipi_top_inst/mipi_23/u_phy_0/I01DPHY/I01DPHYCORE/rxbyteclkhs]  -to [get_clocks lprxdout*lp*]
set_false_path  -from [get_clocks lprxdout*lp*] -to [get_clocks sirius_sub_1_inst/mipi_top_inst/mipi_23/u_phy_0/I01DPHY/I01DPHYCORE/rxbyteclkhs]
#HS RX
set_false_path  -through [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_23/u_phy_0/I01DPHY/I01DPHYCORE/RXCLKACTIVEHS_CLKLANE] -through [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_23/u_phy_0/I01DPHY/I01dphyif/rxclkactivehs]
set_false_path  -through [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_23/u_phy_0/I01DPHY/I01dphyif/hsrx_disable_cfgclk_n_reg/Q] -to [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_23/u_phy_0/I01DPHY/I01DPHYCORE/HSREQUESTRXIN_CLKLANE]
set_false_path  -through [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_23/u_phy_0/I01DPHY/I01dphyif/hsrx_disable_cfgclk_n_reg/Q] -to [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_23/u_phy_0/I01DPHY/I01DPHYCORE/HSREQUESTRXIN_LANE0]
set_false_path  -through [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_23/u_phy_0/I01DPHY/I01dphyif/hsrx_disable_cfgclk_n_reg/Q] -to [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_23/u_phy_0/I01DPHY/I01DPHYCORE/HSREQUESTRXIN_LANE1]
#AYNCHRONOUS SIGNALS
# enable/reset ports
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_23/u_phy_0/I01DPHY/I01dphyif/rstz              ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_23/u_phy_0/I01DPHY/I01dphyif/shutdownz         ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_23/u_phy_0/I01DPHY/I01dphyif/testclr           ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_23/u_phy_0/I01DPHY/I01dphyif/forcerxmode_?     ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_23/u_phy_0/I01DPHY/I01dphyif/forcetxstopmode_? ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_23/u_phy_0/I01DPHY/I01dphyif/turndisable_?     ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_23/u_phy_0/I01DPHY/I01dphyif/basedir_?         ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_23/u_phy_0/I01DPHY/I01dphyif/enableclk         ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_23/u_phy_0/I01DPHY/I01dphyif/enable_?          ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_23/u_phy_0/I01DPHY/I01dphyif/biston            ]
#STOP STATE
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_23/u_phy_0/I01DPHY/I01dphyif/stopstateclk      ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_23/u_phy_0/I01DPHY/I01dphyif/stopstatedata_?   ]
#RXULPSCLKNOT GATING
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_23/u_phy_0/I01DPHY/I01dphyif/ulpsactivenotclk  ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_23/u_phy_0/I01DPHY/I01dphyif/rxulpsclknot      ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_23/u_phy_0/I01DPHY/I01DPHYCORE/*_IF_*]
#ASYNC RESET
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_23/u_phy_0/I01DPHY/I01DPHYCORE/RSTZRX_CLKLANE]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_23/u_phy_0/I01DPHY/I01DPHYCORE/RSTZRX_LANE?]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_23/u_phy_0/I01DPHY/I01DPHYCORE/RSTZTXHS_CLKLANE]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_23/u_phy_0/I01DPHY/I01DPHYCORE/RSTZTXHS_LANE?]
#TCLKMISS
set_false_path  -to        [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_23/u_phy_0/I01DPHY/I01dphyif/tclkmiss_arm_n_clkp_reg/RD]
set_false_path  -to        [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_23/u_phy_0/I01DPHY/I01dphyif/tclkmiss_arm_p_clkn_reg/RD]
set_false_path  -to        [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_23/u_phy_0/I01DPHY/I01dphyif/tclkmiss_arm_n_clkn_reg/RD]
set_false_path  -to        [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_23/u_phy_0/I01DPHY/I01dphyif/tclkmiss_arm_p_clkp_reg/RD]
set_false_path  -to        [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_23/u_phy_0/I01DPHY/I01dphyif/disable_gating?_reg/RD]
#RESET SYNC REGISTER
set_false_path  -to        [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_23/u_phy_0/I01DPHY/I01dphyif/*hand_*_sync/U1/U_SYNC/sample_meta_reg_0_/D]
set_false_path  -to        [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_23/u_phy_0/I01DPHY/I01dphyif/*hand_*_sync/reset_async_ff_reg/RD]
#SCAN PATH - ASSYNCHRONOUS IN NORMAL MODE
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_23/u_phy_0/I01DPHY/I01dphyif/scanout[*]        ]
#TESTABILITY
set_false_path  -through [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_23/u_phy_0/I01DPHY/I01dphyif/testdout[*]]
set_false_path  -from  [get_clocks testclk_2]  -to [get_clocks sirius_sub_1_inst/mipi_top_inst/mipi_23/u_phy_0/I01DPHY/I01DPHYCORE/rxbyteclkhs           ]
set_false_path  -from  [get_clocks testclk_2]  -to [get_clocks sirius_sub_1_inst/mipi_top_inst/mipi_23/u_phy_0/I01DPHY/I01DPHYCORE/rxclkesc_slv_*        ]
set_false_path  -from  [get_clocks testclk_2]  -to [get_clocks cfg_clk_gated_2                           ]
set_false_path  -from  [get_clocks testclk_2]  -to [get_clocks lprxdoutlp_*                                 ]
set_false_path  -from  [get_clocks testclk_2]  -to [get_clocks hsrxclkdig_*                                 ]
set_false_path  -from  [get_clocks sirius_sub_1_inst/mipi_top_inst/mipi_23/u_phy_0/I01DPHY/I01DPHYCORE/rxbyteclkhs          ]  -to  [get_clocks testclk_2]
set_false_path  -from  [get_clocks sirius_sub_1_inst/mipi_top_inst/mipi_23/u_phy_0/I01DPHY/I01DPHYCORE/rxclkesc_slv_*       ]  -to  [get_clocks testclk_2]
set_false_path  -from  [get_clocks cfg_clk_gated_2                          ]                        -to  [get_clocks testclk_2]
set_false_path  -from  [get_clocks lprxdoutlp_*                             ]                        -to  [get_clocks testclk_2]
set_false_path  -from  [get_clocks hsrxclkdig_*                             ]                        -to  [get_clocks testclk_2]
#######################################################################
###   DPHY3_FALSE_PATH
#######################################################################
set_false_path  -from [get_clocks cfg_clk_gated_3]  -to [get_clocks lprxdout*lp_*]
set_false_path  -from [get_clocks lprxdout*lp_*] -to [get_clocks cfg_clk_gated_3]
set_false_path  -from [get_clocks sirius_sub_1_inst/mipi_top_inst/mipi_23/u_phy_1/I01DPHY/I01DPHYCORE/rxbyteclkhs]  -to [get_clocks lprxdout*lp*]
set_false_path  -from [get_clocks lprxdout*lp*] -to [get_clocks sirius_sub_1_inst/mipi_top_inst/mipi_23/u_phy_1/I01DPHY/I01DPHYCORE/rxbyteclkhs]
#HS RX
set_false_path  -through [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_23/u_phy_1/I01DPHY/I01DPHYCORE/RXCLKACTIVEHS_CLKLANE] -through [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_23/u_phy_1/I01DPHY/I01dphyif/rxclkactivehs]
set_false_path  -through [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_23/u_phy_1/I01DPHY/I01dphyif/hsrx_disable_cfgclk_n_reg/Q] -to [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_23/u_phy_1/I01DPHY/I01DPHYCORE/HSREQUESTRXIN_CLKLANE]
set_false_path  -through [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_23/u_phy_1/I01DPHY/I01dphyif/hsrx_disable_cfgclk_n_reg/Q] -to [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_23/u_phy_1/I01DPHY/I01DPHYCORE/HSREQUESTRXIN_LANE0]
set_false_path  -through [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_23/u_phy_1/I01DPHY/I01dphyif/hsrx_disable_cfgclk_n_reg/Q] -to [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_23/u_phy_1/I01DPHY/I01DPHYCORE/HSREQUESTRXIN_LANE1]
# ASSYNCHRONOUS SIGNALS
# enable/reset ports
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_23/u_phy_1/I01DPHY/I01dphyif/rstz              ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_23/u_phy_1/I01DPHY/I01dphyif/shutdownz         ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_23/u_phy_1/I01DPHY/I01dphyif/testclr           ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_23/u_phy_1/I01DPHY/I01dphyif/forcerxmode_?     ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_23/u_phy_1/I01DPHY/I01dphyif/forcetxstopmode_? ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_23/u_phy_1/I01DPHY/I01dphyif/turndisable_?     ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_23/u_phy_1/I01DPHY/I01dphyif/basedir_?         ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_23/u_phy_1/I01DPHY/I01dphyif/enableclk         ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_23/u_phy_1/I01DPHY/I01dphyif/enable_?          ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_23/u_phy_1/I01DPHY/I01dphyif/biston            ]
#STOP STATE
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_23/u_phy_1/I01DPHY/I01dphyif/stopstateclk      ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_23/u_phy_1/I01DPHY/I01dphyif/stopstatedata_?   ]
#RXULPSCLKNOT GATING
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_23/u_phy_1/I01DPHY/I01dphyif/ulpsactivenotclk  ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_23/u_phy_1/I01DPHY/I01dphyif/rxulpsclknot      ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_23/u_phy_1/I01DPHY/I01DPHYCORE/*_IF_*]
#ASYNC RESET
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_23/u_phy_1/I01DPHY/I01DPHYCORE/RSTZRX_CLKLANE]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_23/u_phy_1/I01DPHY/I01DPHYCORE/RSTZRX_LANE?]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_23/u_phy_1/I01DPHY/I01DPHYCORE/RSTZTXHS_CLKLANE]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_23/u_phy_1/I01DPHY/I01DPHYCORE/RSTZTXHS_LANE?]
#TCLKMISS
set_false_path  -to        [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_23/u_phy_1/I01DPHY/I01dphyif/tclkmiss_arm_n_clkp_reg/RD]
set_false_path  -to        [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_23/u_phy_1/I01DPHY/I01dphyif/tclkmiss_arm_p_clkn_reg/RD]
set_false_path  -to        [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_23/u_phy_1/I01DPHY/I01dphyif/tclkmiss_arm_n_clkn_reg/RD]
set_false_path  -to        [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_23/u_phy_1/I01DPHY/I01dphyif/tclkmiss_arm_p_clkp_reg/RD]
set_false_path  -to        [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_23/u_phy_1/I01DPHY/I01dphyif/disable_gating?_reg/RD]
#RESET SYNC REGISTER
set_false_path  -to        [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_23/u_phy_1/I01DPHY/I01dphyif/*hand_*_sync/U1/U_SYNC/sample_meta_reg_0_/D]
set_false_path  -to        [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_23/u_phy_1/I01DPHY/I01dphyif/*hand_*_sync/reset_async_ff_reg/RD]
#SCAN PATH - ASSYNCHRONOUS IN NORMAL MODE
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_23/u_phy_1/I01DPHY/I01dphyif/scanout[*]        ]
#TESTABILITY
set_false_path  -through [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_23/u_phy_1/I01DPHY/I01dphyif/testdout[*]]
set_false_path  -from  [get_clocks testclk_3]  -to [get_clocks sirius_sub_1_inst/mipi_top_inst/mipi_23/u_phy_1/I01DPHY/I01DPHYCORE/rxbyteclkhs           ]
set_false_path  -from  [get_clocks testclk_3]  -to [get_clocks sirius_sub_1_inst/mipi_top_inst/mipi_23/u_phy_1/I01DPHY/I01DPHYCORE/rxclkesc_slv_*        ]
set_false_path  -from  [get_clocks testclk_3]  -to [get_clocks cfg_clk_gated_3                           ]
set_false_path  -from  [get_clocks testclk_3]  -to [get_clocks lprxdoutlp_*                                 ]
set_false_path  -from  [get_clocks testclk_3]  -to [get_clocks hsrxclkdig_*                                 ]
set_false_path  -from  [get_clocks sirius_sub_1_inst/mipi_top_inst/mipi_23/u_phy_1/I01DPHY/I01DPHYCORE/rxbyteclkhs          ]  -to  [get_clocks testclk_3]
set_false_path  -from  [get_clocks sirius_sub_1_inst/mipi_top_inst/mipi_23/u_phy_1/I01DPHY/I01DPHYCORE/rxclkesc_slv_*       ]  -to  [get_clocks testclk_3]
set_false_path  -from  [get_clocks cfg_clk_gated_3                          ]  -to  [get_clocks testclk_3]
set_false_path  -from  [get_clocks lprxdoutlp_*                                ]  -to  [get_clocks testclk_3]
set_false_path  -from  [get_clocks hsrxclkdig_*                                ]  -to  [get_clocks testclk_3]
#######################################################################
###   DPHY4_FALSE_PATH
#######################################################################
set_false_path  -from [get_clocks cfg_clk_gated_4]  -to [get_clocks lprxdout*lp_*]
set_false_path  -from [get_clocks lprxdout*lp_*]    -to [get_clocks cfg_clk_gated_4]
set_false_path  -from [get_clocks sirius_sub_1_inst/mipi_top_inst/mipi_45/u_phy_0/I01DPHY/I01DPHYCORE/rxbyteclkhs]  -to [get_clocks lprxdout*lp*]
set_false_path  -from [get_clocks lprxdout*lp*] -to [get_clocks sirius_sub_1_inst/mipi_top_inst/mipi_45/u_phy_0/I01DPHY/I01DPHYCORE/rxbyteclkhs]
#HS RX
set_false_path  -through [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_45/u_phy_0/I01DPHY/I01DPHYCORE/RXCLKACTIVEHS_CLKLANE] -through [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_45/u_phy_0/I01DPHY/I01dphyif/rxclkactivehs]
set_false_path  -through [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_45/u_phy_0/I01DPHY/I01dphyif/hsrx_disable_cfgclk_n_reg/Q] -to [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_45/u_phy_0/I01DPHY/I01DPHYCORE/HSREQUESTRXIN_CLKLANE]
set_false_path  -through [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_45/u_phy_0/I01DPHY/I01dphyif/hsrx_disable_cfgclk_n_reg/Q] -to [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_45/u_phy_0/I01DPHY/I01DPHYCORE/HSREQUESTRXIN_LANE0]
set_false_path  -through [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_45/u_phy_0/I01DPHY/I01dphyif/hsrx_disable_cfgclk_n_reg/Q] -to [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_45/u_phy_0/I01DPHY/I01DPHYCORE/HSREQUESTRXIN_LANE1]
# ASSYNCHRONOUS SIGNALS
# enable/reset ports
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_45/u_phy_0/I01DPHY/I01dphyif/rstz              ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_45/u_phy_0/I01DPHY/I01dphyif/shutdownz         ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_45/u_phy_0/I01DPHY/I01dphyif/testclr           ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_45/u_phy_0/I01DPHY/I01dphyif/forcerxmode_?     ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_45/u_phy_0/I01DPHY/I01dphyif/forcetxstopmode_? ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_45/u_phy_0/I01DPHY/I01dphyif/turndisable_?     ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_45/u_phy_0/I01DPHY/I01dphyif/basedir_?         ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_45/u_phy_0/I01DPHY/I01dphyif/enableclk         ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_45/u_phy_0/I01DPHY/I01dphyif/enable_?          ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_45/u_phy_0/I01DPHY/I01dphyif/biston            ]
#STOP STATE
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_45/u_phy_0/I01DPHY/I01dphyif/stopstateclk      ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_45/u_phy_0/I01DPHY/I01dphyif/stopstatedata_?   ]
#RXULPSCLKNOT GATING
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_45/u_phy_0/I01DPHY/I01dphyif/ulpsactivenotclk  ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_45/u_phy_0/I01DPHY/I01dphyif/rxulpsclknot      ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_45/u_phy_0/I01DPHY/I01DPHYCORE/*_IF_*]
#ASYNC RESET
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_45/u_phy_0/I01DPHY/I01DPHYCORE/RSTZRX_CLKLANE]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_45/u_phy_0/I01DPHY/I01DPHYCORE/RSTZRX_LANE?]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_45/u_phy_0/I01DPHY/I01DPHYCORE/RSTZTXHS_CLKLANE]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_45/u_phy_0/I01DPHY/I01DPHYCORE/RSTZTXHS_LANE?]
#TCLKMISS
set_false_path  -to        [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_45/u_phy_0/I01DPHY/I01dphyif/tclkmiss_arm_n_clkp_reg/RD]
set_false_path  -to        [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_45/u_phy_0/I01DPHY/I01dphyif/tclkmiss_arm_p_clkn_reg/RD]
set_false_path  -to        [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_45/u_phy_0/I01DPHY/I01dphyif/tclkmiss_arm_n_clkn_reg/RD]
set_false_path  -to        [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_45/u_phy_0/I01DPHY/I01dphyif/tclkmiss_arm_p_clkp_reg/RD]
set_false_path  -to        [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_45/u_phy_0/I01DPHY/I01dphyif/disable_gating?_reg/RD]
#RESET SYNC REGISTER
set_false_path  -to        [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_45/u_phy_0/I01DPHY/I01dphyif/*hand_*_sync/U1/U_SYNC/sample_meta_reg_0_/D]
set_false_path  -to        [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_45/u_phy_0/I01DPHY/I01dphyif/*hand_*_sync/reset_async_ff_reg/RD]
#SCAN PATH - ASSYNCHRONOUS IN NORMAL MODE
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_45/u_phy_0/I01DPHY/I01dphyif/scanout[*]        ]
#TESTABILITY
set_false_path  -through [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_45/u_phy_0/I01DPHY/I01dphyif/testdout[*]]
set_false_path  -from  [get_clocks testclk_4]  -to [get_clocks sirius_sub_1_inst/mipi_top_inst/mipi_45/u_phy_0/I01DPHY/I01DPHYCORE/rxbyteclkhs           ]
set_false_path  -from  [get_clocks testclk_4]  -to [get_clocks sirius_sub_1_inst/mipi_top_inst/mipi_45/u_phy_0/I01DPHY/I01DPHYCORE/rxclkesc_slv_*        ]
set_false_path  -from  [get_clocks testclk_4]  -to [get_clocks cfg_clk_gated_4                           ]
set_false_path  -from  [get_clocks testclk_4]  -to [get_clocks lprxdoutlp_*                                 ]
set_false_path  -from  [get_clocks testclk_4]  -to [get_clocks hsrxclkdig_*                                 ]
set_false_path  -from  [get_clocks sirius_sub_1_inst/mipi_top_inst/mipi_45/u_phy_0/I01DPHY/I01DPHYCORE/rxbyteclkhs          ]  -to  [get_clocks testclk_4]
set_false_path  -from  [get_clocks sirius_sub_1_inst/mipi_top_inst/mipi_45/u_phy_0/I01DPHY/I01DPHYCORE/rxclkesc_slv_*       ]  -to  [get_clocks testclk_4]
set_false_path  -from  [get_clocks cfg_clk_gated_4                          ]  -to  [get_clocks testclk_4]
set_false_path  -from  [get_clocks lprxdoutlp_*                                ]  -to  [get_clocks testclk_4]
set_false_path  -from  [get_clocks hsrxclkdig_*                                ]  -to  [get_clocks testclk_4]
#######################################################################
###   DPHY5_FALSE_PATH
#######################################################################
set_false_path  -from [get_clocks cfg_clk_gated_5]  -to [get_clocks lprxdout*lp_*]
set_false_path  -from [get_clocks lprxdout*lp_*] -to [get_clocks cfg_clk_gated_5]
set_false_path  -from [get_clocks sirius_sub_1_inst/mipi_top_inst/mipi_45/u_phy_1/I01DPHY/I01DPHYCORE/rxbyteclkhs]  -to [get_clocks lprxdout*lp*]
set_false_path  -from [get_clocks lprxdout*lp*] -to [get_clocks sirius_sub_1_inst/mipi_top_inst/mipi_45/u_phy_1/I01DPHY/I01DPHYCORE/rxbyteclkhs]
#HS RX
set_false_path  -through [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_45/u_phy_1/I01DPHY/I01DPHYCORE/RXCLKACTIVEHS_CLKLANE] -through [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_45/u_phy_1/I01DPHY/I01dphyif/rxclkactivehs]
set_false_path  -through [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_45/u_phy_1/I01DPHY/I01dphyif/hsrx_disable_cfgclk_n_reg/Q] -to [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_45/u_phy_1/I01DPHY/I01DPHYCORE/HSREQUESTRXIN_CLKLANE]
set_false_path  -through [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_45/u_phy_1/I01DPHY/I01dphyif/hsrx_disable_cfgclk_n_reg/Q] -to [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_45/u_phy_1/I01DPHY/I01DPHYCORE/HSREQUESTRXIN_LANE0]
set_false_path  -through [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_45/u_phy_1/I01DPHY/I01dphyif/hsrx_disable_cfgclk_n_reg/Q] -to [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_45/u_phy_1/I01DPHY/I01DPHYCORE/HSREQUESTRXIN_LANE1]
# ASSYNCHRONOUS SIGNALS
# enable/reset ports
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_45/u_phy_1/I01DPHY/I01dphyif/rstz              ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_45/u_phy_1/I01DPHY/I01dphyif/shutdownz         ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_45/u_phy_1/I01DPHY/I01dphyif/testclr           ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_45/u_phy_1/I01DPHY/I01dphyif/forcerxmode_?     ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_45/u_phy_1/I01DPHY/I01dphyif/forcetxstopmode_? ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_45/u_phy_1/I01DPHY/I01dphyif/turndisable_?     ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_45/u_phy_1/I01DPHY/I01dphyif/basedir_?         ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_45/u_phy_1/I01DPHY/I01dphyif/enableclk         ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_45/u_phy_1/I01DPHY/I01dphyif/enable_?          ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_45/u_phy_1/I01DPHY/I01dphyif/biston            ]
#STOP STATE
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_45/u_phy_1/I01DPHY/I01dphyif/stopstateclk      ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_45/u_phy_1/I01DPHY/I01dphyif/stopstatedata_?   ]
#RXULPSCLKNOT GATING
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_45/u_phy_1/I01DPHY/I01dphyif/ulpsactivenotclk  ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_45/u_phy_1/I01DPHY/I01dphyif/rxulpsclknot      ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_45/u_phy_1/I01DPHY/I01DPHYCORE/*_IF_*]
#ASYNC RESET
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_45/u_phy_1/I01DPHY/I01DPHYCORE/RSTZRX_CLKLANE]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_45/u_phy_1/I01DPHY/I01DPHYCORE/RSTZRX_LANE?]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_45/u_phy_1/I01DPHY/I01DPHYCORE/RSTZTXHS_CLKLANE]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_45/u_phy_1/I01DPHY/I01DPHYCORE/RSTZTXHS_LANE?]
#TCLKMISS
set_false_path  -to        [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_45/u_phy_1/I01DPHY/I01dphyif/tclkmiss_arm_n_clkp_reg/RD]
set_false_path  -to        [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_45/u_phy_1/I01DPHY/I01dphyif/tclkmiss_arm_p_clkn_reg/RD]
set_false_path  -to        [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_45/u_phy_1/I01DPHY/I01dphyif/tclkmiss_arm_n_clkn_reg/RD]
set_false_path  -to        [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_45/u_phy_1/I01DPHY/I01dphyif/tclkmiss_arm_p_clkp_reg/RD]
set_false_path  -to        [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_45/u_phy_1/I01DPHY/I01dphyif/disable_gating?_reg/RD]
#RESET SYNC REGISTER
set_false_path  -to        [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_45/u_phy_1/I01DPHY/I01dphyif/*hand_*_sync/U1/U_SYNC/sample_meta_reg_0_/D]
set_false_path  -to        [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_45/u_phy_1/I01DPHY/I01dphyif/*hand_*_sync/reset_async_ff_reg/RD]
#SCAN PATH - ASSYNCHRONOUS IN NORMAL MODE
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_45/u_phy_1/I01DPHY/I01dphyif/scanout[*]        ]
#TESTABILITY
set_false_path  -through [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_45/u_phy_1/I01DPHY/I01dphyif/testdout[*]]
set_false_path  -from  [get_clocks testclk_5]  -to [get_clocks sirius_sub_1_inst/mipi_top_inst/mipi_45/u_phy_1/I01DPHY/I01DPHYCORE/rxbyteclkhs           ]
set_false_path  -from  [get_clocks testclk_5]  -to [get_clocks sirius_sub_1_inst/mipi_top_inst/mipi_45/u_phy_1/I01DPHY/I01DPHYCORE/rxclkesc_slv_*        ]
set_false_path  -from  [get_clocks testclk_5]  -to [get_clocks cfg_clk_gated_5                           ]
set_false_path  -from  [get_clocks testclk_5]  -to [get_clocks lprxdoutlp_*                                 ]
set_false_path  -from  [get_clocks testclk_5]  -to [get_clocks hsrxclkdig_*                                 ]
set_false_path  -from  [get_clocks sirius_sub_1_inst/mipi_top_inst/mipi_45/u_phy_1/I01DPHY/I01DPHYCORE/rxbyteclkhs          ]  -to  [get_clocks testclk_5]
set_false_path  -from  [get_clocks sirius_sub_1_inst/mipi_top_inst/mipi_45/u_phy_1/I01DPHY/I01DPHYCORE/rxclkesc_slv_*       ]  -to  [get_clocks testclk_5]
set_false_path  -from  [get_clocks cfg_clk_gated_5                          ]  -to  [get_clocks testclk_5]
set_false_path  -from  [get_clocks lprxdoutlp_*                                ]  -to  [get_clocks testclk_5]
set_false_path  -from  [get_clocks hsrxclkdig_*                                ]  -to  [get_clocks testclk_5]
#######################################################################
###   DPHY6_FALSE_PATH
#######################################################################
set_false_path  -from [get_clocks cfg_clk_gated_6]  -to [get_clocks lprxdout*lp_*]
set_false_path  -from [get_clocks lprxdout*lp_*]    -to [get_clocks cfg_clk_gated_6]
set_false_path  -from [get_clocks sirius_sub_1_inst/mipi_top_inst/mipi_67/u_phy_0/I01DPHY/I01DPHYCORE/rxbyteclkhs]  -to [get_clocks lprxdout*lp*]
set_false_path  -from [get_clocks lprxdout*lp*] -to [get_clocks sirius_sub_1_inst/mipi_top_inst/mipi_67/u_phy_0/I01DPHY/I01DPHYCORE/rxbyteclkhs]
#HS RX
set_false_path  -through [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_67/u_phy_0/I01DPHY/I01DPHYCORE/RXCLKACTIVEHS_CLKLANE] -through [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_67/u_phy_0/I01DPHY/I01dphyif/rxclkactivehs]
set_false_path  -through [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_67/u_phy_0/I01DPHY/I01dphyif/hsrx_disable_cfgclk_n_reg/Q] -to [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_67/u_phy_0/I01DPHY/I01DPHYCORE/HSREQUESTRXIN_CLKLANE]
set_false_path  -through [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_67/u_phy_0/I01DPHY/I01dphyif/hsrx_disable_cfgclk_n_reg/Q] -to [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_67/u_phy_0/I01DPHY/I01DPHYCORE/HSREQUESTRXIN_LANE0]
set_false_path  -through [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_67/u_phy_0/I01DPHY/I01dphyif/hsrx_disable_cfgclk_n_reg/Q] -to [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_67/u_phy_0/I01DPHY/I01DPHYCORE/HSREQUESTRXIN_LANE1]
# ASSYNCHRONOUS SIGNALS
# enable/reset ports
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_67/u_phy_0/I01DPHY/I01dphyif/rstz              ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_67/u_phy_0/I01DPHY/I01dphyif/shutdownz         ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_67/u_phy_0/I01DPHY/I01dphyif/testclr           ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_67/u_phy_0/I01DPHY/I01dphyif/forcerxmode_?     ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_67/u_phy_0/I01DPHY/I01dphyif/forcetxstopmode_? ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_67/u_phy_0/I01DPHY/I01dphyif/turndisable_?     ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_67/u_phy_0/I01DPHY/I01dphyif/basedir_?         ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_67/u_phy_0/I01DPHY/I01dphyif/enableclk         ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_67/u_phy_0/I01DPHY/I01dphyif/enable_?          ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_67/u_phy_0/I01DPHY/I01dphyif/biston            ]
#STOP STATE
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_67/u_phy_0/I01DPHY/I01dphyif/stopstateclk      ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_67/u_phy_0/I01DPHY/I01dphyif/stopstatedata_?   ]
#RXULPSCLKNOT GATING
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_67/u_phy_0/I01DPHY/I01dphyif/ulpsactivenotclk  ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_67/u_phy_0/I01DPHY/I01dphyif/rxulpsclknot      ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_67/u_phy_0/I01DPHY/I01DPHYCORE/*_IF_*]
#ASYNC RESET
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_67/u_phy_0/I01DPHY/I01DPHYCORE/RSTZRX_CLKLANE]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_67/u_phy_0/I01DPHY/I01DPHYCORE/RSTZRX_LANE?]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_67/u_phy_0/I01DPHY/I01DPHYCORE/RSTZTXHS_CLKLANE]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_67/u_phy_0/I01DPHY/I01DPHYCORE/RSTZTXHS_LANE?]
#TCLKMISS
set_false_path  -to        [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_67/u_phy_0/I01DPHY/I01dphyif/tclkmiss_arm_n_clkp_reg/RD]
set_false_path  -to        [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_67/u_phy_0/I01DPHY/I01dphyif/tclkmiss_arm_p_clkn_reg/RD]
set_false_path  -to        [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_67/u_phy_0/I01DPHY/I01dphyif/tclkmiss_arm_n_clkn_reg/RD]
set_false_path  -to        [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_67/u_phy_0/I01DPHY/I01dphyif/tclkmiss_arm_p_clkp_reg/RD]
set_false_path  -to        [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_67/u_phy_0/I01DPHY/I01dphyif/disable_gating?_reg/RD]
#RESET SYNC REGISTER
set_false_path  -to        [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_67/u_phy_0/I01DPHY/I01dphyif/*hand_*_sync/U1/U_SYNC/sample_meta_reg_0_/D]
set_false_path  -to        [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_67/u_phy_0/I01DPHY/I01dphyif/*hand_*_sync/reset_async_ff_reg/RD]
#SCAN PATH - ASSYNCHRONOUS IN NORMAL MODE
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_67/u_phy_0/I01DPHY/I01dphyif/scanout[*]        ]
#TESTABILITY
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_67/u_phy_0/I01DPHY/I01dphyif/testdout[*]]
set_false_path  -from      [get_clocks testclk_6]  -to [get_clocks sirius_sub_1_inst/mipi_top_inst/mipi_67/u_phy_0/I01DPHY/I01DPHYCORE/rxbyteclkhs           ]
set_false_path  -from      [get_clocks testclk_6]  -to [get_clocks sirius_sub_1_inst/mipi_top_inst/mipi_67/u_phy_0/I01DPHY/I01DPHYCORE/rxclkesc_slv_*        ]
set_false_path  -from      [get_clocks testclk_6]  -to [get_clocks cfg_clk_gated_6                           ]
set_false_path  -from      [get_clocks testclk_6]  -to [get_clocks lprxdoutlp_*                                 ]
set_false_path  -from      [get_clocks testclk_6]  -to [get_clocks hsrxclkdig_*                                 ]
set_false_path  -from      [get_clocks sirius_sub_1_inst/mipi_top_inst/mipi_67/u_phy_0/I01DPHY/I01DPHYCORE/rxbyteclkhs          ]  -to  [get_clocks testclk_6]
set_false_path  -from      [get_clocks sirius_sub_1_inst/mipi_top_inst/mipi_67/u_phy_0/I01DPHY/I01DPHYCORE/rxclkesc_slv_*       ]  -to  [get_clocks testclk_6]
set_false_path  -from      [get_clocks cfg_clk_gated_6                          ]  -to  [get_clocks testclk_6]
set_false_path  -from      [get_clocks lprxdoutlp_*                                ]  -to  [get_clocks testclk_6]
set_false_path  -from      [get_clocks hsrxclkdig_*                                ]  -to  [get_clocks testclk_6]
#######################################################################
###   DPHY7_FALSE_PATH
#######################################################################
set_false_path  -from [get_clocks cfg_clk_gated_7]  -to [get_clocks lprxdout*lp_*]
set_false_path  -from [get_clocks lprxdout*lp_*] -to [get_clocks cfg_clk_gated_7]
set_false_path  -from [get_clocks sirius_sub_1_inst/mipi_top_inst/mipi_67/u_phy_1/I01DPHY/I01DPHYCORE/rxbyteclkhs]  -to [get_clocks lprxdout*lp*]
set_false_path  -from [get_clocks lprxdout*lp*] -to [get_clocks sirius_sub_1_inst/mipi_top_inst/mipi_67/u_phy_1/I01DPHY/I01DPHYCORE/rxbyteclkhs]
#HS RX
set_false_path  -through [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_67/u_phy_1/I01DPHY/I01DPHYCORE/RXCLKACTIVEHS_CLKLANE] -through [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_67/u_phy_1/I01DPHY/I01dphyif/rxclkactivehs]
set_false_path  -through [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_67/u_phy_1/I01DPHY/I01dphyif/hsrx_disable_cfgclk_n_reg/Q] -to [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_67/u_phy_1/I01DPHY/I01DPHYCORE/HSREQUESTRXIN_CLKLANE]
set_false_path  -through [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_67/u_phy_1/I01DPHY/I01dphyif/hsrx_disable_cfgclk_n_reg/Q] -to [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_67/u_phy_1/I01DPHY/I01DPHYCORE/HSREQUESTRXIN_LANE0]
set_false_path  -through [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_67/u_phy_1/I01DPHY/I01dphyif/hsrx_disable_cfgclk_n_reg/Q] -to [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_67/u_phy_1/I01DPHY/I01DPHYCORE/HSREQUESTRXIN_LANE1]
# ASSYNCHRONOUS SIGNALS
# enable/reset ports
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_67/u_phy_1/I01DPHY/I01dphyif/rstz              ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_67/u_phy_1/I01DPHY/I01dphyif/shutdownz         ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_67/u_phy_1/I01DPHY/I01dphyif/testclr           ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_67/u_phy_1/I01DPHY/I01dphyif/forcerxmode_?     ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_67/u_phy_1/I01DPHY/I01dphyif/forcetxstopmode_? ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_67/u_phy_1/I01DPHY/I01dphyif/turndisable_?     ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_67/u_phy_1/I01DPHY/I01dphyif/basedir_?         ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_67/u_phy_1/I01DPHY/I01dphyif/enableclk         ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_67/u_phy_1/I01DPHY/I01dphyif/enable_?          ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_67/u_phy_1/I01DPHY/I01dphyif/biston            ]
#STOP STATE
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_67/u_phy_1/I01DPHY/I01dphyif/stopstateclk      ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_67/u_phy_1/I01DPHY/I01dphyif/stopstatedata_?   ]
#RXULPSCLKNOT GATING
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_67/u_phy_1/I01DPHY/I01dphyif/ulpsactivenotclk  ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_67/u_phy_1/I01DPHY/I01dphyif/rxulpsclknot      ]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_67/u_phy_1/I01DPHY/I01DPHYCORE/*_IF_*]
#ASYNC RESET
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_67/u_phy_1/I01DPHY/I01DPHYCORE/RSTZRX_CLKLANE]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_67/u_phy_1/I01DPHY/I01DPHYCORE/RSTZRX_LANE?]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_67/u_phy_1/I01DPHY/I01DPHYCORE/RSTZTXHS_CLKLANE]
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_67/u_phy_1/I01DPHY/I01DPHYCORE/RSTZTXHS_LANE?]
#TCLKMISS
set_false_path  -to        [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_67/u_phy_1/I01DPHY/I01dphyif/tclkmiss_arm_n_clkp_reg/RD]
set_false_path  -to        [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_67/u_phy_1/I01DPHY/I01dphyif/tclkmiss_arm_p_clkn_reg/RD]
set_false_path  -to        [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_67/u_phy_1/I01DPHY/I01dphyif/tclkmiss_arm_n_clkn_reg/RD]
set_false_path  -to        [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_67/u_phy_1/I01DPHY/I01dphyif/tclkmiss_arm_p_clkp_reg/RD]
set_false_path  -to        [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_67/u_phy_1/I01DPHY/I01dphyif/disable_gating?_reg/RD]
#RESET SYNC REGISTER
set_false_path  -to        [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_67/u_phy_1/I01DPHY/I01dphyif/*hand_*_sync/U1/U_SYNC/sample_meta_reg_0_/D]
set_false_path  -to        [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_67/u_phy_1/I01DPHY/I01dphyif/*hand_*_sync/reset_async_ff_reg/RD]
#SCAN PATH - ASSYNCHRONOUS IN NORMAL MODE
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_67/u_phy_1/I01DPHY/I01dphyif/scanout[*]        ]
#TESTABILITY
set_false_path  -through   [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_67/u_phy_1/I01DPHY/I01dphyif/testdout[*]]
set_false_path  -from      [get_clocks testclk_7]  -to [get_clocks sirius_sub_1_inst/mipi_top_inst/mipi_67/u_phy_1/I01DPHY/I01DPHYCORE/rxbyteclkhs           ]
set_false_path  -from      [get_clocks testclk_7]  -to [get_clocks sirius_sub_1_inst/mipi_top_inst/mipi_67/u_phy_1/I01DPHY/I01DPHYCORE/rxclkesc_slv_*        ]
set_false_path  -from      [get_clocks testclk_7]  -to [get_clocks cfg_clk_gated_7                           ]
set_false_path  -from      [get_clocks testclk_7]  -to [get_clocks lprxdoutlp_*                                 ]
set_false_path  -from      [get_clocks testclk_7]  -to [get_clocks hsrxclkdig_*                                 ]
set_false_path  -from      [get_clocks sirius_sub_1_inst/mipi_top_inst/mipi_67/u_phy_1/I01DPHY/I01DPHYCORE/rxbyteclkhs          ]  -to  [get_clocks testclk_7]
set_false_path  -from      [get_clocks sirius_sub_1_inst/mipi_top_inst/mipi_67/u_phy_1/I01DPHY/I01DPHYCORE/rxclkesc_slv_*       ]  -to  [get_clocks testclk_7]
set_false_path  -from      [get_clocks cfg_clk_gated_7                          ]  -to  [get_clocks testclk_7]
set_false_path  -from      [get_clocks lprxdoutlp_*                             ]  -to  [get_clocks testclk_7]
set_false_path  -from      [get_clocks hsrxclkdig_*                             ]  -to  [get_clocks testclk_7]
# mipi host
set_false_path  -from      [get_clocks pixclk_gated_0] -to   [ get_clocks CLK_AXI_500_G4       ]
set_false_path  -from      [get_clocks pixclk_gated_1] -to   [ get_clocks CLK_AXI_500_G4       ]
set_false_path  -from      [get_clocks pixclk_gated_2] -to   [ get_clocks CLK_AXI_500_G4       ]
set_false_path  -from      [get_clocks pixclk_gated_3] -to   [ get_clocks CLK_AXI_500_G4       ]
set_false_path  -from      [get_clocks pixclk_gated_4] -to   [ get_clocks CLK_AXI_500_G4       ]
set_false_path  -from      [get_clocks pixclk_gated_5] -to   [ get_clocks CLK_AXI_500_G4       ]
set_false_path  -from      [get_clocks pixclk_gated_6] -to   [ get_clocks CLK_AXI_500_G4       ]
set_false_path  -from      [get_clocks pixclk_gated_7] -to   [ get_clocks CLK_AXI_500_G4       ]
set_false_path  -through     [get_pins ${sub1_inst_hier}/RGU_MIPI_apb_resetn]
#set_false_path    -through  [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_01/u_mipitx_top/mipitx_debug]
set_case_analysis 0         [get_pins ${sub1_inst_hier}/mipi_top_inst/u_mipi_top_reg/monitor_ctrl[*]]
## mipi_top self define reg
set_false_path    -through  [get_pins ${sub1_inst_hier}/mipi_top_inst/u_mipi_top_reg/mipi_debug]
set_false_path    -through  [get_pins ${sub1_inst_hier}/mipi_top_inst/u_mipi_top_reg/over_flow]
set_false_path    -through  [get_pins ${sub1_inst_hier}/mipi_top_inst/u_mipi_top_reg/bist_ok]
set_false_path    -from     [get_pins ${sub1_inst_hier}/mipi_top_inst/u_mipi_top_reg/bist_on_reg*/CK]
set_false_path    -from     [get_pins ${sub1_inst_hier}/mipi_top_inst/u_mipi_top_reg/scenario_select_reg*/CK]
set_false_path    -from     [get_pins ${sub1_inst_hier}/mipi_top_inst/u_mipi_top_reg/monitor_ctrl_reg*/CK]
set_false_path    -from     [get_pins ${sub1_inst_hier}/mipi_top_inst/u_mipi_top_reg/mipi?_mode_set_reg*/CK]
set_false_path    -from     [get_pins ${sub1_inst_hier}/mipi_top_inst/u_mipi_top_reg/clk_gate_ctrl_reg*/CK]
##apb_clk
set_false_path    -from  [get_clocks CLK_CFG_150_G5]             -to [get_clocks pixclk_gated_*  ]
set_false_path    -from  [get_clocks CLK_CFG_150_G5]             -to [get_clocks sirius_sub_1_inst/mipi_top_inst/mipi_*/u_phy_*/I01DPHY/I01DPHYCORE/rxbyteclkhs]
set_false_path    -from  [get_clocks CLK_CFG_150_G5]             -to [get_clocks CLK_SUB_1_1X_PIX  ]
set_false_path    -from  [get_clocks CLK_CFG_150_G5]             -to [get_clocks txbyteclksrc_0]
set_false_path    -from  [get_clocks CLK_CFG_150_G5]             -to [get_clocks txbyteclksrc_1]
set_false_path    -from  [get_clocks CLK_CFG_150_G5]             -to [get_clocks cfg_clk_gated_*]
set_false_path    -from  [get_clocks CLK_CFG_150_G5]             -to [get_clocks testclk_* ]
set_false_path    -from  [get_clocks CLK_CFG_150_G5]             -to [get_clocks lprxdoutlp_clklane_* ]
set_false_path    -from  [get_clocks CLK_CFG_150_G5]             -to [get_clocks lprxdoutlp_lane0_*   ]
set_false_path    -from  [get_clocks CLK_CFG_150_G5]             -to [get_clocks lprxdoutlp_lane1_*   ]
set_false_path    -from  [get_clocks CLK_CFG_150_G5]             -to [get_clocks hsrxclkdig_clklane_* ]
 
set_false_path    -from  [get_clocks pixclk_gated_* ]        -to [get_clocks CLK_CFG_150_G5]      
set_false_path    -from  [get_clocks sirius_sub_1_inst/mipi_top_inst/mipi_*/u_phy_*/I01DPHY/I01DPHYCORE/rxbyteclkhs ]  -to [get_clocks CLK_CFG_150_G5]
set_false_path    -from  [get_clocks CLK_SUB_1_1X_PIX        ]        -to [get_clocks CLK_CFG_150_G5 ] 
set_false_path    -from  [get_clocks txbyteclksrc_0 ]        -to [get_clocks CLK_CFG_150_G5 ]            
set_false_path    -from  [get_clocks txbyteclksrc_1 ]        -to [get_clocks CLK_CFG_150_G5 ]            
set_false_path    -from  [get_clocks testclk_*]              -to [get_clocks CLK_CFG_150_G5 ]
##set_false_path MIPITX
set_false_path    -from  [get_clocks CLK_SUB_1_1X_PIX        ]        -to [get_clocks txbyteclksrc_0 ] 
set_false_path    -from  [get_clocks txbyteclksrc_0 ]        -to [get_clocks CLK_SUB_1_1X_PIX        ]
set_false_path    -from  [get_clocks txbyteclksrc_0 ]        -to [get_clocks txbyteclksrc_1 ]
set_false_path    -from  [get_clocks txbyteclksrc_1 ]        -to [get_clocks txbyteclksrc_0 ]
set_false_path    -from  [get_clocks sirius_sub_1_inst/mipi_top_inst/mipi_*/u_phy_0/I01DPHY/I01DPHYCORE/rxbyteclkhs ]  \
                  -to    [get_clocks sirius_sub_1_inst/mipi_top_inst/mipi_*/u_phy_1/I01DPHY/I01DPHYCORE/rxbyteclkhs ]
set_false_path    -from  [get_clocks sirius_sub_1_inst/mipi_top_inst/mipi_*/u_phy_1/I01DPHY/I01DPHYCORE/rxbyteclkhs ]  \
                  -to    [get_clocks sirius_sub_1_inst/mipi_top_inst/mipi_*/u_phy_0/I01DPHY/I01DPHYCORE/rxbyteclkhs ]
set_case_analysis  0     [get_pins ${sub1_inst_hier}/mipi_top_inst/u_mipi_top_reg/pw_ctrl[*]]
set_disable_timing       [get_cells ${sub1_inst_hier}/mipi_top_inst/beh_ram_8/u_ram_*/u_mem_0]  -from CLKA -to CLKB;
set_disable_timing       [get_cells ${sub1_inst_hier}/mipi_top_inst/beh_ram_8/u_ram_*/u_mem_0]  -from CLKB -to CLKA;
###SYNOPSYS
set_false_path    -through  [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_*/u_phy*/RXCLKACTIVEHS]
set_false_path    -from     [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_*/*/u_reg_bank/*_qst*/CK]
set_false_path    -to       [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_*/*/u_synchronizer/*_bcm21*/*sample_meta*/D]
set_false_path    -to       [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_*/*/u_synchronizer/*_bcm22*/*tgl_event_s*/D]
set_false_path    -to       [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_*/*/u_synchronizer/*_bcm22*/*/*sample_meta*/D]
set_false_path    -to       [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_*/*/u_synchronizer/u*_syncrstz/regrstz_reg_0_/D]
set_false_path    -to       [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_*/*/u_synchronizer/u*_syncrstz/regrstz_reg_0_/RD]
set_false_path    -to       [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_*/*/u_ipi*/*bcm07*/*/*/*sample_meta*/D]
set_false_path    -to       [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_*/*/u_synchronizer/*_bcm22*/*event_s_d*/D]
set_false_path    -to       [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_*/*/u_synchronizer/*_bcm26*/*/*/*sample_meta*/D]
set_false_path    -from     [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_*/*/u_synchronizer/*_bcm26*/*data_s_hold_reg*/CK] \
                  -to       [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_*/*/u_synchronizer/*_bcm26*/*data_d_int_reg*/D]
set_false_path    -to       [get_pins ${sub1_inst_hier}/mipi_top_inst/mipi_*/*/u_ipi*/*flush*/*bcm*/*sample_meta*/D]
#Set_false_path
for  {set k 0}   {$k< 8}   {set k [expr $k+1]}   {
  set_false_path  -from [ get_clocks txddrclkhsq_$k]  -to [ get_clocks lprxdoutlp_clklane_$k]
}
for  {set f 0}   {$f< 8}   {set f [expr $f+2]}   {
  set j [expr $f+1]
  set_false_path  -from [ get_clocks testclk_$f]  -to [ get_clocks cfg_clk_gated_$j]
  set_false_path  -from [ get_clocks cfg_clk_gated_$j] -to [ get_clocks testclk_$f]
  set_false_path  -from [ get_clocks testclk_$f]  -to [ get_clocks testclk_$j]
  set_false_path  -from [ get_clocks testclk_$j]  -to [ get_clocks testclk_$f]
}

set_false_path -from [get_clocks HDMI_CLK] -to [get_clocks CLK_AXI_500_G4]
set_false_path -from [get_clocks CLK_AXI_500_G4] -to [get_clocks HDMI_CLK]
set_false_path -from [get_clocks ihdmiclk] -to [get_clocks CLK_AXI_500_G4]
set_false_path -from [get_clocks CLK_AXI_500_G4] -to [get_clocks ihdmiclk]

set_false_path -through [get_pins ${sub1_inst_hier}/hdmi_ate_in[*]]
set_false_path -through [get_pins ${sub1_inst_hier}/hdmi_ate_out[*]]
set_false_path -through [get_pins ${sub1_inst_hier}/hdmi_mon_out[*]]
set_false_path -through [get_pins ${sub1_inst_hier}/mipi_ate_in[*]]
set_false_path -through [get_pins ${sub1_inst_hier}/mipi_ate_out[*]]
set_false_path -through [get_pins ${sub1_inst_hier}/mipi_mon_out[*]]
set_false_path -through [get_pins ${sub1_inst_hier}/RGU_HDMI_PHY_RESET_N]
set_false_path -through [get_pins ${sub1_inst_hier}/irq_mipi_interrupt_0]
set_false_path -through [get_pins ${sub1_inst_hier}/irq_mipi_interrupt_1]
set_false_path -through [get_pins ${sub1_inst_hier}/irq_mipi_interrupt_2]
set_false_path -through [get_pins ${sub1_inst_hier}/irq_mipi_interrupt_3]
set_false_path -through [get_pins ${sub1_inst_hier}/irq_mipi_interrupt_4]
set_false_path -through [get_pins ${sub1_inst_hier}/irq_mipi_interrupt_5]
set_false_path -through [get_pins ${sub1_inst_hier}/irq_mipi_interrupt_6]
set_false_path -through [get_pins ${sub1_inst_hier}/irq_mipi_interrupt_7]
set_false_path -through [get_pins ${sub1_inst_hier}/RGU_ISP0_clk_rstn]
set_false_path -through [get_pins ${sub1_inst_hier}/RGU_VIDEO_IF_main_rstn]
set_false_path -through [get_pins ${sub1_inst_hier}/hdmi_key_secure_access_sec_reg]
set_false_path -through [get_pins ${sub1_inst_hier}/PCLK1_OEN_PADI]
set_false_path -through [get_pins ${sub1_inst_hier}/PVSYNC1_OEN_PADI]
set_false_path -through [get_pins ${sub1_inst_hier}/PHSYNC1_OEN_PADI]
set_false_path -through [get_pins ${sub1_inst_hier}/PDE1_OEN_PADI]
set_false_path -through [get_pins ${sub1_inst_hier}/PDATA1_7_OEN_PADI]
set_false_path -through [get_pins ${sub1_inst_hier}/PDATA1_6_OEN_PADI]
set_false_path -through [get_pins ${sub1_inst_hier}/PDATA1_5_OEN_PADI]
set_false_path -through [get_pins ${sub1_inst_hier}/PDATA1_4_OEN_PADI]
set_false_path -through [get_pins ${sub1_inst_hier}/PDATA1_3_OEN_PADI]
set_false_path -through [get_pins ${sub1_inst_hier}/PDATA1_2_OEN_PADI]
set_false_path -through [get_pins ${sub1_inst_hier}/PDATA1_1_OEN_PADI]
set_false_path -through [get_pins ${sub1_inst_hier}/PDATA1_0_OEN_PADI]
set_false_path -through [get_pins ${sub1_inst_hier}/PCLK0_OEN_PADI]
set_false_path -through [get_pins ${sub1_inst_hier}/PVSYNC0_OEN_PADI]
set_false_path -through [get_pins ${sub1_inst_hier}/PHSYNC0_OEN_PADI]
set_false_path -through [get_pins ${sub1_inst_hier}/PDE0_OEN_PADI]
set_false_path -through [get_pins ${sub1_inst_hier}/PDATA0_7_OEN_PADI]
set_false_path -through [get_pins ${sub1_inst_hier}/PDATA0_6_OEN_PADI]
set_false_path -through [get_pins ${sub1_inst_hier}/PDATA0_5_OEN_PADI]
set_false_path -through [get_pins ${sub1_inst_hier}/PDATA0_4_OEN_PADI]
set_false_path -through [get_pins ${sub1_inst_hier}/PDATA0_3_OEN_PADI]
set_false_path -through [get_pins ${sub1_inst_hier}/PDATA0_2_OEN_PADI]
set_false_path -through [get_pins ${sub1_inst_hier}/PDATA0_1_OEN_PADI]
set_false_path -through [get_pins ${sub1_inst_hier}/PDATA0_0_OEN_PADI]
set_false_path -through [get_pins ${sub1_inst_hier}/aupll_ctsn_valid]

# usb

set_case_analysis 0 [get_pins ${sub1_inst_hier}/usb3_top_inst/dut_spram_DCACHE/DS]
set_case_analysis 0 [get_pins ${sub1_inst_hier}/usb3_top_inst/dut_spram_DCACHE/SD]
set_case_analysis 0 [get_pins ${sub1_inst_hier}/usb3_top_inst/dut_spram_DCACHE/RME]
set_case_analysis 0 [get_pins ${sub1_inst_hier}/usb3_top_inst/dut_spram_DCACHE/RM[0]]
set_case_analysis 1 [get_pins ${sub1_inst_hier}/usb3_top_inst/dut_spram_DCACHE/RM[1]]
set_case_analysis 0 [get_pins ${sub1_inst_hier}/usb3_top_inst/dut_spram_DCACHE/RM[2]]
set_case_analysis 0 [get_pins ${sub1_inst_hier}/usb3_top_inst/dut_spram_DCACHE/RM[3]]
set_case_analysis 0 [get_pins ${sub1_inst_hier}/usb3_top_inst/dut_spram_TXFIFO/DS]
set_case_analysis 0 [get_pins ${sub1_inst_hier}/usb3_top_inst/dut_spram_TXFIFO/SD]
set_case_analysis 0 [get_pins ${sub1_inst_hier}/usb3_top_inst/dut_spram_TXFIFO/RME]
set_case_analysis 0 [get_pins ${sub1_inst_hier}/usb3_top_inst/dut_spram_TXFIFO/RM[0]]
set_case_analysis 1 [get_pins ${sub1_inst_hier}/usb3_top_inst/dut_spram_TXFIFO/RM[1]]
set_case_analysis 0 [get_pins ${sub1_inst_hier}/usb3_top_inst/dut_spram_TXFIFO/RM[2]]
set_case_analysis 0 [get_pins ${sub1_inst_hier}/usb3_top_inst/dut_spram_TXFIFO/RM[3]]
set_case_analysis 0 [get_pins ${sub1_inst_hier}/usb3_top_inst/dut_spram_RXFIFO/DS]
set_case_analysis 0 [get_pins ${sub1_inst_hier}/usb3_top_inst/dut_spram_RXFIFO/SD]
set_case_analysis 0 [get_pins ${sub1_inst_hier}/usb3_top_inst/dut_spram_RXFIFO/RME]
set_case_analysis 0 [get_pins ${sub1_inst_hier}/usb3_top_inst/dut_spram_RXFIFO/RM[0]]
set_case_analysis 1 [get_pins ${sub1_inst_hier}/usb3_top_inst/dut_spram_RXFIFO/RM[1]]
set_case_analysis 0 [get_pins ${sub1_inst_hier}/usb3_top_inst/dut_spram_RXFIFO/RM[2]]
set_case_analysis 0 [get_pins ${sub1_inst_hier}/usb3_top_inst/dut_spram_RXFIFO/RM[3]]
set_case_analysis 0 [get_pins ${sub1_inst_hier}/usb3_top_inst/usb3_top_debug_mux/regrw_debug_mux_num]
set_false_path -through [get_pins ${sub1_inst_hier}/usb_mon_out]
set_case_analysis 1 [get_ports USB_VDD3V3]
set_case_analysis 1 [get_ports USB_VDDH3V3]
set_case_analysis 0 [get_ports USB_GD]
set_case_analysis 0 [get_pins $phy_path/test_burnin]
set_case_analysis 0 [get_pins $phy_path/test_powerdown_hsp]
set_case_analysis 0 [get_pins $phy_path/test_powerdown_ssp]
set_case_analysis 1 [get_ports USB_VP0V9]
set_case_analysis 1 [get_ports USB_VPH3V3]
set_case_analysis 1 [get_ports USB_VPTX0V9]
set_false_path   -through [list [get_pins $phy/hspx1_div16clk]]
set_false_path   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div16clk]
set_false_path   -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div16clk]
set_max_delay -ignore_clock_latency   [expr 50 + ${usb3_top_inst_mpll_word_clk_latency}]  -from [get_clocks usb3_top_inst_mpll_word_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_refssc_clk]
set_false_path -hold   -from [get_clocks usb3_top_inst_mpll_word_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_refssc_clk]
set_max_delay -ignore_clock_latency   [expr 50 + ${usb3_top_inst/phy/sspx1_mpll_ana_word_clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_word_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_refssc_clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_word_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_refssc_clk]
set_max_delay -ignore_clock_latency   [expr 50 + ${usb3_top_inst/phy/sspx1_mpll_ana_dword_clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_dword_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_refssc_clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_dword_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_refssc_clk]
set_max_delay -ignore_clock_latency   [expr 50 + ${usb3_top_inst/phy/sspx1_mpll_ana_qword_clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_qword_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_refssc_clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_qword_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_refssc_clk]
set_max_delay -ignore_clock_latency   [expr 50 + ${usb3_top_inst/phy/MPLLWORDCLK_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLWORDCLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_refssc_clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLWORDCLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_refssc_clk]
set_max_delay -ignore_clock_latency   [expr 50 + ${usb3_top_inst/phy/MPLLDWORDCLK_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLDWORDCLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_refssc_clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLDWORDCLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_refssc_clk]
set_max_delay -ignore_clock_latency   [expr 50 + ${usb3_top_inst/phy/MPLLQWORDCLK_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLQWORDCLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_refssc_clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLQWORDCLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_refssc_clk]
set_max_delay -ignore_clock_latency   [expr 2 + ${usb3_top_inst/phy/sspx1_mpll_ana_refssc_clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_refssc_clk]  -to [get_clocks usb3_top_inst_mpll_word_clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_refssc_clk]  -to [get_clocks usb3_top_inst_mpll_word_clk]
set_max_delay -ignore_clock_latency   [expr 2 + ${usb3_top_inst/phy/sspx1_mpll_ana_refssc_clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_refssc_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLWORDCLK]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_refssc_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLWORDCLK]
set_max_delay -ignore_clock_latency   [expr 4 + ${usb3_top_inst/phy/sspx1_mpll_ana_refssc_clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_refssc_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLDWORDCLK]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_refssc_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLDWORDCLK]
set_max_delay -ignore_clock_latency   [expr 8 + ${usb3_top_inst/phy/sspx1_mpll_ana_refssc_clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_refssc_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLQWORDCLK]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_refssc_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLQWORDCLK]
set_max_delay -ignore_clock_latency   [expr 2 + ${usb3_top_inst/phy/sspx1_mpll_ana_refssc_clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_refssc_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_word_clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_refssc_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_word_clk]
set_max_delay -ignore_clock_latency   [expr 4 + ${usb3_top_inst/phy/sspx1_mpll_ana_refssc_clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_refssc_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_dword_clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_refssc_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_dword_clk]
set_max_delay -ignore_clock_latency   [expr 8 + ${usb3_top_inst/phy/sspx1_mpll_ana_refssc_clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_refssc_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_qword_clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_refssc_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_qword_clk]
# modify 10 -> 41.666 by hsun 0523
#set_max_delay -ignore_clock_latency   [expr 10 + ${usb3_top_inst_mpll_word_clk_latency}]  -from [get_clocks usb3_top_inst_mpll_word_clk]  -to [get_clocks usb3_top_inst_phy_ref_clk]
set_max_delay -ignore_clock_latency   [expr 41.666 + ${usb3_top_inst_mpll_word_clk_latency}]  -from [get_clocks usb3_top_inst_mpll_word_clk]  -to [get_clocks usb3_top_inst_phy_ref_clk]
set_false_path -hold   -from [get_clocks usb3_top_inst_mpll_word_clk]  -to [get_clocks usb3_top_inst_phy_ref_clk]
# modify 10 -> 41.666 by hsun 0523
#set_max_delay -ignore_clock_latency   [expr 10 + ${usb3_top_inst_mpll_word_clk_latency}]  -from [get_clocks usb3_top_inst_mpll_word_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/REFOUTPUTCLK]
set_max_delay -ignore_clock_latency   [expr 41.666 + ${usb3_top_inst_mpll_word_clk_latency}]  -from [get_clocks usb3_top_inst_mpll_word_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/REFOUTPUTCLK]
set_false_path -hold   -from [get_clocks usb3_top_inst_mpll_word_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/REFOUTPUTCLK]
# modify 10 -> 41.666 by hsun 0523
#set_max_delay -ignore_clock_latency   [expr 10 + ${usb3_top_inst/phy/sspx1_mpll_ana_word_clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_word_clk]  -to [get_clocks usb3_top_inst_phy_ref_clk]
set_max_delay -ignore_clock_latency   [expr 41.666 + ${usb3_top_inst/phy/sspx1_mpll_ana_word_clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_word_clk]  -to [get_clocks usb3_top_inst_phy_ref_clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_word_clk]  -to [get_clocks usb3_top_inst_phy_ref_clk]
# modify 10 -> 41.666 by hsun 0523
#set_max_delay -ignore_clock_latency   [expr 10 + ${usb3_top_inst/phy/sspx1_mpll_ana_word_clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_word_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/REFOUTPUTCLK]
set_max_delay -ignore_clock_latency   [expr 41.666 + ${usb3_top_inst/phy/sspx1_mpll_ana_word_clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_word_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/REFOUTPUTCLK]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_word_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/REFOUTPUTCLK]
# modify 10 -> 41.666 by hsun 0523
#set_max_delay -ignore_clock_latency   [expr 10 + ${usb3_top_inst/phy/sspx1_mpll_ana_dword_clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_dword_clk]  -to [get_clocks usb3_top_inst_phy_ref_clk]
set_max_delay -ignore_clock_latency   [expr 41.666 + ${usb3_top_inst/phy/sspx1_mpll_ana_dword_clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_dword_clk]  -to [get_clocks usb3_top_inst_phy_ref_clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_dword_clk]  -to [get_clocks usb3_top_inst_phy_ref_clk]
# modify 10 -> 41.666 by hsun 0523
#set_max_delay -ignore_clock_latency   [expr 10 + ${usb3_top_inst/phy/sspx1_mpll_ana_dword_clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_dword_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/REFOUTPUTCLK]
set_max_delay -ignore_clock_latency   [expr 41.666 + ${usb3_top_inst/phy/sspx1_mpll_ana_dword_clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_dword_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/REFOUTPUTCLK]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_dword_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/REFOUTPUTCLK]
# modify 10 -> 41.666 by hsun 0523
#set_max_delay -ignore_clock_latency   [expr 10 + ${usb3_top_inst/phy/sspx1_mpll_ana_qword_clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_qword_clk]  -to [get_clocks usb3_top_inst_phy_ref_clk]
set_max_delay -ignore_clock_latency   [expr 41.666 + ${usb3_top_inst/phy/sspx1_mpll_ana_qword_clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_qword_clk]  -to [get_clocks usb3_top_inst_phy_ref_clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_qword_clk]  -to [get_clocks usb3_top_inst_phy_ref_clk]
# modify 10 -> 41.666 by hsun 0523
#set_max_delay -ignore_clock_latency   [expr 10 + ${usb3_top_inst/phy/sspx1_mpll_ana_qword_clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_qword_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/REFOUTPUTCLK]
set_max_delay -ignore_clock_latency   [expr 41.666 + ${usb3_top_inst/phy/sspx1_mpll_ana_qword_clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_qword_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/REFOUTPUTCLK]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_qword_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/REFOUTPUTCLK]
# modify 10 -> 41.666 by hsun 0523
#set_max_delay -ignore_clock_latency   [expr 10 + ${usb3_top_inst/phy/MPLLWORDCLK_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLWORDCLK]  -to [get_clocks usb3_top_inst_phy_ref_clk]
set_max_delay -ignore_clock_latency   [expr 41.666 + ${usb3_top_inst/phy/MPLLWORDCLK_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLWORDCLK]  -to [get_clocks usb3_top_inst_phy_ref_clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLWORDCLK]  -to [get_clocks usb3_top_inst_phy_ref_clk]
# modify 10 -> 41.666 by hsun 0523
#set_max_delay -ignore_clock_latency   [expr 10 + ${usb3_top_inst/phy/MPLLWORDCLK_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLWORDCLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/REFOUTPUTCLK]
set_max_delay -ignore_clock_latency   [expr 41.666 + ${usb3_top_inst/phy/MPLLWORDCLK_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLWORDCLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/REFOUTPUTCLK]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLWORDCLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/REFOUTPUTCLK]
# modify 10 -> 41.666 by hsun 0523
#set_max_delay -ignore_clock_latency   [expr 10 + ${usb3_top_inst/phy/MPLLDWORDCLK_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLDWORDCLK]  -to [get_clocks usb3_top_inst_phy_ref_clk]
set_max_delay -ignore_clock_latency   [expr 41.666 + ${usb3_top_inst/phy/MPLLDWORDCLK_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLDWORDCLK]  -to [get_clocks usb3_top_inst_phy_ref_clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLDWORDCLK]  -to [get_clocks usb3_top_inst_phy_ref_clk]
set_max_delay -ignore_clock_latency   [expr 41.666 + ${usb3_top_inst/phy/MPLLDWORDCLK_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLDWORDCLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/REFOUTPUTCLK]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLDWORDCLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/REFOUTPUTCLK]
set_max_delay -ignore_clock_latency   [expr 41.666 + ${usb3_top_inst/phy/MPLLQWORDCLK_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLQWORDCLK]  -to [get_clocks usb3_top_inst_phy_ref_clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLQWORDCLK]  -to [get_clocks usb3_top_inst_phy_ref_clk]
set_max_delay -ignore_clock_latency   [expr 41.666 + ${usb3_top_inst/phy/MPLLQWORDCLK_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLQWORDCLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/REFOUTPUTCLK]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLQWORDCLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/REFOUTPUTCLK]
set_max_delay -ignore_clock_latency   [expr 2 + ${usb3_top_inst_phy_ref_clk_latency}]  -from [get_clocks usb3_top_inst_phy_ref_clk]  -to [get_clocks usb3_top_inst_mpll_word_clk]
set_false_path -hold   -from [get_clocks usb3_top_inst_phy_ref_clk]  -to [get_clocks usb3_top_inst_mpll_word_clk]
set_max_delay -ignore_clock_latency   [expr 2 + ${usb3_top_inst_phy_ref_clk_latency}]  -from [get_clocks usb3_top_inst_phy_ref_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLWORDCLK]
set_false_path -hold   -from [get_clocks usb3_top_inst_phy_ref_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLWORDCLK]
set_max_delay -ignore_clock_latency   [expr 4 + ${usb3_top_inst_phy_ref_clk_latency}]  -from [get_clocks usb3_top_inst_phy_ref_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLDWORDCLK]
set_false_path -hold   -from [get_clocks usb3_top_inst_phy_ref_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLDWORDCLK]
set_max_delay -ignore_clock_latency   [expr 8 + ${usb3_top_inst_phy_ref_clk_latency}]  -from [get_clocks usb3_top_inst_phy_ref_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLQWORDCLK]
set_false_path -hold   -from [get_clocks usb3_top_inst_phy_ref_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLQWORDCLK]
set_max_delay -ignore_clock_latency   [expr 2 + ${usb3_top_inst_phy_ref_clk_latency}]  -from [get_clocks usb3_top_inst_phy_ref_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_word_clk]
set_false_path -hold   -from [get_clocks usb3_top_inst_phy_ref_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_word_clk]
set_max_delay -ignore_clock_latency   [expr 4 + ${usb3_top_inst_phy_ref_clk_latency}]  -from [get_clocks usb3_top_inst_phy_ref_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_dword_clk]
set_false_path -hold   -from [get_clocks usb3_top_inst_phy_ref_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_dword_clk]
set_max_delay -ignore_clock_latency   [expr 8 + ${usb3_top_inst_phy_ref_clk_latency}]  -from [get_clocks usb3_top_inst_phy_ref_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_qword_clk]
set_false_path -hold   -from [get_clocks usb3_top_inst_phy_ref_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_qword_clk]
set_max_delay -ignore_clock_latency   [expr 2 + ${usb3_top_inst/phy/REFOUTPUTCLK_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/REFOUTPUTCLK]  -to [get_clocks usb3_top_inst_mpll_word_clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/REFOUTPUTCLK]  -to [get_clocks usb3_top_inst_mpll_word_clk]
set_max_delay -ignore_clock_latency   [expr 2 + ${usb3_top_inst/phy/REFOUTPUTCLK_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/REFOUTPUTCLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLWORDCLK]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/REFOUTPUTCLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLWORDCLK]
set_max_delay -ignore_clock_latency   [expr 4 + ${usb3_top_inst/phy/REFOUTPUTCLK_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/REFOUTPUTCLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLDWORDCLK]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/REFOUTPUTCLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLDWORDCLK]
set_max_delay -ignore_clock_latency   [expr 8 + ${usb3_top_inst/phy/REFOUTPUTCLK_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/REFOUTPUTCLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLQWORDCLK]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/REFOUTPUTCLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLQWORDCLK]
set_max_delay -ignore_clock_latency   [expr 2 + ${usb3_top_inst/phy/REFOUTPUTCLK_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/REFOUTPUTCLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_word_clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/REFOUTPUTCLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_word_clk]
set_max_delay -ignore_clock_latency   [expr 4 + ${usb3_top_inst/phy/REFOUTPUTCLK_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/REFOUTPUTCLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_dword_clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/REFOUTPUTCLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_dword_clk]
set_max_delay -ignore_clock_latency   [expr 8 + ${usb3_top_inst/phy/REFOUTPUTCLK_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/REFOUTPUTCLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_qword_clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/REFOUTPUTCLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_qword_clk]
set_max_delay -ignore_clock_latency   [expr 50 + ${usb3_top_inst_mpll_word_clk_latency}]  -from [get_clocks usb3_top_inst_mpll_word_clk]  -to [get_clocks TEST_CLK_JTAG_100M]
set_false_path -hold   -from [get_clocks usb3_top_inst_mpll_word_clk]  -to [get_clocks TEST_CLK_JTAG_100M]
set_max_delay -ignore_clock_latency   [expr 50 + ${usb3_top_inst/phy/sspx1_mpll_ana_word_clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_word_clk]  -to [get_clocks TEST_CLK_JTAG_100M]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_word_clk]  -to [get_clocks TEST_CLK_JTAG_100M]
set_max_delay -ignore_clock_latency   [expr 50 + ${usb3_top_inst/phy/sspx1_mpll_ana_dword_clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_dword_clk]  -to [get_clocks TEST_CLK_JTAG_100M]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_dword_clk]  -to [get_clocks TEST_CLK_JTAG_100M]
set_max_delay -ignore_clock_latency   [expr 50 + ${usb3_top_inst/phy/sspx1_mpll_ana_qword_clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_qword_clk]  -to [get_clocks TEST_CLK_JTAG_100M]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_qword_clk]  -to [get_clocks TEST_CLK_JTAG_100M]
set_max_delay -ignore_clock_latency   [expr 50 + ${usb3_top_inst/phy/MPLLWORDCLK_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLWORDCLK]  -to [get_clocks TEST_CLK_JTAG_100M]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLWORDCLK]  -to [get_clocks TEST_CLK_JTAG_100M]
set_max_delay -ignore_clock_latency   [expr 50 + ${usb3_top_inst/phy/MPLLDWORDCLK_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLDWORDCLK]  -to [get_clocks TEST_CLK_JTAG_100M]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLDWORDCLK]  -to [get_clocks TEST_CLK_JTAG_100M]
set_max_delay -ignore_clock_latency   [expr 50 + ${usb3_top_inst/phy/MPLLQWORDCLK_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLQWORDCLK]  -to [get_clocks TEST_CLK_JTAG_100M]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLQWORDCLK]  -to [get_clocks TEST_CLK_JTAG_100M]
set_max_delay -ignore_clock_latency   [expr 2 + ${PERIOD_latency_TEST_CLK_JTAG_100M}]  -from [get_clocks TEST_CLK_JTAG_100M]  -to [get_clocks usb3_top_inst_mpll_word_clk]
set_false_path -hold   -from [get_clocks TEST_CLK_JTAG_100M]  -to [get_clocks usb3_top_inst_mpll_word_clk]
set_max_delay -ignore_clock_latency   [expr 2 + ${PERIOD_latency_TEST_CLK_JTAG_100M}]  -from [get_clocks TEST_CLK_JTAG_100M]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLWORDCLK]
set_false_path -hold   -from [get_clocks TEST_CLK_JTAG_100M]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLWORDCLK]
set_max_delay -ignore_clock_latency   [expr 4 + ${PERIOD_latency_TEST_CLK_JTAG_100M}]  -from [get_clocks TEST_CLK_JTAG_100M]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLDWORDCLK]
set_false_path -hold   -from [get_clocks TEST_CLK_JTAG_100M]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLDWORDCLK]
set_max_delay -ignore_clock_latency   [expr 8 + ${PERIOD_latency_TEST_CLK_JTAG_100M}]  -from [get_clocks TEST_CLK_JTAG_100M]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLQWORDCLK]
set_false_path -hold   -from [get_clocks TEST_CLK_JTAG_100M]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLQWORDCLK]
set_max_delay -ignore_clock_latency   [expr 2 + ${PERIOD_latency_TEST_CLK_JTAG_100M}]  -from [get_clocks TEST_CLK_JTAG_100M]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_word_clk]
set_false_path -hold   -from [get_clocks TEST_CLK_JTAG_100M]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_word_clk]
set_max_delay -ignore_clock_latency   [expr 4 + ${PERIOD_latency_TEST_CLK_JTAG_100M}]  -from [get_clocks TEST_CLK_JTAG_100M]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_dword_clk]
set_false_path -hold   -from [get_clocks TEST_CLK_JTAG_100M]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_dword_clk]
set_max_delay -ignore_clock_latency   [expr 8 + ${PERIOD_latency_TEST_CLK_JTAG_100M}]  -from [get_clocks TEST_CLK_JTAG_100M]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_qword_clk]
set_false_path -hold   -from [get_clocks TEST_CLK_JTAG_100M]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_qword_clk]
set_max_delay -ignore_clock_latency   [expr 2.083 + ${usb3_top_inst_mpll_word_clk_latency}]  -from [get_clocks usb3_top_inst_mpll_word_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/pll_480m_clk_in]
set_false_path -hold   -from [get_clocks usb3_top_inst_mpll_word_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/pll_480m_clk_in]
set_max_delay -ignore_clock_latency   [expr 16.66 + ${usb3_top_inst_mpll_word_clk_latency}]  -from [get_clocks usb3_top_inst_mpll_word_clk]  -to [get_clocks usb3_top_inst_PHYCLOCK0]
set_false_path -hold   -from [get_clocks usb3_top_inst_mpll_word_clk]  -to [get_clocks usb3_top_inst_PHYCLOCK0]
set_max_delay -ignore_clock_latency   [expr 16.66 + ${usb3_top_inst_mpll_word_clk_latency}]  -from [get_clocks usb3_top_inst_mpll_word_clk]  -to [get_clocks usb3_top_inst_FREECLK]
set_false_path -hold   -from [get_clocks usb3_top_inst_mpll_word_clk]  -to [get_clocks usb3_top_inst_FREECLK]
set_max_delay -ignore_clock_latency   [expr 16.66 + ${usb3_top_inst_mpll_word_clk_latency}]  -from [get_clocks usb3_top_inst_mpll_word_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div8clk]
set_false_path -hold   -from [get_clocks usb3_top_inst_mpll_word_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div8clk]
set_max_delay -ignore_clock_latency   [expr 20.83 + ${usb3_top_inst_mpll_word_clk_latency}]  -from [get_clocks usb3_top_inst_mpll_word_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div10clk]
set_false_path -hold   -from [get_clocks usb3_top_inst_mpll_word_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div10clk]
set_max_delay -ignore_clock_latency   [expr 83.32 + ${usb3_top_inst_mpll_word_clk_latency}]  -from [get_clocks usb3_top_inst_mpll_word_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div40clk]
set_false_path -hold   -from [get_clocks usb3_top_inst_mpll_word_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div40clk]
set_max_delay -ignore_clock_latency   [expr 83.32 + ${usb3_top_inst_mpll_word_clk_latency}]  -from [get_clocks usb3_top_inst_mpll_word_clk]  -to [get_clocks usb3_top_inst_CLK12MOHCI]
set_false_path -hold   -from [get_clocks usb3_top_inst_mpll_word_clk]  -to [get_clocks usb3_top_inst_CLK12MOHCI]
set_max_delay -ignore_clock_latency   [expr 20.83 + ${usb3_top_inst_mpll_word_clk_latency}]  -from [get_clocks usb3_top_inst_mpll_word_clk]  -to [get_clocks usb3_top_inst_CLK48MOHCI]
set_false_path -hold   -from [get_clocks usb3_top_inst_mpll_word_clk]  -to [get_clocks usb3_top_inst_CLK48MOHCI]
set_max_delay -ignore_clock_latency   [expr 2.083 + ${usb3_top_inst/phy/sspx1_mpll_ana_word_clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_word_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/pll_480m_clk_in]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_word_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/pll_480m_clk_in]
set_max_delay -ignore_clock_latency   [expr 16.66 + ${usb3_top_inst/phy/sspx1_mpll_ana_word_clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_word_clk]  -to [get_clocks usb3_top_inst_PHYCLOCK0]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_word_clk]  -to [get_clocks usb3_top_inst_PHYCLOCK0]
set_max_delay -ignore_clock_latency   [expr 16.66 + ${usb3_top_inst/phy/sspx1_mpll_ana_word_clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_word_clk]  -to [get_clocks usb3_top_inst_FREECLK]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_word_clk]  -to [get_clocks usb3_top_inst_FREECLK]
set_max_delay -ignore_clock_latency   [expr 16.66 + ${usb3_top_inst/phy/sspx1_mpll_ana_word_clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_word_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div8clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_word_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div8clk]
set_max_delay -ignore_clock_latency   [expr 20.83 + ${usb3_top_inst/phy/sspx1_mpll_ana_word_clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_word_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div10clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_word_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div10clk]
set_max_delay -ignore_clock_latency   [expr 83.32 + ${usb3_top_inst/phy/sspx1_mpll_ana_word_clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_word_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div40clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_word_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div40clk]
set_max_delay -ignore_clock_latency   [expr 83.32 + ${usb3_top_inst/phy/sspx1_mpll_ana_word_clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_word_clk]  -to [get_clocks usb3_top_inst_CLK12MOHCI]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_word_clk]  -to [get_clocks usb3_top_inst_CLK12MOHCI]
set_max_delay -ignore_clock_latency   [expr 20.83 + ${usb3_top_inst/phy/sspx1_mpll_ana_word_clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_word_clk]  -to [get_clocks usb3_top_inst_CLK48MOHCI]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_word_clk]  -to [get_clocks usb3_top_inst_CLK48MOHCI]
set_max_delay -ignore_clock_latency   [expr 2.083 + ${usb3_top_inst/phy/sspx1_mpll_ana_dword_clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_dword_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/pll_480m_clk_in]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_dword_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/pll_480m_clk_in]
set_max_delay -ignore_clock_latency   [expr 16.66 + ${usb3_top_inst/phy/sspx1_mpll_ana_dword_clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_dword_clk]  -to [get_clocks usb3_top_inst_PHYCLOCK0]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_dword_clk]  -to [get_clocks usb3_top_inst_PHYCLOCK0]
set_max_delay -ignore_clock_latency   [expr 16.66 + ${usb3_top_inst/phy/sspx1_mpll_ana_dword_clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_dword_clk]  -to [get_clocks usb3_top_inst_FREECLK]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_dword_clk]  -to [get_clocks usb3_top_inst_FREECLK]
set_max_delay -ignore_clock_latency   [expr 16.66 + ${usb3_top_inst/phy/sspx1_mpll_ana_dword_clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_dword_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div8clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_dword_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div8clk]
set_max_delay -ignore_clock_latency   [expr 20.83 + ${usb3_top_inst/phy/sspx1_mpll_ana_dword_clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_dword_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div10clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_dword_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div10clk]
set_max_delay -ignore_clock_latency   [expr 83.32 + ${usb3_top_inst/phy/sspx1_mpll_ana_dword_clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_dword_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div40clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_dword_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div40clk]
set_max_delay -ignore_clock_latency   [expr 83.32 + ${usb3_top_inst/phy/sspx1_mpll_ana_dword_clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_dword_clk]  -to [get_clocks usb3_top_inst_CLK12MOHCI]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_dword_clk]  -to [get_clocks usb3_top_inst_CLK12MOHCI]
set_max_delay -ignore_clock_latency   [expr 20.83 + ${usb3_top_inst/phy/sspx1_mpll_ana_dword_clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_dword_clk]  -to [get_clocks usb3_top_inst_CLK48MOHCI]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_dword_clk]  -to [get_clocks usb3_top_inst_CLK48MOHCI]
set_max_delay -ignore_clock_latency   [expr 2.083 + ${usb3_top_inst/phy/sspx1_mpll_ana_qword_clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_qword_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/pll_480m_clk_in]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_qword_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/pll_480m_clk_in]
set_max_delay -ignore_clock_latency   [expr 16.66 + ${usb3_top_inst/phy/sspx1_mpll_ana_qword_clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_qword_clk]  -to [get_clocks usb3_top_inst_PHYCLOCK0]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_qword_clk]  -to [get_clocks usb3_top_inst_PHYCLOCK0]
set_max_delay -ignore_clock_latency   [expr 16.66 + ${usb3_top_inst/phy/sspx1_mpll_ana_qword_clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_qword_clk]  -to [get_clocks usb3_top_inst_FREECLK]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_qword_clk]  -to [get_clocks usb3_top_inst_FREECLK]
set_max_delay -ignore_clock_latency   [expr 16.66 + ${usb3_top_inst/phy/sspx1_mpll_ana_qword_clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_qword_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div8clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_qword_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div8clk]
set_max_delay -ignore_clock_latency   [expr 20.83 + ${usb3_top_inst/phy/sspx1_mpll_ana_qword_clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_qword_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div10clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_qword_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div10clk]
set_max_delay -ignore_clock_latency   [expr 83.32 + ${usb3_top_inst/phy/sspx1_mpll_ana_qword_clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_qword_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div40clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_qword_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div40clk]
set_max_delay -ignore_clock_latency   [expr 83.32 + ${usb3_top_inst/phy/sspx1_mpll_ana_qword_clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_qword_clk]  -to [get_clocks usb3_top_inst_CLK12MOHCI]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_qword_clk]  -to [get_clocks usb3_top_inst_CLK12MOHCI]
set_max_delay -ignore_clock_latency   [expr 20.83 + ${usb3_top_inst/phy/sspx1_mpll_ana_qword_clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_qword_clk]  -to [get_clocks usb3_top_inst_CLK48MOHCI]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_qword_clk]  -to [get_clocks usb3_top_inst_CLK48MOHCI]
set_max_delay -ignore_clock_latency   [expr 2.083 + ${usb3_top_inst/phy/MPLLWORDCLK_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLWORDCLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/pll_480m_clk_in]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLWORDCLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/pll_480m_clk_in]
set_max_delay -ignore_clock_latency   [expr 16.66 + ${usb3_top_inst/phy/MPLLWORDCLK_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLWORDCLK]  -to [get_clocks usb3_top_inst_PHYCLOCK0]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLWORDCLK]  -to [get_clocks usb3_top_inst_PHYCLOCK0]
set_max_delay -ignore_clock_latency   [expr 16.66 + ${usb3_top_inst/phy/MPLLWORDCLK_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLWORDCLK]  -to [get_clocks usb3_top_inst_FREECLK]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLWORDCLK]  -to [get_clocks usb3_top_inst_FREECLK]
set_max_delay -ignore_clock_latency   [expr 16.66 + ${usb3_top_inst/phy/MPLLWORDCLK_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLWORDCLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div8clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLWORDCLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div8clk]
set_max_delay -ignore_clock_latency   [expr 20.83 + ${usb3_top_inst/phy/MPLLWORDCLK_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLWORDCLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div10clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLWORDCLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div10clk]
set_max_delay -ignore_clock_latency   [expr 83.32 + ${usb3_top_inst/phy/MPLLWORDCLK_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLWORDCLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div40clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLWORDCLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div40clk]
set_max_delay -ignore_clock_latency   [expr 83.32 + ${usb3_top_inst/phy/MPLLWORDCLK_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLWORDCLK]  -to [get_clocks usb3_top_inst_CLK12MOHCI]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLWORDCLK]  -to [get_clocks usb3_top_inst_CLK12MOHCI]
set_max_delay -ignore_clock_latency   [expr 20.83 + ${usb3_top_inst/phy/MPLLWORDCLK_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLWORDCLK]  -to [get_clocks usb3_top_inst_CLK48MOHCI]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLWORDCLK]  -to [get_clocks usb3_top_inst_CLK48MOHCI]
set_max_delay -ignore_clock_latency   [expr 2.083 + ${usb3_top_inst/phy/MPLLDWORDCLK_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLDWORDCLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/pll_480m_clk_in]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLDWORDCLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/pll_480m_clk_in]
set_max_delay -ignore_clock_latency   [expr 16.66 + ${usb3_top_inst/phy/MPLLDWORDCLK_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLDWORDCLK]  -to [get_clocks usb3_top_inst_PHYCLOCK0]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLDWORDCLK]  -to [get_clocks usb3_top_inst_PHYCLOCK0]
set_max_delay -ignore_clock_latency   [expr 16.66 + ${usb3_top_inst/phy/MPLLDWORDCLK_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLDWORDCLK]  -to [get_clocks usb3_top_inst_FREECLK]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLDWORDCLK]  -to [get_clocks usb3_top_inst_FREECLK]
set_max_delay -ignore_clock_latency   [expr 16.666 + ${usb3_top_inst/phy/MPLLDWORDCLK_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLDWORDCLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div8clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLDWORDCLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div8clk]
set_max_delay -ignore_clock_latency   [expr 20.83 + ${usb3_top_inst/phy/MPLLDWORDCLK_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLDWORDCLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div10clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLDWORDCLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div10clk]
set_max_delay -ignore_clock_latency   [expr 83.32 + ${usb3_top_inst/phy/MPLLDWORDCLK_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLDWORDCLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div40clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLDWORDCLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div40clk]
set_max_delay -ignore_clock_latency   [expr 83.32 + ${usb3_top_inst/phy/MPLLDWORDCLK_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLDWORDCLK]  -to [get_clocks usb3_top_inst_CLK12MOHCI]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLDWORDCLK]  -to [get_clocks usb3_top_inst_CLK12MOHCI]
set_max_delay -ignore_clock_latency   [expr 20.83 + ${usb3_top_inst/phy/MPLLDWORDCLK_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLDWORDCLK]  -to [get_clocks usb3_top_inst_CLK48MOHCI]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLDWORDCLK]  -to [get_clocks usb3_top_inst_CLK48MOHCI]
set_max_delay -ignore_clock_latency   [expr 2.083 + ${usb3_top_inst/phy/MPLLQWORDCLK_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLQWORDCLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/pll_480m_clk_in]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLQWORDCLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/pll_480m_clk_in]
set_max_delay -ignore_clock_latency   [expr 16.66 + ${usb3_top_inst/phy/MPLLQWORDCLK_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLQWORDCLK]  -to [get_clocks usb3_top_inst_PHYCLOCK0]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLQWORDCLK]  -to [get_clocks usb3_top_inst_PHYCLOCK0]
set_max_delay -ignore_clock_latency   [expr 16.66 + ${usb3_top_inst/phy/MPLLQWORDCLK_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLQWORDCLK]  -to [get_clocks usb3_top_inst_FREECLK]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLQWORDCLK]  -to [get_clocks usb3_top_inst_FREECLK]
set_max_delay -ignore_clock_latency   [expr 16.66 + ${usb3_top_inst/phy/MPLLQWORDCLK_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLQWORDCLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div8clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLQWORDCLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div8clk]
set_max_delay -ignore_clock_latency   [expr 20.83 + ${usb3_top_inst/phy/MPLLQWORDCLK_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLQWORDCLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div10clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLQWORDCLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div10clk]
set_max_delay -ignore_clock_latency   [expr 83.32 + ${usb3_top_inst/phy/MPLLQWORDCLK_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLQWORDCLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div40clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLQWORDCLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div40clk]
set_max_delay -ignore_clock_latency   [expr 83.32 + ${usb3_top_inst/phy/MPLLQWORDCLK_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLQWORDCLK]  -to [get_clocks usb3_top_inst_CLK12MOHCI]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLQWORDCLK]  -to [get_clocks usb3_top_inst_CLK12MOHCI]
set_max_delay -ignore_clock_latency   [expr 20.83 + ${usb3_top_inst/phy/MPLLQWORDCLK_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLQWORDCLK]  -to [get_clocks usb3_top_inst_CLK48MOHCI]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLQWORDCLK]  -to [get_clocks usb3_top_inst_CLK48MOHCI]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLQWORDCLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div16clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLDWORDCLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div16clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLWORDCLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div16clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_qword_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div16clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_dword_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div16clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_word_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div16clk]
set_false_path -hold   -from [get_clocks usb3_top_inst_mpll_word_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div16clk]
set_max_delay -ignore_clock_latency   [expr 2 + ${usb3_top_inst_CLK48MOHCI_latency}]  -from [get_clocks usb3_top_inst_CLK48MOHCI]  -to [get_clocks usb3_top_inst_mpll_word_clk]
set_false_path -hold   -from [get_clocks usb3_top_inst_CLK48MOHCI]  -to [get_clocks usb3_top_inst_mpll_word_clk]
set_max_delay -ignore_clock_latency   [expr 2 + ${usb3_top_inst_CLK48MOHCI_latency}]  -from [get_clocks usb3_top_inst_CLK48MOHCI]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLWORDCLK]
set_false_path -hold   -from [get_clocks usb3_top_inst_CLK48MOHCI]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLWORDCLK]
set_max_delay -ignore_clock_latency   [expr 4 + ${usb3_top_inst_CLK48MOHCI_latency}]  -from [get_clocks usb3_top_inst_CLK48MOHCI]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLDWORDCLK]
set_false_path -hold   -from [get_clocks usb3_top_inst_CLK48MOHCI]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLDWORDCLK]
set_max_delay -ignore_clock_latency   [expr 8 + ${usb3_top_inst_CLK48MOHCI_latency}]  -from [get_clocks usb3_top_inst_CLK48MOHCI]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLQWORDCLK]
set_false_path -hold   -from [get_clocks usb3_top_inst_CLK48MOHCI]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLQWORDCLK]
set_max_delay -ignore_clock_latency   [expr 2 + ${usb3_top_inst_CLK48MOHCI_latency}]  -from [get_clocks usb3_top_inst_CLK48MOHCI]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_word_clk]
set_false_path -hold   -from [get_clocks usb3_top_inst_CLK48MOHCI]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_word_clk]
set_max_delay -ignore_clock_latency   [expr 4 + ${usb3_top_inst_CLK48MOHCI_latency}]  -from [get_clocks usb3_top_inst_CLK48MOHCI]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_dword_clk]
set_false_path -hold   -from [get_clocks usb3_top_inst_CLK48MOHCI]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_dword_clk]
set_max_delay -ignore_clock_latency   [expr 8 + ${usb3_top_inst_CLK48MOHCI_latency}]  -from [get_clocks usb3_top_inst_CLK48MOHCI]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_qword_clk]
set_false_path -hold   -from [get_clocks usb3_top_inst_CLK48MOHCI]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_qword_clk]
set_max_delay -ignore_clock_latency   [expr 2 + ${usb3_top_inst_CLK12MOHCI_latency}]  -from [get_clocks usb3_top_inst_CLK12MOHCI]  -to [get_clocks usb3_top_inst_mpll_word_clk]
set_false_path -hold   -from [get_clocks usb3_top_inst_CLK12MOHCI]  -to [get_clocks usb3_top_inst_mpll_word_clk]
set_max_delay -ignore_clock_latency   [expr 2 + ${usb3_top_inst_CLK12MOHCI_latency}]  -from [get_clocks usb3_top_inst_CLK12MOHCI]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLWORDCLK]
set_false_path -hold   -from [get_clocks usb3_top_inst_CLK12MOHCI]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLWORDCLK]
set_max_delay -ignore_clock_latency   [expr 4 + ${usb3_top_inst_CLK12MOHCI_latency}]  -from [get_clocks usb3_top_inst_CLK12MOHCI]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLDWORDCLK]
set_false_path -hold   -from [get_clocks usb3_top_inst_CLK12MOHCI]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLDWORDCLK]
set_max_delay -ignore_clock_latency   [expr 8 + ${usb3_top_inst_CLK12MOHCI_latency}]  -from [get_clocks usb3_top_inst_CLK12MOHCI]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLQWORDCLK]
set_false_path -hold   -from [get_clocks usb3_top_inst_CLK12MOHCI]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLQWORDCLK]
set_max_delay -ignore_clock_latency   [expr 2 + ${usb3_top_inst_CLK12MOHCI_latency}]  -from [get_clocks usb3_top_inst_CLK12MOHCI]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_word_clk]
set_false_path -hold   -from [get_clocks usb3_top_inst_CLK12MOHCI]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_word_clk]
set_max_delay -ignore_clock_latency   [expr 4 + ${usb3_top_inst_CLK12MOHCI_latency}]  -from [get_clocks usb3_top_inst_CLK12MOHCI]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_dword_clk]
set_false_path -hold   -from [get_clocks usb3_top_inst_CLK12MOHCI]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_dword_clk]
set_max_delay -ignore_clock_latency   [expr 8 + ${usb3_top_inst_CLK12MOHCI_latency}]  -from [get_clocks usb3_top_inst_CLK12MOHCI]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_qword_clk]
set_false_path -hold   -from [get_clocks usb3_top_inst_CLK12MOHCI]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_qword_clk]
set_max_delay -ignore_clock_latency   [expr 2 + ${usb3_top_inst/phy/hspx1_div8clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div8clk]  -to [get_clocks usb3_top_inst_mpll_word_clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div8clk]  -to [get_clocks usb3_top_inst_mpll_word_clk]
set_max_delay -ignore_clock_latency   [expr 2 + ${usb3_top_inst/phy/hspx1_div8clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div8clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLWORDCLK]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div8clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLWORDCLK]
set_max_delay -ignore_clock_latency   [expr 4 + ${usb3_top_inst/phy/hspx1_div8clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div8clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLDWORDCLK]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div8clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLDWORDCLK]
set_max_delay -ignore_clock_latency   [expr 8 + ${usb3_top_inst/phy/hspx1_div8clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div8clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLQWORDCLK]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div8clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLQWORDCLK]
set_max_delay -ignore_clock_latency   [expr 2 + ${usb3_top_inst/phy/hspx1_div8clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div8clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_word_clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div8clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_word_clk]
set_max_delay -ignore_clock_latency   [expr 4 + ${usb3_top_inst/phy/hspx1_div8clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div8clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_dword_clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div8clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_dword_clk]
set_max_delay -ignore_clock_latency   [expr 8 + ${usb3_top_inst/phy/hspx1_div8clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div8clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_qword_clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div8clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_qword_clk]
set_max_delay -ignore_clock_latency   [expr 2 + ${usb3_top_inst/phy/hspx1_div10clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div10clk]  -to [get_clocks usb3_top_inst_mpll_word_clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div10clk]  -to [get_clocks usb3_top_inst_mpll_word_clk]
set_max_delay -ignore_clock_latency   [expr 2 + ${usb3_top_inst/phy/hspx1_div10clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div10clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLWORDCLK]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div10clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLWORDCLK]
set_max_delay -ignore_clock_latency   [expr 4 + ${usb3_top_inst/phy/hspx1_div10clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div10clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLDWORDCLK]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div10clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLDWORDCLK]
set_max_delay -ignore_clock_latency   [expr 8 + ${usb3_top_inst/phy/hspx1_div10clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div10clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLQWORDCLK]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div10clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLQWORDCLK]
set_max_delay -ignore_clock_latency   [expr 2 + ${usb3_top_inst/phy/hspx1_div10clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div10clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_word_clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div10clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_word_clk]
set_max_delay -ignore_clock_latency   [expr 4 + ${usb3_top_inst/phy/hspx1_div10clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div10clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_dword_clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div10clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_dword_clk]
set_max_delay -ignore_clock_latency   [expr 8 + ${usb3_top_inst/phy/hspx1_div10clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div10clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_qword_clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div10clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_qword_clk]
set_max_delay -ignore_clock_latency   [expr 2 + ${usb3_top_inst/phy/hspx1_div40clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div40clk]  -to [get_clocks usb3_top_inst_mpll_word_clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div40clk]  -to [get_clocks usb3_top_inst_mpll_word_clk]
set_max_delay -ignore_clock_latency   [expr 2 + ${usb3_top_inst/phy/hspx1_div40clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div40clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLWORDCLK]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div40clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLWORDCLK]
set_max_delay -ignore_clock_latency   [expr 4 + ${usb3_top_inst/phy/hspx1_div40clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div40clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLDWORDCLK]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div40clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLDWORDCLK]
set_max_delay -ignore_clock_latency   [expr 8 + ${usb3_top_inst/phy/hspx1_div40clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div40clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLQWORDCLK]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div40clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLQWORDCLK]
set_max_delay -ignore_clock_latency   [expr 2 + ${usb3_top_inst/phy/hspx1_div40clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div40clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_word_clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div40clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_word_clk]
set_max_delay -ignore_clock_latency   [expr 4 + ${usb3_top_inst/phy/hspx1_div40clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div40clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_dword_clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div40clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_dword_clk]
set_max_delay -ignore_clock_latency   [expr 8 + ${usb3_top_inst/phy/hspx1_div40clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div40clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_qword_clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div40clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_qword_clk]
set_max_delay -ignore_clock_latency   [expr 2 + ${usb3_top_inst_PHYCLOCK0_latency}]  -from [get_clocks usb3_top_inst_PHYCLOCK0]  -to [get_clocks usb3_top_inst_mpll_word_clk]
set_false_path -hold   -from [get_clocks usb3_top_inst_PHYCLOCK0]  -to [get_clocks usb3_top_inst_mpll_word_clk]
set_max_delay -ignore_clock_latency   [expr 2 + ${usb3_top_inst_PHYCLOCK0_latency}]  -from [get_clocks usb3_top_inst_PHYCLOCK0]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLWORDCLK]
set_false_path -hold   -from [get_clocks usb3_top_inst_PHYCLOCK0]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLWORDCLK]
set_max_delay -ignore_clock_latency   [expr 4 + ${usb3_top_inst_PHYCLOCK0_latency}]  -from [get_clocks usb3_top_inst_PHYCLOCK0]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLDWORDCLK]
set_false_path -hold   -from [get_clocks usb3_top_inst_PHYCLOCK0]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLDWORDCLK]
set_max_delay -ignore_clock_latency   [expr 8 + ${usb3_top_inst_PHYCLOCK0_latency}]  -from [get_clocks usb3_top_inst_PHYCLOCK0]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLQWORDCLK]
set_false_path -hold   -from [get_clocks usb3_top_inst_PHYCLOCK0]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLQWORDCLK]
set_max_delay -ignore_clock_latency   [expr 2 + ${usb3_top_inst_PHYCLOCK0_latency}]  -from [get_clocks usb3_top_inst_PHYCLOCK0]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_word_clk]
set_false_path -hold   -from [get_clocks usb3_top_inst_PHYCLOCK0]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_word_clk]
set_max_delay -ignore_clock_latency   [expr 4 + ${usb3_top_inst_PHYCLOCK0_latency}]  -from [get_clocks usb3_top_inst_PHYCLOCK0]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_dword_clk]
set_false_path -hold   -from [get_clocks usb3_top_inst_PHYCLOCK0]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_dword_clk]
set_max_delay -ignore_clock_latency   [expr 8 + ${usb3_top_inst_PHYCLOCK0_latency}]  -from [get_clocks usb3_top_inst_PHYCLOCK0]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_qword_clk]
set_false_path -hold   -from [get_clocks usb3_top_inst_PHYCLOCK0]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_qword_clk]
set_max_delay -ignore_clock_latency   [expr 2 + ${usb3_top_inst/phy/pll_480m_clk_in_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/pll_480m_clk_in]  -to [get_clocks usb3_top_inst_mpll_word_clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/pll_480m_clk_in]  -to [get_clocks usb3_top_inst_mpll_word_clk]
set_max_delay -ignore_clock_latency   [expr 2 + ${usb3_top_inst/phy/pll_480m_clk_in_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/pll_480m_clk_in]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLWORDCLK]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/pll_480m_clk_in]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLWORDCLK]
set_max_delay -ignore_clock_latency   [expr 4 + ${usb3_top_inst/phy/pll_480m_clk_in_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/pll_480m_clk_in]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLDWORDCLK]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/pll_480m_clk_in]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLDWORDCLK]
set_max_delay -ignore_clock_latency   [expr 8 + ${usb3_top_inst/phy/pll_480m_clk_in_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/pll_480m_clk_in]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLQWORDCLK]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/pll_480m_clk_in]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLQWORDCLK]
set_max_delay -ignore_clock_latency   [expr 2 + ${usb3_top_inst/phy/pll_480m_clk_in_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/pll_480m_clk_in]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_word_clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/pll_480m_clk_in]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_word_clk]
set_max_delay -ignore_clock_latency   [expr 4 + ${usb3_top_inst/phy/pll_480m_clk_in_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/pll_480m_clk_in]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_dword_clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/pll_480m_clk_in]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_dword_clk]
set_max_delay -ignore_clock_latency   [expr 8 + ${usb3_top_inst/phy/pll_480m_clk_in_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/pll_480m_clk_in]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_qword_clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/pll_480m_clk_in]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_qword_clk]
set_max_delay -ignore_clock_latency   [expr 2 + ${usb3_top_inst_FREECLK_latency}]  -from [get_clocks usb3_top_inst_FREECLK]  -to [get_clocks usb3_top_inst_mpll_word_clk]
set_false_path -hold   -from [get_clocks usb3_top_inst_FREECLK]  -to [get_clocks usb3_top_inst_mpll_word_clk]
set_max_delay -ignore_clock_latency   [expr 2 + ${usb3_top_inst_FREECLK_latency}]  -from [get_clocks usb3_top_inst_FREECLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLWORDCLK]
set_false_path -hold   -from [get_clocks usb3_top_inst_FREECLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLWORDCLK]
set_max_delay -ignore_clock_latency   [expr 4 + ${usb3_top_inst_FREECLK_latency}]  -from [get_clocks usb3_top_inst_FREECLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLDWORDCLK]
set_false_path -hold   -from [get_clocks usb3_top_inst_FREECLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLDWORDCLK]
set_max_delay -ignore_clock_latency   [expr 8 + ${usb3_top_inst_FREECLK_latency}]  -from [get_clocks usb3_top_inst_FREECLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLQWORDCLK]
set_false_path -hold   -from [get_clocks usb3_top_inst_FREECLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLQWORDCLK]
set_max_delay -ignore_clock_latency   [expr 2 + ${usb3_top_inst_FREECLK_latency}]  -from [get_clocks usb3_top_inst_FREECLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_word_clk]
set_false_path -hold   -from [get_clocks usb3_top_inst_FREECLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_word_clk]
set_max_delay -ignore_clock_latency   [expr 4 + ${usb3_top_inst_FREECLK_latency}]  -from [get_clocks usb3_top_inst_FREECLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_dword_clk]
set_false_path -hold   -from [get_clocks usb3_top_inst_FREECLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_dword_clk]
set_max_delay -ignore_clock_latency   [expr 8 + ${usb3_top_inst_FREECLK_latency}]  -from [get_clocks usb3_top_inst_FREECLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_qword_clk]
set_false_path -hold   -from [get_clocks usb3_top_inst_FREECLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_qword_clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div16clk]  -to [list [get_clocks usb3_top_inst_mpll_word_clk] [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_word_clk] [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_dword_clk] [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_qword_clk] [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLWORDCLK] [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLDWORDCLK] [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLQWORDCLK]]
set_max_delay -ignore_clock_latency   [expr 4 + ${usb3_top_inst_mpll_word_clk_latency}]  -from [get_clocks usb3_top_inst_mpll_word_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/RX0CLK]
set_false_path -hold   -from [get_clocks usb3_top_inst_mpll_word_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/RX0CLK]
set_max_delay -ignore_clock_latency   [expr 2 + ${usb3_top_inst_mpll_word_clk_latency}]  -from [get_clocks usb3_top_inst_mpll_word_clk]  -to [get_clocks usb3_top_inst_rx0_clk]
set_false_path -hold   -from [get_clocks usb3_top_inst_mpll_word_clk]  -to [get_clocks usb3_top_inst_rx0_clk]
set_max_delay -ignore_clock_latency   [expr 4 + ${usb3_top_inst_mpll_word_clk_latency}]  -from [get_clocks usb3_top_inst_mpll_word_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_out_clk]
set_false_path -hold   -from [get_clocks usb3_top_inst_mpll_word_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_out_clk]
set_max_delay -ignore_clock_latency   [expr 2 + ${usb3_top_inst_mpll_word_clk_latency}]  -from [get_clocks usb3_top_inst_mpll_word_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_ana_word_clk]
set_false_path -hold   -from [get_clocks usb3_top_inst_mpll_word_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_ana_word_clk]
set_max_delay -ignore_clock_latency   [expr 4 + ${usb3_top_inst/phy/sspx1_mpll_ana_word_clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_word_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/RX0CLK]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_word_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/RX0CLK]
set_max_delay -ignore_clock_latency   [expr 2 + ${usb3_top_inst/phy/sspx1_mpll_ana_word_clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_word_clk]  -to [get_clocks usb3_top_inst_rx0_clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_word_clk]  -to [get_clocks usb3_top_inst_rx0_clk]
set_max_delay -ignore_clock_latency   [expr 4 + ${usb3_top_inst/phy/sspx1_mpll_ana_word_clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_word_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_out_clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_word_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_out_clk]
set_max_delay -ignore_clock_latency   [expr 2 + ${usb3_top_inst/phy/sspx1_mpll_ana_word_clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_word_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_ana_word_clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_word_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_ana_word_clk]
set_max_delay -ignore_clock_latency   [expr 4 + ${usb3_top_inst/phy/sspx1_mpll_ana_dword_clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_dword_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/RX0CLK]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_dword_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/RX0CLK]
set_max_delay -ignore_clock_latency   [expr 2 + ${usb3_top_inst/phy/sspx1_mpll_ana_dword_clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_dword_clk]  -to [get_clocks usb3_top_inst_rx0_clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_dword_clk]  -to [get_clocks usb3_top_inst_rx0_clk]
set_max_delay -ignore_clock_latency   [expr 4 + ${usb3_top_inst/phy/sspx1_mpll_ana_dword_clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_dword_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_out_clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_dword_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_out_clk]
set_max_delay -ignore_clock_latency   [expr 2 + ${usb3_top_inst/phy/sspx1_mpll_ana_dword_clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_dword_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_ana_word_clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_dword_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_ana_word_clk]
set_max_delay -ignore_clock_latency   [expr 4 + ${usb3_top_inst/phy/sspx1_mpll_ana_qword_clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_qword_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/RX0CLK]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_qword_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/RX0CLK]
set_max_delay -ignore_clock_latency   [expr 2 + ${usb3_top_inst/phy/sspx1_mpll_ana_qword_clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_qword_clk]  -to [get_clocks usb3_top_inst_rx0_clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_qword_clk]  -to [get_clocks usb3_top_inst_rx0_clk]
set_max_delay -ignore_clock_latency   [expr 4 + ${usb3_top_inst/phy/sspx1_mpll_ana_qword_clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_qword_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_out_clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_qword_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_out_clk]
set_max_delay -ignore_clock_latency   [expr 2 + ${usb3_top_inst/phy/sspx1_mpll_ana_qword_clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_qword_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_ana_word_clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_qword_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_ana_word_clk]
set_max_delay -ignore_clock_latency   [expr 4 + ${usb3_top_inst/phy/MPLLWORDCLK_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLWORDCLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/RX0CLK]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLWORDCLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/RX0CLK]
set_max_delay -ignore_clock_latency   [expr 2 + ${usb3_top_inst/phy/MPLLWORDCLK_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLWORDCLK]  -to [get_clocks usb3_top_inst_rx0_clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLWORDCLK]  -to [get_clocks usb3_top_inst_rx0_clk]
set_max_delay -ignore_clock_latency   [expr 4 + ${usb3_top_inst/phy/MPLLWORDCLK_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLWORDCLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_out_clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLWORDCLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_out_clk]
set_max_delay -ignore_clock_latency   [expr 2 + ${usb3_top_inst/phy/MPLLWORDCLK_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLWORDCLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_ana_word_clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLWORDCLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_ana_word_clk]
set_max_delay -ignore_clock_latency   [expr 4 + ${usb3_top_inst/phy/MPLLDWORDCLK_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLDWORDCLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/RX0CLK]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLDWORDCLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/RX0CLK]
set_max_delay -ignore_clock_latency   [expr 2 + ${usb3_top_inst/phy/MPLLDWORDCLK_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLDWORDCLK]  -to [get_clocks usb3_top_inst_rx0_clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLDWORDCLK]  -to [get_clocks usb3_top_inst_rx0_clk]
set_max_delay -ignore_clock_latency   [expr 4 + ${usb3_top_inst/phy/MPLLDWORDCLK_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLDWORDCLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_out_clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLDWORDCLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_out_clk]
set_max_delay -ignore_clock_latency   [expr 2 + ${usb3_top_inst/phy/MPLLDWORDCLK_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLDWORDCLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_ana_word_clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLDWORDCLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_ana_word_clk]
#commented due to these 2 phy clks having same source 0926
#set_max_delay -ignore_clock_latency   [expr 8 + ${usb3_top_inst/phy/MPLLDWORDCLK_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLDWORDCLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLQWORDCLK]
#set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLDWORDCLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLQWORDCLK]


set_max_delay -ignore_clock_latency   [expr 4 + ${usb3_top_inst/phy/MPLLQWORDCLK_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLQWORDCLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/RX0CLK]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLQWORDCLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/RX0CLK]
set_max_delay -ignore_clock_latency   [expr 2 + ${usb3_top_inst/phy/MPLLQWORDCLK_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLQWORDCLK]  -to [get_clocks usb3_top_inst_rx0_clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLQWORDCLK]  -to [get_clocks usb3_top_inst_rx0_clk]
set_max_delay -ignore_clock_latency   [expr 4 + ${usb3_top_inst/phy/MPLLQWORDCLK_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLQWORDCLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_out_clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLQWORDCLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_out_clk]
set_max_delay -ignore_clock_latency   [expr 2 + ${usb3_top_inst/phy/MPLLQWORDCLK_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLQWORDCLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_ana_word_clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLQWORDCLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_ana_word_clk]
#commented due to these 2 phy clks having same source 0926
#set_max_delay -ignore_clock_latency   [expr 4 + ${usb3_top_inst/phy/MPLLQWORDCLK_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLQWORDCLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLDWORDCLK]
#set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLQWORDCLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLDWORDCLK]


set_max_delay -ignore_clock_latency   [expr 2 + ${usb3_top_inst/phy/sspx1_rx0_ana_word_clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_ana_word_clk]  -to [get_clocks usb3_top_inst_mpll_word_clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_ana_word_clk]  -to [get_clocks usb3_top_inst_mpll_word_clk]
set_max_delay -ignore_clock_latency   [expr 2 + ${usb3_top_inst/phy/sspx1_rx0_ana_word_clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_ana_word_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLWORDCLK]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_ana_word_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLWORDCLK]
set_max_delay -ignore_clock_latency   [expr 4 + ${usb3_top_inst/phy/sspx1_rx0_ana_word_clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_ana_word_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLDWORDCLK]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_ana_word_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLDWORDCLK]
set_max_delay -ignore_clock_latency   [expr 8 + ${usb3_top_inst/phy/sspx1_rx0_ana_word_clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_ana_word_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLQWORDCLK]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_ana_word_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLQWORDCLK]
set_max_delay -ignore_clock_latency   [expr 2 + ${usb3_top_inst/phy/sspx1_rx0_ana_word_clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_ana_word_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_word_clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_ana_word_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_word_clk]
set_max_delay -ignore_clock_latency   [expr 4 + ${usb3_top_inst/phy/sspx1_rx0_ana_word_clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_ana_word_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_dword_clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_ana_word_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_dword_clk]
set_max_delay -ignore_clock_latency   [expr 8 + ${usb3_top_inst/phy/sspx1_rx0_ana_word_clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_ana_word_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_qword_clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_ana_word_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_qword_clk]
set_max_delay -ignore_clock_latency   [expr 2 + ${usb3_top_inst/phy/sspx1_rx0_out_clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_out_clk]  -to [get_clocks usb3_top_inst_mpll_word_clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_out_clk]  -to [get_clocks usb3_top_inst_mpll_word_clk]
set_max_delay -ignore_clock_latency   [expr 2 + ${usb3_top_inst/phy/sspx1_rx0_out_clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_out_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLWORDCLK]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_out_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLWORDCLK]
set_max_delay -ignore_clock_latency   [expr 4 + ${usb3_top_inst/phy/sspx1_rx0_out_clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_out_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLDWORDCLK]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_out_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLDWORDCLK]
set_max_delay -ignore_clock_latency   [expr 8 + ${usb3_top_inst/phy/sspx1_rx0_out_clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_out_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLQWORDCLK]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_out_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLQWORDCLK]
set_max_delay -ignore_clock_latency   [expr 2 + ${usb3_top_inst/phy/sspx1_rx0_out_clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_out_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_word_clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_out_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_word_clk]
set_max_delay -ignore_clock_latency   [expr 4 + ${usb3_top_inst/phy/sspx1_rx0_out_clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_out_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_dword_clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_out_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_dword_clk]
set_max_delay -ignore_clock_latency   [expr 8 + ${usb3_top_inst/phy/sspx1_rx0_out_clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_out_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_qword_clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_out_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_qword_clk]
set_max_delay -ignore_clock_latency   [expr 2 + ${usb3_top_inst_rx0_clk_latency}]  -from [get_clocks usb3_top_inst_rx0_clk]  -to [get_clocks usb3_top_inst_mpll_word_clk]
set_false_path -hold   -from [get_clocks usb3_top_inst_rx0_clk]  -to [get_clocks usb3_top_inst_mpll_word_clk]
set_max_delay -ignore_clock_latency   [expr 2 + ${usb3_top_inst_rx0_clk_latency}]  -from [get_clocks usb3_top_inst_rx0_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLWORDCLK]
set_false_path -hold   -from [get_clocks usb3_top_inst_rx0_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLWORDCLK]
set_max_delay -ignore_clock_latency   [expr 4 + ${usb3_top_inst_rx0_clk_latency}]  -from [get_clocks usb3_top_inst_rx0_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLDWORDCLK]
set_false_path -hold   -from [get_clocks usb3_top_inst_rx0_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLDWORDCLK]
set_max_delay -ignore_clock_latency   [expr 8 + ${usb3_top_inst_rx0_clk_latency}]  -from [get_clocks usb3_top_inst_rx0_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLQWORDCLK]
set_false_path -hold   -from [get_clocks usb3_top_inst_rx0_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLQWORDCLK]
set_max_delay -ignore_clock_latency   [expr 2 + ${usb3_top_inst_rx0_clk_latency}]  -from [get_clocks usb3_top_inst_rx0_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_word_clk]
set_false_path -hold   -from [get_clocks usb3_top_inst_rx0_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_word_clk]
set_max_delay -ignore_clock_latency   [expr 4 + ${usb3_top_inst_rx0_clk_latency}]  -from [get_clocks usb3_top_inst_rx0_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_dword_clk]
set_false_path -hold   -from [get_clocks usb3_top_inst_rx0_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_dword_clk]
set_max_delay -ignore_clock_latency   [expr 8 + ${usb3_top_inst_rx0_clk_latency}]  -from [get_clocks usb3_top_inst_rx0_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_qword_clk]
set_false_path -hold   -from [get_clocks usb3_top_inst_rx0_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_qword_clk]
set_max_delay -ignore_clock_latency   [expr 2 + ${usb3_top_inst/phy/RX0CLK_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/RX0CLK]  -to [get_clocks usb3_top_inst_mpll_word_clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/RX0CLK]  -to [get_clocks usb3_top_inst_mpll_word_clk]
set_max_delay -ignore_clock_latency   [expr 2 + ${usb3_top_inst/phy/RX0CLK_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/RX0CLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLWORDCLK]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/RX0CLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLWORDCLK]
set_max_delay -ignore_clock_latency   [expr 4 + ${usb3_top_inst/phy/RX0CLK_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/RX0CLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLDWORDCLK]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/RX0CLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLDWORDCLK]
set_max_delay -ignore_clock_latency   [expr 8 + ${usb3_top_inst/phy/RX0CLK_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/RX0CLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLQWORDCLK]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/RX0CLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLQWORDCLK]
set_max_delay -ignore_clock_latency   [expr 2 + ${usb3_top_inst/phy/RX0CLK_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/RX0CLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_word_clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/RX0CLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_word_clk]
set_max_delay -ignore_clock_latency   [expr 4 + ${usb3_top_inst/phy/RX0CLK_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/RX0CLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_dword_clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/RX0CLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_dword_clk]
set_max_delay -ignore_clock_latency   [expr 8 + ${usb3_top_inst/phy/RX0CLK_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/RX0CLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_qword_clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/RX0CLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_qword_clk]
set_max_delay -ignore_clock_latency   [expr 41.666 + ${usb3_top_inst/phy/sspx1_mpll_ana_refssc_clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_refssc_clk]  -to [get_clocks usb3_top_inst_phy_ref_clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_refssc_clk]  -to [get_clocks usb3_top_inst_phy_ref_clk]
set_max_delay -ignore_clock_latency   [expr 41.666 + ${usb3_top_inst/phy/sspx1_mpll_ana_refssc_clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_refssc_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/REFOUTPUTCLK]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_refssc_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/REFOUTPUTCLK]
set_max_delay -ignore_clock_latency   [expr 50 + ${usb3_top_inst_phy_ref_clk_latency}]  -from [get_clocks usb3_top_inst_phy_ref_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_refssc_clk]
set_false_path -hold   -from [get_clocks usb3_top_inst_phy_ref_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_refssc_clk]
set_max_delay -ignore_clock_latency   [expr 50 + ${usb3_top_inst/phy/REFOUTPUTCLK_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/REFOUTPUTCLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_refssc_clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/REFOUTPUTCLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_refssc_clk]
set_max_delay -ignore_clock_latency   [expr 50 + ${usb3_top_inst/phy/sspx1_mpll_ana_refssc_clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_refssc_clk]  -to [get_clocks TEST_CLK_JTAG_100M]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_refssc_clk]  -to [get_clocks TEST_CLK_JTAG_100M]
set_max_delay -ignore_clock_latency   [expr 50 + ${PERIOD_latency_TEST_CLK_JTAG_100M}]  -from [get_clocks TEST_CLK_JTAG_100M]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_refssc_clk]
set_false_path -hold   -from [get_clocks TEST_CLK_JTAG_100M]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_refssc_clk]
set_max_delay -ignore_clock_latency   [expr 2.083 + ${usb3_top_inst/phy/sspx1_mpll_ana_refssc_clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_refssc_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/pll_480m_clk_in]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_refssc_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/pll_480m_clk_in]
set_max_delay -ignore_clock_latency   [expr 16.66 + ${usb3_top_inst/phy/sspx1_mpll_ana_refssc_clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_refssc_clk]  -to [get_clocks usb3_top_inst_PHYCLOCK0]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_refssc_clk]  -to [get_clocks usb3_top_inst_PHYCLOCK0]
set_max_delay -ignore_clock_latency   [expr 16.66 + ${usb3_top_inst/phy/sspx1_mpll_ana_refssc_clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_refssc_clk]  -to [get_clocks usb3_top_inst_FREECLK]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_refssc_clk]  -to [get_clocks usb3_top_inst_FREECLK]
set_max_delay -ignore_clock_latency   [expr 16.66 + ${usb3_top_inst/phy/sspx1_mpll_ana_refssc_clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_refssc_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div8clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_refssc_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div8clk]
set_max_delay -ignore_clock_latency   [expr 20.83 + ${usb3_top_inst/phy/sspx1_mpll_ana_refssc_clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_refssc_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div10clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_refssc_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div10clk]
set_max_delay -ignore_clock_latency   [expr 83.32 + ${usb3_top_inst/phy/sspx1_mpll_ana_refssc_clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_refssc_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div40clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_refssc_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div40clk]
set_max_delay -ignore_clock_latency   [expr 83.32 + ${usb3_top_inst/phy/sspx1_mpll_ana_refssc_clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_refssc_clk]  -to [get_clocks usb3_top_inst_CLK12MOHCI]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_refssc_clk]  -to [get_clocks usb3_top_inst_CLK12MOHCI]
set_max_delay -ignore_clock_latency   [expr 20.83 + ${usb3_top_inst/phy/sspx1_mpll_ana_refssc_clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_refssc_clk]  -to [get_clocks usb3_top_inst_CLK48MOHCI]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_refssc_clk]  -to [get_clocks usb3_top_inst_CLK48MOHCI]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_refssc_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div16clk]
set_max_delay -ignore_clock_latency   [expr 50 + ${usb3_top_inst_CLK48MOHCI_latency}]  -from [get_clocks usb3_top_inst_CLK48MOHCI]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_refssc_clk]
set_false_path -hold   -from [get_clocks usb3_top_inst_CLK48MOHCI]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_refssc_clk]
set_max_delay -ignore_clock_latency   [expr 50 + ${usb3_top_inst_CLK12MOHCI_latency}]  -from [get_clocks usb3_top_inst_CLK12MOHCI]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_refssc_clk]
set_false_path -hold   -from [get_clocks usb3_top_inst_CLK12MOHCI]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_refssc_clk]
set_max_delay -ignore_clock_latency   [expr 50 + ${usb3_top_inst/phy/hspx1_div8clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div8clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_refssc_clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div8clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_refssc_clk]
set_max_delay -ignore_clock_latency   [expr 50 + ${usb3_top_inst/phy/hspx1_div10clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div10clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_refssc_clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div10clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_refssc_clk]
set_max_delay -ignore_clock_latency   [expr 50 + ${usb3_top_inst/phy/hspx1_div40clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div40clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_refssc_clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div40clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_refssc_clk]
set_max_delay -ignore_clock_latency   [expr 50 + ${usb3_top_inst_PHYCLOCK0_latency}]  -from [get_clocks usb3_top_inst_PHYCLOCK0]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_refssc_clk]
set_false_path -hold   -from [get_clocks usb3_top_inst_PHYCLOCK0]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_refssc_clk]
set_max_delay -ignore_clock_latency   [expr 50 + ${usb3_top_inst/phy/pll_480m_clk_in_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/pll_480m_clk_in]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_refssc_clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/pll_480m_clk_in]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_refssc_clk]
set_max_delay -ignore_clock_latency   [expr 50 + ${usb3_top_inst_FREECLK_latency}]  -from [get_clocks usb3_top_inst_FREECLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_refssc_clk]
set_false_path -hold   -from [get_clocks usb3_top_inst_FREECLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_refssc_clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div16clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_refssc_clk]
set_max_delay -ignore_clock_latency   [expr 2 + ${usb3_top_inst/phy/sspx1_mpll_ana_refssc_clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_refssc_clk]  -to [get_clocks usb3_top_inst_rx0_clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_refssc_clk]  -to [get_clocks usb3_top_inst_rx0_clk]
set_max_delay -ignore_clock_latency   [expr 4 + ${usb3_top_inst/phy/sspx1_mpll_ana_refssc_clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_refssc_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_out_clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_refssc_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_out_clk]
set_max_delay -ignore_clock_latency   [expr 2 + ${usb3_top_inst/phy/sspx1_mpll_ana_refssc_clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_refssc_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_ana_word_clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_refssc_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_ana_word_clk]
set_max_delay -ignore_clock_latency   [expr 4 + ${usb3_top_inst/phy/sspx1_mpll_ana_refssc_clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_refssc_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/RX0CLK]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_refssc_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/RX0CLK]
set_max_delay -ignore_clock_latency   [expr 50 + ${usb3_top_inst/phy/sspx1_rx0_ana_word_clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_ana_word_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_refssc_clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_ana_word_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_refssc_clk]
set_max_delay -ignore_clock_latency   [expr 50 + ${usb3_top_inst/phy/sspx1_rx0_out_clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_out_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_refssc_clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_out_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_refssc_clk]
set_max_delay -ignore_clock_latency   [expr 50 + ${usb3_top_inst_rx0_clk_latency}]  -from [get_clocks usb3_top_inst_rx0_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_refssc_clk]
set_false_path -hold   -from [get_clocks usb3_top_inst_rx0_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_refssc_clk]
set_max_delay -ignore_clock_latency   [expr 50 + ${usb3_top_inst/phy/RX0CLK_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/RX0CLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_refssc_clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/RX0CLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_mpll_ana_refssc_clk]
set_max_delay -ignore_clock_latency   [expr 50 + ${usb3_top_inst_phy_ref_clk_latency}]  -from [get_clocks usb3_top_inst_phy_ref_clk]  -to [get_clocks TEST_CLK_JTAG_100M]
set_false_path -hold   -from [get_clocks usb3_top_inst_phy_ref_clk]  -to [get_clocks TEST_CLK_JTAG_100M]
set_max_delay -ignore_clock_latency   [expr 50 + ${usb3_top_inst/phy/REFOUTPUTCLK_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/REFOUTPUTCLK]  -to [get_clocks TEST_CLK_JTAG_100M]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/REFOUTPUTCLK]  -to [get_clocks TEST_CLK_JTAG_100M]
set_max_delay -ignore_clock_latency   [expr 41.666 + ${PERIOD_latency_TEST_CLK_JTAG_100M}]  -from [get_clocks TEST_CLK_JTAG_100M]  -to [get_clocks usb3_top_inst_phy_ref_clk]
set_false_path -hold   -from [get_clocks TEST_CLK_JTAG_100M]  -to [get_clocks usb3_top_inst_phy_ref_clk]
set_max_delay -ignore_clock_latency   [expr 41.666 + ${PERIOD_latency_TEST_CLK_JTAG_100M}]  -from [get_clocks TEST_CLK_JTAG_100M]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/REFOUTPUTCLK]
set_false_path -hold   -from [get_clocks TEST_CLK_JTAG_100M]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/REFOUTPUTCLK]
set_max_delay -ignore_clock_latency   [expr 2.083 + ${usb3_top_inst_phy_ref_clk_latency}]  -from [get_clocks usb3_top_inst_phy_ref_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/pll_480m_clk_in]
set_false_path -hold   -from [get_clocks usb3_top_inst_phy_ref_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/pll_480m_clk_in]
set_max_delay -ignore_clock_latency   [expr 16.66 + ${usb3_top_inst_phy_ref_clk_latency}]  -from [get_clocks usb3_top_inst_phy_ref_clk]  -to [get_clocks usb3_top_inst_PHYCLOCK0]
set_false_path -hold   -from [get_clocks usb3_top_inst_phy_ref_clk]  -to [get_clocks usb3_top_inst_PHYCLOCK0]
set_max_delay -ignore_clock_latency   [expr 16.66 + ${usb3_top_inst_phy_ref_clk_latency}]  -from [get_clocks usb3_top_inst_phy_ref_clk]  -to [get_clocks usb3_top_inst_FREECLK]
set_false_path -hold   -from [get_clocks usb3_top_inst_phy_ref_clk]  -to [get_clocks usb3_top_inst_FREECLK]
set_max_delay -ignore_clock_latency   [expr 16.66 + ${usb3_top_inst_phy_ref_clk_latency}]  -from [get_clocks usb3_top_inst_phy_ref_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div8clk]
set_false_path -hold   -from [get_clocks usb3_top_inst_phy_ref_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div8clk]
set_max_delay -ignore_clock_latency   [expr 20.83 + ${usb3_top_inst_phy_ref_clk_latency}]  -from [get_clocks usb3_top_inst_phy_ref_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div10clk]
set_false_path -hold   -from [get_clocks usb3_top_inst_phy_ref_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div10clk]
set_max_delay -ignore_clock_latency   [expr 83.32 + ${usb3_top_inst_phy_ref_clk_latency}]  -from [get_clocks usb3_top_inst_phy_ref_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div40clk]
set_false_path -hold   -from [get_clocks usb3_top_inst_phy_ref_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div40clk]
set_max_delay -ignore_clock_latency   [expr 83.32 + ${usb3_top_inst_phy_ref_clk_latency}]  -from [get_clocks usb3_top_inst_phy_ref_clk]  -to [get_clocks usb3_top_inst_CLK12MOHCI]
set_false_path -hold   -from [get_clocks usb3_top_inst_phy_ref_clk]  -to [get_clocks usb3_top_inst_CLK12MOHCI]
set_max_delay -ignore_clock_latency   [expr 20.83 + ${usb3_top_inst_phy_ref_clk_latency}]  -from [get_clocks usb3_top_inst_phy_ref_clk]  -to [get_clocks usb3_top_inst_CLK48MOHCI]
set_false_path -hold   -from [get_clocks usb3_top_inst_phy_ref_clk]  -to [get_clocks usb3_top_inst_CLK48MOHCI]
set_max_delay -ignore_clock_latency   [expr 2.083 + ${usb3_top_inst/phy/REFOUTPUTCLK_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/REFOUTPUTCLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/pll_480m_clk_in]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/REFOUTPUTCLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/pll_480m_clk_in]
set_max_delay -ignore_clock_latency   [expr 16.66 + ${usb3_top_inst/phy/REFOUTPUTCLK_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/REFOUTPUTCLK]  -to [get_clocks usb3_top_inst_PHYCLOCK0]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/REFOUTPUTCLK]  -to [get_clocks usb3_top_inst_PHYCLOCK0]
set_max_delay -ignore_clock_latency   [expr 16.66 + ${usb3_top_inst/phy/REFOUTPUTCLK_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/REFOUTPUTCLK]  -to [get_clocks usb3_top_inst_FREECLK]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/REFOUTPUTCLK]  -to [get_clocks usb3_top_inst_FREECLK]
set_max_delay -ignore_clock_latency   [expr 16.66 + ${usb3_top_inst/phy/REFOUTPUTCLK_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/REFOUTPUTCLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div8clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/REFOUTPUTCLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div8clk]
set_max_delay -ignore_clock_latency   [expr 20.83 + ${usb3_top_inst/phy/REFOUTPUTCLK_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/REFOUTPUTCLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div10clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/REFOUTPUTCLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div10clk]
set_max_delay -ignore_clock_latency   [expr 83.32 + ${usb3_top_inst/phy/REFOUTPUTCLK_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/REFOUTPUTCLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div40clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/REFOUTPUTCLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div40clk]
set_max_delay -ignore_clock_latency   [expr 83.32 + ${usb3_top_inst/phy/REFOUTPUTCLK_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/REFOUTPUTCLK]  -to [get_clocks usb3_top_inst_CLK12MOHCI]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/REFOUTPUTCLK]  -to [get_clocks usb3_top_inst_CLK12MOHCI]
set_max_delay -ignore_clock_latency   [expr 20.83 + ${usb3_top_inst/phy/REFOUTPUTCLK_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/REFOUTPUTCLK]  -to [get_clocks usb3_top_inst_CLK48MOHCI]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/REFOUTPUTCLK]  -to [get_clocks usb3_top_inst_CLK48MOHCI]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/REFOUTPUTCLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div16clk]
set_false_path -hold   -from [get_clocks usb3_top_inst_phy_ref_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div16clk]
set_max_delay -ignore_clock_latency   [expr 41.666 + ${usb3_top_inst_CLK48MOHCI_latency}]  -from [get_clocks usb3_top_inst_CLK48MOHCI]  -to [get_clocks usb3_top_inst_phy_ref_clk]
set_false_path -hold   -from [get_clocks usb3_top_inst_CLK48MOHCI]  -to [get_clocks usb3_top_inst_phy_ref_clk]
set_max_delay -ignore_clock_latency   [expr 41.666 + ${usb3_top_inst_CLK48MOHCI_latency}]  -from [get_clocks usb3_top_inst_CLK48MOHCI]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/REFOUTPUTCLK]
set_false_path -hold   -from [get_clocks usb3_top_inst_CLK48MOHCI]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/REFOUTPUTCLK]
set_max_delay -ignore_clock_latency   [expr 41.666 + ${usb3_top_inst_CLK12MOHCI_latency}]  -from [get_clocks usb3_top_inst_CLK12MOHCI]  -to [get_clocks usb3_top_inst_phy_ref_clk]
set_false_path -hold   -from [get_clocks usb3_top_inst_CLK12MOHCI]  -to [get_clocks usb3_top_inst_phy_ref_clk]
set_max_delay -ignore_clock_latency   [expr 41.666 + ${usb3_top_inst_CLK12MOHCI_latency}]  -from [get_clocks usb3_top_inst_CLK12MOHCI]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/REFOUTPUTCLK]
set_false_path -hold   -from [get_clocks usb3_top_inst_CLK12MOHCI]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/REFOUTPUTCLK]
set_max_delay -ignore_clock_latency   [expr 41.666 + ${usb3_top_inst/phy/hspx1_div8clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div8clk]  -to [get_clocks usb3_top_inst_phy_ref_clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div8clk]  -to [get_clocks usb3_top_inst_phy_ref_clk]
set_max_delay -ignore_clock_latency   [expr 41.666 + ${usb3_top_inst/phy/hspx1_div8clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div8clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/REFOUTPUTCLK]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div8clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/REFOUTPUTCLK]
set_max_delay -ignore_clock_latency   [expr 41.666 + ${usb3_top_inst/phy/hspx1_div10clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div10clk]  -to [get_clocks usb3_top_inst_phy_ref_clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div10clk]  -to [get_clocks usb3_top_inst_phy_ref_clk]
set_max_delay -ignore_clock_latency   [expr 41.666 + ${usb3_top_inst/phy/hspx1_div10clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div10clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/REFOUTPUTCLK]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div10clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/REFOUTPUTCLK]
set_max_delay -ignore_clock_latency   [expr 41.666 + ${usb3_top_inst/phy/hspx1_div40clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div40clk]  -to [get_clocks usb3_top_inst_phy_ref_clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div40clk]  -to [get_clocks usb3_top_inst_phy_ref_clk]
set_max_delay -ignore_clock_latency   [expr 41.666 + ${usb3_top_inst/phy/hspx1_div40clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div40clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/REFOUTPUTCLK]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div40clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/REFOUTPUTCLK]
set_max_delay -ignore_clock_latency   [expr 41.666 + ${usb3_top_inst_PHYCLOCK0_latency}]  -from [get_clocks usb3_top_inst_PHYCLOCK0]  -to [get_clocks usb3_top_inst_phy_ref_clk]
set_false_path -hold   -from [get_clocks usb3_top_inst_PHYCLOCK0]  -to [get_clocks usb3_top_inst_phy_ref_clk]
set_max_delay -ignore_clock_latency   [expr 41.666 + ${usb3_top_inst_PHYCLOCK0_latency}]  -from [get_clocks usb3_top_inst_PHYCLOCK0]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/REFOUTPUTCLK]
set_false_path -hold   -from [get_clocks usb3_top_inst_PHYCLOCK0]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/REFOUTPUTCLK]
set_max_delay -ignore_clock_latency   [expr 41.666 + ${usb3_top_inst/phy/pll_480m_clk_in_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/pll_480m_clk_in]  -to [get_clocks usb3_top_inst_phy_ref_clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/pll_480m_clk_in]  -to [get_clocks usb3_top_inst_phy_ref_clk]
set_max_delay -ignore_clock_latency   [expr 41.666 + ${usb3_top_inst/phy/pll_480m_clk_in_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/pll_480m_clk_in]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/REFOUTPUTCLK]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/pll_480m_clk_in]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/REFOUTPUTCLK]
set_max_delay -ignore_clock_latency   [expr 41.666 + ${usb3_top_inst_FREECLK_latency}]  -from [get_clocks usb3_top_inst_FREECLK]  -to [get_clocks usb3_top_inst_phy_ref_clk]
set_false_path -hold   -from [get_clocks usb3_top_inst_FREECLK]  -to [get_clocks usb3_top_inst_phy_ref_clk]
set_max_delay -ignore_clock_latency   [expr 41.666 + ${usb3_top_inst_FREECLK_latency}]  -from [get_clocks usb3_top_inst_FREECLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/REFOUTPUTCLK]
set_false_path -hold   -from [get_clocks usb3_top_inst_FREECLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/REFOUTPUTCLK]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div16clk]  -to [list [get_clocks usb3_top_inst_phy_ref_clk] [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/REFOUTPUTCLK]]
set_max_delay -ignore_clock_latency   [expr 2 + ${usb3_top_inst_phy_ref_clk_latency}]  -from [get_clocks usb3_top_inst_phy_ref_clk]  -to [get_clocks usb3_top_inst_rx0_clk]
set_false_path -hold   -from [get_clocks usb3_top_inst_phy_ref_clk]  -to [get_clocks usb3_top_inst_rx0_clk]
set_max_delay -ignore_clock_latency   [expr 4 + ${usb3_top_inst_phy_ref_clk_latency}]  -from [get_clocks usb3_top_inst_phy_ref_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_out_clk]
set_false_path -hold   -from [get_clocks usb3_top_inst_phy_ref_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_out_clk]
set_max_delay -ignore_clock_latency   [expr 2 + ${usb3_top_inst_phy_ref_clk_latency}]  -from [get_clocks usb3_top_inst_phy_ref_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_ana_word_clk]
set_false_path -hold   -from [get_clocks usb3_top_inst_phy_ref_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_ana_word_clk]
set_max_delay -ignore_clock_latency   [expr 4 + ${usb3_top_inst_phy_ref_clk_latency}]  -from [get_clocks usb3_top_inst_phy_ref_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/RX0CLK]
set_false_path -hold   -from [get_clocks usb3_top_inst_phy_ref_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/RX0CLK]
set_max_delay -ignore_clock_latency   [expr 2 + ${usb3_top_inst/phy/REFOUTPUTCLK_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/REFOUTPUTCLK]  -to [get_clocks usb3_top_inst_rx0_clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/REFOUTPUTCLK]  -to [get_clocks usb3_top_inst_rx0_clk]
set_max_delay -ignore_clock_latency   [expr 4 + ${usb3_top_inst/phy/REFOUTPUTCLK_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/REFOUTPUTCLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_out_clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/REFOUTPUTCLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_out_clk]
set_max_delay -ignore_clock_latency   [expr 2 + ${usb3_top_inst/phy/REFOUTPUTCLK_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/REFOUTPUTCLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_ana_word_clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/REFOUTPUTCLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_ana_word_clk]
set_max_delay -ignore_clock_latency   [expr 4 + ${usb3_top_inst/phy/REFOUTPUTCLK_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/REFOUTPUTCLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/RX0CLK]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/REFOUTPUTCLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/RX0CLK]
set_max_delay -ignore_clock_latency   [expr 41.666 + ${usb3_top_inst/phy/sspx1_rx0_ana_word_clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_ana_word_clk]  -to [get_clocks usb3_top_inst_phy_ref_clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_ana_word_clk]  -to [get_clocks usb3_top_inst_phy_ref_clk]
set_max_delay -ignore_clock_latency   [expr 41.666 + ${usb3_top_inst/phy/sspx1_rx0_ana_word_clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_ana_word_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/REFOUTPUTCLK]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_ana_word_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/REFOUTPUTCLK]
set_max_delay -ignore_clock_latency   [expr 41.666 + ${usb3_top_inst/phy/sspx1_rx0_out_clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_out_clk]  -to [get_clocks usb3_top_inst_phy_ref_clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_out_clk]  -to [get_clocks usb3_top_inst_phy_ref_clk]
set_max_delay -ignore_clock_latency   [expr 41.666 + ${usb3_top_inst/phy/sspx1_rx0_out_clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_out_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/REFOUTPUTCLK]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_out_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/REFOUTPUTCLK]
set_max_delay -ignore_clock_latency   [expr 41.666 + ${usb3_top_inst_rx0_clk_latency}]  -from [get_clocks usb3_top_inst_rx0_clk]  -to [get_clocks usb3_top_inst_phy_ref_clk]
set_false_path -hold   -from [get_clocks usb3_top_inst_rx0_clk]  -to [get_clocks usb3_top_inst_phy_ref_clk]
set_max_delay -ignore_clock_latency   [expr 41.666 + ${usb3_top_inst_rx0_clk_latency}]  -from [get_clocks usb3_top_inst_rx0_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/REFOUTPUTCLK]
set_false_path -hold   -from [get_clocks usb3_top_inst_rx0_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/REFOUTPUTCLK]
set_max_delay -ignore_clock_latency   [expr 41.666 + ${usb3_top_inst/phy/RX0CLK_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/RX0CLK]  -to [get_clocks usb3_top_inst_phy_ref_clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/RX0CLK]  -to [get_clocks usb3_top_inst_phy_ref_clk]
set_max_delay -ignore_clock_latency   [expr 41.666 + ${usb3_top_inst/phy/RX0CLK_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/RX0CLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/REFOUTPUTCLK]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/RX0CLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/REFOUTPUTCLK]
set_max_delay -ignore_clock_latency   [expr 2.083 + ${PERIOD_latency_TEST_CLK_JTAG_100M}]  -from [get_clocks TEST_CLK_JTAG_100M]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/pll_480m_clk_in]
set_false_path -hold   -from [get_clocks TEST_CLK_JTAG_100M]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/pll_480m_clk_in]
set_max_delay -ignore_clock_latency   [expr 16.66 + ${PERIOD_latency_TEST_CLK_JTAG_100M}]  -from [get_clocks TEST_CLK_JTAG_100M]  -to [get_clocks usb3_top_inst_PHYCLOCK0]
set_false_path -hold   -from [get_clocks TEST_CLK_JTAG_100M]  -to [get_clocks usb3_top_inst_PHYCLOCK0]
set_max_delay -ignore_clock_latency   [expr 16.66 + ${PERIOD_latency_TEST_CLK_JTAG_100M}]  -from [get_clocks TEST_CLK_JTAG_100M]  -to [get_clocks usb3_top_inst_FREECLK]
set_false_path -hold   -from [get_clocks TEST_CLK_JTAG_100M]  -to [get_clocks usb3_top_inst_FREECLK]
set_max_delay -ignore_clock_latency   [expr 16.66 + ${PERIOD_latency_TEST_CLK_JTAG_100M}]  -from [get_clocks TEST_CLK_JTAG_100M]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div8clk]
set_false_path -hold   -from [get_clocks TEST_CLK_JTAG_100M]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div8clk]
set_max_delay -ignore_clock_latency   [expr 20.83 + ${PERIOD_latency_TEST_CLK_JTAG_100M}]  -from [get_clocks TEST_CLK_JTAG_100M]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div10clk]
set_false_path -hold   -from [get_clocks TEST_CLK_JTAG_100M]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div10clk]
set_max_delay -ignore_clock_latency   [expr 83.32 + ${PERIOD_latency_TEST_CLK_JTAG_100M}]  -from [get_clocks TEST_CLK_JTAG_100M]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div40clk]
set_false_path -hold   -from [get_clocks TEST_CLK_JTAG_100M]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div40clk]
set_max_delay -ignore_clock_latency   [expr 83.32 + ${PERIOD_latency_TEST_CLK_JTAG_100M}]  -from [get_clocks TEST_CLK_JTAG_100M]  -to [get_clocks usb3_top_inst_CLK12MOHCI]
set_false_path -hold   -from [get_clocks TEST_CLK_JTAG_100M]  -to [get_clocks usb3_top_inst_CLK12MOHCI]
set_max_delay -ignore_clock_latency   [expr 20.83 + ${PERIOD_latency_TEST_CLK_JTAG_100M}]  -from [get_clocks TEST_CLK_JTAG_100M]  -to [get_clocks usb3_top_inst_CLK48MOHCI]
set_false_path -hold   -from [get_clocks TEST_CLK_JTAG_100M]  -to [get_clocks usb3_top_inst_CLK48MOHCI]
set_false_path -hold   -from [get_clocks TEST_CLK_JTAG_100M]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div16clk]
set_max_delay -ignore_clock_latency   [expr 50 + ${usb3_top_inst_CLK48MOHCI_latency}]  -from [get_clocks usb3_top_inst_CLK48MOHCI]  -to [get_clocks TEST_CLK_JTAG_100M]
set_false_path -hold   -from [get_clocks usb3_top_inst_CLK48MOHCI]  -to [get_clocks TEST_CLK_JTAG_100M]
set_max_delay -ignore_clock_latency   [expr 50 + ${usb3_top_inst_CLK12MOHCI_latency}]  -from [get_clocks usb3_top_inst_CLK12MOHCI]  -to [get_clocks TEST_CLK_JTAG_100M]
set_false_path -hold   -from [get_clocks usb3_top_inst_CLK12MOHCI]  -to [get_clocks TEST_CLK_JTAG_100M]
set_max_delay -ignore_clock_latency   [expr 50 + ${usb3_top_inst/phy/hspx1_div8clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div8clk]  -to [get_clocks TEST_CLK_JTAG_100M]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div8clk]  -to [get_clocks TEST_CLK_JTAG_100M]
set_max_delay -ignore_clock_latency   [expr 50 + ${usb3_top_inst/phy/hspx1_div10clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div10clk]  -to [get_clocks TEST_CLK_JTAG_100M]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div10clk]  -to [get_clocks TEST_CLK_JTAG_100M]
set_max_delay -ignore_clock_latency   [expr 50 + ${usb3_top_inst/phy/hspx1_div40clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div40clk]  -to [get_clocks TEST_CLK_JTAG_100M]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div40clk]  -to [get_clocks TEST_CLK_JTAG_100M]
set_max_delay -ignore_clock_latency   [expr 50 + ${usb3_top_inst_PHYCLOCK0_latency}]  -from [get_clocks usb3_top_inst_PHYCLOCK0]  -to [get_clocks TEST_CLK_JTAG_100M]
set_false_path -hold   -from [get_clocks usb3_top_inst_PHYCLOCK0]  -to [get_clocks TEST_CLK_JTAG_100M]
set_max_delay -ignore_clock_latency   [expr 50 + ${usb3_top_inst/phy/pll_480m_clk_in_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/pll_480m_clk_in]  -to [get_clocks TEST_CLK_JTAG_100M]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/pll_480m_clk_in]  -to [get_clocks TEST_CLK_JTAG_100M]
set_max_delay -ignore_clock_latency   [expr 50 + ${usb3_top_inst_FREECLK_latency}]  -from [get_clocks usb3_top_inst_FREECLK]  -to [get_clocks TEST_CLK_JTAG_100M]
set_false_path -hold   -from [get_clocks usb3_top_inst_FREECLK]  -to [get_clocks TEST_CLK_JTAG_100M]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div16clk]  -to [get_clocks TEST_CLK_JTAG_100M]
set_max_delay -ignore_clock_latency   [expr 2 + ${PERIOD_latency_TEST_CLK_JTAG_100M}]  -from [get_clocks TEST_CLK_JTAG_100M]  -to [get_clocks usb3_top_inst_rx0_clk]
set_false_path -hold   -from [get_clocks TEST_CLK_JTAG_100M]  -to [get_clocks usb3_top_inst_rx0_clk]
set_max_delay -ignore_clock_latency   [expr 4 + ${PERIOD_latency_TEST_CLK_JTAG_100M}]  -from [get_clocks TEST_CLK_JTAG_100M]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_out_clk]
set_false_path -hold   -from [get_clocks TEST_CLK_JTAG_100M]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_out_clk]
set_max_delay -ignore_clock_latency   [expr 2 + ${PERIOD_latency_TEST_CLK_JTAG_100M}]  -from [get_clocks TEST_CLK_JTAG_100M]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_ana_word_clk]
set_false_path -hold   -from [get_clocks TEST_CLK_JTAG_100M]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_ana_word_clk]
set_max_delay -ignore_clock_latency   [expr 4 + ${PERIOD_latency_TEST_CLK_JTAG_100M}]  -from [get_clocks TEST_CLK_JTAG_100M]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/RX0CLK]
set_false_path -hold   -from [get_clocks TEST_CLK_JTAG_100M]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/RX0CLK]
set_max_delay -ignore_clock_latency   [expr 50 + ${usb3_top_inst/phy/sspx1_rx0_ana_word_clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_ana_word_clk]  -to [get_clocks TEST_CLK_JTAG_100M]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_ana_word_clk]  -to [get_clocks TEST_CLK_JTAG_100M]
set_max_delay -ignore_clock_latency   [expr 50 + ${usb3_top_inst/phy/sspx1_rx0_out_clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_out_clk]  -to [get_clocks TEST_CLK_JTAG_100M]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_out_clk]  -to [get_clocks TEST_CLK_JTAG_100M]
set_max_delay -ignore_clock_latency   [expr 50 + ${usb3_top_inst_rx0_clk_latency}]  -from [get_clocks usb3_top_inst_rx0_clk]  -to [get_clocks TEST_CLK_JTAG_100M]
set_false_path -hold   -from [get_clocks usb3_top_inst_rx0_clk]  -to [get_clocks TEST_CLK_JTAG_100M]
set_max_delay -ignore_clock_latency   [expr 50 + ${usb3_top_inst/phy/RX0CLK_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/RX0CLK]  -to [get_clocks TEST_CLK_JTAG_100M]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/RX0CLK]  -to [get_clocks TEST_CLK_JTAG_100M]
set_max_delay -ignore_clock_latency   [expr 2 + ${usb3_top_inst_CLK48MOHCI_latency}]  -from [get_clocks usb3_top_inst_CLK48MOHCI]  -to [get_clocks usb3_top_inst_rx0_clk]
set_false_path -hold   -from [get_clocks usb3_top_inst_CLK48MOHCI]  -to [get_clocks usb3_top_inst_rx0_clk]
set_max_delay -ignore_clock_latency   [expr 4 + ${usb3_top_inst_CLK48MOHCI_latency}]  -from [get_clocks usb3_top_inst_CLK48MOHCI]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_out_clk]
set_false_path -hold   -from [get_clocks usb3_top_inst_CLK48MOHCI]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_out_clk]
set_max_delay -ignore_clock_latency   [expr 2 + ${usb3_top_inst_CLK48MOHCI_latency}]  -from [get_clocks usb3_top_inst_CLK48MOHCI]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_ana_word_clk]
set_false_path -hold   -from [get_clocks usb3_top_inst_CLK48MOHCI]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_ana_word_clk]
set_max_delay -ignore_clock_latency   [expr 4 + ${usb3_top_inst_CLK48MOHCI_latency}]  -from [get_clocks usb3_top_inst_CLK48MOHCI]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/RX0CLK]
set_false_path -hold   -from [get_clocks usb3_top_inst_CLK48MOHCI]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/RX0CLK]
set_max_delay -ignore_clock_latency   [expr 2 + ${usb3_top_inst_CLK12MOHCI_latency}]  -from [get_clocks usb3_top_inst_CLK12MOHCI]  -to [get_clocks usb3_top_inst_rx0_clk]
set_false_path -hold   -from [get_clocks usb3_top_inst_CLK12MOHCI]  -to [get_clocks usb3_top_inst_rx0_clk]
set_max_delay -ignore_clock_latency   [expr 4 + ${usb3_top_inst_CLK12MOHCI_latency}]  -from [get_clocks usb3_top_inst_CLK12MOHCI]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_out_clk]
set_false_path -hold   -from [get_clocks usb3_top_inst_CLK12MOHCI]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_out_clk]
set_max_delay -ignore_clock_latency   [expr 2 + ${usb3_top_inst_CLK12MOHCI_latency}]  -from [get_clocks usb3_top_inst_CLK12MOHCI]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_ana_word_clk]
set_false_path -hold   -from [get_clocks usb3_top_inst_CLK12MOHCI]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_ana_word_clk]
set_max_delay -ignore_clock_latency   [expr 4 + ${usb3_top_inst_CLK12MOHCI_latency}]  -from [get_clocks usb3_top_inst_CLK12MOHCI]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/RX0CLK]
set_false_path -hold   -from [get_clocks usb3_top_inst_CLK12MOHCI]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/RX0CLK]
set_max_delay -ignore_clock_latency   [expr 2 + ${usb3_top_inst/phy/hspx1_div8clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div8clk]  -to [get_clocks usb3_top_inst_rx0_clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div8clk]  -to [get_clocks usb3_top_inst_rx0_clk]
set_max_delay -ignore_clock_latency   [expr 4 + ${usb3_top_inst/phy/hspx1_div8clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div8clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_out_clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div8clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_out_clk]
set_max_delay -ignore_clock_latency   [expr 2 + ${usb3_top_inst/phy/hspx1_div8clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div8clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_ana_word_clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div8clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_ana_word_clk]
set_max_delay -ignore_clock_latency   [expr 4 + ${usb3_top_inst/phy/hspx1_div8clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div8clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/RX0CLK]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div8clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/RX0CLK]
set_max_delay -ignore_clock_latency   [expr 2 + ${usb3_top_inst/phy/hspx1_div10clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div10clk]  -to [get_clocks usb3_top_inst_rx0_clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div10clk]  -to [get_clocks usb3_top_inst_rx0_clk]
set_max_delay -ignore_clock_latency   [expr 4 + ${usb3_top_inst/phy/hspx1_div10clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div10clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_out_clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div10clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_out_clk]
set_max_delay -ignore_clock_latency   [expr 2 + ${usb3_top_inst/phy/hspx1_div10clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div10clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_ana_word_clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div10clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_ana_word_clk]
set_max_delay -ignore_clock_latency   [expr 4 + ${usb3_top_inst/phy/hspx1_div10clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div10clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/RX0CLK]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div10clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/RX0CLK]
set_max_delay -ignore_clock_latency   [expr 2 + ${usb3_top_inst/phy/hspx1_div40clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div40clk]  -to [get_clocks usb3_top_inst_rx0_clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div40clk]  -to [get_clocks usb3_top_inst_rx0_clk]
set_max_delay -ignore_clock_latency   [expr 4 + ${usb3_top_inst/phy/hspx1_div40clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div40clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_out_clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div40clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_out_clk]
set_max_delay -ignore_clock_latency   [expr 2 + ${usb3_top_inst/phy/hspx1_div40clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div40clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_ana_word_clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div40clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_ana_word_clk]
set_max_delay -ignore_clock_latency   [expr 4 + ${usb3_top_inst/phy/hspx1_div40clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div40clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/RX0CLK]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div40clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/RX0CLK]
set_max_delay -ignore_clock_latency   [expr 2 + ${usb3_top_inst_PHYCLOCK0_latency}]  -from [get_clocks usb3_top_inst_PHYCLOCK0]  -to [get_clocks usb3_top_inst_rx0_clk]
set_false_path -hold   -from [get_clocks usb3_top_inst_PHYCLOCK0]  -to [get_clocks usb3_top_inst_rx0_clk]
set_max_delay -ignore_clock_latency   [expr 4 + ${usb3_top_inst_PHYCLOCK0_latency}]  -from [get_clocks usb3_top_inst_PHYCLOCK0]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_out_clk]
set_false_path -hold   -from [get_clocks usb3_top_inst_PHYCLOCK0]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_out_clk]
set_max_delay -ignore_clock_latency   [expr 2 + ${usb3_top_inst_PHYCLOCK0_latency}]  -from [get_clocks usb3_top_inst_PHYCLOCK0]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_ana_word_clk]
set_false_path -hold   -from [get_clocks usb3_top_inst_PHYCLOCK0]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_ana_word_clk]
set_max_delay -ignore_clock_latency   [expr 4 + ${usb3_top_inst_PHYCLOCK0_latency}]  -from [get_clocks usb3_top_inst_PHYCLOCK0]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/RX0CLK]
set_false_path -hold   -from [get_clocks usb3_top_inst_PHYCLOCK0]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/RX0CLK]
set_max_delay -ignore_clock_latency   [expr 2 + ${usb3_top_inst/phy/pll_480m_clk_in_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/pll_480m_clk_in]  -to [get_clocks usb3_top_inst_rx0_clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/pll_480m_clk_in]  -to [get_clocks usb3_top_inst_rx0_clk]
set_max_delay -ignore_clock_latency   [expr 4 + ${usb3_top_inst/phy/pll_480m_clk_in_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/pll_480m_clk_in]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_out_clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/pll_480m_clk_in]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_out_clk]
set_max_delay -ignore_clock_latency   [expr 2 + ${usb3_top_inst/phy/pll_480m_clk_in_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/pll_480m_clk_in]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_ana_word_clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/pll_480m_clk_in]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_ana_word_clk]
set_max_delay -ignore_clock_latency   [expr 4 + ${usb3_top_inst/phy/pll_480m_clk_in_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/pll_480m_clk_in]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/RX0CLK]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/pll_480m_clk_in]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/RX0CLK]
set_max_delay -ignore_clock_latency   [expr 2 + ${usb3_top_inst_FREECLK_latency}]  -from [get_clocks usb3_top_inst_FREECLK]  -to [get_clocks usb3_top_inst_rx0_clk]
set_false_path -hold   -from [get_clocks usb3_top_inst_FREECLK]  -to [get_clocks usb3_top_inst_rx0_clk]
set_max_delay -ignore_clock_latency   [expr 4 + ${usb3_top_inst_FREECLK_latency}]  -from [get_clocks usb3_top_inst_FREECLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_out_clk]
set_false_path -hold   -from [get_clocks usb3_top_inst_FREECLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_out_clk]
set_max_delay -ignore_clock_latency   [expr 2 + ${usb3_top_inst_FREECLK_latency}]  -from [get_clocks usb3_top_inst_FREECLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_ana_word_clk]
set_false_path -hold   -from [get_clocks usb3_top_inst_FREECLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_ana_word_clk]
set_max_delay -ignore_clock_latency   [expr 4 + ${usb3_top_inst_FREECLK_latency}]  -from [get_clocks usb3_top_inst_FREECLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/RX0CLK]
set_false_path -hold   -from [get_clocks usb3_top_inst_FREECLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/RX0CLK]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div16clk]  -to [list [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_ana_word_clk] [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_out_clk] [get_clocks usb3_top_inst_rx0_clk] [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/RX0CLK]]
set_max_delay -ignore_clock_latency   [expr 2.083 + ${usb3_top_inst/phy/sspx1_rx0_ana_word_clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_ana_word_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/pll_480m_clk_in]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_ana_word_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/pll_480m_clk_in]
set_max_delay -ignore_clock_latency   [expr 16.66 + ${usb3_top_inst/phy/sspx1_rx0_ana_word_clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_ana_word_clk]  -to [get_clocks usb3_top_inst_PHYCLOCK0]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_ana_word_clk]  -to [get_clocks usb3_top_inst_PHYCLOCK0]
set_max_delay -ignore_clock_latency   [expr 16.66 + ${usb3_top_inst/phy/sspx1_rx0_ana_word_clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_ana_word_clk]  -to [get_clocks usb3_top_inst_FREECLK]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_ana_word_clk]  -to [get_clocks usb3_top_inst_FREECLK]
set_max_delay -ignore_clock_latency   [expr 16.66 + ${usb3_top_inst/phy/sspx1_rx0_ana_word_clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_ana_word_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div8clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_ana_word_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div8clk]
set_max_delay -ignore_clock_latency   [expr 20.83 + ${usb3_top_inst/phy/sspx1_rx0_ana_word_clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_ana_word_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div10clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_ana_word_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div10clk]
set_max_delay -ignore_clock_latency   [expr 83.32 + ${usb3_top_inst/phy/sspx1_rx0_ana_word_clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_ana_word_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div40clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_ana_word_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div40clk]
set_max_delay -ignore_clock_latency   [expr 83.32 + ${usb3_top_inst/phy/sspx1_rx0_ana_word_clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_ana_word_clk]  -to [get_clocks usb3_top_inst_CLK12MOHCI]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_ana_word_clk]  -to [get_clocks usb3_top_inst_CLK12MOHCI]
set_max_delay -ignore_clock_latency   [expr 20.83 + ${usb3_top_inst/phy/sspx1_rx0_ana_word_clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_ana_word_clk]  -to [get_clocks usb3_top_inst_CLK48MOHCI]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_ana_word_clk]  -to [get_clocks usb3_top_inst_CLK48MOHCI]
set_max_delay -ignore_clock_latency   [expr 2.083 + ${usb3_top_inst/phy/sspx1_rx0_out_clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_out_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/pll_480m_clk_in]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_out_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/pll_480m_clk_in]
set_max_delay -ignore_clock_latency   [expr 16.66 + ${usb3_top_inst/phy/sspx1_rx0_out_clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_out_clk]  -to [get_clocks usb3_top_inst_PHYCLOCK0]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_out_clk]  -to [get_clocks usb3_top_inst_PHYCLOCK0]
set_max_delay -ignore_clock_latency   [expr 16.66 + ${usb3_top_inst/phy/sspx1_rx0_out_clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_out_clk]  -to [get_clocks usb3_top_inst_FREECLK]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_out_clk]  -to [get_clocks usb3_top_inst_FREECLK]
set_max_delay -ignore_clock_latency   [expr 16.66 + ${usb3_top_inst/phy/sspx1_rx0_out_clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_out_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div8clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_out_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div8clk]
set_max_delay -ignore_clock_latency   [expr 20.83 + ${usb3_top_inst/phy/sspx1_rx0_out_clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_out_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div10clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_out_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div10clk]
set_max_delay -ignore_clock_latency   [expr 83.32 + ${usb3_top_inst/phy/sspx1_rx0_out_clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_out_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div40clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_out_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div40clk]
set_max_delay -ignore_clock_latency   [expr 83.32 + ${usb3_top_inst/phy/sspx1_rx0_out_clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_out_clk]  -to [get_clocks usb3_top_inst_CLK12MOHCI]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_out_clk]  -to [get_clocks usb3_top_inst_CLK12MOHCI]
set_max_delay -ignore_clock_latency   [expr 20.83 + ${usb3_top_inst/phy/sspx1_rx0_out_clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_out_clk]  -to [get_clocks usb3_top_inst_CLK48MOHCI]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_out_clk]  -to [get_clocks usb3_top_inst_CLK48MOHCI]
set_max_delay -ignore_clock_latency   [expr 2.083 + ${usb3_top_inst_rx0_clk_latency}]  -from [get_clocks usb3_top_inst_rx0_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/pll_480m_clk_in]
set_false_path -hold   -from [get_clocks usb3_top_inst_rx0_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/pll_480m_clk_in]
set_max_delay -ignore_clock_latency   [expr 16.66 + ${usb3_top_inst_rx0_clk_latency}]  -from [get_clocks usb3_top_inst_rx0_clk]  -to [get_clocks usb3_top_inst_PHYCLOCK0]
set_false_path -hold   -from [get_clocks usb3_top_inst_rx0_clk]  -to [get_clocks usb3_top_inst_PHYCLOCK0]
set_max_delay -ignore_clock_latency   [expr 16.66 + ${usb3_top_inst_rx0_clk_latency}]  -from [get_clocks usb3_top_inst_rx0_clk]  -to [get_clocks usb3_top_inst_FREECLK]
set_false_path -hold   -from [get_clocks usb3_top_inst_rx0_clk]  -to [get_clocks usb3_top_inst_FREECLK]
set_max_delay -ignore_clock_latency   [expr 16.66 + ${usb3_top_inst_rx0_clk_latency}]  -from [get_clocks usb3_top_inst_rx0_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div8clk]
set_false_path -hold   -from [get_clocks usb3_top_inst_rx0_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div8clk]
set_max_delay -ignore_clock_latency   [expr 20.83 + ${usb3_top_inst_rx0_clk_latency}]  -from [get_clocks usb3_top_inst_rx0_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div10clk]
set_false_path -hold   -from [get_clocks usb3_top_inst_rx0_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div10clk]
set_max_delay -ignore_clock_latency   [expr 83.32 + ${usb3_top_inst_rx0_clk_latency}]  -from [get_clocks usb3_top_inst_rx0_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div40clk]
set_false_path -hold   -from [get_clocks usb3_top_inst_rx0_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div40clk]
set_max_delay -ignore_clock_latency   [expr 83.32 + ${usb3_top_inst_rx0_clk_latency}]  -from [get_clocks usb3_top_inst_rx0_clk]  -to [get_clocks usb3_top_inst_CLK12MOHCI]
set_false_path -hold   -from [get_clocks usb3_top_inst_rx0_clk]  -to [get_clocks usb3_top_inst_CLK12MOHCI]
set_max_delay -ignore_clock_latency   [expr 20.83 + ${usb3_top_inst_rx0_clk_latency}]  -from [get_clocks usb3_top_inst_rx0_clk]  -to [get_clocks usb3_top_inst_CLK48MOHCI]
set_false_path -hold   -from [get_clocks usb3_top_inst_rx0_clk]  -to [get_clocks usb3_top_inst_CLK48MOHCI]
set_max_delay -ignore_clock_latency   [expr 2.083 + ${usb3_top_inst/phy/RX0CLK_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/RX0CLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/pll_480m_clk_in]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/RX0CLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/pll_480m_clk_in]
set_max_delay -ignore_clock_latency   [expr 16.66 + ${usb3_top_inst/phy/RX0CLK_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/RX0CLK]  -to [get_clocks usb3_top_inst_PHYCLOCK0]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/RX0CLK]  -to [get_clocks usb3_top_inst_PHYCLOCK0]
set_max_delay -ignore_clock_latency   [expr 16.66 + ${usb3_top_inst/phy/RX0CLK_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/RX0CLK]  -to [get_clocks usb3_top_inst_FREECLK]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/RX0CLK]  -to [get_clocks usb3_top_inst_FREECLK]
set_max_delay -ignore_clock_latency   [expr 16.66 + ${usb3_top_inst/phy/RX0CLK_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/RX0CLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div8clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/RX0CLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div8clk]
set_max_delay -ignore_clock_latency   [expr 20.83 + ${usb3_top_inst/phy/RX0CLK_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/RX0CLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div10clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/RX0CLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div10clk]
set_max_delay -ignore_clock_latency   [expr 83.32 + ${usb3_top_inst/phy/RX0CLK_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/RX0CLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div40clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/RX0CLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div40clk]
set_max_delay -ignore_clock_latency   [expr 83.32 + ${usb3_top_inst/phy/RX0CLK_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/RX0CLK]  -to [get_clocks usb3_top_inst_CLK12MOHCI]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/RX0CLK]  -to [get_clocks usb3_top_inst_CLK12MOHCI]
set_max_delay -ignore_clock_latency   [expr 20.83 + ${usb3_top_inst/phy/RX0CLK_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/RX0CLK]  -to [get_clocks usb3_top_inst_CLK48MOHCI]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/RX0CLK]  -to [get_clocks usb3_top_inst_CLK48MOHCI]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/RX0CLK]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div16clk]
set_false_path -hold   -from [get_clocks usb3_top_inst_rx0_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div16clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_out_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div16clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/sspx1_rx0_ana_word_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div16clk]
set_false_path   -through [list [get_pins $phy_path/lane0_tx2rx_loopbk]]
set_false_path   -through [list [get_pins $phy_path/lane0_tx_term_offset]]
set_false_path   -through [list [get_pins $phy_path/ref_use_pad] [get_pins $phy_path/phy_reset]]
set_false_path   -through [list [get_pins $phy_path/pipe0_rx_termination]]
set_false_path   -through [list [get_pins $phy_path/acjt_level]]
set_false_path   -through [list [get_pins $phy_path/cr_read] [get_pins $phy_path/cr_write] [get_pins $phy_path/cr_data_in] [get_pins $phy_path/cr_cap_addr] [get_pins $phy_path/cr_cap_data]]
set_false_path   -through [list [get_pins $phy_path/los_level]]
set_false_path   -through [list [get_pins $phy_path/mpll_multiplier]]
set_false_path   -through [list [get_pins $phy_path/pcs_tx_deemph_3p5db] [get_pins $phy_path/pcs_tx_deemph_6db]]
set_false_path   -through [list [get_pins $phy_path/pcs_tx_swing_full]]
set_false_path   -through [list [get_pins $phy_path/ref_clkdiv2]]
set_false_path   -through [list [get_pins $phy_path/ref_ssp_en]]
set_false_path   -through [list [get_pins $phy_path/ssc_range]]
set_false_path   -through [list [get_pins $phy_path/ssc_en]]
set_false_path   -through [list [get_pins $phy_path/ssc_ref_clk_sel]]
set_false_path   -through [list [get_pins $phy_path/tx_vboost_lvl]]
set_false_path   -through [list [get_pins $phy_path/los_bias]]
set_false_path   -through [list [get_pins $phy_path/pcs_rx_los_mask_val]]
set_false_path   -through [list [get_pins $phy_path/pipe0_rx_elecidle]]
set_false_path   -through [list [get_pins $phy_path/cr_ack] [get_pins $phy_path/cr_data_out]]
set_false_path   -through [list [get_pins $phy_path/pipe0_data_bus_width]]
set_false_path   -through [list [get_pins $phy_path/pipe0_power_present]]
# modify by yli 0711
set_false_path   -through [get_pins $pcs/pipe0_powerdown] -through [get_pins $pcs/pipe0_phystatus]

set_false_path   -through [list [get_cells $pcs/pipe0_pdown/ext_pclk_ref_clk_sync/q_reg]] -through [list [get_pins $pcs/pipe0_phystatus]]
set_false_path   -through [list [get_cells $pcs/pipe0_pdown/pck_needed_ref_clk_sync/q_reg]] -through [list [get_pins $pcs/pipe0_phystatus]]
set_false_path   -through [list [get_pins $pcs/pipe0_tx_detectrx]] -through [list [get_pins $pcs/pipe0_rx_status]]
set_false_path   -through [list [get_pins $pcs/lane0/rx/qual_rx_status_hi]] -through [list [get_pins $pcs/pipe0_rx_status]]
set_false_path   -through [list [get_pins $pcs/pipe0_tx_elecidle]] -through [list [get_pins $pcs/phy_tx0_lfps_en]]
set_false_path   -through [list [get_pins $pcs/pipe0_tx_elecidle]] -through [list [get_cells $pcs/lane0/tx/lfps_en_reg]]
set_false_path   -through [list [get_pins $pcs/pipe0_tx_detectrx]] -through [list [get_pins $pcs/lane0/gasket/lane_tx_detectrx]]
# hsun used for sync and add clock delay 0613
set_max_delay -ignore_clock_latency   [expr 4.2 + ${usb3_top_inst/phy/MPLLDWORDCLK_latency}] -from [list [get_pins $pcs/lane0/rx/pipe_estore/estore_fifo/rd_ptr2_gry_reg*/CK]]
set_max_delay -ignore_clock_latency   [expr 4.2 + ${usb3_top_inst/phy/RX0CLK_latency}] -from [list [get_pins $pcs/lane0/rx/pipe_estore/estore_fifo/wr_ptr1_gry_reg*/CK]]
set_multicycle_path 2 -through [get_pins $pcs/lane0/tx/phy_tx_detect_rx_ack] -through [get_pins $pcs/lane0/tx/pcs_lane_tx_detect_rx_ack]  -through [get_pins $pcs/pipe0_phystatus]
set_multicycle_path 2 -through [get_pins $pcs/lane0/tx/phy_tx_detect_rx_ack] -through [get_pins $pcs/lane0/tx/pcs_lane_tx_detect_rx_ack] -through [list [get_pins $pcs/pipe0_rx_status]]
set_false_path   -through [list [get_pins $pcs/pipe0_tx_elecidle]]  -through [list [get_pins $pcs/phy_tx0_data] [get_pins $pcs/phy_tx0_data_en]]
set_false_path   -through [list [get_pins $pcs/pipe0_powerdown]]  -through [list [get_pins $pcs/pipe0_pdown/pclk_gate/en]]
set_false_path   -through [list [get_pins $pcs/pipe0_powerdown]]  -through [list [get_pins $pcs/lane0/gasket/pcs_lane_phystatus]]
set_max_delay -ignore_clock_latency   [expr 0.8 + ${usb3_top_inst/phy/MPLLDWORDCLK_latency}]  -from [get_pins $pcs/pipe0_pdown/sync_ext_pclk_req/d_s1_reg/CK]  -to [get_pins $pcs/pipe0_pdown/sync_ext_pclk_req/d_s2_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.8 + ${usb3_top_inst/phy/MPLLDWORDCLK_latency}]  -from [get_pins $pcs/pipe0_pdown/sync_ext_pclk_req/d_s2_reg/CK]  -to [get_pins $pcs/pipe0_pdown/sync_ext_pclk_req/q_reg/D]
set_false_path   -to [get_pins $pcs/pipe0_pdown/sync_ext_pclk_req/d_s1_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.8 + ${usb3_top_inst/phy/MPLLDWORDCLK_latency}]  -from [get_pins $pcs/pipe0_pdown/mpll_state_sync/d_s1_reg/CK]  -to [get_pins $pcs/pipe0_pdown/mpll_state_sync/d_s2_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.8 + ${usb3_top_inst/phy/MPLLDWORDCLK_latency}]  -from [get_pins $pcs/pipe0_pdown/mpll_state_sync/d_s2_reg/CK]  -to [get_pins $pcs/pipe0_pdown/mpll_state_sync/q_reg/D]
set_false_path   -to [get_pins $pcs/pipe0_pdown/mpll_state_sync/d_s1_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.8 + ${usb3_top_inst/phy/MPLLDWORDCLK_latency}]  -from [get_pins $pcs/pipe0_pdown/pwron_reg_sync/d_s1_reg/CK]  -to [get_pins $pcs/pipe0_pdown/pwron_reg_sync/d_s2_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.8 + ${usb3_top_inst/phy/MPLLDWORDCLK_latency}]  -from [get_pins $pcs/pipe0_pdown/pwron_reg_sync/d_s2_reg/CK]  -to [get_pins $pcs/pipe0_pdown/pwron_reg_sync/q_reg/D]
set_false_path   -to [get_pins $pcs/pipe0_pdown/pwron_reg_sync/d_s1_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.8 + ${usb3_top_inst/phy/REFOUTPUTCLK_latency}]  -from [get_pins $pcs/pipe0_pdown/pck_needed_ref_clk_sync/d_s1_reg/CK]  -to [get_pins $pcs/pipe0_pdown/pck_needed_ref_clk_sync/d_s2_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.8 + ${usb3_top_inst/phy/REFOUTPUTCLK_latency}]  -from [get_pins $pcs/pipe0_pdown/pck_needed_ref_clk_sync/d_s2_reg/CK]  -to [get_pins $pcs/pipe0_pdown/pck_needed_ref_clk_sync/q_reg/D]
set_false_path   -to [get_pins $pcs/pipe0_pdown/pck_needed_ref_clk_sync/d_s1_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.8 + ${usb3_top_inst/phy/REFOUTPUTCLK_latency}]  -from [get_pins $pcs/pipe0_pdown/ext_pclk_ref_clk_sync/d_s1_reg/CK]  -to [get_pins $pcs/pipe0_pdown/ext_pclk_ref_clk_sync/d_s2_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.8 + ${usb3_top_inst/phy/REFOUTPUTCLK_latency}]  -from [get_pins $pcs/pipe0_pdown/ext_pclk_ref_clk_sync/d_s2_reg/CK]  -to [get_pins $pcs/pipe0_pdown/ext_pclk_ref_clk_sync/q_reg/D]
set_false_path   -to [get_pins $pcs/pipe0_pdown/ext_pclk_ref_clk_sync/d_s1_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.8 + ${usb3_top_inst/phy/REFOUTPUTCLK_latency}]  -from [get_pins $pcs/pipe0_pdown/pipe_sync_ref_rst_inst/d_s1_reg/CK]  -to [get_pins $pcs/pipe0_pdown/pipe_sync_ref_rst_inst/d_s2_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.8 + ${usb3_top_inst/phy/REFOUTPUTCLK_latency}]  -from [get_pins $pcs/pipe0_pdown/pipe_sync_ref_rst_inst/d_s2_reg/CK]  -to [get_pins $pcs/pipe0_pdown/pipe_sync_ref_rst_inst/d_s3_reg/D]
set_false_path   -through [list [get_pins $pcs/pipe0_pdown/pipe_sync_ref_rst_inst/async_rst]]
set_max_delay -ignore_clock_latency   [expr 0.8 + ${usb3_top_inst/phy/MPLLDWORDCLK_latency}]  -from [get_pins $pcs/pipe0_pdown/pipe_sync_rst_inst/d_s1_reg/CK]  -to [get_pins $pcs/pipe0_pdown/pipe_sync_rst_inst/d_s2_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.8 + ${usb3_top_inst/phy/MPLLDWORDCLK_latency}]  -from [get_pins $pcs/pipe0_pdown/pipe_sync_rst_inst/d_s2_reg/CK]  -to [get_pins $pcs/pipe0_pdown/pipe_sync_rst_inst/d_s3_reg/D]
set_false_path   -through [list [get_pins $pcs/pipe0_pdown/pipe_sync_rst_inst/async_rst]]
set_max_delay -ignore_clock_latency   [expr 0.8 + ${usb3_top_inst/phy/MPLLDWORDCLK_latency}]  -from [get_pins $pcs/pipe0_pdown/phy_sync_rst_inst/d_s1_reg/CK]  -to [get_pins $pcs/pipe0_pdown/phy_sync_rst_inst/d_s2_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.8 + ${usb3_top_inst/phy/MPLLDWORDCLK_latency}]  -from [get_pins $pcs/pipe0_pdown/phy_sync_rst_inst/d_s2_reg/CK]  -to [get_pins $pcs/pipe0_pdown/phy_sync_rst_inst/d_s3_reg/D]
set_false_path   -through [list [get_pins $pcs/pipe0_pdown/phy_sync_rst_inst/async_rst]]
set_max_delay -ignore_clock_latency   [expr 0.8 + ${usb3_top_inst/phy/MPLLDWORDCLK_latency}]  -from [get_pins $pcs/lane0/tx/tx_detect_rx_ack_sync/d_s1_reg/CK]  -to [get_pins $pcs/lane0/tx/tx_detect_rx_ack_sync/d_s2_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.8 + ${usb3_top_inst/phy/MPLLDWORDCLK_latency}]  -from [get_pins $pcs/lane0/tx/tx_detect_rx_ack_sync/d_s2_reg/CK]  -to [get_pins $pcs/lane0/tx/tx_detect_rx_ack_sync/q_reg/D]
set_false_path   -to [get_pins $pcs/lane0/tx/tx_detect_rx_ack_sync/d_s1_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.8 + ${usb3_top_inst/phy/MPLLDWORDCLK_latency}]  -from [get_pins $pcs/lane0/tx/pcs_clk_lfps_en_sync/d_s1_reg/CK]  -to [get_pins $pcs/lane0/tx/pcs_clk_lfps_en_sync/d_s2_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.8 + ${usb3_top_inst/phy/MPLLDWORDCLK_latency}]  -from [get_pins $pcs/lane0/tx/pcs_clk_lfps_en_sync/d_s2_reg/CK]  -to [get_pins $pcs/lane0/tx/pcs_clk_lfps_en_sync/q_reg/D]
set_false_path   -to [get_pins $pcs/lane0/tx/pcs_clk_lfps_en_sync/d_s1_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.8 + ${usb3_top_inst/phy/REFOUTPUTCLK_latency}]  -from [get_pins $pcs/lane0/tx/ref_output_clk_lfps_en_sync/d_s1_reg/CK]  -to [get_pins $pcs/lane0/tx/ref_output_clk_lfps_en_sync/d_s2_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.8 + ${usb3_top_inst/phy/REFOUTPUTCLK_latency}]  -from [get_pins $pcs/lane0/tx/ref_output_clk_lfps_en_sync/d_s2_reg/CK]  -to [get_pins $pcs/lane0/tx/ref_output_clk_lfps_en_sync/q_reg/D]
set_false_path   -to [get_pins $pcs/lane0/tx/ref_output_clk_lfps_en_sync/d_s1_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.8 + ${usb3_top_inst/phy/REFOUTPUTCLK_latency}]  -from [get_pins $pcs/lane0/tx/ref_clk_rst_sync/d_s1_reg/CK]  -to [get_pins $pcs/lane0/tx/ref_clk_rst_sync/d_s2_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.8 + ${usb3_top_inst/phy/REFOUTPUTCLK_latency}]  -from [get_pins $pcs/lane0/tx/ref_clk_rst_sync/d_s2_reg/CK]  -to [get_pins $pcs/lane0/tx/ref_clk_rst_sync/d_s3_reg/D]
set_false_path   -through [list [get_pins $pcs/lane0/tx/ref_clk_rst_sync/async_rst]]
set_max_delay -ignore_clock_latency   [expr 0.8 + ${usb3_top_inst/phy/REFOUTPUTCLK_latency}]  -from [get_pins $pcs/lane0/rx/rx_los_mask_sel_sync/d_s1_reg/CK]  -to [get_pins $pcs/lane0/rx/rx_los_mask_sel_sync/d_s2_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.8 + ${usb3_top_inst/phy/REFOUTPUTCLK_latency}]  -from [get_pins $pcs/lane0/rx/rx_los_mask_sel_sync/d_s2_reg/CK]  -to [get_pins $pcs/lane0/rx/rx_los_mask_sel_sync/q_reg/D]
set_false_path   -to [get_pins $pcs/lane0/rx/rx_los_mask_sel_sync/d_s1_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.8 + ${usb3_top_inst/phy/MPLLDWORDCLK_latency}]  -from [get_pins $pcs/lane0/rx/phy_power_present_sync_reg/d_s1_reg/CK]  -to [get_pins $pcs/lane0/rx/phy_power_present_sync_reg/d_s2_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.8 + ${usb3_top_inst/phy/MPLLDWORDCLK_latency}]  -from [get_pins $pcs/lane0/rx/phy_power_present_sync_reg/d_s2_reg/CK]  -to [get_pins $pcs/lane0/rx/phy_power_present_sync_reg/q_reg/D]
set_false_path   -to [get_pins $pcs/lane0/rx/phy_power_present_sync_reg/d_s1_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.8 + ${usb3_top_inst/phy/MPLLDWORDCLK_latency}]  -from [get_pins $pcs/lane0/rx/pipe_estore/estore_fifo/U_DWC_dsyncmulti1/in_p_d_reg*/CK]  -to [get_pins $pcs/lane0/rx/pipe_estore/estore_fifo/U_DWC_dsyncmulti1/in_p_dd_reg*/D]
set_max_delay -ignore_clock_latency   [expr 0.8 + ${usb3_top_inst/phy/RX0CLK_latency}]  -from [get_pins $pcs/lane0/rx/pipe_estore/estore_fifo/U_DWC_dsyncmulti0/in_p_d_reg*/CK]  -to [get_pins $pcs/lane0/rx/pipe_estore/estore_fifo/U_DWC_dsyncmulti0/in_p_dd_reg*/D]
set_max_delay -ignore_clock_latency   [expr 0.8 + ${usb3_top_inst/phy/RX0CLK_latency}]  -from [get_pins $pcs/lane0/rx/estore_rx_rst_sync_reg/d_s1_reg/CK]  -to [get_pins $pcs/lane0/rx/estore_rx_rst_sync_reg/d_s2_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.8 + ${usb3_top_inst/phy/RX0CLK_latency}]  -from [get_pins $pcs/lane0/rx/estore_rx_rst_sync_reg/d_s2_reg/CK]  -to [get_pins $pcs/lane0/rx/estore_rx_rst_sync_reg/d_s3_reg/D]
set_false_path   -through [list [get_pins $pcs/lane0/rx/estore_rx_rst_sync_reg/async_rst]]
set_max_delay -ignore_clock_latency   [expr 0.8 + ${usb3_top_inst/phy/MPLLDWORDCLK_latency}]  -from [get_pins $pcs/lane0/pdown/tx_state_sync/d_s1_reg/CK]  -to [get_pins $pcs/lane0/pdown/tx_state_sync/d_s2_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.8 + ${usb3_top_inst/phy/MPLLDWORDCLK_latency}]  -from [get_pins $pcs/lane0/pdown/tx_state_sync/d_s2_reg/CK]  -to [get_pins $pcs/lane0/pdown/tx_state_sync/q_reg/D]
set_false_path   -to [get_pins $pcs/lane0/pdown/tx_state_sync/d_s1_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.8 + ${usb3_top_inst/phy/MPLLDWORDCLK_latency}]  -from [get_pins $pcs/lane0/pdown/tx_cm_state_sync/d_s1_reg/CK]  -to [get_pins $pcs/lane0/pdown/tx_cm_state_sync/d_s2_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.8 + ${usb3_top_inst/phy/MPLLDWORDCLK_latency}]  -from [get_pins $pcs/lane0/pdown/tx_cm_state_sync/d_s2_reg/CK]  -to [get_pins $pcs/lane0/pdown/tx_cm_state_sync/q_reg/D]
set_false_path   -to [get_pins $pcs/lane0/pdown/tx_cm_state_sync/d_s1_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.8 + ${usb3_top_inst/phy/MPLLDWORDCLK_latency}]  -from [get_pins $pcs/lane0/pdown/rx_valid_sync/d_s1_reg/CK]  -to [get_pins $pcs/lane0/pdown/rx_valid_sync/d_s2_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.8 + ${usb3_top_inst/phy/MPLLDWORDCLK_latency}]  -from [get_pins $pcs/lane0/pdown/rx_valid_sync/d_s2_reg/CK]  -to [get_pins $pcs/lane0/pdown/rx_valid_sync/q_reg/D]
set_false_path   -to [get_pins $pcs/lane0/pdown/rx_valid_sync/d_s1_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.8 + ${usb3_top_inst/phy/MPLLDWORDCLK_latency}]  -from [get_pins $pcs/lane0/pdown/rx_pll_state_sync/d_s1_reg/CK]  -to [get_pins $pcs/lane0/pdown/rx_pll_state_sync/d_s2_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.8 + ${usb3_top_inst/phy/MPLLDWORDCLK_latency}]  -from [get_pins $pcs/lane0/pdown/rx_pll_state_sync/d_s2_reg/CK]  -to [get_pins $pcs/lane0/pdown/rx_pll_state_sync/q_reg/D]
set_false_path   -to [get_pins $pcs/lane0/pdown/rx_pll_state_sync/d_s1_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.8 + ${usb3_top_inst/phy/MPLLDWORDCLK_latency}]  -from [get_pins $pcs/clk_ctl/sync_ref_pcs_clk/d_s1_reg/CK]  -to [get_pins $pcs/clk_ctl/sync_ref_pcs_clk/d_s2_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.8 + ${usb3_top_inst/phy/MPLLDWORDCLK_latency}]  -from [get_pins $pcs/clk_ctl/sync_ref_pcs_clk/d_s2_reg/CK]  -to [get_pins $pcs/clk_ctl/sync_ref_pcs_clk/q_reg/D]
set_false_path   -to [get_pins $pcs/clk_ctl/sync_ref_pcs_clk/d_s1_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.8 + ${usb3_top_inst/phy/REFOUTPUTCLK_latency}]  -from [get_pins $pcs/clk_ctl/sync_mpll_state/d_s1_reg/CK]  -to [get_pins $pcs/clk_ctl/sync_mpll_state/d_s2_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.8 + ${usb3_top_inst/phy/REFOUTPUTCLK_latency}]  -from [get_pins $pcs/clk_ctl/sync_mpll_state/d_s2_reg/CK]  -to [get_pins $pcs/clk_ctl/sync_mpll_state/q_reg/D]
set_false_path   -to [get_pins $pcs/clk_ctl/sync_mpll_state/d_s1_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.8 + ${usb3_top_inst/phy/REFOUTPUTCLK_latency}]  -from [get_pins $pcs/clk_ctl/clk_req_sync/d_s1_reg/CK]  -to [get_pins $pcs/clk_ctl/clk_req_sync/d_s2_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.8 + ${usb3_top_inst/phy/REFOUTPUTCLK_latency}]  -from [get_pins $pcs/clk_ctl/clk_req_sync/d_s2_reg/CK]  -to [get_pins $pcs/clk_ctl/clk_req_sync/q_reg/D]
set_false_path   -to [get_pins $pcs/clk_ctl/clk_req_sync/d_s1_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.8 + ${usb3_top_inst/phy/MPLLDWORDCLK_latency}]  -from [get_pins $pcs/clk_ctl/pwr_state_reset_sync/d_s1_reg/CK]  -to [get_pins $pcs/clk_ctl/pwr_state_reset_sync/d_s2_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.8 + ${usb3_top_inst/phy/MPLLDWORDCLK_latency}]  -from [get_pins $pcs/clk_ctl/pwr_state_reset_sync/d_s2_reg/CK]  -to [get_pins $pcs/clk_ctl/pwr_state_reset_sync/q_reg/D]
set_false_path   -to [get_pins $pcs/clk_ctl/pwr_state_reset_sync/d_s1_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.8 + ${usb3_top_inst/phy/MPLLDWORDCLK_latency}]  -from [get_pins $pcs/clk_ctl/phy_rst_pcs_sync/d_s1_reg/CK]  -to [get_pins $pcs/clk_ctl/phy_rst_pcs_sync/d_s2_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.8 + ${usb3_top_inst/phy/MPLLDWORDCLK_latency}]  -from [get_pins $pcs/clk_ctl/phy_rst_pcs_sync/d_s2_reg/CK]  -to [get_pins $pcs/clk_ctl/phy_rst_pcs_sync/d_s3_reg/D]
set_false_path   -through [list [get_pins $pcs/clk_ctl/phy_rst_pcs_sync/async_rst]]
set_max_delay -ignore_clock_latency   [expr 0.8 + ${usb3_top_inst/phy/REFOUTPUTCLK_latency}]  -from [get_pins $pcs/clk_ctl/phy_rst_sync/d_s1_reg/CK]  -to [get_pins $pcs/clk_ctl/phy_rst_sync/d_s2_reg/D]
set_max_delay -ignore_clock_latency   [expr 0.8 + ${usb3_top_inst/phy/REFOUTPUTCLK_latency}]  -from [get_pins $pcs/clk_ctl/phy_rst_sync/d_s2_reg/CK]  -to [get_pins $pcs/clk_ctl/phy_rst_sync/d_s3_reg/D]
set_false_path   -through [list [get_pins $pcs/clk_ctl/phy_rst_sync/async_rst]]
set_max_delay -ignore_clock_latency   [expr 8 + ${usb3_top_inst_utmi_clk_0_latency}]  -from [get_clocks usb3_top_inst_utmi_clk_0] -to [list [get_clocks usb3_top_inst_pipe3_rx_pclk_0] [get_clocks usb3_top_inst_pipe3_tx_pclk_0] [get_clocks ${sub1_inst_hier}/usb3_top_inst/phy/MPLLQWORDCLK]]
set_max_delay -ignore_clock_latency   [expr 8 + ${usb3_top_inst/phy/hspx1_div8clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div8clk] -to [list [get_clocks usb3_top_inst_pipe3_rx_pclk_0] [get_clocks usb3_top_inst_pipe3_tx_pclk_0] [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLQWORDCLK]]
set_false_path -hold  -from [list [get_clocks usb3_top_inst_utmi_clk_0] [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div8clk]] -to [list [get_clocks usb3_top_inst_pipe3_rx_pclk_0] [get_clocks usb3_top_inst_pipe3_tx_pclk_0] [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLQWORDCLK]]
set_max_delay -ignore_clock_latency   [expr 6.666 + ${usb3_top_inst_utmi_clk_0_latency}]  -from [get_clocks usb3_top_inst_utmi_clk_0] -to [list [get_clocks usb3_top_inst_bus_clk_early] [get_clocks CLK_CFG_150_G5]]
set_max_delay -ignore_clock_latency   [expr 6.666 + ${usb3_top_inst/phy/hspx1_div8clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div8clk] -to [list [get_clocks usb3_top_inst_bus_clk_early] [get_clocks CLK_CFG_150_G5]]
set_false_path -hold  -from [list [get_clocks usb3_top_inst_utmi_clk_0] [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div8clk]] -to [list [get_clocks usb3_top_inst_bus_clk_early] [get_clocks CLK_CFG_150_G5]]
set_max_delay -ignore_clock_latency   [expr 41.666 + ${usb3_top_inst_utmi_clk_0_latency}]  -from [get_clocks usb3_top_inst_utmi_clk_0] -to [get_clocks CLK_PHY_USB30]
set_max_delay -ignore_clock_latency   [expr 41.666 + ${usb3_top_inst/phy/hspx1_div8clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div8clk] -to [get_clocks CLK_PHY_USB30]
set_false_path -hold  -from [list [get_clocks usb3_top_inst_utmi_clk_0] [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div8clk]] -to [get_clocks CLK_PHY_USB30]
set_max_delay -ignore_clock_latency   [expr 41.666 + ${usb3_top_inst_utmi_clk_0_latency}]  -from [get_clocks usb3_top_inst_utmi_clk_0] -to [get_clocks usb3_top_inst_suspend_clk]
set_max_delay -ignore_clock_latency   [expr 41.666 + ${usb3_top_inst/phy/hspx1_div8clk_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div8clk] -to [get_clocks usb3_top_inst_suspend_clk]
set_false_path -hold  -from [list [get_clocks usb3_top_inst_utmi_clk_0] [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div8clk]] -to [get_clocks usb3_top_inst_suspend_clk]
set_max_delay -ignore_clock_latency   [expr 16.666 + ${usb3_top_inst_pipe3_rx_pclk_0_latency}]  -from [get_clocks usb3_top_inst_pipe3_rx_pclk_0] -to [list [get_clocks usb3_top_inst_utmi_clk_0] [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div8clk]]
set_max_delay -ignore_clock_latency   [expr 16.666 + ${usb3_top_inst_pipe3_tx_pclk_0_latency}]  -from [get_clocks usb3_top_inst_pipe3_tx_pclk_0] -to [list [get_clocks usb3_top_inst_utmi_clk_0] [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div8clk]]
set_max_delay -ignore_clock_latency   [expr 16.666 + ${usb3_top_inst/phy/MPLLQWORDCLK_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLQWORDCLK] -to [list [get_clocks usb3_top_inst_utmi_clk_0] [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div8clk]]
set_false_path -hold  -from [list [get_clocks usb3_top_inst_pipe3_rx_pclk_0] [get_clocks usb3_top_inst_pipe3_tx_pclk_0] [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLQWORDCLK]] -to [list [get_clocks usb3_top_inst_utmi_clk_0] [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div8clk]]
set_max_delay -ignore_clock_latency   [expr 6.666 + ${usb3_top_inst_pipe3_rx_pclk_0_latency}]  -from [get_clocks usb3_top_inst_pipe3_rx_pclk_0] -to [list [get_clocks usb3_top_inst_bus_clk_early] [get_clocks CLK_CFG_150_G5]]
set_max_delay -ignore_clock_latency   [expr 6.666 + ${usb3_top_inst_pipe3_tx_pclk_0_latency}]  -from [get_clocks usb3_top_inst_pipe3_tx_pclk_0] -to [list [get_clocks usb3_top_inst_bus_clk_early] [get_clocks CLK_CFG_150_G5]]
set_max_delay -ignore_clock_latency   [expr 6.666 + ${usb3_top_inst/phy/MPLLQWORDCLK_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLQWORDCLK] -to [list [get_clocks usb3_top_inst_bus_clk_early] [get_clocks CLK_CFG_150_G5]]
set_false_path -hold  -from [list [get_clocks usb3_top_inst_pipe3_rx_pclk_0] [get_clocks usb3_top_inst_pipe3_tx_pclk_0] [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLQWORDCLK]] -to [list [get_clocks usb3_top_inst_bus_clk_early] [get_clocks CLK_CFG_150_G5]]
set_max_delay -ignore_clock_latency   [expr 41.666 + ${usb3_top_inst_pipe3_rx_pclk_0_latency}]  -from [get_clocks usb3_top_inst_pipe3_rx_pclk_0] -to [get_clocks CLK_PHY_USB30]
set_max_delay -ignore_clock_latency   [expr 41.666 + ${usb3_top_inst_pipe3_tx_pclk_0_latency}]  -from [get_clocks usb3_top_inst_pipe3_tx_pclk_0] -to [get_clocks CLK_PHY_USB30]
set_max_delay -ignore_clock_latency   [expr 41.666 + ${usb3_top_inst/phy/MPLLQWORDCLK_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLQWORDCLK] -to [get_clocks CLK_PHY_USB30]
set_false_path -hold  -from [list [get_clocks usb3_top_inst_pipe3_rx_pclk_0] [get_clocks usb3_top_inst_pipe3_tx_pclk_0] [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLQWORDCLK]] -to [get_clocks CLK_PHY_USB30]
set_max_delay -ignore_clock_latency   [expr 41.666 + ${usb3_top_inst_pipe3_rx_pclk_0_latency}]  -from [get_clocks usb3_top_inst_pipe3_rx_pclk_0] -to [get_clocks usb3_top_inst_suspend_clk]
set_max_delay -ignore_clock_latency   [expr 41.666 + ${usb3_top_inst_pipe3_tx_pclk_0_latency}]  -from [get_clocks usb3_top_inst_pipe3_tx_pclk_0] -to [get_clocks usb3_top_inst_suspend_clk]
set_max_delay -ignore_clock_latency   [expr 41.666 + ${usb3_top_inst/phy/MPLLQWORDCLK_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLQWORDCLK] -to [get_clocks usb3_top_inst_suspend_clk]
set_false_path -hold  -from [list [get_clocks usb3_top_inst_pipe3_rx_pclk_0] [get_clocks usb3_top_inst_pipe3_tx_pclk_0] [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLQWORDCLK]] -to [get_clocks usb3_top_inst_suspend_clk]
set_max_delay -ignore_clock_latency   [expr 16.66 + ${usb3_top_inst_bus_clk_early_latency}]  -from [get_clocks usb3_top_inst_bus_clk_early] -to [list [get_clocks usb3_top_inst_utmi_clk_0] [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div8clk]]
set_max_delay -ignore_clock_latency   [expr 16.66 + ${PERIOD_latency_CLK_CFG_150_G5}]  -from [get_clocks CLK_CFG_150_G5] -to [list [get_clocks usb3_top_inst_utmi_clk_0] [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div8clk] [get_clocks usb3_top_inst_FREECLK]]
set_false_path -hold  -from [list [get_clocks usb3_top_inst_bus_clk_early] [get_clocks CLK_CFG_150_G5]] -to [list [get_clocks usb3_top_inst_utmi_clk_0] [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div8clk] [get_clocks usb3_top_inst_FREECLK]]
set_max_delay -ignore_clock_latency   [expr 8 + ${usb3_top_inst_bus_clk_early_latency}]  -from [get_clocks usb3_top_inst_bus_clk_early] -to [list [get_clocks usb3_top_inst_pipe3_rx_pclk_0] [get_clocks usb3_top_inst_pipe3_tx_pclk_0] [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLQWORDCLK]]
set_max_delay -ignore_clock_latency   [expr 8 + ${PERIOD_latency_CLK_CFG_150_G5}]  -from [get_clocks CLK_CFG_150_G5] -to [list [get_clocks usb3_top_inst_pipe3_rx_pclk_0] [get_clocks usb3_top_inst_pipe3_tx_pclk_0] [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLQWORDCLK]]
set_false_path -hold  -from [list [get_clocks usb3_top_inst_bus_clk_early] [get_clocks CLK_CFG_150_G5]] -to [list [get_clocks usb3_top_inst_pipe3_rx_pclk_0] [get_clocks usb3_top_inst_pipe3_tx_pclk_0] [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLQWORDCLK]]
set_max_delay -ignore_clock_latency   [expr 41.666 + ${usb3_top_inst_bus_clk_early_latency}]  -from [get_clocks usb3_top_inst_bus_clk_early] -to [get_clocks CLK_PHY_USB30]
set_max_delay -ignore_clock_latency   [expr 41.666 + ${PERIOD_latency_CLK_CFG_150_G5}]  -from [get_clocks CLK_CFG_150_G5] -to [get_clocks CLK_PHY_USB30]
set_false_path -hold  -from [list [get_clocks usb3_top_inst_bus_clk_early] [get_clocks CLK_CFG_150_G5]] -to [get_clocks CLK_PHY_USB30]
set_max_delay -ignore_clock_latency   [expr 41.666 + ${usb3_top_inst_bus_clk_early_latency}]  -from [get_clocks usb3_top_inst_bus_clk_early] -to [get_clocks usb3_top_inst_suspend_clk]
set_max_delay -ignore_clock_latency   [expr 41.666 + ${PERIOD_latency_CLK_CFG_150_G5}]  -from [get_clocks CLK_CFG_150_G5] -to [get_clocks usb3_top_inst_suspend_clk]
set_false_path -hold  -from [list [get_clocks usb3_top_inst_bus_clk_early] [get_clocks CLK_CFG_150_G5]] -to [get_clocks usb3_top_inst_suspend_clk]
set_max_delay -ignore_clock_latency   [expr 16.66 + ${PERIOD_latency_CLK_PHY_USB30}]  -from [get_clocks CLK_PHY_USB30] -to [list [get_clocks usb3_top_inst_utmi_clk_0] [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div8clk]]
set_false_path -hold  -from [get_clocks CLK_PHY_USB30] -to [list [get_clocks usb3_top_inst_utmi_clk_0] [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div8clk]]
set_max_delay -ignore_clock_latency   [expr 8 + ${PERIOD_latency_CLK_PHY_USB30}]  -from [get_clocks CLK_PHY_USB30] -to [list [get_clocks usb3_top_inst_pipe3_rx_pclk_0] [get_clocks usb3_top_inst_pipe3_tx_pclk_0] [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLQWORDCLK]]
set_false_path -hold  -from [get_clocks CLK_PHY_USB30] -to [list [get_clocks usb3_top_inst_pipe3_rx_pclk_0] [get_clocks usb3_top_inst_pipe3_tx_pclk_0] [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLQWORDCLK]]
set_max_delay -ignore_clock_latency   [expr 6.666 + ${PERIOD_latency_CLK_PHY_USB30}]  -from [get_clocks CLK_PHY_USB30] -to [list [get_clocks usb3_top_inst_bus_clk_early] [get_clocks CLK_CFG_150_G5]]
set_false_path -hold  -from [get_clocks CLK_PHY_USB30] -to [list [get_clocks usb3_top_inst_bus_clk_early] [get_clocks CLK_CFG_150_G5]]
set_max_delay -ignore_clock_latency   [expr 16.66 + ${usb3_top_inst_suspend_clk_latency}]  -from [get_clocks usb3_top_inst_suspend_clk] -to [list [get_clocks usb3_top_inst_utmi_clk_0] [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div8clk]]
set_false_path -hold  -from [get_clocks usb3_top_inst_suspend_clk] -to [list [get_clocks usb3_top_inst_utmi_clk_0] [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/hspx1_div8clk]]
set_max_delay -ignore_clock_latency   [expr 8 + ${usb3_top_inst_suspend_clk_latency}]  -from [get_clocks usb3_top_inst_suspend_clk] -to [list [get_clocks usb3_top_inst_pipe3_rx_pclk_0] [get_clocks usb3_top_inst_pipe3_tx_pclk_0] [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLQWORDCLK]]
set_false_path -hold  -from [get_clocks usb3_top_inst_suspend_clk] -to [list [get_clocks usb3_top_inst_pipe3_rx_pclk_0] [get_clocks usb3_top_inst_pipe3_tx_pclk_0] [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLQWORDCLK]]
set_max_delay -ignore_clock_latency   [expr 6.666 + ${usb3_top_inst_suspend_clk_latency}]  -from [get_clocks usb3_top_inst_suspend_clk] -to [list [get_clocks usb3_top_inst_bus_clk_early] [get_clocks CLK_CFG_150_G5]]
set_false_path -hold  -from [get_clocks usb3_top_inst_suspend_clk] -to [list [get_clocks usb3_top_inst_bus_clk_early] [get_clocks CLK_CFG_150_G5]]
set_max_delay -ignore_clock_latency   [expr 16.66 + ${usb3_top_inst/phy/MPLLQWORDCLK_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLQWORDCLK] -to [get_clocks usb3_top_inst_utmi_clk_0]
set_false_path -hold  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLQWORDCLK] -to [get_clocks usb3_top_inst_utmi_clk_0]
set_max_delay -ignore_clock_latency   [expr 6.666 + ${usb3_top_inst/phy/MPLLQWORDCLK_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLQWORDCLK] -to [list [get_clocks usb3_top_inst_bus_clk_early] [get_clocks CLK_CFG_150_G5]]
set_false_path -hold  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLQWORDCLK] -to [list [get_clocks usb3_top_inst_bus_clk_early] [get_clocks CLK_CFG_150_G5]]
set_max_delay -ignore_clock_latency   [expr 16.66 + ${usb3_top_inst/phy/MPLLDWORDCLK_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLDWORDCLK] -to [get_clocks usb3_top_inst_utmi_clk_0]
set_false_path -hold  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLDWORDCLK] -to [get_clocks usb3_top_inst_utmi_clk_0]
set_max_delay -ignore_clock_latency   [expr 6.666 + ${usb3_top_inst/phy/MPLLDWORDCLK_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLDWORDCLK] -to [get_clocks CLK_CFG_150_G5]
set_false_path -hold  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLDWORDCLK] -to [get_clocks CLK_CFG_150_G5]
set_max_delay -ignore_clock_latency   [expr 41.666 + ${usb3_top_inst/phy/MPLLDWORDCLK_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLDWORDCLK] -to [get_clocks usb3_top_inst_suspend_clk]
set_false_path -hold  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLDWORDCLK] -to [get_clocks usb3_top_inst_suspend_clk]

#commented due to these 2 phy clks having same source 0926
#set_max_delay -ignore_clock_latency   [expr 8 + ${usb3_top_inst/phy/MPLLDWORDCLK_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLDWORDCLK] -to [get_clocks usb3_top_inst_pipe3_rx_pclk_0]
#set_false_path -hold  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLDWORDCLK] -to [get_clocks usb3_top_inst_pipe3_rx_pclk_0]
#set_max_delay -ignore_clock_latency   [expr 8 + ${usb3_top_inst/phy/MPLLDWORDCLK_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLDWORDCLK] -to [get_clocks usb3_top_inst_pipe3_tx_pclk_0]
#set_false_path -hold  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLDWORDCLK] -to [get_clocks usb3_top_inst_pipe3_tx_pclk_0]

set_max_delay -ignore_clock_latency   [expr 4 + ${PERIOD_latency_CLK_CFG_150_G5}]  -from [get_clocks CLK_CFG_150_G5] -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLDWORDCLK]
set_max_delay -ignore_clock_latency   [expr 4 + ${usb3_top_inst_utmi_clk_0_latency}]  -from [get_clocks usb3_top_inst_utmi_clk_0] -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLDWORDCLK]
set_max_delay -ignore_clock_latency   [expr 4 + ${usb3_top_inst_suspend_clk_latency}]  -from [get_clocks usb3_top_inst_suspend_clk] -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLDWORDCLK]
set_false_path -hold  -from [list [get_clocks CLK_CFG_150_G5] [get_clocks usb3_top_inst_utmi_clk_0] [get_clocks usb3_top_inst_suspend_clk]] -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/MPLLDWORDCLK]
set_max_delay -ignore_clock_latency   [expr 2.083 + ${PERIOD_latency_CLK_CFG_150_G5}]  -from [get_clocks CLK_CFG_150_G5] -to [get_clocks usb3_top_inst_CLK480M]
set_false_path -hold  -from [get_clocks CLK_CFG_150_G5] -to [get_clocks usb3_top_inst_CLK480M]
set_max_delay -ignore_clock_latency   [expr 6.666 + ${usb3_top_inst_CLK480M_latency}]  -from [get_clocks usb3_top_inst_CLK480M] -to [get_clocks CLK_CFG_150_G5]
set_false_path -hold  -from [get_clocks usb3_top_inst_CLK480M] -to [get_clocks CLK_CFG_150_G5]
set_max_delay -ignore_clock_latency   [expr 4 + ${usb3_top_inst_utmi_clk_0_latency}]  -from [get_clocks usb3_top_inst_utmi_clk_0]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/RX0CLK]
set_max_delay -ignore_clock_latency   [expr 4 + ${usb3_top_inst_suspend_clk_latency}]  -from [get_clocks usb3_top_inst_suspend_clk]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/RX0CLK]
set_false_path -hold    -from [get_clocks usb3_top_inst_utmi_clk_0]  -to [list [get_clocks usb3_top_inst_suspend_clk]]
set_max_delay -ignore_clock_latency   [expr 16.66 + ${usb3_top_inst/phy/RX0CLK_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/RX0CLK]  -to [get_clocks usb3_top_inst_utmi_clk_0]
set_false_path -hold    -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/RX0CLK]  -to [get_clocks usb3_top_inst_utmi_clk_0]
set_max_delay -ignore_clock_latency   [expr 41.666 + ${usb3_top_inst/phy/RX0CLK_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/RX0CLK] -to [get_clocks usb3_top_inst_suspend_clk]
set_false_path -hold  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/RX0CLK] -to [get_clocks usb3_top_inst_suspend_clk]
set_max_delay -ignore_clock_latency   [expr 41.666 + ${usb3_top_inst_utmi_clk_0_latency}]  -from [get_clocks usb3_top_inst_utmi_clk_0] -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/REFOUTPUTCLK]
set_false_path -hold   -from [get_clocks usb3_top_inst_utmi_clk_0] -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/REFOUTPUTCLK]
set_max_delay -ignore_clock_latency   [expr 16.66 + ${usb3_top_inst/phy/REFOUTPUTCLK_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/REFOUTPUTCLK] -to [get_clocks usb3_top_inst_utmi_clk_0]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/REFOUTPUTCLK] -to [get_clocks usb3_top_inst_utmi_clk_0]
set_max_delay -ignore_clock_latency   [expr 41.666 + ${usb3_top_inst_pipe3_rx_pclk_0_latency}]  -from [get_clocks usb3_top_inst_pipe3_rx_pclk_0] -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/REFOUTPUTCLK]
set_false_path -hold   -from [get_clocks usb3_top_inst_pipe3_rx_pclk_0] -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/REFOUTPUTCLK]
set_max_delay -ignore_clock_latency   [expr 8 + ${usb3_top_inst/phy/REFOUTPUTCLK_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/REFOUTPUTCLK] -to [get_clocks usb3_top_inst_pipe3_rx_pclk_0]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/REFOUTPUTCLK] -to [get_clocks usb3_top_inst_pipe3_rx_pclk_0]
set_max_delay -ignore_clock_latency   [expr 41.666 + ${usb3_top_inst_pipe3_tx_pclk_0_latency}]  -from [get_clocks usb3_top_inst_pipe3_tx_pclk_0] -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/REFOUTPUTCLK]
set_false_path -hold   -from [get_clocks usb3_top_inst_pipe3_tx_pclk_0] -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/REFOUTPUTCLK]
set_max_delay -ignore_clock_latency   [expr 8 + ${usb3_top_inst/phy/REFOUTPUTCLK_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/REFOUTPUTCLK] -to [get_clocks usb3_top_inst_pipe3_tx_pclk_0]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/REFOUTPUTCLK] -to [get_clocks usb3_top_inst_pipe3_tx_pclk_0]

#added by yli 0903
set_max_delay -ignore_clock_latency   [expr 41.666 + ${usb3_top_inst/phy/REFOUTPUTCLK_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/REFOUTPUTCLK] -to [get_clocks usb3_top_inst_suspend_clk]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/REFOUTPUTCLK] -to [get_clocks usb3_top_inst_suspend_clk]



# hsun add 20170620
# comment by yli 0711
# uncomment by yli 0719
set_max_delay -ignore_clock_latency   [expr 8 + ${usb3_top_inst/phy/RX0CLK_latency}]  -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/RX0CLK]  -to [get_clocks usb3_top_inst_pipe3_rx_pclk_0]
set_false_path -hold   -from [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/RX0CLK]  -to [get_clocks usb3_top_inst_pipe3_rx_pclk_0]
set_max_delay -ignore_clock_latency   [expr 4 + ${usb3_top_inst_pipe3_rx_pclk_0_latency}]  -from [get_clocks usb3_top_inst_pipe3_rx_pclk_0]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/RX0CLK]
set_false_path -hold   -from [get_clocks usb3_top_inst_pipe3_rx_pclk_0]  -to [get_clocks sirius_sub_1_inst/usb3_top_inst/phy/RX0CLK]
  #BMU-BCU
  set_max_delay -ignore_clock_latency   6.666 -from $U_DWC_usb3_noclkrst/U_DWC_usb3_pwrdwn/U_DWC_usb3_bmu/U_DWC_usb3_bmu_bcu/*U_DWC_usb3_2clkfifo_gmwbuf/rd_ptr2_gry*/CK -to $U_DWC_usb3_noclkrst/U_DWC_usb3_pwrdwn/U_DWC_usb3_bmu/U_DWC_usb3_bmu_bcu/*U_DWC_usb3_2clkfifo_gmwbuf/U_DWC_usb3_sync_ctl_0/*U_DWC_usb3_double_sync*/in_p*/D
  set_max_delay -ignore_clock_latency   6.666 -from $U_DWC_usb3_noclkrst/U_DWC_usb3_pwrdwn/U_DWC_usb3_bmu/U_DWC_usb3_bmu_bcu/*U_DWC_usb3_2clkfifo_gmwbuf/wr_ptr1_gry*/CK -to $U_DWC_usb3_noclkrst/U_DWC_usb3_pwrdwn/U_DWC_usb3_bmu/U_DWC_usb3_bmu_bcu/*U_DWC_usb3_2clkfifo_gmwbuf/U_DWC_usb3_sync_ctl_1/*U_DWC_usb3_double_sync*/in_p*/D
  set_max_delay -ignore_clock_latency   6.666 -from $U_DWC_usb3_noclkrst/U_DWC_usb3_pwrdwn/U_DWC_usb3_bmu/U_DWC_usb3_bmu_bcu/*U_DWC_usb3_2clkfifo_gmrbuf/rd_ptr2_gry*/CK -to $U_DWC_usb3_noclkrst/U_DWC_usb3_pwrdwn/U_DWC_usb3_bmu/U_DWC_usb3_bmu_bcu/*U_DWC_usb3_2clkfifo_gmrbuf/U_DWC_usb3_sync_ctl_0/*U_DWC_usb3_double_sync*/in_p*/D
  set_max_delay -ignore_clock_latency   6.666 -from $U_DWC_usb3_noclkrst/U_DWC_usb3_pwrdwn/U_DWC_usb3_bmu/U_DWC_usb3_bmu_bcu/*U_DWC_usb3_2clkfifo_gmrbuf/wr_ptr1_gry*/CK -to $U_DWC_usb3_noclkrst/U_DWC_usb3_pwrdwn/U_DWC_usb3_bmu/U_DWC_usb3_bmu_bcu/*U_DWC_usb3_2clkfifo_gmrbuf/U_DWC_usb3_sync_ctl_1/*U_DWC_usb3_double_sync*/in_p*/D
  #BMU-DCU: Clock crossing to/from ram_clk and mac_clk/mac2_clk/mac3_clk.
  set_max_delay -ignore_clock_latency   6.666 -from $U_DWC_usb3_noclkrst/U_DWC_usb3_pwrdwn/U_DWC_usb3_bmu/U_DWC_usb3_bmu_dcu/*U_DWC_usb3_2clkfifo_rxsnkbuf/rd_ptr2_gry*/CK -to $U_DWC_usb3_noclkrst/U_DWC_usb3_pwrdwn/U_DWC_usb3_bmu/U_DWC_usb3_bmu_dcu/*U_DWC_usb3_2clkfifo_rxsnkbuf/U_DWC_usb3_sync_ctl_0/*U_DWC_usb3_double_sync*/in_p*/D
  set_max_delay -ignore_clock_latency   8 -from $U_DWC_usb3_noclkrst/U_DWC_usb3_pwrdwn/U_DWC_usb3_bmu/U_DWC_usb3_bmu_dcu/*U_DWC_usb3_2clkfifo_rxsnkbuf/wr_ptr1_gry*/CK -to $U_DWC_usb3_noclkrst/U_DWC_usb3_pwrdwn/U_DWC_usb3_bmu/U_DWC_usb3_bmu_dcu/*U_DWC_usb3_2clkfifo_rxsnkbuf/U_DWC_usb3_sync_ctl_1/*U_DWC_usb3_double_sync*/in_p*/D
  set_max_delay -ignore_clock_latency   6.666 -from $U_DWC_usb3_noclkrst/U_DWC_usb3_pwrdwn/U_DWC_usb3_bmu/U_DWC_usb3_bmu_dcu/*U_DWC_usb3_2clkfifo_rxmsgbuf/rd_ptr2_gry*/CK -to $U_DWC_usb3_noclkrst/U_DWC_usb3_pwrdwn/U_DWC_usb3_bmu/U_DWC_usb3_bmu_dcu/*U_DWC_usb3_2clkfifo_rxmsgbuf/U_DWC_usb3_sync_ctl_0/*U_DWC_usb3_double_sync*/in_p*/D
  set_max_delay -ignore_clock_latency   8 -from $U_DWC_usb3_noclkrst/U_DWC_usb3_pwrdwn/U_DWC_usb3_bmu/U_DWC_usb3_bmu_dcu/*U_DWC_usb3_2clkfifo_rxmsgbuf/wr_ptr1_gry*/CK -to $U_DWC_usb3_noclkrst/U_DWC_usb3_pwrdwn/U_DWC_usb3_bmu/U_DWC_usb3_bmu_dcu/*U_DWC_usb3_2clkfifo_rxmsgbuf/U_DWC_usb3_sync_ctl_1/*U_DWC_usb3_double_sync*/in_p*/D
  set_max_delay -ignore_clock_latency   8 -from $U_DWC_usb3_noclkrst/U_DWC_usb3_pwrdwn/U_DWC_usb3_bmu/U_DWC_usb3_bmu_dcu/*U_DWC_usb3_2clkfifo_txsrcbuf/rd_ptr2_gry*/CK -to $U_DWC_usb3_noclkrst/U_DWC_usb3_pwrdwn/U_DWC_usb3_bmu/U_DWC_usb3_bmu_dcu/*U_DWC_usb3_2clkfifo_txsrcbuf/U_DWC_usb3_sync_ctl_0/*U_DWC_usb3_double_sync*/in_p*/D
  set_max_delay -ignore_clock_latency   6.666 -from $U_DWC_usb3_noclkrst/U_DWC_usb3_pwrdwn/U_DWC_usb3_bmu/U_DWC_usb3_bmu_dcu/*U_DWC_usb3_2clkfifo_txsrcbuf/wr_ptr1_gry*/CK -to $U_DWC_usb3_noclkrst/U_DWC_usb3_pwrdwn/U_DWC_usb3_bmu/U_DWC_usb3_bmu_dcu/*U_DWC_usb3_2clkfifo_txsrcbuf/U_DWC_usb3_sync_ctl_1/*U_DWC_usb3_double_sync*/in_p*/D
  set_max_delay -ignore_clock_latency   6.666 -from $U_DWC_usb3_noclkrst/U_DWC_usb3_pwrdwn/U_DWC_usb3_bmu/U_DWC_usb3_bmu_dcu/*U_DWC_usb3_2clkfifo_rxsnkbuf/rd_ptr2_gry*/CK -to $U_DWC_usb3_noclkrst/U_DWC_usb3_pwrdwn/U_DWC_usb3_bmu/U_DWC_usb3_bmu_dcu/*U_DWC_usb3_2clkfifo_rxsnkbuf/U_DWC_usb3_sync_ctl_0/*U_DWC_usb3_double_sync*/in_p*/D
  set_max_delay -ignore_clock_latency   16.666 -from $U_DWC_usb3_noclkrst/U_DWC_usb3_pwrdwn/U_DWC_usb3_bmu/U_DWC_usb3_bmu_dcu/*U_DWC_usb3_2clkfifo_rxsnkbuf/wr_ptr1_gry*/CK -to $U_DWC_usb3_noclkrst/U_DWC_usb3_pwrdwn/U_DWC_usb3_bmu/U_DWC_usb3_bmu_dcu/*U_DWC_usb3_2clkfifo_rxsnkbuf/U_DWC_usb3_sync_ctl_1/*U_DWC_usb3_double_sync*/in_p*/D
  set_max_delay -ignore_clock_latency   6.666 -from $U_DWC_usb3_noclkrst/U_DWC_usb3_pwrdwn/U_DWC_usb3_bmu/U_DWC_usb3_bmu_dcu/*U_DWC_usb3_2clkfifo_rxmsgbuf/rd_ptr2_gry*/CK -to $U_DWC_usb3_noclkrst/U_DWC_usb3_pwrdwn/U_DWC_usb3_bmu/U_DWC_usb3_bmu_dcu/*U_DWC_usb3_2clkfifo_rxmsgbuf/U_DWC_usb3_sync_ctl_0/*U_DWC_usb3_double_sync*/in_p*/D
  set_max_delay -ignore_clock_latency   16.666 -from $U_DWC_usb3_noclkrst/U_DWC_usb3_pwrdwn/U_DWC_usb3_bmu/U_DWC_usb3_bmu_dcu/*U_DWC_usb3_2clkfifo_rxmsgbuf/wr_ptr1_gry*/CK -to $U_DWC_usb3_noclkrst/U_DWC_usb3_pwrdwn/U_DWC_usb3_bmu/U_DWC_usb3_bmu_dcu/*U_DWC_usb3_2clkfifo_rxmsgbuf/U_DWC_usb3_sync_ctl_1/*U_DWC_usb3_double_sync*/in_p*/D
  set_max_delay -ignore_clock_latency   16.666 -from $U_DWC_usb3_noclkrst/U_DWC_usb3_pwrdwn/U_DWC_usb3_bmu/U_DWC_usb3_bmu_dcu/*U_DWC_usb3_2clkfifo_txsrcbuf/rd_ptr2_gry*/CK -to $U_DWC_usb3_noclkrst/U_DWC_usb3_pwrdwn/U_DWC_usb3_bmu/U_DWC_usb3_bmu_dcu/*U_DWC_usb3_2clkfifo_txsrcbuf/U_DWC_usb3_sync_ctl_0/*U_DWC_usb3_double_sync*/in_p*/D
  set_max_delay -ignore_clock_latency   6.666 -from $U_DWC_usb3_noclkrst/U_DWC_usb3_pwrdwn/U_DWC_usb3_bmu/U_DWC_usb3_bmu_dcu/*U_DWC_usb3_2clkfifo_txsrcbuf/wr_ptr1_gry*/CK -to $U_DWC_usb3_noclkrst/U_DWC_usb3_pwrdwn/U_DWC_usb3_bmu/U_DWC_usb3_bmu_dcu/*U_DWC_usb3_2clkfifo_txsrcbuf/U_DWC_usb3_sync_ctl_1/*U_DWC_usb3_double_sync*/in_p*/D
  set_max_delay -ignore_clock_latency   6.666 -from $U_DWC_usb3_noclkrst/U_DWC_usb3_pwrdwn/U_DWC_usb3_bmu/U_DWC_usb3_bmu_dcu/*U_DWC_usb3_2clkfifo_rxsnkbuf/rd_ptr2_gry*/CK -to $U_DWC_usb3_noclkrst/U_DWC_usb3_pwrdwn/U_DWC_usb3_bmu/U_DWC_usb3_bmu_dcu/*U_DWC_usb3_2clkfifo_rxsnkbuf/U_DWC_usb3_sync_ctl_0/*U_DWC_usb3_double_sync*/in_p*/D
  set_max_delay -ignore_clock_latency   8 -from $U_DWC_usb3_noclkrst/U_DWC_usb3_pwrdwn/U_DWC_usb3_bmu/U_DWC_usb3_bmu_dcu/*U_DWC_usb3_2clkfifo_rxsnkbuf/wr_ptr1_gry*/CK -to $U_DWC_usb3_noclkrst/U_DWC_usb3_pwrdwn/U_DWC_usb3_bmu/U_DWC_usb3_bmu_dcu/*U_DWC_usb3_2clkfifo_rxsnkbuf/U_DWC_usb3_sync_ctl_1/*U_DWC_usb3_double_sync*/in_p*/D
  set_max_delay -ignore_clock_latency   6.666 -from $U_DWC_usb3_noclkrst/U_DWC_usb3_pwrdwn/U_DWC_usb3_bmu/U_DWC_usb3_bmu_dcu/*U_DWC_usb3_2clkfifo_rxmsgbuf/rd_ptr2_gry*/CK -to $U_DWC_usb3_noclkrst/U_DWC_usb3_pwrdwn/U_DWC_usb3_bmu/U_DWC_usb3_bmu_dcu/*U_DWC_usb3_2clkfifo_rxmsgbuf/U_DWC_usb3_sync_ctl_0/*U_DWC_usb3_double_sync*/in_p*/D
  set_max_delay -ignore_clock_latency   8 -from $U_DWC_usb3_noclkrst/U_DWC_usb3_pwrdwn/U_DWC_usb3_bmu/U_DWC_usb3_bmu_dcu/*U_DWC_usb3_2clkfifo_rxmsgbuf/wr_ptr1_gry*/CK -to $U_DWC_usb3_noclkrst/U_DWC_usb3_pwrdwn/U_DWC_usb3_bmu/U_DWC_usb3_bmu_dcu/*U_DWC_usb3_2clkfifo_rxmsgbuf/U_DWC_usb3_sync_ctl_1/*U_DWC_usb3_double_sync*/in_p*/D
  set_max_delay -ignore_clock_latency   8 -from $U_DWC_usb3_noclkrst/U_DWC_usb3_pwrdwn/U_DWC_usb3_bmu/U_DWC_usb3_bmu_dcu/*U_DWC_usb3_2clkfifo_txsrcbuf/rd_ptr2_gry*/CK -to $U_DWC_usb3_noclkrst/U_DWC_usb3_pwrdwn/U_DWC_usb3_bmu/U_DWC_usb3_bmu_dcu/*U_DWC_usb3_2clkfifo_txsrcbuf/U_DWC_usb3_sync_ctl_0/*U_DWC_usb3_double_sync*/in_p*/D
  set_max_delay -ignore_clock_latency   6.666 -from $U_DWC_usb3_noclkrst/U_DWC_usb3_pwrdwn/U_DWC_usb3_bmu/U_DWC_usb3_bmu_dcu/*U_DWC_usb3_2clkfifo_txsrcbuf/wr_ptr1_gry*/CK -to $U_DWC_usb3_noclkrst/U_DWC_usb3_pwrdwn/U_DWC_usb3_bmu/U_DWC_usb3_bmu_dcu/*U_DWC_usb3_2clkfifo_txsrcbuf/U_DWC_usb3_sync_ctl_1/*U_DWC_usb3_double_sync*/in_p*/D
  set_false_path -through [get_pins ${sub1_inst_hier}/RGU_VIDEO_IF_apb_rstn]
  set_false_path -through [get_pins ${sub1_inst_hier}/RGU_VIDEO_IF_audio_rstn]
  set_false_path -through [get_pins ${sub1_inst_hier}/irq_video_if_int]
  set_false_path -through [get_pins ${sub1_inst_hier}/RGU_HDMI_pon_rst_n]
  set_false_path -through [get_pins ${sub1_inst_hier}/RGU_HDMI_apb_rst_n]
  set_false_path -through [get_pins ${sub1_inst_hier}/irq_usb_interrupt]
  set_false_path -through [get_pins ${sub1_inst_hier}/irq_usb_host_system_err]
#set_case_analysis 0 bsd_mode 
  set_false_path -through [get_pins ${sub1_inst_hier}/usb_mon_out]
  set_false_path -through [get_pins ${sub1_inst_hier}/RGU_USB30_dut_vcc_reset_n]
  set_false_path -through [get_pins ${sub1_inst_hier}/RGU_USB30_apb_reset_n]
  set_false_path -through [get_pins ${sub1_inst_hier}/RGU_USB30_phy_phy_reset_n]
  set_false_path -through [get_pins ${sub1_inst_hier}/RGU_USB30_phy_pcs_scan_rst_n]
  set_false_path -through [get_pins ${sub1_inst_hier}/RGU_USB30_phy_scan_rst_n]
  set_false_path -through [get_pins ${sub1_inst_hier}/usb3_xm_arprot_1_sec_reg]
  set_false_path -through [get_pins ${sub1_inst_hier}/usb3_xm_awprot_1_sec_reg]
#############################################
#usb3_top_inst SDC END
#############################################
### sub1_bridge
set_false_path -through [get_pins ${sub1_inst_hier}/RGU_NOC_rstn]
set_false_path  -from   [get_clocks CLK_CFG_150_G5]    -to [get_clocks CLK_SUB_1_1X_PIX]
set_false_path  -from   [get_clocks CLK_CFG_150_G5]    -to [get_clocks CLK_SUB_1_2X_PIX]
set_false_path -from    [get_clocks CLK_CFG_150_G5] -to [get_clocks AUPLL_CLK_REQ]
set_false_path -from    [get_clocks ihdmiclk] -to [get_clocks AUPLL_CLK_REQ]
set_false_path -through [get_pins ${sub1_inst_hier}/dvp_rpt_ctrl]
set_false_path -through [get_pins ${sub1_inst_hier}/video_if_inst/u_video_if_reg/vif_debug]
set_false_path -through [get_pins ${sub1_inst_hier}/vif_mon_out]
set_false_path -from    [get_clocks CLK_CFG_150_G5] -to [get_clocks AUPLL_CLK_REQ]







# io driving #
# 1.8v pad
set_case_analysis 1 [get_pins sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_pin_share_wrap/u_sirius_pin_share/u_sirius_pin_normal_func/u_pad_1v8_grp/*/*/DS0]
set_case_analysis 0 [get_pins sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_pin_share_wrap/u_sirius_pin_share/u_sirius_pin_normal_func/u_pad_1v8_grp/*/*/DS1]
set_case_analysis 0 [get_pins sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_pin_share_wrap/u_sirius_pin_share/u_sirius_pin_normal_func/u_pad_1v8_grp/*/*/PS]
set_case_analysis 0 [get_pins sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_pin_share_wrap/u_sirius_pin_share/u_sirius_pin_normal_func/u_pad_1v8_grp/*/*/PE]
set_case_analysis 0 [get_pins sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_pin_share_wrap/u_sirius_pin_share/u_sirius_pin_normal_func/u_pad_1v8_grp/*/*/ST1]
set_case_analysis 0 [get_pins sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_pin_share_wrap/u_sirius_pin_share/u_sirius_pin_normal_func/u_pad_1v8_grp/*/*/SL]
set_case_analysis 0 [get_pins sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_pin_share_wrap/u_sirius_pin_share/u_sirius_pin_normal_func/u_pad_1v8_grp/*/*/HE]
# EMMC pad
# change IO drive strength DS[2:0] 011->101 by yli 0726
set_case_analysis 1 [get_pins sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_pin_share_wrap/u_sirius_pin_share/u_sirius_pin_normal_func/u_pad_emmc_grp/*/*/DS0]
set_case_analysis 0 [get_pins sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_pin_share_wrap/u_sirius_pin_share/u_sirius_pin_normal_func/u_pad_emmc_grp/*/*/DS1]
set_case_analysis 1 [get_pins sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_pin_share_wrap/u_sirius_pin_share/u_sirius_pin_normal_func/u_pad_emmc_grp/*/*/DS2]
set_case_analysis 0 [get_pins sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_pin_share_wrap/u_sirius_pin_share/u_sirius_pin_normal_func/u_pad_emmc_grp/*/*/PD]
set_case_analysis 0 [get_pins sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_pin_share_wrap/u_sirius_pin_share/u_sirius_pin_normal_func/u_pad_emmc_grp/*/*/PU]
set_case_analysis 0 [get_pins sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_pin_share_wrap/u_sirius_pin_share/u_sirius_pin_normal_func/u_pad_emmc_grp/*/*/ST]
set_case_analysis 0 [get_pins sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_pin_share_wrap/u_sirius_pin_share/u_sirius_pin_normal_func/u_pad_emmc_grp/*/*/SL]
# SD pad
# change IO drive strength DS[2:0] 011->101 by yli 0726
set_case_analysis 1 [get_pins sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_pin_share_wrap/u_sirius_pin_share/u_sirius_pin_normal_func/u_pad_sd_grp/*/*/DS0]
set_case_analysis 0 [get_pins sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_pin_share_wrap/u_sirius_pin_share/u_sirius_pin_normal_func/u_pad_sd_grp/*/*/DS1]
set_case_analysis 1 [get_pins sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_pin_share_wrap/u_sirius_pin_share/u_sirius_pin_normal_func/u_pad_sd_grp/*/*/DS2]
set_case_analysis 0 [get_pins sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_pin_share_wrap/u_sirius_pin_share/u_sirius_pin_normal_func/u_pad_sd_grp/*/*/PD]
set_case_analysis 0 [get_pins sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_pin_share_wrap/u_sirius_pin_share/u_sirius_pin_normal_func/u_pad_sd_grp/*/*/PU]
set_case_analysis 0 [get_pins sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_pin_share_wrap/u_sirius_pin_share/u_sirius_pin_normal_func/u_pad_sd_grp/*/*/ST]
set_case_analysis 0 [get_pins sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_pin_share_wrap/u_sirius_pin_share/u_sirius_pin_normal_func/u_pad_sd_grp/*/*/SL]
# RGM pad
set_case_analysis 1 [get_pins sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_pin_share_wrap/u_sirius_pin_share/u_sirius_pin_normal_func/u_pad_rgm_grp/*/*/DS0]
set_case_analysis 1 [get_pins sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_pin_share_wrap/u_sirius_pin_share/u_sirius_pin_normal_func/u_pad_rgm_grp/*/*/DS1]
set_case_analysis 0 [get_pins sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_pin_share_wrap/u_sirius_pin_share/u_sirius_pin_normal_func/u_pad_rgm_grp/*/*/DS2]
set_case_analysis 0 [get_pins sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_pin_share_wrap/u_sirius_pin_share/u_sirius_pin_normal_func/u_pad_rgm_grp/*/*/PD]
set_case_analysis 0 [get_pins sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_pin_share_wrap/u_sirius_pin_share/u_sirius_pin_normal_func/u_pad_rgm_grp/*/*/PU]
set_case_analysis 0 [get_pins sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_pin_share_wrap/u_sirius_pin_share/u_sirius_pin_normal_func/u_pad_rgm_grp/*/*/ST]

#comment set_case_analysis for abb by yli 0711
#set_case_analysis 0 [get_pins $abb_inst_hier/AUPLL_ICP_ADJ[0] ]
#set_case_analysis 0 [get_pins $abb_inst_hier/AUPLL_ICP_ADJ[1] ]
#set_case_analysis 0 [get_pins $abb_inst_hier/AUPLL_ICP_ADJ[2] ]
#set_case_analysis 0 [get_pins $abb_inst_hier/AUPLL_ICP_ADJ[3] ]
#set_case_analysis 0 [get_pins $abb_inst_hier/AUPLL_ICP_ADJ[4] ]
#set_case_analysis 0 [get_pins $abb_inst_hier/AUPLL_POST_DIV_SEL[0] ]
#set_case_analysis 0 [get_pins $abb_inst_hier/AUPLL_POST_DIV_SEL[1] ]
#set_case_analysis 0 [get_pins $abb_inst_hier/AUPLL_POST_DIV_SEL[2] ]
#set_case_analysis 0 [get_pins $abb_inst_hier/AUPLL_POST_DIV_SEL[3] ]
#set_case_analysis 0 [get_pins $abb_inst_hier/AUPLL_POST_DIV_SEL[4] ]
#set_case_analysis 0 [get_pins $abb_inst_hier/AUPLL_POST_DIV_SEL[5] ]
#set_case_analysis 0 [get_pins $abb_inst_hier/AUPLL_POST_DIV_SEL[6] ]
#set_case_analysis 0 [get_pins $abb_inst_hier/AUPLL_POST_DIV_SEL[7] ]
#set_case_analysis 0 [get_pins $abb_inst_hier/AUPLL_POST_DIV_SEL[8] ]
# mode # 
set_case_analysis 0 [get_pins sirius_sub_top_inst/sirius_test_func_inst/u_cfg_mode_gen/u_mux2_scan/X]
set_case_analysis 0 [get_pins sirius_sub_top_inst/sirius_test_func_inst/u_cfg_mode_gen/u_mux2_ate/X]
set_case_analysis 0 [get_pins sirius_sub_top_inst/sirius_test_func_inst/u_cfg_mode_gen/u_mux2_mbist/X]
set_case_analysis 0 [get_pins sirius_sub_top_inst/sirius_test_func_inst/u_cfg_mode_gen/u_mux2_bsd/X]

set_dont_touch [get_nets DDR_DTO0]
set_dont_touch [get_nets DDR_DTO1]
set_dont_touch [get_nets DDR_VREFO_0]
set_dont_touch [get_nets DDR_VREFO_1]
set_dont_touch [get_nets DDR_ALERTN]

#####################################################
###                 TOP io                     ###
#####################################################
#io exception  #
set_false_path -from    [get_ports RSTN_PAD]
set_false_path -from    [get_ports TEST_MODE_EN_PAD]
set_false_path -to      [get_ports DDR_DTO0]
set_false_path -to      [get_ports DDR_DTO1]
set_false_path -to      [get_ports DDR_VREFO_0]
set_false_path -to      [get_ports DDR_VREFO_1]
set_false_path -to      [get_ports DDR_ALERTN]

#io input/output delay #
set_output_delay -add_delay -clock vir_CLK_NOC_M7_AHB -max [expr  $PERIOD_CLK_ADCPLL_300M/2] [get_ports {GP0_PAD}]
set_output_delay -add_delay -clock vir_CLK_NOC_M7_AHB -min 1                                 [get_ports {GP0_PAD}]
set_input_delay  -add_delay -clock vir_CLK_NOC_M7_AHB -max [expr  $PERIOD_CLK_ADCPLL_300M/2] [get_ports {GP0_PAD}]
set_input_delay  -add_delay -clock vir_CLK_NOC_M7_AHB -min 1                                 [get_ports {GP0_PAD}]
set_output_delay -add_delay -clock vir_CLK_NOC_M7_AHB -max [expr  $PERIOD_CLK_ADCPLL_300M/2] [get_ports {GP1_PAD}]
set_output_delay -add_delay -clock vir_CLK_NOC_M7_AHB -min 1                                 [get_ports {GP1_PAD}]
# add by yli 0726
set_input_delay  -add_delay -clock vir_CLK_NOC_M7_AHB -max [expr  $PERIOD_CLK_ADCPLL_300M/2] [get_ports {GP1_PAD}]
set_input_delay  -add_delay -clock vir_CLK_NOC_M7_AHB -min 1                                 [get_ports {GP1_PAD}]
                                                                                                              
set_output_delay -add_delay -clock vir_CLK_NOC_M7_AHB -max [expr  $PERIOD_CLK_ADCPLL_300M/2] [get_ports {GP2_PAD}]
set_output_delay -add_delay -clock vir_CLK_NOC_M7_AHB -min 1                                 [get_ports {GP2_PAD}]
# add by yli 0726
set_input_delay  -add_delay -clock vir_CLK_NOC_M7_AHB -max [expr  $PERIOD_CLK_ADCPLL_300M/2] [get_ports {GP2_PAD}]
set_input_delay  -add_delay -clock vir_CLK_NOC_M7_AHB -min 1                                 [get_ports {GP2_PAD}]
                                                                                                              
set_output_delay -add_delay -clock vir_CLK_NOC_M7_AHB -max [expr  $PERIOD_CLK_ADCPLL_300M/2] [get_ports {GP3_PAD}]
set_output_delay -add_delay -clock vir_CLK_NOC_M7_AHB -min 1                                 [get_ports {GP3_PAD}]
set_input_delay  -add_delay -clock vir_CLK_NOC_M7_AHB -max [expr  $PERIOD_CLK_ADCPLL_300M/2] [get_ports {GP3_PAD}]
set_input_delay  -add_delay -clock vir_CLK_NOC_M7_AHB -min 1                                 [get_ports {GP3_PAD}]

#modify by yli 0919                                                                                                              
set_output_delay -add_delay -clock vir_CLK_NOC_M7_AHB -max [expr  $PERIOD_CLK_ADCPLL_300M/2] [get_ports {GP4_PAD}]
set_output_delay -add_delay -clock vir_CLK_NOC_M7_AHB -min 1                                 [get_ports {GP4_PAD}]
set_output_delay -add_delay -clock vir_CLK_NOC_BB     -max -1.3   [get_ports {GP4_PAD}]
set_output_delay -add_delay -clock vir_CLK_NOC_BB     -min 0                                 [get_ports {GP4_PAD}]
set_input_delay  -add_delay -clock vir_CLK_NOC_M7_AHB -max [expr  $PERIOD_CLK_ADCPLL_300M/2] [get_ports {GP4_PAD}]
set_input_delay  -add_delay -clock vir_CLK_NOC_M7_AHB -min 1                                 [get_ports {GP4_PAD}]
                                                                                                              
set_output_delay -add_delay -clock vir_CLK_NOC_M7_AHB -max [expr  $PERIOD_CLK_ADCPLL_300M/2] [get_ports {GP5_PAD}]
set_output_delay -add_delay -clock vir_CLK_NOC_M7_AHB -min 1                                 [get_ports {GP5_PAD}]
set_output_delay -add_delay -clock vir_CLK_NOC_BB     -max -1.3   [get_ports {GP5_PAD}]
set_output_delay -add_delay -clock vir_CLK_NOC_BB     -min 0                                 [get_ports {GP5_PAD}]
set_input_delay  -add_delay -clock vir_CLK_NOC_M7_AHB -max [expr  $PERIOD_CLK_ADCPLL_300M/2] [get_ports {GP5_PAD}]
set_input_delay  -add_delay -clock vir_CLK_NOC_M7_AHB -min 1                                 [get_ports {GP5_PAD}]
# secure                                                                                                      
set_output_delay -add_delay -clock vir_CLK_NOC_M7_AHB -max [expr  $PERIOD_CLK_ADCPLL_300M/2] [get_ports {GP6_PAD}]
set_output_delay -add_delay -clock vir_CLK_NOC_M7_AHB -min 1                                 [get_ports {GP6_PAD}]
set_input_delay  -add_delay -clock vir_CLK_NOC_M7_AHB -max [expr  $PERIOD_CLK_ADCPLL_300M/2] [get_ports {GP6_PAD}]
set_input_delay  -add_delay -clock vir_CLK_NOC_M7_AHB -min 1                                 [get_ports {GP6_PAD}]
set_input_delay  -add_delay -clock vir_CLK_NOC_BB     -max [expr [expr  $PERIOD_CLK_DSP0_200M/2] - 0.5]   [get_ports {GP6_PAD}]
set_input_delay  -add_delay -clock vir_CLK_NOC_BB     -min 0                                 [get_ports {GP6_PAD}]
                                                                                                              
set_output_delay -add_delay -clock vir_CLK_NOC_M7_AHB -max [expr  $PERIOD_CLK_ADCPLL_300M/2] [get_ports {GP7_PAD}]
set_output_delay -add_delay -clock vir_CLK_NOC_M7_AHB -min 1                                 [get_ports {GP7_PAD}]
set_output_delay -add_delay -clock vir_CLK_NOC_BB     -max -1.3   [get_ports {GP7_PAD}]
set_output_delay -add_delay -clock vir_CLK_NOC_BB     -min 0                                 [get_ports {GP7_PAD}]
set_input_delay  -add_delay -clock vir_CLK_NOC_M7_AHB -max [expr  $PERIOD_CLK_ADCPLL_300M/2] [get_ports {GP7_PAD}]
set_input_delay  -add_delay -clock vir_CLK_NOC_M7_AHB -min 1                                 [get_ports {GP7_PAD}]
                                                                                                              
#set_output_delay -add_delay -clock vir_CLK_NOC_M7_AHB -max [expr  $PERIOD_CLK_ADCPLL_300M/2] [get_ports {GP7_PAD}]
#set_output_delay -add_delay -clock vir_CLK_NOC_M7_AHB -min 1                                 [get_ports {GP7_PAD}]
#set_output_delay -add_delay -clock vir_CLK_NOC_BB     -max [expr  $PERIOD_CLK_DSP0_200M/2]   [get_ports {GP7_PAD}]
#set_output_delay -add_delay -clock vir_CLK_NOC_BB     -min 0                                 [get_ports {GP7_PAD}]
#set_input_delay  -add_delay -clock vir_CLK_NOC_M7_AHB -max [expr  $PERIOD_CLK_ADCPLL_300M/2] [get_ports {GP7_PAD}]
#set_input_delay  -add_delay -clock vir_CLK_NOC_M7_AHB -min 1                                 [get_ports {GP7_PAD}]

set_output_delay -add_delay -clock vir_CLK_NOC_M7_AHB -max [expr  $PERIOD_CLK_ADCPLL_300M/2] [get_ports {SPI_M0_*_PAD}]
set_output_delay -add_delay -clock vir_CLK_NOC_M7_AHB -min 1                                 [get_ports {SPI_M0_*_PAD}]
set_input_delay  -add_delay -clock vir_CLK_NOC_M7_AHB -max [expr  $PERIOD_CLK_ADCPLL_300M/2] [get_ports {SPI_M0_*_PAD}]
set_input_delay  -add_delay -clock vir_CLK_NOC_M7_AHB -min 1                                 [get_ports {SPI_M0_*_PAD}]
                                                                                                                  
set_output_delay -add_delay -clock vir_CLK_NOC_M7_AHB -max [expr  $PERIOD_CLK_ADCPLL_300M/2] [get_ports {SPI_M1_*_PAD}]
set_output_delay -add_delay -clock vir_CLK_NOC_M7_AHB -min 1                                 [get_ports {SPI_M1_*_PAD}]
set_input_delay  -add_delay -clock vir_CLK_NOC_M7_AHB -max [expr  $PERIOD_CLK_ADCPLL_300M/2] [get_ports {SPI_M1_*_PAD}]
set_input_delay  -add_delay -clock vir_CLK_NOC_M7_AHB -min 1                                 [get_ports {SPI_M1_*_PAD}]
                                                                                                                  
set_output_delay -add_delay -clock vir_CLK_NOC_M7_AHB -max [expr  $PERIOD_CLK_ADCPLL_300M/2] [get_ports {SPI_M2_*_PAD}]
set_output_delay -add_delay -clock vir_CLK_NOC_M7_AHB -min 1                                 [get_ports {SPI_M2_*_PAD}]
set_output_delay -add_delay -clock vir_CLK_NOC_BB     -max [expr  $PERIOD_CLK_ADCPLL_300M/2] [get_ports {SPI_M2_*_PAD}]
set_output_delay -add_delay -clock vir_CLK_NOC_BB     -min 0                                 [get_ports {SPI_M2_*_PAD}]
set_input_delay  -add_delay -clock vir_CLK_NOC_M7_AHB -max [expr  $PERIOD_CLK_ADCPLL_300M/2] [get_ports {SPI_M2_*_PAD}]
set_input_delay  -add_delay -clock vir_CLK_NOC_M7_AHB -min 1                                 [get_ports {SPI_M2_*_PAD}]

#modify by yli 0919
set_input_delay  -add_delay -clock TEST_CLK_JTAG_100M  -max [expr  $PERIOD_CLK_JTAG_100M/8]    [remove_from_collection [get_ports {SPI_M2_*_PAD}] [get_ports SPI_M2_SCLK_PAD] ] 
set_input_delay  -add_delay -clock TEST_CLK_JTAG_100M  -min [expr 0 + 0.3]                     [remove_from_collection [get_ports {SPI_M2_*_PAD}] [get_ports SPI_M2_SCLK_PAD] ]
set_output_delay -add_delay -clock TEST_CLK_JTAG_100M  -max [expr  $PERIOD_CLK_JTAG_100M/8]    [remove_from_collection [get_ports {SPI_M2_*_PAD}] [get_ports SPI_M2_SCLK_PAD] ] 
set_output_delay -add_delay -clock TEST_CLK_JTAG_100M  -min 0                                  [remove_from_collection [get_ports {SPI_M2_*_PAD}] [get_ports SPI_M2_SCLK_PAD] ]
                                                                                                                   
set_output_delay -add_delay -clock vir_CLK_NOC_M7_AHB -max [expr [expr  $PERIOD_CLK_ADCPLL_300M/2] -0.5 - 1] [get_ports {SPI_MS3_*_PAD}]
set_output_delay -add_delay -clock vir_CLK_NOC_M7_AHB -min 1                                 [get_ports {SPI_MS3_*_PAD}]
set_output_delay -add_delay -clock vir_CLK_NOC_BB     -max [expr  $PERIOD_CLK_DSP0_200M/2]   [get_ports {SPI_MS3_*_PAD}]
set_output_delay -add_delay -clock vir_CLK_NOC_BB     -min 0                                 [get_ports {SPI_MS3_*_PAD}]
set_input_delay  -add_delay -clock vir_CLK_NOC_M7_AHB -max [expr  $PERIOD_CLK_ADCPLL_300M/2] [get_ports {SPI_MS3_*_PAD}]
set_input_delay  -add_delay -clock vir_CLK_NOC_M7_AHB -min 1                                 [get_ports {SPI_MS3_*_PAD}]
set_input_delay  -add_delay -clock vir_CLK_NOC_BB     -max [expr  $PERIOD_CLK_DSP0_200M/2]   [get_ports {SPI_MS3_*_PAD}]
set_input_delay  -add_delay -clock vir_CLK_NOC_BB     -min 0                                 [get_ports {SPI_MS3_*_PAD}]
set_input_delay  -add_delay -clock vir_CLK_NOC_BB     -min 2                               [get_ports {SPI_MS3_CS4N_PAD}]
set_input_delay  -add_delay -clock vir_CLK_NOC_BB     -min 2                               [get_ports {SPI_MS3_CS3N_PAD}]
set_input_delay  -add_delay -clock vir_CLK_NOC_BB     -min 2                               [get_ports {SPI_MS3_CS1N_PAD}]
set_output_delay -add_delay -clock vir_CLK_CFG_250    -max [expr  $PERIOD_CLK_DSP0_250M/2]   [get_ports {SPI_MS3_*_PAD}]
set_output_delay -add_delay -clock vir_CLK_CFG_250    -min 0                                 [get_ports {SPI_MS3_*_PAD}]
set_input_delay  -add_delay -clock vir_CLK_CFG_250    -max [expr  $PERIOD_CLK_DSP0_250M/2]   [get_ports {SPI_MS3_*_PAD}]
set_input_delay  -add_delay -clock vir_CLK_CFG_250    -min 1                                 [get_ports {SPI_MS3_*_PAD}]
                                                                                                                   
                                                                                                                   
set_output_delay -add_delay -clock vir_CLK_NOC_M7_AHB -max [expr  $PERIOD_CLK_ADCPLL_300M/2]  [get_ports {I2C_S*0_PAD}] 
set_output_delay -add_delay -clock vir_CLK_NOC_M7_AHB -min 1                                  [get_ports {I2C_S*0_PAD}] 
set_input_delay  -add_delay -clock vir_CLK_NOC_M7_AHB -max [expr  $PERIOD_CLK_ADCPLL_300M/2]  [get_ports {I2C_S*0_PAD}] 
set_input_delay  -add_delay -clock vir_CLK_NOC_M7_AHB -min 1                                  [get_ports {I2C_S*0_PAD}] 
                                                                                                                    
set_output_delay -add_delay -clock vir_CLK_NOC_M7_AHB -max [expr  $PERIOD_CLK_ADCPLL_300M/2]  [get_ports {I2C_S*1_PAD}] 
set_output_delay -add_delay -clock vir_CLK_NOC_M7_AHB -min 1                                  [get_ports {I2C_S*1_PAD}] 
set_input_delay  -add_delay -clock vir_CLK_NOC_M7_AHB -max [expr  $PERIOD_CLK_ADCPLL_300M/2]  [get_ports {I2C_S*1_PAD}] 
set_input_delay  -add_delay -clock vir_CLK_NOC_M7_AHB -min 1                                  [get_ports {I2C_S*1_PAD}] 
                                                                                                                    
set_output_delay -add_delay -clock vir_CLK_NOC_M7_AHB -max [expr  $PERIOD_CLK_ADCPLL_300M/2]  [get_ports {I2C_S*2_PAD}] 
set_output_delay -add_delay -clock vir_CLK_NOC_M7_AHB -min 1                                  [get_ports {I2C_S*2_PAD}] 
set_input_delay  -add_delay -clock vir_CLK_NOC_M7_AHB -max [expr  $PERIOD_CLK_ADCPLL_300M/2]  [get_ports {I2C_S*2_PAD}] 
set_input_delay  -add_delay -clock vir_CLK_NOC_M7_AHB -min 1                                  [get_ports {I2C_S*2_PAD}] 
                                                                                                                    
set_output_delay -add_delay -clock vir_CLK_NOC_M7_AHB -max [expr  $PERIOD_CLK_ADCPLL_300M/2]  [get_ports {I2C_S*3_PAD}] 
set_output_delay -add_delay -clock vir_CLK_NOC_M7_AHB -min 1                                  [get_ports {I2C_S*3_PAD}] 
set_output_delay -add_delay -clock vir_CLK_NOC_BB     -max -0.5    [get_ports {I2C_S*3_PAD}] 
set_output_delay -add_delay -clock vir_CLK_NOC_BB     -min 0                                  [get_ports {I2C_S*3_PAD}] 
set_input_delay  -add_delay -clock vir_CLK_NOC_M7_AHB -max [expr  $PERIOD_CLK_ADCPLL_300M/2]  [get_ports {I2C_S*3_PAD}] 
set_input_delay  -add_delay -clock vir_CLK_NOC_M7_AHB -min 1                                  [get_ports {I2C_S*3_PAD}] 
                                                                                                                    
set_output_delay -add_delay -clock vir_CLK_NOC_M7_AHB -max [expr  $PERIOD_CLK_ADCPLL_300M/2]  [get_ports {I2C_S*4_PAD}] 
set_output_delay -add_delay -clock vir_CLK_NOC_M7_AHB -min 1                                  [get_ports {I2C_S*4_PAD}] 
set_output_delay -add_delay -clock vir_CLK_NOC_BB     -max -0.5    [get_ports {I2C_S*4_PAD}] 
set_output_delay -add_delay -clock vir_CLK_NOC_BB     -min 0                                  [get_ports {I2C_S*4_PAD}] 
set_input_delay  -add_delay -clock vir_CLK_NOC_M7_AHB -max [expr  $PERIOD_CLK_ADCPLL_300M/2]  [get_ports {I2C_S*4_PAD}] 
set_input_delay  -add_delay -clock vir_CLK_NOC_M7_AHB -min 1                                  [get_ports {I2C_S*4_PAD}] 
set_input_delay  -add_delay -clock vir_CLK_NOC_BB     -max [expr  $PERIOD_CLK_DSP0_200M/2]    [get_ports {I2C_S*4_PAD}] 
set_input_delay  -add_delay -clock vir_CLK_NOC_BB     -min 1                                  [get_ports {I2C_S*4_PAD}] 

set_input_delay  -add_delay -clock CLK_JTAG_100M  -max [expr  $PERIOD_CLK_JTAG_100M/8]    [remove_from_collection [get_ports {I2C_S*4_PAD}] [get_ports I2C_SCLK4_PAD] ] 
set_input_delay  -add_delay -clock CLK_JTAG_100M  -min 0                                  [remove_from_collection [get_ports {I2C_S*4_PAD}] [get_ports I2C_SCLK4_PAD] ]
                                                                                                                   
set_output_delay -add_delay -clock vir_CLK_NOC_M7_AHB -max [expr  $PERIOD_CLK_ADCPLL_300M/2] [get_ports {UART_*X0_PAD}]
set_output_delay -add_delay -clock vir_CLK_NOC_M7_AHB -min 1                                 [get_ports {UART_*X0_PAD}]
set_output_delay -add_delay -clock vir_CLK_CFG_150_G0 -max [expr  $PERIOD_CLK_ADCPLL_150M/2] [get_ports {UART_*X0_PAD}]
set_output_delay -add_delay -clock vir_CLK_CFG_150_G0 -min 0                                 [get_ports {UART_*X0_PAD}]
set_input_delay  -add_delay -clock vir_CLK_NOC_M7_AHB -max [expr  $PERIOD_CLK_ADCPLL_300M/2] [get_ports {UART_*X0_PAD}]
set_input_delay  -add_delay -clock vir_CLK_NOC_M7_AHB -min 1                                 [get_ports {UART_*X0_PAD}]
set_input_delay  -add_delay -clock vir_CLK_CFG_150_G0 -max [expr  $PERIOD_CLK_ADCPLL_150M/2] [get_ports {UART_*X0_PAD}]
set_input_delay  -add_delay -clock vir_CLK_CFG_150_G0 -min 1                                 [get_ports {UART_*X0_PAD}]
                                                                                                                   
set_output_delay -add_delay -clock vir_CLK_NOC_M7_AHB -max [expr  $PERIOD_CLK_ADCPLL_300M/2] [get_ports {UART_*X1_PAD}]
set_output_delay -add_delay -clock vir_CLK_NOC_M7_AHB -min 1                                 [get_ports {UART_*X1_PAD}]
set_output_delay -add_delay -clock vir_CLK_CFG_150_G0 -max [expr  $PERIOD_CLK_ADCPLL_150M/2] [get_ports {UART_*X1_PAD}]
set_output_delay -add_delay -clock vir_CLK_CFG_150_G0 -min 0                                 [get_ports {UART_*X1_PAD}]
set_input_delay  -add_delay -clock vir_CLK_NOC_M7_AHB -max [expr  $PERIOD_CLK_ADCPLL_300M/2] [get_ports {UART_*X1_PAD}]
set_input_delay  -add_delay -clock vir_CLK_NOC_M7_AHB -min 1                                 [get_ports {UART_*X1_PAD}]
set_input_delay  -add_delay -clock vir_CLK_CFG_150_G0 -max [expr  $PERIOD_CLK_ADCPLL_150M/2] [get_ports {UART_*X1_PAD}]
set_input_delay  -add_delay -clock vir_CLK_CFG_150_G0 -min 1                                 [get_ports {UART_*X1_PAD}]
                                                                                                                   
set_output_delay -add_delay -clock vir_CLK_NOC_M7_AHB -max [expr  $PERIOD_CLK_ADCPLL_300M/2] [get_ports {UART_*X2_PAD}]
set_output_delay -add_delay -clock vir_CLK_NOC_M7_AHB -min 1                                 [get_ports {UART_*X2_PAD}]
set_input_delay  -add_delay -clock vir_CLK_NOC_M7_AHB -max [expr  $PERIOD_CLK_ADCPLL_300M/2] [get_ports {UART_*X2_PAD}]
set_input_delay  -add_delay -clock vir_CLK_NOC_M7_AHB -min 1                                 [get_ports {UART_*X2_PAD}]
                                                                                                                   
set_output_delay -add_delay -clock vir_CLK_NOC_M7_AHB -max [expr  $PERIOD_CLK_ADCPLL_300M/2] [get_ports {UART_*X3_PAD}]
set_output_delay -add_delay -clock vir_CLK_NOC_M7_AHB -min 1                                 [get_ports {UART_*X3_PAD}]
set_input_delay  -add_delay -clock vir_CLK_NOC_M7_AHB -max [expr  $PERIOD_CLK_ADCPLL_300M/2] [get_ports {UART_*X3_PAD}]
set_input_delay  -add_delay -clock vir_CLK_NOC_M7_AHB -min 1                                 [get_ports {UART_*X3_PAD}]
#ceva uart                                                                                                         
#add constraints for ceva uart by yli 0726
set_output_delay -add_delay -clock vir_ceva_clk_apb -max [expr  1.530*4/2] [get_ports {UART_TX3_PAD}]
set_output_delay -add_delay -clock vir_ceva_clk_apb -min 0                 [get_ports {UART_TX3_PAD}]



set_output_delay -add_delay -clock vir_CLK_NOC_M7_AHB -max [expr  $PERIOD_CLK_ADCPLL_300M/2] [get_ports {UART_S*4_PAD}]
set_output_delay -add_delay -clock vir_CLK_NOC_M7_AHB -min 1                                 [get_ports {UART_S*4_PAD}]
set_output_delay -add_delay -clock CLK_JTAG_100M  -max [expr  $PERIOD_CLK_JTAG_100M/8]   [get_ports {UART_S*4_PAD}]
set_output_delay -add_delay -clock CLK_JTAG_100M  -min 0                                 [get_ports {UART_S*4_PAD}]

set_input_delay  -add_delay -clock vir_CLK_NOC_M7_AHB -max [expr  $PERIOD_CLK_ADCPLL_300M/2] [get_ports {UART_S*4_PAD}]
set_input_delay  -add_delay -clock vir_CLK_NOC_M7_AHB -min 1                                 [get_ports {UART_S*4_PAD}]
set_input_delay  -add_delay -clock CLK_JTAG_100M  -max [expr  $PERIOD_CLK_JTAG_100M/8]   [get_ports {UART_S*4_PAD}]
set_input_delay  -add_delay -clock CLK_JTAG_100M  -min 0                                 [get_ports {UART_S*4_PAD}]

set_output_delay -add_delay -clock vir_CLK_NOC_BB     -max [expr  $PERIOD_CLK_DSP0_200M/2]   [get_ports {UART_S*4_PAD}]
set_output_delay -add_delay -clock vir_CLK_NOC_BB     -min 0                                 [get_ports {UART_S*4_PAD}]

set_output_delay -add_delay -clock vir_CLK_NOC_M7_AHB           -max [expr  $PERIOD_CLK_ADCPLL_300M/2] [get_ports {PWM*_PAD}]
set_output_delay -add_delay -clock vir_CLK_NOC_M7_AHB           -min 0                                 [get_ports {PWM*_PAD}]
set_input_delay  -add_delay -clock vir_CLK_NOC_M7_AHB           -max [expr  $PERIOD_CLK_ADCPLL_300M/2] [get_ports {PWM*_PAD}]
set_input_delay  -add_delay -clock vir_CLK_NOC_M7_AHB           -min 1                                 [get_ports {PWM*_PAD}]
#modify by yli 0919
set_output_delay -add_delay -clock traceclkout              -max [expr [expr  $PERIOD_CLK_DSP0_250M/2 - $UNCER_VSI - $IO_SKEW_ART] - 0.2 - 0.5] [remove_from_collection [get_ports PWM*_PAD] [get_ports {PWM9_PAD}]]
set_output_delay -add_delay -clock traceclkout              -min [expr                            $UNCER_VSI + $IO_SKEW_ART] [remove_from_collection [get_ports PWM*_PAD] [get_ports {PWM9_PAD}]]
set_output_delay -add_delay -clock traceclkout -clock_fall  -max [expr [expr  $PERIOD_CLK_DSP0_250M/2 - $UNCER_VSI - $IO_SKEW_ART] - 0.2 - 0.5 ] [remove_from_collection [get_ports PWM*_PAD] [get_ports {PWM9_PAD}]]
set_output_delay -add_delay -clock traceclkout -clock_fall  -min [expr                            $UNCER_VSI + $IO_SKEW_ART] [remove_from_collection [get_ports PWM*_PAD] [get_ports {PWM9_PAD}]]

set_output_delay -add_delay -clock vir_CLK_NOC_M7_AHB -max [expr  $PERIOD_CLK_ADCPLL_300M/2] [get_ports {I2S*0_PAD}]
set_output_delay -add_delay -clock vir_CLK_NOC_M7_AHB -min 1                                 [get_ports {I2S*0_PAD}]
set_input_delay  -add_delay -clock vir_CLK_NOC_M7_AHB -max [expr  $PERIOD_CLK_ADCPLL_300M/2] [get_ports {I2S*0_PAD}]
set_input_delay  -add_delay -clock vir_CLK_NOC_M7_AHB -min 1                                 [get_ports {I2S*0_PAD}]
#replace new i2s by yli 0713
#set_input_delay  -add_delay -clock i2s_sclk_in_0  -max [expr  $CP_CLK_I2S/4] [get_ports {I2S_WS0_PAD I2S_SDI0_PAD I2S_SDO0_PAD}]
#set_input_delay  -add_delay -clock i2s_sclk_in_0  -min 0                     [get_ports {I2S_WS0_PAD I2S_SDI0_PAD I2S_SDO0_PAD}]
#set_output_delay -add_delay -clock i2s_sclk_out_0_pad -clock_fall -max [expr  $PERIOD_CLK_AUDIO - $UNCER_VSI - $IO_SKEW] [get_ports {I2S_WS0_PAD I2S_SDI0_PAD I2S_SDO0_PAD}]
#set_output_delay -add_delay -clock i2s_sclk_out_0_pad -clock_fall -min [expr                      $UNCER_VSI + $IO_SKEW] [get_ports {I2S_WS0_PAD I2S_SDI0_PAD I2S_SDO0_PAD}]
#set_input_delay  -add_delay -clock i2s_mstr0_sclk -max [expr  $PERIOD_CLK_AUDIO/4 - $UNCER_VSI - $IO_SKEW] [get_ports {I2S_WS0_PAD I2S_SDI0_PAD I2S_SDO0_PAD}]
#set_input_delay  -add_delay -clock i2s_mstr0_sclk -min [expr                        $UNCER_VSI + $IO_SKEW] [get_ports {I2S_WS0_PAD I2S_SDI0_PAD I2S_SDO0_PAD}]

#modify by yli 0919
set_input_delay  -add_delay -clock i2s_sclk_in_0  -clock_fall -max 0.5                   [get_ports {I2S_WS0_PAD I2S_WS1_PAD I2S_SDI0_PAD I2S_SDO0_PAD GBE_RXD3_PAD}]
set_input_delay  -add_delay -clock i2s_sclk_in_0  -clock_fall -min 0                     [get_ports {I2S_WS0_PAD I2S_WS1_PAD I2S_SDI0_PAD I2S_SDO0_PAD GBE_RXD3_PAD}]
set_output_delay -add_delay -clock i2s_sclk_in_0   -max -6 [get_ports {I2S_SDO0_PAD I2S_SDI0_PAD GBE_RXD3_PAD}]
set_output_delay -add_delay -clock i2s_sclk_in_0   -min 0                     [get_ports {I2S_SDO0_PAD I2S_SDI0_PAD GBE_RXD3_PAD}]

## modify by yli 0919, 0929
set_output_delay -add_delay -clock i2s_sclk_out_0_pad -clock_fall -max [expr [expr  $PERIOD_CLK_AUDIO - $UNCER_VSI - $IO_SKEW_ART] - 0.5]  [get_ports {I2S_WS0_PAD I2S_WS1_PAD I2S_SDI0_PAD I2S_SDO0_PAD GBE_RXD3_PAD}]
set_output_delay -add_delay -clock i2s_sclk_out_0_pad -clock_fall -min [expr [expr                      $UNCER_VSI + $IO_SKEW_ART] + 2.5 + 1] [get_ports {I2S_WS0_PAD I2S_WS1_PAD I2S_SDI0_PAD I2S_SDO0_PAD GBE_RXD3_PAD}]
## modify by yli 0919
set_input_delay  -add_delay -clock vir_i2s_sclk_out -clock_fall -max [expr [expr  $PERIOD_CLK_AUDIO - $UNCER_VSI - $IO_SKEW] -4 - 0.2 ] [get_ports {I2S_SDI0_PAD I2S_SDO0_PAD GBE_RXD3_PAD}]
set_input_delay  -add_delay -clock vir_i2s_sclk_out -clock_fall -min [expr                      $UNCER_VSI + $IO_SKEW] [get_ports {I2S_SDI0_PAD I2S_SDO0_PAD GBE_RXD3_PAD}]

set_output_delay -add_delay -clock vir_CLK_NOC_M7_AHB -max [expr  $PERIOD_CLK_ADCPLL_300M/2] [get_ports {I2S*1_PAD}]
set_output_delay -add_delay -clock vir_CLK_NOC_M7_AHB -min 1                                 [get_ports {I2S*1_PAD}]
set_input_delay  -add_delay -clock vir_CLK_NOC_M7_AHB -max [expr  $PERIOD_CLK_ADCPLL_300M/2] [get_ports {I2S*1_PAD}]
set_input_delay  -add_delay -clock vir_CLK_NOC_M7_AHB -min 1                                 [get_ports {I2S*1_PAD}]

#replace new i2s by yli 0713
#set_input_delay  -add_delay -clock i2s_sclk_in_1  -max [expr  $CP_CLK_I2S/4] [get_ports {I2S_WS1_PAD I2S_SDI1_PAD I2S_SDO1_PAD}]
#set_input_delay  -add_delay -clock i2s_sclk_in_1  -min 0                     [get_ports {I2S_WS1_PAD I2S_SDI1_PAD I2S_SDO1_PAD}]
#set_output_delay -add_delay -clock i2s_sclk_out_1_pad -clock_fall -max [expr  $PERIOD_CLK_AUDIO - $UNCER_VSI - $IO_SKEW] [get_ports {I2S_WS1_PAD I2S_SDI1_PAD I2S_SDO1_PAD}]
#set_output_delay -add_delay -clock i2s_sclk_out_1_pad -clock_fall -min [expr                      $UNCER_VSI + $IO_SKEW] [get_ports {I2S_WS1_PAD I2S_SDI1_PAD I2S_SDO1_PAD}]
#set_input_delay  -add_delay -clock i2s_mstr1_sclk -max [expr  $PERIOD_CLK_AUDIO/4 - $UNCER_VSI - $IO_SKEW] [get_ports {I2S_WS1_PAD I2S_SDI1_PAD I2S_SDO1_PAD}]
#set_input_delay  -add_delay -clock i2s_mstr1_sclk -min [expr                        $UNCER_VSI + $IO_SKEW]  [get_ports {I2S_WS1_PAD I2S_SDI1_PAD I2S_SDO1_PAD}]

#modify by yli 0919
set_input_delay  -add_delay -clock i2s_sclk_in_1 -clock_fall  -max 0.5                     [get_ports {I2S_WS1_PAD I2S_SDI1_PAD I2S_SDO1_PAD GBE_RXD2_PAD}]
set_input_delay  -add_delay -clock i2s_sclk_in_1 -clock_fall  -min 0                       [get_ports {I2S_WS1_PAD I2S_SDI1_PAD I2S_SDO1_PAD GBE_RXD2_PAD}]
set_output_delay -add_delay -clock i2s_sclk_in_1   -max -6.2 [get_ports {I2S_SDO1_PAD I2S_SDI1_PAD GBE_RXD2_PAD}]
set_output_delay -add_delay -clock i2s_sclk_in_1   -min 0                     [get_ports {I2S_SDO1_PAD I2S_SDI1_PAD GBE_RXD2_PAD}]

## modify by yli 0919,0929
set_output_delay -add_delay -clock i2s_sclk_out_1_pad -clock_fall -max [expr [expr  $PERIOD_CLK_AUDIO - $UNCER_VSI - $IO_SKEW_ART] -0.5]  [get_ports {I2S_WS1_PAD I2S_SDI1_PAD I2S_SDO1_PAD GBE_RXD2_PAD}]
set_output_delay -add_delay -clock i2s_sclk_out_1_pad -clock_fall -min [expr [expr                      $UNCER_VSI + $IO_SKEW_ART] +1.5 + 2.2 ] [get_ports {I2S_WS1_PAD I2S_SDI1_PAD I2S_SDO1_PAD GBE_RXD2_PAD}]
## modify by yli 0919
set_input_delay  -add_delay -clock vir_i2s_sclk_out -clock_fall -max [expr [expr  $PERIOD_CLK_AUDIO - $UNCER_VSI - $IO_SKEW] -4 - 0.2 ]  [get_ports {I2S_SDI1_PAD I2S_SDO1_PAD GBE_RXD2_PAD}]
set_input_delay  -add_delay -clock vir_i2s_sclk_out -clock_fall -min [expr                      $UNCER_VSI + $IO_SKEW]  [get_ports {I2S_SDI1_PAD I2S_SDO1_PAD GBE_RXD2_PAD}]

set_output_delay -add_delay -clock vir_CLK_NOC_M7_AHB -max [expr  $PERIOD_CLK_ADCPLL_300M/2] [get_ports {I2S*2_PAD}]
set_output_delay -add_delay -clock vir_CLK_NOC_M7_AHB -min 1                                 [get_ports {I2S*2_PAD}]
set_input_delay  -add_delay -clock vir_CLK_NOC_M7_AHB -max [expr  $PERIOD_CLK_ADCPLL_300M/2] [get_ports {I2S*2_PAD}]
set_input_delay  -add_delay -clock vir_CLK_NOC_M7_AHB -min 1                                 [get_ports {I2S*2_PAD}]
set_output_delay -add_delay -clock vir_CLK_NOC_BB     -max [expr  $PERIOD_CLK_ADCPLL_300M/2] [get_ports {I2S*2_PAD}]
set_output_delay -add_delay -clock vir_CLK_NOC_BB     -min 0                                 [get_ports {I2S*2_PAD}]
set_input_delay  -add_delay -clock vir_CLK_NOC_BB     -max [expr  $PERIOD_CLK_ADCPLL_300M/2] [get_ports {I2S*2_PAD}]
set_input_delay  -add_delay -clock vir_CLK_NOC_BB     -min 0                                 [get_ports {I2S*2_PAD}]

#replace new i2s by yli 0713
#set_input_delay  -add_delay -clock i2s_sclk_in_2  -max [expr  $CP_CLK_I2S/4] [get_ports {I2S_WS2_PAD I2S_SDI2_PAD I2S_SDO2_PAD}]
#set_input_delay  -add_delay -clock i2s_sclk_in_2  -min 0                     [get_ports {I2S_WS2_PAD I2S_SDI2_PAD I2S_SDO2_PAD}]
#set_output_delay -add_delay -clock i2s_sclk_out_2_pad -clock_fall -max [expr  $PERIOD_CLK_AUDIO - $UNCER_VSI - $IO_SKEW] [get_ports {I2S_WS2_PAD I2S_SDI2_PAD I2S_SDO2_PAD}]
#set_output_delay -add_delay -clock i2s_sclk_out_2_pad -clock_fall -min [expr                      $UNCER_VSI + $IO_SKEW] [get_ports {I2S_WS2_PAD I2S_SDI2_PAD I2S_SDO2_PAD}]
#set_input_delay  -add_delay -clock i2s_mstr2_sclk -max [expr  $PERIOD_CLK_AUDIO/4 - $UNCER_VSI - $IO_SKEW] [get_ports {I2S_WS2_PAD I2S_SDI2_PAD I2S_SDO2_PAD}]
#set_input_delay  -add_delay -clock i2s_mstr2_sclk -min [expr                      $UNCER_VSI + $IO_SKEW] [get_ports {I2S_WS2_PAD I2S_SDI2_PAD I2S_SDO2_PAD}]
#modify by yli 0919
set_input_delay  -add_delay -clock i2s_sclk_in_2 -clock_fall  -max 0.5                     [get_ports {I2S_WS2_PAD I2S_SDI3_PAD I2S_SDI2_PAD I2S_SDI1_PAD I2S_SDI0_PAD }]
set_input_delay  -add_delay -clock i2s_sclk_in_2 -clock_fall  -min 0                       [get_ports {I2S_WS2_PAD I2S_SDI3_PAD I2S_SDI2_PAD I2S_SDI1_PAD I2S_SDI0_PAD }]
set_output_delay -add_delay -clock i2s_sclk_in_2   -max -7 [get_ports {I2S_SDI3_PAD I2S_SDI2_PAD I2S_SDI1_PAD I2S_SDI0_PAD I2S_SDO2_PAD GBE_RXD1_PAD }]
set_output_delay -add_delay -clock i2s_sclk_in_2   -min 0                     [get_ports {I2S_SDI3_PAD I2S_SDI2_PAD I2S_SDI1_PAD I2S_SDI0_PAD I2S_SDO2_PAD GBE_RXD1_PAD }]

## modify by yli 0919
set_output_delay -add_delay -clock i2s_sclk_out_2_pad -clock_fall -max [expr [expr  $PERIOD_CLK_AUDIO - $UNCER_VSI - $IO_SKEW_ART] - 0.5] [get_ports {I2S_WS2_PAD I2S_SDI3_PAD I2S_SDI2_PAD I2S_SDI1_PAD I2S_SDI0_PAD I2S_SDO2_PAD GBE_RXD1_PAD}]
set_output_delay -add_delay -clock i2s_sclk_out_2_pad -clock_fall -min [expr [expr                      $UNCER_VSI + $IO_SKEW_ART] + 1.6 + 2.2] [get_ports {I2S_WS2_PAD I2S_SDI3_PAD I2S_SDI2_PAD I2S_SDI1_PAD I2S_SDI0_PAD I2S_SDO2_PAD GBE_RXD1_PAD}]
## modify by yli 0919
set_input_delay  -add_delay -clock vir_i2s_sclk_out -clock_fall -max [expr [expr  $PERIOD_CLK_AUDIO - $UNCER_VSI - $IO_SKEW] -4 - 0.2 ] [get_ports {I2S_SDI3_PAD I2S_SDI2_PAD I2S_SDI1_PAD I2S_SDI0_PAD}]
set_input_delay  -add_delay -clock vir_i2s_sclk_out -clock_fall -min [expr                      $UNCER_VSI + $IO_SKEW] [get_ports {I2S_SDI3_PAD I2S_SDI2_PAD I2S_SDI1_PAD I2S_SDI0_PAD}]

set_output_delay -add_delay -clock vir_CLK_NOC_M7_AHB -max [expr  $PERIOD_CLK_ADCPLL_300M/2] [get_ports {I2S*3_PAD}]
set_output_delay -add_delay -clock vir_CLK_NOC_M7_AHB -min 1                                 [get_ports {I2S*3_PAD}]
set_input_delay  -add_delay -clock vir_CLK_NOC_M7_AHB -max [expr  $PERIOD_CLK_ADCPLL_300M/2] [get_ports {I2S*3_PAD}]
set_input_delay  -add_delay -clock vir_CLK_NOC_M7_AHB -min 1                                 [get_ports {I2S*3_PAD}]
set_output_delay -add_delay -clock vir_CLK_NOC_BB     -max [expr  $PERIOD_CLK_ADCPLL_300M/2] [get_ports {I2S*3_PAD}]
set_output_delay -add_delay -clock vir_CLK_NOC_BB     -min 0                                 [get_ports {I2S*3_PAD}]
set_input_delay  -add_delay -clock vir_CLK_NOC_BB     -max [expr  $PERIOD_CLK_ADCPLL_300M/2] [get_ports {I2S*3_PAD}]
set_input_delay  -add_delay -clock vir_CLK_NOC_BB     -min 0                                 [get_ports {I2S*3_PAD}]

# added by yli 0726 for DVP_EXT_OUT3-0 0929
set_output_delay -add_delay -clock CLK_DVP_PIX_OUT0 -max [expr [expr  $PERIOD_CLK_PIX_2 - $UNCER_VSI - $IO_SKEW] - 0.6 - 1] [get_ports {I2S_*3_PAD}]
set_output_delay -add_delay -clock CLK_DVP_PIX_OUT0 -min [expr [expr                      $UNCER_VSI - $IO_SKEW] + 2.5 + 1.5 ] [get_ports {I2S_*3_PAD}]
set_output_delay -add_delay -clock_fall -clock CLK_DVP_PIX_OUT0 -max [expr [expr  $PERIOD_CLK_PIX_2 - $UNCER_VSI - $IO_SKEW] - 0.6]  [get_ports {I2S_*3_PAD}]
set_output_delay -add_delay -clock_fall -clock CLK_DVP_PIX_OUT0 -min [expr [expr                      $UNCER_VSI - $IO_SKEW] + 2.5 + 1.5 ] [get_ports {I2S_*3_PAD}]
#replace new i2s by yli 0713
##set_input_delay  -add_delay -clock i2s_sclk_in_3  -max [expr  $CP_CLK_I2S/4] [get_ports {I2S_WS3_PAD I2S_SDI3_PAD I2S_SDO3_PAD}]
##set_input_delay  -add_delay -clock i2s_sclk_in_3  -min 0                     [get_ports {I2S_WS3_PAD I2S_SDI3_PAD I2S_SDO3_PAD}]
##set_output_delay -add_delay -clock i2s_sclk_out_3_pad -clock_fall -max [expr  $PERIOD_CLK_AUDIO - $UNCER_VSI - $IO_SKEW] [get_ports {I2S_WS3_PAD I2S_SDI3_PAD I2S_SDO3_PAD}]
##set_output_delay -add_delay -clock i2s_sclk_out_3_pad -clock_fall -min [expr                      $UNCER_VSI + $IO_SKEW] [get_ports {I2S_WS3_PAD I2S_SDI3_PAD I2S_SDO3_PAD}]
##set_input_delay  -add_delay -clock i2s_mstr3_sclk -max [expr  $PERIOD_CLK_AUDIO/4 - $UNCER_VSI - $IO_SKEW] [get_ports {I2S_WS3_PAD I2S_SDI3_PAD I2S_SDO3_PAD}]
##set_input_delay  -add_delay -clock i2s_mstr3_sclk -min [expr                        $UNCER_VSI + $IO_SKEW] [get_ports {I2S_WS3_PAD I2S_SDI3_PAD I2S_SDO3_PAD}]
##set_output_delay -add_delay -clock hdmi_typec_i2s_sclk_pad -clock_fall -max [expr  $PERIOD_CLK_AUDIO/2 - $UNCER_VSI - $IO_SKEW] [get_ports {I2S_WS3_PAD I2S_SDI3_PAD I2S_SDO3_PAD}]
##set_output_delay -add_delay -clock hdmi_typec_i2s_sclk_pad  -clock_fall -min [expr                        $UNCER_VSI + $IO_SKEW] [get_ports {I2S_WS3_PAD I2S_SDI3_PAD I2S_SDO3_PAD}]

#modify by yli 0919
set_input_delay  -add_delay -clock i2s_sclk_in_3 -clock_fall  -max 0.5                     [get_ports {I2S_WS3_PAD I2S_SDI3_PAD I2S_SDO3_PAD I2S_SDO2_PAD I2S_SDO1_PAD I2S_SDO0_PAD GBE_RXD0_PAD GBE_RXD1_PAD GBE_RXD2_PAD GBE_RXD3_PAD GBE_MDIO_PAD}]
set_input_delay  -add_delay -clock i2s_sclk_in_3 -clock_fall  -min 0                       [get_ports {I2S_WS3_PAD I2S_SDI3_PAD I2S_SDO3_PAD I2S_SDO2_PAD I2S_SDO1_PAD I2S_SDO0_PAD GBE_RXD0_PAD GBE_RXD1_PAD GBE_RXD2_PAD GBE_RXD3_PAD GBE_MDIO_PAD}]
set_output_delay -add_delay -clock i2s_sclk_in_3   -max [expr  [expr [expr  $CP_CLK_I2S/2] - 10] -1.2 ] [get_ports {I2S_SDO3_PAD I2S_SDO2_PAD I2S_SDO1_PAD I2S_SDO0_PAD GBE_RXD0_PAD GBE_RXD1_PAD GBE_RXD2_PAD GBE_RXD3_PAD}]
set_output_delay -add_delay -clock i2s_sclk_in_3   -min 0                     [get_ports {I2S_SDO3_PAD I2S_SDO2_PAD I2S_SDO1_PAD I2S_SDO0_PAD GBE_RXD0_PAD GBE_RXD1_PAD GBE_RXD2_PAD GBE_RXD3_PAD}]

## modify by yli 0919
set_output_delay -add_delay -clock i2s_sclk_out_3_pad -clock_fall -max [expr [expr  $PERIOD_CLK_AUDIO - $UNCER_VSI - $IO_SKEW_ART] - 0.5] [get_ports {I2S_WS3_PAD I2S_SDI3_PAD I2S_SDO3_PAD I2S_SDO2_PAD I2S_SDO1_PAD I2S_SDO0_PAD GBE_RXD3_PAD GBE_RXD2_PAD GBE_RXD1_PAD GBE_RXD0_PAD GBE_MDIO_PAD}]
set_output_delay -add_delay -clock i2s_sclk_out_3_pad -clock_fall -min [expr [expr                      $UNCER_VSI + $IO_SKEW_ART] + 2.5 + 1] [get_ports {I2S_WS3_PAD I2S_SDI3_PAD I2S_SDO3_PAD I2S_SDO2_PAD I2S_SDO1_PAD I2S_SDO0_PAD GBE_RXD3_PAD GBE_RXD2_PAD GBE_RXD1_PAD GBE_RXD0_PAD GBE_MDIO_PAD}]
## modify by yli 0919
set_input_delay  -add_delay -clock vir_i2s_sclk_out -clock_fall -max [expr [expr  $PERIOD_CLK_AUDIO - $UNCER_VSI - $IO_SKEW] -4 - 0.2 ] [get_ports {I2S_SDI3_PAD I2S_SDO3_PAD I2S_SDO2_PAD I2S_SDO1_PAD I2S_SDO0_PAD GBE_RXD3_PAD GBE_RXD2_PAD GBE_RXD1_PAD GBE_RXD0_PAD}]
set_input_delay  -add_delay -clock vir_i2s_sclk_out -clock_fall -min [expr                      $UNCER_VSI + $IO_SKEW] [get_ports {I2S_SDI3_PAD I2S_SDO3_PAD I2S_SDO2_PAD I2S_SDO1_PAD I2S_SDO0_PAD GBE_RXD3_PAD GBE_RXD2_PAD GBE_RXD1_PAD GBE_RXD0_PAD}]
set_output_delay -add_delay -clock hdmi_typec_i2s_sclk_pad -clock_fall -max [expr [expr  $PERIOD_CLK_AUDIO - $UNCER_VSI - $IO_SKEW_ART] -2 ] [get_ports {I2S_WS3_PAD I2S_SDO3_PAD I2S_SDO2_PAD I2S_SDO1_PAD I2S_SDO0_PAD GBE_RXD3_PAD GBE_RXD2_PAD GBE_RXD1_PAD GBE_RXD0_PAD GBE_MDIO_PAD}]
set_output_delay -add_delay -clock hdmi_typec_i2s_sclk_pad -clock_fall -min [expr [expr                      $UNCER_VSI + $IO_SKEW_ART] + 2.5 + 1.7] [get_ports {I2S_WS3_PAD I2S_SDO3_PAD I2S_SDO2_PAD I2S_SDO1_PAD I2S_SDO0_PAD GBE_RXD3_PAD GBE_RXD2_PAD GBE_RXD1_PAD GBE_RXD0_PAD GBE_MDIO_PAD}]


#SD #
### modify ref clk from CLK_SDC_SAMPLE/CLK_SDC_DRV to CLK_SD_CKIN_DRV/CLK_SD_CKIN_SAMPLE yli 0629, 0929
set_input_delay  -add_delay -clock vir_CLK_SD_CKIN_SAMPLE  -max  1.5    [get_ports SD_CCMD_PAD] 
set_input_delay  -add_delay -clock vir_CLK_SD_CKIN_SAMPLE  -min  0.25 [get_ports SD_CCMD_PAD] 
set_output_delay -add_delay -clock CLK_SD_CKIN_DRV_OUT     -max [expr [expr $PERIOD_CLK_SDC - $UNCER_VSI - $IO_SKEW] -0.2]  [get_ports SD_CCMD_PAD]    
set_output_delay -add_delay -clock CLK_SD_CKIN_DRV_OUT     -min [expr [expr                   $UNCER_VSI + $IO_SKEW] + 2 + 1.2 ] [get_ports SD_CCMD_PAD]    
set_input_delay  -add_delay -clock vir_CLK_SD_CKIN_SAMPLE  -max  1.5  [get_ports {SD_CDATA_0_PAD SD_CDATA_1_PAD SD_CDATA_2_PAD SD_CDATA_3_PAD}]
set_input_delay  -add_delay -clock vir_CLK_SD_CKIN_SAMPLE  -min  0.5  [get_ports {SD_CDATA_0_PAD SD_CDATA_1_PAD SD_CDATA_2_PAD SD_CDATA_3_PAD}]
# Add negedge clk constraints for SD input data
set_input_delay  -add_delay -clock_fall -clock vir_CLK_SD_CKIN_SAMPLE  -max  1.5  [get_ports {SD_CDATA_0_PAD SD_CDATA_1_PAD SD_CDATA_2_PAD SD_CDATA_3_PAD}]
set_input_delay  -add_delay -clock_fall -clock vir_CLK_SD_CKIN_SAMPLE  -min  0.5  [get_ports {SD_CDATA_0_PAD SD_CDATA_1_PAD SD_CDATA_2_PAD SD_CDATA_3_PAD}]
#0929 
set_output_delay -add_delay -clock CLK_SD_CKIN_DRV_OUT     -max [ expr [expr $PERIOD_CLK_SDC - $UNCER_VSI - $IO_SKEW] - 3]              [get_ports {SD_CDATA_0_PAD SD_CDATA_1_PAD SD_CDATA_2_PAD SD_CDATA_3_PAD}]    
set_output_delay -add_delay -clock CLK_SD_CKIN_DRV_OUT     -min [ expr [expr                   $UNCER_VSI + $IO_SKEW] + 2 + 1.2]              [get_ports {SD_CDATA_0_PAD SD_CDATA_1_PAD SD_CDATA_2_PAD SD_CDATA_3_PAD}]   
set_output_delay -add_delay -clock CLK_SD_CKIN_DRV_OUT     -max [ expr [expr $PERIOD_CLK_SDC - $UNCER_VSI - $IO_SKEW] - 3] -clock_fall  [get_ports {SD_CDATA_0_PAD SD_CDATA_1_PAD SD_CDATA_2_PAD SD_CDATA_3_PAD}]    
set_output_delay -add_delay -clock CLK_SD_CKIN_DRV_OUT     -min [ expr [expr                   $UNCER_VSI + $IO_SKEW] + 2 + 1.2] -clock_fall  [get_ports {SD_CDATA_0_PAD SD_CDATA_1_PAD SD_CDATA_2_PAD SD_CDATA_3_PAD}]   





set_output_delay -add_delay -clock vir_CLK_NOC_M7_AHB -max [expr  $PERIOD_CLK_ADCPLL_300M/2] [get_ports {SD_*_PAD}]
set_output_delay -add_delay -clock vir_CLK_NOC_M7_AHB -min 1                                 [get_ports {SD_*_PAD}]
set_input_delay  -add_delay -clock vir_CLK_NOC_M7_AHB -max [expr  $PERIOD_CLK_ADCPLL_300M/2] [get_ports {SD_*_PAD}]
# modify -from 1 -> 1.15 for waive timing violation 1024 by yli
set_input_delay  -add_delay -clock vir_CLK_NOC_M7_AHB -min 1.15                              [get_ports {SD_*_PAD}]
#  qspi #
#move qspi to SD pad by yli 0726, 0929
set_output_delay -add_delay -clock  qspi_sclk_pad -max [expr [expr $PERIOD_CLK_DSP0_200M - $UNCER_VSI - $IO_SKEW_ART] -1 ] [get_ports {SD_CCMD_PAD SD_CDATA_0_PAD SD_CDATA_1_PAD SD_CDATA_2_PAD SD_CDATA_3_PAD} ] 
set_output_delay -add_delay -clock  qspi_sclk_pad -min [expr [expr                         $UNCER_VSI + $IO_SKEW_ART] + 2.5 + 0.8 ] [get_ports {SD_CCMD_PAD SD_CDATA_0_PAD SD_CDATA_1_PAD SD_CDATA_2_PAD SD_CDATA_3_PAD} ] 
set_output_delay -add_delay -clock_fall  -clock qspi_sclk_pad -max [expr [expr $PERIOD_CLK_DSP0_200M - $UNCER_VSI - $IO_SKEW_ART] -1 ] [get_ports {SD_CCMD_PAD SD_CDATA_0_PAD SD_CDATA_1_PAD SD_CDATA_2_PAD SD_CDATA_3_PAD} ] 
set_output_delay -add_delay -clock_fall  -clock qspi_sclk_pad -min [expr [expr                         $UNCER_VSI + $IO_SKEW_ART] +2.5 + 0.8 ] [get_ports {SD_CCMD_PAD SD_CDATA_0_PAD SD_CDATA_1_PAD SD_CDATA_2_PAD SD_CDATA_3_PAD} ] 
set_input_delay  -add_delay -clock  vir_CLK_M7_FLASH -max [expr [expr $PERIOD_CLK_DSP0_200M- $UNCER_VSI - $IO_SKEW] - 0.7] [get_ports {SD_CDATA_0_PAD SD_CDATA_1_PAD SD_CDATA_2_PAD SD_CDATA_3_PAD} ] 
set_input_delay  -add_delay -clock  vir_CLK_M7_FLASH -min [expr [expr                        $UNCER_VSI + $IO_SKEW] + 1 ] [get_ports {SD_CDATA_0_PAD SD_CDATA_1_PAD SD_CDATA_2_PAD SD_CDATA_3_PAD} ] 

# VIDEO IF #

set_output_delay -add_delay -clock vir_CLK_NOC_M7_AHB -max [expr  $PERIOD_CLK_ADCPLL_300M/2] [get_ports {PCLK*_PAD DE*_PAD VSYNC*_PAD HSYNC*_PAD}]
set_output_delay -add_delay -clock vir_CLK_NOC_M7_AHB -min 1                                 [get_ports {PCLK*_PAD DE*_PAD VSYNC*_PAD HSYNC*_PAD}]
set_input_delay  -add_delay -clock vir_CLK_NOC_M7_AHB -max [expr  $PERIOD_CLK_ADCPLL_300M/2] [get_ports {PCLK*_PAD DE*_PAD VSYNC*_PAD HSYNC*_PAD}]
set_input_delay  -add_delay -clock vir_CLK_NOC_M7_AHB -min 1                                 [get_ports {PCLK*_PAD DE*_PAD VSYNC*_PAD HSYNC*_PAD}]

#modify 0919 yli
set_output_delay -add_delay -clock vir_CLK_NOC_M7_AHB -max [expr [expr  $PERIOD_CLK_ADCPLL_300M/2] - 1] [get_ports {QE*_PAD}]
set_output_delay -add_delay -clock vir_CLK_NOC_M7_AHB -min 1                                 [get_ports {QE*_PAD}]
set_input_delay  -add_delay -clock vir_CLK_NOC_M7_AHB -max [expr  $PERIOD_CLK_ADCPLL_300M/2] [get_ports {QE*_PAD}]
set_input_delay  -add_delay -clock vir_CLK_NOC_M7_AHB -min 1                                 [get_ports {QE*_PAD}]

# added by yli 0726 for DVP_EXT_OUT7-4, 0929
set_output_delay -add_delay -clock CLK_DVP_PIX_OUT0 -max [expr [expr  $PERIOD_CLK_PIX_2 - $UNCER_VSI - $IO_SKEW] - 0.5 - 0.3 ] [get_ports {PCLK1_PAD DE1_PAD VSYNC1_PAD HSYNC1_PAD}]
set_output_delay -add_delay -clock CLK_DVP_PIX_OUT0 -min [expr [expr                      $UNCER_VSI - $IO_SKEW] + 2.5 + 1.5 ]  [get_ports {PCLK1_PAD DE1_PAD VSYNC1_PAD HSYNC1_PAD}]
set_output_delay -add_delay -clock_fall -clock CLK_DVP_PIX_OUT0 -max [expr [expr  $PERIOD_CLK_PIX_2 - $UNCER_VSI - $IO_SKEW] -0.5 - 0.3 ] [get_ports {PCLK1_PAD DE1_PAD VSYNC1_PAD HSYNC1_PAD}]
set_output_delay -add_delay -clock_fall -clock CLK_DVP_PIX_OUT0 -min [expr [expr                      $UNCER_VSI - $IO_SKEW] + 2.5 + 1.5] [get_ports {PCLK1_PAD DE1_PAD VSYNC1_PAD HSYNC1_PAD}]

### modify by yli 0630
### change output delay by yli 0719
## Change output delay to 3.332ns by yli i0725 0929
set_output_delay -add_delay -clock CLK_DVP_PIX_OUT0 -max [expr [expr  $PERIOD_CLK_PIX_2 - $UNCER_VSI - $IO_SKEW] -0.5 - 0.5 ] [get_ports {DE*_PAD VSYNC*_PAD HSYNC*_PAD QE*_PAD}]
set_output_delay -add_delay -clock CLK_DVP_PIX_OUT0 -min [expr [expr                      $UNCER_VSI - $IO_SKEW] + 2.5 + 1.5 ] [get_ports {DE*_PAD VSYNC*_PAD HSYNC*_PAD QE*_PAD}]
set_output_delay -add_delay -clock_fall -clock CLK_DVP_PIX_OUT0 -max [expr [expr  $PERIOD_CLK_PIX_2 - $UNCER_VSI - $IO_SKEW] -0.5 - 0.5 ] [get_ports {DE*_PAD VSYNC*_PAD HSYNC*_PAD QE*_PAD}]
set_output_delay -add_delay -clock_fall -clock CLK_DVP_PIX_OUT0 -min [expr [expr                      $UNCER_VSI - $IO_SKEW] + 2.5 + 1.5 ] [get_ports {DE*_PAD VSYNC*_PAD HSYNC*_PAD QE*_PAD}]

# change output delay by yli 0719
# change IO port of DE*PAD to DE0_PAD/DE1_PAD for CLK_DVP_0_PAD/CLK_DVP_1_PAD by yli 0725
set_input_delay  -add_delay -clock CLK_DVP_0_PAD             -max [expr [expr $PERIOD_CLK_DVP_0_PAD*1.25 ] - 0.8] [get_ports {DE0_PAD VSYNC*_PAD HSYNC*_PAD QE*_PAD}]
set_input_delay  -add_delay -clock CLK_DVP_0_PAD             -min [expr [expr $PERIOD_CLK_DVP_0_PAD*1.25 ] - 0.8] [get_ports {DE0_PAD VSYNC*_PAD HSYNC*_PAD QE*_PAD}]
set_input_delay  -add_delay -clock_fall -clock CLK_DVP_0_PAD -max [expr [expr $PERIOD_CLK_DVP_0_PAD*1.25 ] - 0.8] [get_ports {DE0_PAD VSYNC*_PAD HSYNC*_PAD QE*_PAD}]
set_input_delay  -add_delay -clock_fall -clock CLK_DVP_0_PAD -min [expr [expr $PERIOD_CLK_DVP_0_PAD*1.25 ] - 0.8] [get_ports {DE0_PAD VSYNC*_PAD HSYNC*_PAD QE*_PAD}]
set_input_delay  -add_delay -clock CLK_DVP_1_PAD             -max [expr [expr $PERIOD_CLK_DVP_1_PAD*1.25 ] - 0.8] [get_ports {DE1_PAD VSYNC*_PAD HSYNC*_PAD QE*_PAD}]
set_input_delay  -add_delay -clock CLK_DVP_1_PAD             -min [expr [expr $PERIOD_CLK_DVP_1_PAD*1.25 ] - 0.8] [get_ports {DE1_PAD VSYNC*_PAD HSYNC*_PAD QE*_PAD}]
set_input_delay  -add_delay -clock_fall -clock CLK_DVP_1_PAD -max [expr [expr $PERIOD_CLK_DVP_1_PAD*1.25 ] - 0.8] [get_ports {DE1_PAD VSYNC*_PAD HSYNC*_PAD QE*_PAD}]
set_input_delay  -add_delay -clock_fall -clock CLK_DVP_1_PAD -min [expr [expr $PERIOD_CLK_DVP_1_PAD*1.25 ] - 0.8] [get_ports {DE1_PAD VSYNC*_PAD HSYNC*_PAD QE*_PAD}]




#modify by yli 0919
set_output_delay -add_delay -max [expr 9.67 - 1 ] -clock vir_CLK_CORE_TYPEC [get_ports PCLK1_PAD ]
set_output_delay -add_delay -max [expr 9.67 - 1 ] -clock vir_CLK_CORE_TYPEC [get_ports DE1_PAD   ]
set_output_delay -add_delay -max [expr 9.67 - 1 ] -clock vir_CLK_CORE_TYPEC [get_ports VSYNC1_PAD]
set_output_delay -add_delay -max [expr 9.67 - 1 ] -clock vir_CLK_CORE_TYPEC [get_ports HSYNC1_PAD]
set_output_delay -add_delay -max [expr 9.67 - 1 ] -clock vir_CLK_CORE_TYPEC [get_ports QE1_0_PAD ]
set_output_delay -add_delay -max [expr 9.67 - 1 ] -clock vir_CLK_CORE_TYPEC [get_ports QE1_1_PAD ]
set_output_delay -add_delay -max [expr 9.07 - 1 ] -clock vir_CLK_CORE_TYPEC [get_ports QE1_6_PAD ]
set_output_delay -add_delay -max [expr 9.07 - 1 ] -clock vir_CLK_CORE_TYPEC [get_ports QE1_7_PAD ]
set_output_delay -add_delay -min 0 -clock vir_CLK_CORE_TYPEC [get_ports PCLK1_PAD ]
set_output_delay -add_delay -min 0 -clock vir_CLK_CORE_TYPEC [get_ports DE1_PAD   ]
set_output_delay -add_delay -min 0 -clock vir_CLK_CORE_TYPEC [get_ports VSYNC1_PAD]
set_output_delay -add_delay -min 0 -clock vir_CLK_CORE_TYPEC [get_ports HSYNC1_PAD]
set_output_delay -add_delay -min 0 -clock vir_CLK_CORE_TYPEC [get_ports QE1_0_PAD ]
set_output_delay -add_delay -min 0 -clock vir_CLK_CORE_TYPEC [get_ports QE1_1_PAD ]
set_output_delay -add_delay -min 0 -clock vir_CLK_CORE_TYPEC [get_ports QE1_6_PAD ]
set_output_delay -add_delay -min 0 -clock vir_CLK_CORE_TYPEC [get_ports QE1_7_PAD ]

set_input_delay 0 -add_delay -clock gen_tcpd_virt_clk_in [get_ports QE1_2_PAD ]
set_input_delay 0 -add_delay -clock gen_tcpd_virt_clk_in [get_ports QE1_3_PAD ]
set_input_delay 0 -add_delay -clock gen_tcpd_virt_clk_in [get_ports QE1_4_PAD ]
set_input_delay 0 -add_delay -clock gen_tcpd_virt_clk_in [get_ports QE1_5_PAD ]

# EMMC # 0929
set_input_delay -add_delay -max              1.5    -clock vir_clk_emmc_pad_1 [get_ports {EMMC_CCMD_PAD}]
set_input_delay -add_delay -min              [expr 1.2 + 0.5]  -clock vir_clk_emmc_pad_1 [get_ports {EMMC_CCMD_PAD}]
set_input_delay -add_delay -max              1.5  -clock vir_clk_emmc_pad_1 [get_ports {EMMC_D0_PAD}]
set_input_delay -add_delay -max              1.5  -clock vir_clk_emmc_pad_1 [get_ports {EMMC_D1_PAD}]
set_input_delay -add_delay -max              1.5  -clock vir_clk_emmc_pad_1 [get_ports {EMMC_D2_PAD}]
set_input_delay -add_delay -max              1.5  -clock vir_clk_emmc_pad_1 [get_ports {EMMC_D3_PAD}]
set_input_delay -add_delay -max              1.5  -clock vir_clk_emmc_pad_1 [get_ports {EMMC_D4_PAD}]
set_input_delay -add_delay -max              1.5  -clock vir_clk_emmc_pad_1 [get_ports {EMMC_D5_PAD}]
set_input_delay -add_delay -max              1.5  -clock vir_clk_emmc_pad_1 [get_ports {EMMC_D6_PAD}]
set_input_delay -add_delay -max              1.5  -clock vir_clk_emmc_pad_1 [get_ports {EMMC_D7_PAD}]
set_input_delay -add_delay -min              [expr 1.2 + 0.5]    -clock vir_clk_emmc_pad_1 [get_ports {EMMC_D0_PAD}]
set_input_delay -add_delay -min              [expr 1.2 + 0.5]    -clock vir_clk_emmc_pad_1 [get_ports {EMMC_D1_PAD}]
set_input_delay -add_delay -min              [expr 1.2 + 0.5]    -clock vir_clk_emmc_pad_1 [get_ports {EMMC_D2_PAD}]
set_input_delay -add_delay -min              [expr 1.2 + 0.5]    -clock vir_clk_emmc_pad_1 [get_ports {EMMC_D3_PAD}]
set_input_delay -add_delay -min              [expr 1.2 + 0.5]    -clock vir_clk_emmc_pad_1 [get_ports {EMMC_D4_PAD}]
set_input_delay -add_delay -min              [expr 1.2 + 0.5]    -clock vir_clk_emmc_pad_1 [get_ports {EMMC_D5_PAD}]
set_input_delay -add_delay -min              [expr 1.2 + 0.5]    -clock vir_clk_emmc_pad_1 [get_ports {EMMC_D6_PAD}]
set_input_delay -add_delay -min              [expr 1.2 + 0.5]    -clock vir_clk_emmc_pad_1 [get_ports {EMMC_D7_PAD}]
set_input_delay -add_delay -max -clock_fall  1.5  -clock vir_clk_emmc_pad_1 [get_ports {EMMC_D0_PAD}]
set_input_delay -add_delay -max -clock_fall  1.5  -clock vir_clk_emmc_pad_1 [get_ports {EMMC_D1_PAD}]
set_input_delay -add_delay -max -clock_fall  1.5  -clock vir_clk_emmc_pad_1 [get_ports {EMMC_D2_PAD}]
set_input_delay -add_delay -max -clock_fall  1.5  -clock vir_clk_emmc_pad_1 [get_ports {EMMC_D3_PAD}]
set_input_delay -add_delay -max -clock_fall  1.5  -clock vir_clk_emmc_pad_1 [get_ports {EMMC_D4_PAD}]
set_input_delay -add_delay -max -clock_fall  1.5  -clock vir_clk_emmc_pad_1 [get_ports {EMMC_D5_PAD}]
set_input_delay -add_delay -max -clock_fall  1.5  -clock vir_clk_emmc_pad_1 [get_ports {EMMC_D6_PAD}]
set_input_delay -add_delay -max -clock_fall  1.5  -clock vir_clk_emmc_pad_1 [get_ports {EMMC_D7_PAD}]
set_input_delay -add_delay -min -clock_fall  [expr 1.2 + 0.5]  -clock vir_clk_emmc_pad_1 [get_ports {EMMC_D0_PAD}]
set_input_delay -add_delay -min -clock_fall  [expr 1.2 + 0.5]  -clock vir_clk_emmc_pad_1 [get_ports {EMMC_D1_PAD}]
set_input_delay -add_delay -min -clock_fall  [expr 1.2 + 0.5]  -clock vir_clk_emmc_pad_1 [get_ports {EMMC_D2_PAD}]
set_input_delay -add_delay -min -clock_fall  [expr 1.2 + 0.5]  -clock vir_clk_emmc_pad_1 [get_ports {EMMC_D3_PAD}]
set_input_delay -add_delay -min -clock_fall  [expr 1.2 + 0.5]  -clock vir_clk_emmc_pad_1 [get_ports {EMMC_D4_PAD}]
set_input_delay -add_delay -min -clock_fall  [expr 1.2 + 0.5]  -clock vir_clk_emmc_pad_1 [get_ports {EMMC_D5_PAD}]
set_input_delay -add_delay -min -clock_fall  [expr 1.2 + 0.5]  -clock vir_clk_emmc_pad_1 [get_ports {EMMC_D6_PAD}]
set_input_delay -add_delay -min -clock_fall  [expr 1.2 + 0.5]  -clock vir_clk_emmc_pad_1 [get_ports {EMMC_D7_PAD}]

# change vir_clk_emmc_pad_0 -> CLK_EMMC_PAD_2_OUT 0629 0929
# remove fall edge data tirgger yli 0706
set_output_delay -clock CLK_EMMC_PAD_2_OUT              -max [expr [expr $PERIOD_CLK_EMMC - $UNCER_VSI - $IO_SKEW] - 0.1 - 0.3]   [get_ports EMMC_CCMD_PAD] -add_delay
set_output_delay -clock CLK_EMMC_PAD_2_OUT              -min [expr [expr                    $UNCER_VSI + $IO_SKEW] + 2 + 0.6]    [get_ports EMMC_CCMD_PAD] -add_delay
set_output_delay -clock CLK_EMMC_PAD_2_OUT              -max [expr [expr $PERIOD_CLK_EMMC - $UNCER_VSI - $IO_SKEW] - 0.1 - 0.3]   [get_ports EMMC_D0_PAD] -add_delay
set_output_delay -clock CLK_EMMC_PAD_2_OUT              -min [expr [expr                    $UNCER_VSI + $IO_SKEW] + 2 + 0.6]    [get_ports EMMC_D0_PAD] -add_delay
set_output_delay -clock CLK_EMMC_PAD_2_OUT -clock_fall  -max [expr [expr $PERIOD_CLK_EMMC - $UNCER_VSI - $IO_SKEW] - 0.1 - 0.3]   [get_ports EMMC_D0_PAD] -add_delay
set_output_delay -clock CLK_EMMC_PAD_2_OUT -clock_fall  -min [expr [expr                    $UNCER_VSI + $IO_SKEW] + 2 + 0.6]    [get_ports EMMC_D0_PAD] -add_delay
set_output_delay -clock CLK_EMMC_PAD_2_OUT              -max [expr [expr $PERIOD_CLK_EMMC - $UNCER_VSI - $IO_SKEW] - 0.1 - 0.3]   [get_ports EMMC_D1_PAD] -add_delay
set_output_delay -clock CLK_EMMC_PAD_2_OUT              -min [expr [expr                    $UNCER_VSI + $IO_SKEW] + 2 + 0.6]    [get_ports EMMC_D1_PAD] -add_delay
set_output_delay -clock CLK_EMMC_PAD_2_OUT -clock_fall  -max [expr [expr $PERIOD_CLK_EMMC - $UNCER_VSI - $IO_SKEW] - 0.1 - 0.3]   [get_ports EMMC_D1_PAD] -add_delay
set_output_delay -clock CLK_EMMC_PAD_2_OUT -clock_fall  -min [expr [expr                    $UNCER_VSI + $IO_SKEW] + 2 + 0.6]    [get_ports EMMC_D1_PAD] -add_delay
set_output_delay -clock CLK_EMMC_PAD_2_OUT              -max [expr [expr $PERIOD_CLK_EMMC - $UNCER_VSI - $IO_SKEW] - 0.1 - 0.3]   [get_ports EMMC_D2_PAD] -add_delay
set_output_delay -clock CLK_EMMC_PAD_2_OUT              -min [expr [expr                    $UNCER_VSI + $IO_SKEW] + 2 + 0.6]    [get_ports EMMC_D2_PAD] -add_delay
set_output_delay -clock CLK_EMMC_PAD_2_OUT -clock_fall  -max [expr [expr $PERIOD_CLK_EMMC - $UNCER_VSI - $IO_SKEW] - 0.1 - 0.3]   [get_ports EMMC_D2_PAD] -add_delay
set_output_delay -clock CLK_EMMC_PAD_2_OUT -clock_fall  -min [expr [expr                    $UNCER_VSI + $IO_SKEW] + 2 + 0.6]    [get_ports EMMC_D2_PAD] -add_delay
set_output_delay -clock CLK_EMMC_PAD_2_OUT              -max [expr [expr $PERIOD_CLK_EMMC - $UNCER_VSI - $IO_SKEW] - 0.1 - 0.3]   [get_ports EMMC_D3_PAD] -add_delay
set_output_delay -clock CLK_EMMC_PAD_2_OUT              -min [expr [expr                    $UNCER_VSI + $IO_SKEW] + 2 + 0.6]    [get_ports EMMC_D3_PAD] -add_delay
set_output_delay -clock CLK_EMMC_PAD_2_OUT -clock_fall  -max [expr [expr $PERIOD_CLK_EMMC - $UNCER_VSI - $IO_SKEW] - 0.1 - 0.3]   [get_ports EMMC_D3_PAD] -add_delay
set_output_delay -clock CLK_EMMC_PAD_2_OUT -clock_fall  -min [expr [expr                    $UNCER_VSI + $IO_SKEW] + 2 + 0.6]    [get_ports EMMC_D3_PAD] -add_delay
set_output_delay -clock CLK_EMMC_PAD_2_OUT              -max [expr [expr $PERIOD_CLK_EMMC - $UNCER_VSI - $IO_SKEW] - 0.1 - 0.3]   [get_ports EMMC_D4_PAD] -add_delay
set_output_delay -clock CLK_EMMC_PAD_2_OUT              -min [expr [expr                    $UNCER_VSI + $IO_SKEW] + 2 + 0.6]    [get_ports EMMC_D4_PAD] -add_delay
set_output_delay -clock CLK_EMMC_PAD_2_OUT -clock_fall  -max [expr [expr $PERIOD_CLK_EMMC - $UNCER_VSI - $IO_SKEW] - 0.1 - 0.3]   [get_ports EMMC_D4_PAD] -add_delay
set_output_delay -clock CLK_EMMC_PAD_2_OUT -clock_fall  -min [expr [expr                    $UNCER_VSI + $IO_SKEW] + 2 + 0.6]    [get_ports EMMC_D4_PAD] -add_delay
set_output_delay -clock CLK_EMMC_PAD_2_OUT              -max [expr [expr $PERIOD_CLK_EMMC - $UNCER_VSI - $IO_SKEW] - 0.1 - 0.3]   [get_ports EMMC_D5_PAD] -add_delay
set_output_delay -clock CLK_EMMC_PAD_2_OUT              -min [expr [expr                    $UNCER_VSI + $IO_SKEW] + 2 + 0.6]    [get_ports EMMC_D5_PAD] -add_delay
set_output_delay -clock CLK_EMMC_PAD_2_OUT -clock_fall  -max [expr [expr $PERIOD_CLK_EMMC - $UNCER_VSI - $IO_SKEW] - 0.1 - 0.3]   [get_ports EMMC_D5_PAD] -add_delay
set_output_delay -clock CLK_EMMC_PAD_2_OUT -clock_fall  -min [expr [expr                    $UNCER_VSI + $IO_SKEW] + 2 + 0.6]    [get_ports EMMC_D5_PAD] -add_delay
set_output_delay -clock CLK_EMMC_PAD_2_OUT              -max [expr [expr $PERIOD_CLK_EMMC - $UNCER_VSI - $IO_SKEW] - 0.1 - 0.3]   [get_ports EMMC_D6_PAD] -add_delay
set_output_delay -clock CLK_EMMC_PAD_2_OUT              -min [expr [expr                    $UNCER_VSI + $IO_SKEW] + 2 + 0.6]    [get_ports EMMC_D6_PAD] -add_delay
set_output_delay -clock CLK_EMMC_PAD_2_OUT -clock_fall  -max [expr [expr $PERIOD_CLK_EMMC - $UNCER_VSI - $IO_SKEW] - 0.1 - 0.3]   [get_ports EMMC_D6_PAD] -add_delay
set_output_delay -clock CLK_EMMC_PAD_2_OUT -clock_fall  -min [expr [expr                    $UNCER_VSI + $IO_SKEW] + 2 + 0.6]    [get_ports EMMC_D6_PAD] -add_delay
set_output_delay -clock CLK_EMMC_PAD_2_OUT              -max [expr [expr $PERIOD_CLK_EMMC - $UNCER_VSI - $IO_SKEW] - 0.1 - 0.3]   [get_ports EMMC_D7_PAD] -add_delay
set_output_delay -clock CLK_EMMC_PAD_2_OUT              -min [expr [expr                    $UNCER_VSI + $IO_SKEW] + 2 + 0.6]    [get_ports EMMC_D7_PAD] -add_delay
set_output_delay -clock CLK_EMMC_PAD_2_OUT -clock_fall  -max [expr [expr $PERIOD_CLK_EMMC - $UNCER_VSI - $IO_SKEW] - 0.1 - 0.3]   [get_ports EMMC_D7_PAD] -add_delay
set_output_delay -clock CLK_EMMC_PAD_2_OUT -clock_fall  -min [expr [expr                    $UNCER_VSI + $IO_SKEW] + 2 + 0.6]   [get_ports EMMC_D7_PAD] -add_delay




set_output_delay -add_delay -clock vir_CLK_NOC_M7_AHB -max [expr  $PERIOD_CLK_ADCPLL_300M/2] [get_ports {EMMC_*_PAD}]
set_output_delay -add_delay -clock vir_CLK_NOC_M7_AHB -min 1                                 [get_ports {EMMC_*_PAD}]
set_input_delay  -add_delay -clock vir_CLK_NOC_M7_AHB -max [expr  $PERIOD_CLK_ADCPLL_300M/2] [get_ports {EMMC_*_PAD}]
set_input_delay  -add_delay -clock vir_CLK_NOC_M7_AHB -min 1                                 [get_ports {EMMC_*_PAD}]

#comment qspi pad and move to SD pad by yli 0726
#set_output_delay -add_delay -clock  qspi_sclk_pad -max [expr $PERIOD_CLK_DSP0_200M - $UNCER_VSI - $IO_SKEW_ART] [get_ports {EMMC_CCMD_PAD EMMC_D0_PAD EMMC_D1_PAD EMMC_D2_PAD EMMC_D3_PAD} ] 
#set_output_delay -add_delay -clock  qspi_sclk_pad -min [expr                         $UNCER_VSI + $IO_SKEW_ART] [get_ports {EMMC_CCMD_PAD EMMC_D0_PAD EMMC_D1_PAD EMMC_D2_PAD EMMC_D3_PAD} ] 
## added by yli 0718
#set_output_delay -add_delay -clock_fall -clock  qspi_sclk_pad -max [expr $PERIOD_CLK_DSP0_200M - $UNCER_VSI - $IO_SKEW_ART] [get_ports {EMMC_CCMD_PAD EMMC_D0_PAD EMMC_D1_PAD EMMC_D2_PAD EMMC_D3_PAD} ] 
#set_output_delay -add_delay -clock_fall -clock  qspi_sclk_pad -min [expr                         $UNCER_VSI + $IO_SKEW_ART] [get_ports {EMMC_CCMD_PAD EMMC_D0_PAD EMMC_D1_PAD EMMC_D2_PAD EMMC_D3_PAD} ] 
### change half cycle to one cycle by yli 0725
#set_input_delay  -add_delay -clock  vir_CLK_M7_FLASH -max [expr $PERIOD_CLK_DSP0_200M- $UNCER_VSI - $IO_SKEW] [get_ports {EMMC_D0_PAD EMMC_D1_PAD EMMC_D2_PAD EMMC_D3_PAD} ] 
#set_input_delay  -add_delay -clock  vir_CLK_M7_FLASH -min [expr                        $UNCER_VSI + $IO_SKEW] [get_ports {EMMC_D0_PAD EMMC_D1_PAD EMMC_D2_PAD EMMC_D3_PAD} ] 



# USB #
set_output_delay -add_delay -clock vir_CLK_NOC_M7_AHB -max [expr  $PERIOD_CLK_ADCPLL_300M/2] [get_ports {USB_*_PAD}]
set_output_delay -add_delay -clock vir_CLK_NOC_M7_AHB -min 1                                 [get_ports {USB_*_PAD}]
set_input_delay  -add_delay -clock vir_CLK_NOC_M7_AHB -max [expr  $PERIOD_CLK_ADCPLL_300M/2] [get_ports {USB_*_PAD}]
set_input_delay  -add_delay -clock vir_CLK_NOC_M7_AHB -min 1                                 [get_ports {USB_*_PAD}]
set_input_delay  -add_delay -clock vir_CLK_CFG_150_G6 -max  1.998  [get_ports USB_OC_PAD]
set_input_delay  -add_delay -clock vir_CLK_CFG_150_G6 -min  0      [get_ports USB_OC_PAD]
set_output_delay -add_delay -clock vir_CLK_CFG_150_G6 -max  1.998  [get_ports USB_PWR_PAD]
set_output_delay -add_delay -clock vir_CLK_CFG_150_G6 -min  0      [get_ports USB_PWR_PAD]

#gbeth # 0929
set_output_delay -clock tx_output_clock              -max [expr $PERIOD_CLK_DSP0_250M - $UNCER_VSI - $IO_SKEW_ART] [get_ports GBE_TXD0_PAD] -add_delay
set_output_delay -clock tx_output_clock              -min [expr  [expr                         $UNCER_VSI + $IO_SKEW_ART] + 0.5 + 0.2 ] [get_ports GBE_TXD0_PAD] -add_delay
set_output_delay -clock tx_output_clock -clock_fall  -max [expr $PERIOD_CLK_DSP0_250M - $UNCER_VSI - $IO_SKEW_ART] [get_ports GBE_TXD0_PAD] -add_delay
set_output_delay -clock tx_output_clock -clock_fall  -min [expr  [expr                         $UNCER_VSI + $IO_SKEW_ART] + 0.5 + 0.2 ] [get_ports GBE_TXD0_PAD] -add_delay
set_output_delay -clock tx_output_clock              -max [expr $PERIOD_CLK_DSP0_250M - $UNCER_VSI - $IO_SKEW_ART] [get_ports GBE_TXD1_PAD] -add_delay
set_output_delay -clock tx_output_clock              -min [expr  [expr                         $UNCER_VSI + $IO_SKEW_ART] + 0.5 + 0.2 ] [get_ports GBE_TXD1_PAD] -add_delay
set_output_delay -clock tx_output_clock -clock_fall  -max [expr $PERIOD_CLK_DSP0_250M - $UNCER_VSI - $IO_SKEW_ART] [get_ports GBE_TXD1_PAD] -add_delay
set_output_delay -clock tx_output_clock -clock_fall  -min [expr  [expr                         $UNCER_VSI + $IO_SKEW_ART] + 0.5 + 0.2 ] [get_ports GBE_TXD1_PAD] -add_delay
set_output_delay -clock tx_output_clock              -max [expr $PERIOD_CLK_DSP0_250M - $UNCER_VSI - $IO_SKEW_ART] [get_ports GBE_TXD2_PAD] -add_delay
set_output_delay -clock tx_output_clock              -min [expr  [expr                         $UNCER_VSI + $IO_SKEW_ART]  + 0.5 + 0.2 ] [get_ports GBE_TXD2_PAD] -add_delay
set_output_delay -clock tx_output_clock -clock_fall  -max [expr $PERIOD_CLK_DSP0_250M - $UNCER_VSI - $IO_SKEW_ART] [get_ports GBE_TXD2_PAD] -add_delay
set_output_delay -clock tx_output_clock -clock_fall  -min [expr  [expr                         $UNCER_VSI + $IO_SKEW_ART]  + 0.5 + 0.2 ] [get_ports GBE_TXD2_PAD] -add_delay
set_output_delay -clock tx_output_clock              -max [expr $PERIOD_CLK_DSP0_250M - $UNCER_VSI - $IO_SKEW_ART] [get_ports GBE_TXD3_PAD] -add_delay
set_output_delay -clock tx_output_clock              -min [expr  [expr                         $UNCER_VSI + $IO_SKEW_ART]  + 0.5 + 0.2 ] [get_ports GBE_TXD3_PAD] -add_delay
set_output_delay -clock tx_output_clock -clock_fall  -max [expr $PERIOD_CLK_DSP0_250M - $UNCER_VSI - $IO_SKEW_ART] [get_ports GBE_TXD3_PAD] -add_delay
set_output_delay -clock tx_output_clock -clock_fall  -min [expr  [expr                         $UNCER_VSI + $IO_SKEW_ART] + 0.5 + 0.2 ] [get_ports GBE_TXD3_PAD] -add_delay
set_output_delay -clock tx_output_clock              -max [expr $PERIOD_CLK_DSP0_250M - $UNCER_VSI - $IO_SKEW_ART] [get_ports GBE_TXEN_PAD] -add_delay
set_output_delay -clock tx_output_clock              -min [expr  [expr                         $UNCER_VSI + $IO_SKEW_ART] + 0.5 + 0.2 ] [get_ports GBE_TXEN_PAD] -add_delay
set_output_delay -clock tx_output_clock -clock_fall  -max [expr $PERIOD_CLK_DSP0_250M - $UNCER_VSI - $IO_SKEW_ART] [get_ports GBE_TXEN_PAD] -add_delay
set_output_delay -clock tx_output_clock -clock_fall  -min [expr  [expr                         $UNCER_VSI + $IO_SKEW_ART] + 0.5 + 0.2 ] [get_ports GBE_TXEN_PAD] -add_delay
#modify 1.5 -> 1.2 by yli 0629
set_input_delay -max  1.2   -clock             [get_clocks vir_eth] -add_delay [get_ports GBE_RXD0_PAD]
set_input_delay -min -0.8 -clock               [get_clocks vir_eth] -add_delay [get_ports GBE_RXD0_PAD]
set_input_delay -max  1.2   -clock_fall -clock [get_clocks vir_eth] -add_delay [get_ports GBE_RXD0_PAD]
set_input_delay -min -0.8 -clock_fall -clock   [get_clocks vir_eth] -add_delay [get_ports GBE_RXD0_PAD]
set_input_delay -max  1.2   -clock             [get_clocks vir_eth] -add_delay [get_ports GBE_RXD1_PAD]
set_input_delay -min -0.8 -clock               [get_clocks vir_eth] -add_delay [get_ports GBE_RXD1_PAD]
set_input_delay -max  1.2   -clock_fall -clock [get_clocks vir_eth] -add_delay [get_ports GBE_RXD1_PAD]
set_input_delay -min -0.8 -clock_fall -clock   [get_clocks vir_eth] -add_delay [get_ports GBE_RXD1_PAD]
set_input_delay -max  1.2   -clock             [get_clocks vir_eth] -add_delay [get_ports GBE_RXD2_PAD]
set_input_delay -min -0.8 -clock               [get_clocks vir_eth] -add_delay [get_ports GBE_RXD2_PAD]
set_input_delay -max  1.2   -clock_fall -clock [get_clocks vir_eth] -add_delay [get_ports GBE_RXD2_PAD]
set_input_delay -min -0.8 -clock_fall -clock   [get_clocks vir_eth] -add_delay [get_ports GBE_RXD2_PAD]
set_input_delay -max  1.2   -clock             [get_clocks vir_eth] -add_delay [get_ports GBE_RXD3_PAD]
set_input_delay -min -0.8 -clock               [get_clocks vir_eth] -add_delay [get_ports GBE_RXD3_PAD]
set_input_delay -max  1.2   -clock_fall -clock [get_clocks vir_eth] -add_delay [get_ports GBE_RXD3_PAD]
set_input_delay -min -0.8 -clock_fall -clock   [get_clocks vir_eth] -add_delay [get_ports GBE_RXD3_PAD]
set_input_delay -max  1.2   -clock             [get_clocks vir_eth] -add_delay [get_ports GBE_RXEN_PAD]
set_input_delay -min -0.8 -clock               [get_clocks vir_eth] -add_delay [get_ports GBE_RXEN_PAD]
set_input_delay -max  1.2   -clock_fall -clock [get_clocks vir_eth] -add_delay [get_ports GBE_RXEN_PAD]
set_input_delay -min -0.8 -clock_fall -clock   [get_clocks vir_eth] -add_delay [get_ports GBE_RXEN_PAD]

set_output_delay -add_delay -clock vir_CLK_NOC_M7_AHB -max [expr  $PERIOD_CLK_ADCPLL_300M/2] [get_ports {GBE_*_PAD}]
set_output_delay -add_delay -clock vir_CLK_NOC_M7_AHB -min 1                                 [get_ports {GBE_*_PAD}]
set_input_delay  -add_delay -clock vir_CLK_NOC_M7_AHB -max [expr  $PERIOD_CLK_ADCPLL_300M/2] [get_ports {GBE_*_PAD}]
set_input_delay  -add_delay -clock vir_CLK_NOC_M7_AHB -min 1                                 [get_ports {GBE_*_PAD}]


set_output_delay -add_delay -clock vir_CLK_NOC_BB -max -0.5 [remove_from_collection [get_ports {GBE_*_PAD}] [get_ports {GBE_TXEN_PAD GBE_INT_PAD GBE_CLK_PAD}]]
set_output_delay -add_delay -clock vir_CLK_NOC_BB -min 0                               [remove_from_collection [get_ports {GBE_*_PAD}] [get_ports {GBE_TXEN_PAD GBE_INT_PAD GBE_CLK_PAD}]]
set_input_delay  -add_delay -clock vir_CLK_NOC_BB -max [expr  $PERIOD_CLK_DSP0_200M/2] [get_ports {GBE_TXEN_PAD}]
set_input_delay  -add_delay -clock vir_CLK_NOC_BB -min 1                               [get_ports {GBE_TXEN_PAD}]

#gbeth#
#replace new i2s by yli 0713
##set_input_delay  -add_delay -clock i2s_sclk_in_0  -max [expr  $CP_CLK_I2S/4] [get_ports {GBE_RXD3_PAD}]
##set_input_delay  -add_delay -clock i2s_sclk_in_0  -min 0                     [get_ports {GBE_RXD3_PAD}]
##set_output_delay -add_delay -clock i2s_sclk_out_0_pad -clock_fall -max [expr  $PERIOD_CLK_AUDIO/2 - $UNCER_VSI - $IO_SKEW] [get_ports {GBE_RXD3_PAD}]
##set_output_delay -add_delay -clock i2s_sclk_out_0_pad -clock_fall -min [expr                      $UNCER_VSI + $IO_SKEW] [get_ports {GBE_RXD3_PAD}]
##set_input_delay  -add_delay -clock i2s_mstr0_sclk             -max [expr  $PERIOD_CLK_AUDIO/4 - $UNCER_VSI - $IO_SKEW] [get_ports {GBE_RXD3_PAD}]
##set_input_delay  -add_delay -clock i2s_mstr0_sclk             -min [expr                        $UNCER_VSI + $IO_SKEW] [get_ports {GBE_RXD3_PAD}]
##set_input_delay  -add_delay -clock i2s_sclk_in_1  -max [expr  $CP_CLK_I2S/4] [get_ports {GBE_RXD2_PAD}]
##set_input_delay  -add_delay -clock i2s_sclk_in_1  -min 0                     [get_ports {GBE_RXD2_PAD}]
##set_output_delay -add_delay -clock i2s_sclk_out_1_pad -clock_fall -max [expr  $PERIOD_CLK_AUDIO/2 - $UNCER_VSI - $IO_SKEW] [get_ports {GBE_RXD2_PAD}]
##set_output_delay -add_delay -clock i2s_sclk_out_1_pad -clock_fall -min [expr                      $UNCER_VSI + $IO_SKEW] [get_ports {GBE_RXD2_PAD}]
##set_input_delay  -add_delay -clock i2s_mstr1_sclk             -max [expr  $PERIOD_CLK_AUDIO/4 - $UNCER_VSI - $IO_SKEW] [get_ports {GBE_RXD2_PAD}]
##set_input_delay  -add_delay -clock i2s_mstr1_sclk             -min [expr                        $UNCER_VSI + $IO_SKEW] [get_ports {GBE_RXD2_PAD}]
##
##set_input_delay  -add_delay -clock i2s_sclk_in_2  -max [expr  $CP_CLK_I2S/4] [get_ports {GBE_RXD1_PAD}]
##set_input_delay  -add_delay -clock i2s_sclk_in_2  -min 0                     [get_ports {GBE_RXD1_PAD}]
##set_output_delay -add_delay -clock i2s_sclk_out_2_pad -clock_fall -max [expr  $PERIOD_CLK_AUDIO/2 - $UNCER_VSI - $IO_SKEW] [get_ports {GBE_RXD1_PAD}]
##set_output_delay -add_delay -clock i2s_sclk_out_2_pad -clock_fall -min [expr                      $UNCER_VSI + $IO_SKEW] [get_ports {GBE_RXD1_PAD}]
##set_input_delay  -add_delay -clock i2s_mstr2_sclk             -max [expr  $PERIOD_CLK_AUDIO/4 - $UNCER_VSI - $IO_SKEW] [get_ports {GBE_RXD1_PAD}]
##set_input_delay  -add_delay -clock i2s_mstr2_sclk             -min [expr                        $UNCER_VSI + $IO_SKEW] [get_ports {GBE_RXD1_PAD}]
##
##set_input_delay  -add_delay -clock i2s_sclk_in_3  -max [expr  $CP_CLK_I2S/4] [get_ports {GBE_RXD0_PAD GBE_MDIO_PAD}]
##set_input_delay  -add_delay -clock i2s_sclk_in_3  -min 0                     [get_ports {GBE_RXD0_PAD GBE_MDIO_PAD}]
##set_output_delay -add_delay -clock i2s_sclk_out_3_pad -clock_fall -max [expr  $PERIOD_CLK_AUDIO/2 - $UNCER_VSI - $IO_SKEW] [get_ports {GBE_MDIO_PAD}]
##set_output_delay -add_delay -clock i2s_sclk_out_3_pad -clock_fall -min [expr                      $UNCER_VSI + $IO_SKEW] [get_ports {GBE_MDIO_PAD}]
##set_input_delay  -add_delay -clock i2s_mstr3_sclk             -max [expr  $PERIOD_CLK_AUDIO/4 - $UNCER_VSI - $IO_SKEW] [get_ports {GBE_MDIO_PAD}]
##set_input_delay  -add_delay -clock i2s_mstr3_sclk             -min [expr                        $UNCER_VSI + $IO_SKEW] [get_ports {GBE_MDIO_PAD}]

#modify by yli 0919
set_input_delay  -add_delay -clock i2s_sclk_in_gbe_3 -clock_fall  -max 0.5                     [get_ports {I2S_WS3_PAD I2S_SDI3_PAD I2S_SDO3_PAD I2S_SDO2_PAD I2S_SDO1_PAD I2S_SDO0_PAD GBE_RXD0_PAD GBE_RXD1_PAD GBE_RXD2_PAD GBE_RXD3_PAD GBE_MDIO_PAD}]
set_input_delay  -add_delay -clock i2s_sclk_in_gbe_3 -clock_fall  -min 0                       [get_ports {I2S_WS3_PAD I2S_SDI3_PAD I2S_SDO3_PAD I2S_SDO2_PAD I2S_SDO1_PAD I2S_SDO0_PAD GBE_RXD0_PAD GBE_RXD1_PAD GBE_RXD2_PAD GBE_RXD3_PAD GBE_MDIO_PAD}]
set_output_delay -add_delay -clock i2s_sclk_in_gbe_3   -max -6 [get_ports {I2S_SDO3_PAD I2S_SDO2_PAD I2S_SDO1_PAD I2S_SDO0_PAD GBE_RXD0_PAD GBE_RXD1_PAD GBE_RXD2_PAD GBE_RXD3_PAD}]
set_output_delay -add_delay -clock i2s_sclk_in_gbe_3   -min 0                     [get_ports {I2S_SDO3_PAD I2S_SDO2_PAD I2S_SDO1_PAD I2S_SDO0_PAD GBE_RXD0_PAD GBE_RXD1_PAD GBE_RXD2_PAD GBE_RXD3_PAD}]

## modify by yli 0919,0929
set_output_delay -add_delay -clock i2s_sclk_out_3_gbe_pad -clock_fall -max [expr [expr  $PERIOD_CLK_AUDIO - $UNCER_VSI - $IO_SKEW_ART] - 1.5 - 0.5] [get_ports {I2S_WS3_PAD I2S_SDI3_PAD I2S_SDO3_PAD I2S_SDO2_PAD I2S_SDO1_PAD I2S_SDO0_PAD GBE_RXD3_PAD GBE_RXD2_PAD GBE_RXD1_PAD GBE_RXD0_PAD GBE_MDIO_PAD}]
set_output_delay -add_delay -clock i2s_sclk_out_3_gbe_pad -clock_fall -min [expr [expr                      $UNCER_VSI + $IO_SKEW_ART] + 1 + 1] [get_ports {I2S_WS3_PAD I2S_SDI3_PAD I2S_SDO3_PAD I2S_SDO2_PAD I2S_SDO1_PAD I2S_SDO0_PAD GBE_RXD3_PAD GBE_RXD2_PAD GBE_RXD1_PAD GBE_RXD0_PAD GBE_MDIO_PAD}]
## modify by yli 0919, 0929
set_input_delay  -add_delay -clock vir_i2s_sclk_out -clock_fall -max [expr [expr  $PERIOD_CLK_AUDIO - $UNCER_VSI - $IO_SKEW] -4 - 0.2 ] [get_ports {I2S_SDI3_PAD I2S_SDO3_PAD I2S_SDO2_PAD I2S_SDO1_PAD I2S_SDO0_PAD GBE_RXD3_PAD GBE_RXD2_PAD GBE_RXD1_PAD GBE_RXD0_PAD}]
set_input_delay  -add_delay -clock vir_i2s_sclk_out -clock_fall -min [expr                      $UNCER_VSI + $IO_SKEW] [get_ports {I2S_SDI3_PAD I2S_SDO3_PAD I2S_SDO2_PAD I2S_SDO1_PAD I2S_SDO0_PAD GBE_RXD3_PAD GBE_RXD2_PAD GBE_RXD1_PAD GBE_RXD0_PAD}]
set_output_delay -add_delay -clock hdmi_typec_i2s_sclk_gbe_pad -clock_fall -max [expr [expr  $PERIOD_CLK_AUDIO - $UNCER_VSI - $IO_SKEW_ART] -4.5] [get_ports {I2S_WS3_PAD I2S_SDO3_PAD I2S_SDO2_PAD I2S_SDO1_PAD I2S_SDO0_PAD GBE_RXD3_PAD GBE_RXD2_PAD GBE_RXD1_PAD GBE_RXD0_PAD GBE_MDIO_PAD}]
set_output_delay -add_delay -clock hdmi_typec_i2s_sclk_gbe_pad -clock_fall -min [expr [expr                      $UNCER_VSI + $IO_SKEW_ART] + 1.1 + 0.3 + 1.2]  [get_ports {I2S_WS3_PAD I2S_SDO3_PAD I2S_SDO2_PAD I2S_SDO1_PAD I2S_SDO0_PAD GBE_RXD3_PAD GBE_RXD2_PAD GBE_RXD1_PAD GBE_RXD0_PAD GBE_MDIO_PAD}]
##----------------gbeth end --------------------##

set_output_delay -add_delay -clock vir_CLK_NOC_M7_AHB -max [expr  $PERIOD_CLK_ADCPLL_300M/2] [get_ports {HDMI_*_PAD}]
set_output_delay -add_delay -clock vir_CLK_NOC_M7_AHB -min 1                                 [get_ports {HDMI_*_PAD}]
set_input_delay  -add_delay -clock vir_CLK_NOC_M7_AHB -max [expr  $PERIOD_CLK_ADCPLL_300M/2] [get_ports {HDMI_*_PAD}]
set_input_delay  -add_delay -clock vir_CLK_NOC_M7_AHB -min 1                                 [get_ports {HDMI_*_PAD}]
                                                                                                                 
set_output_delay -add_delay -clock vir_CLK_NOC_M7_AHB -max [expr  $PERIOD_CLK_ADCPLL_300M/2] [get_ports {HDMI_*_PAD}]
set_output_delay -add_delay -clock vir_CLK_NOC_M7_AHB -min 1                                 [get_ports {HDMI_*_PAD}]
set_input_delay  -add_delay -clock vir_CLK_NOC_M7_AHB -max [expr  $PERIOD_CLK_ADCPLL_300M/2] [get_ports {HDMI_*_PAD}]
set_input_delay  -add_delay -clock vir_CLK_NOC_M7_AHB -min 1                                 [get_ports {HDMI_*_PAD}]

set_output_delay -add_delay -clock vir_CLK_CEC_HDMI -max [expr  $PERIOD_CLK_OSC_32K/2] [get_ports {HDMI_CEC_PAD}]
set_output_delay -add_delay -clock vir_CLK_CEC_HDMI -min 0                             [get_ports {HDMI_CEC_PAD}]
set_input_delay  -add_delay -clock vir_CLK_CEC_HDMI -max [expr  $PERIOD_CLK_OSC_32K/2] [get_ports {HDMI_CEC_PAD}]
set_input_delay  -add_delay -clock vir_CLK_CEC_HDMI -min 0                             [get_ports {HDMI_CEC_PAD}]

set_output_delay -add_delay -clock vir_CLK_CFG_150_G2 -max [expr  $PERIOD_CLK_ADCPLL_150M/2] [get_ports {HDMI_SCL_PAD HDMI_SDA_PAD}]
set_output_delay -add_delay -clock vir_CLK_CFG_150_G2 -min 0                                 [get_ports {HDMI_SCL_PAD HDMI_SDA_PAD}]
set_input_delay  -add_delay -clock vir_CLK_CFG_150_G2 -max [expr  $PERIOD_CLK_ADCPLL_150M/2] [get_ports {HDMI_SCL_PAD HDMI_SDA_PAD}]
set_input_delay  -add_delay -clock vir_CLK_CFG_150_G2 -min 0                                 [get_ports {HDMI_SCL_PAD HDMI_SDA_PAD}]




#######################################
#    io multicycle path               #
#######################################
#comment 2 lines for repeater by yli 0711
#comment by yli 0719 since this is balance timing
#set_multicycle_path 2 -setup  -from sirius_sub_top_inst/data_repeater_dvp_inst/u_data_repeater*/data_buf_reg_*__*_/CK -to  [get_ports {DE*_PAD VSYNC*_PAD HSYNC*_PAD QE*_PAD}]
#set_multicycle_path 1 -hold   -from sirius_sub_top_inst/data_repeater_dvp_inst/u_data_repeater*/data_buf_reg_*__*_/CK -to  [get_ports {DE*_PAD VSYNC*_PAD HSYNC*_PAD QE*_PAD}]



set_multicycle_path 2 -setup  -to [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_sd_card_ctrl/U_DWC_mobile_storage_c2b/DWC_mobile_storage_bcm21_c2bl_card_detect_n_clk/GEN_FST2_sample_meta_reg_0_/D] -from [get_ports SD_CARD_DETECT_N_PAD]
set_multicycle_path 1 -hold   -to [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_sd_card_ctrl/U_DWC_mobile_storage_c2b/DWC_mobile_storage_bcm21_c2bl_card_detect_n_clk/GEN_FST2_sample_meta_reg_0_/D] -from [get_ports SD_CARD_DETECT_N_PAD]

set_multicycle_path 2 -setup  -to [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_sd_card_ctrl/U_DWC_mobile_storage_c2b/DWC_mobile_storage_bcm21_c2bl_card_write_prt_clk/GEN_FST2_sample_meta_reg_0_/D] -from [get_ports SD_CARD_WPRT_PAD]
set_multicycle_path 1 -hold   -to [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_sd_card_ctrl/U_DWC_mobile_storage_c2b/DWC_mobile_storage_bcm21_c2bl_card_write_prt_clk/GEN_FST2_sample_meta_reg_0_/D] -from [get_ports SD_CARD_WPRT_PAD]

set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio0/*]          -to [get_ports GP*_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio0/*]          -to [get_ports GP*_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_wdt0/*]                      -to [get_ports GP0_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_wdt0/*]                      -to [get_ports GP0_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_uart_grp/u_uart5/*]          -to [get_ports GP3_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_uart_grp/u_uart5/*]          -to [get_ports GP3_PAD]
set_multicycle_path 4 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master2/*] -to [get_ports GP3_PAD]
set_multicycle_path 3 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master2/*] -to [get_ports GP3_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_uart_grp/u_uart5/*]          -to [get_ports GP4_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_uart_grp/u_uart5/*]          -to [get_ports GP4_PAD]
set_multicycle_path 4 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master2/*] -to [get_ports GP4_PAD]
set_multicycle_path 3 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master2/*] -to [get_ports GP4_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_uart_grp/u_uart1/*]          -to [get_ports GP6_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_uart_grp/u_uart1/*]          -to [get_ports GP6_PAD]
set_multicycle_path 4 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master2/*] -to [get_ports GP6_PAD]
set_multicycle_path 3 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master2/*] -to [get_ports GP6_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_i2c_grp/u_i2c4/*]            -to [get_ports GP6_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_i2c_grp/u_i2c4/*]            -to [get_ports GP6_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_uart_grp/u_uart1/*]          -to [get_ports GP7_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_uart_grp/u_uart1/*]          -to [get_ports GP7_PAD]
set_multicycle_path 4 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master2/*] -to [get_ports GP7_PAD]
set_multicycle_path 3 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master2/*] -to [get_ports GP7_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_i2c_grp/u_i2c4/*]            -to [get_ports GP7_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_i2c_grp/u_i2c4/*]            -to [get_ports GP7_PAD]
set_multicycle_path 4 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master0/*] -to [get_ports SPI_M0_*_PAD]
set_multicycle_path 3 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master0/*] -to [get_ports SPI_M0_*_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio0/*]          -to [get_ports SPI_M0_*_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio0/*]          -to [get_ports SPI_M0_*_PAD]
set_multicycle_path 4 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master1/*] -to [get_ports SPI_M1_*_PAD]
set_multicycle_path 3 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master1/*] -to [get_ports SPI_M1_*_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio0/*]          -to [get_ports SPI_M1_*_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio0/*]          -to [get_ports SPI_M1_*_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_can_grp/u_can2/*]            -to [get_ports SPI_M1_*_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_can_grp/u_can2/*]            -to [get_ports SPI_M1_*_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_can_grp/u_can3/*]            -to [get_ports SPI_M1_*_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_can_grp/u_can3/*]            -to [get_ports SPI_M1_*_PAD]
set_multicycle_path 4 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master2/*] -to [get_ports SPI_M2_*_PAD]
set_multicycle_path 3 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master2/*] -to [get_ports SPI_M2_*_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio0/*]          -to [get_ports SPI_M2_*_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio0/*]          -to [get_ports SPI_M2_*_PAD]
set_multicycle_path 4 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master3/*] -to [get_ports SPI_MS3_*_PAD]
set_multicycle_path 3 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master3/*] -to [get_ports SPI_MS3_*_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio1/*]          -to [get_ports SPI_MS3_*_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio1/*]          -to [get_ports SPI_MS3_*_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_can_grp/u_can*/*]            -to [get_ports SPI_MS3_*_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_can_grp/u_can*/*]            -to [get_ports SPI_MS3_*_PAD]
set_multicycle_path 3 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_slv_grp/u_ssi_slave*/*]  -to [get_ports SPI_MS3_*_PAD]
set_multicycle_path 2 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_slv_grp/u_ssi_slave*/*]  -to [get_ports SPI_MS3_*_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_i2c_grp/u_i2c0/*]            -to [get_ports I2C_S*0_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_i2c_grp/u_i2c0/*]            -to [get_ports I2C_S*0_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio1/*]          -to [get_ports I2C_S*0_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio1/*]          -to [get_ports I2C_S*0_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_i2c_grp/u_i2c1/*]            -to [get_ports I2C_S*1_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_i2c_grp/u_i2c1/*]            -to [get_ports I2C_S*1_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio1/*]          -to [get_ports I2C_S*1_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio1/*]          -to [get_ports I2C_S*1_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_i2c_grp/u_i2c2/*]            -to [get_ports I2C_S*2_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_i2c_grp/u_i2c2/*]            -to [get_ports I2C_S*2_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio1/*]          -to [get_ports I2C_S*2_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio1/*]          -to [get_ports I2C_S*2_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_i2c_grp/u_i2c3/*]            -to [get_ports I2C_S*3_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_i2c_grp/u_i2c3/*]            -to [get_ports I2C_S*3_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio1/*]          -to [get_ports I2C_S*3_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio1/*]          -to [get_ports I2C_S*3_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_i2c_grp/u_i2c4/*]            -to [get_ports I2C_S*4_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_i2c_grp/u_i2c4/*]            -to [get_ports I2C_S*4_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio0/*]          -to [get_ports I2C_S*4_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio0/*]          -to [get_ports I2C_S*4_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_uart_grp/u_uart0/*]          -to [get_ports UART_*0_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_uart_grp/u_uart0/*]          -to [get_ports UART_*0_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio1/*]          -to [get_ports UART_*0_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio1/*]          -to [get_ports UART_*0_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_uart_grp/u_uart1/*]          -to [get_ports UART_*1_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_uart_grp/u_uart1/*]          -to [get_ports UART_*1_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio1/*]          -to [get_ports UART_*1_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio1/*]          -to [get_ports UART_*1_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_can_grp/u_can0/*]            -to [get_ports UART_*1_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_can_grp/u_can0/*]            -to [get_ports UART_*1_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_uart_grp/u_uart2/*]          -to [get_ports UART_*2_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_uart_grp/u_uart2/*]          -to [get_ports UART_*2_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio1/*]          -to [get_ports UART_*2_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio1/*]          -to [get_ports UART_*2_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_can_grp/u_can1/*]            -to [get_ports UART_*2_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_can_grp/u_can1/*]            -to [get_ports UART_*2_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_uart_grp/u_uart3/*]          -to [get_ports UART_*3_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_uart_grp/u_uart3/*]          -to [get_ports UART_*3_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio1/*]          -to [get_ports UART_*3_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio1/*]          -to [get_ports UART_*3_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_can_grp/u_can2/*]            -to [get_ports UART_*3_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_can_grp/u_can2/*]            -to [get_ports UART_*3_PAD]
# add by yli 0726 for ceva uart
set_multicycle_path 6 -setup -through [get_pins sirius_sub_ceva_inst/*]            -to [get_ports UART_TX3_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_ceva_inst/*]            -to [get_ports UART_TX3_PAD]

set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_uart_grp/u_uart4/*]          -to [get_ports UART_*4_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_uart_grp/u_uart4/*]          -to [get_ports UART_*4_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio0/*]          -to [get_ports UART_*4_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio0/*]          -to [get_ports UART_*4_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_can_grp/u_can3/*]            -to [get_ports UART_*4_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_can_grp/u_can3/*]            -to [get_ports UART_*4_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_uart_grp/u_uart1/*]          -to [get_ports UART_*4_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_uart_grp/u_uart1/*]          -to [get_ports UART_*4_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_timer_grp/u_timers0/*]       -to [get_ports PWM0_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_timer_grp/u_timers0/*]       -to [get_ports PWM0_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio1/*]          -to [get_ports PWM0_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio1/*]          -to [get_ports PWM0_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_timer_grp/u_timers0/*]       -to [get_ports PWM1_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_timer_grp/u_timers0/*]       -to [get_ports PWM1_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio1/*]          -to [get_ports PWM1_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio1/*]          -to [get_ports PWM1_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_timer_grp/u_timers0/*]       -to [get_ports PWM2_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_timer_grp/u_timers0/*]       -to [get_ports PWM2_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio1/*]          -to [get_ports PWM2_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio1/*]          -to [get_ports PWM2_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_uart_grp/u_uart5/*]          -to [get_ports PWM2_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_uart_grp/u_uart5/*]          -to [get_ports PWM2_PAD]
set_multicycle_path 4 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master2/*] -to [get_ports PWM2_PAD]
set_multicycle_path 3 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master2/*] -to [get_ports PWM2_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_timer_grp/u_timers0/*]       -to [get_ports PWM3_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_timer_grp/u_timers0/*]       -to [get_ports PWM3_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio1/*]          -to [get_ports PWM3_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio1/*]          -to [get_ports PWM3_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_uart_grp/u_uart5/*]          -to [get_ports PWM3_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_uart_grp/u_uart5/*]          -to [get_ports PWM3_PAD]
set_multicycle_path 4 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master2/*] -to [get_ports PWM3_PAD]
set_multicycle_path 3 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master2/*] -to [get_ports PWM3_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_timer_grp/u_timers0/*]       -to [get_ports PWM4_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_timer_grp/u_timers0/*]       -to [get_ports PWM4_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio1/*]          -to [get_ports PWM4_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio1/*]          -to [get_ports PWM4_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_uart_grp/u_uart6/*]          -to [get_ports PWM4_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_uart_grp/u_uart6/*]          -to [get_ports PWM4_PAD]
set_multicycle_path 4 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master2/*] -to [get_ports PWM4_PAD]
set_multicycle_path 3 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master2/*] -to [get_ports PWM4_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_timer_grp/u_timers0/*]       -to [get_ports PWM5_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_timer_grp/u_timers0/*]       -to [get_ports PWM5_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio1/*]          -to [get_ports PWM5_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio1/*]          -to [get_ports PWM5_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_uart_grp/u_uart6/*]          -to [get_ports PWM5_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_uart_grp/u_uart6/*]          -to [get_ports PWM5_PAD]
set_multicycle_path 4 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master2/*] -to [get_ports PWM5_PAD]
set_multicycle_path 3 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master2/*] -to [get_ports PWM5_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_timer_grp/u_timers0/*]       -to [get_ports PWM6_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_timer_grp/u_timers0/*]       -to [get_ports PWM6_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio1/*]          -to [get_ports PWM6_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio1/*]          -to [get_ports PWM6_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_uart_grp/u_uart7/*]          -to [get_ports PWM6_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_uart_grp/u_uart7/*]          -to [get_ports PWM6_PAD]
set_multicycle_path 4 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master2/*] -to [get_ports PWM6_PAD]
set_multicycle_path 3 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master2/*] -to [get_ports PWM6_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_can_grp/u_can0/*]            -to [get_ports PWM6_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_can_grp/u_can0/*]            -to [get_ports PWM6_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_timer_grp/u_timers0/*]       -to [get_ports PWM7_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_timer_grp/u_timers0/*]       -to [get_ports PWM7_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio1/*]          -to [get_ports PWM7_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio1/*]          -to [get_ports PWM7_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_uart_grp/u_uart7/*]          -to [get_ports PWM7_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_uart_grp/u_uart7/*]          -to [get_ports PWM7_PAD]
set_multicycle_path 4 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master2/*] -to [get_ports PWM7_PAD]
set_multicycle_path 3 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master2/*] -to [get_ports PWM7_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_can_grp/u_can1/*]            -to [get_ports PWM7_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_can_grp/u_can1/*]            -to [get_ports PWM7_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_timer_grp/u_timers1/*]       -to [get_ports PWM8_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_timer_grp/u_timers1/*]       -to [get_ports PWM8_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio2/*]          -to [get_ports PWM8_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio2/*]          -to [get_ports PWM8_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_uart_grp/u_uart8/*]          -to [get_ports PWM8_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_uart_grp/u_uart8/*]          -to [get_ports PWM8_PAD]
set_multicycle_path 4 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master2/*] -to [get_ports PWM8_PAD]
set_multicycle_path 3 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master2/*] -to [get_ports PWM8_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_can_grp/u_can2/*]            -to [get_ports PWM8_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_can_grp/u_can2/*]            -to [get_ports PWM8_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_timer_grp/u_timers1/*]       -to [get_ports PWM9_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_timer_grp/u_timers1/*]       -to [get_ports PWM9_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio2/*]          -to [get_ports PWM9_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio2/*]          -to [get_ports PWM9_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_uart_grp/u_uart8/*]          -to [get_ports PWM9_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_uart_grp/u_uart8/*]          -to [get_ports PWM9_PAD]
set_multicycle_path 4 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master2/*] -to [get_ports PWM9_PAD]
set_multicycle_path 3 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master2/*] -to [get_ports PWM9_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_can_grp/u_can3/*]            -to [get_ports PWM9_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_can_grp/u_can3/*]            -to [get_ports PWM9_PAD]

set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio2/*]          -to [get_ports I2S_*_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio2/*]          -to [get_ports I2S_*_PAD]

set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio2/*]          -to [get_ports SD_C*_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio2/*]          -to [get_ports SD_C*_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio2/*]          -to [get_ports PCLK1_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio2/*]          -to [get_ports PCLK1_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_i2c_grp/u_i2c3/*]            -to [get_ports PCLK1_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_i2c_grp/u_i2c3/*]            -to [get_ports PCLK1_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio2/*]          -to [get_ports DE1_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio2/*]          -to [get_ports DE1_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_i2c_grp/u_i2c3/*]            -to [get_ports DE1_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_i2c_grp/u_i2c3/*]            -to [get_ports DE1_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio2/*]          -to [get_ports VSYNC1_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio2/*]          -to [get_ports VSYNC1_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_uart_grp/u_uart7/*]          -to [get_ports VSYNC1_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_uart_grp/u_uart7/*]          -to [get_ports VSYNC1_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio2/*]          -to [get_ports HSYNC1_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio2/*]          -to [get_ports HSYNC1_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_uart_grp/u_uart7/*]          -to [get_ports HSYNC1_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_uart_grp/u_uart7/*]          -to [get_ports HSYNC1_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio3/*]          -to [get_ports QE1_*_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio3/*]          -to [get_ports QE1_*_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_uart_grp/u_uart8/*]          -to [get_ports QE1_0_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_uart_grp/u_uart8/*]          -to [get_ports QE1_0_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_uart_grp/u_uart8/*]          -to [get_ports QE1_1_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_uart_grp/u_uart8/*]          -to [get_ports QE1_1_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_i2c_grp/u_i2c4/*]            -to [get_ports QE1_2_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_i2c_grp/u_i2c4/*]            -to [get_ports QE1_2_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_i2c_grp/u_i2c4/*]            -to [get_ports QE1_3_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_i2c_grp/u_i2c4/*]            -to [get_ports QE1_3_PAD]
set_multicycle_path 4 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master3/*] -to [get_ports QE1_4_PAD]
set_multicycle_path 3 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master3/*] -to [get_ports QE1_4_PAD]
set_multicycle_path 4 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master3/*] -to [get_ports QE1_5_PAD]
set_multicycle_path 3 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master3/*] -to [get_ports QE1_5_PAD]
set_multicycle_path 4 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master3/*] -to [get_ports QE1_6_PAD]
set_multicycle_path 3 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master3/*] -to [get_ports QE1_6_PAD]
set_multicycle_path 4 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master3/*] -to [get_ports QE1_7_PAD]
set_multicycle_path 3 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master3/*] -to [get_ports QE1_7_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio2/*]          -to [get_ports PCLK0_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio2/*]          -to [get_ports PCLK0_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio2/*]          -to [get_ports DE0_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio2/*]          -to [get_ports DE0_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio0/*]          -to [get_ports VSYNC0_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio0/*]          -to [get_ports VSYNC0_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio0/*]          -to [get_ports HSYNC0_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio0/*]          -to [get_ports HSYNC0_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio3/*]          -to [get_ports QE0_*_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio3/*]          -to [get_ports QE0_*_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio0/*]          -to [get_ports EMMC_CLKOUT_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio0/*]          -to [get_ports EMMC_CLKOUT_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio0/*]          -to [get_ports EMMC_CCMD_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio0/*]          -to [get_ports EMMC_CCMD_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio0/*]          -to [get_ports EMMC_PWR_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio0/*]          -to [get_ports EMMC_PWR_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio3/*]          -to [get_ports EMMC_D0_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio3/*]          -to [get_ports EMMC_D0_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio3/*]          -to [get_ports EMMC_D1_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio3/*]          -to [get_ports EMMC_D1_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio3/*]          -to [get_ports EMMC_D2_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio3/*]          -to [get_ports EMMC_D2_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio3/*]          -to [get_ports EMMC_D3_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio3/*]          -to [get_ports EMMC_D3_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio3/*]          -to [get_ports EMMC_D4_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio3/*]          -to [get_ports EMMC_D4_PAD]
set_multicycle_path 4 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master3/*] -to [get_ports EMMC_D4_PAD]
set_multicycle_path 3 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master3/*] -to [get_ports EMMC_D4_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio3/*]          -to [get_ports EMMC_D5_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio3/*]          -to [get_ports EMMC_D5_PAD]
set_multicycle_path 4 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master3/*] -to [get_ports EMMC_D5_PAD]
set_multicycle_path 3 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master3/*] -to [get_ports EMMC_D5_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio3/*]          -to [get_ports EMMC_D6_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio3/*]          -to [get_ports EMMC_D6_PAD]
set_multicycle_path 4 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master3/*] -to [get_ports EMMC_D6_PAD]
set_multicycle_path 3 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master3/*] -to [get_ports EMMC_D6_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio3/*]          -to [get_ports EMMC_D7_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio3/*]          -to [get_ports EMMC_D7_PAD]
set_multicycle_path 4 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master3/*] -to [get_ports EMMC_D7_PAD]
set_multicycle_path 3 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master3/*] -to [get_ports EMMC_D7_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio0/*]          -to [get_ports USB_OC_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio0/*]          -to [get_ports USB_OC_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio0/*]          -to [get_ports USB_PWR_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio0/*]          -to [get_ports USB_PWR_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio3/*]          -to [get_ports GBE_T*_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio3/*]          -to [get_ports GBE_T*_PAD]
set_multicycle_path 4 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master3/*] -to [get_ports GBE_T*_PAD]
set_multicycle_path 3 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master3/*] -to [get_ports GBE_T*_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio3/*]          -to [get_ports GBE_RXC_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio3/*]          -to [get_ports GBE_RXC_PAD]
set_multicycle_path 4 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master3/*] -to [get_ports GBE_RXC_PAD]
set_multicycle_path 3 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master3/*] -to [get_ports GBE_RXC_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio3/*]          -to [get_ports GBE_RXEN_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio3/*]          -to [get_ports GBE_RXEN_PAD]
set_multicycle_path 4 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master3/*] -to [get_ports GBE_RXEN_PAD]
set_multicycle_path 3 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master3/*] -to [get_ports GBE_RXEN_PAD]

set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio4/*]          -to [get_ports GBE_RXD*_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio4/*]          -to [get_ports GBE_RXD*_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio4/*]          -to [get_ports GBE_MDC_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio4/*]          -to [get_ports GBE_MDC_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio4/*]          -to [get_ports GBE_MDIO_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio4/*]          -to [get_ports GBE_MDIO_PAD]

set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio4/*]          -to [get_ports GBE_INT_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio4/*]          -to [get_ports GBE_INT_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_uart_grp/u_uart5/*]          -to [get_ports GBE_INT_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_uart_grp/u_uart5/*]          -to [get_ports GBE_INT_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_i2c_grp/u_i2c3/*]            -to [get_ports GBE_INT_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_i2c_grp/u_i2c3/*]            -to [get_ports GBE_INT_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio4/*]          -to [get_ports GBE_CLK_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio4/*]          -to [get_ports GBE_CLK_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_uart_grp/u_uart5/*]          -to [get_ports GBE_CLK_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_uart_grp/u_uart5/*]          -to [get_ports GBE_CLK_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_i2c_grp/u_i2c3/*]            -to [get_ports GBE_CLK_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_i2c_grp/u_i2c3/*]            -to [get_ports GBE_CLK_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio0/*]          -to [get_ports GBE_RST_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio0/*]          -to [get_ports GBE_RST_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio4/*]          -to [get_ports HDMI_*_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio4/*]          -to [get_ports HDMI_*_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_i2c_grp/u_i2c4/*]            -to [get_ports HDMI_SCL_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_i2c_grp/u_i2c4/*]            -to [get_ports HDMI_SCL_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_i2c_grp/u_i2c4/*]            -to [get_ports HDMI_SDA_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_i2c_grp/u_i2c4/*]            -to [get_ports HDMI_SDA_PAD]


set_multicycle_path 4 -setup  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/*] -from [get_ports GBE_*_PAD]
set_multicycle_path 3 -hold   -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/*] -from [get_ports GBE_*_PAD]
#comment by yli 0719 
#set_multicycle_path 6 -setup  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_i2s_grp/*]     -from [get_ports GBE_*_PAD]
#set_multicycle_path 5 -hold   -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_i2s_grp/*]     -from [get_ports GBE_*_PAD]
set_multicycle_path 6 -setup  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_i2c_grp/*]     -from [get_ports GBE_*_PAD]
set_multicycle_path 5 -hold   -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_i2c_grp/*]     -from [get_ports GBE_*_PAD]
set_multicycle_path 6 -setup  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_uart_grp/*]    -from [get_ports GBE_*_PAD]
set_multicycle_path 5 -hold   -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_uart_grp/*]    -from [get_ports GBE_*_PAD]
set_multicycle_path 6 -setup  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/*]    -from [get_ports GBE_*_PAD]
set_multicycle_path 5 -hold   -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/*]    -from [get_ports GBE_*_PAD]
set_multicycle_path 4 -setup  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/*] -from [get_ports EMMC_*_PAD]
set_multicycle_path 3 -hold   -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/*] -from [get_ports EMMC_*_PAD]
set_multicycle_path 4 -setup  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/*] -from [get_ports SPI_*_PAD]
set_multicycle_path 3 -hold   -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/*] -from [get_ports SPI_*_PAD]
set_multicycle_path 4 -setup  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/*] -from [get_ports {PWM2_PAD  PWM3_PAD PWM4_PAD PWM5_PAD PWM6_PAD PWM7_PAD PWM8_PAD PWM9_PAD}]
set_multicycle_path 3 -hold   -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/*] -from [get_ports {PWM2_PAD  PWM3_PAD PWM4_PAD PWM5_PAD PWM6_PAD PWM7_PAD PWM8_PAD PWM9_PAD}]
set_multicycle_path 6 -setup  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/*]    -from [get_ports EMMC_*_PAD]
set_multicycle_path 5 -hold   -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/*]    -from [get_ports EMMC_*_PAD]
set_multicycle_path 6 -setup  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/*]    -from [get_ports SD_*_PAD]
set_multicycle_path 5 -hold   -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/*]    -from [get_ports SD_*_PAD]
#comment by yli 0719
#set_multicycle_path 6 -setup  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_i2s_grp/*]     -from [get_ports I2S_*_PAD]
#set_multicycle_path 5 -hold   -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_i2s_grp/*]     -from [get_ports I2S_*_PAD]
# new add by yli 0531
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio0/*]          -from [get_ports GP*_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio0/*]          -from [get_ports GP*_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_wdt0/*]                      -from [get_ports GP0_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_wdt0/*]                      -from [get_ports GP0_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_uart_grp/u_uart5/*]          -from [get_ports GP3_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_uart_grp/u_uart5/*]          -from [get_ports GP3_PAD]
set_multicycle_path 4 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master2/*] -from [get_ports GP3_PAD]
set_multicycle_path 3 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master2/*] -from [get_ports GP3_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_uart_grp/u_uart5/*]          -from [get_ports GP4_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_uart_grp/u_uart5/*]          -from [get_ports GP4_PAD]
set_multicycle_path 4 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master2/*] -from [get_ports GP4_PAD]
set_multicycle_path 3 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master2/*] -from [get_ports GP4_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_uart_grp/u_uart1/*]          -from [get_ports GP6_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_uart_grp/u_uart1/*]          -from [get_ports GP6_PAD]
set_multicycle_path 4 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master2/*] -from [get_ports GP6_PAD]
set_multicycle_path 3 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master2/*] -from [get_ports GP6_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_i2c_grp/u_i2c4/*]            -from [get_ports GP6_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_i2c_grp/u_i2c4/*]            -from [get_ports GP6_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_uart_grp/u_uart1/*]          -from [get_ports GP7_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_uart_grp/u_uart1/*]          -from [get_ports GP7_PAD]
set_multicycle_path 4 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master2/*] -from [get_ports GP7_PAD]
set_multicycle_path 3 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master2/*] -from [get_ports GP7_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_i2c_grp/u_i2c4/*]            -from [get_ports GP7_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_i2c_grp/u_i2c4/*]            -from [get_ports GP7_PAD]
set_multicycle_path 4 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master0/*] -from [get_ports SPI_M0_*_PAD]
set_multicycle_path 3 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master0/*] -from [get_ports SPI_M0_*_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio0/*]          -from [get_ports SPI_M0_*_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio0/*]          -from [get_ports SPI_M0_*_PAD]
set_multicycle_path 4 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master1/*] -from [get_ports SPI_M1_*_PAD]
set_multicycle_path 3 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master1/*] -from [get_ports SPI_M1_*_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio0/*]          -from [get_ports SPI_M1_*_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio0/*]          -from [get_ports SPI_M1_*_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_can_grp/u_can2/*]            -from [get_ports SPI_M1_*_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_can_grp/u_can2/*]            -from [get_ports SPI_M1_*_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_can_grp/u_can3/*]            -from [get_ports SPI_M1_*_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_can_grp/u_can3/*]            -from [get_ports SPI_M1_*_PAD]
set_multicycle_path 4 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master2/*] -from [get_ports SPI_M2_*_PAD]
set_multicycle_path 3 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master2/*] -from [get_ports SPI_M2_*_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio0/*]          -from [get_ports SPI_M2_*_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio0/*]          -from [get_ports SPI_M2_*_PAD]
set_multicycle_path 4 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master3/*] -from [get_ports SPI_MS3_*_PAD]
set_multicycle_path 3 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master3/*] -from [get_ports SPI_MS3_*_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio1/*]          -from [get_ports SPI_MS3_*_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio1/*]          -from [get_ports SPI_MS3_*_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_can_grp/u_can*/*]            -from [get_ports SPI_MS3_*_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_can_grp/u_can*/*]            -from [get_ports SPI_MS3_*_PAD]
set_multicycle_path 3 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_slv_grp/u_ssi_slave*/*]  -from [get_ports SPI_MS3_*_PAD]
set_multicycle_path 2 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_slv_grp/u_ssi_slave*/*]  -from [get_ports SPI_MS3_*_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_i2c_grp/u_i2c0/*]            -from [get_ports I2C_S*0_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_i2c_grp/u_i2c0/*]            -from [get_ports I2C_S*0_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio1/*]          -from [get_ports I2C_S*0_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio1/*]          -from [get_ports I2C_S*0_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_i2c_grp/u_i2c1/*]            -from [get_ports I2C_S*1_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_i2c_grp/u_i2c1/*]            -from [get_ports I2C_S*1_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio1/*]          -from [get_ports I2C_S*1_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio1/*]          -from [get_ports I2C_S*1_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_i2c_grp/u_i2c2/*]            -from [get_ports I2C_S*2_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_i2c_grp/u_i2c2/*]            -from [get_ports I2C_S*2_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio1/*]          -from [get_ports I2C_S*2_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio1/*]          -from [get_ports I2C_S*2_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_i2c_grp/u_i2c3/*]            -from [get_ports I2C_S*3_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_i2c_grp/u_i2c3/*]            -from [get_ports I2C_S*3_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio1/*]          -from [get_ports I2C_S*3_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio1/*]          -from [get_ports I2C_S*3_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_i2c_grp/u_i2c4/*]            -from [get_ports I2C_S*4_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_i2c_grp/u_i2c4/*]            -from [get_ports I2C_S*4_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio0/*]          -from [get_ports I2C_S*4_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio0/*]          -from [get_ports I2C_S*4_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_uart_grp/u_uart0/*]          -from [get_ports UART_*0_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_uart_grp/u_uart0/*]          -from [get_ports UART_*0_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio1/*]          -from [get_ports UART_*0_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio1/*]          -from [get_ports UART_*0_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_uart_grp/u_uart1/*]          -from [get_ports UART_*1_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_uart_grp/u_uart1/*]          -from [get_ports UART_*1_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio1/*]          -from [get_ports UART_*1_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio1/*]          -from [get_ports UART_*1_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_can_grp/u_can0/*]            -from [get_ports UART_*1_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_can_grp/u_can0/*]            -from [get_ports UART_*1_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_uart_grp/u_uart2/*]          -from [get_ports UART_*2_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_uart_grp/u_uart2/*]          -from [get_ports UART_*2_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio1/*]          -from [get_ports UART_*2_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio1/*]          -from [get_ports UART_*2_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_can_grp/u_can1/*]            -from [get_ports UART_*2_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_can_grp/u_can1/*]            -from [get_ports UART_*2_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_uart_grp/u_uart3/*]          -from [get_ports UART_*3_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_uart_grp/u_uart3/*]          -from [get_ports UART_*3_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio1/*]          -from [get_ports UART_*3_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio1/*]          -from [get_ports UART_*3_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_can_grp/u_can2/*]            -from [get_ports UART_*3_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_can_grp/u_can2/*]            -from [get_ports UART_*3_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_uart_grp/u_uart4/*]          -from [get_ports UART_*4_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_uart_grp/u_uart4/*]          -from [get_ports UART_*4_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio0/*]          -from [get_ports UART_*4_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio0/*]          -from [get_ports UART_*4_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_can_grp/u_can3/*]            -from [get_ports UART_*4_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_can_grp/u_can3/*]            -from [get_ports UART_*4_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_uart_grp/u_uart1/*]          -from [get_ports UART_*4_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_uart_grp/u_uart1/*]          -from [get_ports UART_*4_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_timer_grp/u_timers0/*]       -from [get_ports PWM0_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_timer_grp/u_timers0/*]       -from [get_ports PWM0_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio1/*]          -from [get_ports PWM0_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio1/*]          -from [get_ports PWM0_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_timer_grp/u_timers0/*]       -from [get_ports PWM1_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_timer_grp/u_timers0/*]       -from [get_ports PWM1_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio1/*]          -from [get_ports PWM1_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio1/*]          -from [get_ports PWM1_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_timer_grp/u_timers0/*]       -from [get_ports PWM2_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_timer_grp/u_timers0/*]       -from [get_ports PWM2_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio1/*]          -from [get_ports PWM2_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio1/*]          -from [get_ports PWM2_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_uart_grp/u_uart5/*]          -from [get_ports PWM2_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_uart_grp/u_uart5/*]          -from [get_ports PWM2_PAD]
set_multicycle_path 4 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master2/*] -from [get_ports PWM2_PAD]
set_multicycle_path 3 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master2/*] -from [get_ports PWM2_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_timer_grp/u_timers0/*]       -from [get_ports PWM3_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_timer_grp/u_timers0/*]       -from [get_ports PWM3_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio1/*]          -from [get_ports PWM3_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio1/*]          -from [get_ports PWM3_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_uart_grp/u_uart5/*]          -from [get_ports PWM3_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_uart_grp/u_uart5/*]          -from [get_ports PWM3_PAD]
set_multicycle_path 4 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master2/*] -from [get_ports PWM3_PAD]
set_multicycle_path 3 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master2/*] -from [get_ports PWM3_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_timer_grp/u_timers0/*]       -from [get_ports PWM4_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_timer_grp/u_timers0/*]       -from [get_ports PWM4_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio1/*]          -from [get_ports PWM4_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio1/*]          -from [get_ports PWM4_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_uart_grp/u_uart6/*]          -from [get_ports PWM4_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_uart_grp/u_uart6/*]          -from [get_ports PWM4_PAD]
set_multicycle_path 4 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master2/*] -from [get_ports PWM4_PAD]
set_multicycle_path 3 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master2/*] -from [get_ports PWM4_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_timer_grp/u_timers0/*]       -from [get_ports PWM5_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_timer_grp/u_timers0/*]       -from [get_ports PWM5_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio1/*]          -from [get_ports PWM5_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio1/*]          -from [get_ports PWM5_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_uart_grp/u_uart6/*]          -from [get_ports PWM5_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_uart_grp/u_uart6/*]          -from [get_ports PWM5_PAD]
set_multicycle_path 4 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master2/*] -from [get_ports PWM5_PAD]
set_multicycle_path 3 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master2/*] -from [get_ports PWM5_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_timer_grp/u_timers0/*]       -from [get_ports PWM6_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_timer_grp/u_timers0/*]       -from [get_ports PWM6_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio1/*]          -from [get_ports PWM6_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio1/*]          -from [get_ports PWM6_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_uart_grp/u_uart7/*]          -from [get_ports PWM6_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_uart_grp/u_uart7/*]          -from [get_ports PWM6_PAD]
set_multicycle_path 4 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master2/*] -from [get_ports PWM6_PAD]
set_multicycle_path 3 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master2/*] -from [get_ports PWM6_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_can_grp/u_can0/*]            -from [get_ports PWM6_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_can_grp/u_can0/*]            -from [get_ports PWM6_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_timer_grp/u_timers0/*]       -from [get_ports PWM7_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_timer_grp/u_timers0/*]       -from [get_ports PWM7_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio1/*]          -from [get_ports PWM7_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio1/*]          -from [get_ports PWM7_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_uart_grp/u_uart7/*]          -from [get_ports PWM7_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_uart_grp/u_uart7/*]          -from [get_ports PWM7_PAD]
set_multicycle_path 4 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master2/*] -from [get_ports PWM7_PAD]
set_multicycle_path 3 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master2/*] -from [get_ports PWM7_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_can_grp/u_can1/*]            -from [get_ports PWM7_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_can_grp/u_can1/*]            -from [get_ports PWM7_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_timer_grp/u_timers1/*]       -from [get_ports PWM8_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_timer_grp/u_timers1/*]       -from [get_ports PWM8_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio2/*]          -from [get_ports PWM8_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio2/*]          -from [get_ports PWM8_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_uart_grp/u_uart8/*]          -from [get_ports PWM8_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_uart_grp/u_uart8/*]          -from [get_ports PWM8_PAD]
set_multicycle_path 4 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master2/*] -from [get_ports PWM8_PAD]
set_multicycle_path 3 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master2/*] -from [get_ports PWM8_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_can_grp/u_can2/*]            -from [get_ports PWM8_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_can_grp/u_can2/*]            -from [get_ports PWM8_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_timer_grp/u_timers1/*]       -from [get_ports PWM9_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_timer_grp/u_timers1/*]       -from [get_ports PWM9_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio2/*]          -from [get_ports PWM9_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio2/*]          -from [get_ports PWM9_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_uart_grp/u_uart8/*]          -from [get_ports PWM9_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_uart_grp/u_uart8/*]          -from [get_ports PWM9_PAD]
set_multicycle_path 4 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master2/*] -from [get_ports PWM9_PAD]
set_multicycle_path 3 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master2/*] -from [get_ports PWM9_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_can_grp/u_can3/*]            -from [get_ports PWM9_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_can_grp/u_can3/*]            -from [get_ports PWM9_PAD]

set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio2/*]          -from [get_ports I2S_*_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio2/*]          -from [get_ports I2S_*_PAD]

set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio2/*]          -from [get_ports SD_C*_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio2/*]          -from [get_ports SD_C*_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio2/*]          -from [get_ports PCLK1_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio2/*]          -from [get_ports PCLK1_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_i2c_grp/u_i2c3/*]            -from [get_ports PCLK1_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_i2c_grp/u_i2c3/*]            -from [get_ports PCLK1_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio2/*]          -from [get_ports DE1_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio2/*]          -from [get_ports DE1_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_i2c_grp/u_i2c3/*]            -from [get_ports DE1_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_i2c_grp/u_i2c3/*]            -from [get_ports DE1_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio2/*]          -from [get_ports VSYNC1_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio2/*]          -from [get_ports VSYNC1_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_uart_grp/u_uart7/*]          -from [get_ports VSYNC1_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_uart_grp/u_uart7/*]          -from [get_ports VSYNC1_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio2/*]          -from [get_ports HSYNC1_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio2/*]          -from [get_ports HSYNC1_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_uart_grp/u_uart7/*]          -from [get_ports HSYNC1_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_uart_grp/u_uart7/*]          -from [get_ports HSYNC1_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio3/*]          -from [get_ports QE1_*_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio3/*]          -from [get_ports QE1_*_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_uart_grp/u_uart8/*]          -from [get_ports QE1_0_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_uart_grp/u_uart8/*]          -from [get_ports QE1_0_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_uart_grp/u_uart8/*]          -from [get_ports QE1_1_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_uart_grp/u_uart8/*]          -from [get_ports QE1_1_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_i2c_grp/u_i2c4/*]            -from [get_ports QE1_2_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_i2c_grp/u_i2c4/*]            -from [get_ports QE1_2_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_i2c_grp/u_i2c4/*]            -from [get_ports QE1_3_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_i2c_grp/u_i2c4/*]            -from [get_ports QE1_3_PAD]
set_multicycle_path 4 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master3/*] -from [get_ports QE1_4_PAD]
set_multicycle_path 3 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master3/*] -from [get_ports QE1_4_PAD]
set_multicycle_path 4 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master3/*] -from [get_ports QE1_5_PAD]
set_multicycle_path 3 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master3/*] -from [get_ports QE1_5_PAD]
set_multicycle_path 4 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master3/*] -from [get_ports QE1_6_PAD]
set_multicycle_path 3 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master3/*] -from [get_ports QE1_6_PAD]
set_multicycle_path 4 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master3/*] -from [get_ports QE1_7_PAD]
set_multicycle_path 3 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master3/*] -from [get_ports QE1_7_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio2/*]          -from [get_ports PCLK0_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio2/*]          -from [get_ports PCLK0_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio2/*]          -from [get_ports DE0_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio2/*]          -from [get_ports DE0_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio0/*]          -from [get_ports VSYNC0_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio0/*]          -from [get_ports VSYNC0_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio0/*]          -from [get_ports HSYNC0_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio0/*]          -from [get_ports HSYNC0_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio3/*]          -from [get_ports QE0_*_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio3/*]          -from [get_ports QE0_*_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio0/*]          -from [get_ports EMMC_CLKOUT_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio0/*]          -from [get_ports EMMC_CLKOUT_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio0/*]          -from [get_ports EMMC_CCMD_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio0/*]          -from [get_ports EMMC_CCMD_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio0/*]          -from [get_ports EMMC_PWR_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio0/*]          -from [get_ports EMMC_PWR_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio3/*]          -from [get_ports EMMC_D0_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio3/*]          -from [get_ports EMMC_D0_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio3/*]          -from [get_ports EMMC_D1_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio3/*]          -from [get_ports EMMC_D1_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio3/*]          -from [get_ports EMMC_D2_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio3/*]          -from [get_ports EMMC_D2_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio3/*]          -from [get_ports EMMC_D3_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio3/*]          -from [get_ports EMMC_D3_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio3/*]          -from [get_ports EMMC_D4_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio3/*]          -from [get_ports EMMC_D4_PAD]
set_multicycle_path 4 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master3/*] -from [get_ports EMMC_D4_PAD]
set_multicycle_path 3 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master3/*] -from [get_ports EMMC_D4_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio3/*]          -from [get_ports EMMC_D5_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio3/*]          -from [get_ports EMMC_D5_PAD]
set_multicycle_path 4 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master3/*] -from [get_ports EMMC_D5_PAD]
set_multicycle_path 3 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master3/*] -from [get_ports EMMC_D5_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio3/*]          -from [get_ports EMMC_D6_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio3/*]          -from [get_ports EMMC_D6_PAD]
set_multicycle_path 4 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master3/*] -from [get_ports EMMC_D6_PAD]
set_multicycle_path 2 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master3/*] -from [get_ports EMMC_D6_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio3/*]          -from [get_ports EMMC_D7_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio3/*]          -from [get_ports EMMC_D7_PAD]
set_multicycle_path 4 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master3/*] -from [get_ports EMMC_D7_PAD]
set_multicycle_path 3 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master3/*] -from [get_ports EMMC_D7_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio0/*]          -from [get_ports USB_OC_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio0/*]          -from [get_ports USB_OC_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio0/*]          -from [get_ports USB_PWR_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio0/*]          -from [get_ports USB_PWR_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio3/*]          -from [get_ports GBE_T*_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio3/*]          -from [get_ports GBE_T*_PAD]
set_multicycle_path 4 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master3/*] -from [get_ports GBE_T*_PAD]
set_multicycle_path 3 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master3/*] -from [get_ports GBE_T*_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio3/*]          -from [get_ports GBE_RXC_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio3/*]          -from [get_ports GBE_RXC_PAD]
set_multicycle_path 4 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master3/*] -from [get_ports GBE_RXC_PAD]
set_multicycle_path 3 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master3/*] -from [get_ports GBE_RXC_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio3/*]          -from [get_ports GBE_RXEN_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio3/*]          -from [get_ports GBE_RXEN_PAD]
set_multicycle_path 4 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master3/*] -from [get_ports GBE_RXEN_PAD]
set_multicycle_path 3 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master3/*] -from [get_ports GBE_RXEN_PAD]

set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio4/*]          -from [get_ports GBE_RXD*_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio4/*]          -from [get_ports GBE_RXD*_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio4/*]          -from [get_ports GBE_MDC_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio4/*]          -from [get_ports GBE_MDC_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio4/*]          -from [get_ports GBE_MDIO_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio4/*]          -from [get_ports GBE_MDIO_PAD]

set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio4/*]          -from [get_ports GBE_INT_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio4/*]          -from [get_ports GBE_INT_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_uart_grp/u_uart5/*]          -from [get_ports GBE_INT_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_uart_grp/u_uart5/*]          -from [get_ports GBE_INT_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_i2c_grp/u_i2c3/*]            -from [get_ports GBE_INT_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_i2c_grp/u_i2c3/*]            -from [get_ports GBE_INT_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio4/*]          -from [get_ports GBE_CLK_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio4/*]          -from [get_ports GBE_CLK_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_uart_grp/u_uart5/*]          -from [get_ports GBE_CLK_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_uart_grp/u_uart5/*]          -from [get_ports GBE_CLK_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_i2c_grp/u_i2c3/*]            -from [get_ports GBE_CLK_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_i2c_grp/u_i2c3/*]            -from [get_ports GBE_CLK_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio0/*]          -from [get_ports GBE_RST_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio0/*]          -from [get_ports GBE_RST_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio4/*]          -from [get_ports HDMI_*_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio4/*]          -from [get_ports HDMI_*_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_i2c_grp/u_i2c4/*]            -from [get_ports HDMI_SCL_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_i2c_grp/u_i2c4/*]            -from [get_ports HDMI_SCL_PAD]
set_multicycle_path 6 -setup -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_i2c_grp/u_i2c4/*]            -from [get_ports HDMI_SDA_PAD]
set_multicycle_path 5 -hold  -through [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_i2c_grp/u_i2c4/*]            -from [get_ports HDMI_SDA_PAD]


## BB ##
# modify constraints for bb spi by yli 0717
set_multicycle_path 6 -setup -through sirius_asic_top_baseband_inst/BS_SEL*   -to   [get_ports GBE_*_PAD]
set_multicycle_path 5 -hold  -through sirius_asic_top_baseband_inst/BS_SEL*   -to   [get_ports GBE_*_PAD]
set_multicycle_path 6 -setup -through sirius_asic_top_baseband_inst/ANT*      -to   [get_ports GBE_*_PAD]
set_multicycle_path 5 -hold  -through sirius_asic_top_baseband_inst/ANT*      -to   [get_ports GBE_*_PAD]
set_multicycle_path 6 -setup -through sirius_asic_top_baseband_inst/RX*       -to   [get_ports GBE_*_PAD]
set_multicycle_path 5 -hold  -through sirius_asic_top_baseband_inst/RX*       -to   [get_ports GBE_*_PAD]
set_multicycle_path 6 -setup -through sirius_asic_top_baseband_inst/PA*       -to   [get_ports GBE_*_PAD]
set_multicycle_path 5 -hold  -through sirius_asic_top_baseband_inst/PA*       -to   [get_ports GBE_*_PAD]
set_multicycle_path 2 -setup -through sirius_asic_top_baseband_inst/SPI_CLK*      -to   [get_ports GBE_*_PAD]
set_multicycle_path 1 -hold  -through sirius_asic_top_baseband_inst/SPI_CLK*      -to   [get_ports GBE_*_PAD]
set_multicycle_path 2 -setup -through sirius_asic_top_baseband_inst/SPI_DO*      -to   [get_ports GBE_*_PAD] 
set_multicycle_path 1 -hold  -through sirius_asic_top_baseband_inst/SPI_DO*      -to   [get_ports GBE_*_PAD]
set_multicycle_path 2 -setup -through sirius_asic_top_baseband_inst/SPI_EN*      -to   [get_ports GBE_*_PAD]
set_multicycle_path 1 -hold  -through sirius_asic_top_baseband_inst/SPI_EN*      -to   [get_ports GBE_*_PAD]
set_multicycle_path 6 -setup -through sirius_asic_top_baseband_inst/BS_SEL*   -from  [get_ports GBE_*_PAD]
set_multicycle_path 5 -hold  -through sirius_asic_top_baseband_inst/BS_SEL*   -from  [get_ports GBE_*_PAD]
set_multicycle_path 6 -setup -through sirius_asic_top_baseband_inst/ANT*      -from  [get_ports GBE_*_PAD]
set_multicycle_path 5 -hold  -through sirius_asic_top_baseband_inst/ANT*      -from  [get_ports GBE_*_PAD]
set_multicycle_path 6 -setup -through sirius_asic_top_baseband_inst/RX*       -from  [get_ports GBE_*_PAD]
set_multicycle_path 5 -hold  -through sirius_asic_top_baseband_inst/RX*       -from  [get_ports GBE_*_PAD]
set_multicycle_path 6 -setup -through sirius_asic_top_baseband_inst/PA*       -from  [get_ports GBE_*_PAD]
set_multicycle_path 5 -hold  -through sirius_asic_top_baseband_inst/PA*       -from  [get_ports GBE_*_PAD]



set_multicycle_path 6 -setup -through sirius_asic_top_baseband_inst/ENABLE_A      -from [get_ports GBE_*_PAD]
set_multicycle_path 5 -hold  -through sirius_asic_top_baseband_inst/ENABLE_A      -from [get_ports GBE_*_PAD]
#set_multicycle_path 2 -setup -through sirius_asic_top_baseband_inst/SPI*          -from [get_ports GP*_PAD]
#set_multicycle_path 1 -hold  -through sirius_asic_top_baseband_inst/SPI*          -from [get_ports GP*_PAD]
set_multicycle_path 6 -setup -through sirius_asic_top_baseband_inst/BS_SEL*       -from [get_ports SPI_M2_*_PAD]
set_multicycle_path 5 -hold  -through sirius_asic_top_baseband_inst/BS_SEL*       -from [get_ports SPI_M2_*_PAD]
set_multicycle_path 6 -setup -through sirius_asic_top_baseband_inst/ANT*          -from [get_ports SPI_M2_*_PAD]
set_multicycle_path 5 -hold  -through sirius_asic_top_baseband_inst/ANT*          -from [get_ports SPI_M2_*_PAD]
#set_multicycle_path 2 -setup -through sirius_asic_top_baseband_inst/SPI*          -from [get_ports I2C*3*_PAD]
#set_multicycle_path 1 -hold  -through sirius_asic_top_baseband_inst/SPI*          -from [get_ports I2C*3*_PAD]
#set_multicycle_path 2 -setup -through sirius_asic_top_baseband_inst/SPI*          -from [get_ports I2C*4*_PAD]
#set_multicycle_path 1 -hold  -through sirius_asic_top_baseband_inst/SPI*          -from [get_ports I2C*4*_PAD]
set_multicycle_path 6 -setup -through sirius_asic_top_baseband_inst/PA*           -from [get_ports UART_*4*_PAD]
set_multicycle_path 5 -hold  -through sirius_asic_top_baseband_inst/PA*           -from [get_ports UART_*4*_PAD]
set_multicycle_path 6 -setup -through sirius_asic_top_baseband_inst/RX*           -from [get_ports I2S_*_PAD]
set_multicycle_path 5 -hold  -through sirius_asic_top_baseband_inst/RX*           -from [get_ports I2S_*_PAD]
set_multicycle_path 6 -setup -through sirius_asic_top_baseband_inst/ENABLE_A      -from [get_ports I2S_*_PAD]
set_multicycle_path 5 -hold  -through sirius_asic_top_baseband_inst/ENABLE_A      -from [get_ports I2S_*_PAD]
set_multicycle_path 6 -setup -through sirius_asic_top_baseband_inst/BB_DEBUG_*    -from [get_ports SPI_*_PAD]
set_multicycle_path 5 -hold  -through sirius_asic_top_baseband_inst/BB_DEBUG_*    -from [get_ports SPI_*_PAD]
set_multicycle_path 6 -setup -through sirius_asic_top_baseband_inst/ENABLE_A      -to   [get_ports GBE_*_PAD]
set_multicycle_path 5 -hold  -through sirius_asic_top_baseband_inst/ENABLE_A      -to   [get_ports GBE_*_PAD]
set_multicycle_path 2 -setup -through sirius_asic_top_baseband_inst/SPI_CLK*          -to   [get_ports GP*_PAD]
set_multicycle_path 1 -hold  -through sirius_asic_top_baseband_inst/SPI_CLK*          -to   [get_ports GP*_PAD]
set_multicycle_path 2 -setup -through sirius_asic_top_baseband_inst/SPI_DO*          -to   [get_ports GP*_PAD]
set_multicycle_path 1 -hold  -through sirius_asic_top_baseband_inst/SPI_DO*          -to   [get_ports GP*_PAD]
set_multicycle_path 2 -setup -through sirius_asic_top_baseband_inst/SPI_EN*          -to   [get_ports GP*_PAD]
set_multicycle_path 1 -hold  -through sirius_asic_top_baseband_inst/SPI_EN*          -to   [get_ports GP*_PAD]
set_multicycle_path 6 -setup -through sirius_asic_top_baseband_inst/BS_SEL*       -to   [get_ports SPI_M2_*_PAD]
set_multicycle_path 5 -hold  -through sirius_asic_top_baseband_inst/BS_SEL*       -to   [get_ports SPI_M2_*_PAD]
set_multicycle_path 6 -setup -through sirius_asic_top_baseband_inst/ANT*          -to   [get_ports SPI_M2_*_PAD]
set_multicycle_path 5 -hold  -through sirius_asic_top_baseband_inst/ANT*          -to   [get_ports SPI_M2_*_PAD]
set_multicycle_path 2 -setup -through sirius_asic_top_baseband_inst/SPI_CLK*          -to   [get_ports I2C*3*_PAD]
set_multicycle_path 1 -hold  -through sirius_asic_top_baseband_inst/SPI_CLK*          -to   [get_ports I2C*3*_PAD]
set_multicycle_path 2 -setup -through sirius_asic_top_baseband_inst/SPI_DO*          -to   [get_ports I2C*3*_PAD]
set_multicycle_path 1 -hold  -through sirius_asic_top_baseband_inst/SPI_DO*          -to   [get_ports I2C*3*_PAD]
set_multicycle_path 2 -setup -through sirius_asic_top_baseband_inst/SPI_EN*          -to   [get_ports I2C*3*_PAD]
set_multicycle_path 1 -hold  -through sirius_asic_top_baseband_inst/SPI_EN*          -to   [get_ports I2C*3*_PAD]
set_multicycle_path 2 -setup -through sirius_asic_top_baseband_inst/SPI_CLK*          -to   [get_ports I2C*4*_PAD]
set_multicycle_path 1 -hold  -through sirius_asic_top_baseband_inst/SPI_CLK*          -to   [get_ports I2C*4*_PAD]
set_multicycle_path 2 -setup -through sirius_asic_top_baseband_inst/SPI_DO*          -to   [get_ports I2C*4*_PAD]
set_multicycle_path 1 -hold  -through sirius_asic_top_baseband_inst/SPI_DO*          -to   [get_ports I2C*4*_PAD]
set_multicycle_path 2 -setup -through sirius_asic_top_baseband_inst/SPI_EN*          -to   [get_ports I2C*4*_PAD]
set_multicycle_path 1 -hold  -through sirius_asic_top_baseband_inst/SPI_EN*          -to   [get_ports I2C*4*_PAD]
set_multicycle_path 6 -setup -through sirius_asic_top_baseband_inst/PA*           -to   [get_ports UART_*4*_PAD]
set_multicycle_path 5 -hold  -through sirius_asic_top_baseband_inst/PA*           -to   [get_ports UART_*4*_PAD]
set_multicycle_path 6 -setup -through sirius_asic_top_baseband_inst/RX*           -to   [get_ports I2S_*_PAD]
set_multicycle_path 5 -hold  -through sirius_asic_top_baseband_inst/RX*           -to   [get_ports I2S_*_PAD]
set_multicycle_path 6 -setup -through sirius_asic_top_baseband_inst/ENABLE_A      -to   [get_ports I2S_*_PAD]
set_multicycle_path 5 -hold  -through sirius_asic_top_baseband_inst/ENABLE_A      -to   [get_ports I2S_*_PAD]
set_multicycle_path 6 -setup -through sirius_asic_top_baseband_inst/BB_DEBUG_*    -to   [get_ports SPI_*_PAD]
set_multicycle_path 5 -hold  -through sirius_asic_top_baseband_inst/BB_DEBUG_*    -to   [get_ports SPI_*_PAD]
set_multicycle_path 6 -setup -through sirius_asic_top_baseband_inst/ENABLE_B      -to   [get_ports I2S_SDI3_PAD]
set_multicycle_path 5 -hold  -through sirius_asic_top_baseband_inst/ENABLE_B      -to   [get_ports I2S_SDI3_PAD]

set_multicycle_path 6 -setup -through sirius_sub_1_inst/HDMI_SDA_ODPADI -from [get_ports HDMI_SDA_PAD]
set_multicycle_path 5 -hold  -through sirius_sub_1_inst/HDMI_SDA_ODPADI -from [get_ports HDMI_SDA_PAD]
set_multicycle_path 6 -setup -through sirius_sub_1_inst/HDMI_SDA_ODPADI -to   [get_ports HDMI_SDA_PAD]
set_multicycle_path 5 -hold  -through sirius_sub_1_inst/HDMI_SDA_ODPADI -to   [get_ports HDMI_SDA_PAD]
set_multicycle_path 6 -setup -through sirius_sub_1_inst/HDMI_SDA_ODPADC -to    [get_ports HDMI_SDA_PAD]
set_multicycle_path 5 -hold  -through sirius_sub_1_inst/HDMI_SDA_ODPADC -to    [get_ports HDMI_SDA_PAD]
set_multicycle_path 6 -setup -through sirius_sub_1_inst/HDMI_SDA_ODPADC -from  [get_ports HDMI_SDA_PAD]
set_multicycle_path 5 -hold  -through sirius_sub_1_inst/HDMI_SDA_ODPADC -from  [get_ports HDMI_SDA_PAD]
set_multicycle_path 6 -setup -through sirius_sub_1_inst/HDMI_SDA_ODPADC -to    [get_ports HDMI_SCL_PAD]
set_multicycle_path 5 -hold  -through sirius_sub_1_inst/HDMI_SDA_ODPADC -to    [get_ports HDMI_SCL_PAD]
set_multicycle_path 6 -setup -through sirius_sub_1_inst/HDMI_SCL_ODPADC -from  [get_ports HDMI_SCL_PAD]
set_multicycle_path 5 -hold  -through sirius_sub_1_inst/HDMI_SCL_ODPADC -from  [get_ports HDMI_SCL_PAD]
set_multicycle_path 6 -setup -through sirius_sub_4_inst/SEC_UART_SOUT_PADI -to [get_ports UART_TX0_PAD]
set_multicycle_path 5 -hold  -through sirius_sub_4_inst/SEC_UART_SOUT_PADI -to [get_ports UART_TX0_PAD]
set_multicycle_path 6 -setup -through sirius_sub_4_inst/TROOT_TXD_PADI -to     [get_ports UART_TX1_PAD]
set_multicycle_path 5 -hold  -through sirius_sub_4_inst/TROOT_TXD_PADI -to     [get_ports UART_TX1_PAD]
set_multicycle_path 6 -setup -through sirius_sub_1_inst/USB_OC_PADC -from      [get_ports USB_OC_PAD]
set_multicycle_path 5 -hold  -through sirius_sub_1_inst/USB_OC_PADC -from      [get_ports USB_OC_PAD]
set_multicycle_path 6 -setup -through sirius_sub_1_inst/USB_PWR_CTRL_PADI -to  [get_ports USB_PWR_PAD]
set_multicycle_path 5 -hold  -through sirius_sub_1_inst/USB_PWR_CTRL_PADI -to  [get_ports USB_PWR_PAD]
set_multicycle_path 4 -setup -through sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_spi2apb/*  -from [get_ports SPI_MS3_DI_PAD]
set_multicycle_path 3 -hold  -through sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_spi2apb/*  -from [get_ports SPI_MS3_DI_PAD]
set_multicycle_path 4 -setup -through sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_spi2apb/*  -from [get_ports SPI_MS3_SCLK_PAD]
set_multicycle_path 3 -hold  -through sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_spi2apb/*  -from [get_ports SPI_MS3_SCLK_PAD]
set_multicycle_path 4 -setup -through sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_spi2apb/*  -from [get_ports SPI_MS3_CS0N_PAD]
set_multicycle_path 3 -hold  -through sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_spi2apb/*  -from [get_ports SPI_MS3_CS0N_PAD]
set_multicycle_path 4 -setup -through sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_spi2apb/*  -to   [get_ports SPI_MS3_DO_PAD]
set_multicycle_path 3 -hold  -through sirius_sub_top_inst/sirius_non_secure_inst/u_sirius_spi2apb/*  -to   [get_ports SPI_MS3_DO_PAD]




set_multicycle_path 4 -setup -from sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master0/U_mstfsm/ssi_oe_n_reg/CK -to [get_ports SPI_M0_DO_PAD]
set_multicycle_path 3 -hold  -from sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master0/U_mstfsm/ssi_oe_n_reg/CK -to [get_ports SPI_M0_DO_PAD]

set_multicycle_path 4 -setup -from sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master0/U_mstfsm/ssi_oe_n_reg/CK -to [get_ports SPI_M0_DO_PAD]
set_multicycle_path 3 -hold  -from sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master0/U_mstfsm/ssi_oe_n_reg/CK -to [get_ports SPI_M0_DO_PAD]
set_multicycle_path 4 -setup -from sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master1/U_mstfsm/ssi_oe_n_reg/CK -to [get_ports SPI_M1_DO_PAD]
set_multicycle_path 3 -hold  -from sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master1/U_mstfsm/ssi_oe_n_reg/CK -to [get_ports SPI_M1_DO_PAD]
set_multicycle_path 4 -setup -from sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master2/U_mstfsm/ssi_oe_n_reg/CK -to [get_ports SPI_M2_DO_PAD]
set_multicycle_path 3 -hold  -from sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master2/U_mstfsm/ssi_oe_n_reg/CK -to [get_ports SPI_M2_DO_PAD]
set_multicycle_path 4 -setup -from sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master3/U_mstfsm/ssi_oe_n_reg/CK -to [get_ports SPI_MS3_DO_PAD]
set_multicycle_path 3 -hold  -from sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master3/U_mstfsm/ssi_oe_n_reg/CK -to [get_ports SPI_MS3_DO_PAD]
set_multicycle_path 4 -setup -from sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master3/U_mstfsm/ssi_oe_n_reg/CK -to [get_ports SPI_MS3_CS2N_PAD]
set_multicycle_path 3 -hold  -from sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master3/U_mstfsm/ssi_oe_n_reg/CK -to [get_ports SPI_MS3_CS2N_PAD]


set_multicycle_path 4 -setup -from sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master3/U_mstfsm/ssi_oe_n_reg/CK -to [get_ports EMMC_D5_PAD]
set_multicycle_path 3 -hold  -from sirius_sub_top_inst/m7_peripheral_inst/u_spi_mst_grp/u_ssi_master3/U_mstfsm/ssi_oe_n_reg/CK -to [get_ports EMMC_D5_PAD]
set_multicycle_path 3 -setup -from sirius_sub_top_inst/m7_peripheral_inst/u_spi_slv_grp/u_ssi_slave1/U_slvfsm/ssi_oe_n_reg/CK -to [get_ports SPI_MS3_CS2N_PAD]
set_multicycle_path 2 -hold  -from sirius_sub_top_inst/m7_peripheral_inst/u_spi_slv_grp/u_ssi_slave1/U_slvfsm/ssi_oe_n_reg/CK -to [get_ports SPI_MS3_CS2N_PAD]
set_multicycle_path 3 -setup -from sirius_sub_top_inst/m7_peripheral_inst/u_spi_slv_grp/u_ssi_slave0/U_slvfsm/ssi_oe_n_reg/CK -to [get_ports SPI_MS3_DO_PAD]
set_multicycle_path 2 -hold  -from sirius_sub_top_inst/m7_peripheral_inst/u_spi_slv_grp/u_ssi_slave0/U_slvfsm/ssi_oe_n_reg/CK -to [get_ports SPI_MS3_DO_PAD]



#######################################
#                                     #
#        input tran/output load       #
#                                     #
#######################################


# add by sunhao 
set PAD_18_IO [get_ports "RSTN_PAD  TEST_MODE_EN_PAD  GP0_PAD  GP1_PAD  GP2_PAD  GP3_PAD  GP4_PAD  GP5_PAD  GP6_PAD  GP7_PAD  SPI_M0_DI_PAD  SPI_M0_DO_PAD  SPI_M0_SCLK_PAD  SPI_M0_CSN_PAD  SPI_M1_DI_PAD  SPI_M1_DO_PAD  SPI_M1_SCLK_PAD  SPI_M1_CSN_PAD  SPI_M2_DI_PAD  SPI_M2_DO_PAD  SPI_M2_SCLK_PAD  SPI_M2_CS0N_PAD  SPI_MS3_DI_PAD  SPI_MS3_DO_PAD  SPI_MS3_SCLK_PAD  SPI_MS3_CS0N_PAD  SPI_MS3_CS1N_PAD  SPI_MS3_CS2N_PAD  SPI_MS3_CS3N_PAD  SPI_MS3_CS4N_PAD  I2C_SDA0_PAD  I2C_SCLK0_PAD  I2C_SDA1_PAD  I2C_SCLK1_PAD  I2C_SDA2_PAD  I2C_SCLK2_PAD  I2C_SDA3_PAD  I2C_SCLK3_PAD  I2C_SDA4_PAD  I2C_SCLK4_PAD  UART_RX0_PAD  UART_TX0_PAD  UART_RX1_PAD  UART_TX1_PAD  UART_RX2_PAD  UART_TX2_PAD  UART_RX3_PAD  UART_TX3_PAD  UART_SIN4_PAD  UART_SOUT4_PAD  PWM0_PAD  PWM1_PAD  PWM2_PAD  PWM3_PAD  PWM4_PAD  PWM5_PAD  PWM6_PAD  PWM7_PAD  PWM8_PAD  PWM9_PAD  I2S_WS0_PAD  I2S_SDI0_PAD  I2S_SDO0_PAD  I2S_CLK0_PAD  I2S_WS1_PAD  I2S_SDI1_PAD  I2S_SDO1_PAD  I2S_CLK1_PAD  I2S_WS2_PAD  I2S_SDI2_PAD  I2S_SDO2_PAD  I2S_CLK2_PAD  I2S_WS3_PAD  I2S_SDI3_PAD  I2S_SDO3_PAD  I2S_CLK3_PAD  PCLK1_PAD  DE1_PAD  VSYNC1_PAD  HSYNC1_PAD  QE1_0_PAD  QE1_1_PAD  QE1_2_PAD  QE1_3_PAD  QE1_4_PAD  QE1_5_PAD  QE1_6_PAD  QE1_7_PAD  PCLK0_PAD  DE0_PAD  VSYNC0_PAD  HSYNC0_PAD  QE0_0_PAD  QE0_1_PAD  QE0_2_PAD  QE0_3_PAD  QE0_4_PAD  QE0_5_PAD  QE0_6_PAD  QE0_7_PAD  USB_OC_PAD  USB_PWR_PAD  HDMI_SCL_PAD  HDMI_SDA_PAD  HDMI_CEC_PAD"]

set PAD_18_33_IO [get_ports  "SD_CCLK_OUT_PAD  SD_CCMD_PAD  SD_CARD_DETECT_N_PAD  SD_CARD_WPRT_PAD  SD_CDATA_0_PAD  SD_CDATA_1_PAD  SD_CDATA_2_PAD  SD_CDATA_3_PAD  EMMC_CLKOUT_PAD  EMMC_CCMD_PAD  EMMC_PWR_PAD  EMMC_D0_PAD  EMMC_D1_PAD  EMMC_D2_PAD  EMMC_D3_PAD  EMMC_D4_PAD  EMMC_D5_PAD  EMMC_D6_PAD  EMMC_D7_PAD"]

set PAD_33_IO [get_ports  "GBE_TXC_PAD  GBE_TXEN_PAD  GBE_TXD0_PAD  GBE_TXD1_PAD  GBE_TXD2_PAD  GBE_TXD3_PAD  GBE_RXC_PAD  GBE_RXEN_PAD  GBE_RXD0_PAD   GBE_RXD1_PAD  GBE_RXD2_PAD  GBE_RXD3_PAD  GBE_MDC_PAD  GBE_MDIO_PAD  GBE_INT_PAD  GBE_CLK_PAD  GBE_RST_PAD"]

set PAD_33_IO  [get_ports "GBE_TXC_PAD GBE_TXEN_PAD GBE_TXD0_PAD  GBE_TXD1_PAD  GBE_TXD2_PAD  GBE_TXD3_PAD  GBE_RXC_PAD  GBE_RXEN_PAD  GBE_RXD0_PAD   GBE_RXD1_PAD  GBE_RXD2_PAD  GBE_RXD3_PAD  GBE_MDC_PAD  GBE_MDIO_PAD  GBE_INT_PAD  GBE_CLK_PAD  GBE_RST_PAD"]

set_input_transition 0.75 $PAD_18_IO
set_load 30 $PAD_18_IO
set_input_transition 1.00 $PAD_18_33_IO
set_load 20 $PAD_18_33_IO
set_input_transition 0.75 $PAD_33_IO
set_load 20 $PAD_33_IO

set_input_transition 0.75 [get_ports PCIE_RESREF]        
set_input_transition 0.75 [get_ports PCIE_RX0N]          
set_input_transition 0.75 [get_ports PCIE_RX1N]          
set_input_transition 0.75 [get_ports USB_RESREF]        
set_input_transition 0.75 [get_ports USB_RX0N]          

# added at VSI 0824
set_false_path -rise_from [get_clocks CLK_EMMC_PAD_0] -fall_to [get_clocks CLK_EMMC_PAD_2_OUT]
set_false_path -fall_from [get_clocks CLK_EMMC_PAD_0] -rise_to [get_clocks CLK_EMMC_PAD_2_OUT]

set_false_path -rise_from [get_clocks CLK_SD_200] -fall_to [get_clocks  CLK_SD_CKIN_DRV_OUT]
set_false_path -fall_from [get_clocks CLK_SD_200] -rise_to [get_clocks  CLK_SD_CKIN_DRV_OUT]

reset_timing_derate [get_lib_cells {*/PDWUWCDGRGM_H */PRWDWUWHWSWDGE_H_G */PRWHSWCDGSD_H }]
set_timing_derate -early 1 [get_lib_cells {*/PDWUWCDGRGM_H */PRWDWUWHWSWDGE_H_G */PRWHSWCDGSD_H }]
set_timing_derate -late  1 [get_lib_cells {*/PDWUWCDGRGM_H */PRWDWUWHWSWDGE_H_G */PRWHSWCDGSD_H }]

set_false_path -to sirius_sub_ceva_inst/NOC_ceva_inst/sgn0_ceva/pd0_ceva_clk_600_noc/pdc_0_0/ps_5_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/NOC_ceva_inst/sgn0_ceva/pd0_ceva_clk_600_noc/pdc_0_0/pm_5_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/NOC_ceva_inst/sgn0_ceva/pd0_ceva_clk_600_noc/pdc_0_0/ps_2_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/NOC_ceva_inst/sgn0_ceva/pd0_ceva_clk_600_noc/pdc_0_0/ps_4_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/NOC_ceva_inst/sgn0_ceva/pd0_ceva_clk_600_noc/pdc_0_0/pm_2_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/NOC_ceva_inst/sgn0_ceva/pd0_ceva_clk_600_noc/pdc_0_0/ps_1_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/NOC_ceva_inst/sgn0_ceva/pd0_ceva_clk_600_noc/pdc_0_0/ps_3_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/NOC_ceva_inst/sgn0_ceva/pd0_ceva_clk_600_noc/pdc_0_0/pm_3_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/NOC_ceva_inst/sgn0_ceva/pd0_ceva_clk_600_noc/pdc_0_0/clk_wakeup_gate/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/NOC_ceva_inst/sgn0_ceva/pd0_ceva_clk_600_noc/pdc_0_0/pm_4_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_2_inst/NOC_vision_inst/sgn0_vision/pmm0/pdc_0_0/pm_1_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_2_inst/NOC_vision_inst/sgn0_vision/pmm0/pdc_0_0/pm_2_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_2_inst/NOC_vision_inst/sgn0_vision/pmm0/pdc_0_0/clk_wakeup_gate/meta_reg_reg/D
set_false_path -to sirius_sub_2_inst/NOC_vision_inst/sgn0_vision/pmm0/pdc_0_0/pm_3_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_2_inst/NOC_vision_inst/sgn0_vision/pmm0/pdc_0_0/pm_4_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_2_inst/NOC_vision_inst/sgn0_vision/pmm0/pdc_0_0/pm_5_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_2_inst/NOC_vision_inst/sgn0_vision/pmm0/pdc_0_0/pm_6_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_0_0/ps_13_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_0_0/ps_5_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_0_0/pm_3_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_0_0/pm_7_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_0_0/ps_12_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_0_0/ps_4_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_0_0/ps_17_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_0_0/ps_3_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_0_0/pm_11_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_0_0/ps_16_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_0_0/ps_8_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_0_0/pm_2_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_0_0/ps_15_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_0_0/ps_7_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_0_0/ps_6_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_0_0/pm_10_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_0_0/pm_14_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_0_0/pm_4_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_0_0/ps_10_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_0_0/ps_2_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_0_0/ps_1_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_0_0/ps_9_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_0_0/clk_wakeup_gate/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_0_0/ps_14_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/NOC_ceva_inst/sgn0_ceva/pd0_ceva_clk_150_g1/pdc_1_0/pm_2_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/NOC_ceva_inst/sgn0_ceva/pd0_ceva_clk_150_g1/pdc_1_0/clk_wakeup_gate/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/NOC_ceva_inst/sgn0_ceva/pd0_ceva_clk_150_g1/pdc_1_0/pm_3_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/NOC_ceva_inst/sgn0_ceva/pd0_ceva_clk_150_g1/pdc_1_0/pm_4_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/NOC_ceva_inst/sgn0_ceva/pd0_ceva_clk_150_g1/pdc_1_0/pm_5_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/NOC_ceva_inst/sgn0_ceva/pd0_ceva_clk_150_g1/pdc_1_0/pm_0_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_2_inst/NOC_vision_inst/sgn0_vision/pmm0/pdc_1_0/ps_0_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_2_inst/NOC_vision_inst/sgn0_vision/pmm0/pdc_1_0/clk_wakeup_gate/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_1_0/pm_7_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_1_0/pm_2_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_1_0/clk_wakeup_gate/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_1_0/pm_11_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_1_0/pm_4_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_1_0/pm_0_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_0/pdc_2_0/clk_wakeup_gate/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_0/pdc_2_0/ps_5_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_0/pdc_2_0/pm_3_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_0/pdc_2_0/pm_4_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_0/pdc_2_0/ps_4_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_0/pdc_2_0/ps_1_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_0/pdc_2_0/pm_5_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_0/pdc_2_0/pm_0_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_0/pdc_2_0/ps_3_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_0/pdc_2_0/ps_0_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_2_inst/NOC_vision_inst/sgn0_vision/pmm0/pdc_2_0/ps_0_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_2_inst/NOC_vision_inst/sgn0_vision/pmm0/pdc_2_0/clk_wakeup_gate/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_2_0/ps_13_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_2_0/ps_15_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_2_0/ps_5_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_2_0/ps_7_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_2_0/ps_9_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_2_0/ps_10_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_2_0/ps_12_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_2_0/ps_4_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_2_0/ps_6_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_2_0/ps_17_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_2_0/ps_1_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_2_0/ps_3_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_2_0/ps_14_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_2_0/ps_16_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_2_0/ps_8_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_2_0/clk_wakeup_gate/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_2_0/ps_0_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_2_0/pm_0_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_2_inst/NOC_vision_inst/sgn0_vision/pmm0/pdc_3_0/clk_wakeup_gate/meta_reg_reg/D
set_false_path -to sirius_sub_2_inst/NOC_vision_inst/sgn0_vision/pmm0/pdc_3_0/ps_0_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_3_0/pm_7_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_3_0/ps_12_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_3_0/pm_2_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_3_0/pm_11_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_3_0/ps_0_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_3_0/pm_0_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_3_0/clk_wakeup_gate/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_3_0/pm_4_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_1/pdc_3_0/pm_2_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_1/pdc_3_0/clk_wakeup_gate/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_1/pdc_3_0/ps_5_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_1/pdc_3_0/ps_2_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_1/pdc_3_0/pm_4_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_1/pdc_3_0/ps_4_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_1/pdc_3_0/ps_1_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_1/pdc_3_0/pm_5_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_1/pdc_3_0/pm_0_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_1/pdc_3_0/ps_0_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_2/pdc_4_0/ps_5_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_2/pdc_4_0/pm_5_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_2/pdc_4_0/ps_2_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_2/pdc_4_0/pm_2_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_2/pdc_4_0/ps_1_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_2/pdc_4_0/ps_3_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_2/pdc_4_0/pm_3_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_2/pdc_4_0/ps_0_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_2/pdc_4_0/pm_0_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_2/pdc_4_0/clk_wakeup_gate/meta_reg_reg/D
set_false_path -to sirius_sub_2_inst/NOC_vision_inst/sgn0_vision/pmm0/pdc_4_0/clk_wakeup_gate/meta_reg_reg/D
set_false_path -to sirius_sub_2_inst/NOC_vision_inst/sgn0_vision/pmm0/pdc_4_0/ps_0_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_4_0/pm_7_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_4_0/ps_10_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_4_0/pm_2_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_4_0/clk_wakeup_gate/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_4_0/pm_11_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_4_0/ps_12_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_4_0/ps_1_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_4_0/pm_0_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_4_0/ps_3_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_4_0/ps_0_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_2_inst/NOC_vision_inst/sgn0_vision/pmm0/pdc_5_0/clk_wakeup_gate/meta_reg_reg/D
set_false_path -to sirius_sub_2_inst/NOC_vision_inst/sgn0_vision/pmm0/pdc_5_0/ps_0_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_5_0/pm_2_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_5_0/clk_wakeup_gate/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_5_0/pm_0_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_5_0/pm_11_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_3/pdc_5_0/pm_2_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_3/pdc_5_0/clk_wakeup_gate/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_3/pdc_5_0/ps_2_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_3/pdc_5_0/pm_3_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_3/pdc_5_0/pm_4_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_3/pdc_5_0/ps_4_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_3/pdc_5_0/ps_1_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_3/pdc_5_0/pm_0_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_3/pdc_5_0/ps_3_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_3/pdc_5_0/ps_0_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_2_inst/NOC_vision_inst/sgn0_vision/pmm0/pdc_6_0/clk_wakeup_gate/meta_reg_reg/D
set_false_path -to sirius_sub_2_inst/NOC_vision_inst/sgn0_vision/pmm0/pdc_6_0/ps_0_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_6_0/pm_2_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_6_0/clk_wakeup_gate/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_6_0/pm_0_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_6_0/pm_11_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_7_0/ps_10_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_7_0/ps_12_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_7_0/ps_4_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_7_0/pm_2_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_7_0/ps_1_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_7_0/ps_3_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_7_0/pm_11_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_7_0/ps_0_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_7_0/clk_wakeup_gate/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_7_0/pm_0_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_8_0/pm_2_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_8_0/clk_wakeup_gate/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_8_0/pm_0_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_8_0/pm_11_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_9_0/pm_2_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_9_0/clk_wakeup_gate/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_9_0/pm_0_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_9_0/pm_11_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_10_0/pm_7_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_10_0/pm_2_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_10_0/clk_wakeup_gate/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_10_0/pm_11_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_10_0/pm_4_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_10_0/pm_0_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_10_0/ps_0_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_11_0/ps_16_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_11_0/ps_13_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_11_0/ps_10_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_11_0/ps_8_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_11_0/clk_wakeup_gate/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_11_0/ps_5_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_11_0/ps_15_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_11_0/ps_12_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_11_0/ps_7_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_11_0/ps_4_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_11_0/ps_1_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_11_0/ps_17_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_11_0/ps_9_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_11_0/ps_14_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_11_0/ps_6_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_11_0/ps_3_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_11_0/ps_0_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_12_0/pm_7_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_12_0/pm_2_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_12_0/pm_3_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_12_0/pm_11_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_12_0/pm_0_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_12_0/clk_wakeup_gate/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_12_0/pm_4_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_13_0/pm_2_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_13_0/clk_wakeup_gate/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_13_0/pm_0_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_13_0/pm_11_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_14_0/pm_2_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_14_0/clk_wakeup_gate/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_14_0/pm_11_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_14_0/pm_0_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_14_0/ps_0_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_15_0/pm_2_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_15_0/clk_wakeup_gate/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_15_0/pm_0_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_15_0/pm_11_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_16_0/pm_2_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_16_0/clk_wakeup_gate/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_16_0/pm_0_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_16_0/pm_11_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_17_0/pm_2_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_17_0/clk_wakeup_gate/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_17_0/pm_0_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_17_0/pm_11_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/NOC_ceva_inst/sgn0_ceva/pd0_ceva_clk_600_noc/pdc_0_0/ps_5_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/NOC_ceva_inst/sgn0_ceva/pd0_ceva_clk_600_noc/pdc_0_0/pm_5_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/NOC_ceva_inst/sgn0_ceva/pd0_ceva_clk_600_noc/pdc_0_0/ps_2_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/NOC_ceva_inst/sgn0_ceva/pd0_ceva_clk_600_noc/pdc_0_0/ps_4_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/NOC_ceva_inst/sgn0_ceva/pd0_ceva_clk_600_noc/pdc_0_0/pm_2_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/NOC_ceva_inst/sgn0_ceva/pd0_ceva_clk_600_noc/pdc_0_0/ps_1_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/NOC_ceva_inst/sgn0_ceva/pd0_ceva_clk_600_noc/pdc_0_0/ps_3_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/NOC_ceva_inst/sgn0_ceva/pd0_ceva_clk_600_noc/pdc_0_0/pm_3_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/NOC_ceva_inst/sgn0_ceva/pd0_ceva_clk_600_noc/pdc_0_0/clk_wakeup_gate/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/NOC_ceva_inst/sgn0_ceva/pd0_ceva_clk_600_noc/pdc_0_0/pm_4_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_2_inst/NOC_vision_inst/sgn0_vision/pmm0/pdc_0_0/pm_1_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_2_inst/NOC_vision_inst/sgn0_vision/pmm0/pdc_0_0/pm_2_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_2_inst/NOC_vision_inst/sgn0_vision/pmm0/pdc_0_0/clk_wakeup_gate/meta_reg_reg/D
set_false_path -to sirius_sub_2_inst/NOC_vision_inst/sgn0_vision/pmm0/pdc_0_0/pm_3_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_2_inst/NOC_vision_inst/sgn0_vision/pmm0/pdc_0_0/pm_4_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_2_inst/NOC_vision_inst/sgn0_vision/pmm0/pdc_0_0/pm_5_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_2_inst/NOC_vision_inst/sgn0_vision/pmm0/pdc_0_0/pm_6_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_0_0/ps_13_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_0_0/ps_5_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_0_0/pm_3_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_0_0/pm_7_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_0_0/ps_12_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_0_0/ps_4_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_0_0/ps_17_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_0_0/ps_3_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_0_0/pm_11_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_0_0/ps_16_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_0_0/ps_8_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_0_0/pm_2_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_0_0/ps_15_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_0_0/ps_7_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_0_0/ps_6_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_0_0/pm_10_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_0_0/pm_14_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_0_0/pm_4_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_0_0/ps_10_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_0_0/ps_2_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_0_0/ps_1_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_0_0/ps_9_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_0_0/clk_wakeup_gate/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_0_0/ps_14_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/NOC_ceva_inst/sgn0_ceva/pd0_ceva_clk_150_g1/pdc_1_0/pm_2_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/NOC_ceva_inst/sgn0_ceva/pd0_ceva_clk_150_g1/pdc_1_0/clk_wakeup_gate/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/NOC_ceva_inst/sgn0_ceva/pd0_ceva_clk_150_g1/pdc_1_0/pm_3_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/NOC_ceva_inst/sgn0_ceva/pd0_ceva_clk_150_g1/pdc_1_0/pm_4_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/NOC_ceva_inst/sgn0_ceva/pd0_ceva_clk_150_g1/pdc_1_0/pm_5_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/NOC_ceva_inst/sgn0_ceva/pd0_ceva_clk_150_g1/pdc_1_0/pm_0_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_2_inst/NOC_vision_inst/sgn0_vision/pmm0/pdc_1_0/ps_0_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_2_inst/NOC_vision_inst/sgn0_vision/pmm0/pdc_1_0/clk_wakeup_gate/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_1_0/pm_7_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_1_0/pm_2_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_1_0/clk_wakeup_gate/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_1_0/pm_11_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_1_0/pm_4_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_1_0/pm_0_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_2_inst/NOC_vision_inst/sgn0_vision/pmm0/pdc_2_0/ps_0_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_2_inst/NOC_vision_inst/sgn0_vision/pmm0/pdc_2_0/clk_wakeup_gate/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_2_0/ps_13_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_2_0/ps_15_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_2_0/ps_5_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_2_0/ps_7_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_2_0/ps_9_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_2_0/ps_10_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_2_0/ps_12_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_2_0/ps_4_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_2_0/ps_6_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_2_0/ps_17_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_2_0/ps_1_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_2_0/ps_3_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_2_0/ps_14_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_2_0/ps_16_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_2_0/ps_8_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_2_0/clk_wakeup_gate/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_2_0/ps_0_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_2_0/pm_0_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_0/pdc_2_0/clk_wakeup_gate/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_0/pdc_2_0/ps_5_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_0/pdc_2_0/pm_3_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_0/pdc_2_0/pm_4_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_0/pdc_2_0/ps_4_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_0/pdc_2_0/ps_1_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_0/pdc_2_0/pm_5_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_0/pdc_2_0/pm_0_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_0/pdc_2_0/ps_3_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_0/pdc_2_0/ps_0_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_1/pdc_3_0/pm_2_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_1/pdc_3_0/clk_wakeup_gate/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_1/pdc_3_0/ps_5_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_1/pdc_3_0/ps_2_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_1/pdc_3_0/pm_4_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_1/pdc_3_0/ps_4_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_1/pdc_3_0/ps_1_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_1/pdc_3_0/pm_5_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_1/pdc_3_0/pm_0_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_1/pdc_3_0/ps_0_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_2_inst/NOC_vision_inst/sgn0_vision/pmm0/pdc_3_0/clk_wakeup_gate/meta_reg_reg/D
set_false_path -to sirius_sub_2_inst/NOC_vision_inst/sgn0_vision/pmm0/pdc_3_0/ps_0_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_3_0/pm_7_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_3_0/ps_12_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_3_0/pm_2_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_3_0/pm_11_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_3_0/ps_0_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_3_0/pm_0_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_3_0/clk_wakeup_gate/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_3_0/pm_4_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_2_inst/NOC_vision_inst/sgn0_vision/pmm0/pdc_4_0/clk_wakeup_gate/meta_reg_reg/D
set_false_path -to sirius_sub_2_inst/NOC_vision_inst/sgn0_vision/pmm0/pdc_4_0/ps_0_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_4_0/pm_7_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_4_0/ps_10_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_4_0/pm_2_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_4_0/clk_wakeup_gate/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_4_0/pm_11_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_4_0/ps_12_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_4_0/ps_1_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_4_0/pm_0_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_4_0/ps_3_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_4_0/ps_0_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_2/pdc_4_0/ps_5_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_2/pdc_4_0/pm_5_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_2/pdc_4_0/ps_2_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_2/pdc_4_0/pm_2_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_2/pdc_4_0/ps_1_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_2/pdc_4_0/ps_3_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_2/pdc_4_0/pm_3_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_2/pdc_4_0/ps_0_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_2/pdc_4_0/pm_0_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_2/pdc_4_0/clk_wakeup_gate/meta_reg_reg/D
set_false_path -to sirius_sub_2_inst/NOC_vision_inst/sgn0_vision/pmm0/pdc_5_0/clk_wakeup_gate/meta_reg_reg/D
set_false_path -to sirius_sub_2_inst/NOC_vision_inst/sgn0_vision/pmm0/pdc_5_0/ps_0_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_5_0/pm_2_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_5_0/clk_wakeup_gate/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_5_0/pm_0_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_5_0/pm_11_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_3/pdc_5_0/pm_2_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_3/pdc_5_0/clk_wakeup_gate/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_3/pdc_5_0/ps_2_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_3/pdc_5_0/pm_3_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_3/pdc_5_0/pm_4_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_3/pdc_5_0/ps_4_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_3/pdc_5_0/ps_1_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_3/pdc_5_0/pm_0_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_3/pdc_5_0/ps_3_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_3/pdc_5_0/ps_0_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_2_inst/NOC_vision_inst/sgn0_vision/pmm0/pdc_6_0/clk_wakeup_gate/meta_reg_reg/D
set_false_path -to sirius_sub_2_inst/NOC_vision_inst/sgn0_vision/pmm0/pdc_6_0/ps_0_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_6_0/pm_2_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_6_0/clk_wakeup_gate/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_6_0/pm_0_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_6_0/pm_11_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_2_inst/NOC_vision_inst/sgn0_vision/pmm0/pdc_0_0/pm_1_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_2_inst/NOC_vision_inst/sgn0_vision/pmm0/pdc_0_0/pm_2_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_2_inst/NOC_vision_inst/sgn0_vision/pmm0/pdc_0_0/clk_wakeup_gate/meta_reg_reg/D
set_false_path -to sirius_sub_2_inst/NOC_vision_inst/sgn0_vision/pmm0/pdc_0_0/pm_3_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_2_inst/NOC_vision_inst/sgn0_vision/pmm0/pdc_0_0/pm_4_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_2_inst/NOC_vision_inst/sgn0_vision/pmm0/pdc_0_0/pm_5_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_2_inst/NOC_vision_inst/sgn0_vision/pmm0/pdc_0_0/pm_6_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_0_0/ps_13_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_0_0/ps_5_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_0_0/pm_3_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_0_0/pm_7_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_0_0/ps_12_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_0_0/ps_4_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_0_0/ps_17_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_0_0/ps_3_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_0_0/pm_11_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_0_0/ps_16_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_0_0/ps_8_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_0_0/pm_2_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_0_0/ps_15_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_0_0/ps_7_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_0_0/ps_6_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_0_0/pm_10_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_0_0/pm_14_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_0_0/pm_4_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_0_0/ps_10_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_0_0/ps_2_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_0_0/ps_1_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_0_0/ps_9_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_0_0/clk_wakeup_gate/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_0_0/ps_14_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/NOC_ceva_inst/sgn0_ceva/pd0_ceva_clk_600_noc/pdc_0_0/ps_5_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/NOC_ceva_inst/sgn0_ceva/pd0_ceva_clk_600_noc/pdc_0_0/pm_5_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/NOC_ceva_inst/sgn0_ceva/pd0_ceva_clk_600_noc/pdc_0_0/ps_2_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/NOC_ceva_inst/sgn0_ceva/pd0_ceva_clk_600_noc/pdc_0_0/ps_4_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/NOC_ceva_inst/sgn0_ceva/pd0_ceva_clk_600_noc/pdc_0_0/pm_2_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/NOC_ceva_inst/sgn0_ceva/pd0_ceva_clk_600_noc/pdc_0_0/ps_1_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/NOC_ceva_inst/sgn0_ceva/pd0_ceva_clk_600_noc/pdc_0_0/ps_3_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/NOC_ceva_inst/sgn0_ceva/pd0_ceva_clk_600_noc/pdc_0_0/pm_3_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/NOC_ceva_inst/sgn0_ceva/pd0_ceva_clk_600_noc/pdc_0_0/clk_wakeup_gate/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/NOC_ceva_inst/sgn0_ceva/pd0_ceva_clk_600_noc/pdc_0_0/pm_4_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_2_inst/NOC_vision_inst/sgn0_vision/pmm0/pdc_1_0/ps_0_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_2_inst/NOC_vision_inst/sgn0_vision/pmm0/pdc_1_0/clk_wakeup_gate/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_1_0/pm_7_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_1_0/pm_2_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_1_0/clk_wakeup_gate/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_1_0/pm_11_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_1_0/pm_4_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_1_0/pm_0_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/NOC_ceva_inst/sgn0_ceva/pd0_ceva_clk_150_g1/pdc_1_0/pm_2_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/NOC_ceva_inst/sgn0_ceva/pd0_ceva_clk_150_g1/pdc_1_0/clk_wakeup_gate/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/NOC_ceva_inst/sgn0_ceva/pd0_ceva_clk_150_g1/pdc_1_0/pm_3_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/NOC_ceva_inst/sgn0_ceva/pd0_ceva_clk_150_g1/pdc_1_0/pm_4_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/NOC_ceva_inst/sgn0_ceva/pd0_ceva_clk_150_g1/pdc_1_0/pm_5_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/NOC_ceva_inst/sgn0_ceva/pd0_ceva_clk_150_g1/pdc_1_0/pm_0_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_2_inst/NOC_vision_inst/sgn0_vision/pmm0/pdc_2_0/ps_0_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_2_inst/NOC_vision_inst/sgn0_vision/pmm0/pdc_2_0/clk_wakeup_gate/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_2_0/ps_13_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_2_0/ps_15_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_2_0/ps_5_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_2_0/ps_7_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_2_0/ps_9_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_2_0/ps_10_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_2_0/ps_12_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_2_0/ps_4_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_2_0/ps_6_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_2_0/ps_17_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_2_0/ps_1_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_2_0/ps_3_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_2_0/ps_14_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_2_0/ps_16_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_2_0/ps_8_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_2_0/clk_wakeup_gate/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_2_0/ps_0_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_2_0/pm_0_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_0/pdc_2_0/clk_wakeup_gate/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_0/pdc_2_0/ps_5_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_0/pdc_2_0/pm_3_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_0/pdc_2_0/pm_4_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_0/pdc_2_0/ps_4_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_0/pdc_2_0/ps_1_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_0/pdc_2_0/pm_5_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_0/pdc_2_0/pm_0_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_0/pdc_2_0/ps_3_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_0/pdc_2_0/ps_0_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_1/pdc_3_0/pm_2_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_1/pdc_3_0/clk_wakeup_gate/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_1/pdc_3_0/ps_5_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_1/pdc_3_0/ps_2_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_1/pdc_3_0/pm_4_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_1/pdc_3_0/ps_4_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_1/pdc_3_0/ps_1_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_1/pdc_3_0/pm_5_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_1/pdc_3_0/pm_0_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_1/pdc_3_0/ps_0_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_2_inst/NOC_vision_inst/sgn0_vision/pmm0/pdc_3_0/clk_wakeup_gate/meta_reg_reg/D
set_false_path -to sirius_sub_2_inst/NOC_vision_inst/sgn0_vision/pmm0/pdc_3_0/ps_0_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_3_0/pm_7_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_3_0/ps_12_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_3_0/pm_2_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_3_0/pm_11_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_3_0/ps_0_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_3_0/pm_0_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_3_0/clk_wakeup_gate/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_3_0/pm_4_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_2_inst/NOC_vision_inst/sgn0_vision/pmm0/pdc_4_0/clk_wakeup_gate/meta_reg_reg/D
set_false_path -to sirius_sub_2_inst/NOC_vision_inst/sgn0_vision/pmm0/pdc_4_0/ps_0_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_4_0/pm_7_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_4_0/ps_10_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_4_0/pm_2_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_4_0/clk_wakeup_gate/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_4_0/pm_11_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_4_0/ps_12_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_4_0/ps_1_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_4_0/pm_0_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_4_0/ps_3_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_4_0/ps_0_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_2/pdc_4_0/ps_5_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_2/pdc_4_0/pm_5_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_2/pdc_4_0/ps_2_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_2/pdc_4_0/pm_2_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_2/pdc_4_0/ps_1_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_2/pdc_4_0/ps_3_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_2/pdc_4_0/pm_3_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_2/pdc_4_0/ps_0_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_2/pdc_4_0/pm_0_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_2/pdc_4_0/clk_wakeup_gate/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_3/pdc_5_0/pm_2_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_3/pdc_5_0/clk_wakeup_gate/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_3/pdc_5_0/ps_2_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_3/pdc_5_0/pm_3_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_3/pdc_5_0/pm_4_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_3/pdc_5_0/ps_4_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_3/pdc_5_0/ps_1_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_3/pdc_5_0/pm_0_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_3/pdc_5_0/ps_3_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_ceva_inst/cevaxm4_subsys_inst/u_cevaxm4_harden_subsys/pd1_ceva_clk_1000_noc_3/pdc_5_0/ps_0_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_2_inst/NOC_vision_inst/sgn0_vision/pmm0/pdc_5_0/clk_wakeup_gate/meta_reg_reg/D
set_false_path -to sirius_sub_2_inst/NOC_vision_inst/sgn0_vision/pmm0/pdc_5_0/ps_0_pwrdwnreq_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_5_0/pm_2_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_5_0/clk_wakeup_gate/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_5_0/pm_0_pwrdwnok_drs/meta_reg_reg/D
set_false_path -to sirius_sub_top_inst/NOC_main_inst/sgn0_main/pmm0/pdc_5_0/pm_11_pwrdwnok_drs/meta_reg_reg/D


set_multicycle_path -setup 3 -from [all_inputs] -to [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_counter/u_gpio*/gpio_*/D]
set_false_path -hold -from [all_inputs]  -to          [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_counter/u_gpio*/gpio_*/D] 
set_false_path -hold -from [all_inputs]  -through     [get_pins sirius_sub_top_inst/m7_peripheral_inst/u_gpio_grp/u_gpio*/*] 


set_false_path -through [get_ports {Q*_PAD *SYNC* DE*} ] -rise_from [get_clocks CLK_DVP_0_PAD] -fall_to [get_clocks CLK_DVP_0_PAD]
set_false_path -through [get_ports {Q*_PAD *SYNC* DE*} ] -rise_from [get_clocks CLK_DVP_1_PAD] -fall_to [get_clocks CLK_DVP_1_PAD]
set_false_path -through [get_ports {Q*_PAD *SYNC* DE*} ] -fall_from [get_clocks CLK_DVP_0_PAD] -rise_to [get_clocks CLK_DVP_0_PAD]
set_false_path -through [get_ports {Q*_PAD *SYNC* DE*} ] -fall_from [get_clocks CLK_DVP_1_PAD] -rise_to [get_clocks CLK_DVP_1_PAD]


set_false_path -to sirius_sub_top_inst/m7_peripheral_inst/m7_top_irq_d1_reg_*_/D

#added by yli 0925 for i2s_sclk_in, 0929
set_false_path -from [get_clocks i2s_sclk_in_2]     -through I2S_WS2_PAD  -to sirius_sub_top_inst/m7_peripheral_inst/u_i2s_grp/u_i2s_slave2/U_transmit_channel_*/U_transmit_channel/data_out_reg_reg_*_/D
set_false_path -from [get_clocks i2s_sclk_in_2]     -through I2S_WS2_PAD  -to sirius_sub_top_inst/m7_peripheral_inst/u_i2s_grp/u_i2s_slave2/U_transmit_channel_*/U_transmit_channel/sdo_reg/D
set_false_path -from [get_clocks i2s_sclk_in_3]     -through GBE_MDIO_PAD -to sirius_sub_top_inst/m7_peripheral_inst/u_i2s_grp/u_i2s_slave3/U_transmit_channel_*/U_transmit_channel/data_out_reg_reg_*_/D
set_false_path -from [get_clocks i2s_sclk_in_3]     -through GBE_MDIO_PAD -to sirius_sub_top_inst/m7_peripheral_inst/u_i2s_grp/u_i2s_slave3/U_transmit_channel_*/U_transmit_channel/sdo_reg/D
set_false_path -from [get_clocks i2s_sclk_in_gbe_3] -through GBE_MDIO_PAD -to sirius_sub_top_inst/m7_peripheral_inst/u_i2s_grp/u_i2s_slave3/U_transmit_channel_*/U_transmit_channel/data_out_reg_reg_*_/D
set_false_path -from [get_clocks i2s_sclk_in_gbe_3] -through GBE_MDIO_PAD -to sirius_sub_top_inst/m7_peripheral_inst/u_i2s_grp/u_i2s_slave3/U_transmit_channel_*/U_transmit_channel/sdo_reg/D
