Fri Mar  6 06:16:58 2015

BUILDING Network design (cell: 6T_MultiBank_32K_Test, lib: 16nm_Tests, view: config)
GLOBAL ENVIRONMENT INFORMATION:
	simLibName =	16nm_Tests
	simCellName =	6T_MultiBank_32K_Test
	simViewName =	config
	Netlist Directory	/net/bull/apps/Cadence/simulation/6T_MultiBank_32K_Test/spectreVerilog/config/netlist
	Default View List	
	Stop View List	
Switch View List Table:
	Default IE Libname	analogLib
	Default IE Cellname	MOS
	Detail IE Generation Flag	FALSE
Power and ground nets:
	veed! veea! vee! vssd! vssa! vss! gndd! gnda! gnd! vccd! vcca! vcc! vddd! vdda! vdd! 
SIMULATOR AND PARTITIONING VIEW LIST INFO:
	Simulator verilog, for network toolNetworkId5, list of views:
		verilog verilogNetlist 
	    views in stop view set:
		msps verilogNetlist system hdl functional behavioral verilog 
	Simulator spectre, for network toolNetworkId5, list of views:
		spectre spice 
	    views in stop view set:
		spectre auLvs ahdl veriloga spice 

CONFIGURATION INFORMATION:
Network is using configuration. Here are the config's stop list and switch list:
	Default View List:	spectre spice verilog behavioral functional hdl system verilogNetlist schematic cmos.sch cmos_sch veriloga ahdl
	Stop View List:	spectre spice verilog verilogNetlist
	Top module LibName:	16nm_Tests
	Top module CellName:	6T_MultiBank_32K_Test
	Top module ViewName:	schematic

PARTITIONING INFORMATION:
	Partition digital, in network toolNetworkId5
	The modules in this partition are:
	The models in this partition are:
Model inv_1xT, lib 16nm, view functional
	Partition analog, in network toolNetworkId5
	The modules in this partition are:
Module TH44, lib 16nm, view schematic, configViewString $default
Module nand4_1x, lib 16nm, view schematic, configViewString $default
Module nor4_1x, lib 16nm, view schematic, configViewString $default
Module inv_1x, lib 16nm, view schematic, configViewString $default
Module TH22, lib 16nm, view schematic, configViewString $default
Module 6T_1of4Latch, lib 16nm, view schematic, configViewString $default
Module nor_1x, lib 16nm, view schematic, configViewString $default
Module nand_1x, lib 16nm, view schematic, configViewString $default
Module 6T_1of2Latch, lib 16nm, view schematic, configViewString $default
Module 6T_4of16Latch, lib 16nm, view schematic, configViewString $default
Module 6T_AddressLatch2, lib 16nm, view schematic, configViewString $default
Module Encode_4to2, lib 16nm, view schematic, configViewString $default
Module 6T_AddressLatch, lib 16nm, view schematic, configViewString $default
Module nand3_1x, lib 16nm, view schematic, configViewString $default
Module and3, lib 16nm, view schematic, configViewString $default
Module Decode_2to4, lib 16nm, view schematic, configViewString $default
Module 6T_8of32Latch, lib 16nm, view schematic, configViewString $default
Module TH33~, lib 16nm, view schematic, configViewString $default
Module 6T_1of4Merge4, lib 16nm, view schematic, configViewString $default
Module 6T_4of16Merge4, lib 16nm, view schematic, configViewString $default
Module 6T_8of32Merge4, lib 16nm, view schematic, configViewString $default
Module TH33, lib 16nm, view schematic, configViewString $default
Module 6T_1of4Split4, lib 16nm, view schematic, configViewString $default
Module 6T_4of16Split4, lib 16nm, view schematic, configViewString $default
Module 6T_8of32Split4, lib 16nm, view schematic, configViewString $default
Module 6T_1of2Split4, lib 16nm, view schematic, configViewString $default
Module 6T_AddressSplit4, lib 16nm, view schematic, configViewString $default
Module 6T_1of2Merge, lib 16nm, view schematic, configViewString $default
Module 6T_1of4Merge, lib 16nm, view schematic, configViewString $default
Module 6T_4of16Merge, lib 16nm, view schematic, configViewString $default
Module 6T_AddressMerge, lib 16nm, view schematic, configViewString $default
Module or2_1x, lib 16nm, view schematic, configViewString $default
Module or4_1x, lib 16nm, view schematic, configViewString $default
Module or16_1x, lib 16nm, view schematic, configViewString $default
Module 6T_CONTROL, lib 16nm, view schematic, configViewString $default
Module and_1x, lib 16nm, view schematic, configViewString $default
Module TH22~, lib 16nm, view schematic, configViewString $default
Module WCHB, lib 16nm, view schematic, configViewString $default
Module 6T_DATA, lib 16nm, view schematic, configViewString $default
Module and4_1x, lib 16nm, view schematic, configViewString $default
Module or32_1x, lib 16nm, view schematic, configViewString $default
Module Demux_2e1of4, lib 16nm, view schematic, configViewString $default
Module Demux_3e1of4, lib 16nm, view schematic, configViewString $default
Module 6T_DEMUX, lib 16nm, view schematic, configViewString $default
Module 6T_SetRead, lib 16nm, view schematic, configViewString $default
Module 6T_32x_CTRL, lib 16nm, view schematic, configViewString $default
Module 6T, lib 16nm, view schematic, configViewString $default
Module 6T_4x, lib 16nm, view schematic, configViewString $default
Module 6T_32x, lib 16nm, view schematic, configViewString $default
Module 6T_32x4, lib 16nm, view schematic, configViewString $default
Module 6T_CHUNK, lib 16nm, view schematic, configViewString $default
Module 6T_BANK, lib 16nm, view schematic, configViewString $default
Module 6T_SDP_BANK, lib 16nm, view schematic, configViewString $default
Module 6T_MultiBank_32K, lib 16nm, view schematic, configViewString $default
Module inv_1xt, lib 16nm, view schematic, configViewString $default
	The models in this partition are:
Model pfet, lib NCSU_TechLib_FreePDK15, view spectre
Model nfet, lib NCSU_TechLib_FreePDK15, view spectre
Model cds_thru, lib basic, view spectre
Model cap, lib UCD_Analog_Parts, view spectre
Model vdc, lib UCD_Analog_Parts, view spectre
