# 6_stage-pipelined-processor
6 stage pipelined processor for 6 instructions viz.load (lw), store (sw), jump (j), or (or), and and immediate (andi) instructions only. (Refer to the images of instructions for the instruction code format.)
