# template id XNOp name kernel_w kernel_h  strides_w strides_h paddings_w paddings_h inaddr insize_w insize_h inchan outaddr outsize_w outsize_h slice src_full_sect_num src_repl_sect_num src_repl_unit_num src_repl_unit_width dst_full_sect_num dst_repl_sect_num dst_repl_unit_num dst_repl_unit_width concat_i_am_your_father concat_full_sect_num concat_repl_sect_num concat_repl_unit_num concat_repl_unit_width concat_starting_ch concat_channels wait_download wait_upload wait_conv wait_pool wait_ew wait_upsmpl parallel_read prerelu en_pingpong_weight en_halfrate_mode en_inlinemaxpool srcAddrReadFromImgQ destAddrReadFromImgQ srcAddDDR dstAddDDR tile_width tile_height HAT SRCAM-Buffer_0 SRCAM-Buffer_1 DEST_AM-Buffer_Offset 
# template id XNOp name kernel_w kernel_h  strides_w strides_h paddings_w paddings_h inaddr insize_w insize_h inchan outaddr outsize_w outsize_h slice src_full_sect_num src_repl_sect_num src_repl_unit_num src_repl_unit_width dst_full_sect_num dst_repl_sect_num dst_repl_unit_num dst_repl_unit_width concat_i_am_your_father concat_full_sect_num concat_repl_sect_num concat_repl_unit_num concat_repl_unit_width concat_starting_ch concat_channels wait_download wait_upload wait_conv wait_pool wait_ew wait_upsmpl parallel_read prerelu en_pingpong_weight en_halfrate_mode en_inlinemaxpool srcAddrReadFromImgQ destAddrReadFromImgQ srcAddDDR dstAddDDR tile_width tile_height HAT SRCAM-Buffer_0 SRCAM-Buffer_1 DEST_AM-Buffer_Offset 
# template id XNOp inaddr insize inchan
# template id XNOp name kernel_w kernel_h strides_w strides_h padding_w padding_h dilation_w dilation_h preshift scale postshift relu prelu bias inaddr insize_w insize_h inchan outaddr outsize_w outsize_h  outchan slice src_full_sect_num src_repl_sect_num src_repl_unit_num src_repl_unit_width dst_full_sect_num dst_repl_sect_num dst_repl_unit_num dst_repl_unit_width concat_i_am_your_father concat_full_sect_num concat_repl_sect_num concat_repl_unit_num concat_repl_unit_width concat_starting_ch concat_channels wait_download wait_upload wait_conv wait_pool wait_ew wait_upsmpl parallel_read prerelu en_pingpong_weight en_halfrate_mode en_inlinemaxpool srcAddrReadFromImgQ destAddrReadFromImgQ srcAddDDR dstAddDDR tile_width tile_height HAT SRCAM-Buffer_0 SRCAM-Buffer_1 DEST_AM-Buffer_Offset 
# template id XNOp name kernel_w kernel_h strides_w strides_h padding_w padding_h dilation_w dilation_h preshift scale postshift relu prelu bias inaddr insize_w insize_h inchan outaddr outsize_w outsize_h  outchan slice src_full_sect_num src_repl_sect_num src_repl_unit_num src_repl_unit_width dst_full_sect_num dst_repl_sect_num dst_repl_unit_num dst_repl_unit_width concat_i_am_your_father concat_full_sect_num concat_repl_sect_num concat_repl_unit_num concat_repl_unit_width concat_starting_ch concat_channels wait_download wait_upload wait_conv wait_pool wait_ew wait_upsmpl parallel_read prerelu en_pingpong_weight en_halfrate_mode en_inlinemaxpool srcAddrReadFromImgQ destAddrReadFromImgQ srcAddDDR dstAddDDR tile_width tile_height HAT SRCAM-Buffer_0 SRCAM-Buffer_1 DEST_AM-Buffer_Offset 
# template id XNOp name relu prelu preshift scale postshift matrixheight matrixwidthh inaddr inheight inwidth outaddr outheight outwidth
# template id XNOp name kernel_w kernel_h  strides_w strides_h paddings_w paddings_h inaddr insize_w insize_h inchan outaddr outsize_w outsize_h slice src_full_sect_num src_repl_sect_num src_repl_unit_num src_repl_unit_width dst_full_sect_num dst_repl_sect_num dst_repl_unit_num dst_repl_unit_width concat_i_am_your_father concat_full_sect_num concat_repl_sect_num concat_repl_unit_num concat_repl_unit_width concat_starting_ch concat_channels wait_download wait_upload wait_conv wait_pool wait_ew wait_upsmpl parallel_read prerelu en_pingpong_weight en_halfrate_mode en_inlinemaxpool srcAddrReadFromImgQ destAddrReadFromImgQ srcAddDDR dstAddDDR tile_width tile_height HAT SRCAM-Buffer_0 SRCAM-Buffer_1 DEST_AM-Buffer_Offset conv_name conv_kernel_w conv_kernel_h conv_strides_w conv_strides_h conv_padding_w conv_padding_h conv_dilation_w conv_dilation_h conv_relu conv_prelu conv_bias pool_insize_w pool_insize_h pool_inchan conv_outsize_w
# template pound id XNOp name start end size dst_full_sect_num dst_repl_sect_num dst_repl_unit_num dst_repl_unit_width MUTE
# template id XNOp uram_dest ddr_src insize_w insize_h inchan a0 b1 c1 start_row end_row slice full_sect_num repl_sect_num repl_unit_num repl_unit_width srcAddrReadFromImgQ sep comment
# template id XNOp name kernel_w kernel_h  strides_w strides_h paddings_w paddings_h inaddr insize_w insize_h inchan outaddr outsize_w outsize_h slice src_full_sect_num src_repl_sect_num src_repl_unit_num src_repl_unit_width dst_full_sect_num dst_repl_sect_num dst_repl_unit_num dst_repl_unit_width concat_i_am_your_father concat_full_sect_num concat_repl_sect_num concat_repl_unit_num concat_repl_unit_width concat_starting_ch concat_channels wait_download wait_upload wait_conv wait_pool wait_ew wait_upsmpl parallel_read prerelu en_pingpong_weight en_halfrate_mode en_inlinemaxpool srcAddrReadFromImgQ destAddrReadFromImgQ srcAddDDR dstAddDDR tile_width tile_height HAT SRCAM-Buffer_0 SRCAM-Buffer_1 DEST_AM-Buffer_Offset conv_name conv_kernel_w conv_kernel_h conv_strides_w conv_strides_h conv_padding_w conv_padding_h conv_dilation_w conv_dilation_h conv_relu conv_prelu conv_bias pool_insize_w pool_insize_h pool_inchan conv_outsize_w
# template id XNOp uram_src ddr_dest outsize_w outsize_h outchan a0 b1 c1 start_row end_row slice full_sect_num repl_sect_num repl_unit_num repl_unit_width destAddrReadFromImgQ
# template id XNOp name kernel_w kernel_h strides_w strides_h padding_w padding_h dilation_w dilation_h preshift scale postshift relu bias inaddr insize_w insize_h inchan outaddr outsize_w outsize_h  outchan Bypass_Perf_Opt  pool_kernel_w pool_kernel_h pool_strides_w pool_strides_h pool_paddings_w pool_paddings_h pool_fcmode
# template id XNOp name add bn relu prelu inaddrA inaddrB insize_w insize_h inchan outaddr slice src_full_sect_num src_repl_sect_num src_repl_unit_num src_repl_unit_width dst_full_sect_num dst_repl_sect_num dst_repl_unit_num dst_repl_unit_width concat_i_am_your_father concat_full_sect_num concat_repl_sect_num concat_repl_unit_num concat_repl_unit_width concat_starting_ch concat_channels wait_download wait_upload wait_conv wait_pool wait_ew wait_upsmpl parallel_read prerelu en_pingpong_weight en_halfrate_mode en_inlinemaxpool srcAddrReadFromImgQ destAddrReadFromImgQ srcAddDDR dstAddDDR tile_width tile_height HAT SRCAM-Buffer_0 SRCAM-Buffer_1 DEST_AM-Buffer_Offset EWA_2nd-Src_AM 
# 1 XNGather 0x0 0x0 224 224 3 0 1 1 0 223 1 1 0 0 0 1 # Input data data: type=Input, sizes=None, shapes=None, sched 0 Kernel None Strides None Padding None MUTE CODE
2 XNEltwise data_bn -1 1 0 0 0x0 0x0 224 224 3 0x0 1 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 0 0 0 0 0 1 0 1 1 8 1 1 0 32768 8 0 # V3 SPLIT Code :)
5 XNMaxPoolPipelined conv1_pool 3 3 2 2 0 0 0x0 224 224 3 0x173c0 56 56 1 0 1 12 8 1 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 0 0 1 0 1 0 0 1 0 32 27 1 0 16384 65536 conv1 7 7 2 2 3 3 1 1 1 0 1 112 112 64 56 # V3 SPLIT Code :)ddr_to_am
8 XNConv layer_64_1_conv1 1 1 1 1 0 0 1 1 0 32768 21 1 0 1 0x173c0 56 56 64 0x0 56 56 64 1 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 # am_to_am
10 XNConv layer_64_1_conv2 3 3 1 1 1 1 1 1 0 32768 23 1 0 1 0x0 56 56 64 0xc40 56 56 64 1 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 # am_to_am
12 XNConv layer_64_1_conv3 1 1 1 1 0 0 1 1 0 32768 23 0 0 0 0xc40 56 56 64 0x1880 56 56 256 1 1 0 0 0 3 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 # am_to_am
14 XNConv layer_64_1_conv_expand 1 1 1 1 0 0 1 1 0 32768 23 0 0 0 0x0 56 56 64 0x3d40 56 56 256 1 1 0 0 0 3 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 # am_to_am
16 XNEltwise layer_64_1_sum 1 0 0 0 0x1880 0x3d40 56 56 256 0x1880 1 3 0 0 0 3 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0
18 XNEltwise layer_64_2_bn1 -1 1 1 0 0x1880 0x0 56 56 256 0x3d40 1 3 0 0 0 3 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0
20 XNConv layer_64_2_conv1 1 1 1 1 0 0 1 1 0 32768 23 1 0 1 0x3d40 56 56 256 0x0 56 56 64 1 3 0 0 0 0 2 3 32 0 0 0 0 0 0 0 1 1 1 1 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 # am_to_am
22 XNConv layer_64_2_conv2 3 3 1 1 1 1 1 1 0 32768 23 1 0 1 0x0 56 56 64 0x3d40 56 56 64 1 0 2 3 32 1 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 # am_to_am
24 XNConv layer_64_2_conv3 1 1 1 1 0 0 1 1 0 32768 23 0 0 1 0x3d40 56 56 64 0x4980 56 56 256 1 1 0 0 0 3 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 # am_to_am
26 XNEltwise layer_64_2_sum 1 0 0 0 0x4980 0x1880 56 56 256 0x4980 1 3 0 0 0 3 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0
28 XNEltwise layer_64_3_bn1 -1 1 1 0 0x4980 0x0 56 56 256 0x0 1 3 0 0 0 3 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0
30 XNConv layer_64_3_conv1 1 1 1 1 0 0 1 1 0 32768 22 1 0 1 0x0 56 56 256 0x24c0 56 56 64 1 3 0 0 0 0 2 3 32 0 0 0 0 0 0 0 1 1 1 1 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 # am_to_am
32 XNConv layer_64_3_conv2 3 3 1 1 1 1 1 1 0 32768 23 1 0 1 0x24c0 56 56 64 0x3d40 56 56 64 1 0 2 3 32 1 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 # am_to_am
34 XNConv layer_64_3_conv3 1 1 1 1 0 0 1 1 0 32768 24 0 0 1 0x3d40 56 56 64 0x0 56 56 256 1 1 0 0 0 3 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 # am_to_am
36 XNEltwise layer_64_3_sum 1 0 0 0 0x0 0x4980 56 56 256 0x0 1 3 0 0 0 3 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0
38 XNEltwise layer_128_1_bn1 -1 1 1 0 0x0 0x0 56 56 256 0x24c0 1 3 0 0 0 3 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0
40 XNConv layer_128_1_conv1 1 1 1 1 0 0 1 1 0 32768 22 1 0 1 0x24c0 56 56 256 0x0 56 56 128 1 3 0 0 0 1 1 3 32 0 0 0 0 0 0 0 1 1 1 1 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 # am_to_am
42 XNConv layer_128_1_conv2 3 3 2 2 1 1 1 1 0 32768 24 1 0 1 0x0 56 56 128 0x1880 28 28 128 1 1 1 3 32 2 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 # am_to_am
44 XNConv layer_128_1_conv3 1 1 1 1 0 0 1 1 0 32768 23 0 0 0 0x1880 28 28 128 0x0 28 28 512 1 2 0 0 0 6 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 # am_to_am
46 XNConv layer_128_1_conv_expand 1 1 2 2 0 0 1 1 0 32768 22 0 0 0 0x24c0 56 56 256 0x1260 28 28 512 1 3 0 0 0 6 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 # am_to_am
48 XNEltwise layer_128_1_sum 1 0 0 0 0x0 0x1260 28 28 512 0x0 1 6 0 0 0 6 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0
50 XNEltwise layer_128_2_bn1 -1 1 1 0 0x0 0x0 28 28 512 0x1260 1 6 0 0 0 6 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0
52 XNConv layer_128_2_conv1 1 1 1 1 0 0 1 1 0 32768 23 1 0 1 0x1260 28 28 512 0x24c0 28 28 128 1 6 0 0 0 1 1 3 32 0 0 0 0 0 0 0 1 1 1 1 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 # am_to_am
54 XNConv layer_128_2_conv2 3 3 1 1 1 1 1 1 0 32768 25 1 0 1 0x24c0 28 28 128 0x1260 28 28 128 1 1 1 3 32 2 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 # am_to_am
56 XNConv layer_128_2_conv3 1 1 1 1 0 0 1 1 0 32768 23 0 0 1 0x1260 28 28 128 0x1880 28 28 512 1 2 0 0 0 6 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 # am_to_am
58 XNEltwise layer_128_2_sum 1 0 0 0 0x1880 0x0 28 28 512 0x1880 1 6 0 0 0 6 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0
60 XNEltwise layer_128_3_bn1 -1 1 1 0 0x1880 0x0 28 28 512 0x0 1 6 0 0 0 6 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0
62 XNConv layer_128_3_conv1 1 1 1 1 0 0 1 1 0 32768 22 1 0 1 0x0 28 28 512 0x1260 28 28 128 1 6 0 0 0 1 1 3 32 0 0 0 0 0 0 0 1 1 1 1 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 # am_to_am
64 XNConv layer_128_3_conv2 3 3 1 1 1 1 1 1 0 32768 25 1 0 1 0x1260 28 28 128 0x0 28 28 128 1 1 1 3 32 2 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 # am_to_am
66 XNConv layer_128_3_conv3 1 1 1 1 0 0 1 1 0 32768 23 0 0 1 0x0 28 28 128 0x620 28 28 512 1 2 0 0 0 6 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 # am_to_am
68 XNEltwise layer_128_3_sum 1 0 0 0 0x620 0x1880 28 28 512 0x620 1 6 0 0 0 6 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0
70 XNEltwise layer_128_4_bn1 -1 1 1 0 0x620 0x0 28 28 512 0x1880 1 6 0 0 0 6 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0
72 XNConv layer_128_4_conv1 1 1 1 1 0 0 1 1 0 32768 24 1 0 1 0x1880 28 28 512 0x0 28 28 128 1 6 0 0 0 1 1 3 32 0 0 0 0 0 0 0 1 1 1 1 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 # am_to_am
74 XNConv layer_128_4_conv2 3 3 1 1 1 1 1 1 0 32768 23 1 0 1 0x0 28 28 128 0x1880 28 28 128 1 1 1 3 32 2 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 # am_to_am
76 XNConv layer_128_4_conv3 1 1 1 1 0 0 1 1 0 32768 23 0 0 1 0x1880 28 28 128 0x1ea0 28 28 512 1 2 0 0 0 6 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 # am_to_am
78 XNEltwise layer_128_4_sum 1 0 0 0 0x1ea0 0x620 28 28 512 0x1ea0 1 6 0 0 0 6 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0
80 XNEltwise layer_256_1_bn1 -1 1 1 0 0x1ea0 0x0 28 28 512 0x0 1 6 0 0 0 6 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0
82 XNConv layer_256_1_conv1 1 1 1 1 0 0 1 1 0 32768 23 1 0 1 0x0 28 28 512 0x1260 28 28 256 1 6 0 0 0 2 2 3 32 0 0 0 0 0 0 0 1 1 1 1 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 # am_to_am
84 XNConv layer_256_1_conv2 3 3 2 2 1 1 1 1 0 32768 24 1 0 1 0x1260 28 28 256 0x1ea0 14 14 256 1 2 2 3 32 3 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 # am_to_am
86 XNConv layer_256_1_conv3 1 1 1 1 0 0 1 1 0 32768 23 0 0 0 0x1ea0 14 14 256 0x1260 14 14 1024 1 3 0 0 0 11 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 # am_to_am
88 XNConv layer_256_1_conv_expand 1 1 2 2 0 0 1 1 0 32768 23 0 0 0 0x0 28 28 512 0x1acc 14 14 1024 1 6 0 0 0 11 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 # am_to_am
90 XNEltwise layer_256_1_sum 1 0 0 0 0x1260 0x1acc 14 14 1024 0x1260 1 11 0 0 0 11 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0
92 XNEltwise layer_256_2_bn1 -1 1 1 0 0x1260 0x0 14 14 1024 0x0 1 11 0 0 0 11 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0
94 XNConv layer_256_2_conv1 1 1 1 1 0 0 1 1 0 32768 24 1 0 1 0x0 14 14 1024 0x86c 14 14 256 1 11 0 0 0 2 2 3 32 0 0 0 0 0 0 0 1 1 1 1 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 # am_to_am
96 XNConv layer_256_2_conv2 3 3 1 1 1 1 1 1 0 32768 24 1 0 1 0x86c 14 14 256 0xb7c 14 14 256 1 2 2 3 32 3 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 # am_to_am
98 XNConv layer_256_2_conv3 1 1 1 1 0 0 1 1 0 32768 23 0 0 1 0xb7c 14 14 256 0x0 14 14 1024 1 3 0 0 0 11 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 # am_to_am
100 XNEltwise layer_256_2_sum 1 0 0 0 0x0 0x1260 14 14 1024 0x0 1 11 0 0 0 11 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0
102 XNEltwise layer_256_3_bn1 -1 1 1 0 0x0 0x0 14 14 1024 0x86c 1 11 0 0 0 11 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0
104 XNConv layer_256_3_conv1 1 1 1 1 0 0 1 1 0 32768 24 1 0 1 0x86c 14 14 1024 0x10d8 14 14 256 1 11 0 0 0 2 2 3 32 0 0 0 0 0 0 0 1 1 1 1 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 # am_to_am
106 XNConv layer_256_3_conv2 3 3 1 1 1 1 1 1 0 32768 23 1 0 1 0x10d8 14 14 256 0x86c 14 14 256 1 2 2 3 32 3 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 # am_to_am
108 XNConv layer_256_3_conv3 1 1 1 1 0 0 1 1 0 32768 24 0 0 1 0x86c 14 14 256 0xab8 14 14 1024 1 3 0 0 0 11 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 # am_to_am
110 XNEltwise layer_256_3_sum 1 0 0 0 0xab8 0x0 14 14 1024 0xab8 1 11 0 0 0 11 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0
112 XNEltwise layer_256_4_bn1 -1 1 1 0 0xab8 0x0 14 14 1024 0x0 1 11 0 0 0 11 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0
114 XNConv layer_256_4_conv1 1 1 1 1 0 0 1 1 0 32768 24 1 0 1 0x0 14 14 1024 0x1324 14 14 256 1 11 0 0 0 2 2 3 32 0 0 0 0 0 0 0 1 1 1 1 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 # am_to_am
116 XNConv layer_256_4_conv2 3 3 1 1 1 1 1 1 0 32768 24 1 0 1 0x1324 14 14 256 0x0 14 14 256 1 2 2 3 32 3 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 # am_to_am
118 XNConv layer_256_4_conv3 1 1 1 1 0 0 1 1 0 32768 23 0 0 1 0x0 14 14 256 0x24c 14 14 1024 1 3 0 0 0 11 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 # am_to_am
120 XNEltwise layer_256_4_sum 1 0 0 0 0x24c 0xab8 14 14 1024 0x24c 1 11 0 0 0 11 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0
122 XNEltwise layer_256_5_bn1 -1 1 1 0 0x24c 0x0 14 14 1024 0xab8 1 11 0 0 0 11 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0
124 XNConv layer_256_5_conv1 1 1 1 1 0 0 1 1 0 32768 23 1 0 1 0xab8 14 14 1024 0x1324 14 14 256 1 11 0 0 0 2 2 3 32 0 0 0 0 0 0 0 1 1 1 1 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 # am_to_am
126 XNConv layer_256_5_conv2 3 3 1 1 1 1 1 1 0 32768 25 1 0 1 0x1324 14 14 256 0x0 14 14 256 1 2 2 3 32 3 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 # am_to_am
128 XNConv layer_256_5_conv3 1 1 1 1 0 0 1 1 0 32768 23 0 0 1 0x0 14 14 256 0xab8 14 14 1024 1 3 0 0 0 11 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 # am_to_am
130 XNEltwise layer_256_5_sum 1 0 0 0 0xab8 0x24c 14 14 1024 0xab8 1 11 0 0 0 11 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0
132 XNEltwise layer_256_6_bn1 -1 1 1 0 0xab8 0x0 14 14 1024 0x0 1 11 0 0 0 11 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0
134 XNConv layer_256_6_conv1 1 1 1 1 0 0 1 1 0 32768 23 1 0 1 0x0 14 14 1024 0x1324 14 14 256 1 11 0 0 0 2 2 3 32 0 0 0 0 0 0 0 1 1 1 1 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 # am_to_am
136 XNConv layer_256_6_conv2 3 3 1 1 1 1 1 1 0 32768 24 1 0 1 0x1324 14 14 256 0x0 14 14 256 1 2 2 3 32 3 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 # am_to_am
138 XNConv layer_256_6_conv3 1 1 1 1 0 0 1 1 0 32768 23 0 0 1 0x0 14 14 256 0x24c 14 14 1024 1 3 0 0 0 11 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 # am_to_am
140 XNEltwise layer_256_6_sum 1 0 0 0 0x24c 0xab8 14 14 1024 0x24c 1 11 0 0 0 11 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0
142 XNEltwise layer_512_1_bn1 -1 1 1 0 0x24c 0x0 14 14 1024 0xab8 1 11 0 0 0 11 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0
144 XNConv layer_512_1_conv1 1 1 1 1 0 0 1 1 0 32768 23 1 0 1 0xab8 14 14 1024 0x0 14 14 512 1 11 0 0 0 5 1 3 32 0 0 0 0 0 0 0 1 1 1 1 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 # am_to_am
146 XNConv layer_512_1_conv2 3 3 2 2 1 1 1 1 0 32768 24 1 0 1 0x0 14 14 512 0x498 7 7 512 1 5 1 3 32 6 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 # am_to_am
148 XNConv layer_512_1_conv3 1 1 1 1 0 0 1 1 0 32768 23 0 0 0 0x498 7 7 512 0x0 7 7 2048 1 6 0 0 0 22 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 # am_to_am
150 XNConv layer_512_1_conv_expand 1 1 2 2 0 0 1 1 0 32768 24 0 0 1 0xab8 14 14 1024 0x436 7 7 2048 1 11 0 0 0 22 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 # am_to_am
152 XNEltwise layer_512_1_sum 1 0 0 0 0x0 0x436 7 7 2048 0x0 1 22 0 0 0 22 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0
154 XNEltwise layer_512_2_bn1 -1 1 1 0 0x0 0x0 7 7 2048 0x436 1 22 0 0 0 22 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0
156 XNConv layer_512_2_conv1 1 1 1 1 0 0 1 1 0 32768 24 1 0 1 0x436 7 7 2048 0x86c 7 7 512 1 22 0 0 0 5 1 3 32 0 0 0 0 0 0 0 1 1 1 1 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 # am_to_am
158 XNConv layer_512_2_conv2 3 3 1 1 1 1 1 1 0 32768 24 1 0 1 0x86c 7 7 512 0x436 7 7 512 1 5 1 3 32 6 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 # am_to_am
160 XNConv layer_512_2_conv3 1 1 1 1 0 0 1 1 0 32768 23 0 0 0 0x436 7 7 512 0x55c 7 7 2048 1 6 0 0 0 22 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 # am_to_am
162 XNEltwise layer_512_2_sum 1 0 0 0 0x55c 0x0 7 7 2048 0x55c 1 22 0 0 0 22 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0
164 XNEltwise layer_512_2_sum_scale__MLSUITE_NONCE__ -1 1 0 0 0x55c 0x0 7 7 2048 0x0 1 22 0 0 0 22 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0
166 XNEltwise layer_512_3_bn1 -1 1 1 0 0x55c 0x0 7 7 2048 0x992 1 22 0 0 0 22 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0
168 XNConv layer_512_3_conv1 1 1 1 1 0 0 1 1 0 32768 23 1 0 1 0x992 7 7 2048 0x436 7 7 512 1 22 0 0 0 5 1 3 32 0 0 0 0 0 0 0 1 1 1 1 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 # am_to_am
170 XNConv layer_512_3_conv2 3 3 1 1 1 1 1 1 0 32768 25 1 0 1 0x436 7 7 512 0x55c 7 7 512 1 5 1 3 32 6 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 # am_to_am
172 XNConv layer_512_3_conv3 1 1 1 1 0 0 1 1 0 32768 24 0 0 0 0x55c 7 7 512 0x682 7 7 2048 1 6 0 0 0 22 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 # am_to_am
174 XNEltwise layer_512_3_sum 1 0 0 0 0x682 0x0 7 7 2048 0x682 1 22 0 0 0 22 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0
176 XNEltwise last_bn -1 1 1 0 0x682 0x0 7 7 2048 0x0 1 22 0 0 0 22 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0
178 XNAvgPool global_pool 7 7 1 1 0 0 0x0 7 7 2048 0x436 1 1 1 22 0 0 0 22 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 # am_to_am
180 XNScatter 0x436 0x0 1 1 2048 0 1 1 0 0 1 22 0 0 0 1 # Output global_pool_output
