// Seed: 884505801
module module_0 (
    output uwire id_0,
    input tri1 id_1,
    input wire id_2,
    output tri0 id_3,
    output uwire id_4,
    input tri id_5,
    input supply1 id_6,
    input supply1 id_7
);
  assign id_3 = 1;
  always if (!-1 + 1) @(posedge id_1);
  module_2 modCall_1 (id_2);
  assign modCall_1.id_0 = 0;
  assign module_1.id_1  = 0;
endmodule
module module_1 (
    input  tri1  id_0,
    output uwire id_1,
    output tri0  id_2,
    input  tri1  id_3
);
  assign id_1 = 1;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_3,
      id_2,
      id_2,
      id_3,
      id_3,
      id_3
  );
endmodule
program module_2 (
    input wand id_0
);
  wire id_2;
endprogram
