$comment
	File created using the following command:
		vcd file VHDLDemo.msim.vcd -direction
$end
$date
	Thu Mar 25 21:47:35 2021
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module nand2gate_vhd_vec_tst $end
$var wire 1 ! inPort0 $end
$var wire 1 " inPort1 $end
$var wire 1 # outPort $end

$scope module i1 $end
$var wire 1 $ gnd $end
$var wire 1 % vcc $end
$var wire 1 & unknown $end
$var wire 1 ' devoe $end
$var wire 1 ( devclrn $end
$var wire 1 ) devpor $end
$var wire 1 * ww_devoe $end
$var wire 1 + ww_devclrn $end
$var wire 1 , ww_devpor $end
$var wire 1 - ww_inPort0 $end
$var wire 1 . ww_inPort1 $end
$var wire 1 / ww_outPort $end
$var wire 1 0 \outPort~output_o\ $end
$var wire 1 1 \inPort0~input_o\ $end
$var wire 1 2 \inPort1~input_o\ $end
$var wire 1 3 \and_gate|outPort~combout\ $end
$var wire 1 4 \and_gate|ALT_INV_outPort~combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
1#
0$
1%
x&
1'
1(
1)
1*
1+
1,
0-
0.
1/
10
01
02
03
14
$end
#70000
1"
1.
12
#100000
1!
1-
11
13
04
00
0/
0#
#120000
0"
0.
02
03
14
10
1/
1#
#180000
1"
0!
1.
0-
01
12
#220000
1!
1-
11
13
04
00
0/
0#
#250000
0!
0-
01
03
14
10
1/
1#
#280000
1!
1-
11
13
04
00
0/
0#
#360000
0!
0"
0-
0.
02
01
03
14
10
1/
1#
#390000
1!
1"
1-
1.
12
11
13
04
00
0/
0#
#400000
0!
0"
0-
0.
02
01
03
14
10
1/
1#
#430000
1"
1.
12
#470000
1!
1-
11
13
04
00
0/
0#
#490000
0"
0.
02
03
14
10
1/
1#
#530000
1"
1.
12
13
04
00
0/
0#
#540000
0"
0.
02
03
14
10
1/
1#
#590000
1"
0!
1.
0-
01
12
#630000
1!
1-
11
13
04
00
0/
0#
#650000
0!
0-
01
03
14
10
1/
1#
#690000
0"
0.
02
#700000
1"
1!
1.
1-
11
12
13
04
00
0/
0#
#800000
0"
0!
0.
0-
01
02
03
14
10
1/
1#
#850000
1!
1-
11
#880000
1"
1.
12
13
04
00
0/
0#
#920000
0"
0.
02
03
14
10
1/
1#
#960000
0!
0-
01
#1000000
