# Auto_machine
A Verilog implementation of an automatic washing machine controller using finite state machine (FSM) design. Simulates complete wash cycles with door safety and process control.
