// Seed: 106773619
module module_0 #(
    parameter id_2 = 32'd8
);
  wire id_1;
  ;
  wire _id_2;
  ;
  parameter id_3 = -1;
  logic [7:0][-1 : -1] id_4;
  assign id_4[id_2+-1]  = id_4 * 1 * {-1{-1}};
  assign module_1.id_13 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    output uwire id_1,
    input wand id_2,
    input wand id_3,
    input wor id_4,
    input supply0 id_5,
    output uwire id_6,
    output tri0 id_7,
    output tri0 id_8,
    input tri1 id_9,
    input tri1 id_10,
    input wand id_11,
    input tri0 id_12,
    input wand id_13
);
  wire [1 : {  1  {  1  }  }] id_15;
  module_0 modCall_1 ();
  assign id_6 = id_15 + id_9;
endmodule
