
systick_gk.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000e1c  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08000f28  08000f28  00001f28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08000f4c  08000f4c  0000200c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08000f4c  08000f4c  0000200c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08000f4c  08000f4c  0000200c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000f4c  08000f4c  00001f4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08000f50  08000f50  00001f50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08000f54  00002000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  2000000c  08000f60  0000200c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000002c  08000f60  0000202c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000200c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000239a  00000000  00000000  00002035  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000c7c  00000000  00000000  000043cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000388  00000000  00000000  00005050  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000285  00000000  00000000  000053d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00015769  00000000  00000000  0000565d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00004067  00000000  00000000  0001adc6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0007b98b  00000000  00000000  0001ee2d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0009a7b8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000c28  00000000  00000000  0009a7fc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000065  00000000  00000000  0009b424  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000000c 	.word	0x2000000c
 8000128:	00000000 	.word	0x00000000
 800012c:	08000f10 	.word	0x08000f10

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000010 	.word	0x20000010
 8000148:	08000f10 	.word	0x08000f10

0800014c <Delay_1_Ms>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

/* 1 ms delay với SysTick @ HCLK = 8 MHz (HSI) */
static void Delay_1_Ms(void)
{
 800014c:	b480      	push	{r7}
 800014e:	af00      	add	r7, sp, #0
  /* SysTick là counter 24-bit đếm xuống theo HCLK khi CLKSOURCE = 1 */
  SysTick->LOAD = 8U * 1000U - 1U;  /* 8000 tick = 1 ms @ 8 MHz */
 8000150:	4b0b      	ldr	r3, [pc, #44]	@ (8000180 <Delay_1_Ms+0x34>)
 8000152:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 8000156:	605a      	str	r2, [r3, #4]
  SysTick->VAL  = 0U;               /* reset current value */
 8000158:	4b09      	ldr	r3, [pc, #36]	@ (8000180 <Delay_1_Ms+0x34>)
 800015a:	2200      	movs	r2, #0
 800015c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL = (1U << 2)         /* CLKSOURCE = HCLK */
 800015e:	4b08      	ldr	r3, [pc, #32]	@ (8000180 <Delay_1_Ms+0x34>)
 8000160:	2205      	movs	r2, #5
 8000162:	601a      	str	r2, [r3, #0]
                | (1U << 0);        /* ENABLE = 1, không bật interrupt */
  /* Đợi COUNTFLAG (bit 16) bật lên khi đếm xong */
  while ((SysTick->CTRL & (1U << 16)) == 0U) {
 8000164:	bf00      	nop
 8000166:	4b06      	ldr	r3, [pc, #24]	@ (8000180 <Delay_1_Ms+0x34>)
 8000168:	681b      	ldr	r3, [r3, #0]
 800016a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800016e:	2b00      	cmp	r3, #0
 8000170:	d0f9      	beq.n	8000166 <Delay_1_Ms+0x1a>
    /* wait */
  }
  /* Tắt SysTick sau mỗi lần delay (giữ “sạch”) */
  SysTick->CTRL = 0U;
 8000172:	4b03      	ldr	r3, [pc, #12]	@ (8000180 <Delay_1_Ms+0x34>)
 8000174:	2200      	movs	r2, #0
 8000176:	601a      	str	r2, [r3, #0]
}
 8000178:	bf00      	nop
 800017a:	46bd      	mov	sp, r7
 800017c:	bc80      	pop	{r7}
 800017e:	4770      	bx	lr
 8000180:	e000e010 	.word	0xe000e010

08000184 <Delay_Ms>:

/* Delay theo ms bằng cách lặp 1 ms */
static void Delay_Ms(uint32_t u32Delay)
{
 8000184:	b580      	push	{r7, lr}
 8000186:	b082      	sub	sp, #8
 8000188:	af00      	add	r7, sp, #0
 800018a:	6078      	str	r0, [r7, #4]
  while (u32Delay--) {
 800018c:	e001      	b.n	8000192 <Delay_Ms+0xe>
    Delay_1_Ms();
 800018e:	f7ff ffdd 	bl	800014c <Delay_1_Ms>
  while (u32Delay--) {
 8000192:	687b      	ldr	r3, [r7, #4]
 8000194:	1e5a      	subs	r2, r3, #1
 8000196:	607a      	str	r2, [r7, #4]
 8000198:	2b00      	cmp	r3, #0
 800019a:	d1f8      	bne.n	800018e <Delay_Ms+0xa>
  }
}
 800019c:	bf00      	nop
 800019e:	bf00      	nop
 80001a0:	3708      	adds	r7, #8
 80001a2:	46bd      	mov	sp, r7
 80001a4:	bd80      	pop	{r7, pc}
	...

080001a8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001a8:	b580      	push	{r7, lr}
 80001aa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001ac:	f000 f960 	bl	8000470 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001b0:	f000 f836 	bl	8000220 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001b4:	f000 f870 	bl	8000298 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */
  /* Mức khởi tạo:
     - PC13: set 1 (LED on-board active-low -> tắt)
     - PB1, PB2: kéo xuống 0 */
  GPIOC->ODR |=  (1U << 13);
 80001b8:	4b17      	ldr	r3, [pc, #92]	@ (8000218 <main+0x70>)
 80001ba:	68db      	ldr	r3, [r3, #12]
 80001bc:	4a16      	ldr	r2, [pc, #88]	@ (8000218 <main+0x70>)
 80001be:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80001c2:	60d3      	str	r3, [r2, #12]
  GPIOB->ODR &= ~(1U << 1);
 80001c4:	4b15      	ldr	r3, [pc, #84]	@ (800021c <main+0x74>)
 80001c6:	68db      	ldr	r3, [r3, #12]
 80001c8:	4a14      	ldr	r2, [pc, #80]	@ (800021c <main+0x74>)
 80001ca:	f023 0302 	bic.w	r3, r3, #2
 80001ce:	60d3      	str	r3, [r2, #12]
  GPIOB->ODR &= ~(1U << 2);
 80001d0:	4b12      	ldr	r3, [pc, #72]	@ (800021c <main+0x74>)
 80001d2:	68db      	ldr	r3, [r3, #12]
 80001d4:	4a11      	ldr	r2, [pc, #68]	@ (800021c <main+0x74>)
 80001d6:	f023 0304 	bic.w	r3, r3, #4
 80001da:	60d3      	str	r3, [r2, #12]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* --- PB1: toggle mỗi 50 ms --- */
    GPIOB->ODR ^= (1U << 1);
 80001dc:	4b0f      	ldr	r3, [pc, #60]	@ (800021c <main+0x74>)
 80001de:	68db      	ldr	r3, [r3, #12]
 80001e0:	4a0e      	ldr	r2, [pc, #56]	@ (800021c <main+0x74>)
 80001e2:	f083 0302 	eor.w	r3, r3, #2
 80001e6:	60d3      	str	r3, [r2, #12]
    Delay_Ms(50);
 80001e8:	2032      	movs	r0, #50	@ 0x32
 80001ea:	f7ff ffcb 	bl	8000184 <Delay_Ms>

    /* --- PB2: toggle mỗi 5 ms --- */
    GPIOB->ODR ^= (1U << 2);
 80001ee:	4b0b      	ldr	r3, [pc, #44]	@ (800021c <main+0x74>)
 80001f0:	68db      	ldr	r3, [r3, #12]
 80001f2:	4a0a      	ldr	r2, [pc, #40]	@ (800021c <main+0x74>)
 80001f4:	f083 0304 	eor.w	r3, r3, #4
 80001f8:	60d3      	str	r3, [r2, #12]
    Delay_Ms(5);
 80001fa:	2005      	movs	r0, #5
 80001fc:	f7ff ffc2 	bl	8000184 <Delay_Ms>


    GPIOC->ODR ^= (1U << 13);
 8000200:	4b05      	ldr	r3, [pc, #20]	@ (8000218 <main+0x70>)
 8000202:	68db      	ldr	r3, [r3, #12]
 8000204:	4a04      	ldr	r2, [pc, #16]	@ (8000218 <main+0x70>)
 8000206:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800020a:	60d3      	str	r3, [r2, #12]
    Delay_Ms(1000);
 800020c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000210:	f7ff ffb8 	bl	8000184 <Delay_Ms>
    GPIOB->ODR ^= (1U << 1);
 8000214:	bf00      	nop
 8000216:	e7e1      	b.n	80001dc <main+0x34>
 8000218:	40011000 	.word	0x40011000
 800021c:	40010c00 	.word	0x40010c00

08000220 <SystemClock_Config>:
  * @brief System Clock Configuration
  *        Giữ HSI 8 MHz như dự án gốc.
  * @retval None
  */
void SystemClock_Config(void)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	b090      	sub	sp, #64	@ 0x40
 8000224:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000226:	f107 0318 	add.w	r3, r7, #24
 800022a:	2228      	movs	r2, #40	@ 0x28
 800022c:	2100      	movs	r1, #0
 800022e:	4618      	mov	r0, r3
 8000230:	f000 fe42 	bl	8000eb8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000234:	1d3b      	adds	r3, r7, #4
 8000236:	2200      	movs	r2, #0
 8000238:	601a      	str	r2, [r3, #0]
 800023a:	605a      	str	r2, [r3, #4]
 800023c:	609a      	str	r2, [r3, #8]
 800023e:	60da      	str	r2, [r3, #12]
 8000240:	611a      	str	r2, [r3, #16]

  /* Oscillator config: HSI ON, không dùng PLL */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000242:	2302      	movs	r3, #2
 8000244:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000246:	2301      	movs	r3, #1
 8000248:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800024a:	2310      	movs	r3, #16
 800024c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800024e:	2300      	movs	r3, #0
 8000250:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000252:	f107 0318 	add.w	r3, r7, #24
 8000256:	4618      	mov	r0, r3
 8000258:	f000 fa50 	bl	80006fc <HAL_RCC_OscConfig>
 800025c:	4603      	mov	r3, r0
 800025e:	2b00      	cmp	r3, #0
 8000260:	d001      	beq.n	8000266 <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000262:	f000 f875 	bl	8000350 <Error_Handler>
  }

  /* Bus clocks: SYSCLK=HSI(8MHz), HCLK=8MHz, PCLK1=8MHz, PCLK2=8MHz */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000266:	230f      	movs	r3, #15
 8000268:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800026a:	2300      	movs	r3, #0
 800026c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800026e:	2300      	movs	r3, #0
 8000270:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000272:	2300      	movs	r3, #0
 8000274:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000276:	2300      	movs	r3, #0
 8000278:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800027a:	1d3b      	adds	r3, r7, #4
 800027c:	2100      	movs	r1, #0
 800027e:	4618      	mov	r0, r3
 8000280:	f000 fcbe 	bl	8000c00 <HAL_RCC_ClockConfig>
 8000284:	4603      	mov	r3, r0
 8000286:	2b00      	cmp	r3, #0
 8000288:	d001      	beq.n	800028e <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800028a:	f000 f861 	bl	8000350 <Error_Handler>
  }
}
 800028e:	bf00      	nop
 8000290:	3740      	adds	r7, #64	@ 0x40
 8000292:	46bd      	mov	sp, r7
 8000294:	bd80      	pop	{r7, pc}
	...

08000298 <MX_GPIO_Init>:
  *        - PB2 : Output push-pull (MODE=11 ~ 50MHz), CNF=00
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000298:	b480      	push	{r7}
 800029a:	b087      	sub	sp, #28
 800029c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800029e:	4b29      	ldr	r3, [pc, #164]	@ (8000344 <MX_GPIO_Init+0xac>)
 80002a0:	699b      	ldr	r3, [r3, #24]
 80002a2:	4a28      	ldr	r2, [pc, #160]	@ (8000344 <MX_GPIO_Init+0xac>)
 80002a4:	f043 0310 	orr.w	r3, r3, #16
 80002a8:	6193      	str	r3, [r2, #24]
 80002aa:	4b26      	ldr	r3, [pc, #152]	@ (8000344 <MX_GPIO_Init+0xac>)
 80002ac:	699b      	ldr	r3, [r3, #24]
 80002ae:	f003 0310 	and.w	r3, r3, #16
 80002b2:	60bb      	str	r3, [r7, #8]
 80002b4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80002b6:	4b23      	ldr	r3, [pc, #140]	@ (8000344 <MX_GPIO_Init+0xac>)
 80002b8:	699b      	ldr	r3, [r3, #24]
 80002ba:	4a22      	ldr	r2, [pc, #136]	@ (8000344 <MX_GPIO_Init+0xac>)
 80002bc:	f043 0308 	orr.w	r3, r3, #8
 80002c0:	6193      	str	r3, [r2, #24]
 80002c2:	4b20      	ldr	r3, [pc, #128]	@ (8000344 <MX_GPIO_Init+0xac>)
 80002c4:	699b      	ldr	r3, [r3, #24]
 80002c6:	f003 0308 	and.w	r3, r3, #8
 80002ca:	607b      	str	r3, [r7, #4]
 80002cc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80002ce:	4b1d      	ldr	r3, [pc, #116]	@ (8000344 <MX_GPIO_Init+0xac>)
 80002d0:	699b      	ldr	r3, [r3, #24]
 80002d2:	4a1c      	ldr	r2, [pc, #112]	@ (8000344 <MX_GPIO_Init+0xac>)
 80002d4:	f043 0304 	orr.w	r3, r3, #4
 80002d8:	6193      	str	r3, [r2, #24]
 80002da:	4b1a      	ldr	r3, [pc, #104]	@ (8000344 <MX_GPIO_Init+0xac>)
 80002dc:	699b      	ldr	r3, [r3, #24]
 80002de:	f003 0304 	and.w	r3, r3, #4
 80002e2:	603b      	str	r3, [r7, #0]
 80002e4:	683b      	ldr	r3, [r7, #0]

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* -------- PC13 (CRH, pin 13 -> field index = (13-8)=5) -------- */
  {
    uint32_t tmp = GPIOC->CRH;
 80002e6:	4b18      	ldr	r3, [pc, #96]	@ (8000348 <MX_GPIO_Init+0xb0>)
 80002e8:	685b      	ldr	r3, [r3, #4]
 80002ea:	617b      	str	r3, [r7, #20]
    tmp &= ~(0xFU << (5U * 4U));     /* clear 4 bit cấu hình pin13 */
 80002ec:	697b      	ldr	r3, [r7, #20]
 80002ee:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80002f2:	617b      	str	r3, [r7, #20]
    tmp |=  (0x3U << (5U * 4U));     /* MODE=11 (50MHz), CNF=00 (GP Push-Pull) */
 80002f4:	697b      	ldr	r3, [r7, #20]
 80002f6:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80002fa:	617b      	str	r3, [r7, #20]
    GPIOC->CRH = tmp;
 80002fc:	4a12      	ldr	r2, [pc, #72]	@ (8000348 <MX_GPIO_Init+0xb0>)
 80002fe:	697b      	ldr	r3, [r7, #20]
 8000300:	6053      	str	r3, [r2, #4]
  }

  /* -------- PB1 (CRL, pin 1 -> field index = 1) -------- */
  {
    uint32_t tmp = GPIOB->CRL;
 8000302:	4b12      	ldr	r3, [pc, #72]	@ (800034c <MX_GPIO_Init+0xb4>)
 8000304:	681b      	ldr	r3, [r3, #0]
 8000306:	613b      	str	r3, [r7, #16]
    tmp &= ~(0xFU << (1U * 4U));     /* clear field pin1 */
 8000308:	693b      	ldr	r3, [r7, #16]
 800030a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800030e:	613b      	str	r3, [r7, #16]
    tmp |=  (0x3U << (1U * 4U));     /* MODE=11 (50MHz), CNF=00 */
 8000310:	693b      	ldr	r3, [r7, #16]
 8000312:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 8000316:	613b      	str	r3, [r7, #16]
    GPIOB->CRL = tmp;
 8000318:	4a0c      	ldr	r2, [pc, #48]	@ (800034c <MX_GPIO_Init+0xb4>)
 800031a:	693b      	ldr	r3, [r7, #16]
 800031c:	6013      	str	r3, [r2, #0]
  }

  /* -------- PB2 (CRL, pin 2 -> field index = 2) -------- */
  {
    uint32_t tmp = GPIOB->CRL;
 800031e:	4b0b      	ldr	r3, [pc, #44]	@ (800034c <MX_GPIO_Init+0xb4>)
 8000320:	681b      	ldr	r3, [r3, #0]
 8000322:	60fb      	str	r3, [r7, #12]
    tmp &= ~(0xFU << (2U * 4U));     /* clear field pin2 */
 8000324:	68fb      	ldr	r3, [r7, #12]
 8000326:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800032a:	60fb      	str	r3, [r7, #12]
    tmp |=  (0x3U << (2U * 4U));     /* MODE=11 (50MHz), CNF=00 */
 800032c:	68fb      	ldr	r3, [r7, #12]
 800032e:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8000332:	60fb      	str	r3, [r7, #12]
    GPIOB->CRL = tmp;
 8000334:	4a05      	ldr	r2, [pc, #20]	@ (800034c <MX_GPIO_Init+0xb4>)
 8000336:	68fb      	ldr	r3, [r7, #12]
 8000338:	6013      	str	r3, [r2, #0]
  }
  /* USER CODE END MX_GPIO_Init_2 */
}
 800033a:	bf00      	nop
 800033c:	371c      	adds	r7, #28
 800033e:	46bd      	mov	sp, r7
 8000340:	bc80      	pop	{r7}
 8000342:	4770      	bx	lr
 8000344:	40021000 	.word	0x40021000
 8000348:	40011000 	.word	0x40011000
 800034c:	40010c00 	.word	0x40010c00

08000350 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000350:	b480      	push	{r7}
 8000352:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000354:	b672      	cpsid	i
}
 8000356:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  __disable_irq();
  while (1)
 8000358:	bf00      	nop
 800035a:	e7fd      	b.n	8000358 <Error_Handler+0x8>

0800035c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800035c:	b480      	push	{r7}
 800035e:	b085      	sub	sp, #20
 8000360:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000362:	4b15      	ldr	r3, [pc, #84]	@ (80003b8 <HAL_MspInit+0x5c>)
 8000364:	699b      	ldr	r3, [r3, #24]
 8000366:	4a14      	ldr	r2, [pc, #80]	@ (80003b8 <HAL_MspInit+0x5c>)
 8000368:	f043 0301 	orr.w	r3, r3, #1
 800036c:	6193      	str	r3, [r2, #24]
 800036e:	4b12      	ldr	r3, [pc, #72]	@ (80003b8 <HAL_MspInit+0x5c>)
 8000370:	699b      	ldr	r3, [r3, #24]
 8000372:	f003 0301 	and.w	r3, r3, #1
 8000376:	60bb      	str	r3, [r7, #8]
 8000378:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800037a:	4b0f      	ldr	r3, [pc, #60]	@ (80003b8 <HAL_MspInit+0x5c>)
 800037c:	69db      	ldr	r3, [r3, #28]
 800037e:	4a0e      	ldr	r2, [pc, #56]	@ (80003b8 <HAL_MspInit+0x5c>)
 8000380:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000384:	61d3      	str	r3, [r2, #28]
 8000386:	4b0c      	ldr	r3, [pc, #48]	@ (80003b8 <HAL_MspInit+0x5c>)
 8000388:	69db      	ldr	r3, [r3, #28]
 800038a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800038e:	607b      	str	r3, [r7, #4]
 8000390:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000392:	4b0a      	ldr	r3, [pc, #40]	@ (80003bc <HAL_MspInit+0x60>)
 8000394:	685b      	ldr	r3, [r3, #4]
 8000396:	60fb      	str	r3, [r7, #12]
 8000398:	68fb      	ldr	r3, [r7, #12]
 800039a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800039e:	60fb      	str	r3, [r7, #12]
 80003a0:	68fb      	ldr	r3, [r7, #12]
 80003a2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80003a6:	60fb      	str	r3, [r7, #12]
 80003a8:	4a04      	ldr	r2, [pc, #16]	@ (80003bc <HAL_MspInit+0x60>)
 80003aa:	68fb      	ldr	r3, [r7, #12]
 80003ac:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80003ae:	bf00      	nop
 80003b0:	3714      	adds	r7, #20
 80003b2:	46bd      	mov	sp, r7
 80003b4:	bc80      	pop	{r7}
 80003b6:	4770      	bx	lr
 80003b8:	40021000 	.word	0x40021000
 80003bc:	40010000 	.word	0x40010000

080003c0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80003c0:	b480      	push	{r7}
 80003c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80003c4:	bf00      	nop
 80003c6:	e7fd      	b.n	80003c4 <NMI_Handler+0x4>

080003c8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80003c8:	b480      	push	{r7}
 80003ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80003cc:	bf00      	nop
 80003ce:	e7fd      	b.n	80003cc <HardFault_Handler+0x4>

080003d0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80003d0:	b480      	push	{r7}
 80003d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80003d4:	bf00      	nop
 80003d6:	e7fd      	b.n	80003d4 <MemManage_Handler+0x4>

080003d8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80003d8:	b480      	push	{r7}
 80003da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80003dc:	bf00      	nop
 80003de:	e7fd      	b.n	80003dc <BusFault_Handler+0x4>

080003e0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80003e0:	b480      	push	{r7}
 80003e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80003e4:	bf00      	nop
 80003e6:	e7fd      	b.n	80003e4 <UsageFault_Handler+0x4>

080003e8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80003e8:	b480      	push	{r7}
 80003ea:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80003ec:	bf00      	nop
 80003ee:	46bd      	mov	sp, r7
 80003f0:	bc80      	pop	{r7}
 80003f2:	4770      	bx	lr

080003f4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80003f4:	b480      	push	{r7}
 80003f6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80003f8:	bf00      	nop
 80003fa:	46bd      	mov	sp, r7
 80003fc:	bc80      	pop	{r7}
 80003fe:	4770      	bx	lr

08000400 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000400:	b480      	push	{r7}
 8000402:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000404:	bf00      	nop
 8000406:	46bd      	mov	sp, r7
 8000408:	bc80      	pop	{r7}
 800040a:	4770      	bx	lr

0800040c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800040c:	b580      	push	{r7, lr}
 800040e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000410:	f000 f874 	bl	80004fc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000414:	bf00      	nop
 8000416:	bd80      	pop	{r7, pc}

08000418 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000418:	b480      	push	{r7}
 800041a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800041c:	bf00      	nop
 800041e:	46bd      	mov	sp, r7
 8000420:	bc80      	pop	{r7}
 8000422:	4770      	bx	lr

08000424 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000424:	f7ff fff8 	bl	8000418 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000428:	480b      	ldr	r0, [pc, #44]	@ (8000458 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800042a:	490c      	ldr	r1, [pc, #48]	@ (800045c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800042c:	4a0c      	ldr	r2, [pc, #48]	@ (8000460 <LoopFillZerobss+0x16>)
  movs r3, #0
 800042e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000430:	e002      	b.n	8000438 <LoopCopyDataInit>

08000432 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000432:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000434:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000436:	3304      	adds	r3, #4

08000438 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000438:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800043a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800043c:	d3f9      	bcc.n	8000432 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800043e:	4a09      	ldr	r2, [pc, #36]	@ (8000464 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000440:	4c09      	ldr	r4, [pc, #36]	@ (8000468 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000442:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000444:	e001      	b.n	800044a <LoopFillZerobss>

08000446 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000446:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000448:	3204      	adds	r2, #4

0800044a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800044a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800044c:	d3fb      	bcc.n	8000446 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800044e:	f000 fd3b 	bl	8000ec8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000452:	f7ff fea9 	bl	80001a8 <main>
  bx lr
 8000456:	4770      	bx	lr
  ldr r0, =_sdata
 8000458:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800045c:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000460:	08000f54 	.word	0x08000f54
  ldr r2, =_sbss
 8000464:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000468:	2000002c 	.word	0x2000002c

0800046c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800046c:	e7fe      	b.n	800046c <ADC1_2_IRQHandler>
	...

08000470 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000470:	b580      	push	{r7, lr}
 8000472:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000474:	4b08      	ldr	r3, [pc, #32]	@ (8000498 <HAL_Init+0x28>)
 8000476:	681b      	ldr	r3, [r3, #0]
 8000478:	4a07      	ldr	r2, [pc, #28]	@ (8000498 <HAL_Init+0x28>)
 800047a:	f043 0310 	orr.w	r3, r3, #16
 800047e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000480:	2003      	movs	r0, #3
 8000482:	f000 f907 	bl	8000694 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000486:	200f      	movs	r0, #15
 8000488:	f000 f808 	bl	800049c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800048c:	f7ff ff66 	bl	800035c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000490:	2300      	movs	r3, #0
}
 8000492:	4618      	mov	r0, r3
 8000494:	bd80      	pop	{r7, pc}
 8000496:	bf00      	nop
 8000498:	40022000 	.word	0x40022000

0800049c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800049c:	b580      	push	{r7, lr}
 800049e:	b082      	sub	sp, #8
 80004a0:	af00      	add	r7, sp, #0
 80004a2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80004a4:	4b12      	ldr	r3, [pc, #72]	@ (80004f0 <HAL_InitTick+0x54>)
 80004a6:	681a      	ldr	r2, [r3, #0]
 80004a8:	4b12      	ldr	r3, [pc, #72]	@ (80004f4 <HAL_InitTick+0x58>)
 80004aa:	781b      	ldrb	r3, [r3, #0]
 80004ac:	4619      	mov	r1, r3
 80004ae:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80004b2:	fbb3 f3f1 	udiv	r3, r3, r1
 80004b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80004ba:	4618      	mov	r0, r3
 80004bc:	f000 f911 	bl	80006e2 <HAL_SYSTICK_Config>
 80004c0:	4603      	mov	r3, r0
 80004c2:	2b00      	cmp	r3, #0
 80004c4:	d001      	beq.n	80004ca <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80004c6:	2301      	movs	r3, #1
 80004c8:	e00e      	b.n	80004e8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80004ca:	687b      	ldr	r3, [r7, #4]
 80004cc:	2b0f      	cmp	r3, #15
 80004ce:	d80a      	bhi.n	80004e6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80004d0:	2200      	movs	r2, #0
 80004d2:	6879      	ldr	r1, [r7, #4]
 80004d4:	f04f 30ff 	mov.w	r0, #4294967295
 80004d8:	f000 f8e7 	bl	80006aa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80004dc:	4a06      	ldr	r2, [pc, #24]	@ (80004f8 <HAL_InitTick+0x5c>)
 80004de:	687b      	ldr	r3, [r7, #4]
 80004e0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80004e2:	2300      	movs	r3, #0
 80004e4:	e000      	b.n	80004e8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80004e6:	2301      	movs	r3, #1
}
 80004e8:	4618      	mov	r0, r3
 80004ea:	3708      	adds	r7, #8
 80004ec:	46bd      	mov	sp, r7
 80004ee:	bd80      	pop	{r7, pc}
 80004f0:	20000000 	.word	0x20000000
 80004f4:	20000008 	.word	0x20000008
 80004f8:	20000004 	.word	0x20000004

080004fc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80004fc:	b480      	push	{r7}
 80004fe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000500:	4b05      	ldr	r3, [pc, #20]	@ (8000518 <HAL_IncTick+0x1c>)
 8000502:	781b      	ldrb	r3, [r3, #0]
 8000504:	461a      	mov	r2, r3
 8000506:	4b05      	ldr	r3, [pc, #20]	@ (800051c <HAL_IncTick+0x20>)
 8000508:	681b      	ldr	r3, [r3, #0]
 800050a:	4413      	add	r3, r2
 800050c:	4a03      	ldr	r2, [pc, #12]	@ (800051c <HAL_IncTick+0x20>)
 800050e:	6013      	str	r3, [r2, #0]
}
 8000510:	bf00      	nop
 8000512:	46bd      	mov	sp, r7
 8000514:	bc80      	pop	{r7}
 8000516:	4770      	bx	lr
 8000518:	20000008 	.word	0x20000008
 800051c:	20000028 	.word	0x20000028

08000520 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000520:	b480      	push	{r7}
 8000522:	af00      	add	r7, sp, #0
  return uwTick;
 8000524:	4b02      	ldr	r3, [pc, #8]	@ (8000530 <HAL_GetTick+0x10>)
 8000526:	681b      	ldr	r3, [r3, #0]
}
 8000528:	4618      	mov	r0, r3
 800052a:	46bd      	mov	sp, r7
 800052c:	bc80      	pop	{r7}
 800052e:	4770      	bx	lr
 8000530:	20000028 	.word	0x20000028

08000534 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000534:	b480      	push	{r7}
 8000536:	b085      	sub	sp, #20
 8000538:	af00      	add	r7, sp, #0
 800053a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800053c:	687b      	ldr	r3, [r7, #4]
 800053e:	f003 0307 	and.w	r3, r3, #7
 8000542:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000544:	4b0c      	ldr	r3, [pc, #48]	@ (8000578 <__NVIC_SetPriorityGrouping+0x44>)
 8000546:	68db      	ldr	r3, [r3, #12]
 8000548:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800054a:	68ba      	ldr	r2, [r7, #8]
 800054c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000550:	4013      	ands	r3, r2
 8000552:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000554:	68fb      	ldr	r3, [r7, #12]
 8000556:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000558:	68bb      	ldr	r3, [r7, #8]
 800055a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800055c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000560:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000564:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000566:	4a04      	ldr	r2, [pc, #16]	@ (8000578 <__NVIC_SetPriorityGrouping+0x44>)
 8000568:	68bb      	ldr	r3, [r7, #8]
 800056a:	60d3      	str	r3, [r2, #12]
}
 800056c:	bf00      	nop
 800056e:	3714      	adds	r7, #20
 8000570:	46bd      	mov	sp, r7
 8000572:	bc80      	pop	{r7}
 8000574:	4770      	bx	lr
 8000576:	bf00      	nop
 8000578:	e000ed00 	.word	0xe000ed00

0800057c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800057c:	b480      	push	{r7}
 800057e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000580:	4b04      	ldr	r3, [pc, #16]	@ (8000594 <__NVIC_GetPriorityGrouping+0x18>)
 8000582:	68db      	ldr	r3, [r3, #12]
 8000584:	0a1b      	lsrs	r3, r3, #8
 8000586:	f003 0307 	and.w	r3, r3, #7
}
 800058a:	4618      	mov	r0, r3
 800058c:	46bd      	mov	sp, r7
 800058e:	bc80      	pop	{r7}
 8000590:	4770      	bx	lr
 8000592:	bf00      	nop
 8000594:	e000ed00 	.word	0xe000ed00

08000598 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000598:	b480      	push	{r7}
 800059a:	b083      	sub	sp, #12
 800059c:	af00      	add	r7, sp, #0
 800059e:	4603      	mov	r3, r0
 80005a0:	6039      	str	r1, [r7, #0]
 80005a2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80005a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005a8:	2b00      	cmp	r3, #0
 80005aa:	db0a      	blt.n	80005c2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005ac:	683b      	ldr	r3, [r7, #0]
 80005ae:	b2da      	uxtb	r2, r3
 80005b0:	490c      	ldr	r1, [pc, #48]	@ (80005e4 <__NVIC_SetPriority+0x4c>)
 80005b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005b6:	0112      	lsls	r2, r2, #4
 80005b8:	b2d2      	uxtb	r2, r2
 80005ba:	440b      	add	r3, r1
 80005bc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80005c0:	e00a      	b.n	80005d8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005c2:	683b      	ldr	r3, [r7, #0]
 80005c4:	b2da      	uxtb	r2, r3
 80005c6:	4908      	ldr	r1, [pc, #32]	@ (80005e8 <__NVIC_SetPriority+0x50>)
 80005c8:	79fb      	ldrb	r3, [r7, #7]
 80005ca:	f003 030f 	and.w	r3, r3, #15
 80005ce:	3b04      	subs	r3, #4
 80005d0:	0112      	lsls	r2, r2, #4
 80005d2:	b2d2      	uxtb	r2, r2
 80005d4:	440b      	add	r3, r1
 80005d6:	761a      	strb	r2, [r3, #24]
}
 80005d8:	bf00      	nop
 80005da:	370c      	adds	r7, #12
 80005dc:	46bd      	mov	sp, r7
 80005de:	bc80      	pop	{r7}
 80005e0:	4770      	bx	lr
 80005e2:	bf00      	nop
 80005e4:	e000e100 	.word	0xe000e100
 80005e8:	e000ed00 	.word	0xe000ed00

080005ec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80005ec:	b480      	push	{r7}
 80005ee:	b089      	sub	sp, #36	@ 0x24
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	60f8      	str	r0, [r7, #12]
 80005f4:	60b9      	str	r1, [r7, #8]
 80005f6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80005f8:	68fb      	ldr	r3, [r7, #12]
 80005fa:	f003 0307 	and.w	r3, r3, #7
 80005fe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000600:	69fb      	ldr	r3, [r7, #28]
 8000602:	f1c3 0307 	rsb	r3, r3, #7
 8000606:	2b04      	cmp	r3, #4
 8000608:	bf28      	it	cs
 800060a:	2304      	movcs	r3, #4
 800060c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800060e:	69fb      	ldr	r3, [r7, #28]
 8000610:	3304      	adds	r3, #4
 8000612:	2b06      	cmp	r3, #6
 8000614:	d902      	bls.n	800061c <NVIC_EncodePriority+0x30>
 8000616:	69fb      	ldr	r3, [r7, #28]
 8000618:	3b03      	subs	r3, #3
 800061a:	e000      	b.n	800061e <NVIC_EncodePriority+0x32>
 800061c:	2300      	movs	r3, #0
 800061e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000620:	f04f 32ff 	mov.w	r2, #4294967295
 8000624:	69bb      	ldr	r3, [r7, #24]
 8000626:	fa02 f303 	lsl.w	r3, r2, r3
 800062a:	43da      	mvns	r2, r3
 800062c:	68bb      	ldr	r3, [r7, #8]
 800062e:	401a      	ands	r2, r3
 8000630:	697b      	ldr	r3, [r7, #20]
 8000632:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000634:	f04f 31ff 	mov.w	r1, #4294967295
 8000638:	697b      	ldr	r3, [r7, #20]
 800063a:	fa01 f303 	lsl.w	r3, r1, r3
 800063e:	43d9      	mvns	r1, r3
 8000640:	687b      	ldr	r3, [r7, #4]
 8000642:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000644:	4313      	orrs	r3, r2
         );
}
 8000646:	4618      	mov	r0, r3
 8000648:	3724      	adds	r7, #36	@ 0x24
 800064a:	46bd      	mov	sp, r7
 800064c:	bc80      	pop	{r7}
 800064e:	4770      	bx	lr

08000650 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000650:	b580      	push	{r7, lr}
 8000652:	b082      	sub	sp, #8
 8000654:	af00      	add	r7, sp, #0
 8000656:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000658:	687b      	ldr	r3, [r7, #4]
 800065a:	3b01      	subs	r3, #1
 800065c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000660:	d301      	bcc.n	8000666 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000662:	2301      	movs	r3, #1
 8000664:	e00f      	b.n	8000686 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000666:	4a0a      	ldr	r2, [pc, #40]	@ (8000690 <SysTick_Config+0x40>)
 8000668:	687b      	ldr	r3, [r7, #4]
 800066a:	3b01      	subs	r3, #1
 800066c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800066e:	210f      	movs	r1, #15
 8000670:	f04f 30ff 	mov.w	r0, #4294967295
 8000674:	f7ff ff90 	bl	8000598 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000678:	4b05      	ldr	r3, [pc, #20]	@ (8000690 <SysTick_Config+0x40>)
 800067a:	2200      	movs	r2, #0
 800067c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800067e:	4b04      	ldr	r3, [pc, #16]	@ (8000690 <SysTick_Config+0x40>)
 8000680:	2207      	movs	r2, #7
 8000682:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000684:	2300      	movs	r3, #0
}
 8000686:	4618      	mov	r0, r3
 8000688:	3708      	adds	r7, #8
 800068a:	46bd      	mov	sp, r7
 800068c:	bd80      	pop	{r7, pc}
 800068e:	bf00      	nop
 8000690:	e000e010 	.word	0xe000e010

08000694 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000694:	b580      	push	{r7, lr}
 8000696:	b082      	sub	sp, #8
 8000698:	af00      	add	r7, sp, #0
 800069a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800069c:	6878      	ldr	r0, [r7, #4]
 800069e:	f7ff ff49 	bl	8000534 <__NVIC_SetPriorityGrouping>
}
 80006a2:	bf00      	nop
 80006a4:	3708      	adds	r7, #8
 80006a6:	46bd      	mov	sp, r7
 80006a8:	bd80      	pop	{r7, pc}

080006aa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80006aa:	b580      	push	{r7, lr}
 80006ac:	b086      	sub	sp, #24
 80006ae:	af00      	add	r7, sp, #0
 80006b0:	4603      	mov	r3, r0
 80006b2:	60b9      	str	r1, [r7, #8]
 80006b4:	607a      	str	r2, [r7, #4]
 80006b6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80006b8:	2300      	movs	r3, #0
 80006ba:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80006bc:	f7ff ff5e 	bl	800057c <__NVIC_GetPriorityGrouping>
 80006c0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80006c2:	687a      	ldr	r2, [r7, #4]
 80006c4:	68b9      	ldr	r1, [r7, #8]
 80006c6:	6978      	ldr	r0, [r7, #20]
 80006c8:	f7ff ff90 	bl	80005ec <NVIC_EncodePriority>
 80006cc:	4602      	mov	r2, r0
 80006ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80006d2:	4611      	mov	r1, r2
 80006d4:	4618      	mov	r0, r3
 80006d6:	f7ff ff5f 	bl	8000598 <__NVIC_SetPriority>
}
 80006da:	bf00      	nop
 80006dc:	3718      	adds	r7, #24
 80006de:	46bd      	mov	sp, r7
 80006e0:	bd80      	pop	{r7, pc}

080006e2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80006e2:	b580      	push	{r7, lr}
 80006e4:	b082      	sub	sp, #8
 80006e6:	af00      	add	r7, sp, #0
 80006e8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80006ea:	6878      	ldr	r0, [r7, #4]
 80006ec:	f7ff ffb0 	bl	8000650 <SysTick_Config>
 80006f0:	4603      	mov	r3, r0
}
 80006f2:	4618      	mov	r0, r3
 80006f4:	3708      	adds	r7, #8
 80006f6:	46bd      	mov	sp, r7
 80006f8:	bd80      	pop	{r7, pc}
	...

080006fc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80006fc:	b580      	push	{r7, lr}
 80006fe:	b086      	sub	sp, #24
 8000700:	af00      	add	r7, sp, #0
 8000702:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000704:	687b      	ldr	r3, [r7, #4]
 8000706:	2b00      	cmp	r3, #0
 8000708:	d101      	bne.n	800070e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800070a:	2301      	movs	r3, #1
 800070c:	e272      	b.n	8000bf4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800070e:	687b      	ldr	r3, [r7, #4]
 8000710:	681b      	ldr	r3, [r3, #0]
 8000712:	f003 0301 	and.w	r3, r3, #1
 8000716:	2b00      	cmp	r3, #0
 8000718:	f000 8087 	beq.w	800082a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800071c:	4b92      	ldr	r3, [pc, #584]	@ (8000968 <HAL_RCC_OscConfig+0x26c>)
 800071e:	685b      	ldr	r3, [r3, #4]
 8000720:	f003 030c 	and.w	r3, r3, #12
 8000724:	2b04      	cmp	r3, #4
 8000726:	d00c      	beq.n	8000742 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000728:	4b8f      	ldr	r3, [pc, #572]	@ (8000968 <HAL_RCC_OscConfig+0x26c>)
 800072a:	685b      	ldr	r3, [r3, #4]
 800072c:	f003 030c 	and.w	r3, r3, #12
 8000730:	2b08      	cmp	r3, #8
 8000732:	d112      	bne.n	800075a <HAL_RCC_OscConfig+0x5e>
 8000734:	4b8c      	ldr	r3, [pc, #560]	@ (8000968 <HAL_RCC_OscConfig+0x26c>)
 8000736:	685b      	ldr	r3, [r3, #4]
 8000738:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800073c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000740:	d10b      	bne.n	800075a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000742:	4b89      	ldr	r3, [pc, #548]	@ (8000968 <HAL_RCC_OscConfig+0x26c>)
 8000744:	681b      	ldr	r3, [r3, #0]
 8000746:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800074a:	2b00      	cmp	r3, #0
 800074c:	d06c      	beq.n	8000828 <HAL_RCC_OscConfig+0x12c>
 800074e:	687b      	ldr	r3, [r7, #4]
 8000750:	685b      	ldr	r3, [r3, #4]
 8000752:	2b00      	cmp	r3, #0
 8000754:	d168      	bne.n	8000828 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000756:	2301      	movs	r3, #1
 8000758:	e24c      	b.n	8000bf4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800075a:	687b      	ldr	r3, [r7, #4]
 800075c:	685b      	ldr	r3, [r3, #4]
 800075e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000762:	d106      	bne.n	8000772 <HAL_RCC_OscConfig+0x76>
 8000764:	4b80      	ldr	r3, [pc, #512]	@ (8000968 <HAL_RCC_OscConfig+0x26c>)
 8000766:	681b      	ldr	r3, [r3, #0]
 8000768:	4a7f      	ldr	r2, [pc, #508]	@ (8000968 <HAL_RCC_OscConfig+0x26c>)
 800076a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800076e:	6013      	str	r3, [r2, #0]
 8000770:	e02e      	b.n	80007d0 <HAL_RCC_OscConfig+0xd4>
 8000772:	687b      	ldr	r3, [r7, #4]
 8000774:	685b      	ldr	r3, [r3, #4]
 8000776:	2b00      	cmp	r3, #0
 8000778:	d10c      	bne.n	8000794 <HAL_RCC_OscConfig+0x98>
 800077a:	4b7b      	ldr	r3, [pc, #492]	@ (8000968 <HAL_RCC_OscConfig+0x26c>)
 800077c:	681b      	ldr	r3, [r3, #0]
 800077e:	4a7a      	ldr	r2, [pc, #488]	@ (8000968 <HAL_RCC_OscConfig+0x26c>)
 8000780:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000784:	6013      	str	r3, [r2, #0]
 8000786:	4b78      	ldr	r3, [pc, #480]	@ (8000968 <HAL_RCC_OscConfig+0x26c>)
 8000788:	681b      	ldr	r3, [r3, #0]
 800078a:	4a77      	ldr	r2, [pc, #476]	@ (8000968 <HAL_RCC_OscConfig+0x26c>)
 800078c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000790:	6013      	str	r3, [r2, #0]
 8000792:	e01d      	b.n	80007d0 <HAL_RCC_OscConfig+0xd4>
 8000794:	687b      	ldr	r3, [r7, #4]
 8000796:	685b      	ldr	r3, [r3, #4]
 8000798:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800079c:	d10c      	bne.n	80007b8 <HAL_RCC_OscConfig+0xbc>
 800079e:	4b72      	ldr	r3, [pc, #456]	@ (8000968 <HAL_RCC_OscConfig+0x26c>)
 80007a0:	681b      	ldr	r3, [r3, #0]
 80007a2:	4a71      	ldr	r2, [pc, #452]	@ (8000968 <HAL_RCC_OscConfig+0x26c>)
 80007a4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80007a8:	6013      	str	r3, [r2, #0]
 80007aa:	4b6f      	ldr	r3, [pc, #444]	@ (8000968 <HAL_RCC_OscConfig+0x26c>)
 80007ac:	681b      	ldr	r3, [r3, #0]
 80007ae:	4a6e      	ldr	r2, [pc, #440]	@ (8000968 <HAL_RCC_OscConfig+0x26c>)
 80007b0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80007b4:	6013      	str	r3, [r2, #0]
 80007b6:	e00b      	b.n	80007d0 <HAL_RCC_OscConfig+0xd4>
 80007b8:	4b6b      	ldr	r3, [pc, #428]	@ (8000968 <HAL_RCC_OscConfig+0x26c>)
 80007ba:	681b      	ldr	r3, [r3, #0]
 80007bc:	4a6a      	ldr	r2, [pc, #424]	@ (8000968 <HAL_RCC_OscConfig+0x26c>)
 80007be:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80007c2:	6013      	str	r3, [r2, #0]
 80007c4:	4b68      	ldr	r3, [pc, #416]	@ (8000968 <HAL_RCC_OscConfig+0x26c>)
 80007c6:	681b      	ldr	r3, [r3, #0]
 80007c8:	4a67      	ldr	r2, [pc, #412]	@ (8000968 <HAL_RCC_OscConfig+0x26c>)
 80007ca:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80007ce:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	685b      	ldr	r3, [r3, #4]
 80007d4:	2b00      	cmp	r3, #0
 80007d6:	d013      	beq.n	8000800 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80007d8:	f7ff fea2 	bl	8000520 <HAL_GetTick>
 80007dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80007de:	e008      	b.n	80007f2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80007e0:	f7ff fe9e 	bl	8000520 <HAL_GetTick>
 80007e4:	4602      	mov	r2, r0
 80007e6:	693b      	ldr	r3, [r7, #16]
 80007e8:	1ad3      	subs	r3, r2, r3
 80007ea:	2b64      	cmp	r3, #100	@ 0x64
 80007ec:	d901      	bls.n	80007f2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80007ee:	2303      	movs	r3, #3
 80007f0:	e200      	b.n	8000bf4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80007f2:	4b5d      	ldr	r3, [pc, #372]	@ (8000968 <HAL_RCC_OscConfig+0x26c>)
 80007f4:	681b      	ldr	r3, [r3, #0]
 80007f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80007fa:	2b00      	cmp	r3, #0
 80007fc:	d0f0      	beq.n	80007e0 <HAL_RCC_OscConfig+0xe4>
 80007fe:	e014      	b.n	800082a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000800:	f7ff fe8e 	bl	8000520 <HAL_GetTick>
 8000804:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000806:	e008      	b.n	800081a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000808:	f7ff fe8a 	bl	8000520 <HAL_GetTick>
 800080c:	4602      	mov	r2, r0
 800080e:	693b      	ldr	r3, [r7, #16]
 8000810:	1ad3      	subs	r3, r2, r3
 8000812:	2b64      	cmp	r3, #100	@ 0x64
 8000814:	d901      	bls.n	800081a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000816:	2303      	movs	r3, #3
 8000818:	e1ec      	b.n	8000bf4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800081a:	4b53      	ldr	r3, [pc, #332]	@ (8000968 <HAL_RCC_OscConfig+0x26c>)
 800081c:	681b      	ldr	r3, [r3, #0]
 800081e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000822:	2b00      	cmp	r3, #0
 8000824:	d1f0      	bne.n	8000808 <HAL_RCC_OscConfig+0x10c>
 8000826:	e000      	b.n	800082a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000828:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800082a:	687b      	ldr	r3, [r7, #4]
 800082c:	681b      	ldr	r3, [r3, #0]
 800082e:	f003 0302 	and.w	r3, r3, #2
 8000832:	2b00      	cmp	r3, #0
 8000834:	d063      	beq.n	80008fe <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000836:	4b4c      	ldr	r3, [pc, #304]	@ (8000968 <HAL_RCC_OscConfig+0x26c>)
 8000838:	685b      	ldr	r3, [r3, #4]
 800083a:	f003 030c 	and.w	r3, r3, #12
 800083e:	2b00      	cmp	r3, #0
 8000840:	d00b      	beq.n	800085a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000842:	4b49      	ldr	r3, [pc, #292]	@ (8000968 <HAL_RCC_OscConfig+0x26c>)
 8000844:	685b      	ldr	r3, [r3, #4]
 8000846:	f003 030c 	and.w	r3, r3, #12
 800084a:	2b08      	cmp	r3, #8
 800084c:	d11c      	bne.n	8000888 <HAL_RCC_OscConfig+0x18c>
 800084e:	4b46      	ldr	r3, [pc, #280]	@ (8000968 <HAL_RCC_OscConfig+0x26c>)
 8000850:	685b      	ldr	r3, [r3, #4]
 8000852:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000856:	2b00      	cmp	r3, #0
 8000858:	d116      	bne.n	8000888 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800085a:	4b43      	ldr	r3, [pc, #268]	@ (8000968 <HAL_RCC_OscConfig+0x26c>)
 800085c:	681b      	ldr	r3, [r3, #0]
 800085e:	f003 0302 	and.w	r3, r3, #2
 8000862:	2b00      	cmp	r3, #0
 8000864:	d005      	beq.n	8000872 <HAL_RCC_OscConfig+0x176>
 8000866:	687b      	ldr	r3, [r7, #4]
 8000868:	691b      	ldr	r3, [r3, #16]
 800086a:	2b01      	cmp	r3, #1
 800086c:	d001      	beq.n	8000872 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800086e:	2301      	movs	r3, #1
 8000870:	e1c0      	b.n	8000bf4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000872:	4b3d      	ldr	r3, [pc, #244]	@ (8000968 <HAL_RCC_OscConfig+0x26c>)
 8000874:	681b      	ldr	r3, [r3, #0]
 8000876:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800087a:	687b      	ldr	r3, [r7, #4]
 800087c:	695b      	ldr	r3, [r3, #20]
 800087e:	00db      	lsls	r3, r3, #3
 8000880:	4939      	ldr	r1, [pc, #228]	@ (8000968 <HAL_RCC_OscConfig+0x26c>)
 8000882:	4313      	orrs	r3, r2
 8000884:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000886:	e03a      	b.n	80008fe <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000888:	687b      	ldr	r3, [r7, #4]
 800088a:	691b      	ldr	r3, [r3, #16]
 800088c:	2b00      	cmp	r3, #0
 800088e:	d020      	beq.n	80008d2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000890:	4b36      	ldr	r3, [pc, #216]	@ (800096c <HAL_RCC_OscConfig+0x270>)
 8000892:	2201      	movs	r2, #1
 8000894:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000896:	f7ff fe43 	bl	8000520 <HAL_GetTick>
 800089a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800089c:	e008      	b.n	80008b0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800089e:	f7ff fe3f 	bl	8000520 <HAL_GetTick>
 80008a2:	4602      	mov	r2, r0
 80008a4:	693b      	ldr	r3, [r7, #16]
 80008a6:	1ad3      	subs	r3, r2, r3
 80008a8:	2b02      	cmp	r3, #2
 80008aa:	d901      	bls.n	80008b0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80008ac:	2303      	movs	r3, #3
 80008ae:	e1a1      	b.n	8000bf4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80008b0:	4b2d      	ldr	r3, [pc, #180]	@ (8000968 <HAL_RCC_OscConfig+0x26c>)
 80008b2:	681b      	ldr	r3, [r3, #0]
 80008b4:	f003 0302 	and.w	r3, r3, #2
 80008b8:	2b00      	cmp	r3, #0
 80008ba:	d0f0      	beq.n	800089e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80008bc:	4b2a      	ldr	r3, [pc, #168]	@ (8000968 <HAL_RCC_OscConfig+0x26c>)
 80008be:	681b      	ldr	r3, [r3, #0]
 80008c0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80008c4:	687b      	ldr	r3, [r7, #4]
 80008c6:	695b      	ldr	r3, [r3, #20]
 80008c8:	00db      	lsls	r3, r3, #3
 80008ca:	4927      	ldr	r1, [pc, #156]	@ (8000968 <HAL_RCC_OscConfig+0x26c>)
 80008cc:	4313      	orrs	r3, r2
 80008ce:	600b      	str	r3, [r1, #0]
 80008d0:	e015      	b.n	80008fe <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80008d2:	4b26      	ldr	r3, [pc, #152]	@ (800096c <HAL_RCC_OscConfig+0x270>)
 80008d4:	2200      	movs	r2, #0
 80008d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80008d8:	f7ff fe22 	bl	8000520 <HAL_GetTick>
 80008dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80008de:	e008      	b.n	80008f2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80008e0:	f7ff fe1e 	bl	8000520 <HAL_GetTick>
 80008e4:	4602      	mov	r2, r0
 80008e6:	693b      	ldr	r3, [r7, #16]
 80008e8:	1ad3      	subs	r3, r2, r3
 80008ea:	2b02      	cmp	r3, #2
 80008ec:	d901      	bls.n	80008f2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80008ee:	2303      	movs	r3, #3
 80008f0:	e180      	b.n	8000bf4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80008f2:	4b1d      	ldr	r3, [pc, #116]	@ (8000968 <HAL_RCC_OscConfig+0x26c>)
 80008f4:	681b      	ldr	r3, [r3, #0]
 80008f6:	f003 0302 	and.w	r3, r3, #2
 80008fa:	2b00      	cmp	r3, #0
 80008fc:	d1f0      	bne.n	80008e0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80008fe:	687b      	ldr	r3, [r7, #4]
 8000900:	681b      	ldr	r3, [r3, #0]
 8000902:	f003 0308 	and.w	r3, r3, #8
 8000906:	2b00      	cmp	r3, #0
 8000908:	d03a      	beq.n	8000980 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800090a:	687b      	ldr	r3, [r7, #4]
 800090c:	699b      	ldr	r3, [r3, #24]
 800090e:	2b00      	cmp	r3, #0
 8000910:	d019      	beq.n	8000946 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000912:	4b17      	ldr	r3, [pc, #92]	@ (8000970 <HAL_RCC_OscConfig+0x274>)
 8000914:	2201      	movs	r2, #1
 8000916:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000918:	f7ff fe02 	bl	8000520 <HAL_GetTick>
 800091c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800091e:	e008      	b.n	8000932 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000920:	f7ff fdfe 	bl	8000520 <HAL_GetTick>
 8000924:	4602      	mov	r2, r0
 8000926:	693b      	ldr	r3, [r7, #16]
 8000928:	1ad3      	subs	r3, r2, r3
 800092a:	2b02      	cmp	r3, #2
 800092c:	d901      	bls.n	8000932 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800092e:	2303      	movs	r3, #3
 8000930:	e160      	b.n	8000bf4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000932:	4b0d      	ldr	r3, [pc, #52]	@ (8000968 <HAL_RCC_OscConfig+0x26c>)
 8000934:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000936:	f003 0302 	and.w	r3, r3, #2
 800093a:	2b00      	cmp	r3, #0
 800093c:	d0f0      	beq.n	8000920 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800093e:	2001      	movs	r0, #1
 8000940:	f000 fa9c 	bl	8000e7c <RCC_Delay>
 8000944:	e01c      	b.n	8000980 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000946:	4b0a      	ldr	r3, [pc, #40]	@ (8000970 <HAL_RCC_OscConfig+0x274>)
 8000948:	2200      	movs	r2, #0
 800094a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800094c:	f7ff fde8 	bl	8000520 <HAL_GetTick>
 8000950:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000952:	e00f      	b.n	8000974 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000954:	f7ff fde4 	bl	8000520 <HAL_GetTick>
 8000958:	4602      	mov	r2, r0
 800095a:	693b      	ldr	r3, [r7, #16]
 800095c:	1ad3      	subs	r3, r2, r3
 800095e:	2b02      	cmp	r3, #2
 8000960:	d908      	bls.n	8000974 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8000962:	2303      	movs	r3, #3
 8000964:	e146      	b.n	8000bf4 <HAL_RCC_OscConfig+0x4f8>
 8000966:	bf00      	nop
 8000968:	40021000 	.word	0x40021000
 800096c:	42420000 	.word	0x42420000
 8000970:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000974:	4b92      	ldr	r3, [pc, #584]	@ (8000bc0 <HAL_RCC_OscConfig+0x4c4>)
 8000976:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000978:	f003 0302 	and.w	r3, r3, #2
 800097c:	2b00      	cmp	r3, #0
 800097e:	d1e9      	bne.n	8000954 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000980:	687b      	ldr	r3, [r7, #4]
 8000982:	681b      	ldr	r3, [r3, #0]
 8000984:	f003 0304 	and.w	r3, r3, #4
 8000988:	2b00      	cmp	r3, #0
 800098a:	f000 80a6 	beq.w	8000ada <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800098e:	2300      	movs	r3, #0
 8000990:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000992:	4b8b      	ldr	r3, [pc, #556]	@ (8000bc0 <HAL_RCC_OscConfig+0x4c4>)
 8000994:	69db      	ldr	r3, [r3, #28]
 8000996:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800099a:	2b00      	cmp	r3, #0
 800099c:	d10d      	bne.n	80009ba <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800099e:	4b88      	ldr	r3, [pc, #544]	@ (8000bc0 <HAL_RCC_OscConfig+0x4c4>)
 80009a0:	69db      	ldr	r3, [r3, #28]
 80009a2:	4a87      	ldr	r2, [pc, #540]	@ (8000bc0 <HAL_RCC_OscConfig+0x4c4>)
 80009a4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80009a8:	61d3      	str	r3, [r2, #28]
 80009aa:	4b85      	ldr	r3, [pc, #532]	@ (8000bc0 <HAL_RCC_OscConfig+0x4c4>)
 80009ac:	69db      	ldr	r3, [r3, #28]
 80009ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80009b2:	60bb      	str	r3, [r7, #8]
 80009b4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80009b6:	2301      	movs	r3, #1
 80009b8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80009ba:	4b82      	ldr	r3, [pc, #520]	@ (8000bc4 <HAL_RCC_OscConfig+0x4c8>)
 80009bc:	681b      	ldr	r3, [r3, #0]
 80009be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80009c2:	2b00      	cmp	r3, #0
 80009c4:	d118      	bne.n	80009f8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80009c6:	4b7f      	ldr	r3, [pc, #508]	@ (8000bc4 <HAL_RCC_OscConfig+0x4c8>)
 80009c8:	681b      	ldr	r3, [r3, #0]
 80009ca:	4a7e      	ldr	r2, [pc, #504]	@ (8000bc4 <HAL_RCC_OscConfig+0x4c8>)
 80009cc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80009d0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80009d2:	f7ff fda5 	bl	8000520 <HAL_GetTick>
 80009d6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80009d8:	e008      	b.n	80009ec <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80009da:	f7ff fda1 	bl	8000520 <HAL_GetTick>
 80009de:	4602      	mov	r2, r0
 80009e0:	693b      	ldr	r3, [r7, #16]
 80009e2:	1ad3      	subs	r3, r2, r3
 80009e4:	2b64      	cmp	r3, #100	@ 0x64
 80009e6:	d901      	bls.n	80009ec <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80009e8:	2303      	movs	r3, #3
 80009ea:	e103      	b.n	8000bf4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80009ec:	4b75      	ldr	r3, [pc, #468]	@ (8000bc4 <HAL_RCC_OscConfig+0x4c8>)
 80009ee:	681b      	ldr	r3, [r3, #0]
 80009f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80009f4:	2b00      	cmp	r3, #0
 80009f6:	d0f0      	beq.n	80009da <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80009f8:	687b      	ldr	r3, [r7, #4]
 80009fa:	68db      	ldr	r3, [r3, #12]
 80009fc:	2b01      	cmp	r3, #1
 80009fe:	d106      	bne.n	8000a0e <HAL_RCC_OscConfig+0x312>
 8000a00:	4b6f      	ldr	r3, [pc, #444]	@ (8000bc0 <HAL_RCC_OscConfig+0x4c4>)
 8000a02:	6a1b      	ldr	r3, [r3, #32]
 8000a04:	4a6e      	ldr	r2, [pc, #440]	@ (8000bc0 <HAL_RCC_OscConfig+0x4c4>)
 8000a06:	f043 0301 	orr.w	r3, r3, #1
 8000a0a:	6213      	str	r3, [r2, #32]
 8000a0c:	e02d      	b.n	8000a6a <HAL_RCC_OscConfig+0x36e>
 8000a0e:	687b      	ldr	r3, [r7, #4]
 8000a10:	68db      	ldr	r3, [r3, #12]
 8000a12:	2b00      	cmp	r3, #0
 8000a14:	d10c      	bne.n	8000a30 <HAL_RCC_OscConfig+0x334>
 8000a16:	4b6a      	ldr	r3, [pc, #424]	@ (8000bc0 <HAL_RCC_OscConfig+0x4c4>)
 8000a18:	6a1b      	ldr	r3, [r3, #32]
 8000a1a:	4a69      	ldr	r2, [pc, #420]	@ (8000bc0 <HAL_RCC_OscConfig+0x4c4>)
 8000a1c:	f023 0301 	bic.w	r3, r3, #1
 8000a20:	6213      	str	r3, [r2, #32]
 8000a22:	4b67      	ldr	r3, [pc, #412]	@ (8000bc0 <HAL_RCC_OscConfig+0x4c4>)
 8000a24:	6a1b      	ldr	r3, [r3, #32]
 8000a26:	4a66      	ldr	r2, [pc, #408]	@ (8000bc0 <HAL_RCC_OscConfig+0x4c4>)
 8000a28:	f023 0304 	bic.w	r3, r3, #4
 8000a2c:	6213      	str	r3, [r2, #32]
 8000a2e:	e01c      	b.n	8000a6a <HAL_RCC_OscConfig+0x36e>
 8000a30:	687b      	ldr	r3, [r7, #4]
 8000a32:	68db      	ldr	r3, [r3, #12]
 8000a34:	2b05      	cmp	r3, #5
 8000a36:	d10c      	bne.n	8000a52 <HAL_RCC_OscConfig+0x356>
 8000a38:	4b61      	ldr	r3, [pc, #388]	@ (8000bc0 <HAL_RCC_OscConfig+0x4c4>)
 8000a3a:	6a1b      	ldr	r3, [r3, #32]
 8000a3c:	4a60      	ldr	r2, [pc, #384]	@ (8000bc0 <HAL_RCC_OscConfig+0x4c4>)
 8000a3e:	f043 0304 	orr.w	r3, r3, #4
 8000a42:	6213      	str	r3, [r2, #32]
 8000a44:	4b5e      	ldr	r3, [pc, #376]	@ (8000bc0 <HAL_RCC_OscConfig+0x4c4>)
 8000a46:	6a1b      	ldr	r3, [r3, #32]
 8000a48:	4a5d      	ldr	r2, [pc, #372]	@ (8000bc0 <HAL_RCC_OscConfig+0x4c4>)
 8000a4a:	f043 0301 	orr.w	r3, r3, #1
 8000a4e:	6213      	str	r3, [r2, #32]
 8000a50:	e00b      	b.n	8000a6a <HAL_RCC_OscConfig+0x36e>
 8000a52:	4b5b      	ldr	r3, [pc, #364]	@ (8000bc0 <HAL_RCC_OscConfig+0x4c4>)
 8000a54:	6a1b      	ldr	r3, [r3, #32]
 8000a56:	4a5a      	ldr	r2, [pc, #360]	@ (8000bc0 <HAL_RCC_OscConfig+0x4c4>)
 8000a58:	f023 0301 	bic.w	r3, r3, #1
 8000a5c:	6213      	str	r3, [r2, #32]
 8000a5e:	4b58      	ldr	r3, [pc, #352]	@ (8000bc0 <HAL_RCC_OscConfig+0x4c4>)
 8000a60:	6a1b      	ldr	r3, [r3, #32]
 8000a62:	4a57      	ldr	r2, [pc, #348]	@ (8000bc0 <HAL_RCC_OscConfig+0x4c4>)
 8000a64:	f023 0304 	bic.w	r3, r3, #4
 8000a68:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000a6a:	687b      	ldr	r3, [r7, #4]
 8000a6c:	68db      	ldr	r3, [r3, #12]
 8000a6e:	2b00      	cmp	r3, #0
 8000a70:	d015      	beq.n	8000a9e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000a72:	f7ff fd55 	bl	8000520 <HAL_GetTick>
 8000a76:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000a78:	e00a      	b.n	8000a90 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000a7a:	f7ff fd51 	bl	8000520 <HAL_GetTick>
 8000a7e:	4602      	mov	r2, r0
 8000a80:	693b      	ldr	r3, [r7, #16]
 8000a82:	1ad3      	subs	r3, r2, r3
 8000a84:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000a88:	4293      	cmp	r3, r2
 8000a8a:	d901      	bls.n	8000a90 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8000a8c:	2303      	movs	r3, #3
 8000a8e:	e0b1      	b.n	8000bf4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000a90:	4b4b      	ldr	r3, [pc, #300]	@ (8000bc0 <HAL_RCC_OscConfig+0x4c4>)
 8000a92:	6a1b      	ldr	r3, [r3, #32]
 8000a94:	f003 0302 	and.w	r3, r3, #2
 8000a98:	2b00      	cmp	r3, #0
 8000a9a:	d0ee      	beq.n	8000a7a <HAL_RCC_OscConfig+0x37e>
 8000a9c:	e014      	b.n	8000ac8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000a9e:	f7ff fd3f 	bl	8000520 <HAL_GetTick>
 8000aa2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000aa4:	e00a      	b.n	8000abc <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000aa6:	f7ff fd3b 	bl	8000520 <HAL_GetTick>
 8000aaa:	4602      	mov	r2, r0
 8000aac:	693b      	ldr	r3, [r7, #16]
 8000aae:	1ad3      	subs	r3, r2, r3
 8000ab0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000ab4:	4293      	cmp	r3, r2
 8000ab6:	d901      	bls.n	8000abc <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8000ab8:	2303      	movs	r3, #3
 8000aba:	e09b      	b.n	8000bf4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000abc:	4b40      	ldr	r3, [pc, #256]	@ (8000bc0 <HAL_RCC_OscConfig+0x4c4>)
 8000abe:	6a1b      	ldr	r3, [r3, #32]
 8000ac0:	f003 0302 	and.w	r3, r3, #2
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	d1ee      	bne.n	8000aa6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8000ac8:	7dfb      	ldrb	r3, [r7, #23]
 8000aca:	2b01      	cmp	r3, #1
 8000acc:	d105      	bne.n	8000ada <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000ace:	4b3c      	ldr	r3, [pc, #240]	@ (8000bc0 <HAL_RCC_OscConfig+0x4c4>)
 8000ad0:	69db      	ldr	r3, [r3, #28]
 8000ad2:	4a3b      	ldr	r2, [pc, #236]	@ (8000bc0 <HAL_RCC_OscConfig+0x4c4>)
 8000ad4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8000ad8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	69db      	ldr	r3, [r3, #28]
 8000ade:	2b00      	cmp	r3, #0
 8000ae0:	f000 8087 	beq.w	8000bf2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000ae4:	4b36      	ldr	r3, [pc, #216]	@ (8000bc0 <HAL_RCC_OscConfig+0x4c4>)
 8000ae6:	685b      	ldr	r3, [r3, #4]
 8000ae8:	f003 030c 	and.w	r3, r3, #12
 8000aec:	2b08      	cmp	r3, #8
 8000aee:	d061      	beq.n	8000bb4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	69db      	ldr	r3, [r3, #28]
 8000af4:	2b02      	cmp	r3, #2
 8000af6:	d146      	bne.n	8000b86 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000af8:	4b33      	ldr	r3, [pc, #204]	@ (8000bc8 <HAL_RCC_OscConfig+0x4cc>)
 8000afa:	2200      	movs	r2, #0
 8000afc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000afe:	f7ff fd0f 	bl	8000520 <HAL_GetTick>
 8000b02:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000b04:	e008      	b.n	8000b18 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000b06:	f7ff fd0b 	bl	8000520 <HAL_GetTick>
 8000b0a:	4602      	mov	r2, r0
 8000b0c:	693b      	ldr	r3, [r7, #16]
 8000b0e:	1ad3      	subs	r3, r2, r3
 8000b10:	2b02      	cmp	r3, #2
 8000b12:	d901      	bls.n	8000b18 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8000b14:	2303      	movs	r3, #3
 8000b16:	e06d      	b.n	8000bf4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000b18:	4b29      	ldr	r3, [pc, #164]	@ (8000bc0 <HAL_RCC_OscConfig+0x4c4>)
 8000b1a:	681b      	ldr	r3, [r3, #0]
 8000b1c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	d1f0      	bne.n	8000b06 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	6a1b      	ldr	r3, [r3, #32]
 8000b28:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000b2c:	d108      	bne.n	8000b40 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000b2e:	4b24      	ldr	r3, [pc, #144]	@ (8000bc0 <HAL_RCC_OscConfig+0x4c4>)
 8000b30:	685b      	ldr	r3, [r3, #4]
 8000b32:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	689b      	ldr	r3, [r3, #8]
 8000b3a:	4921      	ldr	r1, [pc, #132]	@ (8000bc0 <HAL_RCC_OscConfig+0x4c4>)
 8000b3c:	4313      	orrs	r3, r2
 8000b3e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000b40:	4b1f      	ldr	r3, [pc, #124]	@ (8000bc0 <HAL_RCC_OscConfig+0x4c4>)
 8000b42:	685b      	ldr	r3, [r3, #4]
 8000b44:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	6a19      	ldr	r1, [r3, #32]
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000b50:	430b      	orrs	r3, r1
 8000b52:	491b      	ldr	r1, [pc, #108]	@ (8000bc0 <HAL_RCC_OscConfig+0x4c4>)
 8000b54:	4313      	orrs	r3, r2
 8000b56:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000b58:	4b1b      	ldr	r3, [pc, #108]	@ (8000bc8 <HAL_RCC_OscConfig+0x4cc>)
 8000b5a:	2201      	movs	r2, #1
 8000b5c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000b5e:	f7ff fcdf 	bl	8000520 <HAL_GetTick>
 8000b62:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000b64:	e008      	b.n	8000b78 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000b66:	f7ff fcdb 	bl	8000520 <HAL_GetTick>
 8000b6a:	4602      	mov	r2, r0
 8000b6c:	693b      	ldr	r3, [r7, #16]
 8000b6e:	1ad3      	subs	r3, r2, r3
 8000b70:	2b02      	cmp	r3, #2
 8000b72:	d901      	bls.n	8000b78 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8000b74:	2303      	movs	r3, #3
 8000b76:	e03d      	b.n	8000bf4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000b78:	4b11      	ldr	r3, [pc, #68]	@ (8000bc0 <HAL_RCC_OscConfig+0x4c4>)
 8000b7a:	681b      	ldr	r3, [r3, #0]
 8000b7c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000b80:	2b00      	cmp	r3, #0
 8000b82:	d0f0      	beq.n	8000b66 <HAL_RCC_OscConfig+0x46a>
 8000b84:	e035      	b.n	8000bf2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000b86:	4b10      	ldr	r3, [pc, #64]	@ (8000bc8 <HAL_RCC_OscConfig+0x4cc>)
 8000b88:	2200      	movs	r2, #0
 8000b8a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000b8c:	f7ff fcc8 	bl	8000520 <HAL_GetTick>
 8000b90:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000b92:	e008      	b.n	8000ba6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000b94:	f7ff fcc4 	bl	8000520 <HAL_GetTick>
 8000b98:	4602      	mov	r2, r0
 8000b9a:	693b      	ldr	r3, [r7, #16]
 8000b9c:	1ad3      	subs	r3, r2, r3
 8000b9e:	2b02      	cmp	r3, #2
 8000ba0:	d901      	bls.n	8000ba6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8000ba2:	2303      	movs	r3, #3
 8000ba4:	e026      	b.n	8000bf4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000ba6:	4b06      	ldr	r3, [pc, #24]	@ (8000bc0 <HAL_RCC_OscConfig+0x4c4>)
 8000ba8:	681b      	ldr	r3, [r3, #0]
 8000baa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000bae:	2b00      	cmp	r3, #0
 8000bb0:	d1f0      	bne.n	8000b94 <HAL_RCC_OscConfig+0x498>
 8000bb2:	e01e      	b.n	8000bf2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	69db      	ldr	r3, [r3, #28]
 8000bb8:	2b01      	cmp	r3, #1
 8000bba:	d107      	bne.n	8000bcc <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8000bbc:	2301      	movs	r3, #1
 8000bbe:	e019      	b.n	8000bf4 <HAL_RCC_OscConfig+0x4f8>
 8000bc0:	40021000 	.word	0x40021000
 8000bc4:	40007000 	.word	0x40007000
 8000bc8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8000bcc:	4b0b      	ldr	r3, [pc, #44]	@ (8000bfc <HAL_RCC_OscConfig+0x500>)
 8000bce:	685b      	ldr	r3, [r3, #4]
 8000bd0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000bd2:	68fb      	ldr	r3, [r7, #12]
 8000bd4:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	6a1b      	ldr	r3, [r3, #32]
 8000bdc:	429a      	cmp	r2, r3
 8000bde:	d106      	bne.n	8000bee <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8000be0:	68fb      	ldr	r3, [r7, #12]
 8000be2:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000bea:	429a      	cmp	r2, r3
 8000bec:	d001      	beq.n	8000bf2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8000bee:	2301      	movs	r3, #1
 8000bf0:	e000      	b.n	8000bf4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8000bf2:	2300      	movs	r3, #0
}
 8000bf4:	4618      	mov	r0, r3
 8000bf6:	3718      	adds	r7, #24
 8000bf8:	46bd      	mov	sp, r7
 8000bfa:	bd80      	pop	{r7, pc}
 8000bfc:	40021000 	.word	0x40021000

08000c00 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000c00:	b580      	push	{r7, lr}
 8000c02:	b084      	sub	sp, #16
 8000c04:	af00      	add	r7, sp, #0
 8000c06:	6078      	str	r0, [r7, #4]
 8000c08:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	2b00      	cmp	r3, #0
 8000c0e:	d101      	bne.n	8000c14 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8000c10:	2301      	movs	r3, #1
 8000c12:	e0d0      	b.n	8000db6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8000c14:	4b6a      	ldr	r3, [pc, #424]	@ (8000dc0 <HAL_RCC_ClockConfig+0x1c0>)
 8000c16:	681b      	ldr	r3, [r3, #0]
 8000c18:	f003 0307 	and.w	r3, r3, #7
 8000c1c:	683a      	ldr	r2, [r7, #0]
 8000c1e:	429a      	cmp	r2, r3
 8000c20:	d910      	bls.n	8000c44 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000c22:	4b67      	ldr	r3, [pc, #412]	@ (8000dc0 <HAL_RCC_ClockConfig+0x1c0>)
 8000c24:	681b      	ldr	r3, [r3, #0]
 8000c26:	f023 0207 	bic.w	r2, r3, #7
 8000c2a:	4965      	ldr	r1, [pc, #404]	@ (8000dc0 <HAL_RCC_ClockConfig+0x1c0>)
 8000c2c:	683b      	ldr	r3, [r7, #0]
 8000c2e:	4313      	orrs	r3, r2
 8000c30:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000c32:	4b63      	ldr	r3, [pc, #396]	@ (8000dc0 <HAL_RCC_ClockConfig+0x1c0>)
 8000c34:	681b      	ldr	r3, [r3, #0]
 8000c36:	f003 0307 	and.w	r3, r3, #7
 8000c3a:	683a      	ldr	r2, [r7, #0]
 8000c3c:	429a      	cmp	r2, r3
 8000c3e:	d001      	beq.n	8000c44 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8000c40:	2301      	movs	r3, #1
 8000c42:	e0b8      	b.n	8000db6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	681b      	ldr	r3, [r3, #0]
 8000c48:	f003 0302 	and.w	r3, r3, #2
 8000c4c:	2b00      	cmp	r3, #0
 8000c4e:	d020      	beq.n	8000c92 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	681b      	ldr	r3, [r3, #0]
 8000c54:	f003 0304 	and.w	r3, r3, #4
 8000c58:	2b00      	cmp	r3, #0
 8000c5a:	d005      	beq.n	8000c68 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000c5c:	4b59      	ldr	r3, [pc, #356]	@ (8000dc4 <HAL_RCC_ClockConfig+0x1c4>)
 8000c5e:	685b      	ldr	r3, [r3, #4]
 8000c60:	4a58      	ldr	r2, [pc, #352]	@ (8000dc4 <HAL_RCC_ClockConfig+0x1c4>)
 8000c62:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8000c66:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	f003 0308 	and.w	r3, r3, #8
 8000c70:	2b00      	cmp	r3, #0
 8000c72:	d005      	beq.n	8000c80 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000c74:	4b53      	ldr	r3, [pc, #332]	@ (8000dc4 <HAL_RCC_ClockConfig+0x1c4>)
 8000c76:	685b      	ldr	r3, [r3, #4]
 8000c78:	4a52      	ldr	r2, [pc, #328]	@ (8000dc4 <HAL_RCC_ClockConfig+0x1c4>)
 8000c7a:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8000c7e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000c80:	4b50      	ldr	r3, [pc, #320]	@ (8000dc4 <HAL_RCC_ClockConfig+0x1c4>)
 8000c82:	685b      	ldr	r3, [r3, #4]
 8000c84:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	689b      	ldr	r3, [r3, #8]
 8000c8c:	494d      	ldr	r1, [pc, #308]	@ (8000dc4 <HAL_RCC_ClockConfig+0x1c4>)
 8000c8e:	4313      	orrs	r3, r2
 8000c90:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	681b      	ldr	r3, [r3, #0]
 8000c96:	f003 0301 	and.w	r3, r3, #1
 8000c9a:	2b00      	cmp	r3, #0
 8000c9c:	d040      	beq.n	8000d20 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	685b      	ldr	r3, [r3, #4]
 8000ca2:	2b01      	cmp	r3, #1
 8000ca4:	d107      	bne.n	8000cb6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000ca6:	4b47      	ldr	r3, [pc, #284]	@ (8000dc4 <HAL_RCC_ClockConfig+0x1c4>)
 8000ca8:	681b      	ldr	r3, [r3, #0]
 8000caa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000cae:	2b00      	cmp	r3, #0
 8000cb0:	d115      	bne.n	8000cde <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000cb2:	2301      	movs	r3, #1
 8000cb4:	e07f      	b.n	8000db6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	685b      	ldr	r3, [r3, #4]
 8000cba:	2b02      	cmp	r3, #2
 8000cbc:	d107      	bne.n	8000cce <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000cbe:	4b41      	ldr	r3, [pc, #260]	@ (8000dc4 <HAL_RCC_ClockConfig+0x1c4>)
 8000cc0:	681b      	ldr	r3, [r3, #0]
 8000cc2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000cc6:	2b00      	cmp	r3, #0
 8000cc8:	d109      	bne.n	8000cde <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000cca:	2301      	movs	r3, #1
 8000ccc:	e073      	b.n	8000db6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000cce:	4b3d      	ldr	r3, [pc, #244]	@ (8000dc4 <HAL_RCC_ClockConfig+0x1c4>)
 8000cd0:	681b      	ldr	r3, [r3, #0]
 8000cd2:	f003 0302 	and.w	r3, r3, #2
 8000cd6:	2b00      	cmp	r3, #0
 8000cd8:	d101      	bne.n	8000cde <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000cda:	2301      	movs	r3, #1
 8000cdc:	e06b      	b.n	8000db6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000cde:	4b39      	ldr	r3, [pc, #228]	@ (8000dc4 <HAL_RCC_ClockConfig+0x1c4>)
 8000ce0:	685b      	ldr	r3, [r3, #4]
 8000ce2:	f023 0203 	bic.w	r2, r3, #3
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	685b      	ldr	r3, [r3, #4]
 8000cea:	4936      	ldr	r1, [pc, #216]	@ (8000dc4 <HAL_RCC_ClockConfig+0x1c4>)
 8000cec:	4313      	orrs	r3, r2
 8000cee:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8000cf0:	f7ff fc16 	bl	8000520 <HAL_GetTick>
 8000cf4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000cf6:	e00a      	b.n	8000d0e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000cf8:	f7ff fc12 	bl	8000520 <HAL_GetTick>
 8000cfc:	4602      	mov	r2, r0
 8000cfe:	68fb      	ldr	r3, [r7, #12]
 8000d00:	1ad3      	subs	r3, r2, r3
 8000d02:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000d06:	4293      	cmp	r3, r2
 8000d08:	d901      	bls.n	8000d0e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8000d0a:	2303      	movs	r3, #3
 8000d0c:	e053      	b.n	8000db6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000d0e:	4b2d      	ldr	r3, [pc, #180]	@ (8000dc4 <HAL_RCC_ClockConfig+0x1c4>)
 8000d10:	685b      	ldr	r3, [r3, #4]
 8000d12:	f003 020c 	and.w	r2, r3, #12
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	685b      	ldr	r3, [r3, #4]
 8000d1a:	009b      	lsls	r3, r3, #2
 8000d1c:	429a      	cmp	r2, r3
 8000d1e:	d1eb      	bne.n	8000cf8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8000d20:	4b27      	ldr	r3, [pc, #156]	@ (8000dc0 <HAL_RCC_ClockConfig+0x1c0>)
 8000d22:	681b      	ldr	r3, [r3, #0]
 8000d24:	f003 0307 	and.w	r3, r3, #7
 8000d28:	683a      	ldr	r2, [r7, #0]
 8000d2a:	429a      	cmp	r2, r3
 8000d2c:	d210      	bcs.n	8000d50 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000d2e:	4b24      	ldr	r3, [pc, #144]	@ (8000dc0 <HAL_RCC_ClockConfig+0x1c0>)
 8000d30:	681b      	ldr	r3, [r3, #0]
 8000d32:	f023 0207 	bic.w	r2, r3, #7
 8000d36:	4922      	ldr	r1, [pc, #136]	@ (8000dc0 <HAL_RCC_ClockConfig+0x1c0>)
 8000d38:	683b      	ldr	r3, [r7, #0]
 8000d3a:	4313      	orrs	r3, r2
 8000d3c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000d3e:	4b20      	ldr	r3, [pc, #128]	@ (8000dc0 <HAL_RCC_ClockConfig+0x1c0>)
 8000d40:	681b      	ldr	r3, [r3, #0]
 8000d42:	f003 0307 	and.w	r3, r3, #7
 8000d46:	683a      	ldr	r2, [r7, #0]
 8000d48:	429a      	cmp	r2, r3
 8000d4a:	d001      	beq.n	8000d50 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8000d4c:	2301      	movs	r3, #1
 8000d4e:	e032      	b.n	8000db6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	681b      	ldr	r3, [r3, #0]
 8000d54:	f003 0304 	and.w	r3, r3, #4
 8000d58:	2b00      	cmp	r3, #0
 8000d5a:	d008      	beq.n	8000d6e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000d5c:	4b19      	ldr	r3, [pc, #100]	@ (8000dc4 <HAL_RCC_ClockConfig+0x1c4>)
 8000d5e:	685b      	ldr	r3, [r3, #4]
 8000d60:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	68db      	ldr	r3, [r3, #12]
 8000d68:	4916      	ldr	r1, [pc, #88]	@ (8000dc4 <HAL_RCC_ClockConfig+0x1c4>)
 8000d6a:	4313      	orrs	r3, r2
 8000d6c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	681b      	ldr	r3, [r3, #0]
 8000d72:	f003 0308 	and.w	r3, r3, #8
 8000d76:	2b00      	cmp	r3, #0
 8000d78:	d009      	beq.n	8000d8e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8000d7a:	4b12      	ldr	r3, [pc, #72]	@ (8000dc4 <HAL_RCC_ClockConfig+0x1c4>)
 8000d7c:	685b      	ldr	r3, [r3, #4]
 8000d7e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	691b      	ldr	r3, [r3, #16]
 8000d86:	00db      	lsls	r3, r3, #3
 8000d88:	490e      	ldr	r1, [pc, #56]	@ (8000dc4 <HAL_RCC_ClockConfig+0x1c4>)
 8000d8a:	4313      	orrs	r3, r2
 8000d8c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8000d8e:	f000 f821 	bl	8000dd4 <HAL_RCC_GetSysClockFreq>
 8000d92:	4602      	mov	r2, r0
 8000d94:	4b0b      	ldr	r3, [pc, #44]	@ (8000dc4 <HAL_RCC_ClockConfig+0x1c4>)
 8000d96:	685b      	ldr	r3, [r3, #4]
 8000d98:	091b      	lsrs	r3, r3, #4
 8000d9a:	f003 030f 	and.w	r3, r3, #15
 8000d9e:	490a      	ldr	r1, [pc, #40]	@ (8000dc8 <HAL_RCC_ClockConfig+0x1c8>)
 8000da0:	5ccb      	ldrb	r3, [r1, r3]
 8000da2:	fa22 f303 	lsr.w	r3, r2, r3
 8000da6:	4a09      	ldr	r2, [pc, #36]	@ (8000dcc <HAL_RCC_ClockConfig+0x1cc>)
 8000da8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8000daa:	4b09      	ldr	r3, [pc, #36]	@ (8000dd0 <HAL_RCC_ClockConfig+0x1d0>)
 8000dac:	681b      	ldr	r3, [r3, #0]
 8000dae:	4618      	mov	r0, r3
 8000db0:	f7ff fb74 	bl	800049c <HAL_InitTick>

  return HAL_OK;
 8000db4:	2300      	movs	r3, #0
}
 8000db6:	4618      	mov	r0, r3
 8000db8:	3710      	adds	r7, #16
 8000dba:	46bd      	mov	sp, r7
 8000dbc:	bd80      	pop	{r7, pc}
 8000dbe:	bf00      	nop
 8000dc0:	40022000 	.word	0x40022000
 8000dc4:	40021000 	.word	0x40021000
 8000dc8:	08000f28 	.word	0x08000f28
 8000dcc:	20000000 	.word	0x20000000
 8000dd0:	20000004 	.word	0x20000004

08000dd4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8000dd4:	b480      	push	{r7}
 8000dd6:	b087      	sub	sp, #28
 8000dd8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8000dda:	2300      	movs	r3, #0
 8000ddc:	60fb      	str	r3, [r7, #12]
 8000dde:	2300      	movs	r3, #0
 8000de0:	60bb      	str	r3, [r7, #8]
 8000de2:	2300      	movs	r3, #0
 8000de4:	617b      	str	r3, [r7, #20]
 8000de6:	2300      	movs	r3, #0
 8000de8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8000dea:	2300      	movs	r3, #0
 8000dec:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8000dee:	4b1e      	ldr	r3, [pc, #120]	@ (8000e68 <HAL_RCC_GetSysClockFreq+0x94>)
 8000df0:	685b      	ldr	r3, [r3, #4]
 8000df2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8000df4:	68fb      	ldr	r3, [r7, #12]
 8000df6:	f003 030c 	and.w	r3, r3, #12
 8000dfa:	2b04      	cmp	r3, #4
 8000dfc:	d002      	beq.n	8000e04 <HAL_RCC_GetSysClockFreq+0x30>
 8000dfe:	2b08      	cmp	r3, #8
 8000e00:	d003      	beq.n	8000e0a <HAL_RCC_GetSysClockFreq+0x36>
 8000e02:	e027      	b.n	8000e54 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8000e04:	4b19      	ldr	r3, [pc, #100]	@ (8000e6c <HAL_RCC_GetSysClockFreq+0x98>)
 8000e06:	613b      	str	r3, [r7, #16]
      break;
 8000e08:	e027      	b.n	8000e5a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8000e0a:	68fb      	ldr	r3, [r7, #12]
 8000e0c:	0c9b      	lsrs	r3, r3, #18
 8000e0e:	f003 030f 	and.w	r3, r3, #15
 8000e12:	4a17      	ldr	r2, [pc, #92]	@ (8000e70 <HAL_RCC_GetSysClockFreq+0x9c>)
 8000e14:	5cd3      	ldrb	r3, [r2, r3]
 8000e16:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8000e18:	68fb      	ldr	r3, [r7, #12]
 8000e1a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	d010      	beq.n	8000e44 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000e22:	4b11      	ldr	r3, [pc, #68]	@ (8000e68 <HAL_RCC_GetSysClockFreq+0x94>)
 8000e24:	685b      	ldr	r3, [r3, #4]
 8000e26:	0c5b      	lsrs	r3, r3, #17
 8000e28:	f003 0301 	and.w	r3, r3, #1
 8000e2c:	4a11      	ldr	r2, [pc, #68]	@ (8000e74 <HAL_RCC_GetSysClockFreq+0xa0>)
 8000e2e:	5cd3      	ldrb	r3, [r2, r3]
 8000e30:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	4a0d      	ldr	r2, [pc, #52]	@ (8000e6c <HAL_RCC_GetSysClockFreq+0x98>)
 8000e36:	fb03 f202 	mul.w	r2, r3, r2
 8000e3a:	68bb      	ldr	r3, [r7, #8]
 8000e3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e40:	617b      	str	r3, [r7, #20]
 8000e42:	e004      	b.n	8000e4e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	4a0c      	ldr	r2, [pc, #48]	@ (8000e78 <HAL_RCC_GetSysClockFreq+0xa4>)
 8000e48:	fb02 f303 	mul.w	r3, r2, r3
 8000e4c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8000e4e:	697b      	ldr	r3, [r7, #20]
 8000e50:	613b      	str	r3, [r7, #16]
      break;
 8000e52:	e002      	b.n	8000e5a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8000e54:	4b05      	ldr	r3, [pc, #20]	@ (8000e6c <HAL_RCC_GetSysClockFreq+0x98>)
 8000e56:	613b      	str	r3, [r7, #16]
      break;
 8000e58:	bf00      	nop
    }
  }
  return sysclockfreq;
 8000e5a:	693b      	ldr	r3, [r7, #16]
}
 8000e5c:	4618      	mov	r0, r3
 8000e5e:	371c      	adds	r7, #28
 8000e60:	46bd      	mov	sp, r7
 8000e62:	bc80      	pop	{r7}
 8000e64:	4770      	bx	lr
 8000e66:	bf00      	nop
 8000e68:	40021000 	.word	0x40021000
 8000e6c:	007a1200 	.word	0x007a1200
 8000e70:	08000f38 	.word	0x08000f38
 8000e74:	08000f48 	.word	0x08000f48
 8000e78:	003d0900 	.word	0x003d0900

08000e7c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8000e7c:	b480      	push	{r7}
 8000e7e:	b085      	sub	sp, #20
 8000e80:	af00      	add	r7, sp, #0
 8000e82:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8000e84:	4b0a      	ldr	r3, [pc, #40]	@ (8000eb0 <RCC_Delay+0x34>)
 8000e86:	681b      	ldr	r3, [r3, #0]
 8000e88:	4a0a      	ldr	r2, [pc, #40]	@ (8000eb4 <RCC_Delay+0x38>)
 8000e8a:	fba2 2303 	umull	r2, r3, r2, r3
 8000e8e:	0a5b      	lsrs	r3, r3, #9
 8000e90:	687a      	ldr	r2, [r7, #4]
 8000e92:	fb02 f303 	mul.w	r3, r2, r3
 8000e96:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8000e98:	bf00      	nop
  }
  while (Delay --);
 8000e9a:	68fb      	ldr	r3, [r7, #12]
 8000e9c:	1e5a      	subs	r2, r3, #1
 8000e9e:	60fa      	str	r2, [r7, #12]
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	d1f9      	bne.n	8000e98 <RCC_Delay+0x1c>
}
 8000ea4:	bf00      	nop
 8000ea6:	bf00      	nop
 8000ea8:	3714      	adds	r7, #20
 8000eaa:	46bd      	mov	sp, r7
 8000eac:	bc80      	pop	{r7}
 8000eae:	4770      	bx	lr
 8000eb0:	20000000 	.word	0x20000000
 8000eb4:	10624dd3 	.word	0x10624dd3

08000eb8 <memset>:
 8000eb8:	4603      	mov	r3, r0
 8000eba:	4402      	add	r2, r0
 8000ebc:	4293      	cmp	r3, r2
 8000ebe:	d100      	bne.n	8000ec2 <memset+0xa>
 8000ec0:	4770      	bx	lr
 8000ec2:	f803 1b01 	strb.w	r1, [r3], #1
 8000ec6:	e7f9      	b.n	8000ebc <memset+0x4>

08000ec8 <__libc_init_array>:
 8000ec8:	b570      	push	{r4, r5, r6, lr}
 8000eca:	2600      	movs	r6, #0
 8000ecc:	4d0c      	ldr	r5, [pc, #48]	@ (8000f00 <__libc_init_array+0x38>)
 8000ece:	4c0d      	ldr	r4, [pc, #52]	@ (8000f04 <__libc_init_array+0x3c>)
 8000ed0:	1b64      	subs	r4, r4, r5
 8000ed2:	10a4      	asrs	r4, r4, #2
 8000ed4:	42a6      	cmp	r6, r4
 8000ed6:	d109      	bne.n	8000eec <__libc_init_array+0x24>
 8000ed8:	f000 f81a 	bl	8000f10 <_init>
 8000edc:	2600      	movs	r6, #0
 8000ede:	4d0a      	ldr	r5, [pc, #40]	@ (8000f08 <__libc_init_array+0x40>)
 8000ee0:	4c0a      	ldr	r4, [pc, #40]	@ (8000f0c <__libc_init_array+0x44>)
 8000ee2:	1b64      	subs	r4, r4, r5
 8000ee4:	10a4      	asrs	r4, r4, #2
 8000ee6:	42a6      	cmp	r6, r4
 8000ee8:	d105      	bne.n	8000ef6 <__libc_init_array+0x2e>
 8000eea:	bd70      	pop	{r4, r5, r6, pc}
 8000eec:	f855 3b04 	ldr.w	r3, [r5], #4
 8000ef0:	4798      	blx	r3
 8000ef2:	3601      	adds	r6, #1
 8000ef4:	e7ee      	b.n	8000ed4 <__libc_init_array+0xc>
 8000ef6:	f855 3b04 	ldr.w	r3, [r5], #4
 8000efa:	4798      	blx	r3
 8000efc:	3601      	adds	r6, #1
 8000efe:	e7f2      	b.n	8000ee6 <__libc_init_array+0x1e>
 8000f00:	08000f4c 	.word	0x08000f4c
 8000f04:	08000f4c 	.word	0x08000f4c
 8000f08:	08000f4c 	.word	0x08000f4c
 8000f0c:	08000f50 	.word	0x08000f50

08000f10 <_init>:
 8000f10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000f12:	bf00      	nop
 8000f14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000f16:	bc08      	pop	{r3}
 8000f18:	469e      	mov	lr, r3
 8000f1a:	4770      	bx	lr

08000f1c <_fini>:
 8000f1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000f1e:	bf00      	nop
 8000f20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000f22:	bc08      	pop	{r3}
 8000f24:	469e      	mov	lr, r3
 8000f26:	4770      	bx	lr
