// Seed: 2989277599
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  output wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  initial begin
    return id_11;
  end
  assign id_13 = 1;
  id_14(
      .id_0(1), .id_1(1)
  );
endmodule
module module_1 (
    output tri id_0
    , id_20,
    output uwire id_1,
    output tri id_2,
    input tri0 id_3,
    input tri1 id_4,
    output tri0 id_5,
    input tri0 id_6,
    input supply1 id_7,
    output uwire id_8,
    output wire id_9,
    output supply1 id_10,
    output supply1 id_11,
    output supply0 id_12,
    output supply0 id_13,
    output wor id_14,
    input wire id_15,
    input supply1 id_16,
    input wor id_17,
    output supply0 id_18
);
  assign id_8 = 1;
  module_0(
      id_20, id_20, id_20, id_20, id_20, id_20, id_20, id_20, id_20, id_20, id_20, id_20, id_20
  );
endmodule
