

        *** GPGPU-Sim Simulator Version 3.2.2  [build 17315] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    1 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_n_clusters                      14 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                    0 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  114 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat             5000000:0 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 575.0:575.0:575.0:750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    0 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    1 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 575000000.000000:575000000.000000:575000000.000000:750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000173913043478:0.00000000173913043478:0.00000000173913043478:0.00000000133333333333
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 14
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 14
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25
58e40834d5fccd254ef7c8a7620ba267  /home/vishwesh/Desktop/Register_Sharing_Pbm/ispass2009-benchmarks/bin/release/LIB
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=libor.cu
self exe links to: /home/vishwesh/Desktop/Register_Sharing_Pbm/ispass2009-benchmarks/bin/release/LIB
Running md5sum using "md5sum /home/vishwesh/Desktop/Register_Sharing_Pbm/ispass2009-benchmarks/bin/release/LIB "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/vishwesh/Desktop/Register_Sharing_Pbm/ispass2009-benchmarks/bin/release/LIB > _cuobjdump_complete_output_UINnwR"
Parsing file _cuobjdump_complete_output_UINnwR
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_10
Adding identifier: libor.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: libor.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: libor.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: libor.cu
Done parsing!!!
GPGPU-Sim: WARNING: Capability >= 20 are not supported in PTXPlus
	Setting forced_max_capability to 19
GPGPU-Sim PTX: __cudaRegisterFunction _Z29Pathcalc_Portfolio_KernelGPU2Pf : hostFun 0x0x403b30, fat_cubin_handle = 1
GPGPU-Sim PTX: converting EMBEDDED .ptx file to ptxplus 
RUNNING cuobjdump_to_ptxplus ...
Parsing .elf file _cuobjdump_1.elf
()





Finished parsing .elf file _cuobjdump_1.elf
Parsing .ptx file _cuobjdump_1.ptx
Finished parsing .ptx file _cuobjdump_1.ptx
Parsing .sass file _cuobjdump_1.sass
Finished parsing .sass file _cuobjdump_1.sass
DONE. 
GPGPU-Sim PTX: calling cuobjdump_to_ptxplus
commandline: $GPGPUSIM_ROOT/build/$GPGPUSIM_CONFIG/cuobjdump_to_ptxplus/cuobjdump_to_ptxplus _cuobjdump_1.ptx _cuobjdump_1.sass _cuobjdump_1.elf _ptxplus_ewcQkt
GPGPU-Sim PTX: DONE converting EMBEDDED .ptx file to ptxplus 
GPGPU-Sim PTX: allocating constant region for "constant0" from 0x100 to 0x2c8 (global memory space) 1
GPGPU-Sim PTX: allocating constant region for "constant1_Z28Pathcalc_Portfolio_KernelGPUPfS_" from 0x300 to 0x31c (global memory space) 2
GPGPU-Sim PTX: allocating constant region for "constant1_Z29Pathcalc_Portfolio_KernelGPU2Pf" from 0x380 to 0x398 (global memory space) 3
GPGPU-Sim PTX: allocating constant region for "maturities" from 0x400 to 0x43c (global memory space) 4
GPGPU-Sim PTX: moving "maturities" from 0x400 to 0x110 (constant0+10)
GPGPU-Sim PTX: allocating constant region for "N" from 0x43c to 0x440 (global memory space) 5
GPGPU-Sim PTX: moving "N" from 0x43c to 0x100 (constant0+0)
GPGPU-Sim PTX: allocating constant region for "delta" from 0x440 to 0x444 (global memory space) 6
GPGPU-Sim PTX: moving "delta" from 0x440 to 0x10c (constant0+c)
GPGPU-Sim PTX: allocating constant region for "lambda" from 0x480 to 0x5c0 (global memory space) 7
GPGPU-Sim PTX: moving "lambda" from 0x480 to 0x188 (constant0+88)
GPGPU-Sim PTX: allocating constant region for "Nopt" from 0x5c0 to 0x5c4 (global memory space) 8
GPGPU-Sim PTX: moving "Nopt" from 0x5c0 to 0x108 (constant0+8)
GPGPU-Sim PTX: allocating constant region for "Nmat" from 0x5c4 to 0x5c8 (global memory space) 9
GPGPU-Sim PTX: moving "Nmat" from 0x5c4 to 0x104 (constant0+4)
GPGPU-Sim PTX: allocating constant region for "swaprates" from 0x600 to 0x63c (global memory space) 10
GPGPU-Sim PTX: moving "swaprates" from 0x600 to 0x14c (constant0+4c)
GPGPU-Sim PTX: allocating local region for "l1" from 0x0 to 0x0 (local memory space)
GPGPU-Sim PTX: allocating local region for "l2" from 0x0 to 0x0 (local memory space)
GPGPU-Sim PTX: PTX uses two scalar type intruction with literal operand.
GPGPU-Sim PTX: instruction assembly for function '_Z29Pathcalc_Portfolio_KernelGPU2Pf'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z29Pathcalc_Portfolio_KernelGPU2Pf'...
GPGPU-Sim PTX: Warning detected predicated return/exit.
GPGPU-Sim PTX: Finding dominators for '_Z29Pathcalc_Portfolio_KernelGPU2Pf'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z29Pathcalc_Portfolio_KernelGPU2Pf'...
GPGPU-Sim PTX: Finding postdominators for '_Z29Pathcalc_Portfolio_KernelGPU2Pf'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z29Pathcalc_Portfolio_KernelGPU2Pf'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z29Pathcalc_Portfolio_KernelGPU2Pf'...
GPGPU-Sim PTX: reconvergence points for _Z29Pathcalc_Portfolio_KernelGPU2Pf...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x078 (_1.ptx:98) @$p3.eq bra l0x000000f0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0f0 (_1.ptx:113) l0x000000f0: @$p0.eq bra l0x00000250;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0e8 (_1.ptx:112) @$p3.ne bra l0x000000a8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0f0 (_1.ptx:113) l0x000000f0: @$p0.eq bra l0x00000250;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0f0 (_1.ptx:113) l0x000000f0: @$p0.eq bra l0x00000250;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x250 (_1.ptx:159) l0x00000250: @$p1.eq bra l0x00000338;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x118 (_1.ptx:118) @$p3.ne bra l0x00000238;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x238 (_1.ptx:156) l0x00000238: mov.u32 $r1, $r2;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x230 (_1.ptx:155) @$p3.ne bra l0x00000168;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x238 (_1.ptx:156) l0x00000238: mov.u32 $r1, $r2;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x248 (_1.ptx:158) @$p3.ne bra l0x00000100;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x250 (_1.ptx:159) l0x00000250: @$p1.eq bra l0x00000338;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x250 (_1.ptx:159) l0x00000250: @$p1.eq bra l0x00000338;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (_1.ptx:189) l0x00000338: @$p2.eq bra l0x00000410;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x330 (_1.ptx:188) @$p3.ne bra l0x000002b0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (_1.ptx:189) l0x00000338: @$p2.eq bra l0x00000410;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x338 (_1.ptx:189) l0x00000338: @$p2.eq bra l0x00000410;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x418 (_1.ptx:217) l0x00000418: @$p0.eq bra l0x000004b0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x400 (_1.ptx:214) @$p3.ne bra l0x00000370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x408 (_1.ptx:215) bra l0x00000418;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x408 (_1.ptx:215) bra l0x00000418;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x418 (_1.ptx:217) l0x00000418: @$p0.eq bra l0x000004b0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x418 (_1.ptx:217) l0x00000418: @$p0.eq bra l0x000004b0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4b8 (_1.ptx:237) l0x000004b8: mul.f32 $r1, $r2, $r1;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x4a0 (_1.ptx:234) @$p3.ne bra l0x00000440;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4a8 (_1.ptx:235) bra l0x000004b8;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x4a8 (_1.ptx:235) bra l0x000004b8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4b8 (_1.ptx:237) l0x000004b8: mul.f32 $r1, $r2, $r1;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x4d8 (_1.ptx:242) @$p3.ne bra l0x00000070;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e0 (_1.ptx:243) nop;
GPGPU-Sim PTX: ... end of reconvergence points for _Z29Pathcalc_Portfolio_KernelGPU2Pf
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z29Pathcalc_Portfolio_KernelGPU2Pf'.
GPGPU-Sim PTX: instruction assembly for function '_Z28Pathcalc_Portfolio_KernelGPUPfS_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z28Pathcalc_Portfolio_KernelGPUPfS_'...
GPGPU-Sim PTX: Warning detected predicated return/exit.
GPGPU-Sim PTX: Finding dominators for '_Z28Pathcalc_Portfolio_KernelGPUPfS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z28Pathcalc_Portfolio_KernelGPUPfS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z28Pathcalc_Portfolio_KernelGPUPfS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z28Pathcalc_Portfolio_KernelGPUPfS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z28Pathcalc_Portfolio_KernelGPUPfS_'...
GPGPU-Sim PTX: reconvergence points for _Z28Pathcalc_Portfolio_KernelGPUPfS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x578 (_1.ptx:280) l0x00000088: @$p0.eq bra l0x00000168;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x658 (_1.ptx:308) l0x00000168: @$p1.eq bra l0x00000308;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x5e8 (_1.ptx:294) @$p3.ne bra l0x000000b8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f0 (_1.ptx:295) @$p0.eq bra l0x00000168;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x5f0 (_1.ptx:295) @$p0.eq bra l0x00000168;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x658 (_1.ptx:308) l0x00000168: @$p1.eq bra l0x00000308;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x650 (_1.ptx:307) @$p3.ne bra l0x00000130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x658 (_1.ptx:308) l0x00000168: @$p1.eq bra l0x00000308;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x658 (_1.ptx:308) l0x00000168: @$p1.eq bra l0x00000308;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7f8 (_1.ptx:363) l0x00000308: @$p2.eq bra l0x00000438;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x680 (_1.ptx:313) @$p3.ne bra l0x000002f0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7e0 (_1.ptx:360) l0x000002f0: mov.u32 $r0, $r3;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x7d8 (_1.ptx:359) @$p3.ne bra l0x00000210;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7e0 (_1.ptx:360) l0x000002f0: mov.u32 $r0, $r3;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x7f0 (_1.ptx:362) @$p3.ne bra l0x00000178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7f8 (_1.ptx:363) l0x00000308: @$p2.eq bra l0x00000438;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x7f8 (_1.ptx:363) l0x00000308: @$p2.eq bra l0x00000438;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x928 (_1.ptx:402) l0x00000438: set.lt.s32.s32 $p3/$o127, $r124, constant0[0x0008];
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x8b8 (_1.ptx:388) @$p3.ne bra l0x00000360;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8c0 (_1.ptx:389) @$p2.eq bra l0x00000438;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x8c0 (_1.ptx:389) @$p2.eq bra l0x00000438;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x928 (_1.ptx:402) l0x00000438: set.lt.s32.s32 $p3/$o127, $r124, constant0[0x0008];
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x920 (_1.ptx:401) @$p3.ne bra l0x000003f8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x928 (_1.ptx:402) l0x00000438: set.lt.s32.s32 $p3/$o127, $r124, constant0[0x0008];
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x930 (_1.ptx:403) @$p3.eq bra l0x00000558;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa50 (_1.ptx:439) l0x00000560: mov.u32 $r12, constant0[0x0000];
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x9c0 (_1.ptx:421) @$p3.eq bra l0x00000528;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa18 (_1.ptx:432) l0x00000528: add.u32 $ofs2, $ofs2, 0x00000004;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0xa38 (_1.ptx:436) @$p3.ne bra l0x00000478;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa40 (_1.ptx:437) bra l0x00000560;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0xa40 (_1.ptx:437) bra l0x00000560;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa50 (_1.ptx:439) l0x00000560: mov.u32 $r12, constant0[0x0000];
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0xa70 (_1.ptx:443) @$p3.eq bra l0x00000718;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc08 (_1.ptx:496) l0x00000718: @$p1.eq bra l0x000007b0;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0xb38 (_1.ptx:470) @$p3.ne bra l0x000006d0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbc0 (_1.ptx:487) l0x000006d0: shl.b32 $ofs2, $r4, 0x0;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0xc00 (_1.ptx:495) @$p3.ne bra l0x000005d0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc08 (_1.ptx:496) l0x00000718: @$p1.eq bra l0x000007b0;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0xc08 (_1.ptx:496) l0x00000718: @$p1.eq bra l0x000007b0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca8 (_1.ptx:516) l0x000007b8: mul.f32 $r5, $r3, $r0;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0xc90 (_1.ptx:513) @$p3.ne bra l0x00000740;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc98 (_1.ptx:514) bra l0x000007b8;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0xc98 (_1.ptx:514) bra l0x000007b8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca8 (_1.ptx:516) l0x000007b8: mul.f32 $r5, $r3, $r0;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0xcb0 (_1.ptx:517) @$p1.eq bra l0x00000860;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd50 (_1.ptx:538) l0x00000860: mov.u32 $r3, constant0[0x0004];
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0xd48 (_1.ptx:537) @$p3.ne bra l0x000007f0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd50 (_1.ptx:538) l0x00000860: mov.u32 $r3, constant0[0x0004];
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0xd68 (_1.ptx:541) @$p3.eq bra l0x000008d0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdc0 (_1.ptx:552) l0x000008d0: st.global.u32 [$r9], $r5;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0xdb8 (_1.ptx:551) @$p3.ne bra l0x00000898;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdc0 (_1.ptx:552) l0x000008d0: st.global.u32 [$r9], $r5;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0xde8 (_1.ptx:557) @$p3.eq bra l0x00000a88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf78 (_1.ptx:613) l0x00000a88: ld.local.u32 $r0, [0x383c];
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0xe08 (_1.ptx:561) @$p3.ne bra l0x00000a70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf60 (_1.ptx:610) l0x00000a70: add.u32 $r0, $r0, 0xffffffff;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0xf58 (_1.ptx:609) @$p3.ne bra l0x000009a8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf60 (_1.ptx:610) l0x00000a70: add.u32 $r0, $r0, 0xffffffff;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0xf70 (_1.ptx:612) @$p3.ne bra l0x00000910;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf78 (_1.ptx:613) l0x00000a88: ld.local.u32 $r0, [0x383c];
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0xfa0 (_1.ptx:619) @$p3.ne bra l0x00000088;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfa8 (_1.ptx:620) nop;
GPGPU-Sim PTX: ... end of reconvergence points for _Z28Pathcalc_Portfolio_KernelGPUPfS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z28Pathcalc_Portfolio_KernelGPUPfS_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_kUsif5"
Running: cat _ptx_kUsif5 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_3eLN9G
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_3eLN9G --output-file  /dev/null 2> _ptx_kUsif5info"
GPGPU-Sim PTX: Kernel '_Z29Pathcalc_Portfolio_KernelGPU2Pf' : regs=25, lmem=4, smem=0, cmem=496
GPGPU-Sim PTX: Kernel '_Z28Pathcalc_Portfolio_KernelGPUPfS_' : regs=34, lmem=4, smem=0, cmem=504
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_kUsif5 _ptx2_3eLN9G _ptx_kUsif5info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z28Pathcalc_Portfolio_KernelGPUPfS_ : hostFun 0x0x403ba0, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x62d448; deviceAddress = N; deviceName = N
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant N (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x62d44c; deviceAddress = Nmat; deviceName = Nmat
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant Nmat (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x62d450; deviceAddress = Nopt; deviceName = Nopt
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant Nopt (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x62d460; deviceAddress = maturities; deviceName = maturities
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 60 bytes
GPGPU-Sim PTX registering constant maturities (60 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x62d49c; deviceAddress = delta; deviceName = delta
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant delta (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x62d4a0; deviceAddress = swaprates; deviceName = swaprates
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 60 bytes
GPGPU-Sim PTX registering constant swaprates (60 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x62d4e0; deviceAddress = lambda; deviceName = lambda
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 320 bytes
GPGPU-Sim PTX registering constant lambda (320 bytes) to name mapping
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x62d448
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x62d448
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x62d448
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 4 bytes  to  symbol N+0 @0x100 ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x62d44c
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x62d44c
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x62d44c
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 4 bytes  to  symbol Nmat+0 @0x104 ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x62d450
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x62d450
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x62d450
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 4 bytes  to  symbol Nopt+0 @0x108 ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x62d49c
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x62d49c
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x62d49c
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 4 bytes  to  symbol delta+0 @0x10c ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x62d460
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x62d460
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x62d460
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 60 bytes  to  symbol maturities+0 @0x110 ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x62d4a0
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x62d4a0
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x62d4a0
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 60 bytes  to  symbol swaprates+0 @0x14c ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x62d4e0
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x62d4e0
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x62d4e0
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 320 bytes  to  symbol lambda+0 @0x188 ...
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x403b30 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z29Pathcalc_Portfolio_KernelGPU2Pf' to stream 0, gridDim= (112,1,1) blockDim = (192,1,1) 
kernel '_Z29Pathcalc_Portfolio_KernelGPU2Pf' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z29Pathcalc_Portfolio_KernelGPU2Pf'
GPGPU-Sim uArch: CTA/core = 6, limited by: regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z29Pathcalc_Portfolio_KernelGPU2Pf'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z29Pathcalc_Portfolio_KernelGPU2Pf'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z29Pathcalc_Portfolio_KernelGPU2Pf'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z29Pathcalc_Portfolio_KernelGPU2Pf'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z29Pathcalc_Portfolio_KernelGPU2Pf'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z29Pathcalc_Portfolio_KernelGPU2Pf'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z29Pathcalc_Portfolio_KernelGPU2Pf'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z29Pathcalc_Portfolio_KernelGPU2Pf'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z29Pathcalc_Portfolio_KernelGPU2Pf'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z29Pathcalc_Portfolio_KernelGPU2Pf'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z29Pathcalc_Portfolio_KernelGPU2Pf'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z29Pathcalc_Portfolio_KernelGPU2Pf'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z29Pathcalc_Portfolio_KernelGPU2Pf'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (387,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (387,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (387,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (387,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (387,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (387,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (387,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (387,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(388,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(388,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(389,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(389,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(390,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(390,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(391,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(391,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (399,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (399,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (399,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (399,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(400,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(401,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(402,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(403,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (405,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (405,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (405,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (405,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(406,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(407,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(408,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(409,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (411,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (411,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (411,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (411,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(412,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (412,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(413,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(413,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(414,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(415,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (417,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (417,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (417,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (417,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(418,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(419,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(420,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(421,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (423,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (423,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (423,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (423,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(424,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(425,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(426,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (429,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (429,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (429,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (429,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (431,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (431,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (431,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (431,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (435,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (435,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (435,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (435,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (436,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (441,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (441,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (441,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (441,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (442,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (447,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (447,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (447,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (447,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (448,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (453,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (453,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (453,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (453,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (454,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (459,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (459,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (459,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (459,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (460,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (460,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (463,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (466,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (469,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (472,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (472,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (472,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (472,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (475,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (475,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (478,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (478,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (481,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (481,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (484,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (484,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (484,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (487,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (487,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (487,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (490,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (490,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (491,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (493,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (493,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (496,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (499,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (499,0), 2 CTAs running
GPGPU-Sim PTX: WARNING (_1.ptx:93) ** reading undefined register '$r124' (cuid:0). Setting to 0X00000000. This is okay if you are simulating the native ISA
GPGPU-Sim uArch: Shader 10 finished CTA #0 (940529,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z29Pathcalc_Portfolio_KernelGPU2Pf').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1015522,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z29Pathcalc_Portfolio_KernelGPU2Pf').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1020371,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1032605,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1037456,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1037483,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1040858,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1042698,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1045412,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1048239,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1056958,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z29Pathcalc_Portfolio_KernelGPU2Pf').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1075604,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z29Pathcalc_Portfolio_KernelGPU2Pf').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1081234,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z29Pathcalc_Portfolio_KernelGPU2Pf').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1083513,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z29Pathcalc_Portfolio_KernelGPU2Pf').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1084286,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z29Pathcalc_Portfolio_KernelGPU2Pf').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1086857,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z29Pathcalc_Portfolio_KernelGPU2Pf').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1087665,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z29Pathcalc_Portfolio_KernelGPU2Pf').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1090185,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z29Pathcalc_Portfolio_KernelGPU2Pf').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1090683,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z29Pathcalc_Portfolio_KernelGPU2Pf').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1091051,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z29Pathcalc_Portfolio_KernelGPU2Pf').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1091074,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z29Pathcalc_Portfolio_KernelGPU2Pf').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1091898,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z29Pathcalc_Portfolio_KernelGPU2Pf').
GPGPU-Sim uArch: GPU detected kernel '_Z29Pathcalc_Portfolio_KernelGPU2Pf' finished on shader 4.
kernel_name = _Z29Pathcalc_Portfolio_KernelGPU2Pf 
kernel_launch_uid = 1 
gpu_sim_cycle = 1091899
gpu_sim_insn = 274478080
gpu_ipc =     251.3768
gpu_tot_sim_cycle = 1091899
gpu_tot_sim_insn = 274478080
gpu_tot_ipc =     251.3768
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 90277
gpu_stall_icnt2sh    = 1271
gpu_total_sim_rate=562455

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4474648
	L1I_total_cache_misses = 824
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 3822
L1D_cache:
	L1D_cache_core[0]: Access = 30906, Miss = 16506, Miss_rate = 0.534, Pending_hits = 0, Reservation_fails = 21264
	L1D_cache_core[1]: Access = 61812, Miss = 33014, Miss_rate = 0.534, Pending_hits = 0, Reservation_fails = 28423
	L1D_cache_core[2]: Access = 61812, Miss = 33012, Miss_rate = 0.534, Pending_hits = 0, Reservation_fails = 28282
	L1D_cache_core[3]: Access = 61812, Miss = 33013, Miss_rate = 0.534, Pending_hits = 0, Reservation_fails = 28518
	L1D_cache_core[4]: Access = 61812, Miss = 33014, Miss_rate = 0.534, Pending_hits = 0, Reservation_fails = 28341
	L1D_cache_core[5]: Access = 61812, Miss = 33015, Miss_rate = 0.534, Pending_hits = 0, Reservation_fails = 28134
	L1D_cache_core[6]: Access = 61812, Miss = 33013, Miss_rate = 0.534, Pending_hits = 0, Reservation_fails = 27941
	L1D_cache_core[7]: Access = 61812, Miss = 33012, Miss_rate = 0.534, Pending_hits = 0, Reservation_fails = 27958
	L1D_cache_core[8]: Access = 41208, Miss = 22009, Miss_rate = 0.534, Pending_hits = 0, Reservation_fails = 24906
	L1D_cache_core[9]: Access = 30906, Miss = 16506, Miss_rate = 0.534, Pending_hits = 0, Reservation_fails = 20844
	L1D_cache_core[10]: Access = 30906, Miss = 16506, Miss_rate = 0.534, Pending_hits = 0, Reservation_fails = 10604
	L1D_cache_core[11]: Access = 30906, Miss = 16506, Miss_rate = 0.534, Pending_hits = 0, Reservation_fails = 10559
	L1D_cache_core[12]: Access = 30906, Miss = 16506, Miss_rate = 0.534, Pending_hits = 0, Reservation_fails = 21160
	L1D_cache_core[13]: Access = 30906, Miss = 16506, Miss_rate = 0.534, Pending_hits = 0, Reservation_fails = 20860
	L1D_total_cache_accesses = 659328
	L1D_total_cache_misses = 352138
	L1D_total_cache_miss_rate = 0.5341
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 327794
	L1D_cache_data_port_util = 0.041
	L1D_cache_fill_port_util = 0.021
L1C_cache:
	L1C_total_cache_accesses = 616576
	L1C_total_cache_misses = 318
	L1C_total_cache_miss_rate = 0.0005
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 2560
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 321280
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 14450
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 616258
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 318
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 304630
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 30730
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 313344
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4473824
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 824
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3822
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 
distro:
67242, 67242, 67242, 67242, 67242, 67242, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10, 
gpgpu_n_tot_thrd_icount = 275510272
gpgpu_n_tot_w_icount = 8609696
gpgpu_n_stall_shd_mem = 327794
gpgpu_n_mem_read_local = 321280
gpgpu_n_mem_write_local = 30730
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 304758
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 112
gpgpu_n_load_insn  = 10362880
gpgpu_n_store_insn = 10735616
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 19730432
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 327794
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:534247	W0_Idle:134361	W0_Scoreboard:20655842	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:8609696
traffic_breakdown_coretomem[CONST_ACC_R] = 896 {8:112,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 17408 {136:128,}
traffic_breakdown_coretomem[INST_ACC_R] = 1120 {8:140,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 41429680 {136:304630,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 2570240 {8:321280,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 4179280 {136:30730,}
traffic_breakdown_memtocore[CONST_ACC_R] = 8064 {72:112,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1024 {8:128,}
traffic_breakdown_memtocore[INST_ACC_R] = 19040 {136:140,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 43694080 {136:321280,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 245840 {8:30730,}
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1424215 n_nop=1178837 n_act=51453 n_pre=51437 n_req=71244 n_rd=73160 n_write=69328 bw_util=0.2001
n_activity=1112102 dram_eff=0.2562
bk0: 1878a 1359512i bk1: 7116a 1206026i bk2: 2258a 1347014i bk3: 7718a 1181398i bk4: 1642a 1365058i bk5: 6618a 1219761i bk6: 2054a 1350213i bk7: 7362a 1192771i bk8: 1922a 1358560i bk9: 6786a 1216933i bk10: 2196a 1351743i bk11: 7354a 1194957i bk12: 1664a 1364571i bk13: 6714a 1214362i bk14: 2212a 1345131i bk15: 7666a 1180812i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.728026
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1424215 n_nop=1095031 n_act=67416 n_pre=67400 n_req=97184 n_rd=99542 n_write=94826 bw_util=0.2729
n_activity=1262834 dram_eff=0.3078
bk0: 5136a 1255509i bk1: 7300a 1196023i bk2: 5526a 1239374i bk3: 7884a 1167013i bk4: 4696a 1267353i bk5: 6740a 1207616i bk6: 5164a 1251263i bk7: 7534a 1176197i bk8: 4986a 1259257i bk9: 6946a 1207966i bk10: 5216a 1253483i bk11: 7490a 1184713i bk12: 4780a 1264092i bk13: 6842a 1202313i bk14: 5450a 1236538i bk15: 7852a 1167561i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.0748
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1424215 n_nop=1083049 n_act=68285 n_pre=68269 n_req=102306 n_rd=105956 n_write=98656 bw_util=0.2873
n_activity=1286345 dram_eff=0.3181
bk0: 5382a 1253024i bk1: 7844a 1188088i bk2: 5938a 1231365i bk3: 8538a 1161201i bk4: 4976a 1260381i bk5: 6992a 1208737i bk6: 5522a 1243673i bk7: 8100a 1170320i bk8: 5250a 1256674i bk9: 7330a 1201478i bk10: 5596a 1246413i bk11: 8118a 1178248i bk12: 5050a 1259906i bk13: 7122a 1203957i bk14: 5792a 1230842i bk15: 8406a 1158608i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.1668
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1424215 n_nop=1091945 n_act=69006 n_pre=68990 n_req=97137 n_rd=99522 n_write=94752 bw_util=0.2728
n_activity=1268431 dram_eff=0.3063
bk0: 5118a 1253391i bk1: 7338a 1193183i bk2: 5488a 1236619i bk3: 7932a 1166837i bk4: 4672a 1264284i bk5: 6784a 1208956i bk6: 5114a 1247068i bk7: 7556a 1180210i bk8: 4942a 1257113i bk9: 6990a 1204532i bk10: 5180a 1250532i bk11: 7520a 1184210i bk12: 4740a 1263472i bk13: 6880a 1203594i bk14: 5386a 1235684i bk15: 7882a 1168339i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.03352
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1424215 n_nop=1087181 n_act=72029 n_pre=72013 n_req=96496 n_rd=99388 n_write=93604 bw_util=0.271
n_activity=1280625 dram_eff=0.3014
bk0: 7444a 1185015i bk1: 5004a 1249916i bk2: 8196a 1159389i bk3: 5266a 1237250i bk4: 6850a 1201913i bk5: 4528a 1262755i bk6: 7790a 1166816i bk7: 4982a 1242345i bk8: 7012a 1196947i bk9: 4696a 1261202i bk10: 7772a 1173454i bk11: 5086a 1244487i bk12: 6956a 1195678i bk13: 4584a 1261692i bk14: 8118a 1153019i bk15: 5104a 1238417i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.98622
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents
MSHR: tag=0x80000980, atomic=0 1 entries : 0x7fbc2d13d280 :  mf: uid=6648830, sid04:w01, part=5, addr=0x80000980, load , size=128, unknown  status = IN_PARTITION_DRAM (1091896), 

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1424215 n_nop=1163963 n_act=54308 n_pre=54292 n_req=75826 n_rd=78754 n_write=72898 bw_util=0.213
n_activity=1154753 dram_eff=0.2627
bk0: 7676a 1193902i bk1: 2116a 1351146i bk2: 8420a 1168438i bk3: 2404a 1339520i bk4: 6976a 1208748i bk5: 1792a 1361266i bk6: 7968a 1178400i bk7: 2184a 1343141i bk8: 7212a 1204130i bk9: 2022a 1355262i bk10: 7990a 1180985i bk11: 2398a 1341389i bk12: 7104a 1205944i bk13: 1902a 1355707i bk14: 8354a 1167603i bk15: 2236a 1341431i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.801968

========= L2 cache stats =========
L2_cache_bank[0]: Access = 41134, Miss = 7913, Miss_rate = 0.192, Pending_hits = 10, Reservation_fails = 334
L2_cache_bank[1]: Access = 61570, Miss = 28667, Miss_rate = 0.466, Pending_hits = 0, Reservation_fails = 237
L2_cache_bank[2]: Access = 51394, Miss = 20477, Miss_rate = 0.398, Pending_hits = 2, Reservation_fails = 9
L2_cache_bank[3]: Access = 61570, Miss = 29294, Miss_rate = 0.476, Pending_hits = 0, Reservation_fails = 689
L2_cache_bank[4]: Access = 51338, Miss = 21753, Miss_rate = 0.424, Pending_hits = 1, Reservation_fails = 4
L2_cache_bank[5]: Access = 61572, Miss = 31225, Miss_rate = 0.507, Pending_hits = 0, Reservation_fails = 970
L2_cache_bank[6]: Access = 51338, Miss = 20320, Miss_rate = 0.396, Pending_hits = 1, Reservation_fails = 4
L2_cache_bank[7]: Access = 61572, Miss = 29441, Miss_rate = 0.478, Pending_hits = 0, Reservation_fails = 1133
L2_cache_bank[8]: Access = 61598, Miss = 30069, Miss_rate = 0.488, Pending_hits = 0, Reservation_fails = 2255
L2_cache_bank[9]: Access = 51312, Miss = 19625, Miss_rate = 0.382, Pending_hits = 0, Reservation_fails = 8
L2_cache_bank[10]: Access = 61570, Miss = 30850, Miss_rate = 0.501, Pending_hits = 0, Reservation_fails = 329
L2_cache_bank[11]: Access = 41052, Miss = 8527, Miss_rate = 0.208, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 657020
L2_total_cache_misses = 278161
L2_total_cache_miss_rate = 0.4234
L2_total_cache_pending_hits = 14
L2_total_cache_reservation_fails = 5972
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 77344
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 243936
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 412
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 102
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 10
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 30720
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 5226
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 301285
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 3345
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 104
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 10
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 26
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.183
L2_cache_fill_port_util = 0.085

icnt_total_pkts_mem_to_simt=1638294
icnt_total_pkts_simt_to_mem=1998972
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 11.0754
	minimum = 6
	maximum = 391
Network latency average = 10.6132
	minimum = 6
	maximum = 374
Slowest packet = 5156
Flit latency average = 8.21752
	minimum = 6
	maximum = 370
Slowest flit = 16458
Fragmentation average = 0.0423426
	minimum = 0
	maximum = 325
Injected packet rate average = 0.0355559
	minimum = 0.0201594 (at node 25)
	maximum = 0.0564063 (at node 1)
Accepted packet rate average = 0.0355559
	minimum = 0.0151333 (at node 0)
	maximum = 0.0564136 (at node 22)
Injected flit rate average = 0.128121
	minimum = 0.0858211 (at node 0)
	maximum = 0.171626 (at node 1)
Accepted flit rate average= 0.128121
	minimum = 0.0703545 (at node 0)
	maximum = 0.171626 (at node 22)
Injected packet length average = 3.60336
Accepted packet length average = 3.60336
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.0754 (1 samples)
	minimum = 6 (1 samples)
	maximum = 391 (1 samples)
Network latency average = 10.6132 (1 samples)
	minimum = 6 (1 samples)
	maximum = 374 (1 samples)
Flit latency average = 8.21752 (1 samples)
	minimum = 6 (1 samples)
	maximum = 370 (1 samples)
Fragmentation average = 0.0423426 (1 samples)
	minimum = 0 (1 samples)
	maximum = 325 (1 samples)
Injected packet rate average = 0.0355559 (1 samples)
	minimum = 0.0201594 (1 samples)
	maximum = 0.0564063 (1 samples)
Accepted packet rate average = 0.0355559 (1 samples)
	minimum = 0.0151333 (1 samples)
	maximum = 0.0564136 (1 samples)
Injected flit rate average = 0.128121 (1 samples)
	minimum = 0.0858211 (1 samples)
	maximum = 0.171626 (1 samples)
Accepted flit rate average = 0.128121 (1 samples)
	minimum = 0.0703545 (1 samples)
	maximum = 0.171626 (1 samples)
Injected packet size average = 3.60336 (1 samples)
Accepted packet size average = 3.60336 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 8 sec (488 sec)
gpgpu_simulation_rate = 562455 (inst/sec)
gpgpu_simulation_rate = 2237 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
v  =    224.32337952
Time(No Greeks) : 488762.718750 msec
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x403ba0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z28Pathcalc_Portfolio_KernelGPUPfS_' to stream 0, gridDim= (112,1,1) blockDim = (192,1,1) 
kernel '_Z28Pathcalc_Portfolio_KernelGPUPfS_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z28Pathcalc_Portfolio_KernelGPUPfS_'
GPGPU-Sim uArch: CTA/core = 4, limited by: regs
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,1091899)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z28Pathcalc_Portfolio_KernelGPUPfS_'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,1091899)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z28Pathcalc_Portfolio_KernelGPUPfS_'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,1091899)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z28Pathcalc_Portfolio_KernelGPUPfS_'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,1091899)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z28Pathcalc_Portfolio_KernelGPUPfS_'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,1091899)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z28Pathcalc_Portfolio_KernelGPUPfS_'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,1091899)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z28Pathcalc_Portfolio_KernelGPUPfS_'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,1091899)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z28Pathcalc_Portfolio_KernelGPUPfS_'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,1091899)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z28Pathcalc_Portfolio_KernelGPUPfS_'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,1091899)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z28Pathcalc_Portfolio_KernelGPUPfS_'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,1091899)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z28Pathcalc_Portfolio_KernelGPUPfS_'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,1091899)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z28Pathcalc_Portfolio_KernelGPUPfS_'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,1091899)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z28Pathcalc_Portfolio_KernelGPUPfS_'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,1091899)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z28Pathcalc_Portfolio_KernelGPUPfS_'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,1091899)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,1091899)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,1091899)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,1091899)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,1091899)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,1091899)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,1091899)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,1091899)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,1091899)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,1091899)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,1091899)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,1091899)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,1091899)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,1091899)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,1091899)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,1091899)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,1091899)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,1091899)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,1091899)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,1091899)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,1091899)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,1091899)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,1091899)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,1091899)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,1091899)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,1091899)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,1091899)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,1091899)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,1091899)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,1091899)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,1091899)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,1091899)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,1091899)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,1091899)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,1091899)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,1091899)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,1091899)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,1091899)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,1091899)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,1091899)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,1091899)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,1091899)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,1091899)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (355,1091899), 3 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(356,1091899)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (364,1091899), 3 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(365,1091899)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (369,1091899), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (369,1091899), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(370,1091899)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (370,1091899), 3 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(371,1091899)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(371,1091899)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (377,1091899), 3 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(378,1091899)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (379,1091899), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (379,1091899), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(380,1091899)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(381,1091899)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (381,1091899), 3 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(382,1091899)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (383,1091899), 3 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(384,1091899)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (385,1091899), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (385,1091899), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(386,1091899)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(387,1091899)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (394,1091899), 3 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(395,1091899)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (400,1091899), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (400,1091899), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (400,1091899), 3 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(401,1091899)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(401,1091899)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(401,1091899)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (411,1091899), 3 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(412,1091899)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (412,1091899), 3 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(413,1091899)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (417,1091899), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (417,1091899), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(418,1091899)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(418,1091899)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (418,1091899), 3 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(419,1091899)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (421,1091899), 3 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(422,1091899)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (423,1091899), 3 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(424,1091899)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (424,1091899), 3 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(425,1091899)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (427,1091899), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (427,1091899), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (427,1091899), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(428,1091899)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(428,1091899)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(429,1091899)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (429,1091899), 3 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(430,1091899)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (430,1091899), 3 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(431,1091899)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (433,1091899), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (433,1091899), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(434,1091899)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(435,1091899)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (439,1091899), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (439,1091899), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(440,1091899)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(441,1091899)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (441,1091899), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (441,1091899), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(442,1091899)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(443,1091899)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (445,1091899), 3 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(446,1091899)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (447,1091899), 3 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(448,1091899)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (454,1091899), 3 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(455,1091899)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (459,1091899), 3 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(460,1091899)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (460,1091899), 3 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(461,1091899)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (466,1091899), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (466,1091899), 3 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(467,1091899)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(467,1091899)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (469,1091899), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (469,1091899), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(470,1091899)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(471,1091899)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (480,1091899), 3 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(481,1091899)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (491,1091899), 3 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(492,1091899)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (493,1091899), 3 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(494,1091899)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (495,1091899), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(496,1091899)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (496,1091899), 3 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(497,1091899)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (499,1091899), 3 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(500,1091899)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (503,1091899), 3 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(504,1091899)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (505,1091899), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (505,1091899), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (505,1091899), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(506,1091899)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(506,1091899)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(506,1091899)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (509,1091899), 3 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(510,1091899)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (512,1091899), 3 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(513,1091899)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (513,1091899), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (516,1091899), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (516,1091899), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (517,1091899), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (517,1091899), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (517,1091899), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (519,1091899), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (519,1091899), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (523,1091899), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (523,1091899), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (523,1091899), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (525,1091899), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (526,1091899), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (529,1091899), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (529,1091899), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (530,1091899), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (531,1091899), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (531,1091899), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (538,1091899), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (538,1091899), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (539,1091899), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (544,1091899), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (546,1091899), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (552,1091899), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (554,1091899), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (555,1091899), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (561,1091899), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (561,1091899), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (562,1091899), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (565,1091899), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (566,1091899), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (567,1091899), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (567,1091899), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (569,1091899), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2606289,1091899), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z28Pathcalc_Portfolio_KernelGPUPfS_').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2625058,1091899), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z28Pathcalc_Portfolio_KernelGPUPfS_').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2628342,1091899), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z28Pathcalc_Portfolio_KernelGPUPfS_').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2635111,1091899), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z28Pathcalc_Portfolio_KernelGPUPfS_').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2635184,1091899), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z28Pathcalc_Portfolio_KernelGPUPfS_').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2652241,1091899), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z28Pathcalc_Portfolio_KernelGPUPfS_').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2675774,1091899), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2681755,1091899), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2692094,1091899), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z28Pathcalc_Portfolio_KernelGPUPfS_').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2692102,1091899), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2699101,1091899), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2705991,1091899), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z28Pathcalc_Portfolio_KernelGPUPfS_').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2713887,1091899), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z28Pathcalc_Portfolio_KernelGPUPfS_').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2713915,1091899), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2718686,1091899), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z28Pathcalc_Portfolio_KernelGPUPfS_').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2724071,1091899), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2724898,1091899), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2733277,1091899), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2742063,1091899), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z28Pathcalc_Portfolio_KernelGPUPfS_').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2742454,1091899), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z28Pathcalc_Portfolio_KernelGPUPfS_').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2742983,1091899), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z28Pathcalc_Portfolio_KernelGPUPfS_').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2753213,1091899), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z28Pathcalc_Portfolio_KernelGPUPfS_').
GPGPU-Sim uArch: GPU detected kernel '_Z28Pathcalc_Portfolio_KernelGPUPfS_' finished on shader 7.
kernel_name = _Z28Pathcalc_Portfolio_KernelGPUPfS_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 2753214
gpu_sim_insn = 605148160
gpu_ipc =     219.7970
gpu_tot_sim_cycle = 3845113
gpu_tot_sim_insn = 879626240
gpu_tot_ipc =     228.7647
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 265293
gpu_stall_icnt2sh    = 276035
gpu_total_sim_rate=490042

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 14445007
	L1I_total_cache_misses = 1679
	L1I_total_cache_miss_rate = 0.0001
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 3822
L1D_cache:
	L1D_cache_core[0]: Access = 174178, Miss = 122411, Miss_rate = 0.703, Pending_hits = 0, Reservation_fails = 210550
	L1D_cache_core[1]: Access = 169266, Miss = 110042, Miss_rate = 0.650, Pending_hits = 0, Reservation_fails = 60823
	L1D_cache_core[2]: Access = 169266, Miss = 110040, Miss_rate = 0.650, Pending_hits = 0, Reservation_fails = 57414
	L1D_cache_core[3]: Access = 169266, Miss = 110040, Miss_rate = 0.650, Pending_hits = 0, Reservation_fails = 45928
	L1D_cache_core[4]: Access = 169266, Miss = 110042, Miss_rate = 0.650, Pending_hits = 0, Reservation_fails = 42521
	L1D_cache_core[5]: Access = 169266, Miss = 110043, Miss_rate = 0.650, Pending_hits = 0, Reservation_fails = 59815
	L1D_cache_core[6]: Access = 169266, Miss = 110041, Miss_rate = 0.650, Pending_hits = 0, Reservation_fails = 54876
	L1D_cache_core[7]: Access = 276720, Miss = 190124, Miss_rate = 0.687, Pending_hits = 0, Reservation_fails = 348077
	L1D_cache_core[8]: Access = 256116, Miss = 179136, Miss_rate = 0.699, Pending_hits = 0, Reservation_fails = 256340
	L1D_cache_core[9]: Access = 245814, Miss = 173689, Miss_rate = 0.707, Pending_hits = 0, Reservation_fails = 300753
	L1D_cache_core[10]: Access = 245814, Miss = 173703, Miss_rate = 0.707, Pending_hits = 0, Reservation_fails = 240131
	L1D_cache_core[11]: Access = 245814, Miss = 173634, Miss_rate = 0.706, Pending_hits = 0, Reservation_fails = 316067
	L1D_cache_core[12]: Access = 245814, Miss = 173591, Miss_rate = 0.706, Pending_hits = 0, Reservation_fails = 248241
	L1D_cache_core[13]: Access = 245814, Miss = 173656, Miss_rate = 0.706, Pending_hits = 0, Reservation_fails = 290860
	L1D_total_cache_accesses = 2951680
	L1D_total_cache_misses = 2020192
	L1D_total_cache_miss_rate = 0.6844
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 2532396
	L1D_cache_data_port_util = 0.035
	L1D_cache_fill_port_util = 0.031
L1C_cache:
	L1C_total_cache_accesses = 1245696
	L1C_total_cache_misses = 318
	L1C_total_cache_miss_rate = 0.0003
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 7368
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 1609144
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 1794105
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1245378
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 318
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 384
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 924120
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 410664
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 738291
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 14443328
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1679
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3822
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 
distro:
215360, 215360, 215360, 215360, 215360, 215360, 148128, 148128, 15, 15, 15, 15, 25, 25, 25, 25, 25, 25, 25, 25, 25, 25, 25, 25, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10, 
gpgpu_n_tot_thrd_icount = 882288640
gpgpu_n_tot_w_icount = 27571520
gpgpu_n_stall_shd_mem = 2532396
gpgpu_n_mem_read_local = 1609144
gpgpu_n_mem_write_local = 410664
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 921654
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 112
gpgpu_n_load_insn  = 51728384
gpgpu_n_store_insn = 42725376
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 39862272
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2532396
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2420922	W0_Idle:280189	W0_Scoreboard:74848735	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:27571520
traffic_breakdown_coretomem[CONST_ACC_R] = 896 {8:112,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 52224 {136:384,}
traffic_breakdown_coretomem[INST_ACC_R] = 3584 {8:448,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 125292720 {136:921270,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 12873152 {8:1609144,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 55850304 {136:410664,}
traffic_breakdown_memtocore[CONST_ACC_R] = 8064 {72:112,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3072 {8:384,}
traffic_breakdown_memtocore[INST_ACC_R] = 60928 {136:448,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 218843584 {136:1609144,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 3285312 {8:410664,}
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents
MSHR: tag=0x80006a80, atomic=0 1 entries : 0x7fbc1d116f70 :  mf: uid=23349630, sid07:w07, part=0, addr=0x80006a80, load , size=128, unknown  status = IN_PARTITION_DRAM (3845110), 

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5015363 n_nop=3263903 n_act=381216 n_pre=381200 n_req=494522 n_rd=604812 n_write=384232 bw_util=0.3944
n_activity=4590325 dram_eff=0.4309
bk0: 34196a 3799071i bk1: 40810a 3570811i bk2: 36816a 3681086i bk3: 41422a 3529009i bk4: 35132a 3697281i bk5: 39900a 3562918i bk6: 35982a 3658994i bk7: 40230a 3537976i bk8: 33948a 3804918i bk9: 39238a 3645868i bk10: 35666a 3728495i bk11: 40476a 3565491i bk12: 33128a 3801701i bk13: 39822a 3568112i bk14: 36174a 3656394i bk15: 41872a 3457023i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.23957
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5015363 n_nop=3134341 n_act=397443 n_pre=397427 n_req=543076 n_rd=654934 n_write=431218 bw_util=0.4331
n_activity=4785952 dram_eff=0.4539
bk0: 37496a 3686464i bk1: 44102a 3422320i bk2: 39824a 3568597i bk3: 45226a 3337822i bk4: 38056a 3591426i bk5: 43774a 3368916i bk6: 38978a 3546016i bk7: 43180a 3371416i bk8: 36966a 3699179i bk9: 41944a 3529093i bk10: 38718a 3620379i bk11: 42984a 3457988i bk12: 36372a 3685980i bk13: 42984a 3411119i bk14: 39456a 3540368i bk15: 44874a 3303711i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=4.22881
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5015363 n_nop=3126083 n_act=396510 n_pre=396494 n_req=548138 n_rd=661180 n_write=435096 bw_util=0.4372
n_activity=4797060 dram_eff=0.4571
bk0: 37758a 3688494i bk1: 45234a 3402776i bk2: 40360a 3560402i bk3: 45840a 3341563i bk4: 38416a 3581809i bk5: 44480a 3358269i bk6: 39256a 3545068i bk7: 43334a 3395633i bk8: 37176a 3693845i bk9: 42478a 3527896i bk10: 38968a 3616067i bk11: 42944a 3472059i bk12: 36600a 3679648i bk13: 43314a 3436185i bk14: 39738a 3540915i bk15: 45284a 3307558i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=4.30617
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5015363 n_nop=3145753 n_act=391353 n_pre=391337 n_req=543460 n_rd=655490 n_write=431430 bw_util=0.4334
n_activity=4791616 dram_eff=0.4537
bk0: 38364a 3640968i bk1: 44508a 3434566i bk2: 39352a 3581274i bk3: 45096a 3371208i bk4: 37868a 3602693i bk5: 44196a 3393636i bk6: 38780a 3554308i bk7: 42850a 3434478i bk8: 37266a 3685767i bk9: 42088a 3562069i bk10: 38540a 3608677i bk11: 42322a 3511877i bk12: 37096a 3645161i bk13: 42800a 3469538i bk14: 39850a 3507695i bk15: 44514a 3359403i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=4.43372
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5015363 n_nop=3111605 n_act=408963 n_pre=408947 n_req=542924 n_rd=655324 n_write=430524 bw_util=0.433
n_activity=4786375 dram_eff=0.4537
bk0: 41118a 3522177i bk1: 42176a 3470849i bk2: 41744a 3467044i bk3: 42276a 3435304i bk4: 40112a 3502209i bk5: 41900a 3440021i bk6: 40636a 3461015i bk7: 40228a 3485893i bk8: 39544a 3593471i bk9: 39784a 3590369i bk10: 41028a 3505613i bk11: 39870a 3560495i bk12: 40188a 3502759i bk13: 40596a 3507778i bk14: 42298a 3389194i bk15: 41826a 3407374i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=4.10167
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5015363 n_nop=3242815 n_act=387658 n_pre=387642 n_req=498624 n_rd=610230 n_write=387018 bw_util=0.3977
n_activity=4641630 dram_eff=0.4297
bk0: 41424a 3570330i bk1: 35370a 3743836i bk2: 42080a 3523349i bk3: 36566a 3655688i bk4: 40204a 3562154i bk5: 35686a 3666922i bk6: 40728a 3520442i bk7: 34900a 3673076i bk8: 39550a 3642015i bk9: 34674a 3764216i bk10: 41078a 3560644i bk11: 34976a 3731578i bk12: 40242a 3560583i bk13: 34530a 3730236i bk14: 42608a 3454498i bk15: 35614a 3657088i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.20367

========= L2 cache stats =========
L2_cache_bank[0]: Access = 225605, Miss = 140521, Miss_rate = 0.623, Pending_hits = 11, Reservation_fails = 803
L2_cache_bank[1]: Access = 246790, Miss = 161885, Miss_rate = 0.656, Pending_hits = 0, Reservation_fails = 1579
L2_cache_bank[2]: Access = 235957, Miss = 152933, Miss_rate = 0.648, Pending_hits = 2, Reservation_fails = 1059
L2_cache_bank[3]: Access = 263284, Miss = 174534, Miss_rate = 0.663, Pending_hits = 0, Reservation_fails = 5669
L2_cache_bank[4]: Access = 235760, Miss = 154136, Miss_rate = 0.654, Pending_hits = 1, Reservation_fails = 1010
L2_cache_bank[5]: Access = 263152, Miss = 176454, Miss_rate = 0.671, Pending_hits = 2, Reservation_fails = 7644
L2_cache_bank[6]: Access = 236427, Miss = 153558, Miss_rate = 0.649, Pending_hits = 1, Reservation_fails = 2020
L2_cache_bank[7]: Access = 263288, Miss = 174187, Miss_rate = 0.662, Pending_hits = 0, Reservation_fails = 5561
L2_cache_bank[8]: Access = 246621, Miss = 163334, Miss_rate = 0.662, Pending_hits = 0, Reservation_fails = 3395
L2_cache_bank[9]: Access = 253100, Miss = 164328, Miss_rate = 0.649, Pending_hits = 2, Reservation_fails = 6383
L2_cache_bank[10]: Access = 246564, Miss = 163957, Miss_rate = 0.665, Pending_hits = 6, Reservation_fails = 1638
L2_cache_bank[11]: Access = 225474, Miss = 141158, Miss_rate = 0.626, Pending_hits = 1, Reservation_fails = 1143
L2_total_cache_accesses = 2942022
L2_total_cache_misses = 1920985
L2_total_cache_miss_rate = 0.6529
L2_total_cache_pending_hits = 26
L2_total_cache_reservation_fails = 37904
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 92539
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 1516605
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 12684
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 102
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 384
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 24056
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 386608
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 24161
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 903964
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 17306
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 516
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 350
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 22
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 76
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 434
L2_cache_data_port_util = 0.147
L2_cache_fill_port_util = 0.167

icnt_total_pkts_mem_to_simt=8459344
icnt_total_pkts_simt_to_mem=8271294
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.3499
	minimum = 6
	maximum = 491
Network latency average = 11.8758
	minimum = 6
	maximum = 445
Slowest packet = 1010181
Flit latency average = 9.42941
	minimum = 6
	maximum = 445
Slowest flit = 9182728
Fragmentation average = 0.0219277
	minimum = 0
	maximum = 386
Injected packet rate average = 0.0552273
	minimum = 0.038888 (at node 3)
	maximum = 0.0778214 (at node 9)
Accepted packet rate average = 0.0552273
	minimum = 0.0279851 (at node 3)
	maximum = 0.0732918 (at node 23)
Injected flit rate average = 0.18291
	minimum = 0.106751 (at node 3)
	maximum = 0.215734 (at node 23)
Accepted flit rate average= 0.18291
	minimum = 0.115675 (at node 3)
	maximum = 0.23259 (at node 9)
Injected packet length average = 3.31196
Accepted packet length average = 3.31196
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.2127 (2 samples)
	minimum = 6 (2 samples)
	maximum = 441 (2 samples)
Network latency average = 11.2445 (2 samples)
	minimum = 6 (2 samples)
	maximum = 409.5 (2 samples)
Flit latency average = 8.82346 (2 samples)
	minimum = 6 (2 samples)
	maximum = 407.5 (2 samples)
Fragmentation average = 0.0321351 (2 samples)
	minimum = 0 (2 samples)
	maximum = 355.5 (2 samples)
Injected packet rate average = 0.0453916 (2 samples)
	minimum = 0.0295237 (2 samples)
	maximum = 0.0671139 (2 samples)
Accepted packet rate average = 0.0453916 (2 samples)
	minimum = 0.0215592 (2 samples)
	maximum = 0.0648527 (2 samples)
Injected flit rate average = 0.155515 (2 samples)
	minimum = 0.0962858 (2 samples)
	maximum = 0.19368 (2 samples)
Accepted flit rate average = 0.155515 (2 samples)
	minimum = 0.0930146 (2 samples)
	maximum = 0.202108 (2 samples)
Injected packet size average = 3.42609 (2 samples)
Accepted packet size average = 3.42609 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 29 min, 55 sec (1795 sec)
gpgpu_simulation_rate = 490042 (inst/sec)
gpgpu_simulation_rate = 2142 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
v  =    224.32337952
Lb =     21.34811783
Time (Greeks)   : 1306168.875000 msec

Press ENTER to exit...
