Release 9.2.04i - xst J.40
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "make.prj"
Input Format                       : mixed
Synthesis Constraint File          : make.xcf
Ignore Synthesis Constraint File   : no

---- Target Parameters
Output File Name                   : "ddr_wrapper_128d_27a_r1.ngc"
Output Format                      : NGC
Target Device                      : xc4vfx100ff1152-10

---- Source Options
Top Module Name                    : ddr_wrapper_128d_27a_r1
Automatic FSM Extraction           : yes
FSM Encoding Algorithm             : Auto
Resource Sharing                   : yes
FSM Style                          : lut
RAM Extraction                     : yes
RAM Style                          : auto
ROM Extraction                     : yes
ROM Style                          : auto
Mux Extraction                     : yes
Mux Style                          : auto
Decoder Extraction                 : yes
Priority Encoder Extraction        : yes
Shift Register Extraction          : yes
Logical Shifter Extraction         : yes
XOR Collapsing                     : yes
Multiplier Style                   : auto
Automatic Register Balancing       : yes
Safe Implementation                : no

---- Target Options
Add IO Buffers                     : no
Pack IO Registers into IOBs        : auto
Add Generic Clock Buffer(BUFG)     : 0
Register Duplication               : yes
Equivalent register Removal        : yes
Slice Packing                      : yes
Convert Tristates To Logic         : yes
Optimize Instantiated Primitives   : no
Use Clock Enable                   : auto
Use Synchronous Set                : yes
Use Synchronous Reset              : yes

---- General Options
Optimization Effort                : 2
Optimization Goal                  : speed
Global Optimization                : allclocknets
RTL Output                         : no
Write Timing Constraints           : no
Verilog 2001                       : yes
Keep Hierarchy                     : yes
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Cross Clock Analysis               : no
Slice Utilization Ratio            : 100
Read Cores                         : optimize
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : D:\Telops\Common_HDL\CoreGen_V4

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/Telops/Common_HDL/DDR_Ctrl/src/MIG2/mig_parameters_0.vhd" in Library work.
Package <mig_parameters_0> compiled.
Compiling vhdl file "D:/Telops/Common_HDL/DDR_Ctrl/src/MIG2/mig_RAM_D_0.vhd" in Library work.
Entity <mig_RAM_D_0> compiled.
Entity <mig_RAM_D_0> (Architecture <arch>) compiled.
Compiling vhdl file "D:/Telops/Common_HDL/DDR_Ctrl/src/MIG2/mig_rd_wr_addr_fifo_0.vhd" in Library work.
Entity <mig_rd_wr_addr_fifo_0> compiled.
Entity <mig_rd_wr_addr_fifo_0> (Architecture <arch>) compiled.
Compiling vhdl file "D:/Telops/Common_HDL/DDR_Ctrl/src/MIG2/mig_wr_data_fifo_16.vhd" in Library work.
Entity <mig_wr_data_fifo_16> compiled.
Entity <mig_wr_data_fifo_16> (Architecture <arch>) compiled.
Compiling vhdl file "D:/Telops/Common_HDL/DDR_Ctrl/src/MIG2/mig_wr_data_fifo_8.vhd" in Library work.
Entity <mig_wr_data_fifo_8> compiled.
Entity <mig_wr_data_fifo_8> (Architecture <arch>) compiled.
Compiling vhdl file "D:/Telops/Common_HDL/DDR_Ctrl/src/MIG2/mig_pattern_compare4.vhd" in Library work.
Entity <mig_pattern_compare4> compiled.
Entity <mig_pattern_compare4> (Architecture <arch>) compiled.
Compiling vhdl file "D:/Telops/Common_HDL/DDR_Ctrl/src/MIG2/mig_rd_data_fifo_0.vhd" in Library work.
Entity <mig_rd_data_fifo_0> compiled.
Entity <mig_rd_data_fifo_0> (Architecture <arch>) compiled.
Compiling vhdl file "D:/Telops/Common_HDL/DDR_Ctrl/src/MIG2/mig_v4_dqs_iob.vhd" in Library work.
Entity <mig_v4_dqs_iob> compiled.
Entity <mig_v4_dqs_iob> (Architecture <arch>) compiled.
Compiling vhdl file "D:/Telops/Common_HDL/DDR_Ctrl/src/MIG2/mig_v4_dm_iob.vhd" in Library work.
Entity <mig_v4_dm_iob> compiled.
Entity <mig_v4_dm_iob> (Architecture <arch>) compiled.
Compiling vhdl file "D:/Telops/Common_HDL/DDR_Ctrl/src/MIG2/mig_v4_dq_iob.vhd" in Library work.
Entity <mig_v4_dq_iob> compiled.
Entity <mig_v4_dq_iob> (Architecture <arch>) compiled.
Compiling vhdl file "D:/Telops/Common_HDL/DDR_Ctrl/src/MIG2/mig_tap_ctrl_0.vhd" in Library work.
Entity <mig_tap_ctrl_0> compiled.
Entity <mig_tap_ctrl_0> (Architecture <arch>) compiled.
Compiling vhdl file "D:/Telops/Common_HDL/DDR_Ctrl/src/MIG2/mig_data_tap_inc_0.vhd" in Library work.
Entity <mig_data_tap_inc_0> compiled.
Entity <mig_data_tap_inc_0> (Architecture <arc_data_tap_inc>) compiled.
Compiling vhdl file "D:/Telops/Common_HDL/DDR_Ctrl/src/MIG2/mig_rd_data_0.vhd" in Library work.
Entity <mig_rd_data_0> compiled.
Entity <mig_rd_data_0> (Architecture <arch>) compiled.
Compiling vhdl file "D:/Telops/Common_HDL/DDR_Ctrl/src/MIG2/mig_backend_fifos_0.vhd" in Library work.
Entity <mig_backend_fifos_0> compiled.
Entity <mig_backend_fifos_0> (Architecture <arch>) compiled.
Compiling vhdl file "D:/Telops/Common_HDL/DDR_Ctrl/src/MIG2/mig_infrastructure_iobs_0.vhd" in Library work.
Entity <mig_infrastructure_iobs_0> compiled.
Entity <mig_infrastructure_iobs_0> (Architecture <arch>) compiled.
Compiling vhdl file "D:/Telops/Common_HDL/DDR_Ctrl/src/MIG2/mig_data_path_iobs_0.vhd" in Library work.
Entity <mig_data_path_iobs_0> compiled.
Entity <mig_data_path_iobs_0> (Architecture <arch>) compiled.
Compiling vhdl file "D:/Telops/Common_HDL/DDR_Ctrl/src/MIG2/mig_controller_iobs_0.vhd" in Library work.
Entity <mig_controller_iobs_0> compiled.
Entity <mig_controller_iobs_0> (Architecture <arch>) compiled.
Compiling vhdl file "D:/Telops/Common_HDL/DDR_Ctrl/src/MIG2/mig_data_write_0.vhd" in Library work.
Entity <mig_data_write_0> compiled.
Entity <mig_data_write_0> (Architecture <arch>) compiled.
Compiling vhdl file "D:/Telops/Common_HDL/DDR_Ctrl/src/MIG2/mig_tap_logic_0.vhd" in Library work.
Entity <mig_tap_logic_0> compiled.
Entity <mig_tap_logic_0> (Architecture <arch>) compiled.
Compiling vhdl file "D:/Telops/Common_HDL/DDR_Ctrl/src/MIG2/mig_data_path_0.vhd" in Library work.
Entity <mig_data_path_0> compiled.
Entity <mig_data_path_0> (Architecture <arch>) compiled.
Compiling vhdl file "D:/Telops/Common_HDL/DDR_Ctrl/src/MIG2/mig_iobs_0.vhd" in Library work.
Entity <mig_iobs_0> compiled.
Entity <mig_iobs_0> (Architecture <arch>) compiled.
Compiling vhdl file "D:/Telops/Common_HDL/DDR_Ctrl/src/MIG2/mig_user_interface_0.vhd" in Library work.
Entity <mig_user_interface_0> compiled.
Entity <mig_user_interface_0> (Architecture <arch>) compiled.
Compiling vhdl file "D:/Telops/Common_HDL/DDR_Ctrl/src/MIG2/mig_ddr_controller_0.vhd" in Library work.
Entity <mig_ddr_controller_0> compiled.
Entity <mig_ddr_controller_0> (Architecture <arch>) compiled.
Compiling vhdl file "D:/Telops/Common_HDL/DDR_Ctrl/src/MIG2/mig_top_0.vhd" in Library work.
Entity <mig_top_0> compiled.
Entity <mig_top_0> (Architecture <arch>) compiled.
Compiling vhdl file "D:/Telops/Common_HDL/DDR_Ctrl/src/MIG2/mig_infrastructure.vhd" in Library work.
Entity <mig_infrastructure> compiled.
Entity <mig_infrastructure> (Architecture <arch>) compiled.
Compiling vhdl file "D:/Telops/Common_HDL/DDR_Ctrl/src/MIG2/mig_idelay_ctrl.vhd" in Library work.
Entity <mig_idelay_ctrl> compiled.
Entity <mig_idelay_ctrl> (Architecture <arch>) compiled.
Compiling vhdl file "D:/Telops/Common_HDL/Utilities/dcm_reset.vhd" in Library common_hdl.
Entity <dcm_reset> compiled.
Entity <dcm_reset> (Architecture <RTL>) compiled.
Compiling vhdl file "D:/Telops/Common_HDL/Utilities/srl_reset.vhd" in Library common_hdl.
Entity <SRL_Reset> compiled.
Entity <SRL_Reset> (Architecture <RTL>) compiled.
Compiling vhdl file "D:/Telops/Common_HDL/Utilities/gen_areset.vhd" in Library common_hdl.
Entity <gen_areset> compiled.
Entity <gen_areset> (Architecture <rtl>) compiled.
Compiling vhdl file "D:/Telops/Common_HDL/Utilities/double_sync.vhd" in Library common_hdl.
Entity <double_sync> compiled.
Entity <double_sync> (Architecture <RTL>) compiled.
Compiling vhdl file "D:/Telops/Common_HDL/Utilities/sync_reset.vhd" in Library common_hdl.
Entity <sync_reset> compiled.
Entity <sync_reset> (Architecture <RTL>) compiled.
Compiling vhdl file "D:/Telops/Common_HDL/Utilities/Clk_Divider.vhd" in Library common_hdl.
Entity <Clk_Divider> compiled.
Entity <Clk_Divider> (Architecture <RTU>) compiled.
Compiling vhdl file "D:/Telops/Common_HDL/telops.vhd" in Library common_hdl.
Package <Telops> compiled.
Package body <Telops> compiled.
Compiling vhdl file "D:/Telops/Common_HDL/DDR_Ctrl/src/DDR_tester/mem_test.vhd" in Library work.
Entity <mem_test> compiled.
Entity <mem_test> (Architecture <rtl>) compiled.
Compiling vhdl file "D:/Telops/Common_HDL/DDR_Ctrl/src/DDR_tester/adr_gen.vhd" in Library work.
Entity <adr_gen> compiled.
Entity <adr_gen> (Architecture <rtl>) compiled.
Compiling vhdl file "D:/Telops/Common_HDL/DDR_Ctrl/src/DDR_tester/dat_gen.vhd" in Library work.
Entity <dat_gen> compiled.
Entity <dat_gen> (Architecture <rtl>) compiled.
Compiling vhdl file "D:/Telops/Common_HDL/DDR_Ctrl/src/DDR_tester/dat_path.vhd" in Library work.
Entity <dat_path> compiled.
Entity <dat_path> (Architecture <rtl>) compiled.
Compiling vhdl file "D:/Telops/Common_HDL/DDR_Ctrl/src/DDR_tester/mctrl_iface.vhd" in Library work.
Entity <mctrl_iface> compiled.
Entity <mctrl_iface> (Architecture <rtl>) compiled.
Compiling vhdl file "D:/Telops/Common_HDL/DDR_Ctrl/Active-HDL/IFTIRS_dataproc/compile/ddr_test_sm.vhd" in Library work.
Entity <ddr_test_sm> compiled.
Entity <ddr_test_sm> (Architecture <from_asf>) compiled.
Compiling vhdl file "D:/Telops/Common_HDL/DDR_Ctrl/src/MIG2/mig.vhd" in Library work.
Entity <mig> compiled.
Entity <mig> (Architecture <arc_mem_interface_top>) compiled.
Compiling vhdl file "D:/Telops/Common_HDL/DDR_Ctrl/src/DDR_Interface/DDR_Interface_FSM.vhd" in Library work.
Entity <DDR_Interface_FSM> compiled.
Entity <DDR_Interface_FSM> (Architecture <FSM>) compiled.
Compiling vhdl file "D:/Telops/Common_HDL/DDR_Ctrl/src/DDR_Interface/DDR_Interface.vhd" in Library work.
Entity <DDR_Interface> compiled.
Entity <DDR_Interface> (Architecture <RTL>) compiled.
Compiling vhdl file "D:/Telops/Common_HDL/DDR_Ctrl/src/DDR_Interface/mig_adapt.vhd" in Library work.
Entity <mig_adapt> compiled.
Entity <mig_adapt> (Architecture <rtl>) compiled.
Compiling vhdl file "D:/Telops/Common_HDL/DDR_Ctrl/Active-HDL/IFTIRS_dataproc/compile/ddr_tester.vhd" in Library work.
Entity <ddr_tester> compiled.
Entity <ddr_tester> (Architecture <from_bde>) compiled.
Compiling vhdl file "D:/Telops/Common_HDL/DDR_Ctrl/src/DDR_Interface/DDR_wishbone.vhd" in Library work.
Entity <ddr_wishbone> compiled.
Entity <ddr_wishbone> (Architecture <RTL>) compiled.
Compiling vhdl file "D:/Telops/Common_HDL/DDR_Ctrl/Active-HDL/IFTIRS_dataproc/compile/ddr_top.vhd" in Library work.
Entity <ddr_top> compiled.
Entity <ddr_top> (Architecture <ddr_top>) compiled.
Compiling vhdl file "D:/Telops/Common_HDL/DDR_Ctrl/ddr_wrapper_128d_27a_r1/ddr_wrapper_128d_27a_r1.vhd" in Library work.
Entity <ddr_wrapper_128d_27a_r1> compiled.
Entity <ddr_wrapper_128d_27a_r1> (Architecture <STRUCTURE>) compiled.

Reading constraint file make.xcf.
XCF parsing done.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <ddr_wrapper_128d_27a_r1> in library <work> (architecture <STRUCTURE>).

Analyzing hierarchy for entity <ddr_top> in library <work> (architecture <ddr_top>) with generics.
	CMD_TO_CMD_DLY = "100000"
	CONSECUTIVE_CMD = "01111"
	REGISTERED_DIMM = '1'
	RF_AFULL_CNT = "11010"
	USER_ADDR_WIDTH = 27
	USER_DATA_WIDTH = 128
	WF_AFULL_CNT = "11000"

Analyzing hierarchy for entity <ddr_interface> in library <work> (architecture <RTL>) with generics.
	CMD_TO_CMD_DLY = "100000"
	CONSECUTIVE_CMD = "01111"
	RF_AFULL_CNT = "11010"
	USER_ADDR_WIDTH = 27
	USER_DATA_WIDTH = 128
	WF_AFULL_CNT = "11000"

Analyzing hierarchy for entity <mig_adapt> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <ddr_tester> in library <work> (architecture <from_bde>).

Analyzing hierarchy for entity <ddr_wishbone> in library <work> (architecture <RTL>).

Analyzing hierarchy for entity <double_sync> in library <common_hdl> (architecture <RTL>) with generics.
	INIT_VALUE = '1'

Analyzing hierarchy for entity <double_sync> in library <common_hdl> (architecture <RTL>) with generics.
	INIT_VALUE = '0'

Analyzing hierarchy for entity <DDR_Interface_FSM> in library <work> (architecture <FSM>) with generics.
	SOURCE_CONSECUTIVE_CMDS = "01111"

Analyzing hierarchy for entity <mig> in library <work> (architecture <arc_mem_interface_top>).

Analyzing hierarchy for entity <mem_test> in library <work> (architecture <rtl>) with generics.
	ADDR_BITS = 28
	CMD_BITS = 3
	CMD_READ = "00000101"
	CMD_WRITE = "00000100"
	DATA_BITS = 144

Analyzing hierarchy for entity <adr_gen> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <dat_gen> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <dat_path> in library <work> (architecture <rtl>) with generics.
	DATAWIDTH = 144

Analyzing hierarchy for entity <mctrl_iface> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <ddr_test_sm> in library <work> (architecture <from_asf>).

Analyzing hierarchy for entity <mig_top_0> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <mig_infrastructure> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <mig_idelay_ctrl> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <mig_data_path_0> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <mig_iobs_0> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <mig_user_interface_0> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <mig_ddr_controller_0> in library <work> (architecture <arch>) with generics.
	COL_WIDTH = 12
	ROW_WIDTH = 13

Analyzing hierarchy for entity <mig_data_write_0> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <mig_tap_logic_0> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <mig_infrastructure_iobs_0> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <mig_data_path_iobs_0> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <mig_controller_iobs_0> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <mig_rd_data_0> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <mig_backend_fifos_0> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <mig_tap_ctrl_0> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <mig_data_tap_inc_0> in library <work> (architecture <arc_data_tap_inc>).

Analyzing hierarchy for entity <mig_v4_dqs_iob> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <mig_v4_dq_iob> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <mig_pattern_compare4> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <mig_rd_data_fifo_0> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <mig_rd_wr_addr_fifo_0> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <mig_wr_data_fifo_16> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <mig_wr_data_fifo_8> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <mig_RAM_D_0> in library <work> (architecture <arch>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ddr_wrapper_128d_27a_r1> in library <work> (Architecture <STRUCTURE>).
Entity <ddr_wrapper_128d_27a_r1> analyzed. Unit <ddr_wrapper_128d_27a_r1> generated.

Analyzing generic Entity <ddr_top> in library <work> (Architecture <ddr_top>).
	CMD_TO_CMD_DLY = "100000"
	CONSECUTIVE_CMD = "01111"
	REGISTERED_DIMM = '1'
	RF_AFULL_CNT = "11010"
	USER_ADDR_WIDTH = 27
	USER_DATA_WIDTH = 128
	WF_AFULL_CNT = "11000"
Entity <ddr_top> analyzed. Unit <ddr_top> generated.

Analyzing generic Entity <ddr_interface> in library <work> (Architecture <RTL>).
	CMD_TO_CMD_DLY = "100000"
	CONSECUTIVE_CMD = "01111"
	RF_AFULL_CNT = "11010"
	USER_ADDR_WIDTH = 27
	USER_DATA_WIDTH = 128
	WF_AFULL_CNT = "11000"
WARNING:Xst:2211 - "D:/Telops/Common_HDL/DDR_Ctrl/src/DDR_Interface/DDR_Interface.vhd" line 758: Instantiating black box module <as_fifo_w27_d32>.
WARNING:Xst:2211 - "D:/Telops/Common_HDL/DDR_Ctrl/src/DDR_Interface/DDR_Interface.vhd" line 775: Instantiating black box module <as_fifo_w27_d32>.
WARNING:Xst:2211 - "D:/Telops/Common_HDL/DDR_Ctrl/src/DDR_Interface/DDR_Interface.vhd" line 792: Instantiating black box module <as_fifo_w27_d32>.
WARNING:Xst:2211 - "D:/Telops/Common_HDL/DDR_Ctrl/src/DDR_Interface/DDR_Interface.vhd" line 812: Instantiating black box module <fwft_fifo_w2_d512>.
WARNING:Xst:2211 - "D:/Telops/Common_HDL/DDR_Ctrl/src/DDR_Interface/DDR_Interface.vhd" line 829: Instantiating black box module <as_fifo_w155_d32>.
WARNING:Xst:2211 - "D:/Telops/Common_HDL/DDR_Ctrl/src/DDR_Interface/DDR_Interface.vhd" line 846: Instantiating black box module <as_fifo_w155_d32>.
WARNING:Xst:753 - "D:/Telops/Common_HDL/DDR_Ctrl/src/DDR_Interface/DDR_Interface.vhd" line 863: Unconnected output port 'empty' of component 'as_fifo_w128_d511'.
WARNING:Xst:2211 - "D:/Telops/Common_HDL/DDR_Ctrl/src/DDR_Interface/DDR_Interface.vhd" line 863: Instantiating black box module <as_fifo_w128_d511>.
WARNING:Xst:753 - "D:/Telops/Common_HDL/DDR_Ctrl/src/DDR_Interface/DDR_Interface.vhd" line 879: Unconnected output port 'empty' of component 'as_fifo_w128_d511'.
WARNING:Xst:2211 - "D:/Telops/Common_HDL/DDR_Ctrl/src/DDR_Interface/DDR_Interface.vhd" line 879: Instantiating black box module <as_fifo_w128_d511>.
WARNING:Xst:753 - "D:/Telops/Common_HDL/DDR_Ctrl/src/DDR_Interface/DDR_Interface.vhd" line 895: Unconnected output port 'empty' of component 'as_fifo_w128_d511'.
WARNING:Xst:2211 - "D:/Telops/Common_HDL/DDR_Ctrl/src/DDR_Interface/DDR_Interface.vhd" line 895: Instantiating black box module <as_fifo_w128_d511>.
Entity <ddr_interface> analyzed. Unit <ddr_interface> generated.

Analyzing generic Entity <double_sync.1> in library <common_hdl> (Architecture <RTL>).
	INIT_VALUE = '1'
WARNING:Xst:2211 - "D:/Telops/Common_HDL/Utilities/double_sync.vhd" line 48: Instantiating black box module <fd>.
    Set user-defined property "INIT =  1" for instance <flop1> in unit <double_sync.1>.
WARNING:Xst:2211 - "D:/Telops/Common_HDL/Utilities/double_sync.vhd" line 49: Instantiating black box module <fd>.
    Set user-defined property "INIT =  1" for instance <flop2> in unit <double_sync.1>.
Entity <double_sync.1> analyzed. Unit <double_sync.1> generated.

Analyzing generic Entity <double_sync.2> in library <common_hdl> (Architecture <RTL>).
	INIT_VALUE = '0'
WARNING:Xst:2211 - "D:/Telops/Common_HDL/Utilities/double_sync.vhd" line 48: Instantiating black box module <fd>.
    Set user-defined property "INIT =  0" for instance <flop1> in unit <double_sync.2>.
WARNING:Xst:2211 - "D:/Telops/Common_HDL/Utilities/double_sync.vhd" line 49: Instantiating black box module <fd>.
    Set user-defined property "INIT =  0" for instance <flop2> in unit <double_sync.2>.
Entity <double_sync.2> analyzed. Unit <double_sync.2> generated.

Analyzing generic Entity <DDR_Interface_FSM> in library <work> (Architecture <FSM>).
	SOURCE_CONSECUTIVE_CMDS = "01111"
Entity <DDR_Interface_FSM> analyzed. Unit <DDR_Interface_FSM> generated.

Analyzing Entity <mig_adapt> in library <work> (Architecture <rtl>).
WARNING:Xst:753 - "D:/Telops/Common_HDL/DDR_Ctrl/src/DDR_Interface/mig_adapt.vhd" line 227: Unconnected output port 'cntrl0_clk_tb' of component 'mig'.
WARNING:Xst:753 - "D:/Telops/Common_HDL/DDR_Ctrl/src/DDR_Interface/mig_adapt.vhd" line 227: Unconnected output port 'cntrl0_reset_tb' of component 'mig'.
WARNING:Xst:753 - "D:/Telops/Common_HDL/DDR_Ctrl/src/DDR_Interface/mig_adapt.vhd" line 227: Unconnected output port 'cntrl0_burst_length_div2' of component 'mig'.
Entity <mig_adapt> analyzed. Unit <mig_adapt> generated.

Analyzing Entity <mig> in library <work> (Architecture <arc_mem_interface_top>).
    Set user-defined property "X_CORE_INFO =  mig_v2_3_b1_ddr_v4, Coregen 10.1.02" for unit <mig>.
WARNING:Xst:37 - Unknown property "CORE_GENERATION_INFO".
WARNING:Xst:37 - Unknown property "syn_useioff".
WARNING:Xst:753 - "D:/Telops/Common_HDL/DDR_Ctrl/src/MIG2/mig.vhd" line 223: Unconnected output port 'ddr_dm' of component 'mig_top_0'.
Entity <mig> analyzed. Unit <mig> generated.

Analyzing Entity <mig_top_0> in library <work> (Architecture <arch>).
    Set property "syn_maxfan = 10" for signal <af_empty> in unit <mig_ddr_controller_0>.
    Set user-defined property "IOB =  TRUE" for signal <ctrl_ddr_address> in unit <mig_ddr_controller_0>.
    Set user-defined property "IOB =  TRUE" for signal <ctrl_ddr_ba> in unit <mig_ddr_controller_0>.
    Set user-defined property "IOB =  TRUE" for signal <ctrl_ddr_ras_l> in unit <mig_ddr_controller_0>.
    Set user-defined property "IOB =  TRUE" for signal <ctrl_ddr_cas_l> in unit <mig_ddr_controller_0>.
    Set user-defined property "IOB =  TRUE" for signal <ctrl_ddr_we_l> in unit <mig_ddr_controller_0>.
    Set user-defined property "IOB =  TRUE" for signal <ctrl_ddr_cs_l> in unit <mig_ddr_controller_0>.
    Set user-defined property "IOB =  TRUE" for signal <ctrl_ddr_cke> in unit <mig_ddr_controller_0>.
Entity <mig_top_0> analyzed. Unit <mig_top_0> generated.

Analyzing Entity <mig_data_path_0> in library <work> (Architecture <arch>).
Entity <mig_data_path_0> analyzed. Unit <mig_data_path_0> generated.

Analyzing Entity <mig_data_write_0> in library <work> (Architecture <arch>).
    Set property "syn_preserve = TRUE" for unit <mig_data_write_0>.
Entity <mig_data_write_0> analyzed. Unit <mig_data_write_0> generated.

Analyzing Entity <mig_tap_logic_0> in library <work> (Architecture <arch>).
    Set user-defined property "X_CORE_INFO =  mig_v2_3_b1_ddr_v4, Coregen 10.1.02" for unit <mig_tap_logic_0>.
WARNING:Xst:37 - Unknown property "CORE_GENERATION_INFO".
    Set property "equivalent_register_removal = no" for signal <reset0_r1>.
    Set property "syn_preserve = TRUE" for signal <reset0_r1>.
Entity <mig_tap_logic_0> analyzed. Unit <mig_tap_logic_0> generated.

Analyzing Entity <mig_tap_ctrl_0> in library <work> (Architecture <arch>).
    Set property "max_fanout = 5" for signal <current_state>.
    Set property "syn_maxfan = 5" for signal <current_state>.
    Set property "max_fanout = 5" for signal <next_state>.
    Set property "syn_maxfan = 5" for signal <next_state>.
    Set property "equivalent_register_removal = no" for signal <reset_r1>.
    Set property "syn_preserve = TRUE" for signal <reset_r1>.
Entity <mig_tap_ctrl_0> analyzed. Unit <mig_tap_ctrl_0> generated.

Analyzing Entity <mig_data_tap_inc_0> in library <work> (Architecture <arc_data_tap_inc>).
    Set property "max_fanout = 5" for signal <calibration_dq_r>.
    Set property "syn_maxfan = 5" for signal <calibration_dq_r>.
    Set property "equivalent_register_removal = no" for signal <calibration_dq_r>.
    Set property "syn_preserve = TRUE" for signal <calibration_dq_r>.
    Set property "max_fanout = 5" for signal <chan_sel_int>.
    Set property "syn_maxfan = 5" for signal <chan_sel_int>.
    Set property "equivalent_register_removal = no" for signal <reset_r1>.
    Set property "syn_preserve = TRUE" for signal <reset_r1>.
Entity <mig_data_tap_inc_0> analyzed. Unit <mig_data_tap_inc_0> generated.

Analyzing Entity <mig_iobs_0> in library <work> (Architecture <arch>).
    Set user-defined property "X_CORE_INFO =  mig_v2_3_b1_ddr_v4, Coregen 10.1.02" for unit <mig_iobs_0>.
WARNING:Xst:37 - Unknown property "CORE_GENERATION_INFO".
Entity <mig_iobs_0> analyzed. Unit <mig_iobs_0> generated.

Analyzing Entity <mig_infrastructure_iobs_0> in library <work> (Architecture <arch>).
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <gen_ck[0].u_oddr_ck_i> in unit <mig_infrastructure_iobs_0>.
    Set user-defined property "SRTYPE =  SYNC" for instance <gen_ck[0].u_oddr_ck_i> in unit <mig_infrastructure_iobs_0>.
    Set user-defined property "INIT =  0" for instance <gen_ck[0].u_oddr_ck_i> in unit <mig_infrastructure_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_ck[0].u_obuf_ck_i> in unit <mig_infrastructure_iobs_0>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_ck[0].u_obuf_ck_i> in unit <mig_infrastructure_iobs_0>.
Entity <mig_infrastructure_iobs_0> analyzed. Unit <mig_infrastructure_iobs_0> generated.

Analyzing Entity <mig_data_path_iobs_0> in library <work> (Architecture <arch>).
Entity <mig_data_path_iobs_0> analyzed. Unit <mig_data_path_iobs_0> generated.

Analyzing Entity <mig_v4_dqs_iob> in library <work> (Architecture <arch>).
    Set property "equivalent_register_removal = no" for signal <reset0_r1>.
    Set property "syn_preserve = TRUE" for signal <reset0_r1>.
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <oddr_dqs> in unit <mig_v4_dqs_iob>.
    Set user-defined property "SRTYPE =  SYNC" for instance <oddr_dqs> in unit <mig_v4_dqs_iob>.
    Set user-defined property "INIT =  0" for instance <oddr_dqs> in unit <mig_v4_dqs_iob>.
    Set user-defined property "IOB =  true" for instance <tri_state_dqs> in unit <mig_v4_dqs_iob>.
    Set user-defined property "INIT =  1" for instance <tri_state_dqs> in unit <mig_v4_dqs_iob>.
WARNING:Xst:37 - Unknown property "syn_useioff".
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <iobuf_dqs> in unit <mig_v4_dqs_iob>.
    Set user-defined property "DRIVE =  12" for instance <iobuf_dqs> in unit <mig_v4_dqs_iob>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <iobuf_dqs> in unit <mig_v4_dqs_iob>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <iobuf_dqs> in unit <mig_v4_dqs_iob>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <iobuf_dqs> in unit <mig_v4_dqs_iob>.
    Set user-defined property "SLEW =  SLOW" for instance <iobuf_dqs> in unit <mig_v4_dqs_iob>.
Entity <mig_v4_dqs_iob> analyzed. Unit <mig_v4_dqs_iob> generated.

Analyzing Entity <mig_v4_dq_iob> in library <work> (Architecture <arch>).
    Set property "equivalent_register_removal = no" for signal <reset0_r1>.
    Set property "syn_preserve = TRUE" for signal <reset0_r1>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE" for instance <oddr_dq> in unit <mig_v4_dq_iob>.
    Set user-defined property "SRTYPE =  SYNC" for instance <oddr_dq> in unit <mig_v4_dq_iob>.
    Set user-defined property "INIT =  0" for instance <oddr_dq> in unit <mig_v4_dq_iob>.
    Set user-defined property "INIT =  1" for instance <tri_state_dq> in unit <mig_v4_dq_iob>.
    Set user-defined property "IOB =  true" for instance <tri_state_dq> in unit <mig_v4_dq_iob>.
WARNING:Xst:37 - Unknown property "syn_useioff".
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <iobuf_dq> in unit <mig_v4_dq_iob>.
    Set user-defined property "DRIVE =  12" for instance <iobuf_dq> in unit <mig_v4_dq_iob>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <iobuf_dq> in unit <mig_v4_dq_iob>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <iobuf_dq> in unit <mig_v4_dq_iob>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <iobuf_dq> in unit <mig_v4_dq_iob>.
    Set user-defined property "SLEW =  SLOW" for instance <iobuf_dq> in unit <mig_v4_dq_iob>.
    Set user-defined property "IOBDELAY_TYPE =  VARIABLE" for instance <idelay_dq> in unit <mig_v4_dq_iob>.
    Set user-defined property "IOBDELAY_VALUE =  0" for instance <idelay_dq> in unit <mig_v4_dq_iob>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE" for instance <iddr_dq> in unit <mig_v4_dq_iob>.
    Set user-defined property "INIT_Q1 =  0" for instance <iddr_dq> in unit <mig_v4_dq_iob>.
    Set user-defined property "INIT_Q2 =  0" for instance <iddr_dq> in unit <mig_v4_dq_iob>.
    Set user-defined property "SRTYPE =  SYNC" for instance <iddr_dq> in unit <mig_v4_dq_iob>.
    Set user-defined property "INIT =  0" for instance <u_fd_dly_q1> in unit <mig_v4_dq_iob>.
Entity <mig_v4_dq_iob> analyzed. Unit <mig_v4_dq_iob> generated.

Analyzing Entity <mig_controller_iobs_0> in library <work> (Architecture <arch>).
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <r0> in unit <mig_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <r0> in unit <mig_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <r0> in unit <mig_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <r0> in unit <mig_controller_iobs_0>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <r1> in unit <mig_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <r1> in unit <mig_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <r1> in unit <mig_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <r1> in unit <mig_controller_iobs_0>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <r2> in unit <mig_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <r2> in unit <mig_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <r2> in unit <mig_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <r2> in unit <mig_controller_iobs_0>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <OBUF_cs0> in unit <mig_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <OBUF_cs0> in unit <mig_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <OBUF_cs0> in unit <mig_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <OBUF_cs0> in unit <mig_controller_iobs_0>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <OBUF_cs1> in unit <mig_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <OBUF_cs1> in unit <mig_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <OBUF_cs1> in unit <mig_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <OBUF_cs1> in unit <mig_controller_iobs_0>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <OBUF_cke0> in unit <mig_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <OBUF_cke0> in unit <mig_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <OBUF_cke0> in unit <mig_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <OBUF_cke0> in unit <mig_controller_iobs_0>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <OBUF_cke1> in unit <mig_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <OBUF_cke1> in unit <mig_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <OBUF_cke1> in unit <mig_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <OBUF_cke1> in unit <mig_controller_iobs_0>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_row[0].obuf_r> in unit <mig_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <gen_row[0].obuf_r> in unit <mig_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_row[0].obuf_r> in unit <mig_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_row[0].obuf_r> in unit <mig_controller_iobs_0>.
WARNING:Xst:37 - Unknown property "syn_useioff".
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_row[1].obuf_r> in unit <mig_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <gen_row[1].obuf_r> in unit <mig_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_row[1].obuf_r> in unit <mig_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_row[1].obuf_r> in unit <mig_controller_iobs_0>.
WARNING:Xst:37 - Unknown property "syn_useioff".
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_row[2].obuf_r> in unit <mig_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <gen_row[2].obuf_r> in unit <mig_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_row[2].obuf_r> in unit <mig_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_row[2].obuf_r> in unit <mig_controller_iobs_0>.
WARNING:Xst:37 - Unknown property "syn_useioff".
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_row[3].obuf_r> in unit <mig_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <gen_row[3].obuf_r> in unit <mig_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_row[3].obuf_r> in unit <mig_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_row[3].obuf_r> in unit <mig_controller_iobs_0>.
WARNING:Xst:37 - Unknown property "syn_useioff".
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_row[4].obuf_r> in unit <mig_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <gen_row[4].obuf_r> in unit <mig_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_row[4].obuf_r> in unit <mig_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_row[4].obuf_r> in unit <mig_controller_iobs_0>.
WARNING:Xst:37 - Unknown property "syn_useioff".
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_row[5].obuf_r> in unit <mig_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <gen_row[5].obuf_r> in unit <mig_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_row[5].obuf_r> in unit <mig_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_row[5].obuf_r> in unit <mig_controller_iobs_0>.
WARNING:Xst:37 - Unknown property "syn_useioff".
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_row[6].obuf_r> in unit <mig_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <gen_row[6].obuf_r> in unit <mig_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_row[6].obuf_r> in unit <mig_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_row[6].obuf_r> in unit <mig_controller_iobs_0>.
WARNING:Xst:37 - Unknown property "syn_useioff".
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_row[7].obuf_r> in unit <mig_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <gen_row[7].obuf_r> in unit <mig_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_row[7].obuf_r> in unit <mig_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_row[7].obuf_r> in unit <mig_controller_iobs_0>.
WARNING:Xst:37 - Unknown property "syn_useioff".
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_row[8].obuf_r> in unit <mig_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <gen_row[8].obuf_r> in unit <mig_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_row[8].obuf_r> in unit <mig_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_row[8].obuf_r> in unit <mig_controller_iobs_0>.
WARNING:Xst:37 - Unknown property "syn_useioff".
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_row[9].obuf_r> in unit <mig_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <gen_row[9].obuf_r> in unit <mig_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_row[9].obuf_r> in unit <mig_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_row[9].obuf_r> in unit <mig_controller_iobs_0>.
WARNING:Xst:37 - Unknown property "syn_useioff".
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_row[10].obuf_r> in unit <mig_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <gen_row[10].obuf_r> in unit <mig_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_row[10].obuf_r> in unit <mig_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_row[10].obuf_r> in unit <mig_controller_iobs_0>.
WARNING:Xst:37 - Unknown property "syn_useioff".
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_row[11].obuf_r> in unit <mig_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <gen_row[11].obuf_r> in unit <mig_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_row[11].obuf_r> in unit <mig_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_row[11].obuf_r> in unit <mig_controller_iobs_0>.
WARNING:Xst:37 - Unknown property "syn_useioff".
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_row[12].obuf_r> in unit <mig_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <gen_row[12].obuf_r> in unit <mig_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_row[12].obuf_r> in unit <mig_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_row[12].obuf_r> in unit <mig_controller_iobs_0>.
WARNING:Xst:37 - Unknown property "syn_useioff".
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_bank[0].obuf_bank> in unit <mig_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <gen_bank[0].obuf_bank> in unit <mig_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_bank[0].obuf_bank> in unit <mig_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_bank[0].obuf_bank> in unit <mig_controller_iobs_0>.
WARNING:Xst:37 - Unknown property "syn_useioff".
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_bank[1].obuf_bank> in unit <mig_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <gen_bank[1].obuf_bank> in unit <mig_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_bank[1].obuf_bank> in unit <mig_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_bank[1].obuf_bank> in unit <mig_controller_iobs_0>.
WARNING:Xst:37 - Unknown property "syn_useioff".
Entity <mig_controller_iobs_0> analyzed. Unit <mig_controller_iobs_0> generated.

Analyzing Entity <mig_user_interface_0> in library <work> (Architecture <arch>).
Entity <mig_user_interface_0> analyzed. Unit <mig_user_interface_0> generated.

Analyzing Entity <mig_rd_data_0> in library <work> (Architecture <arch>).
    Set property "equivalent_register_removal = no" for signal <rst_r>.
    Set property "syn_preserve = TRUE" for signal <rst_r>.
Entity <mig_rd_data_0> analyzed. Unit <mig_rd_data_0> generated.

Analyzing Entity <mig_pattern_compare4> in library <work> (Architecture <arch>).
    Set property "equivalent_register_removal = no" for signal <rd_en_r1>.
    Set property "syn_preserve = TRUE" for signal <rd_en_r1>.
    Set property "equivalent_register_removal = no" for signal <rst_r>.
    Set property "syn_preserve = TRUE" for signal <rst_r>.
Entity <mig_pattern_compare4> analyzed. Unit <mig_pattern_compare4> generated.

Analyzing Entity <mig_rd_data_fifo_0> in library <work> (Architecture <arch>).
Entity <mig_rd_data_fifo_0> analyzed. Unit <mig_rd_data_fifo_0> generated.

Analyzing Entity <mig_RAM_D_0> in library <work> (Architecture <arch>).
    Set user-defined property "INIT =  0000" for instance <gen_ram_d[0].RAM16X1D_inst> in unit <mig_RAM_D_0>.
    Set user-defined property "INIT =  0000" for instance <gen_ram_d[1].RAM16X1D_inst> in unit <mig_RAM_D_0>.
    Set user-defined property "INIT =  0000" for instance <gen_ram_d[2].RAM16X1D_inst> in unit <mig_RAM_D_0>.
    Set user-defined property "INIT =  0000" for instance <gen_ram_d[3].RAM16X1D_inst> in unit <mig_RAM_D_0>.
Entity <mig_RAM_D_0> analyzed. Unit <mig_RAM_D_0> generated.

Analyzing Entity <mig_backend_fifos_0> in library <work> (Architecture <arch>).
    Set property "equivalent_register_removal = no" for signal <rst_r1>.
    Set property "syn_preserve = TRUE" for signal <rst_r1>.
INFO:Xst:1561 - "D:/Telops/Common_HDL/DDR_Ctrl/src/MIG2/mig_backend_fifos_0.vhd" line 254: Mux is complete : default of case is discarded
Entity <mig_backend_fifos_0> analyzed. Unit <mig_backend_fifos_0> generated.

Analyzing Entity <mig_rd_wr_addr_fifo_0> in library <work> (Architecture <arch>).
    Set user-defined property "ALMOST_EMPTY_OFFSET =  007" for instance <af_fifo16> in unit <mig_rd_wr_addr_fifo_0>.
    Set user-defined property "ALMOST_FULL_OFFSET =  00F" for instance <af_fifo16> in unit <mig_rd_wr_addr_fifo_0>.
    Set user-defined property "DATA_WIDTH =  36" for instance <af_fifo16> in unit <mig_rd_wr_addr_fifo_0>.
    Set user-defined property "FIRST_WORD_FALL_THROUGH =  TRUE" for instance <af_fifo16> in unit <mig_rd_wr_addr_fifo_0>.
Entity <mig_rd_wr_addr_fifo_0> analyzed. Unit <mig_rd_wr_addr_fifo_0> generated.

Analyzing Entity <mig_wr_data_fifo_16> in library <work> (Architecture <arch>).
    Set user-defined property "ALMOST_EMPTY_OFFSET =  007" for instance <Wdf_1> in unit <mig_wr_data_fifo_16>.
    Set user-defined property "ALMOST_FULL_OFFSET =  00F" for instance <Wdf_1> in unit <mig_wr_data_fifo_16>.
    Set user-defined property "DATA_WIDTH =  36" for instance <Wdf_1> in unit <mig_wr_data_fifo_16>.
    Set user-defined property "FIRST_WORD_FALL_THROUGH =  FALSE" for instance <Wdf_1> in unit <mig_wr_data_fifo_16>.
Entity <mig_wr_data_fifo_16> analyzed. Unit <mig_wr_data_fifo_16> generated.

Analyzing Entity <mig_wr_data_fifo_8> in library <work> (Architecture <arch>).
    Set user-defined property "ALMOST_EMPTY_OFFSET =  007" for instance <Wdf_1> in unit <mig_wr_data_fifo_8>.
    Set user-defined property "ALMOST_FULL_OFFSET =  00F" for instance <Wdf_1> in unit <mig_wr_data_fifo_8>.
    Set user-defined property "DATA_WIDTH =  36" for instance <Wdf_1> in unit <mig_wr_data_fifo_8>.
    Set user-defined property "FIRST_WORD_FALL_THROUGH =  FALSE" for instance <Wdf_1> in unit <mig_wr_data_fifo_8>.
Entity <mig_wr_data_fifo_8> analyzed. Unit <mig_wr_data_fifo_8> generated.

Analyzing generic Entity <mig_ddr_controller_0> in library <work> (Architecture <arch>).
	COL_WIDTH = 12
	ROW_WIDTH = 13
    Set property "syn_maxfan = 10" for signal <af_empty> in unit <mig_ddr_controller_0>.
    Set property "syn_preserve = TRUE" for unit <mig_ddr_controller_0>.
WARNING:Xst:819 - "D:/Telops/Common_HDL/DDR_Ctrl/src/MIG2/mig_ddr_controller_0.vhd" line 1513: The following signals are missing in the process sensitivity list:
   pre_cnt, init_memory.
Entity <mig_ddr_controller_0> analyzed. Unit <mig_ddr_controller_0> generated.

Analyzing Entity <mig_infrastructure> in library <work> (Architecture <arch>).
Entity <mig_infrastructure> analyzed. Unit <mig_infrastructure> generated.

Analyzing Entity <mig_idelay_ctrl> in library <work> (Architecture <arch>).
Entity <mig_idelay_ctrl> analyzed. Unit <mig_idelay_ctrl> generated.

Analyzing Entity <ddr_tester> in library <work> (Architecture <from_bde>).
Entity <ddr_tester> analyzed. Unit <ddr_tester> generated.

Analyzing generic Entity <mem_test> in library <work> (Architecture <rtl>).
	ADDR_BITS = 28
	CMD_BITS = 3
	CMD_READ = "00000101"
	CMD_WRITE = "00000100"
	DATA_BITS = 144
Entity <mem_test> analyzed. Unit <mem_test> generated.

Analyzing Entity <adr_gen> in library <work> (Architecture <rtl>).
Entity <adr_gen> analyzed. Unit <adr_gen> generated.

Analyzing Entity <dat_gen> in library <work> (Architecture <rtl>).
Entity <dat_gen> analyzed. Unit <dat_gen> generated.

Analyzing generic Entity <dat_path> in library <work> (Architecture <rtl>).
	DATAWIDTH = 144
Entity <dat_path> analyzed. Unit <dat_path> generated.

Analyzing Entity <mctrl_iface> in library <work> (Architecture <rtl>).
Entity <mctrl_iface> analyzed. Unit <mctrl_iface> generated.

Analyzing Entity <ddr_test_sm> in library <work> (Architecture <from_asf>).
Entity <ddr_test_sm> analyzed. Unit <ddr_test_sm> generated.

Analyzing Entity <ddr_wishbone> in library <work> (Architecture <RTL>).
Entity <ddr_wishbone> analyzed. Unit <ddr_wishbone> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <ddr_wishbone>.
    Related source file is "D:/Telops/Common_HDL/DDR_Ctrl/src/DDR_Interface/DDR_wishbone.vhd".
WARNING:Xst:647 - Input <WB_MOSI.ADR<11:8>> is never used.
WARNING:Xst:647 - Input <WB_MOSI.DAT<15:2>> is never used.
WARNING:Xst:647 - Input <WB_MOSI.CYC> is never used.
    Found 1-bit register for signal <TEST_RESET>.
    Found 16-bit register for signal <WB_MISO.DAT>.
    Found 1-bit register for signal <CORE_RESET>.
    Found 1-bit register for signal <WB_MISO.ACK>.
    Found 4-bit up counter for signal <core_cnt>.
    Found 1-bit register for signal <reset_core_cmd>.
    Found 1-bit register for signal <reset_test_cmd>.
    Found 1-bit register for signal <restart_core_cmd>.
    Found 1-bit register for signal <restart_test_cmd>.
    Found 1-bit register for signal <SRESET>.
    Found 1-bit register for signal <temp>.
    Found 4-bit up counter for signal <test_cnt>.
    Summary:
	inferred   2 Counter(s).
	inferred  25 D-type flip-flop(s).
Unit <ddr_wishbone> synthesized.


Synthesizing Unit <DDR_Interface_FSM>.
    Related source file is "D:/Telops/Common_HDL/DDR_Ctrl/src/DDR_Interface/DDR_Interface_FSM.vhd".
    Found finite state machine <FSM_0> for signal <State>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 31                                             |
    | Inputs             | 10                                             |
    | Outputs            | 6                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RESET (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | init                                           |
    | Power Up State     | init                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit register for signal <RD1_cnt>.
    Found 5-bit adder for signal <RD1_cnt$addsub0000> created at line 199.
    Found 1-bit register for signal <RD1_rd_en_nxt>.
    Found 5-bit register for signal <RD2_cnt>.
    Found 5-bit adder for signal <RD2_cnt$addsub0000> created at line 223.
    Found 1-bit register for signal <RD2_rd_en_nxt>.
    Found 5-bit register for signal <RD3_cnt>.
    Found 5-bit adder for signal <RD3_cnt$addsub0000> created at line 247.
    Found 1-bit register for signal <RD3_rd_en_nxt>.
    Found 1-bit register for signal <WF1_rd_en_nxt>.
    Found 1-bit register for signal <WF2_rd_en_nxt>.
    Found 5-bit register for signal <WR1_cnt>.
    Found 5-bit adder for signal <WR1_cnt$addsub0000> created at line 149.
    Found 5-bit register for signal <WR2_cnt>.
    Found 5-bit adder for signal <WR2_cnt$addsub0000> created at line 175.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  30 D-type flip-flop(s).
	inferred   5 Adder/Subtractor(s).
Unit <DDR_Interface_FSM> synthesized.


Synthesizing Unit <mig_infrastructure>.
    Related source file is "D:/Telops/Common_HDL/DDR_Ctrl/src/MIG2/mig_infrastructure.vhd".
WARNING:Xst:1780 - Signal <ref_clk200_in> is never used or assigned.
    Found 12-bit register for signal <rst0_sync_r>.
    Found 12-bit register for signal <rst200_sync_r>.
    Found 12-bit register for signal <rst90_sync_r>.
    Summary:
	inferred  36 D-type flip-flop(s).
Unit <mig_infrastructure> synthesized.


Synthesizing Unit <mig_idelay_ctrl>.
    Related source file is "D:/Telops/Common_HDL/DDR_Ctrl/src/MIG2/mig_idelay_ctrl.vhd".
WARNING:Xst:647 - Input <reset> is never used.
WARNING:Xst:647 - Input <clk200> is never used.
WARNING:Xst:1780 - Signal <rdy_status_i> is never used or assigned.
Unit <mig_idelay_ctrl> synthesized.


Synthesizing Unit <mig_ddr_controller_0>.
    Related source file is "D:/Telops/Common_HDL/DDR_Ctrl/src/MIG2/mig_ddr_controller_0.vhd".
WARNING:Xst:646 - Signal <load_mode_reg<8>> is assigned but never used.
WARNING:Xst:646 - Signal <af_addr_r<35:28>> is assigned but never used.
WARNING:Xst:646 - Signal <af_addr_r<24:13>> is assigned but never used.
    Found finite state machine <FSM_1> for signal <init_state>.
    -----------------------------------------------------------------------
    | States             | 23                                             |
    | Transitions        | 56                                             |
    | Inputs             | 22                                             |
    | Outputs            | 41                                             |
    | Clock              | clk_0 (rising_edge)                            |
    | Reset              | rst_r (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 17                                             |
    | Transitions        | 117                                            |
    | Inputs             | 31                                             |
    | Outputs            | 21                                             |
    | Clock              | clk_0 (rising_edge)                            |
    | Reset              | rst_r (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Using one-hot encoding for signal <mrd_count>.
    Using one-hot encoding for signal <state_r2>.
    Using one-hot encoding for signal <init_state_r2>.
    Found 1-bit register for signal <init_done>.
    Found 1-bit register for signal <ctrl_dummyread_start>.
    Found 1-bit register for signal <act_r>.
    Found 36-bit register for signal <af_addr_r>.
    Found 1-bit register for signal <af_empty_r>.
    Found 3-bit up counter for signal <auto_cnt>.
    Found 1-bit register for signal <auto_ref>.
    Found 1-bit register for signal <burst_read_state_r2>.
    Found 1-bit register for signal <burst_read_state_r3>.
    Found 4-bit down counter for signal <cas_check_count>.
    Found 4-bit subtractor for signal <cas_check_count$sub0000> created at line 1160.
    Found 3-bit down counter for signal <cas_count>.
    Found 3-bit adder for signal <cas_count$add0000> created at line 1073.
    Found 2-bit up counter for signal <chip_cnt>.
    Found 5-bit down counter for signal <cke_200us_cnt>.
    Found 1-bit register for signal <comp_done_r>.
    Found 1-bit register for signal <conflict_detect_r>.
    Found 1-bit register for signal <conflict_resolved_r>.
    Found 5-bit up counter for signal <count5>.
    Found 8-bit down counter for signal <count_200_cycle>.
    Found 1-bit register for signal <count_200cycle_done_r>.
    Found 1-bit register for signal <ctrl_dqs_en_r>.
    Found 1-bit register for signal <ctrl_dqs_en_r1>.
    Found 1-bit register for signal <ctrl_dqs_rst_r>.
    Found 1-bit register for signal <ctrl_dqs_rst_r1>.
    Found 1-bit register for signal <ctrl_dummyread_start_r1>.
    Found 1-bit register for signal <ctrl_dummyread_start_r2>.
    Found 1-bit register for signal <ctrl_dummyread_start_r3>.
    Found 1-bit register for signal <ctrl_dummyread_start_r4>.
    Found 1-bit register for signal <ctrl_rden_r>.
    Found 1-bit register for signal <ctrl_rden_r1>.
    Found 1-bit register for signal <ctrl_wdf_rden_r1>.
    Found 3-bit down counter for signal <ctrl_wren_cnt>.
    Found 1-bit register for signal <ctrl_wren_r1>.
    Found 13-bit register for signal <ddr_address_init_r>.
    Found 13-bit register for signal <ddr_address_r1>.
    Found 13-bit register for signal <ddr_address_r2>.
    Found 2-bit register for signal <ddr_ba_r1>.
    Found 2-bit register for signal <ddr_ba_r2>.
    Found 1-bit register for signal <ddr_cas_r>.
    Found 1-bit register for signal <ddr_cas_r2>.
    Found 1-bit register for signal <ddr_cas_r3>.
    Found 2-bit register for signal <ddr_cke_r>.
    Found 2-bit register for signal <ddr_cs_r>.
    Found 2-bit register for signal <ddr_cs_r1>.
    Found 2-bit register for signal <ddr_cs_r_out>.
    Found 1-bit register for signal <ddr_ras_r>.
    Found 1-bit register for signal <ddr_ras_r2>.
    Found 1-bit register for signal <ddr_ras_r3>.
    Found 1-bit register for signal <ddr_we_r>.
    Found 1-bit register for signal <ddr_we_r2>.
    Found 1-bit register for signal <ddr_we_r3>.
    Found 1-bit register for signal <done_200us>.
    Found 1-bit register for signal <dummy_read_en>.
    Found 1-bit register for signal <dummy_write_flag>.
    Found 1-bit register for signal <dummy_write_state_r>.
    Found 13-bit register for signal <ext_mode_reg>.
    Found 1-bit register for signal <first_read_state_r2>.
    Found 4-bit down counter for signal <idle_cnt>.
    Found 4-bit register for signal <init_count>.
    Found 4-bit adder for signal <init_count$addsub0000> created at line 859.
    Found 4-bit register for signal <init_count_cp>.
    Found 4-bit adder for signal <init_count_cp$addsub0000> created at line 879.
    Found 1-bit register for signal <init_done_int>.
    Found 1-bit register for signal <init_memory>.
    Found 2-bit comparator less for signal <init_state$cmp_lt0000> created at line 1367.
    Found 23-bit register for signal <init_state_r2>.
    Found 1-bit register for signal <lmr_pre_ref_act_cmd_r>.
    Found 1-bit register for signal <lmr_r>.
    Found 13-bit register for signal <load_mode_reg>.
    Found 2-bit register for signal <mrd_count>.
    Found 1-bit register for signal <pattern_read_state_1_r2>.
    Found 1-bit register for signal <pattern_read_state_r2>.
    Found 1-bit register for signal <pattern_read_state_r3>.
    Found 3-bit up counter for signal <pre_cnt>.
    Found 1-bit register for signal <pre_r>.
    Found 4-bit register for signal <ras_count>.
    Found 4-bit subtractor for signal <ras_count$sub0000> created at line 641.
    Found 3-bit down counter for signal <rcd_count>.
    Found 1-bit register for signal <rd_r>.
    Found 4-bit down counter for signal <rd_to_wr_count>.
    Found 4-bit adder for signal <rd_to_wr_count$add0000> created at line 707.
    Found 4-bit adder for signal <rd_to_wr_count$addsub0000> created at line 707.
    Found 4-bit adder for signal <rd_to_wr_count$addsub0001> created at line 707.
    Found 3-bit register for signal <rdburst_cnt>.
    Found 3-bit addsub for signal <rdburst_cnt$share0000> created at line 1177.
    Found 3-bit down counter for signal <read_burst_cnt>.
    Found 1-bit register for signal <read_write_state_r2>.
    Found 1-bit register for signal <ref_flag_0>.
    Found 1-bit register for signal <ref_flag_0_r>.
    Found 1-bit register for signal <ref_r>.
    Found 11-bit up counter for signal <refi_count>.
    Found 6-bit down counter for signal <rfc_count>.
    Found 13-bit register for signal <row_addr_r>.
    Found 3-bit down counter for signal <rp_count>.
    Found 1-bit register for signal <rst_r>.
    Found 4-bit register for signal <rtp_count>.
    Found 4-bit subtractor for signal <rtp_count$sub0000> created at line 660.
    Found 3-bit comparator lessequal for signal <state$cmp_le0000> created at line 1669.
    Found 3-bit comparator less for signal <state$cmp_lt0000> created at line 1548.
    Found 3-bit comparator less for signal <state$cmp_lt0001> created at line 1567.
    Found 17-bit register for signal <state_r2>.
    Found 1-bit register for signal <wdf_rden_r>.
    Found 1-bit register for signal <wdf_rden_r2>.
    Found 1-bit register for signal <wdf_rden_r3>.
    Found 1-bit register for signal <wdf_rden_r4>.
    Found 1-bit register for signal <wr_r>.
    Found 4-bit register for signal <wr_to_rd_count>.
    Found 4-bit subtractor for signal <wr_to_rd_count$sub0000> created at line 693.
    Found 3-bit down counter for signal <wrburst_cnt>.
    Found 4-bit register for signal <wtp_count>.
    Found 4-bit subtractor for signal <wtp_count$sub0000> created at line 679.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred  17 Counter(s).
	inferred 251 D-type flip-flop(s).
	inferred  12 Adder/Subtractor(s).
	inferred   4 Comparator(s).
Unit <mig_ddr_controller_0> synthesized.


Synthesizing Unit <mig_data_write_0>.
    Related source file is "D:/Telops/Common_HDL/DDR_Ctrl/src/MIG2/mig_data_write_0.vhd".
WARNING:Xst:647 - Input <reset90> is never used.
    Found 1-bit register for signal <dqs_en_r1>.
    Found 1-bit register for signal <dqs_en_r2>.
    Found 1-bit register for signal <dqs_rst_r1>.
    Found 1-bit register for signal <wr_en_clk270_r1>.
    Found 1-bit register for signal <wr_en_clk90_r3>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <mig_data_write_0> synthesized.


Synthesizing Unit <mig_tap_ctrl_0>.
    Related source file is "D:/Telops/Common_HDL/DDR_Ctrl/src/MIG2/mig_tap_ctrl_0.vhd".
    Found finite state machine <FSM_3> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 17                                             |
    | Inputs             | 7                                              |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | current_state$or0000 (positive)                |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <cal_detect_edge>.
    Found 1-bit xor2 for signal <cal_detect_edge$xor0000> created at line 250.
    Found 1-bit register for signal <calib_start>.
    Found 6-bit up counter for signal <curr_tap_cnt>.
    Found 6-bit down counter for signal <dec_tap_count>.
    Found 3-bit up counter for signal <idel_set_cnt>.
    Found 6-bit down counter for signal <inc_tap_count>.
    Found 1-bit register for signal <prev_dq>.
    Found 1-bit register for signal <reset_r1>.
    Found 1-bit register for signal <tap_count_flag>.
    Found 6-bit comparator lessequal for signal <tap_count_flag$cmp_le0000> created at line 309.
    Found 1-bit register for signal <tap_max_count_flag>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   4 Counter(s).
	inferred   6 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <mig_tap_ctrl_0> synthesized.


Synthesizing Unit <mig_data_tap_inc_0>.
    Related source file is "D:/Telops/Common_HDL/DDR_Ctrl/src/MIG2/mig_data_tap_inc_0.vhd".
WARNING:Xst:1780 - Signal <muxout_d4d5> is never used or assigned.
WARNING:Xst:1780 - Signal <muxout_d4_to_d7> is never used or assigned.
WARNING:Xst:1780 - Signal <muxout_d0_to_d3> is never used or assigned.
WARNING:Xst:1780 - Signal <muxout_d6d7> is never used or assigned.
    Found 4-bit register for signal <per_bit_skew>.
    Found 1-bit register for signal <calib_done_int>.
    Found 1-bit register for signal <calib_done_int_r1>.
    Found 4-bit register for signal <calibration_dq_r>.
    Found 4-bit register for signal <chan_sel_int>.
    Found 1-bit register for signal <reset_r1>.
    Summary:
	inferred  15 D-type flip-flop(s).
Unit <mig_data_tap_inc_0> synthesized.


Synthesizing Unit <mig_pattern_compare4>.
    Related source file is "D:/Telops/Common_HDL/DDR_Ctrl/src/MIG2/mig_pattern_compare4.vhd".
    Found finite state machine <FSM_4> for signal <cal_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 10                                             |
    | Inputs             | 5                                              |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_r (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | cal_idle                                       |
    | Power Up State     | cal_idle                                       |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <delay_enable>.
    Found 1-bit register for signal <rd_en_rise>.
    Found 1-bit register for signal <rd_en_fall>.
    Found 1-bit register for signal <cal_first_loop>.
    Found 1-bit register for signal <cal_first_loop_i>.
    Found 4-bit up counter for signal <clk_count>.
    Found 1-bit register for signal <cntrl_rden_r>.
    Found 1-bit register for signal <comp_done_r>.
    Found 1-bit register for signal <comp_error_r>.
    Found 1-bit register for signal <first_rising_i>.
    Found 1-bit register for signal <found_first_clk_rise_r>.
    Found 1-bit register for signal <lock_first_rising>.
    Found 4-bit register for signal <rd_data_fall_r>.
    Found 4-bit register for signal <rd_data_fall_r2>.
    Found 4-bit register for signal <rd_data_rise_r>.
    Found 4-bit register for signal <rd_data_rise_r2>.
    Found 4-bit register for signal <rd_data_rise_r3>.
    Found 1-bit register for signal <rd_en_out>.
    Found 1-bit register for signal <rd_en_out_r>.
    Found 1-bit register for signal <rd_en_r1>.
    Found 1-bit register for signal <rd_en_r10>.
    Found 1-bit register for signal <rd_en_r11>.
    Found 1-bit register for signal <rd_en_r2>.
    Found 1-bit register for signal <rd_en_r3>.
    Found 1-bit register for signal <rd_en_r4>.
    Found 1-bit register for signal <rd_en_r5>.
    Found 1-bit register for signal <rd_en_r6>.
    Found 1-bit register for signal <rd_en_r7>.
    Found 1-bit register for signal <rd_en_r8>.
    Found 1-bit register for signal <rd_en_r9>.
    Found 1-bit register for signal <rst_r>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  48 D-type flip-flop(s).
Unit <mig_pattern_compare4> synthesized.


Synthesizing Unit <mem_test>.
    Related source file is "D:/Telops/Common_HDL/DDR_Ctrl/src/DDR_tester/mem_test.vhd".
    Found finite state machine <FSM_5> for signal <Addr_State>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 19                                             |
    | Inputs             | 4                                              |
    | Outputs            | 7                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | SRESET (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | ddr_write                                      |
    | Power Up State     | ddr_write                                      |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit register for signal <A_CMD>.
    Found 1-bit register for signal <ADDR_TEST_DONE>.
    Found 28-bit register for signal <A_ADDR>.
    Found 144-bit register for signal <A_DATA_IN>.
    Found 1-bit register for signal <ADDR_TEST_PASS>.
    Found 1-bit register for signal <A_CMD_VALID>.
    Found 28-bit register for signal <ADDR_BIT_ERR_i>.
    Found 28-bit xor2 for signal <ADDR_BIT_ERR_i$xor0000> created at line 208.
    Found 72-bit comparator equal for signal <ADDR_TEST_PASS$cmp_eq0000> created at line 147.
    Found 28-bit up accumulator for signal <address_r>.
    Found 28-bit up accumulator for signal <address_w>.
    Found 72-bit register for signal <DATA_BIT_ERR_i>.
    Found 72-bit xor2 for signal <DATA_BIT_ERR_i$xor0000>.
    Found 1-bit register for signal <SRESET>.
    Found 1-bit register for signal <temp>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Accumulator(s).
	inferred 280 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <mem_test> synthesized.


Synthesizing Unit <adr_gen>.
    Related source file is "D:/Telops/Common_HDL/DDR_Ctrl/src/DDR_tester/adr_gen.vhd".
    Found 1-bit register for signal <LST_ADR>.
    Found 27-bit up counter for signal <acnt>.
    Found 27-bit register for signal <adr_q>.
    Summary:
	inferred   1 Counter(s).
	inferred  28 D-type flip-flop(s).
Unit <adr_gen> synthesized.


Synthesizing Unit <dat_gen>.
    Related source file is "D:/Telops/Common_HDL/DDR_Ctrl/src/DDR_tester/dat_gen.vhd".
    Found 8-bit register for signal <lfsr8>.
    Found 1-bit xor4 for signal <lfsr8_0$xor0000> created at line 39.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   1 Xor(s).
Unit <dat_gen> synthesized.


Synthesizing Unit <dat_path>.
    Related source file is "D:/Telops/Common_HDL/DDR_Ctrl/src/DDR_tester/dat_path.vhd".
    Found 144-bit comparator equal for signal <DAT_EQ$cmp_eq0000> created at line 99.
    Found 8-bit up counter for signal <dead_bit_cnt>.
    Found 10-bit register for signal <pend_cnt>.
    Found 10-bit addsub for signal <pend_cnt$addsub0000>.
    Found 144-bit register for signal <test_vect>.
    Found 1-bit xor2 for signal <test_vect_0$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_1$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_10$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_100$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_101$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_102$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_103$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_104$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_105$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_106$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_107$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_108$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_109$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_11$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_110$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_111$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_112$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_113$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_114$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_115$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_116$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_117$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_118$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_119$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_12$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_120$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_121$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_122$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_123$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_124$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_125$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_126$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_127$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_128$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_129$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_13$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_130$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_131$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_132$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_133$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_134$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_135$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_136$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_137$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_138$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_139$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_14$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_140$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_141$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_142$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_143$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_15$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_16$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_17$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_18$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_19$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_2$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_20$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_21$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_22$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_23$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_24$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_25$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_26$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_27$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_28$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_29$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_3$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_30$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_31$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_32$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_33$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_34$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_35$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_36$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_37$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_38$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_39$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_4$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_40$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_41$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_42$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_43$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_44$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_45$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_46$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_47$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_48$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_49$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_5$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_50$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_51$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_52$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_53$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_54$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_55$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_56$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_57$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_58$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_59$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_6$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_60$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_61$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_62$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_63$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_64$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_65$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_66$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_67$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_68$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_69$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_7$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_70$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_71$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_72$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_73$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_74$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_75$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_76$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_77$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_78$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_79$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_8$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_80$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_81$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_82$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_83$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_84$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_85$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_86$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_87$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_88$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_89$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_9$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_90$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_91$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_92$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_93$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_94$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_95$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_96$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_97$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_98$xor0000> created at line 73.
    Found 1-bit xor2 for signal <test_vect_99$xor0000> created at line 73.
    Summary:
	inferred   1 Counter(s).
	inferred 154 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <dat_path> synthesized.


Synthesizing Unit <mctrl_iface>.
    Related source file is "D:/Telops/Common_HDL/DDR_Ctrl/src/DDR_tester/mctrl_iface.vhd".
WARNING:Xst:647 - Input <CLK> is never used.
WARNING:Xst:647 - Input <EN_TEST> is never used.
WARNING:Xst:646 - Signal <from_iface.u_cmd_valid> is assigned but never used.
WARNING:Xst:646 - Signal <from_iface.u_cmd> is assigned but never used.
WARNING:Xst:646 - Signal <from_iface.u_addr> is assigned but never used.
WARNING:Xst:646 - Signal <from_iface.data_in> is assigned but never used.
Unit <mctrl_iface> synthesized.


Synthesizing Unit <ddr_test_sm>.
    Related source file is "D:/Telops/Common_HDL/DDR_Ctrl/Active-HDL/IFTIRS_dataproc/compile/ddr_test_sm.vhd".
    Register <U_CMD_VALID> equivalent to <NXT_ADR> has been removed
    Found finite state machine <FSM_6> for signal <ddr_test_sm>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 22                                             |
    | Inputs             | 7                                              |
    | Outputs            | 11                                             |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | SINIT (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | reset                                          |
    | Power Up State     | d1_ds1                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <NXT_DAT>.
    Found 1-bit register for signal <RST_GEN>.
    Found 2-bit register for signal <DDRT_STAT>.
    Found 1-bit register for signal <EN_TEST>.
    Found 1-bit register for signal <NXT_ADR>.
    Found 3-bit register for signal <U_CMD>.
    Found 1-bit register for signal <dat_inv_loc>.
    Found 1-bit register for signal <delay_counter_ddr_test_sm<0>>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  11 D-type flip-flop(s).
Unit <ddr_test_sm> synthesized.


Synthesizing Unit <ddr_tester>.
    Related source file is "D:/Telops/Common_HDL/DDR_Ctrl/Active-HDL/IFTIRS_dataproc/compile/ddr_tester.vhd".
WARNING:Xst:646 - Signal <DEAD_BITS> is assigned but never used.
WARNING:Xst:646 - Signal <DEAD_FND> is assigned but never used.
WARNING:Xst:646 - Signal <TEST_STAT> is assigned but never used.
Unit <ddr_tester> synthesized.


Synthesizing Unit <double_sync_1>.
    Related source file is "D:/Telops/Common_HDL/Utilities/double_sync.vhd".
WARNING:Xst:647 - Input <RESET> is never used.
Unit <double_sync_1> synthesized.


Synthesizing Unit <double_sync_2>.
    Related source file is "D:/Telops/Common_HDL/Utilities/double_sync.vhd".
WARNING:Xst:647 - Input <RESET> is never used.
Unit <double_sync_2> synthesized.


Synthesizing Unit <mig_tap_logic_0>.
    Related source file is "D:/Telops/Common_HDL/DDR_Ctrl/src/MIG2/mig_tap_logic_0.vhd".
WARNING:Xst:647 - Input <dbg_idel_down_dq> is never used.
WARNING:Xst:647 - Input <dbg_idel_down_all> is never used.
WARNING:Xst:647 - Input <dbg_idel_up_dq> is never used.
WARNING:Xst:647 - Input <dbg_sel_idel_dq> is never used.
WARNING:Xst:647 - Input <dbg_idel_up_all> is never used.
WARNING:Xst:647 - Input <dbg_sel_all_idel_dq> is never used.
WARNING:Xst:646 - Signal <data_dlyinc_r> is assigned but never used.
WARNING:Xst:646 - Signal <data_dlyce_r> is assigned but never used.
    Found 1-bit register for signal <data_tap_inc_done>.
    Found 6-bit updown counter for signal <dbg_dq_tap_cnt>.
    Found 1-bit register for signal <reset0_r1>.
    Found 1-bit register for signal <tap_sel_done>.
    Summary:
	inferred  72 Counter(s).
	inferred   3 D-type flip-flop(s).
Unit <mig_tap_logic_0> synthesized.


Synthesizing Unit <mig_infrastructure_iobs_0>.
    Related source file is "D:/Telops/Common_HDL/DDR_Ctrl/src/MIG2/mig_infrastructure_iobs_0.vhd".
Unit <mig_infrastructure_iobs_0> synthesized.


Synthesizing Unit <mig_controller_iobs_0>.
    Related source file is "D:/Telops/Common_HDL/DDR_Ctrl/src/MIG2/mig_controller_iobs_0.vhd".
Unit <mig_controller_iobs_0> synthesized.


Synthesizing Unit <mig_v4_dqs_iob>.
    Related source file is "D:/Telops/Common_HDL/DDR_Ctrl/src/MIG2/mig_v4_dqs_iob.vhd".
WARNING:Xst:1780 - Signal <dqs_out_l> is never used or assigned.
WARNING:Xst:646 - Signal <reset0_r1> is assigned but never used.
WARNING:Xst:646 - Signal <dqs_in> is assigned but never used.
    Found 1-bit register for signal <data1>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <mig_v4_dqs_iob> synthesized.


Synthesizing Unit <mig_v4_dq_iob>.
    Related source file is "D:/Telops/Common_HDL/DDR_Ctrl/src/MIG2/mig_v4_dq_iob.vhd".
WARNING:Xst:646 - Signal <reset0_r1> is assigned but never used.
Unit <mig_v4_dq_iob> synthesized.


Synthesizing Unit <mig_RAM_D_0>.
    Related source file is "D:/Telops/Common_HDL/DDR_Ctrl/src/MIG2/mig_RAM_D_0.vhd".
Unit <mig_RAM_D_0> synthesized.


Synthesizing Unit <mig_rd_wr_addr_fifo_0>.
    Related source file is "D:/Telops/Common_HDL/DDR_Ctrl/src/MIG2/mig_rd_wr_addr_fifo_0.vhd".
WARNING:Xst:646 - Signal <app_af_addr_r<35>> is assigned but never used.
WARNING:Xst:646 - Signal <compare_value_r<35:29>> is assigned but never used.
WARNING:Xst:646 - Signal <compare_value_r<11:0>> is assigned but never used.
    Found 1-bit register for signal <af_almost_full>.
    Found 1-bit register for signal <af_al_full_180>.
    Found 1-bit register for signal <af_al_full_90>.
    Found 1-bit register for signal <af_en_2r>.
    Found 1-bit register for signal <af_en_2r_270>.
    Found 1-bit register for signal <af_en_r>.
    Found 36-bit register for signal <app_af_addr_r>.
    Found 17-bit comparator equal for signal <compare_result$cmp_eq0000> created at line 105.
    Found 36-bit register for signal <compare_value_r>.
    Found 36-bit register for signal <fifo_input_270>.
    Found 36-bit register for signal <fifo_input_addr_r>.
    Found 1-bit register for signal <rst_r>.
    Summary:
	inferred 151 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <mig_rd_wr_addr_fifo_0> synthesized.


Synthesizing Unit <mig_wr_data_fifo_16>.
    Related source file is "D:/Telops/Common_HDL/DDR_Ctrl/src/MIG2/mig_wr_data_fifo_16.vhd".
    Found 1-bit register for signal <ctrl_wdf_rden_270>.
    Found 1-bit register for signal <ctrl_wdf_rden_90>.
    Found 1-bit register for signal <rst_r>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <mig_wr_data_fifo_16> synthesized.


Synthesizing Unit <mig_wr_data_fifo_8>.
    Related source file is "D:/Telops/Common_HDL/DDR_Ctrl/src/MIG2/mig_wr_data_fifo_8.vhd".
WARNING:Xst:646 - Signal <wdf_data1<31:16>> is assigned but never used.
WARNING:Xst:646 - Signal <mask_data1<3:2>> is assigned but never used.
    Found 1-bit register for signal <ctrl_wdf_rden_270>.
    Found 1-bit register for signal <ctrl_wdf_rden_90>.
    Found 1-bit register for signal <rst_r>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <mig_wr_data_fifo_8> synthesized.


Synthesizing Unit <ddr_interface>.
    Related source file is "D:/Telops/Common_HDL/DDR_Ctrl/src/DDR_Interface/DDR_Interface.vhd".
WARNING:Xst:647 - Input <CORE_DATA_RD<143:128>> is never used.
WARNING:Xst:646 - Signal <RAF2_cnt_d1<4:1>> is assigned but never used.
WARNING:Xst:646 - Signal <RAF1_cnt_d1<4:1>> is assigned but never used.
WARNING:Xst:646 - Signal <WF2_cnt_d1<4:1>> is assigned but never used.
WARNING:Xst:646 - Signal <WF1_cnt_d1<4:1>> is assigned but never used.
WARNING:Xst:646 - Signal <RAF3_cnt_d1<4:1>> is assigned but never used.
    Found 1-bit register for signal <WR2_AFULL>.
    Found 1-bit register for signal <RD3_AFULL>.
    Found 1-bit register for signal <WR1_AFULL>.
    Found 1-bit register for signal <RD2_AFULL>.
    Found 144-bit 4-to-1 multiplexer for signal <CORE_DATA_WR>.
    Found 1-bit register for signal <RD1_AFULL>.
    Found 3-bit register for signal <CORE_CMD>.
    Found 1-bit register for signal <CORE_CMD_VALID>.
    Found 5-bit up counter for signal <cnt>.
    Found 5-bit comparator less for signal <cnt$cmp_lt0000> created at line 403.
    Found 1-bit register for signal <IDLE_buf>.
    Found 5-bit register for signal <RAF1_cnt_d1>.
    Found 6-bit up counter for signal <RAF1_dly_cnt>.
    Found 1-bit xor2 for signal <RAF1_dly_cnt$xor0000> created at line 613.
    Found 1-bit register for signal <RAF1_empty_dly>.
    Found 5-bit comparator greatequal for signal <RAF1_empty_dly$cmp_ge0000> created at line 619.
    Found 1-bit register for signal <RAF1_rd_en_dly>.
    Found 5-bit register for signal <RAF2_cnt_d1>.
    Found 6-bit up counter for signal <RAF2_dly_cnt>.
    Found 1-bit xor2 for signal <RAF2_dly_cnt$xor0000> created at line 628.
    Found 1-bit register for signal <RAF2_empty_dly>.
    Found 5-bit comparator greatequal for signal <RAF2_empty_dly$cmp_ge0000> created at line 634.
    Found 1-bit register for signal <RAF2_rd_en_dly>.
    Found 5-bit register for signal <RAF3_cnt_d1>.
    Found 6-bit up counter for signal <RAF3_dly_cnt>.
    Found 1-bit xor2 for signal <RAF3_dly_cnt$xor0000> created at line 643.
    Found 1-bit register for signal <RAF3_empty_dly>.
    Found 5-bit comparator greatequal for signal <RAF3_empty_dly$cmp_ge0000> created at line 649.
    Found 1-bit register for signal <RAF3_rd_en_dly>.
    Found 5-bit comparator greater for signal <RD1_AFULL$cmp_gt0000> created at line 442.
    Found 5-bit comparator greater for signal <RD2_AFULL$cmp_gt0000> created at line 447.
    Found 5-bit comparator greater for signal <RD3_AFULL$cmp_gt0000> created at line 452.
    Found 1-bit register for signal <RDF1_afull>.
    Found 10-bit comparator greater for signal <RDF1_afull$cmp_gt0000> created at line 691.
    Found 10-bit register for signal <RDF1_cnt_xtd>.
    Found 10-bit adder for signal <RDF1_cnt_xtd$add0000> created at line 682.
    Found 1-bit register for signal <RDF2_afull>.
    Found 10-bit comparator greater for signal <RDF2_afull$cmp_gt0000> created at line 696.
    Found 10-bit register for signal <RDF2_cnt_xtd>.
    Found 10-bit adder for signal <RDF2_cnt_xtd$add0000> created at line 683.
    Found 1-bit register for signal <RDF3_afull>.
    Found 10-bit comparator greater for signal <RDF3_afull$cmp_gt0000> created at line 701.
    Found 10-bit register for signal <RDF3_cnt_xtd>.
    Found 10-bit adder for signal <RDF3_cnt_xtd$add0000> created at line 684.
    Found 1-bit register for signal <SRDF_afull>.
    Found 9-bit comparator greatequal for signal <SRDF_afull$cmp_ge0000> created at line 717.
    Found 5-bit register for signal <WF1_cnt_d1>.
    Found 6-bit up counter for signal <WF1_dly_cnt>.
    Found 1-bit xor2 for signal <WF1_dly_cnt$xor0000> created at line 583.
    Found 1-bit register for signal <WF1_empty_dly>.
    Found 5-bit comparator greatequal for signal <WF1_empty_dly$cmp_ge0000> created at line 589.
    Found 1-bit register for signal <WF1_rd_en_dly>.
    Found 5-bit register for signal <WF2_cnt_d1>.
    Found 6-bit up counter for signal <WF2_dly_cnt>.
    Found 1-bit xor2 for signal <WF2_dly_cnt$xor0000> created at line 598.
    Found 1-bit register for signal <WF2_empty_dly>.
    Found 5-bit comparator greatequal for signal <WF2_empty_dly$cmp_ge0000> created at line 604.
    Found 1-bit register for signal <WF2_rd_en_dly>.
    Found 5-bit comparator greater for signal <WR1_AFULL$cmp_gt0000> created at line 430.
    Found 5-bit comparator greater for signal <WR2_AFULL$cmp_gt0000> created at line 435.
    Summary:
	inferred   6 Counter(s).
	inferred  79 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred  15 Comparator(s).
	inferred 144 Multiplexer(s).
Unit <ddr_interface> synthesized.


Synthesizing Unit <mig_data_path_0>.
    Related source file is "D:/Telops/Common_HDL/DDR_Ctrl/src/MIG2/mig_data_path_0.vhd".
Unit <mig_data_path_0> synthesized.


Synthesizing Unit <mig_data_path_iobs_0>.
    Related source file is "D:/Telops/Common_HDL/DDR_Ctrl/src/MIG2/mig_data_path_iobs_0.vhd".
WARNING:Xst:1305 - Output <ddr_dm> is never assigned. Tied to value 000000000.
WARNING:Xst:647 - Input <mask_data_rise> is never used.
WARNING:Xst:647 - Input <mask_data_fall> is never used.
Unit <mig_data_path_iobs_0> synthesized.


Synthesizing Unit <mig_backend_fifos_0>.
    Related source file is "D:/Telops/Common_HDL/DDR_Ctrl/src/MIG2/mig_backend_fifos_0.vhd".
WARNING:Xst:646 - Signal <pattern_0> is assigned but never used.
WARNING:Xst:646 - Signal <pattern_5> is assigned but never used.
WARNING:Xst:646 - Signal <wr_df_almost_full_w<4:1>> is assigned but never used.
WARNING:Xst:646 - Signal <pattern_A> is assigned but never used.
WARNING:Xst:646 - Signal <pattern_F> is assigned but never used.
INFO:Xst:1799 - State 001 is never reached in FSM <init_count>.
INFO:Xst:1799 - State 011 is never reached in FSM <init_count>.
INFO:Xst:1799 - State 010 is never reached in FSM <init_count>.
INFO:Xst:1799 - State 100 is never reached in FSM <init_count>.
INFO:Xst:1799 - State 101 is never reached in FSM <init_count>.
    Found finite state machine <FSM_7> for signal <init_count>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 4                                              |
    | Inputs             | 1                                              |
    | Outputs            | 3                                              |
    | Clock              | clk0 (rising_edge)                             |
    | Reset              | rst_r1 (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 144-bit register for signal <init_data>.
    Found 1-bit register for signal <init_flag>.
    Found 1-bit register for signal <init_wren>.
    Found 1-bit register for signal <rst_r1>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred 147 D-type flip-flop(s).
Unit <mig_backend_fifos_0> synthesized.


Synthesizing Unit <mig_rd_data_fifo_0>.
    Related source file is "D:/Telops/Common_HDL/DDR_Ctrl/src/MIG2/mig_rd_data_fifo_0.vhd".
    Found 4-bit up counter for signal <fall0_wr_addr>.
    Found 4-bit register for signal <fall_fifo_data>.
    Found 4-bit up counter for signal <fifo_rd_addr>.
    Found 1-bit register for signal <fifo_rd_en>.
    Found 1-bit register for signal <fifo_rd_en_r1>.
    Found 1-bit register for signal <fifo_rd_en_r2>.
    Found 8-bit register for signal <fifos_data_out1>.
    Found 4-bit up counter for signal <rise0_wr_addr>.
    Found 4-bit register for signal <rise_fifo_data>.
    Found 1-bit register for signal <rst_r>.
    Summary:
	inferred   3 Counter(s).
	inferred  20 D-type flip-flop(s).
Unit <mig_rd_data_fifo_0> synthesized.


Synthesizing Unit <mig_iobs_0>.
    Related source file is "D:/Telops/Common_HDL/DDR_Ctrl/src/MIG2/mig_iobs_0.vhd".
Unit <mig_iobs_0> synthesized.


Synthesizing Unit <mig_rd_data_0>.
    Related source file is "D:/Telops/Common_HDL/DDR_Ctrl/src/MIG2/mig_rd_data_0.vhd".
WARNING:Xst:646 - Signal <read_data_valid_i<17:1>> is assigned but never used.
WARNING:Xst:646 - Signal <comp_error> is assigned but never used.
    Found 1-bit register for signal <cal_first_loop>.
    Found 18-bit comparator equal for signal <cal_first_loop$cmp_eq0000> created at line 578.
    Found 18-bit register for signal <cal_first_loop_r2>.
    Found 1-bit register for signal <calib_done>.
    Found 1-bit register for signal <fifo_rd_enable>.
    Found 1-bit register for signal <fifo_rd_enable1>.
    Found 1-bit register for signal <rst_r>.
    Summary:
	inferred  23 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <mig_rd_data_0> synthesized.


Synthesizing Unit <mig_user_interface_0>.
    Related source file is "D:/Telops/Common_HDL/DDR_Ctrl/src/MIG2/mig_user_interface_0.vhd".
Unit <mig_user_interface_0> synthesized.


Synthesizing Unit <mig_top_0>.
    Related source file is "D:/Telops/Common_HDL/DDR_Ctrl/src/MIG2/mig_top_0.vhd".
Unit <mig_top_0> synthesized.


Synthesizing Unit <mig>.
    Related source file is "D:/Telops/Common_HDL/DDR_Ctrl/src/MIG2/mig.vhd".
WARNING:Xst:646 - Signal <dbg_cal_first_loop> is assigned but never used.
WARNING:Xst:646 - Signal <dbg_init_done> is assigned but never used.
WARNING:Xst:646 - Signal <dbg_comp_done> is assigned but never used.
WARNING:Xst:1780 - Signal <cs_control0> is never used or assigned.
WARNING:Xst:1780 - Signal <cs_control1> is never used or assigned.
WARNING:Xst:1780 - Signal <cs_control2> is never used or assigned.
WARNING:Xst:646 - Signal <dbg_calib_dq_tap_cnt> is assigned but never used.
WARNING:Xst:646 - Signal <dbg_sel_done> is assigned but never used.
WARNING:Xst:646 - Signal <dbg_data_tap_inc_done> is assigned but never used.
WARNING:Xst:646 - Signal <dbg_first_rising> is assigned but never used.
WARNING:Xst:1780 - Signal <vio1_in> is never used or assigned.
WARNING:Xst:1780 - Signal <vio2_out> is never used or assigned.
WARNING:Xst:646 - Signal <dbg_comp_error> is assigned but never used.
WARNING:Xst:1780 - Signal <vio0_in> is never used or assigned.
Unit <mig> synthesized.


Synthesizing Unit <mig_adapt>.
    Related source file is "D:/Telops/Common_HDL/DDR_Ctrl/src/DDR_Interface/mig_adapt.vhd".
WARNING:Xst:646 - Signal <mig_APP_AF_ADDR_old> is assigned but never used.
    Found 36-bit register for signal <mig_APP_AF_ADDR>.
    Found 1-bit register for signal <mig_APP_AF_WREN>.
    Found 144-bit register for signal <mig_APP_WDF_DATA>.
    Found 1-bit register for signal <mig_APP_WDF_WREN>.
    Summary:
	inferred 182 D-type flip-flop(s).
Unit <mig_adapt> synthesized.


Synthesizing Unit <ddr_top>.
    Related source file is "D:/Telops/Common_HDL/DDR_Ctrl/Active-HDL/IFTIRS_dataproc/compile/ddr_top.vhd".
Unit <ddr_top> synthesized.


Synthesizing Unit <ddr_wrapper_128d_27a_r1>.
    Related source file is "D:/Telops/Common_HDL/DDR_Ctrl/ddr_wrapper_128d_27a_r1/ddr_wrapper_128d_27a_r1.vhd".
WARNING:Xst:646 - Signal <DDR_CS_N_i<3:2>> is assigned but never used.
WARNING:Xst:646 - Signal <DDR_BA_i<2>> is assigned but never used.
WARNING:Xst:646 - Signal <DDR_A_i<15:13>> is assigned but never used.
Unit <ddr_wrapper_128d_27a_r1> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 21
 10-bit adder                                          : 3
 10-bit addsub                                         : 1
 3-bit adder                                           : 1
 3-bit addsub                                          : 1
 4-bit adder                                           : 5
 4-bit subtractor                                      : 5
 5-bit adder                                           : 5
# Counters                                             : 243
 11-bit up counter                                     : 1
 2-bit up counter                                      : 1
 27-bit up counter                                     : 1
 3-bit down counter                                    : 6
 3-bit up counter                                      : 20
 4-bit down counter                                    : 3
 4-bit up counter                                      : 74
 5-bit down counter                                    : 1
 5-bit up counter                                      : 2
 6-bit down counter                                    : 37
 6-bit up counter                                      : 23
 6-bit updown counter                                  : 72
 8-bit down counter                                    : 1
 8-bit up counter                                      : 1
# Accumulators                                         : 2
 28-bit up accumulator                                 : 2
# Registers                                            : 1352
 1-bit register                                        : 1103
 10-bit register                                       : 4
 13-bit register                                       : 6
 144-bit register                                      : 3
 16-bit register                                       : 1
 17-bit register                                       : 1
 18-bit register                                       : 1
 2-bit register                                        : 8
 23-bit register                                       : 1
 27-bit register                                       : 1
 28-bit register                                       : 2
 3-bit register                                        : 4
 36-bit register                                       : 6
 4-bit register                                        : 182
 5-bit register                                        : 10
 72-bit register                                       : 1
 8-bit register                                        : 18
# Comparators                                          : 41
 10-bit comparator greater                             : 3
 144-bit comparator equal                              : 1
 17-bit comparator equal                               : 1
 18-bit comparator equal                               : 1
 2-bit comparator less                                 : 1
 3-bit comparator less                                 : 2
 3-bit comparator lessequal                            : 1
 5-bit comparator greatequal                           : 5
 5-bit comparator greater                              : 5
 5-bit comparator less                                 : 1
 6-bit comparator lessequal                            : 18
 72-bit comparator equal                               : 1
 9-bit comparator greatequal                           : 1
# Multiplexers                                         : 1
 144-bit 4-to-1 multiplexer                            : 1
# Xors                                                 : 170
 1-bit xor2                                            : 167
 1-bit xor4                                            : 1
 28-bit xor2                                           : 1
 72-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_7> for best encoding.
Optimizing FSM <ddr/DDR_controller/mig_core/top_00/user_interface_00/backend_fifos_00/init_count> on signal <init_count[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 001   | unreached
 010   | unreached
 011   | unreached
 100   | unreached
 101   | unreached
 110   | 01
 111   | 11
-------------------
Analyzing FSM <FSM_6> for best encoding.
Optimizing FSM <ddr/DDR_test/mem_test_controller/ddr_test_sm> on signal <ddr_test_sm[1:10]> with speed1 encoding.
----------------------
 State  | Encoding
----------------------
 d1_ds1 | 1000000000
 d2_ds2 | 0000000001
 write  | 0001000000
 reset  | 0100000000
 read   | 0000000100
 ok     | 0000000010
 err    | 0000010000
 wr_end | 0010000000
 rd_end | 0000001000
 notest | 0000100000
----------------------
Analyzing FSM <FSM_5> for best encoding.
Optimizing FSM <ddr/DDR_test/U1/Addr_State> on signal <Addr_State[1:3]> with sequential encoding.
-------------------------------
 State             | Encoding
-------------------------------
 ddr_write         | 000
 ddr_read          | 001
 ddr_read_wait     | 010
 ddr_write_inv     | 011
 ddr_read_inv      | 100
 ddr_read_inv_wait | 101
 finished          | 110
-------------------------------
Analyzing FSM <FSM_4> for best encoding.
Optimizing FSM <ddr/DDR_controller/mig_core/top_00/user_interface_00/rd_data_00/pattern_0/cal_state> on signal <cal_state[1:3]> with sequential encoding.
Optimizing FSM <ddr/DDR_controller/mig_core/top_00/user_interface_00/rd_data_00/pattern_1/cal_state> on signal <cal_state[1:3]> with sequential encoding.
Optimizing FSM <ddr/DDR_controller/mig_core/top_00/user_interface_00/rd_data_00/pattern_2/cal_state> on signal <cal_state[1:3]> with sequential encoding.
Optimizing FSM <ddr/DDR_controller/mig_core/top_00/user_interface_00/rd_data_00/pattern_3/cal_state> on signal <cal_state[1:3]> with sequential encoding.
Optimizing FSM <ddr/DDR_controller/mig_core/top_00/user_interface_00/rd_data_00/pattern_4/cal_state> on signal <cal_state[1:3]> with sequential encoding.
Optimizing FSM <ddr/DDR_controller/mig_core/top_00/user_interface_00/rd_data_00/pattern_5/cal_state> on signal <cal_state[1:3]> with sequential encoding.
Optimizing FSM <ddr/DDR_controller/mig_core/top_00/user_interface_00/rd_data_00/pattern_6/cal_state> on signal <cal_state[1:3]> with sequential encoding.
Optimizing FSM <ddr/DDR_controller/mig_core/top_00/user_interface_00/rd_data_00/pattern_7/cal_state> on signal <cal_state[1:3]> with sequential encoding.
Optimizing FSM <ddr/DDR_controller/mig_core/top_00/user_interface_00/rd_data_00/pattern_8/cal_state> on signal <cal_state[1:3]> with sequential encoding.
Optimizing FSM <ddr/DDR_controller/mig_core/top_00/user_interface_00/rd_data_00/pattern_9/cal_state> on signal <cal_state[1:3]> with sequential encoding.
Optimizing FSM <ddr/DDR_controller/mig_core/top_00/user_interface_00/rd_data_00/pattern_10/cal_state> on signal <cal_state[1:3]> with sequential encoding.
Optimizing FSM <ddr/DDR_controller/mig_core/top_00/user_interface_00/rd_data_00/pattern_11/cal_state> on signal <cal_state[1:3]> with sequential encoding.
Optimizing FSM <ddr/DDR_controller/mig_core/top_00/user_interface_00/rd_data_00/pattern_12/cal_state> on signal <cal_state[1:3]> with sequential encoding.
Optimizing FSM <ddr/DDR_controller/mig_core/top_00/user_interface_00/rd_data_00/pattern_13/cal_state> on signal <cal_state[1:3]> with sequential encoding.
Optimizing FSM <ddr/DDR_controller/mig_core/top_00/user_interface_00/rd_data_00/pattern_14/cal_state> on signal <cal_state[1:3]> with sequential encoding.
Optimizing FSM <ddr/DDR_controller/mig_core/top_00/user_interface_00/rd_data_00/pattern_15/cal_state> on signal <cal_state[1:3]> with sequential encoding.
Optimizing FSM <ddr/DDR_controller/mig_core/top_00/user_interface_00/rd_data_00/pattern_16/cal_state> on signal <cal_state[1:3]> with sequential encoding.
Optimizing FSM <ddr/DDR_controller/mig_core/top_00/user_interface_00/rd_data_00/pattern_17/cal_state> on signal <cal_state[1:3]> with sequential encoding.
----------------------------------
 State                | Encoding
----------------------------------
 cal_idle             | 000
 cal_check_data       | 001
 cal_inv_delay_enable | 010
 cal_done             | 100
 cal_error            | 011
----------------------------------
Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/gen_tap_ctrl[0].u_tap_ctrl_dqs/current_state> on signal <current_state[1:10]> with one-hot encoding.
Optimizing FSM <ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/gen_tap_ctrl[1].u_tap_ctrl_dqs/current_state> on signal <current_state[1:10]> with one-hot encoding.
Optimizing FSM <ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/gen_tap_ctrl[2].u_tap_ctrl_dqs/current_state> on signal <current_state[1:10]> with one-hot encoding.
Optimizing FSM <ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/gen_tap_ctrl[3].u_tap_ctrl_dqs/current_state> on signal <current_state[1:10]> with one-hot encoding.
Optimizing FSM <ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/gen_tap_ctrl[4].u_tap_ctrl_dqs/current_state> on signal <current_state[1:10]> with one-hot encoding.
Optimizing FSM <ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/gen_tap_ctrl[5].u_tap_ctrl_dqs/current_state> on signal <current_state[1:10]> with one-hot encoding.
Optimizing FSM <ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/gen_tap_ctrl[6].u_tap_ctrl_dqs/current_state> on signal <current_state[1:10]> with one-hot encoding.
Optimizing FSM <ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/gen_tap_ctrl[7].u_tap_ctrl_dqs/current_state> on signal <current_state[1:10]> with one-hot encoding.
Optimizing FSM <ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/gen_tap_ctrl[8].u_tap_ctrl_dqs/current_state> on signal <current_state[1:10]> with one-hot encoding.
Optimizing FSM <ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/gen_tap_ctrl[9].u_tap_ctrl_dqs/current_state> on signal <current_state[1:10]> with one-hot encoding.
Optimizing FSM <ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/gen_tap_ctrl[10].u_tap_ctrl_dqs/current_state> on signal <current_state[1:10]> with one-hot encoding.
Optimizing FSM <ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/gen_tap_ctrl[11].u_tap_ctrl_dqs/current_state> on signal <current_state[1:10]> with one-hot encoding.
Optimizing FSM <ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/gen_tap_ctrl[12].u_tap_ctrl_dqs/current_state> on signal <current_state[1:10]> with one-hot encoding.
Optimizing FSM <ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/gen_tap_ctrl[13].u_tap_ctrl_dqs/current_state> on signal <current_state[1:10]> with one-hot encoding.
Optimizing FSM <ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/gen_tap_ctrl[14].u_tap_ctrl_dqs/current_state> on signal <current_state[1:10]> with one-hot encoding.
Optimizing FSM <ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/gen_tap_ctrl[15].u_tap_ctrl_dqs/current_state> on signal <current_state[1:10]> with one-hot encoding.
Optimizing FSM <ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/gen_tap_ctrl[16].u_tap_ctrl_dqs/current_state> on signal <current_state[1:10]> with one-hot encoding.
Optimizing FSM <ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/gen_tap_ctrl[17].u_tap_ctrl_dqs/current_state> on signal <current_state[1:10]> with one-hot encoding.
-------------------------------
 State           | Encoding
-------------------------------
 idle            | 0000000001
 bit_calibration | 0000000010
 inc             | 0000000100
 idel_wait       | 0000001000
 edge            | 0000010000
 edge_wait       | 0000100000
 dec             | 0001000000
 inc_taps        | 0010000000
 done            | 0100000000
 pipe_wait       | 1000000000
-------------------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <ddr/DDR_controller/mig_core/top_00/ddr_controller_00/state> on signal <state[1:17]> with one-hot encoding.
----------------------------
 State | Encoding
----------------------------
 00000 | 00000000000000001
 00001 | 00000000000010000
 00010 | 00000000000001000
 00011 | 00000000000000010
 00100 | 00000000000100000
 00101 | 00000000001000000
 00110 | 00000000010000000
 00111 | 00000000000000100
 01000 | 00000000100000000
 01001 | 00000001000000000
 01010 | 00001000000000000
 01011 | 00000100000000000
 01100 | 00010000000000000
 01101 | 00000010000000000
 01110 | 01000000000000000
 01111 | 00100000000000000
 10000 | 10000000000000000
----------------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <ddr/DDR_controller/mig_core/top_00/ddr_controller_00/init_state> on signal <init_state[1:23]> with one-hot encoding.
----------------------------------
 State | Encoding
----------------------------------
 00000 | 00000000000000000000001
 00001 | 00000000000000000000010
 00010 | 00000000000000010000000
 00011 | 00000000000000000000100
 00100 | 00100000000000000000000
 00101 | 00000000000000000001000
 00110 | 01000000000000000000000
 00111 | 00000000000000000010000
 01000 | 10000000000000000000000
 01001 | 00000000000000000100000
 01010 | 00000000000000001000000
 01011 | 00000000000000100000000
 01100 | 00000000000001000000000
 01101 | 00000000000010000000000
 01110 | 00000000000100000000000
 01111 | 00000000100000000000000
 10000 | 00000000001000000000000
 10001 | 00000000010000000000000
 10010 | 00000001000000000000000
 10011 | 00000010000000000000000
 10100 | 00000100000000000000000
 10101 | 00001000000000000000000
 10110 | 00010000000000000000000
----------------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <ddr/DDR_arbitrator/FSM/State> on signal <State[1:6]> with speed1 encoding.
--------------------
 State  | Encoding
--------------------
 init   | 100000
 write1 | 000001
 write2 | 001000
 read1  | 010000
 read2  | 000100
 read3  | 000010
--------------------
Loading device for application Rf_Device from file '4vfx100.nph' in environment C:\Xilinx.
Reading core <D:\Telops\Common_HDL\CoreGen_V4/as_fifo_w27_d32.ngc>.
Reading Secure Unit <U0/gen_as.fgas>.
Reading core <D:\Telops\Common_HDL\CoreGen_V4/fwft_fifo_w2_d512.ngc>.
Reading Secure Unit <U0/gen_as.fgas>.
Reading core <D:\Telops\Common_HDL\CoreGen_V4/as_fifo_w155_d32.ngc>.
Reading Secure Unit <U0/gen_as.fgas>.
Reading core <D:\Telops\Common_HDL\CoreGen_V4/as_fifo_w128_d511.ngc>.
Reading Secure Unit <U0/gen_as.fgas>.
Loading core <as_fifo_w27_d32> for timing and area information for instance <RAF1>.
Loading core <as_fifo_w27_d32> for timing and area information for instance <RAF2>.
Loading core <as_fifo_w27_d32> for timing and area information for instance <RAF3>.
Loading core <fwft_fifo_w2_d512> for timing and area information for instance <SRDF>.
Loading core <as_fifo_w155_d32> for timing and area information for instance <use_128_data.WF1>.
Loading core <as_fifo_w155_d32> for timing and area information for instance <use_128_data.WF2>.
Loading core <as_fifo_w128_d511> for timing and area information for instance <use_128_data.RDF1>.
Loading core <as_fifo_w128_d511> for timing and area information for instance <use_128_data.RDF2>.
Loading core <as_fifo_w128_d511> for timing and area information for instance <use_128_data.RDF3>.
WARNING:Xst:2404 -  FFs/Latches <mig_APP_AF_ADDR<35:35>> (without init value) have a constant value of 0 in block <mig_adapt>.
WARNING:Xst:2677 - Node <af_addr_r_13> of sequential type is unconnected in block <mig_ddr_controller_0>.
WARNING:Xst:2677 - Node <af_addr_r_14> of sequential type is unconnected in block <mig_ddr_controller_0>.
WARNING:Xst:2677 - Node <af_addr_r_15> of sequential type is unconnected in block <mig_ddr_controller_0>.
WARNING:Xst:2677 - Node <af_addr_r_16> of sequential type is unconnected in block <mig_ddr_controller_0>.
WARNING:Xst:2677 - Node <af_addr_r_17> of sequential type is unconnected in block <mig_ddr_controller_0>.
WARNING:Xst:2677 - Node <af_addr_r_18> of sequential type is unconnected in block <mig_ddr_controller_0>.
WARNING:Xst:2677 - Node <af_addr_r_19> of sequential type is unconnected in block <mig_ddr_controller_0>.
WARNING:Xst:2677 - Node <af_addr_r_20> of sequential type is unconnected in block <mig_ddr_controller_0>.
WARNING:Xst:2677 - Node <af_addr_r_21> of sequential type is unconnected in block <mig_ddr_controller_0>.
WARNING:Xst:2677 - Node <af_addr_r_22> of sequential type is unconnected in block <mig_ddr_controller_0>.
WARNING:Xst:2677 - Node <af_addr_r_23> of sequential type is unconnected in block <mig_ddr_controller_0>.
WARNING:Xst:2677 - Node <af_addr_r_24> of sequential type is unconnected in block <mig_ddr_controller_0>.
WARNING:Xst:2677 - Node <af_addr_r_28> of sequential type is unconnected in block <mig_ddr_controller_0>.
WARNING:Xst:2677 - Node <af_addr_r_29> of sequential type is unconnected in block <mig_ddr_controller_0>.
WARNING:Xst:2677 - Node <af_addr_r_30> of sequential type is unconnected in block <mig_ddr_controller_0>.
WARNING:Xst:2677 - Node <af_addr_r_31> of sequential type is unconnected in block <mig_ddr_controller_0>.
WARNING:Xst:2677 - Node <af_addr_r_32> of sequential type is unconnected in block <mig_ddr_controller_0>.
WARNING:Xst:2677 - Node <af_addr_r_33> of sequential type is unconnected in block <mig_ddr_controller_0>.
WARNING:Xst:2677 - Node <af_addr_r_34> of sequential type is unconnected in block <mig_ddr_controller_0>.
WARNING:Xst:2677 - Node <af_addr_r_35> of sequential type is unconnected in block <mig_ddr_controller_0>.
WARNING:Xst:2677 - Node <mrd_count_1> of sequential type is unconnected in block <mig_ddr_controller_0>.
WARNING:Xst:2677 - Node <load_mode_reg_8> of sequential type is unconnected in block <mig_ddr_controller_0>.
WARNING:Xst:2677 - Node <state_r2_0> of sequential type is unconnected in block <mig_ddr_controller_0>.
WARNING:Xst:2677 - Node <state_r2_2> of sequential type is unconnected in block <mig_ddr_controller_0>.
WARNING:Xst:2677 - Node <state_r2_6> of sequential type is unconnected in block <mig_ddr_controller_0>.
WARNING:Xst:2677 - Node <state_r2_8> of sequential type is unconnected in block <mig_ddr_controller_0>.
WARNING:Xst:2677 - Node <state_r2_9> of sequential type is unconnected in block <mig_ddr_controller_0>.
WARNING:Xst:2677 - Node <state_r2_10> of sequential type is unconnected in block <mig_ddr_controller_0>.
WARNING:Xst:2677 - Node <state_r2_11> of sequential type is unconnected in block <mig_ddr_controller_0>.
WARNING:Xst:2677 - Node <state_r2_12> of sequential type is unconnected in block <mig_ddr_controller_0>.
WARNING:Xst:2677 - Node <state_r2_13> of sequential type is unconnected in block <mig_ddr_controller_0>.
WARNING:Xst:2677 - Node <state_r2_14> of sequential type is unconnected in block <mig_ddr_controller_0>.
WARNING:Xst:2677 - Node <state_r2_15> of sequential type is unconnected in block <mig_ddr_controller_0>.
WARNING:Xst:2677 - Node <state_r2_16> of sequential type is unconnected in block <mig_ddr_controller_0>.
WARNING:Xst:2677 - Node <init_state_r2_1> of sequential type is unconnected in block <mig_ddr_controller_0>.
WARNING:Xst:2677 - Node <init_state_r2_2> of sequential type is unconnected in block <mig_ddr_controller_0>.
WARNING:Xst:2677 - Node <init_state_r2_6> of sequential type is unconnected in block <mig_ddr_controller_0>.
WARNING:Xst:2677 - Node <init_state_r2_7> of sequential type is unconnected in block <mig_ddr_controller_0>.
WARNING:Xst:2677 - Node <init_state_r2_8> of sequential type is unconnected in block <mig_ddr_controller_0>.
WARNING:Xst:2677 - Node <init_state_r2_9> of sequential type is unconnected in block <mig_ddr_controller_0>.
WARNING:Xst:2677 - Node <init_state_r2_11> of sequential type is unconnected in block <mig_ddr_controller_0>.
WARNING:Xst:2677 - Node <init_state_r2_13> of sequential type is unconnected in block <mig_ddr_controller_0>.
WARNING:Xst:2677 - Node <init_state_r2_14> of sequential type is unconnected in block <mig_ddr_controller_0>.
WARNING:Xst:2677 - Node <init_state_r2_15> of sequential type is unconnected in block <mig_ddr_controller_0>.
WARNING:Xst:2677 - Node <init_state_r2_16> of sequential type is unconnected in block <mig_ddr_controller_0>.
WARNING:Xst:2677 - Node <init_state_r2_19> of sequential type is unconnected in block <mig_ddr_controller_0>.
WARNING:Xst:2677 - Node <init_state_r2_22> of sequential type is unconnected in block <mig_ddr_controller_0>.
WARNING:Xst:2677 - Node <app_af_addr_r_35> of sequential type is unconnected in block <mig_rd_wr_addr_fifo_0>.
WARNING:Xst:2677 - Node <compare_value_r_0> of sequential type is unconnected in block <mig_rd_wr_addr_fifo_0>.
WARNING:Xst:2677 - Node <compare_value_r_1> of sequential type is unconnected in block <mig_rd_wr_addr_fifo_0>.
WARNING:Xst:2677 - Node <compare_value_r_2> of sequential type is unconnected in block <mig_rd_wr_addr_fifo_0>.
WARNING:Xst:2677 - Node <compare_value_r_3> of sequential type is unconnected in block <mig_rd_wr_addr_fifo_0>.
WARNING:Xst:2677 - Node <compare_value_r_4> of sequential type is unconnected in block <mig_rd_wr_addr_fifo_0>.
WARNING:Xst:2677 - Node <compare_value_r_5> of sequential type is unconnected in block <mig_rd_wr_addr_fifo_0>.
WARNING:Xst:2677 - Node <compare_value_r_6> of sequential type is unconnected in block <mig_rd_wr_addr_fifo_0>.
WARNING:Xst:2677 - Node <compare_value_r_7> of sequential type is unconnected in block <mig_rd_wr_addr_fifo_0>.
WARNING:Xst:2677 - Node <compare_value_r_8> of sequential type is unconnected in block <mig_rd_wr_addr_fifo_0>.
WARNING:Xst:2677 - Node <compare_value_r_9> of sequential type is unconnected in block <mig_rd_wr_addr_fifo_0>.
WARNING:Xst:2677 - Node <compare_value_r_10> of sequential type is unconnected in block <mig_rd_wr_addr_fifo_0>.
WARNING:Xst:2677 - Node <compare_value_r_11> of sequential type is unconnected in block <mig_rd_wr_addr_fifo_0>.
WARNING:Xst:2677 - Node <compare_value_r_29> of sequential type is unconnected in block <mig_rd_wr_addr_fifo_0>.
WARNING:Xst:2677 - Node <compare_value_r_30> of sequential type is unconnected in block <mig_rd_wr_addr_fifo_0>.
WARNING:Xst:2677 - Node <compare_value_r_31> of sequential type is unconnected in block <mig_rd_wr_addr_fifo_0>.
WARNING:Xst:2677 - Node <compare_value_r_32> of sequential type is unconnected in block <mig_rd_wr_addr_fifo_0>.
WARNING:Xst:2677 - Node <compare_value_r_33> of sequential type is unconnected in block <mig_rd_wr_addr_fifo_0>.
WARNING:Xst:2677 - Node <compare_value_r_34> of sequential type is unconnected in block <mig_rd_wr_addr_fifo_0>.
WARNING:Xst:2677 - Node <compare_value_r_35> of sequential type is unconnected in block <mig_rd_wr_addr_fifo_0>.
WARNING:Xst:2677 - Node <WF1_cnt_d1_1> of sequential type is unconnected in block <ddr_interface>.
WARNING:Xst:2677 - Node <WF1_cnt_d1_2> of sequential type is unconnected in block <ddr_interface>.
WARNING:Xst:2677 - Node <WF1_cnt_d1_3> of sequential type is unconnected in block <ddr_interface>.
WARNING:Xst:2677 - Node <WF1_cnt_d1_4> of sequential type is unconnected in block <ddr_interface>.
WARNING:Xst:2677 - Node <RAF3_cnt_d1_1> of sequential type is unconnected in block <ddr_interface>.
WARNING:Xst:2677 - Node <RAF3_cnt_d1_2> of sequential type is unconnected in block <ddr_interface>.
WARNING:Xst:2677 - Node <RAF3_cnt_d1_3> of sequential type is unconnected in block <ddr_interface>.
WARNING:Xst:2677 - Node <RAF3_cnt_d1_4> of sequential type is unconnected in block <ddr_interface>.
WARNING:Xst:2677 - Node <RAF2_cnt_d1_1> of sequential type is unconnected in block <ddr_interface>.
WARNING:Xst:2677 - Node <RAF2_cnt_d1_2> of sequential type is unconnected in block <ddr_interface>.
WARNING:Xst:2677 - Node <RAF2_cnt_d1_3> of sequential type is unconnected in block <ddr_interface>.
WARNING:Xst:2677 - Node <RAF2_cnt_d1_4> of sequential type is unconnected in block <ddr_interface>.
WARNING:Xst:2677 - Node <RAF1_cnt_d1_1> of sequential type is unconnected in block <ddr_interface>.
WARNING:Xst:2677 - Node <RAF1_cnt_d1_2> of sequential type is unconnected in block <ddr_interface>.
WARNING:Xst:2677 - Node <RAF1_cnt_d1_3> of sequential type is unconnected in block <ddr_interface>.
WARNING:Xst:2677 - Node <RAF1_cnt_d1_4> of sequential type is unconnected in block <ddr_interface>.
WARNING:Xst:2677 - Node <WF2_cnt_d1_1> of sequential type is unconnected in block <ddr_interface>.
WARNING:Xst:2677 - Node <WF2_cnt_d1_2> of sequential type is unconnected in block <ddr_interface>.
WARNING:Xst:2677 - Node <WF2_cnt_d1_3> of sequential type is unconnected in block <ddr_interface>.
WARNING:Xst:2677 - Node <WF2_cnt_d1_4> of sequential type is unconnected in block <ddr_interface>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 8
# Adders/Subtractors                                   : 20
 10-bit adder                                          : 3
 10-bit addsub                                         : 1
 3-bit adder                                           : 1
 3-bit addsub                                          : 1
 4-bit adder                                           : 3
 4-bit adder carry in                                  : 1
 4-bit subtractor                                      : 5
 5-bit adder                                           : 5
# Counters                                             : 243
 11-bit up counter                                     : 1
 2-bit up counter                                      : 1
 27-bit up counter                                     : 1
 3-bit down counter                                    : 6
 3-bit up counter                                      : 20
 4-bit down counter                                    : 3
 4-bit up counter                                      : 74
 5-bit down counter                                    : 1
 5-bit up counter                                      : 2
 6-bit down counter                                    : 37
 6-bit up counter                                      : 23
 6-bit updown counter                                  : 72
 8-bit down counter                                    : 1
 8-bit up counter                                      : 1
# Accumulators                                         : 2
 28-bit up accumulator                                 : 2
# Registers                                            : 3427
 Flip-Flops                                            : 3427
# Comparators                                          : 41
 10-bit comparator greater                             : 3
 144-bit comparator equal                              : 1
 17-bit comparator equal                               : 1
 18-bit comparator equal                               : 1
 2-bit comparator less                                 : 1
 3-bit comparator less                                 : 2
 3-bit comparator lessequal                            : 1
 5-bit comparator greatequal                           : 5
 5-bit comparator greater                              : 5
 5-bit comparator less                                 : 1
 6-bit comparator lessequal                            : 18
 72-bit comparator equal                               : 1
 9-bit comparator greatequal                           : 1
# Multiplexers                                         : 1
 144-bit 4-to-1 multiplexer                            : 1
# Xors                                                 : 170
 1-bit xor2                                            : 167
 1-bit xor4                                            : 1
 28-bit xor2                                           : 1
 72-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <A_CMD_1> (without init value) has a constant value of 0 in block <mem_test>.
WARNING:Xst:1710 - FF/Latch  <U_CMD_1> (without init value) has a constant value of 0 in block <ddr_test_sm>.
WARNING:Xst:1710 - FF/Latch  <CORE_CMD_1> (without init value) has a constant value of 0 in block <ddr_interface>.
WARNING:Xst:1710 - FF/Latch  <mig_APP_AF_ADDR_28> (without init value) has a constant value of 0 in block <mig_adapt>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <mig_APP_AF_ADDR_29> (without init value) has a constant value of 0 in block <mig_adapt>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <mig_APP_AF_ADDR_30> (without init value) has a constant value of 0 in block <mig_adapt>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <mig_APP_AF_ADDR_31> (without init value) has a constant value of 0 in block <mig_adapt>.
INFO:Xst:2261 - The FF/Latch <A_CMD_2> in Unit <mem_test> is equivalent to the following FF/Latch, which will be removed : <A_CMD_VALID> 
INFO:Xst:2261 - The FF/Latch <A_DATA_IN_28> in Unit <mem_test> is equivalent to the following 43 FFs/Latches, which will be removed : <A_DATA_IN_29> <A_DATA_IN_30> <A_DATA_IN_31> <A_DATA_IN_32> <A_DATA_IN_33> <A_DATA_IN_34> <A_DATA_IN_35> <A_DATA_IN_36> <A_DATA_IN_37> <A_DATA_IN_38> <A_DATA_IN_39> <A_DATA_IN_40> <A_DATA_IN_41> <A_DATA_IN_42> <A_DATA_IN_43> <A_DATA_IN_44> <A_DATA_IN_45> <A_DATA_IN_46> <A_DATA_IN_47> <A_DATA_IN_48> <A_DATA_IN_49> <A_DATA_IN_50> <A_DATA_IN_51> <A_DATA_IN_52> <A_DATA_IN_53> <A_DATA_IN_54> <A_DATA_IN_55> <A_DATA_IN_56> <A_DATA_IN_57> <A_DATA_IN_58> <A_DATA_IN_59> <A_DATA_IN_60> <A_DATA_IN_61> <A_DATA_IN_62> <A_DATA_IN_63> <A_DATA_IN_64> <A_DATA_IN_65> <A_DATA_IN_66> <A_DATA_IN_67> <A_DATA_IN_68> <A_DATA_IN_69> <A_DATA_IN_70> <A_DATA_IN_71> 
INFO:Xst:2261 - The FF/Latch <A_DATA_IN_100> in Unit <mem_test> is equivalent to the following 43 FFs/Latches, which will be removed : <A_DATA_IN_101> <A_DATA_IN_102> <A_DATA_IN_103> <A_DATA_IN_104> <A_DATA_IN_105> <A_DATA_IN_106> <A_DATA_IN_107> <A_DATA_IN_108> <A_DATA_IN_109> <A_DATA_IN_110> <A_DATA_IN_111> <A_DATA_IN_112> <A_DATA_IN_113> <A_DATA_IN_114> <A_DATA_IN_115> <A_DATA_IN_116> <A_DATA_IN_117> <A_DATA_IN_118> <A_DATA_IN_119> <A_DATA_IN_120> <A_DATA_IN_121> <A_DATA_IN_122> <A_DATA_IN_123> <A_DATA_IN_124> <A_DATA_IN_125> <A_DATA_IN_126> <A_DATA_IN_127> <A_DATA_IN_128> <A_DATA_IN_129> <A_DATA_IN_130> <A_DATA_IN_131> <A_DATA_IN_132> <A_DATA_IN_133> <A_DATA_IN_134> <A_DATA_IN_135> <A_DATA_IN_136> <A_DATA_IN_137> <A_DATA_IN_138> <A_DATA_IN_139> <A_DATA_IN_140> <A_DATA_IN_141> <A_DATA_IN_142> <A_DATA_IN_143> 
INFO:Xst:2261 - The FF/Latch <init_data_72> in Unit <mig_backend_fifos_0> is equivalent to the following 35 FFs/Latches, which will be removed : <init_data_74> <init_data_76> <init_data_78> <init_data_80> <init_data_82> <init_data_84> <init_data_86> <init_data_88> <init_data_90> <init_data_92> <init_data_94> <init_data_96> <init_data_98> <init_data_100> <init_data_102> <init_data_104> <init_data_106> <init_data_108> <init_data_110> <init_data_112> <init_data_114> <init_data_116> <init_data_118> <init_data_120> <init_data_122> <init_data_124> <init_data_126> <init_data_128> <init_data_130> <init_data_132> <init_data_134> <init_data_136> <init_data_138> <init_data_140> <init_data_142> 
INFO:Xst:2261 - The FF/Latch <init_data_1> in Unit <mig_backend_fifos_0> is equivalent to the following 35 FFs/Latches, which will be removed : <init_data_3> <init_data_5> <init_data_7> <init_data_9> <init_data_11> <init_data_13> <init_data_15> <init_data_17> <init_data_19> <init_data_21> <init_data_23> <init_data_25> <init_data_27> <init_data_29> <init_data_31> <init_data_33> <init_data_35> <init_data_37> <init_data_39> <init_data_41> <init_data_43> <init_data_45> <init_data_47> <init_data_49> <init_data_51> <init_data_53> <init_data_55> <init_data_57> <init_data_59> <init_data_61> <init_data_63> <init_data_65> <init_data_67> <init_data_69> <init_data_71> 
INFO:Xst:2261 - The FF/Latch <init_data_0> in Unit <mig_backend_fifos_0> is equivalent to the following 35 FFs/Latches, which will be removed : <init_data_2> <init_data_4> <init_data_6> <init_data_8> <init_data_10> <init_data_12> <init_data_14> <init_data_16> <init_data_18> <init_data_20> <init_data_22> <init_data_24> <init_data_26> <init_data_28> <init_data_30> <init_data_32> <init_data_34> <init_data_36> <init_data_38> <init_data_40> <init_data_42> <init_data_44> <init_data_46> <init_data_48> <init_data_50> <init_data_52> <init_data_54> <init_data_56> <init_data_58> <init_data_60> <init_data_62> <init_data_64> <init_data_66> <init_data_68> <init_data_70> 
INFO:Xst:2261 - The FF/Latch <init_data_73> in Unit <mig_backend_fifos_0> is equivalent to the following 35 FFs/Latches, which will be removed : <init_data_75> <init_data_77> <init_data_79> <init_data_81> <init_data_83> <init_data_85> <init_data_87> <init_data_89> <init_data_91> <init_data_93> <init_data_95> <init_data_97> <init_data_99> <init_data_101> <init_data_103> <init_data_105> <init_data_107> <init_data_109> <init_data_111> <init_data_113> <init_data_115> <init_data_117> <init_data_119> <init_data_121> <init_data_123> <init_data_125> <init_data_127> <init_data_129> <init_data_131> <init_data_133> <init_data_135> <init_data_137> <init_data_139> <init_data_141> <init_data_143> 
INFO:Xst:2261 - The FF/Latch <mig_APP_AF_WREN> in Unit <mig_adapt> is equivalent to the following FF/Latch, which will be removed : <mig_APP_AF_ADDR_34> 
WARNING:Xst:1293 - FF/Latch  <delay_counter_ddr_test_sm_0> has a constant value of 0 in block <ddr_test_sm>.
WARNING:Xst:1710 - FF/Latch  <A_ADDR_0> (without init value) has a constant value of 0 in block <mem_test>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <address_r_0> (without init value) has a constant value of 0 in block <mem_test>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <address_w_0> (without init value) has a constant value of 0 in block <mem_test>.
INFO:Xst:2261 - The FF/Latch <A_DATA_IN_0> in Unit <mem_test> is equivalent to the following FF/Latch, which will be removed : <A_DATA_IN_28> 
INFO:Xst:2261 - The FF/Latch <A_DATA_IN_72> in Unit <mem_test> is equivalent to the following FF/Latch, which will be removed : <A_DATA_IN_100> 
INFO:Xst:2261 - The FF/Latch <init_data_0> in Unit <mig_backend_fifos_0> is equivalent to the following FF/Latch, which will be removed : <init_count_FFd1> 

Optimizing unit <ddr_wrapper_128d_27a_r1> ...

Optimizing unit <mig_idelay_ctrl> ...

Optimizing unit <mctrl_iface> ...

Optimizing unit <ddr_wishbone> ...

Optimizing unit <DDR_Interface_FSM> ...
WARNING:Xst:1710 - FF/Latch  <WR1_cnt_4> (without init value) has a constant value of 0 in block <DDR_Interface_FSM>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <WR2_cnt_4> (without init value) has a constant value of 0 in block <DDR_Interface_FSM>.
WARNING:Xst:1710 - FF/Latch  <WR1_cnt_4> (without init value) has a constant value of 0 in block <DDR_Interface_FSM>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <WR2_cnt_4> (without init value) has a constant value of 0 in block <DDR_Interface_FSM>.

Optimizing unit <mig_infrastructure> ...

Optimizing unit <mig_ddr_controller_0> ...
WARNING:Xst:1710 - FF/Latch  <wr_to_rd_count_3> (without init value) has a constant value of 0 in block <mig_ddr_controller_0>.
WARNING:Xst:2677 - Node <wr_to_rd_count_3> of sequential type is unconnected in block <mig_ddr_controller_0>.
WARNING:Xst:1710 - FF/Latch  <wr_to_rd_count_3> (without init value) has a constant value of 0 in block <mig_ddr_controller_0>.
WARNING:Xst:2677 - Node <wr_to_rd_count_3> of sequential type is unconnected in block <mig_ddr_controller_0>.

Optimizing unit <mig_data_write_0> ...

Optimizing unit <mig_tap_ctrl_0> ...

Optimizing unit <mig_data_tap_inc_0> ...

Optimizing unit <mig_pattern_compare4> ...

Optimizing unit <mem_test> ...

Optimizing unit <adr_gen> ...

Optimizing unit <dat_gen> ...

Optimizing unit <dat_path> ...

Optimizing unit <ddr_test_sm> ...

Optimizing unit <double_sync_1> ...

Optimizing unit <double_sync_2> ...

Optimizing unit <mig_infrastructure_iobs_0> ...

Optimizing unit <mig_controller_iobs_0> ...

Optimizing unit <mig_v4_dqs_iob> ...

Optimizing unit <mig_v4_dq_iob> ...

Optimizing unit <mig_RAM_D_0> ...

Optimizing unit <mig_rd_wr_addr_fifo_0> ...

Optimizing unit <mig_wr_data_fifo_16> ...

Optimizing unit <mig_wr_data_fifo_8> ...

Optimizing unit <ddr_tester> ...

Optimizing unit <mig_tap_logic_0> ...

Optimizing unit <RAF1> ...

Optimizing unit <RAF2> ...

Optimizing unit <RAF3> ...

Optimizing unit <SRDF> ...

Optimizing unit <use_128_data.WF1> ...

Optimizing unit <use_128_data.WF2> ...

Optimizing unit <use_128_data.RDF1> ...

Optimizing unit <use_128_data.RDF2> ...

Optimizing unit <use_128_data.RDF3> ...

Optimizing unit <ddr_interface> ...
WARNING:Xst:1710 - FF/Latch  <CORE_CMD_2> (without init value) has a constant value of 1 in block <ddr_interface>.

Optimizing unit <mig_data_path_iobs_0> ...

Optimizing unit <mig_backend_fifos_0> ...
INFO:Xst:2261 - The FF/Latch <init_data_73> in Unit <mig_backend_fifos_0> is equivalent to the following FF/Latch, which will be removed : <init_count_FFd2> 
INFO:Xst:2261 - The FF/Latch <init_data_73> in Unit <mig_backend_fifos_0> is equivalent to the following FF/Latch, which will be removed : <init_count_FFd2> 

Optimizing unit <mig_rd_data_fifo_0> ...

Optimizing unit <mig_data_path_0> ...

Optimizing unit <mig_iobs_0> ...

Optimizing unit <mig_rd_data_0> ...

Optimizing unit <mig_user_interface_0> ...

Optimizing unit <mig_top_0> ...

Optimizing unit <mig> ...

Optimizing unit <mig_adapt> ...

Optimizing unit <ddr_top> ...
WARNING:Xst:1710 - FF/Latch  <wr_to_rd_count_3> (without init value) has a constant value of 0 in block <mig_ddr_controller_0>.
WARNING:Xst:2677 - Node <wr_to_rd_count_3> of sequential type is unconnected in block <mig_ddr_controller_0>.
WARNING:Xst:1710 - FF/Latch  <wr_to_rd_count_3> (without init value) has a constant value of 0 in block <mig_ddr_controller_0>.
WARNING:Xst:2677 - Node <wr_to_rd_count_3> of sequential type is unconnected in block <mig_ddr_controller_0>.
WARNING:Xst:1710 - FF/Latch  <mig_APP_AF_ADDR_0> (without init value) has a constant value of 0 in block <DDR_controller>.
WARNING:Xst:1710 - FF/Latch  <mig_APP_AF_ADDR_33> (without init value) has a constant value of 0 in block <DDR_controller>.
WARNING:Xst:1710 - FF/Latch  <app_af_addr_r_0> (without init value) has a constant value of 0 in block <rd_wr_addr_fifo_00>.
WARNING:Xst:1710 - FF/Latch  <app_af_addr_r_28> (without init value) has a constant value of 0 in block <rd_wr_addr_fifo_00>.
WARNING:Xst:1710 - FF/Latch  <app_af_addr_r_29> (without init value) has a constant value of 0 in block <rd_wr_addr_fifo_00>.
WARNING:Xst:1710 - FF/Latch  <app_af_addr_r_30> (without init value) has a constant value of 0 in block <rd_wr_addr_fifo_00>.
WARNING:Xst:1710 - FF/Latch  <app_af_addr_r_31> (without init value) has a constant value of 0 in block <rd_wr_addr_fifo_00>.
WARNING:Xst:1710 - FF/Latch  <app_af_addr_r_33> (without init value) has a constant value of 0 in block <rd_wr_addr_fifo_00>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <compare_value_r_28> (without init value) has a constant value of 0 in block <rd_wr_addr_fifo_00>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <fifo_input_addr_r_33> (without init value) has a constant value of 0 in block <rd_wr_addr_fifo_00>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <fifo_input_addr_r_31> (without init value) has a constant value of 0 in block <rd_wr_addr_fifo_00>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <fifo_input_addr_r_30> (without init value) has a constant value of 0 in block <rd_wr_addr_fifo_00>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <fifo_input_addr_r_29> (without init value) has a constant value of 0 in block <rd_wr_addr_fifo_00>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <fifo_input_addr_r_28> (without init value) has a constant value of 0 in block <rd_wr_addr_fifo_00>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <fifo_input_addr_r_0> (without init value) has a constant value of 0 in block <rd_wr_addr_fifo_00>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <fifo_input_270_0> (without init value) has a constant value of 0 in block <rd_wr_addr_fifo_00>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <fifo_input_270_28> (without init value) has a constant value of 0 in block <rd_wr_addr_fifo_00>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <fifo_input_270_29> (without init value) has a constant value of 0 in block <rd_wr_addr_fifo_00>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <fifo_input_270_30> (without init value) has a constant value of 0 in block <rd_wr_addr_fifo_00>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <fifo_input_270_31> (without init value) has a constant value of 0 in block <rd_wr_addr_fifo_00>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <fifo_input_270_33> (without init value) has a constant value of 0 in block <rd_wr_addr_fifo_00>.
WARNING:Xst:1290 - Hierarchical block <adr_generator> is unconnected in block <DDR_test>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <data_generator> is unconnected in block <DDR_test>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <data_path> is unconnected in block <DDR_test>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <mem_test_controller> is unconnected in block <DDR_test>.
   It will be removed from the design.
WARNING:Xst:2677 - Node <rst200_sync_r_0> of sequential type is unconnected in block <infrastructure0>.
WARNING:Xst:2677 - Node <rst90_sync_r_0> of sequential type is unconnected in block <infrastructure0>.
WARNING:Xst:2677 - Node <rst90_sync_r_1> of sequential type is unconnected in block <infrastructure0>.
WARNING:Xst:2677 - Node <rst200_sync_r_1> of sequential type is unconnected in block <infrastructure0>.
WARNING:Xst:2677 - Node <rst90_sync_r_2> of sequential type is unconnected in block <infrastructure0>.
WARNING:Xst:2677 - Node <rst200_sync_r_2> of sequential type is unconnected in block <infrastructure0>.
WARNING:Xst:2677 - Node <rst90_sync_r_3> of sequential type is unconnected in block <infrastructure0>.
WARNING:Xst:2677 - Node <rst200_sync_r_3> of sequential type is unconnected in block <infrastructure0>.
WARNING:Xst:2677 - Node <rst90_sync_r_4> of sequential type is unconnected in block <infrastructure0>.
WARNING:Xst:2677 - Node <rst200_sync_r_4> of sequential type is unconnected in block <infrastructure0>.
WARNING:Xst:2677 - Node <rst90_sync_r_5> of sequential type is unconnected in block <infrastructure0>.
WARNING:Xst:2677 - Node <rst200_sync_r_5> of sequential type is unconnected in block <infrastructure0>.
WARNING:Xst:2677 - Node <rst90_sync_r_6> of sequential type is unconnected in block <infrastructure0>.
WARNING:Xst:2677 - Node <rst200_sync_r_6> of sequential type is unconnected in block <infrastructure0>.
WARNING:Xst:2677 - Node <rst90_sync_r_7> of sequential type is unconnected in block <infrastructure0>.
WARNING:Xst:2677 - Node <rst200_sync_r_7> of sequential type is unconnected in block <infrastructure0>.
WARNING:Xst:2677 - Node <rst90_sync_r_8> of sequential type is unconnected in block <infrastructure0>.
WARNING:Xst:2677 - Node <rst200_sync_r_8> of sequential type is unconnected in block <infrastructure0>.
WARNING:Xst:2677 - Node <rst90_sync_r_9> of sequential type is unconnected in block <infrastructure0>.
WARNING:Xst:2677 - Node <rst200_sync_r_9> of sequential type is unconnected in block <infrastructure0>.
WARNING:Xst:2677 - Node <rst90_sync_r_10> of sequential type is unconnected in block <infrastructure0>.
WARNING:Xst:2677 - Node <rst200_sync_r_10> of sequential type is unconnected in block <infrastructure0>.
WARNING:Xst:2677 - Node <rst90_sync_r_11> of sequential type is unconnected in block <infrastructure0>.
WARNING:Xst:2677 - Node <rst200_sync_r_11> of sequential type is unconnected in block <infrastructure0>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_51_0> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_51_1> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_51_2> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_51_3> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_51_4> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_51_5> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_46_0> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_46_1> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_46_2> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_46_3> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_46_4> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_46_5> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_52_0> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_52_1> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_52_2> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_52_3> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_52_4> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_52_5> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_3_0> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_3_1> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_3_2> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_3_3> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_3_4> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_3_5> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_4_0> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_4_1> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_4_2> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_4_3> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_4_4> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_4_5> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_47_0> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_47_1> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_47_2> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_47_3> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_47_4> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_47_5> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_53_0> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_53_1> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_53_2> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_53_3> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_53_4> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_53_5> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_5_0> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_5_1> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_5_2> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_5_3> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_5_4> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_5_5> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_48_0> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_48_1> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_48_2> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_48_3> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_48_4> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_48_5> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_6_0> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_6_1> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_6_2> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_6_3> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_6_4> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_6_5> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_49_0> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_49_1> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_49_2> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_49_3> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_49_4> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_49_5> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_54_0> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_54_1> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_54_2> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_54_3> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_54_4> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_54_5> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_7_0> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_7_1> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_7_2> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_7_3> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_7_4> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_7_5> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_55_0> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_55_1> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_55_2> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_55_3> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_55_4> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_55_5> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_60_0> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_60_1> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_60_2> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_60_3> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_60_4> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_60_5> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_8_0> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_8_1> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_8_2> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_8_3> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_8_4> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_8_5> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_61_0> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_61_1> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_61_2> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_61_3> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_61_4> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_61_5> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_62_0> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_62_1> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_62_2> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_62_3> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_62_4> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_62_5> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_56_0> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_56_1> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_56_2> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_56_3> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_56_4> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_56_5> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_57_0> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_57_1> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_57_2> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_57_3> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_57_4> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_57_5> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_9_0> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_9_1> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_9_2> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_9_3> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_9_4> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_9_5> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_59_0> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_59_1> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_59_2> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_59_3> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_59_4> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_59_5> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_63_0> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_63_1> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_63_2> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_63_3> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_63_4> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_63_5> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_58_0> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_58_1> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_58_2> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_58_3> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_58_4> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_58_5> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_70_0> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_70_1> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_70_2> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_70_3> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_70_4> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_70_5> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_64_0> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_64_1> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_64_2> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_64_3> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_64_4> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_64_5> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_65_0> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_65_1> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_65_2> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_65_3> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_65_4> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_65_5> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_71_0> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_71_1> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_71_2> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_71_3> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_71_4> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_71_5> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_69_0> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_69_1> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_69_2> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_69_3> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_69_4> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_69_5> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_66_0> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_66_1> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_66_2> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_66_3> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_66_4> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_66_5> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_67_0> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_67_1> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_67_2> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_67_3> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_67_4> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_67_5> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_10_0> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_10_1> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_10_2> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_10_3> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_10_4> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_10_5> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_68_0> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_68_1> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_68_2> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_68_3> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_68_4> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_68_5> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_11_0> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_11_1> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_11_2> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_11_3> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_11_4> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_11_5> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_13_0> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_13_1> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_13_2> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_13_3> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_13_4> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_13_5> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_12_0> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_12_1> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_12_2> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_12_3> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_12_4> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_12_5> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_15_0> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_15_1> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_15_2> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_15_3> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_15_4> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_15_5> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_14_0> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_14_1> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_14_2> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_14_3> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_14_4> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_14_5> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_22_0> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_22_1> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_22_2> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_22_3> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_22_4> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_22_5> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_20_0> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_20_1> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_20_2> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_20_3> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_20_4> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_20_5> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_21_0> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_21_1> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_21_2> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_21_3> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_21_4> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_21_5> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_18_0> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_18_1> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_18_2> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_18_3> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_18_4> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_18_5> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_16_0> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_16_1> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_16_2> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_16_3> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_16_4> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_16_5> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_17_0> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_17_1> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_17_2> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_17_3> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_17_4> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_17_5> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_23_0> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_23_1> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_23_2> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_23_3> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_23_4> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_23_5> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_19_0> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_19_1> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_19_2> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_19_3> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_19_4> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_19_5> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_24_0> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_24_1> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_24_2> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_24_3> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_24_4> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_24_5> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_25_0> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_25_1> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_25_2> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_25_3> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_25_4> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_25_5> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_30_0> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_30_1> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_30_2> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_30_3> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_30_4> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_30_5> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_26_0> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_26_1> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_26_2> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_26_3> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_26_4> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_26_5> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_27_0> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_27_1> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_27_2> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_27_3> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_27_4> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_27_5> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_31_0> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_31_1> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_31_2> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_31_3> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_31_4> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_31_5> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_28_0> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_28_1> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_28_2> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_28_3> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_28_4> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_28_5> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_32_0> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_32_1> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_32_2> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_32_3> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_32_4> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_32_5> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_33_0> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_33_1> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_33_2> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_33_3> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_33_4> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_33_5> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_40_0> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_40_1> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_40_2> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_40_3> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_40_4> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_40_5> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_29_0> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_29_1> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_29_2> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_29_3> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_29_4> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_29_5> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_34_0> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_34_1> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_34_2> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_34_3> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_34_4> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_34_5> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_36_0> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_36_1> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_36_2> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_36_3> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_36_4> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_36_5> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_35_0> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_35_1> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_35_2> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_35_3> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_35_4> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_35_5> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_41_0> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_41_1> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_41_2> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_41_3> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_41_4> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_41_5> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_37_0> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_37_1> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_37_2> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_37_3> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_37_4> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_37_5> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_0_0> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_0_1> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_0_2> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_0_3> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_0_4> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_0_5> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_42_0> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_42_1> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_42_2> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_42_3> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_42_4> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_42_5> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_38_0> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_38_1> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_38_2> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_38_3> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_38_4> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_38_5> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_43_0> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_43_1> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_43_2> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_43_3> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_43_4> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_43_5> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_39_0> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_39_1> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_39_2> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_39_3> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_39_4> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_39_5> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_1_0> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_1_1> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_1_2> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_1_3> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_1_4> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_1_5> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_44_0> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_44_1> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_44_2> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_44_3> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_44_4> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_44_5> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_45_0> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_45_1> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_45_2> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_45_3> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_45_4> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_45_5> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_2_0> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_2_1> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_2_2> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_2_3> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_2_4> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_2_5> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_50_0> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_50_1> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_50_2> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_50_3> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_50_4> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <dbg_dq_tap_cnt_50_5> of sequential type is unconnected in block <tap_logic_00>.
WARNING:Xst:2677 - Node <comp_error_r> of sequential type is unconnected in block <pattern_17>.
WARNING:Xst:2677 - Node <comp_error_r> of sequential type is unconnected in block <pattern_16>.
WARNING:Xst:2677 - Node <comp_error_r> of sequential type is unconnected in block <pattern_15>.
WARNING:Xst:2677 - Node <comp_error_r> of sequential type is unconnected in block <pattern_14>.
WARNING:Xst:2677 - Node <comp_error_r> of sequential type is unconnected in block <pattern_13>.
WARNING:Xst:2677 - Node <comp_error_r> of sequential type is unconnected in block <pattern_12>.
WARNING:Xst:2677 - Node <comp_error_r> of sequential type is unconnected in block <pattern_11>.
WARNING:Xst:2677 - Node <comp_error_r> of sequential type is unconnected in block <pattern_10>.
WARNING:Xst:2677 - Node <comp_error_r> of sequential type is unconnected in block <pattern_9>.
WARNING:Xst:2677 - Node <comp_error_r> of sequential type is unconnected in block <pattern_8>.
WARNING:Xst:2677 - Node <comp_error_r> of sequential type is unconnected in block <pattern_7>.
WARNING:Xst:2677 - Node <comp_error_r> of sequential type is unconnected in block <pattern_6>.
WARNING:Xst:2677 - Node <comp_error_r> of sequential type is unconnected in block <pattern_5>.
WARNING:Xst:2677 - Node <comp_error_r> of sequential type is unconnected in block <pattern_4>.
WARNING:Xst:2677 - Node <comp_error_r> of sequential type is unconnected in block <pattern_3>.
WARNING:Xst:2677 - Node <comp_error_r> of sequential type is unconnected in block <pattern_2>.
WARNING:Xst:2677 - Node <comp_error_r> of sequential type is unconnected in block <pattern_1>.
WARNING:Xst:2677 - Node <comp_error_r> of sequential type is unconnected in block <pattern_0>.
WARNING:Xst:2677 - Node <fifo_rd_en_r2> of sequential type is unconnected in block <gen_fifo[17].u_rd_fifo>.
WARNING:Xst:2677 - Node <fifo_rd_en_r2> of sequential type is unconnected in block <gen_fifo[16].u_rd_fifo>.
WARNING:Xst:2677 - Node <fifo_rd_en_r2> of sequential type is unconnected in block <gen_fifo[15].u_rd_fifo>.
WARNING:Xst:2677 - Node <fifo_rd_en_r2> of sequential type is unconnected in block <gen_fifo[14].u_rd_fifo>.
WARNING:Xst:2677 - Node <fifo_rd_en_r2> of sequential type is unconnected in block <gen_fifo[13].u_rd_fifo>.
WARNING:Xst:2677 - Node <fifo_rd_en_r2> of sequential type is unconnected in block <gen_fifo[12].u_rd_fifo>.
WARNING:Xst:2677 - Node <fifo_rd_en_r2> of sequential type is unconnected in block <gen_fifo[11].u_rd_fifo>.
WARNING:Xst:2677 - Node <fifo_rd_en_r2> of sequential type is unconnected in block <gen_fifo[10].u_rd_fifo>.
WARNING:Xst:2677 - Node <fifo_rd_en_r2> of sequential type is unconnected in block <gen_fifo[9].u_rd_fifo>.
WARNING:Xst:2677 - Node <fifo_rd_en_r2> of sequential type is unconnected in block <gen_fifo[8].u_rd_fifo>.
WARNING:Xst:2677 - Node <fifo_rd_en_r2> of sequential type is unconnected in block <gen_fifo[7].u_rd_fifo>.
WARNING:Xst:2677 - Node <fifo_rd_en_r2> of sequential type is unconnected in block <gen_fifo[6].u_rd_fifo>.
WARNING:Xst:2677 - Node <fifo_rd_en_r2> of sequential type is unconnected in block <gen_fifo[5].u_rd_fifo>.
WARNING:Xst:2677 - Node <fifo_rd_en_r2> of sequential type is unconnected in block <gen_fifo[4].u_rd_fifo>.
WARNING:Xst:2677 - Node <fifo_rd_en_r2> of sequential type is unconnected in block <gen_fifo[3].u_rd_fifo>.
WARNING:Xst:2677 - Node <fifo_rd_en_r2> of sequential type is unconnected in block <gen_fifo[2].u_rd_fifo>.
WARNING:Xst:2677 - Node <fifo_rd_en_r2> of sequential type is unconnected in block <gen_fifo[1].u_rd_fifo>.
WARNING:Xst:1290 - Hierarchical block <idelay_ctrl0> is unconnected in block <mig_core>.
   It will be removed from the design.

Mapping all equations...
Annotating constraints using XCF file 'make.xcf'
XCF parsing done.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ddr_wrapper_128d_27a_r1, actual ratio is 14.
In hierarchy level ddr/DDR_test/U1.
Forward register balancing over carry chain Mcompar_ADDR_TEST_PASS_cmp_eq0000_cy<0>
Forward register balancing over carry chain Mcompar_ADDR_TEST_PASS_cmp_eq0000_cy<16>
INFO:Xst:2261 - The FF/Latch <State_FFd4> in Unit <FSM> is equivalent to the following FF/Latch, which will be removed : <RD2_rd_en_nxt_BRB0> 
INFO:Xst:2261 - The FF/Latch <State_FFd5> in Unit <FSM> is equivalent to the following FF/Latch, which will be removed : <RD3_rd_en_nxt_BRB0> 
INFO:Xst:2261 - The FF/Latch <State_FFd6> in Unit <FSM> is equivalent to the following FF/Latch, which will be removed : <WF1_rd_en_nxt_BRB0> 
INFO:Xst:2261 - The FF/Latch <State_FFd3> in Unit <FSM> is equivalent to the following FF/Latch, which will be removed : <WF2_rd_en_nxt_BRB0> 
INFO:Xst:2260 - The FF/Latch <ddr_cke_r_0> in Unit <ddr_controller_00> is equivalent to the following FF/Latch : <ddr_cke_r_1> 
INFO:Xst:2260 - The FF/Latch <af_addr_r_12> in Unit <ddr_controller_00> is equivalent to the following FF/Latch : <row_addr_r_0> 
INFO:Xst:2260 - The FF/Latch <rd_en_r1> in Unit <pattern_17> is equivalent to the following FF/Latch : <cntrl_rden_r> 
INFO:Xst:2260 - The FF/Latch <rd_en_r1> in Unit <pattern_16> is equivalent to the following FF/Latch : <cntrl_rden_r> 
INFO:Xst:2260 - The FF/Latch <rd_en_r1> in Unit <pattern_15> is equivalent to the following FF/Latch : <cntrl_rden_r> 
INFO:Xst:2260 - The FF/Latch <rd_en_r1> in Unit <pattern_14> is equivalent to the following FF/Latch : <cntrl_rden_r> 
INFO:Xst:2260 - The FF/Latch <rd_en_r1> in Unit <pattern_13> is equivalent to the following FF/Latch : <cntrl_rden_r> 
INFO:Xst:2260 - The FF/Latch <rd_en_r1> in Unit <pattern_12> is equivalent to the following FF/Latch : <cntrl_rden_r> 
INFO:Xst:2260 - The FF/Latch <rd_en_r1> in Unit <pattern_11> is equivalent to the following FF/Latch : <cntrl_rden_r> 
INFO:Xst:2260 - The FF/Latch <rd_en_r1> in Unit <pattern_10> is equivalent to the following FF/Latch : <cntrl_rden_r> 
INFO:Xst:2260 - The FF/Latch <rd_en_r1> in Unit <pattern_9> is equivalent to the following FF/Latch : <cntrl_rden_r> 
INFO:Xst:2260 - The FF/Latch <rd_en_r1> in Unit <pattern_8> is equivalent to the following FF/Latch : <cntrl_rden_r> 
INFO:Xst:2260 - The FF/Latch <rd_en_r1> in Unit <pattern_7> is equivalent to the following FF/Latch : <cntrl_rden_r> 
INFO:Xst:2260 - The FF/Latch <rd_en_r1> in Unit <pattern_6> is equivalent to the following FF/Latch : <cntrl_rden_r> 
INFO:Xst:2260 - The FF/Latch <rd_en_r1> in Unit <pattern_5> is equivalent to the following FF/Latch : <cntrl_rden_r> 
INFO:Xst:2260 - The FF/Latch <rd_en_r1> in Unit <pattern_4> is equivalent to the following FF/Latch : <cntrl_rden_r> 
INFO:Xst:2260 - The FF/Latch <rd_en_r1> in Unit <pattern_3> is equivalent to the following FF/Latch : <cntrl_rden_r> 
INFO:Xst:2260 - The FF/Latch <rd_en_r1> in Unit <pattern_2> is equivalent to the following FF/Latch : <cntrl_rden_r> 
INFO:Xst:2260 - The FF/Latch <rd_en_r1> in Unit <pattern_1> is equivalent to the following FF/Latch : <cntrl_rden_r> 
INFO:Xst:2260 - The FF/Latch <rd_en_r1> in Unit <pattern_0> is equivalent to the following FF/Latch : <cntrl_rden_r> 
INFO:Xst:2260 - The FF/Latch <ddr_cke_r_0> in Unit <ddr_controller_00> is equivalent to the following FF/Latch : <ddr_cke_r_1> 
INFO:Xst:2260 - The FF/Latch <af_addr_r_12> in Unit <ddr_controller_00> is equivalent to the following FF/Latch : <row_addr_r_0> 
INFO:Xst:2260 - The FF/Latch <rd_en_r1> in Unit <pattern_17> is equivalent to the following FF/Latch : <cntrl_rden_r> 
INFO:Xst:2260 - The FF/Latch <rd_en_r1> in Unit <pattern_16> is equivalent to the following FF/Latch : <cntrl_rden_r> 
INFO:Xst:2260 - The FF/Latch <rd_en_r1> in Unit <pattern_15> is equivalent to the following FF/Latch : <cntrl_rden_r> 
INFO:Xst:2260 - The FF/Latch <rd_en_r1> in Unit <pattern_14> is equivalent to the following FF/Latch : <cntrl_rden_r> 
INFO:Xst:2260 - The FF/Latch <rd_en_r1> in Unit <pattern_13> is equivalent to the following FF/Latch : <cntrl_rden_r> 
INFO:Xst:2260 - The FF/Latch <rd_en_r1> in Unit <pattern_12> is equivalent to the following FF/Latch : <cntrl_rden_r> 
INFO:Xst:2260 - The FF/Latch <rd_en_r1> in Unit <pattern_11> is equivalent to the following FF/Latch : <cntrl_rden_r> 
INFO:Xst:2260 - The FF/Latch <rd_en_r1> in Unit <pattern_10> is equivalent to the following FF/Latch : <cntrl_rden_r> 
INFO:Xst:2260 - The FF/Latch <rd_en_r1> in Unit <pattern_9> is equivalent to the following FF/Latch : <cntrl_rden_r> 
INFO:Xst:2260 - The FF/Latch <rd_en_r1> in Unit <pattern_8> is equivalent to the following FF/Latch : <cntrl_rden_r> 
INFO:Xst:2260 - The FF/Latch <rd_en_r1> in Unit <pattern_7> is equivalent to the following FF/Latch : <cntrl_rden_r> 
INFO:Xst:2260 - The FF/Latch <rd_en_r1> in Unit <pattern_6> is equivalent to the following FF/Latch : <cntrl_rden_r> 
INFO:Xst:2260 - The FF/Latch <rd_en_r1> in Unit <pattern_5> is equivalent to the following FF/Latch : <cntrl_rden_r> 
INFO:Xst:2260 - The FF/Latch <rd_en_r1> in Unit <pattern_4> is equivalent to the following FF/Latch : <cntrl_rden_r> 
INFO:Xst:2260 - The FF/Latch <rd_en_r1> in Unit <pattern_3> is equivalent to the following FF/Latch : <cntrl_rden_r> 
INFO:Xst:2260 - The FF/Latch <rd_en_r1> in Unit <pattern_2> is equivalent to the following FF/Latch : <cntrl_rden_r> 
INFO:Xst:2260 - The FF/Latch <rd_en_r1> in Unit <pattern_1> is equivalent to the following FF/Latch : <cntrl_rden_r> 
INFO:Xst:2260 - The FF/Latch <rd_en_r1> in Unit <pattern_0> is equivalent to the following FF/Latch : <cntrl_rden_r> 

Pipelining and Register Balancing Report ...

Processing Unit <ddr/DDR_arbitrator/FSM> :
	Register(s) RD1_rd_en_nxt has(ve) been backward balanced into : RD1_rd_en_nxt_BRB0 .
	Register(s) WF1_rd_en_nxt has(ve) been backward balanced into : WF1_rd_en_nxt_BRB1.
Unit <ddr/DDR_arbitrator/FSM> processed.

Processing Unit <ddr/DDR_controller/mig_core/top_00/user_interface_00/backend_fifos_00/rd_wr_addr_fifo_00> :
	Register(s) fifo_input_addr_r_35 has(ve) been backward balanced into : fifo_input_addr_r_35_BRB0.
Unit <ddr/DDR_controller/mig_core/top_00/user_interface_00/backend_fifos_00/rd_wr_addr_fifo_00> processed.
FlipFlop ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/gen_data_tap_inc[0].u_data_tap_inc/chan_sel_int_1 has been replicated 1 time(s)
FlipFlop ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/gen_data_tap_inc[0].u_data_tap_inc/chan_sel_int_2 has been replicated 1 time(s)
FlipFlop ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/gen_data_tap_inc[10].u_data_tap_inc/chan_sel_int_1 has been replicated 1 time(s)
FlipFlop ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/gen_data_tap_inc[10].u_data_tap_inc/chan_sel_int_2 has been replicated 1 time(s)
FlipFlop ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/gen_data_tap_inc[11].u_data_tap_inc/chan_sel_int_1 has been replicated 1 time(s)
FlipFlop ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/gen_data_tap_inc[11].u_data_tap_inc/chan_sel_int_2 has been replicated 1 time(s)
FlipFlop ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/gen_data_tap_inc[12].u_data_tap_inc/chan_sel_int_1 has been replicated 1 time(s)
FlipFlop ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/gen_data_tap_inc[12].u_data_tap_inc/chan_sel_int_2 has been replicated 1 time(s)
FlipFlop ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/gen_data_tap_inc[13].u_data_tap_inc/chan_sel_int_1 has been replicated 1 time(s)
FlipFlop ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/gen_data_tap_inc[13].u_data_tap_inc/chan_sel_int_2 has been replicated 1 time(s)
FlipFlop ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/gen_data_tap_inc[14].u_data_tap_inc/chan_sel_int_1 has been replicated 1 time(s)
FlipFlop ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/gen_data_tap_inc[14].u_data_tap_inc/chan_sel_int_2 has been replicated 1 time(s)
FlipFlop ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/gen_data_tap_inc[15].u_data_tap_inc/chan_sel_int_1 has been replicated 1 time(s)
FlipFlop ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/gen_data_tap_inc[15].u_data_tap_inc/chan_sel_int_2 has been replicated 1 time(s)
FlipFlop ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/gen_data_tap_inc[16].u_data_tap_inc/chan_sel_int_1 has been replicated 1 time(s)
FlipFlop ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/gen_data_tap_inc[16].u_data_tap_inc/chan_sel_int_2 has been replicated 1 time(s)
FlipFlop ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/gen_data_tap_inc[17].u_data_tap_inc/chan_sel_int_1 has been replicated 1 time(s)
FlipFlop ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/gen_data_tap_inc[17].u_data_tap_inc/chan_sel_int_2 has been replicated 1 time(s)
FlipFlop ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/gen_data_tap_inc[1].u_data_tap_inc/chan_sel_int_1 has been replicated 1 time(s)
FlipFlop ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/gen_data_tap_inc[1].u_data_tap_inc/chan_sel_int_2 has been replicated 1 time(s)
FlipFlop ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/gen_data_tap_inc[2].u_data_tap_inc/chan_sel_int_1 has been replicated 1 time(s)
FlipFlop ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/gen_data_tap_inc[2].u_data_tap_inc/chan_sel_int_2 has been replicated 1 time(s)
FlipFlop ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/gen_data_tap_inc[3].u_data_tap_inc/chan_sel_int_1 has been replicated 1 time(s)
FlipFlop ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/gen_data_tap_inc[3].u_data_tap_inc/chan_sel_int_2 has been replicated 1 time(s)
FlipFlop ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/gen_data_tap_inc[4].u_data_tap_inc/chan_sel_int_1 has been replicated 1 time(s)
FlipFlop ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/gen_data_tap_inc[4].u_data_tap_inc/chan_sel_int_2 has been replicated 1 time(s)
FlipFlop ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/gen_data_tap_inc[5].u_data_tap_inc/chan_sel_int_1 has been replicated 1 time(s)
FlipFlop ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/gen_data_tap_inc[5].u_data_tap_inc/chan_sel_int_2 has been replicated 1 time(s)
FlipFlop ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/gen_data_tap_inc[6].u_data_tap_inc/chan_sel_int_1 has been replicated 1 time(s)
FlipFlop ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/gen_data_tap_inc[6].u_data_tap_inc/chan_sel_int_2 has been replicated 1 time(s)
FlipFlop ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/gen_data_tap_inc[7].u_data_tap_inc/chan_sel_int_1 has been replicated 1 time(s)
FlipFlop ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/gen_data_tap_inc[7].u_data_tap_inc/chan_sel_int_2 has been replicated 1 time(s)
FlipFlop ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/gen_data_tap_inc[8].u_data_tap_inc/chan_sel_int_1 has been replicated 1 time(s)
FlipFlop ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/gen_data_tap_inc[8].u_data_tap_inc/chan_sel_int_2 has been replicated 1 time(s)
FlipFlop ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/gen_data_tap_inc[9].u_data_tap_inc/chan_sel_int_1 has been replicated 1 time(s)
FlipFlop ddr/DDR_controller/mig_core/top_00/data_path_00/tap_logic_00/gen_data_tap_inc[9].u_data_tap_inc/chan_sel_int_2 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <ddr_controller_00> :
INFO:Xst:741 - HDL ADVISOR - A 4-bit shift register was found for signal <ctrl_dummyread_start> and currently occupies 4 logic cells (2 slices). Removing the set/reset logic would take advantage of SRL16 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <ddr_controller_00> processed.

Processing Unit <infrastructure0> :
INFO:Xst:741 - HDL ADVISOR - A 12-bit shift register was found for signal <sys_rst> and currently occupies 12 logic cells (6 slices). Removing the set/reset logic would take advantage of SRL16 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <infrastructure0> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 3766
 Flip-Flops                                            : 3766

=========================================================================

=========================================================================
*                          Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ddr_wrapper_128d_27a_r1.ngc
Output Format                      : NGC
Optimization Goal                  : speed
Keep Hierarchy                     : yes

Design Statistics
# IOs                              : 971

Cell Usage :
# BELS                             : 7734
#      GND                         : 175
#      INV                         : 366
#      LUT1                        : 423
#      LUT2                        : 1537
#      LUT2_D                      : 7
#      LUT2_L                      : 9
#      LUT3                        : 1481
#      LUT3_D                      : 8
#      LUT3_L                      : 22
#      LUT4                        : 1897
#      LUT4_D                      : 8
#      LUT4_L                      : 63
#      MUXCY                       : 948
#      MUXF5                       : 93
#      VCC                         : 162
#      XORCY                       : 535
# FlipFlops/Latches                : 5134
#      FD                          : 692
#      FD_1                        : 9
#      FDC                         : 738
#      FDCE                        : 378
#      FDE                         : 18
#      FDP                         : 70
#      FDPE                        : 117
#      FDR                         : 1123
#      FDR_1                       : 1
#      FDRE                        : 1381
#      FDRS                        : 137
#      FDRSE                       : 99
#      FDS                         : 34
#      FDSE                        : 174
#      IDDR                        : 72
#      ODDR                        : 91
# RAMS                             : 186
#      FIFO16                      : 6
#      RAM16X1D                    : 144
#      RAMB16                      : 36
# IO Buffers                       : 113
#      IOBUF                       : 90
#      OBUF                        : 22
#      OBUFDS                      : 1
# Others                           : 72
#      IDELAY                      : 72
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 4vfx100ff1152-10 

 Number of Slices:                    5797  out of  42176    13%  
 Number of Slice Flip Flops:          5044  out of  84352     5%  
 Number of 4 input LUTs:              6109  out of  84352     7%  
    Number used as logic:             5821
    Number used as RAMs:               288
 Number of IOs:                        971
 Number of bonded IOBs:                  0  out of    576     0%  
    IOB Flip Flops:                     90
 Number of FIFO16/RAMB16s:              42  out of    376    11%  
    Number used as FIFO16s:              6
    Number used as RAMB16s:             36

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-----------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                                           | Load  |
-----------------------------------+-----------------------------------------------------------------------------------------------------------------+-------+
USER_CLK                           | NONE(ddr/DDR_arbitrator/RAF1_BU2/U0/gen_as.fgas/normgen.memblk/mem0.distinst/inst_Mram_mem28)                   | 1240  |
MEM_CLK_0                          | NONE(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[71].v4_dq_iob/iddr_dq)                 | 4800  |
MEM_CLK_90                         | NONE(ddr/DDR_controller/mig_core/top_00/user_interface_00/backend_fifos_00/rd_wr_addr_fifo_00/fifo_input_270_14)| 196   |
-----------------------------------+-----------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                  | Buffer(FF name)                                                                                                                                                        | Load  |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
ddr/DDR_arbitrator/use_128_data.RDF1_BU2/U0/gen_as.fgas/RD_DATA_COUNT<0>(ddr/DDR_arbitrator/use_128_data.RDF1_BU2/U0/gen_as.fgas/XST_GND:G)                                                     | NONE(ddr/DDR_arbitrator/use_128_data.RDF1_BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v4.ram/SDP.SINGLE_PRIM.SDP)| 16    |
ddr/DDR_arbitrator/use_128_data.RDF3_BU2/U0/gen_as.fgas/RD_DATA_COUNT<0>(ddr/DDR_arbitrator/use_128_data.RDF3_BU2/U0/gen_as.fgas/XST_GND:G)                                                     | NONE(ddr/DDR_arbitrator/use_128_data.RDF3_BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v4.ram/SDP.SINGLE_PRIM.SDP)| 16    |
ddr/DDR_arbitrator/use_128_data.RDF2_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_fb(ddr/DDR_arbitrator/use_128_data.RDF2_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0:Q)                           | NONE(ddr/DDR_arbitrator/use_128_data.RDF2_BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_6)                                                                  | 56    |
ddr/DDR_arbitrator/RAF3_BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb(ddr/DDR_arbitrator/RAF3_BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb:Q)                                                        | NONE(ddr/DDR_arbitrator/RAF3_BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_0)             | 41    |
ddr/DDR_arbitrator/RAF2_BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb(ddr/DDR_arbitrator/RAF2_BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb:Q)                                                        | NONE(ddr/DDR_arbitrator/RAF2_BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_4)             | 41    |
ddr/DDR_arbitrator/RAF1_BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb(ddr/DDR_arbitrator/RAF1_BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb:Q)                                                        | NONE(ddr/DDR_arbitrator/RAF1_BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_2)                                                                                 | 41    |
ddr/DDR_arbitrator/use_128_data.RDF3_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_fb(ddr/DDR_arbitrator/use_128_data.RDF3_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0:Q)                           | NONE(ddr/DDR_arbitrator/use_128_data.RDF3_BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x2_0)                                                                 | 56    |
ddr/DDR_arbitrator/use_128_data.WF1_BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb(ddr/DDR_arbitrator/use_128_data.WF1_BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb:Q)                                | NONE(ddr/DDR_arbitrator/use_128_data.WF1_BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_0)                                                                     | 41    |
ddr/DDR_arbitrator/ASYNC_RST(ddr/DDR_arbitrator/ASYNC_RST1:O)                                                                                                                                   | NONE(ddr/DDR_arbitrator/use_128_data.RDF1_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_reg)                                                                                 | 36    |
ddr/DDR_arbitrator/use_128_data.WF2_BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb(ddr/DDR_arbitrator/use_128_data.WF2_BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb:Q)                                | NONE(ddr/DDR_arbitrator/use_128_data.WF2_BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x_0)                                                                   | 41    |
ddr/DDR_arbitrator/use_128_data.RDF2_BU2/U0/gen_as.fgas/RD_DATA_COUNT<0>(ddr/DDR_arbitrator/use_128_data.RDF2_BU2/U0/gen_as.fgas/XST_GND:G)                                                     | NONE(ddr/DDR_arbitrator/use_128_data.RDF2_BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v4.ram/SDP.SINGLE_PRIM.SDP)| 16    |
ddr/DDR_arbitrator/use_128_data.RDF1_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_fb(ddr/DDR_arbitrator/use_128_data.RDF1_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0:Q)                           | NONE(ddr/DDR_arbitrator/use_128_data.RDF1_BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_7)                                                                  | 56    |
ARESET                                                                                                                                                                                          | NONE                                                                                                                                                                   | 2     |
ddr/DDR_controller/mig_core/top_00/user_interface_00/backend_fifos_00/wr_data_fifo_84/rst_r(ddr/DDR_controller/mig_core/top_00/user_interface_00/backend_fifos_00/wr_data_fifo_84/rst_r:Q)      | NONE(ddr/DDR_controller/mig_core/top_00/user_interface_00/backend_fifos_00/wr_data_fifo_84/Wdf_1)                                                                      | 2     |
ddr/DDR_arbitrator/use_128_data.RDF3_BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb(ddr/DDR_arbitrator/use_128_data.RDF3_BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb:Q)                              | NONE(ddr/DDR_arbitrator/use_128_data.RDF3_BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_0)| 73    |
ddr/DDR_arbitrator/use_128_data.WF2_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_fb(ddr/DDR_arbitrator/use_128_data.WF2_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0:Q)                             | NONE(ddr/DDR_arbitrator/use_128_data.WF2_BU2/U0/gen_as.fgas/normgen.memblk/mem0.distinst/dob_i_26)                                                                     | 191   |
ddr/DDR_arbitrator/use_128_data.RDF1_BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb(ddr/DDR_arbitrator/use_128_data.RDF1_BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb:Q)                              | NONE(ddr/DDR_arbitrator/use_128_data.RDF1_BU2/U0/gen_as.fgas/normgen.flblk/wr_data_count_i_6)                                                                          | 73    |
ddr/DDR_arbitrator/RAF2_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_fb(ddr/DDR_arbitrator/RAF2_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0:Q)                                                     | NONE(ddr/DDR_arbitrator/RAF2_BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_3)                   | 64    |
ddr/DDR_arbitrator/SRDF_BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb(ddr/DDR_arbitrator/SRDF_BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb:Q)                                                        | NONE(ddr/DDR_arbitrator/SRDF_BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_1)                   | 73    |
ddr/DDR_arbitrator/use_128_data.RDF2_BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb(ddr/DDR_arbitrator/use_128_data.RDF2_BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb:Q)                              | NONE(ddr/DDR_arbitrator/use_128_data.RDF2_BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_0)      | 73    |
ddr/DDR_arbitrator/RAF1_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_fb(ddr/DDR_arbitrator/RAF1_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0:Q)                                                     | NONE(ddr/DDR_arbitrator/RAF1_BU2/U0/gen_as.fgas/normgen.memblk/mem0.distinst/dob_i_17)                                                                                 | 64    |
ddr/DDR_arbitrator/RAF3_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_fb(ddr/DDR_arbitrator/RAF3_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0:Q)                                                     | NONE(ddr/DDR_arbitrator/RAF3_BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_0)                                                                                  | 64    |
ddr/DDR_arbitrator/use_128_data.WF1_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_fb(ddr/DDR_arbitrator/use_128_data.WF1_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0:Q)                             | NONE(ddr/DDR_arbitrator/use_128_data.WF1_BU2/U0/gen_as.fgas/normgen.memblk/mem0.distinst/dob_i_128)                                                                    | 191   |
ddr/DDR_arbitrator/SRDF_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_fb(ddr/DDR_arbitrator/SRDF_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0:Q)                                                     | NONE(ddr/DDR_arbitrator/SRDF_BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_7)                   | 60    |
ddr/DDR_arbitrator/SRDF_BU2/U0/gen_as.fgas/RD_DATA_COUNT<0>(ddr/DDR_arbitrator/SRDF_BU2/U0/gen_as.fgas/XST_GND:G)                                                                               | NONE(ddr/DDR_arbitrator/SRDF_BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4.ram/SDP.SINGLE_PRIM.SDP)             | 2     |
ddr/DDR_controller/mig_core/top_00/user_interface_00/backend_fifos_00/rd_wr_addr_fifo_00/rst_r(ddr/DDR_controller/mig_core/top_00/user_interface_00/backend_fifos_00/rd_wr_addr_fifo_00/rst_r:Q)| NONE(ddr/DDR_controller/mig_core/top_00/user_interface_00/backend_fifos_00/rd_wr_addr_fifo_00/af_fifo16)                                                               | 2     |
ddr/U2/TEST_RESET(ddr/U2/TEST_RESET:Q)                                                                                                                                                          | NONE(ddr/DDR_test/U1/SRESET)                                                                                                                                           | 2     |
ddr/DDR_controller/mig_core/infrastructure0/rst_tmp(ddr/DDR_controller/mig_core/infrastructure0/rst_tmp1:O)                                                                                     | NONE(ddr/DDR_controller/mig_core/infrastructure0/rst0_sync_r_0)                                                                                                        | 12    |
ddr/DDR_controller/mig_core/top_00/user_interface_00/backend_fifos_00/wr_data_fifo_163/rst_r(ddr/DDR_controller/mig_core/top_00/user_interface_00/backend_fifos_00/wr_data_fifo_163/rst_r:Q)    | NONE(ddr/DDR_controller/mig_core/top_00/user_interface_00/backend_fifos_00/wr_data_fifo_163/Wdf_1)                                                                     | 2     |
ddr/DDR_controller/mig_core/top_00/user_interface_00/backend_fifos_00/wr_data_fifo_162/rst_r(ddr/DDR_controller/mig_core/top_00/user_interface_00/backend_fifos_00/wr_data_fifo_162/rst_r:Q)    | NONE(ddr/DDR_controller/mig_core/top_00/user_interface_00/backend_fifos_00/wr_data_fifo_162/Wdf_1)                                                                     | 2     |
ddr/DDR_controller/mig_core/top_00/user_interface_00/backend_fifos_00/wr_data_fifo_161/rst_r(ddr/DDR_controller/mig_core/top_00/user_interface_00/backend_fifos_00/wr_data_fifo_161/rst_r:Q)    | NONE(ddr/DDR_controller/mig_core/top_00/user_interface_00/backend_fifos_00/wr_data_fifo_161/Wdf_1)                                                                     | 2     |
ddr/DDR_controller/mig_core/top_00/user_interface_00/backend_fifos_00/wr_data_fifo_160/rst_r(ddr/DDR_controller/mig_core/top_00/user_interface_00/backend_fifos_00/wr_data_fifo_160/rst_r:Q)    | NONE(ddr/DDR_controller/mig_core/top_00/user_interface_00/backend_fifos_00/wr_data_fifo_160/Wdf_1)                                                                     | 2     |
ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[34].v4_dq_iob/gnd(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[34].v4_dq_iob/XST_GND:G)              | NONE(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[34].v4_dq_iob/tri_state_dq)                                                                   | 1     |
ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[1].v4_dq_iob/gnd(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[1].v4_dq_iob/XST_GND:G)                | NONE(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[1].v4_dq_iob/tri_state_dq)                                                                    | 1     |
ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[18].v4_dq_iob/gnd(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[18].v4_dq_iob/XST_GND:G)              | NONE(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[18].v4_dq_iob/tri_state_dq)                                                                   | 1     |
ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[29].v4_dq_iob/gnd(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[29].v4_dq_iob/XST_GND:G)              | NONE(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[29].v4_dq_iob/tri_state_dq)                                                                   | 1     |
ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[66].v4_dq_iob/gnd(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[66].v4_dq_iob/XST_GND:G)              | NONE(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[66].v4_dq_iob/tri_state_dq)                                                                   | 1     |
ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[39].v4_dq_iob/gnd(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[39].v4_dq_iob/XST_GND:G)              | NONE(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[39].v4_dq_iob/tri_state_dq)                                                                   | 1     |
ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[61].v4_dq_iob/gnd(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[61].v4_dq_iob/XST_GND:G)              | NONE(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[61].v4_dq_iob/tri_state_dq)                                                                   | 1     |
ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[71].v4_dq_iob/gnd(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[71].v4_dq_iob/XST_GND:G)              | NONE(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[71].v4_dq_iob/tri_state_dq)                                                                   | 1     |
ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[13].v4_dq_iob/gnd(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[13].v4_dq_iob/XST_GND:G)              | NONE(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[13].v4_dq_iob/tri_state_dq)                                                                   | 1     |
ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[24].v4_dq_iob/gnd(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[24].v4_dq_iob/XST_GND:G)              | NONE(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[24].v4_dq_iob/tri_state_dq)                                                                   | 1     |
ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[56].v4_dq_iob/gnd(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[56].v4_dq_iob/XST_GND:G)              | NONE(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[56].v4_dq_iob/tri_state_dq)                                                                   | 1     |
ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[8].v4_dq_iob/gnd(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[8].v4_dq_iob/XST_GND:G)                | NONE(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[8].v4_dq_iob/tri_state_dq)                                                                    | 1     |
ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[46].v4_dq_iob/gnd(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[46].v4_dq_iob/XST_GND:G)              | NONE(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[46].v4_dq_iob/tri_state_dq)                                                                   | 1     |
ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[51].v4_dq_iob/gnd(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[51].v4_dq_iob/XST_GND:G)              | NONE(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[51].v4_dq_iob/tri_state_dq)                                                                   | 1     |
ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[3].v4_dq_iob/gnd(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[3].v4_dq_iob/XST_GND:G)                | NONE(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[3].v4_dq_iob/tri_state_dq)                                                                    | 1     |
ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[41].v4_dq_iob/gnd(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[41].v4_dq_iob/XST_GND:G)              | NONE(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[41].v4_dq_iob/tri_state_dq)                                                                   | 1     |
ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[36].v4_dq_iob/gnd(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[36].v4_dq_iob/XST_GND:G)              | NONE(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[36].v4_dq_iob/tri_state_dq)                                                                   | 1     |
ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[68].v4_dq_iob/gnd(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[68].v4_dq_iob/XST_GND:G)              | NONE(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[68].v4_dq_iob/tri_state_dq)                                                                   | 1     |
ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[20].v4_dq_iob/gnd(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[20].v4_dq_iob/XST_GND:G)              | NONE(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[20].v4_dq_iob/tri_state_dq)                                                                   | 1     |
ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[31].v4_dq_iob/gnd(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[31].v4_dq_iob/XST_GND:G)              | NONE(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[31].v4_dq_iob/tri_state_dq)                                                                   | 1     |
ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[63].v4_dq_iob/gnd(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[63].v4_dq_iob/XST_GND:G)              | NONE(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[63].v4_dq_iob/tri_state_dq)                                                                   | 1     |
ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[15].v4_dq_iob/gnd(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[15].v4_dq_iob/XST_GND:G)              | NONE(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[15].v4_dq_iob/tri_state_dq)                                                                   | 1     |
ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[26].v4_dq_iob/gnd(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[26].v4_dq_iob/XST_GND:G)              | NONE(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[26].v4_dq_iob/tri_state_dq)                                                                   | 1     |
ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[58].v4_dq_iob/gnd(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[58].v4_dq_iob/XST_GND:G)              | NONE(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[58].v4_dq_iob/tri_state_dq)                                                                   | 1     |
ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[10].v4_dq_iob/gnd(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[10].v4_dq_iob/XST_GND:G)              | NONE(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[10].v4_dq_iob/tri_state_dq)                                                                   | 1     |
ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[53].v4_dq_iob/gnd(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[53].v4_dq_iob/XST_GND:G)              | NONE(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[53].v4_dq_iob/tri_state_dq)                                                                   | 1     |
ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[5].v4_dq_iob/gnd(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[5].v4_dq_iob/XST_GND:G)                | NONE(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[5].v4_dq_iob/tri_state_dq)                                                                    | 1     |
ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[43].v4_dq_iob/gnd(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[43].v4_dq_iob/XST_GND:G)              | NONE(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[43].v4_dq_iob/tri_state_dq)                                                                   | 1     |
ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[48].v4_dq_iob/gnd(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[48].v4_dq_iob/XST_GND:G)              | NONE(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[48].v4_dq_iob/tri_state_dq)                                                                   | 1     |
ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[0].v4_dq_iob/gnd(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[0].v4_dq_iob/XST_GND:G)                | NONE(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[0].v4_dq_iob/tri_state_dq)                                                                    | 1     |
ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[38].v4_dq_iob/gnd(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[38].v4_dq_iob/XST_GND:G)              | NONE(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[38].v4_dq_iob/tri_state_dq)                                                                   | 1     |
ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[70].v4_dq_iob/gnd(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[70].v4_dq_iob/XST_GND:G)              | NONE(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[70].v4_dq_iob/tri_state_dq)                                                                   | 1     |
ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[33].v4_dq_iob/gnd(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[33].v4_dq_iob/XST_GND:G)              | NONE(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[33].v4_dq_iob/tri_state_dq)                                                                   | 1     |
ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[65].v4_dq_iob/gnd(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[65].v4_dq_iob/XST_GND:G)              | NONE(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[65].v4_dq_iob/tri_state_dq)                                                                   | 1     |
ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[17].v4_dq_iob/gnd(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[17].v4_dq_iob/XST_GND:G)              | NONE(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[17].v4_dq_iob/tri_state_dq)                                                                   | 1     |
ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[28].v4_dq_iob/gnd(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[28].v4_dq_iob/XST_GND:G)              | NONE(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[28].v4_dq_iob/tri_state_dq)                                                                   | 1     |
ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[60].v4_dq_iob/gnd(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[60].v4_dq_iob/XST_GND:G)              | NONE(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[60].v4_dq_iob/tri_state_dq)                                                                   | 1     |
ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[12].v4_dq_iob/gnd(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[12].v4_dq_iob/XST_GND:G)              | NONE(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[12].v4_dq_iob/tri_state_dq)                                                                   | 1     |
ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[23].v4_dq_iob/gnd(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[23].v4_dq_iob/XST_GND:G)              | NONE(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[23].v4_dq_iob/tri_state_dq)                                                                   | 1     |
ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[55].v4_dq_iob/gnd(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[55].v4_dq_iob/XST_GND:G)              | NONE(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[55].v4_dq_iob/tri_state_dq)                                                                   | 1     |
ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[7].v4_dq_iob/gnd(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[7].v4_dq_iob/XST_GND:G)                | NONE(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[7].v4_dq_iob/tri_state_dq)                                                                    | 1     |
ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[45].v4_dq_iob/gnd(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[45].v4_dq_iob/XST_GND:G)              | NONE(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[45].v4_dq_iob/tri_state_dq)                                                                   | 1     |
ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[50].v4_dq_iob/gnd(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[50].v4_dq_iob/XST_GND:G)              | NONE(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[50].v4_dq_iob/tri_state_dq)                                                                   | 1     |
ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[2].v4_dq_iob/gnd(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[2].v4_dq_iob/XST_GND:G)                | NONE(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[2].v4_dq_iob/tri_state_dq)                                                                    | 1     |
ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[40].v4_dq_iob/gnd(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[40].v4_dq_iob/XST_GND:G)              | NONE(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[40].v4_dq_iob/tri_state_dq)                                                                   | 1     |
ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[35].v4_dq_iob/gnd(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[35].v4_dq_iob/XST_GND:G)              | NONE(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[35].v4_dq_iob/tri_state_dq)                                                                   | 1     |
ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[67].v4_dq_iob/gnd(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[67].v4_dq_iob/XST_GND:G)              | NONE(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[67].v4_dq_iob/tri_state_dq)                                                                   | 1     |
ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[19].v4_dq_iob/gnd(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[19].v4_dq_iob/XST_GND:G)              | NONE(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[19].v4_dq_iob/tri_state_dq)                                                                   | 1     |
ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[30].v4_dq_iob/gnd(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[30].v4_dq_iob/XST_GND:G)              | NONE(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[30].v4_dq_iob/tri_state_dq)                                                                   | 1     |
ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[62].v4_dq_iob/gnd(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[62].v4_dq_iob/XST_GND:G)              | NONE(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[62].v4_dq_iob/tri_state_dq)                                                                   | 1     |
ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[14].v4_dq_iob/gnd(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[14].v4_dq_iob/XST_GND:G)              | NONE(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[14].v4_dq_iob/tri_state_dq)                                                                   | 1     |
ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[25].v4_dq_iob/gnd(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[25].v4_dq_iob/XST_GND:G)              | NONE(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[25].v4_dq_iob/tri_state_dq)                                                                   | 1     |
ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[57].v4_dq_iob/gnd(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[57].v4_dq_iob/XST_GND:G)              | NONE(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[57].v4_dq_iob/tri_state_dq)                                                                   | 1     |
ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[9].v4_dq_iob/gnd(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[9].v4_dq_iob/XST_GND:G)                | NONE(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[9].v4_dq_iob/tri_state_dq)                                                                    | 1     |
ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[52].v4_dq_iob/gnd(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[52].v4_dq_iob/XST_GND:G)              | NONE(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[52].v4_dq_iob/tri_state_dq)                                                                   | 1     |
ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[4].v4_dq_iob/gnd(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[4].v4_dq_iob/XST_GND:G)                | NONE(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[4].v4_dq_iob/tri_state_dq)                                                                    | 1     |
ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[42].v4_dq_iob/gnd(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[42].v4_dq_iob/XST_GND:G)              | NONE(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[42].v4_dq_iob/tri_state_dq)                                                                   | 1     |
ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[47].v4_dq_iob/gnd(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[47].v4_dq_iob/XST_GND:G)              | NONE(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[47].v4_dq_iob/tri_state_dq)                                                                   | 1     |
ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[37].v4_dq_iob/gnd(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[37].v4_dq_iob/XST_GND:G)              | NONE(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[37].v4_dq_iob/tri_state_dq)                                                                   | 1     |
ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[69].v4_dq_iob/gnd(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[69].v4_dq_iob/XST_GND:G)              | NONE(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[69].v4_dq_iob/tri_state_dq)                                                                   | 1     |
ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[21].v4_dq_iob/gnd(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[21].v4_dq_iob/XST_GND:G)              | NONE(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[21].v4_dq_iob/tri_state_dq)                                                                   | 1     |
ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[32].v4_dq_iob/gnd(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[32].v4_dq_iob/XST_GND:G)              | NONE(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[32].v4_dq_iob/tri_state_dq)                                                                   | 1     |
ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[64].v4_dq_iob/gnd(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[64].v4_dq_iob/XST_GND:G)              | NONE(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[64].v4_dq_iob/tri_state_dq)                                                                   | 1     |
ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[16].v4_dq_iob/gnd(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[16].v4_dq_iob/XST_GND:G)              | NONE(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[16].v4_dq_iob/tri_state_dq)                                                                   | 1     |
ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[27].v4_dq_iob/gnd(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[27].v4_dq_iob/XST_GND:G)              | NONE(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[27].v4_dq_iob/tri_state_dq)                                                                   | 1     |
ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[59].v4_dq_iob/gnd(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[59].v4_dq_iob/XST_GND:G)              | NONE(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[59].v4_dq_iob/tri_state_dq)                                                                   | 1     |
ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[11].v4_dq_iob/gnd(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[11].v4_dq_iob/XST_GND:G)              | NONE(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[11].v4_dq_iob/tri_state_dq)                                                                   | 1     |
ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[22].v4_dq_iob/gnd(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[22].v4_dq_iob/XST_GND:G)              | NONE(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[22].v4_dq_iob/tri_state_dq)                                                                   | 1     |
ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[54].v4_dq_iob/gnd(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[54].v4_dq_iob/XST_GND:G)              | NONE(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[54].v4_dq_iob/tri_state_dq)                                                                   | 1     |
ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[6].v4_dq_iob/gnd(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[6].v4_dq_iob/XST_GND:G)                | NONE(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[6].v4_dq_iob/tri_state_dq)                                                                    | 1     |
ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[44].v4_dq_iob/gnd(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[44].v4_dq_iob/XST_GND:G)              | NONE(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[44].v4_dq_iob/tri_state_dq)                                                                   | 1     |
ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[49].v4_dq_iob/gnd(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[49].v4_dq_iob/XST_GND:G)              | NONE(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[49].v4_dq_iob/tri_state_dq)                                                                   | 1     |
ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dqs[14].v4_dqs_iob/gnd(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dqs[14].v4_dqs_iob/XST_GND:G)          | NONE(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dqs[14].v4_dqs_iob/tri_state_dqs)                                                                | 1     |
ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dqs[13].v4_dqs_iob/gnd(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dqs[13].v4_dqs_iob/XST_GND:G)          | NONE(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dqs[13].v4_dqs_iob/tri_state_dqs)                                                                | 1     |
ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dqs[6].v4_dqs_iob/gnd(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dqs[6].v4_dqs_iob/XST_GND:G)            | NONE(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dqs[6].v4_dqs_iob/tri_state_dqs)                                                                 | 1     |
ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dqs[5].v4_dqs_iob/gnd(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dqs[5].v4_dqs_iob/XST_GND:G)            | NONE(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dqs[5].v4_dqs_iob/tri_state_dqs)                                                                 | 1     |
ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dqs[12].v4_dqs_iob/gnd(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dqs[12].v4_dqs_iob/XST_GND:G)          | NONE(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dqs[12].v4_dqs_iob/tri_state_dqs)                                                                | 1     |
ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dqs[4].v4_dqs_iob/gnd(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dqs[4].v4_dqs_iob/XST_GND:G)            | NONE(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dqs[4].v4_dqs_iob/tri_state_dqs)                                                                 | 1     |
ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dqs[11].v4_dqs_iob/gnd(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dqs[11].v4_dqs_iob/XST_GND:G)          | NONE(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dqs[11].v4_dqs_iob/tri_state_dqs)                                                                | 1     |
ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dqs[3].v4_dqs_iob/gnd(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dqs[3].v4_dqs_iob/XST_GND:G)            | NONE(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dqs[3].v4_dqs_iob/tri_state_dqs)                                                                 | 1     |
ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dqs[10].v4_dqs_iob/gnd(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dqs[10].v4_dqs_iob/XST_GND:G)          | NONE(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dqs[10].v4_dqs_iob/tri_state_dqs)                                                                | 1     |
ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dqs[17].v4_dqs_iob/gnd(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dqs[17].v4_dqs_iob/XST_GND:G)          | NONE(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dqs[17].v4_dqs_iob/tri_state_dqs)                                                                | 1     |
ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dqs[2].v4_dqs_iob/gnd(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dqs[2].v4_dqs_iob/XST_GND:G)            | NONE(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dqs[2].v4_dqs_iob/tri_state_dqs)                                                                 | 1     |
ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dqs[9].v4_dqs_iob/gnd(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dqs[9].v4_dqs_iob/XST_GND:G)            | NONE(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dqs[9].v4_dqs_iob/tri_state_dqs)                                                                 | 1     |
ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dqs[16].v4_dqs_iob/gnd(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dqs[16].v4_dqs_iob/XST_GND:G)          | NONE(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dqs[16].v4_dqs_iob/tri_state_dqs)                                                                | 1     |
ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dqs[1].v4_dqs_iob/gnd(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dqs[1].v4_dqs_iob/XST_GND:G)            | NONE(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dqs[1].v4_dqs_iob/tri_state_dqs)                                                                 | 1     |
ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dqs[8].v4_dqs_iob/gnd(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dqs[8].v4_dqs_iob/XST_GND:G)            | NONE(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dqs[8].v4_dqs_iob/tri_state_dqs)                                                                 | 1     |
ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dqs[15].v4_dqs_iob/gnd(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dqs[15].v4_dqs_iob/XST_GND:G)          | NONE(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dqs[15].v4_dqs_iob/tri_state_dqs)                                                                | 1     |
ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dqs[0].v4_dqs_iob/gnd(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dqs[0].v4_dqs_iob/XST_GND:G)            | NONE(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dqs[0].v4_dqs_iob/tri_state_dqs)                                                                 | 1     |
ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dqs[7].v4_dqs_iob/gnd(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dqs[7].v4_dqs_iob/XST_GND:G)            | NONE(ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dqs[7].v4_dqs_iob/tri_state_dqs)                                                                 | 1     |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -10

   Minimum period: 6.547ns (Maximum Frequency: 152.739MHz)
   Minimum input arrival time before clock: 3.634ns
   Maximum output required time after clock: 4.901ns
   Maximum combinational path delay: 1.693ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'USER_CLK'
  Clock period: 6.483ns (frequency: 154.248MHz)
  Total number of paths / destination ports: 6515 / 4572
-------------------------------------------------------------------------
Delay:               6.483ns (Levels of Logic = 1)
  Source:            ddr/DDR_arbitrator/use_128_data.WF2_BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_3 (FF)
  Destination:       ddr/DDR_arbitrator/use_128_data.WF2_BU2/U0/gen_as.fgas/normgen.memblk/mem0.distinst/inst_Mram_mem (RAM)
  Source Clock:      USER_CLK rising
  Destination Clock: USER_CLK rising

  Data Path: ddr/DDR_arbitrator/use_128_data.WF2_BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_3 to ddr/DDR_arbitrator/use_128_data.WF2_BU2/U0/gen_as.fgas/normgen.memblk/mem0.distinst/inst_Mram_mem
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q           469   0.360   2.636  normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_3 (DEBUG_WR_PNTR<3>)
     BUF:I->O            468   0.358   2.633  normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_3_1 (normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_3_1)
     RAM16X1D:A3               0.496          normgen.memblk/mem0.distinst/inst_Mram_mem
    ----------------------------------------
    Total                      6.483ns (1.214ns logic, 5.269ns route)
                                       (18.7% logic, 81.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'MEM_CLK_0'
  Clock period: 6.547ns (frequency: 152.739MHz)
  Total number of paths / destination ports: 37566 / 11493
-------------------------------------------------------------------------
Delay:               6.547ns (Levels of Logic = 5)
  Source:            ddr/DDR_test/U1/ADDR_TEST_DONE (FF)
  Destination:       ddr/DDR_controller/mig_APP_WDF_WREN (FF)
  Source Clock:      MEM_CLK_0 rising
  Destination Clock: MEM_CLK_0 rising

  Data Path: ddr/DDR_test/U1/ADDR_TEST_DONE to ddr/DDR_controller/mig_APP_WDF_WREN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q            451   0.360   2.729  ADDR_TEST_DONE (ADDR_TEST_DONE)
     end scope: 'U1'
     begin scope: 'datapath_mux'
     LUT3:I2->O            1   0.195   0.523  to_mctrl_u_cmd_valid1 (U_CMD_VALID)
     end scope: 'datapath_mux'
     end scope: 'DDR_test'
     begin scope: 'DDR_controller'
     LUT2:I1->O          174   0.195   1.483  mig_APP_WDF_DATA_and0000_inv1 (mig_APP_WDF_DATA_and0000_inv)
     FDR:R                     1.062          mig_APP_WDF_WREN
    ----------------------------------------
    Total                      6.547ns (1.812ns logic, 4.735ns route)
                                       (27.7% logic, 72.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'MEM_CLK_90'
  Clock period: 2.184ns (frequency: 457.840MHz)
  Total number of paths / destination ports: 114 / 114
-------------------------------------------------------------------------
Delay:               2.184ns (Levels of Logic = 4)
  Source:            ddr/DDR_controller/mig_core/top_00/data_path_00/data_write_10/wr_en_clk90_r3 (FF)
  Destination:       ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[71].v4_dq_iob/tri_state_dq (FF)
  Source Clock:      MEM_CLK_90 rising
  Destination Clock: MEM_CLK_90 rising

  Data Path: ddr/DDR_controller/mig_core/top_00/data_path_00/data_write_10/wr_en_clk90_r3 to ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[71].v4_dq_iob/tri_state_dq
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              72   0.360   1.084  wr_en_clk90_r3 (wr_en)
     end scope: 'data_write_10'
     end scope: 'data_path_00'
     begin scope: 'iobs_00'
     begin scope: 'data_path_iobs_00'
     begin scope: 'gen_dq[71].v4_dq_iob'
     INV:I->O              1   0.358   0.360  write_en_l1_INV_0 (write_en_l)
     FDPE:D                    0.022          tri_state_dq
    ----------------------------------------
    Total                      2.184ns (0.740ns logic, 1.444ns route)
                                       (33.9% logic, 66.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'USER_CLK'
  Total number of paths / destination ports: 2084 / 1753
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 5)
  Source:            WB_MOSI_ADR<6> (PAD)
  Destination:       ddr/U2/WB_MISO.DAT_0 (FF)
  Destination Clock: USER_CLK rising

  Data Path: WB_MOSI_ADR<6> to ddr/U2/WB_MISO.DAT_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     begin scope: 'ddr'
     begin scope: 'U2'
     LUT4:I0->O           22   0.195   0.937  WB_MISO_DAT_mux0001<0>311 (N29)
     LUT2:I0->O            8   0.195   0.826  WB_MISO_DAT_mux0001<0>3_SW0 (N2)
     LUT4:I0->O            1   0.195   0.688  WB_MISO_DAT_mux0001<7>105_SW1 (N1033)
     LUT4:I1->O            1   0.195   0.000  WB_MISO_DAT_mux0001<7>105 (WB_MISO_DAT_mux0001<7>)
     FD:D                      0.022          WB_MISO.DAT_7
    ----------------------------------------
    Total                      3.634ns (1.183ns logic, 2.451ns route)
                                       (32.6% logic, 67.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'MEM_CLK_0'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              0.442ns (Levels of Logic = 3)
  Source:            ARESET (PAD)
  Destination:       ddr/DDR_arbitrator/mem_sync_RESET/flop1 (FF)
  Destination Clock: MEM_CLK_0 rising

  Data Path: ARESET to ddr/DDR_arbitrator/mem_sync_RESET/flop1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     begin scope: 'ddr'
     begin scope: 'DDR_arbitrator'
     LUT2:I0->O           38   0.195   0.000  ASYNC_RST1 (ASYNC_RST)
     begin scope: 'mem_sync_RESET'
     FD:D                      0.022          flop1
    ----------------------------------------
    Total                      0.442ns (0.442ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'USER_CLK'
  Total number of paths / destination ports: 416 / 411
-------------------------------------------------------------------------
Offset:              2.100ns (Levels of Logic = 2)
  Source:            ddr/DDR_arbitrator/use_128_data.RDF1_BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v4.ram/SDP.SINGLE_PRIM.SDP (RAM)
  Destination:       RD1_DATA<127> (PAD)
  Source Clock:      USER_CLK rising

  Data Path: ddr/DDR_arbitrator/use_128_data.RDF1_BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v4.ram/SDP.SINGLE_PRIM.SDP to RD1_DATA<127>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16:CLKB->DOB28    0   2.100   0.000  normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v4.ram/SDP.SINGLE_PRIM.SDP (DOUT<127>)
     end scope: 'U0/gen_as.fgas'
     end scope: 'use_128_data.RDF1_BU2'
     end scope: 'DDR_arbitrator'
     end scope: 'ddr'
    ----------------------------------------
    Total                      2.100ns (2.100ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'MEM_CLK_0'
  Total number of paths / destination ports: 64 / 46
-------------------------------------------------------------------------
Offset:              4.901ns (Levels of Logic = 4)
  Source:            ddr/DDR_controller/mig_core/top_00/iobs_00/infrastructure_iobs_00/gen_ck[0].u_oddr_ck_i (FF)
  Destination:       DDR_CK_N (PAD)
  Source Clock:      MEM_CLK_0 rising

  Data Path: ddr/DDR_controller/mig_core/top_00/iobs_00/infrastructure_iobs_00/gen_ck[0].u_oddr_ck_i to DDR_CK_N
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     ODDR:C->Q             1   0.584   0.360  gen_ck[0].u_oddr_ck_i (ddr_ck_q)
     OBUFDS:I->O               3.957          gen_ck[0].u_obuf_ck_i (ddr_ck<0>)
     end scope: 'infrastructure_iobs_00'
     end scope: 'iobs_00'
     end scope: 'top_00'
     end scope: 'mig_core'
     end scope: 'DDR_controller'
     end scope: 'ddr'
    ----------------------------------------
    Total                      4.901ns (4.541ns logic, 0.360ns route)
                                       (92.7% logic, 7.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'MEM_CLK_90'
  Total number of paths / destination ports: 144 / 72
-------------------------------------------------------------------------
Offset:              4.901ns (Levels of Logic = 5)
  Source:            ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[71].v4_dq_iob/oddr_dq (FF)
  Destination:       DDR_DQ<71> (PAD)
  Source Clock:      MEM_CLK_90 rising

  Data Path: ddr/DDR_controller/mig_core/top_00/iobs_00/data_path_iobs_00/gen_dq[71].v4_dq_iob/oddr_dq to DDR_DQ<71>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     ODDR:C->Q             1   0.584   0.360  oddr_dq (dq_out)
     IOBUF:I->IO               3.957          iobuf_dq (ddr_dq)
     end scope: 'gen_dq[71].v4_dq_iob'
     end scope: 'data_path_iobs_00'
     end scope: 'iobs_00'
     end scope: 'top_00'
     end scope: 'mig_core'
     end scope: 'DDR_controller'
     end scope: 'ddr'
    ----------------------------------------
    Total                      4.901ns (4.541ns logic, 0.360ns route)
                                       (92.7% logic, 7.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 5 / 1
-------------------------------------------------------------------------
Delay:               1.693ns (Levels of Logic = 5)
  Source:            WR1_EN (PAD)
  Destination:       IDLE (PAD)

  Data Path: WR1_EN to IDLE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     begin scope: 'ddr'
     begin scope: 'DDR_arbitrator'
     LUT4:I0->O            1   0.195   0.000  new_request1 (N841)
     MUXF5:I0->O           2   0.382   0.540  new_request_f5 (new_request)
     LUT2:I1->O            0   0.195   0.000  IDLE1 (IDLE)
     end scope: 'DDR_arbitrator'
     end scope: 'ddr'
    ----------------------------------------
    Total                      1.693ns (1.153ns logic, 0.540ns route)
                                       (68.1% logic, 31.9% route)

=========================================================================
CPU : 154.60 / 154.98 s | Elapsed : 154.00 / 154.00 s
 
--> 

Total memory usage is 459920 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  748 (   0 filtered)
Number of infos    :   67 (   0 filtered)

