// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.


// 
// Device: Altera EP3C120F484I7 Package FBGA484
// 

//
// This file contains Fast Corner delays for the design using part EP3C120F484I7,
// with speed grade M, core voltage 1.2V, and temperature -40 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (Verilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "FPGA")
  (DATE "02/24/2017 19:41:36")
  (VENDOR "Altera")
  (PROGRAM "Quartus II 64-Bit")
  (VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|trigger_out_ff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1048:1048:1048) (1055:1055:1055))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|process_0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (174:174:174) (211:211:211))
        (PORT datab (526:526:526) (635:635:635))
        (PORT datac (169:169:169) (202:202:202))
        (PORT datad (97:97:97) (118:118:118))
        (IOPATH dataa combout (158:158:158) (152:152:152))
        (IOPATH datab combout (150:150:150) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|trigger_out_mode_ff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1048:1048:1048) (1055:1055:1055))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|trigger_out_ff\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (124:124:124) (176:176:176))
        (PORT datab (101:101:101) (130:130:130))
        (PORT datad (92:92:92) (111:111:111))
        (IOPATH dataa combout (185:185:185) (183:183:183))
        (IOPATH datab combout (185:185:185) (181:181:181))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|trigger_out_mode_ff\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (699:699:699) (824:824:824))
        (PORT datad (342:342:342) (404:404:404))
        (IOPATH dataa combout (175:175:175) (169:169:169))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE USB3_DQ1\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1774:1774:1774) (2017:2017:2017))
        (IOPATH i o (1164:1164:1164) (1171:1171:1171))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE USB3_DQ1\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1860:1860:1860) (2112:2112:2112))
        (IOPATH i o (1182:1182:1182) (1214:1214:1214))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE USB3_DQ1\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2507:2507:2507) (2853:2853:2853))
        (IOPATH i o (1164:1164:1164) (1171:1171:1171))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE USB3_DQ1\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1830:1830:1830) (2055:2055:2055))
        (IOPATH i o (1182:1182:1182) (1214:1214:1214))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE USB3_DQ1\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1560:1560:1560) (1751:1751:1751))
        (IOPATH i o (1164:1164:1164) (1171:1171:1171))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE USB3_DQ1\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1396:1396:1396) (1593:1593:1593))
        (IOPATH i o (1164:1164:1164) (1171:1171:1171))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE USB3_DQ1\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1000:1000:1000) (1137:1137:1137))
        (IOPATH i o (1164:1164:1164) (1171:1171:1171))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE USB3_DQ1\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1177:1177:1177) (1349:1349:1349))
        (IOPATH i o (1144:1144:1144) (1151:1151:1151))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE USB3_DQ1\[8\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2285:2285:2285) (2630:2630:2630))
        (IOPATH i o (1154:1154:1154) (1161:1161:1161))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE USB3_DQ1\[9\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1996:1996:1996) (2266:2266:2266))
        (IOPATH i o (1984:1984:1984) (2076:2076:2076))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE USB3_DQ1\[10\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1073:1073:1073) (1224:1224:1224))
        (IOPATH i o (1174:1174:1174) (1181:1181:1181))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE USB3_DQ1\[11\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1843:1843:1843) (2091:2091:2091))
        (IOPATH i o (1974:1974:1974) (2066:2066:2066))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE USB3_DQ1\[12\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1450:1450:1450) (1646:1646:1646))
        (IOPATH i o (1174:1174:1174) (1181:1181:1181))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE USB3_DQ1\[13\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1250:1250:1250) (1399:1399:1399))
        (IOPATH i o (1164:1164:1164) (1171:1171:1171))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE USB3_DQ1\[14\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1341:1341:1341) (1539:1539:1539))
        (IOPATH i o (1192:1192:1192) (1224:1224:1224))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE USB3_DQ1\[15\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2362:2362:2362) (2670:2670:2670))
        (IOPATH i o (1182:1182:1182) (1214:1214:1214))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE USB3_DQ1\[16\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2007:2007:2007) (2267:2267:2267))
        (IOPATH i o (1182:1182:1182) (1214:1214:1214))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE USB3_DQ1\[17\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1205:1205:1205) (1382:1382:1382))
        (IOPATH i o (1144:1144:1144) (1151:1151:1151))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE USB3_DQ1\[18\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1678:1678:1678) (1918:1918:1918))
        (IOPATH i o (1164:1164:1164) (1171:1171:1171))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE USB3_DQ1\[19\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1293:1293:1293) (1475:1475:1475))
        (IOPATH i o (1164:1164:1164) (1171:1171:1171))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE USB3_DQ1\[20\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1233:1233:1233) (1382:1382:1382))
        (IOPATH i o (1192:1192:1192) (1224:1224:1224))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE USB3_DQ1\[21\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1214:1214:1214) (1385:1385:1385))
        (IOPATH i o (1997:1997:1997) (2072:2072:2072))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE USB3_DQ1\[22\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1852:1852:1852) (2077:2077:2077))
        (IOPATH i o (1172:1172:1172) (1204:1204:1204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE USB3_DQ1\[23\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2146:2146:2146) (2379:2379:2379))
        (IOPATH i o (1164:1164:1164) (1171:1171:1171))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE USB3_DQ1\[24\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (989:989:989) (1117:1117:1117))
        (IOPATH i o (1164:1164:1164) (1171:1171:1171))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE USB3_DQ1\[25\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1354:1354:1354) (1530:1530:1530))
        (IOPATH i o (1154:1154:1154) (1161:1161:1161))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE USB3_DQ1\[26\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1070:1070:1070) (1227:1227:1227))
        (IOPATH i o (1164:1164:1164) (1171:1171:1171))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE USB3_DQ1\[27\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1070:1070:1070) (1218:1218:1218))
        (IOPATH i o (1154:1154:1154) (1161:1161:1161))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE USB3_DQ1\[28\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1087:1087:1087) (1227:1227:1227))
        (IOPATH i o (2007:2007:2007) (2082:2082:2082))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE USB3_DQ1\[29\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1588:1588:1588) (1816:1816:1816))
        (IOPATH i o (1182:1182:1182) (1214:1214:1214))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE USB3_DQ1\[30\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1293:1293:1293) (1493:1493:1493))
        (IOPATH i o (1192:1192:1192) (1224:1224:1224))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE USB3_DQ1\[31\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2261:2261:2261) (2511:2511:2511))
        (IOPATH i o (1164:1164:1164) (1171:1171:1171))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE USB3_CTL2\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2163:2163:2163) (2477:2477:2477))
        (IOPATH i o (1164:1164:1164) (1171:1171:1171))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE USB3_CTL3\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2080:2080:2080) (2383:2383:2383))
        (IOPATH i o (1164:1164:1164) (1171:1171:1171))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE USB3_PCLK\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (951:951:951) (984:984:984))
        (IOPATH i o (1154:1154:1154) (1161:1161:1161))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE SCLK\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (998:998:998) (999:999:999))
        (IOPATH i o (1164:1164:1164) (1171:1171:1171))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_obuf")
    (INSTANCE altera_reserved_tdo\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1268:1268:1268) (1692:1692:1692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE CLK_IN\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (341:341:341) (714:714:714))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_pll")
    (INSTANCE pll\|altpll_component\|auto_generated\|pll1)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1107:1107:1107) (1107:1107:1107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_clkctrl")
    (INSTANCE pll\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1131:1131:1131) (1118:1118:1118))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_clkctrl")
    (INSTANCE pll\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1131:1131:1131) (1118:1118:1118))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (138:138:138) (195:195:195))
        (PORT datab (372:372:372) (437:437:437))
        (PORT datac (133:133:133) (183:183:183))
        (PORT datad (122:122:122) (163:163:163))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (85:85:85) (102:102:102))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1062:1062:1062) (1069:1069:1069))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (146:146:146) (205:205:205))
        (PORT datab (146:146:146) (200:200:200))
        (PORT datac (127:127:127) (173:173:173))
        (PORT datad (125:125:125) (169:169:169))
        (IOPATH dataa combout (178:178:178) (190:190:190))
        (IOPATH datab combout (179:179:179) (193:193:193))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g1p\|sub_parity10a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1062:1062:1062) (1069:1069:1069))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (716:716:716) (669:669:669))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (210:210:210))
        (PORT datab (110:110:110) (147:147:147))
        (PORT datad (127:127:127) (171:171:171))
        (IOPATH dataa combout (150:150:150) (163:163:163))
        (IOPATH datab combout (156:156:156) (149:149:149))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a4)
    (DELAY
      (ABSOLUTE
        (PORT clk (1062:1062:1062) (1069:1069:1069))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (151:151:151) (208:208:208))
        (PORT datab (109:109:109) (143:143:143))
        (PORT datac (196:196:196) (248:248:248))
        (PORT datad (129:129:129) (174:174:174))
        (IOPATH dataa combout (149:149:149) (148:148:148))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a5\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (152:152:152) (176:176:176))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a5)
    (DELAY
      (ABSOLUTE
        (PORT clk (1063:1063:1063) (1070:1070:1070))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (207:207:207))
        (PORT datab (109:109:109) (144:144:144))
        (PORT datac (195:195:195) (248:248:248))
        (PORT datad (128:128:128) (172:172:172))
        (IOPATH dataa combout (149:149:149) (148:148:148))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (146:146:146) (208:208:208))
        (PORT datad (165:165:165) (189:189:189))
        (IOPATH dataa combout (156:156:156) (162:162:162))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a6)
    (DELAY
      (ABSOLUTE
        (PORT clk (1063:1063:1063) (1070:1070:1070))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a7\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (151:151:151) (215:215:215))
        (PORT datab (143:143:143) (198:198:198))
        (PORT datad (164:164:164) (191:191:191))
        (IOPATH dataa combout (150:150:150) (163:163:163))
        (IOPATH datab combout (156:156:156) (149:149:149))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a7)
    (DELAY
      (ABSOLUTE
        (PORT clk (1063:1063:1063) (1070:1070:1070))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (210:210:210))
        (PORT datab (140:140:140) (197:197:197))
        (PORT datac (120:120:120) (169:169:169))
        (PORT datad (166:166:166) (192:192:192))
        (IOPATH dataa combout (149:149:149) (148:148:148))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a8\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (85:85:85) (101:101:101))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a8)
    (DELAY
      (ABSOLUTE
        (PORT clk (1063:1063:1063) (1070:1070:1070))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (151:151:151) (216:216:216))
        (PORT datab (140:140:140) (202:202:202))
        (PORT datac (121:121:121) (170:170:170))
        (PORT datad (164:164:164) (191:191:191))
        (IOPATH dataa combout (149:149:149) (148:148:148))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a10\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (201:201:201))
        (PORT datad (89:89:89) (108:108:108))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a10)
    (DELAY
      (ABSOLUTE
        (PORT clk (1063:1063:1063) (1070:1070:1070))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a9\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (140:140:140) (197:197:197))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH dataa combout (156:156:156) (162:162:162))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a9)
    (DELAY
      (ABSOLUTE
        (PORT clk (1063:1063:1063) (1070:1070:1070))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (194:194:194))
        (PORT datab (130:130:130) (182:182:182))
        (PORT datac (116:116:116) (161:161:161))
        (IOPATH dataa combout (185:185:185) (183:183:183))
        (IOPATH datab combout (185:185:185) (182:182:182))
        (IOPATH datac combout (114:114:114) (118:118:118))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g1p\|sub_parity10a\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1063:1063:1063) (1070:1070:1070))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (688:688:688) (650:650:650))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (213:213:213))
        (PORT datab (140:140:140) (199:199:199))
        (PORT datac (120:120:120) (171:171:171))
        (PORT datad (200:200:200) (248:248:248))
        (IOPATH dataa combout (185:185:185) (183:183:183))
        (IOPATH datab combout (185:185:185) (182:182:182))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g1p\|sub_parity10a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1063:1063:1063) (1070:1070:1070))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (688:688:688) (650:650:650))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (124:124:124) (177:177:177))
        (PORT datab (205:205:205) (261:261:261))
        (PORT datad (190:190:190) (238:238:238))
        (IOPATH dataa combout (177:177:177) (184:184:184))
        (IOPATH datab combout (179:179:179) (186:186:186))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g1p\|parity9)
    (DELAY
      (ABSOLUTE
        (PORT clk (1062:1062:1062) (1069:1069:1069))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (716:716:716) (669:669:669))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (124:124:124) (164:164:164))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1062:1062:1062) (1069:1069:1069))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (716:716:716) (669:669:669))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (204:204:204) (263:263:263))
        (PORT datab (374:374:374) (438:438:438))
        (PORT datad (122:122:122) (162:162:162))
        (IOPATH dataa combout (178:178:178) (168:168:168))
        (IOPATH datab combout (177:177:177) (167:167:167))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1062:1062:1062) (1069:1069:1069))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (195:195:195))
        (PORT datab (373:373:373) (437:437:437))
        (PORT datac (135:135:135) (183:183:183))
        (PORT datad (122:122:122) (163:163:163))
        (IOPATH dataa combout (149:149:149) (148:148:148))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a3\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (113:113:113) (150:150:150))
        (PORT datad (135:135:135) (181:181:181))
        (IOPATH datab combout (156:156:156) (166:166:166))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a3)
    (DELAY
      (ABSOLUTE
        (PORT clk (1062:1062:1062) (1069:1069:1069))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (126:126:126) (170:170:170))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1062:1062:1062) (1069:1069:1069))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (716:716:716) (669:669:669))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (335:335:335) (402:402:402))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1067:1067:1067) (1075:1075:1075))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe12\|dffe13a\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (112:112:112) (150:150:150))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe12\|dffe13a\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1067:1067:1067) (1075:1075:1075))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe12\|dffe14a\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (184:184:184) (231:231:231))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe12\|dffe14a\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1068:1068:1068) (1075:1075:1075))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (364:364:364) (442:442:442))
        (IOPATH dataa combout (185:185:185) (190:190:190))
        (IOPATH datac combout (181:181:181) (184:184:184))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter5a0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1068:1068:1068) (1075:1075:1075))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (424:424:424) (453:453:453))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (133:133:133) (176:176:176))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1068:1068:1068) (1075:1075:1075))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (424:424:424) (453:453:453))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (136:136:136) (183:183:183))
        (IOPATH datac combout (114:114:114) (118:118:118))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1062:1062:1062) (1069:1069:1069))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (716:716:716) (669:669:669))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1067:1067:1067) (1075:1075:1075))
        (PORT asdata (755:755:755) (843:843:843))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe12\|dffe13a\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (175:175:175) (218:218:218))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe12\|dffe13a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1068:1068:1068) (1075:1075:1075))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe12\|dffe14a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1068:1068:1068) (1075:1075:1075))
        (PORT asdata (283:283:283) (321:321:321))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (126:126:126) (166:166:166))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1068:1068:1068) (1075:1075:1075))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (424:424:424) (453:453:453))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdempty_eq_comp\|aneb_result_wire\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (123:123:123) (175:175:175))
        (PORT datab (196:196:196) (252:252:252))
        (PORT datad (122:122:122) (159:159:159))
        (IOPATH dataa combout (175:175:175) (169:169:169))
        (IOPATH datab combout (181:181:181) (177:177:177))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1062:1062:1062) (1069:1069:1069))
        (PORT asdata (294:294:294) (338:338:338))
        (PORT ena (716:716:716) (669:669:669))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1067:1067:1067) (1075:1075:1075))
        (PORT asdata (526:526:526) (597:597:597))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe12\|dffe13a\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (184:184:184) (229:229:229))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe12\|dffe13a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1068:1068:1068) (1075:1075:1075))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe12\|dffe14a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1068:1068:1068) (1075:1075:1075))
        (PORT asdata (285:285:285) (323:323:323))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (363:363:363) (445:445:445))
        (PORT datab (136:136:136) (168:168:168))
        (PORT datac (135:135:135) (182:182:182))
        (PORT datad (132:132:132) (175:175:175))
        (IOPATH dataa combout (149:149:149) (148:148:148))
        (IOPATH datab combout (156:156:156) (149:149:149))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter5a4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (335:335:335) (386:386:386))
        (PORT datab (379:379:379) (453:453:453))
        (PORT datad (711:711:711) (825:825:825))
        (IOPATH dataa combout (177:177:177) (190:190:190))
        (IOPATH datab combout (179:179:179) (193:193:193))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter5a4)
    (DELAY
      (ABSOLUTE
        (PORT clk (1071:1071:1071) (1079:1079:1079))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (335:335:335) (386:386:386))
        (PORT datab (723:723:723) (848:848:848))
        (PORT datac (365:365:365) (434:434:434))
        (PORT datad (130:130:130) (169:169:169))
        (IOPATH dataa combout (156:156:156) (150:150:150))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter5a5\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (87:87:87) (103:103:103))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter5a5)
    (DELAY
      (ABSOLUTE
        (PORT clk (1071:1071:1071) (1079:1079:1079))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (382:382:382))
        (PORT datab (725:725:725) (850:850:850))
        (PORT datac (362:362:362) (431:431:431))
        (PORT datad (130:130:130) (170:170:170))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter5a6\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (154:154:154) (211:211:211))
        (PORT datad (99:99:99) (120:120:120))
        (IOPATH datab combout (156:156:156) (166:166:166))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter5a6)
    (DELAY
      (ABSOLUTE
        (PORT clk (1071:1071:1071) (1079:1079:1079))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter5a7\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (162:162:162) (219:219:219))
        (PORT datab (151:151:151) (210:210:210))
        (PORT datad (96:96:96) (119:119:119))
        (IOPATH dataa combout (156:156:156) (150:150:150))
        (IOPATH datab combout (151:151:151) (164:164:164))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter5a7)
    (DELAY
      (ABSOLUTE
        (PORT clk (1071:1071:1071) (1079:1079:1079))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (161:161:161) (217:217:217))
        (PORT datab (142:142:142) (195:195:195))
        (PORT datac (140:140:140) (190:190:190))
        (PORT datad (99:99:99) (120:120:120))
        (IOPATH dataa combout (149:149:149) (148:148:148))
        (IOPATH datab combout (156:156:156) (149:149:149))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter5a8\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (86:86:86) (104:104:104))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter5a8)
    (DELAY
      (ABSOLUTE
        (PORT clk (1071:1071:1071) (1079:1079:1079))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (165:165:165) (224:224:224))
        (PORT datab (145:145:145) (199:199:199))
        (PORT datac (135:135:135) (185:185:185))
        (PORT datad (96:96:96) (116:116:116))
        (IOPATH dataa combout (149:149:149) (148:148:148))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter5a9\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (149:149:149) (204:204:204))
        (PORT datad (93:93:93) (112:112:112))
        (IOPATH dataa combout (156:156:156) (162:162:162))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter5a9)
    (DELAY
      (ABSOLUTE
        (PORT clk (1071:1071:1071) (1079:1079:1079))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (332:332:332) (389:389:389))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1076:1076:1076) (1085:1085:1085))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (794:794:794) (866:866:866))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1063:1063:1063) (1070:1070:1070))
        (PORT asdata (285:285:285) (326:326:326))
        (PORT ena (688:688:688) (650:650:650))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (337:337:337) (403:403:403))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1072:1072:1072) (1081:1081:1081))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe12\|dffe13a\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1072:1072:1072) (1081:1081:1081))
        (PORT asdata (284:284:284) (321:321:321))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe12\|dffe14a\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1072:1072:1072) (1081:1081:1081))
        (PORT asdata (281:281:281) (318:318:318))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (130:130:130) (174:174:174))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1063:1063:1063) (1070:1070:1070))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (688:688:688) (650:650:650))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1072:1072:1072) (1081:1081:1081))
        (PORT asdata (612:612:612) (694:694:694))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe12\|dffe13a\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (146:146:146))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe12\|dffe13a\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1072:1072:1072) (1081:1081:1081))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe12\|dffe14a\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1072:1072:1072) (1081:1081:1081))
        (PORT asdata (283:283:283) (320:320:320))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (360:360:360) (425:425:425))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1076:1076:1076) (1085:1085:1085))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (794:794:794) (866:866:866))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdempty_eq_comp\|aneb_result_wire\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (419:419:419))
        (PORT datab (122:122:122) (171:171:171))
        (PORT datad (340:340:340) (407:407:407))
        (IOPATH dataa combout (185:185:185) (183:183:183))
        (IOPATH datab combout (185:185:185) (181:181:181))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (157:157:157))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1063:1063:1063) (1070:1070:1070))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (688:688:688) (650:650:650))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (349:349:349) (416:416:416))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1072:1072:1072) (1081:1081:1081))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe12\|dffe13a\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe12\|dffe13a\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1072:1072:1072) (1081:1081:1081))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe12\|dffe14a\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (148:148:148))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe12\|dffe14a\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1072:1072:1072) (1081:1081:1081))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (353:353:353) (412:412:412))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1076:1076:1076) (1085:1085:1085))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (794:794:794) (866:866:866))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1063:1063:1063) (1070:1070:1070))
        (PORT asdata (295:295:295) (339:339:339))
        (PORT ena (688:688:688) (650:650:650))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1072:1072:1072) (1081:1081:1081))
        (PORT asdata (525:525:525) (596:596:596))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe12\|dffe13a\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (112:112:112) (150:150:150))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe12\|dffe13a\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1072:1072:1072) (1081:1081:1081))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe12\|dffe14a\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1072:1072:1072) (1081:1081:1081))
        (PORT asdata (352:352:352) (397:397:397))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter5a10\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (150:150:150) (204:204:204))
        (PORT datad (93:93:93) (112:112:112))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter5a10)
    (DELAY
      (ABSOLUTE
        (PORT clk (1071:1071:1071) (1079:1079:1079))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1071:1071:1071) (1079:1079:1079))
        (PORT asdata (293:293:293) (334:334:334))
        (PORT ena (967:967:967) (1058:1058:1058))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdempty_eq_comp\|aneb_result_wire\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (123:123:123) (176:176:176))
        (PORT datab (346:346:346) (416:416:416))
        (PORT datad (493:493:493) (582:582:582))
        (IOPATH dataa combout (175:175:175) (169:169:169))
        (IOPATH datab combout (181:181:181) (177:177:177))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1063:1063:1063) (1070:1070:1070))
        (PORT asdata (310:310:310) (360:360:360))
        (PORT ena (688:688:688) (650:650:650))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1067:1067:1067) (1075:1075:1075))
        (PORT asdata (628:628:628) (704:704:704))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe12\|dffe13a\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (113:113:113) (150:150:150))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe12\|dffe13a\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1067:1067:1067) (1075:1075:1075))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe12\|dffe14a\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (113:113:113) (149:149:149))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe12\|dffe14a\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1067:1067:1067) (1075:1075:1075))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (697:697:697) (799:799:799))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1076:1076:1076) (1085:1085:1085))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (794:794:794) (866:866:866))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (134:134:134) (186:186:186))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1062:1062:1062) (1069:1069:1069))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (716:716:716) (669:669:669))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (337:337:337) (408:408:408))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1067:1067:1067) (1075:1075:1075))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe12\|dffe13a\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe12\|dffe13a\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1067:1067:1067) (1075:1075:1075))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe12\|dffe14a\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1067:1067:1067) (1075:1075:1075))
        (PORT asdata (281:281:281) (318:318:318))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (369:369:369) (439:439:439))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1076:1076:1076) (1085:1085:1085))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (794:794:794) (866:866:866))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdempty_eq_comp\|aneb_result_wire\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (125:125:125) (177:177:177))
        (PORT datab (488:488:488) (576:576:576))
        (PORT datad (339:339:339) (401:401:401))
        (IOPATH dataa combout (175:175:175) (169:169:169))
        (IOPATH datab combout (181:181:181) (177:177:177))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1076:1076:1076) (1085:1085:1085))
        (PORT asdata (518:518:518) (572:572:572))
        (PORT ena (794:794:794) (866:866:866))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1063:1063:1063) (1070:1070:1070))
        (PORT asdata (293:293:293) (338:338:338))
        (PORT ena (688:688:688) (650:650:650))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (628:628:628) (740:740:740))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1072:1072:1072) (1081:1081:1081))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe12\|dffe13a\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (110:110:110) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe12\|dffe13a\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1072:1072:1072) (1081:1081:1081))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe12\|dffe14a\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1072:1072:1072) (1081:1081:1081))
        (PORT asdata (284:284:284) (321:321:321))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (159:159:159))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrptr_g\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1062:1062:1062) (1069:1069:1069))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (716:716:716) (669:669:669))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (344:344:344) (416:416:416))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1072:1072:1072) (1081:1081:1081))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe12\|dffe13a\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (149:149:149))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe12\|dffe13a\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1072:1072:1072) (1081:1081:1081))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe12\|dffe14a\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1072:1072:1072) (1081:1081:1081))
        (PORT asdata (284:284:284) (321:321:321))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1076:1076:1076) (1085:1085:1085))
        (PORT asdata (524:524:524) (587:587:587))
        (PORT ena (794:794:794) (866:866:866))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdempty_eq_comp\|aneb_result_wire\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (415:415:415))
        (PORT datab (123:123:123) (171:171:171))
        (PORT datad (333:333:333) (401:401:401))
        (IOPATH dataa combout (185:185:185) (183:183:183))
        (IOPATH datab combout (185:185:185) (181:181:181))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdempty_eq_comp\|aneb_result_wire\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (99:99:99) (132:132:132))
        (PORT datab (163:163:163) (197:197:197))
        (PORT datac (166:166:166) (196:196:196))
        (PORT datad (157:157:157) (183:183:183))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdempty_eq_comp\|aneb_result_wire\[0\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (134:134:134) (185:185:185))
        (PORT datab (99:99:99) (128:128:128))
        (PORT datad (298:298:298) (338:338:338))
        (IOPATH dataa combout (180:180:180) (172:172:172))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (364:364:364) (441:441:441))
        (PORT datab (139:139:139) (175:175:175))
        (PORT datac (133:133:133) (180:180:180))
        (PORT datad (129:129:129) (172:172:172))
        (IOPATH dataa combout (149:149:149) (148:148:148))
        (IOPATH datab combout (158:158:158) (147:147:147))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter5a2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (84:84:84) (101:101:101))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter5a2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1068:1068:1068) (1075:1075:1075))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter5a3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (139:139:139) (194:194:194))
        (PORT datab (109:109:109) (139:139:139))
        (IOPATH dataa combout (177:177:177) (190:190:190))
        (IOPATH datab combout (179:179:179) (193:193:193))
        (IOPATH datac combout (181:181:181) (184:184:184))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter5a3)
    (DELAY
      (ABSOLUTE
        (PORT clk (1068:1068:1068) (1075:1075:1075))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (205:205:205))
        (PORT datab (138:138:138) (188:188:188))
        (PORT datac (127:127:127) (170:170:170))
        (PORT datad (130:130:130) (174:174:174))
        (IOPATH dataa combout (178:178:178) (190:190:190))
        (IOPATH datab combout (179:179:179) (193:193:193))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity7a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1068:1068:1068) (1075:1075:1075))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (424:424:424) (453:453:453))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (164:164:164) (220:220:220))
        (PORT datab (142:142:142) (195:195:195))
        (PORT datac (138:138:138) (188:188:188))
        (PORT datad (129:129:129) (170:170:170))
        (IOPATH dataa combout (185:185:185) (183:183:183))
        (IOPATH datab combout (185:185:185) (182:182:182))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity7a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1071:1071:1071) (1079:1079:1079))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (967:967:967) (1058:1058:1058))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (144:144:144) (200:200:200))
        (PORT datac (118:118:118) (168:168:168))
        (PORT datad (127:127:127) (167:167:167))
        (IOPATH dataa combout (185:185:185) (190:190:190))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity7a\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1071:1071:1071) (1079:1079:1079))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (967:967:967) (1058:1058:1058))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (334:334:334) (403:403:403))
        (PORT datac (111:111:111) (153:153:153))
        (PORT datad (111:111:111) (149:149:149))
        (IOPATH datab combout (177:177:177) (182:182:182))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g1p\|parity6)
    (DELAY
      (ABSOLUTE
        (PORT clk (1071:1071:1071) (1079:1079:1079))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (967:967:967) (1058:1058:1058))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter5a1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (364:364:364) (442:442:442))
        (PORT datab (138:138:138) (171:171:171))
        (PORT datad (129:129:129) (174:174:174))
        (IOPATH dataa combout (170:170:170) (183:183:183))
        (IOPATH datab combout (179:179:179) (177:177:177))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter5a1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1068:1068:1068) (1075:1075:1075))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1068:1068:1068) (1075:1075:1075))
        (PORT asdata (308:308:308) (351:351:351))
        (PORT ena (424:424:424) (453:453:453))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe15\|dffe16a\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (192:192:192) (234:234:234))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe15\|dffe16a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1067:1067:1067) (1075:1075:1075))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe15\|dffe17a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1067:1067:1067) (1075:1075:1075))
        (PORT asdata (284:284:284) (321:321:321))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe15\|dffe16a\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (193:193:193) (242:242:242))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe15\|dffe16a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1067:1067:1067) (1075:1075:1075))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe15\|dffe17a\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (146:146:146))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe15\|dffe17a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1067:1067:1067) (1075:1075:1075))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe15\|dffe16a\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1067:1067:1067) (1075:1075:1075))
        (PORT asdata (375:375:375) (421:421:421))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe15\|dffe17a\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1067:1067:1067) (1075:1075:1075))
        (PORT asdata (283:283:283) (320:320:320))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrfull_eq_comp\|aneb_result_wire\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (188:188:188) (244:244:244))
        (PORT datab (593:593:593) (690:690:690))
        (PORT datad (336:336:336) (402:402:402))
        (IOPATH dataa combout (177:177:177) (184:184:184))
        (IOPATH datab combout (179:179:179) (186:186:186))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe15\|dffe16a\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (339:339:339) (406:406:406))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe15\|dffe16a\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1072:1072:1072) (1081:1081:1081))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe15\|dffe17a\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1072:1072:1072) (1081:1081:1081))
        (PORT asdata (283:283:283) (320:320:320))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe15\|dffe16a\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1072:1072:1072) (1081:1081:1081))
        (PORT asdata (502:502:502) (564:564:564))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe15\|dffe17a\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1072:1072:1072) (1081:1081:1081))
        (PORT asdata (282:282:282) (319:319:319))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrfull_eq_comp\|aneb_result_wire\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (458:458:458) (549:549:549))
        (PORT datab (124:124:124) (172:172:172))
        (PORT datad (338:338:338) (403:403:403))
        (IOPATH dataa combout (170:170:170) (172:172:172))
        (IOPATH datab combout (171:171:171) (177:177:177))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe15\|dffe16a\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1072:1072:1072) (1081:1081:1081))
        (PORT asdata (502:502:502) (561:561:561))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe15\|dffe17a\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1072:1072:1072) (1081:1081:1081))
        (PORT asdata (282:282:282) (319:319:319))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe15\|dffe16a\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (332:332:332) (400:400:400))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe15\|dffe16a\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1072:1072:1072) (1081:1081:1081))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe15\|dffe17a\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (110:110:110) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe15\|dffe17a\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1072:1072:1072) (1081:1081:1081))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrfull_eq_comp\|aneb_result_wire\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (639:639:639) (764:764:764))
        (PORT datab (358:358:358) (436:436:436))
        (PORT datad (110:110:110) (146:146:146))
        (IOPATH dataa combout (178:178:178) (168:168:168))
        (IOPATH datab combout (156:156:156) (164:164:164))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe15\|dffe16a\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (482:482:482) (566:566:566))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe15\|dffe16a\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1072:1072:1072) (1081:1081:1081))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe15\|dffe17a\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1072:1072:1072) (1081:1081:1081))
        (PORT asdata (282:282:282) (319:319:319))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe15\|dffe16a\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (159:159:159))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe15\|dffe16a\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1076:1076:1076) (1085:1085:1085))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe15\|dffe17a\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe15\|dffe17a\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1076:1076:1076) (1085:1085:1085))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrfull_eq_comp\|aneb_result_wire\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (367:367:367) (448:448:448))
        (PORT datab (359:359:359) (437:437:437))
        (PORT datad (323:323:323) (384:384:384))
        (IOPATH dataa combout (158:158:158) (162:162:162))
        (IOPATH datab combout (181:181:181) (177:177:177))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe15\|dffe16a\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (159:159:159))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe15\|dffe16a\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1076:1076:1076) (1085:1085:1085))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe15\|dffe17a\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1076:1076:1076) (1085:1085:1085))
        (PORT asdata (283:283:283) (321:321:321))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe15\|dffe16a\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (125:125:125) (162:162:162))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe15\|dffe16a\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1076:1076:1076) (1085:1085:1085))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe15\|dffe17a\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1076:1076:1076) (1085:1085:1085))
        (PORT asdata (284:284:284) (322:322:322))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrfull_eq_comp\|aneb_result_wire\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (519:519:519) (609:609:609))
        (PORT datab (521:521:521) (624:624:624))
        (PORT datad (110:110:110) (147:147:147))
        (IOPATH dataa combout (178:178:178) (168:168:168))
        (IOPATH datab combout (156:156:156) (164:164:164))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrfull_eq_comp\|aneb_result_wire\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (179:179:179) (214:214:214))
        (PORT datab (98:98:98) (126:126:126))
        (PORT datac (84:84:84) (104:104:104))
        (PORT datad (305:305:305) (349:349:349))
        (IOPATH dataa combout (150:150:150) (152:152:152))
        (IOPATH datab combout (151:151:151) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE stream_inst\|SLOE\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (413:413:413))
        (PORT datab (178:178:178) (212:212:212))
        (PORT datad (323:323:323) (377:377:377))
        (IOPATH dataa combout (150:150:150) (163:163:163))
        (IOPATH datab combout (156:156:156) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE USB3_CTL4\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (341:341:341) (714:714:714))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE stream_inst\|state\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (214:214:214) (282:282:282))
        (PORT datab (156:156:156) (215:215:215))
        (PORT datac (2053:2053:2053) (2348:2348:2348))
        (PORT datad (142:142:142) (186:186:186))
        (IOPATH dataa combout (161:161:161) (152:152:152))
        (IOPATH datab combout (159:159:159) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE stream_inst\|state\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (216:216:216) (282:282:282))
        (PORT datab (157:157:157) (216:216:216))
        (PORT datac (2054:2054:2054) (2348:2348:2348))
        (PORT datad (145:145:145) (188:188:188))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE stream_inst\|cnt\[0\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (144:144:144) (192:192:192))
        (IOPATH datab combout (182:182:182) (171:171:171))
        (IOPATH datab cout (213:213:213) (164:164:164))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|wrfull_eq_comp\|aneb_result_wire\[0\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (371:371:371) (453:453:453))
        (PORT datab (323:323:323) (376:376:376))
        (PORT datad (97:97:97) (114:114:114))
        (IOPATH dataa combout (150:150:150) (163:163:163))
        (IOPATH datab combout (156:156:156) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE stream_inst\|cnt\[0\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (139:139:139))
        (PORT datab (156:156:156) (214:214:214))
        (PORT datac (200:200:200) (258:258:258))
        (PORT datad (471:471:471) (536:536:536))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (171:171:171) (182:182:182))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE stream_inst\|cnt\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1062:1062:1062) (1070:1070:1070))
        (PORT d (36:36:36) (48:48:48))
        (PORT sclr (877:877:877) (823:823:823))
        (PORT ena (457:457:457) (486:486:486))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD sclr (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE stream_inst\|cnt\[1\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (133:133:133) (181:181:181))
        (IOPATH datab combout (156:156:156) (166:166:166))
        (IOPATH datab cout (213:213:213) (164:164:164))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE stream_inst\|cnt\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1062:1062:1062) (1070:1070:1070))
        (PORT d (36:36:36) (48:48:48))
        (PORT sclr (877:877:877) (823:823:823))
        (PORT ena (457:457:457) (486:486:486))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD sclr (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE stream_inst\|cnt\[2\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (134:134:134) (185:185:185))
        (IOPATH dataa combout (176:176:176) (165:165:165))
        (IOPATH dataa cout (211:211:211) (161:161:161))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE stream_inst\|cnt\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1062:1062:1062) (1070:1070:1070))
        (PORT d (36:36:36) (48:48:48))
        (PORT sclr (877:877:877) (823:823:823))
        (PORT ena (457:457:457) (486:486:486))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD sclr (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE stream_inst\|cnt\[3\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (181:181:181))
        (IOPATH datab combout (156:156:156) (166:166:166))
        (IOPATH datab cout (213:213:213) (164:164:164))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE stream_inst\|cnt\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1062:1062:1062) (1070:1070:1070))
        (PORT d (36:36:36) (48:48:48))
        (PORT sclr (877:877:877) (823:823:823))
        (PORT ena (457:457:457) (486:486:486))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD sclr (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE stream_inst\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (399:399:399))
        (PORT datab (318:318:318) (384:384:384))
        (PORT datac (208:208:208) (259:259:259))
        (PORT datad (206:206:206) (249:249:249))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE stream_inst\|cnt\[4\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (151:151:151) (204:204:204))
        (IOPATH dataa combout (176:176:176) (165:165:165))
        (IOPATH dataa cout (211:211:211) (161:161:161))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE stream_inst\|cnt\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1062:1062:1062) (1070:1070:1070))
        (PORT d (36:36:36) (48:48:48))
        (PORT sclr (877:877:877) (823:823:823))
        (PORT ena (457:457:457) (486:486:486))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD sclr (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE stream_inst\|cnt\[5\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (150:150:150) (203:203:203))
        (IOPATH dataa combout (156:156:156) (162:162:162))
        (IOPATH dataa cout (211:211:211) (161:161:161))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE stream_inst\|cnt\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1062:1062:1062) (1070:1070:1070))
        (PORT d (36:36:36) (48:48:48))
        (PORT sclr (877:877:877) (823:823:823))
        (PORT ena (457:457:457) (486:486:486))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD sclr (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE stream_inst\|cnt\[6\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT datab (138:138:138) (189:189:189))
        (IOPATH datab combout (182:182:182) (167:167:167))
        (IOPATH datab cout (213:213:213) (164:164:164))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE stream_inst\|cnt\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1062:1062:1062) (1070:1070:1070))
        (PORT d (36:36:36) (48:48:48))
        (PORT sclr (877:877:877) (823:823:823))
        (PORT ena (457:457:457) (486:486:486))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD sclr (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE stream_inst\|cnt\[7\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (138:138:138) (189:189:189))
        (IOPATH datab combout (156:156:156) (166:166:166))
        (IOPATH datab cout (213:213:213) (164:164:164))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE stream_inst\|cnt\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1062:1062:1062) (1070:1070:1070))
        (PORT d (36:36:36) (48:48:48))
        (PORT sclr (877:877:877) (823:823:823))
        (PORT ena (457:457:457) (486:486:486))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD sclr (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE stream_inst\|cnt\[8\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (366:366:366))
        (IOPATH dataa combout (176:176:176) (165:165:165))
        (IOPATH dataa cout (211:211:211) (161:161:161))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE stream_inst\|cnt\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1062:1062:1062) (1070:1070:1070))
        (PORT d (36:36:36) (48:48:48))
        (PORT sclr (877:877:877) (823:823:823))
        (PORT ena (457:457:457) (486:486:486))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD sclr (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE stream_inst\|cnt\[9\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (150:150:150) (200:200:200))
        (IOPATH datab combout (156:156:156) (166:166:166))
        (IOPATH datab cout (213:213:213) (164:164:164))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE stream_inst\|cnt\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1062:1062:1062) (1070:1070:1070))
        (PORT d (36:36:36) (48:48:48))
        (PORT sclr (877:877:877) (823:823:823))
        (PORT ena (457:457:457) (486:486:486))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD sclr (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE stream_inst\|cnt\[10\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (139:139:139) (192:192:192))
        (IOPATH dataa combout (176:176:176) (165:165:165))
        (IOPATH dataa cout (211:211:211) (161:161:161))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE stream_inst\|cnt\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1062:1062:1062) (1070:1070:1070))
        (PORT d (36:36:36) (48:48:48))
        (PORT sclr (877:877:877) (823:823:823))
        (PORT ena (457:457:457) (486:486:486))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD sclr (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE stream_inst\|cnt\[11\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT datab (138:138:138) (188:188:188))
        (IOPATH datab combout (156:156:156) (166:166:166))
        (IOPATH datab cout (213:213:213) (164:164:164))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE stream_inst\|cnt\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1062:1062:1062) (1070:1070:1070))
        (PORT d (36:36:36) (48:48:48))
        (PORT sclr (877:877:877) (823:823:823))
        (PORT ena (457:457:457) (486:486:486))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD sclr (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE stream_inst\|Equal1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (366:366:366))
        (PORT datab (150:150:150) (199:199:199))
        (PORT datac (126:126:126) (169:169:169))
        (PORT datad (126:126:126) (164:164:164))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE stream_inst\|cnt\[12\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (134:134:134) (186:186:186))
        (IOPATH dataa combout (176:176:176) (165:165:165))
        (IOPATH dataa cout (211:211:211) (161:161:161))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE stream_inst\|cnt\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1062:1062:1062) (1070:1070:1070))
        (PORT d (36:36:36) (48:48:48))
        (PORT sclr (877:877:877) (823:823:823))
        (PORT ena (457:457:457) (486:486:486))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD sclr (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE stream_inst\|cnt\[13\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT datad (132:132:132) (168:168:168))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE stream_inst\|cnt\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1062:1062:1062) (1070:1070:1070))
        (PORT d (36:36:36) (48:48:48))
        (PORT sclr (877:877:877) (823:823:823))
        (PORT ena (457:457:457) (486:486:486))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD sclr (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE stream_inst\|Equal1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (151:151:151) (204:204:204))
        (PORT datab (140:140:140) (192:192:192))
        (PORT datac (126:126:126) (170:170:170))
        (PORT datad (139:139:139) (177:177:177))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE stream_inst\|state\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (186:186:186) (224:224:224))
        (PORT datab (220:220:220) (277:277:277))
        (PORT datac (168:168:168) (201:201:201))
        (PORT datad (206:206:206) (254:254:254))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE stream_inst\|state\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (98:98:98) (130:130:130))
        (PORT datab (158:158:158) (218:218:218))
        (PORT datac (88:88:88) (110:110:110))
        (PORT datad (86:86:86) (103:103:103))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE stream_inst\|state\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (98:98:98) (126:126:126))
        (PORT datad (97:97:97) (118:118:118))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE stream_inst\|state\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1062:1062:1062) (1069:1069:1069))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE stream_inst\|state\[1\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT datac (2055:2055:2055) (2350:2350:2350))
        (PORT datad (141:141:141) (192:192:192))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE stream_inst\|state\[1\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (139:139:139))
        (PORT datab (155:155:155) (217:217:217))
        (PORT datad (96:96:96) (118:118:118))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (179:179:179) (193:193:193))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE stream_inst\|state\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1062:1062:1062) (1069:1069:1069))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE stream_inst\|state\[0\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (214:214:214) (281:281:281))
        (PORT datab (156:156:156) (216:216:216))
        (PORT datac (2052:2052:2052) (2346:2346:2346))
        (PORT datad (140:140:140) (185:185:185))
        (IOPATH dataa combout (149:149:149) (148:148:148))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE stream_inst\|state\[0\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (98:98:98) (127:127:127))
        (PORT datad (96:96:96) (118:118:118))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE stream_inst\|state\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1062:1062:1062) (1069:1069:1069))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE stream_inst\|SLOE\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (523:523:523))
        (PORT datab (155:155:155) (214:214:214))
        (PORT datac (199:199:199) (256:256:256))
        (PORT datad (139:139:139) (184:184:184))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE USB3_DQ\[0\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (351:351:351) (724:724:724))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|ram_address_a\[9\])
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (158:158:158))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter5a0\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (134:134:134) (180:180:180))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (121:121:121) (170:170:170))
        (PORT datad (129:129:129) (169:169:169))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE USB3_DQ\[1\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (351:351:351) (724:724:724))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE USB3_DQ\[2\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (361:361:361) (734:734:734))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE USB3_DQ\[3\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (341:341:341) (714:714:714))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE USB3_DQ\[4\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (345:345:345) (717:717:717))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE USB3_DQ\[5\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (351:351:351) (724:724:724))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE USB3_DQ\[6\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (341:341:341) (714:714:714))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE USB3_DQ\[7\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (331:331:331) (704:704:704))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE USB3_DQ\[8\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (331:331:331) (704:704:704))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2057:2057:2057) (2333:2333:2333))
        (PORT d[1] (2074:2074:2074) (2349:2349:2349))
        (PORT d[2] (2276:2276:2276) (2565:2565:2565))
        (PORT d[3] (2086:2086:2086) (2365:2365:2365))
        (PORT d[4] (2384:2384:2384) (2693:2693:2693))
        (PORT d[5] (2134:2134:2134) (2423:2423:2423))
        (PORT d[6] (2518:2518:2518) (2857:2857:2857))
        (PORT d[7] (2080:2080:2080) (2357:2357:2357))
        (PORT d[8] (2218:2218:2218) (2510:2510:2510))
        (PORT clk (1246:1246:1246) (1268:1268:1268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (388:388:388) (462:462:462))
        (PORT d[1] (383:383:383) (453:453:453))
        (PORT d[2] (723:723:723) (842:842:842))
        (PORT d[3] (961:961:961) (1094:1094:1094))
        (PORT d[4] (693:693:693) (804:804:804))
        (PORT d[5] (384:384:384) (455:455:455))
        (PORT d[6] (802:802:802) (922:922:922))
        (PORT d[7] (362:362:362) (444:444:444))
        (PORT d[8] (389:389:389) (474:474:474))
        (PORT d[9] (454:454:454) (513:513:513))
        (PORT clk (1244:1244:1244) (1266:1266:1266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (522:522:522) (517:517:517))
        (PORT clk (1244:1244:1244) (1266:1266:1266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1246:1246:1246) (1268:1268:1268))
        (PORT d[0] (793:793:793) (796:796:796))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1247:1247:1247) (1269:1269:1269))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1247:1247:1247) (1269:1269:1269))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1247:1247:1247) (1269:1269:1269))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1247:1247:1247) (1269:1269:1269))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (347:347:347) (400:400:400))
        (PORT d[1] (400:400:400) (475:475:475))
        (PORT d[2] (726:726:726) (842:842:842))
        (PORT d[3] (547:547:547) (649:649:649))
        (PORT d[4] (410:410:410) (490:490:490))
        (PORT d[5] (399:399:399) (471:471:471))
        (PORT d[6] (877:877:877) (1015:1015:1015))
        (PORT d[7] (391:391:391) (462:462:462))
        (PORT d[8] (396:396:396) (467:467:467))
        (PORT d[9] (354:354:354) (407:407:407))
        (PORT clk (1203:1203:1203) (1227:1227:1227))
        (PORT stall (977:977:977) (913:913:913))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD stall (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1227:1227:1227))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1228:1228:1228))
        (IOPATH (posedge clk) pulse (0:0:0) (1080:1080:1080))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1228:1228:1228))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1228:1228:1228))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a0.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1226:1226:1226))
        (PORT ena (849:849:849) (890:890:890))
        (IOPATH (posedge clk) q (159:159:159) (161:161:161))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (24:24:24))
      (SETUP ena (posedge clk) (24:24:24))
      (HOLD d (posedge clk) (87:87:87))
      (HOLD ena (posedge clk) (87:87:87))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE USB3_DQ\[9\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (331:331:331) (704:704:704))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE USB3_DQ\[10\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (341:341:341) (714:714:714))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE USB3_DQ\[11\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (351:351:351) (724:724:724))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE USB3_DQ\[12\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (341:341:341) (714:714:714))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE USB3_DQ\[13\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (351:351:351) (724:724:724))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE USB3_DQ\[14\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (341:341:341) (714:714:714))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE USB3_DQ\[15\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (335:335:335) (707:707:707))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE USB3_DQ\[16\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (351:351:351) (724:724:724))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE USB3_DQ\[17\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (331:331:331) (704:704:704))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a9.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2583:2583:2583) (2946:2946:2946))
        (PORT d[1] (1896:1896:1896) (2151:2151:2151))
        (PORT d[2] (2062:2062:2062) (2341:2341:2341))
        (PORT d[3] (1877:1877:1877) (2116:2116:2116))
        (PORT d[4] (1910:1910:1910) (2158:2158:2158))
        (PORT d[5] (2008:2008:2008) (2259:2259:2259))
        (PORT d[6] (2456:2456:2456) (2774:2774:2774))
        (PORT d[7] (2069:2069:2069) (2334:2334:2334))
        (PORT d[8] (2157:2157:2157) (2466:2466:2466))
        (PORT clk (1240:1240:1240) (1263:1263:1263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (500:500:500) (585:585:585))
        (PORT d[1] (532:532:532) (618:618:618))
        (PORT d[2] (719:719:719) (845:845:845))
        (PORT d[3] (682:682:682) (790:790:790))
        (PORT d[4] (694:694:694) (801:801:801))
        (PORT d[5] (827:827:827) (951:951:951))
        (PORT d[6] (781:781:781) (892:892:892))
        (PORT d[7] (701:701:701) (821:821:821))
        (PORT d[8] (718:718:718) (852:852:852))
        (PORT d[9] (651:651:651) (740:740:740))
        (PORT clk (1238:1238:1238) (1261:1261:1261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a9.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (685:685:685) (663:663:663))
        (PORT clk (1238:1238:1238) (1261:1261:1261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a9.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1240:1240:1240) (1263:1263:1263))
        (PORT d[0] (956:956:956) (942:942:942))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a9.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1241:1241:1241) (1264:1264:1264))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1241:1241:1241) (1264:1264:1264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a9.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1241:1241:1241) (1264:1264:1264))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a9.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1241:1241:1241) (1264:1264:1264))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a9.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (366:366:366) (425:425:425))
        (PORT d[1] (408:408:408) (489:489:489))
        (PORT d[2] (725:725:725) (838:838:838))
        (PORT d[3] (559:559:559) (652:652:652))
        (PORT d[4] (420:420:420) (500:500:500))
        (PORT d[5] (420:420:420) (502:502:502))
        (PORT d[6] (410:410:410) (484:484:484))
        (PORT d[7] (402:402:402) (475:475:475))
        (PORT d[8] (405:405:405) (479:479:479))
        (PORT d[9] (375:375:375) (437:437:437))
        (PORT clk (1197:1197:1197) (1222:1222:1222))
        (PORT stall (978:978:978) (914:914:914))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD stall (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a9.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1223:1223:1223))
        (IOPATH (posedge clk) pulse (0:0:0) (1080:1080:1080))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a9.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1223:1223:1223))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a9.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1223:1223:1223))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a9.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1221:1221:1221))
        (PORT ena (847:847:847) (889:889:889))
        (IOPATH (posedge clk) q (159:159:159) (161:161:161))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (24:24:24))
      (SETUP ena (posedge clk) (24:24:24))
      (HOLD d (posedge clk) (87:87:87))
      (HOLD ena (posedge clk) (87:87:87))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE USB3_DQ\[18\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (361:361:361) (734:734:734))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE USB3_DQ\[19\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (351:351:351) (724:724:724))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE USB3_DQ\[20\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (351:351:351) (724:724:724))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE USB3_DQ\[21\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (351:351:351) (724:724:724))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE USB3_DQ\[22\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (351:351:351) (724:724:724))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE USB3_DQ\[23\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (341:341:341) (714:714:714))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE USB3_DQ\[24\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (351:351:351) (724:724:724))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE USB3_DQ\[25\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (331:331:331) (704:704:704))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE USB3_DQ\[26\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (341:341:341) (714:714:714))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a18.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2127:2127:2127) (2421:2421:2421))
        (PORT d[1] (2054:2054:2054) (2334:2334:2334))
        (PORT d[2] (2295:2295:2295) (2598:2598:2598))
        (PORT d[3] (2233:2233:2233) (2521:2521:2521))
        (PORT d[4] (2215:2215:2215) (2511:2511:2511))
        (PORT d[5] (2079:2079:2079) (2355:2355:2355))
        (PORT d[6] (2343:2343:2343) (2666:2666:2666))
        (PORT d[7] (2442:2442:2442) (2778:2778:2778))
        (PORT d[8] (2269:2269:2269) (2572:2572:2572))
        (PORT clk (1234:1234:1234) (1256:1256:1256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (521:521:521) (615:615:615))
        (PORT d[1] (531:531:531) (628:628:628))
        (PORT d[2] (718:718:718) (840:840:840))
        (PORT d[3] (512:512:512) (606:606:606))
        (PORT d[4] (529:529:529) (625:625:625))
        (PORT d[5] (566:566:566) (651:651:651))
        (PORT d[6] (525:525:525) (613:613:613))
        (PORT d[7] (633:633:633) (741:741:741))
        (PORT d[8] (721:721:721) (852:852:852))
        (PORT d[9] (796:796:796) (893:893:893))
        (PORT clk (1232:1232:1232) (1254:1254:1254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a18.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (706:706:706) (682:682:682))
        (PORT clk (1232:1232:1232) (1254:1254:1254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a18.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1234:1234:1234) (1256:1256:1256))
        (PORT d[0] (977:977:977) (961:961:961))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a18.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1235:1235:1235) (1257:1257:1257))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1235:1235:1235) (1257:1257:1257))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a18.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1235:1235:1235) (1257:1257:1257))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a18.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1235:1235:1235) (1257:1257:1257))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a18.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (371:371:371) (435:435:435))
        (PORT d[1] (413:413:413) (499:499:499))
        (PORT d[2] (565:565:565) (665:665:665))
        (PORT d[3] (563:563:563) (666:666:666))
        (PORT d[4] (419:419:419) (496:496:496))
        (PORT d[5] (426:426:426) (512:512:512))
        (PORT d[6] (433:433:433) (511:511:511))
        (PORT d[7] (424:424:424) (504:504:504))
        (PORT d[8] (410:410:410) (490:490:490))
        (PORT d[9] (367:367:367) (428:428:428))
        (PORT clk (1191:1191:1191) (1215:1215:1215))
        (PORT stall (765:765:765) (728:728:728))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD stall (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a18.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1215:1215:1215))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1216:1216:1216))
        (IOPATH (posedge clk) pulse (0:0:0) (1080:1080:1080))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1216:1216:1216))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a18.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1216:1216:1216))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a18.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1214:1214:1214))
        (PORT ena (853:853:853) (908:908:908))
        (IOPATH (posedge clk) q (159:159:159) (161:161:161))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (24:24:24))
      (SETUP ena (posedge clk) (24:24:24))
      (HOLD d (posedge clk) (87:87:87))
      (HOLD ena (posedge clk) (87:87:87))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE USB3_DQ\[27\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (335:335:335) (707:707:707))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE USB3_DQ\[28\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (351:351:351) (724:724:724))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE USB3_DQ\[29\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (345:345:345) (717:717:717))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE USB3_DQ\[30\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (335:335:335) (707:707:707))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE USB3_DQ\[31\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (351:351:351) (724:724:724))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a27.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2310:2310:2310) (2617:2617:2617))
        (PORT d[1] (2339:2339:2339) (2673:2673:2673))
        (PORT d[2] (2262:2262:2262) (2552:2552:2552))
        (PORT d[3] (2549:2549:2549) (2886:2886:2886))
        (PORT d[4] (2263:2263:2263) (2569:2569:2569))
        (PORT clk (1251:1251:1251) (1273:1273:1273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a27.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (521:521:521) (608:608:608))
        (PORT d[1] (536:536:536) (632:632:632))
        (PORT d[2] (530:530:530) (620:620:620))
        (PORT d[3] (693:693:693) (812:812:812))
        (PORT d[4] (709:709:709) (825:825:825))
        (PORT d[5] (546:546:546) (638:638:638))
        (PORT d[6] (633:633:633) (737:737:737))
        (PORT d[7] (722:722:722) (856:856:856))
        (PORT d[8] (547:547:547) (646:646:646))
        (PORT d[9] (642:642:642) (732:732:732))
        (PORT clk (1249:1249:1249) (1271:1271:1271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a27.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (689:689:689) (667:667:667))
        (PORT clk (1249:1249:1249) (1271:1271:1271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a27.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1251:1251:1251) (1273:1273:1273))
        (PORT d[0] (960:960:960) (946:946:946))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a27.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1274:1274:1274))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a27.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1274:1274:1274))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a27.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1274:1274:1274))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a27.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1274:1274:1274))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a27.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (209:209:209) (245:245:245))
        (PORT d[1] (391:391:391) (464:464:464))
        (PORT d[2] (392:392:392) (459:459:459))
        (PORT d[3] (727:727:727) (850:850:850))
        (PORT d[4] (819:819:819) (943:943:943))
        (PORT d[5] (391:391:391) (458:458:458))
        (PORT d[6] (395:395:395) (462:462:462))
        (PORT d[7] (662:662:662) (772:772:772))
        (PORT d[8] (391:391:391) (466:466:466))
        (PORT d[9] (209:209:209) (249:249:249))
        (PORT clk (1208:1208:1208) (1232:1232:1232))
        (PORT stall (584:584:584) (573:573:573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD stall (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a27.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1208:1208:1208) (1232:1232:1232))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a27.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1209:1209:1209) (1233:1233:1233))
        (IOPATH (posedge clk) pulse (0:0:0) (1080:1080:1080))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a27.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1209:1209:1209) (1233:1233:1233))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a27.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1209:1209:1209) (1233:1233:1233))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a27.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1207:1207:1207) (1231:1231:1231))
        (PORT ena (533:533:533) (538:538:538))
        (IOPATH (posedge clk) q (159:159:159) (161:161:161))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (24:24:24))
      (SETUP ena (posedge clk) (24:24:24))
      (HOLD d (posedge clk) (87:87:87))
      (HOLD ena (posedge clk) (87:87:87))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (217:217:217) (273:273:273))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH dataa cout (211:211:211) (161:161:161))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE counter\~5)
    (DELAY
      (ABSOLUTE
        (PORT datac (159:159:159) (187:187:187))
        (PORT datad (301:301:301) (344:344:344))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1041:1041:1041) (1049:1049:1049))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE cnt2\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (285:285:285))
        (PORT datab (148:148:148) (204:204:204))
        (PORT datad (135:135:135) (172:172:172))
        (IOPATH dataa combout (149:149:149) (162:162:162))
        (IOPATH datab combout (150:150:150) (166:166:166))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt2\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1036:1036:1036) (1045:1045:1045))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE cnt2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (204:204:204))
        (PORT datab (150:150:150) (200:200:200))
        (PORT datad (136:136:136) (176:176:176))
        (IOPATH dataa combout (149:149:149) (148:148:148))
        (IOPATH datab combout (181:181:181) (177:177:177))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt2\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1036:1036:1036) (1045:1045:1045))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (451:451:451) (500:500:500))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE cnt2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (149:149:149) (203:203:203))
        (PORT datab (145:145:145) (201:201:201))
        (PORT datad (136:136:136) (176:176:176))
        (IOPATH dataa combout (149:149:149) (148:148:148))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt2\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1036:1036:1036) (1045:1045:1045))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (451:451:451) (500:500:500))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE cnt2\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (285:285:285))
        (PORT datab (149:149:149) (204:204:204))
        (PORT datad (133:133:133) (174:174:174))
        (IOPATH dataa combout (170:170:170) (169:169:169))
        (IOPATH datab combout (150:150:150) (166:166:166))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt2\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1036:1036:1036) (1045:1045:1045))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (451:451:451) (500:500:500))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (144:144:144) (199:199:199))
        (PORT datab (151:151:151) (205:205:205))
        (PORT datac (139:139:139) (184:184:184))
        (PORT datad (133:133:133) (174:174:174))
        (IOPATH dataa combout (149:149:149) (148:148:148))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (202:202:202) (259:259:259))
        (IOPATH dataa combout (156:156:156) (162:162:162))
        (IOPATH dataa cout (211:211:211) (161:161:161))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE counter\[1\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (373:373:373))
        (PORT datab (340:340:340) (390:390:390))
        (PORT datad (158:158:158) (183:183:183))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1041:1041:1041) (1049:1049:1049))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE Add1\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (214:214:214) (268:268:268))
        (IOPATH datab combout (182:182:182) (167:167:167))
        (IOPATH datab cout (213:213:213) (164:164:164))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE counter\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (336:336:336) (385:385:385))
        (PORT datac (149:149:149) (177:177:177))
        (PORT datad (301:301:301) (345:345:345))
        (IOPATH datab combout (156:156:156) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1041:1041:1041) (1049:1049:1049))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE Add1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (195:195:195) (255:255:255))
        (IOPATH dataa combout (156:156:156) (162:162:162))
        (IOPATH dataa cout (211:211:211) (161:161:161))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE counter\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (339:339:339) (388:388:388))
        (PORT datac (151:151:151) (175:175:175))
        (PORT datad (300:300:300) (343:343:343))
        (IOPATH datab combout (156:156:156) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1041:1041:1041) (1049:1049:1049))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE Add1\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (216:216:216) (270:270:270))
        (IOPATH datab combout (182:182:182) (167:167:167))
        (IOPATH datab cout (213:213:213) (164:164:164))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE counter\[4\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (319:319:319) (371:371:371))
        (PORT datab (340:340:340) (389:389:389))
        (PORT datad (149:149:149) (171:171:171))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1041:1041:1041) (1049:1049:1049))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE Add1\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (217:217:217) (272:272:272))
        (IOPATH datab combout (156:156:156) (166:166:166))
        (IOPATH datab cout (213:213:213) (164:164:164))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE counter\[5\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (325:325:325) (378:378:378))
        (PORT datab (325:325:325) (373:373:373))
        (PORT datad (161:161:161) (186:186:186))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1041:1041:1041) (1049:1049:1049))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (136:136:136) (184:184:184))
        (PORT datac (121:121:121) (161:161:161))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datac combout (114:114:114) (117:117:117))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (186:186:186))
        (PORT datab (136:136:136) (185:185:185))
        (PORT datac (185:185:185) (231:231:231))
        (PORT datad (124:124:124) (160:160:160))
        (IOPATH dataa combout (150:150:150) (152:152:152))
        (IOPATH datab combout (151:151:151) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE Add1\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (215:215:215) (268:268:268))
        (IOPATH datab combout (182:182:182) (167:167:167))
        (IOPATH datab cout (213:213:213) (164:164:164))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE counter\[6\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (375:375:375))
        (PORT datab (339:339:339) (390:390:390))
        (PORT datad (159:159:159) (185:185:185))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1041:1041:1041) (1049:1049:1049))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE Add1\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (201:201:201) (255:255:255))
        (IOPATH datab combout (156:156:156) (166:166:166))
        (IOPATH datab cout (213:213:213) (164:164:164))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE counter\[7\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (373:373:373))
        (PORT datab (337:337:337) (386:386:386))
        (PORT datad (153:153:153) (174:174:174))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1041:1041:1041) (1049:1049:1049))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (98:98:98) (129:129:129))
        (PORT datab (98:98:98) (126:126:126))
        (PORT datac (122:122:122) (164:164:164))
        (PORT datad (122:122:122) (159:159:159))
        (IOPATH dataa combout (150:150:150) (152:152:152))
        (IOPATH datab combout (151:151:151) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE Add1\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (206:206:206) (265:265:265))
        (IOPATH dataa combout (176:176:176) (165:165:165))
        (IOPATH dataa cout (211:211:211) (161:161:161))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE counter\[8\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (144:144:144) (192:192:192))
        (PORT datac (136:136:136) (176:176:176))
        (PORT datad (153:153:153) (176:176:176))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1036:1036:1036) (1045:1045:1045))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE Add1\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (201:201:201) (252:252:252))
        (IOPATH datab combout (156:156:156) (166:166:166))
        (IOPATH datab cout (213:213:213) (164:164:164))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE counter\[9\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (187:187:187))
        (PORT datac (138:138:138) (177:177:177))
        (PORT datad (166:166:166) (193:193:193))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1036:1036:1036) (1045:1045:1045))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE Add1\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (202:202:202) (256:256:256))
        (IOPATH dataa combout (176:176:176) (165:165:165))
        (IOPATH dataa cout (211:211:211) (161:161:161))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE counter\[10\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (149:149:149) (197:197:197))
        (PORT datac (152:152:152) (181:181:181))
        (PORT datad (133:133:133) (170:170:170))
        (IOPATH dataa combout (156:156:156) (152:152:152))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1036:1036:1036) (1045:1045:1045))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE Add1\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (324:324:324) (394:394:394))
        (IOPATH dataa combout (156:156:156) (162:162:162))
        (IOPATH dataa cout (211:211:211) (161:161:161))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE counter\[11\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (321:321:321))
        (PORT datac (304:304:304) (348:348:348))
        (PORT datad (466:466:466) (536:536:536))
        (IOPATH dataa combout (156:156:156) (152:152:152))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1041:1041:1041) (1049:1049:1049))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE Add1\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (211:211:211) (262:262:262))
        (IOPATH datab combout (182:182:182) (167:167:167))
        (IOPATH datab cout (213:213:213) (164:164:164))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE counter\[12\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (148:148:148) (196:196:196))
        (PORT datac (132:132:132) (170:170:170))
        (PORT datad (163:163:163) (190:190:190))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1036:1036:1036) (1045:1045:1045))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE Add1\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (201:201:201) (254:254:254))
        (IOPATH datab combout (156:156:156) (166:166:166))
        (IOPATH datab cout (213:213:213) (164:164:164))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE counter\[13\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (149:149:149) (197:197:197))
        (PORT datac (132:132:132) (170:170:170))
        (PORT datad (264:264:264) (292:292:292))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1036:1036:1036) (1045:1045:1045))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE Add1\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (200:200:200) (256:256:256))
        (IOPATH dataa combout (176:176:176) (165:165:165))
        (IOPATH dataa cout (211:211:211) (161:161:161))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE counter\[14\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (143:143:143) (190:190:190))
        (PORT datac (137:137:137) (177:177:177))
        (PORT datad (156:156:156) (180:180:180))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1036:1036:1036) (1045:1045:1045))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE Add1\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (216:216:216) (271:271:271))
        (IOPATH dataa combout (156:156:156) (162:162:162))
        (IOPATH dataa cout (211:211:211) (161:161:161))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE counter\[15\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (151:151:151) (201:201:201))
        (PORT datab (282:282:282) (322:322:322))
        (PORT datad (129:129:129) (165:165:165))
        (IOPATH dataa combout (158:158:158) (150:150:150))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1036:1036:1036) (1045:1045:1045))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE Equal0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (189:189:189))
        (PORT datab (136:136:136) (185:185:185))
        (PORT datac (121:121:121) (162:162:162))
        (PORT datad (122:122:122) (158:158:158))
        (IOPATH dataa combout (150:150:150) (152:152:152))
        (IOPATH datab combout (151:151:151) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE Add1\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (214:214:214) (268:268:268))
        (IOPATH dataa combout (176:176:176) (165:165:165))
        (IOPATH dataa cout (211:211:211) (161:161:161))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE counter\[16\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (277:277:277) (329:329:329))
        (PORT datac (250:250:250) (289:289:289))
        (PORT datad (463:463:463) (534:534:534))
        (IOPATH dataa combout (156:156:156) (152:152:152))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1041:1041:1041) (1049:1049:1049))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE Add1\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (214:214:214) (268:268:268))
        (IOPATH dataa combout (156:156:156) (162:162:162))
        (IOPATH dataa cout (211:211:211) (161:161:161))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE counter\[17\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (480:480:480) (559:559:559))
        (PORT datac (258:258:258) (307:307:307))
        (PORT datad (156:156:156) (182:182:182))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1041:1041:1041) (1049:1049:1049))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE Add1\~36)
    (DELAY
      (ABSOLUTE
        (PORT datab (199:199:199) (249:249:249))
        (IOPATH datab combout (182:182:182) (167:167:167))
        (IOPATH datab cout (213:213:213) (164:164:164))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE counter\[18\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (482:482:482) (561:561:561))
        (PORT datac (254:254:254) (296:296:296))
        (PORT datad (164:164:164) (193:193:193))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1041:1041:1041) (1049:1049:1049))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE Add1\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (203:203:203) (255:255:255))
        (IOPATH dataa combout (156:156:156) (162:162:162))
        (IOPATH dataa cout (211:211:211) (161:161:161))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE counter\[19\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (477:477:477) (555:555:555))
        (PORT datac (261:261:261) (311:311:311))
        (PORT datad (156:156:156) (181:181:181))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1041:1041:1041) (1049:1049:1049))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE Add1\~40)
    (DELAY
      (ABSOLUTE
        (PORT datab (198:198:198) (251:251:251))
        (IOPATH datab combout (182:182:182) (167:167:167))
        (IOPATH datab cout (213:213:213) (164:164:164))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE counter\[20\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (324:324:324))
        (PORT datac (165:165:165) (197:197:197))
        (PORT datad (465:465:465) (536:536:536))
        (IOPATH dataa combout (156:156:156) (152:152:152))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1041:1041:1041) (1049:1049:1049))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE Add1\~42)
    (DELAY
      (ABSOLUTE
        (PORT datab (200:200:200) (253:253:253))
        (IOPATH datab combout (156:156:156) (166:166:166))
        (IOPATH datab cout (213:213:213) (164:164:164))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE counter\[21\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (283:283:283) (336:336:336))
        (PORT datac (156:156:156) (187:187:187))
        (PORT datad (451:451:451) (512:512:512))
        (IOPATH dataa combout (156:156:156) (152:152:152))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1041:1041:1041) (1049:1049:1049))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE Add1\~44)
    (DELAY
      (ABSOLUTE
        (PORT datab (214:214:214) (266:266:266))
        (IOPATH datab combout (182:182:182) (167:167:167))
        (IOPATH datab cout (213:213:213) (164:164:164))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE counter\[22\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (283:283:283) (335:335:335))
        (PORT datac (167:167:167) (198:198:198))
        (PORT datad (456:456:456) (524:524:524))
        (IOPATH dataa combout (156:156:156) (152:152:152))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1041:1041:1041) (1049:1049:1049))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE Add1\~46)
    (DELAY
      (ABSOLUTE
        (PORT datab (200:200:200) (254:254:254))
        (IOPATH datab combout (156:156:156) (166:166:166))
        (IOPATH datab cout (213:213:213) (164:164:164))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE counter\[23\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (281:281:281) (334:334:334))
        (PORT datac (166:166:166) (197:197:197))
        (PORT datad (456:456:456) (528:528:528))
        (IOPATH dataa combout (156:156:156) (152:152:152))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1041:1041:1041) (1049:1049:1049))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE Add1\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (202:202:202) (257:257:257))
        (IOPATH dataa combout (176:176:176) (165:165:165))
        (IOPATH dataa cout (211:211:211) (161:161:161))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE counter\[24\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (480:480:480) (558:558:558))
        (PORT datac (258:258:258) (307:307:307))
        (PORT datad (152:152:152) (176:176:176))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1041:1041:1041) (1049:1049:1049))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE Add1\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (200:200:200) (257:257:257))
        (IOPATH dataa combout (156:156:156) (162:162:162))
        (IOPATH dataa cout (211:211:211) (161:161:161))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE counter\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (482:482:482) (562:562:562))
        (PORT datad (164:164:164) (191:191:191))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1041:1041:1041) (1049:1049:1049))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE Add1\~52)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (183:183:183))
        (IOPATH datab combout (182:182:182) (167:167:167))
        (IOPATH datab cout (213:213:213) (164:164:164))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1043:1043:1043) (1052:1052:1052))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE Add1\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (185:185:185))
        (IOPATH dataa combout (156:156:156) (162:162:162))
        (IOPATH dataa cout (211:211:211) (161:161:161))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1043:1043:1043) (1052:1052:1052))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE Add1\~56)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (182:182:182))
        (IOPATH datab combout (182:182:182) (167:167:167))
        (IOPATH datab cout (213:213:213) (164:164:164))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1043:1043:1043) (1052:1052:1052))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE Add1\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (134:134:134) (186:186:186))
        (IOPATH dataa combout (156:156:156) (162:162:162))
        (IOPATH dataa cout (211:211:211) (161:161:161))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1043:1043:1043) (1052:1052:1052))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE Add1\~60)
    (DELAY
      (ABSOLUTE
        (PORT datab (133:133:133) (182:182:182))
        (IOPATH datab combout (182:182:182) (167:167:167))
        (IOPATH datab cout (213:213:213) (164:164:164))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1043:1043:1043) (1052:1052:1052))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE Add1\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (134:134:134) (185:185:185))
        (IOPATH dataa combout (185:185:185) (190:190:190))
        (IOPATH cin combout (178:178:178) (194:194:194))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1043:1043:1043) (1052:1052:1052))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE Equal0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (302:302:302) (368:368:368))
        (PORT datab (201:201:201) (256:256:256))
        (PORT datac (200:200:200) (250:250:250))
        (PORT datad (198:198:198) (244:244:244))
        (IOPATH dataa combout (149:149:149) (148:148:148))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE Equal0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (134:134:134) (185:185:185))
        (PORT datab (134:134:134) (182:182:182))
        (PORT datac (123:123:123) (163:163:163))
        (PORT datad (122:122:122) (158:158:158))
        (IOPATH dataa combout (150:150:150) (152:152:152))
        (IOPATH datab combout (151:151:151) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE Equal0\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (202:202:202) (259:259:259))
        (PORT datab (136:136:136) (184:184:184))
        (PORT datac (122:122:122) (164:164:164))
        (PORT datad (199:199:199) (245:245:245))
        (IOPATH dataa combout (149:149:149) (148:148:148))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE Equal0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (186:186:186))
        (PORT datab (135:135:135) (184:184:184))
        (PORT datac (209:209:209) (255:255:255))
        (PORT datad (122:122:122) (157:157:157))
        (IOPATH dataa combout (150:150:150) (152:152:152))
        (IOPATH datab combout (151:151:151) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE Equal0\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (307:307:307))
        (PORT datab (98:98:98) (125:125:125))
        (PORT datac (85:85:85) (106:106:106))
        (PORT datad (88:88:88) (104:104:104))
        (IOPATH dataa combout (150:150:150) (152:152:152))
        (IOPATH datab combout (151:151:151) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (134:134:134) (185:185:185))
        (PORT datab (216:216:216) (277:277:277))
        (PORT datac (179:179:179) (230:230:230))
        (PORT datad (123:123:123) (160:160:160))
        (IOPATH dataa combout (150:150:150) (152:152:152))
        (IOPATH datab combout (151:151:151) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE Equal0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (345:345:345))
        (PORT datab (101:101:101) (130:130:130))
        (PORT datac (305:305:305) (351:351:351))
        (PORT datad (85:85:85) (101:101:101))
        (IOPATH dataa combout (150:150:150) (152:152:152))
        (IOPATH datab combout (151:151:151) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1036:1036:1036) (1045:1045:1045))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE USB3_CTL2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1276:1276:1276) (1421:1421:1421))
        (PORT datac (214:214:214) (268:268:268))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ena_reg")
    (INSTANCE pll\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]\~clkctrl_e_SCLK.extena0_reg)
    (DELAY
      (ABSOLUTE
        (PORT d (137:137:137) (112:112:112))
        (PORT clk (0:0:0) (0:0:0))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ena_reg")
    (INSTANCE pll\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]\~clkctrl_e_SCLK.extena1_reg)
    (DELAY
      (ABSOLUTE
        (PORT d (0:0:0) (0:0:0))
        (PORT clk (0:0:0) (0:0:0))
        (IOPATH (posedge clk) q (167:167:167) (152:152:152))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE altera_reserved_tms\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (335:335:335) (707:707:707))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE altera_reserved_tck\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (335:335:335) (707:707:707))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE altera_reserved_tdi\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (335:335:335) (707:707:707))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_clkctrl")
    (INSTANCE altera_internal_jtag\~TCKUTAPclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (791:791:791) (694:694:694))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (163:163:163) (227:227:227))
        (IOPATH datab combout (182:182:182) (171:171:171))
        (IOPATH datab cout (213:213:213) (164:164:164))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (1678:1678:1678) (1463:1463:1463))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1108:1108:1108) (1120:1120:1120))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\~2)
    (DELAY
      (ABSOLUTE
        (PORT datad (115:115:115) (154:154:154))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1108:1108:1108) (1120:1120:1120))
        (PORT d (36:36:36) (48:48:48))
        (PORT sclr (1683:1683:1683) (1929:1929:1929))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD sclr (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (127:127:127) (180:180:180))
        (PORT datad (110:110:110) (146:146:146))
        (IOPATH dataa combout (156:156:156) (162:162:162))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1108:1108:1108) (1120:1120:1120))
        (PORT d (36:36:36) (48:48:48))
        (PORT sclr (1683:1683:1683) (1929:1929:1929))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD sclr (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (133:133:133) (186:186:186))
        (PORT datac (1732:1732:1732) (1497:1497:1497))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1110:1110:1110) (1122:1122:1122))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (133:133:133) (188:188:188))
        (PORT datab (372:372:372) (455:455:455))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1109:1109:1109) (1121:1121:1121))
        (PORT d (36:36:36) (48:48:48))
        (PORT sclr (1964:1964:1964) (1764:1764:1764))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD sclr (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (369:369:369) (450:450:450))
        (PORT datab (137:137:137) (186:186:186))
        (PORT datac (1744:1744:1744) (1506:1506:1506))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1109:1109:1109) (1121:1121:1121))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~6)
    (DELAY
      (ABSOLUTE
        (PORT datad (116:116:116) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1109:1109:1109) (1121:1121:1121))
        (PORT d (36:36:36) (48:48:48))
        (PORT sclr (1964:1964:1964) (1764:1764:1764))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD sclr (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~7)
    (DELAY
      (ABSOLUTE
        (PORT datac (1752:1752:1752) (1513:1513:1513))
        (PORT datad (113:113:113) (151:151:151))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1109:1109:1109) (1121:1121:1121))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (133:133:133) (188:188:188))
        (PORT datac (1752:1752:1752) (1513:1513:1513))
        (PORT datad (122:122:122) (163:163:163))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1109:1109:1109) (1121:1121:1121))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~8)
    (DELAY
      (ABSOLUTE
        (PORT datac (1746:1746:1746) (1508:1508:1508))
        (PORT datad (194:194:194) (243:243:243))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1109:1109:1109) (1121:1121:1121))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (127:127:127) (176:176:176))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1109:1109:1109) (1121:1121:1121))
        (PORT d (36:36:36) (48:48:48))
        (PORT sclr (1964:1964:1964) (1764:1764:1764))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD sclr (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~12)
    (DELAY
      (ABSOLUTE
        (PORT datac (1749:1749:1749) (1511:1511:1511))
        (PORT datad (111:111:111) (149:149:149))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1109:1109:1109) (1121:1121:1121))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (127:127:127) (178:178:178))
        (PORT datad (116:116:116) (153:153:153))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1109:1109:1109) (1121:1121:1121))
        (PORT d (36:36:36) (48:48:48))
        (PORT sclr (1964:1964:1964) (1764:1764:1764))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD sclr (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (128:128:128) (179:179:179))
        (PORT datac (122:122:122) (162:162:162))
        (PORT datad (1786:1786:1786) (1561:1561:1561))
        (IOPATH datab combout (156:156:156) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1109:1109:1109) (1121:1121:1121))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|virtual_ir_dr_scan_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (128:128:128) (180:180:180))
        (PORT datac (1750:1750:1750) (1512:1512:1512))
        (PORT datad (114:114:114) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1109:1109:1109) (1121:1121:1121))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (331:331:331) (399:399:399))
        (PORT datab (317:317:317) (382:382:382))
        (PORT datad (196:196:196) (243:243:243))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1110:1110:1110) (1122:1122:1122))
        (PORT d (36:36:36) (48:48:48))
        (PORT sclr (1951:1951:1951) (1752:1752:1752))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD sclr (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (333:333:333) (401:401:401))
        (PORT datab (212:212:212) (272:272:272))
        (PORT datac (1734:1734:1734) (1498:1498:1498))
        (PORT datad (116:116:116) (154:154:154))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1110:1110:1110) (1122:1122:1122))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena_proc\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (131:131:131) (185:185:185))
        (PORT datac (1736:1736:1736) (1500:1500:1500))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1110:1110:1110) (1122:1122:1122))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1708:1708:1708) (1479:1479:1479))
        (PORT datab (126:126:126) (176:176:176))
        (PORT datad (288:288:288) (334:334:334))
        (IOPATH dataa combout (149:149:149) (148:148:148))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1108:1108:1108) (1120:1120:1120))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1108:1108:1108) (1121:1121:1121))
        (PORT asdata (1904:1904:1904) (1644:1644:1644))
        (PORT clrn (654:654:654) (587:587:587))
        (PORT ena (520:520:520) (585:585:585))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (179:179:179) (222:222:222))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1108:1108:1108) (1121:1121:1121))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (654:654:654) (587:587:587))
        (PORT ena (520:520:520) (585:585:585))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1108:1108:1108) (1121:1121:1121))
        (PORT asdata (288:288:288) (326:326:326))
        (PORT clrn (654:654:654) (587:587:587))
        (PORT ena (520:520:520) (585:585:585))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (114:114:114) (152:152:152))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1108:1108:1108) (1121:1121:1121))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (654:654:654) (587:587:587))
        (PORT ena (520:520:520) (585:585:585))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1108:1108:1108) (1121:1121:1121))
        (PORT asdata (287:287:287) (326:326:326))
        (PORT clrn (654:654:654) (587:587:587))
        (PORT ena (520:520:520) (585:585:585))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (276:276:276) (330:330:330))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1108:1108:1108) (1121:1121:1121))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (654:654:654) (587:587:587))
        (PORT ena (520:520:520) (585:585:585))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (114:114:114) (152:152:152))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1108:1108:1108) (1121:1121:1121))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (654:654:654) (587:587:587))
        (PORT ena (520:520:520) (585:585:585))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (115:115:115) (155:155:155))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1108:1108:1108) (1121:1121:1121))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (654:654:654) (587:587:587))
        (PORT ena (520:520:520) (585:585:585))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (129:129:129) (182:182:182))
        (PORT datab (127:127:127) (176:176:176))
        (PORT datad (114:114:114) (152:152:152))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (115:115:115) (154:154:154))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1108:1108:1108) (1121:1121:1121))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (654:654:654) (587:587:587))
        (PORT ena (520:520:520) (585:585:585))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (158:158:158))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1108:1108:1108) (1121:1121:1121))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (654:654:654) (587:587:587))
        (PORT ena (520:520:520) (585:585:585))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (127:127:127) (180:180:180))
        (PORT datab (127:127:127) (181:181:181))
        (PORT datad (114:114:114) (152:152:152))
        (IOPATH dataa combout (149:149:149) (148:148:148))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (139:139:139))
        (PORT datab (131:131:131) (185:185:185))
        (PORT datac (116:116:116) (160:160:160))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (156:156:156) (150:150:150))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|virtual_ir_scan_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1108:1108:1108) (1121:1121:1121))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (654:654:654) (587:587:587))
        (PORT ena (459:459:459) (490:490:490))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|clear_signal)
    (DELAY
      (ABSOLUTE
        (PORT datab (608:608:608) (709:709:709))
        (PORT datac (312:312:312) (371:371:371))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[1\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (147:147:147) (204:204:204))
        (IOPATH datab combout (158:158:158) (164:164:164))
        (IOPATH datab cout (213:213:213) (164:164:164))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[2\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (161:161:161) (222:222:222))
        (IOPATH datab combout (177:177:177) (171:171:171))
        (IOPATH datab cout (213:213:213) (164:164:164))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (139:139:139))
        (PORT datab (131:131:131) (185:185:185))
        (PORT datac (115:115:115) (161:161:161))
        (PORT datad (91:91:91) (111:111:111))
        (IOPATH dataa combout (149:149:149) (152:152:152))
        (IOPATH datab combout (150:150:150) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|virtual_dr_scan_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1108:1108:1108) (1121:1121:1121))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (654:654:654) (587:587:587))
        (PORT ena (459:459:459) (490:490:490))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[4\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (396:396:396))
        (PORT datab (608:608:608) (709:709:709))
        (PORT datac (313:313:313) (386:386:386))
        (PORT datad (134:134:134) (177:177:177))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1112:1112:1112) (1124:1124:1124))
        (PORT d (36:36:36) (48:48:48))
        (PORT sload (386:386:386) (433:433:433))
        (PORT ena (608:608:608) (654:654:654))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD sload (posedge clk) (82:82:82))
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[3\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (151:151:151) (210:210:210))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH dataa cout (211:211:211) (161:161:161))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1112:1112:1112) (1124:1124:1124))
        (PORT d (36:36:36) (48:48:48))
        (PORT sload (386:386:386) (433:433:433))
        (PORT ena (608:608:608) (654:654:654))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD sload (posedge clk) (82:82:82))
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[4\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datad (129:129:129) (169:169:169))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1112:1112:1112) (1124:1124:1124))
        (PORT d (36:36:36) (48:48:48))
        (PORT sload (386:386:386) (433:433:433))
        (PORT ena (608:608:608) (654:654:654))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD sload (posedge clk) (82:82:82))
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~4)
    (DELAY
      (ABSOLUTE
        (PORT datac (139:139:139) (189:189:189))
        (PORT datad (132:132:132) (172:172:172))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[4\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (169:169:169) (234:234:234))
        (PORT datad (153:153:153) (204:204:204))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[4\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (416:416:416) (478:478:478))
        (PORT datab (148:148:148) (203:203:203))
        (PORT datac (99:99:99) (129:129:129))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1112:1112:1112) (1124:1124:1124))
        (PORT d (36:36:36) (48:48:48))
        (PORT sload (386:386:386) (433:433:433))
        (PORT ena (608:608:608) (654:654:654))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD sload (posedge clk) (82:82:82))
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1112:1112:1112) (1124:1124:1124))
        (PORT d (36:36:36) (48:48:48))
        (PORT sload (386:386:386) (433:433:433))
        (PORT ena (608:608:608) (654:654:654))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD sload (posedge clk) (82:82:82))
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (285:285:285))
        (PORT datab (168:168:168) (233:233:233))
        (PORT datac (96:96:96) (124:124:124))
        (PORT datad (152:152:152) (204:204:204))
        (IOPATH dataa combout (185:185:185) (183:183:183))
        (IOPATH datab combout (185:185:185) (181:181:181))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (281:281:281))
        (PORT datab (166:166:166) (230:230:230))
        (PORT datac (95:95:95) (123:123:123))
        (PORT datad (151:151:151) (202:202:202))
        (IOPATH dataa combout (156:156:156) (150:150:150))
        (IOPATH datab combout (177:177:177) (167:167:167))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (180:180:180) (215:215:215))
        (PORT datab (236:236:236) (293:293:293))
        (PORT datac (151:151:151) (178:178:178))
        (PORT datad (201:201:201) (244:244:244))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (159:159:159) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1782:1782:1782) (1521:1521:1521))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1731:1731:1731) (1465:1465:1465))
        (PORT datad (858:858:858) (995:995:995))
        (IOPATH dataa combout (158:158:158) (152:152:152))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|reset_ena_reg_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (197:197:197) (258:258:258))
        (PORT datab (1771:1771:1771) (1528:1528:1528))
        (PORT datac (120:120:120) (165:165:165))
        (PORT datad (121:121:121) (163:163:163))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|reset_ena_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1109:1109:1109) (1121:1121:1121))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (312:312:312) (359:359:359))
        (PORT datad (328:328:328) (393:393:393))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1114:1114:1114) (1127:1127:1127))
        (PORT asdata (298:298:298) (337:337:337))
        (PORT clrn (617:617:617) (675:675:675))
        (PORT ena (468:468:468) (495:495:495))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (228:228:228) (280:280:280))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1115:1115:1115) (1127:1127:1127))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (617:617:617) (678:678:678))
        (PORT ena (400:400:400) (422:422:422))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|Equal3\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (242:242:242) (302:302:302))
        (PORT datac (218:218:218) (275:275:275))
        (PORT datad (313:313:313) (380:380:380))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (99:99:99) (130:130:130))
        (PORT datab (312:312:312) (359:359:359))
        (PORT datad (326:326:326) (389:389:389))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (179:179:179) (177:177:177))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1115:1115:1115) (1127:1127:1127))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (617:617:617) (678:678:678))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[3\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (130:130:130) (184:184:184))
        (PORT datab (362:362:362) (440:440:440))
        (PORT datac (332:332:332) (394:394:394))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (179:179:179) (177:177:177))
        (IOPATH datac combout (114:114:114) (117:117:117))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[3\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (773:773:773) (942:942:942))
        (PORT datab (142:142:142) (194:194:194))
        (PORT datac (86:86:86) (107:107:107))
        (PORT datad (331:331:331) (395:395:395))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1114:1114:1114) (1127:1127:1127))
        (PORT asdata (286:286:286) (325:325:325))
        (PORT clrn (617:617:617) (675:675:675))
        (PORT ena (468:468:468) (495:495:495))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (116:116:116) (155:155:155))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1114:1114:1114) (1127:1127:1127))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (617:617:617) (675:675:675))
        (PORT ena (468:468:468) (495:495:495))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (115:115:115) (152:152:152))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1114:1114:1114) (1127:1127:1127))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (617:617:617) (675:675:675))
        (PORT ena (468:468:468) (495:495:495))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (115:115:115) (155:155:155))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1114:1114:1114) (1127:1127:1127))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (617:617:617) (675:675:675))
        (PORT ena (468:468:468) (495:495:495))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (314:314:314) (382:382:382))
        (PORT datac (783:783:783) (944:944:944))
        (PORT datad (122:122:122) (158:158:158))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[2\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (130:130:130) (183:183:183))
        (PORT datab (341:341:341) (414:414:414))
        (PORT datac (129:129:129) (176:176:176))
        (IOPATH dataa combout (178:178:178) (168:168:168))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (663:663:663) (773:773:773))
        (PORT datab (360:360:360) (438:438:438))
        (PORT datac (335:335:335) (396:396:396))
        (PORT datad (91:91:91) (111:111:111))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (150:150:150) (166:166:166))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1114:1114:1114) (1127:1127:1127))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (617:617:617) (675:675:675))
        (PORT ena (480:480:480) (526:526:526))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (156:156:156))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1114:1114:1114) (1127:1127:1127))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (617:617:617) (675:675:675))
        (PORT ena (468:468:468) (495:495:495))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (129:129:129) (182:182:182))
        (PORT datac (789:789:789) (952:952:952))
        (PORT datad (124:124:124) (161:161:161))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1114:1114:1114) (1127:1127:1127))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (617:617:617) (675:675:675))
        (PORT ena (480:480:480) (526:526:526))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (801:801:801) (968:968:968))
        (PORT datac (122:122:122) (163:163:163))
        (PORT datad (115:115:115) (154:154:154))
        (IOPATH datab combout (177:177:177) (167:167:167))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1114:1114:1114) (1127:1127:1127))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (617:617:617) (675:675:675))
        (PORT ena (480:480:480) (526:526:526))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (184:184:184))
        (PORT datac (781:781:781) (940:940:940))
        (PORT datad (115:115:115) (153:153:153))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1114:1114:1114) (1127:1127:1127))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (617:617:617) (675:675:675))
        (PORT ena (480:480:480) (526:526:526))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (183:183:183))
        (PORT datac (789:789:789) (952:952:952))
        (PORT datad (117:117:117) (156:156:156))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1114:1114:1114) (1127:1127:1127))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (617:617:617) (675:675:675))
        (PORT ena (480:480:480) (526:526:526))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1114:1114:1114) (1127:1127:1127))
        (PORT asdata (295:295:295) (332:332:332))
        (PORT clrn (617:617:617) (675:675:675))
        (PORT ena (468:468:468) (495:495:495))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (130:130:130) (183:183:183))
        (PORT datab (136:136:136) (184:184:184))
        (PORT datac (782:782:782) (943:943:943))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1114:1114:1114) (1127:1127:1127))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (617:617:617) (675:675:675))
        (PORT ena (480:480:480) (526:526:526))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1115:1115:1115) (1127:1127:1127))
        (PORT asdata (304:304:304) (347:347:347))
        (PORT clrn (617:617:617) (678:678:678))
        (PORT ena (400:400:400) (422:422:422))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (275:275:275))
        (PORT datab (147:147:147) (196:196:196))
        (PORT datac (347:347:347) (421:421:421))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[3\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (663:663:663) (774:774:774))
        (PORT datab (98:98:98) (126:126:126))
        (PORT datad (86:86:86) (102:102:102))
        (IOPATH dataa combout (149:149:149) (162:162:162))
        (IOPATH datab combout (150:150:150) (166:166:166))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1115:1115:1115) (1127:1127:1127))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (617:617:617) (678:678:678))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (208:208:208) (265:265:265))
        (PORT datac (789:789:789) (952:952:952))
        (PORT datad (187:187:187) (228:228:228))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1114:1114:1114) (1127:1127:1127))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (617:617:617) (675:675:675))
        (PORT ena (480:480:480) (526:526:526))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (183:183:183))
        (PORT datac (790:790:790) (953:953:953))
        (PORT datad (132:132:132) (168:168:168))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1114:1114:1114) (1127:1127:1127))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (617:617:617) (675:675:675))
        (PORT ena (480:480:480) (526:526:526))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1115:1115:1115) (1127:1127:1127))
        (PORT asdata (390:390:390) (442:442:442))
        (PORT clrn (617:617:617) (678:678:678))
        (PORT ena (400:400:400) (422:422:422))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (807:807:807) (976:976:976))
        (PORT datac (125:125:125) (168:168:168))
        (PORT datad (188:188:188) (234:234:234))
        (IOPATH datab combout (156:156:156) (166:166:166))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1114:1114:1114) (1127:1127:1127))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (617:617:617) (675:675:675))
        (PORT ena (480:480:480) (526:526:526))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (298:298:298))
        (PORT datab (242:242:242) (301:301:301))
        (PORT datac (125:125:125) (170:170:170))
        (PORT datad (313:313:313) (383:383:383))
        (IOPATH dataa combout (175:175:175) (169:169:169))
        (IOPATH datab combout (177:177:177) (182:182:182))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (356:356:356))
        (PORT datab (340:340:340) (413:413:413))
        (PORT datad (86:86:86) (103:103:103))
        (IOPATH dataa combout (156:156:156) (150:150:150))
        (IOPATH datab combout (151:151:151) (164:164:164))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1115:1115:1115) (1127:1127:1127))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (617:617:617) (678:678:678))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (298:298:298))
        (PORT datab (242:242:242) (301:301:301))
        (PORT datac (125:125:125) (169:169:169))
        (PORT datad (313:313:313) (383:383:383))
        (IOPATH dataa combout (149:149:149) (152:152:152))
        (IOPATH datab combout (150:150:150) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[2\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (323:323:323) (386:386:386))
        (PORT datab (342:342:342) (418:418:418))
        (PORT datad (88:88:88) (104:104:104))
        (IOPATH dataa combout (156:156:156) (150:150:150))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1115:1115:1115) (1127:1127:1127))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1016:1016:1016) (912:912:912))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|clr_reg_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (406:406:406))
        (PORT datad (114:114:114) (153:153:153))
        (IOPATH dataa combout (158:158:158) (152:152:152))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|clr_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1110:1110:1110) (1122:1122:1122))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1117:1117:1117) (1129:1129:1129))
        (PORT d (36:36:36) (48:48:48))
        (PORT asdata (340:340:340) (369:369:369))
        (PORT clrn (768:768:768) (848:848:848))
        (PORT sload (1061:1061:1061) (1233:1233:1233))
        (PORT ena (796:796:796) (886:886:886))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD sload (posedge clk) (82:82:82))
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (485:485:485) (576:576:576))
        (PORT datab (494:494:494) (585:585:585))
        (PORT datac (313:313:313) (378:378:378))
        (PORT datad (454:454:454) (535:535:535))
        (IOPATH dataa combout (149:149:149) (152:152:152))
        (IOPATH datab combout (150:150:150) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (866:866:866) (1010:1010:1010))
        (PORT datac (473:473:473) (557:557:557))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (156:156:156) (152:152:152))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1119:1119:1119) (1130:1130:1130))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (403:403:403) (435:435:435))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (158:158:158))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1119:1119:1119) (1130:1130:1130))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (403:403:403) (435:435:435))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (115:115:115) (154:154:154))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1119:1119:1119) (1130:1130:1130))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (403:403:403) (435:435:435))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (115:115:115) (156:156:156))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1119:1119:1119) (1130:1130:1130))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (403:403:403) (435:435:435))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (867:867:867) (1012:1012:1012))
        (PORT datab (773:773:773) (898:898:898))
        (PORT datac (471:471:471) (555:555:555))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (149:149:149) (148:148:148))
        (IOPATH datab combout (156:156:156) (149:149:149))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1119:1119:1119) (1130:1130:1130))
        (PORT asdata (283:283:283) (320:320:320))
        (PORT ena (390:390:390) (414:414:414))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[0\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (148:148:148) (201:201:201))
        (PORT datad (150:150:150) (203:203:203))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[0\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (312:312:312) (369:369:369))
        (PORT datab (236:236:236) (291:291:291))
        (PORT datac (265:265:265) (303:303:303))
        (PORT datad (201:201:201) (244:244:244))
        (IOPATH dataa combout (150:150:150) (152:152:152))
        (IOPATH datab combout (151:151:151) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (98:98:98) (129:129:129))
        (PORT datab (216:216:216) (278:278:278))
        (PORT datad (96:96:96) (118:118:118))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (165:165:165) (230:230:230))
        (PORT datad (151:151:151) (201:201:201))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (202:202:202) (257:257:257))
        (PORT datab (144:144:144) (195:195:195))
        (PORT datac (139:139:139) (189:189:189))
        (PORT datad (148:148:148) (200:200:200))
        (IOPATH dataa combout (149:149:149) (148:148:148))
        (IOPATH datab combout (185:185:185) (193:193:193))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (99:99:99) (130:130:130))
        (PORT datab (147:147:147) (204:204:204))
        (PORT datac (96:96:96) (125:125:125))
        (PORT datad (86:86:86) (102:102:102))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (115:115:115) (154:154:154))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1119:1119:1119) (1130:1130:1130))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (390:390:390) (414:414:414))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (178:178:178) (215:215:215))
        (PORT datab (232:232:232) (295:295:295))
        (PORT datad (101:101:101) (122:122:122))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (114:114:114) (153:153:153))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1119:1119:1119) (1130:1130:1130))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (390:390:390) (414:414:414))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (279:279:279))
        (PORT datab (163:163:163) (227:227:227))
        (PORT datac (139:139:139) (189:189:189))
        (PORT datad (148:148:148) (198:198:198))
        (IOPATH dataa combout (177:177:177) (190:190:190))
        (IOPATH datab combout (179:179:179) (193:193:193))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (167:167:167) (203:203:203))
        (PORT datab (236:236:236) (298:298:298))
        (PORT datac (298:298:298) (349:349:349))
        (PORT datad (201:201:201) (249:249:249))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (185:185:185) (181:181:181))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (283:283:283))
        (PORT datab (110:110:110) (145:145:145))
        (PORT datad (86:86:86) (102:102:102))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (159:159:159) (156:156:156))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (158:158:158))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1119:1119:1119) (1130:1130:1130))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (390:390:390) (414:414:414))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (236:236:236) (294:294:294))
        (PORT datac (299:299:299) (346:346:346))
        (PORT datad (202:202:202) (247:247:247))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (279:279:279))
        (PORT datab (164:164:164) (228:228:228))
        (PORT datac (137:137:137) (186:186:186))
        (PORT datad (147:147:147) (196:196:196))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (282:282:282) (327:327:327))
        (PORT datab (235:235:235) (292:292:292))
        (PORT datac (87:87:87) (108:108:108))
        (PORT datad (160:160:160) (186:186:186))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (288:288:288))
        (PORT datab (97:97:97) (126:126:126))
        (PORT datad (96:96:96) (118:118:118))
        (IOPATH dataa combout (158:158:158) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (453:453:453) (535:535:535))
        (PORT datad (490:490:490) (613:613:613))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg_ena)
    (DELAY
      (ABSOLUTE
        (PORT dataa (649:649:649) (766:766:766))
        (PORT datac (450:450:450) (531:531:531))
        (PORT datad (498:498:498) (623:623:623))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1113:1113:1113) (1124:1124:1124))
        (PORT d (36:36:36) (48:48:48))
        (PORT asdata (2103:2103:2103) (1813:1813:1813))
        (PORT sload (385:385:385) (426:426:426))
        (PORT ena (389:389:389) (411:411:411))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD sload (posedge clk) (82:82:82))
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1113:1113:1113) (1124:1124:1124))
        (PORT d (36:36:36) (48:48:48))
        (PORT asdata (283:283:283) (321:321:321))
        (PORT sload (385:385:385) (426:426:426))
        (PORT ena (389:389:389) (411:411:411))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD sload (posedge clk) (82:82:82))
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1113:1113:1113) (1124:1124:1124))
        (PORT d (36:36:36) (48:48:48))
        (PORT asdata (282:282:282) (319:319:319))
        (PORT sload (385:385:385) (426:426:426))
        (PORT ena (389:389:389) (411:411:411))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD sload (posedge clk) (82:82:82))
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1113:1113:1113) (1124:1124:1124))
        (PORT d (36:36:36) (48:48:48))
        (PORT asdata (284:284:284) (322:322:322))
        (PORT sload (385:385:385) (426:426:426))
        (PORT ena (389:389:389) (411:411:411))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD sload (posedge clk) (82:82:82))
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo_bypass_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1809:1809:1809) (1539:1539:1539))
        (PORT datad (860:860:860) (992:992:992))
        (IOPATH dataa combout (158:158:158) (152:152:152))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo_bypass_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1118:1118:1118) (1130:1130:1130))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (667:667:667) (784:784:784))
        (PORT datac (1734:1734:1734) (1497:1497:1497))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datac combout (114:114:114) (117:117:117))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (628:628:628) (731:731:731))
        (PORT datab (214:214:214) (273:273:273))
        (PORT datac (315:315:315) (389:389:389))
        (PORT datad (85:85:85) (102:102:102))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1773:1773:1773) (1498:1498:1498))
        (PORT datab (1752:1752:1752) (1513:1513:1513))
        (PORT datac (647:647:647) (758:758:758))
        (PORT datad (313:313:313) (375:375:375))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (159:159:159) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (319:319:319) (379:379:379))
        (PORT datab (131:131:131) (185:185:185))
        (PORT datac (1732:1732:1732) (1497:1497:1497))
        (PORT datad (85:85:85) (101:101:101))
        (IOPATH dataa combout (149:149:149) (148:148:148))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (98:98:98) (131:131:131))
        (PORT datab (97:97:97) (125:125:125))
        (PORT datad (87:87:87) (104:104:104))
        (IOPATH dataa combout (156:156:156) (163:163:163))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena\[1\]\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1110:1110:1110) (1122:1122:1122))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (487:487:487) (538:538:538))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (532:532:532) (634:634:634))
        (PORT datab (607:607:607) (744:744:744))
        (PORT datac (604:604:604) (724:724:724))
        (PORT datad (360:360:360) (432:432:432))
        (IOPATH dataa combout (149:149:149) (148:148:148))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (186:186:186))
        (PORT datab (338:338:338) (404:404:404))
        (PORT datad (177:177:177) (211:211:211))
        (IOPATH dataa combout (180:180:180) (172:172:172))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sdr)
    (DELAY
      (ABSOLUTE
        (PORT dataa (528:528:528) (628:628:628))
        (PORT datac (736:736:736) (855:855:855))
        (PORT datad (596:596:596) (727:727:727))
        (IOPATH dataa combout (158:158:158) (152:152:152))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[0\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (143:143:143) (190:190:190))
        (IOPATH datab combout (182:182:182) (171:171:171))
        (IOPATH datab cout (213:213:213) (164:164:164))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|process_0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (528:528:528) (630:630:630))
        (PORT datab (609:609:609) (753:753:753))
        (PORT datac (607:607:607) (727:727:727))
        (PORT datad (357:357:357) (424:424:424))
        (IOPATH dataa combout (149:149:149) (148:148:148))
        (IOPATH datab combout (158:158:158) (147:147:147))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|process_0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (529:529:529) (630:630:630))
        (PORT datab (609:609:609) (749:749:749))
        (PORT datac (736:736:736) (852:852:852))
        (PORT datad (357:357:357) (424:424:424))
        (IOPATH dataa combout (149:149:149) (148:148:148))
        (IOPATH datab combout (158:158:158) (147:147:147))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr_ena\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (609:609:609) (726:726:726))
        (PORT datab (499:499:499) (598:598:598))
        (PORT datac (487:487:487) (576:576:576))
        (PORT datad (475:475:475) (576:576:576))
        (IOPATH dataa combout (156:156:156) (150:150:150))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[10\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (199:199:199) (259:259:259))
        (IOPATH dataa combout (175:175:175) (169:169:169))
        (IOPATH dataa cout (211:211:211) (161:161:161))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[11\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (139:139:139) (191:191:191))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH dataa cout (211:211:211) (161:161:161))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1111:1111:1111) (1122:1122:1122))
        (PORT d (36:36:36) (48:48:48))
        (PORT asdata (460:460:460) (514:514:514))
        (PORT sclr (381:381:381) (435:435:435))
        (PORT sload (454:454:454) (508:508:508))
        (PORT ena (477:477:477) (466:466:466))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD sclr (posedge clk) (82:82:82))
      (HOLD sload (posedge clk) (82:82:82))
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[12\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (303:303:303) (368:368:368))
        (IOPATH dataa combout (175:175:175) (169:169:169))
        (IOPATH dataa cout (211:211:211) (161:161:161))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1111:1111:1111) (1122:1122:1122))
        (PORT d (36:36:36) (48:48:48))
        (PORT asdata (298:298:298) (337:337:337))
        (PORT sclr (381:381:381) (435:435:435))
        (PORT sload (454:454:454) (508:508:508))
        (PORT ena (477:477:477) (466:466:466))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD sclr (posedge clk) (82:82:82))
      (HOLD sload (posedge clk) (82:82:82))
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[13\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (138:138:138) (191:191:191))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH dataa cout (211:211:211) (161:161:161))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1111:1111:1111) (1122:1122:1122))
        (PORT d (36:36:36) (48:48:48))
        (PORT asdata (367:367:367) (408:408:408))
        (PORT sclr (381:381:381) (435:435:435))
        (PORT sload (454:454:454) (508:508:508))
        (PORT ena (477:477:477) (466:466:466))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD sclr (posedge clk) (82:82:82))
      (HOLD sload (posedge clk) (82:82:82))
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[14\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (207:207:207) (263:263:263))
        (IOPATH dataa combout (175:175:175) (169:169:169))
        (IOPATH dataa cout (211:211:211) (161:161:161))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1111:1111:1111) (1122:1122:1122))
        (PORT d (36:36:36) (48:48:48))
        (PORT asdata (297:297:297) (337:337:337))
        (PORT sclr (381:381:381) (435:435:435))
        (PORT sload (454:454:454) (508:508:508))
        (PORT ena (477:477:477) (466:466:466))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD sclr (posedge clk) (82:82:82))
      (HOLD sload (posedge clk) (82:82:82))
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[15\]\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (138:138:138) (191:191:191))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH dataa cout (211:211:211) (161:161:161))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1111:1111:1111) (1122:1122:1122))
        (PORT d (36:36:36) (48:48:48))
        (PORT asdata (467:467:467) (519:519:519))
        (PORT sclr (381:381:381) (435:435:435))
        (PORT sload (454:454:454) (508:508:508))
        (PORT ena (477:477:477) (466:466:466))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD sclr (posedge clk) (82:82:82))
      (HOLD sload (posedge clk) (82:82:82))
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[16\]\~65)
    (DELAY
      (ABSOLUTE
        (PORT datab (132:132:132) (180:180:180))
        (IOPATH datab combout (177:177:177) (171:171:171))
        (IOPATH datab cout (213:213:213) (164:164:164))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1114:1114:1114) (1126:1126:1126))
        (PORT d (36:36:36) (48:48:48))
        (PORT asdata (366:366:366) (406:406:406))
        (PORT sclr (530:530:530) (605:605:605))
        (PORT sload (602:602:602) (663:663:663))
        (PORT ena (772:772:772) (731:731:731))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD sclr (posedge clk) (82:82:82))
      (HOLD sload (posedge clk) (82:82:82))
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[17\]\~67)
    (DELAY
      (ABSOLUTE
        (PORT datab (207:207:207) (259:259:259))
        (IOPATH datab combout (158:158:158) (164:164:164))
        (IOPATH datab cout (213:213:213) (164:164:164))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1114:1114:1114) (1126:1126:1126))
        (PORT d (36:36:36) (48:48:48))
        (PORT asdata (297:297:297) (336:336:336))
        (PORT sclr (530:530:530) (605:605:605))
        (PORT sload (602:602:602) (663:663:663))
        (PORT ena (772:772:772) (731:731:731))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD sclr (posedge clk) (82:82:82))
      (HOLD sload (posedge clk) (82:82:82))
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[18\]\~69)
    (DELAY
      (ABSOLUTE
        (PORT datab (138:138:138) (188:188:188))
        (IOPATH datab combout (177:177:177) (171:171:171))
        (IOPATH datab cout (213:213:213) (164:164:164))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1114:1114:1114) (1126:1126:1126))
        (PORT d (36:36:36) (48:48:48))
        (PORT asdata (497:497:497) (554:554:554))
        (PORT sclr (530:530:530) (605:605:605))
        (PORT sload (602:602:602) (663:663:663))
        (PORT ena (772:772:772) (731:731:731))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD sclr (posedge clk) (82:82:82))
      (HOLD sload (posedge clk) (82:82:82))
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[19\]\~71)
    (DELAY
      (ABSOLUTE
        (PORT datab (339:339:339) (405:405:405))
        (IOPATH datab combout (158:158:158) (164:164:164))
        (IOPATH datab cout (213:213:213) (164:164:164))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1114:1114:1114) (1126:1126:1126))
        (PORT d (36:36:36) (48:48:48))
        (PORT asdata (297:297:297) (336:336:336))
        (PORT sclr (530:530:530) (605:605:605))
        (PORT sload (602:602:602) (663:663:663))
        (PORT ena (772:772:772) (731:731:731))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD sclr (posedge clk) (82:82:82))
      (HOLD sload (posedge clk) (82:82:82))
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[20\]\~73)
    (DELAY
      (ABSOLUTE
        (PORT datab (138:138:138) (188:188:188))
        (IOPATH datab combout (177:177:177) (171:171:171))
        (IOPATH datab cout (213:213:213) (164:164:164))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1114:1114:1114) (1126:1126:1126))
        (PORT d (36:36:36) (48:48:48))
        (PORT asdata (366:366:366) (406:406:406))
        (PORT sclr (530:530:530) (605:605:605))
        (PORT sload (602:602:602) (663:663:663))
        (PORT ena (772:772:772) (731:731:731))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD sclr (posedge clk) (82:82:82))
      (HOLD sload (posedge clk) (82:82:82))
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[21\]\~75)
    (DELAY
      (ABSOLUTE
        (PORT datab (207:207:207) (261:261:261))
        (IOPATH datab combout (158:158:158) (164:164:164))
        (IOPATH datab cout (213:213:213) (164:164:164))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1114:1114:1114) (1126:1126:1126))
        (PORT d (36:36:36) (48:48:48))
        (PORT asdata (356:356:356) (405:405:405))
        (PORT sclr (530:530:530) (605:605:605))
        (PORT sload (602:602:602) (663:663:663))
        (PORT ena (772:772:772) (731:731:731))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD sclr (posedge clk) (82:82:82))
      (HOLD sload (posedge clk) (82:82:82))
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[22\]\~77)
    (DELAY
      (ABSOLUTE
        (PORT datab (196:196:196) (257:257:257))
        (IOPATH datab combout (177:177:177) (171:171:171))
        (IOPATH datab cout (213:213:213) (164:164:164))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1114:1114:1114) (1126:1126:1126))
        (PORT d (36:36:36) (48:48:48))
        (PORT asdata (297:297:297) (338:338:338))
        (PORT sclr (530:530:530) (605:605:605))
        (PORT sload (602:602:602) (663:663:663))
        (PORT ena (772:772:772) (731:731:731))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD sclr (posedge clk) (82:82:82))
      (HOLD sload (posedge clk) (82:82:82))
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[23\]\~79)
    (DELAY
      (ABSOLUTE
        (PORT datab (138:138:138) (189:189:189))
        (IOPATH datab combout (158:158:158) (164:164:164))
        (IOPATH datab cout (213:213:213) (164:164:164))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1114:1114:1114) (1126:1126:1126))
        (PORT d (36:36:36) (48:48:48))
        (PORT asdata (367:367:367) (411:411:411))
        (PORT sclr (530:530:530) (605:605:605))
        (PORT sload (602:602:602) (663:663:663))
        (PORT ena (772:772:772) (731:731:731))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD sclr (posedge clk) (82:82:82))
      (HOLD sload (posedge clk) (82:82:82))
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[24\]\~81)
    (DELAY
      (ABSOLUTE
        (PORT dataa (208:208:208) (266:266:266))
        (IOPATH dataa combout (175:175:175) (169:169:169))
        (IOPATH dataa cout (211:211:211) (161:161:161))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1114:1114:1114) (1126:1126:1126))
        (PORT d (36:36:36) (48:48:48))
        (PORT asdata (358:358:358) (407:407:407))
        (PORT sclr (530:530:530) (605:605:605))
        (PORT sload (602:602:602) (663:663:663))
        (PORT ena (772:772:772) (731:731:731))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD sclr (posedge clk) (82:82:82))
      (HOLD sload (posedge clk) (82:82:82))
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[25\]\~83)
    (DELAY
      (ABSOLUTE
        (PORT dataa (199:199:199) (261:261:261))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH dataa cout (211:211:211) (161:161:161))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1114:1114:1114) (1126:1126:1126))
        (PORT d (36:36:36) (48:48:48))
        (PORT asdata (473:473:473) (532:532:532))
        (PORT sclr (530:530:530) (605:605:605))
        (PORT sload (602:602:602) (663:663:663))
        (PORT ena (772:772:772) (731:731:731))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD sclr (posedge clk) (82:82:82))
      (HOLD sload (posedge clk) (82:82:82))
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[26\]\~85)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (387:387:387))
        (IOPATH dataa combout (175:175:175) (169:169:169))
        (IOPATH dataa cout (211:211:211) (161:161:161))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[27\]\~87)
    (DELAY
      (ABSOLUTE
        (PORT dataa (139:139:139) (192:192:192))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH dataa cout (211:211:211) (161:161:161))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[28\]\~89)
    (DELAY
      (ABSOLUTE
        (PORT dataa (208:208:208) (263:263:263))
        (IOPATH dataa combout (175:175:175) (169:169:169))
        (IOPATH dataa cout (211:211:211) (161:161:161))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[29\]\~91)
    (DELAY
      (ABSOLUTE
        (PORT dataa (138:138:138) (192:192:192))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH dataa cout (211:211:211) (161:161:161))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[30\]\~93)
    (DELAY
      (ABSOLUTE
        (PORT dataa (200:200:200) (259:259:259))
        (IOPATH dataa combout (175:175:175) (169:169:169))
        (IOPATH dataa cout (211:211:211) (161:161:161))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[31\]\~95)
    (DELAY
      (ABSOLUTE
        (PORT dataa (138:138:138) (192:192:192))
        (IOPATH dataa combout (178:178:178) (183:183:183))
        (IOPATH cin combout (178:178:178) (194:194:194))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1114:1114:1114) (1126:1126:1126))
        (PORT d (36:36:36) (48:48:48))
        (PORT asdata (1871:1871:1871) (1614:1614:1614))
        (PORT sclr (530:530:530) (605:605:605))
        (PORT sload (602:602:602) (663:663:663))
        (PORT ena (772:772:772) (731:731:731))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD sclr (posedge clk) (82:82:82))
      (HOLD sload (posedge clk) (82:82:82))
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1114:1114:1114) (1126:1126:1126))
        (PORT d (36:36:36) (48:48:48))
        (PORT asdata (298:298:298) (337:337:337))
        (PORT sclr (530:530:530) (605:605:605))
        (PORT sload (602:602:602) (663:663:663))
        (PORT ena (772:772:772) (731:731:731))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD sclr (posedge clk) (82:82:82))
      (HOLD sload (posedge clk) (82:82:82))
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1114:1114:1114) (1126:1126:1126))
        (PORT d (36:36:36) (48:48:48))
        (PORT asdata (359:359:359) (404:404:404))
        (PORT sclr (530:530:530) (605:605:605))
        (PORT sload (602:602:602) (663:663:663))
        (PORT ena (772:772:772) (731:731:731))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD sclr (posedge clk) (82:82:82))
      (HOLD sload (posedge clk) (82:82:82))
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1114:1114:1114) (1126:1126:1126))
        (PORT d (36:36:36) (48:48:48))
        (PORT asdata (298:298:298) (337:337:337))
        (PORT sclr (530:530:530) (605:605:605))
        (PORT sload (602:602:602) (663:663:663))
        (PORT ena (772:772:772) (731:731:731))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD sclr (posedge clk) (82:82:82))
      (HOLD sload (posedge clk) (82:82:82))
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1114:1114:1114) (1126:1126:1126))
        (PORT d (36:36:36) (48:48:48))
        (PORT asdata (367:367:367) (408:408:408))
        (PORT sclr (530:530:530) (605:605:605))
        (PORT sload (602:602:602) (663:663:663))
        (PORT ena (772:772:772) (731:731:731))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD sclr (posedge clk) (82:82:82))
      (HOLD sload (posedge clk) (82:82:82))
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1114:1114:1114) (1126:1126:1126))
        (PORT d (36:36:36) (48:48:48))
        (PORT asdata (299:299:299) (338:338:338))
        (PORT sclr (530:530:530) (605:605:605))
        (PORT sload (602:602:602) (663:663:663))
        (PORT ena (772:772:772) (731:731:731))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD sclr (posedge clk) (82:82:82))
      (HOLD sload (posedge clk) (82:82:82))
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|LessThan0\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (371:371:371))
        (PORT datab (200:200:200) (253:253:253))
        (PORT datac (188:188:188) (232:232:232))
        (PORT datad (180:180:180) (225:225:225))
        (IOPATH dataa combout (149:149:149) (148:148:148))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|LessThan0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (207:207:207) (264:264:264))
        (PORT datab (312:312:312) (373:373:373))
        (PORT datac (323:323:323) (383:383:383))
        (PORT datad (188:188:188) (230:230:230))
        (IOPATH dataa combout (149:149:149) (148:148:148))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|LessThan0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (314:314:314) (376:376:376))
        (PORT datab (195:195:195) (246:246:246))
        (PORT datac (196:196:196) (240:240:240))
        (PORT datad (195:195:195) (238:238:238))
        (IOPATH dataa combout (149:149:149) (148:148:148))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|LessThan0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (276:276:276))
        (PORT datab (201:201:201) (252:252:252))
        (PORT datac (186:186:186) (232:232:232))
        (PORT datad (196:196:196) (241:241:241))
        (IOPATH dataa combout (149:149:149) (148:148:148))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|LessThan0\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (99:99:99) (130:130:130))
        (PORT datab (96:96:96) (125:125:125))
        (PORT datac (88:88:88) (110:110:110))
        (PORT datad (88:88:88) (105:105:105))
        (IOPATH dataa combout (150:150:150) (152:152:152))
        (IOPATH datab combout (151:151:151) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|process_0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (116:116:116) (150:150:150))
        (PORT datab (280:280:280) (319:319:319))
        (PORT datac (262:262:262) (304:304:304))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[20\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT datab (372:372:372) (448:448:448))
        (PORT datac (421:421:421) (478:478:478))
        (PORT datad (86:86:86) (104:104:104))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1111:1111:1111) (1122:1122:1122))
        (PORT d (36:36:36) (48:48:48))
        (PORT asdata (368:368:368) (408:408:408))
        (PORT sclr (381:381:381) (435:435:435))
        (PORT sload (454:454:454) (508:508:508))
        (PORT ena (477:477:477) (466:466:466))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD sclr (posedge clk) (82:82:82))
      (HOLD sload (posedge clk) (82:82:82))
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[1\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT datab (207:207:207) (260:260:260))
        (IOPATH datab combout (158:158:158) (164:164:164))
        (IOPATH datab cout (213:213:213) (164:164:164))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1111:1111:1111) (1122:1122:1122))
        (PORT d (36:36:36) (48:48:48))
        (PORT asdata (297:297:297) (336:336:336))
        (PORT sclr (381:381:381) (435:435:435))
        (PORT sload (454:454:454) (508:508:508))
        (PORT ena (477:477:477) (466:466:466))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD sclr (posedge clk) (82:82:82))
      (HOLD sload (posedge clk) (82:82:82))
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[2\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT datab (137:137:137) (187:187:187))
        (IOPATH datab combout (177:177:177) (171:171:171))
        (IOPATH datab cout (213:213:213) (164:164:164))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1111:1111:1111) (1122:1122:1122))
        (PORT d (36:36:36) (48:48:48))
        (PORT asdata (444:444:444) (501:501:501))
        (PORT sclr (381:381:381) (435:435:435))
        (PORT sload (454:454:454) (508:508:508))
        (PORT ena (477:477:477) (466:466:466))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD sclr (posedge clk) (82:82:82))
      (HOLD sload (posedge clk) (82:82:82))
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[3\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (352:352:352))
        (IOPATH datab combout (158:158:158) (164:164:164))
        (IOPATH datab cout (213:213:213) (164:164:164))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1111:1111:1111) (1122:1122:1122))
        (PORT d (36:36:36) (48:48:48))
        (PORT asdata (297:297:297) (336:336:336))
        (PORT sclr (381:381:381) (435:435:435))
        (PORT sload (454:454:454) (508:508:508))
        (PORT ena (477:477:477) (466:466:466))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD sclr (posedge clk) (82:82:82))
      (HOLD sload (posedge clk) (82:82:82))
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[4\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT datab (138:138:138) (187:187:187))
        (IOPATH datab combout (177:177:177) (171:171:171))
        (IOPATH datab cout (213:213:213) (164:164:164))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1111:1111:1111) (1122:1122:1122))
        (PORT d (36:36:36) (48:48:48))
        (PORT asdata (360:360:360) (403:403:403))
        (PORT sclr (381:381:381) (435:435:435))
        (PORT sload (454:454:454) (508:508:508))
        (PORT ena (477:477:477) (466:466:466))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD sclr (posedge clk) (82:82:82))
      (HOLD sload (posedge clk) (82:82:82))
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[5\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT datab (200:200:200) (257:257:257))
        (IOPATH datab combout (158:158:158) (164:164:164))
        (IOPATH datab cout (213:213:213) (164:164:164))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1111:1111:1111) (1122:1122:1122))
        (PORT d (36:36:36) (48:48:48))
        (PORT asdata (356:356:356) (405:405:405))
        (PORT sclr (381:381:381) (435:435:435))
        (PORT sload (454:454:454) (508:508:508))
        (PORT ena (477:477:477) (466:466:466))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD sclr (posedge clk) (82:82:82))
      (HOLD sload (posedge clk) (82:82:82))
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[6\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT datab (196:196:196) (256:256:256))
        (IOPATH datab combout (177:177:177) (171:171:171))
        (IOPATH datab cout (213:213:213) (164:164:164))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1111:1111:1111) (1122:1122:1122))
        (PORT d (36:36:36) (48:48:48))
        (PORT asdata (297:297:297) (337:337:337))
        (PORT sclr (381:381:381) (435:435:435))
        (PORT sload (454:454:454) (508:508:508))
        (PORT ena (477:477:477) (466:466:466))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD sclr (posedge clk) (82:82:82))
      (HOLD sload (posedge clk) (82:82:82))
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[7\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT datab (137:137:137) (188:188:188))
        (IOPATH datab combout (158:158:158) (164:164:164))
        (IOPATH datab cout (213:213:213) (164:164:164))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1111:1111:1111) (1122:1122:1122))
        (PORT d (36:36:36) (48:48:48))
        (PORT asdata (365:365:365) (408:408:408))
        (PORT sclr (381:381:381) (435:435:435))
        (PORT sload (454:454:454) (508:508:508))
        (PORT ena (477:477:477) (466:466:466))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD sclr (posedge clk) (82:82:82))
      (HOLD sload (posedge clk) (82:82:82))
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[8\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (205:205:205) (263:263:263))
        (IOPATH dataa combout (175:175:175) (169:169:169))
        (IOPATH dataa cout (211:211:211) (161:161:161))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1111:1111:1111) (1122:1122:1122))
        (PORT d (36:36:36) (48:48:48))
        (PORT asdata (357:357:357) (405:405:405))
        (PORT sclr (381:381:381) (435:435:435))
        (PORT sload (454:454:454) (508:508:508))
        (PORT ena (477:477:477) (466:466:466))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD sclr (posedge clk) (82:82:82))
      (HOLD sload (posedge clk) (82:82:82))
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[9\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (197:197:197) (259:259:259))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH dataa cout (211:211:211) (161:161:161))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1111:1111:1111) (1122:1122:1122))
        (PORT d (36:36:36) (48:48:48))
        (PORT asdata (358:358:358) (405:405:405))
        (PORT sclr (381:381:381) (435:435:435))
        (PORT sload (454:454:454) (508:508:508))
        (PORT ena (477:477:477) (466:466:466))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD sclr (posedge clk) (82:82:82))
      (HOLD sload (posedge clk) (82:82:82))
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1111:1111:1111) (1122:1122:1122))
        (PORT d (36:36:36) (48:48:48))
        (PORT asdata (298:298:298) (338:338:338))
        (PORT sclr (381:381:381) (435:435:435))
        (PORT sload (454:454:454) (508:508:508))
        (PORT ena (477:477:477) (466:466:466))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD sclr (posedge clk) (82:82:82))
      (HOLD sload (posedge clk) (82:82:82))
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|LessThan0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (325:325:325) (389:389:389))
        (PORT datab (199:199:199) (251:251:251))
        (PORT datac (188:188:188) (232:232:232))
        (PORT datad (179:179:179) (223:223:223))
        (IOPATH dataa combout (149:149:149) (148:148:148))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|LessThan0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (207:207:207) (264:264:264))
        (PORT datab (330:330:330) (391:391:391))
        (PORT datac (311:311:311) (366:366:366))
        (PORT datad (184:184:184) (225:225:225))
        (IOPATH dataa combout (149:149:149) (148:148:148))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|LessThan0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (304:304:304) (365:365:365))
        (PORT datab (195:195:195) (246:246:246))
        (PORT datac (199:199:199) (244:244:244))
        (PORT datad (193:193:193) (236:236:236))
        (IOPATH dataa combout (149:149:149) (148:148:148))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (274:274:274))
        (PORT datab (193:193:193) (245:245:245))
        (PORT datac (185:185:185) (232:232:232))
        (PORT datad (195:195:195) (240:240:240))
        (IOPATH dataa combout (149:149:149) (148:148:148))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|LessThan0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (98:98:98) (129:129:129))
        (PORT datab (99:99:99) (128:128:128))
        (PORT datac (86:86:86) (106:106:106))
        (PORT datad (87:87:87) (104:104:104))
        (IOPATH dataa combout (150:150:150) (152:152:152))
        (IOPATH datab combout (151:151:151) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\[6\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (116:116:116) (149:149:149))
        (PORT datab (111:111:111) (140:140:140))
        (PORT datac (262:262:262) (304:304:304))
        (PORT datad (264:264:264) (293:293:293))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1112:1112:1112) (1124:1124:1124))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (640:640:640) (596:596:596))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (198:198:198) (242:242:242))
        (PORT datab (333:333:333) (396:396:396))
        (PORT datad (121:121:121) (163:163:163))
        (IOPATH dataa combout (161:161:161) (154:154:154))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1112:1112:1112) (1124:1124:1124))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (640:640:640) (596:596:596))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (331:331:331) (396:396:396))
        (PORT datac (183:183:183) (235:235:235))
        (IOPATH dataa combout (149:149:149) (148:148:148))
        (IOPATH datac combout (114:114:114) (117:117:117))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1113:1113:1113) (1124:1124:1124))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (635:635:635) (595:595:595))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (331:331:331) (394:394:394))
        (PORT datac (114:114:114) (157:157:157))
        (IOPATH dataa combout (149:149:149) (148:148:148))
        (IOPATH datac combout (114:114:114) (117:117:117))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1113:1113:1113) (1124:1124:1124))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (635:635:635) (595:595:595))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (395:395:395))
        (PORT datac (114:114:114) (158:158:158))
        (IOPATH dataa combout (149:149:149) (148:148:148))
        (IOPATH datac combout (114:114:114) (117:117:117))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1113:1113:1113) (1124:1124:1124))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (635:635:635) (595:595:595))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (128:128:128) (181:181:181))
        (PORT datac (316:316:316) (372:372:372))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datac combout (114:114:114) (118:118:118))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1113:1113:1113) (1124:1124:1124))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (635:635:635) (595:595:595))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (130:130:130) (181:181:181))
        (PORT datac (310:310:310) (366:366:366))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1113:1113:1113) (1124:1124:1124))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (635:635:635) (595:595:595))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (214:214:214) (267:267:267))
        (PORT datad (320:320:320) (378:378:378))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1112:1112:1112) (1124:1124:1124))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (640:640:640) (596:596:596))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (128:128:128) (180:180:180))
        (PORT datab (132:132:132) (183:183:183))
        (PORT datac (295:295:295) (345:345:345))
        (PORT datad (179:179:179) (213:213:213))
        (IOPATH dataa combout (185:185:185) (183:183:183))
        (IOPATH datab combout (185:185:185) (181:181:181))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1112:1112:1112) (1124:1124:1124))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (640:640:640) (596:596:596))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (332:332:332) (395:395:395))
        (PORT datac (116:116:116) (161:161:161))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datac combout (114:114:114) (117:117:117))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1112:1112:1112) (1124:1124:1124))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (640:640:640) (596:596:596))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (335:335:335) (398:398:398))
        (PORT datac (117:117:117) (160:160:160))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datac combout (114:114:114) (117:117:117))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1112:1112:1112) (1124:1124:1124))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (640:640:640) (596:596:596))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (333:333:333) (396:396:396))
        (PORT datad (116:116:116) (156:156:156))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1112:1112:1112) (1124:1124:1124))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (640:640:640) (596:596:596))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (332:332:332) (397:397:397))
        (PORT datad (115:115:115) (152:152:152))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1112:1112:1112) (1124:1124:1124))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (640:640:640) (596:596:596))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|cdr\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (519:519:519) (616:616:616))
        (PORT datab (502:502:502) (629:629:629))
        (PORT datac (579:579:579) (707:707:707))
        (IOPATH dataa combout (149:149:149) (148:148:148))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (525:525:525) (625:625:625))
        (PORT datab (503:503:503) (630:630:630))
        (PORT datac (580:580:580) (706:706:706))
        (PORT datad (1761:1761:1761) (1502:1502:1502))
        (IOPATH dataa combout (150:150:150) (152:152:152))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (420:420:420) (477:477:477))
        (PORT datad (360:360:360) (431:431:431))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1113:1113:1113) (1124:1124:1124))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (582:582:582) (629:629:629))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (520:520:520) (618:618:618))
        (PORT datab (505:505:505) (633:633:633))
        (PORT datac (582:582:582) (710:710:710))
        (PORT datad (113:113:113) (151:151:151))
        (IOPATH dataa combout (150:150:150) (152:152:152))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1113:1113:1113) (1124:1124:1124))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (582:582:582) (629:629:629))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (522:522:522) (620:620:620))
        (PORT datab (502:502:502) (630:630:630))
        (PORT datac (579:579:579) (706:706:706))
        (PORT datad (113:113:113) (150:150:150))
        (IOPATH dataa combout (150:150:150) (152:152:152))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1113:1113:1113) (1124:1124:1124))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (582:582:582) (629:629:629))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (133:133:133) (173:173:173))
        (PORT datac (182:182:182) (234:234:234))
        (PORT datad (110:110:110) (147:147:147))
        (IOPATH datab combout (177:177:177) (167:167:167))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1113:1113:1113) (1124:1124:1124))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (582:582:582) (629:629:629))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (123:123:123) (176:176:176))
        (PORT datab (132:132:132) (174:174:174))
        (PORT datac (115:115:115) (159:159:159))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (177:177:177) (167:167:167))
        (IOPATH datac combout (114:114:114) (117:117:117))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1113:1113:1113) (1124:1124:1124))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (582:582:582) (629:629:629))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (131:131:131) (172:172:172))
        (PORT datac (114:114:114) (156:156:156))
        (PORT datad (111:111:111) (148:148:148))
        (IOPATH datab combout (177:177:177) (167:167:167))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1113:1113:1113) (1124:1124:1124))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (582:582:582) (629:629:629))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (126:126:126) (178:178:178))
        (PORT datab (133:133:133) (173:173:173))
        (PORT datad (116:116:116) (156:156:156))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (149:149:149))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1113:1113:1113) (1124:1124:1124))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (582:582:582) (629:629:629))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (132:132:132) (170:170:170))
        (PORT datac (110:110:110) (151:151:151))
        (PORT datad (118:118:118) (158:158:158))
        (IOPATH datab combout (156:156:156) (166:166:166))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1113:1113:1113) (1124:1124:1124))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (582:582:582) (629:629:629))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (131:131:131) (173:173:173))
        (PORT datac (111:111:111) (152:152:152))
        (PORT datad (123:123:123) (160:160:160))
        (IOPATH datab combout (156:156:156) (166:166:166))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1113:1113:1113) (1124:1124:1124))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (582:582:582) (629:629:629))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (204:204:204) (260:260:260))
        (PORT datac (193:193:193) (233:233:233))
        (PORT datad (116:116:116) (155:155:155))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1112:1112:1112) (1124:1124:1124))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (578:578:578) (624:624:624))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (127:127:127) (181:181:181))
        (PORT datac (194:194:194) (235:235:235))
        (PORT datad (110:110:110) (146:146:146))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1112:1112:1112) (1124:1124:1124))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (578:578:578) (624:624:624))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (128:128:128) (182:182:182))
        (PORT datac (193:193:193) (236:236:236))
        (PORT datad (112:112:112) (148:148:148))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1112:1112:1112) (1124:1124:1124))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (578:578:578) (624:624:624))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (127:127:127) (179:179:179))
        (PORT datac (196:196:196) (237:237:237))
        (PORT datad (111:111:111) (148:148:148))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1112:1112:1112) (1124:1124:1124))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (578:578:578) (624:624:624))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (211:211:211) (263:263:263))
        (PORT datab (129:129:129) (180:180:180))
        (PORT datac (109:109:109) (150:150:150))
        (IOPATH dataa combout (177:177:177) (172:172:172))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1112:1112:1112) (1124:1124:1124))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (578:578:578) (624:624:624))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (183:183:183))
        (PORT datac (194:194:194) (239:239:239))
        (PORT datad (111:111:111) (148:148:148))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1112:1112:1112) (1124:1124:1124))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (578:578:578) (624:624:624))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (124:124:124) (174:174:174))
        (PORT datac (195:195:195) (236:236:236))
        (PORT datad (118:118:118) (159:159:159))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1112:1112:1112) (1124:1124:1124))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (578:578:578) (624:624:624))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (476:476:476) (557:557:557))
        (PORT datab (371:371:371) (446:446:446))
        (PORT datac (346:346:346) (412:412:412))
        (PORT datad (359:359:359) (430:430:430))
        (IOPATH dataa combout (149:149:149) (148:148:148))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|clear_signal)
    (DELAY
      (ABSOLUTE
        (PORT datab (500:500:500) (600:600:600))
        (PORT datad (474:474:474) (559:559:559))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (203:203:203))
        (PORT datab (226:226:226) (267:267:267))
        (PORT datad (96:96:96) (119:119:119))
        (IOPATH dataa combout (156:156:156) (150:150:150))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\[1\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (503:503:503) (602:602:602))
        (PORT datab (502:502:502) (604:604:604))
        (PORT datac (473:473:473) (559:559:559))
        (PORT datad (101:101:101) (120:120:120))
        (IOPATH dataa combout (158:158:158) (162:162:162))
        (IOPATH datab combout (158:158:158) (147:147:147))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1104:1104:1104) (1115:1115:1115))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (508:508:508) (492:492:492))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|Add0\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (129:129:129) (176:176:176))
        (PORT datad (134:134:134) (177:177:177))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (100:100:100) (131:131:131))
        (PORT datab (224:224:224) (266:266:266))
        (PORT datad (100:100:100) (123:123:123))
        (IOPATH dataa combout (156:156:156) (150:150:150))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1104:1104:1104) (1115:1115:1115))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (508:508:508) (492:492:492))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (197:197:197))
        (PORT datab (143:143:143) (194:194:194))
        (PORT datac (125:125:125) (169:169:169))
        (PORT datad (135:135:135) (177:177:177))
        (IOPATH dataa combout (149:149:149) (162:162:162))
        (IOPATH datab combout (150:150:150) (166:166:166))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (482:482:482) (575:575:575))
        (PORT datab (98:98:98) (127:127:127))
        (PORT datac (457:457:457) (542:542:542))
        (PORT datad (97:97:97) (119:119:119))
        (IOPATH dataa combout (149:149:149) (148:148:148))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1104:1104:1104) (1115:1115:1115))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (508:508:508) (492:492:492))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\[1\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (197:197:197))
        (PORT datab (143:143:143) (195:195:195))
        (PORT datac (126:126:126) (169:169:169))
        (PORT datad (135:135:135) (177:177:177))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (639:639:639) (754:754:754))
        (PORT datab (376:376:376) (460:460:460))
        (PORT datad (98:98:98) (120:120:120))
        (IOPATH dataa combout (149:149:149) (148:148:148))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1104:1104:1104) (1115:1115:1115))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (508:508:508) (492:492:492))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (495:495:495) (586:586:586))
        (PORT datad (212:212:212) (259:259:259))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (260:260:260) (326:326:326))
        (PORT datab (242:242:242) (306:306:306))
        (PORT datac (226:226:226) (286:286:286))
        (PORT datad (97:97:97) (119:119:119))
        (IOPATH dataa combout (158:158:158) (148:148:148))
        (IOPATH datab combout (158:158:158) (147:147:147))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (260:260:260) (327:327:327))
        (PORT datab (241:241:241) (306:306:306))
        (PORT datac (227:227:227) (287:287:287))
        (PORT datad (100:100:100) (123:123:123))
        (IOPATH dataa combout (149:149:149) (148:148:148))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (505:505:505) (607:607:607))
        (PORT datab (97:97:97) (126:126:126))
        (PORT datac (112:112:112) (139:139:139))
        (PORT datad (1701:1701:1701) (1450:1450:1450))
        (IOPATH dataa combout (156:156:156) (150:150:150))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\[1\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (117:117:117) (148:148:148))
        (PORT datac (484:484:484) (578:578:578))
        (PORT datad (477:477:477) (564:564:564))
        (IOPATH datab combout (181:181:181) (171:171:171))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1110:1110:1110) (1121:1121:1121))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (403:403:403) (435:435:435))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (260:260:260) (328:328:328))
        (PORT datab (243:243:243) (308:308:308))
        (PORT datac (226:226:226) (288:288:288))
        (PORT datad (98:98:98) (121:121:121))
        (IOPATH dataa combout (156:156:156) (150:150:150))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (509:509:509) (609:609:609))
        (PORT datab (123:123:123) (171:171:171))
        (PORT datac (112:112:112) (140:140:140))
        (PORT datad (86:86:86) (102:102:102))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1110:1110:1110) (1121:1121:1121))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (403:403:403) (435:435:435))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (507:507:507) (605:605:605))
        (PORT datab (97:97:97) (125:125:125))
        (PORT datac (112:112:112) (140:140:140))
        (PORT datad (110:110:110) (146:146:146))
        (IOPATH dataa combout (156:156:156) (150:150:150))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1110:1110:1110) (1121:1121:1121))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (403:403:403) (435:435:435))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (263:263:263) (328:328:328))
        (PORT datab (240:240:240) (306:306:306))
        (PORT datac (229:229:229) (289:289:289))
        (PORT datad (100:100:100) (123:123:123))
        (IOPATH dataa combout (158:158:158) (152:152:152))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (123:123:123) (162:162:162))
        (PORT datab (125:125:125) (173:173:173))
        (PORT datac (490:490:490) (581:581:581))
        (PORT datad (86:86:86) (102:102:102))
        (IOPATH dataa combout (149:149:149) (148:148:148))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1110:1110:1110) (1121:1121:1121))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (403:403:403) (435:435:435))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_clkctrl")
    (INSTANCE pll\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1131:1131:1131) (1118:1118:1118))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|reset_all\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (353:353:353) (431:431:431))
        (PORT datac (475:475:475) (563:563:563))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|reset_all)
    (DELAY
      (ABSOLUTE
        (PORT clk (1106:1106:1106) (1118:1118:1118))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_clkctrl")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|reset_all\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1389:1389:1389) (1590:1590:1590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|trigger_setup_ena)
    (DELAY
      (ABSOLUTE
        (PORT dataa (527:527:527) (627:627:627))
        (PORT datab (608:608:608) (749:749:749))
        (PORT datac (737:737:737) (854:854:854))
        (PORT datad (458:458:458) (530:530:530))
        (IOPATH dataa combout (149:149:149) (148:148:148))
        (IOPATH datab combout (158:158:158) (147:147:147))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[290\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1074:1074:1074) (1084:1084:1084))
        (PORT asdata (1918:1918:1918) (1650:1650:1650))
        (PORT clrn (1044:1044:1044) (1047:1047:1047))
        (PORT ena (1012:1012:1012) (1138:1138:1138))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[289\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (116:116:116) (154:154:154))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[289\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1074:1074:1074) (1084:1084:1084))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1044:1044:1044) (1047:1047:1047))
        (PORT ena (1012:1012:1012) (1138:1138:1138))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[288\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (184:184:184) (229:229:229))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[288\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1074:1074:1074) (1084:1084:1084))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1044:1044:1044) (1047:1047:1047))
        (PORT ena (1012:1012:1012) (1138:1138:1138))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[287\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1074:1074:1074) (1084:1084:1084))
        (PORT asdata (368:368:368) (414:414:414))
        (PORT clrn (1044:1044:1044) (1047:1047:1047))
        (PORT ena (1012:1012:1012) (1138:1138:1138))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[286\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (116:116:116) (156:156:156))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[286\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1074:1074:1074) (1084:1084:1084))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1044:1044:1044) (1047:1047:1047))
        (PORT ena (1012:1012:1012) (1138:1138:1138))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[285\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (156:156:156))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[285\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1074:1074:1074) (1084:1084:1084))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1044:1044:1044) (1047:1047:1047))
        (PORT ena (1012:1012:1012) (1138:1138:1138))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[284\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1067:1067:1067) (1076:1076:1076))
        (PORT asdata (753:753:753) (851:851:851))
        (PORT clrn (1036:1036:1036) (1039:1039:1039))
        (PORT ena (1172:1172:1172) (1327:1327:1327))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[283\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (156:156:156))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[283\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1067:1067:1067) (1076:1076:1076))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1036:1036:1036) (1039:1039:1039))
        (PORT ena (1172:1172:1172) (1327:1327:1327))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[282\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (114:114:114) (151:151:151))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[282\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1067:1067:1067) (1076:1076:1076))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1036:1036:1036) (1039:1039:1039))
        (PORT ena (1172:1172:1172) (1327:1327:1327))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[281\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1074:1074:1074) (1084:1084:1084))
        (PORT asdata (638:638:638) (716:716:716))
        (PORT clrn (1043:1043:1043) (1046:1046:1046))
        (PORT ena (1346:1346:1346) (1513:1513:1513))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[280\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1074:1074:1074) (1084:1084:1084))
        (PORT asdata (353:353:353) (400:400:400))
        (PORT clrn (1043:1043:1043) (1046:1046:1046))
        (PORT ena (1346:1346:1346) (1513:1513:1513))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[279\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (114:114:114) (152:152:152))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[279\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1074:1074:1074) (1084:1084:1084))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1043:1043:1043) (1046:1046:1046))
        (PORT ena (1346:1346:1346) (1513:1513:1513))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[278\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1084:1084:1084) (1095:1095:1095))
        (PORT asdata (727:727:727) (795:795:795))
        (PORT clrn (1054:1054:1054) (1057:1057:1057))
        (PORT ena (1047:1047:1047) (1171:1171:1171))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[277\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[277\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1084:1084:1084) (1095:1095:1095))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1054:1054:1054) (1057:1057:1057))
        (PORT ena (1047:1047:1047) (1171:1171:1171))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[276\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (115:115:115) (153:153:153))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[276\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1084:1084:1084) (1095:1095:1095))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1054:1054:1054) (1057:1057:1057))
        (PORT ena (1047:1047:1047) (1171:1171:1171))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[275\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1085:1085:1085) (1095:1095:1095))
        (PORT asdata (354:354:354) (401:401:401))
        (PORT clrn (1054:1054:1054) (1058:1058:1058))
        (PORT ena (1054:1054:1054) (1174:1174:1174))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[274\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (155:155:155))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[274\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1085:1085:1085) (1095:1095:1095))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1054:1054:1054) (1058:1058:1058))
        (PORT ena (1054:1054:1054) (1174:1174:1174))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[273\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (114:114:114) (152:152:152))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[273\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1085:1085:1085) (1095:1095:1095))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1054:1054:1054) (1058:1058:1058))
        (PORT ena (1054:1054:1054) (1174:1174:1174))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[272\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1085:1085:1085) (1096:1096:1096))
        (PORT asdata (373:373:373) (418:418:418))
        (PORT clrn (1055:1055:1055) (1058:1058:1058))
        (PORT ena (973:973:973) (1084:1084:1084))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[271\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (114:114:114) (152:152:152))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[271\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1085:1085:1085) (1096:1096:1096))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1055:1055:1055) (1058:1058:1058))
        (PORT ena (973:973:973) (1084:1084:1084))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[270\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (158:158:158))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[270\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1085:1085:1085) (1096:1096:1096))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1055:1055:1055) (1058:1058:1058))
        (PORT ena (973:973:973) (1084:1084:1084))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[269\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1085:1085:1085) (1096:1096:1096))
        (PORT asdata (288:288:288) (330:330:330))
        (PORT clrn (1055:1055:1055) (1058:1058:1058))
        (PORT ena (973:973:973) (1084:1084:1084))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[268\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (115:115:115) (155:155:155))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[268\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1085:1085:1085) (1096:1096:1096))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1055:1055:1055) (1058:1058:1058))
        (PORT ena (973:973:973) (1084:1084:1084))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[267\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (115:115:115) (153:153:153))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[267\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1085:1085:1085) (1096:1096:1096))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1055:1055:1055) (1058:1058:1058))
        (PORT ena (973:973:973) (1084:1084:1084))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[266\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1080:1080:1080) (1090:1090:1090))
        (PORT asdata (516:516:516) (577:577:577))
        (PORT clrn (1049:1049:1049) (1052:1052:1052))
        (PORT ena (864:864:864) (965:965:965))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[265\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (114:114:114) (153:153:153))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[265\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1080:1080:1080) (1090:1090:1090))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1049:1049:1049) (1052:1052:1052))
        (PORT ena (864:864:864) (965:965:965))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[264\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1080:1080:1080) (1090:1090:1090))
        (PORT asdata (295:295:295) (333:333:333))
        (PORT clrn (1049:1049:1049) (1052:1052:1052))
        (PORT ena (864:864:864) (965:965:965))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[263\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1080:1080:1080) (1090:1090:1090))
        (PORT asdata (294:294:294) (331:331:331))
        (PORT clrn (1049:1049:1049) (1052:1052:1052))
        (PORT ena (864:864:864) (965:965:965))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[262\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (114:114:114) (153:153:153))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[262\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1080:1080:1080) (1090:1090:1090))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1049:1049:1049) (1052:1052:1052))
        (PORT ena (864:864:864) (965:965:965))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[261\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (124:124:124) (161:161:161))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[261\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1080:1080:1080) (1090:1090:1090))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1049:1049:1049) (1052:1052:1052))
        (PORT ena (864:864:864) (965:965:965))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[260\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1079:1079:1079) (1089:1089:1089))
        (PORT asdata (370:370:370) (413:413:413))
        (PORT clrn (1048:1048:1048) (1051:1051:1051))
        (PORT ena (972:972:972) (1090:1090:1090))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[259\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (115:115:115) (153:153:153))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[259\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1079:1079:1079) (1089:1089:1089))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1048:1048:1048) (1051:1051:1051))
        (PORT ena (972:972:972) (1090:1090:1090))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[258\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (157:157:157))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[258\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1079:1079:1079) (1089:1089:1089))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1048:1048:1048) (1051:1051:1051))
        (PORT ena (972:972:972) (1090:1090:1090))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[257\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1077:1077:1077) (1087:1087:1087))
        (PORT asdata (466:466:466) (520:520:520))
        (PORT clrn (1047:1047:1047) (1050:1050:1050))
        (PORT ena (991:991:991) (1116:1116:1116))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[256\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (185:185:185) (232:232:232))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[256\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1077:1077:1077) (1087:1087:1087))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1047:1047:1047) (1050:1050:1050))
        (PORT ena (991:991:991) (1116:1116:1116))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[255\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (303:303:303) (358:358:358))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[255\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1077:1077:1077) (1087:1087:1087))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1047:1047:1047) (1050:1050:1050))
        (PORT ena (991:991:991) (1116:1116:1116))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[254\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1083:1083:1083) (1093:1093:1093))
        (PORT asdata (503:503:503) (561:561:561))
        (PORT clrn (1052:1052:1052) (1056:1056:1056))
        (PORT ena (965:965:965) (1092:1092:1092))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[253\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (183:183:183) (227:227:227))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[253\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1083:1083:1083) (1093:1093:1093))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1052:1052:1052) (1056:1056:1056))
        (PORT ena (965:965:965) (1092:1092:1092))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[252\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (184:184:184) (229:229:229))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[252\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1083:1083:1083) (1093:1093:1093))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1052:1052:1052) (1056:1056:1056))
        (PORT ena (965:965:965) (1092:1092:1092))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[251\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1084:1084:1084) (1094:1094:1094))
        (PORT asdata (364:364:364) (409:409:409))
        (PORT clrn (1053:1053:1053) (1056:1056:1056))
        (PORT ena (1062:1062:1062) (1194:1194:1194))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[250\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (114:114:114) (151:151:151))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[250\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1084:1084:1084) (1094:1094:1094))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1053:1053:1053) (1056:1056:1056))
        (PORT ena (1062:1062:1062) (1194:1194:1194))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[249\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (183:183:183) (228:228:228))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[249\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1084:1084:1084) (1094:1094:1094))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1053:1053:1053) (1056:1056:1056))
        (PORT ena (1062:1062:1062) (1194:1194:1194))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[248\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1084:1084:1084) (1094:1094:1094))
        (PORT asdata (286:286:286) (325:325:325))
        (PORT clrn (1053:1053:1053) (1056:1056:1056))
        (PORT ena (1062:1062:1062) (1194:1194:1194))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[247\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (156:156:156))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[247\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1084:1084:1084) (1094:1094:1094))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1053:1053:1053) (1056:1056:1056))
        (PORT ena (1062:1062:1062) (1194:1194:1194))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[246\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (124:124:124) (161:161:161))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[246\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1084:1084:1084) (1094:1094:1094))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1053:1053:1053) (1056:1056:1056))
        (PORT ena (1062:1062:1062) (1194:1194:1194))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[245\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1078:1078:1078) (1088:1088:1088))
        (PORT asdata (462:462:462) (512:512:512))
        (PORT clrn (1047:1047:1047) (1050:1050:1050))
        (PORT ena (981:981:981) (1098:1098:1098))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[244\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1078:1078:1078) (1088:1088:1088))
        (PORT asdata (781:781:781) (875:875:875))
        (PORT clrn (1047:1047:1047) (1050:1050:1050))
        (PORT ena (981:981:981) (1098:1098:1098))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[243\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (113:113:113) (151:151:151))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[243\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1078:1078:1078) (1088:1088:1088))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1047:1047:1047) (1050:1050:1050))
        (PORT ena (981:981:981) (1098:1098:1098))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[242\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1078:1078:1078) (1088:1088:1088))
        (PORT asdata (286:286:286) (325:325:325))
        (PORT clrn (1047:1047:1047) (1050:1050:1050))
        (PORT ena (981:981:981) (1098:1098:1098))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[241\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1078:1078:1078) (1088:1088:1088))
        (PORT asdata (286:286:286) (325:325:325))
        (PORT clrn (1047:1047:1047) (1050:1050:1050))
        (PORT ena (981:981:981) (1098:1098:1098))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[240\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1078:1078:1078) (1088:1088:1088))
        (PORT asdata (467:467:467) (516:516:516))
        (PORT clrn (1047:1047:1047) (1050:1050:1050))
        (PORT ena (981:981:981) (1098:1098:1098))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[239\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1101:1101:1101) (1113:1113:1113))
        (PORT asdata (736:736:736) (827:827:827))
        (PORT clrn (1071:1071:1071) (1076:1076:1076))
        (PORT ena (1171:1171:1171) (1311:1311:1311))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[238\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (157:157:157))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[238\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1101:1101:1101) (1113:1113:1113))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1071:1071:1071) (1076:1076:1076))
        (PORT ena (1171:1171:1171) (1311:1311:1311))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[237\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (157:157:157))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[237\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1101:1101:1101) (1113:1113:1113))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1071:1071:1071) (1076:1076:1076))
        (PORT ena (1171:1171:1171) (1311:1311:1311))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[236\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1090:1090:1090) (1100:1100:1100))
        (PORT asdata (608:608:608) (678:678:678))
        (PORT clrn (1059:1059:1059) (1063:1063:1063))
        (PORT ena (948:948:948) (1057:1057:1057))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[235\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (295:295:295) (348:348:348))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[235\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1088:1088:1088) (1099:1099:1099))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1058:1058:1058) (1061:1061:1061))
        (PORT ena (948:948:948) (1058:1058:1058))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[234\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (125:125:125) (162:162:162))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[234\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1088:1088:1088) (1099:1099:1099))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1058:1058:1058) (1061:1061:1061))
        (PORT ena (948:948:948) (1058:1058:1058))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[233\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1090:1090:1090) (1100:1100:1100))
        (PORT asdata (463:463:463) (516:516:516))
        (PORT clrn (1059:1059:1059) (1063:1063:1063))
        (PORT ena (948:948:948) (1057:1057:1057))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[232\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (114:114:114) (152:152:152))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[232\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1090:1090:1090) (1100:1100:1100))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1059:1059:1059) (1063:1063:1063))
        (PORT ena (948:948:948) (1057:1057:1057))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[231\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1090:1090:1090) (1100:1100:1100))
        (PORT asdata (287:287:287) (328:328:328))
        (PORT clrn (1059:1059:1059) (1063:1063:1063))
        (PORT ena (948:948:948) (1057:1057:1057))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[230\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1108:1108:1108) (1120:1120:1120))
        (PORT asdata (527:527:527) (602:602:602))
        (PORT clrn (1078:1078:1078) (1082:1082:1082))
        (PORT ena (749:749:749) (829:829:829))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[229\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1108:1108:1108) (1120:1120:1120))
        (PORT asdata (354:354:354) (397:397:397))
        (PORT clrn (1078:1078:1078) (1082:1082:1082))
        (PORT ena (749:749:749) (829:829:829))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[228\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1108:1108:1108) (1120:1120:1120))
        (PORT asdata (295:295:295) (333:333:333))
        (PORT clrn (1078:1078:1078) (1082:1082:1082))
        (PORT ena (749:749:749) (829:829:829))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[227\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1108:1108:1108) (1120:1120:1120))
        (PORT asdata (286:286:286) (326:326:326))
        (PORT clrn (1078:1078:1078) (1082:1082:1082))
        (PORT ena (749:749:749) (829:829:829))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[226\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (124:124:124) (162:162:162))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[226\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1108:1108:1108) (1120:1120:1120))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1078:1078:1078) (1082:1082:1082))
        (PORT ena (749:749:749) (829:829:829))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[225\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (181:181:181) (225:225:225))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[225\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1108:1108:1108) (1120:1120:1120))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1078:1078:1078) (1082:1082:1082))
        (PORT ena (749:749:749) (829:829:829))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[224\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1108:1108:1108) (1120:1120:1120))
        (PORT asdata (286:286:286) (325:325:325))
        (PORT clrn (1078:1078:1078) (1082:1082:1082))
        (PORT ena (749:749:749) (829:829:829))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[223\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (115:115:115) (157:157:157))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[223\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1108:1108:1108) (1120:1120:1120))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1078:1078:1078) (1082:1082:1082))
        (PORT ena (749:749:749) (829:829:829))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[222\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (116:116:116) (154:154:154))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[222\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1108:1108:1108) (1120:1120:1120))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1078:1078:1078) (1082:1082:1082))
        (PORT ena (749:749:749) (829:829:829))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[221\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1088:1088:1088) (1099:1099:1099))
        (PORT asdata (634:634:634) (707:707:707))
        (PORT clrn (1058:1058:1058) (1061:1061:1061))
        (PORT ena (948:948:948) (1058:1058:1058))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[220\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1088:1088:1088) (1099:1099:1099))
        (PORT asdata (361:361:361) (405:405:405))
        (PORT clrn (1058:1058:1058) (1061:1061:1061))
        (PORT ena (948:948:948) (1058:1058:1058))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[219\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1088:1088:1088) (1099:1099:1099))
        (PORT asdata (289:289:289) (328:328:328))
        (PORT clrn (1058:1058:1058) (1061:1061:1061))
        (PORT ena (948:948:948) (1058:1058:1058))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[218\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1088:1088:1088) (1099:1099:1099))
        (PORT asdata (285:285:285) (324:324:324))
        (PORT clrn (1058:1058:1058) (1061:1061:1061))
        (PORT ena (948:948:948) (1058:1058:1058))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[217\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1088:1088:1088) (1099:1099:1099))
        (PORT asdata (288:288:288) (329:329:329))
        (PORT clrn (1058:1058:1058) (1061:1061:1061))
        (PORT ena (948:948:948) (1058:1058:1058))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[216\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (183:183:183) (229:229:229))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[216\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1088:1088:1088) (1099:1099:1099))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1058:1058:1058) (1061:1061:1061))
        (PORT ena (948:948:948) (1058:1058:1058))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[215\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1093:1093:1093) (1104:1104:1104))
        (PORT asdata (501:501:501) (559:559:559))
        (PORT clrn (1063:1063:1063) (1067:1067:1067))
        (PORT ena (779:779:779) (871:871:871))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[214\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (114:114:114) (151:151:151))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[214\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1093:1093:1093) (1104:1104:1104))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1063:1063:1063) (1067:1067:1067))
        (PORT ena (779:779:779) (871:871:871))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[213\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (116:116:116) (154:154:154))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[213\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1093:1093:1093) (1104:1104:1104))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1063:1063:1063) (1067:1067:1067))
        (PORT ena (779:779:779) (871:871:871))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[212\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1109:1109:1109) (1120:1120:1120))
        (PORT asdata (626:626:626) (710:710:710))
        (PORT clrn (1078:1078:1078) (1083:1083:1083))
        (PORT ena (659:659:659) (734:734:734))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[211\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (115:115:115) (154:154:154))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[211\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1109:1109:1109) (1120:1120:1120))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1078:1078:1078) (1083:1083:1083))
        (PORT ena (659:659:659) (734:734:734))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[210\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (114:114:114) (153:153:153))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[210\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1109:1109:1109) (1120:1120:1120))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1078:1078:1078) (1083:1083:1083))
        (PORT ena (659:659:659) (734:734:734))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[209\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1114:1114:1114))
        (PORT asdata (476:476:476) (535:535:535))
        (PORT clrn (1072:1072:1072) (1076:1076:1076))
        (PORT ena (1367:1367:1367) (1553:1553:1553))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[208\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1114:1114:1114))
        (PORT asdata (356:356:356) (401:401:401))
        (PORT clrn (1072:1072:1072) (1076:1076:1076))
        (PORT ena (1367:1367:1367) (1553:1553:1553))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[207\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (116:116:116) (154:154:154))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[207\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1114:1114:1114))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1072:1072:1072) (1076:1076:1076))
        (PORT ena (1367:1367:1367) (1553:1553:1553))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[206\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1114:1114:1114))
        (PORT asdata (355:355:355) (399:399:399))
        (PORT clrn (1072:1072:1072) (1076:1076:1076))
        (PORT ena (1367:1367:1367) (1553:1553:1553))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[205\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (185:185:185) (231:231:231))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[205\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1114:1114:1114))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1072:1072:1072) (1076:1076:1076))
        (PORT ena (1367:1367:1367) (1553:1553:1553))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[204\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1114:1114:1114))
        (PORT asdata (289:289:289) (331:331:331))
        (PORT clrn (1072:1072:1072) (1076:1076:1076))
        (PORT ena (1367:1367:1367) (1553:1553:1553))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[203\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1098:1098:1098) (1110:1110:1110))
        (PORT asdata (505:505:505) (564:564:564))
        (PORT clrn (1068:1068:1068) (1073:1073:1073))
        (PORT ena (1343:1343:1343) (1513:1513:1513))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[202\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (156:156:156))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[202\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1098:1098:1098) (1110:1110:1110))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1068:1068:1068) (1073:1073:1073))
        (PORT ena (1343:1343:1343) (1513:1513:1513))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[201\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (114:114:114) (152:152:152))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[201\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1098:1098:1098) (1110:1110:1110))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1068:1068:1068) (1073:1073:1073))
        (PORT ena (1343:1343:1343) (1513:1513:1513))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[200\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1099:1099:1099) (1111:1111:1111))
        (PORT asdata (362:362:362) (402:402:402))
        (PORT clrn (1069:1069:1069) (1074:1074:1074))
        (PORT ena (1352:1352:1352) (1529:1529:1529))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[199\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (185:185:185) (232:232:232))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[199\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1099:1099:1099) (1111:1111:1111))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1069:1069:1069) (1074:1074:1074))
        (PORT ena (1352:1352:1352) (1529:1529:1529))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[198\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (116:116:116) (154:154:154))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[198\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1099:1099:1099) (1111:1111:1111))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1069:1069:1069) (1074:1074:1074))
        (PORT ena (1352:1352:1352) (1529:1529:1529))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[197\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1099:1099:1099) (1111:1111:1111))
        (PORT asdata (293:293:293) (330:330:330))
        (PORT clrn (1069:1069:1069) (1074:1074:1074))
        (PORT ena (1352:1352:1352) (1529:1529:1529))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[196\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1099:1099:1099) (1111:1111:1111))
        (PORT asdata (364:364:364) (410:410:410))
        (PORT clrn (1069:1069:1069) (1074:1074:1074))
        (PORT ena (1352:1352:1352) (1529:1529:1529))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[195\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (116:116:116) (155:155:155))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[195\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1099:1099:1099) (1111:1111:1111))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1069:1069:1069) (1074:1074:1074))
        (PORT ena (1352:1352:1352) (1529:1529:1529))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[194\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1090:1090:1090) (1101:1101:1101))
        (PORT asdata (513:513:513) (579:579:579))
        (PORT clrn (1059:1059:1059) (1063:1063:1063))
        (PORT ena (1197:1197:1197) (1347:1347:1347))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[193\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1090:1090:1090) (1101:1101:1101))
        (PORT asdata (357:357:357) (400:400:400))
        (PORT clrn (1059:1059:1059) (1063:1063:1063))
        (PORT ena (1197:1197:1197) (1347:1347:1347))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[192\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (115:115:115) (154:154:154))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[192\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1090:1090:1090) (1101:1101:1101))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1059:1059:1059) (1063:1063:1063))
        (PORT ena (1197:1197:1197) (1347:1347:1347))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[191\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1089:1089:1089) (1100:1100:1100))
        (PORT asdata (376:376:376) (422:422:422))
        (PORT clrn (1059:1059:1059) (1062:1062:1062))
        (PORT ena (1207:1207:1207) (1364:1364:1364))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[190\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (114:114:114) (153:153:153))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[190\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1089:1089:1089) (1100:1100:1100))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1059:1059:1059) (1062:1062:1062))
        (PORT ena (1207:1207:1207) (1364:1364:1364))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[189\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (184:184:184) (228:228:228))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[189\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1089:1089:1089) (1100:1100:1100))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1059:1059:1059) (1062:1062:1062))
        (PORT ena (1207:1207:1207) (1364:1364:1364))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[188\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1089:1089:1089) (1100:1100:1100))
        (PORT asdata (359:359:359) (403:403:403))
        (PORT clrn (1059:1059:1059) (1062:1062:1062))
        (PORT ena (1207:1207:1207) (1364:1364:1364))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[187\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (115:115:115) (153:153:153))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[187\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1089:1089:1089) (1100:1100:1100))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1059:1059:1059) (1062:1062:1062))
        (PORT ena (1207:1207:1207) (1364:1364:1364))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[186\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (115:115:115) (155:155:155))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[186\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1089:1089:1089) (1100:1100:1100))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1059:1059:1059) (1062:1062:1062))
        (PORT ena (1207:1207:1207) (1364:1364:1364))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[185\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1095:1095:1095) (1107:1107:1107))
        (PORT asdata (489:489:489) (540:540:540))
        (PORT clrn (1064:1064:1064) (1069:1069:1069))
        (PORT ena (1194:1194:1194) (1350:1350:1350))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[184\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1095:1095:1095) (1107:1107:1107))
        (PORT asdata (356:356:356) (399:399:399))
        (PORT clrn (1064:1064:1064) (1069:1069:1069))
        (PORT ena (1194:1194:1194) (1350:1350:1350))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[183\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (116:116:116) (154:154:154))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[183\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1095:1095:1095) (1107:1107:1107))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1064:1064:1064) (1069:1069:1069))
        (PORT ena (1194:1194:1194) (1350:1350:1350))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[182\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1095:1095:1095) (1107:1107:1107))
        (PORT asdata (286:286:286) (328:328:328))
        (PORT clrn (1064:1064:1064) (1069:1069:1069))
        (PORT ena (1194:1194:1194) (1350:1350:1350))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[181\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (115:115:115) (153:153:153))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[181\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1095:1095:1095) (1107:1107:1107))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1064:1064:1064) (1069:1069:1069))
        (PORT ena (1194:1194:1194) (1350:1350:1350))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[180\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (114:114:114) (151:151:151))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[180\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1095:1095:1095) (1107:1107:1107))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1064:1064:1064) (1069:1069:1069))
        (PORT ena (1194:1194:1194) (1350:1350:1350))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[179\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1090:1090:1090) (1101:1101:1101))
        (PORT asdata (515:515:515) (573:573:573))
        (PORT clrn (1060:1060:1060) (1064:1064:1064))
        (PORT ena (1286:1286:1286) (1462:1462:1462))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[178\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (182:182:182) (223:223:223))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[178\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1090:1090:1090) (1101:1101:1101))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1060:1060:1060) (1064:1064:1064))
        (PORT ena (1286:1286:1286) (1462:1462:1462))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[177\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (125:125:125) (162:162:162))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[177\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1090:1090:1090) (1101:1101:1101))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1060:1060:1060) (1064:1064:1064))
        (PORT ena (1286:1286:1286) (1462:1462:1462))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[176\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1094:1094:1094) (1106:1106:1106))
        (PORT asdata (517:517:517) (594:594:594))
        (PORT clrn (1063:1063:1063) (1068:1068:1068))
        (PORT ena (1288:1288:1288) (1447:1447:1447))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[175\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (115:115:115) (152:152:152))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[175\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1094:1094:1094) (1106:1106:1106))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1063:1063:1063) (1068:1068:1068))
        (PORT ena (1288:1288:1288) (1447:1447:1447))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[174\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (114:114:114) (152:152:152))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[174\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1094:1094:1094) (1106:1106:1106))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1063:1063:1063) (1068:1068:1068))
        (PORT ena (1288:1288:1288) (1447:1447:1447))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[173\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1095:1095:1095) (1107:1107:1107))
        (PORT asdata (360:360:360) (400:400:400))
        (PORT clrn (1064:1064:1064) (1069:1069:1069))
        (PORT ena (1194:1194:1194) (1350:1350:1350))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[172\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (123:123:123) (161:161:161))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[172\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1095:1095:1095) (1107:1107:1107))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1064:1064:1064) (1069:1069:1069))
        (PORT ena (1194:1194:1194) (1350:1350:1350))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[171\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1095:1095:1095) (1107:1107:1107))
        (PORT asdata (287:287:287) (326:326:326))
        (PORT clrn (1064:1064:1064) (1069:1069:1069))
        (PORT ena (1194:1194:1194) (1350:1350:1350))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[170\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1095:1095:1095) (1107:1107:1107))
        (PORT asdata (363:363:363) (403:403:403))
        (PORT clrn (1065:1065:1065) (1070:1070:1070))
        (PORT ena (1287:1287:1287) (1463:1463:1463))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[169\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (114:114:114) (152:152:152))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[169\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1095:1095:1095) (1107:1107:1107))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1065:1065:1065) (1070:1070:1070))
        (PORT ena (1287:1287:1287) (1463:1463:1463))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[168\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (115:115:115) (152:152:152))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[168\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1095:1095:1095) (1107:1107:1107))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1065:1065:1065) (1070:1070:1070))
        (PORT ena (1287:1287:1287) (1463:1463:1463))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[167\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1106:1106:1106) (1118:1118:1118))
        (PORT asdata (611:611:611) (711:711:711))
        (PORT clrn (1075:1075:1075) (1080:1080:1080))
        (PORT ena (1256:1256:1256) (1418:1418:1418))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[166\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1106:1106:1106) (1118:1118:1118))
        (PORT asdata (475:475:475) (525:525:525))
        (PORT clrn (1075:1075:1075) (1080:1080:1080))
        (PORT ena (1256:1256:1256) (1418:1418:1418))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[165\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1106:1106:1106) (1118:1118:1118))
        (PORT asdata (383:383:383) (434:434:434))
        (PORT clrn (1075:1075:1075) (1080:1080:1080))
        (PORT ena (1256:1256:1256) (1418:1418:1418))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[164\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1106:1106:1106) (1118:1118:1118))
        (PORT asdata (385:385:385) (434:434:434))
        (PORT clrn (1075:1075:1075) (1080:1080:1080))
        (PORT ena (1256:1256:1256) (1418:1418:1418))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[163\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1106:1106:1106) (1118:1118:1118))
        (PORT asdata (394:394:394) (447:447:447))
        (PORT clrn (1075:1075:1075) (1080:1080:1080))
        (PORT ena (1256:1256:1256) (1418:1418:1418))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[162\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (116:116:116) (156:156:156))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[162\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1106:1106:1106) (1118:1118:1118))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1075:1075:1075) (1080:1080:1080))
        (PORT ena (1256:1256:1256) (1418:1418:1418))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[161\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1067:1067:1067) (1076:1076:1076))
        (PORT asdata (783:783:783) (893:893:893))
        (PORT clrn (1036:1036:1036) (1039:1039:1039))
        (PORT ena (1183:1183:1183) (1332:1332:1332))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[160\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1067:1067:1067) (1076:1076:1076))
        (PORT asdata (351:351:351) (400:400:400))
        (PORT clrn (1036:1036:1036) (1039:1039:1039))
        (PORT ena (1183:1183:1183) (1332:1332:1332))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[159\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (115:115:115) (154:154:154))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[159\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1067:1067:1067) (1076:1076:1076))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1036:1036:1036) (1039:1039:1039))
        (PORT ena (1183:1183:1183) (1332:1332:1332))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[158\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1067:1067:1067) (1077:1077:1077))
        (PORT asdata (363:363:363) (402:402:402))
        (PORT clrn (1037:1037:1037) (1039:1039:1039))
        (PORT ena (1162:1162:1162) (1301:1301:1301))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[157\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (114:114:114) (154:154:154))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[157\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1067:1067:1067) (1077:1077:1077))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1037:1037:1037) (1039:1039:1039))
        (PORT ena (1162:1162:1162) (1301:1301:1301))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[156\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1067:1067:1067) (1077:1077:1077))
        (PORT asdata (464:464:464) (513:513:513))
        (PORT clrn (1037:1037:1037) (1039:1039:1039))
        (PORT ena (1162:1162:1162) (1301:1301:1301))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[155\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1072:1072:1072) (1082:1082:1082))
        (PORT asdata (491:491:491) (546:546:546))
        (PORT clrn (1042:1042:1042) (1045:1045:1045))
        (PORT ena (875:875:875) (984:984:984))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[154\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1072:1072:1072) (1082:1082:1082))
        (PORT asdata (285:285:285) (324:324:324))
        (PORT clrn (1042:1042:1042) (1045:1045:1045))
        (PORT ena (875:875:875) (984:984:984))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[153\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1072:1072:1072) (1082:1082:1082))
        (PORT asdata (296:296:296) (334:334:334))
        (PORT clrn (1042:1042:1042) (1045:1045:1045))
        (PORT ena (875:875:875) (984:984:984))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[152\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1073:1073:1073) (1083:1083:1083))
        (PORT asdata (366:366:366) (416:416:416))
        (PORT clrn (1043:1043:1043) (1045:1045:1045))
        (PORT ena (875:875:875) (985:985:985))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[151\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1073:1073:1073) (1083:1083:1083))
        (PORT asdata (286:286:286) (328:328:328))
        (PORT clrn (1043:1043:1043) (1045:1045:1045))
        (PORT ena (875:875:875) (985:985:985))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[150\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (156:156:156))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[150\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1073:1073:1073) (1083:1083:1083))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1043:1043:1043) (1045:1045:1045))
        (PORT ena (875:875:875) (985:985:985))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[149\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1074:1074:1074) (1084:1084:1084))
        (PORT asdata (366:366:366) (415:415:415))
        (PORT clrn (1043:1043:1043) (1046:1046:1046))
        (PORT ena (1160:1160:1160) (1303:1303:1303))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[148\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (184:184:184) (232:232:232))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[148\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1074:1074:1074) (1084:1084:1084))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1043:1043:1043) (1046:1046:1046))
        (PORT ena (1160:1160:1160) (1303:1303:1303))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[147\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (113:113:113) (152:152:152))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[147\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1074:1074:1074) (1084:1084:1084))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1043:1043:1043) (1046:1046:1046))
        (PORT ena (1160:1160:1160) (1303:1303:1303))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[146\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1074:1074:1074) (1084:1084:1084))
        (PORT asdata (286:286:286) (325:325:325))
        (PORT clrn (1043:1043:1043) (1046:1046:1046))
        (PORT ena (1160:1160:1160) (1303:1303:1303))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[145\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (212:212:212) (263:263:263))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[145\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1074:1074:1074) (1084:1084:1084))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1043:1043:1043) (1046:1046:1046))
        (PORT ena (1160:1160:1160) (1303:1303:1303))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[144\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (156:156:156))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[144\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1074:1074:1074) (1084:1084:1084))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1043:1043:1043) (1046:1046:1046))
        (PORT ena (1160:1160:1160) (1303:1303:1303))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[143\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1066:1066:1066) (1076:1076:1076))
        (PORT asdata (505:505:505) (564:564:564))
        (PORT clrn (1035:1035:1035) (1038:1038:1038))
        (PORT ena (1044:1044:1044) (1173:1173:1173))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[142\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1066:1066:1066) (1076:1076:1076))
        (PORT asdata (285:285:285) (324:324:324))
        (PORT clrn (1035:1035:1035) (1038:1038:1038))
        (PORT ena (1044:1044:1044) (1173:1173:1173))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[141\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (115:115:115) (152:152:152))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[141\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1066:1066:1066) (1076:1076:1076))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1035:1035:1035) (1038:1038:1038))
        (PORT ena (1044:1044:1044) (1173:1173:1173))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[140\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1066:1066:1066) (1076:1076:1076))
        (PORT asdata (287:287:287) (327:327:327))
        (PORT clrn (1035:1035:1035) (1038:1038:1038))
        (PORT ena (1044:1044:1044) (1173:1173:1173))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[139\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (115:115:115) (153:153:153))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[139\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1066:1066:1066) (1076:1076:1076))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1035:1035:1035) (1038:1038:1038))
        (PORT ena (1044:1044:1044) (1173:1173:1173))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[138\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (606:606:606) (713:713:713))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[138\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1115:1115:1115))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1072:1072:1072) (1077:1077:1077))
        (PORT ena (787:787:787) (889:889:889))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[137\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1068:1068:1068) (1078:1078:1078))
        (PORT asdata (901:901:901) (1025:1025:1025))
        (PORT clrn (1037:1037:1037) (1040:1040:1040))
        (PORT ena (1178:1178:1178) (1330:1330:1330))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[136\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (115:115:115) (153:153:153))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[136\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1068:1068:1068) (1078:1078:1078))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1037:1037:1037) (1040:1040:1040))
        (PORT ena (1178:1178:1178) (1330:1330:1330))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[135\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1068:1068:1068) (1078:1078:1078))
        (PORT asdata (353:353:353) (396:396:396))
        (PORT clrn (1037:1037:1037) (1040:1040:1040))
        (PORT ena (1178:1178:1178) (1330:1330:1330))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[134\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1068:1068:1068) (1078:1078:1078))
        (PORT asdata (288:288:288) (329:329:329))
        (PORT clrn (1037:1037:1037) (1040:1040:1040))
        (PORT ena (1178:1178:1178) (1330:1330:1330))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[133\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (115:115:115) (153:153:153))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[133\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1068:1068:1068) (1078:1078:1078))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1037:1037:1037) (1040:1040:1040))
        (PORT ena (1178:1178:1178) (1330:1330:1330))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[132\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (114:114:114) (151:151:151))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[132\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1068:1068:1068) (1078:1078:1078))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1037:1037:1037) (1040:1040:1040))
        (PORT ena (1178:1178:1178) (1330:1330:1330))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[131\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1080:1080:1080) (1090:1090:1090))
        (PORT asdata (528:528:528) (593:593:593))
        (PORT clrn (1049:1049:1049) (1052:1052:1052))
        (PORT ena (1009:1009:1009) (1138:1138:1138))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[130\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1080:1080:1080) (1090:1090:1090))
        (PORT asdata (353:353:353) (401:401:401))
        (PORT clrn (1049:1049:1049) (1052:1052:1052))
        (PORT ena (1009:1009:1009) (1138:1138:1138))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[129\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (115:115:115) (154:154:154))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[129\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1080:1080:1080) (1090:1090:1090))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1049:1049:1049) (1052:1052:1052))
        (PORT ena (1009:1009:1009) (1138:1138:1138))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[128\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1080:1080:1080) (1090:1090:1090))
        (PORT asdata (286:286:286) (325:325:325))
        (PORT clrn (1049:1049:1049) (1052:1052:1052))
        (PORT ena (1009:1009:1009) (1138:1138:1138))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[127\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (116:116:116) (153:153:153))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[127\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1080:1080:1080) (1090:1090:1090))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1049:1049:1049) (1052:1052:1052))
        (PORT ena (1009:1009:1009) (1138:1138:1138))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[126\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1080:1080:1080) (1090:1090:1090))
        (PORT asdata (285:285:285) (325:325:325))
        (PORT clrn (1049:1049:1049) (1052:1052:1052))
        (PORT ena (1009:1009:1009) (1138:1138:1138))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[125\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1080:1080:1080) (1091:1091:1091))
        (PORT asdata (362:362:362) (400:400:400))
        (PORT clrn (1050:1050:1050) (1053:1053:1053))
        (PORT ena (1008:1008:1008) (1136:1136:1136))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[124\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (157:157:157))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[124\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1080:1080:1080) (1091:1091:1091))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1050:1050:1050) (1053:1053:1053))
        (PORT ena (1008:1008:1008) (1136:1136:1136))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[123\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (158:158:158))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[123\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1080:1080:1080) (1091:1091:1091))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1050:1050:1050) (1053:1053:1053))
        (PORT ena (1008:1008:1008) (1136:1136:1136))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[122\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1084:1084:1084) (1095:1095:1095))
        (PORT asdata (528:528:528) (602:602:602))
        (PORT clrn (1054:1054:1054) (1057:1057:1057))
        (PORT ena (1457:1457:1457) (1637:1637:1637))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[121\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1084:1084:1084) (1095:1095:1095))
        (PORT asdata (293:293:293) (332:332:332))
        (PORT clrn (1054:1054:1054) (1057:1057:1057))
        (PORT ena (1457:1457:1457) (1637:1637:1637))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[120\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1084:1084:1084) (1095:1095:1095))
        (PORT asdata (354:354:354) (400:400:400))
        (PORT clrn (1054:1054:1054) (1057:1057:1057))
        (PORT ena (1457:1457:1457) (1637:1637:1637))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[119\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1084:1084:1084) (1095:1095:1095))
        (PORT asdata (289:289:289) (328:328:328))
        (PORT clrn (1054:1054:1054) (1057:1057:1057))
        (PORT ena (1457:1457:1457) (1637:1637:1637))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[118\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (341:341:341) (403:403:403))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[118\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1074:1074:1074) (1084:1084:1084))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1043:1043:1043) (1046:1046:1046))
        (PORT ena (1346:1346:1346) (1513:1513:1513))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[117\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1074:1074:1074) (1084:1084:1084))
        (PORT asdata (295:295:295) (332:332:332))
        (PORT clrn (1043:1043:1043) (1046:1046:1046))
        (PORT ena (1346:1346:1346) (1513:1513:1513))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[116\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1079:1079:1079) (1089:1089:1089))
        (PORT asdata (594:594:594) (664:664:664))
        (PORT clrn (1048:1048:1048) (1052:1052:1052))
        (PORT ena (1371:1371:1371) (1542:1542:1542))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[115\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (283:283:283) (336:336:336))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[115\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1079:1079:1079) (1089:1089:1089))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1048:1048:1048) (1052:1052:1052))
        (PORT ena (1371:1371:1371) (1542:1542:1542))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[114\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (184:184:184) (225:225:225))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[114\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1079:1079:1079) (1089:1089:1089))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1048:1048:1048) (1052:1052:1052))
        (PORT ena (1371:1371:1371) (1542:1542:1542))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[113\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1107:1107:1107))
        (PORT asdata (638:638:638) (717:717:717))
        (PORT clrn (1066:1066:1066) (1070:1070:1070))
        (PORT ena (1160:1160:1160) (1294:1294:1294))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[112\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1107:1107:1107))
        (PORT asdata (380:380:380) (429:429:429))
        (PORT clrn (1066:1066:1066) (1070:1070:1070))
        (PORT ena (1160:1160:1160) (1294:1294:1294))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[111\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (211:211:211) (263:263:263))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[111\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1107:1107:1107))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1066:1066:1066) (1070:1070:1070))
        (PORT ena (1160:1160:1160) (1294:1294:1294))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[110\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1107:1107:1107))
        (PORT asdata (287:287:287) (326:326:326))
        (PORT clrn (1066:1066:1066) (1070:1070:1070))
        (PORT ena (1160:1160:1160) (1294:1294:1294))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[109\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[109\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1107:1107:1107))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1066:1066:1066) (1070:1070:1070))
        (PORT ena (1160:1160:1160) (1294:1294:1294))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[108\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1107:1107:1107))
        (PORT asdata (288:288:288) (330:330:330))
        (PORT clrn (1066:1066:1066) (1070:1070:1070))
        (PORT ena (1160:1160:1160) (1294:1294:1294))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[107\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1107:1107:1107))
        (PORT asdata (371:371:371) (414:414:414))
        (PORT clrn (1065:1065:1065) (1069:1069:1069))
        (PORT ena (675:675:675) (752:752:752))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[106\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (114:114:114) (151:151:151))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[106\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1107:1107:1107))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1065:1065:1065) (1069:1069:1069))
        (PORT ena (675:675:675) (752:752:752))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[105\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1107:1107:1107))
        (PORT asdata (459:459:459) (519:519:519))
        (PORT clrn (1065:1065:1065) (1069:1069:1069))
        (PORT ena (675:675:675) (752:752:752))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[104\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1088:1088:1088) (1099:1099:1099))
        (PORT asdata (629:629:629) (694:694:694))
        (PORT clrn (1058:1058:1058) (1062:1062:1062))
        (PORT ena (949:949:949) (1061:1061:1061))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[103\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1088:1088:1088) (1099:1099:1099))
        (PORT asdata (296:296:296) (334:334:334))
        (PORT clrn (1058:1058:1058) (1062:1062:1062))
        (PORT ena (949:949:949) (1061:1061:1061))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[102\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (123:123:123) (160:160:160))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[102\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1088:1088:1088) (1099:1099:1099))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1058:1058:1058) (1062:1062:1062))
        (PORT ena (949:949:949) (1061:1061:1061))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[101\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1089:1089:1089) (1100:1100:1100))
        (PORT asdata (375:375:375) (420:420:420))
        (PORT clrn (1059:1059:1059) (1062:1062:1062))
        (PORT ena (946:946:946) (1058:1058:1058))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[100\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1089:1089:1089) (1100:1100:1100))
        (PORT asdata (286:286:286) (326:326:326))
        (PORT clrn (1059:1059:1059) (1062:1062:1062))
        (PORT ena (946:946:946) (1058:1058:1058))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[99\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (115:115:115) (153:153:153))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[99\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1089:1089:1089) (1100:1100:1100))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1059:1059:1059) (1062:1062:1062))
        (PORT ena (946:946:946) (1058:1058:1058))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[98\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1089:1089:1089) (1100:1100:1100))
        (PORT asdata (285:285:285) (324:324:324))
        (PORT clrn (1059:1059:1059) (1062:1062:1062))
        (PORT ena (946:946:946) (1058:1058:1058))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[97\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1089:1089:1089) (1100:1100:1100))
        (PORT asdata (359:359:359) (402:402:402))
        (PORT clrn (1059:1059:1059) (1062:1062:1062))
        (PORT ena (946:946:946) (1058:1058:1058))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[96\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1089:1089:1089) (1100:1100:1100))
        (PORT asdata (293:293:293) (331:331:331))
        (PORT clrn (1059:1059:1059) (1062:1062:1062))
        (PORT ena (946:946:946) (1058:1058:1058))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[95\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1095:1095:1095) (1106:1106:1106))
        (PORT asdata (617:617:617) (688:688:688))
        (PORT clrn (1065:1065:1065) (1068:1068:1068))
        (PORT ena (667:667:667) (735:735:735))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[94\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (115:115:115) (154:154:154))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[94\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1095:1095:1095) (1106:1106:1106))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1065:1065:1065) (1068:1068:1068))
        (PORT ena (667:667:667) (735:735:735))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[93\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (200:200:200) (245:245:245))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[93\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1094:1094:1094) (1105:1105:1105))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1064:1064:1064) (1068:1068:1068))
        (PORT ena (868:868:868) (960:960:960))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[92\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1094:1094:1094) (1105:1105:1105))
        (PORT asdata (361:361:361) (404:404:404))
        (PORT clrn (1064:1064:1064) (1068:1068:1068))
        (PORT ena (868:868:868) (960:960:960))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[91\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1094:1094:1094) (1105:1105:1105))
        (PORT asdata (352:352:352) (400:400:400))
        (PORT clrn (1064:1064:1064) (1068:1068:1068))
        (PORT ena (868:868:868) (960:960:960))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[90\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (115:115:115) (153:153:153))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[90\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1094:1094:1094) (1105:1105:1105))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1064:1064:1064) (1068:1068:1068))
        (PORT ena (868:868:868) (960:960:960))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[89\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1089:1089:1089) (1099:1099:1099))
        (PORT asdata (494:494:494) (540:540:540))
        (PORT clrn (1058:1058:1058) (1062:1062:1062))
        (PORT ena (948:948:948) (1066:1066:1066))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[88\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1089:1089:1089) (1099:1099:1099))
        (PORT asdata (285:285:285) (326:326:326))
        (PORT clrn (1058:1058:1058) (1062:1062:1062))
        (PORT ena (948:948:948) (1066:1066:1066))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[87\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (116:116:116) (153:153:153))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[87\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1089:1089:1089) (1099:1099:1099))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1058:1058:1058) (1062:1062:1062))
        (PORT ena (948:948:948) (1066:1066:1066))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[86\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1092:1092:1092) (1102:1102:1102))
        (PORT asdata (472:472:472) (525:525:525))
        (PORT clrn (1061:1061:1061) (1064:1064:1064))
        (PORT ena (1253:1253:1253) (1413:1413:1413))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[85\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (157:157:157))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[85\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1092:1092:1092) (1102:1102:1102))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1061:1061:1061) (1064:1064:1064))
        (PORT ena (1253:1253:1253) (1413:1413:1413))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[84\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1092:1092:1092) (1102:1102:1102))
        (PORT asdata (290:290:290) (329:329:329))
        (PORT clrn (1061:1061:1061) (1064:1064:1064))
        (PORT ena (1253:1253:1253) (1413:1413:1413))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1094:1094:1094) (1105:1105:1105))
        (PORT asdata (624:624:624) (692:692:692))
        (PORT clrn (1063:1063:1063) (1067:1067:1067))
        (PORT ena (782:782:782) (879:879:879))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[82\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (158:158:158))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[82\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1094:1094:1094) (1105:1105:1105))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1063:1063:1063) (1067:1067:1067))
        (PORT ena (782:782:782) (879:879:879))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[81\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1094:1094:1094) (1105:1105:1105))
        (PORT asdata (291:291:291) (332:332:332))
        (PORT clrn (1063:1063:1063) (1067:1067:1067))
        (PORT ena (782:782:782) (879:879:879))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[80\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1108:1108:1108) (1119:1119:1119))
        (PORT asdata (534:534:534) (605:605:605))
        (PORT clrn (1077:1077:1077) (1081:1081:1081))
        (PORT ena (737:737:737) (801:801:801))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[79\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (114:114:114) (152:152:152))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[79\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1108:1108:1108) (1119:1119:1119))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1077:1077:1077) (1081:1081:1081))
        (PORT ena (737:737:737) (801:801:801))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[78\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (182:182:182) (227:227:227))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[78\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1108:1108:1108) (1119:1119:1119))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1077:1077:1077) (1081:1081:1081))
        (PORT ena (737:737:737) (801:801:801))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[77\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1107:1107:1107) (1118:1118:1118))
        (PORT asdata (362:362:362) (400:400:400))
        (PORT clrn (1076:1076:1076) (1081:1081:1081))
        (PORT ena (747:747:747) (816:816:816))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[76\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1107:1107:1107) (1118:1118:1118))
        (PORT asdata (288:288:288) (327:327:327))
        (PORT clrn (1076:1076:1076) (1081:1081:1081))
        (PORT ena (747:747:747) (816:816:816))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[75\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (115:115:115) (152:152:152))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[75\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1107:1107:1107) (1118:1118:1118))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1076:1076:1076) (1081:1081:1081))
        (PORT ena (747:747:747) (816:816:816))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[74\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1107:1107:1107) (1118:1118:1118))
        (PORT asdata (288:288:288) (330:330:330))
        (PORT clrn (1076:1076:1076) (1081:1081:1081))
        (PORT ena (747:747:747) (816:816:816))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[73\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1107:1107:1107) (1118:1118:1118))
        (PORT asdata (356:356:356) (398:398:398))
        (PORT clrn (1076:1076:1076) (1081:1081:1081))
        (PORT ena (747:747:747) (816:816:816))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[72\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (114:114:114) (151:151:151))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[72\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1107:1107:1107) (1118:1118:1118))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1076:1076:1076) (1081:1081:1081))
        (PORT ena (747:747:747) (816:816:816))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[71\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1098:1098:1098) (1110:1110:1110))
        (PORT asdata (649:649:649) (726:726:726))
        (PORT clrn (1067:1067:1067) (1073:1073:1073))
        (PORT ena (778:778:778) (870:870:870))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[70\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1098:1098:1098) (1110:1110:1110))
        (PORT asdata (357:357:357) (403:403:403))
        (PORT clrn (1067:1067:1067) (1073:1073:1073))
        (PORT ena (778:778:778) (870:870:870))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[69\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (115:115:115) (155:155:155))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[69\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1098:1098:1098) (1110:1110:1110))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1067:1067:1067) (1073:1073:1073))
        (PORT ena (778:778:778) (870:870:870))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[68\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1098:1098:1098) (1110:1110:1110))
        (PORT asdata (287:287:287) (328:328:328))
        (PORT clrn (1067:1067:1067) (1073:1073:1073))
        (PORT ena (778:778:778) (870:870:870))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[67\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1098:1098:1098) (1110:1110:1110))
        (PORT asdata (361:361:361) (404:404:404))
        (PORT clrn (1067:1067:1067) (1073:1073:1073))
        (PORT ena (778:778:778) (870:870:870))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[66\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (158:158:158))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[66\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1098:1098:1098) (1110:1110:1110))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1067:1067:1067) (1073:1073:1073))
        (PORT ena (778:778:778) (870:870:870))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1099:1099:1099) (1111:1111:1111))
        (PORT asdata (462:462:462) (511:511:511))
        (PORT clrn (1069:1069:1069) (1074:1074:1074))
        (PORT ena (762:762:762) (840:840:840))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[64\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1099:1099:1099) (1111:1111:1111))
        (PORT asdata (285:285:285) (325:325:325))
        (PORT clrn (1069:1069:1069) (1074:1074:1074))
        (PORT ena (762:762:762) (840:840:840))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[63\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (157:157:157))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[63\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1099:1099:1099) (1111:1111:1111))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1069:1069:1069) (1074:1074:1074))
        (PORT ena (762:762:762) (840:840:840))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[62\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1099:1099:1099) (1111:1111:1111))
        (PORT asdata (448:448:448) (498:498:498))
        (PORT clrn (1069:1069:1069) (1074:1074:1074))
        (PORT ena (762:762:762) (840:840:840))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[61\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1099:1099:1099) (1111:1111:1111))
        (PORT asdata (355:355:355) (405:405:405))
        (PORT clrn (1069:1069:1069) (1074:1074:1074))
        (PORT ena (762:762:762) (840:840:840))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[60\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (115:115:115) (153:153:153))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[60\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1099:1099:1099) (1111:1111:1111))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1069:1069:1069) (1074:1074:1074))
        (PORT ena (762:762:762) (840:840:840))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[59\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1099:1099:1099) (1111:1111:1111))
        (PORT asdata (361:361:361) (399:399:399))
        (PORT clrn (1068:1068:1068) (1073:1073:1073))
        (PORT ena (760:760:760) (831:831:831))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[58\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (695:695:695) (785:785:785))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[58\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1099:1099:1099) (1111:1111:1111))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1068:1068:1068) (1073:1073:1073))
        (PORT ena (760:760:760) (831:831:831))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[57\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (157:157:157))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[57\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1099:1099:1099) (1111:1111:1111))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1068:1068:1068) (1073:1073:1073))
        (PORT ena (760:760:760) (831:831:831))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[56\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1103:1103:1103) (1115:1115:1115))
        (PORT asdata (519:519:519) (579:579:579))
        (PORT clrn (1073:1073:1073) (1078:1078:1078))
        (PORT ena (759:759:759) (839:839:839))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[55\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (561:561:561) (649:649:649))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[55\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1103:1103:1103) (1115:1115:1115))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1073:1073:1073) (1078:1078:1078))
        (PORT ena (759:759:759) (839:839:839))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[54\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1103:1103:1103) (1115:1115:1115))
        (PORT asdata (294:294:294) (331:331:331))
        (PORT clrn (1073:1073:1073) (1078:1078:1078))
        (PORT ena (759:759:759) (839:839:839))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[53\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1103:1103:1103) (1115:1115:1115))
        (PORT asdata (484:484:484) (538:538:538))
        (PORT clrn (1073:1073:1073) (1078:1078:1078))
        (PORT ena (759:759:759) (839:839:839))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[52\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1103:1103:1103) (1115:1115:1115))
        (PORT asdata (459:459:459) (515:515:515))
        (PORT clrn (1073:1073:1073) (1078:1078:1078))
        (PORT ena (759:759:759) (839:839:839))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[51\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (113:113:113) (152:152:152))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[51\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1103:1103:1103) (1115:1115:1115))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1073:1073:1073) (1078:1078:1078))
        (PORT ena (759:759:759) (839:839:839))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[50\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1088:1088:1088) (1099:1099:1099))
        (PORT asdata (666:666:666) (745:745:745))
        (PORT clrn (1058:1058:1058) (1062:1062:1062))
        (PORT ena (949:949:949) (1061:1061:1061))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[49\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (115:115:115) (153:153:153))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[49\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1088:1088:1088) (1099:1099:1099))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1058:1058:1058) (1062:1062:1062))
        (PORT ena (949:949:949) (1061:1061:1061))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[48\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (114:114:114) (153:153:153))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[48\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1088:1088:1088) (1099:1099:1099))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1058:1058:1058) (1062:1062:1062))
        (PORT ena (949:949:949) (1061:1061:1061))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[47\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1093:1093:1093) (1105:1105:1105))
        (PORT asdata (505:505:505) (564:564:564))
        (PORT clrn (1063:1063:1063) (1068:1068:1068))
        (PORT ena (959:959:959) (1077:1077:1077))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[46\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (184:184:184) (229:229:229))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[46\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1093:1093:1093) (1105:1105:1105))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1063:1063:1063) (1068:1068:1068))
        (PORT ena (959:959:959) (1077:1077:1077))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[45\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (116:116:116) (155:155:155))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[45\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1093:1093:1093) (1105:1105:1105))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1063:1063:1063) (1068:1068:1068))
        (PORT ena (959:959:959) (1077:1077:1077))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[44\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1094:1094:1094) (1106:1106:1106))
        (PORT asdata (369:369:369) (419:419:419))
        (PORT clrn (1063:1063:1063) (1068:1068:1068))
        (PORT ena (947:947:947) (1064:1064:1064))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[43\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (114:114:114) (153:153:153))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[43\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1094:1094:1094) (1106:1106:1106))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1063:1063:1063) (1068:1068:1068))
        (PORT ena (947:947:947) (1064:1064:1064))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[42\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (184:184:184) (230:230:230))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[42\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1094:1094:1094) (1106:1106:1106))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1063:1063:1063) (1068:1068:1068))
        (PORT ena (947:947:947) (1064:1064:1064))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[41\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1094:1094:1094) (1106:1106:1106))
        (PORT asdata (295:295:295) (332:332:332))
        (PORT clrn (1063:1063:1063) (1068:1068:1068))
        (PORT ena (947:947:947) (1064:1064:1064))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[40\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (114:114:114) (154:154:154))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[40\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1094:1094:1094) (1106:1106:1106))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1063:1063:1063) (1068:1068:1068))
        (PORT ena (947:947:947) (1064:1064:1064))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[39\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1094:1094:1094) (1106:1106:1106))
        (PORT asdata (285:285:285) (325:325:325))
        (PORT clrn (1063:1063:1063) (1068:1068:1068))
        (PORT ena (947:947:947) (1064:1064:1064))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[38\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1098:1098:1098) (1110:1110:1110))
        (PORT asdata (495:495:495) (556:556:556))
        (PORT clrn (1067:1067:1067) (1072:1072:1072))
        (PORT ena (950:950:950) (1073:1073:1073))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1098:1098:1098) (1110:1110:1110))
        (PORT asdata (364:364:364) (402:402:402))
        (PORT clrn (1067:1067:1067) (1072:1072:1072))
        (PORT ena (950:950:950) (1073:1073:1073))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[36\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (116:116:116) (154:154:154))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1098:1098:1098) (1110:1110:1110))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1067:1067:1067) (1072:1072:1072))
        (PORT ena (950:950:950) (1073:1073:1073))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1098:1098:1098) (1110:1110:1110))
        (PORT asdata (294:294:294) (331:331:331))
        (PORT clrn (1067:1067:1067) (1072:1072:1072))
        (PORT ena (950:950:950) (1073:1073:1073))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[34\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (184:184:184) (229:229:229))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1098:1098:1098) (1110:1110:1110))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1067:1067:1067) (1072:1072:1072))
        (PORT ena (950:950:950) (1073:1073:1073))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[33\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (281:281:281) (332:332:332))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1098:1098:1098) (1110:1110:1110))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1067:1067:1067) (1072:1072:1072))
        (PORT ena (950:950:950) (1073:1073:1073))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1113:1113:1113))
        (PORT asdata (515:515:515) (583:583:583))
        (PORT clrn (1071:1071:1071) (1075:1075:1075))
        (PORT ena (907:907:907) (1012:1012:1012))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1113:1113:1113))
        (PORT asdata (467:467:467) (517:517:517))
        (PORT clrn (1071:1071:1071) (1075:1075:1075))
        (PORT ena (907:907:907) (1012:1012:1012))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1113:1113:1113))
        (PORT asdata (286:286:286) (326:326:326))
        (PORT clrn (1071:1071:1071) (1075:1075:1075))
        (PORT ena (907:907:907) (1012:1012:1012))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1113:1113:1113))
        (PORT asdata (362:362:362) (406:406:406))
        (PORT clrn (1072:1072:1072) (1076:1076:1076))
        (PORT ena (900:900:900) (1005:1005:1005))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[28\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (114:114:114) (151:151:151))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1113:1113:1113))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1072:1072:1072) (1076:1076:1076))
        (PORT ena (900:900:900) (1005:1005:1005))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[27\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (116:116:116) (154:154:154))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1113:1113:1113))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1072:1072:1072) (1076:1076:1076))
        (PORT ena (900:900:900) (1005:1005:1005))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1113:1113:1113))
        (PORT asdata (285:285:285) (325:325:325))
        (PORT clrn (1072:1072:1072) (1076:1076:1076))
        (PORT ena (900:900:900) (1005:1005:1005))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[25\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (114:114:114) (152:152:152))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1113:1113:1113))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1072:1072:1072) (1076:1076:1076))
        (PORT ena (900:900:900) (1005:1005:1005))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[24\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (116:116:116) (156:156:156))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1113:1113:1113))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1072:1072:1072) (1076:1076:1076))
        (PORT ena (900:900:900) (1005:1005:1005))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1098:1098:1098) (1110:1110:1110))
        (PORT asdata (507:507:507) (570:570:570))
        (PORT clrn (1068:1068:1068) (1073:1073:1073))
        (PORT ena (948:948:948) (1071:1071:1071))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[22\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (157:157:157))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1098:1098:1098) (1110:1110:1110))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1068:1068:1068) (1073:1073:1073))
        (PORT ena (948:948:948) (1071:1071:1071))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (125:125:125) (162:162:162))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1098:1098:1098) (1110:1110:1110))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1068:1068:1068) (1073:1073:1073))
        (PORT ena (948:948:948) (1071:1071:1071))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1115:1115:1115))
        (PORT asdata (511:511:511) (574:574:574))
        (PORT clrn (1072:1072:1072) (1077:1077:1077))
        (PORT ena (787:787:787) (889:889:889))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1115:1115:1115))
        (PORT asdata (356:356:356) (399:399:399))
        (PORT clrn (1072:1072:1072) (1077:1077:1077))
        (PORT ena (787:787:787) (889:889:889))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[18\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (184:184:184) (232:232:232))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1115:1115:1115))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1072:1072:1072) (1077:1077:1077))
        (PORT ena (787:787:787) (889:889:889))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1072:1072:1072) (1082:1082:1082))
        (PORT asdata (803:803:803) (901:901:901))
        (PORT clrn (1042:1042:1042) (1045:1045:1045))
        (PORT ena (875:875:875) (984:984:984))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (123:123:123) (160:160:160))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1072:1072:1072) (1082:1082:1082))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1042:1042:1042) (1045:1045:1045))
        (PORT ena (875:875:875) (984:984:984))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (114:114:114) (152:152:152))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1072:1072:1072) (1082:1082:1082))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1042:1042:1042) (1045:1045:1045))
        (PORT ena (875:875:875) (984:984:984))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1090:1090:1090) (1101:1101:1101))
        (PORT asdata (517:517:517) (586:586:586))
        (PORT clrn (1060:1060:1060) (1063:1063:1063))
        (PORT ena (841:841:841) (929:929:929))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (342:342:342) (410:410:410))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1112:1112:1112))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1069:1069:1069) (1074:1074:1074))
        (PORT ena (662:662:662) (722:722:722))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (121:121:121) (157:157:157))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1112:1112:1112))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1069:1069:1069) (1074:1074:1074))
        (PORT ena (662:662:662) (722:722:722))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1090:1090:1090) (1101:1101:1101))
        (PORT asdata (500:500:500) (567:567:567))
        (PORT clrn (1060:1060:1060) (1063:1063:1063))
        (PORT ena (841:841:841) (929:929:929))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (115:115:115) (153:153:153))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1090:1090:1090) (1101:1101:1101))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1060:1060:1060) (1063:1063:1063))
        (PORT ena (841:841:841) (929:929:929))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1090:1090:1090) (1101:1101:1101))
        (PORT asdata (293:293:293) (330:330:330))
        (PORT clrn (1060:1060:1060) (1063:1063:1063))
        (PORT ena (841:841:841) (929:929:929))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1113:1113:1113))
        (PORT asdata (506:506:506) (573:573:573))
        (PORT clrn (1070:1070:1070) (1075:1075:1075))
        (PORT ena (663:663:663) (732:732:732))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (196:196:196) (242:242:242))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1112:1112:1112))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1069:1069:1069) (1074:1074:1074))
        (PORT ena (662:662:662) (722:722:722))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1112:1112:1112))
        (PORT asdata (296:296:296) (334:334:334))
        (PORT clrn (1069:1069:1069) (1074:1074:1074))
        (PORT ena (662:662:662) (722:722:722))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1113:1113:1113))
        (PORT asdata (371:371:371) (421:421:421))
        (PORT clrn (1070:1070:1070) (1075:1075:1075))
        (PORT ena (663:663:663) (732:732:732))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1113:1113:1113))
        (PORT asdata (364:364:364) (403:403:403))
        (PORT clrn (1070:1070:1070) (1075:1075:1075))
        (PORT ena (663:663:663) (732:732:732))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (184:184:184) (230:230:230))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1113:1113:1113))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1070:1070:1070) (1075:1075:1075))
        (PORT ena (663:663:663) (732:732:732))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1080:1080:1080) (1090:1090:1090))
        (PORT asdata (519:519:519) (591:591:591))
        (PORT clrn (1050:1050:1050) (1053:1053:1053))
        (PORT ena (992:992:992) (1111:1111:1111))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (156:156:156))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1080:1080:1080) (1090:1090:1090))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1050:1050:1050) (1053:1053:1053))
        (PORT ena (992:992:992) (1111:1111:1111))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (115:115:115) (152:152:152))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_condition_deserialize\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1080:1080:1080) (1090:1090:1090))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1050:1050:1050) (1053:1053:1053))
        (PORT ena (992:992:992) (1111:1111:1111))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_2\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1080:1080:1080) (1090:1090:1090))
        (PORT asdata (288:288:288) (330:330:330))
        (PORT clrn (1050:1050:1050) (1053:1053:1053))
        (PORT ena (992:992:992) (1111:1111:1111))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_2\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1080:1080:1080) (1090:1090:1090))
        (PORT asdata (350:350:350) (396:396:396))
        (PORT clrn (1050:1050:1050) (1053:1053:1053))
        (PORT ena (992:992:992) (1111:1111:1111))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_2\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (121:121:121) (160:160:160))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_2\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1080:1080:1080) (1090:1090:1090))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1050:1050:1050) (1053:1053:1053))
        (PORT ena (992:992:992) (1111:1111:1111))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_3\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1080:1080:1080) (1090:1090:1090))
        (PORT asdata (289:289:289) (330:330:330))
        (PORT clrn (1050:1050:1050) (1053:1053:1053))
        (PORT ena (992:992:992) (1111:1111:1111))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_5\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1113:1113:1113))
        (PORT asdata (651:651:651) (740:740:740))
        (PORT clrn (1070:1070:1070) (1075:1075:1075))
        (PORT ena (663:663:663) (732:732:732))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_5\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (114:114:114) (151:151:151))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_5\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1113:1113:1113))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1070:1070:1070) (1075:1075:1075))
        (PORT ena (663:663:663) (732:732:732))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_5\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (287:287:287) (344:344:344))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_5\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1113:1113:1113))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1070:1070:1070) (1075:1075:1075))
        (PORT ena (663:663:663) (732:732:732))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_6\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1113:1113:1113))
        (PORT asdata (294:294:294) (334:334:334))
        (PORT clrn (1070:1070:1070) (1075:1075:1075))
        (PORT ena (663:663:663) (732:732:732))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_8\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1113:1113:1113))
        (PORT asdata (282:282:282) (319:319:319))
        (PORT clrn (1070:1070:1070) (1075:1075:1075))
        (PORT ena (663:663:663) (732:732:732))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_8\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (293:293:293) (350:350:350))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_8\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1113:1113:1113))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1070:1070:1070) (1075:1075:1075))
        (PORT ena (663:663:663) (732:732:732))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_8\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (159:159:159))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_8\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1113:1113:1113))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1070:1070:1070) (1075:1075:1075))
        (PORT ena (663:663:663) (732:732:732))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_9\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1113:1113:1113))
        (PORT asdata (368:368:368) (409:409:409))
        (PORT clrn (1070:1070:1070) (1075:1075:1075))
        (PORT ena (663:663:663) (732:732:732))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_11\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1090:1090:1090) (1101:1101:1101))
        (PORT asdata (589:589:589) (653:653:653))
        (PORT clrn (1060:1060:1060) (1063:1063:1063))
        (PORT ena (841:841:841) (929:929:929))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_11\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1090:1090:1090) (1101:1101:1101))
        (PORT asdata (457:457:457) (509:509:509))
        (PORT clrn (1060:1060:1060) (1063:1063:1063))
        (PORT ena (841:841:841) (929:929:929))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_11\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (158:158:158))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_11\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1090:1090:1090) (1101:1101:1101))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1060:1060:1060) (1063:1063:1063))
        (PORT ena (841:841:841) (929:929:929))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_12\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1090:1090:1090) (1101:1101:1101))
        (PORT asdata (294:294:294) (333:333:333))
        (PORT clrn (1060:1060:1060) (1063:1063:1063))
        (PORT ena (841:841:841) (929:929:929))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_14\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1090:1090:1090) (1101:1101:1101))
        (PORT asdata (281:281:281) (318:318:318))
        (PORT clrn (1060:1060:1060) (1063:1063:1063))
        (PORT ena (841:841:841) (929:929:929))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_14\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (110:110:110) (146:146:146))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_14\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1090:1090:1090) (1101:1101:1101))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1060:1060:1060) (1063:1063:1063))
        (PORT ena (841:841:841) (929:929:929))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_14\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (157:157:157))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_14\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1090:1090:1090) (1101:1101:1101))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1060:1060:1060) (1063:1063:1063))
        (PORT ena (841:841:841) (929:929:929))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_15\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1090:1090:1090) (1101:1101:1101))
        (PORT asdata (292:292:292) (336:336:336))
        (PORT clrn (1060:1060:1060) (1063:1063:1063))
        (PORT ena (841:841:841) (929:929:929))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_17\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1114:1114:1114))
        (PORT asdata (760:760:760) (861:861:861))
        (PORT clrn (1072:1072:1072) (1076:1076:1076))
        (PORT ena (1367:1367:1367) (1553:1553:1553))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_17\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1114:1114:1114))
        (PORT asdata (350:350:350) (391:391:391))
        (PORT clrn (1072:1072:1072) (1076:1076:1076))
        (PORT ena (1367:1367:1367) (1553:1553:1553))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_17\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (121:121:121) (162:162:162))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_17\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1114:1114:1114))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1072:1072:1072) (1076:1076:1076))
        (PORT ena (1367:1367:1367) (1553:1553:1553))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_18\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1114:1114:1114))
        (PORT asdata (291:291:291) (333:333:333))
        (PORT clrn (1072:1072:1072) (1076:1076:1076))
        (PORT ena (1367:1367:1367) (1553:1553:1553))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_20\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1109:1109:1109) (1120:1120:1120))
        (PORT asdata (480:480:480) (538:538:538))
        (PORT clrn (1078:1078:1078) (1083:1083:1083))
        (PORT ena (659:659:659) (734:734:734))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_20\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1109:1109:1109) (1120:1120:1120))
        (PORT asdata (350:350:350) (391:391:391))
        (PORT clrn (1078:1078:1078) (1083:1083:1083))
        (PORT ena (659:659:659) (734:734:734))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_20\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (160:160:160))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_20\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1109:1109:1109) (1120:1120:1120))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1078:1078:1078) (1083:1083:1083))
        (PORT ena (659:659:659) (734:734:734))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_21\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1109:1109:1109) (1120:1120:1120))
        (PORT asdata (299:299:299) (337:337:337))
        (PORT clrn (1078:1078:1078) (1083:1083:1083))
        (PORT ena (659:659:659) (734:734:734))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_23\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1109:1109:1109) (1120:1120:1120))
        (PORT asdata (282:282:282) (318:318:318))
        (PORT clrn (1078:1078:1078) (1083:1083:1083))
        (PORT ena (659:659:659) (734:734:734))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_23\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1109:1109:1109) (1120:1120:1120))
        (PORT asdata (352:352:352) (394:394:394))
        (PORT clrn (1078:1078:1078) (1083:1083:1083))
        (PORT ena (659:659:659) (734:734:734))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_23\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (159:159:159))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_23\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1109:1109:1109) (1120:1120:1120))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1078:1078:1078) (1083:1083:1083))
        (PORT ena (659:659:659) (734:734:734))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_24\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1109:1109:1109) (1120:1120:1120))
        (PORT asdata (289:289:289) (330:330:330))
        (PORT clrn (1078:1078:1078) (1083:1083:1083))
        (PORT ena (659:659:659) (734:734:734))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_26\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1108:1108:1108) (1120:1120:1120))
        (PORT asdata (350:350:350) (392:392:392))
        (PORT clrn (1078:1078:1078) (1082:1082:1082))
        (PORT ena (749:749:749) (829:829:829))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_26\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (148:148:148))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_26\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1108:1108:1108) (1120:1120:1120))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1078:1078:1078) (1082:1082:1082))
        (PORT ena (749:749:749) (829:829:829))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_26\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (157:157:157))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_26\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1108:1108:1108) (1120:1120:1120))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1078:1078:1078) (1082:1082:1082))
        (PORT ena (749:749:749) (829:829:829))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_27\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1108:1108:1108) (1120:1120:1120))
        (PORT asdata (290:290:290) (331:331:331))
        (PORT clrn (1078:1078:1078) (1082:1082:1082))
        (PORT ena (749:749:749) (829:829:829))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_29\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1090:1090:1090) (1100:1100:1100))
        (PORT asdata (515:515:515) (588:588:588))
        (PORT clrn (1059:1059:1059) (1063:1063:1063))
        (PORT ena (948:948:948) (1057:1057:1057))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_29\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (148:148:148))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_29\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1090:1090:1090) (1100:1100:1100))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1059:1059:1059) (1063:1063:1063))
        (PORT ena (948:948:948) (1057:1057:1057))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_29\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (162:162:162))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_29\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1090:1090:1090) (1100:1100:1100))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1059:1059:1059) (1063:1063:1063))
        (PORT ena (948:948:948) (1057:1057:1057))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_30\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1090:1090:1090) (1100:1100:1100))
        (PORT asdata (298:298:298) (338:338:338))
        (PORT clrn (1059:1059:1059) (1063:1063:1063))
        (PORT ena (948:948:948) (1057:1057:1057))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_32\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1090:1090:1090) (1100:1100:1100))
        (PORT asdata (284:284:284) (322:322:322))
        (PORT clrn (1059:1059:1059) (1063:1063:1063))
        (PORT ena (948:948:948) (1057:1057:1057))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_32\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (112:112:112) (149:149:149))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_32\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1090:1090:1090) (1100:1100:1100))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1059:1059:1059) (1063:1063:1063))
        (PORT ena (948:948:948) (1057:1057:1057))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_32\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1090:1090:1090) (1100:1100:1100))
        (PORT asdata (294:294:294) (331:331:331))
        (PORT clrn (1059:1059:1059) (1063:1063:1063))
        (PORT ena (948:948:948) (1057:1057:1057))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_33\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1090:1090:1090) (1100:1100:1100))
        (PORT asdata (297:297:297) (337:337:337))
        (PORT clrn (1059:1059:1059) (1063:1063:1063))
        (PORT ena (948:948:948) (1057:1057:1057))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_35\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1101:1101:1101) (1113:1113:1113))
        (PORT asdata (642:642:642) (732:732:732))
        (PORT clrn (1071:1071:1071) (1076:1076:1076))
        (PORT ena (1171:1171:1171) (1311:1311:1311))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_35\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (291:291:291) (350:350:350))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_35\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1101:1101:1101) (1113:1113:1113))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1071:1071:1071) (1076:1076:1076))
        (PORT ena (1171:1171:1171) (1311:1311:1311))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_35\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (156:156:156))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_35\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1101:1101:1101) (1113:1113:1113))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1071:1071:1071) (1076:1076:1076))
        (PORT ena (1171:1171:1171) (1311:1311:1311))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_36\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1101:1101:1101) (1113:1113:1113))
        (PORT asdata (293:293:293) (334:334:334))
        (PORT clrn (1071:1071:1071) (1076:1076:1076))
        (PORT ena (1171:1171:1171) (1311:1311:1311))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_38\|dffs\[31\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (146:146:146))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_38\|dffs\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1101:1101:1101) (1113:1113:1113))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1071:1071:1071) (1076:1076:1076))
        (PORT ena (1171:1171:1171) (1311:1311:1311))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_38\|dffs\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1101:1101:1101) (1113:1113:1113))
        (PORT asdata (286:286:286) (326:326:326))
        (PORT clrn (1071:1071:1071) (1076:1076:1076))
        (PORT ena (1171:1171:1171) (1311:1311:1311))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_38\|dffs\[29\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (110:110:110) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_38\|dffs\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1101:1101:1101) (1113:1113:1113))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1071:1071:1071) (1076:1076:1076))
        (PORT ena (1171:1171:1171) (1311:1311:1311))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_38\|dffs\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1101:1101:1101) (1113:1113:1113))
        (PORT asdata (288:288:288) (329:329:329))
        (PORT clrn (1071:1071:1071) (1076:1076:1076))
        (PORT ena (1171:1171:1171) (1311:1311:1311))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_38\|dffs\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1101:1101:1101) (1113:1113:1113))
        (PORT asdata (281:281:281) (318:318:318))
        (PORT clrn (1071:1071:1071) (1076:1076:1076))
        (PORT ena (1171:1171:1171) (1311:1311:1311))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_38\|dffs\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1112:1112:1112))
        (PORT asdata (478:478:478) (534:534:534))
        (PORT clrn (1069:1069:1069) (1074:1074:1074))
        (PORT ena (1252:1252:1252) (1415:1415:1415))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_38\|dffs\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1112:1112:1112))
        (PORT asdata (350:350:350) (391:391:391))
        (PORT clrn (1069:1069:1069) (1074:1074:1074))
        (PORT ena (1252:1252:1252) (1415:1415:1415))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_38\|dffs\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1112:1112:1112))
        (PORT asdata (495:495:495) (556:556:556))
        (PORT clrn (1069:1069:1069) (1074:1074:1074))
        (PORT ena (1252:1252:1252) (1415:1415:1415))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_38\|dffs\[23\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (598:598:598) (703:703:703))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_38\|dffs\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1067:1067:1067) (1077:1077:1077))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1037:1037:1037) (1039:1039:1039))
        (PORT ena (1162:1162:1162) (1301:1301:1301))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_38\|dffs\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1067:1067:1067) (1077:1077:1077))
        (PORT asdata (290:290:290) (330:330:330))
        (PORT clrn (1037:1037:1037) (1039:1039:1039))
        (PORT ena (1162:1162:1162) (1301:1301:1301))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_38\|dffs\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1067:1067:1067) (1077:1077:1077))
        (PORT asdata (788:788:788) (877:877:877))
        (PORT clrn (1037:1037:1037) (1039:1039:1039))
        (PORT ena (1162:1162:1162) (1301:1301:1301))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_38\|dffs\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1067:1067:1067) (1077:1077:1077))
        (PORT asdata (295:295:295) (334:334:334))
        (PORT clrn (1037:1037:1037) (1039:1039:1039))
        (PORT ena (1162:1162:1162) (1301:1301:1301))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_38\|dffs\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (284:284:284) (340:340:340))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_38\|dffs\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1067:1067:1067) (1077:1077:1077))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1037:1037:1037) (1039:1039:1039))
        (PORT ena (1162:1162:1162) (1301:1301:1301))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_38\|dffs\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1067:1067:1067) (1077:1077:1077))
        (PORT asdata (286:286:286) (326:326:326))
        (PORT clrn (1037:1037:1037) (1039:1039:1039))
        (PORT ena (1162:1162:1162) (1301:1301:1301))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_38\|dffs\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (110:110:110) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_38\|dffs\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1067:1067:1067) (1077:1077:1077))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1037:1037:1037) (1039:1039:1039))
        (PORT ena (1162:1162:1162) (1301:1301:1301))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_38\|dffs\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1067:1067:1067) (1077:1077:1077))
        (PORT asdata (295:295:295) (332:332:332))
        (PORT clrn (1037:1037:1037) (1039:1039:1039))
        (PORT ena (1162:1162:1162) (1301:1301:1301))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_38\|dffs\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_38\|dffs\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1067:1067:1067) (1077:1077:1077))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1037:1037:1037) (1039:1039:1039))
        (PORT ena (1162:1162:1162) (1301:1301:1301))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_38\|dffs\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1080:1080:1080) (1090:1090:1090))
        (PORT asdata (525:525:525) (598:598:598))
        (PORT clrn (1049:1049:1049) (1052:1052:1052))
        (PORT ena (1009:1009:1009) (1138:1138:1138))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_38\|dffs\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1079:1079:1079) (1089:1089:1089))
        (PORT asdata (438:438:438) (495:495:495))
        (PORT clrn (1048:1048:1048) (1052:1052:1052))
        (PORT ena (1371:1371:1371) (1542:1542:1542))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_38\|dffs\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1079:1079:1079) (1089:1089:1089))
        (PORT asdata (286:286:286) (326:326:326))
        (PORT clrn (1048:1048:1048) (1052:1052:1052))
        (PORT ena (1371:1371:1371) (1542:1542:1542))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_38\|dffs\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (112:112:112) (148:148:148))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_38\|dffs\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1079:1079:1079) (1089:1089:1089))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1048:1048:1048) (1052:1052:1052))
        (PORT ena (1371:1371:1371) (1542:1542:1542))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_38\|dffs\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1079:1079:1079) (1089:1089:1089))
        (PORT asdata (289:289:289) (329:329:329))
        (PORT clrn (1048:1048:1048) (1052:1052:1052))
        (PORT ena (1371:1371:1371) (1542:1542:1542))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_38\|dffs\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1114:1114:1114))
        (PORT asdata (667:667:667) (767:767:767))
        (PORT clrn (1072:1072:1072) (1076:1076:1076))
        (PORT ena (1367:1367:1367) (1553:1553:1553))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_38\|dffs\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1098:1098:1098) (1110:1110:1110))
        (PORT asdata (448:448:448) (499:499:499))
        (PORT clrn (1068:1068:1068) (1073:1073:1073))
        (PORT ena (1343:1343:1343) (1513:1513:1513))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_38\|dffs\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (110:110:110) (146:146:146))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_38\|dffs\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1098:1098:1098) (1110:1110:1110))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1068:1068:1068) (1073:1073:1073))
        (PORT ena (1343:1343:1343) (1513:1513:1513))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_38\|dffs\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1112:1112:1112))
        (PORT asdata (474:474:474) (526:526:526))
        (PORT clrn (1069:1069:1069) (1074:1074:1074))
        (PORT ena (1252:1252:1252) (1415:1415:1415))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_38\|dffs\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (856:856:856) (1014:1014:1014))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_38\|dffs\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1112:1112:1112))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1069:1069:1069) (1074:1074:1074))
        (PORT ena (1252:1252:1252) (1415:1415:1415))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_38\|dffs\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1112:1112:1112))
        (PORT asdata (289:289:289) (330:330:330))
        (PORT clrn (1069:1069:1069) (1074:1074:1074))
        (PORT ena (1252:1252:1252) (1415:1415:1415))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_38\|dffs\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (180:180:180) (224:224:224))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_38\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1112:1112:1112))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1069:1069:1069) (1074:1074:1074))
        (PORT ena (1252:1252:1252) (1415:1415:1415))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_38\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1112:1112:1112))
        (PORT asdata (286:286:286) (327:327:327))
        (PORT clrn (1069:1069:1069) (1074:1074:1074))
        (PORT ena (1252:1252:1252) (1415:1415:1415))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_38\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1112:1112:1112))
        (PORT asdata (350:350:350) (390:390:390))
        (PORT clrn (1069:1069:1069) (1074:1074:1074))
        (PORT ena (1252:1252:1252) (1415:1415:1415))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_38\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1112:1112:1112))
        (PORT asdata (288:288:288) (329:329:329))
        (PORT clrn (1069:1069:1069) (1074:1074:1074))
        (PORT ena (1252:1252:1252) (1415:1415:1415))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_39\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (327:327:327) (388:388:388))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_39\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1112:1112:1112))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1069:1069:1069) (1074:1074:1074))
        (PORT ena (1252:1252:1252) (1415:1415:1415))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_41\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1095:1095:1095) (1107:1107:1107))
        (PORT asdata (517:517:517) (577:577:577))
        (PORT clrn (1064:1064:1064) (1069:1069:1069))
        (PORT ena (1194:1194:1194) (1350:1350:1350))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_41\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1095:1095:1095) (1107:1107:1107))
        (PORT asdata (364:364:364) (409:409:409))
        (PORT clrn (1064:1064:1064) (1069:1069:1069))
        (PORT ena (1194:1194:1194) (1350:1350:1350))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_41\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1095:1095:1095) (1107:1107:1107))
        (PORT asdata (300:300:300) (338:338:338))
        (PORT clrn (1064:1064:1064) (1069:1069:1069))
        (PORT ena (1194:1194:1194) (1350:1350:1350))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_42\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1095:1095:1095) (1107:1107:1107))
        (PORT asdata (290:290:290) (332:332:332))
        (PORT clrn (1064:1064:1064) (1069:1069:1069))
        (PORT ena (1194:1194:1194) (1350:1350:1350))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_44\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1094:1094:1094) (1106:1106:1106))
        (PORT asdata (363:363:363) (409:409:409))
        (PORT clrn (1063:1063:1063) (1068:1068:1068))
        (PORT ena (1288:1288:1288) (1447:1447:1447))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_44\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1094:1094:1094) (1106:1106:1106))
        (PORT asdata (363:363:363) (408:408:408))
        (PORT clrn (1063:1063:1063) (1068:1068:1068))
        (PORT ena (1288:1288:1288) (1447:1447:1447))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_44\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (121:121:121) (159:159:159))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_44\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1094:1094:1094) (1106:1106:1106))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1063:1063:1063) (1068:1068:1068))
        (PORT ena (1288:1288:1288) (1447:1447:1447))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_45\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1094:1094:1094) (1106:1106:1106))
        (PORT asdata (292:292:292) (333:333:333))
        (PORT clrn (1063:1063:1063) (1068:1068:1068))
        (PORT ena (1288:1288:1288) (1447:1447:1447))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_47\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1094:1094:1094) (1106:1106:1106))
        (PORT asdata (282:282:282) (319:319:319))
        (PORT clrn (1063:1063:1063) (1068:1068:1068))
        (PORT ena (1288:1288:1288) (1447:1447:1447))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_47\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1094:1094:1094) (1106:1106:1106))
        (PORT asdata (349:349:349) (390:390:390))
        (PORT clrn (1063:1063:1063) (1068:1068:1068))
        (PORT ena (1288:1288:1288) (1447:1447:1447))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_47\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (159:159:159))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_47\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1094:1094:1094) (1106:1106:1106))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1063:1063:1063) (1068:1068:1068))
        (PORT ena (1288:1288:1288) (1447:1447:1447))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_48\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1094:1094:1094) (1106:1106:1106))
        (PORT asdata (290:290:290) (336:336:336))
        (PORT clrn (1063:1063:1063) (1068:1068:1068))
        (PORT ena (1288:1288:1288) (1447:1447:1447))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_50\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1095:1095:1095) (1107:1107:1107))
        (PORT asdata (463:463:463) (511:511:511))
        (PORT clrn (1065:1065:1065) (1070:1070:1070))
        (PORT ena (1287:1287:1287) (1463:1463:1463))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_50\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (113:113:113) (150:150:150))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_50\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1095:1095:1095) (1107:1107:1107))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1065:1065:1065) (1070:1070:1070))
        (PORT ena (1287:1287:1287) (1463:1463:1463))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_50\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (157:157:157))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_50\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1095:1095:1095) (1107:1107:1107))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1065:1065:1065) (1070:1070:1070))
        (PORT ena (1287:1287:1287) (1463:1463:1463))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_51\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1095:1095:1095) (1107:1107:1107))
        (PORT asdata (293:293:293) (334:334:334))
        (PORT clrn (1065:1065:1065) (1070:1070:1070))
        (PORT ena (1287:1287:1287) (1463:1463:1463))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_53\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1095:1095:1095) (1107:1107:1107))
        (PORT asdata (501:501:501) (570:570:570))
        (PORT clrn (1065:1065:1065) (1070:1070:1070))
        (PORT ena (1287:1287:1287) (1463:1463:1463))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_53\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (110:110:110) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_53\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1095:1095:1095) (1107:1107:1107))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1065:1065:1065) (1070:1070:1070))
        (PORT ena (1287:1287:1287) (1463:1463:1463))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_53\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (160:160:160))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_53\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1095:1095:1095) (1107:1107:1107))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1065:1065:1065) (1070:1070:1070))
        (PORT ena (1287:1287:1287) (1463:1463:1463))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_54\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1095:1095:1095) (1107:1107:1107))
        (PORT asdata (377:377:377) (422:422:422))
        (PORT clrn (1065:1065:1065) (1070:1070:1070))
        (PORT ena (1287:1287:1287) (1463:1463:1463))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_56\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1106:1106:1106) (1118:1118:1118))
        (PORT asdata (619:619:619) (710:710:710))
        (PORT clrn (1075:1075:1075) (1080:1080:1080))
        (PORT ena (1256:1256:1256) (1418:1418:1418))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_56\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1106:1106:1106) (1118:1118:1118))
        (PORT asdata (284:284:284) (321:321:321))
        (PORT clrn (1075:1075:1075) (1080:1080:1080))
        (PORT ena (1256:1256:1256) (1418:1418:1418))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_56\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (121:121:121) (160:160:160))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_56\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1106:1106:1106) (1118:1118:1118))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1075:1075:1075) (1080:1080:1080))
        (PORT ena (1256:1256:1256) (1418:1418:1418))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_57\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1106:1106:1106) (1118:1118:1118))
        (PORT asdata (292:292:292) (333:333:333))
        (PORT clrn (1075:1075:1075) (1080:1080:1080))
        (PORT ena (1256:1256:1256) (1418:1418:1418))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_59\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1106:1106:1106) (1118:1118:1118))
        (PORT asdata (283:283:283) (321:321:321))
        (PORT clrn (1075:1075:1075) (1080:1080:1080))
        (PORT ena (1256:1256:1256) (1418:1418:1418))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_59\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (177:177:177) (220:220:220))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_59\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1105:1105:1105) (1117:1117:1117))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1074:1074:1074) (1080:1080:1080))
        (PORT ena (762:762:762) (844:844:844))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_59\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1105:1105:1105) (1117:1117:1117))
        (PORT asdata (295:295:295) (333:333:333))
        (PORT clrn (1074:1074:1074) (1080:1080:1080))
        (PORT ena (762:762:762) (844:844:844))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_60\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1106:1106:1106) (1118:1118:1118))
        (PORT asdata (380:380:380) (427:427:427))
        (PORT clrn (1075:1075:1075) (1080:1080:1080))
        (PORT ena (1256:1256:1256) (1418:1418:1418))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_62\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1067:1067:1067) (1076:1076:1076))
        (PORT asdata (826:826:826) (955:955:955))
        (PORT clrn (1036:1036:1036) (1039:1039:1039))
        (PORT ena (1183:1183:1183) (1332:1332:1332))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_62\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_62\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1067:1067:1067) (1076:1076:1076))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1036:1036:1036) (1039:1039:1039))
        (PORT ena (1183:1183:1183) (1332:1332:1332))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_62\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (157:157:157))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_62\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1067:1067:1067) (1076:1076:1076))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1036:1036:1036) (1039:1039:1039))
        (PORT ena (1183:1183:1183) (1332:1332:1332))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_63\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1067:1067:1067) (1076:1076:1076))
        (PORT asdata (453:453:453) (503:503:503))
        (PORT clrn (1036:1036:1036) (1039:1039:1039))
        (PORT ena (1183:1183:1183) (1332:1332:1332))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_65\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1067:1067:1067) (1076:1076:1076))
        (PORT asdata (283:283:283) (320:320:320))
        (PORT clrn (1036:1036:1036) (1039:1039:1039))
        (PORT ena (1183:1183:1183) (1332:1332:1332))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_65\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1067:1067:1067) (1076:1076:1076))
        (PORT asdata (350:350:350) (390:390:390))
        (PORT clrn (1036:1036:1036) (1039:1039:1039))
        (PORT ena (1183:1183:1183) (1332:1332:1332))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_65\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (121:121:121) (162:162:162))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_65\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1067:1067:1067) (1076:1076:1076))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1036:1036:1036) (1039:1039:1039))
        (PORT ena (1183:1183:1183) (1332:1332:1332))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_66\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1067:1067:1067) (1076:1076:1076))
        (PORT asdata (457:457:457) (507:507:507))
        (PORT clrn (1036:1036:1036) (1039:1039:1039))
        (PORT ena (1183:1183:1183) (1332:1332:1332))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_68\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1073:1073:1073) (1083:1083:1083))
        (PORT asdata (604:604:604) (666:666:666))
        (PORT clrn (1043:1043:1043) (1045:1045:1045))
        (PORT ena (875:875:875) (985:985:985))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_68\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1073:1073:1073) (1083:1083:1083))
        (PORT asdata (284:284:284) (322:322:322))
        (PORT clrn (1043:1043:1043) (1045:1045:1045))
        (PORT ena (875:875:875) (985:985:985))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_68\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (187:187:187) (235:235:235))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_68\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1073:1073:1073) (1083:1083:1083))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1043:1043:1043) (1045:1045:1045))
        (PORT ena (875:875:875) (985:985:985))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_69\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1073:1073:1073) (1083:1083:1083))
        (PORT asdata (359:359:359) (403:403:403))
        (PORT clrn (1043:1043:1043) (1045:1045:1045))
        (PORT ena (875:875:875) (985:985:985))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_71\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1073:1073:1073) (1083:1083:1083))
        (PORT asdata (296:296:296) (334:334:334))
        (PORT clrn (1043:1043:1043) (1045:1045:1045))
        (PORT ena (875:875:875) (985:985:985))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_71\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (113:113:113) (150:150:150))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_71\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1073:1073:1073) (1083:1083:1083))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1043:1043:1043) (1045:1045:1045))
        (PORT ena (875:875:875) (985:985:985))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_71\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (125:125:125) (162:162:162))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_71\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1073:1073:1073) (1083:1083:1083))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1043:1043:1043) (1045:1045:1045))
        (PORT ena (875:875:875) (985:985:985))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_72\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (121:121:121) (161:161:161))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_72\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1073:1073:1073) (1083:1083:1083))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1043:1043:1043) (1045:1045:1045))
        (PORT ena (875:875:875) (985:985:985))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_74\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1074:1074:1074) (1084:1084:1084))
        (PORT asdata (378:378:378) (425:425:425))
        (PORT clrn (1043:1043:1043) (1046:1046:1046))
        (PORT ena (1160:1160:1160) (1303:1303:1303))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_74\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1074:1074:1074) (1084:1084:1084))
        (PORT asdata (455:455:455) (502:502:502))
        (PORT clrn (1043:1043:1043) (1046:1046:1046))
        (PORT ena (1160:1160:1160) (1303:1303:1303))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_74\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (159:159:159))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_74\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1074:1074:1074) (1084:1084:1084))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1043:1043:1043) (1046:1046:1046))
        (PORT ena (1160:1160:1160) (1303:1303:1303))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_75\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1074:1074:1074) (1084:1084:1084))
        (PORT asdata (290:290:290) (333:333:333))
        (PORT clrn (1043:1043:1043) (1046:1046:1046))
        (PORT ena (1160:1160:1160) (1303:1303:1303))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_77\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1066:1066:1066) (1076:1076:1076))
        (PORT asdata (503:503:503) (568:568:568))
        (PORT clrn (1035:1035:1035) (1038:1038:1038))
        (PORT ena (1044:1044:1044) (1173:1173:1173))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_77\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (181:181:181) (225:225:225))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_77\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1066:1066:1066) (1076:1076:1076))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1035:1035:1035) (1038:1038:1038))
        (PORT ena (1044:1044:1044) (1173:1173:1173))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_77\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (184:184:184) (231:231:231))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_77\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1066:1066:1066) (1076:1076:1076))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1035:1035:1035) (1038:1038:1038))
        (PORT ena (1044:1044:1044) (1173:1173:1173))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_78\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1066:1066:1066) (1076:1076:1076))
        (PORT asdata (357:357:357) (402:402:402))
        (PORT clrn (1035:1035:1035) (1038:1038:1038))
        (PORT ena (1044:1044:1044) (1173:1173:1173))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_80\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1066:1066:1066) (1076:1076:1076))
        (PORT asdata (281:281:281) (318:318:318))
        (PORT clrn (1035:1035:1035) (1038:1038:1038))
        (PORT ena (1044:1044:1044) (1173:1173:1173))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_80\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (148:148:148))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_80\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1066:1066:1066) (1076:1076:1076))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1035:1035:1035) (1038:1038:1038))
        (PORT ena (1044:1044:1044) (1173:1173:1173))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_80\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (158:158:158))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_80\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1066:1066:1066) (1076:1076:1076))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1035:1035:1035) (1038:1038:1038))
        (PORT ena (1044:1044:1044) (1173:1173:1173))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_81\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1067:1067:1067) (1076:1076:1076))
        (PORT asdata (367:367:367) (413:413:413))
        (PORT clrn (1036:1036:1036) (1039:1039:1039))
        (PORT ena (1172:1172:1172) (1327:1327:1327))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_83\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1068:1068:1068) (1078:1078:1078))
        (PORT asdata (647:647:647) (760:760:760))
        (PORT clrn (1037:1037:1037) (1040:1040:1040))
        (PORT ena (1178:1178:1178) (1330:1330:1330))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_83\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1068:1068:1068) (1078:1078:1078))
        (PORT asdata (449:449:449) (500:500:500))
        (PORT clrn (1037:1037:1037) (1040:1040:1040))
        (PORT ena (1178:1178:1178) (1330:1330:1330))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_83\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (187:187:187) (229:229:229))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_83\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1068:1068:1068) (1078:1078:1078))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1037:1037:1037) (1040:1040:1040))
        (PORT ena (1178:1178:1178) (1330:1330:1330))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_84\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1068:1068:1068) (1078:1078:1078))
        (PORT asdata (293:293:293) (334:334:334))
        (PORT clrn (1037:1037:1037) (1040:1040:1040))
        (PORT ena (1178:1178:1178) (1330:1330:1330))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_86\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1068:1068:1068) (1078:1078:1078))
        (PORT asdata (288:288:288) (329:329:329))
        (PORT clrn (1037:1037:1037) (1040:1040:1040))
        (PORT ena (1178:1178:1178) (1330:1330:1330))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_86\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1074:1074:1074) (1084:1084:1084))
        (PORT asdata (499:499:499) (562:562:562))
        (PORT clrn (1043:1043:1043) (1046:1046:1046))
        (PORT ena (1346:1346:1346) (1513:1513:1513))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_86\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (124:124:124) (161:161:161))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_86\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1074:1074:1074) (1084:1084:1084))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1043:1043:1043) (1046:1046:1046))
        (PORT ena (1346:1346:1346) (1513:1513:1513))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_87\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1068:1068:1068) (1078:1078:1078))
        (PORT asdata (490:490:490) (548:548:548))
        (PORT clrn (1037:1037:1037) (1040:1040:1040))
        (PORT ena (1178:1178:1178) (1330:1330:1330))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_89\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1080:1080:1080) (1091:1091:1091))
        (PORT asdata (515:515:515) (579:579:579))
        (PORT clrn (1050:1050:1050) (1053:1053:1053))
        (PORT ena (1008:1008:1008) (1136:1136:1136))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_89\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1080:1080:1080) (1091:1091:1091))
        (PORT asdata (375:375:375) (427:427:427))
        (PORT clrn (1050:1050:1050) (1053:1053:1053))
        (PORT ena (1008:1008:1008) (1136:1136:1136))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_89\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1080:1080:1080) (1091:1091:1091))
        (PORT asdata (291:291:291) (332:332:332))
        (PORT clrn (1050:1050:1050) (1053:1053:1053))
        (PORT ena (1008:1008:1008) (1136:1136:1136))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_90\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1080:1080:1080) (1091:1091:1091))
        (PORT asdata (295:295:295) (333:333:333))
        (PORT clrn (1050:1050:1050) (1053:1053:1053))
        (PORT ena (1008:1008:1008) (1136:1136:1136))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_92\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1080:1080:1080) (1090:1090:1090))
        (PORT asdata (368:368:368) (416:416:416))
        (PORT clrn (1049:1049:1049) (1052:1052:1052))
        (PORT ena (1009:1009:1009) (1138:1138:1138))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_92\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1080:1080:1080) (1090:1090:1090))
        (PORT asdata (363:363:363) (408:408:408))
        (PORT clrn (1049:1049:1049) (1052:1052:1052))
        (PORT ena (1009:1009:1009) (1138:1138:1138))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_92\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (159:159:159))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_92\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1080:1080:1080) (1090:1090:1090))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1049:1049:1049) (1052:1052:1052))
        (PORT ena (1009:1009:1009) (1138:1138:1138))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_93\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1080:1080:1080) (1090:1090:1090))
        (PORT asdata (297:297:297) (336:336:336))
        (PORT clrn (1049:1049:1049) (1052:1052:1052))
        (PORT ena (1009:1009:1009) (1138:1138:1138))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_95\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1080:1080:1080) (1091:1091:1091))
        (PORT asdata (557:557:557) (622:622:622))
        (PORT clrn (1050:1050:1050) (1053:1053:1053))
        (PORT ena (1008:1008:1008) (1136:1136:1136))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_95\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (148:148:148))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_95\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1080:1080:1080) (1091:1091:1091))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1050:1050:1050) (1053:1053:1053))
        (PORT ena (1008:1008:1008) (1136:1136:1136))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_95\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (158:158:158))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_95\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1080:1080:1080) (1091:1091:1091))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1050:1050:1050) (1053:1053:1053))
        (PORT ena (1008:1008:1008) (1136:1136:1136))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_96\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1080:1080:1080) (1091:1091:1091))
        (PORT asdata (297:297:297) (336:336:336))
        (PORT clrn (1050:1050:1050) (1053:1053:1053))
        (PORT ena (1008:1008:1008) (1136:1136:1136))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_98\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1084:1084:1084) (1095:1095:1095))
        (PORT asdata (594:594:594) (665:665:665))
        (PORT clrn (1054:1054:1054) (1057:1057:1057))
        (PORT ena (1457:1457:1457) (1637:1637:1637))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_98\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (113:113:113) (150:150:150))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_98\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1084:1084:1084) (1095:1095:1095))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1054:1054:1054) (1057:1057:1057))
        (PORT ena (1457:1457:1457) (1637:1637:1637))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_98\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (159:159:159))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_98\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1084:1084:1084) (1095:1095:1095))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1054:1054:1054) (1057:1057:1057))
        (PORT ena (1457:1457:1457) (1637:1637:1637))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_99\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1084:1084:1084) (1095:1095:1095))
        (PORT asdata (293:293:293) (336:336:336))
        (PORT clrn (1054:1054:1054) (1057:1057:1057))
        (PORT ena (1457:1457:1457) (1637:1637:1637))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_101\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1084:1084:1084) (1095:1095:1095))
        (PORT asdata (290:290:290) (331:331:331))
        (PORT clrn (1054:1054:1054) (1057:1057:1057))
        (PORT ena (1457:1457:1457) (1637:1637:1637))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_101\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_101\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1084:1084:1084) (1095:1095:1095))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1054:1054:1054) (1057:1057:1057))
        (PORT ena (1457:1457:1457) (1637:1637:1637))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_101\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (158:158:158))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_101\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1084:1084:1084) (1095:1095:1095))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1054:1054:1054) (1057:1057:1057))
        (PORT ena (1457:1457:1457) (1637:1637:1637))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_102\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1084:1084:1084) (1095:1095:1095))
        (PORT asdata (290:290:290) (333:333:333))
        (PORT clrn (1054:1054:1054) (1057:1057:1057))
        (PORT ena (1457:1457:1457) (1637:1637:1637))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_104\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1079:1079:1079) (1089:1089:1089))
        (PORT asdata (752:752:752) (836:836:836))
        (PORT clrn (1048:1048:1048) (1052:1052:1052))
        (PORT ena (1371:1371:1371) (1542:1542:1542))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_104\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (112:112:112) (149:149:149))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_104\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1079:1079:1079) (1089:1089:1089))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1048:1048:1048) (1052:1052:1052))
        (PORT ena (1371:1371:1371) (1542:1542:1542))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_104\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1079:1079:1079) (1089:1089:1089))
        (PORT asdata (364:364:364) (411:411:411))
        (PORT clrn (1048:1048:1048) (1052:1052:1052))
        (PORT ena (1371:1371:1371) (1542:1542:1542))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_105\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1079:1079:1079) (1089:1089:1089))
        (PORT asdata (363:363:363) (410:410:410))
        (PORT clrn (1048:1048:1048) (1052:1052:1052))
        (PORT ena (1371:1371:1371) (1542:1542:1542))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_107\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1098:1098:1098) (1110:1110:1110))
        (PORT asdata (515:515:515) (587:587:587))
        (PORT clrn (1068:1068:1068) (1073:1073:1073))
        (PORT ena (1343:1343:1343) (1513:1513:1513))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_107\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (148:148:148))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_107\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1098:1098:1098) (1110:1110:1110))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1068:1068:1068) (1073:1073:1073))
        (PORT ena (1343:1343:1343) (1513:1513:1513))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_107\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (161:161:161))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_107\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1098:1098:1098) (1110:1110:1110))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1068:1068:1068) (1073:1073:1073))
        (PORT ena (1343:1343:1343) (1513:1513:1513))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_108\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1098:1098:1098) (1110:1110:1110))
        (PORT asdata (295:295:295) (335:335:335))
        (PORT clrn (1068:1068:1068) (1073:1073:1073))
        (PORT ena (1343:1343:1343) (1513:1513:1513))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_110\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1098:1098:1098) (1110:1110:1110))
        (PORT asdata (284:284:284) (322:322:322))
        (PORT clrn (1068:1068:1068) (1073:1073:1073))
        (PORT ena (1343:1343:1343) (1513:1513:1513))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_110\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (112:112:112) (149:149:149))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_110\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1098:1098:1098) (1110:1110:1110))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1068:1068:1068) (1073:1073:1073))
        (PORT ena (1343:1343:1343) (1513:1513:1513))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_110\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1098:1098:1098) (1110:1110:1110))
        (PORT asdata (299:299:299) (338:338:338))
        (PORT clrn (1068:1068:1068) (1073:1073:1073))
        (PORT ena (1343:1343:1343) (1513:1513:1513))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_111\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1098:1098:1098) (1110:1110:1110))
        (PORT asdata (292:292:292) (333:333:333))
        (PORT clrn (1068:1068:1068) (1073:1073:1073))
        (PORT ena (1343:1343:1343) (1513:1513:1513))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_113\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1099:1099:1099) (1111:1111:1111))
        (PORT asdata (356:356:356) (398:398:398))
        (PORT clrn (1069:1069:1069) (1074:1074:1074))
        (PORT ena (1352:1352:1352) (1529:1529:1529))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_113\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1099:1099:1099) (1111:1111:1111))
        (PORT asdata (283:283:283) (320:320:320))
        (PORT clrn (1069:1069:1069) (1074:1074:1074))
        (PORT ena (1352:1352:1352) (1529:1529:1529))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_113\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (156:156:156))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_113\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1099:1099:1099) (1111:1111:1111))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1069:1069:1069) (1074:1074:1074))
        (PORT ena (1352:1352:1352) (1529:1529:1529))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_114\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1099:1099:1099) (1111:1111:1111))
        (PORT asdata (294:294:294) (331:331:331))
        (PORT clrn (1069:1069:1069) (1074:1074:1074))
        (PORT ena (1352:1352:1352) (1529:1529:1529))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_116\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1090:1090:1090) (1101:1101:1101))
        (PORT asdata (518:518:518) (592:592:592))
        (PORT clrn (1059:1059:1059) (1063:1063:1063))
        (PORT ena (1197:1197:1197) (1347:1347:1347))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_116\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (112:112:112) (148:148:148))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_116\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1090:1090:1090) (1101:1101:1101))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1059:1059:1059) (1063:1063:1063))
        (PORT ena (1197:1197:1197) (1347:1347:1347))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_116\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (121:121:121) (162:162:162))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_116\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1090:1090:1090) (1101:1101:1101))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1059:1059:1059) (1063:1063:1063))
        (PORT ena (1197:1197:1197) (1347:1347:1347))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_117\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1090:1090:1090) (1101:1101:1101))
        (PORT asdata (301:301:301) (339:339:339))
        (PORT clrn (1059:1059:1059) (1063:1063:1063))
        (PORT ena (1197:1197:1197) (1347:1347:1347))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_119\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1090:1090:1090) (1101:1101:1101))
        (PORT asdata (286:286:286) (327:327:327))
        (PORT clrn (1059:1059:1059) (1063:1063:1063))
        (PORT ena (1197:1197:1197) (1347:1347:1347))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_119\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (284:284:284) (339:339:339))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_119\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1090:1090:1090) (1101:1101:1101))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1059:1059:1059) (1063:1063:1063))
        (PORT ena (1197:1197:1197) (1347:1347:1347))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_119\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (123:123:123) (159:159:159))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_119\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1090:1090:1090) (1101:1101:1101))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1059:1059:1059) (1063:1063:1063))
        (PORT ena (1197:1197:1197) (1347:1347:1347))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_120\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1090:1090:1090) (1101:1101:1101))
        (PORT asdata (290:290:290) (332:332:332))
        (PORT clrn (1059:1059:1059) (1063:1063:1063))
        (PORT ena (1197:1197:1197) (1347:1347:1347))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_122\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1089:1089:1089) (1100:1100:1100))
        (PORT asdata (365:365:365) (409:409:409))
        (PORT clrn (1059:1059:1059) (1062:1062:1062))
        (PORT ena (1207:1207:1207) (1364:1364:1364))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_122\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1089:1089:1089) (1100:1100:1100))
        (PORT asdata (450:450:450) (500:500:500))
        (PORT clrn (1059:1059:1059) (1062:1062:1062))
        (PORT ena (1207:1207:1207) (1364:1364:1364))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_122\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (158:158:158))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_122\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1089:1089:1089) (1100:1100:1100))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1059:1059:1059) (1062:1062:1062))
        (PORT ena (1207:1207:1207) (1364:1364:1364))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_123\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1089:1089:1089) (1100:1100:1100))
        (PORT asdata (300:300:300) (341:341:341))
        (PORT clrn (1059:1059:1059) (1062:1062:1062))
        (PORT ena (1207:1207:1207) (1364:1364:1364))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_125\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1089:1089:1089) (1100:1100:1100))
        (PORT asdata (282:282:282) (319:319:319))
        (PORT clrn (1059:1059:1059) (1062:1062:1062))
        (PORT ena (1207:1207:1207) (1364:1364:1364))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_125\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (334:334:334) (407:407:407))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_125\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1074:1074:1074) (1084:1084:1084))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1043:1043:1043) (1046:1046:1046))
        (PORT ena (1346:1346:1346) (1513:1513:1513))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_125\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (349:349:349) (426:426:426))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_125\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1089:1089:1089) (1100:1100:1100))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1059:1059:1059) (1062:1062:1062))
        (PORT ena (1207:1207:1207) (1364:1364:1364))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_126\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1090:1090:1090) (1101:1101:1101))
        (PORT asdata (364:364:364) (404:404:404))
        (PORT clrn (1059:1059:1059) (1063:1063:1063))
        (PORT ena (1197:1197:1197) (1347:1347:1347))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_128\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1090:1090:1090) (1101:1101:1101))
        (PORT asdata (773:773:773) (868:868:868))
        (PORT clrn (1060:1060:1060) (1064:1064:1064))
        (PORT ena (1286:1286:1286) (1462:1462:1462))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_128\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1090:1090:1090) (1101:1101:1101))
        (PORT asdata (350:350:350) (392:392:392))
        (PORT clrn (1060:1060:1060) (1064:1064:1064))
        (PORT ena (1286:1286:1286) (1462:1462:1462))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_128\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (159:159:159))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_128\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1090:1090:1090) (1101:1101:1101))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1060:1060:1060) (1064:1064:1064))
        (PORT ena (1286:1286:1286) (1462:1462:1462))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_129\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1090:1090:1090) (1101:1101:1101))
        (PORT asdata (367:367:367) (414:414:414))
        (PORT clrn (1060:1060:1060) (1064:1064:1064))
        (PORT ena (1286:1286:1286) (1462:1462:1462))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_131\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1090:1090:1090) (1101:1101:1101))
        (PORT asdata (286:286:286) (325:325:325))
        (PORT clrn (1060:1060:1060) (1064:1064:1064))
        (PORT ena (1286:1286:1286) (1462:1462:1462))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_131\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (293:293:293) (338:338:338))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_131\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1090:1090:1090) (1101:1101:1101))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1060:1060:1060) (1064:1064:1064))
        (PORT ena (1286:1286:1286) (1462:1462:1462))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_131\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (157:157:157))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_131\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1090:1090:1090) (1101:1101:1101))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1060:1060:1060) (1064:1064:1064))
        (PORT ena (1286:1286:1286) (1462:1462:1462))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_132\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1090:1090:1090) (1101:1101:1101))
        (PORT asdata (292:292:292) (333:333:333))
        (PORT clrn (1060:1060:1060) (1064:1064:1064))
        (PORT ena (1286:1286:1286) (1462:1462:1462))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_134\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1090:1090:1090) (1101:1101:1101))
        (PORT asdata (286:286:286) (327:327:327))
        (PORT clrn (1060:1060:1060) (1064:1064:1064))
        (PORT ena (1286:1286:1286) (1462:1462:1462))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_134\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (208:208:208) (258:258:258))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_134\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1107:1107:1107))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1066:1066:1066) (1070:1070:1070))
        (PORT ena (1160:1160:1160) (1294:1294:1294))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_134\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (127:127:127) (166:166:166))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_134\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1107:1107:1107))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1066:1066:1066) (1070:1070:1070))
        (PORT ena (1160:1160:1160) (1294:1294:1294))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_135\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1090:1090:1090) (1101:1101:1101))
        (PORT asdata (405:405:405) (457:457:457))
        (PORT clrn (1060:1060:1060) (1064:1064:1064))
        (PORT ena (1286:1286:1286) (1462:1462:1462))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_137\|dffs\[31\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (578:578:578) (663:663:663))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_137\|dffs\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1104:1104:1104) (1116:1116:1116))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1073:1073:1073) (1078:1078:1078))
        (PORT ena (736:736:736) (800:800:800))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_137\|dffs\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1104:1104:1104) (1116:1116:1116))
        (PORT asdata (296:296:296) (333:333:333))
        (PORT clrn (1073:1073:1073) (1078:1078:1078))
        (PORT ena (736:736:736) (800:800:800))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_137\|dffs\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1104:1104:1104) (1116:1116:1116))
        (PORT asdata (282:282:282) (319:319:319))
        (PORT clrn (1073:1073:1073) (1078:1078:1078))
        (PORT ena (736:736:736) (800:800:800))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_137\|dffs\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1104:1104:1104) (1116:1116:1116))
        (PORT asdata (356:356:356) (398:398:398))
        (PORT clrn (1073:1073:1073) (1078:1078:1078))
        (PORT ena (736:736:736) (800:800:800))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_137\|dffs\[27\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (112:112:112) (149:149:149))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_137\|dffs\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1104:1104:1104) (1116:1116:1116))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1073:1073:1073) (1078:1078:1078))
        (PORT ena (736:736:736) (800:800:800))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_137\|dffs\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1104:1104:1104) (1116:1116:1116))
        (PORT asdata (285:285:285) (325:325:325))
        (PORT clrn (1073:1073:1073) (1078:1078:1078))
        (PORT ena (736:736:736) (800:800:800))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_137\|dffs\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1104:1104:1104) (1116:1116:1116))
        (PORT asdata (351:351:351) (392:392:392))
        (PORT clrn (1073:1073:1073) (1078:1078:1078))
        (PORT ena (736:736:736) (800:800:800))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_137\|dffs\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1104:1104:1104) (1116:1116:1116))
        (PORT asdata (290:290:290) (331:331:331))
        (PORT clrn (1073:1073:1073) (1078:1078:1078))
        (PORT ena (736:736:736) (800:800:800))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_137\|dffs\[23\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (113:113:113) (150:150:150))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_137\|dffs\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1104:1104:1104) (1116:1116:1116))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1073:1073:1073) (1078:1078:1078))
        (PORT ena (736:736:736) (800:800:800))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_137\|dffs\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1104:1104:1104) (1116:1116:1116))
        (PORT asdata (287:287:287) (325:325:325))
        (PORT clrn (1073:1073:1073) (1078:1078:1078))
        (PORT ena (736:736:736) (800:800:800))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_137\|dffs\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1104:1104:1104) (1116:1116:1116))
        (PORT asdata (449:449:449) (497:497:497))
        (PORT clrn (1073:1073:1073) (1078:1078:1078))
        (PORT ena (736:736:736) (800:800:800))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_137\|dffs\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1104:1104:1104) (1116:1116:1116))
        (PORT asdata (285:285:285) (325:325:325))
        (PORT clrn (1073:1073:1073) (1078:1078:1078))
        (PORT ena (736:736:736) (800:800:800))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_137\|dffs\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (113:113:113) (150:150:150))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_137\|dffs\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1104:1104:1104) (1116:1116:1116))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1073:1073:1073) (1078:1078:1078))
        (PORT ena (736:736:736) (800:800:800))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_137\|dffs\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1104:1104:1104) (1116:1116:1116))
        (PORT asdata (861:861:861) (955:955:955))
        (PORT clrn (1073:1073:1073) (1078:1078:1078))
        (PORT ena (736:736:736) (800:800:800))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_137\|dffs\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (332:332:332))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_137\|dffs\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1105:1105:1105) (1117:1117:1117))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1074:1074:1074) (1080:1080:1080))
        (PORT ena (762:762:762) (844:844:844))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_137\|dffs\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1105:1105:1105) (1117:1117:1117))
        (PORT asdata (354:354:354) (397:397:397))
        (PORT clrn (1074:1074:1074) (1080:1080:1080))
        (PORT ena (762:762:762) (844:844:844))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_137\|dffs\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (113:113:113) (149:149:149))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_137\|dffs\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1105:1105:1105) (1117:1117:1117))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1074:1074:1074) (1080:1080:1080))
        (PORT ena (762:762:762) (844:844:844))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_137\|dffs\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1105:1105:1105) (1117:1117:1117))
        (PORT asdata (288:288:288) (327:327:327))
        (PORT clrn (1074:1074:1074) (1080:1080:1080))
        (PORT ena (762:762:762) (844:844:844))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_137\|dffs\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1105:1105:1105) (1117:1117:1117))
        (PORT asdata (350:350:350) (395:395:395))
        (PORT clrn (1074:1074:1074) (1080:1080:1080))
        (PORT ena (762:762:762) (844:844:844))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_137\|dffs\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1105:1105:1105) (1117:1117:1117))
        (PORT asdata (287:287:287) (326:326:326))
        (PORT clrn (1074:1074:1074) (1080:1080:1080))
        (PORT ena (762:762:762) (844:844:844))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_137\|dffs\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (113:113:113) (150:150:150))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_137\|dffs\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1105:1105:1105) (1117:1117:1117))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1074:1074:1074) (1080:1080:1080))
        (PORT ena (762:762:762) (844:844:844))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_137\|dffs\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1105:1105:1105) (1117:1117:1117))
        (PORT asdata (355:355:355) (397:397:397))
        (PORT clrn (1074:1074:1074) (1080:1080:1080))
        (PORT ena (762:762:762) (844:844:844))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_137\|dffs\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1105:1105:1105) (1117:1117:1117))
        (PORT asdata (348:348:348) (393:393:393))
        (PORT clrn (1074:1074:1074) (1080:1080:1080))
        (PORT ena (762:762:762) (844:844:844))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_137\|dffs\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1105:1105:1105) (1117:1117:1117))
        (PORT asdata (287:287:287) (327:327:327))
        (PORT clrn (1074:1074:1074) (1080:1080:1080))
        (PORT ena (762:762:762) (844:844:844))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_137\|dffs\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1105:1105:1105) (1117:1117:1117))
        (PORT asdata (459:459:459) (509:509:509))
        (PORT clrn (1074:1074:1074) (1080:1080:1080))
        (PORT ena (762:762:762) (844:844:844))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_137\|dffs\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1095:1095:1095) (1106:1106:1106))
        (PORT asdata (509:509:509) (566:566:566))
        (PORT clrn (1065:1065:1065) (1068:1068:1068))
        (PORT ena (667:667:667) (735:735:735))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_137\|dffs\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1095:1095:1095) (1106:1106:1106))
        (PORT asdata (284:284:284) (321:321:321))
        (PORT clrn (1065:1065:1065) (1068:1068:1068))
        (PORT ena (667:667:667) (735:735:735))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_137\|dffs\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1095:1095:1095) (1106:1106:1106))
        (PORT asdata (771:771:771) (864:864:864))
        (PORT clrn (1065:1065:1065) (1068:1068:1068))
        (PORT ena (667:667:667) (735:735:735))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_137\|dffs\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (146:146:146))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_137\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1095:1095:1095) (1106:1106:1106))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1065:1065:1065) (1068:1068:1068))
        (PORT ena (667:667:667) (735:735:735))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_137\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1095:1095:1095) (1106:1106:1106))
        (PORT asdata (286:286:286) (326:326:326))
        (PORT clrn (1065:1065:1065) (1068:1068:1068))
        (PORT ena (667:667:667) (735:735:735))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_137\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (180:180:180) (224:224:224))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_137\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1095:1095:1095) (1106:1106:1106))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1065:1065:1065) (1068:1068:1068))
        (PORT ena (667:667:667) (735:735:735))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_137\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1095:1095:1095) (1106:1106:1106))
        (PORT asdata (362:362:362) (399:399:399))
        (PORT clrn (1065:1065:1065) (1068:1068:1068))
        (PORT ena (667:667:667) (735:735:735))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_138\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1112:1112:1112))
        (PORT asdata (640:640:640) (713:713:713))
        (PORT clrn (1069:1069:1069) (1074:1074:1074))
        (PORT ena (1252:1252:1252) (1415:1415:1415))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_140\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1089:1089:1089) (1099:1099:1099))
        (PORT asdata (757:757:757) (845:845:845))
        (PORT clrn (1058:1058:1058) (1062:1062:1062))
        (PORT ena (948:948:948) (1066:1066:1066))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_140\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_140\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1089:1089:1089) (1099:1099:1099))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1058:1058:1058) (1062:1062:1062))
        (PORT ena (948:948:948) (1066:1066:1066))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_140\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1089:1089:1089) (1099:1099:1099))
        (PORT asdata (362:362:362) (401:401:401))
        (PORT clrn (1058:1058:1058) (1062:1062:1062))
        (PORT ena (948:948:948) (1066:1066:1066))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_141\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1089:1089:1089) (1099:1099:1099))
        (PORT asdata (290:290:290) (332:332:332))
        (PORT clrn (1058:1058:1058) (1062:1062:1062))
        (PORT ena (948:948:948) (1066:1066:1066))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_143\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1092:1092:1092) (1102:1102:1102))
        (PORT asdata (469:469:469) (529:529:529))
        (PORT clrn (1061:1061:1061) (1064:1064:1064))
        (PORT ena (1253:1253:1253) (1413:1413:1413))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_143\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (114:114:114) (151:151:151))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_143\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1092:1092:1092) (1102:1102:1102))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1061:1061:1061) (1064:1064:1064))
        (PORT ena (1253:1253:1253) (1413:1413:1413))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_143\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (123:123:123) (166:166:166))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_143\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1092:1092:1092) (1102:1102:1102))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1061:1061:1061) (1064:1064:1064))
        (PORT ena (1253:1253:1253) (1413:1413:1413))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_144\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1092:1092:1092) (1102:1102:1102))
        (PORT asdata (292:292:292) (333:333:333))
        (PORT clrn (1061:1061:1061) (1064:1064:1064))
        (PORT ena (1253:1253:1253) (1413:1413:1413))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_146\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1108:1108:1108) (1119:1119:1119))
        (PORT asdata (614:614:614) (686:686:686))
        (PORT clrn (1077:1077:1077) (1081:1081:1081))
        (PORT ena (737:737:737) (801:801:801))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_146\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1108:1108:1108) (1119:1119:1119))
        (PORT asdata (349:349:349) (394:394:394))
        (PORT clrn (1077:1077:1077) (1081:1081:1081))
        (PORT ena (737:737:737) (801:801:801))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_146\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (157:157:157))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_146\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1108:1108:1108) (1119:1119:1119))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1077:1077:1077) (1081:1081:1081))
        (PORT ena (737:737:737) (801:801:801))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_147\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1108:1108:1108) (1119:1119:1119))
        (PORT asdata (294:294:294) (330:330:330))
        (PORT clrn (1077:1077:1077) (1081:1081:1081))
        (PORT ena (737:737:737) (801:801:801))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_149\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1108:1108:1108) (1119:1119:1119))
        (PORT asdata (288:288:288) (329:329:329))
        (PORT clrn (1077:1077:1077) (1081:1081:1081))
        (PORT ena (737:737:737) (801:801:801))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_149\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (113:113:113) (151:151:151))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_149\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1108:1108:1108) (1119:1119:1119))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1077:1077:1077) (1081:1081:1081))
        (PORT ena (737:737:737) (801:801:801))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_149\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (163:163:163))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_149\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1108:1108:1108) (1119:1119:1119))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1077:1077:1077) (1081:1081:1081))
        (PORT ena (737:737:737) (801:801:801))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_150\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1108:1108:1108) (1119:1119:1119))
        (PORT asdata (295:295:295) (335:335:335))
        (PORT clrn (1077:1077:1077) (1081:1081:1081))
        (PORT ena (737:737:737) (801:801:801))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_152\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1107:1107:1107) (1118:1118:1118))
        (PORT asdata (352:352:352) (395:395:395))
        (PORT clrn (1076:1076:1076) (1081:1081:1081))
        (PORT ena (747:747:747) (816:816:816))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_152\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1107:1107:1107) (1118:1118:1118))
        (PORT asdata (437:437:437) (489:489:489))
        (PORT clrn (1076:1076:1076) (1081:1081:1081))
        (PORT ena (747:747:747) (816:816:816))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_152\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (158:158:158))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_152\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1107:1107:1107) (1118:1118:1118))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1076:1076:1076) (1081:1081:1081))
        (PORT ena (747:747:747) (816:816:816))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_153\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1107:1107:1107) (1118:1118:1118))
        (PORT asdata (290:290:290) (331:331:331))
        (PORT clrn (1076:1076:1076) (1081:1081:1081))
        (PORT ena (747:747:747) (816:816:816))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_155\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1098:1098:1098) (1110:1110:1110))
        (PORT asdata (508:508:508) (576:576:576))
        (PORT clrn (1067:1067:1067) (1073:1073:1073))
        (PORT ena (778:778:778) (870:870:870))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_155\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1098:1098:1098) (1110:1110:1110))
        (PORT asdata (283:283:283) (320:320:320))
        (PORT clrn (1067:1067:1067) (1073:1073:1073))
        (PORT ena (778:778:778) (870:870:870))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_155\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (157:157:157))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_155\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1098:1098:1098) (1110:1110:1110))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1067:1067:1067) (1073:1073:1073))
        (PORT ena (778:778:778) (870:870:870))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_156\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1098:1098:1098) (1110:1110:1110))
        (PORT asdata (298:298:298) (337:337:337))
        (PORT clrn (1067:1067:1067) (1073:1073:1073))
        (PORT ena (778:778:778) (870:870:870))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_158\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1098:1098:1098) (1110:1110:1110))
        (PORT asdata (282:282:282) (318:318:318))
        (PORT clrn (1067:1067:1067) (1073:1073:1073))
        (PORT ena (778:778:778) (870:870:870))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_158\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (113:113:113) (150:150:150))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_158\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1098:1098:1098) (1110:1110:1110))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1067:1067:1067) (1073:1073:1073))
        (PORT ena (778:778:778) (870:870:870))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_158\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1089:1089:1089) (1099:1099:1099))
        (PORT asdata (512:512:512) (574:574:574))
        (PORT clrn (1058:1058:1058) (1062:1062:1062))
        (PORT ena (948:948:948) (1066:1066:1066))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_159\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1099:1099:1099) (1111:1111:1111))
        (PORT asdata (614:614:614) (697:697:697))
        (PORT clrn (1068:1068:1068) (1073:1073:1073))
        (PORT ena (760:760:760) (831:831:831))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_161\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1099:1099:1099) (1111:1111:1111))
        (PORT asdata (459:459:459) (515:515:515))
        (PORT clrn (1069:1069:1069) (1074:1074:1074))
        (PORT ena (762:762:762) (840:840:840))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_161\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1099:1099:1099) (1111:1111:1111))
        (PORT asdata (282:282:282) (319:319:319))
        (PORT clrn (1069:1069:1069) (1074:1074:1074))
        (PORT ena (762:762:762) (840:840:840))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_161\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (160:160:160))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_161\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1099:1099:1099) (1111:1111:1111))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1069:1069:1069) (1074:1074:1074))
        (PORT ena (762:762:762) (840:840:840))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_162\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1099:1099:1099) (1111:1111:1111))
        (PORT asdata (359:359:359) (399:399:399))
        (PORT clrn (1068:1068:1068) (1073:1073:1073))
        (PORT ena (760:760:760) (831:831:831))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_164\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1099:1099:1099) (1111:1111:1111))
        (PORT asdata (379:379:379) (426:426:426))
        (PORT clrn (1069:1069:1069) (1074:1074:1074))
        (PORT ena (762:762:762) (840:840:840))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_164\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (178:178:178) (222:222:222))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_164\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1099:1099:1099) (1111:1111:1111))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1069:1069:1069) (1074:1074:1074))
        (PORT ena (762:762:762) (840:840:840))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_164\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (158:158:158))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_164\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1099:1099:1099) (1111:1111:1111))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1069:1069:1069) (1074:1074:1074))
        (PORT ena (762:762:762) (840:840:840))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_165\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1099:1099:1099) (1111:1111:1111))
        (PORT asdata (350:350:350) (396:396:396))
        (PORT clrn (1068:1068:1068) (1073:1073:1073))
        (PORT ena (760:760:760) (831:831:831))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_167\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1099:1099:1099) (1111:1111:1111))
        (PORT asdata (286:286:286) (325:325:325))
        (PORT clrn (1068:1068:1068) (1073:1073:1073))
        (PORT ena (760:760:760) (831:831:831))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_167\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1099:1099:1099) (1111:1111:1111))
        (PORT asdata (351:351:351) (392:392:392))
        (PORT clrn (1068:1068:1068) (1073:1073:1073))
        (PORT ena (760:760:760) (831:831:831))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_167\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1099:1099:1099) (1111:1111:1111))
        (PORT asdata (364:364:364) (408:408:408))
        (PORT clrn (1068:1068:1068) (1073:1073:1073))
        (PORT ena (760:760:760) (831:831:831))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_168\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1099:1099:1099) (1111:1111:1111))
        (PORT asdata (293:293:293) (337:337:337))
        (PORT clrn (1068:1068:1068) (1073:1073:1073))
        (PORT ena (760:760:760) (831:831:831))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_170\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1103:1103:1103) (1115:1115:1115))
        (PORT asdata (379:379:379) (425:425:425))
        (PORT clrn (1073:1073:1073) (1078:1078:1078))
        (PORT ena (759:759:759) (839:839:839))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_170\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (113:113:113) (151:151:151))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_170\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1103:1103:1103) (1115:1115:1115))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1073:1073:1073) (1078:1078:1078))
        (PORT ena (759:759:759) (839:839:839))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_170\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (163:163:163))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_170\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1103:1103:1103) (1115:1115:1115))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1073:1073:1073) (1078:1078:1078))
        (PORT ena (759:759:759) (839:839:839))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_171\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1103:1103:1103) (1115:1115:1115))
        (PORT asdata (464:464:464) (520:520:520))
        (PORT clrn (1073:1073:1073) (1078:1078:1078))
        (PORT ena (759:759:759) (839:839:839))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_173\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1103:1103:1103) (1115:1115:1115))
        (PORT asdata (283:283:283) (321:321:321))
        (PORT clrn (1073:1073:1073) (1078:1078:1078))
        (PORT ena (759:759:759) (839:839:839))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_173\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1103:1103:1103) (1115:1115:1115))
        (PORT asdata (350:350:350) (395:395:395))
        (PORT clrn (1073:1073:1073) (1078:1078:1078))
        (PORT ena (759:759:759) (839:839:839))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_173\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (328:328:328) (392:392:392))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_173\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1094:1094:1094) (1105:1105:1105))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1064:1064:1064) (1068:1068:1068))
        (PORT ena (868:868:868) (960:960:960))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_174\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1099:1099:1099) (1111:1111:1111))
        (PORT asdata (626:626:626) (693:693:693))
        (PORT clrn (1068:1068:1068) (1073:1073:1073))
        (PORT ena (760:760:760) (831:831:831))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_176\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1093:1093:1093) (1105:1105:1105))
        (PORT asdata (519:519:519) (575:575:575))
        (PORT clrn (1063:1063:1063) (1068:1068:1068))
        (PORT ena (959:959:959) (1077:1077:1077))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_176\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (148:148:148))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_176\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1093:1093:1093) (1105:1105:1105))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1063:1063:1063) (1068:1068:1068))
        (PORT ena (959:959:959) (1077:1077:1077))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_176\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (159:159:159))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_176\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1093:1093:1093) (1105:1105:1105))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1063:1063:1063) (1068:1068:1068))
        (PORT ena (959:959:959) (1077:1077:1077))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_177\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1093:1093:1093) (1105:1105:1105))
        (PORT asdata (291:291:291) (332:332:332))
        (PORT clrn (1063:1063:1063) (1068:1068:1068))
        (PORT ena (959:959:959) (1077:1077:1077))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_179\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1093:1093:1093) (1105:1105:1105))
        (PORT asdata (293:293:293) (330:330:330))
        (PORT clrn (1063:1063:1063) (1068:1068:1068))
        (PORT ena (959:959:959) (1077:1077:1077))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_179\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1093:1093:1093) (1105:1105:1105))
        (PORT asdata (354:354:354) (396:396:396))
        (PORT clrn (1063:1063:1063) (1068:1068:1068))
        (PORT ena (959:959:959) (1077:1077:1077))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_179\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (157:157:157))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_179\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1093:1093:1093) (1105:1105:1105))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1063:1063:1063) (1068:1068:1068))
        (PORT ena (959:959:959) (1077:1077:1077))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_180\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1093:1093:1093) (1105:1105:1105))
        (PORT asdata (297:297:297) (337:337:337))
        (PORT clrn (1063:1063:1063) (1068:1068:1068))
        (PORT ena (959:959:959) (1077:1077:1077))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_182\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1094:1094:1094) (1106:1106:1106))
        (PORT asdata (491:491:491) (547:547:547))
        (PORT clrn (1063:1063:1063) (1068:1068:1068))
        (PORT ena (947:947:947) (1064:1064:1064))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_182\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1094:1094:1094) (1106:1106:1106))
        (PORT asdata (284:284:284) (321:321:321))
        (PORT clrn (1063:1063:1063) (1068:1068:1068))
        (PORT ena (947:947:947) (1064:1064:1064))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_182\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (157:157:157))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_182\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1094:1094:1094) (1106:1106:1106))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1063:1063:1063) (1068:1068:1068))
        (PORT ena (947:947:947) (1064:1064:1064))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_183\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1094:1094:1094) (1106:1106:1106))
        (PORT asdata (298:298:298) (337:337:337))
        (PORT clrn (1063:1063:1063) (1068:1068:1068))
        (PORT ena (947:947:947) (1064:1064:1064))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_185\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1098:1098:1098) (1110:1110:1110))
        (PORT asdata (659:659:659) (741:741:741))
        (PORT clrn (1067:1067:1067) (1072:1072:1072))
        (PORT ena (950:950:950) (1073:1073:1073))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_185\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1098:1098:1098) (1110:1110:1110))
        (PORT asdata (349:349:349) (394:394:394))
        (PORT clrn (1067:1067:1067) (1072:1072:1072))
        (PORT ena (950:950:950) (1073:1073:1073))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_185\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (121:121:121) (160:160:160))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_185\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1098:1098:1098) (1110:1110:1110))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1067:1067:1067) (1072:1072:1072))
        (PORT ena (950:950:950) (1073:1073:1073))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_186\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1098:1098:1098) (1110:1110:1110))
        (PORT asdata (289:289:289) (330:330:330))
        (PORT clrn (1067:1067:1067) (1072:1072:1072))
        (PORT ena (950:950:950) (1073:1073:1073))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_188\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1098:1098:1098) (1110:1110:1110))
        (PORT asdata (281:281:281) (318:318:318))
        (PORT clrn (1067:1067:1067) (1072:1072:1072))
        (PORT ena (950:950:950) (1073:1073:1073))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_188\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1115:1115:1115))
        (PORT asdata (502:502:502) (571:571:571))
        (PORT clrn (1072:1072:1072) (1077:1077:1077))
        (PORT ena (787:787:787) (889:889:889))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_188\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (121:121:121) (158:158:158))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_188\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1115:1115:1115))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1072:1072:1072) (1077:1077:1077))
        (PORT ena (787:787:787) (889:889:889))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_189\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1113:1113:1113))
        (PORT asdata (516:516:516) (578:578:578))
        (PORT clrn (1071:1071:1071) (1075:1075:1075))
        (PORT ena (907:907:907) (1012:1012:1012))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_191\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1113:1113:1113))
        (PORT asdata (286:286:286) (324:324:324))
        (PORT clrn (1071:1071:1071) (1075:1075:1075))
        (PORT ena (907:907:907) (1012:1012:1012))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_191\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1113:1113:1113))
        (PORT asdata (352:352:352) (392:392:392))
        (PORT clrn (1071:1071:1071) (1075:1075:1075))
        (PORT ena (907:907:907) (1012:1012:1012))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_191\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (159:159:159))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_191\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1113:1113:1113))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1071:1071:1071) (1075:1075:1075))
        (PORT ena (907:907:907) (1012:1012:1012))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_192\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1113:1113:1113))
        (PORT asdata (289:289:289) (331:331:331))
        (PORT clrn (1071:1071:1071) (1075:1075:1075))
        (PORT ena (907:907:907) (1012:1012:1012))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_194\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1113:1113:1113))
        (PORT asdata (289:289:289) (329:329:329))
        (PORT clrn (1071:1071:1071) (1075:1075:1075))
        (PORT ena (907:907:907) (1012:1012:1012))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_194\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (112:112:112) (148:148:148))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_194\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1113:1113:1113))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1071:1071:1071) (1075:1075:1075))
        (PORT ena (907:907:907) (1012:1012:1012))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_194\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (159:159:159))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_194\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1113:1113:1113))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1071:1071:1071) (1075:1075:1075))
        (PORT ena (907:907:907) (1012:1012:1012))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_195\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1113:1113:1113))
        (PORT asdata (299:299:299) (340:340:340))
        (PORT clrn (1071:1071:1071) (1075:1075:1075))
        (PORT ena (907:907:907) (1012:1012:1012))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_197\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1113:1113:1113))
        (PORT asdata (356:356:356) (403:403:403))
        (PORT clrn (1072:1072:1072) (1076:1076:1076))
        (PORT ena (900:900:900) (1005:1005:1005))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_197\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_197\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1113:1113:1113))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1072:1072:1072) (1076:1076:1076))
        (PORT ena (900:900:900) (1005:1005:1005))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_197\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (121:121:121) (160:160:160))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_197\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1113:1113:1113))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1072:1072:1072) (1076:1076:1076))
        (PORT ena (900:900:900) (1005:1005:1005))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_198\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1113:1113:1113))
        (PORT asdata (297:297:297) (336:336:336))
        (PORT clrn (1072:1072:1072) (1076:1076:1076))
        (PORT ena (900:900:900) (1005:1005:1005))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_200\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1098:1098:1098) (1110:1110:1110))
        (PORT asdata (814:814:814) (925:925:925))
        (PORT clrn (1068:1068:1068) (1073:1073:1073))
        (PORT ena (948:948:948) (1071:1071:1071))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_200\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_200\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1098:1098:1098) (1110:1110:1110))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1068:1068:1068) (1073:1073:1073))
        (PORT ena (948:948:948) (1071:1071:1071))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_200\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (189:189:189) (232:232:232))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_200\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1098:1098:1098) (1110:1110:1110))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1068:1068:1068) (1073:1073:1073))
        (PORT ena (948:948:948) (1071:1071:1071))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_201\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1098:1098:1098) (1110:1110:1110))
        (PORT asdata (298:298:298) (339:339:339))
        (PORT clrn (1068:1068:1068) (1073:1073:1073))
        (PORT ena (948:948:948) (1071:1071:1071))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_203\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1115:1115:1115))
        (PORT asdata (507:507:507) (565:565:565))
        (PORT clrn (1072:1072:1072) (1077:1077:1077))
        (PORT ena (787:787:787) (889:889:889))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_203\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (110:110:110) (146:146:146))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_203\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1115:1115:1115))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1072:1072:1072) (1077:1077:1077))
        (PORT ena (787:787:787) (889:889:889))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_203\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (157:157:157))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_203\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1115:1115:1115))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1072:1072:1072) (1077:1077:1077))
        (PORT ena (787:787:787) (889:889:889))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_204\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1115:1115:1115))
        (PORT asdata (300:300:300) (339:339:339))
        (PORT clrn (1072:1072:1072) (1077:1077:1077))
        (PORT ena (787:787:787) (889:889:889))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_206\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1107:1107:1107))
        (PORT asdata (840:840:840) (952:952:952))
        (PORT clrn (1066:1066:1066) (1070:1070:1070))
        (PORT ena (1160:1160:1160) (1294:1294:1294))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_206\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1107:1107:1107))
        (PORT asdata (282:282:282) (320:320:320))
        (PORT clrn (1066:1066:1066) (1070:1070:1070))
        (PORT ena (1160:1160:1160) (1294:1294:1294))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_206\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (159:159:159))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_206\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1107:1107:1107))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1066:1066:1066) (1070:1070:1070))
        (PORT ena (1160:1160:1160) (1294:1294:1294))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_207\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1107:1107:1107))
        (PORT asdata (363:363:363) (402:402:402))
        (PORT clrn (1065:1065:1065) (1069:1069:1069))
        (PORT ena (675:675:675) (752:752:752))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_209\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1107:1107:1107))
        (PORT asdata (288:288:288) (329:329:329))
        (PORT clrn (1065:1065:1065) (1069:1069:1069))
        (PORT ena (675:675:675) (752:752:752))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_209\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (180:180:180) (223:223:223))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_209\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1107:1107:1107))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1065:1065:1065) (1069:1069:1069))
        (PORT ena (675:675:675) (752:752:752))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_209\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (157:157:157))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_209\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1107:1107:1107))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1065:1065:1065) (1069:1069:1069))
        (PORT ena (675:675:675) (752:752:752))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_210\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1107:1107:1107))
        (PORT asdata (457:457:457) (509:509:509))
        (PORT clrn (1065:1065:1065) (1069:1069:1069))
        (PORT ena (675:675:675) (752:752:752))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_212\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1107:1107:1107))
        (PORT asdata (288:288:288) (327:327:327))
        (PORT clrn (1065:1065:1065) (1069:1069:1069))
        (PORT ena (675:675:675) (752:752:752))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_212\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (112:112:112) (149:149:149))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_212\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1107:1107:1107))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1065:1065:1065) (1069:1069:1069))
        (PORT ena (675:675:675) (752:752:752))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_212\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (164:164:164))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_212\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1107:1107:1107))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1065:1065:1065) (1069:1069:1069))
        (PORT ena (675:675:675) (752:752:752))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_213\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1107:1107:1107))
        (PORT asdata (298:298:298) (336:336:336))
        (PORT clrn (1065:1065:1065) (1069:1069:1069))
        (PORT ena (675:675:675) (752:752:752))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_215\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1098:1098:1098) (1110:1110:1110))
        (PORT asdata (765:765:765) (847:847:847))
        (PORT clrn (1068:1068:1068) (1073:1073:1073))
        (PORT ena (948:948:948) (1071:1071:1071))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_215\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_215\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1098:1098:1098) (1110:1110:1110))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1068:1068:1068) (1073:1073:1073))
        (PORT ena (948:948:948) (1071:1071:1071))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_215\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1098:1098:1098) (1110:1110:1110))
        (PORT asdata (457:457:457) (509:509:509))
        (PORT clrn (1068:1068:1068) (1073:1073:1073))
        (PORT ena (948:948:948) (1071:1071:1071))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_216\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1098:1098:1098) (1110:1110:1110))
        (PORT asdata (294:294:294) (331:331:331))
        (PORT clrn (1068:1068:1068) (1073:1073:1073))
        (PORT ena (948:948:948) (1071:1071:1071))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_218\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1089:1089:1089) (1100:1100:1100))
        (PORT asdata (498:498:498) (562:562:562))
        (PORT clrn (1059:1059:1059) (1062:1062:1062))
        (PORT ena (946:946:946) (1058:1058:1058))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_218\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (112:112:112) (150:150:150))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_218\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1089:1089:1089) (1100:1100:1100))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1059:1059:1059) (1062:1062:1062))
        (PORT ena (946:946:946) (1058:1058:1058))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_218\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (156:156:156))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_218\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1089:1089:1089) (1100:1100:1100))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1059:1059:1059) (1062:1062:1062))
        (PORT ena (946:946:946) (1058:1058:1058))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_219\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1089:1089:1089) (1100:1100:1100))
        (PORT asdata (293:293:293) (337:337:337))
        (PORT clrn (1059:1059:1059) (1062:1062:1062))
        (PORT ena (946:946:946) (1058:1058:1058))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_221\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1095:1095:1095) (1106:1106:1106))
        (PORT asdata (763:763:763) (860:860:860))
        (PORT clrn (1065:1065:1065) (1068:1068:1068))
        (PORT ena (667:667:667) (735:735:735))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_221\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (110:110:110) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_221\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1095:1095:1095) (1106:1106:1106))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1065:1065:1065) (1068:1068:1068))
        (PORT ena (667:667:667) (735:735:735))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_221\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1095:1095:1095) (1106:1106:1106))
        (PORT asdata (293:293:293) (331:331:331))
        (PORT clrn (1065:1065:1065) (1068:1068:1068))
        (PORT ena (667:667:667) (735:735:735))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_222\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1094:1094:1094) (1105:1105:1105))
        (PORT asdata (360:360:360) (398:398:398))
        (PORT clrn (1064:1064:1064) (1068:1068:1068))
        (PORT ena (868:868:868) (960:960:960))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_224\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1094:1094:1094) (1105:1105:1105))
        (PORT asdata (286:286:286) (326:326:326))
        (PORT clrn (1064:1064:1064) (1068:1068:1068))
        (PORT ena (868:868:868) (960:960:960))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_224\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (148:148:148))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_224\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1094:1094:1094) (1105:1105:1105))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1064:1064:1064) (1068:1068:1068))
        (PORT ena (868:868:868) (960:960:960))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_224\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1094:1094:1094) (1105:1105:1105))
        (PORT asdata (292:292:292) (330:330:330))
        (PORT clrn (1064:1064:1064) (1068:1068:1068))
        (PORT ena (868:868:868) (960:960:960))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_225\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1094:1094:1094) (1105:1105:1105))
        (PORT asdata (294:294:294) (331:331:331))
        (PORT clrn (1064:1064:1064) (1068:1068:1068))
        (PORT ena (868:868:868) (960:960:960))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_227\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1094:1094:1094) (1105:1105:1105))
        (PORT asdata (491:491:491) (550:550:550))
        (PORT clrn (1063:1063:1063) (1067:1067:1067))
        (PORT ena (782:782:782) (879:879:879))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_227\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (148:148:148))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_227\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1094:1094:1094) (1105:1105:1105))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1063:1063:1063) (1067:1067:1067))
        (PORT ena (782:782:782) (879:879:879))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_227\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (160:160:160))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_227\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1094:1094:1094) (1105:1105:1105))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1063:1063:1063) (1067:1067:1067))
        (PORT ena (782:782:782) (879:879:879))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_228\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1094:1094:1094) (1105:1105:1105))
        (PORT asdata (365:365:365) (412:412:412))
        (PORT clrn (1064:1064:1064) (1068:1068:1068))
        (PORT ena (868:868:868) (960:960:960))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_230\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1088:1088:1088) (1099:1099:1099))
        (PORT asdata (942:942:942) (1058:1058:1058))
        (PORT clrn (1058:1058:1058) (1062:1062:1062))
        (PORT ena (949:949:949) (1061:1061:1061))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_230\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1088:1088:1088) (1099:1099:1099))
        (PORT asdata (283:283:283) (321:321:321))
        (PORT clrn (1058:1058:1058) (1062:1062:1062))
        (PORT ena (949:949:949) (1061:1061:1061))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_230\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (187:187:187) (234:234:234))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_230\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1088:1088:1088) (1099:1099:1099))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1058:1058:1058) (1062:1062:1062))
        (PORT ena (949:949:949) (1061:1061:1061))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_231\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1088:1088:1088) (1099:1099:1099))
        (PORT asdata (294:294:294) (332:332:332))
        (PORT clrn (1058:1058:1058) (1062:1062:1062))
        (PORT ena (949:949:949) (1061:1061:1061))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_233\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1106:1106:1106) (1118:1118:1118))
        (PORT asdata (777:777:777) (872:872:872))
        (PORT clrn (1076:1076:1076) (1080:1080:1080))
        (PORT ena (748:748:748) (831:831:831))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_233\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1106:1106:1106) (1118:1118:1118))
        (PORT asdata (350:350:350) (395:395:395))
        (PORT clrn (1076:1076:1076) (1080:1080:1080))
        (PORT ena (748:748:748) (831:831:831))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_233\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (158:158:158))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_233\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1106:1106:1106) (1118:1118:1118))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1076:1076:1076) (1080:1080:1080))
        (PORT ena (748:748:748) (831:831:831))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_234\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1106:1106:1106) (1118:1118:1118))
        (PORT asdata (289:289:289) (331:331:331))
        (PORT clrn (1076:1076:1076) (1080:1080:1080))
        (PORT ena (748:748:748) (831:831:831))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_236\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1106:1106:1106) (1118:1118:1118))
        (PORT asdata (285:285:285) (327:327:327))
        (PORT clrn (1076:1076:1076) (1080:1080:1080))
        (PORT ena (748:748:748) (831:831:831))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_236\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1093:1093:1093) (1104:1104:1104))
        (PORT asdata (551:551:551) (628:628:628))
        (PORT clrn (1063:1063:1063) (1067:1067:1067))
        (PORT ena (779:779:779) (871:871:871))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_236\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1093:1093:1093) (1104:1104:1104))
        (PORT asdata (364:364:364) (409:409:409))
        (PORT clrn (1063:1063:1063) (1067:1067:1067))
        (PORT ena (779:779:779) (871:871:871))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_236\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1093:1093:1093) (1104:1104:1104))
        (PORT asdata (287:287:287) (326:326:326))
        (PORT clrn (1063:1063:1063) (1067:1067:1067))
        (PORT ena (779:779:779) (871:871:871))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_237\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1093:1093:1093) (1104:1104:1104))
        (PORT asdata (453:453:453) (502:502:502))
        (PORT clrn (1063:1063:1063) (1067:1067:1067))
        (PORT ena (779:779:779) (871:871:871))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_239\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1106:1106:1106) (1118:1118:1118))
        (PORT asdata (516:516:516) (580:580:580))
        (PORT clrn (1076:1076:1076) (1080:1080:1080))
        (PORT ena (748:748:748) (831:831:831))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_239\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (178:178:178) (221:221:221))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_239\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1106:1106:1106) (1118:1118:1118))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1076:1076:1076) (1080:1080:1080))
        (PORT ena (748:748:748) (831:831:831))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_239\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (157:157:157))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_239\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1106:1106:1106) (1118:1118:1118))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1076:1076:1076) (1080:1080:1080))
        (PORT ena (748:748:748) (831:831:831))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_240\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1106:1106:1106) (1118:1118:1118))
        (PORT asdata (292:292:292) (333:333:333))
        (PORT clrn (1076:1076:1076) (1080:1080:1080))
        (PORT ena (748:748:748) (831:831:831))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_242\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1106:1106:1106) (1118:1118:1118))
        (PORT asdata (287:287:287) (326:326:326))
        (PORT clrn (1076:1076:1076) (1080:1080:1080))
        (PORT ena (748:748:748) (831:831:831))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_242\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (112:112:112) (149:149:149))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_242\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1106:1106:1106) (1118:1118:1118))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1076:1076:1076) (1080:1080:1080))
        (PORT ena (748:748:748) (831:831:831))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_242\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (158:158:158))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_242\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1106:1106:1106) (1118:1118:1118))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1076:1076:1076) (1080:1080:1080))
        (PORT ena (748:748:748) (831:831:831))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_243\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1106:1106:1106) (1118:1118:1118))
        (PORT asdata (290:290:290) (335:335:335))
        (PORT clrn (1076:1076:1076) (1080:1080:1080))
        (PORT ena (748:748:748) (831:831:831))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_245\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1083:1083:1083) (1093:1093:1093))
        (PORT asdata (682:682:682) (775:775:775))
        (PORT clrn (1052:1052:1052) (1056:1056:1056))
        (PORT ena (965:965:965) (1092:1092:1092))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_245\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1083:1083:1083) (1093:1093:1093))
        (PORT asdata (350:350:350) (391:391:391))
        (PORT clrn (1052:1052:1052) (1056:1056:1056))
        (PORT ena (965:965:965) (1092:1092:1092))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_245\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1083:1083:1083) (1093:1093:1093))
        (PORT asdata (293:293:293) (330:330:330))
        (PORT clrn (1052:1052:1052) (1056:1056:1056))
        (PORT ena (965:965:965) (1092:1092:1092))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_246\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1083:1083:1083) (1093:1093:1093))
        (PORT asdata (290:290:290) (332:332:332))
        (PORT clrn (1052:1052:1052) (1056:1056:1056))
        (PORT ena (965:965:965) (1092:1092:1092))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_248\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1093:1093:1093) (1104:1104:1104))
        (PORT asdata (522:522:522) (592:592:592))
        (PORT clrn (1063:1063:1063) (1067:1067:1067))
        (PORT ena (779:779:779) (871:871:871))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_248\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (148:148:148))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_248\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1093:1093:1093) (1104:1104:1104))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1063:1063:1063) (1067:1067:1067))
        (PORT ena (779:779:779) (871:871:871))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_248\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (157:157:157))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_248\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1093:1093:1093) (1104:1104:1104))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1063:1063:1063) (1067:1067:1067))
        (PORT ena (779:779:779) (871:871:871))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_249\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1093:1093:1093) (1104:1104:1104))
        (PORT asdata (361:361:361) (407:407:407))
        (PORT clrn (1063:1063:1063) (1067:1067:1067))
        (PORT ena (779:779:779) (871:871:871))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_251\|dffs\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1086:1086:1086) (1097:1097:1097))
        (PORT asdata (618:618:618) (695:695:695))
        (PORT clrn (1056:1056:1056) (1059:1059:1059))
        (PORT ena (988:988:988) (1112:1112:1112))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_251\|dffs\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1086:1086:1086) (1097:1097:1097))
        (PORT asdata (849:849:849) (993:993:993))
        (PORT clrn (1056:1056:1056) (1059:1059:1059))
        (PORT ena (988:988:988) (1112:1112:1112))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_251\|dffs\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1086:1086:1086) (1097:1097:1097))
        (PORT asdata (376:376:376) (422:422:422))
        (PORT clrn (1056:1056:1056) (1059:1059:1059))
        (PORT ena (988:988:988) (1112:1112:1112))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_251\|dffs\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1086:1086:1086) (1097:1097:1097))
        (PORT asdata (287:287:287) (325:325:325))
        (PORT clrn (1056:1056:1056) (1059:1059:1059))
        (PORT ena (988:988:988) (1112:1112:1112))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_251\|dffs\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_251\|dffs\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1086:1086:1086) (1097:1097:1097))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1056:1056:1056) (1059:1059:1059))
        (PORT ena (988:988:988) (1112:1112:1112))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_251\|dffs\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1086:1086:1086) (1097:1097:1097))
        (PORT asdata (288:288:288) (327:327:327))
        (PORT clrn (1056:1056:1056) (1059:1059:1059))
        (PORT ena (988:988:988) (1112:1112:1112))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_251\|dffs\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1086:1086:1086) (1097:1097:1097))
        (PORT asdata (348:348:348) (393:393:393))
        (PORT clrn (1056:1056:1056) (1059:1059:1059))
        (PORT ena (988:988:988) (1112:1112:1112))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_251\|dffs\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1086:1086:1086) (1097:1097:1097))
        (PORT asdata (972:972:972) (1127:1127:1127))
        (PORT clrn (1056:1056:1056) (1059:1059:1059))
        (PORT ena (988:988:988) (1112:1112:1112))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_251\|dffs\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1086:1086:1086) (1097:1097:1097))
        (PORT asdata (901:901:901) (1032:1032:1032))
        (PORT clrn (1056:1056:1056) (1059:1059:1059))
        (PORT ena (988:988:988) (1112:1112:1112))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_251\|dffs\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1080:1080:1080) (1090:1090:1090))
        (PORT asdata (504:504:504) (566:566:566))
        (PORT clrn (1049:1049:1049) (1052:1052:1052))
        (PORT ena (864:864:864) (965:965:965))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_251\|dffs\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (148:148:148))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_251\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1080:1080:1080) (1090:1090:1090))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1049:1049:1049) (1052:1052:1052))
        (PORT ena (864:864:864) (965:965:965))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_251\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1079:1079:1079) (1089:1089:1089))
        (PORT asdata (358:358:358) (400:400:400))
        (PORT clrn (1048:1048:1048) (1051:1051:1051))
        (PORT ena (972:972:972) (1090:1090:1090))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_251\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (319:319:319) (378:378:378))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_251\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1085:1085:1085) (1095:1095:1095))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1054:1054:1054) (1058:1058:1058))
        (PORT ena (1054:1054:1054) (1174:1174:1174))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_251\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1077:1077:1077) (1087:1087:1087))
        (PORT asdata (739:739:739) (824:824:824))
        (PORT clrn (1047:1047:1047) (1050:1050:1050))
        (PORT ena (991:991:991) (1116:1116:1116))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_252\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1077:1077:1077) (1087:1087:1087))
        (PORT asdata (282:282:282) (320:320:320))
        (PORT clrn (1047:1047:1047) (1050:1050:1050))
        (PORT ena (991:991:991) (1116:1116:1116))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_254\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1083:1083:1083) (1093:1093:1093))
        (PORT asdata (515:515:515) (579:579:579))
        (PORT clrn (1052:1052:1052) (1056:1056:1056))
        (PORT ena (965:965:965) (1092:1092:1092))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_254\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (113:113:113) (150:150:150))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_254\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1083:1083:1083) (1093:1093:1093))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1052:1052:1052) (1056:1056:1056))
        (PORT ena (965:965:965) (1092:1092:1092))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_254\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (165:165:165))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_254\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1083:1083:1083) (1093:1093:1093))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1052:1052:1052) (1056:1056:1056))
        (PORT ena (965:965:965) (1092:1092:1092))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_255\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1083:1083:1083) (1093:1093:1093))
        (PORT asdata (294:294:294) (334:334:334))
        (PORT clrn (1052:1052:1052) (1056:1056:1056))
        (PORT ena (965:965:965) (1092:1092:1092))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_257\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1084:1084:1084) (1094:1094:1094))
        (PORT asdata (451:451:451) (512:512:512))
        (PORT clrn (1053:1053:1053) (1056:1056:1056))
        (PORT ena (1062:1062:1062) (1194:1194:1194))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_257\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1084:1084:1084) (1094:1094:1094))
        (PORT asdata (442:442:442) (492:492:492))
        (PORT clrn (1053:1053:1053) (1056:1056:1056))
        (PORT ena (1062:1062:1062) (1194:1194:1194))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_257\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (159:159:159))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_257\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1084:1084:1084) (1094:1094:1094))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1053:1053:1053) (1056:1056:1056))
        (PORT ena (1062:1062:1062) (1194:1194:1194))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_258\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1084:1084:1084) (1094:1094:1094))
        (PORT asdata (290:290:290) (332:332:332))
        (PORT clrn (1053:1053:1053) (1056:1056:1056))
        (PORT ena (1062:1062:1062) (1194:1194:1194))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_260\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1084:1084:1084) (1094:1094:1094))
        (PORT asdata (289:289:289) (328:328:328))
        (PORT clrn (1053:1053:1053) (1056:1056:1056))
        (PORT ena (1062:1062:1062) (1194:1194:1194))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_260\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1089:1089:1089) (1099:1099:1099))
        (PORT asdata (516:516:516) (585:585:585))
        (PORT clrn (1058:1058:1058) (1062:1062:1062))
        (PORT ena (948:948:948) (1066:1066:1066))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_260\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1089:1089:1089) (1099:1099:1099))
        (PORT asdata (294:294:294) (331:331:331))
        (PORT clrn (1058:1058:1058) (1062:1062:1062))
        (PORT ena (948:948:948) (1066:1066:1066))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_261\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1084:1084:1084) (1094:1094:1094))
        (PORT asdata (505:505:505) (563:563:563))
        (PORT clrn (1053:1053:1053) (1056:1056:1056))
        (PORT ena (1062:1062:1062) (1194:1194:1194))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_263\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1084:1084:1084) (1095:1095:1095))
        (PORT asdata (354:354:354) (401:401:401))
        (PORT clrn (1054:1054:1054) (1057:1057:1057))
        (PORT ena (1047:1047:1047) (1171:1171:1171))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_263\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1084:1084:1084) (1095:1095:1095))
        (PORT asdata (350:350:350) (391:391:391))
        (PORT clrn (1054:1054:1054) (1057:1057:1057))
        (PORT ena (1047:1047:1047) (1171:1171:1171))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_263\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (161:161:161))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_263\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1084:1084:1084) (1095:1095:1095))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1054:1054:1054) (1057:1057:1057))
        (PORT ena (1047:1047:1047) (1171:1171:1171))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_264\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1084:1084:1084) (1095:1095:1095))
        (PORT asdata (301:301:301) (340:340:340))
        (PORT clrn (1054:1054:1054) (1057:1057:1057))
        (PORT ena (1047:1047:1047) (1171:1171:1171))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_266\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1074:1074:1074) (1084:1084:1084))
        (PORT asdata (646:646:646) (723:723:723))
        (PORT clrn (1043:1043:1043) (1046:1046:1046))
        (PORT ena (1346:1346:1346) (1513:1513:1513))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_266\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (113:113:113) (151:151:151))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_266\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1074:1074:1074) (1084:1084:1084))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1043:1043:1043) (1046:1046:1046))
        (PORT ena (1346:1346:1346) (1513:1513:1513))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_266\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (190:190:190) (240:240:240))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_266\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1074:1074:1074) (1084:1084:1084))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1043:1043:1043) (1046:1046:1046))
        (PORT ena (1346:1346:1346) (1513:1513:1513))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_267\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1074:1074:1074) (1084:1084:1084))
        (PORT asdata (298:298:298) (337:337:337))
        (PORT clrn (1043:1043:1043) (1046:1046:1046))
        (PORT ena (1346:1346:1346) (1513:1513:1513))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_269\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1084:1084:1084) (1095:1095:1095))
        (PORT asdata (972:972:972) (1071:1071:1071))
        (PORT clrn (1054:1054:1054) (1057:1057:1057))
        (PORT ena (1047:1047:1047) (1171:1171:1171))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_269\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (110:110:110) (148:148:148))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_269\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1084:1084:1084) (1095:1095:1095))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1054:1054:1054) (1057:1057:1057))
        (PORT ena (1047:1047:1047) (1171:1171:1171))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_269\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (158:158:158))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_269\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1084:1084:1084) (1095:1095:1095))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1054:1054:1054) (1057:1057:1057))
        (PORT ena (1047:1047:1047) (1171:1171:1171))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_270\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1084:1084:1084) (1095:1095:1095))
        (PORT asdata (290:290:290) (331:331:331))
        (PORT clrn (1054:1054:1054) (1057:1057:1057))
        (PORT ena (1047:1047:1047) (1171:1171:1171))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_272\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1085:1085:1085) (1095:1095:1095))
        (PORT asdata (366:366:366) (414:414:414))
        (PORT clrn (1054:1054:1054) (1058:1058:1058))
        (PORT ena (1054:1054:1054) (1174:1174:1174))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_272\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (148:148:148))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_272\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1085:1085:1085) (1095:1095:1095))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1054:1054:1054) (1058:1058:1058))
        (PORT ena (1054:1054:1054) (1174:1174:1174))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_272\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (161:161:161))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_272\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1085:1085:1085) (1095:1095:1095))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1054:1054:1054) (1058:1058:1058))
        (PORT ena (1054:1054:1054) (1174:1174:1174))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_273\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1085:1085:1085) (1095:1095:1095))
        (PORT asdata (291:291:291) (332:332:332))
        (PORT clrn (1054:1054:1054) (1058:1058:1058))
        (PORT ena (1054:1054:1054) (1174:1174:1174))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_275\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1085:1085:1085) (1095:1095:1095))
        (PORT asdata (290:290:290) (331:331:331))
        (PORT clrn (1054:1054:1054) (1058:1058:1058))
        (PORT ena (1054:1054:1054) (1174:1174:1174))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_275\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (113:113:113) (150:150:150))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_275\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1085:1085:1085) (1095:1095:1095))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1054:1054:1054) (1058:1058:1058))
        (PORT ena (1054:1054:1054) (1174:1174:1174))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_275\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (157:157:157))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_275\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1085:1085:1085) (1095:1095:1095))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1054:1054:1054) (1058:1058:1058))
        (PORT ena (1054:1054:1054) (1174:1174:1174))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_276\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1085:1085:1085) (1095:1095:1095))
        (PORT asdata (294:294:294) (334:334:334))
        (PORT clrn (1054:1054:1054) (1058:1058:1058))
        (PORT ena (1054:1054:1054) (1174:1174:1174))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_278\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1085:1085:1085) (1096:1096:1096))
        (PORT asdata (356:356:356) (403:403:403))
        (PORT clrn (1055:1055:1055) (1058:1058:1058))
        (PORT ena (973:973:973) (1084:1084:1084))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_278\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1085:1085:1085) (1096:1096:1096))
        (PORT asdata (451:451:451) (503:503:503))
        (PORT clrn (1055:1055:1055) (1058:1058:1058))
        (PORT ena (973:973:973) (1084:1084:1084))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_278\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (158:158:158))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_278\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1085:1085:1085) (1096:1096:1096))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1055:1055:1055) (1058:1058:1058))
        (PORT ena (973:973:973) (1084:1084:1084))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_279\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1085:1085:1085) (1096:1096:1096))
        (PORT asdata (296:296:296) (334:334:334))
        (PORT clrn (1055:1055:1055) (1058:1058:1058))
        (PORT ena (973:973:973) (1084:1084:1084))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_281\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1080:1080:1080) (1090:1090:1090))
        (PORT asdata (495:495:495) (555:555:555))
        (PORT clrn (1049:1049:1049) (1052:1052:1052))
        (PORT ena (864:864:864) (965:965:965))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_281\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1080:1080:1080) (1090:1090:1090))
        (PORT asdata (354:354:354) (396:396:396))
        (PORT clrn (1049:1049:1049) (1052:1052:1052))
        (PORT ena (864:864:864) (965:965:965))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_281\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (162:162:162))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_281\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1080:1080:1080) (1090:1090:1090))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1049:1049:1049) (1052:1052:1052))
        (PORT ena (864:864:864) (965:965:965))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_282\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1080:1080:1080) (1090:1090:1090))
        (PORT asdata (468:468:468) (527:527:527))
        (PORT clrn (1049:1049:1049) (1052:1052:1052))
        (PORT ena (864:864:864) (965:965:965))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_284\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1079:1079:1079) (1089:1089:1089))
        (PORT asdata (443:443:443) (488:488:488))
        (PORT clrn (1048:1048:1048) (1051:1051:1051))
        (PORT ena (972:972:972) (1090:1090:1090))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_284\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1079:1079:1079) (1089:1089:1089))
        (PORT asdata (355:355:355) (396:396:396))
        (PORT clrn (1048:1048:1048) (1051:1051:1051))
        (PORT ena (972:972:972) (1090:1090:1090))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_284\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (159:159:159))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_284\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1079:1079:1079) (1089:1089:1089))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1048:1048:1048) (1051:1051:1051))
        (PORT ena (972:972:972) (1090:1090:1090))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_285\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1079:1079:1079) (1089:1089:1089))
        (PORT asdata (290:290:290) (334:334:334))
        (PORT clrn (1048:1048:1048) (1051:1051:1051))
        (PORT ena (972:972:972) (1090:1090:1090))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_287\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1079:1079:1079) (1089:1089:1089))
        (PORT asdata (363:363:363) (402:402:402))
        (PORT clrn (1048:1048:1048) (1051:1051:1051))
        (PORT ena (972:972:972) (1090:1090:1090))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_287\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (112:112:112) (148:148:148))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_287\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1079:1079:1079) (1089:1089:1089))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1048:1048:1048) (1051:1051:1051))
        (PORT ena (972:972:972) (1090:1090:1090))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_287\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (162:162:162))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_287\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1079:1079:1079) (1089:1089:1089))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1048:1048:1048) (1051:1051:1051))
        (PORT ena (972:972:972) (1090:1090:1090))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_288\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1079:1079:1079) (1089:1089:1089))
        (PORT asdata (293:293:293) (336:336:336))
        (PORT clrn (1048:1048:1048) (1051:1051:1051))
        (PORT ena (972:972:972) (1090:1090:1090))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_290\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1077:1077:1077) (1087:1087:1087))
        (PORT asdata (466:466:466) (519:519:519))
        (PORT clrn (1047:1047:1047) (1050:1050:1050))
        (PORT ena (991:991:991) (1116:1116:1116))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_290\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1077:1077:1077) (1087:1087:1087))
        (PORT asdata (361:361:361) (405:405:405))
        (PORT clrn (1047:1047:1047) (1050:1050:1050))
        (PORT ena (991:991:991) (1116:1116:1116))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_290\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (157:157:157))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_290\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1077:1077:1077) (1087:1087:1087))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1047:1047:1047) (1050:1050:1050))
        (PORT ena (991:991:991) (1116:1116:1116))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_291\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1077:1077:1077) (1087:1087:1087))
        (PORT asdata (297:297:297) (338:338:338))
        (PORT clrn (1047:1047:1047) (1050:1050:1050))
        (PORT ena (991:991:991) (1116:1116:1116))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_293\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1077:1077:1077) (1087:1087:1087))
        (PORT asdata (354:354:354) (400:400:400))
        (PORT clrn (1047:1047:1047) (1050:1050:1050))
        (PORT ena (991:991:991) (1116:1116:1116))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_293\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1077:1077:1077) (1087:1087:1087))
        (PORT asdata (351:351:351) (392:392:392))
        (PORT clrn (1047:1047:1047) (1050:1050:1050))
        (PORT ena (991:991:991) (1116:1116:1116))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_293\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (126:126:126) (165:165:165))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_293\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1077:1077:1077) (1087:1087:1087))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1047:1047:1047) (1050:1050:1050))
        (PORT ena (991:991:991) (1116:1116:1116))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_294\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1077:1077:1077) (1087:1087:1087))
        (PORT asdata (451:451:451) (502:502:502))
        (PORT clrn (1047:1047:1047) (1050:1050:1050))
        (PORT ena (991:991:991) (1116:1116:1116))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_296\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1093:1093:1093) (1104:1104:1104))
        (PORT asdata (548:548:548) (623:623:623))
        (PORT clrn (1063:1063:1063) (1067:1067:1067))
        (PORT ena (779:779:779) (871:871:871))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_296\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1074:1074:1074) (1084:1084:1084))
        (PORT asdata (739:739:739) (830:830:830))
        (PORT clrn (1044:1044:1044) (1047:1047:1047))
        (PORT ena (1012:1012:1012) (1138:1138:1138))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_296\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1074:1074:1074) (1084:1084:1084))
        (PORT asdata (284:284:284) (322:322:322))
        (PORT clrn (1044:1044:1044) (1047:1047:1047))
        (PORT ena (1012:1012:1012) (1138:1138:1138))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_297\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (110:110:110) (146:146:146))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_297\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1074:1074:1074) (1084:1084:1084))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1044:1044:1044) (1047:1047:1047))
        (PORT ena (1012:1012:1012) (1138:1138:1138))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_299\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1074:1074:1074) (1084:1084:1084))
        (PORT asdata (295:295:295) (332:332:332))
        (PORT clrn (1044:1044:1044) (1047:1047:1047))
        (PORT ena (1012:1012:1012) (1138:1138:1138))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_299\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1074:1074:1074) (1084:1084:1084))
        (PORT asdata (282:282:282) (319:319:319))
        (PORT clrn (1044:1044:1044) (1047:1047:1047))
        (PORT ena (1012:1012:1012) (1138:1138:1138))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_299\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1074:1074:1074) (1084:1084:1084))
        (PORT asdata (380:380:380) (433:433:433))
        (PORT clrn (1044:1044:1044) (1047:1047:1047))
        (PORT ena (1012:1012:1012) (1138:1138:1138))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_300\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1074:1074:1074) (1084:1084:1084))
        (PORT asdata (362:362:362) (409:409:409))
        (PORT clrn (1044:1044:1044) (1047:1047:1047))
        (PORT ena (1012:1012:1012) (1138:1138:1138))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_302\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1080:1080:1080) (1090:1090:1090))
        (PORT asdata (377:377:377) (422:422:422))
        (PORT clrn (1050:1050:1050) (1053:1053:1053))
        (PORT ena (992:992:992) (1111:1111:1111))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_302\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_302\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1080:1080:1080) (1090:1090:1090))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1050:1050:1050) (1053:1053:1053))
        (PORT ena (992:992:992) (1111:1111:1111))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_302\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1080:1080:1080) (1090:1090:1090))
        (PORT asdata (292:292:292) (336:336:336))
        (PORT clrn (1050:1050:1050) (1053:1053:1053))
        (PORT ena (992:992:992) (1111:1111:1111))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_303\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1080:1080:1080) (1090:1090:1090))
        (PORT asdata (295:295:295) (333:333:333))
        (PORT clrn (1050:1050:1050) (1053:1053:1053))
        (PORT ena (992:992:992) (1111:1111:1111))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_305\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1067:1067:1067) (1076:1076:1076))
        (PORT asdata (510:510:510) (576:576:576))
        (PORT clrn (1036:1036:1036) (1039:1039:1039))
        (PORT ena (1172:1172:1172) (1327:1327:1327))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_305\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1067:1067:1067) (1076:1076:1076))
        (PORT asdata (504:504:504) (564:564:564))
        (PORT clrn (1036:1036:1036) (1039:1039:1039))
        (PORT ena (1172:1172:1172) (1327:1327:1327))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_305\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (156:156:156))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_305\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1067:1067:1067) (1076:1076:1076))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1036:1036:1036) (1039:1039:1039))
        (PORT ena (1172:1172:1172) (1327:1327:1327))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|config_shiftreg_306\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1067:1067:1067) (1076:1076:1076))
        (PORT asdata (294:294:294) (337:337:337))
        (PORT clrn (1036:1036:1036) (1039:1039:1039))
        (PORT ena (1172:1172:1172) (1327:1327:1327))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1067:1067:1067) (1076:1076:1076))
        (PORT asdata (286:286:286) (326:326:326))
        (PORT clrn (1036:1036:1036) (1039:1039:1039))
        (PORT ena (1172:1172:1172) (1327:1327:1327))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1065:1065:1065) (1075:1075:1075))
        (PORT asdata (440:440:440) (483:483:483))
        (PORT clrn (1035:1035:1035) (1038:1038:1038))
        (PORT ena (1035:1035:1035) (1159:1159:1159))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (112:112:112) (149:149:149))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1065:1065:1065) (1075:1075:1075))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1035:1035:1035) (1038:1038:1038))
        (PORT ena (1035:1035:1035) (1159:1159:1159))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (148:148:148))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1065:1065:1065) (1075:1075:1075))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1035:1035:1035) (1038:1038:1038))
        (PORT ena (1035:1035:1035) (1159:1159:1159))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (113:113:113) (150:150:150))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1065:1065:1065) (1075:1075:1075))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1035:1035:1035) (1038:1038:1038))
        (PORT ena (1035:1035:1035) (1159:1159:1159))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (110:110:110) (146:146:146))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1065:1065:1065) (1075:1075:1075))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1035:1035:1035) (1038:1038:1038))
        (PORT ena (1035:1035:1035) (1159:1159:1159))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1065:1065:1065) (1075:1075:1075))
        (PORT asdata (282:282:282) (319:319:319))
        (PORT clrn (1035:1035:1035) (1038:1038:1038))
        (PORT ena (1035:1035:1035) (1159:1159:1159))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1065:1065:1065) (1075:1075:1075))
        (PORT asdata (282:282:282) (319:319:319))
        (PORT clrn (1035:1035:1035) (1038:1038:1038))
        (PORT ena (1035:1035:1035) (1159:1159:1159))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[57\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1077:1077:1077) (1086:1086:1086))
        (PORT asdata (2499:2499:2499) (2837:2837:2837))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[61\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2341:2341:2341) (2648:2648:2648))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[61\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1071:1071:1071) (1080:1080:1080))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[58\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2384:2384:2384) (2702:2702:2702))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[58\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1066:1066:1066) (1074:1074:1074))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[60\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1078:1078:1078) (1087:1087:1087))
        (PORT asdata (2430:2430:2430) (2735:2735:2735))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim3\|output1a\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (601:601:601) (706:706:706))
        (PORT datab (453:453:453) (538:538:538))
        (PORT datac (453:453:453) (530:530:530))
        (PORT datad (189:189:189) (232:232:232))
        (IOPATH dataa combout (175:175:175) (168:168:168))
        (IOPATH datab combout (177:177:177) (167:167:167))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim3\|output1a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1078:1078:1078) (1087:1087:1087))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|condition_delay_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1050:1050:1050) (1057:1057:1057))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|condition_delay_reg\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (110:110:110) (146:146:146))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|condition_delay_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1050:1050:1050) (1057:1057:1057))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|condition_delay_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1048:1048:1048) (1055:1055:1055))
        (PORT asdata (629:629:629) (709:709:709))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|condition_delay_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1048:1048:1048) (1055:1055:1055))
        (PORT asdata (284:284:284) (321:321:321))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1065:1065:1065) (1075:1075:1075))
        (PORT asdata (283:283:283) (321:321:321))
        (PORT clrn (1035:1035:1035) (1038:1038:1038))
        (PORT ena (1035:1035:1035) (1159:1159:1159))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1065:1065:1065) (1075:1075:1075))
        (PORT asdata (284:284:284) (321:321:321))
        (PORT clrn (1035:1035:1035) (1038:1038:1038))
        (PORT ena (1035:1035:1035) (1159:1159:1159))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|trigger_config_deserialize\|dffs\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (115:115:115) (155:155:155))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|trigger_config_deserialize\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1065:1065:1065) (1075:1075:1075))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1035:1035:1035) (1038:1038:1038))
        (PORT ena (1035:1035:1035) (1159:1159:1159))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|trigger_config_deserialize\|dffs\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|trigger_config_deserialize\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1065:1065:1065) (1075:1075:1075))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1035:1035:1035) (1038:1038:1038))
        (PORT ena (1035:1035:1035) (1159:1159:1159))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|trigger_config_deserialize\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (148:148:148))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|trigger_config_deserialize\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1065:1065:1065) (1075:1075:1075))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1035:1035:1035) (1038:1038:1038))
        (PORT ena (1035:1035:1035) (1159:1159:1159))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|trigger_config_deserialize\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (330:330:330) (395:395:395))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|trigger_config_deserialize\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1072:1072:1072) (1082:1082:1082))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1042:1042:1042) (1045:1045:1045))
        (PORT ena (875:875:875) (984:984:984))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (124:124:124) (160:160:160))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1072:1072:1072) (1082:1082:1082))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1042:1042:1042) (1045:1045:1045))
        (PORT ena (875:875:875) (984:984:984))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (460:460:460) (537:537:537))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1063:1063:1063) (1073:1073:1073))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1033:1033:1033) (1036:1036:1036))
        (PORT ena (1120:1120:1120) (1247:1247:1247))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1063:1063:1063) (1073:1073:1073))
        (PORT asdata (295:295:295) (333:333:333))
        (PORT clrn (1033:1033:1033) (1036:1036:1036))
        (PORT ena (1120:1120:1120) (1247:1247:1247))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (159:159:159))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1063:1063:1063) (1073:1073:1073))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1033:1033:1033) (1036:1036:1036))
        (PORT ena (1120:1120:1120) (1247:1247:1247))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (123:123:123) (159:159:159))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1063:1063:1063) (1073:1073:1073))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1033:1033:1033) (1036:1036:1036))
        (PORT ena (1120:1120:1120) (1247:1247:1247))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1063:1063:1063) (1073:1073:1073))
        (PORT asdata (294:294:294) (331:331:331))
        (PORT clrn (1033:1033:1033) (1036:1036:1036))
        (PORT ena (1120:1120:1120) (1247:1247:1247))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1063:1063:1063) (1073:1073:1073))
        (PORT asdata (293:293:293) (330:330:330))
        (PORT clrn (1033:1033:1033) (1036:1036:1036))
        (PORT ena (1120:1120:1120) (1247:1247:1247))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1063:1063:1063) (1073:1073:1073))
        (PORT asdata (293:293:293) (330:330:330))
        (PORT clrn (1033:1033:1033) (1036:1036:1036))
        (PORT ena (1120:1120:1120) (1247:1247:1247))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (124:124:124) (161:161:161))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1063:1063:1063) (1073:1073:1073))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1033:1033:1033) (1036:1036:1036))
        (PORT ena (1120:1120:1120) (1247:1247:1247))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (158:158:158))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1063:1063:1063) (1073:1073:1073))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1033:1033:1033) (1036:1036:1036))
        (PORT ena (1120:1120:1120) (1247:1247:1247))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1063:1063:1063) (1073:1073:1073))
        (PORT asdata (293:293:293) (330:330:330))
        (PORT clrn (1033:1033:1033) (1036:1036:1036))
        (PORT ena (1120:1120:1120) (1247:1247:1247))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1063:1063:1063) (1073:1073:1073))
        (PORT asdata (293:293:293) (330:330:330))
        (PORT clrn (1033:1033:1033) (1036:1036:1036))
        (PORT ena (1120:1120:1120) (1247:1247:1247))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[1\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (363:363:363) (439:439:439))
        (PORT datab (360:360:360) (427:427:427))
        (IOPATH dataa combout (161:161:161) (154:154:154))
        (IOPATH dataa cout (211:211:211) (161:161:161))
        (IOPATH datab combout (159:159:159) (156:156:156))
        (IOPATH datab cout (213:213:213) (164:164:164))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[2\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (348:348:348) (413:413:413))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH dataa cout (211:211:211) (161:161:161))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[3\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (361:361:361) (441:441:441))
        (IOPATH dataa combout (175:175:175) (169:169:169))
        (IOPATH dataa cout (211:211:211) (161:161:161))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[4\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (355:355:355) (425:425:425))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH dataa cout (211:211:211) (161:161:161))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[5\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (347:347:347) (407:407:407))
        (IOPATH datab combout (181:181:181) (171:171:171))
        (IOPATH datab cout (213:213:213) (164:164:164))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|run)
    (DELAY
      (ABSOLUTE
        (PORT clk (1048:1048:1048) (1055:1055:1055))
        (PORT asdata (859:859:859) (970:970:970))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|final_trigger_set\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (111:111:111) (139:139:139))
        (PORT datad (125:125:125) (168:168:168))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1043:1043:1043) (1050:1050:1050))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1029:1029:1029) (1032:1032:1032))
        (PORT ena (615:615:615) (659:659:659))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (214:214:214) (268:268:268))
        (IOPATH datab combout (156:156:156) (166:166:166))
        (IOPATH datab cout (213:213:213) (164:164:164))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (202:202:202) (256:256:256))
        (IOPATH dataa combout (176:176:176) (165:165:165))
        (IOPATH dataa cout (211:211:211) (161:161:161))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~19)
    (DELAY
      (ABSOLUTE
        (PORT datac (166:166:166) (197:197:197))
        (PORT datad (356:356:356) (413:413:413))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|collect_data)
    (DELAY
      (ABSOLUTE
        (PORT datab (132:132:132) (184:184:184))
        (PORT datad (126:126:126) (169:169:169))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1042:1042:1042) (1049:1049:1049))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1028:1028:1028) (1031:1031:1031))
        (PORT ena (661:661:661) (726:726:726))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (215:215:215) (269:269:269))
        (IOPATH dataa combout (156:156:156) (162:162:162))
        (IOPATH dataa cout (211:211:211) (161:161:161))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~22)
    (DELAY
      (ABSOLUTE
        (PORT datac (167:167:167) (199:199:199))
        (PORT datad (359:359:359) (413:413:413))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1042:1042:1042) (1049:1049:1049))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1028:1028:1028) (1031:1031:1031))
        (PORT ena (661:661:661) (726:726:726))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (186:186:186))
        (IOPATH dataa combout (176:176:176) (165:165:165))
        (IOPATH dataa cout (211:211:211) (161:161:161))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (361:361:361) (421:421:421))
        (PORT datad (86:86:86) (102:102:102))
        (IOPATH dataa combout (158:158:158) (152:152:152))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1042:1042:1042) (1049:1049:1049))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1028:1028:1028) (1030:1030:1030))
        (PORT ena (720:720:720) (770:770:770))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (346:346:346) (414:414:414))
        (IOPATH dataa combout (156:156:156) (162:162:162))
        (IOPATH dataa cout (211:211:211) (161:161:161))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (169:169:169) (207:207:207))
        (PORT datad (321:321:321) (371:371:371))
        (IOPATH dataa combout (158:158:158) (152:152:152))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1047:1047:1047) (1054:1054:1054))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1033:1033:1033) (1036:1036:1036))
        (PORT ena (609:609:609) (661:661:661))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (183:183:183))
        (IOPATH datab combout (182:182:182) (167:167:167))
        (IOPATH datab cout (213:213:213) (164:164:164))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (362:362:362) (421:421:421))
        (PORT datad (86:86:86) (102:102:102))
        (IOPATH dataa combout (158:158:158) (152:152:152))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1042:1042:1042) (1049:1049:1049))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1028:1028:1028) (1030:1030:1030))
        (PORT ena (720:720:720) (770:770:770))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[6\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (378:378:378) (450:450:450))
        (IOPATH datab combout (158:158:158) (164:164:164))
        (IOPATH datab cout (213:213:213) (164:164:164))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[7\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (349:349:349) (409:409:409))
        (IOPATH datab combout (181:181:181) (171:171:171))
        (IOPATH datab cout (213:213:213) (164:164:164))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[8\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (372:372:372) (442:442:442))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH dataa cout (211:211:211) (161:161:161))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[9\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (355:355:355) (426:426:426))
        (IOPATH datab combout (181:181:181) (171:171:171))
        (IOPATH datab cout (213:213:213) (164:164:164))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[10\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT datab (354:354:354) (425:425:425))
        (IOPATH datab combout (158:158:158) (164:164:164))
        (IOPATH datab cout (213:213:213) (164:164:164))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1043:1043:1043) (1050:1050:1050))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1029:1029:1029) (1032:1032:1032))
        (PORT ena (615:615:615) (659:659:659))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[11\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (501:501:501) (585:585:585))
        (IOPATH dataa combout (175:175:175) (169:169:169))
        (IOPATH dataa cout (211:211:211) (161:161:161))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1043:1043:1043) (1050:1050:1050))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1029:1029:1029) (1032:1032:1032))
        (PORT ena (615:615:615) (659:659:659))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (187:187:187))
        (IOPATH dataa combout (156:156:156) (162:162:162))
        (IOPATH dataa cout (211:211:211) (161:161:161))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~34)
    (DELAY
      (ABSOLUTE
        (PORT datac (85:85:85) (106:106:106))
        (PORT datad (345:345:345) (394:394:394))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1042:1042:1042) (1049:1049:1049))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1028:1028:1028) (1030:1030:1030))
        (PORT ena (720:720:720) (770:770:770))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (330:330:330) (393:393:393))
        (PORT datab (122:122:122) (170:170:170))
        (PORT datac (285:285:285) (340:340:340))
        (PORT datad (328:328:328) (387:387:387))
        (IOPATH dataa combout (178:178:178) (168:168:168))
        (IOPATH datab combout (177:177:177) (167:167:167))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1043:1043:1043) (1050:1050:1050))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1029:1029:1029) (1032:1032:1032))
        (PORT ena (615:615:615) (659:659:659))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1043:1043:1043) (1050:1050:1050))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1029:1029:1029) (1032:1032:1032))
        (PORT ena (615:615:615) (659:659:659))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (390:390:390))
        (PORT datab (352:352:352) (427:427:427))
        (PORT datac (110:110:110) (150:150:150))
        (PORT datad (110:110:110) (146:146:146))
        (IOPATH dataa combout (177:177:177) (190:190:190))
        (IOPATH datab combout (179:179:179) (167:167:167))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[12\]\~34)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (178:178:178) (194:194:194))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1043:1043:1043) (1050:1050:1050))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1029:1029:1029) (1032:1032:1032))
        (PORT ena (615:615:615) (659:659:659))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~35)
    (DELAY
      (ABSOLUTE
        (PORT datad (206:206:206) (248:248:248))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (377:377:377) (439:439:439))
        (PORT datad (163:163:163) (190:190:190))
        (IOPATH dataa combout (158:158:158) (152:152:152))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1042:1042:1042) (1049:1049:1049))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1028:1028:1028) (1031:1031:1031))
        (PORT ena (661:661:661) (726:726:726))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (97:97:97) (128:128:128))
        (PORT datab (97:97:97) (124:124:124))
        (PORT datac (109:109:109) (149:149:149))
        (PORT datad (208:208:208) (254:254:254))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (338:338:338) (410:410:410))
        (IOPATH dataa combout (176:176:176) (169:169:169))
        (IOPATH dataa cout (211:211:211) (161:161:161))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (193:193:193) (233:233:233))
        (PORT datab (356:356:356) (423:423:423))
        (PORT datac (92:92:92) (117:117:117))
        (PORT datad (412:412:412) (472:472:472))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1048:1048:1048) (1055:1055:1055))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1034:1034:1034) (1036:1036:1036))
        (PORT ena (467:467:467) (499:499:499))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (212:212:212) (265:265:265))
        (IOPATH dataa combout (156:156:156) (162:162:162))
        (IOPATH dataa cout (211:211:211) (161:161:161))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (374:374:374) (435:435:435))
        (PORT datad (155:155:155) (180:180:180))
        (IOPATH dataa combout (158:158:158) (152:152:152))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1042:1042:1042) (1049:1049:1049))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1028:1028:1028) (1031:1031:1031))
        (PORT ena (661:661:661) (726:726:726))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (213:213:213) (269:269:269))
        (IOPATH dataa combout (176:176:176) (165:165:165))
        (IOPATH dataa cout (211:211:211) (161:161:161))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (374:374:374) (439:439:439))
        (PORT datad (165:165:165) (193:193:193))
        (IOPATH dataa combout (158:158:158) (152:152:152))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1042:1042:1042) (1049:1049:1049))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1028:1028:1028) (1031:1031:1031))
        (PORT ena (661:661:661) (726:726:726))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (139:139:139) (192:192:192))
        (PORT datab (137:137:137) (187:187:187))
        (PORT datac (332:332:332) (391:391:391))
        (PORT datad (125:125:125) (163:163:163))
        (IOPATH dataa combout (149:149:149) (148:148:148))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (330:330:330) (394:394:394))
        (PORT datab (353:353:353) (427:427:427))
        (PORT datac (314:314:314) (368:368:368))
        (PORT datad (329:329:329) (387:387:387))
        (IOPATH dataa combout (149:149:149) (148:148:148))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (204:204:204) (263:263:263))
        (PORT datab (137:137:137) (187:187:187))
        (PORT datac (127:127:127) (169:169:169))
        (PORT datad (127:127:127) (165:165:165))
        (IOPATH dataa combout (149:149:149) (148:148:148))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (99:99:99) (130:130:130))
        (PORT datab (161:161:161) (196:196:196))
        (PORT datac (86:86:86) (107:107:107))
        (PORT datad (133:133:133) (168:168:168))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[11\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (391:391:391))
        (PORT datab (354:354:354) (420:420:420))
        (PORT datac (318:318:318) (372:372:372))
        (PORT datad (181:181:181) (208:208:208))
        (IOPATH dataa combout (149:149:149) (148:148:148))
        (IOPATH datab combout (158:158:158) (166:166:166))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (200:200:200) (249:249:249))
        (IOPATH datab combout (156:156:156) (166:166:166))
        (IOPATH datab cout (213:213:213) (164:164:164))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (374:374:374) (439:439:439))
        (PORT datad (155:155:155) (180:180:180))
        (IOPATH dataa combout (158:158:158) (152:152:152))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1042:1042:1042) (1049:1049:1049))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1028:1028:1028) (1031:1031:1031))
        (PORT ena (661:661:661) (726:726:726))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (202:202:202) (257:257:257))
        (IOPATH datab combout (182:182:182) (167:167:167))
        (IOPATH datab cout (213:213:213) (164:164:164))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~13)
    (DELAY
      (ABSOLUTE
        (PORT datac (167:167:167) (199:199:199))
        (PORT datad (357:357:357) (413:413:413))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1042:1042:1042) (1049:1049:1049))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1028:1028:1028) (1031:1031:1031))
        (PORT ena (661:661:661) (726:726:726))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~16)
    (DELAY
      (ABSOLUTE
        (PORT datac (155:155:155) (186:186:186))
        (PORT datad (358:358:358) (414:414:414))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1042:1042:1042) (1049:1049:1049))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1028:1028:1028) (1031:1031:1031))
        (PORT ena (661:661:661) (726:726:726))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1043:1043:1043) (1050:1050:1050))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1029:1029:1029) (1032:1032:1032))
        (PORT ena (615:615:615) (659:659:659))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (188:188:188) (246:246:246))
        (PORT datab (137:137:137) (186:186:186))
        (PORT datac (276:276:276) (322:322:322))
        (PORT datad (122:122:122) (157:157:157))
        (IOPATH dataa combout (178:178:178) (168:168:168))
        (IOPATH datab combout (177:177:177) (167:167:167))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1043:1043:1043) (1050:1050:1050))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1029:1029:1029) (1032:1032:1032))
        (PORT ena (615:615:615) (659:659:659))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1043:1043:1043) (1050:1050:1050))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1029:1029:1029) (1032:1032:1032))
        (PORT ena (615:615:615) (659:659:659))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (203:203:203) (259:259:259))
        (PORT datab (297:297:297) (358:358:358))
        (PORT datac (123:123:123) (166:166:166))
        (PORT datad (126:126:126) (164:164:164))
        (IOPATH dataa combout (177:177:177) (190:190:190))
        (IOPATH datab combout (179:179:179) (167:167:167))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1043:1043:1043) (1050:1050:1050))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1029:1029:1029) (1032:1032:1032))
        (PORT ena (615:615:615) (659:659:659))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1043:1043:1043) (1050:1050:1050))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1029:1029:1029) (1032:1032:1032))
        (PORT ena (615:615:615) (659:659:659))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (139:139:139) (192:192:192))
        (PORT datab (288:288:288) (348:348:348))
        (PORT datac (172:172:172) (220:220:220))
        (PORT datad (125:125:125) (162:162:162))
        (IOPATH dataa combout (177:177:177) (190:190:190))
        (IOPATH datab combout (179:179:179) (167:167:167))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1043:1043:1043) (1050:1050:1050))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1029:1029:1029) (1032:1032:1032))
        (PORT ena (615:615:615) (659:659:659))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1042:1042:1042) (1049:1049:1049))
        (PORT asdata (505:505:505) (557:557:557))
        (PORT clrn (1028:1028:1028) (1031:1031:1031))
        (PORT ena (732:732:732) (789:789:789))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (199:199:199) (254:254:254))
        (PORT datab (345:345:345) (410:410:410))
        (PORT datad (125:125:125) (163:163:163))
        (IOPATH dataa combout (176:176:176) (165:165:165))
        (IOPATH datab combout (179:179:179) (193:193:193))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (99:99:99) (131:131:131))
        (PORT datab (98:98:98) (127:127:127))
        (PORT datac (85:85:85) (105:105:105))
        (PORT datad (86:86:86) (103:103:103))
        (IOPATH dataa combout (150:150:150) (152:152:152))
        (IOPATH datab combout (151:151:151) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (331:331:331) (388:388:388))
        (PORT datac (315:315:315) (366:366:366))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|final_trigger_set)
    (DELAY
      (ABSOLUTE
        (PORT clk (1041:1041:1041) (1048:1048:1048))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1027:1027:1027) (1030:1030:1030))
        (PORT ena (628:628:628) (688:688:688))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|process_0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (194:194:194) (233:233:233))
        (PORT datab (106:106:106) (138:138:138))
        (PORT datac (443:443:443) (515:515:515))
        (PORT datad (342:342:342) (403:403:403))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (436:436:436) (501:501:501))
        (PORT datad (91:91:91) (113:113:113))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1040:1040:1040) (1047:1047:1047))
        (PORT asdata (425:425:425) (453:453:453))
        (PORT clrn (1026:1026:1026) (1029:1029:1029))
        (PORT ena (616:616:616) (665:665:665))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1040:1040:1040) (1047:1047:1047))
        (PORT asdata (449:449:449) (476:476:476))
        (PORT clrn (1026:1026:1026) (1029:1029:1029))
        (PORT ena (616:616:616) (665:665:665))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (132:132:132) (179:179:179))
        (IOPATH datab combout (182:182:182) (171:171:171))
        (IOPATH datab cout (213:213:213) (164:164:164))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (470:470:470) (544:544:544))
        (PORT datac (173:173:173) (209:209:209))
        (IOPATH dataa combout (149:149:149) (148:148:148))
        (IOPATH datac combout (114:114:114) (117:117:117))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1040:1040:1040) (1047:1047:1047))
        (PORT asdata (671:671:671) (733:733:733))
        (PORT clrn (1026:1026:1026) (1029:1029:1029))
        (PORT ena (616:616:616) (665:665:665))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (132:132:132) (180:180:180))
        (IOPATH datab combout (156:156:156) (166:166:166))
        (IOPATH datab cout (213:213:213) (164:164:164))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (459:459:459) (531:531:531))
        (PORT datad (162:162:162) (190:190:190))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1040:1040:1040) (1047:1047:1047))
        (PORT asdata (450:450:450) (476:476:476))
        (PORT clrn (1026:1026:1026) (1029:1029:1029))
        (PORT ena (616:616:616) (665:665:665))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (191:191:191) (252:252:252))
        (IOPATH dataa combout (176:176:176) (165:165:165))
        (IOPATH dataa cout (211:211:211) (161:161:161))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (134:134:134) (184:184:184))
        (IOPATH dataa combout (156:156:156) (162:162:162))
        (IOPATH dataa cout (211:211:211) (161:161:161))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (451:451:451) (520:520:520))
        (PORT datad (162:162:162) (189:189:189))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1040:1040:1040) (1047:1047:1047))
        (PORT asdata (735:735:735) (803:803:803))
        (PORT clrn (1026:1026:1026) (1029:1029:1029))
        (PORT ena (616:616:616) (665:665:665))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (193:193:193) (255:255:255))
        (IOPATH dataa combout (176:176:176) (165:165:165))
        (IOPATH dataa cout (211:211:211) (161:161:161))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (479:479:479) (556:556:556))
        (PORT datac (178:178:178) (209:209:209))
        (IOPATH dataa combout (149:149:149) (148:148:148))
        (IOPATH datac combout (114:114:114) (117:117:117))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1040:1040:1040) (1047:1047:1047))
        (PORT asdata (455:455:455) (484:484:484))
        (PORT clrn (1026:1026:1026) (1029:1029:1029))
        (PORT ena (616:616:616) (665:665:665))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (299:299:299) (365:365:365))
        (IOPATH dataa combout (156:156:156) (162:162:162))
        (IOPATH dataa cout (211:211:211) (161:161:161))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (436:436:436) (500:500:500))
        (PORT datad (90:90:90) (111:111:111))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1040:1040:1040) (1047:1047:1047))
        (PORT asdata (270:270:270) (289:289:289))
        (PORT clrn (1026:1026:1026) (1029:1029:1029))
        (PORT ena (616:616:616) (665:665:665))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (194:194:194) (253:253:253))
        (IOPATH datab combout (182:182:182) (167:167:167))
        (IOPATH datab cout (213:213:213) (164:164:164))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~7)
    (DELAY
      (ABSOLUTE
        (PORT datac (89:89:89) (116:116:116))
        (PORT datad (424:424:424) (479:479:479))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1040:1040:1040) (1047:1047:1047))
        (PORT asdata (271:271:271) (289:289:289))
        (PORT clrn (1026:1026:1026) (1029:1029:1029))
        (PORT ena (616:616:616) (665:665:665))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (255:255:255))
        (IOPATH dataa combout (156:156:156) (162:162:162))
        (IOPATH dataa cout (211:211:211) (161:161:161))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (103:103:103) (133:133:133))
        (PORT datac (99:99:99) (120:120:120))
        (PORT datad (90:90:90) (109:109:109))
        (IOPATH dataa combout (150:150:150) (152:152:152))
        (IOPATH datab combout (151:151:151) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (189:189:189) (231:231:231))
        (PORT datab (574:574:574) (655:655:655))
        (PORT datac (172:172:172) (207:207:207))
        (PORT datad (162:162:162) (190:190:190))
        (IOPATH dataa combout (150:150:150) (152:152:152))
        (IOPATH datab combout (151:151:151) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~11)
    (DELAY
      (ABSOLUTE
        (PORT datac (456:456:456) (529:529:529))
        (PORT datad (169:169:169) (197:197:197))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1040:1040:1040) (1047:1047:1047))
        (PORT asdata (542:542:542) (581:581:581))
        (PORT clrn (1026:1026:1026) (1029:1029:1029))
        (PORT ena (616:616:616) (665:665:665))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (133:133:133) (181:181:181))
        (IOPATH datab combout (182:182:182) (167:167:167))
        (IOPATH datab cout (213:213:213) (164:164:164))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~8)
    (DELAY
      (ABSOLUTE
        (PORT datac (455:455:455) (527:527:527))
        (PORT datad (156:156:156) (181:181:181))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1040:1040:1040) (1047:1047:1047))
        (PORT asdata (765:765:765) (847:847:847))
        (PORT clrn (1026:1026:1026) (1029:1029:1029))
        (PORT ena (616:616:616) (665:665:665))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (133:133:133) (182:182:182))
        (IOPATH datab combout (156:156:156) (166:166:166))
        (IOPATH datab cout (213:213:213) (164:164:164))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~9)
    (DELAY
      (ABSOLUTE
        (PORT datac (451:451:451) (520:520:520))
        (PORT datad (168:168:168) (197:197:197))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1040:1040:1040) (1047:1047:1047))
        (PORT asdata (342:342:342) (370:370:370))
        (PORT clrn (1026:1026:1026) (1029:1029:1029))
        (PORT ena (616:616:616) (665:665:665))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (133:133:133) (181:181:181))
        (IOPATH datab combout (182:182:182) (167:167:167))
        (IOPATH datab cout (213:213:213) (164:164:164))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (475:475:475) (551:551:551))
        (PORT datac (158:158:158) (189:189:189))
        (IOPATH dataa combout (149:149:149) (148:148:148))
        (IOPATH datac combout (114:114:114) (117:117:117))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1040:1040:1040) (1047:1047:1047))
        (PORT asdata (461:461:461) (488:488:488))
        (PORT clrn (1026:1026:1026) (1029:1029:1029))
        (PORT ena (616:616:616) (665:665:665))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (134:134:134) (184:184:184))
        (IOPATH dataa combout (185:185:185) (190:190:190))
        (IOPATH cin combout (178:178:178) (194:194:194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (314:314:314))
        (PORT datab (184:184:184) (222:222:222))
        (PORT datac (159:159:159) (191:191:191))
        (PORT datad (156:156:156) (181:181:181))
        (IOPATH dataa combout (150:150:150) (152:152:152))
        (IOPATH datab combout (151:151:151) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|done\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (390:390:390))
        (PORT datab (331:331:331) (392:392:392))
        (PORT datad (347:347:347) (419:419:419))
        (IOPATH dataa combout (150:150:150) (152:152:152))
        (IOPATH datab combout (151:151:151) (156:156:156))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (443:443:443) (513:513:513))
        (PORT datab (327:327:327) (381:381:381))
        (PORT datac (314:314:314) (358:358:358))
        (PORT datad (89:89:89) (108:108:108))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (109:109:109) (143:143:143))
        (PORT datad (86:86:86) (104:104:104))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:is_buffer_wrapped)
    (DELAY
      (ABSOLUTE
        (PORT clk (1048:1048:1048) (1055:1055:1055))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1034:1034:1034) (1036:1036:1036))
        (PORT ena (467:467:467) (499:499:499))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|run\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (132:132:132) (184:184:184))
        (PORT datac (686:686:686) (799:799:799))
        (PORT datad (197:197:197) (243:243:243))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|run)
    (DELAY
      (ABSOLUTE
        (PORT clk (1048:1048:1048) (1055:1055:1055))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1034:1034:1034) (1037:1037:1037))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[71\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1077:1077:1077) (1085:1085:1085))
        (PORT asdata (1812:1812:1812) (2060:2060:2060))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:71\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (314:314:314) (379:379:379))
        (PORT datab (126:126:126) (176:176:176))
        (PORT datad (398:398:398) (463:463:463))
        (IOPATH dataa combout (161:161:161) (154:154:154))
        (IOPATH datab combout (171:171:171) (182:182:182))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_247\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1077:1077:1077) (1085:1085:1085))
        (PORT asdata (466:466:466) (520:520:520))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:71\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (175:175:175) (211:211:211))
        (PORT datab (304:304:304) (368:368:368))
        (PORT datac (179:179:179) (224:224:224))
        (PORT datad (118:118:118) (157:157:157))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (150:150:150) (166:166:166))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:71\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1077:1077:1077) (1085:1085:1085))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[69\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (980:980:980) (1005:1005:1005))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[69\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1086:1086:1086) (1095:1095:1095))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_16\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1086:1086:1086) (1095:1095:1095))
        (PORT asdata (297:297:297) (343:343:343))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:69\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (196:196:196) (256:256:256))
        (PORT datab (140:140:140) (202:202:202))
        (PORT datad (114:114:114) (154:154:154))
        (IOPATH dataa combout (178:178:178) (168:168:168))
        (IOPATH datab combout (158:158:158) (149:149:149))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:69\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (303:303:303) (368:368:368))
        (PORT datab (140:140:140) (201:201:201))
        (PORT datac (183:183:183) (233:233:233))
        (PORT datad (86:86:86) (103:103:103))
        (IOPATH dataa combout (158:158:158) (148:148:148))
        (IOPATH datab combout (158:158:158) (147:147:147))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:69\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1086:1086:1086) (1095:1095:1095))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[70\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1093:1093:1093) (1101:1101:1101))
        (PORT asdata (1561:1561:1561) (1788:1788:1788))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_19\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1093:1093:1093) (1101:1101:1101))
        (PORT asdata (304:304:304) (348:348:348))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:70\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (299:299:299) (360:360:360))
        (PORT datab (146:146:146) (201:201:201))
        (PORT datad (115:115:115) (153:153:153))
        (IOPATH dataa combout (178:178:178) (168:168:168))
        (IOPATH datab combout (158:158:158) (149:149:149))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:70\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (210:210:210) (266:266:266))
        (PORT datab (269:269:269) (312:312:312))
        (PORT datac (136:136:136) (185:185:185))
        (PORT datad (118:118:118) (157:157:157))
        (IOPATH dataa combout (149:149:149) (162:162:162))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:70\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1093:1093:1093) (1101:1101:1101))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[72\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1067:1067:1067) (1074:1074:1074))
        (PORT asdata (1292:1292:1292) (1465:1465:1465))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:72\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (377:377:377))
        (PORT datab (135:135:135) (184:184:184))
        (PORT datad (358:358:358) (428:428:428))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_244\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1067:1067:1067) (1074:1074:1074))
        (PORT asdata (373:373:373) (420:420:420))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:72\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (165:165:165) (204:204:204))
        (PORT datab (375:375:375) (455:455:455))
        (PORT datac (113:113:113) (156:156:156))
        (PORT datad (331:331:331) (394:394:394))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (171:171:171) (171:171:171))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:72\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1072:1072:1072) (1080:1080:1080))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (440:440:440))
        (PORT datab (757:757:757) (877:877:877))
        (PORT datac (605:605:605) (715:715:715))
        (PORT datad (341:341:341) (408:408:408))
        (IOPATH dataa combout (150:150:150) (152:152:152))
        (IOPATH datab combout (151:151:151) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE fifo_inst\|dcfifo_component\|auto_generated\|rdempty_eq_comp\|aneb_result_wire\[0\]\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (477:477:477) (533:533:533))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[76\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1081:1081:1081) (1090:1090:1090))
        (PORT asdata (487:487:487) (532:532:532))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:76\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (591:591:591) (690:690:690))
        (PORT datab (126:126:126) (177:177:177))
        (PORT datad (189:189:189) (231:231:231))
        (IOPATH dataa combout (158:158:158) (150:150:150))
        (IOPATH datab combout (177:177:177) (167:167:167))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_25\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1092:1092:1092) (1101:1101:1101))
        (PORT asdata (753:753:753) (839:839:839))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:76\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (590:590:590) (689:689:689))
        (PORT datab (98:98:98) (126:126:126))
        (PORT datac (181:181:181) (231:231:231))
        (PORT datad (113:113:113) (150:150:150))
        (IOPATH dataa combout (170:170:170) (169:169:169))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:76\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1092:1092:1092) (1101:1101:1101))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[74\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (484:484:484) (571:571:571))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[74\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1065:1065:1065) (1073:1073:1073))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:74\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (692:692:692) (825:825:825))
        (PORT datab (408:408:408) (480:480:480))
        (PORT datad (115:115:115) (154:154:154))
        (IOPATH dataa combout (158:158:158) (150:150:150))
        (IOPATH datab combout (177:177:177) (167:167:167))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_238\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1090:1090:1090) (1099:1099:1099))
        (PORT asdata (863:863:863) (992:992:992))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:74\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (256:256:256) (294:294:294))
        (PORT datab (130:130:130) (179:179:179))
        (PORT datac (679:679:679) (807:807:807))
        (PORT datad (285:285:285) (341:341:341))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:74\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1092:1092:1092) (1101:1101:1101))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[73\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (914:914:914) (1077:1077:1077))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[73\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1072:1072:1072) (1080:1080:1080))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_241\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1090:1090:1090) (1099:1099:1099))
        (PORT asdata (573:573:573) (645:645:645))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:73\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (127:127:127) (183:183:183))
        (PORT datab (127:127:127) (180:180:180))
        (PORT datad (205:205:205) (245:245:245))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:73\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (427:427:427))
        (PORT datab (98:98:98) (128:128:128))
        (PORT datac (133:133:133) (173:173:173))
        (PORT datad (305:305:305) (355:355:355))
        (IOPATH dataa combout (149:149:149) (162:162:162))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:73\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1072:1072:1072) (1080:1080:1080))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[75\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (981:981:981) (1006:1006:1006))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[75\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1087:1087:1087) (1095:1095:1095))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:75\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (130:130:130) (184:184:184))
        (PORT datab (196:196:196) (254:254:254))
        (PORT datad (325:325:325) (387:387:387))
        (IOPATH dataa combout (159:159:159) (154:154:154))
        (IOPATH datab combout (158:158:158) (166:166:166))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_22\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1093:1093:1093) (1101:1101:1101))
        (PORT asdata (500:500:500) (565:565:565))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:75\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (342:342:342))
        (PORT datab (123:123:123) (171:171:171))
        (PORT datac (327:327:327) (392:392:392))
        (PORT datad (193:193:193) (235:235:235))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (150:150:150) (166:166:166))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:75\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1093:1093:1093) (1101:1101:1101))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (640:640:640) (755:755:755))
        (PORT datab (630:630:630) (742:742:742))
        (PORT datac (342:342:342) (411:411:411))
        (PORT datad (591:591:591) (695:695:695))
        (IOPATH dataa combout (150:150:150) (152:152:152))
        (IOPATH datab combout (151:151:151) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[77\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (683:683:683) (775:775:775))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[77\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1066:1066:1066) (1074:1074:1074))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_28\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1074:1074:1074) (1081:1081:1081))
        (PORT asdata (708:708:708) (785:785:785))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:77\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (128:128:128) (182:182:182))
        (PORT datab (549:549:549) (636:636:636))
        (PORT datad (122:122:122) (159:159:159))
        (IOPATH dataa combout (170:170:170) (183:183:183))
        (IOPATH datab combout (159:159:159) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:77\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (196:196:196) (253:253:253))
        (PORT datab (547:547:547) (632:632:632))
        (PORT datac (278:278:278) (313:313:313))
        (PORT datad (115:115:115) (153:153:153))
        (IOPATH dataa combout (158:158:158) (148:148:148))
        (IOPATH datab combout (158:158:158) (147:147:147))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:77\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1074:1074:1074) (1081:1081:1081))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[78\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (465:465:465) (519:519:519))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[78\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1081:1081:1081) (1090:1090:1090))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_31\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1074:1074:1074) (1081:1081:1081))
        (PORT asdata (761:761:761) (851:851:851))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:78\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (597:597:597) (698:698:698))
        (PORT datab (302:302:302) (364:364:364))
        (PORT datad (296:296:296) (351:351:351))
        (IOPATH dataa combout (158:158:158) (150:150:150))
        (IOPATH datab combout (177:177:177) (167:167:167))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:78\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (598:598:598) (698:698:698))
        (PORT datab (195:195:195) (247:247:247))
        (PORT datac (87:87:87) (108:108:108))
        (PORT datad (183:183:183) (230:230:230))
        (IOPATH dataa combout (158:158:158) (148:148:148))
        (IOPATH datab combout (158:158:158) (147:147:147))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:78\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1074:1074:1074) (1081:1081:1081))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE stream_inst\|SLOE\~1_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (322:322:322) (377:377:377))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[79\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (274:274:274) (305:305:305))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[79\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1085:1085:1085) (1094:1094:1094))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:79\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (367:367:367) (443:443:443))
        (PORT datab (139:139:139) (195:195:195))
        (PORT datad (117:117:117) (155:155:155))
        (IOPATH dataa combout (178:178:178) (168:168:168))
        (IOPATH datab combout (158:158:158) (149:149:149))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_34\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1085:1085:1085) (1094:1094:1094))
        (PORT asdata (300:300:300) (346:346:346))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:79\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (338:338:338))
        (PORT datab (305:305:305) (365:365:365))
        (PORT datac (129:129:129) (178:178:178))
        (PORT datad (117:117:117) (155:155:155))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (150:150:150) (166:166:166))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:79\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1085:1085:1085) (1094:1094:1094))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[80\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1061:1061:1061) (1069:1069:1069))
        (PORT asdata (756:756:756) (833:833:833))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:80\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (186:186:186))
        (PORT datab (146:146:146) (202:202:202))
        (PORT datad (500:500:500) (598:598:598))
        (IOPATH dataa combout (178:178:178) (168:168:168))
        (IOPATH datab combout (158:158:158) (149:149:149))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_292\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1061:1061:1061) (1069:1069:1069))
        (PORT asdata (305:305:305) (349:349:349))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:80\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (274:274:274) (318:318:318))
        (PORT datab (146:146:146) (201:201:201))
        (PORT datac (114:114:114) (158:158:158))
        (PORT datad (111:111:111) (147:147:147))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (171:171:171) (171:171:171))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:80\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1061:1061:1061) (1069:1069:1069))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (339:339:339) (418:418:418))
        (PORT datab (355:355:355) (431:431:431))
        (PORT datac (452:452:452) (538:538:538))
        (PORT datad (111:111:111) (147:147:147))
        (IOPATH dataa combout (150:150:150) (152:152:152))
        (IOPATH datab combout (151:151:151) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[81\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1061:1061:1061) (1069:1069:1069))
        (PORT asdata (880:880:880) (1000:1000:1000))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_262\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1068:1068:1068) (1076:1076:1076))
        (PORT asdata (721:721:721) (802:802:802))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:81\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (305:305:305) (369:369:369))
        (PORT datab (130:130:130) (182:182:182))
        (PORT datad (117:117:117) (156:156:156))
        (IOPATH dataa combout (158:158:158) (150:150:150))
        (IOPATH datab combout (177:177:177) (167:167:167))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:81\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (404:404:404))
        (PORT datab (135:135:135) (182:182:182))
        (PORT datac (85:85:85) (106:106:106))
        (PORT datad (734:734:734) (837:837:837))
        (IOPATH dataa combout (158:158:158) (148:148:148))
        (IOPATH datab combout (158:158:158) (147:147:147))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:81\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1061:1061:1061) (1069:1069:1069))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[82\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (355:355:355) (424:424:424))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[82\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1056:1056:1056) (1063:1063:1063))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:82\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (205:205:205) (259:259:259))
        (PORT datab (133:133:133) (182:182:182))
        (PORT datad (581:581:581) (677:677:677))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_259\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1067:1067:1067) (1075:1075:1075))
        (PORT asdata (731:731:731) (815:815:815))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:82\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (332:332:332))
        (PORT datab (593:593:593) (696:696:696))
        (PORT datac (578:578:578) (676:676:676))
        (PORT datad (117:117:117) (157:157:157))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (150:150:150) (166:166:166))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:82\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1067:1067:1067) (1075:1075:1075))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[83\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (337:337:337) (396:396:396))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1061:1061:1061) (1068:1068:1068))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_256\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1067:1067:1067) (1075:1075:1075))
        (PORT asdata (705:705:705) (786:786:786))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:83\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (550:550:550) (642:642:642))
        (PORT datab (127:127:127) (180:180:180))
        (PORT datad (181:181:181) (227:227:227))
        (IOPATH dataa combout (158:158:158) (150:150:150))
        (IOPATH datab combout (177:177:177) (167:167:167))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:83\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (553:553:553) (645:645:645))
        (PORT datab (126:126:126) (174:174:174))
        (PORT datac (153:153:153) (183:183:183))
        (PORT datad (116:116:116) (153:153:153))
        (IOPATH dataa combout (158:158:158) (148:148:148))
        (IOPATH datab combout (158:158:158) (147:147:147))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:83\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1067:1067:1067) (1075:1075:1075))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[84\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (431:431:431) (488:488:488))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[84\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1067:1067:1067) (1074:1074:1074))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:84\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (188:188:188))
        (PORT datab (151:151:151) (204:204:204))
        (PORT datad (182:182:182) (226:226:226))
        (IOPATH dataa combout (178:178:178) (168:168:168))
        (IOPATH datab combout (158:158:158) (149:149:149))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_253\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1067:1067:1067) (1074:1074:1074))
        (PORT asdata (371:371:371) (412:412:412))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:84\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (100:100:100) (131:131:131))
        (PORT datab (148:148:148) (204:204:204))
        (PORT datac (179:179:179) (225:225:225))
        (PORT datad (185:185:185) (231:231:231))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (150:150:150) (166:166:166))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:84\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1067:1067:1067) (1074:1074:1074))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (125:125:125) (175:175:175))
        (PORT datab (355:355:355) (430:430:430))
        (PORT datac (340:340:340) (412:412:412))
        (PORT datad (316:316:316) (373:373:373))
        (IOPATH dataa combout (150:150:150) (152:152:152))
        (IOPATH datab combout (151:151:151) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (98:98:98) (130:130:130))
        (PORT datab (165:165:165) (199:199:199))
        (PORT datac (84:84:84) (105:105:105))
        (PORT datad (87:87:87) (104:104:104))
        (IOPATH dataa combout (150:150:150) (152:152:152))
        (IOPATH datab combout (151:151:151) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[89\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (340:340:340) (396:396:396))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[89\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1069:1069:1069) (1077:1077:1077))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:89\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (306:306:306) (373:373:373))
        (PORT datab (900:900:900) (1059:1059:1059))
        (PORT datad (116:116:116) (156:156:156))
        (IOPATH dataa combout (178:178:178) (168:168:168))
        (IOPATH datab combout (158:158:158) (149:149:149))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_277\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1069:1069:1069) (1077:1077:1077))
        (PORT asdata (1060:1060:1060) (1213:1213:1213))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:89\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (318:318:318))
        (PORT datab (123:123:123) (172:172:172))
        (PORT datac (885:885:885) (1040:1040:1040))
        (PORT datad (114:114:114) (153:153:153))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (150:150:150) (166:166:166))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:89\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1069:1069:1069) (1077:1077:1077))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[90\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1069:1069:1069) (1077:1077:1077))
        (PORT asdata (509:509:509) (567:567:567))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:90\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (130:130:130) (184:184:184))
        (PORT datab (126:126:126) (177:177:177))
        (PORT datad (208:208:208) (247:247:247))
        (IOPATH dataa combout (159:159:159) (154:154:154))
        (IOPATH datab combout (158:158:158) (166:166:166))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_274\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1069:1069:1069) (1076:1076:1076))
        (PORT asdata (488:488:488) (545:545:545))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:90\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (259:259:259) (303:303:303))
        (PORT datab (205:205:205) (261:261:261))
        (PORT datac (133:133:133) (174:174:174))
        (PORT datad (116:116:116) (154:154:154))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (150:150:150) (166:166:166))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:90\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1069:1069:1069) (1077:1077:1077))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[92\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (417:417:417) (478:478:478))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[92\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1068:1068:1068) (1076:1076:1076))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:92\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (196:196:196) (253:253:253))
        (PORT datab (129:129:129) (179:179:179))
        (PORT datad (196:196:196) (240:240:240))
        (IOPATH dataa combout (159:159:159) (154:154:154))
        (IOPATH datab combout (158:158:158) (166:166:166))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_268\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1068:1068:1068) (1076:1076:1076))
        (PORT asdata (307:307:307) (351:351:351))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:92\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (315:315:315))
        (PORT datab (192:192:192) (247:247:247))
        (PORT datac (138:138:138) (187:187:187))
        (PORT datad (114:114:114) (151:151:151))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (150:150:150) (166:166:166))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:92\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1068:1068:1068) (1076:1076:1076))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[91\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (431:431:431) (491:491:491))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[91\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1069:1069:1069) (1076:1076:1076))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:91\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (379:379:379))
        (PORT datab (137:137:137) (186:186:186))
        (PORT datad (117:117:117) (156:156:156))
        (IOPATH dataa combout (158:158:158) (150:150:150))
        (IOPATH datab combout (177:177:177) (167:167:167))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_271\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1069:1069:1069) (1076:1076:1076))
        (PORT asdata (476:476:476) (524:524:524))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:91\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (172:172:172) (207:207:207))
        (PORT datab (143:143:143) (197:197:197))
        (PORT datac (277:277:277) (328:328:328))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (150:150:150) (166:166:166))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:91\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1069:1069:1069) (1076:1076:1076))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (549:549:549))
        (PORT datab (191:191:191) (248:248:248))
        (PORT datac (275:275:275) (321:321:321))
        (PORT datad (189:189:189) (236:236:236))
        (IOPATH dataa combout (150:150:150) (152:152:152))
        (IOPATH datab combout (151:151:151) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[96\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (348:348:348) (419:419:419))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[96\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1043:1043:1043) (1049:1049:1049))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:96\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (210:210:210) (268:268:268))
        (PORT datab (460:460:460) (551:551:551))
        (PORT datad (183:183:183) (229:229:229))
        (IOPATH dataa combout (178:178:178) (168:168:168))
        (IOPATH datab combout (158:158:158) (149:149:149))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_298\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1058:1058:1058) (1065:1065:1065))
        (PORT asdata (704:704:704) (778:778:778))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:96\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (323:323:323) (374:374:374))
        (PORT datab (461:461:461) (552:552:552))
        (PORT datac (290:290:290) (342:342:342))
        (PORT datad (113:113:113) (151:151:151))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (150:150:150) (166:166:166))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:96\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1058:1058:1058) (1065:1065:1065))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[95\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1064:1064:1064) (1071:1071:1071))
        (PORT asdata (616:616:616) (689:689:689))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:95\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (234:234:234) (307:307:307))
        (PORT datab (135:135:135) (184:184:184))
        (PORT datad (115:115:115) (154:154:154))
        (IOPATH dataa combout (158:158:158) (150:150:150))
        (IOPATH datab combout (177:177:177) (167:167:167))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_301\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1064:1064:1064) (1071:1071:1071))
        (PORT asdata (390:390:390) (443:443:443))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:95\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (128:128:128) (184:184:184))
        (PORT datab (172:172:172) (206:206:206))
        (PORT datac (218:218:218) (279:279:279))
        (PORT datad (215:215:215) (269:269:269))
        (IOPATH dataa combout (149:149:149) (148:148:148))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:95\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1058:1058:1058) (1065:1065:1065))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[94\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (590:590:590) (681:681:681))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[94\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1050:1050:1050) (1057:1057:1057))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:94\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (190:190:190))
        (PORT datab (145:145:145) (200:200:200))
        (PORT datad (117:117:117) (156:156:156))
        (IOPATH dataa combout (178:178:178) (168:168:168))
        (IOPATH datab combout (158:158:158) (149:149:149))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_304\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1050:1050:1050) (1057:1057:1057))
        (PORT asdata (398:398:398) (448:448:448))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:94\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (335:335:335) (391:391:391))
        (PORT datab (297:297:297) (360:360:360))
        (PORT datac (225:225:225) (279:279:279))
        (PORT datad (117:117:117) (156:156:156))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (150:150:150) (166:166:166))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:94\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1050:1050:1050) (1057:1057:1057))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[93\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (463:463:463) (533:533:533))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[93\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1057:1057:1057) (1064:1064:1064))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:93\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (146:146:146) (202:202:202))
        (PORT datab (134:134:134) (182:182:182))
        (PORT datad (114:114:114) (153:153:153))
        (IOPATH dataa combout (158:158:158) (150:150:150))
        (IOPATH datab combout (177:177:177) (167:167:167))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_265\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1057:1057:1057) (1064:1064:1064))
        (PORT asdata (302:302:302) (343:343:343))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:93\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (100:100:100) (131:131:131))
        (PORT datab (208:208:208) (266:266:266))
        (PORT datac (110:110:110) (150:150:150))
        (PORT datad (280:280:280) (336:336:336))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (150:150:150) (166:166:166))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:93\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1057:1057:1057) (1064:1064:1064))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (207:207:207) (263:263:263))
        (PORT datab (205:205:205) (262:262:262))
        (PORT datac (438:438:438) (525:525:525))
        (PORT datad (111:111:111) (148:148:148))
        (IOPATH dataa combout (150:150:150) (152:152:152))
        (IOPATH datab combout (151:151:151) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[49\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1057:1057:1057) (1064:1064:1064))
        (PORT asdata (2296:2296:2296) (2582:2582:2582))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (499:499:499) (593:593:593))
        (PORT datab (130:130:130) (183:183:183))
        (PORT datad (119:119:119) (158:158:158))
        (IOPATH dataa combout (156:156:156) (150:150:150))
        (IOPATH datab combout (156:156:156) (149:149:149))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[50\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2404:2404:2404) (2752:2752:2752))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[50\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1057:1057:1057) (1064:1064:1064))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (145:145:145) (200:200:200))
        (PORT datab (133:133:133) (186:186:186))
        (PORT datad (127:127:127) (166:166:166))
        (IOPATH dataa combout (156:156:156) (150:150:150))
        (IOPATH datab combout (156:156:156) (149:149:149))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (98:98:98) (130:130:130))
        (PORT datab (220:220:220) (275:275:275))
        (PORT datad (154:154:154) (180:180:180))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (481:481:481) (584:584:584))
        (PORT datab (582:582:582) (684:684:684))
        (PORT datad (443:443:443) (518:518:518))
        (IOPATH dataa combout (178:178:178) (168:168:168))
        (IOPATH datab combout (156:156:156) (164:164:164))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (232:232:232) (303:303:303))
        (PORT datab (353:353:353) (426:426:426))
        (PORT datad (556:556:556) (620:620:620))
        (IOPATH dataa combout (150:150:150) (163:163:163))
        (IOPATH datab combout (156:156:156) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[51\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2018:2018:2018) (2283:2283:2283))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[51\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1057:1057:1057) (1064:1064:1064))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (208:208:208) (269:269:269))
        (PORT datab (198:198:198) (251:251:251))
        (PORT datad (186:186:186) (233:233:233))
        (IOPATH dataa combout (156:156:156) (150:150:150))
        (IOPATH datab combout (156:156:156) (149:149:149))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (422:422:422) (491:491:491))
        (PORT datab (408:408:408) (494:494:494))
        (PORT datac (440:440:440) (506:506:506))
        (PORT datad (352:352:352) (421:421:421))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (815:815:815) (981:981:981))
        (PORT datab (445:445:445) (518:518:518))
        (PORT datad (313:313:313) (374:374:374))
        (IOPATH dataa combout (156:156:156) (163:163:163))
        (IOPATH datab combout (177:177:177) (167:167:167))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (692:692:692) (846:846:846))
        (PORT datab (641:641:641) (739:739:739))
        (PORT datad (432:432:432) (503:503:503))
        (IOPATH dataa combout (156:156:156) (163:163:163))
        (IOPATH datab combout (177:177:177) (167:167:167))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (127:127:127) (179:179:179))
        (PORT datab (479:479:479) (566:566:566))
        (PORT datad (575:575:575) (670:670:670))
        (IOPATH dataa combout (156:156:156) (163:163:163))
        (IOPATH datab combout (177:177:177) (167:167:167))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (128:128:128) (181:181:181))
        (PORT datab (480:480:480) (569:569:569))
        (PORT datad (313:313:313) (372:372:372))
        (IOPATH dataa combout (177:177:177) (184:184:184))
        (IOPATH datab combout (179:179:179) (186:186:186))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (98:98:98) (130:130:130))
        (PORT datab (97:97:97) (126:126:126))
        (PORT datac (179:179:179) (208:208:208))
        (PORT datad (85:85:85) (102:102:102))
        (IOPATH dataa combout (150:150:150) (152:152:152))
        (IOPATH datab combout (151:151:151) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[46\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2246:2246:2246) (2566:2566:2566))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[46\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1041:1041:1041) (1048:1048:1048))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (457:457:457) (541:541:541))
        (PORT datab (205:205:205) (256:256:256))
        (PORT datad (118:118:118) (158:158:158))
        (IOPATH dataa combout (156:156:156) (150:150:150))
        (IOPATH datab combout (156:156:156) (149:149:149))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[45\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2124:2124:2124) (2431:2431:2431))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[45\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1050:1050:1050) (1056:1056:1056))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (187:187:187))
        (PORT datab (311:311:311) (374:374:374))
        (PORT datad (185:185:185) (229:229:229))
        (IOPATH dataa combout (156:156:156) (150:150:150))
        (IOPATH datab combout (156:156:156) (149:149:149))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (876:876:876) (1050:1050:1050))
        (PORT datab (434:434:434) (504:504:504))
        (PORT datad (85:85:85) (102:102:102))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[39\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1987:1987:1987) (2253:2253:2253))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[39\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1043:1043:1043) (1050:1050:1050))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (397:397:397) (495:495:495))
        (PORT datab (131:131:131) (184:184:184))
        (PORT datad (117:117:117) (156:156:156))
        (IOPATH dataa combout (156:156:156) (150:150:150))
        (IOPATH datab combout (156:156:156) (149:149:149))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[38\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1063:1063:1063) (1070:1070:1070))
        (PORT asdata (1986:1986:1986) (2216:2216:2216))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (202:202:202) (263:263:263))
        (PORT datab (204:204:204) (261:261:261))
        (PORT datad (134:134:134) (175:175:175))
        (IOPATH dataa combout (159:159:159) (154:154:154))
        (IOPATH datab combout (150:150:150) (166:166:166))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (316:316:316) (373:373:373))
        (PORT datab (607:607:607) (706:706:706))
        (PORT datad (254:254:254) (289:289:289))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[41\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1808:1808:1808) (2038:2038:2038))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[41\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1064:1064:1064) (1071:1071:1071))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (208:208:208) (262:262:262))
        (PORT datab (137:137:137) (187:187:187))
        (PORT datad (117:117:117) (158:158:158))
        (IOPATH dataa combout (156:156:156) (150:150:150))
        (IOPATH datab combout (156:156:156) (149:149:149))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[40\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1798:1798:1798) (2026:2026:2026))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[40\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1063:1063:1063) (1070:1070:1070))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (287:287:287))
        (PORT datab (130:130:130) (181:181:181))
        (PORT datad (120:120:120) (161:161:161))
        (IOPATH dataa combout (156:156:156) (150:150:150))
        (IOPATH datab combout (156:156:156) (149:149:149))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (411:411:411) (473:473:473))
        (PORT datab (442:442:442) (524:524:524))
        (PORT datad (259:259:259) (292:292:292))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[44\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2030:2030:2030) (2286:2286:2286))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[44\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1050:1050:1050) (1056:1056:1056))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (330:330:330) (399:399:399))
        (PORT datab (601:601:601) (697:697:697))
        (PORT datad (315:315:315) (381:381:381))
        (IOPATH dataa combout (159:159:159) (154:154:154))
        (IOPATH datab combout (150:150:150) (166:166:166))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[43\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1063:1063:1063) (1071:1071:1071))
        (PORT asdata (2448:2448:2448) (2736:2736:2736))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (189:189:189))
        (PORT datab (190:190:190) (246:246:246))
        (PORT datad (220:220:220) (270:270:270))
        (IOPATH dataa combout (149:149:149) (162:162:162))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (357:357:357) (435:435:435))
        (PORT datab (319:319:319) (376:376:376))
        (PORT datad (85:85:85) (103:103:103))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (435:435:435) (518:518:518))
        (PORT datab (303:303:303) (350:350:350))
        (PORT datac (546:546:546) (614:614:614))
        (PORT datad (186:186:186) (217:217:217))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[87\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (465:465:465) (548:548:548))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[87\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1057:1057:1057) (1064:1064:1064))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[86\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (589:589:589) (673:673:673))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[86\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1063:1063:1063) (1070:1070:1070))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (197:197:197) (254:254:254))
        (PORT datab (715:715:715) (821:821:821))
        (PORT datad (190:190:190) (234:234:234))
        (IOPATH dataa combout (177:177:177) (184:184:184))
        (IOPATH datab combout (179:179:179) (186:186:186))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[88\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1063:1063:1063) (1070:1070:1070))
        (PORT asdata (654:654:654) (726:726:726))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (340:340:340) (420:420:420))
        (PORT datab (344:344:344) (416:416:416))
        (PORT datad (791:791:791) (913:913:913))
        (IOPATH dataa combout (177:177:177) (184:184:184))
        (IOPATH datab combout (179:179:179) (186:186:186))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[85\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1061:1061:1061) (1068:1068:1068))
        (PORT asdata (845:845:845) (929:929:929))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (727:727:727) (844:844:844))
        (PORT datab (145:145:145) (199:199:199))
        (PORT datad (196:196:196) (237:237:237))
        (IOPATH dataa combout (177:177:177) (184:184:184))
        (IOPATH datab combout (179:179:179) (186:186:186))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (282:282:282) (325:325:325))
        (PORT datab (273:273:273) (312:312:312))
        (PORT datad (156:156:156) (179:179:179))
        (IOPATH dataa combout (150:150:150) (152:152:152))
        (IOPATH datab combout (151:151:151) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (100:100:100) (132:132:132))
        (PORT datab (97:97:97) (125:125:125))
        (PORT datac (83:83:83) (104:104:104))
        (PORT datad (683:683:683) (780:780:780))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (156:156:156) (149:149:149))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[67\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2155:2155:2155) (2446:2446:2446))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[67\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1082:1082:1082) (1091:1091:1091))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (186:186:186))
        (PORT datab (138:138:138) (191:191:191))
        (PORT datad (279:279:279) (332:332:332))
        (IOPATH dataa combout (159:159:159) (154:154:154))
        (IOPATH datab combout (150:150:150) (166:166:166))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[66\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1083:1083:1083) (1092:1092:1092))
        (PORT asdata (2353:2353:2353) (2641:2641:2641))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (208:208:208) (264:264:264))
        (PORT datab (151:151:151) (209:209:209))
        (PORT datad (119:119:119) (158:158:158))
        (IOPATH dataa combout (156:156:156) (150:150:150))
        (IOPATH datab combout (156:156:156) (149:149:149))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (197:197:197) (255:255:255))
        (PORT datab (178:178:178) (214:214:214))
        (PORT datad (372:372:372) (411:411:411))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[64\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1074:1074:1074) (1082:1082:1082))
        (PORT asdata (2367:2367:2367) (2658:2658:2658))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (207:207:207) (266:266:266))
        (PORT datab (130:130:130) (184:184:184))
        (PORT datad (130:130:130) (172:172:172))
        (IOPATH dataa combout (149:149:149) (162:162:162))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[65\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2086:2086:2086) (2360:2360:2360))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1083:1083:1083) (1092:1092:1092))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (138:138:138) (191:191:191))
        (PORT datab (363:363:363) (442:442:442))
        (PORT datad (120:120:120) (159:159:159))
        (IOPATH dataa combout (156:156:156) (150:150:150))
        (IOPATH datab combout (156:156:156) (149:149:149))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (98:98:98) (129:129:129))
        (PORT datab (126:126:126) (177:177:177))
        (PORT datad (250:250:250) (281:281:281))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[37\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1987:1987:1987) (2251:2251:2251))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1036:1036:1036) (1043:1043:1043))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (232:232:232) (295:295:295))
        (PORT datab (247:247:247) (309:309:309))
        (PORT datad (480:480:480) (570:570:570))
        (IOPATH dataa combout (149:149:149) (162:162:162))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[48\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1900:1900:1900) (2161:2161:2161))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[48\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1044:1044:1044) (1051:1051:1051))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~83)
    (DELAY
      (ABSOLUTE
        (PORT dataa (535:535:535) (639:639:639))
        (PORT datab (130:130:130) (181:181:181))
        (PORT datad (117:117:117) (156:156:156))
        (IOPATH dataa combout (156:156:156) (150:150:150))
        (IOPATH datab combout (156:156:156) (149:149:149))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (128:128:128) (181:181:181))
        (PORT datab (97:97:97) (126:126:126))
        (PORT datad (86:86:86) (103:103:103))
        (IOPATH dataa combout (158:158:158) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[59\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1066:1066:1066) (1074:1074:1074))
        (PORT asdata (2398:2398:2398) (2695:2695:2695))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (204:204:204) (266:266:266))
        (PORT datab (130:130:130) (180:180:180))
        (PORT datad (463:463:463) (546:546:546))
        (IOPATH dataa combout (159:159:159) (154:154:154))
        (IOPATH datab combout (150:150:150) (166:166:166))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[62\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2031:2031:2031) (2290:2290:2290))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[62\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1072:1072:1072) (1080:1080:1080))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (360:360:360) (450:450:450))
        (PORT datab (217:217:217) (278:278:278))
        (PORT datad (124:124:124) (162:162:162))
        (IOPATH dataa combout (149:149:149) (162:162:162))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~81)
    (DELAY
      (ABSOLUTE
        (PORT dataa (614:614:614) (723:723:723))
        (PORT datab (99:99:99) (127:127:127))
        (PORT datad (267:267:267) (298:298:298))
        (IOPATH dataa combout (158:158:158) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~85)
    (DELAY
      (ABSOLUTE
        (PORT dataa (547:547:547) (626:626:626))
        (PORT datab (430:430:430) (489:489:489))
        (PORT datac (442:442:442) (514:514:514))
        (PORT datad (654:654:654) (750:750:750))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (580:580:580) (670:670:670))
        (PORT datab (126:126:126) (177:177:177))
        (PORT datad (329:329:329) (386:386:386))
        (IOPATH dataa combout (177:177:177) (184:184:184))
        (IOPATH datab combout (179:179:179) (186:186:186))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (589:589:589) (686:686:686))
        (PORT datab (128:128:128) (179:179:179))
        (PORT datad (700:700:700) (800:800:800))
        (IOPATH dataa combout (177:177:177) (184:184:184))
        (IOPATH datab combout (179:179:179) (186:186:186))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[54\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1088:1088:1088) (1096:1096:1096))
        (PORT asdata (2457:2457:2457) (2774:2774:2774))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[53\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2276:2276:2276) (2587:2587:2587))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[53\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1050:1050:1050) (1057:1057:1057))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (338:338:338) (410:410:410))
        (PORT datab (578:578:578) (674:674:674))
        (PORT datad (637:637:637) (743:743:743))
        (IOPATH dataa combout (177:177:177) (184:184:184))
        (IOPATH datab combout (179:179:179) (186:186:186))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[55\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1088:1088:1088) (1096:1096:1096))
        (PORT asdata (2358:2358:2358) (2647:2647:2647))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[56\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2351:2351:2351) (2677:2677:2677))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[56\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1079:1079:1079) (1088:1088:1088))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (585:585:585) (693:693:693))
        (PORT datab (319:319:319) (384:384:384))
        (PORT datad (452:452:452) (549:549:549))
        (IOPATH dataa combout (178:178:178) (168:168:168))
        (IOPATH datab combout (156:156:156) (164:164:164))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (431:431:431) (528:528:528))
        (PORT datab (442:442:442) (531:531:531))
        (PORT datac (86:86:86) (108:108:108))
        (PORT datad (86:86:86) (103:103:103))
        (IOPATH dataa combout (150:150:150) (152:152:152))
        (IOPATH datab combout (151:151:151) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (334:334:334) (410:410:410))
        (PORT datab (692:692:692) (811:811:811))
        (PORT datad (325:325:325) (392:392:392))
        (IOPATH dataa combout (178:178:178) (168:168:168))
        (IOPATH datab combout (156:156:156) (164:164:164))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[47\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2157:2157:2157) (2433:2433:2433))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[47\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1041:1041:1041) (1048:1048:1048))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (565:565:565) (656:656:656))
        (PORT datab (126:126:126) (177:177:177))
        (PORT datad (431:431:431) (501:501:501))
        (IOPATH dataa combout (178:178:178) (168:168:168))
        (IOPATH datab combout (156:156:156) (164:164:164))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (958:958:958) (1107:1107:1107))
        (PORT datab (327:327:327) (393:393:393))
        (PORT datad (301:301:301) (357:357:357))
        (IOPATH dataa combout (177:177:177) (184:184:184))
        (IOPATH datab combout (179:179:179) (186:186:186))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[52\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1051:1051:1051) (1058:1058:1058))
        (PORT asdata (2242:2242:2242) (2534:2534:2534))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (129:129:129) (184:184:184))
        (PORT datab (324:324:324) (386:386:386))
        (PORT datad (198:198:198) (239:239:239))
        (IOPATH dataa combout (156:156:156) (163:163:163))
        (IOPATH datab combout (177:177:177) (167:167:167))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (98:98:98) (129:129:129))
        (PORT datab (164:164:164) (200:200:200))
        (PORT datac (256:256:256) (295:295:295))
        (PORT datad (87:87:87) (104:104:104))
        (IOPATH dataa combout (150:150:150) (152:152:152))
        (IOPATH datab combout (151:151:151) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[42\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1063:1063:1063) (1071:1071:1071))
        (PORT asdata (1992:1992:1992) (2220:2220:2220))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (158:158:158) (225:225:225))
        (PORT datab (596:596:596) (702:702:702))
        (PORT datad (602:602:602) (697:697:697))
        (IOPATH dataa combout (178:178:178) (168:168:168))
        (IOPATH datab combout (156:156:156) (164:164:164))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (314:314:314) (383:383:383))
        (PORT datab (126:126:126) (177:177:177))
        (PORT datad (186:186:186) (233:233:233))
        (IOPATH dataa combout (177:177:177) (184:184:184))
        (IOPATH datab combout (179:179:179) (186:186:186))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[68\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1086:1086:1086) (1095:1095:1095))
        (PORT asdata (2285:2285:2285) (2576:2576:2576))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (352:352:352))
        (PORT datab (208:208:208) (272:272:272))
        (PORT datad (349:349:349) (409:409:409))
        (IOPATH dataa combout (156:156:156) (163:163:163))
        (IOPATH datab combout (177:177:177) (167:167:167))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (129:129:129) (183:183:183))
        (PORT datab (149:149:149) (205:205:205))
        (PORT datad (343:343:343) (419:419:419))
        (IOPATH dataa combout (156:156:156) (163:163:163))
        (IOPATH datab combout (177:177:177) (167:167:167))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (182:182:182) (221:221:221))
        (PORT datab (162:162:162) (198:198:198))
        (PORT datac (313:313:313) (366:366:366))
        (PORT datad (85:85:85) (101:101:101))
        (IOPATH dataa combout (150:150:150) (152:152:152))
        (IOPATH datab combout (151:151:151) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (379:379:379))
        (PORT datab (196:196:196) (249:249:249))
        (PORT datad (188:188:188) (227:227:227))
        (IOPATH dataa combout (156:156:156) (163:163:163))
        (IOPATH datab combout (177:177:177) (167:167:167))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[63\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2194:2194:2194) (2482:2482:2482))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[63\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1067:1067:1067) (1074:1074:1074))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (476:476:476) (569:569:569))
        (PORT datab (129:129:129) (181:181:181))
        (PORT datad (352:352:352) (421:421:421))
        (IOPATH dataa combout (178:178:178) (168:168:168))
        (IOPATH datab combout (156:156:156) (164:164:164))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (128:128:128) (183:183:183))
        (PORT datab (519:519:519) (631:631:631))
        (PORT datad (759:759:759) (897:897:897))
        (IOPATH dataa combout (156:156:156) (163:163:163))
        (IOPATH datab combout (177:177:177) (167:167:167))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (463:463:463) (561:561:561))
        (PORT datab (127:127:127) (178:178:178))
        (PORT datad (455:455:455) (533:533:533))
        (IOPATH dataa combout (178:178:178) (168:168:168))
        (IOPATH datab combout (156:156:156) (164:164:164))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (98:98:98) (129:129:129))
        (PORT datab (100:100:100) (129:129:129))
        (PORT datac (85:85:85) (106:106:106))
        (PORT datad (87:87:87) (104:104:104))
        (IOPATH dataa combout (150:150:150) (152:152:152))
        (IOPATH datab combout (151:151:151) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (278:278:278) (326:326:326))
        (PORT datab (481:481:481) (574:574:574))
        (PORT datac (423:423:423) (481:481:481))
        (PORT datad (86:86:86) (103:103:103))
        (IOPATH dataa combout (150:150:150) (152:152:152))
        (IOPATH datab combout (151:151:151) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[32\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1494:1494:1494) (1715:1715:1715))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1073:1073:1073) (1081:1081:1081))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1079:1079:1079) (1087:1087:1087))
        (PORT asdata (1308:1308:1308) (1465:1465:1465))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (473:473:473) (564:564:564))
        (PORT datab (144:144:144) (206:206:206))
        (PORT datad (121:121:121) (158:158:158))
        (IOPATH dataa combout (156:156:156) (163:163:163))
        (IOPATH datab combout (177:177:177) (167:167:167))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (691:691:691) (774:774:774))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1056:1056:1056) (1063:1063:1063))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (813:813:813) (891:891:891))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1072:1072:1072) (1080:1080:1080))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (134:134:134) (184:184:184))
        (PORT datab (367:367:367) (453:453:453))
        (PORT datad (436:436:436) (505:505:505))
        (IOPATH dataa combout (156:156:156) (163:163:163))
        (IOPATH datab combout (177:177:177) (167:167:167))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1078:1078:1078) (1086:1086:1086))
        (PORT asdata (860:860:860) (929:929:929))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[27\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (917:917:917) (1018:1018:1018))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1078:1078:1078) (1086:1086:1086))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (126:126:126) (180:180:180))
        (PORT datab (215:215:215) (269:269:269))
        (PORT datad (294:294:294) (337:337:337))
        (IOPATH dataa combout (177:177:177) (184:184:184))
        (IOPATH datab combout (179:179:179) (186:186:186))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1073:1073:1073) (1081:1081:1081))
        (PORT asdata (799:799:799) (888:888:888))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1072:1072:1072) (1080:1080:1080))
        (PORT asdata (838:838:838) (940:940:940))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (459:459:459) (547:547:547))
        (PORT datab (349:349:349) (416:416:416))
        (PORT datad (439:439:439) (513:513:513))
        (IOPATH dataa combout (178:178:178) (168:168:168))
        (IOPATH datab combout (156:156:156) (164:164:164))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (165:165:165) (205:205:205))
        (PORT datab (99:99:99) (128:128:128))
        (PORT datac (84:84:84) (106:106:106))
        (PORT datad (154:154:154) (179:179:179))
        (IOPATH dataa combout (150:150:150) (152:152:152))
        (IOPATH datab combout (151:151:151) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (711:711:711) (804:804:804))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1039:1039:1039) (1045:1045:1045))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (846:846:846) (941:941:941))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1078:1078:1078) (1087:1087:1087))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (701:701:701) (808:808:808))
        (PORT datab (1108:1108:1108) (1285:1285:1285))
        (PORT datad (480:480:480) (561:561:561))
        (IOPATH dataa combout (177:177:177) (184:184:184))
        (IOPATH datab combout (179:179:179) (186:186:186))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (576:576:576) (647:647:647))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1089:1089:1089) (1098:1098:1098))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (873:873:873) (975:975:975))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1078:1078:1078) (1087:1087:1087))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (194:194:194) (250:250:250))
        (PORT datab (133:133:133) (180:180:180))
        (PORT datad (460:460:460) (547:547:547))
        (IOPATH dataa combout (156:156:156) (163:163:163))
        (IOPATH datab combout (177:177:177) (167:167:167))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1075:1075:1075) (1082:1082:1082))
        (PORT asdata (759:759:759) (835:835:835))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (822:822:822) (944:944:944))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1081:1081:1081) (1090:1090:1090))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (546:546:546))
        (PORT datab (125:125:125) (175:175:175))
        (PORT datad (432:432:432) (501:501:501))
        (IOPATH dataa combout (177:177:177) (184:184:184))
        (IOPATH datab combout (179:179:179) (186:186:186))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[20\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (818:818:818) (904:904:904))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1063:1063:1063) (1070:1070:1070))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (682:682:682) (757:757:757))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1083:1083:1083) (1092:1092:1092))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (126:126:126) (179:179:179))
        (PORT datab (522:522:522) (616:616:616))
        (PORT datad (437:437:437) (506:506:506))
        (IOPATH dataa combout (177:177:177) (184:184:184))
        (IOPATH datab combout (179:179:179) (186:186:186))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (98:98:98) (131:131:131))
        (PORT datab (280:280:280) (320:320:320))
        (PORT datac (168:168:168) (198:198:198))
        (PORT datad (85:85:85) (102:102:102))
        (IOPATH dataa combout (150:150:150) (152:152:152))
        (IOPATH datab combout (151:151:151) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1082:1082:1082) (1091:1091:1091))
        (PORT asdata (1030:1030:1030) (1141:1141:1141))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1086:1086:1086) (1096:1096:1096))
        (PORT asdata (848:848:848) (930:930:930))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (210:210:210) (266:266:266))
        (PORT datab (443:443:443) (520:520:520))
        (PORT datad (408:408:408) (480:480:480))
        (IOPATH dataa combout (177:177:177) (184:184:184))
        (IOPATH datab combout (179:179:179) (186:186:186))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1088:1088:1088) (1097:1097:1097))
        (PORT asdata (1044:1044:1044) (1141:1141:1141))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (672:672:672) (771:771:771))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1044:1044:1044) (1051:1051:1051))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (299:299:299) (364:364:364))
        (PORT datab (128:128:128) (178:178:178))
        (PORT datad (857:857:857) (1011:1011:1011))
        (IOPATH dataa combout (177:177:177) (184:184:184))
        (IOPATH datab combout (179:179:179) (186:186:186))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (998:998:998) (1114:1114:1114))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1086:1086:1086) (1094:1094:1094))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (977:977:977) (1088:1088:1088))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1086:1086:1086) (1094:1094:1094))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (127:127:127) (180:180:180))
        (PORT datab (622:622:622) (731:731:731))
        (PORT datad (717:717:717) (826:826:826))
        (IOPATH dataa combout (177:177:177) (184:184:184))
        (IOPATH datab combout (179:179:179) (186:186:186))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[36\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (585:585:585) (662:662:662))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1080:1080:1080) (1088:1088:1088))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[35\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (714:714:714) (801:801:801))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1089:1089:1089) (1098:1098:1098))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (363:363:363) (433:433:433))
        (PORT datab (127:127:127) (177:177:177))
        (PORT datad (307:307:307) (363:363:363))
        (IOPATH dataa combout (177:177:177) (184:184:184))
        (IOPATH datab combout (179:179:179) (186:186:186))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (98:98:98) (128:128:128))
        (PORT datab (97:97:97) (126:126:126))
        (PORT datac (155:155:155) (179:179:179))
        (PORT datad (85:85:85) (102:102:102))
        (IOPATH dataa combout (150:150:150) (152:152:152))
        (IOPATH datab combout (151:151:151) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[25\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (684:684:684) (776:776:776))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1091:1091:1091) (1099:1099:1099))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[26\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (880:880:880) (1015:1015:1015))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1092:1092:1092) (1100:1100:1100))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (324:324:324) (393:393:393))
        (PORT datab (440:440:440) (514:514:514))
        (PORT datad (624:624:624) (735:735:735))
        (IOPATH dataa combout (156:156:156) (163:163:163))
        (IOPATH datab combout (177:177:177) (167:167:167))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1055:1055:1055) (1062:1062:1062))
        (PORT asdata (900:900:900) (1006:1006:1006))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[24\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (701:701:701) (786:786:786))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1091:1091:1091) (1099:1099:1099))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (765:765:765) (900:900:900))
        (PORT datab (125:125:125) (175:175:175))
        (PORT datad (353:353:353) (416:416:416))
        (IOPATH dataa combout (178:178:178) (168:168:168))
        (IOPATH datab combout (156:156:156) (164:164:164))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (797:797:797) (883:883:883))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1055:1055:1055) (1062:1062:1062))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[22\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1024:1024:1024) (1154:1154:1154))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1047:1047:1047) (1054:1054:1054))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (130:130:130) (185:185:185))
        (PORT datab (796:796:796) (941:941:941))
        (PORT datad (936:936:936) (1091:1091:1091))
        (IOPATH dataa combout (156:156:156) (163:163:163))
        (IOPATH datab combout (177:177:177) (167:167:167))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[28\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (655:655:655) (754:754:754))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1075:1075:1075) (1083:1083:1083))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[29\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (947:947:947) (1053:1053:1053))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1073:1073:1073) (1080:1080:1080))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (542:542:542))
        (PORT datab (718:718:718) (827:827:827))
        (PORT datad (364:364:364) (442:442:442))
        (IOPATH dataa combout (178:178:178) (168:168:168))
        (IOPATH datab combout (156:156:156) (164:164:164))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (578:578:578) (662:662:662))
        (PORT datab (97:97:97) (125:125:125))
        (PORT datac (586:586:586) (666:666:666))
        (PORT datad (782:782:782) (878:878:878))
        (IOPATH dataa combout (150:150:150) (152:152:152))
        (IOPATH datab combout (151:151:151) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (556:556:556) (653:653:653))
        (PORT datab (293:293:293) (343:343:343))
        (PORT datac (271:271:271) (312:312:312))
        (PORT datad (298:298:298) (349:349:349))
        (IOPATH dataa combout (150:150:150) (152:152:152))
        (IOPATH datab combout (151:151:151) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (98:98:98) (129:129:129))
        (PORT datab (135:135:135) (184:184:184))
        (PORT datad (87:87:87) (105:105:105))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (138:138:138) (190:190:190))
        (PORT datab (801:801:801) (944:944:944))
        (PORT datad (117:117:117) (158:158:158))
        (IOPATH dataa combout (156:156:156) (150:150:150))
        (IOPATH datab combout (156:156:156) (149:149:149))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~93)
    (DELAY
      (ABSOLUTE
        (PORT dataa (729:729:729) (880:880:880))
        (PORT datab (359:359:359) (437:437:437))
        (PORT datad (128:128:128) (167:167:167))
        (IOPATH dataa combout (156:156:156) (150:150:150))
        (IOPATH datab combout (156:156:156) (149:149:149))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (167:167:167) (202:202:202))
        (PORT datab (325:325:325) (390:390:390))
        (PORT datad (167:167:167) (195:195:195))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~89)
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (289:289:289))
        (PORT datab (130:130:130) (182:182:182))
        (PORT datad (117:117:117) (158:158:158))
        (IOPATH dataa combout (156:156:156) (150:150:150))
        (IOPATH datab combout (156:156:156) (149:149:149))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (130:130:130) (185:185:185))
        (PORT datab (314:314:314) (386:386:386))
        (PORT datad (121:121:121) (162:162:162))
        (IOPATH dataa combout (156:156:156) (150:150:150))
        (IOPATH datab combout (156:156:156) (149:149:149))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~91)
    (DELAY
      (ABSOLUTE
        (PORT dataa (97:97:97) (128:128:128))
        (PORT datab (192:192:192) (246:246:246))
        (PORT datad (289:289:289) (324:324:324))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~96)
    (DELAY
      (ABSOLUTE
        (PORT dataa (624:624:624) (734:734:734))
        (PORT datab (207:207:207) (258:258:258))
        (PORT datad (185:185:185) (233:233:233))
        (IOPATH dataa combout (159:159:159) (154:154:154))
        (IOPATH datab combout (150:150:150) (166:166:166))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~95)
    (DELAY
      (ABSOLUTE
        (PORT dataa (339:339:339) (411:411:411))
        (PORT datab (130:130:130) (183:183:183))
        (PORT datad (125:125:125) (164:164:164))
        (IOPATH dataa combout (156:156:156) (150:150:150))
        (IOPATH datab combout (156:156:156) (149:149:149))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~97)
    (DELAY
      (ABSOLUTE
        (PORT dataa (547:547:547) (629:629:629))
        (PORT datab (129:129:129) (180:180:180))
        (PORT datad (86:86:86) (104:104:104))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~87)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (186:186:186))
        (PORT datab (135:135:135) (189:189:189))
        (PORT datad (134:134:134) (180:180:180))
        (IOPATH dataa combout (159:159:159) (154:154:154))
        (IOPATH datab combout (150:150:150) (166:166:166))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (209:209:209) (270:270:270))
        (PORT datab (920:920:920) (1061:1061:1061))
        (PORT datad (117:117:117) (158:158:158))
        (IOPATH dataa combout (156:156:156) (150:150:150))
        (IOPATH datab combout (156:156:156) (149:149:149))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (540:540:540))
        (PORT datab (413:413:413) (479:479:479))
        (PORT datad (86:86:86) (102:102:102))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~98)
    (DELAY
      (ABSOLUTE
        (PORT dataa (585:585:585) (681:681:681))
        (PORT datab (338:338:338) (397:397:397))
        (PORT datac (514:514:514) (581:581:581))
        (PORT datad (427:427:427) (481:481:481))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~99)
    (DELAY
      (ABSOLUTE
        (PORT dataa (195:195:195) (235:235:235))
        (PORT datab (99:99:99) (128:128:128))
        (PORT datac (459:459:459) (542:542:542))
        (PORT datad (410:410:410) (468:468:468))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~373)
    (DELAY
      (ABSOLUTE
        (PORT dataa (133:133:133) (192:192:192))
        (PORT datab (142:142:142) (197:197:197))
        (PORT datad (118:118:118) (161:161:161))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (156:156:156) (166:166:166))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~371)
    (DELAY
      (ABSOLUTE
        (PORT dataa (127:127:127) (180:180:180))
        (PORT datab (307:307:307) (372:372:372))
        (PORT datad (338:338:338) (402:402:402))
        (IOPATH dataa combout (156:156:156) (163:163:163))
        (IOPATH datab combout (177:177:177) (167:167:167))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~368)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (263:263:263))
        (PORT datab (873:873:873) (1008:1008:1008))
        (PORT datad (334:334:334) (400:400:400))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (156:156:156) (166:166:166))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~367)
    (DELAY
      (ABSOLUTE
        (PORT dataa (202:202:202) (263:263:263))
        (PORT datab (458:458:458) (547:547:547))
        (PORT datad (333:333:333) (399:399:399))
        (IOPATH dataa combout (156:156:156) (150:150:150))
        (IOPATH datab combout (156:156:156) (149:149:149))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~369)
    (DELAY
      (ABSOLUTE
        (PORT datab (97:97:97) (125:125:125))
        (PORT datad (154:154:154) (176:176:176))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~370)
    (DELAY
      (ABSOLUTE
        (PORT dataa (383:383:383) (452:452:452))
        (PORT datab (392:392:392) (477:477:477))
        (PORT datad (789:789:789) (910:910:910))
        (IOPATH dataa combout (178:178:178) (168:168:168))
        (IOPATH datab combout (156:156:156) (164:164:164))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~372)
    (DELAY
      (ABSOLUTE
        (PORT dataa (100:100:100) (131:131:131))
        (PORT datab (786:786:786) (889:889:889))
        (PORT datad (85:85:85) (101:101:101))
        (IOPATH dataa combout (158:158:158) (148:148:148))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_280\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1063:1063:1063) (1070:1070:1070))
        (PORT asdata (313:313:313) (361:361:361))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~365)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (381:381:381))
        (PORT datab (154:154:154) (213:213:213))
        (PORT datad (120:120:120) (159:159:159))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (156:156:156) (166:166:166))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~364)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (380:380:380))
        (PORT datab (154:154:154) (214:214:214))
        (PORT datad (120:120:120) (159:159:159))
        (IOPATH dataa combout (156:156:156) (150:150:150))
        (IOPATH datab combout (156:156:156) (149:149:149))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~362)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (197:197:197))
        (PORT datab (140:140:140) (192:192:192))
        (PORT datad (186:186:186) (232:232:232))
        (IOPATH dataa combout (156:156:156) (162:162:162))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~361)
    (DELAY
      (ABSOLUTE
        (PORT dataa (597:597:597) (692:692:692))
        (PORT datab (204:204:204) (263:263:263))
        (PORT datad (199:199:199) (246:246:246))
        (IOPATH dataa combout (159:159:159) (154:154:154))
        (IOPATH datab combout (150:150:150) (166:166:166))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~363)
    (DELAY
      (ABSOLUTE
        (PORT dataa (259:259:259) (301:301:301))
        (PORT datab (170:170:170) (203:203:203))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~366)
    (DELAY
      (ABSOLUTE
        (PORT dataa (98:98:98) (129:129:129))
        (PORT datab (97:97:97) (125:125:125))
        (PORT datad (300:300:300) (339:339:339))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~374)
    (DELAY
      (ABSOLUTE
        (PORT dataa (98:98:98) (129:129:129))
        (PORT datab (657:657:657) (753:753:753))
        (PORT datad (303:303:303) (346:346:346))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_199\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1082:1082:1082) (1091:1091:1091))
        (PORT asdata (486:486:486) (544:544:544))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~349)
    (DELAY
      (ABSOLUTE
        (PORT dataa (200:200:200) (256:256:256))
        (PORT datab (327:327:327) (395:395:395))
        (PORT datad (189:189:189) (234:234:234))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (156:156:156) (166:166:166))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~348)
    (DELAY
      (ABSOLUTE
        (PORT dataa (639:639:639) (752:752:752))
        (PORT datab (137:137:137) (186:186:186))
        (PORT datad (188:188:188) (232:232:232))
        (IOPATH dataa combout (156:156:156) (150:150:150))
        (IOPATH datab combout (156:156:156) (149:149:149))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~350)
    (DELAY
      (ABSOLUTE
        (PORT datab (578:578:578) (662:662:662))
        (PORT datad (252:252:252) (282:282:282))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_214\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1082:1082:1082) (1091:1091:1091))
        (PORT asdata (532:532:532) (596:596:596))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~352)
    (DELAY
      (ABSOLUTE
        (PORT dataa (372:372:372) (450:450:450))
        (PORT datab (206:206:206) (262:262:262))
        (PORT datad (512:512:512) (585:585:585))
        (IOPATH dataa combout (156:156:156) (162:162:162))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~351)
    (DELAY
      (ABSOLUTE
        (PORT dataa (370:370:370) (447:447:447))
        (PORT datab (204:204:204) (259:259:259))
        (PORT datad (511:511:511) (583:583:583))
        (IOPATH dataa combout (156:156:156) (150:150:150))
        (IOPATH datab combout (156:156:156) (149:149:149))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~353)
    (DELAY
      (ABSOLUTE
        (PORT dataa (167:167:167) (202:202:202))
        (PORT datab (397:397:397) (448:448:448))
        (PORT datad (369:369:369) (417:417:417))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~357)
    (DELAY
      (ABSOLUTE
        (PORT dataa (139:139:139) (193:193:193))
        (PORT datab (201:201:201) (258:258:258))
        (PORT datad (117:117:117) (158:158:158))
        (IOPATH dataa combout (156:156:156) (150:150:150))
        (IOPATH datab combout (156:156:156) (149:149:149))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~358)
    (DELAY
      (ABSOLUTE
        (PORT dataa (139:139:139) (194:194:194))
        (PORT datab (200:200:200) (256:256:256))
        (PORT datad (117:117:117) (157:157:157))
        (IOPATH dataa combout (156:156:156) (162:162:162))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_229\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1072:1072:1072) (1080:1080:1080))
        (PORT asdata (309:309:309) (354:354:354))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~355)
    (DELAY
      (ABSOLUTE
        (PORT dataa (205:205:205) (264:264:264))
        (PORT datab (150:150:150) (206:206:206))
        (PORT datad (188:188:188) (236:236:236))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (156:156:156) (166:166:166))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~354)
    (DELAY
      (ABSOLUTE
        (PORT dataa (207:207:207) (266:266:266))
        (PORT datab (151:151:151) (206:206:206))
        (PORT datad (185:185:185) (231:231:231))
        (IOPATH dataa combout (156:156:156) (150:150:150))
        (IOPATH datab combout (156:156:156) (149:149:149))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~356)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (321:321:321))
        (PORT datad (154:154:154) (176:176:176))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~359)
    (DELAY
      (ABSOLUTE
        (PORT dataa (689:689:689) (782:782:782))
        (PORT datab (98:98:98) (126:126:126))
        (PORT datad (308:308:308) (354:354:354))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_139\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1073:1073:1073) (1080:1080:1080))
        (PORT asdata (366:366:366) (407:407:407))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~337)
    (DELAY
      (ABSOLUTE
        (PORT dataa (133:133:133) (191:191:191))
        (PORT datab (146:146:146) (202:202:202))
        (PORT datad (294:294:294) (347:347:347))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (156:156:156) (166:166:166))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~336)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (186:186:186))
        (PORT datab (145:145:145) (199:199:199))
        (PORT datad (293:293:293) (345:345:345))
        (IOPATH dataa combout (156:156:156) (150:150:150))
        (IOPATH datab combout (156:156:156) (149:149:149))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~338)
    (DELAY
      (ABSOLUTE
        (PORT datab (168:168:168) (202:202:202))
        (PORT datad (275:275:275) (308:308:308))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_154\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1082:1082:1082) (1091:1091:1091))
        (PORT asdata (900:900:900) (1005:1005:1005))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~340)
    (DELAY
      (ABSOLUTE
        (PORT dataa (139:139:139) (192:192:192))
        (PORT datab (741:741:741) (856:856:856))
        (PORT datad (117:117:117) (156:156:156))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (156:156:156) (166:166:166))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~339)
    (DELAY
      (ABSOLUTE
        (PORT dataa (642:642:642) (756:756:756))
        (PORT datab (306:306:306) (367:367:367))
        (PORT datad (118:118:118) (158:158:158))
        (IOPATH dataa combout (156:156:156) (150:150:150))
        (IOPATH datab combout (156:156:156) (149:149:149))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~341)
    (DELAY
      (ABSOLUTE
        (PORT dataa (464:464:464) (535:535:535))
        (PORT datab (98:98:98) (128:128:128))
        (PORT datad (157:157:157) (182:182:182))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_184\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1082:1082:1082) (1091:1091:1091))
        (PORT asdata (642:642:642) (710:710:710))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~346)
    (DELAY
      (ABSOLUTE
        (PORT dataa (482:482:482) (564:564:564))
        (PORT datab (130:130:130) (184:184:184))
        (PORT datad (119:119:119) (157:157:157))
        (IOPATH dataa combout (156:156:156) (162:162:162))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~342)
    (DELAY
      (ABSOLUTE
        (PORT dataa (302:302:302) (371:371:371))
        (PORT datab (490:490:490) (587:587:587))
        (PORT datad (121:121:121) (162:162:162))
        (IOPATH dataa combout (156:156:156) (150:150:150))
        (IOPATH datab combout (156:156:156) (149:149:149))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_169\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1087:1087:1087) (1096:1096:1096))
        (PORT asdata (643:643:643) (728:728:728))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~343)
    (DELAY
      (ABSOLUTE
        (PORT dataa (305:305:305) (374:374:374))
        (PORT datab (484:484:484) (579:579:579))
        (PORT datad (116:116:116) (156:156:156))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (156:156:156) (166:166:166))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~344)
    (DELAY
      (ABSOLUTE
        (PORT datab (168:168:168) (201:201:201))
        (PORT datad (85:85:85) (101:101:101))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~345)
    (DELAY
      (ABSOLUTE
        (PORT dataa (481:481:481) (562:562:562))
        (PORT datab (131:131:131) (186:186:186))
        (PORT datad (117:117:117) (159:159:159))
        (IOPATH dataa combout (156:156:156) (150:150:150))
        (IOPATH datab combout (156:156:156) (149:149:149))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~347)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (337:337:337))
        (PORT datab (325:325:325) (371:371:371))
        (PORT datad (87:87:87) (103:103:103))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~360)
    (DELAY
      (ABSOLUTE
        (PORT dataa (620:620:620) (705:705:705))
        (PORT datab (98:98:98) (126:126:126))
        (PORT datac (305:305:305) (340:340:340))
        (PORT datad (459:459:459) (528:528:528))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_91\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1063:1063:1063) (1071:1071:1071))
        (PORT asdata (316:316:316) (369:369:369))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~327)
    (DELAY
      (ABSOLUTE
        (PORT dataa (158:158:158) (224:224:224))
        (PORT datab (130:130:130) (183:183:183))
        (PORT datad (189:189:189) (232:232:232))
        (IOPATH dataa combout (175:175:175) (169:169:169))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~323)
    (DELAY
      (ABSOLUTE
        (PORT dataa (434:434:434) (510:510:510))
        (PORT datab (202:202:202) (259:259:259))
        (PORT datad (187:187:187) (233:233:233))
        (IOPATH dataa combout (156:156:156) (150:150:150))
        (IOPATH datab combout (156:156:156) (149:149:149))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_76\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1050:1050:1050) (1057:1057:1057))
        (PORT asdata (594:594:594) (657:657:657))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~324)
    (DELAY
      (ABSOLUTE
        (PORT dataa (434:434:434) (510:510:510))
        (PORT datab (202:202:202) (259:259:259))
        (PORT datad (188:188:188) (233:233:233))
        (IOPATH dataa combout (156:156:156) (162:162:162))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~325)
    (DELAY
      (ABSOLUTE
        (PORT dataa (100:100:100) (131:131:131))
        (PORT datad (88:88:88) (104:104:104))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~326)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (196:196:196))
        (PORT datab (133:133:133) (187:187:187))
        (PORT datad (427:427:427) (489:489:489))
        (IOPATH dataa combout (159:159:159) (154:154:154))
        (IOPATH datab combout (150:150:150) (166:166:166))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~328)
    (DELAY
      (ABSOLUTE
        (PORT dataa (101:101:101) (133:133:133))
        (PORT datab (468:468:468) (550:550:550))
        (PORT datad (88:88:88) (106:106:106))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_106\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1082:1082:1082) (1091:1091:1091))
        (PORT asdata (635:635:635) (715:715:715))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~330)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (185:185:185))
        (PORT datab (478:478:478) (562:562:562))
        (PORT datad (118:118:118) (161:161:161))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (156:156:156) (166:166:166))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~329)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (192:192:192))
        (PORT datab (474:474:474) (558:558:558))
        (PORT datad (117:117:117) (157:157:157))
        (IOPATH dataa combout (156:156:156) (150:150:150))
        (IOPATH datab combout (156:156:156) (149:149:149))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~331)
    (DELAY
      (ABSOLUTE
        (PORT dataa (100:100:100) (132:132:132))
        (PORT datad (260:260:260) (295:295:295))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_121\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1073:1073:1073) (1081:1081:1081))
        (PORT asdata (732:732:732) (817:817:817))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~333)
    (DELAY
      (ABSOLUTE
        (PORT dataa (573:573:573) (671:671:671))
        (PORT datab (130:130:130) (183:183:183))
        (PORT datad (187:187:187) (229:229:229))
        (IOPATH dataa combout (175:175:175) (169:169:169))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~332)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (197:197:197))
        (PORT datab (458:458:458) (543:543:543))
        (PORT datad (121:121:121) (162:162:162))
        (IOPATH dataa combout (156:156:156) (150:150:150))
        (IOPATH datab combout (156:156:156) (149:149:149))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~334)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (388:388:388))
        (PORT datab (97:97:97) (126:126:126))
        (PORT datad (87:87:87) (103:103:103))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_58\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1090:1090:1090) (1099:1099:1099))
        (PORT asdata (752:752:752) (840:840:840))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~315)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (391:391:391))
        (PORT datab (592:592:592) (690:690:690))
        (PORT datad (205:205:205) (253:253:253))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (156:156:156) (166:166:166))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~314)
    (DELAY
      (ABSOLUTE
        (PORT dataa (597:597:597) (697:697:697))
        (PORT datab (221:221:221) (278:278:278))
        (PORT datad (204:204:204) (252:252:252))
        (IOPATH dataa combout (156:156:156) (150:150:150))
        (IOPATH datab combout (156:156:156) (149:149:149))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~311)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (187:187:187))
        (PORT datab (583:583:583) (682:682:682))
        (PORT datad (121:121:121) (162:162:162))
        (IOPATH dataa combout (156:156:156) (150:150:150))
        (IOPATH datab combout (156:156:156) (149:149:149))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_55\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1090:1090:1090) (1099:1099:1099))
        (PORT asdata (740:740:740) (830:830:830))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~312)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (188:188:188))
        (PORT datab (582:582:582) (682:682:682))
        (PORT datad (118:118:118) (161:161:161))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (156:156:156) (166:166:166))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~313)
    (DELAY
      (ABSOLUTE
        (PORT dataa (315:315:315) (367:367:367))
        (PORT datad (86:86:86) (102:102:102))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~316)
    (DELAY
      (ABSOLUTE
        (PORT dataa (165:165:165) (203:203:203))
        (PORT datab (97:97:97) (126:126:126))
        (PORT datad (180:180:180) (208:208:208))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~320)
    (DELAY
      (ABSOLUTE
        (PORT dataa (298:298:298) (364:364:364))
        (PORT datab (229:229:229) (288:288:288))
        (PORT datad (118:118:118) (158:158:158))
        (IOPATH dataa combout (156:156:156) (150:150:150))
        (IOPATH datab combout (156:156:156) (149:149:149))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_64\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1050:1050:1050) (1057:1057:1057))
        (PORT asdata (387:387:387) (436:436:436))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~321)
    (DELAY
      (ABSOLUTE
        (PORT dataa (297:297:297) (362:362:362))
        (PORT datab (228:228:228) (287:287:287))
        (PORT datad (117:117:117) (156:156:156))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (156:156:156) (166:166:166))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~317)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (357:357:357))
        (PORT datab (146:146:146) (205:205:205))
        (PORT datad (118:118:118) (158:158:158))
        (IOPATH dataa combout (156:156:156) (150:150:150))
        (IOPATH datab combout (156:156:156) (149:149:149))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_61\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1050:1050:1050) (1057:1057:1057))
        (PORT asdata (304:304:304) (351:351:351))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~318)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (360:360:360))
        (PORT datab (145:145:145) (203:203:203))
        (PORT datad (118:118:118) (158:158:158))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (156:156:156) (166:166:166))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~319)
    (DELAY
      (ABSOLUTE
        (PORT dataa (564:564:564) (648:648:648))
        (PORT datad (86:86:86) (101:101:101))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~322)
    (DELAY
      (ABSOLUTE
        (PORT dataa (98:98:98) (128:128:128))
        (PORT datab (98:98:98) (125:125:125))
        (PORT datad (261:261:261) (296:296:296))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~335)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (528:528:528))
        (PORT datab (456:456:456) (521:521:521))
        (PORT datac (304:304:304) (352:352:352))
        (PORT datad (415:415:415) (473:473:473))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~375)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (400:400:400))
        (PORT datab (418:418:418) (478:478:478))
        (PORT datad (85:85:85) (101:101:101))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~124)
    (DELAY
      (ABSOLUTE
        (PORT dataa (208:208:208) (264:264:264))
        (PORT datab (144:144:144) (205:205:205))
        (PORT datad (126:126:126) (164:164:164))
        (IOPATH dataa combout (149:149:149) (162:162:162))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~122)
    (DELAY
      (ABSOLUTE
        (PORT dataa (152:152:152) (212:212:212))
        (PORT datab (209:209:209) (265:265:265))
        (PORT datad (194:194:194) (239:239:239))
        (IOPATH dataa combout (159:159:159) (154:154:154))
        (IOPATH datab combout (150:150:150) (166:166:166))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~121)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (190:190:190))
        (PORT datab (157:157:157) (212:212:212))
        (PORT datad (186:186:186) (232:232:232))
        (IOPATH dataa combout (149:149:149) (162:162:162))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~123)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (343:343:343))
        (PORT datab (180:180:180) (215:215:215))
        (PORT datad (292:292:292) (345:345:345))
        (IOPATH dataa combout (158:158:158) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~119)
    (DELAY
      (ABSOLUTE
        (PORT dataa (213:213:213) (275:275:275))
        (PORT datab (134:134:134) (189:189:189))
        (PORT datad (118:118:118) (161:161:161))
        (IOPATH dataa combout (156:156:156) (150:150:150))
        (IOPATH datab combout (156:156:156) (149:149:149))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~120)
    (DELAY
      (ABSOLUTE
        (PORT datab (594:594:594) (695:695:695))
        (PORT datad (321:321:321) (370:370:370))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~125)
    (DELAY
      (ABSOLUTE
        (PORT dataa (167:167:167) (202:202:202))
        (PORT datab (128:128:128) (178:178:178))
        (PORT datac (87:87:87) (108:108:108))
        (PORT datad (85:85:85) (101:101:101))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~113)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (295:295:295))
        (PORT datab (131:131:131) (181:181:181))
        (PORT datad (206:206:206) (256:256:256))
        (IOPATH dataa combout (159:159:159) (154:154:154))
        (IOPATH datab combout (150:150:150) (166:166:166))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~114)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (260:260:260))
        (PORT datab (315:315:315) (380:380:380))
        (PORT datad (118:118:118) (157:157:157))
        (IOPATH dataa combout (156:156:156) (150:150:150))
        (IOPATH datab combout (156:156:156) (149:149:149))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~115)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (311:311:311))
        (PORT datab (584:584:584) (685:685:685))
        (PORT datad (423:423:423) (492:492:492))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~116)
    (DELAY
      (ABSOLUTE
        (PORT dataa (138:138:138) (193:193:193))
        (PORT datab (454:454:454) (536:536:536))
        (PORT datad (121:121:121) (162:162:162))
        (IOPATH dataa combout (156:156:156) (150:150:150))
        (IOPATH datab combout (156:156:156) (149:149:149))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~117)
    (DELAY
      (ABSOLUTE
        (PORT dataa (202:202:202) (260:260:260))
        (PORT datab (366:366:366) (441:441:441))
        (PORT datad (118:118:118) (161:161:161))
        (IOPATH dataa combout (156:156:156) (150:150:150))
        (IOPATH datab combout (156:156:156) (149:149:149))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~118)
    (DELAY
      (ABSOLUTE
        (PORT dataa (401:401:401) (453:453:453))
        (PORT datab (129:129:129) (179:179:179))
        (PORT datad (85:85:85) (101:101:101))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~109)
    (DELAY
      (ABSOLUTE
        (PORT dataa (213:213:213) (275:275:275))
        (PORT datab (138:138:138) (190:190:190))
        (PORT datad (117:117:117) (157:157:157))
        (IOPATH dataa combout (156:156:156) (150:150:150))
        (IOPATH datab combout (156:156:156) (149:149:149))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~110)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (190:190:190))
        (PORT datab (322:322:322) (392:392:392))
        (PORT datad (118:118:118) (158:158:158))
        (IOPATH dataa combout (156:156:156) (150:150:150))
        (IOPATH datab combout (156:156:156) (149:149:149))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~111)
    (DELAY
      (ABSOLUTE
        (PORT dataa (168:168:168) (203:203:203))
        (PORT datab (194:194:194) (252:252:252))
        (PORT datad (157:157:157) (181:181:181))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~106)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1050:1050:1050) (1241:1241:1241))
        (PORT datab (130:130:130) (183:183:183))
        (PORT datad (120:120:120) (159:159:159))
        (IOPATH dataa combout (156:156:156) (150:150:150))
        (IOPATH datab combout (156:156:156) (149:149:149))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~107)
    (DELAY
      (ABSOLUTE
        (PORT dataa (370:370:370) (439:439:439))
        (PORT datab (478:478:478) (567:567:567))
        (PORT datad (489:489:489) (566:566:566))
        (IOPATH dataa combout (149:149:149) (162:162:162))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~108)
    (DELAY
      (ABSOLUTE
        (PORT dataa (97:97:97) (128:128:128))
        (PORT datab (126:126:126) (175:175:175))
        (PORT datad (309:309:309) (354:354:354))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~104)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (377:377:377))
        (PORT datab (140:140:140) (192:192:192))
        (PORT datad (121:121:121) (161:161:161))
        (IOPATH dataa combout (156:156:156) (150:150:150))
        (IOPATH datab combout (156:156:156) (149:149:149))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~103)
    (DELAY
      (ABSOLUTE
        (PORT dataa (140:140:140) (193:193:193))
        (PORT datab (706:706:706) (814:814:814))
        (PORT datad (120:120:120) (160:160:160))
        (IOPATH dataa combout (156:156:156) (150:150:150))
        (IOPATH datab combout (156:156:156) (149:149:149))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~105)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (342:342:342))
        (PORT datab (96:96:96) (125:125:125))
        (PORT datac (474:474:474) (530:530:530))
        (PORT datad (122:122:122) (160:160:160))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~100)
    (DELAY
      (ABSOLUTE
        (PORT dataa (974:974:974) (1135:1135:1135))
        (PORT datab (130:130:130) (184:184:184))
        (PORT datad (117:117:117) (159:159:159))
        (IOPATH dataa combout (156:156:156) (150:150:150))
        (IOPATH datab combout (156:156:156) (149:149:149))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~101)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (382:382:382))
        (PORT datab (448:448:448) (543:543:543))
        (PORT datad (472:472:472) (549:549:549))
        (IOPATH dataa combout (149:149:149) (162:162:162))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~102)
    (DELAY
      (ABSOLUTE
        (PORT dataa (560:560:560) (635:635:635))
        (PORT datab (607:607:607) (686:686:686))
        (PORT datad (343:343:343) (399:399:399))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~112)
    (DELAY
      (ABSOLUTE
        (PORT dataa (316:316:316) (370:370:370))
        (PORT datab (335:335:335) (395:395:395))
        (PORT datac (84:84:84) (104:104:104))
        (PORT datad (258:258:258) (293:293:293))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~126)
    (DELAY
      (ABSOLUTE
        (PORT dataa (422:422:422) (480:480:480))
        (PORT datab (308:308:308) (358:358:358))
        (PORT datac (322:322:322) (378:378:378))
        (PORT datad (571:571:571) (654:654:654))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_112\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1083:1083:1083) (1092:1092:1092))
        (PORT asdata (311:311:311) (359:359:359))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~176)
    (DELAY
      (ABSOLUTE
        (PORT dataa (209:209:209) (266:266:266))
        (PORT datab (152:152:152) (211:211:211))
        (PORT datad (118:118:118) (160:160:160))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (156:156:156) (166:166:166))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_115\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1074:1074:1074) (1082:1082:1082))
        (PORT asdata (745:745:745) (831:831:831))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~175)
    (DELAY
      (ABSOLUTE
        (PORT dataa (585:585:585) (685:685:685))
        (PORT datab (202:202:202) (256:256:256))
        (PORT datad (118:118:118) (157:157:157))
        (IOPATH dataa combout (156:156:156) (162:162:162))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~177)
    (DELAY
      (ABSOLUTE
        (PORT dataa (331:331:331) (389:389:389))
        (PORT datab (97:97:97) (125:125:125))
        (PORT datad (330:330:330) (395:395:395))
        (IOPATH dataa combout (158:158:158) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_88\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1064:1064:1064) (1071:1071:1071))
        (PORT asdata (989:989:989) (1124:1124:1124))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~167)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (188:188:188))
        (PORT datab (702:702:702) (814:814:814))
        (PORT datad (220:220:220) (270:270:270))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (179:179:179) (171:171:171))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_94\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1064:1064:1064) (1071:1071:1071))
        (PORT asdata (307:307:307) (350:350:350))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~166)
    (DELAY
      (ABSOLUTE
        (PORT dataa (202:202:202) (256:256:256))
        (PORT datab (148:148:148) (202:202:202))
        (PORT datad (117:117:117) (156:156:156))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (156:156:156) (166:166:166))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~168)
    (DELAY
      (ABSOLUTE
        (PORT dataa (305:305:305) (374:374:374))
        (PORT datab (99:99:99) (127:127:127))
        (PORT datad (87:87:87) (104:104:104))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_97\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1068:1068:1068) (1076:1076:1076))
        (PORT asdata (389:389:389) (444:444:444))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~170)
    (DELAY
      (ABSOLUTE
        (PORT dataa (232:232:232) (298:298:298))
        (PORT datab (133:133:133) (188:188:188))
        (PORT datad (117:117:117) (157:157:157))
        (IOPATH dataa combout (156:156:156) (162:162:162))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_100\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1068:1068:1068) (1076:1076:1076))
        (PORT asdata (551:551:551) (638:638:638))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~169)
    (DELAY
      (ABSOLUTE
        (PORT dataa (394:394:394) (492:492:492))
        (PORT datab (129:129:129) (182:182:182))
        (PORT datad (117:117:117) (158:158:158))
        (IOPATH dataa combout (156:156:156) (162:162:162))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~171)
    (DELAY
      (ABSOLUTE
        (PORT dataa (130:130:130) (183:183:183))
        (PORT datab (100:100:100) (128:128:128))
        (PORT datad (253:253:253) (288:288:288))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_103\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1063:1063:1063) (1070:1070:1070))
        (PORT asdata (463:463:463) (511:511:511))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~173)
    (DELAY
      (ABSOLUTE
        (PORT dataa (202:202:202) (261:261:261))
        (PORT datab (205:205:205) (263:263:263))
        (PORT datad (132:132:132) (174:174:174))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (156:156:156) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_109\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1082:1082:1082) (1091:1091:1091))
        (PORT asdata (371:371:371) (425:425:425))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~172)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (189:189:189))
        (PORT datab (213:213:213) (277:277:277))
        (PORT datad (191:191:191) (230:230:230))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (156:156:156) (166:166:166))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~174)
    (DELAY
      (ABSOLUTE
        (PORT dataa (346:346:346) (415:415:415))
        (PORT datab (356:356:356) (438:438:438))
        (PORT datad (85:85:85) (102:102:102))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~178)
    (DELAY
      (ABSOLUTE
        (PORT dataa (435:435:435) (502:502:502))
        (PORT datab (439:439:439) (528:528:528))
        (PORT datac (294:294:294) (334:334:334))
        (PORT datad (448:448:448) (507:507:507))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_127\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1074:1074:1074) (1082:1082:1082))
        (PORT asdata (734:734:734) (822:822:822))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~183)
    (DELAY
      (ABSOLUTE
        (PORT dataa (208:208:208) (270:270:270))
        (PORT datab (570:570:570) (661:661:661))
        (PORT datad (118:118:118) (159:159:159))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (156:156:156) (166:166:166))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_130\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1074:1074:1074) (1082:1082:1082))
        (PORT asdata (696:696:696) (791:791:791))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~182)
    (DELAY
      (ABSOLUTE
        (PORT dataa (539:539:539) (644:644:644))
        (PORT datab (131:131:131) (184:184:184))
        (PORT datad (120:120:120) (160:160:160))
        (IOPATH dataa combout (156:156:156) (162:162:162))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~184)
    (DELAY
      (ABSOLUTE
        (PORT dataa (99:99:99) (130:130:130))
        (PORT datab (128:128:128) (177:177:177))
        (PORT datad (86:86:86) (101:101:101))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_118\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1074:1074:1074) (1082:1082:1082))
        (PORT asdata (468:468:468) (522:522:522))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~180)
    (DELAY
      (ABSOLUTE
        (PORT dataa (205:205:205) (264:264:264))
        (PORT datab (132:132:132) (184:184:184))
        (PORT datad (128:128:128) (168:168:168))
        (IOPATH dataa combout (156:156:156) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_124\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1073:1073:1073) (1081:1081:1081))
        (PORT asdata (766:766:766) (855:855:855))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~179)
    (DELAY
      (ABSOLUTE
        (PORT dataa (362:362:362) (452:452:452))
        (PORT datab (606:606:606) (705:705:705))
        (PORT datad (127:127:127) (165:165:165))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (179:179:179) (171:171:171))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~181)
    (DELAY
      (ABSOLUTE
        (PORT dataa (261:261:261) (303:303:303))
        (PORT datab (162:162:162) (196:196:196))
        (PORT datad (122:122:122) (159:159:159))
        (IOPATH dataa combout (158:158:158) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_133\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1080:1080:1080) (1088:1088:1088))
        (PORT asdata (796:796:796) (902:902:902))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~186)
    (DELAY
      (ABSOLUTE
        (PORT dataa (636:636:636) (755:755:755))
        (PORT datab (138:138:138) (187:187:187))
        (PORT datad (122:122:122) (158:158:158))
        (IOPATH dataa combout (175:175:175) (169:169:169))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_142\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1075:1075:1075) (1083:1083:1083))
        (PORT asdata (473:473:473) (524:524:524))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~185)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (187:187:187))
        (PORT datab (135:135:135) (189:189:189))
        (PORT datad (134:134:134) (177:177:177))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (156:156:156) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~187)
    (DELAY
      (ABSOLUTE
        (PORT dataa (953:953:953) (1105:1105:1105))
        (PORT datab (318:318:318) (375:375:375))
        (PORT datad (86:86:86) (101:101:101))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_148\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1092:1092:1092) (1100:1100:1100))
        (PORT asdata (471:471:471) (535:535:535))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~188)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (193:193:193))
        (PORT datab (312:312:312) (385:385:385))
        (PORT datad (116:116:116) (155:155:155))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (156:156:156) (166:166:166))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_145\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1092:1092:1092) (1100:1100:1100))
        (PORT asdata (491:491:491) (550:550:550))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~189)
    (DELAY
      (ABSOLUTE
        (PORT dataa (207:207:207) (267:267:267))
        (PORT datab (918:918:918) (1059:1059:1059))
        (PORT datad (118:118:118) (157:157:157))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (156:156:156) (166:166:166))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~190)
    (DELAY
      (ABSOLUTE
        (PORT dataa (276:276:276) (321:321:321))
        (PORT datab (125:125:125) (175:175:175))
        (PORT datad (85:85:85) (101:101:101))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~191)
    (DELAY
      (ABSOLUTE
        (PORT dataa (561:561:561) (667:667:667))
        (PORT datab (441:441:441) (505:505:505))
        (PORT datac (84:84:84) (106:106:106))
        (PORT datad (541:541:541) (626:626:626))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_178\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1077:1077:1077) (1086:1086:1086))
        (PORT asdata (461:461:461) (508:508:508))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~201)
    (DELAY
      (ABSOLUTE
        (PORT dataa (199:199:199) (257:257:257))
        (PORT datab (300:300:300) (358:358:358))
        (PORT datad (117:117:117) (157:157:157))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (156:156:156) (166:166:166))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_175\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1077:1077:1077) (1086:1086:1086))
        (PORT asdata (1015:1015:1015) (1147:1147:1147))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~202)
    (DELAY
      (ABSOLUTE
        (PORT dataa (975:975:975) (1136:1136:1136))
        (PORT datab (130:130:130) (183:183:183))
        (PORT datad (118:118:118) (158:158:158))
        (IOPATH dataa combout (156:156:156) (162:162:162))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~203)
    (DELAY
      (ABSOLUTE
        (PORT dataa (98:98:98) (129:129:129))
        (PORT datab (420:420:420) (493:493:493))
        (PORT datad (153:153:153) (177:177:177))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_163\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1083:1083:1083) (1092:1092:1092))
        (PORT asdata (784:784:784) (881:881:881))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~195)
    (DELAY
      (ABSOLUTE
        (PORT dataa (625:625:625) (735:735:735))
        (PORT datab (208:208:208) (261:261:261))
        (PORT datad (186:186:186) (235:235:235))
        (IOPATH dataa combout (175:175:175) (169:169:169))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_160\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1083:1083:1083) (1092:1092:1092))
        (PORT asdata (897:897:897) (1016:1016:1016))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~196)
    (DELAY
      (ABSOLUTE
        (PORT dataa (739:739:739) (870:870:870))
        (PORT datab (129:129:129) (179:179:179))
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH dataa combout (175:175:175) (169:169:169))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~197)
    (DELAY
      (ABSOLUTE
        (PORT dataa (182:182:182) (219:219:219))
        (PORT datab (134:134:134) (182:182:182))
        (PORT datad (958:958:958) (1081:1081:1081))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_172\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1087:1087:1087) (1096:1096:1096))
        (PORT asdata (605:605:605) (689:689:689))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~198)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (382:382:382))
        (PORT datab (446:446:446) (540:540:540))
        (PORT datad (472:472:472) (549:549:549))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (179:179:179) (171:171:171))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_166\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1083:1083:1083) (1092:1092:1092))
        (PORT asdata (496:496:496) (553:553:553))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~199)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (408:408:408))
        (PORT datab (131:131:131) (184:184:184))
        (PORT datad (125:125:125) (163:163:163))
        (IOPATH dataa combout (156:156:156) (162:162:162))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~200)
    (DELAY
      (ABSOLUTE
        (PORT dataa (134:134:134) (186:186:186))
        (PORT datab (316:316:316) (371:371:371))
        (PORT datad (477:477:477) (542:542:542))
        (IOPATH dataa combout (158:158:158) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_151\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1091:1091:1091) (1099:1099:1099))
        (PORT asdata (385:385:385) (434:434:434))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~193)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (288:288:288))
        (PORT datab (133:133:133) (186:186:186))
        (PORT datad (118:118:118) (157:157:157))
        (IOPATH dataa combout (156:156:156) (162:162:162))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_157\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1082:1082:1082) (1091:1091:1091))
        (PORT asdata (889:889:889) (1029:1029:1029))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~192)
    (DELAY
      (ABSOLUTE
        (PORT dataa (733:733:733) (883:883:883))
        (PORT datab (362:362:362) (442:442:442))
        (PORT datad (125:125:125) (163:163:163))
        (IOPATH dataa combout (156:156:156) (162:162:162))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~194)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (424:424:424))
        (PORT datab (329:329:329) (386:386:386))
        (PORT datad (159:159:159) (185:185:185))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~204)
    (DELAY
      (ABSOLUTE
        (PORT dataa (331:331:331) (392:392:392))
        (PORT datab (405:405:405) (466:466:466))
        (PORT datac (85:85:85) (106:106:106))
        (PORT datad (86:86:86) (103:103:103))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~153)
    (DELAY
      (ABSOLUTE
        (PORT dataa (133:133:133) (192:192:192))
        (PORT datab (142:142:142) (194:194:194))
        (PORT datad (120:120:120) (159:159:159))
        (IOPATH dataa combout (156:156:156) (150:150:150))
        (IOPATH datab combout (156:156:156) (149:149:149))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~154)
    (DELAY
      (ABSOLUTE
        (PORT dataa (232:232:232) (298:298:298))
        (PORT datab (129:129:129) (181:181:181))
        (PORT datad (193:193:193) (237:237:237))
        (IOPATH dataa combout (159:159:159) (154:154:154))
        (IOPATH datab combout (150:150:150) (166:166:166))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~155)
    (DELAY
      (ABSOLUTE
        (PORT dataa (98:98:98) (129:129:129))
        (PORT datab (350:350:350) (427:427:427))
        (PORT datac (113:113:113) (157:157:157))
        (PORT datad (308:308:308) (353:353:353))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_85\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1052:1052:1052) (1058:1058:1058))
        (PORT asdata (459:459:459) (508:508:508))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~162)
    (DELAY
      (ABSOLUTE
        (PORT dataa (334:334:334) (404:404:404))
        (PORT datab (299:299:299) (358:358:358))
        (PORT datad (341:341:341) (403:403:403))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (156:156:156) (166:166:166))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_82\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1052:1052:1052) (1058:1058:1058))
        (PORT asdata (721:721:721) (807:807:807))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~163)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (185:185:185))
        (PORT datab (561:561:561) (656:656:656))
        (PORT datad (186:186:186) (228:228:228))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (156:156:156) (166:166:166))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~164)
    (DELAY
      (ABSOLUTE
        (PORT dataa (98:98:98) (128:128:128))
        (PORT datab (125:125:125) (175:175:175))
        (PORT datad (87:87:87) (103:103:103))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_67\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1057:1057:1057) (1064:1064:1064))
        (PORT asdata (298:298:298) (338:338:338))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~157)
    (DELAY
      (ABSOLUTE
        (PORT dataa (299:299:299) (367:367:367))
        (PORT datab (138:138:138) (189:189:189))
        (PORT datad (185:185:185) (232:232:232))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (156:156:156) (166:166:166))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_70\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1057:1057:1057) (1064:1064:1064))
        (PORT asdata (829:829:829) (923:923:923))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~156)
    (DELAY
      (ABSOLUTE
        (PORT dataa (202:202:202) (255:255:255))
        (PORT datab (129:129:129) (180:180:180))
        (PORT datad (137:137:137) (181:181:181))
        (IOPATH dataa combout (156:156:156) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~158)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (186:186:186))
        (PORT datab (97:97:97) (125:125:125))
        (PORT datad (254:254:254) (284:284:284))
        (IOPATH dataa combout (158:158:158) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_73\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1058:1058:1058) (1064:1064:1064))
        (PORT asdata (648:648:648) (734:734:734))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~160)
    (DELAY
      (ABSOLUTE
        (PORT dataa (635:635:635) (762:762:762))
        (PORT datab (130:130:130) (183:183:183))
        (PORT datad (117:117:117) (158:158:158))
        (IOPATH dataa combout (156:156:156) (162:162:162))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_79\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1050:1050:1050) (1057:1057:1057))
        (PORT asdata (587:587:587) (650:650:650))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~159)
    (DELAY
      (ABSOLUTE
        (PORT dataa (134:134:134) (185:185:185))
        (PORT datab (427:427:427) (501:501:501))
        (PORT datad (118:118:118) (157:157:157))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (156:156:156) (166:166:166))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~161)
    (DELAY
      (ABSOLUTE
        (PORT dataa (441:441:441) (529:529:529))
        (PORT datab (181:181:181) (218:218:218))
        (PORT datad (206:206:206) (256:256:256))
        (IOPATH dataa combout (158:158:158) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~165)
    (DELAY
      (ABSOLUTE
        (PORT dataa (98:98:98) (129:129:129))
        (PORT datab (436:436:436) (529:529:529))
        (PORT datac (431:431:431) (499:499:499))
        (PORT datad (87:87:87) (104:104:104))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~205)
    (DELAY
      (ABSOLUTE
        (PORT dataa (99:99:99) (130:130:130))
        (PORT datab (97:97:97) (125:125:125))
        (PORT datac (412:412:412) (470:470:470))
        (PORT datad (304:304:304) (351:351:351))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~147)
    (DELAY
      (ABSOLUTE
        (PORT dataa (753:753:753) (868:868:868))
        (PORT datab (130:130:130) (182:182:182))
        (PORT datad (120:120:120) (161:161:161))
        (IOPATH dataa combout (156:156:156) (150:150:150))
        (IOPATH datab combout (156:156:156) (149:149:149))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~146)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (186:186:186))
        (PORT datab (155:155:155) (214:214:214))
        (PORT datad (120:120:120) (159:159:159))
        (IOPATH dataa combout (156:156:156) (150:150:150))
        (IOPATH datab combout (156:156:156) (149:149:149))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~148)
    (DELAY
      (ABSOLUTE
        (PORT dataa (662:662:662) (750:750:750))
        (PORT datab (134:134:134) (182:182:182))
        (PORT datad (266:266:266) (305:305:305))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~140)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (192:192:192))
        (PORT datab (145:145:145) (199:199:199))
        (PORT datad (118:118:118) (157:157:157))
        (IOPATH dataa combout (156:156:156) (150:150:150))
        (IOPATH datab combout (156:156:156) (149:149:149))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~141)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (204:204:204))
        (PORT datab (134:134:134) (188:188:188))
        (PORT datad (118:118:118) (156:156:156))
        (IOPATH dataa combout (156:156:156) (150:150:150))
        (IOPATH datab combout (156:156:156) (149:149:149))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~142)
    (DELAY
      (ABSOLUTE
        (PORT dataa (186:186:186) (224:224:224))
        (PORT datab (209:209:209) (267:267:267))
        (PORT datad (155:155:155) (180:180:180))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~144)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (192:192:192))
        (PORT datab (133:133:133) (185:185:185))
        (PORT datad (204:204:204) (243:243:243))
        (IOPATH dataa combout (159:159:159) (154:154:154))
        (IOPATH datab combout (150:150:150) (166:166:166))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~143)
    (DELAY
      (ABSOLUTE
        (PORT dataa (208:208:208) (264:264:264))
        (PORT datab (901:901:901) (1060:1060:1060))
        (PORT datad (117:117:117) (156:156:156))
        (IOPATH dataa combout (156:156:156) (150:150:150))
        (IOPATH datab combout (156:156:156) (149:149:149))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~145)
    (DELAY
      (ABSOLUTE
        (PORT dataa (175:175:175) (217:217:217))
        (PORT datab (198:198:198) (257:257:257))
        (PORT datad (85:85:85) (101:101:101))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~149)
    (DELAY
      (ABSOLUTE
        (PORT dataa (205:205:205) (262:262:262))
        (PORT datab (138:138:138) (188:188:188))
        (PORT datad (288:288:288) (343:343:343))
        (IOPATH dataa combout (159:159:159) (154:154:154))
        (IOPATH datab combout (150:150:150) (166:166:166))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~150)
    (DELAY
      (ABSOLUTE
        (PORT dataa (784:784:784) (924:924:924))
        (PORT datab (138:138:138) (187:187:187))
        (PORT datad (117:117:117) (156:156:156))
        (IOPATH dataa combout (156:156:156) (150:150:150))
        (IOPATH datab combout (156:156:156) (149:149:149))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~151)
    (DELAY
      (ABSOLUTE
        (PORT dataa (98:98:98) (129:129:129))
        (PORT datab (98:98:98) (127:127:127))
        (PORT datad (282:282:282) (339:339:339))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~152)
    (DELAY
      (ABSOLUTE
        (PORT dataa (452:452:452) (533:533:533))
        (PORT datab (431:431:431) (505:505:505))
        (PORT datac (170:170:170) (199:199:199))
        (PORT datad (627:627:627) (709:709:709))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~127)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (186:186:186))
        (PORT datab (704:704:704) (843:843:843))
        (PORT datad (117:117:117) (157:157:157))
        (IOPATH dataa combout (156:156:156) (150:150:150))
        (IOPATH datab combout (156:156:156) (149:149:149))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~128)
    (DELAY
      (ABSOLUTE
        (PORT dataa (677:677:677) (800:800:800))
        (PORT datab (130:130:130) (184:184:184))
        (PORT datad (118:118:118) (160:160:160))
        (IOPATH dataa combout (156:156:156) (150:150:150))
        (IOPATH datab combout (156:156:156) (149:149:149))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~129)
    (DELAY
      (ABSOLUTE
        (PORT dataa (98:98:98) (130:130:130))
        (PORT datab (129:129:129) (179:179:179))
        (PORT datad (86:86:86) (101:101:101))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~137)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (415:415:415))
        (PORT datab (367:367:367) (444:444:444))
        (PORT datad (579:579:579) (673:673:673))
        (IOPATH dataa combout (159:159:159) (154:154:154))
        (IOPATH datab combout (150:150:150) (166:166:166))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~136)
    (DELAY
      (ABSOLUTE
        (PORT dataa (140:140:140) (196:196:196))
        (PORT datab (478:478:478) (566:566:566))
        (PORT datad (117:117:117) (157:157:157))
        (IOPATH dataa combout (156:156:156) (150:150:150))
        (IOPATH datab combout (156:156:156) (149:149:149))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~138)
    (DELAY
      (ABSOLUTE
        (PORT dataa (168:168:168) (209:209:209))
        (PORT datab (194:194:194) (252:252:252))
        (PORT datad (85:85:85) (101:101:101))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~133)
    (DELAY
      (ABSOLUTE
        (PORT dataa (133:133:133) (191:191:191))
        (PORT datab (543:543:543) (628:628:628))
        (PORT datad (117:117:117) (157:157:157))
        (IOPATH dataa combout (156:156:156) (150:150:150))
        (IOPATH datab combout (156:156:156) (149:149:149))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~134)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (186:186:186))
        (PORT datab (150:150:150) (207:207:207))
        (PORT datad (122:122:122) (164:164:164))
        (IOPATH dataa combout (156:156:156) (150:150:150))
        (IOPATH datab combout (156:156:156) (149:149:149))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~135)
    (DELAY
      (ABSOLUTE
        (PORT dataa (98:98:98) (132:132:132))
        (PORT datab (294:294:294) (368:368:368))
        (PORT datad (163:163:163) (191:191:191))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~131)
    (DELAY
      (ABSOLUTE
        (PORT dataa (542:542:542) (629:629:629))
        (PORT datab (130:130:130) (184:184:184))
        (PORT datad (120:120:120) (160:160:160))
        (IOPATH dataa combout (156:156:156) (150:150:150))
        (IOPATH datab combout (156:156:156) (149:149:149))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~130)
    (DELAY
      (ABSOLUTE
        (PORT dataa (213:213:213) (274:274:274))
        (PORT datab (131:131:131) (185:185:185))
        (PORT datad (192:192:192) (235:235:235))
        (IOPATH dataa combout (156:156:156) (150:150:150))
        (IOPATH datab combout (156:156:156) (149:149:149))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~132)
    (DELAY
      (ABSOLUTE
        (PORT dataa (479:479:479) (556:556:556))
        (PORT datab (523:523:523) (626:626:626))
        (PORT datad (85:85:85) (102:102:102))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~139)
    (DELAY
      (ABSOLUTE
        (PORT dataa (538:538:538) (616:616:616))
        (PORT datab (422:422:422) (476:476:476))
        (PORT datac (525:525:525) (595:595:595))
        (PORT datad (510:510:510) (569:569:569))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~206)
    (DELAY
      (ABSOLUTE
        (PORT dataa (97:97:97) (128:128:128))
        (PORT datab (180:180:180) (217:217:217))
        (PORT datac (87:87:87) (108:108:108))
        (PORT datad (85:85:85) (101:101:101))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_211\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1080:1080:1080) (1088:1088:1088))
        (PORT asdata (619:619:619) (692:692:692))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~221)
    (DELAY
      (ABSOLUTE
        (PORT dataa (458:458:458) (546:546:546))
        (PORT datab (133:133:133) (185:185:185))
        (PORT datad (189:189:189) (232:232:232))
        (IOPATH dataa combout (175:175:175) (169:169:169))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_217\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1073:1073:1073) (1081:1081:1081))
        (PORT asdata (466:466:466) (517:517:517))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~220)
    (DELAY
      (ABSOLUTE
        (PORT dataa (302:302:302) (366:366:366))
        (PORT datab (130:130:130) (187:187:187))
        (PORT datad (117:117:117) (158:158:158))
        (IOPATH dataa combout (156:156:156) (162:162:162))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~222)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (528:528:528))
        (PORT datab (722:722:722) (813:813:813))
        (PORT datad (269:269:269) (304:304:304))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~230)
    (DELAY
      (ABSOLUTE
        (PORT dataa (130:130:130) (185:185:185))
        (PORT datab (704:704:704) (842:842:842))
        (PORT datad (116:116:116) (156:156:156))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (156:156:156) (166:166:166))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~229)
    (DELAY
      (ABSOLUTE
        (PORT dataa (544:544:544) (630:630:630))
        (PORT datab (130:130:130) (183:183:183))
        (PORT datad (118:118:118) (159:159:159))
        (IOPATH dataa combout (156:156:156) (162:162:162))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~231)
    (DELAY
      (ABSOLUTE
        (PORT dataa (127:127:127) (180:180:180))
        (PORT datab (97:97:97) (125:125:125))
        (PORT datad (86:86:86) (103:103:103))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_223\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1078:1078:1078) (1086:1086:1086))
        (PORT asdata (310:310:310) (358:358:358))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~223)
    (DELAY
      (ABSOLUTE
        (PORT dataa (151:151:151) (213:213:213))
        (PORT datab (207:207:207) (264:264:264))
        (PORT datad (193:193:193) (237:237:237))
        (IOPATH dataa combout (175:175:175) (169:169:169))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_220\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1079:1079:1079) (1087:1087:1087))
        (PORT asdata (305:305:305) (357:357:357))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~224)
    (DELAY
      (ABSOLUTE
        (PORT dataa (211:211:211) (266:266:266))
        (PORT datab (147:147:147) (209:209:209))
        (PORT datad (128:128:128) (167:167:167))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (179:179:179) (171:171:171))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~225)
    (DELAY
      (ABSOLUTE
        (PORT dataa (298:298:298) (363:363:363))
        (PORT datab (302:302:302) (348:348:348))
        (PORT datad (162:162:162) (188:188:188))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_226\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1078:1078:1078) (1086:1086:1086))
        (PORT asdata (372:372:372) (410:410:410))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~227)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (191:191:191))
        (PORT datab (157:157:157) (212:212:212))
        (PORT datad (187:187:187) (232:232:232))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (179:179:179) (171:171:171))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_232\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1090:1090:1090) (1099:1099:1099))
        (PORT asdata (839:839:839) (953:953:953))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~226)
    (DELAY
      (ABSOLUTE
        (PORT dataa (682:682:682) (807:807:807))
        (PORT datab (131:131:131) (184:184:184))
        (PORT datad (117:117:117) (156:156:156))
        (IOPATH dataa combout (156:156:156) (162:162:162))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~228)
    (DELAY
      (ABSOLUTE
        (PORT dataa (465:465:465) (558:558:558))
        (PORT datab (330:330:330) (392:392:392))
        (PORT datad (85:85:85) (101:101:101))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~232)
    (DELAY
      (ABSOLUTE
        (PORT dataa (487:487:487) (569:569:569))
        (PORT datab (460:460:460) (527:527:527))
        (PORT datac (438:438:438) (503:503:503))
        (PORT datad (305:305:305) (348:348:348))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_208\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1080:1080:1080) (1088:1088:1088))
        (PORT asdata (547:547:547) (624:624:624))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~217)
    (DELAY
      (ABSOLUTE
        (PORT dataa (200:200:200) (257:257:257))
        (PORT datab (388:388:388) (474:474:474))
        (PORT datad (120:120:120) (158:158:158))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (156:156:156) (166:166:166))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_205\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1080:1080:1080) (1088:1088:1088))
        (PORT asdata (300:300:300) (339:339:339))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~218)
    (DELAY
      (ABSOLUTE
        (PORT dataa (234:234:234) (293:293:293))
        (PORT datab (140:140:140) (190:190:190))
        (PORT datad (118:118:118) (157:157:157))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (156:156:156) (166:166:166))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~219)
    (DELAY
      (ABSOLUTE
        (PORT dataa (100:100:100) (131:131:131))
        (PORT datab (125:125:125) (175:175:175))
        (PORT datad (153:153:153) (178:178:178))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_181\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1078:1078:1078) (1087:1087:1087))
        (PORT asdata (312:312:312) (359:359:359))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~207)
    (DELAY
      (ABSOLUTE
        (PORT dataa (153:153:153) (213:213:213))
        (PORT datab (133:133:133) (185:185:185))
        (PORT datad (190:190:190) (232:232:232))
        (IOPATH dataa combout (175:175:175) (169:169:169))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~208)
    (DELAY
      (ABSOLUTE
        (PORT datad (87:87:87) (104:104:104))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_187\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1082:1082:1082) (1091:1091:1091))
        (PORT asdata (1043:1043:1043) (1167:1167:1167))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~212)
    (DELAY
      (ABSOLUTE
        (PORT dataa (365:365:365) (434:434:434))
        (PORT datab (884:884:884) (1016:1016:1016))
        (PORT datad (492:492:492) (569:569:569))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (179:179:179) (171:171:171))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_193\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1086:1086:1086) (1094:1094:1094))
        (PORT asdata (300:300:300) (338:338:338))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~209)
    (DELAY
      (ABSOLUTE
        (PORT dataa (140:140:140) (192:192:192))
        (PORT datab (201:201:201) (255:255:255))
        (PORT datad (117:117:117) (156:156:156))
        (IOPATH dataa combout (156:156:156) (162:162:162))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_190\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1086:1086:1086) (1094:1094:1094))
        (PORT asdata (1204:1204:1204) (1384:1384:1384))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~210)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1047:1047:1047) (1237:1237:1237))
        (PORT datab (130:130:130) (183:183:183))
        (PORT datad (117:117:117) (158:158:158))
        (IOPATH dataa combout (156:156:156) (162:162:162))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~211)
    (DELAY
      (ABSOLUTE
        (PORT dataa (98:98:98) (129:129:129))
        (PORT datab (126:126:126) (176:176:176))
        (PORT datad (263:263:263) (297:297:297))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~213)
    (DELAY
      (ABSOLUTE
        (PORT dataa (501:501:501) (564:564:564))
        (PORT datab (257:257:257) (291:291:291))
        (PORT datad (85:85:85) (101:101:101))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_196\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1086:1086:1086) (1094:1094:1094))
        (PORT asdata (304:304:304) (345:345:345))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~215)
    (DELAY
      (ABSOLUTE
        (PORT dataa (202:202:202) (257:257:257))
        (PORT datab (144:144:144) (196:196:196))
        (PORT datad (117:117:117) (159:159:159))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (156:156:156) (166:166:166))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_202\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1086:1086:1086) (1096:1096:1096))
        (PORT asdata (372:372:372) (415:415:415))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~214)
    (DELAY
      (ABSOLUTE
        (PORT dataa (212:212:212) (270:270:270))
        (PORT datab (137:137:137) (187:187:187))
        (PORT datad (117:117:117) (157:157:157))
        (IOPATH dataa combout (156:156:156) (162:162:162))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~216)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (538:538:538))
        (PORT datab (505:505:505) (605:605:605))
        (PORT datad (88:88:88) (105:105:105))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~233)
    (DELAY
      (ABSOLUTE
        (PORT dataa (97:97:97) (129:129:129))
        (PORT datab (433:433:433) (495:495:495))
        (PORT datac (472:472:472) (543:543:543))
        (PORT datad (87:87:87) (103:103:103))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_43\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1078:1078:1078) (1087:1087:1087))
        (PORT asdata (480:480:480) (533:533:533))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~298)
    (DELAY
      (ABSOLUTE
        (PORT dataa (320:320:320) (387:387:387))
        (PORT datab (131:131:131) (183:183:183))
        (PORT datad (117:117:117) (159:159:159))
        (IOPATH dataa combout (156:156:156) (162:162:162))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~297)
    (DELAY
      (ABSOLUTE
        (PORT dataa (324:324:324) (390:390:390))
        (PORT datab (130:130:130) (181:181:181))
        (PORT datad (120:120:120) (161:161:161))
        (IOPATH dataa combout (156:156:156) (150:150:150))
        (IOPATH datab combout (156:156:156) (149:149:149))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~299)
    (DELAY
      (ABSOLUTE
        (PORT datab (98:98:98) (126:126:126))
        (PORT datad (88:88:88) (105:105:105))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_46\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1078:1078:1078) (1087:1087:1087))
        (PORT asdata (625:625:625) (698:698:698))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~301)
    (DELAY
      (ABSOLUTE
        (PORT dataa (570:570:570) (669:669:669))
        (PORT datab (133:133:133) (188:188:188))
        (PORT datad (117:117:117) (156:156:156))
        (IOPATH dataa combout (156:156:156) (162:162:162))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~300)
    (DELAY
      (ABSOLUTE
        (PORT dataa (572:572:572) (672:672:672))
        (PORT datab (130:130:130) (184:184:184))
        (PORT datad (118:118:118) (157:157:157))
        (IOPATH dataa combout (156:156:156) (150:150:150))
        (IOPATH datab combout (156:156:156) (149:149:149))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~302)
    (DELAY
      (ABSOLUTE
        (PORT dataa (260:260:260) (304:304:304))
        (PORT datab (165:165:165) (200:200:200))
        (PORT datad (85:85:85) (102:102:102))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~288)
    (DELAY
      (ABSOLUTE
        (PORT dataa (598:598:598) (697:697:697))
        (PORT datab (138:138:138) (188:188:188))
        (PORT datad (415:415:415) (481:481:481))
        (IOPATH dataa combout (156:156:156) (150:150:150))
        (IOPATH datab combout (156:156:156) (149:149:149))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~289)
    (DELAY
      (ABSOLUTE
        (PORT dataa (200:200:200) (255:255:255))
        (PORT datab (602:602:602) (702:702:702))
        (PORT datad (415:415:415) (481:481:481))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (156:156:156) (166:166:166))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~285)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (194:194:194))
        (PORT datab (545:545:545) (630:630:630))
        (PORT datad (117:117:117) (156:156:156))
        (IOPATH dataa combout (156:156:156) (150:150:150))
        (IOPATH datab combout (156:156:156) (149:149:149))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~286)
    (DELAY
      (ABSOLUTE
        (PORT dataa (770:770:770) (870:870:870))
        (PORT datab (200:200:200) (252:252:252))
        (PORT datad (118:118:118) (161:161:161))
        (IOPATH dataa combout (156:156:156) (162:162:162))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~287)
    (DELAY
      (ABSOLUTE
        (PORT datab (169:169:169) (201:201:201))
        (PORT datad (85:85:85) (102:102:102))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~290)
    (DELAY
      (ABSOLUTE
        (PORT dataa (375:375:375) (430:430:430))
        (PORT datab (97:97:97) (126:126:126))
        (PORT datad (157:157:157) (181:181:181))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~306)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (280:280:280))
        (PORT datab (355:355:355) (432:432:432))
        (PORT datad (117:117:117) (158:158:158))
        (IOPATH dataa combout (156:156:156) (150:150:150))
        (IOPATH datab combout (156:156:156) (149:149:149))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_52\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1079:1079:1079) (1088:1088:1088))
        (PORT asdata (304:304:304) (347:347:347))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~307)
    (DELAY
      (ABSOLUTE
        (PORT dataa (145:145:145) (202:202:202))
        (PORT datab (136:136:136) (186:186:186))
        (PORT datad (118:118:118) (158:158:158))
        (IOPATH dataa combout (156:156:156) (162:162:162))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_49\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1079:1079:1079) (1088:1088:1088))
        (PORT asdata (864:864:864) (959:959:959))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~304)
    (DELAY
      (ABSOLUTE
        (PORT dataa (704:704:704) (813:813:813))
        (PORT datab (134:134:134) (185:185:185))
        (PORT datad (121:121:121) (162:162:162))
        (IOPATH dataa combout (156:156:156) (162:162:162))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~303)
    (DELAY
      (ABSOLUTE
        (PORT dataa (704:704:704) (813:813:813))
        (PORT datab (134:134:134) (186:186:186))
        (PORT datad (121:121:121) (162:162:162))
        (IOPATH dataa combout (156:156:156) (150:150:150))
        (IOPATH datab combout (156:156:156) (149:149:149))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~305)
    (DELAY
      (ABSOLUTE
        (PORT dataa (98:98:98) (129:129:129))
        (PORT datad (266:266:266) (293:293:293))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~308)
    (DELAY
      (ABSOLUTE
        (PORT dataa (194:194:194) (240:240:240))
        (PORT datab (167:167:167) (202:202:202))
        (PORT datad (87:87:87) (103:103:103))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_40\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1078:1078:1078) (1088:1088:1088))
        (PORT asdata (645:645:645) (723:723:723))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~295)
    (DELAY
      (ABSOLUTE
        (PORT dataa (489:489:489) (577:577:577))
        (PORT datab (130:130:130) (183:183:183))
        (PORT datad (189:189:189) (231:231:231))
        (IOPATH dataa combout (156:156:156) (162:162:162))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~292)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (188:188:188))
        (PORT datab (142:142:142) (198:198:198))
        (PORT datad (117:117:117) (158:158:158))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (156:156:156) (166:166:166))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~291)
    (DELAY
      (ABSOLUTE
        (PORT dataa (134:134:134) (188:188:188))
        (PORT datab (138:138:138) (196:196:196))
        (PORT datad (118:118:118) (158:158:158))
        (IOPATH dataa combout (156:156:156) (150:150:150))
        (IOPATH datab combout (156:156:156) (149:149:149))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~293)
    (DELAY
      (ABSOLUTE
        (PORT datab (97:97:97) (126:126:126))
        (PORT datad (85:85:85) (102:102:102))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~294)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (196:196:196))
        (PORT datab (132:132:132) (185:185:185))
        (PORT datad (555:555:555) (625:625:625))
        (IOPATH dataa combout (149:149:149) (162:162:162))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~296)
    (DELAY
      (ABSOLUTE
        (PORT dataa (164:164:164) (203:203:203))
        (PORT datab (305:305:305) (361:361:361))
        (PORT datad (86:86:86) (103:103:103))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~309)
    (DELAY
      (ABSOLUTE
        (PORT dataa (668:668:668) (755:755:755))
        (PORT datab (266:266:266) (299:299:299))
        (PORT datac (445:445:445) (505:505:505))
        (PORT datad (608:608:608) (688:688:688))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_io_ibuf")
    (INSTANCE USB3_CTL5\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (341:341:341) (714:714:714))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1884:1884:1884) (2136:2136:2136))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1018:1018:1018) (1024:1024:1024))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~269)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (186:186:186))
        (PORT datab (1106:1106:1106) (1312:1312:1312))
        (PORT datad (118:118:118) (157:157:157))
        (IOPATH dataa combout (156:156:156) (150:150:150))
        (IOPATH datab combout (156:156:156) (149:149:149))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_13\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1074:1074:1074) (1082:1082:1082))
        (PORT asdata (1263:1263:1263) (1456:1456:1456))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~270)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (188:188:188))
        (PORT datab (1104:1104:1104) (1307:1307:1307))
        (PORT datad (118:118:118) (157:157:157))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (156:156:156) (166:166:166))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_trigger_in_reg\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1937:1937:1937) (2213:2213:2213))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1043:1043:1043) (1049:1049:1049))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_10\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1074:1074:1074) (1082:1082:1082))
        (PORT asdata (927:927:927) (1038:1038:1038))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~267)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (392:392:392))
        (PORT datab (768:768:768) (888:888:888))
        (PORT datad (120:120:120) (161:161:161))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (156:156:156) (166:166:166))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~266)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (391:391:391))
        (PORT datab (604:604:604) (703:703:703))
        (PORT datad (120:120:120) (161:161:161))
        (IOPATH dataa combout (156:156:156) (150:150:150))
        (IOPATH datab combout (156:156:156) (149:149:149))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~268)
    (DELAY
      (ABSOLUTE
        (PORT dataa (166:166:166) (200:200:200))
        (PORT datad (86:86:86) (102:102:102))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~271)
    (DELAY
      (ABSOLUTE
        (PORT dataa (169:169:169) (204:204:204))
        (PORT datab (167:167:167) (202:202:202))
        (PORT datad (155:155:155) (178:178:178))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~272)
    (DELAY
      (ABSOLUTE
        (PORT dataa (133:133:133) (187:187:187))
        (PORT datab (138:138:138) (197:197:197))
        (PORT datad (118:118:118) (158:158:158))
        (IOPATH dataa combout (156:156:156) (150:150:150))
        (IOPATH datab combout (156:156:156) (149:149:149))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~273)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (192:192:192))
        (PORT datab (139:139:139) (195:195:195))
        (PORT datad (117:117:117) (156:156:156))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (156:156:156) (166:166:166))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~274)
    (DELAY
      (ABSOLUTE
        (PORT datab (98:98:98) (125:125:125))
        (PORT datad (88:88:88) (104:104:104))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~276)
    (DELAY
      (ABSOLUTE
        (PORT dataa (203:203:203) (255:255:255))
        (PORT datab (145:145:145) (199:199:199))
        (PORT datad (121:121:121) (162:162:162))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (156:156:156) (166:166:166))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~275)
    (DELAY
      (ABSOLUTE
        (PORT dataa (203:203:203) (262:262:262))
        (PORT datab (137:137:137) (187:187:187))
        (PORT datad (119:119:119) (158:158:158))
        (IOPATH dataa combout (156:156:156) (150:150:150))
        (IOPATH datab combout (156:156:156) (149:149:149))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~277)
    (DELAY
      (ABSOLUTE
        (PORT dataa (404:404:404) (457:457:457))
        (PORT datab (100:100:100) (128:128:128))
        (PORT datad (86:86:86) (102:102:102))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1070:1070:1070) (1079:1079:1079))
        (PORT asdata (2457:2457:2457) (2817:2817:2817))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~263)
    (DELAY
      (ABSOLUTE
        (PORT dataa (576:576:576) (669:669:669))
        (PORT datab (134:134:134) (182:182:182))
        (PORT datad (117:117:117) (159:159:159))
        (IOPATH dataa combout (156:156:156) (150:150:150))
        (IOPATH datab combout (156:156:156) (149:149:149))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_7\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1084:1084:1084) (1094:1094:1094))
        (PORT asdata (854:854:854) (947:947:947))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~264)
    (DELAY
      (ABSOLUTE
        (PORT dataa (206:206:206) (262:262:262))
        (PORT datab (695:695:695) (797:797:797))
        (PORT datad (118:118:118) (161:161:161))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (156:156:156) (166:166:166))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1070:1070:1070) (1079:1079:1079))
        (PORT asdata (2457:2457:2457) (2818:2818:2818))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_4\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1084:1084:1084) (1094:1094:1094))
        (PORT asdata (837:837:837) (924:924:924))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~261)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (187:187:187))
        (PORT datab (677:677:677) (774:774:774))
        (PORT datad (286:286:286) (343:343:343))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (156:156:156) (166:166:166))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~260)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (192:192:192))
        (PORT datab (591:591:591) (683:683:683))
        (PORT datad (289:289:289) (346:346:346))
        (IOPATH dataa combout (156:156:156) (150:150:150))
        (IOPATH datab combout (156:156:156) (149:149:149))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~262)
    (DELAY
      (ABSOLUTE
        (PORT datab (97:97:97) (125:125:125))
        (PORT datad (247:247:247) (277:277:277))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~265)
    (DELAY
      (ABSOLUTE
        (PORT dataa (384:384:384) (444:444:444))
        (PORT datab (167:167:167) (204:204:204))
        (PORT datad (158:158:158) (179:179:179))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~279)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (419:419:419))
        (PORT datab (130:130:130) (186:186:186))
        (PORT datad (117:117:117) (158:158:158))
        (IOPATH dataa combout (156:156:156) (162:162:162))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~278)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (414:414:414))
        (PORT datab (133:133:133) (185:185:185))
        (PORT datad (117:117:117) (156:156:156))
        (IOPATH dataa combout (156:156:156) (150:150:150))
        (IOPATH datab combout (156:156:156) (149:149:149))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~280)
    (DELAY
      (ABSOLUTE
        (PORT dataa (168:168:168) (209:209:209))
        (PORT datad (87:87:87) (104:104:104))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~282)
    (DELAY
      (ABSOLUTE
        (PORT dataa (595:595:595) (693:693:693))
        (PORT datab (131:131:131) (183:183:183))
        (PORT datad (118:118:118) (158:158:158))
        (IOPATH dataa combout (156:156:156) (162:162:162))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~281)
    (DELAY
      (ABSOLUTE
        (PORT dataa (590:590:590) (688:688:688))
        (PORT datab (131:131:131) (186:186:186))
        (PORT datad (117:117:117) (158:158:158))
        (IOPATH dataa combout (156:156:156) (150:150:150))
        (IOPATH datab combout (156:156:156) (149:149:149))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~283)
    (DELAY
      (ABSOLUTE
        (PORT dataa (276:276:276) (315:315:315))
        (PORT datab (261:261:261) (297:297:297))
        (PORT datad (271:271:271) (307:307:307))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~284)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (336:336:336))
        (PORT datab (335:335:335) (397:397:397))
        (PORT datac (313:313:313) (362:362:362))
        (PORT datad (309:309:309) (358:358:358))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~237)
    (DELAY
      (ABSOLUTE
        (PORT dataa (571:571:571) (668:668:668))
        (PORT datab (369:369:369) (445:445:445))
        (PORT datad (333:333:333) (399:399:399))
        (IOPATH dataa combout (175:175:175) (169:169:169))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~238)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (185:185:185))
        (PORT datab (950:950:950) (1080:1080:1080))
        (PORT datad (118:118:118) (158:158:158))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (156:156:156) (166:166:166))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~239)
    (DELAY
      (ABSOLUTE
        (PORT dataa (128:128:128) (184:184:184))
        (PORT datab (97:97:97) (125:125:125))
        (PORT datad (154:154:154) (177:177:177))
        (IOPATH dataa combout (158:158:158) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~244)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (186:186:186))
        (PORT datab (141:141:141) (193:193:193))
        (PORT datad (120:120:120) (158:158:158))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (156:156:156) (166:166:166))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~243)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (188:188:188))
        (PORT datab (329:329:329) (395:395:395))
        (PORT datad (118:118:118) (159:159:159))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (156:156:156) (166:166:166))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~245)
    (DELAY
      (ABSOLUTE
        (PORT dataa (128:128:128) (185:185:185))
        (PORT datab (98:98:98) (128:128:128))
        (PORT datad (86:86:86) (103:103:103))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~240)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (205:205:205))
        (PORT datab (133:133:133) (185:185:185))
        (PORT datad (118:118:118) (156:156:156))
        (IOPATH dataa combout (156:156:156) (162:162:162))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~241)
    (DELAY
      (ABSOLUTE
        (PORT dataa (561:561:561) (655:655:655))
        (PORT datab (202:202:202) (255:255:255))
        (PORT datad (117:117:117) (157:157:157))
        (IOPATH dataa combout (156:156:156) (162:162:162))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~242)
    (DELAY
      (ABSOLUTE
        (PORT dataa (99:99:99) (130:130:130))
        (PORT datab (134:134:134) (182:182:182))
        (PORT datad (85:85:85) (101:101:101))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~235)
    (DELAY
      (ABSOLUTE
        (PORT dataa (214:214:214) (274:274:274))
        (PORT datab (134:134:134) (188:188:188))
        (PORT datad (194:194:194) (237:237:237))
        (IOPATH dataa combout (156:156:156) (162:162:162))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~234)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (187:187:187))
        (PORT datab (133:133:133) (186:186:186))
        (PORT datad (137:137:137) (182:182:182))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (156:156:156) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~236)
    (DELAY
      (ABSOLUTE
        (PORT dataa (101:101:101) (132:132:132))
        (PORT datab (133:133:133) (182:182:182))
        (PORT datad (87:87:87) (103:103:103))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~246)
    (DELAY
      (ABSOLUTE
        (PORT dataa (409:409:409) (474:474:474))
        (PORT datab (434:434:434) (494:494:494))
        (PORT datac (304:304:304) (348:348:348))
        (PORT datad (399:399:399) (455:455:455))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~248)
    (DELAY
      (ABSOLUTE
        (PORT dataa (209:209:209) (266:266:266))
        (PORT datab (902:902:902) (1064:1064:1064))
        (PORT datad (118:118:118) (157:157:157))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (156:156:156) (166:166:166))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_283\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1063:1063:1063) (1070:1070:1070))
        (PORT asdata (908:908:908) (1015:1015:1015))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~247)
    (DELAY
      (ABSOLUTE
        (PORT dataa (752:752:752) (869:869:869))
        (PORT datab (130:130:130) (182:182:182))
        (PORT datad (118:118:118) (159:159:159))
        (IOPATH dataa combout (156:156:156) (162:162:162))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~249)
    (DELAY
      (ABSOLUTE
        (PORT dataa (426:426:426) (501:501:501))
        (PORT datab (314:314:314) (360:360:360))
        (PORT datad (87:87:87) (103:103:103))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_trigger_in_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1064:1064:1064) (1071:1071:1071))
        (PORT asdata (947:947:947) (861:861:861))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~256)
    (DELAY
      (ABSOLUTE
        (PORT dataa (144:144:144) (201:201:201))
        (PORT datab (130:130:130) (185:185:185))
        (PORT datad (119:119:119) (161:161:161))
        (IOPATH dataa combout (156:156:156) (150:150:150))
        (IOPATH datab combout (156:156:156) (149:149:149))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~253)
    (DELAY
      (ABSOLUTE
        (PORT dataa (231:231:231) (297:297:297))
        (PORT datab (133:133:133) (184:184:184))
        (PORT datad (191:191:191) (235:235:235))
        (IOPATH dataa combout (175:175:175) (169:169:169))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~254)
    (DELAY
      (ABSOLUTE
        (PORT dataa (299:299:299) (361:361:361))
        (PORT datab (145:145:145) (200:200:200))
        (PORT datad (281:281:281) (334:334:334))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (179:179:179) (171:171:171))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~255)
    (DELAY
      (ABSOLUTE
        (PORT dataa (436:436:436) (520:520:520))
        (PORT datab (98:98:98) (126:126:126))
        (PORT datad (375:375:375) (422:422:422))
        (IOPATH dataa combout (158:158:158) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_1\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1064:1064:1064) (1071:1071:1071))
        (PORT asdata (393:393:393) (441:441:441))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~257)
    (DELAY
      (ABSOLUTE
        (PORT dataa (144:144:144) (201:201:201))
        (PORT datab (131:131:131) (185:185:185))
        (PORT datad (119:119:119) (158:158:158))
        (IOPATH dataa combout (156:156:156) (162:162:162))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~258)
    (DELAY
      (ABSOLUTE
        (PORT dataa (98:98:98) (130:130:130))
        (PORT datab (98:98:98) (126:126:126))
        (PORT datad (87:87:87) (104:104:104))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_286\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1063:1063:1063) (1070:1070:1070))
        (PORT asdata (313:313:313) (361:361:361))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~251)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (187:187:187))
        (PORT datab (154:154:154) (213:213:213))
        (PORT datad (120:120:120) (159:159:159))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (156:156:156) (166:166:166))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|mbpm_289\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1061:1061:1061) (1068:1068:1068))
        (PORT asdata (774:774:774) (868:868:868))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~250)
    (DELAY
      (ABSOLUTE
        (PORT dataa (203:203:203) (258:258:258))
        (PORT datab (145:145:145) (199:199:199))
        (PORT datad (120:120:120) (161:161:161))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (156:156:156) (166:166:166))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~252)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (332:332:332))
        (PORT datab (306:306:306) (369:369:369))
        (PORT datad (87:87:87) (104:104:104))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~259)
    (DELAY
      (ABSOLUTE
        (PORT dataa (98:98:98) (132:132:132))
        (PORT datab (181:181:181) (215:215:215))
        (PORT datac (248:248:248) (275:275:275))
        (PORT datad (250:250:250) (283:283:283))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~310)
    (DELAY
      (ABSOLUTE
        (PORT dataa (555:555:555) (648:648:648))
        (PORT datab (99:99:99) (128:128:128))
        (PORT datac (86:86:86) (108:108:108))
        (PORT datad (422:422:422) (475:475:475))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\~376)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (358:358:358))
        (PORT datab (97:97:97) (125:125:125))
        (PORT datac (86:86:86) (107:107:107))
        (PORT datad (87:87:87) (104:104:104))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim1\|output307a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1075:1075:1075) (1082:1082:1082))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (347:347:347) (422:422:422))
        (PORT datad (207:207:207) (263:263:263))
        (IOPATH dataa combout (156:156:156) (152:152:152))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1049:1049:1049) (1056:1056:1056))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1035:1035:1035) (1038:1038:1038))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (446:446:446) (511:511:511))
        (PORT datab (202:202:202) (262:262:262))
        (PORT datad (206:206:206) (262:262:262))
        (IOPATH dataa combout (156:156:156) (152:152:152))
        (IOPATH datab combout (151:151:151) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:86\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (314:314:314) (380:380:380))
        (PORT datab (151:151:151) (212:212:212))
        (PORT datad (115:115:115) (153:153:153))
        (IOPATH dataa combout (178:178:178) (168:168:168))
        (IOPATH datab combout (158:158:158) (149:149:149))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:86\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (276:276:276) (320:320:320))
        (PORT datab (151:151:151) (209:209:209))
        (PORT datac (111:111:111) (152:152:152))
        (PORT datad (114:114:114) (153:153:153))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (150:150:150) (166:166:166))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:86\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1063:1063:1063) (1070:1070:1070))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:88\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (204:204:204) (257:257:257))
        (PORT datab (155:155:155) (214:214:214))
        (PORT datad (576:576:576) (660:660:660))
        (IOPATH dataa combout (178:178:178) (168:168:168))
        (IOPATH datab combout (158:158:158) (149:149:149))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:88\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (169:169:169) (204:204:204))
        (PORT datab (127:127:127) (178:178:178))
        (PORT datac (135:135:135) (186:186:186))
        (PORT datad (298:298:298) (358:358:358))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:88\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1063:1063:1063) (1070:1070:1070))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:87\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (535:535:535) (616:616:616))
        (PORT datab (746:746:746) (858:858:858))
        (PORT datad (123:123:123) (159:159:159))
        (IOPATH dataa combout (170:170:170) (183:183:183))
        (IOPATH datab combout (159:159:159) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:87\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (192:192:192) (250:250:250))
        (PORT datab (747:747:747) (860:860:860))
        (PORT datac (156:156:156) (181:181:181))
        (PORT datad (114:114:114) (152:152:152))
        (IOPATH dataa combout (158:158:158) (148:148:148))
        (IOPATH datab combout (158:158:158) (147:147:147))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:87\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1063:1063:1063) (1070:1070:1070))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:85\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (323:323:323) (390:390:390))
        (PORT datab (145:145:145) (201:201:201))
        (PORT datad (123:123:123) (159:159:159))
        (IOPATH dataa combout (170:170:170) (183:183:183))
        (IOPATH datab combout (159:159:159) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:85\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (196:196:196) (252:252:252))
        (PORT datab (199:199:199) (258:258:258))
        (PORT datac (88:88:88) (110:110:110))
        (PORT datad (137:137:137) (181:181:181))
        (IOPATH dataa combout (170:170:170) (169:169:169))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:85\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1061:1061:1061) (1068:1068:1068))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (203:203:203) (258:258:258))
        (PORT datab (296:296:296) (352:352:352))
        (PORT datac (276:276:276) (327:327:327))
        (PORT datad (281:281:281) (333:333:333))
        (IOPATH dataa combout (150:150:150) (152:152:152))
        (IOPATH datab combout (151:151:151) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (259:259:259) (303:303:303))
        (PORT datab (411:411:411) (470:470:470))
        (PORT datac (310:310:310) (360:360:360))
        (PORT datad (88:88:88) (105:105:105))
        (IOPATH dataa combout (150:150:150) (152:152:152))
        (IOPATH datab combout (151:151:151) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:53\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (202:202:202) (257:257:257))
        (PORT datab (146:146:146) (203:203:203))
        (PORT datad (114:114:114) (154:154:154))
        (IOPATH dataa combout (178:178:178) (168:168:168))
        (IOPATH datab combout (158:158:158) (149:149:149))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:53\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (100:100:100) (131:131:131))
        (PORT datab (194:194:194) (253:253:253))
        (PORT datac (177:177:177) (226:226:226))
        (PORT datad (195:195:195) (234:234:234))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:53\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1050:1050:1050) (1057:1057:1057))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:55\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (287:287:287))
        (PORT datab (583:583:583) (683:683:683))
        (PORT datad (577:577:577) (682:682:682))
        (IOPATH dataa combout (178:178:178) (168:168:168))
        (IOPATH datab combout (158:158:158) (149:149:149))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:55\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (193:193:193) (253:253:253))
        (PORT datab (100:100:100) (129:129:129))
        (PORT datac (564:564:564) (654:654:654))
        (PORT datad (332:332:332) (394:394:394))
        (IOPATH dataa combout (149:149:149) (162:162:162))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:55\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1090:1090:1090) (1099:1099:1099))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:54\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (598:598:598) (699:699:699))
        (PORT datab (304:304:304) (369:369:369))
        (PORT datad (118:118:118) (157:157:157))
        (IOPATH dataa combout (158:158:158) (150:150:150))
        (IOPATH datab combout (177:177:177) (167:167:167))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:54\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (597:597:597) (698:698:698))
        (PORT datab (99:99:99) (129:129:129))
        (PORT datac (110:110:110) (152:152:152))
        (PORT datad (343:343:343) (413:413:413))
        (IOPATH dataa combout (149:149:149) (162:162:162))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:54\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1090:1090:1090) (1099:1099:1099))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:56\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (151:151:151) (210:210:210))
        (PORT datab (347:347:347) (418:418:418))
        (PORT datad (114:114:114) (153:153:153))
        (IOPATH dataa combout (158:158:158) (150:150:150))
        (IOPATH datab combout (177:177:177) (167:167:167))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:56\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (323:323:323) (381:381:381))
        (PORT datab (122:122:122) (171:171:171))
        (PORT datac (132:132:132) (181:181:181))
        (PORT datad (115:115:115) (155:155:155))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (150:150:150) (166:166:166))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:56\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1079:1079:1079) (1088:1088:1088))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (358:358:358) (439:439:439))
        (PORT datab (466:466:466) (561:561:561))
        (PORT datac (452:452:452) (541:541:541))
        (PORT datad (336:336:336) (402:402:402))
        (IOPATH dataa combout (150:150:150) (152:152:152))
        (IOPATH datab combout (151:151:151) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:68\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (215:215:215) (268:268:268))
        (PORT datab (131:131:131) (183:183:183))
        (PORT datad (121:121:121) (158:158:158))
        (IOPATH dataa combout (161:161:161) (154:154:154))
        (IOPATH datab combout (171:171:171) (182:182:182))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:68\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (100:100:100) (134:134:134))
        (PORT datab (146:146:146) (193:193:193))
        (PORT datac (190:190:190) (239:239:239))
        (PORT datad (185:185:185) (231:231:231))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (150:150:150) (166:166:166))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:68\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1086:1086:1086) (1095:1095:1095))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:67\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (188:188:188))
        (PORT datab (213:213:213) (279:279:279))
        (PORT datad (117:117:117) (156:156:156))
        (IOPATH dataa combout (178:178:178) (168:168:168))
        (IOPATH datab combout (158:158:158) (149:149:149))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:67\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (167:167:167) (203:203:203))
        (PORT datab (295:295:295) (357:357:357))
        (PORT datac (199:199:199) (258:258:258))
        (PORT datad (114:114:114) (152:152:152))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (150:150:150) (166:166:166))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:67\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1082:1082:1082) (1091:1091:1091))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:65\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (378:378:378))
        (PORT datab (297:297:297) (365:365:365))
        (PORT datad (113:113:113) (151:151:151))
        (IOPATH dataa combout (158:158:158) (150:150:150))
        (IOPATH datab combout (177:177:177) (167:167:167))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:65\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (314:314:314) (383:383:383))
        (PORT datab (101:101:101) (131:131:131))
        (PORT datac (197:197:197) (248:248:248))
        (PORT datad (337:337:337) (405:405:405))
        (IOPATH dataa combout (170:170:170) (169:169:169))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:65\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1083:1083:1083) (1092:1092:1092))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:66\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (205:205:205) (265:265:265))
        (PORT datab (154:154:154) (213:213:213))
        (PORT datad (114:114:114) (151:151:151))
        (IOPATH dataa combout (178:178:178) (168:168:168))
        (IOPATH datab combout (158:158:158) (149:149:149))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:66\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (123:123:123) (174:174:174))
        (PORT datab (403:403:403) (469:469:469))
        (PORT datac (138:138:138) (190:190:190))
        (PORT datad (185:185:185) (230:230:230))
        (IOPATH dataa combout (149:149:149) (162:162:162))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:66\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1083:1083:1083) (1092:1092:1092))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (325:325:325) (399:399:399))
        (PORT datab (201:201:201) (256:256:256))
        (PORT datac (179:179:179) (224:224:224))
        (PORT datad (111:111:111) (147:147:147))
        (IOPATH dataa combout (150:150:150) (152:152:152))
        (IOPATH datab combout (151:151:151) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:60\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (407:407:407))
        (PORT datab (136:136:136) (185:185:185))
        (PORT datad (115:115:115) (155:155:155))
        (IOPATH dataa combout (158:158:158) (150:150:150))
        (IOPATH datab combout (177:177:177) (167:167:167))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:60\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (196:196:196) (253:253:253))
        (PORT datab (313:313:313) (376:376:376))
        (PORT datac (153:153:153) (183:183:183))
        (PORT datad (115:115:115) (152:152:152))
        (IOPATH dataa combout (158:158:158) (148:148:148))
        (IOPATH datab combout (158:158:158) (147:147:147))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:60\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1078:1078:1078) (1088:1088:1088))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:59\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (480:480:480) (576:576:576))
        (PORT datab (348:348:348) (420:420:420))
        (PORT datad (329:329:329) (399:399:399))
        (IOPATH dataa combout (161:161:161) (154:154:154))
        (IOPATH datab combout (171:171:171) (182:182:182))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:59\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (483:483:483) (578:578:578))
        (PORT datab (217:217:217) (280:280:280))
        (PORT datac (86:86:86) (108:108:108))
        (PORT datad (184:184:184) (225:225:225))
        (IOPATH dataa combout (158:158:158) (148:148:148))
        (IOPATH datab combout (158:158:158) (147:147:147))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:59\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1074:1074:1074) (1082:1082:1082))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:58\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (187:187:187))
        (PORT datab (463:463:463) (546:546:546))
        (PORT datad (115:115:115) (153:153:153))
        (IOPATH dataa combout (178:178:178) (168:168:168))
        (IOPATH datab combout (158:158:158) (149:149:149))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:58\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (317:317:317))
        (PORT datab (124:124:124) (174:174:174))
        (PORT datac (450:450:450) (526:526:526))
        (PORT datad (114:114:114) (153:153:153))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (150:150:150) (166:166:166))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:58\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1078:1078:1078) (1087:1087:1087))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:57\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (128:128:128) (185:185:185))
        (PORT datab (596:596:596) (693:693:693))
        (PORT datad (122:122:122) (159:159:159))
        (IOPATH dataa combout (170:170:170) (183:183:183))
        (IOPATH datab combout (159:159:159) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:57\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (215:215:215) (270:270:270))
        (PORT datab (300:300:300) (347:347:347))
        (PORT datac (692:692:692) (793:793:793))
        (PORT datad (179:179:179) (223:223:223))
        (IOPATH dataa combout (149:149:149) (148:148:148))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:57\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1079:1079:1079) (1088:1088:1088))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (362:362:362) (444:444:444))
        (PORT datab (355:355:355) (428:428:428))
        (PORT datac (435:435:435) (507:507:507))
        (PORT datad (325:325:325) (388:388:388))
        (IOPATH dataa combout (150:150:150) (152:152:152))
        (IOPATH datab combout (151:151:151) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:62\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (138:138:138) (191:191:191))
        (PORT datab (220:220:220) (280:280:280))
        (PORT datad (114:114:114) (151:151:151))
        (IOPATH dataa combout (178:178:178) (168:168:168))
        (IOPATH datab combout (158:158:158) (149:149:149))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:62\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (184:184:184) (221:221:221))
        (PORT datab (219:219:219) (278:278:278))
        (PORT datac (111:111:111) (152:152:152))
        (PORT datad (115:115:115) (154:154:154))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (150:150:150) (166:166:166))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:62\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1073:1073:1073) (1081:1081:1081))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:61\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (489:489:489) (577:577:577))
        (PORT datab (130:130:130) (182:182:182))
        (PORT datad (114:114:114) (151:151:151))
        (IOPATH dataa combout (158:158:158) (150:150:150))
        (IOPATH datab combout (177:177:177) (167:167:167))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:61\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (197:197:197) (256:256:256))
        (PORT datab (98:98:98) (127:127:127))
        (PORT datac (112:112:112) (153:153:153))
        (PORT datad (553:553:553) (623:623:623))
        (IOPATH dataa combout (149:149:149) (148:148:148))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:61\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1078:1078:1078) (1088:1088:1088))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:63\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (572:572:572) (670:670:670))
        (PORT datab (197:197:197) (254:254:254))
        (PORT datad (181:181:181) (226:226:226))
        (IOPATH dataa combout (158:158:158) (150:150:150))
        (IOPATH datab combout (177:177:177) (167:167:167))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:63\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (575:575:575) (673:673:673))
        (PORT datab (266:266:266) (306:306:306))
        (PORT datac (177:177:177) (226:226:226))
        (PORT datad (114:114:114) (152:152:152))
        (IOPATH dataa combout (149:149:149) (162:162:162))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:63\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1073:1073:1073) (1081:1081:1081))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:64\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (138:138:138) (191:191:191))
        (PORT datab (129:129:129) (179:179:179))
        (PORT datad (133:133:133) (174:174:174))
        (IOPATH dataa combout (159:159:159) (154:154:154))
        (IOPATH datab combout (158:158:158) (166:166:166))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:64\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (316:316:316) (382:382:382))
        (PORT datab (196:196:196) (249:249:249))
        (PORT datac (112:112:112) (154:154:154))
        (PORT datad (85:85:85) (101:101:101))
        (IOPATH dataa combout (149:149:149) (162:162:162))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:64\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1074:1074:1074) (1082:1082:1082))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (429:429:429))
        (PORT datab (355:355:355) (433:433:433))
        (PORT datac (324:324:324) (378:378:378))
        (PORT datad (290:290:290) (345:345:345))
        (IOPATH dataa combout (150:150:150) (152:152:152))
        (IOPATH datab combout (151:151:151) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (98:98:98) (129:129:129))
        (PORT datab (326:326:326) (393:393:393))
        (PORT datac (87:87:87) (108:108:108))
        (PORT datad (85:85:85) (102:102:102))
        (IOPATH dataa combout (150:150:150) (152:152:152))
        (IOPATH datab combout (151:151:151) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:46\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (462:462:462) (547:547:547))
        (PORT datab (297:297:297) (361:361:361))
        (PORT datad (733:733:733) (864:864:864))
        (IOPATH dataa combout (161:161:161) (154:154:154))
        (IOPATH datab combout (171:171:171) (182:182:182))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:46\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (463:463:463) (548:548:548))
        (PORT datab (255:255:255) (295:295:295))
        (PORT datac (110:110:110) (152:152:152))
        (PORT datad (114:114:114) (153:153:153))
        (IOPATH dataa combout (149:149:149) (162:162:162))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:46\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1050:1050:1050) (1057:1057:1057))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:45\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (128:128:128) (181:181:181))
        (PORT datab (294:294:294) (357:357:357))
        (PORT datad (299:299:299) (353:353:353))
        (IOPATH dataa combout (159:159:159) (154:154:154))
        (IOPATH datab combout (158:158:158) (166:166:166))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:45\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (192:192:192) (248:248:248))
        (PORT datab (312:312:312) (376:376:376))
        (PORT datac (153:153:153) (178:178:178))
        (PORT datad (114:114:114) (153:153:153))
        (IOPATH dataa combout (158:158:158) (148:148:148))
        (IOPATH datab combout (158:158:158) (147:147:147))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:45\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1052:1052:1052) (1058:1058:1058))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (348:348:348) (420:420:420))
        (PORT datad (200:200:200) (249:249:249))
        (IOPATH dataa combout (158:158:158) (152:152:152))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:48\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (492:492:492) (611:611:611))
        (PORT datab (131:131:131) (182:182:182))
        (PORT datad (302:302:302) (363:363:363))
        (IOPATH dataa combout (161:161:161) (154:154:154))
        (IOPATH datab combout (171:171:171) (182:182:182))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:48\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (100:100:100) (131:131:131))
        (PORT datab (613:613:613) (746:746:746))
        (PORT datac (596:596:596) (707:707:707))
        (PORT datad (209:209:209) (260:260:260))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (150:150:150) (166:166:166))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:48\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1058:1058:1058) (1064:1064:1064))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:47\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (128:128:128) (181:181:181))
        (PORT datab (448:448:448) (526:526:526))
        (PORT datad (114:114:114) (152:152:152))
        (IOPATH dataa combout (178:178:178) (168:168:168))
        (IOPATH datab combout (158:158:158) (149:149:149))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:47\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (261:261:261) (299:299:299))
        (PORT datab (193:193:193) (249:249:249))
        (PORT datac (117:117:117) (162:162:162))
        (PORT datad (436:436:436) (506:506:506))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (171:171:171) (171:171:171))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:47\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1050:1050:1050) (1057:1057:1057))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:52\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (213:213:213) (269:269:269))
        (PORT datab (134:134:134) (182:182:182))
        (PORT datad (288:288:288) (338:338:338))
        (IOPATH dataa combout (158:158:158) (150:150:150))
        (IOPATH datab combout (177:177:177) (167:167:167))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:52\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (172:172:172) (207:207:207))
        (PORT datab (313:313:313) (377:377:377))
        (PORT datac (121:121:121) (163:163:163))
        (PORT datad (117:117:117) (155:155:155))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (150:150:150) (166:166:166))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:52\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1051:1051:1051) (1058:1058:1058))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:49\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (130:130:130) (183:183:183))
        (PORT datab (129:129:129) (179:179:179))
        (PORT datad (483:483:483) (567:567:567))
        (IOPATH dataa combout (159:159:159) (154:154:154))
        (IOPATH datab combout (158:158:158) (166:166:166))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:49\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (196:196:196) (258:258:258))
        (PORT datab (99:99:99) (128:128:128))
        (PORT datac (476:476:476) (566:566:566))
        (PORT datad (111:111:111) (147:147:147))
        (IOPATH dataa combout (149:149:149) (148:148:148))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:49\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1058:1058:1058) (1064:1064:1064))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:50\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (213:213:213) (272:272:272))
        (PORT datab (127:127:127) (176:176:176))
        (PORT datad (138:138:138) (181:181:181))
        (IOPATH dataa combout (159:159:159) (154:154:154))
        (IOPATH datab combout (158:158:158) (166:166:166))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:50\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (129:129:129) (183:183:183))
        (PORT datab (191:191:191) (246:246:246))
        (PORT datac (553:553:553) (625:625:625))
        (PORT datad (135:135:135) (176:176:176))
        (IOPATH dataa combout (149:149:149) (148:148:148))
        (IOPATH datab combout (171:171:171) (171:171:171))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:50\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1057:1057:1057) (1064:1064:1064))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:51\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (259:259:259))
        (PORT datab (211:211:211) (270:270:270))
        (PORT datad (185:185:185) (231:231:231))
        (IOPATH dataa combout (170:170:170) (183:183:183))
        (IOPATH datab combout (159:159:159) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:51\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (192:192:192) (246:246:246))
        (PORT datab (215:215:215) (274:274:274))
        (PORT datac (116:116:116) (161:161:161))
        (PORT datad (156:156:156) (180:180:180))
        (IOPATH dataa combout (158:158:158) (148:148:148))
        (IOPATH datab combout (158:158:158) (147:147:147))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:51\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1056:1056:1056) (1063:1063:1063))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (299:299:299) (366:366:366))
        (PORT datab (123:123:123) (171:171:171))
        (PORT datac (301:301:301) (370:370:370))
        (PORT datad (292:292:292) (354:354:354))
        (IOPATH dataa combout (150:150:150) (152:152:152))
        (IOPATH datab combout (151:151:151) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (97:97:97) (128:128:128))
        (PORT datab (122:122:122) (171:171:171))
        (PORT datac (345:345:345) (416:416:416))
        (PORT datad (85:85:85) (101:101:101))
        (IOPATH dataa combout (150:150:150) (152:152:152))
        (IOPATH datab combout (151:151:151) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:41\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (134:134:134) (185:185:185))
        (PORT datab (147:147:147) (207:207:207))
        (PORT datad (118:118:118) (158:158:158))
        (IOPATH dataa combout (178:178:178) (168:168:168))
        (IOPATH datab combout (158:158:158) (149:149:149))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:41\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (170:170:170) (205:205:205))
        (PORT datab (352:352:352) (439:439:439))
        (PORT datac (132:132:132) (181:181:181))
        (PORT datad (116:116:116) (156:156:156))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (150:150:150) (166:166:166))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:41\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1064:1064:1064) (1071:1071:1071))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:42\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (160:160:160) (224:224:224))
        (PORT datab (128:128:128) (178:178:178))
        (PORT datad (124:124:124) (160:160:160))
        (IOPATH dataa combout (161:161:161) (154:154:154))
        (IOPATH datab combout (171:171:171) (182:182:182))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:42\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (160:160:160) (221:221:221))
        (PORT datab (169:169:169) (202:202:202))
        (PORT datac (180:180:180) (225:225:225))
        (PORT datad (115:115:115) (153:153:153))
        (IOPATH dataa combout (149:149:149) (162:162:162))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:42\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1063:1063:1063) (1071:1071:1071))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:43\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (716:716:716) (839:839:839))
        (PORT datab (127:127:127) (179:179:179))
        (PORT datad (115:115:115) (154:154:154))
        (IOPATH dataa combout (158:158:158) (150:150:150))
        (IOPATH datab combout (177:177:177) (167:167:167))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:43\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (100:100:100) (131:131:131))
        (PORT datab (616:616:616) (721:721:721))
        (PORT datac (177:177:177) (227:227:227))
        (PORT datad (292:292:292) (351:351:351))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (150:150:150) (166:166:166))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:43\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1063:1063:1063) (1071:1071:1071))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:44\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (330:330:330) (406:406:406))
        (PORT datab (135:135:135) (184:184:184))
        (PORT datad (115:115:115) (154:154:154))
        (IOPATH dataa combout (158:158:158) (150:150:150))
        (IOPATH datab combout (177:177:177) (167:167:167))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:44\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (406:406:406))
        (PORT datab (190:190:190) (231:231:231))
        (PORT datac (178:178:178) (221:221:221))
        (PORT datad (114:114:114) (152:152:152))
        (IOPATH dataa combout (149:149:149) (162:162:162))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:44\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1052:1052:1052) (1058:1058:1058))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (338:338:338) (412:412:412))
        (PORT datab (346:346:346) (417:417:417))
        (PORT datac (786:786:786) (913:913:913))
        (PORT datad (326:326:326) (389:389:389))
        (IOPATH dataa combout (150:150:150) (152:152:152))
        (IOPATH datab combout (151:151:151) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:39\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (393:393:393) (491:491:491))
        (PORT datab (354:354:354) (429:429:429))
        (PORT datad (352:352:352) (419:419:419))
        (IOPATH dataa combout (158:158:158) (150:150:150))
        (IOPATH datab combout (177:177:177) (167:167:167))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:39\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (100:100:100) (131:131:131))
        (PORT datab (123:123:123) (171:171:171))
        (PORT datac (380:380:380) (472:472:472))
        (PORT datad (190:190:190) (232:232:232))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (150:150:150) (166:166:166))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:39\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1068:1068:1068) (1076:1076:1076))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:40\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (194:194:194) (255:255:255))
        (PORT datab (130:130:130) (183:183:183))
        (PORT datad (337:337:337) (404:404:404))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:40\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (194:194:194) (250:250:250))
        (PORT datab (274:274:274) (320:320:320))
        (PORT datac (216:216:216) (275:275:275))
        (PORT datad (189:189:189) (231:231:231))
        (IOPATH dataa combout (149:149:149) (162:162:162))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:40\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1068:1068:1068) (1076:1076:1076))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:38\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (379:379:379))
        (PORT datab (150:150:150) (202:202:202))
        (PORT datad (182:182:182) (223:223:223))
        (IOPATH dataa combout (178:178:178) (168:168:168))
        (IOPATH datab combout (158:158:158) (149:149:149))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:38\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (99:99:99) (132:132:132))
        (PORT datab (123:123:123) (172:172:172))
        (PORT datac (292:292:292) (345:345:345))
        (PORT datad (284:284:284) (337:337:337))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (150:150:150) (166:166:166))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:38\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1063:1063:1063) (1070:1070:1070))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:37\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (339:339:339) (412:412:412))
        (PORT datab (127:127:127) (177:177:177))
        (PORT datad (611:611:611) (717:717:717))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:37\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (124:124:124) (175:175:175))
        (PORT datab (627:627:627) (745:745:745))
        (PORT datac (210:210:210) (264:264:264))
        (PORT datad (88:88:88) (105:105:105))
        (IOPATH dataa combout (158:158:158) (148:148:148))
        (IOPATH datab combout (158:158:158) (147:147:147))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:37\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1080:1080:1080) (1088:1088:1088))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (203:203:203) (259:259:259))
        (PORT datab (207:207:207) (261:261:261))
        (PORT datac (324:324:324) (381:381:381))
        (PORT datad (297:297:297) (361:361:361))
        (IOPATH dataa combout (150:150:150) (152:152:152))
        (IOPATH datab combout (151:151:151) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (100:100:100) (133:133:133))
        (PORT datab (433:433:433) (510:510:510))
        (PORT datac (87:87:87) (109:109:109))
        (PORT datad (88:88:88) (106:106:106))
        (IOPATH dataa combout (150:150:150) (152:152:152))
        (IOPATH datab combout (151:151:151) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:4\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (998:998:998) (1177:1177:1177))
        (PORT datab (341:341:341) (419:419:419))
        (PORT datad (354:354:354) (424:424:424))
        (IOPATH dataa combout (158:158:158) (150:150:150))
        (IOPATH datab combout (177:177:177) (167:167:167))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:4\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (125:125:125) (176:176:176))
        (PORT datab (311:311:311) (380:380:380))
        (PORT datac (1087:1087:1087) (1285:1285:1285))
        (PORT datad (86:86:86) (103:103:103))
        (IOPATH dataa combout (149:149:149) (162:162:162))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:4\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1074:1074:1074) (1082:1082:1082))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:3\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (370:370:370))
        (PORT datab (608:608:608) (709:709:709))
        (PORT datad (276:276:276) (326:326:326))
        (IOPATH dataa combout (170:170:170) (183:183:183))
        (IOPATH datab combout (159:159:159) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:3\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (731:731:731) (863:863:863))
        (PORT datab (123:123:123) (172:172:172))
        (PORT datac (166:166:166) (196:196:196))
        (PORT datad (115:115:115) (154:154:154))
        (IOPATH dataa combout (158:158:158) (148:148:148))
        (IOPATH datab combout (158:158:158) (147:147:147))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:3\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1074:1074:1074) (1082:1082:1082))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:2\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (217:217:217) (279:279:279))
        (PORT datab (693:693:693) (794:794:794))
        (PORT datad (199:199:199) (245:245:245))
        (IOPATH dataa combout (178:178:178) (168:168:168))
        (IOPATH datab combout (158:158:158) (149:149:149))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:2\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (577:577:577) (671:671:671))
        (PORT datab (168:168:168) (200:200:200))
        (PORT datac (112:112:112) (153:153:153))
        (PORT datad (122:122:122) (158:158:158))
        (IOPATH dataa combout (149:149:149) (162:162:162))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:2\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1084:1084:1084) (1094:1094:1094))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:1\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (298:298:298) (360:360:360))
        (PORT datab (590:590:590) (684:684:684))
        (PORT datad (184:184:184) (230:230:230))
        (IOPATH dataa combout (178:178:178) (168:168:168))
        (IOPATH datab combout (158:158:158) (149:149:149))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:1\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (283:283:283) (331:331:331))
        (PORT datab (588:588:588) (682:682:682))
        (PORT datac (178:178:178) (224:224:224))
        (PORT datad (123:123:123) (160:160:160))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (150:150:150) (166:166:166))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:1\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1084:1084:1084) (1094:1094:1094))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (355:355:355) (446:446:446))
        (PORT datab (367:367:367) (454:454:454))
        (PORT datac (329:329:329) (392:392:392))
        (PORT datad (337:337:337) (403:403:403))
        (IOPATH dataa combout (150:150:150) (152:152:152))
        (IOPATH datab combout (151:151:151) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:30\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (155:155:155) (215:215:215))
        (PORT datab (135:135:135) (184:184:184))
        (PORT datad (114:114:114) (153:153:153))
        (IOPATH dataa combout (158:158:158) (150:150:150))
        (IOPATH datab combout (177:177:177) (167:167:167))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:30\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (99:99:99) (130:130:130))
        (PORT datab (194:194:194) (253:253:253))
        (PORT datac (140:140:140) (190:190:190))
        (PORT datad (111:111:111) (147:147:147))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:30\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1078:1078:1078) (1086:1086:1086))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:31\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (187:187:187))
        (PORT datab (141:141:141) (200:200:200))
        (PORT datad (188:188:188) (235:235:235))
        (IOPATH dataa combout (170:170:170) (183:183:183))
        (IOPATH datab combout (159:159:159) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:31\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (187:187:187) (225:225:225))
        (PORT datab (122:122:122) (171:171:171))
        (PORT datac (133:133:133) (189:189:189))
        (PORT datad (117:117:117) (157:157:157))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (150:150:150) (166:166:166))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:31\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1079:1079:1079) (1087:1087:1087))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:32\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (212:212:212) (274:274:274))
        (PORT datab (135:135:135) (184:184:184))
        (PORT datad (191:191:191) (234:234:234))
        (IOPATH dataa combout (158:158:158) (150:150:150))
        (IOPATH datab combout (177:177:177) (167:167:167))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:32\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (98:98:98) (130:130:130))
        (PORT datab (125:125:125) (174:174:174))
        (PORT datac (185:185:185) (231:231:231))
        (PORT datad (201:201:201) (248:248:248))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (171:171:171) (171:171:171))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:32\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1073:1073:1073) (1081:1081:1081))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:29\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (188:188:188))
        (PORT datab (147:147:147) (203:203:203))
        (PORT datad (114:114:114) (151:151:151))
        (IOPATH dataa combout (178:178:178) (168:168:168))
        (IOPATH datab combout (158:158:158) (149:149:149))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:29\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (124:124:124) (176:176:176))
        (PORT datab (147:147:147) (204:204:204))
        (PORT datac (114:114:114) (159:159:159))
        (PORT datad (155:155:155) (179:179:179))
        (IOPATH dataa combout (158:158:158) (148:148:148))
        (IOPATH datab combout (158:158:158) (147:147:147))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:29\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1073:1073:1073) (1080:1080:1080))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (190:190:190) (247:247:247))
        (PORT datab (297:297:297) (355:355:355))
        (PORT datac (320:320:320) (387:387:387))
        (PORT datad (318:318:318) (377:377:377))
        (IOPATH dataa combout (150:150:150) (152:152:152))
        (IOPATH datab combout (151:151:151) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:28\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (187:187:187))
        (PORT datab (134:134:134) (182:182:182))
        (PORT datad (134:134:134) (174:174:174))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:28\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (146:146:146) (204:204:204))
        (PORT datab (346:346:346) (422:422:422))
        (PORT datac (185:185:185) (216:216:216))
        (PORT datad (115:115:115) (154:154:154))
        (IOPATH dataa combout (158:158:158) (148:148:148))
        (IOPATH datab combout (158:158:158) (147:147:147))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:28\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1075:1075:1075) (1083:1083:1083))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:25\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (184:184:184))
        (PORT datab (129:129:129) (178:178:178))
        (PORT datad (288:288:288) (344:344:344))
        (IOPATH dataa combout (159:159:159) (154:154:154))
        (IOPATH datab combout (158:158:158) (166:166:166))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:25\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (782:782:782) (914:914:914))
        (PORT datab (127:127:127) (179:179:179))
        (PORT datac (266:266:266) (307:307:307))
        (PORT datad (288:288:288) (344:344:344))
        (IOPATH dataa combout (170:170:170) (169:169:169))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:25\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1091:1091:1091) (1099:1099:1099))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:27\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (187:187:187))
        (PORT datab (160:160:160) (216:216:216))
        (PORT datad (121:121:121) (157:157:157))
        (IOPATH dataa combout (170:170:170) (183:183:183))
        (IOPATH datab combout (159:159:159) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:27\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (186:186:186) (224:224:224))
        (PORT datab (130:130:130) (180:180:180))
        (PORT datac (179:179:179) (224:224:224))
        (PORT datad (145:145:145) (187:187:187))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:27\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1078:1078:1078) (1086:1086:1086))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:26\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (331:331:331) (401:401:401))
        (PORT datab (134:134:134) (182:182:182))
        (PORT datad (181:181:181) (224:224:224))
        (IOPATH dataa combout (158:158:158) (150:150:150))
        (IOPATH datab combout (177:177:177) (167:167:167))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:26\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (333:333:333) (402:402:402))
        (PORT datab (191:191:191) (244:244:244))
        (PORT datac (155:155:155) (179:179:179))
        (PORT datad (116:116:116) (154:154:154))
        (IOPATH dataa combout (158:158:158) (148:148:148))
        (IOPATH datab combout (158:158:158) (147:147:147))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:26\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1092:1092:1092) (1100:1100:1100))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (436:436:436) (511:511:511))
        (PORT datab (341:341:341) (421:421:421))
        (PORT datac (109:109:109) (150:150:150))
        (PORT datad (341:341:341) (415:415:415))
        (IOPATH dataa combout (150:150:150) (152:152:152))
        (IOPATH datab combout (151:151:151) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:21\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (352:352:352))
        (PORT datab (803:803:803) (946:946:946))
        (PORT datad (114:114:114) (153:153:153))
        (IOPATH dataa combout (178:178:178) (168:168:168))
        (IOPATH datab combout (158:158:158) (149:149:149))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:21\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (192:192:192) (248:248:248))
        (PORT datab (802:802:802) (945:945:945))
        (PORT datac (114:114:114) (159:159:159))
        (PORT datad (154:154:154) (179:179:179))
        (IOPATH dataa combout (158:158:158) (148:148:148))
        (IOPATH datab combout (158:158:158) (147:147:147))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:21\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1083:1083:1083) (1092:1092:1092))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:23\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (128:128:128) (182:182:182))
        (PORT datab (743:743:743) (859:859:859))
        (PORT datad (114:114:114) (154:154:154))
        (IOPATH dataa combout (178:178:178) (168:168:168))
        (IOPATH datab combout (158:158:158) (149:149:149))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:23\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (644:644:644) (758:758:758))
        (PORT datab (98:98:98) (127:127:127))
        (PORT datac (185:185:185) (233:233:233))
        (PORT datad (180:180:180) (219:219:219))
        (IOPATH dataa combout (170:170:170) (169:169:169))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:23\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1082:1082:1082) (1091:1091:1091))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:22\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (731:731:731) (881:881:881))
        (PORT datab (126:126:126) (178:178:178))
        (PORT datad (124:124:124) (161:161:161))
        (IOPATH dataa combout (161:161:161) (154:154:154))
        (IOPATH datab combout (171:171:171) (182:182:182))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:22\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (124:124:124) (175:175:175))
        (PORT datab (98:98:98) (127:127:127))
        (PORT datac (719:719:719) (865:865:865))
        (PORT datad (307:307:307) (357:357:357))
        (IOPATH dataa combout (149:149:149) (162:162:162))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:22\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1082:1082:1082) (1091:1091:1091))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:24\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (293:293:293))
        (PORT datab (136:136:136) (186:186:186))
        (PORT datad (115:115:115) (155:155:155))
        (IOPATH dataa combout (158:158:158) (150:150:150))
        (IOPATH datab combout (177:177:177) (167:167:167))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:24\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (100:100:100) (132:132:132))
        (PORT datab (197:197:197) (250:250:250))
        (PORT datac (110:110:110) (151:151:151))
        (PORT datad (133:133:133) (169:169:169))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:24\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1091:1091:1091) (1099:1099:1099))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (348:348:348) (419:419:419))
        (PORT datab (359:359:359) (436:436:436))
        (PORT datac (343:343:343) (414:414:414))
        (PORT datad (336:336:336) (406:406:406))
        (IOPATH dataa combout (150:150:150) (152:152:152))
        (IOPATH datab combout (151:151:151) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:36\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (185:185:185))
        (PORT datab (129:129:129) (179:179:179))
        (PORT datad (207:207:207) (257:257:257))
        (IOPATH dataa combout (159:159:159) (154:154:154))
        (IOPATH datab combout (158:158:158) (166:166:166))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:36\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (214:214:214) (278:278:278))
        (PORT datab (293:293:293) (343:343:343))
        (PORT datac (112:112:112) (153:153:153))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH dataa combout (149:149:149) (162:162:162))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:36\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1080:1080:1080) (1088:1088:1088))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:33\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (198:198:198))
        (PORT datab (130:130:130) (181:181:181))
        (PORT datad (115:115:115) (153:153:153))
        (IOPATH dataa combout (158:158:158) (150:150:150))
        (IOPATH datab combout (177:177:177) (167:167:167))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:33\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (195:195:195))
        (PORT datab (167:167:167) (205:205:205))
        (PORT datac (113:113:113) (156:156:156))
        (PORT datad (337:337:337) (407:407:407))
        (IOPATH dataa combout (170:170:170) (169:169:169))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:33\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1073:1073:1073) (1081:1081:1081))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:35\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (297:297:297) (366:366:366))
        (PORT datab (369:369:369) (444:444:444))
        (PORT datad (122:122:122) (158:158:158))
        (IOPATH dataa combout (170:170:170) (183:183:183))
        (IOPATH datab combout (159:159:159) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:35\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (360:360:360))
        (PORT datab (166:166:166) (203:203:203))
        (PORT datac (377:377:377) (459:459:459))
        (PORT datad (115:115:115) (155:155:155))
        (IOPATH dataa combout (149:149:149) (162:162:162))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:35\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1080:1080:1080) (1088:1088:1088))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:34\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (319:319:319) (381:381:381))
        (PORT datab (201:201:201) (256:256:256))
        (PORT datad (123:123:123) (159:159:159))
        (IOPATH dataa combout (170:170:170) (183:183:183))
        (IOPATH datab combout (159:159:159) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:34\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (466:466:466) (546:546:546))
        (PORT datab (202:202:202) (258:258:258))
        (PORT datac (243:243:243) (272:272:272))
        (PORT datad (319:319:319) (373:373:373))
        (IOPATH dataa combout (158:158:158) (148:148:148))
        (IOPATH datab combout (158:158:158) (147:147:147))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:34\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1072:1072:1072) (1080:1080:1080))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (377:377:377))
        (PORT datab (335:335:335) (409:409:409))
        (PORT datac (283:283:283) (335:335:335))
        (PORT datad (344:344:344) (414:414:414))
        (IOPATH dataa combout (150:150:150) (152:152:152))
        (IOPATH datab combout (151:151:151) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (98:98:98) (129:129:129))
        (PORT datab (100:100:100) (128:128:128))
        (PORT datac (87:87:87) (108:108:108))
        (PORT datad (85:85:85) (101:101:101))
        (IOPATH dataa combout (150:150:150) (152:152:152))
        (IOPATH datab combout (151:151:151) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (187:187:187))
        (PORT datab (235:235:235) (292:292:292))
        (PORT datad (116:116:116) (155:155:155))
        (IOPATH dataa combout (178:178:178) (168:168:168))
        (IOPATH datab combout (158:158:158) (149:149:149))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (202:202:202))
        (PORT datab (314:314:314) (379:379:379))
        (PORT datac (194:194:194) (231:231:231))
        (PORT datad (117:117:117) (157:157:157))
        (IOPATH dataa combout (158:158:158) (148:148:148))
        (IOPATH datab combout (158:158:158) (147:147:147))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1064:1064:1064) (1071:1071:1071))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:12\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (203:203:203) (256:256:256))
        (PORT datab (490:490:490) (570:570:570))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH dataa combout (178:178:178) (168:168:168))
        (IOPATH datab combout (158:158:158) (149:149:149))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:12\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (98:98:98) (131:131:131))
        (PORT datab (490:490:490) (572:572:572))
        (PORT datac (177:177:177) (224:224:224))
        (PORT datad (314:314:314) (374:374:374))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (150:150:150) (166:166:166))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:12\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1082:1082:1082) (1091:1091:1091))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:10\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (186:186:186))
        (PORT datab (1152:1152:1152) (1343:1343:1343))
        (PORT datad (124:124:124) (161:161:161))
        (IOPATH dataa combout (170:170:170) (183:183:183))
        (IOPATH datab combout (159:159:159) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:10\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (412:412:412) (492:492:492))
        (PORT datab (125:125:125) (174:174:174))
        (PORT datac (1036:1036:1036) (1219:1219:1219))
        (PORT datad (85:85:85) (101:101:101))
        (IOPATH dataa combout (149:149:149) (148:148:148))
        (IOPATH datab combout (150:150:150) (166:166:166))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:10\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1086:1086:1086) (1094:1094:1094))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:9\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (127:127:127) (182:182:182))
        (PORT datab (127:127:127) (178:178:178))
        (PORT datad (319:319:319) (376:376:376))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:9\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (313:313:313))
        (PORT datab (331:331:331) (397:397:397))
        (PORT datac (194:194:194) (245:245:245))
        (PORT datad (115:115:115) (155:155:155))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (150:150:150) (166:166:166))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:9\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1086:1086:1086) (1094:1094:1094))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:11\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (987:987:987) (1136:1136:1136))
        (PORT datab (194:194:194) (251:251:251))
        (PORT datad (280:280:280) (330:330:330))
        (IOPATH dataa combout (158:158:158) (150:150:150))
        (IOPATH datab combout (177:177:177) (167:167:167))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:11\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (98:98:98) (130:130:130))
        (PORT datab (476:476:476) (565:565:565))
        (PORT datac (110:110:110) (151:151:151))
        (PORT datad (181:181:181) (227:227:227))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (150:150:150) (166:166:166))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:11\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1082:1082:1082) (1091:1091:1091))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (123:123:123) (174:174:174))
        (PORT datab (192:192:192) (247:247:247))
        (PORT datac (331:331:331) (393:393:393))
        (PORT datad (111:111:111) (148:148:148))
        (IOPATH dataa combout (150:150:150) (152:152:152))
        (IOPATH datab combout (151:151:151) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:14\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (371:371:371))
        (PORT datab (319:319:319) (387:387:387))
        (PORT datad (182:182:182) (226:226:226))
        (IOPATH dataa combout (178:178:178) (168:168:168))
        (IOPATH datab combout (158:158:158) (149:149:149))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:14\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (192:192:192) (251:251:251))
        (PORT datab (316:316:316) (383:383:383))
        (PORT datac (158:158:158) (183:183:183))
        (PORT datad (116:116:116) (155:155:155))
        (IOPATH dataa combout (158:158:158) (148:148:148))
        (IOPATH datab combout (158:158:158) (147:147:147))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:14\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1078:1078:1078) (1087:1087:1087))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:16\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (203:203:203) (260:260:260))
        (PORT datab (155:155:155) (213:213:213))
        (PORT datad (114:114:114) (152:152:152))
        (IOPATH dataa combout (178:178:178) (168:168:168))
        (IOPATH datab combout (158:158:158) (149:149:149))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:16\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (167:167:167) (202:202:202))
        (PORT datab (126:126:126) (176:176:176))
        (PORT datac (140:140:140) (192:192:192))
        (PORT datad (114:114:114) (151:151:151))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:16\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1072:1072:1072) (1080:1080:1080))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:15\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (214:214:214) (272:272:272))
        (PORT datab (860:860:860) (1002:1002:1002))
        (PORT datad (115:115:115) (153:153:153))
        (IOPATH dataa combout (178:178:178) (168:168:168))
        (IOPATH datab combout (158:158:158) (149:149:149))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:15\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (98:98:98) (130:130:130))
        (PORT datab (859:859:859) (1001:1001:1001))
        (PORT datac (111:111:111) (153:153:153))
        (PORT datad (183:183:183) (228:228:228))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (150:150:150) (166:166:166))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:15\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1077:1077:1077) (1086:1086:1086))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:13\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (209:209:209))
        (PORT datab (127:127:127) (179:179:179))
        (PORT datad (305:305:305) (364:364:364))
        (IOPATH dataa combout (161:161:161) (154:154:154))
        (IOPATH datab combout (171:171:171) (182:182:182))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:13\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (155:155:155) (215:215:215))
        (PORT datab (196:196:196) (248:248:248))
        (PORT datac (256:256:256) (288:288:288))
        (PORT datad (117:117:117) (156:156:156))
        (IOPATH dataa combout (158:158:158) (148:148:148))
        (IOPATH datab combout (158:158:158) (147:147:147))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:13\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1078:1078:1078) (1087:1087:1087))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (123:123:123) (174:174:174))
        (PORT datab (315:315:315) (376:376:376))
        (PORT datac (178:178:178) (228:228:228))
        (PORT datad (111:111:111) (148:148:148))
        (IOPATH dataa combout (150:150:150) (152:152:152))
        (IOPATH datab combout (151:151:151) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:18\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (200:200:200) (257:257:257))
        (PORT datab (492:492:492) (589:589:589))
        (PORT datad (188:188:188) (229:229:229))
        (IOPATH dataa combout (178:178:178) (168:168:168))
        (IOPATH datab combout (158:158:158) (149:149:149))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:18\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (98:98:98) (129:129:129))
        (PORT datab (289:289:289) (349:349:349))
        (PORT datac (476:476:476) (567:567:567))
        (PORT datad (560:560:560) (648:648:648))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (150:150:150) (166:166:166))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:18\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1087:1087:1087) (1096:1096:1096))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:20\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (628:628:628) (738:738:738))
        (PORT datab (134:134:134) (182:182:182))
        (PORT datad (116:116:116) (156:156:156))
        (IOPATH dataa combout (158:158:158) (150:150:150))
        (IOPATH datab combout (177:177:177) (167:167:167))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:20\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (629:629:629) (741:741:741))
        (PORT datab (404:404:404) (475:475:475))
        (PORT datac (181:181:181) (234:234:234))
        (PORT datad (86:86:86) (103:103:103))
        (IOPATH dataa combout (158:158:158) (148:148:148))
        (IOPATH datab combout (158:158:158) (147:147:147))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:20\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1083:1083:1083) (1092:1092:1092))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:19\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (335:335:335) (407:407:407))
        (PORT datab (130:130:130) (181:181:181))
        (PORT datad (122:122:122) (158:158:158))
        (IOPATH dataa combout (161:161:161) (154:154:154))
        (IOPATH datab combout (171:171:171) (182:182:182))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:19\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (340:340:340) (412:412:412))
        (PORT datab (123:123:123) (171:171:171))
        (PORT datac (794:794:794) (895:895:895))
        (PORT datad (87:87:87) (104:104:104))
        (IOPATH dataa combout (158:158:158) (148:148:148))
        (IOPATH datab combout (158:158:158) (147:147:147))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:19\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1083:1083:1083) (1092:1092:1092))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:17\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (548:548:548))
        (PORT datab (136:136:136) (185:185:185))
        (PORT datad (117:117:117) (156:156:156))
        (IOPATH dataa combout (158:158:158) (150:150:150))
        (IOPATH datab combout (177:177:177) (167:167:167))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:17\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (545:545:545))
        (PORT datab (123:123:123) (172:172:172))
        (PORT datac (286:286:286) (346:346:346))
        (PORT datad (86:86:86) (104:104:104))
        (IOPATH dataa combout (158:158:158) (148:148:148))
        (IOPATH datab combout (158:158:158) (147:147:147))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:17\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1087:1087:1087) (1096:1096:1096))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (348:348:348))
        (PORT datab (350:350:350) (428:428:428))
        (PORT datac (421:421:421) (488:488:488))
        (PORT datad (288:288:288) (340:340:340))
        (IOPATH dataa combout (150:150:150) (152:152:152))
        (IOPATH datab combout (151:151:151) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:5\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (196:196:196))
        (PORT datab (136:136:136) (184:184:184))
        (PORT datad (115:115:115) (153:153:153))
        (IOPATH dataa combout (158:158:158) (150:150:150))
        (IOPATH datab combout (177:177:177) (167:167:167))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:5\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (197:197:197))
        (PORT datab (203:203:203) (254:254:254))
        (PORT datac (261:261:261) (294:294:294))
        (PORT datad (615:615:615) (731:731:731))
        (IOPATH dataa combout (170:170:170) (169:169:169))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:5\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1056:1056:1056) (1063:1063:1063))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:7\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (380:380:380))
        (PORT datab (331:331:331) (400:400:400))
        (PORT datad (122:122:122) (158:158:158))
        (IOPATH dataa combout (170:170:170) (183:183:183))
        (IOPATH datab combout (159:159:159) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:7\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (125:125:125) (176:176:176))
        (PORT datab (169:169:169) (204:204:204))
        (PORT datac (317:317:317) (379:379:379))
        (PORT datad (114:114:114) (152:152:152))
        (IOPATH dataa combout (149:149:149) (162:162:162))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:7\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1082:1082:1082) (1091:1091:1091))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:8\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (213:213:213) (275:275:275))
        (PORT datab (127:127:127) (177:177:177))
        (PORT datad (299:299:299) (354:354:354))
        (IOPATH dataa combout (161:161:161) (154:154:154))
        (IOPATH datab combout (171:171:171) (182:182:182))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:8\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (340:340:340))
        (PORT datab (123:123:123) (171:171:171))
        (PORT datac (132:132:132) (180:180:180))
        (PORT datad (115:115:115) (153:153:153))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (150:150:150) (166:166:166))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:8\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1086:1086:1086) (1094:1094:1094))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:6\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (187:187:187))
        (PORT datab (315:315:315) (381:381:381))
        (PORT datad (184:184:184) (231:231:231))
        (IOPATH dataa combout (178:178:178) (168:168:168))
        (IOPATH datab combout (158:158:158) (149:149:149))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:6\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (196:196:196) (255:255:255))
        (PORT datab (292:292:292) (354:354:354))
        (PORT datac (197:197:197) (246:246:246))
        (PORT datad (86:86:86) (103:103:103))
        (IOPATH dataa combout (149:149:149) (148:148:148))
        (IOPATH datab combout (150:150:150) (166:166:166))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|multi_level_advanced_trigger_gen\:advanced_trigger_wrapper\|auto_generated\|mgl_prim2\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:6\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1086:1086:1086) (1096:1096:1096))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (506:506:506) (606:606:606))
        (PORT datab (456:456:456) (543:543:543))
        (PORT datac (491:491:491) (582:582:582))
        (PORT datad (289:289:289) (345:345:345))
        (IOPATH dataa combout (150:150:150) (152:152:152))
        (IOPATH datab combout (151:151:151) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (419:419:419) (479:479:479))
        (PORT datab (475:475:475) (545:545:545))
        (PORT datac (86:86:86) (107:107:107))
        (PORT datad (84:84:84) (101:101:101))
        (IOPATH dataa combout (150:150:150) (152:152:152))
        (IOPATH datab combout (151:151:151) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (98:98:98) (129:129:129))
        (PORT datab (433:433:433) (494:494:494))
        (PORT datac (587:587:587) (684:684:684))
        (PORT datad (85:85:85) (102:102:102))
        (IOPATH dataa combout (150:150:150) (152:152:152))
        (IOPATH datab combout (151:151:151) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (477:477:477) (553:553:553))
        (PORT datab (448:448:448) (520:520:520))
        (PORT datad (87:87:87) (103:103:103))
        (IOPATH dataa combout (149:149:149) (152:152:152))
        (IOPATH datab combout (150:150:150) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1088:1088:1088) (1097:1097:1097))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1074:1074:1074) (1079:1079:1079))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|cascade_drop\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (129:129:129) (183:183:183))
        (PORT datab (197:197:197) (255:255:255))
        (PORT datad (206:206:206) (262:262:262))
        (IOPATH dataa combout (149:149:149) (148:148:148))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|cascade_drop\[1\])
    (DELAY
      (ABSOLUTE
        (PORT datab (527:527:527) (639:639:639))
        (PORT datac (172:172:172) (208:208:208))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (815:815:815) (957:957:957))
        (PORT datab (223:223:223) (287:287:287))
        (PORT datad (161:161:161) (188:188:188))
        (IOPATH dataa combout (150:150:150) (152:152:152))
        (IOPATH datab combout (150:150:150) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed)
    (DELAY
      (ABSOLUTE
        (PORT clk (1049:1049:1049) (1056:1056:1056))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1035:1035:1035) (1038:1038:1038))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|process_0\~3)
    (DELAY
      (ABSOLUTE
        (PORT datad (177:177:177) (220:220:220))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|process_0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (170:170:170) (209:209:209))
        (PORT datab (525:525:525) (636:636:636))
        (PORT datac (170:170:170) (206:206:206))
        (PORT datad (424:424:424) (497:497:497))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|segment_shift_var\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (194:194:194) (234:234:234))
        (PORT datab (106:106:106) (141:141:141))
        (PORT datac (439:439:439) (512:512:512))
        (PORT datad (338:338:338) (397:397:397))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (461:461:461) (533:533:533))
        (PORT datad (170:170:170) (201:201:201))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|done\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (331:331:331) (395:395:395))
        (PORT datab (332:332:332) (391:391:391))
        (PORT datad (349:349:349) (422:422:422))
        (IOPATH dataa combout (149:149:149) (152:152:152))
        (IOPATH datab combout (150:150:150) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:done)
    (DELAY
      (ABSOLUTE
        (PORT clk (1048:1048:1048) (1055:1055:1055))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1034:1034:1034) (1036:1036:1036))
        (PORT ena (467:467:467) (499:499:499))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (217:217:217) (279:279:279))
        (PORT datad (119:119:119) (160:160:160))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1042:1042:1042) (1049:1049:1049))
        (PORT asdata (763:763:763) (839:839:839))
        (PORT clrn (1027:1027:1027) (1030:1030:1030))
        (PORT ena (835:835:835) (912:912:912))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1042:1042:1042) (1049:1049:1049))
        (PORT asdata (744:744:744) (820:820:820))
        (PORT clrn (1027:1027:1027) (1030:1030:1030))
        (PORT ena (835:835:835) (912:912:912))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1042:1042:1042) (1049:1049:1049))
        (PORT asdata (446:446:446) (491:491:491))
        (PORT clrn (1027:1027:1027) (1030:1030:1030))
        (PORT ena (835:835:835) (912:912:912))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1042:1042:1042) (1049:1049:1049))
        (PORT asdata (443:443:443) (475:475:475))
        (PORT clrn (1027:1027:1027) (1030:1030:1030))
        (PORT ena (835:835:835) (912:912:912))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (580:580:580) (675:675:675))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1042:1042:1042) (1049:1049:1049))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1028:1028:1028) (1031:1031:1031))
        (PORT ena (729:729:729) (798:798:798))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (267:267:267) (298:298:298))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1042:1042:1042) (1049:1049:1049))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1028:1028:1028) (1031:1031:1031))
        (PORT ena (729:729:729) (798:798:798))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1041:1041:1041) (1048:1048:1048))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1027:1027:1027) (1030:1030:1030))
        (PORT ena (628:628:628) (688:688:688))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1041:1041:1041) (1048:1048:1048))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1027:1027:1027) (1030:1030:1030))
        (PORT ena (628:628:628) (688:688:688))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1040:1040:1040) (1047:1047:1047))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1026:1026:1026) (1029:1029:1029))
        (PORT ena (620:620:620) (684:684:684))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1041:1041:1041) (1048:1048:1048))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1027:1027:1027) (1030:1030:1030))
        (PORT ena (628:628:628) (688:688:688))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1041:1041:1041) (1048:1048:1048))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1027:1027:1027) (1030:1030:1030))
        (PORT ena (628:628:628) (688:688:688))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_enable_delayed\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (201:201:201) (256:256:256))
        (IOPATH datac combout (114:114:114) (118:118:118))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_enable_delayed)
    (DELAY
      (ABSOLUTE
        (PORT clk (1048:1048:1048) (1055:1055:1055))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (903:903:903) (789:789:789))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1025:1025:1025) (1031:1031:1031))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (113:113:113) (151:151:151))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1025:1025:1025) (1031:1031:1031))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (113:113:113) (149:149:149))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1025:1025:1025) (1031:1031:1031))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (148:148:148))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1025:1025:1025) (1031:1031:1031))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (149:149:149))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1025:1025:1025) (1031:1031:1031))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1040:1040:1040) (1047:1047:1047))
        (PORT asdata (365:365:365) (408:408:408))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (194:194:194) (239:239:239))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1040:1040:1040) (1047:1047:1047))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1040:1040:1040) (1047:1047:1047))
        (PORT asdata (352:352:352) (398:398:398))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1040:1040:1040) (1047:1047:1047))
        (PORT asdata (362:362:362) (402:402:402))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (181:181:181) (226:226:226))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1040:1040:1040) (1047:1047:1047))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (190:190:190) (238:238:238))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1040:1040:1040) (1047:1047:1047))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (191:191:191) (241:241:241))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1040:1040:1040) (1047:1047:1047))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (343:343:343) (402:402:402))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1036:1036:1036) (1042:1042:1042))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1040:1040:1040) (1047:1047:1047))
        (PORT asdata (362:362:362) (403:403:403))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (186:186:186) (227:227:227))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1040:1040:1040) (1047:1047:1047))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (199:199:199) (245:245:245))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1040:1040:1040) (1047:1047:1047))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (187:187:187) (228:228:228))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1040:1040:1040) (1047:1047:1047))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (134:134:134) (185:185:185))
        (IOPATH dataa combout (176:176:176) (169:169:169))
        (IOPATH dataa cout (211:211:211) (161:161:161))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|acq_buf_read_reset)
    (DELAY
      (ABSOLUTE
        (PORT dataa (764:764:764) (911:911:911))
        (PORT datab (922:922:922) (1074:1074:1074))
        (PORT datac (960:960:960) (1090:1090:1090))
        (PORT datad (1121:1121:1121) (1288:1288:1288))
        (IOPATH dataa combout (158:158:158) (148:148:148))
        (IOPATH datab combout (158:158:158) (147:147:147))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (PORT datab (130:130:130) (182:182:182))
        (IOPATH datab combout (182:182:182) (171:171:171))
        (IOPATH datab cout (213:213:213) (164:164:164))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_comb_bita1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (130:130:130) (184:184:184))
        (IOPATH dataa combout (156:156:156) (162:162:162))
        (IOPATH dataa cout (211:211:211) (161:161:161))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_reg_bit\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1065:1065:1065) (1074:1074:1074))
        (PORT d (36:36:36) (48:48:48))
        (PORT asdata (529:529:529) (586:586:586))
        (PORT sload (386:386:386) (434:434:434))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD sload (posedge clk) (82:82:82))
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_comb_bita2)
    (DELAY
      (ABSOLUTE
        (PORT datab (130:130:130) (183:183:183))
        (IOPATH datab combout (182:182:182) (167:167:167))
        (IOPATH datab cout (213:213:213) (164:164:164))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_reg_bit\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1065:1065:1065) (1074:1074:1074))
        (PORT d (36:36:36) (48:48:48))
        (PORT asdata (530:530:530) (587:587:587))
        (PORT sload (386:386:386) (434:434:434))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD sload (posedge clk) (82:82:82))
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|Equal1\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (130:130:130) (182:182:182))
        (PORT datac (116:116:116) (161:161:161))
        (PORT datad (118:118:118) (158:158:158))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_comb_bita3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (133:133:133) (189:189:189))
        (IOPATH dataa combout (156:156:156) (162:162:162))
        (IOPATH dataa cout (211:211:211) (161:161:161))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_reg_bit\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1065:1065:1065) (1074:1074:1074))
        (PORT d (36:36:36) (48:48:48))
        (PORT asdata (531:531:531) (588:588:588))
        (PORT sload (386:386:386) (434:434:434))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD sload (posedge clk) (82:82:82))
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_comb_bita4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (186:186:186))
        (IOPATH dataa combout (176:176:176) (165:165:165))
        (IOPATH dataa cout (211:211:211) (161:161:161))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_reg_bit\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1065:1065:1065) (1074:1074:1074))
        (PORT d (36:36:36) (48:48:48))
        (PORT asdata (531:531:531) (588:588:588))
        (PORT sload (386:386:386) (434:434:434))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD sload (posedge clk) (82:82:82))
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_comb_bita5)
    (DELAY
      (ABSOLUTE
        (PORT datab (130:130:130) (183:183:183))
        (IOPATH datab combout (156:156:156) (166:166:166))
        (IOPATH datab cout (213:213:213) (164:164:164))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_reg_bit\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1065:1065:1065) (1074:1074:1074))
        (PORT d (36:36:36) (48:48:48))
        (PORT asdata (532:532:532) (589:589:589))
        (PORT sload (386:386:386) (434:434:434))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD sload (posedge clk) (82:82:82))
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_comb_bita6)
    (DELAY
      (ABSOLUTE
        (PORT datab (131:131:131) (183:183:183))
        (IOPATH datab combout (182:182:182) (167:167:167))
        (IOPATH datab cout (213:213:213) (164:164:164))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_reg_bit\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1065:1065:1065) (1074:1074:1074))
        (PORT d (36:36:36) (48:48:48))
        (PORT asdata (533:533:533) (590:590:590))
        (PORT sload (386:386:386) (434:434:434))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD sload (posedge clk) (82:82:82))
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (133:133:133) (188:188:188))
        (PORT datab (130:130:130) (182:182:182))
        (PORT datac (118:118:118) (163:163:163))
        (PORT datad (120:120:120) (159:159:159))
        (IOPATH dataa combout (149:149:149) (148:148:148))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_shift_load\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1135:1135:1135) (1305:1305:1305))
        (PORT datab (100:100:100) (129:129:129))
        (PORT datac (1149:1149:1149) (1330:1330:1330))
        (PORT datad (85:85:85) (101:101:101))
        (IOPATH dataa combout (149:149:149) (148:148:148))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_comb_bita6\~0)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (178:178:178) (194:194:194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_reg_bit\[6\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (109:109:109) (137:137:137))
        (PORT datad (86:86:86) (102:102:102))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_reg_bit\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1065:1065:1065) (1074:1074:1074))
        (PORT d (36:36:36) (48:48:48))
        (PORT asdata (528:528:528) (585:585:585))
        (PORT sload (386:386:386) (434:434:434))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD sload (posedge clk) (82:82:82))
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (188:188:188))
        (PORT datac (120:120:120) (167:167:167))
        (PORT datad (122:122:122) (163:163:163))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (134:134:134) (189:189:189))
        (PORT datab (133:133:133) (187:187:187))
        (PORT datac (118:118:118) (164:164:164))
        (PORT datad (120:120:120) (160:160:160))
        (IOPATH dataa combout (149:149:149) (152:152:152))
        (IOPATH datab combout (150:150:150) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|acq_buf_read_reset\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (766:766:766) (913:913:913))
        (PORT datab (924:924:924) (1076:1076:1076))
        (PORT datac (959:959:959) (1088:1088:1088))
        (IOPATH dataa combout (149:149:149) (148:148:148))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datac combout (114:114:114) (117:117:117))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter_clk_ena)
    (DELAY
      (ABSOLUTE
        (PORT dataa (99:99:99) (130:130:130))
        (PORT datab (100:100:100) (130:130:130))
        (PORT datac (1149:1149:1149) (1330:1330:1330))
        (PORT datad (177:177:177) (204:204:204))
        (IOPATH dataa combout (150:150:150) (152:152:152))
        (IOPATH datab combout (151:151:151) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1061:1061:1061) (1071:1071:1071))
        (PORT d (36:36:36) (48:48:48))
        (PORT asdata (386:386:386) (439:439:439))
        (PORT sload (607:607:607) (679:679:679))
        (PORT ena (609:609:609) (656:656:656))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD sload (posedge clk) (82:82:82))
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (194:194:194) (252:252:252))
        (IOPATH dataa combout (156:156:156) (162:162:162))
        (IOPATH dataa cout (211:211:211) (161:161:161))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1061:1061:1061) (1071:1071:1071))
        (PORT d (36:36:36) (48:48:48))
        (PORT asdata (388:388:388) (441:441:441))
        (PORT sload (607:607:607) (679:679:679))
        (PORT ena (609:609:609) (656:656:656))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD sload (posedge clk) (82:82:82))
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (186:186:186))
        (IOPATH dataa combout (176:176:176) (165:165:165))
        (IOPATH dataa cout (211:211:211) (161:161:161))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1061:1061:1061) (1071:1071:1071))
        (PORT d (36:36:36) (48:48:48))
        (PORT asdata (389:389:389) (441:441:441))
        (PORT sload (607:607:607) (679:679:679))
        (PORT ena (609:609:609) (656:656:656))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD sload (posedge clk) (82:82:82))
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (187:187:187))
        (IOPATH dataa combout (156:156:156) (162:162:162))
        (IOPATH dataa cout (211:211:211) (161:161:161))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1061:1061:1061) (1071:1071:1071))
        (PORT d (36:36:36) (48:48:48))
        (PORT asdata (390:390:390) (443:443:443))
        (PORT sload (607:607:607) (679:679:679))
        (PORT ena (609:609:609) (656:656:656))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD sload (posedge clk) (82:82:82))
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita4)
    (DELAY
      (ABSOLUTE
        (PORT datab (145:145:145) (193:193:193))
        (IOPATH datab combout (182:182:182) (167:167:167))
        (IOPATH datab cout (213:213:213) (164:164:164))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1061:1061:1061) (1071:1071:1071))
        (PORT d (36:36:36) (48:48:48))
        (PORT asdata (392:392:392) (445:445:445))
        (PORT sload (607:607:607) (679:679:679))
        (PORT ena (609:609:609) (656:656:656))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD sload (posedge clk) (82:82:82))
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita5)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (182:182:182))
        (IOPATH datab combout (156:156:156) (166:166:166))
        (IOPATH datab cout (213:213:213) (164:164:164))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1061:1061:1061) (1071:1071:1071))
        (PORT d (36:36:36) (48:48:48))
        (PORT asdata (394:394:394) (448:448:448))
        (PORT sload (607:607:607) (679:679:679))
        (PORT ena (609:609:609) (656:656:656))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD sload (posedge clk) (82:82:82))
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita6)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (183:183:183))
        (IOPATH datab combout (182:182:182) (167:167:167))
        (IOPATH datab cout (213:213:213) (164:164:164))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1061:1061:1061) (1071:1071:1071))
        (PORT d (36:36:36) (48:48:48))
        (PORT asdata (395:395:395) (449:449:449))
        (PORT sload (607:607:607) (679:679:679))
        (PORT ena (609:609:609) (656:656:656))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD sload (posedge clk) (82:82:82))
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita7)
    (DELAY
      (ABSOLUTE
        (PORT datab (146:146:146) (194:194:194))
        (IOPATH datab combout (156:156:156) (166:166:166))
        (IOPATH datab cout (213:213:213) (164:164:164))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1061:1061:1061) (1071:1071:1071))
        (PORT d (36:36:36) (48:48:48))
        (PORT asdata (395:395:395) (450:450:450))
        (PORT sload (607:607:607) (679:679:679))
        (PORT ena (609:609:609) (656:656:656))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD sload (posedge clk) (82:82:82))
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (185:185:185))
        (IOPATH dataa combout (176:176:176) (165:165:165))
        (IOPATH dataa cout (211:211:211) (161:161:161))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1061:1061:1061) (1071:1071:1071))
        (PORT d (36:36:36) (48:48:48))
        (PORT asdata (397:397:397) (450:450:450))
        (PORT sload (607:607:607) (679:679:679))
        (PORT ena (609:609:609) (656:656:656))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD sload (posedge clk) (82:82:82))
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita9)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (182:182:182))
        (IOPATH datab combout (156:156:156) (166:166:166))
        (IOPATH datab cout (213:213:213) (164:164:164))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1061:1061:1061) (1071:1071:1071))
        (PORT d (36:36:36) (48:48:48))
        (PORT asdata (397:397:397) (451:451:451))
        (PORT sload (607:607:607) (679:679:679))
        (PORT ena (609:609:609) (656:656:656))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD sload (posedge clk) (82:82:82))
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (134:134:134) (186:186:186))
        (IOPATH dataa combout (176:176:176) (165:165:165))
        (IOPATH dataa cout (211:211:211) (161:161:161))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1061:1061:1061) (1071:1071:1071))
        (PORT d (36:36:36) (48:48:48))
        (PORT asdata (397:397:397) (451:451:451))
        (PORT sload (607:607:607) (679:679:679))
        (PORT ena (609:609:609) (656:656:656))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD sload (posedge clk) (82:82:82))
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita11)
    (DELAY
      (ABSOLUTE
        (PORT datad (121:121:121) (157:157:157))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1061:1061:1061) (1071:1071:1071))
        (PORT d (36:36:36) (48:48:48))
        (PORT asdata (397:397:397) (452:452:452))
        (PORT sload (607:607:607) (679:679:679))
        (PORT ena (609:609:609) (656:656:656))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD sload (posedge clk) (82:82:82))
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1070:1070:1070) (1079:1079:1079))
        (PORT asdata (2456:2456:2456) (2817:2817:2817))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1070:1070:1070) (1079:1079:1079))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1070:1070:1070) (1079:1079:1079))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1070:1070:1070) (1079:1079:1079))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (148:148:148))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1070:1070:1070) (1079:1079:1079))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (378:378:378) (447:447:447))
        (PORT d[1] (724:724:724) (846:846:846))
        (PORT clk (1217:1217:1217) (1238:1238:1238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1704:1704:1704) (1978:1978:1978))
        (PORT d[1] (1890:1890:1890) (2190:2190:2190))
        (PORT d[2] (931:931:931) (1090:1090:1090))
        (PORT d[3] (1801:1801:1801) (2073:2073:2073))
        (PORT d[4] (1985:1985:1985) (2296:2296:2296))
        (PORT d[5] (2371:2371:2371) (2704:2704:2704))
        (PORT d[6] (1963:1963:1963) (2246:2246:2246))
        (PORT d[7] (2049:2049:2049) (2372:2372:2372))
        (PORT d[8] (1252:1252:1252) (1439:1439:1439))
        (PORT d[9] (1692:1692:1692) (1970:1970:1970))
        (PORT d[10] (1654:1654:1654) (1925:1925:1925))
        (PORT d[11] (2092:2092:2092) (2396:2396:2396))
        (PORT clk (1215:1215:1215) (1236:1236:1236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2120:2120:2120) (2427:2427:2427))
        (PORT clk (1215:1215:1215) (1236:1236:1236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1217:1217:1217) (1238:1238:1238))
        (PORT d[0] (2391:2391:2391) (2706:2706:2706))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1218:1218:1218) (1239:1239:1239))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1218:1218:1218) (1239:1239:1239))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1218:1218:1218) (1239:1239:1239))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1218:1218:1218) (1239:1239:1239))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1976:1976:1976) (2268:2268:2268))
        (PORT d[1] (1708:1708:1708) (1971:1971:1971))
        (PORT d[2] (1923:1923:1923) (2215:2215:2215))
        (PORT d[3] (2334:2334:2334) (2673:2673:2673))
        (PORT d[4] (1901:1901:1901) (2168:2168:2168))
        (PORT d[5] (1874:1874:1874) (2133:2133:2133))
        (PORT d[6] (1714:1714:1714) (1956:1956:1956))
        (PORT d[7] (2560:2560:2560) (2962:2962:2962))
        (PORT d[8] (1569:1569:1569) (1794:1794:1794))
        (PORT d[9] (1868:1868:1868) (2140:2140:2140))
        (PORT d[10] (2413:2413:2413) (2812:2812:2812))
        (PORT d[11] (1394:1394:1394) (1630:1630:1630))
        (PORT clk (1190:1190:1190) (1217:1217:1217))
        (PORT ena (2061:2061:2061) (2305:2305:2305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1217:1217:1217))
        (PORT d[0] (2061:2061:2061) (2305:2305:2305))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1218:1218:1218))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1218:1218:1218))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1218:1218:1218))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1070:1070:1070) (1079:1079:1079))
        (PORT asdata (2457:2457:2457) (2817:2817:2817))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1070:1070:1070) (1079:1079:1079))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1070:1070:1070) (1079:1079:1079))
        (PORT asdata (284:284:284) (322:322:322))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (110:110:110) (146:146:146))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1070:1070:1070) (1079:1079:1079))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (110:110:110) (146:146:146))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1070:1070:1070) (1079:1079:1079))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1936:1936:1936) (2211:2211:2211))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1043:1043:1043) (1049:1049:1049))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (110:110:110) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1043:1043:1043) (1049:1049:1049))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (148:148:148))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1043:1043:1043) (1049:1049:1049))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1043:1043:1043) (1049:1049:1049))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1043:1043:1043) (1049:1049:1049))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a2.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (919:919:919) (1072:1072:1072))
        (PORT d[1] (816:816:816) (934:934:934))
        (PORT clk (1203:1203:1203) (1224:1224:1224))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1870:1870:1870) (2162:2162:2162))
        (PORT d[1] (1900:1900:1900) (2197:2197:2197))
        (PORT d[2] (944:944:944) (1107:1107:1107))
        (PORT d[3] (1953:1953:1953) (2237:2237:2237))
        (PORT d[4] (2133:2133:2133) (2458:2458:2458))
        (PORT d[5] (2397:2397:2397) (2732:2732:2732))
        (PORT d[6] (1987:1987:1987) (2275:2275:2275))
        (PORT d[7] (2228:2228:2228) (2576:2576:2576))
        (PORT d[8] (1245:1245:1245) (1439:1439:1439))
        (PORT d[9] (1861:1861:1861) (2168:2168:2168))
        (PORT d[10] (1652:1652:1652) (1919:1919:1919))
        (PORT d[11] (2100:2100:2100) (2398:2398:2398))
        (PORT clk (1201:1201:1201) (1222:1222:1222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a2.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2111:2111:2111) (2398:2398:2398))
        (PORT clk (1201:1201:1201) (1222:1222:1222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a2.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1224:1224:1224))
        (PORT d[0] (2382:2382:2382) (2677:2677:2677))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a2.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1225:1225:1225))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1225:1225:1225))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a2.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1225:1225:1225))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a2.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1225:1225:1225))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a2.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2130:2130:2130) (2437:2437:2437))
        (PORT d[1] (1861:1861:1861) (2140:2140:2140))
        (PORT d[2] (2093:2093:2093) (2410:2410:2410))
        (PORT d[3] (2314:2314:2314) (2645:2645:2645))
        (PORT d[4] (2076:2076:2076) (2366:2366:2366))
        (PORT d[5] (2063:2063:2063) (2357:2357:2357))
        (PORT d[6] (1865:1865:1865) (2115:2115:2115))
        (PORT d[7] (2408:2408:2408) (2795:2795:2795))
        (PORT d[8] (1731:1731:1731) (1975:1975:1975))
        (PORT d[9] (2006:2006:2006) (2290:2290:2290))
        (PORT d[10] (2572:2572:2572) (2987:2987:2987))
        (PORT d[11] (1572:1572:1572) (1814:1814:1814))
        (PORT clk (1176:1176:1176) (1203:1203:1203))
        (PORT ena (1871:1871:1871) (2077:2077:2077))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a2.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1203:1203:1203))
        (PORT d[0] (1871:1871:1871) (2077:2077:2077))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1204:1204:1204))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1204:1204:1204))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a2.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1204:1204:1204))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1884:1884:1884) (2135:2135:2135))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1018:1018:1018) (1024:1024:1024))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (113:113:113) (150:150:150))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1018:1018:1018) (1024:1024:1024))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (110:110:110) (146:146:146))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1018:1018:1018) (1024:1024:1024))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (110:110:110) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1018:1018:1018) (1024:1024:1024))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (110:110:110) (146:146:146))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1018:1018:1018) (1024:1024:1024))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (690:690:690) (772:772:772))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1056:1056:1056) (1063:1063:1063))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1056:1056:1056) (1063:1063:1063))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1056:1056:1056) (1063:1063:1063))
        (PORT asdata (283:283:283) (320:320:320))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1056:1056:1056) (1063:1063:1063))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1056:1056:1056) (1063:1063:1063))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (366:366:366) (437:437:437))
        (PORT d[1] (1187:1187:1187) (1373:1373:1373))
        (PORT clk (1203:1203:1203) (1224:1224:1224))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1881:1881:1881) (2173:2173:2173))
        (PORT d[1] (1891:1891:1891) (2195:2195:2195))
        (PORT d[2] (1120:1120:1120) (1307:1307:1307))
        (PORT d[3] (1970:1970:1970) (2265:2265:2265))
        (PORT d[4] (2164:2164:2164) (2496:2496:2496))
        (PORT d[5] (2534:2534:2534) (2881:2881:2881))
        (PORT d[6] (2157:2157:2157) (2471:2471:2471))
        (PORT d[7] (2227:2227:2227) (2568:2568:2568))
        (PORT d[8] (1357:1357:1357) (1558:1558:1558))
        (PORT d[9] (1847:1847:1847) (2148:2148:2148))
        (PORT d[10] (1825:1825:1825) (2122:2122:2122))
        (PORT d[11] (2258:2258:2258) (2576:2576:2576))
        (PORT clk (1201:1201:1201) (1222:1222:1222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2301:2301:2301) (2627:2627:2627))
        (PORT clk (1201:1201:1201) (1222:1222:1222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1224:1224:1224))
        (PORT d[0] (2572:2572:2572) (2906:2906:2906))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1225:1225:1225))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1225:1225:1225))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1225:1225:1225))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1225:1225:1225))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2160:2160:2160) (2480:2480:2480))
        (PORT d[1] (1883:1883:1883) (2162:2162:2162))
        (PORT d[2] (2089:2089:2089) (2407:2407:2407))
        (PORT d[3] (2170:2170:2170) (2487:2487:2487))
        (PORT d[4] (2101:2101:2101) (2394:2394:2394))
        (PORT d[5] (2221:2221:2221) (2538:2538:2538))
        (PORT d[6] (1877:1877:1877) (2139:2139:2139))
        (PORT d[7] (2378:2378:2378) (2761:2761:2761))
        (PORT d[8] (1749:1749:1749) (2003:2003:2003))
        (PORT d[9] (2014:2014:2014) (2310:2310:2310))
        (PORT d[10] (2597:2597:2597) (3015:3015:3015))
        (PORT d[11] (1400:1400:1400) (1638:1638:1638))
        (PORT clk (1176:1176:1176) (1203:1203:1203))
        (PORT ena (1698:1698:1698) (1886:1886:1886))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1203:1203:1203))
        (PORT d[0] (1698:1698:1698) (1886:1886:1886))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1204:1204:1204))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1204:1204:1204))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1204:1204:1204))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1049:1049:1049) (1057:1057:1057))
        (PORT asdata (916:916:916) (1035:1035:1035))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (110:110:110) (146:146:146))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1049:1049:1049) (1057:1057:1057))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (110:110:110) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1049:1049:1049) (1057:1057:1057))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1049:1049:1049) (1057:1057:1057))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (112:112:112) (150:150:150))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1049:1049:1049) (1057:1057:1057))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (833:833:833) (949:949:949))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1049:1049:1049) (1057:1057:1057))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1049:1049:1049) (1057:1057:1057))
        (PORT asdata (281:281:281) (318:318:318))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (113:113:113) (149:149:149))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1049:1049:1049) (1057:1057:1057))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1049:1049:1049) (1057:1057:1057))
        (PORT asdata (283:283:283) (321:321:321))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (146:146:146))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1049:1049:1049) (1057:1057:1057))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a6.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (354:354:354) (421:421:421))
        (PORT d[1] (369:369:369) (436:436:436))
        (PORT clk (1228:1228:1228) (1250:1250:1250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1536:1536:1536) (1797:1797:1797))
        (PORT d[1] (2113:2113:2113) (2428:2428:2428))
        (PORT d[2] (917:917:917) (1074:1074:1074))
        (PORT d[3] (1777:1777:1777) (2033:2033:2033))
        (PORT d[4] (1807:1807:1807) (2093:2093:2093))
        (PORT d[5] (2207:2207:2207) (2519:2519:2519))
        (PORT d[6] (1799:1799:1799) (2064:2064:2064))
        (PORT d[7] (2034:2034:2034) (2350:2350:2350))
        (PORT d[8] (1168:1168:1168) (1344:1344:1344))
        (PORT d[9] (1684:1684:1684) (1960:1960:1960))
        (PORT d[10] (1467:1467:1467) (1709:1709:1709))
        (PORT d[11] (1937:1937:1937) (2220:2220:2220))
        (PORT clk (1226:1226:1226) (1248:1248:1248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a6.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1948:1948:1948) (2220:2220:2220))
        (PORT clk (1226:1226:1226) (1248:1248:1248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a6.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1228:1228:1228) (1250:1250:1250))
        (PORT d[0] (2219:2219:2219) (2499:2499:2499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a6.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1229:1229:1229) (1251:1251:1251))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1229:1229:1229) (1251:1251:1251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a6.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1229:1229:1229) (1251:1251:1251))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a6.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1229:1229:1229) (1251:1251:1251))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a6.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1949:1949:1949) (2231:2231:2231))
        (PORT d[1] (1729:1729:1729) (1998:1998:1998))
        (PORT d[2] (1734:1734:1734) (1992:1992:1992))
        (PORT d[3] (2474:2474:2474) (2821:2821:2821))
        (PORT d[4] (2057:2057:2057) (2341:2341:2341))
        (PORT d[5] (1879:1879:1879) (2151:2151:2151))
        (PORT d[6] (1688:1688:1688) (1924:1924:1924))
        (PORT d[7] (2406:2406:2406) (2782:2782:2782))
        (PORT d[8] (1546:1546:1546) (1767:1767:1767))
        (PORT d[9] (1684:1684:1684) (1938:1938:1938))
        (PORT d[10] (2393:2393:2393) (2782:2782:2782))
        (PORT d[11] (2395:2395:2395) (2788:2788:2788))
        (PORT clk (1201:1201:1201) (1228:1228:1228))
        (PORT ena (2074:2074:2074) (2321:2321:2321))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a6.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1228:1228:1228))
        (PORT d[0] (2074:2074:2074) (2321:2321:2321))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1229:1229:1229))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1229:1229:1229))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a6.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1229:1229:1229))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (679:679:679) (770:770:770))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1044:1044:1044) (1051:1051:1051))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (112:112:112) (149:149:149))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1044:1044:1044) (1051:1051:1051))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (148:148:148))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1044:1044:1044) (1051:1051:1051))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (112:112:112) (148:148:148))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1044:1044:1044) (1051:1051:1051))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (113:113:113) (149:149:149))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1044:1044:1044) (1051:1051:1051))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (749:749:749) (854:854:854))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1058:1058:1058) (1066:1066:1066))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1058:1058:1058) (1066:1066:1066))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (112:112:112) (148:148:148))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1058:1058:1058) (1066:1066:1066))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1058:1058:1058) (1066:1066:1066))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1058:1058:1058) (1066:1066:1066))
        (PORT asdata (282:282:282) (319:319:319))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (529:529:529) (620:620:620))
        (PORT d[1] (367:367:367) (441:441:441))
        (PORT clk (1233:1233:1233) (1255:1255:1255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1523:1523:1523) (1783:1783:1783))
        (PORT d[1] (2103:2103:2103) (2417:2417:2417))
        (PORT d[2] (1265:1265:1265) (1485:1485:1485))
        (PORT d[3] (1766:1766:1766) (2030:2030:2030))
        (PORT d[4] (1804:1804:1804) (2086:2086:2086))
        (PORT d[5] (2196:2196:2196) (2508:2508:2508))
        (PORT d[6] (1781:1781:1781) (2052:2052:2052))
        (PORT d[7] (2045:2045:2045) (2367:2367:2367))
        (PORT d[8] (1185:1185:1185) (1368:1368:1368))
        (PORT d[9] (1516:1516:1516) (1763:1763:1763))
        (PORT d[10] (1470:1470:1470) (1712:1712:1712))
        (PORT d[11] (1924:1924:1924) (2201:2201:2201))
        (PORT clk (1231:1231:1231) (1253:1253:1253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1925:1925:1925) (2204:2204:2204))
        (PORT clk (1231:1231:1231) (1253:1253:1253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1233:1233:1233) (1255:1255:1255))
        (PORT d[0] (2196:2196:2196) (2483:2483:2483))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1234:1234:1234) (1256:1256:1256))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1234:1234:1234) (1256:1256:1256))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1234:1234:1234) (1256:1256:1256))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1234:1234:1234) (1256:1256:1256))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1788:1788:1788) (2054:2054:2054))
        (PORT d[1] (1574:1574:1574) (1818:1818:1818))
        (PORT d[2] (1766:1766:1766) (2015:2015:2015))
        (PORT d[3] (2463:2463:2463) (2808:2808:2808))
        (PORT d[4] (1707:1707:1707) (1942:1942:1942))
        (PORT d[5] (1872:1872:1872) (2141:2141:2141))
        (PORT d[6] (1508:1508:1508) (1716:1716:1716))
        (PORT d[7] (2405:2405:2405) (2781:2781:2781))
        (PORT d[8] (1388:1388:1388) (1592:1592:1592))
        (PORT d[9] (1685:1685:1685) (1935:1935:1935))
        (PORT d[10] (2219:2219:2219) (2585:2585:2585))
        (PORT d[11] (2401:2401:2401) (2797:2797:2797))
        (PORT clk (1206:1206:1206) (1234:1234:1234))
        (PORT ena (2085:2085:2085) (2334:2334:2334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1234:1234:1234))
        (PORT d[0] (2085:2085:2085) (2334:2334:2334))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1207:1207:1207) (1235:1235:1235))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1207:1207:1207) (1235:1235:1235))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1207:1207:1207) (1235:1235:1235))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (671:671:671) (769:769:769))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1044:1044:1044) (1051:1051:1051))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (110:110:110) (146:146:146))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1044:1044:1044) (1051:1051:1051))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1044:1044:1044) (1051:1051:1051))
        (PORT asdata (284:284:284) (321:321:321))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (146:146:146))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1044:1044:1044) (1051:1051:1051))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1044:1044:1044) (1051:1051:1051))
        (PORT asdata (283:283:283) (320:320:320))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1088:1088:1088) (1097:1097:1097))
        (PORT asdata (1040:1040:1040) (1137:1137:1137))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1088:1088:1088) (1097:1097:1097))
        (PORT asdata (283:283:283) (321:321:321))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1088:1088:1088) (1097:1097:1097))
        (PORT asdata (282:282:282) (319:319:319))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (112:112:112) (150:150:150))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1088:1088:1088) (1097:1097:1097))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (148:148:148))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1088:1088:1088) (1097:1097:1097))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a10.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (355:355:355) (424:424:424))
        (PORT d[1] (1142:1142:1142) (1318:1318:1318))
        (PORT clk (1223:1223:1223) (1245:1245:1245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1693:1693:1693) (1965:1965:1965))
        (PORT d[1] (2104:2104:2104) (2416:2416:2416))
        (PORT d[2] (909:909:909) (1074:1074:1074))
        (PORT d[3] (1764:1764:1764) (2035:2035:2035))
        (PORT d[4] (1715:1715:1715) (1984:1984:1984))
        (PORT d[5] (2220:2220:2220) (2538:2538:2538))
        (PORT d[6] (1810:1810:1810) (2077:2077:2077))
        (PORT d[7] (2197:2197:2197) (2534:2534:2534))
        (PORT d[8] (1096:1096:1096) (1273:1273:1273))
        (PORT d[9] (1372:1372:1372) (1594:1594:1594))
        (PORT d[10] (1631:1631:1631) (1888:1888:1888))
        (PORT d[11] (1921:1921:1921) (2187:2187:2187))
        (PORT clk (1221:1221:1221) (1243:1243:1243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a10.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1938:1938:1938) (2197:2197:2197))
        (PORT clk (1221:1221:1221) (1243:1243:1243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a10.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1223:1223:1223) (1245:1245:1245))
        (PORT d[0] (2209:2209:2209) (2476:2476:2476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a10.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1224:1224:1224) (1246:1246:1246))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1224:1224:1224) (1246:1246:1246))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a10.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1224:1224:1224) (1246:1246:1246))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a10.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1224:1224:1224) (1246:1246:1246))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a10.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1964:1964:1964) (2254:2254:2254))
        (PORT d[1] (1586:1586:1586) (1830:1830:1830))
        (PORT d[2] (1917:1917:1917) (2205:2205:2205))
        (PORT d[3] (2636:2636:2636) (3006:3006:3006))
        (PORT d[4] (1910:1910:1910) (2179:2179:2179))
        (PORT d[5] (1880:1880:1880) (2152:2152:2152))
        (PORT d[6] (1849:1849:1849) (2101:2101:2101))
        (PORT d[7] (2381:2381:2381) (2759:2759:2759))
        (PORT d[8] (1557:1557:1557) (1784:1784:1784))
        (PORT d[9] (1847:1847:1847) (2116:2116:2116))
        (PORT d[10] (2400:2400:2400) (2793:2793:2793))
        (PORT d[11] (1392:1392:1392) (1628:1628:1628))
        (PORT clk (1196:1196:1196) (1223:1223:1223))
        (PORT ena (2060:2060:2060) (2310:2310:2310))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a10.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1223:1223:1223))
        (PORT d[0] (2060:2060:2060) (2310:2310:2310))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1224:1224:1224))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a10.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1224:1224:1224))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a10.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1224:1224:1224))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1181:1181:1181) (1355:1355:1355))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1058:1058:1058) (1066:1066:1066))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (146:146:146))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1058:1058:1058) (1066:1066:1066))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (110:110:110) (146:146:146))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1058:1058:1058) (1066:1066:1066))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (110:110:110) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1058:1058:1058) (1066:1066:1066))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (113:113:113) (150:150:150))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1058:1058:1058) (1066:1066:1066))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (655:655:655) (735:735:735))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1049:1049:1049) (1057:1057:1057))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1049:1049:1049) (1057:1057:1057))
        (PORT asdata (282:282:282) (320:320:320))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (148:148:148))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1049:1049:1049) (1057:1057:1057))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (110:110:110) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1049:1049:1049) (1057:1057:1057))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (110:110:110) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1049:1049:1049) (1057:1057:1057))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (546:546:546) (651:651:651))
        (PORT d[1] (514:514:514) (608:608:608))
        (PORT clk (1210:1210:1210) (1232:1232:1232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1704:1704:1704) (1993:1993:1993))
        (PORT d[1] (1733:1733:1733) (2003:2003:2003))
        (PORT d[2] (945:945:945) (1109:1109:1109))
        (PORT d[3] (1955:1955:1955) (2253:2253:2253))
        (PORT d[4] (1975:1975:1975) (2285:2285:2285))
        (PORT d[5] (2384:2384:2384) (2713:2713:2713))
        (PORT d[6] (1986:1986:1986) (2282:2282:2282))
        (PORT d[7] (2210:2210:2210) (2550:2550:2550))
        (PORT d[8] (1257:1257:1257) (1448:1448:1448))
        (PORT d[9] (1869:1869:1869) (2177:2177:2177))
        (PORT d[10] (1661:1661:1661) (1931:1931:1931))
        (PORT d[11] (2115:2115:2115) (2427:2427:2427))
        (PORT clk (1208:1208:1208) (1230:1230:1230))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2135:2135:2135) (2438:2438:2438))
        (PORT clk (1208:1208:1208) (1230:1230:1230))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1210:1210:1210) (1232:1232:1232))
        (PORT d[0] (2406:2406:2406) (2717:2717:2717))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1233:1233:1233))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1233:1233:1233))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1233:1233:1233))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1233:1233:1233))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1989:1989:1989) (2282:2282:2282))
        (PORT d[1] (1745:1745:1745) (2011:2011:2011))
        (PORT d[2] (1914:1914:1914) (2204:2204:2204))
        (PORT d[3] (2324:2324:2324) (2664:2664:2664))
        (PORT d[4] (2065:2065:2065) (2348:2348:2348))
        (PORT d[5] (2053:2053:2053) (2346:2346:2346))
        (PORT d[6] (1703:1703:1703) (1938:1938:1938))
        (PORT d[7] (2397:2397:2397) (2785:2785:2785))
        (PORT d[8] (1722:1722:1722) (1962:1962:1962))
        (PORT d[9] (1869:1869:1869) (2141:2141:2141))
        (PORT d[10] (2551:2551:2551) (2957:2957:2957))
        (PORT d[11] (1255:1255:1255) (1472:1472:1472))
        (PORT clk (1183:1183:1183) (1210:1210:1210))
        (PORT ena (1895:1895:1895) (2117:2117:2117))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1210:1210:1210))
        (PORT d[0] (1895:1895:1895) (2117:2117:2117))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1211:1211:1211))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1211:1211:1211))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1211:1211:1211))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1051:1051:1051) (1058:1058:1058))
        (PORT asdata (519:519:519) (569:569:569))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (112:112:112) (149:149:149))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1051:1051:1051) (1058:1058:1058))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (148:148:148))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1051:1051:1051) (1058:1058:1058))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1051:1051:1051) (1058:1058:1058))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1051:1051:1051) (1058:1058:1058))
        (PORT asdata (282:282:282) (319:319:319))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (710:710:710) (802:802:802))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1039:1039:1039) (1045:1045:1045))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (113:113:113) (150:150:150))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1039:1039:1039) (1045:1045:1045))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (110:110:110) (146:146:146))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1039:1039:1039) (1045:1045:1045))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (110:110:110) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1039:1039:1039) (1045:1045:1045))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (110:110:110) (146:146:146))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1039:1039:1039) (1045:1045:1045))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a14.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (826:826:826) (963:963:963))
        (PORT d[1] (636:636:636) (733:733:733))
        (PORT clk (1195:1195:1195) (1217:1217:1217))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a14.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1870:1870:1870) (2160:2160:2160))
        (PORT d[1] (2046:2046:2046) (2373:2373:2373))
        (PORT d[2] (945:945:945) (1108:1108:1108))
        (PORT d[3] (1958:1958:1958) (2239:2239:2239))
        (PORT d[4] (2154:2154:2154) (2485:2485:2485))
        (PORT d[5] (2379:2379:2379) (2720:2720:2720))
        (PORT d[6] (1998:1998:1998) (2288:2288:2288))
        (PORT d[7] (2372:2372:2372) (2728:2728:2728))
        (PORT d[8] (1357:1357:1357) (1559:1559:1559))
        (PORT d[9] (1862:1862:1862) (2168:2168:2168))
        (PORT d[10] (1807:1807:1807) (2090:2090:2090))
        (PORT d[11] (2237:2237:2237) (2544:2544:2544))
        (PORT clk (1193:1193:1193) (1215:1215:1215))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a14.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2302:2302:2302) (2628:2628:2628))
        (PORT clk (1193:1193:1193) (1215:1215:1215))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a14.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1217:1217:1217))
        (PORT d[0] (2573:2573:2573) (2907:2907:2907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a14.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1218:1218:1218))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a14.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1218:1218:1218))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a14.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1218:1218:1218))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a14.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1218:1218:1218))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a14.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2148:2148:2148) (2468:2468:2468))
        (PORT d[1] (2014:2014:2014) (2309:2309:2309))
        (PORT d[2] (2099:2099:2099) (2419:2419:2419))
        (PORT d[3] (2153:2153:2153) (2471:2471:2471))
        (PORT d[4] (2098:2098:2098) (2388:2388:2388))
        (PORT d[5] (2064:2064:2064) (2358:2358:2358))
        (PORT d[6] (1889:1889:1889) (2151:2151:2151))
        (PORT d[7] (2411:2411:2411) (2802:2802:2802))
        (PORT d[8] (1722:1722:1722) (1964:1964:1964))
        (PORT d[9] (2025:2025:2025) (2320:2320:2320))
        (PORT d[10] (2584:2584:2584) (2997:2997:2997))
        (PORT d[11] (1408:1408:1408) (1637:1637:1637))
        (PORT clk (1169:1169:1169) (1195:1195:1195))
        (PORT ena (1855:1855:1855) (2064:2064:2064))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a14.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1195:1195:1195))
        (PORT d[0] (1855:1855:1855) (2064:2064:2064))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a14.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1196:1196:1196))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a14.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1196:1196:1196))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a14.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1196:1196:1196))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1088:1088:1088) (1194:1194:1194))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1067:1067:1067) (1075:1075:1075))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (112:112:112) (149:149:149))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1067:1067:1067) (1075:1075:1075))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (110:110:110) (146:146:146))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1067:1067:1067) (1075:1075:1075))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (110:110:110) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1067:1067:1067) (1075:1075:1075))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (113:113:113) (150:150:150))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1067:1067:1067) (1075:1075:1075))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (825:825:825) (947:947:947))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1081:1081:1081) (1090:1090:1090))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1081:1081:1081) (1090:1090:1090))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1081:1081:1081) (1090:1090:1090))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (110:110:110) (146:146:146))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1081:1081:1081) (1090:1090:1090))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (114:114:114) (151:151:151))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1081:1081:1081) (1090:1090:1090))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (523:523:523) (592:592:592))
        (PORT d[1] (682:682:682) (775:775:775))
        (PORT clk (1233:1233:1233) (1256:1256:1256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (980:980:980) (1148:1148:1148))
        (PORT d[1] (2100:2100:2100) (2426:2426:2426))
        (PORT d[2] (1575:1575:1575) (1830:1830:1830))
        (PORT d[3] (1460:1460:1460) (1652:1652:1652))
        (PORT d[4] (1121:1121:1121) (1294:1294:1294))
        (PORT d[5] (1397:1397:1397) (1567:1567:1567))
        (PORT d[6] (1926:1926:1926) (2207:2207:2207))
        (PORT d[7] (1030:1030:1030) (1170:1170:1170))
        (PORT d[8] (1083:1083:1083) (1220:1220:1220))
        (PORT d[9] (1457:1457:1457) (1702:1702:1702))
        (PORT d[10] (1513:1513:1513) (1761:1761:1761))
        (PORT d[11] (1285:1285:1285) (1479:1479:1479))
        (PORT clk (1231:1231:1231) (1254:1254:1254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1202:1202:1202) (1354:1354:1354))
        (PORT clk (1231:1231:1231) (1254:1254:1254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1233:1233:1233) (1256:1256:1256))
        (PORT d[0] (1473:1473:1473) (1633:1633:1633))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1234:1234:1234) (1257:1257:1257))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1234:1234:1234) (1257:1257:1257))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1234:1234:1234) (1257:1257:1257))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1234:1234:1234) (1257:1257:1257))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1760:1760:1760) (2042:2042:2042))
        (PORT d[1] (1605:1605:1605) (1852:1852:1852))
        (PORT d[2] (1737:1737:1737) (1989:1989:1989))
        (PORT d[3] (1507:1507:1507) (1715:1715:1715))
        (PORT d[4] (2065:2065:2065) (2366:2366:2366))
        (PORT d[5] (1990:1990:1990) (2320:2320:2320))
        (PORT d[6] (1672:1672:1672) (1949:1949:1949))
        (PORT d[7] (1789:1789:1789) (2065:2065:2065))
        (PORT d[8] (1601:1601:1601) (1874:1874:1874))
        (PORT d[9] (1815:1815:1815) (2083:2083:2083))
        (PORT d[10] (1316:1316:1316) (1542:1542:1542))
        (PORT d[11] (1999:1999:1999) (2342:2342:2342))
        (PORT clk (1207:1207:1207) (1234:1234:1234))
        (PORT ena (2151:2151:2151) (2354:2354:2354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1207:1207:1207) (1234:1234:1234))
        (PORT d[0] (2151:2151:2151) (2354:2354:2354))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1208:1208:1208) (1235:1235:1235))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1208:1208:1208) (1235:1235:1235))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1208:1208:1208) (1235:1235:1235))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[20\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (817:817:817) (903:903:903))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1063:1063:1063) (1070:1070:1070))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[20\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1063:1063:1063) (1070:1070:1070))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[20\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1063:1063:1063) (1070:1070:1070))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[20\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (110:110:110) (146:146:146))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1063:1063:1063) (1070:1070:1070))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[20\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (114:114:114) (151:151:151))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1063:1063:1063) (1070:1070:1070))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (797:797:797) (880:880:880))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1055:1055:1055) (1062:1062:1062))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (110:110:110) (146:146:146))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1055:1055:1055) (1062:1062:1062))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1055:1055:1055) (1062:1062:1062))
        (PORT asdata (284:284:284) (321:321:321))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (110:110:110) (146:146:146))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1055:1055:1055) (1062:1062:1062))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (110:110:110) (146:146:146))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1055:1055:1055) (1062:1062:1062))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (545:545:545) (619:619:619))
        (PORT d[1] (739:739:739) (849:849:849))
        (PORT clk (1228:1228:1228) (1250:1250:1250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1155:1155:1155) (1342:1342:1342))
        (PORT d[1] (2110:2110:2110) (2444:2444:2444))
        (PORT d[2] (1582:1582:1582) (1841:1841:1841))
        (PORT d[3] (1483:1483:1483) (1677:1677:1677))
        (PORT d[4] (1129:1129:1129) (1306:1306:1306))
        (PORT d[5] (1231:1231:1231) (1383:1383:1383))
        (PORT d[6] (1772:1772:1772) (2025:2025:2025))
        (PORT d[7] (909:909:909) (1041:1041:1041))
        (PORT d[8] (932:932:932) (1053:1053:1053))
        (PORT d[9] (1300:1300:1300) (1524:1524:1524))
        (PORT d[10] (1672:1672:1672) (1936:1936:1936))
        (PORT d[11] (1289:1289:1289) (1486:1486:1486))
        (PORT clk (1226:1226:1226) (1248:1248:1248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1193:1193:1193) (1332:1332:1332))
        (PORT clk (1226:1226:1226) (1248:1248:1248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1228:1228:1228) (1250:1250:1250))
        (PORT d[0] (1464:1464:1464) (1611:1611:1611))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1229:1229:1229) (1251:1251:1251))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1229:1229:1229) (1251:1251:1251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1229:1229:1229) (1251:1251:1251))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1229:1229:1229) (1251:1251:1251))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1839:1839:1839) (2135:2135:2135))
        (PORT d[1] (1611:1611:1611) (1857:1857:1857))
        (PORT d[2] (1737:1737:1737) (1994:1994:1994))
        (PORT d[3] (1649:1649:1649) (1877:1877:1877))
        (PORT d[4] (2049:2049:2049) (2347:2347:2347))
        (PORT d[5] (1989:1989:1989) (2320:2320:2320))
        (PORT d[6] (1665:1665:1665) (1957:1957:1957))
        (PORT d[7] (2052:2052:2052) (2358:2358:2358))
        (PORT d[8] (1592:1592:1592) (1862:1862:1862))
        (PORT d[9] (1688:1688:1688) (1952:1952:1952))
        (PORT d[10] (1604:1604:1604) (1852:1852:1852))
        (PORT d[11] (2177:2177:2177) (2548:2548:2548))
        (PORT clk (1201:1201:1201) (1228:1228:1228))
        (PORT ena (1999:1999:1999) (2189:2189:2189))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1228:1228:1228))
        (PORT d[0] (1999:1999:1999) (2189:2189:2189))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1229:1229:1229))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1229:1229:1229))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1229:1229:1229))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[22\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1021:1021:1021) (1150:1150:1150))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1047:1047:1047) (1054:1054:1054))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[22\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (110:110:110) (146:146:146))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1047:1047:1047) (1054:1054:1054))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[22\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (113:113:113) (150:150:150))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1047:1047:1047) (1054:1054:1054))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[22\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (113:113:113) (149:149:149))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1047:1047:1047) (1054:1054:1054))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[22\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (113:113:113) (150:150:150))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1047:1047:1047) (1054:1054:1054))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1055:1055:1055) (1062:1062:1062))
        (PORT asdata (897:897:897) (1004:1004:1004))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[23\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1055:1055:1055) (1062:1062:1062))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1055:1055:1055) (1062:1062:1062))
        (PORT asdata (282:282:282) (319:319:319))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[23\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1055:1055:1055) (1062:1062:1062))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[23\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (148:148:148))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1055:1055:1055) (1062:1062:1062))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a22.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (388:388:388) (453:453:453))
        (PORT d[1] (589:589:589) (676:676:676))
        (PORT clk (1222:1222:1222) (1244:1244:1244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a22.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1023:1023:1023) (1199:1199:1199))
        (PORT d[1] (1990:1990:1990) (2293:2293:2293))
        (PORT d[2] (1604:1604:1604) (1874:1874:1874))
        (PORT d[3] (1625:1625:1625) (1834:1834:1834))
        (PORT d[4] (1055:1055:1055) (1220:1220:1220))
        (PORT d[5] (1385:1385:1385) (1553:1553:1553))
        (PORT d[6] (1918:1918:1918) (2186:2186:2186))
        (PORT d[7] (1331:1331:1331) (1509:1509:1509))
        (PORT d[8] (1228:1228:1228) (1387:1387:1387))
        (PORT d[9] (1452:1452:1452) (1688:1688:1688))
        (PORT d[10] (1683:1683:1683) (1952:1952:1952))
        (PORT d[11] (1441:1441:1441) (1656:1656:1656))
        (PORT clk (1220:1220:1220) (1242:1242:1242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a22.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1189:1189:1189) (1341:1341:1341))
        (PORT clk (1220:1220:1220) (1242:1242:1242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a22.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1222:1222:1222) (1244:1244:1244))
        (PORT d[0] (1460:1460:1460) (1620:1620:1620))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a22.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1223:1223:1223) (1245:1245:1245))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a22.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1223:1223:1223) (1245:1245:1245))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a22.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1223:1223:1223) (1245:1245:1245))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a22.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1223:1223:1223) (1245:1245:1245))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a22.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1783:1783:1783) (2063:2063:2063))
        (PORT d[1] (1627:1627:1627) (1881:1881:1881))
        (PORT d[2] (1906:1906:1906) (2168:2168:2168))
        (PORT d[3] (1669:1669:1669) (1906:1906:1906))
        (PORT d[4] (2176:2176:2176) (2480:2480:2480))
        (PORT d[5] (1964:1964:1964) (2304:2304:2304))
        (PORT d[6] (1832:1832:1832) (2127:2127:2127))
        (PORT d[7] (2069:2069:2069) (2383:2383:2383))
        (PORT d[8] (1777:1777:1777) (2080:2080:2080))
        (PORT d[9] (1846:1846:1846) (2119:2119:2119))
        (PORT d[10] (1470:1470:1470) (1711:1711:1711))
        (PORT d[11] (2195:2195:2195) (2572:2572:2572))
        (PORT clk (1195:1195:1195) (1222:1222:1222))
        (PORT ena (1995:1995:1995) (2178:2178:2178))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a22.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1222:1222:1222))
        (PORT d[0] (1995:1995:1995) (2178:2178:2178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a22.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1223:1223:1223))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a22.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1223:1223:1223))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a22.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1223:1223:1223))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1081:1081:1081) (1090:1090:1090))
        (PORT asdata (1383:1383:1383) (1566:1566:1566))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[24\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (112:112:112) (150:150:150))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1081:1081:1081) (1090:1090:1090))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[24\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (109:109:109) (146:146:146))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1081:1081:1081) (1090:1090:1090))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1081:1081:1081) (1090:1090:1090))
        (PORT asdata (282:282:282) (318:318:318))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[24\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (113:113:113) (149:149:149))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1081:1081:1081) (1090:1090:1090))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1094:1094:1094) (1102:1102:1102))
        (PORT asdata (851:851:851) (926:926:926))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[25\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1094:1094:1094) (1102:1102:1102))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[25\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1094:1094:1094) (1102:1102:1102))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[25\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (148:148:148))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1094:1094:1094) (1102:1102:1102))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[25\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (113:113:113) (150:150:150))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1094:1094:1094) (1102:1102:1102))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (367:367:367) (433:433:433))
        (PORT d[1] (369:369:369) (442:442:442))
        (PORT clk (1266:1266:1266) (1290:1290:1290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (616:616:616) (714:714:714))
        (PORT d[1] (1768:1768:1768) (2048:2048:2048))
        (PORT d[2] (610:610:610) (713:713:713))
        (PORT d[3] (839:839:839) (967:967:967))
        (PORT d[4] (1564:1564:1564) (1775:1775:1775))
        (PORT d[5] (1056:1056:1056) (1220:1220:1220))
        (PORT d[6] (1651:1651:1651) (1897:1897:1897))
        (PORT d[7] (876:876:876) (1006:1006:1006))
        (PORT d[8] (2140:2140:2140) (2423:2423:2423))
        (PORT d[9] (1673:1673:1673) (1950:1950:1950))
        (PORT d[10] (1181:1181:1181) (1354:1354:1354))
        (PORT d[11] (1757:1757:1757) (2041:2041:2041))
        (PORT clk (1264:1264:1264) (1288:1288:1288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1515:1515:1515) (1696:1696:1696))
        (PORT clk (1264:1264:1264) (1288:1288:1288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1266:1266:1266) (1290:1290:1290))
        (PORT d[0] (1786:1786:1786) (1975:1975:1975))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1267:1267:1267) (1291:1291:1291))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1267:1267:1267) (1291:1291:1291))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1267:1267:1267) (1291:1291:1291))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1267:1267:1267) (1291:1291:1291))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1513:1513:1513) (1748:1748:1748))
        (PORT d[1] (1862:1862:1862) (2163:2163:2163))
        (PORT d[2] (1507:1507:1507) (1712:1712:1712))
        (PORT d[3] (1975:1975:1975) (2260:2260:2260))
        (PORT d[4] (1571:1571:1571) (1799:1799:1799))
        (PORT d[5] (1607:1607:1607) (1897:1897:1897))
        (PORT d[6] (1494:1494:1494) (1709:1709:1709))
        (PORT d[7] (2086:2086:2086) (2393:2393:2393))
        (PORT d[8] (1268:1268:1268) (1496:1496:1496))
        (PORT d[9] (1565:1565:1565) (1788:1788:1788))
        (PORT d[10] (2157:2157:2157) (2515:2515:2515))
        (PORT d[11] (1838:1838:1838) (2152:2152:2152))
        (PORT clk (1239:1239:1239) (1268:1268:1268))
        (PORT ena (1585:1585:1585) (1753:1753:1753))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1239:1239:1239) (1268:1268:1268))
        (PORT d[0] (1585:1585:1585) (1753:1753:1753))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1240:1240:1240) (1269:1269:1269))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1240:1240:1240) (1269:1269:1269))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1240:1240:1240) (1269:1269:1269))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[26\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (867:867:867) (993:993:993))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1094:1094:1094) (1102:1102:1102))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[26\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (149:149:149))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1094:1094:1094) (1102:1102:1102))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1094:1094:1094) (1102:1102:1102))
        (PORT asdata (284:284:284) (321:321:321))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[26\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (110:110:110) (146:146:146))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1094:1094:1094) (1102:1102:1102))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[26\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (112:112:112) (148:148:148))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1094:1094:1094) (1102:1102:1102))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[27\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1095:1095:1095) (1214:1214:1214))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1110:1110:1110))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[27\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (113:113:113) (150:150:150))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1110:1110:1110))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[27\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (110:110:110) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1110:1110:1110))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[27\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (148:148:148))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1110:1110:1110))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[27\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1110:1110:1110))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a26.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (404:404:404) (478:478:478))
        (PORT d[1] (365:365:365) (438:438:438))
        (PORT clk (1281:1281:1281) (1305:1305:1305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a26.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1074:1074:1074) (1260:1260:1260))
        (PORT d[1] (1763:1763:1763) (2040:2040:2040))
        (PORT d[2] (1624:1624:1624) (1887:1887:1887))
        (PORT d[3] (1289:1289:1289) (1478:1478:1478))
        (PORT d[4] (1126:1126:1126) (1296:1296:1296))
        (PORT d[5] (1381:1381:1381) (1574:1574:1574))
        (PORT d[6] (1264:1264:1264) (1438:1438:1438))
        (PORT d[7] (1211:1211:1211) (1376:1376:1376))
        (PORT d[8] (1961:1961:1961) (2234:2234:2234))
        (PORT d[9] (1549:1549:1549) (1804:1804:1804))
        (PORT d[10] (1153:1153:1153) (1319:1319:1319))
        (PORT d[11] (1553:1553:1553) (1811:1811:1811))
        (PORT clk (1279:1279:1279) (1303:1303:1303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a26.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1335:1335:1335) (1493:1493:1493))
        (PORT clk (1279:1279:1279) (1303:1303:1303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a26.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1305:1305:1305))
        (PORT d[0] (1606:1606:1606) (1772:1772:1772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a26.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1306:1306:1306))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a26.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1306:1306:1306))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a26.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1306:1306:1306))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a26.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1306:1306:1306))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a26.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1299:1299:1299) (1504:1504:1504))
        (PORT d[1] (1832:1832:1832) (2127:2127:2127))
        (PORT d[2] (1657:1657:1657) (1876:1876:1876))
        (PORT d[3] (1600:1600:1600) (1829:1829:1829))
        (PORT d[4] (1530:1530:1530) (1739:1739:1739))
        (PORT d[5] (1448:1448:1448) (1694:1694:1694))
        (PORT d[6] (1520:1520:1520) (1740:1740:1740))
        (PORT d[7] (1886:1886:1886) (2166:2166:2166))
        (PORT d[8] (1468:1468:1468) (1707:1707:1707))
        (PORT d[9] (1587:1587:1587) (1814:1814:1814))
        (PORT d[10] (1827:1827:1827) (2136:2136:2136))
        (PORT d[11] (1660:1660:1660) (1950:1950:1950))
        (PORT clk (1254:1254:1254) (1283:1283:1283))
        (PORT ena (1793:1793:1793) (1984:1984:1984))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a26.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1254:1254:1254) (1283:1283:1283))
        (PORT d[0] (1793:1793:1793) (1984:1984:1984))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a26.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1255:1255:1255) (1284:1284:1284))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a26.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1255:1255:1255) (1284:1284:1284))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a26.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1255:1255:1255) (1284:1284:1284))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[28\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (653:653:653) (752:752:752))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1075:1075:1075) (1083:1083:1083))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[28\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (477:477:477) (560:560:560))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1044:1044:1044) (1051:1051:1051))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[28\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (110:110:110) (146:146:146))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1044:1044:1044) (1051:1051:1051))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[28\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (110:110:110) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1044:1044:1044) (1051:1051:1051))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[28\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (113:113:113) (150:150:150))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1044:1044:1044) (1051:1051:1051))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1063:1063:1063) (1070:1070:1070))
        (PORT asdata (1004:1004:1004) (1089:1089:1089))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[29\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1063:1063:1063) (1070:1070:1070))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[29\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (112:112:112) (150:150:150))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1063:1063:1063) (1070:1070:1070))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[29\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (148:148:148))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1063:1063:1063) (1070:1070:1070))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[29\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1063:1063:1063) (1070:1070:1070))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (644:644:644) (748:748:748))
        (PORT d[1] (360:360:360) (425:425:425))
        (PORT clk (1246:1246:1246) (1269:1269:1269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (424:424:424) (499:499:499))
        (PORT d[1] (1949:1949:1949) (2250:2250:2250))
        (PORT d[2] (416:416:416) (498:498:498))
        (PORT d[3] (648:648:648) (753:753:753))
        (PORT d[4] (571:571:571) (672:672:672))
        (PORT d[5] (774:774:774) (896:896:896))
        (PORT d[6] (1827:1827:1827) (2099:2099:2099))
        (PORT d[7] (540:540:540) (637:637:637))
        (PORT d[8] (548:548:548) (647:647:647))
        (PORT d[9] (1831:1831:1831) (2129:2129:2129))
        (PORT d[10] (1338:1338:1338) (1535:1535:1535))
        (PORT d[11] (1948:1948:1948) (2258:2258:2258))
        (PORT clk (1244:1244:1244) (1267:1267:1267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1004:1004:1004) (1118:1118:1118))
        (PORT clk (1244:1244:1244) (1267:1267:1267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1246:1246:1246) (1269:1269:1269))
        (PORT d[0] (1275:1275:1275) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1247:1247:1247) (1270:1270:1270))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1247:1247:1247) (1270:1270:1270))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1247:1247:1247) (1270:1270:1270))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1247:1247:1247) (1270:1270:1270))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1683:1683:1683) (1951:1951:1951))
        (PORT d[1] (1436:1436:1436) (1663:1663:1663))
        (PORT d[2] (1695:1695:1695) (1920:1920:1920))
        (PORT d[3] (2159:2159:2159) (2463:2463:2463))
        (PORT d[4] (1916:1916:1916) (2182:2182:2182))
        (PORT d[5] (1781:1781:1781) (2087:2087:2087))
        (PORT d[6] (1607:1607:1607) (1895:1895:1895))
        (PORT d[7] (2284:2284:2284) (2618:2618:2618))
        (PORT d[8] (1451:1451:1451) (1708:1708:1708))
        (PORT d[9] (2061:2061:2061) (2353:2353:2353))
        (PORT d[10] (1452:1452:1452) (1696:1696:1696))
        (PORT d[11] (1254:1254:1254) (1487:1487:1487))
        (PORT clk (1219:1219:1219) (1247:1247:1247))
        (PORT ena (1396:1396:1396) (1541:1541:1541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1219:1219:1219) (1247:1247:1247))
        (PORT d[0] (1396:1396:1396) (1541:1541:1541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1248:1248:1248))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1248:1248:1248))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1248:1248:1248))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[30\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (692:692:692) (765:765:765))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1067:1067:1067) (1075:1075:1075))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[30\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (149:149:149))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1067:1067:1067) (1075:1075:1075))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1067:1067:1067) (1075:1075:1075))
        (PORT asdata (282:282:282) (318:318:318))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[30\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1067:1067:1067) (1075:1075:1075))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1067:1067:1067) (1075:1075:1075))
        (PORT asdata (284:284:284) (321:321:321))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[31\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1596:1596:1596) (1833:1833:1833))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1058:1058:1058) (1065:1065:1065))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[31\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (148:148:148))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1058:1058:1058) (1065:1065:1065))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[31\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (110:110:110) (146:146:146))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1058:1058:1058) (1065:1065:1065))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[31\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (113:113:113) (149:149:149))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1058:1058:1058) (1065:1065:1065))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1058:1058:1058) (1065:1065:1065))
        (PORT asdata (284:284:284) (321:321:321))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a30.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (363:363:363) (436:436:436))
        (PORT d[1] (583:583:583) (678:678:678))
        (PORT clk (1252:1252:1252) (1274:1274:1274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a30.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (595:595:595) (699:699:699))
        (PORT d[1] (1928:1928:1928) (2223:2223:2223))
        (PORT d[2] (596:596:596) (697:697:697))
        (PORT d[3] (647:647:647) (753:753:753))
        (PORT d[4] (751:751:751) (882:882:882))
        (PORT d[5] (1023:1023:1023) (1169:1169:1169))
        (PORT d[6] (807:807:807) (935:935:935))
        (PORT d[7] (691:691:691) (800:800:800))
        (PORT d[8] (740:740:740) (859:859:859))
        (PORT d[9] (1847:1847:1847) (2153:2153:2153))
        (PORT d[10] (1354:1354:1354) (1541:1541:1541))
        (PORT d[11] (1945:1945:1945) (2251:2251:2251))
        (PORT clk (1250:1250:1250) (1272:1272:1272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a30.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1016:1016:1016) (1129:1129:1129))
        (PORT clk (1250:1250:1250) (1272:1272:1272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a30.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1274:1274:1274))
        (PORT d[0] (1287:1287:1287) (1408:1408:1408))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a30.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1253:1253:1253) (1275:1275:1275))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a30.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1253:1253:1253) (1275:1275:1275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a30.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1253:1253:1253) (1275:1275:1275))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a30.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1253:1253:1253) (1275:1275:1275))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a30.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1694:1694:1694) (1962:1962:1962))
        (PORT d[1] (1431:1431:1431) (1651:1651:1651))
        (PORT d[2] (1705:1705:1705) (1931:1931:1931))
        (PORT d[3] (1981:1981:1981) (2265:2265:2265))
        (PORT d[4] (1753:1753:1753) (2000:2000:2000))
        (PORT d[5] (1772:1772:1772) (2089:2089:2089))
        (PORT d[6] (1674:1674:1674) (1914:1914:1914))
        (PORT d[7] (2271:2271:2271) (2599:2599:2599))
        (PORT d[8] (1452:1452:1452) (1713:1713:1713))
        (PORT d[9] (2069:2069:2069) (2370:2370:2370))
        (PORT d[10] (2310:2310:2310) (2686:2686:2686))
        (PORT d[11] (1429:1429:1429) (1676:1676:1676))
        (PORT clk (1225:1225:1225) (1252:1252:1252))
        (PORT ena (1404:1404:1404) (1553:1553:1553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a30.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1225:1225:1225) (1252:1252:1252))
        (PORT d[0] (1404:1404:1404) (1553:1553:1553))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a30.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1226:1226:1226) (1253:1253:1253))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a30.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1226:1226:1226) (1253:1253:1253))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a30.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1226:1226:1226) (1253:1253:1253))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[32\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1339:1339:1339) (1541:1541:1541))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1037:1037:1037) (1044:1044:1044))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[32\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (113:113:113) (150:150:150))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1037:1037:1037) (1044:1044:1044))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[32\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (110:110:110) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1037:1037:1037) (1044:1044:1044))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[32\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (148:148:148))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1037:1037:1037) (1044:1044:1044))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[32\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1037:1037:1037) (1044:1044:1044))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[33\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (598:598:598) (679:679:679))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1058:1058:1058) (1065:1065:1065))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[33\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (149:149:149))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1058:1058:1058) (1065:1065:1065))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1058:1058:1058) (1065:1065:1065))
        (PORT asdata (285:285:285) (323:323:323))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[33\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (148:148:148))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1058:1058:1058) (1065:1065:1065))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[33\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (112:112:112) (148:148:148))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1058:1058:1058) (1065:1065:1065))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (363:363:363) (435:435:435))
        (PORT d[1] (557:557:557) (650:650:650))
        (PORT clk (1216:1216:1216) (1237:1237:1237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1168:1168:1168) (1357:1357:1357))
        (PORT d[1] (1986:1986:1986) (2296:2296:2296))
        (PORT d[2] (1747:1747:1747) (2029:2029:2029))
        (PORT d[3] (1752:1752:1752) (1974:1974:1974))
        (PORT d[4] (957:957:957) (1108:1108:1108))
        (PORT d[5] (1407:1407:1407) (1584:1584:1584))
        (PORT d[6] (1956:1956:1956) (2228:2228:2228))
        (PORT d[7] (884:884:884) (1011:1011:1011))
        (PORT d[8] (1379:1379:1379) (1560:1560:1560))
        (PORT d[9] (1467:1467:1467) (1714:1714:1714))
        (PORT d[10] (1694:1694:1694) (1961:1961:1961))
        (PORT d[11] (1469:1469:1469) (1696:1696:1696))
        (PORT clk (1214:1214:1214) (1235:1235:1235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1167:1167:1167) (1308:1308:1308))
        (PORT clk (1214:1214:1214) (1235:1235:1235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1216:1216:1216) (1237:1237:1237))
        (PORT d[0] (1438:1438:1438) (1587:1587:1587))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1217:1217:1217) (1238:1238:1238))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1217:1217:1217) (1238:1238:1238))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1217:1217:1217) (1238:1238:1238))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1217:1217:1217) (1238:1238:1238))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1955:1955:1955) (2263:2263:2263))
        (PORT d[1] (1761:1761:1761) (2029:2029:2029))
        (PORT d[2] (1761:1761:1761) (2018:2018:2018))
        (PORT d[3] (1676:1676:1676) (1914:1914:1914))
        (PORT d[4] (2192:2192:2192) (2510:2510:2510))
        (PORT d[5] (1977:1977:1977) (2323:2323:2323))
        (PORT d[6] (1832:1832:1832) (2130:2130:2130))
        (PORT d[7] (2221:2221:2221) (2543:2543:2543))
        (PORT d[8] (1782:1782:1782) (2084:2084:2084))
        (PORT d[9] (2011:2011:2011) (2317:2317:2317))
        (PORT d[10] (1793:1793:1793) (2070:2070:2070))
        (PORT d[11] (2186:2186:2186) (2560:2560:2560))
        (PORT clk (1189:1189:1189) (1215:1215:1215))
        (PORT ena (1977:1977:1977) (2159:2159:2159))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1215:1215:1215))
        (PORT d[0] (1977:1977:1977) (2159:2159:2159))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1216:1216:1216))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1216:1216:1216))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1190:1190:1190) (1216:1216:1216))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1055:1055:1055) (1062:1062:1062))
        (PORT asdata (516:516:516) (561:561:561))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[34\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (148:148:148))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1055:1055:1055) (1062:1062:1062))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[34\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (110:110:110) (146:146:146))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1055:1055:1055) (1062:1062:1062))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[34\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (113:113:113) (150:150:150))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1055:1055:1055) (1062:1062:1062))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1055:1055:1055) (1062:1062:1062))
        (PORT asdata (281:281:281) (318:318:318))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1055:1055:1055) (1062:1062:1062))
        (PORT asdata (653:653:653) (712:712:712))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[35\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1055:1055:1055) (1062:1062:1062))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[35\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (112:112:112) (148:148:148))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1055:1055:1055) (1062:1062:1062))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[35\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1055:1055:1055) (1062:1062:1062))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[35\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (112:112:112) (148:148:148))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1055:1055:1055) (1062:1062:1062))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a34.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (596:596:596) (671:671:671))
        (PORT d[1] (594:594:594) (674:674:674))
        (PORT clk (1240:1240:1240) (1262:1262:1262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a34.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (418:418:418) (502:502:502))
        (PORT d[1] (1961:1961:1961) (2260:2260:2260))
        (PORT d[2] (415:415:415) (497:497:497))
        (PORT d[3] (664:664:664) (777:777:777))
        (PORT d[4] (570:570:570) (672:672:672))
        (PORT d[5] (674:674:674) (786:786:786))
        (PORT d[6] (1828:1828:1828) (2100:2100:2100))
        (PORT d[7] (539:539:539) (636:636:636))
        (PORT d[8] (718:718:718) (829:829:829))
        (PORT d[9] (560:560:560) (660:660:660))
        (PORT d[10] (797:797:797) (913:913:913))
        (PORT d[11] (553:553:553) (648:648:648))
        (PORT clk (1238:1238:1238) (1260:1260:1260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a34.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1694:1694:1694) (1904:1904:1904))
        (PORT clk (1238:1238:1238) (1260:1260:1260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a34.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1240:1240:1240) (1262:1262:1262))
        (PORT d[0] (1965:1965:1965) (2183:2183:2183))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a34.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1241:1241:1241) (1263:1263:1263))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a34.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1241:1241:1241) (1263:1263:1263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a34.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1241:1241:1241) (1263:1263:1263))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a34.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1241:1241:1241) (1263:1263:1263))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a34.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1860:1860:1860) (2146:2146:2146))
        (PORT d[1] (1453:1453:1453) (1685:1685:1685))
        (PORT d[2] (1677:1677:1677) (1925:1925:1925))
        (PORT d[3] (2154:2154:2154) (2450:2450:2450))
        (PORT d[4] (1914:1914:1914) (2173:2173:2173))
        (PORT d[5] (1656:1656:1656) (1936:1936:1936))
        (PORT d[6] (1835:1835:1835) (2099:2099:2099))
        (PORT d[7] (2430:2430:2430) (2775:2775:2775))
        (PORT d[8] (1611:1611:1611) (1885:1885:1885))
        (PORT d[9] (2076:2076:2076) (2380:2380:2380))
        (PORT d[10] (1463:1463:1463) (1704:1704:1704))
        (PORT d[11] (1435:1435:1435) (1683:1683:1683))
        (PORT clk (1213:1213:1213) (1240:1240:1240))
        (PORT ena (1386:1386:1386) (1521:1521:1521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a34.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1240:1240:1240))
        (PORT d[0] (1386:1386:1386) (1521:1521:1521))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a34.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1214:1214:1214) (1241:1241:1241))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a34.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1214:1214:1214) (1241:1241:1241))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a34.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1214:1214:1214) (1241:1241:1241))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[36\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (561:561:561) (623:623:623))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1036:1036:1036) (1043:1043:1043))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[36\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (112:112:112) (149:149:149))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1036:1036:1036) (1043:1043:1043))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[36\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (110:110:110) (146:146:146))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1036:1036:1036) (1043:1043:1043))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[36\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (110:110:110) (146:146:146))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1036:1036:1036) (1043:1043:1043))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[36\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (113:113:113) (149:149:149))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1036:1036:1036) (1043:1043:1043))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[37\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1987:1987:1987) (2251:2251:2251))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1036:1036:1036) (1043:1043:1043))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[37\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1036:1036:1036) (1043:1043:1043))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[37\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (112:112:112) (148:148:148))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1036:1036:1036) (1043:1043:1043))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[37\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1036:1036:1036) (1043:1043:1043))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[37\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (148:148:148))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1036:1036:1036) (1043:1043:1043))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (506:506:506) (577:577:577))
        (PORT d[1] (598:598:598) (686:686:686))
        (PORT clk (1219:1219:1219) (1241:1241:1241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (372:372:372) (438:438:438))
        (PORT d[1] (481:481:481) (569:569:569))
        (PORT d[2] (376:376:376) (453:453:453))
        (PORT d[3] (377:377:377) (451:451:451))
        (PORT d[4] (371:371:371) (445:445:445))
        (PORT d[5] (684:684:684) (793:793:793))
        (PORT d[6] (1150:1150:1150) (1333:1333:1333))
        (PORT d[7] (467:467:467) (547:547:547))
        (PORT d[8] (369:369:369) (437:437:437))
        (PORT d[9] (376:376:376) (446:446:446))
        (PORT d[10] (491:491:491) (572:572:572))
        (PORT d[11] (395:395:395) (470:470:470))
        (PORT clk (1217:1217:1217) (1239:1239:1239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (987:987:987) (1093:1093:1093))
        (PORT clk (1217:1217:1217) (1239:1239:1239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1219:1219:1219) (1241:1241:1241))
        (PORT d[0] (1258:1258:1258) (1372:1372:1372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1242:1242:1242))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1242:1242:1242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1242:1242:1242))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1242:1242:1242))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1860:1860:1860) (2146:2146:2146))
        (PORT d[1] (1482:1482:1482) (1706:1706:1706))
        (PORT d[2] (1875:1875:1875) (2119:2119:2119))
        (PORT d[3] (912:912:912) (1036:1036:1036))
        (PORT d[4] (2082:2082:2082) (2365:2365:2365))
        (PORT d[5] (1627:1627:1627) (1906:1906:1906))
        (PORT d[6] (1844:1844:1844) (2152:2152:2152))
        (PORT d[7] (2465:2465:2465) (2818:2818:2818))
        (PORT d[8] (1635:1635:1635) (1912:1912:1912))
        (PORT d[9] (2252:2252:2252) (2573:2573:2573))
        (PORT d[10] (1607:1607:1607) (1874:1874:1874))
        (PORT d[11] (1423:1423:1423) (1663:1663:1663))
        (PORT clk (1192:1192:1192) (1219:1219:1219))
        (PORT ena (1327:1327:1327) (1447:1447:1447))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1219:1219:1219))
        (PORT d[0] (1327:1327:1327) (1447:1447:1447))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1220:1220:1220))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1220:1220:1220))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1220:1220:1220))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[38\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1808:1808:1808) (2034:2034:2034))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[38\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1043:1043:1043) (1050:1050:1050))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[38\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (113:113:113) (150:150:150))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[38\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1043:1043:1043) (1050:1050:1050))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[38\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (110:110:110) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[38\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1043:1043:1043) (1050:1050:1050))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[38\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[38\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1043:1043:1043) (1050:1050:1050))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[38\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (112:112:112) (150:150:150))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[38\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1043:1043:1043) (1050:1050:1050))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[39\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1987:1987:1987) (2253:2253:2253))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[39\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1043:1043:1043) (1050:1050:1050))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[39\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1043:1043:1043) (1050:1050:1050))
        (PORT asdata (283:283:283) (321:321:321))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[39\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (148:148:148))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[39\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1043:1043:1043) (1050:1050:1050))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[39\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (113:113:113) (150:150:150))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[39\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1043:1043:1043) (1050:1050:1050))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[39\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[39\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1043:1043:1043) (1050:1050:1050))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a38.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (441:441:441) (507:507:507))
        (PORT d[1] (604:604:604) (682:682:682))
        (PORT clk (1227:1227:1227) (1248:1248:1248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a38.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (402:402:402) (481:481:481))
        (PORT d[1] (378:378:378) (455:455:455))
        (PORT d[2] (403:403:403) (482:482:482))
        (PORT d[3] (383:383:383) (460:460:460))
        (PORT d[4] (534:534:534) (625:625:625))
        (PORT d[5] (624:624:624) (712:712:712))
        (PORT d[6] (636:636:636) (732:732:732))
        (PORT d[7] (502:502:502) (589:589:589))
        (PORT d[8] (728:728:728) (845:845:845))
        (PORT d[9] (533:533:533) (618:618:618))
        (PORT d[10] (937:937:937) (1065:1065:1065))
        (PORT d[11] (539:539:539) (625:625:625))
        (PORT clk (1225:1225:1225) (1246:1246:1246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a38.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (647:647:647) (687:687:687))
        (PORT clk (1225:1225:1225) (1246:1246:1246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a38.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1227:1227:1227) (1248:1248:1248))
        (PORT d[0] (918:918:918) (966:966:966))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a38.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1228:1228:1228) (1249:1249:1249))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a38.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1228:1228:1228) (1249:1249:1249))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a38.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1228:1228:1228) (1249:1249:1249))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a38.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1228:1228:1228) (1249:1249:1249))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a38.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1871:1871:1871) (2157:2157:2157))
        (PORT d[1] (1481:1481:1481) (1705:1705:1705))
        (PORT d[2] (1886:1886:1886) (2129:2129:2129))
        (PORT d[3] (905:905:905) (1023:1023:1023))
        (PORT d[4] (2090:2090:2090) (2374:2374:2374))
        (PORT d[5] (1644:1644:1644) (1932:1932:1932))
        (PORT d[6] (1868:1868:1868) (2178:2178:2178))
        (PORT d[7] (2620:2620:2620) (2998:2998:2998))
        (PORT d[8] (1646:1646:1646) (1930:1930:1930))
        (PORT d[9] (2251:2251:2251) (2573:2573:2573))
        (PORT d[10] (1622:1622:1622) (1876:1876:1876))
        (PORT d[11] (1594:1594:1594) (1851:1851:1851))
        (PORT clk (1200:1200:1200) (1227:1227:1227))
        (PORT ena (1251:1251:1251) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a38.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1227:1227:1227))
        (PORT d[0] (1251:1251:1251) (1368:1368:1368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a38.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1228:1228:1228))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a38.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1228:1228:1228))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a38.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1228:1228:1228))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[42\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1919:1919:1919) (2161:2161:2161))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[42\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1049:1049:1049) (1055:1055:1055))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[42\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[42\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1049:1049:1049) (1055:1055:1055))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[42\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (112:112:112) (148:148:148))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[42\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1049:1049:1049) (1055:1055:1055))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[42\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (148:148:148))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[42\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1049:1049:1049) (1055:1055:1055))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[42\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (110:110:110) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[42\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1049:1049:1049) (1055:1055:1055))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[43\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2389:2389:2389) (2707:2707:2707))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[43\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1049:1049:1049) (1055:1055:1055))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[43\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[43\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1049:1049:1049) (1055:1055:1055))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[43\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (112:112:112) (148:148:148))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[43\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1049:1049:1049) (1055:1055:1055))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[43\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1049:1049:1049) (1055:1055:1055))
        (PORT asdata (282:282:282) (319:319:319))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[43\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1049:1049:1049) (1055:1055:1055))
        (PORT asdata (284:284:284) (321:321:321))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a42.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (517:517:517) (612:612:612))
        (PORT d[1] (546:546:546) (647:647:647))
        (PORT clk (1228:1228:1228) (1250:1250:1250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a42.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (884:884:884) (1044:1044:1044))
        (PORT d[1] (886:886:886) (1011:1011:1011))
        (PORT d[2] (1033:1033:1033) (1204:1204:1204))
        (PORT d[3] (973:973:973) (1146:1146:1146))
        (PORT d[4] (2112:2112:2112) (2413:2413:2413))
        (PORT d[5] (1195:1195:1195) (1380:1380:1380))
        (PORT d[6] (1566:1566:1566) (1802:1802:1802))
        (PORT d[7] (1080:1080:1080) (1255:1255:1255))
        (PORT d[8] (919:919:919) (1056:1056:1056))
        (PORT d[9] (1350:1350:1350) (1575:1575:1575))
        (PORT d[10] (1621:1621:1621) (1882:1882:1882))
        (PORT d[11] (1027:1027:1027) (1171:1171:1171))
        (PORT clk (1226:1226:1226) (1248:1248:1248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a42.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1279:1279:1279) (1431:1431:1431))
        (PORT clk (1226:1226:1226) (1248:1248:1248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a42.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1228:1228:1228) (1250:1250:1250))
        (PORT d[0] (1550:1550:1550) (1710:1710:1710))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a42.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1229:1229:1229) (1251:1251:1251))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a42.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1229:1229:1229) (1251:1251:1251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a42.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1229:1229:1229) (1251:1251:1251))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a42.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1229:1229:1229) (1251:1251:1251))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a42.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (376:376:376) (457:457:457))
        (PORT d[1] (1438:1438:1438) (1665:1665:1665))
        (PORT d[2] (387:387:387) (471:471:471))
        (PORT d[3] (386:386:386) (466:466:466))
        (PORT d[4] (731:731:731) (841:841:841))
        (PORT d[5] (380:380:380) (446:446:446))
        (PORT d[6] (724:724:724) (846:846:846))
        (PORT d[7] (395:395:395) (464:464:464))
        (PORT d[8] (1029:1029:1029) (1184:1184:1184))
        (PORT d[9] (388:388:388) (457:457:457))
        (PORT d[10] (1453:1453:1453) (1675:1675:1675))
        (PORT d[11] (400:400:400) (481:481:481))
        (PORT clk (1201:1201:1201) (1228:1228:1228))
        (PORT ena (1699:1699:1699) (1875:1875:1875))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a42.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1228:1228:1228))
        (PORT d[0] (1699:1699:1699) (1875:1875:1875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a42.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1229:1229:1229))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a42.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1229:1229:1229))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a42.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1229:1229:1229))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[44\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2030:2030:2030) (2286:2286:2286))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[44\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1050:1050:1050) (1056:1056:1056))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[44\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (148:148:148))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[44\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1050:1050:1050) (1056:1056:1056))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[44\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (112:112:112) (148:148:148))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[44\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1050:1050:1050) (1056:1056:1056))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[44\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[44\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1050:1050:1050) (1056:1056:1056))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[44\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (148:148:148))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[44\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1050:1050:1050) (1056:1056:1056))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[45\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2122:2122:2122) (2429:2429:2429))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[45\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1050:1050:1050) (1056:1056:1056))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[45\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (110:110:110) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[45\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1050:1050:1050) (1056:1056:1056))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[45\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[45\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1050:1050:1050) (1056:1056:1056))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[45\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (112:112:112) (150:150:150))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[45\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1050:1050:1050) (1056:1056:1056))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[45\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1050:1050:1050) (1056:1056:1056))
        (PORT asdata (282:282:282) (320:320:320))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (718:718:718) (833:833:833))
        (PORT d[1] (727:727:727) (868:868:868))
        (PORT clk (1256:1256:1256) (1279:1279:1279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (606:606:606) (717:717:717))
        (PORT d[1] (1768:1768:1768) (2049:2049:2049))
        (PORT d[2] (595:595:595) (701:701:701))
        (PORT d[3] (1001:1001:1001) (1147:1147:1147))
        (PORT d[4] (758:758:758) (893:893:893))
        (PORT d[5] (1035:1035:1035) (1188:1188:1188))
        (PORT d[6] (1648:1648:1648) (1891:1891:1891))
        (PORT d[7] (713:713:713) (829:829:829))
        (PORT d[8] (731:731:731) (840:840:840))
        (PORT d[9] (1847:1847:1847) (2152:2152:2152))
        (PORT d[10] (1353:1353:1353) (1541:1541:1541))
        (PORT d[11] (2077:2077:2077) (2402:2402:2402))
        (PORT clk (1254:1254:1254) (1277:1277:1277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1531:1531:1531) (1722:1722:1722))
        (PORT clk (1254:1254:1254) (1277:1277:1277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1256:1256:1256) (1279:1279:1279))
        (PORT d[0] (1802:1802:1802) (2001:2001:2001))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1257:1257:1257) (1280:1280:1280))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1257:1257:1257) (1280:1280:1280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1257:1257:1257) (1280:1280:1280))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1257:1257:1257) (1280:1280:1280))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1662:1662:1662) (1913:1913:1913))
        (PORT d[1] (1429:1429:1429) (1658:1658:1658))
        (PORT d[2] (1534:1534:1534) (1750:1750:1750))
        (PORT d[3] (1990:1990:1990) (2277:2277:2277))
        (PORT d[4] (1740:1740:1740) (1981:1981:1981))
        (PORT d[5] (1827:1827:1827) (2123:2123:2123))
        (PORT d[6] (1675:1675:1675) (1919:1919:1919))
        (PORT d[7] (2271:2271:2271) (2607:2607:2607))
        (PORT d[8] (1725:1725:1725) (2006:2006:2006))
        (PORT d[9] (2059:2059:2059) (2354:2354:2354))
        (PORT d[10] (2175:2175:2175) (2539:2539:2539))
        (PORT d[11] (1453:1453:1453) (1703:1703:1703))
        (PORT clk (1230:1230:1230) (1257:1257:1257))
        (PORT ena (1417:1417:1417) (1566:1566:1566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1230:1230:1230) (1257:1257:1257))
        (PORT d[0] (1417:1417:1417) (1566:1566:1566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1231:1231:1231) (1258:1258:1258))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1231:1231:1231) (1258:1258:1258))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1231:1231:1231) (1258:1258:1258))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[48\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1904:1904:1904) (2166:2166:2166))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[48\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1044:1044:1044) (1051:1051:1051))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[48\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (110:110:110) (146:146:146))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[48\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1044:1044:1044) (1051:1051:1051))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[48\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (113:113:113) (150:150:150))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[48\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1044:1044:1044) (1051:1051:1051))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[48\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (113:113:113) (149:149:149))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[48\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1044:1044:1044) (1051:1051:1051))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[48\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (110:110:110) (146:146:146))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[48\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1044:1044:1044) (1051:1051:1051))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[49\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1057:1057:1057) (1064:1064:1064))
        (PORT asdata (2298:2298:2298) (2584:2584:2584))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[49\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (113:113:113) (150:150:150))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[49\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1057:1057:1057) (1064:1064:1064))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[49\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (110:110:110) (146:146:146))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[49\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1057:1057:1057) (1064:1064:1064))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[49\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (110:110:110) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[49\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1057:1057:1057) (1064:1064:1064))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[49\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (110:110:110) (146:146:146))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[49\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1057:1057:1057) (1064:1064:1064))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a48.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (720:720:720) (839:839:839))
        (PORT d[1] (754:754:754) (876:876:876))
        (PORT clk (1270:1270:1270) (1293:1293:1293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a48.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1243:1243:1243) (1458:1458:1458))
        (PORT d[1] (1782:1782:1782) (2062:2062:2062))
        (PORT d[2] (785:785:785) (906:906:906))
        (PORT d[3] (825:825:825) (950:950:950))
        (PORT d[4] (1564:1564:1564) (1775:1775:1775))
        (PORT d[5] (1204:1204:1204) (1379:1379:1379))
        (PORT d[6] (1461:1461:1461) (1671:1671:1671))
        (PORT d[7] (877:877:877) (1007:1007:1007))
        (PORT d[8] (2143:2143:2143) (2445:2445:2445))
        (PORT d[9] (1672:1672:1672) (1949:1949:1949))
        (PORT d[10] (1180:1180:1180) (1353:1353:1353))
        (PORT d[11] (1746:1746:1746) (2028:2028:2028))
        (PORT clk (1268:1268:1268) (1291:1291:1291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a48.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1343:1343:1343) (1503:1503:1503))
        (PORT clk (1268:1268:1268) (1291:1291:1291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a48.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1270:1270:1270) (1293:1293:1293))
        (PORT d[0] (1614:1614:1614) (1782:1782:1782))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a48.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1271:1271:1271) (1294:1294:1294))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a48.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1271:1271:1271) (1294:1294:1294))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a48.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1271:1271:1271) (1294:1294:1294))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a48.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1271:1271:1271) (1294:1294:1294))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a48.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1624:1624:1624) (1883:1883:1883))
        (PORT d[1] (1462:1462:1462) (1689:1689:1689))
        (PORT d[2] (1799:1799:1799) (2030:2030:2030))
        (PORT d[3] (1783:1783:1783) (2045:2045:2045))
        (PORT d[4] (1558:1558:1558) (1780:1780:1780))
        (PORT d[5] (1594:1594:1594) (1878:1878:1878))
        (PORT d[6] (1494:1494:1494) (1708:1708:1708))
        (PORT d[7] (2089:2089:2089) (2402:2402:2402))
        (PORT d[8] (1295:1295:1295) (1515:1515:1515))
        (PORT d[9] (1606:1606:1606) (1837:1837:1837))
        (PORT d[10] (1997:1997:1997) (2331:2331:2331))
        (PORT d[11] (1825:1825:1825) (2142:2142:2142))
        (PORT clk (1243:1243:1243) (1271:1271:1271))
        (PORT ena (1594:1594:1594) (1765:1765:1765))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a48.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1243:1243:1243) (1271:1271:1271))
        (PORT d[0] (1594:1594:1594) (1765:1765:1765))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a48.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1244:1244:1244) (1272:1272:1272))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a48.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1244:1244:1244) (1272:1272:1272))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a48.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1244:1244:1244) (1272:1272:1272))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[50\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1055:1055:1055) (1062:1062:1062))
        (PORT asdata (2244:2244:2244) (2520:2520:2520))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[50\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1055:1055:1055) (1062:1062:1062))
        (PORT asdata (284:284:284) (321:321:321))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[50\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (113:113:113) (150:150:150))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[50\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1055:1055:1055) (1062:1062:1062))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[50\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[50\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1055:1055:1055) (1062:1062:1062))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[50\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1055:1055:1055) (1062:1062:1062))
        (PORT asdata (282:282:282) (319:319:319))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[51\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2161:2161:2161) (2444:2444:2444))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[51\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1038:1038:1038) (1044:1044:1044))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[51\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (113:113:113) (150:150:150))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[51\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1038:1038:1038) (1044:1044:1044))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[51\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (110:110:110) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[51\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1038:1038:1038) (1044:1044:1044))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[51\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (148:148:148))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[51\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1038:1038:1038) (1044:1044:1044))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[51\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[51\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1038:1038:1038) (1044:1044:1044))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a50.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (505:505:505) (592:592:592))
        (PORT d[1] (358:358:358) (426:426:426))
        (PORT clk (1221:1221:1221) (1242:1242:1242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a50.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (877:877:877) (1035:1035:1035))
        (PORT d[1] (880:880:880) (1011:1011:1011))
        (PORT d[2] (1021:1021:1021) (1200:1200:1200))
        (PORT d[3] (994:994:994) (1169:1169:1169))
        (PORT d[4] (2124:2124:2124) (2425:2425:2425))
        (PORT d[5] (1298:1298:1298) (1492:1492:1492))
        (PORT d[6] (1751:1751:1751) (2015:2015:2015))
        (PORT d[7] (1092:1092:1092) (1268:1268:1268))
        (PORT d[8] (1058:1058:1058) (1218:1218:1218))
        (PORT d[9] (1345:1345:1345) (1572:1572:1572))
        (PORT d[10] (1273:1273:1273) (1483:1483:1483))
        (PORT d[11] (1021:1021:1021) (1161:1161:1161))
        (PORT clk (1219:1219:1219) (1240:1240:1240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a50.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (762:762:762) (849:849:849))
        (PORT clk (1219:1219:1219) (1240:1240:1240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a50.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1221:1221:1221) (1242:1242:1242))
        (PORT d[0] (1377:1377:1377) (1517:1517:1517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a50.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1222:1222:1222) (1243:1243:1243))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a50.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1222:1222:1222) (1243:1243:1243))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a50.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1222:1222:1222) (1243:1243:1243))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a50.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1222:1222:1222) (1243:1243:1243))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a50.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (402:402:402) (480:480:480))
        (PORT d[1] (1260:1260:1260) (1450:1450:1450))
        (PORT d[2] (415:415:415) (494:494:494))
        (PORT d[3] (398:398:398) (474:474:474))
        (PORT d[4] (726:726:726) (831:831:831))
        (PORT d[5] (552:552:552) (652:652:652))
        (PORT d[6] (543:543:543) (643:643:643))
        (PORT d[7] (568:568:568) (664:664:664))
        (PORT d[8] (1177:1177:1177) (1353:1353:1353))
        (PORT d[9] (561:561:561) (650:650:650))
        (PORT d[10] (1446:1446:1446) (1670:1670:1670))
        (PORT d[11] (763:763:763) (891:891:891))
        (PORT clk (1194:1194:1194) (1221:1221:1221))
        (PORT ena (1686:1686:1686) (1865:1865:1865))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a50.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1221:1221:1221))
        (PORT d[0] (1686:1686:1686) (1865:1865:1865))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a50.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1222:1222:1222))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a50.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1222:1222:1222))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a50.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1222:1222:1222))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[52\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2015:2015:2015) (2284:2284:2284))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[52\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1051:1051:1051) (1058:1058:1058))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[52\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[52\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1051:1051:1051) (1058:1058:1058))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[52\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[52\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1051:1051:1051) (1058:1058:1058))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[52\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (113:113:113) (150:150:150))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[52\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1051:1051:1051) (1058:1058:1058))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[52\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (148:148:148))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[52\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1051:1051:1051) (1058:1058:1058))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[53\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2309:2309:2309) (2625:2625:2625))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[53\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1051:1051:1051) (1058:1058:1058))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[53\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (146:146:146))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[53\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1051:1051:1051) (1058:1058:1058))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[53\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (110:110:110) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[53\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1051:1051:1051) (1058:1058:1058))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[53\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (113:113:113) (150:150:150))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[53\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1051:1051:1051) (1058:1058:1058))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[53\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1051:1051:1051) (1058:1058:1058))
        (PORT asdata (283:283:283) (321:321:321))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a52.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (375:375:375) (454:454:454))
        (PORT d[1] (407:407:407) (479:479:479))
        (PORT clk (1255:1255:1255) (1279:1279:1279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a52.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1194:1194:1194) (1384:1384:1384))
        (PORT d[1] (1099:1099:1099) (1273:1273:1273))
        (PORT d[2] (1240:1240:1240) (1456:1456:1456))
        (PORT d[3] (1303:1303:1303) (1500:1500:1500))
        (PORT d[4] (1875:1875:1875) (2139:2139:2139))
        (PORT d[5] (1551:1551:1551) (1777:1777:1777))
        (PORT d[6] (1372:1372:1372) (1580:1580:1580))
        (PORT d[7] (1099:1099:1099) (1285:1285:1285))
        (PORT d[8] (1202:1202:1202) (1372:1372:1372))
        (PORT d[9] (1326:1326:1326) (1547:1547:1547))
        (PORT d[10] (1280:1280:1280) (1489:1489:1489))
        (PORT d[11] (1832:1832:1832) (2088:2088:2088))
        (PORT clk (1253:1253:1253) (1277:1277:1277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a52.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1529:1529:1529) (1732:1732:1732))
        (PORT clk (1253:1253:1253) (1277:1277:1277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a52.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1255:1255:1255) (1279:1279:1279))
        (PORT d[0] (1800:1800:1800) (2011:2011:2011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a52.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1256:1256:1256) (1280:1280:1280))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a52.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1256:1256:1256) (1280:1280:1280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a52.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1256:1256:1256) (1280:1280:1280))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a52.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1256:1256:1256) (1280:1280:1280))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a52.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (592:592:592) (696:696:696))
        (PORT d[1] (845:845:845) (975:975:975))
        (PORT d[2] (593:593:593) (695:695:695))
        (PORT d[3] (1976:1976:1976) (2265:2265:2265))
        (PORT d[4] (1069:1069:1069) (1217:1217:1217))
        (PORT d[5] (708:708:708) (835:835:835))
        (PORT d[6] (699:699:699) (820:820:820))
        (PORT d[7] (716:716:716) (843:843:843))
        (PORT d[8] (852:852:852) (979:979:979))
        (PORT d[9] (725:725:725) (840:840:840))
        (PORT d[10] (1077:1077:1077) (1270:1270:1270))
        (PORT d[11] (1074:1074:1074) (1254:1254:1254))
        (PORT clk (1229:1229:1229) (1258:1258:1258))
        (PORT ena (1878:1878:1878) (2071:2071:2071))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a52.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1229:1229:1229) (1258:1258:1258))
        (PORT d[0] (1878:1878:1878) (2071:2071:2071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a52.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1230:1230:1230) (1259:1259:1259))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a52.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1230:1230:1230) (1259:1259:1259))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a52.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1230:1230:1230) (1259:1259:1259))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[56\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2198:2198:2198) (2491:2491:2491))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[56\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1077:1077:1077) (1086:1086:1086))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[56\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (112:112:112) (149:149:149))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[56\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1077:1077:1077) (1086:1086:1086))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[56\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (110:110:110) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[56\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1077:1077:1077) (1086:1086:1086))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[56\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[56\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1077:1077:1077) (1086:1086:1086))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[56\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (112:112:112) (150:150:150))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[56\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1077:1077:1077) (1086:1086:1086))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[57\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1077:1077:1077) (1086:1086:1086))
        (PORT asdata (2500:2500:2500) (2837:2837:2837))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[57\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1077:1077:1077) (1086:1086:1086))
        (PORT asdata (283:283:283) (321:321:321))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[57\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (112:112:112) (148:148:148))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[57\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1077:1077:1077) (1086:1086:1086))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[57\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (110:110:110) (146:146:146))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[57\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1077:1077:1077) (1086:1086:1086))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[57\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (114:114:114) (151:151:151))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[57\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1077:1077:1077) (1086:1086:1086))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a56.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (525:525:525) (616:616:616))
        (PORT d[1] (563:563:563) (664:664:664))
        (PORT clk (1275:1275:1275) (1299:1299:1299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a56.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1240:1240:1240) (1449:1449:1449))
        (PORT d[1] (1432:1432:1432) (1659:1659:1659))
        (PORT d[2] (1239:1239:1239) (1446:1446:1446))
        (PORT d[3] (1410:1410:1410) (1619:1619:1619))
        (PORT d[4] (1528:1528:1528) (1748:1748:1748))
        (PORT d[5] (1536:1536:1536) (1759:1759:1759))
        (PORT d[6] (1536:1536:1536) (1774:1774:1774))
        (PORT d[7] (1853:1853:1853) (2138:2138:2138))
        (PORT d[8] (1424:1424:1424) (1619:1619:1619))
        (PORT d[9] (1389:1389:1389) (1620:1620:1620))
        (PORT d[10] (1081:1081:1081) (1256:1256:1256))
        (PORT d[11] (1684:1684:1684) (1944:1944:1944))
        (PORT clk (1273:1273:1273) (1297:1297:1297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a56.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1547:1547:1547) (1747:1747:1747))
        (PORT clk (1273:1273:1273) (1297:1297:1297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a56.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1275:1275:1275) (1299:1299:1299))
        (PORT d[0] (1681:1681:1681) (1869:1869:1869))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a56.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1300:1300:1300))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a56.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1300:1300:1300))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a56.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1300:1300:1300))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a56.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1300:1300:1300))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a56.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (962:962:962) (1121:1121:1121))
        (PORT d[1] (1029:1029:1029) (1177:1177:1177))
        (PORT d[2] (1103:1103:1103) (1256:1256:1256))
        (PORT d[3] (1628:1628:1628) (1863:1863:1863))
        (PORT d[4] (1486:1486:1486) (1697:1697:1697))
        (PORT d[5] (1056:1056:1056) (1227:1227:1227))
        (PORT d[6] (1044:1044:1044) (1207:1207:1207))
        (PORT d[7] (1224:1224:1224) (1407:1407:1407))
        (PORT d[8] (1135:1135:1135) (1314:1314:1314))
        (PORT d[9] (1220:1220:1220) (1396:1396:1396))
        (PORT d[10] (1086:1086:1086) (1270:1270:1270))
        (PORT d[11] (1727:1727:1727) (2032:2032:2032))
        (PORT clk (1248:1248:1248) (1277:1277:1277))
        (PORT ena (2111:2111:2111) (2368:2368:2368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a56.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1248:1248:1248) (1277:1277:1277))
        (PORT d[0] (2111:2111:2111) (2368:2368:2368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a56.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1249:1249:1249) (1278:1278:1278))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a56.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1249:1249:1249) (1278:1278:1278))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a56.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1249:1249:1249) (1278:1278:1278))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[58\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2382:2382:2382) (2699:2699:2699))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[58\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1066:1066:1066) (1074:1074:1074))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[58\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (148:148:148))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[58\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1066:1066:1066) (1074:1074:1074))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[58\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[58\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1066:1066:1066) (1074:1074:1074))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[58\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (112:112:112) (150:150:150))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[58\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1066:1066:1066) (1074:1074:1074))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[58\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1066:1066:1066) (1074:1074:1074))
        (PORT asdata (281:281:281) (318:318:318))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[59\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1066:1066:1066) (1074:1074:1074))
        (PORT asdata (2398:2398:2398) (2695:2695:2695))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[59\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (113:113:113) (150:150:150))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[59\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1066:1066:1066) (1074:1074:1074))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[59\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (112:112:112) (148:148:148))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[59\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1066:1066:1066) (1074:1074:1074))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[59\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (148:148:148))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[59\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1066:1066:1066) (1074:1074:1074))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[59\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (114:114:114) (151:151:151))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[59\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1066:1066:1066) (1074:1074:1074))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a58.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (535:535:535) (627:627:627))
        (PORT d[1] (525:525:525) (621:621:621))
        (PORT clk (1260:1260:1260) (1284:1284:1284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a58.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (916:916:916) (1083:1083:1083))
        (PORT d[1] (1447:1447:1447) (1671:1671:1671))
        (PORT d[2] (1246:1246:1246) (1467:1467:1467))
        (PORT d[3] (1073:1073:1073) (1243:1243:1243))
        (PORT d[4] (1879:1879:1879) (2147:2147:2147))
        (PORT d[5] (1556:1556:1556) (1781:1781:1781))
        (PORT d[6] (1375:1375:1375) (1579:1579:1579))
        (PORT d[7] (1088:1088:1088) (1268:1268:1268))
        (PORT d[8] (1452:1452:1452) (1662:1662:1662))
        (PORT d[9] (1343:1343:1343) (1563:1563:1563))
        (PORT d[10] (1109:1109:1109) (1291:1291:1291))
        (PORT d[11] (1672:1672:1672) (1910:1910:1910))
        (PORT clk (1258:1258:1258) (1282:1282:1282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a58.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1385:1385:1385) (1559:1559:1559))
        (PORT clk (1258:1258:1258) (1282:1282:1282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a58.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1260:1260:1260) (1284:1284:1284))
        (PORT d[0] (1656:1656:1656) (1838:1838:1838))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a58.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1261:1261:1261) (1285:1285:1285))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a58.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1261:1261:1261) (1285:1285:1285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a58.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1261:1261:1261) (1285:1285:1285))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a58.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1261:1261:1261) (1285:1285:1285))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a58.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (622:622:622) (733:733:733))
        (PORT d[1] (1047:1047:1047) (1198:1198:1198))
        (PORT d[2] (605:605:605) (704:704:704))
        (PORT d[3] (1977:1977:1977) (2265:2265:2265))
        (PORT d[4] (739:739:739) (836:836:836))
        (PORT d[5] (708:708:708) (834:834:834))
        (PORT d[6] (1064:1064:1064) (1229:1229:1229))
        (PORT d[7] (1074:1074:1074) (1235:1235:1235))
        (PORT d[8] (1220:1220:1220) (1409:1409:1409))
        (PORT d[9] (1070:1070:1070) (1232:1232:1232))
        (PORT d[10] (1082:1082:1082) (1271:1271:1271))
        (PORT d[11] (1063:1063:1063) (1241:1241:1241))
        (PORT clk (1233:1233:1233) (1262:1262:1262))
        (PORT ena (2042:2042:2042) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a58.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1233:1233:1233) (1262:1262:1262))
        (PORT d[0] (2042:2042:2042) (2257:2257:2257))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a58.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1234:1234:1234) (1263:1263:1263))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a58.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1234:1234:1234) (1263:1263:1263))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a58.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1234:1234:1234) (1263:1263:1263))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[60\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1071:1071:1071) (1080:1080:1080))
        (PORT asdata (2913:2913:2913) (3254:3254:3254))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[60\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (112:112:112) (149:149:149))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[60\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1071:1071:1071) (1080:1080:1080))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[60\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (112:112:112) (148:148:148))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[60\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1071:1071:1071) (1080:1080:1080))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[60\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1071:1071:1071) (1080:1080:1080))
        (PORT asdata (282:282:282) (320:320:320))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[60\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (148:148:148))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[60\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1071:1071:1071) (1080:1080:1080))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[61\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2343:2343:2343) (2652:2652:2652))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[61\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1071:1071:1071) (1080:1080:1080))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[61\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (113:113:113) (151:151:151))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[61\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1071:1071:1071) (1080:1080:1080))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[61\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (112:112:112) (148:148:148))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[61\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1071:1071:1071) (1080:1080:1080))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[61\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[61\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1071:1071:1071) (1080:1080:1080))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[61\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (148:148:148))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[61\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1071:1071:1071) (1080:1080:1080))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a60.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (540:540:540) (631:631:631))
        (PORT d[1] (517:517:517) (606:606:606))
        (PORT clk (1270:1270:1270) (1294:1294:1294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a60.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1415:1415:1415) (1646:1646:1646))
        (PORT d[1] (1434:1434:1434) (1655:1655:1655))
        (PORT d[2] (1410:1410:1410) (1644:1644:1644))
        (PORT d[3] (1257:1257:1257) (1458:1458:1458))
        (PORT d[4] (1707:1707:1707) (1950:1950:1950))
        (PORT d[5] (1714:1714:1714) (1957:1957:1957))
        (PORT d[6] (1362:1362:1362) (1558:1558:1558))
        (PORT d[7] (1286:1286:1286) (1490:1490:1490))
        (PORT d[8] (1437:1437:1437) (1639:1639:1639))
        (PORT d[9] (1366:1366:1366) (1593:1593:1593))
        (PORT d[10] (1095:1095:1095) (1279:1279:1279))
        (PORT d[11] (1645:1645:1645) (1876:1876:1876))
        (PORT clk (1268:1268:1268) (1292:1292:1292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a60.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1391:1391:1391) (1573:1573:1573))
        (PORT clk (1268:1268:1268) (1292:1292:1292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a60.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1270:1270:1270) (1294:1294:1294))
        (PORT d[0] (1662:1662:1662) (1852:1852:1852))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a60.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1271:1271:1271) (1295:1295:1295))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a60.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1271:1271:1271) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a60.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1271:1271:1271) (1295:1295:1295))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a60.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1271:1271:1271) (1295:1295:1295))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a60.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (944:944:944) (1093:1093:1093))
        (PORT d[1] (876:876:876) (1002:1002:1002))
        (PORT d[2] (792:792:792) (914:914:914))
        (PORT d[3] (1802:1802:1802) (2067:2067:2067))
        (PORT d[4] (1502:1502:1502) (1719:1719:1719))
        (PORT d[5] (898:898:898) (1051:1051:1051))
        (PORT d[6] (1052:1052:1052) (1222:1222:1222))
        (PORT d[7] (995:995:995) (1146:1146:1146))
        (PORT d[8] (1043:1043:1043) (1202:1202:1202))
        (PORT d[9] (905:905:905) (1042:1042:1042))
        (PORT d[10] (914:914:914) (1086:1086:1086))
        (PORT d[11] (880:880:880) (1035:1035:1035))
        (PORT clk (1243:1243:1243) (1272:1272:1272))
        (PORT ena (2270:2270:2270) (2540:2540:2540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a60.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1243:1243:1243) (1272:1272:1272))
        (PORT d[0] (2270:2270:2270) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a60.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1244:1244:1244) (1273:1273:1273))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a60.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1244:1244:1244) (1273:1273:1273))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a60.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1244:1244:1244) (1273:1273:1273))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[64\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1104:1104:1104))
        (PORT asdata (2268:2268:2268) (2554:2554:2554))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[64\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (113:113:113) (151:151:151))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[64\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1104:1104:1104))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[64\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (112:112:112) (148:148:148))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[64\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1104:1104:1104))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[64\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[64\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1104:1104:1104))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[64\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (148:148:148))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[64\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1104:1104:1104))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[65\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2160:2160:2160) (2438:2438:2438))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1104:1104:1104))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1104:1104:1104))
        (PORT asdata (285:285:285) (323:323:323))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[65\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (110:110:110) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1104:1104:1104))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[65\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1104:1104:1104))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[65\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (112:112:112) (150:150:150))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1104:1104:1104))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a64.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (527:527:527) (623:623:623))
        (PORT d[1] (524:524:524) (625:625:625))
        (PORT clk (1279:1279:1279) (1301:1301:1301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a64.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (925:925:925) (1090:1090:1090))
        (PORT d[1] (1419:1419:1419) (1642:1642:1642))
        (PORT d[2] (1248:1248:1248) (1460:1460:1460))
        (PORT d[3] (1591:1591:1591) (1820:1820:1820))
        (PORT d[4] (1355:1355:1355) (1573:1573:1573))
        (PORT d[5] (1640:1640:1640) (1875:1875:1875))
        (PORT d[6] (1397:1397:1397) (1608:1608:1608))
        (PORT d[7] (1578:1578:1578) (1834:1834:1834))
        (PORT d[8] (1440:1440:1440) (1644:1644:1644))
        (PORT d[9] (1535:1535:1535) (1777:1777:1777))
        (PORT d[10] (1106:1106:1106) (1284:1284:1284))
        (PORT d[11] (1521:1521:1521) (1763:1763:1763))
        (PORT clk (1277:1277:1277) (1299:1299:1299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a64.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1406:1406:1406) (1580:1580:1580))
        (PORT clk (1277:1277:1277) (1299:1299:1299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a64.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1301:1301:1301))
        (PORT d[0] (1677:1677:1677) (1859:1859:1859))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a64.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1302:1302:1302))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a64.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1302:1302:1302))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a64.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1302:1302:1302))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a64.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1302:1302:1302))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a64.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (970:970:970) (1129:1129:1129))
        (PORT d[1] (1039:1039:1039) (1190:1190:1190))
        (PORT d[2] (1108:1108:1108) (1273:1273:1273))
        (PORT d[3] (1591:1591:1591) (1825:1825:1825))
        (PORT d[4] (1300:1300:1300) (1485:1485:1485))
        (PORT d[5] (1256:1256:1256) (1465:1465:1465))
        (PORT d[6] (1079:1079:1079) (1248:1248:1248))
        (PORT d[7] (1091:1091:1091) (1263:1263:1263))
        (PORT d[8] (1147:1147:1147) (1327:1327:1327))
        (PORT d[9] (1059:1059:1059) (1231:1231:1231))
        (PORT d[10] (1374:1374:1374) (1591:1591:1591))
        (PORT d[11] (1737:1737:1737) (2040:2040:2040))
        (PORT clk (1252:1252:1252) (1279:1279:1279))
        (PORT ena (2102:2102:2102) (2357:2357:2357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a64.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1279:1279:1279))
        (PORT d[0] (2102:2102:2102) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a64.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1253:1253:1253) (1280:1280:1280))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a64.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1253:1253:1253) (1280:1280:1280))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a64.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1253:1253:1253) (1280:1280:1280))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[66\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1082:1082:1082) (1091:1091:1091))
        (PORT asdata (2361:2361:2361) (2657:2657:2657))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[66\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (113:113:113) (151:151:151))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[66\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1082:1082:1082) (1091:1091:1091))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[66\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1082:1082:1082) (1091:1091:1091))
        (PORT asdata (284:284:284) (321:321:321))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[66\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[66\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1082:1082:1082) (1091:1091:1091))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[66\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (112:112:112) (150:150:150))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[66\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1082:1082:1082) (1091:1091:1091))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[67\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2156:2156:2156) (2444:2444:2444))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[67\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1082:1082:1082) (1091:1091:1091))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[67\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (113:113:113) (151:151:151))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[67\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1082:1082:1082) (1091:1091:1091))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[67\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (110:110:110) (146:146:146))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[67\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1082:1082:1082) (1091:1091:1091))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[67\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (112:112:112) (148:148:148))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[67\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1082:1082:1082) (1091:1091:1091))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[67\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (146:146:146))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[67\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1082:1082:1082) (1091:1091:1091))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a66.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (771:771:771) (876:876:876))
        (PORT d[1] (744:744:744) (847:847:847))
        (PORT clk (1279:1279:1279) (1303:1303:1303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a66.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1063:1063:1063) (1249:1249:1249))
        (PORT d[1] (1755:1755:1755) (2031:2031:2031))
        (PORT d[2] (796:796:796) (920:920:920))
        (PORT d[3] (1140:1140:1140) (1315:1315:1315))
        (PORT d[4] (1385:1385:1385) (1575:1575:1575))
        (PORT d[5] (1524:1524:1524) (1736:1736:1736))
        (PORT d[6] (1422:1422:1422) (1629:1629:1629))
        (PORT d[7] (1059:1059:1059) (1209:1209:1209))
        (PORT d[8] (1960:1960:1960) (2229:2229:2229))
        (PORT d[9] (1512:1512:1512) (1770:1770:1770))
        (PORT d[10] (986:986:986) (1145:1145:1145))
        (PORT d[11] (1564:1564:1564) (1824:1824:1824))
        (PORT clk (1277:1277:1277) (1301:1301:1301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a66.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1184:1184:1184) (1318:1318:1318))
        (PORT clk (1277:1277:1277) (1301:1301:1301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a66.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1303:1303:1303))
        (PORT d[0] (1455:1455:1455) (1597:1597:1597))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a66.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1304:1304:1304))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a66.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1304:1304:1304))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a66.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1304:1304:1304))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a66.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1304:1304:1304))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a66.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1328:1328:1328) (1532:1532:1532))
        (PORT d[1] (1794:1794:1794) (2084:2084:2084))
        (PORT d[2] (1360:1360:1360) (1551:1551:1551))
        (PORT d[3] (1590:1590:1590) (1819:1819:1819))
        (PORT d[4] (1340:1340:1340) (1512:1512:1512))
        (PORT d[5] (1407:1407:1407) (1668:1668:1668))
        (PORT d[6] (1294:1294:1294) (1479:1479:1479))
        (PORT d[7] (1888:1888:1888) (2166:2166:2166))
        (PORT d[8] (1448:1448:1448) (1688:1688:1688))
        (PORT d[9] (1341:1341:1341) (1541:1541:1541))
        (PORT d[10] (1816:1816:1816) (2119:2119:2119))
        (PORT d[11] (1582:1582:1582) (1850:1850:1850))
        (PORT clk (1252:1252:1252) (1281:1281:1281))
        (PORT ena (1781:1781:1781) (1971:1971:1971))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a66.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1281:1281:1281))
        (PORT d[0] (1781:1781:1781) (1971:1971:1971))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a66.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1253:1253:1253) (1282:1282:1282))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a66.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1253:1253:1253) (1282:1282:1282))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a66.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1253:1253:1253) (1282:1282:1282))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[68\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1077:1077:1077) (1085:1085:1085))
        (PORT asdata (2548:2548:2548) (2889:2889:2889))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[68\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (112:112:112) (149:149:149))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[68\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1077:1077:1077) (1085:1085:1085))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[68\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (113:113:113) (150:150:150))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[68\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1077:1077:1077) (1085:1085:1085))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[68\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (146:146:146))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[68\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1077:1077:1077) (1085:1085:1085))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[68\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (112:112:112) (148:148:148))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[68\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1077:1077:1077) (1085:1085:1085))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[69\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (970:970:970) (995:995:995))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[69\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1077:1077:1077) (1085:1085:1085))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[69\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (146:146:146))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[69\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1077:1077:1077) (1085:1085:1085))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[69\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (110:110:110) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[69\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1077:1077:1077) (1085:1085:1085))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[69\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (113:113:113) (150:150:150))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[69\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1077:1077:1077) (1085:1085:1085))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[69\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1077:1077:1077) (1085:1085:1085))
        (PORT asdata (283:283:283) (321:321:321))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a68.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (354:354:354) (422:422:422))
        (PORT d[1] (362:362:362) (426:426:426))
        (PORT clk (1255:1255:1255) (1279:1279:1279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a68.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1053:1053:1053) (1239:1239:1239))
        (PORT d[1] (1750:1750:1750) (2028:2028:2028))
        (PORT d[2] (1092:1092:1092) (1283:1283:1283))
        (PORT d[3] (1633:1633:1633) (1873:1873:1873))
        (PORT d[4] (1572:1572:1572) (1810:1810:1810))
        (PORT d[5] (1574:1574:1574) (1815:1815:1815))
        (PORT d[6] (1540:1540:1540) (1785:1785:1785))
        (PORT d[7] (1719:1719:1719) (2010:2010:2010))
        (PORT d[8] (1388:1388:1388) (1593:1593:1593))
        (PORT d[9] (1499:1499:1499) (1736:1736:1736))
        (PORT d[10] (1059:1059:1059) (1247:1247:1247))
        (PORT d[11] (1547:1547:1547) (1766:1766:1766))
        (PORT clk (1253:1253:1253) (1277:1277:1277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a68.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1533:1533:1533) (1744:1744:1744))
        (PORT clk (1253:1253:1253) (1277:1277:1277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a68.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1255:1255:1255) (1279:1279:1279))
        (PORT d[0] (1804:1804:1804) (2023:2023:2023))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a68.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1256:1256:1256) (1280:1280:1280))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a68.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1256:1256:1256) (1280:1280:1280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a68.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1256:1256:1256) (1280:1280:1280))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a68.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1256:1256:1256) (1280:1280:1280))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a68.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1338:1338:1338) (1542:1542:1542))
        (PORT d[1] (1205:1205:1205) (1389:1389:1389))
        (PORT d[2] (1282:1282:1282) (1469:1469:1469))
        (PORT d[3] (1961:1961:1961) (2246:2246:2246))
        (PORT d[4] (1237:1237:1237) (1402:1402:1402))
        (PORT d[5] (1216:1216:1216) (1398:1398:1398))
        (PORT d[6] (1188:1188:1188) (1359:1359:1359))
        (PORT d[7] (2159:2159:2159) (2511:2511:2511))
        (PORT d[8] (1035:1035:1035) (1205:1205:1205))
        (PORT d[9] (1239:1239:1239) (1431:1431:1431))
        (PORT d[10] (1856:1856:1856) (2180:2180:2180))
        (PORT d[11] (1922:1922:1922) (2256:2256:2256))
        (PORT clk (1228:1228:1228) (1257:1257:1257))
        (PORT ena (2450:2450:2450) (2759:2759:2759))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a68.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1228:1228:1228) (1257:1257:1257))
        (PORT d[0] (2450:2450:2450) (2759:2759:2759))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a68.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1229:1229:1229) (1258:1258:1258))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a68.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1229:1229:1229) (1258:1258:1258))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a68.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1229:1229:1229) (1258:1258:1258))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[70\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1108:1108:1108))
        (PORT asdata (1574:1574:1574) (1805:1805:1805))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[70\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (112:112:112) (149:149:149))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[70\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1108:1108:1108))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[70\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (148:148:148))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[70\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1108:1108:1108))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[70\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (112:112:112) (148:148:148))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[70\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1108:1108:1108))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[70\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (113:113:113) (149:149:149))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[70\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1108:1108:1108))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[71\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1408:1408:1408) (1631:1631:1631))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[71\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1108:1108:1108))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[71\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1108:1108:1108))
        (PORT asdata (285:285:285) (323:323:323))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[71\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (110:110:110) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[71\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1108:1108:1108))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[71\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[71\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1108:1108:1108))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[71\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (112:112:112) (150:150:150))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[71\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1108:1108:1108))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a70.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (466:466:466) (540:540:540))
        (PORT d[1] (477:477:477) (545:545:545))
        (PORT clk (1277:1277:1277) (1300:1300:1300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a70.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1213:1213:1213) (1415:1415:1415))
        (PORT d[1] (1398:1398:1398) (1622:1622:1622))
        (PORT d[2] (1234:1234:1234) (1447:1447:1447))
        (PORT d[3] (1586:1586:1586) (1806:1806:1806))
        (PORT d[4] (1340:1340:1340) (1545:1545:1545))
        (PORT d[5] (1539:1539:1539) (1765:1765:1765))
        (PORT d[6] (1531:1531:1531) (1763:1763:1763))
        (PORT d[7] (1563:1563:1563) (1806:1806:1806))
        (PORT d[8] (1423:1423:1423) (1631:1631:1631))
        (PORT d[9] (1390:1390:1390) (1620:1620:1620))
        (PORT d[10] (1093:1093:1093) (1273:1273:1273))
        (PORT d[11] (1683:1683:1683) (1947:1947:1947))
        (PORT clk (1275:1275:1275) (1298:1298:1298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a70.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1429:1429:1429) (1606:1606:1606))
        (PORT clk (1275:1275:1275) (1298:1298:1298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a70.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1277:1277:1277) (1300:1300:1300))
        (PORT d[0] (1700:1700:1700) (1885:1885:1885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a70.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1301:1301:1301))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a70.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1301:1301:1301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a70.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1301:1301:1301))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a70.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1301:1301:1301))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a70.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (829:829:829) (959:959:959))
        (PORT d[1] (1029:1029:1029) (1180:1180:1180))
        (PORT d[2] (963:963:963) (1107:1107:1107))
        (PORT d[3] (1785:1785:1785) (2037:2037:2037))
        (PORT d[4] (1049:1049:1049) (1206:1206:1206))
        (PORT d[5] (1080:1080:1080) (1257:1257:1257))
        (PORT d[6] (1068:1068:1068) (1243:1243:1243))
        (PORT d[7] (1068:1068:1068) (1235:1235:1235))
        (PORT d[8] (1137:1137:1137) (1317:1317:1317))
        (PORT d[9] (1082:1082:1082) (1247:1247:1247))
        (PORT d[10] (1108:1108:1108) (1302:1302:1302))
        (PORT d[11] (1737:1737:1737) (2040:2040:2040))
        (PORT clk (1250:1250:1250) (1278:1278:1278))
        (PORT ena (2236:2236:2236) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a70.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1250:1250:1250) (1278:1278:1278))
        (PORT d[0] (2236:2236:2236) (2513:2513:2513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a70.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1251:1251:1251) (1279:1279:1279))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a70.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1251:1251:1251) (1279:1279:1279))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a70.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1251:1251:1251) (1279:1279:1279))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[72\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1092:1092:1092) (1101:1101:1101))
        (PORT asdata (1560:1560:1560) (1772:1772:1772))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[72\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (113:113:113) (150:150:150))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[72\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1092:1092:1092) (1101:1101:1101))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[72\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (110:110:110) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[72\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1092:1092:1092) (1101:1101:1101))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[72\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (148:148:148))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[72\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1092:1092:1092) (1101:1101:1101))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[72\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[72\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1092:1092:1092) (1101:1101:1101))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[73\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (915:915:915) (1078:1078:1078))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[73\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1072:1072:1072) (1080:1080:1080))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[73\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1072:1072:1072) (1080:1080:1080))
        (PORT asdata (350:350:350) (396:396:396))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[73\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (177:177:177) (221:221:221))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[73\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1072:1072:1072) (1080:1080:1080))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[73\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (112:112:112) (148:148:148))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[73\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1072:1072:1072) (1080:1080:1080))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[73\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1072:1072:1072) (1080:1080:1080))
        (PORT asdata (352:352:352) (392:392:392))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a72.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (671:671:671) (793:793:793))
        (PORT d[1] (727:727:727) (860:860:860))
        (PORT clk (1285:1285:1285) (1307:1307:1307))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a72.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (920:920:920) (1070:1070:1070))
        (PORT d[1] (1770:1770:1770) (2051:2051:2051))
        (PORT d[2] (1451:1451:1451) (1690:1690:1690))
        (PORT d[3] (1303:1303:1303) (1500:1500:1500))
        (PORT d[4] (1273:1273:1273) (1465:1465:1465))
        (PORT d[5] (1408:1408:1408) (1616:1616:1616))
        (PORT d[6] (1382:1382:1382) (1580:1580:1580))
        (PORT d[7] (1225:1225:1225) (1398:1398:1398))
        (PORT d[8] (1794:1794:1794) (2038:2038:2038))
        (PORT d[9] (1561:1561:1561) (1820:1820:1820))
        (PORT d[10] (1167:1167:1167) (1343:1343:1343))
        (PORT d[11] (1378:1378:1378) (1613:1613:1613))
        (PORT clk (1283:1283:1283) (1305:1305:1305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a72.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1343:1343:1343) (1501:1501:1501))
        (PORT clk (1283:1283:1283) (1305:1305:1305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a72.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1307:1307:1307))
        (PORT d[0] (1614:1614:1614) (1780:1780:1780))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a72.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a72.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1308:1308:1308))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a72.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a72.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a72.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1184:1184:1184) (1379:1379:1379))
        (PORT d[1] (1856:1856:1856) (2163:2163:2163))
        (PORT d[2] (1503:1503:1503) (1709:1709:1709))
        (PORT d[3] (1523:1523:1523) (1743:1743:1743))
        (PORT d[4] (1543:1543:1543) (1761:1761:1761))
        (PORT d[5] (1480:1480:1480) (1732:1732:1732))
        (PORT d[6] (1548:1548:1548) (1785:1785:1785))
        (PORT d[7] (1705:1705:1705) (1961:1961:1961))
        (PORT d[8] (1472:1472:1472) (1716:1716:1716))
        (PORT d[9] (1478:1478:1478) (1690:1690:1690))
        (PORT d[10] (1663:1663:1663) (1946:1946:1946))
        (PORT d[11] (1650:1650:1650) (1928:1928:1928))
        (PORT clk (1257:1257:1257) (1285:1285:1285))
        (PORT ena (2263:2263:2263) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a72.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1257:1257:1257) (1285:1285:1285))
        (PORT d[0] (2263:2263:2263) (2523:2523:2523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a72.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1258:1258:1258) (1286:1286:1286))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a72.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1258:1258:1258) (1286:1286:1286))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a72.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1258:1258:1258) (1286:1286:1286))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[74\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (484:484:484) (571:571:571))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[74\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1065:1065:1065) (1073:1073:1073))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[74\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (113:113:113) (150:150:150))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[74\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1065:1065:1065) (1073:1073:1073))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[74\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (110:110:110) (146:146:146))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[74\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1065:1065:1065) (1073:1073:1073))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[74\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (110:110:110) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[74\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1065:1065:1065) (1073:1073:1073))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[74\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (148:148:148))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[74\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1065:1065:1065) (1073:1073:1073))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[75\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (963:963:963) (988:988:988))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[75\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1070:1070:1070) (1078:1078:1078))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[75\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (113:113:113) (150:150:150))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[75\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1070:1070:1070) (1078:1078:1078))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[75\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (110:110:110) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[75\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1070:1070:1070) (1078:1078:1078))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[75\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (148:148:148))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[75\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1070:1070:1070) (1078:1078:1078))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[75\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (149:149:149))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[75\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1070:1070:1070) (1078:1078:1078))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a74.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (538:538:538) (639:639:639))
        (PORT d[1] (367:367:367) (433:433:433))
        (PORT clk (1261:1261:1261) (1284:1284:1284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a74.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1159:1159:1159) (1346:1346:1346))
        (PORT d[1] (1851:1851:1851) (2136:2136:2136))
        (PORT d[2] (1422:1422:1422) (1666:1666:1666))
        (PORT d[3] (1445:1445:1445) (1633:1633:1633))
        (PORT d[4] (1163:1163:1163) (1344:1344:1344))
        (PORT d[5] (1533:1533:1533) (1726:1726:1726))
        (PORT d[6] (1427:1427:1427) (1640:1640:1640))
        (PORT d[7] (1227:1227:1227) (1408:1408:1408))
        (PORT d[8] (1250:1250:1250) (1422:1422:1422))
        (PORT d[9] (1314:1314:1314) (1533:1533:1533))
        (PORT d[10] (1222:1222:1222) (1414:1414:1414))
        (PORT d[11] (1261:1261:1261) (1450:1450:1450))
        (PORT clk (1259:1259:1259) (1282:1282:1282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a74.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1212:1212:1212) (1354:1354:1354))
        (PORT clk (1259:1259:1259) (1282:1282:1282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a74.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1261:1261:1261) (1284:1284:1284))
        (PORT d[0] (1483:1483:1483) (1633:1633:1633))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a74.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1262:1262:1262) (1285:1285:1285))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a74.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1262:1262:1262) (1285:1285:1285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a74.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1262:1262:1262) (1285:1285:1285))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a74.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1262:1262:1262) (1285:1285:1285))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a74.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1454:1454:1454) (1688:1688:1688))
        (PORT d[1] (1634:1634:1634) (1888:1888:1888))
        (PORT d[2] (1910:1910:1910) (2177:2177:2177))
        (PORT d[3] (1505:1505:1505) (1699:1699:1699))
        (PORT d[4] (1702:1702:1702) (1946:1946:1946))
        (PORT d[5] (1462:1462:1462) (1711:1711:1711))
        (PORT d[6] (1832:1832:1832) (2137:2137:2137))
        (PORT d[7] (1788:1788:1788) (2064:2064:2064))
        (PORT d[8] (1484:1484:1484) (1736:1736:1736))
        (PORT d[9] (1493:1493:1493) (1724:1724:1724))
        (PORT d[10] (1774:1774:1774) (2072:2072:2072))
        (PORT d[11] (1690:1690:1690) (1984:1984:1984))
        (PORT clk (1234:1234:1234) (1262:1262:1262))
        (PORT ena (2446:2446:2446) (2701:2701:2701))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a74.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1234:1234:1234) (1262:1262:1262))
        (PORT d[0] (2446:2446:2446) (2701:2701:2701))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a74.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1235:1235:1235) (1263:1263:1263))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a74.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1235:1235:1235) (1263:1263:1263))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a74.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1235:1235:1235) (1263:1263:1263))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[76\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1081:1081:1081) (1090:1090:1090))
        (PORT asdata (482:482:482) (527:527:527))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[76\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (148:148:148))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[76\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1081:1081:1081) (1090:1090:1090))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[76\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (110:110:110) (146:146:146))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[76\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1081:1081:1081) (1090:1090:1090))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[76\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (113:113:113) (150:150:150))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[76\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1081:1081:1081) (1090:1090:1090))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[76\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1081:1081:1081) (1090:1090:1090))
        (PORT asdata (282:282:282) (319:319:319))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[77\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (491:491:491) (557:557:557))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[77\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1081:1081:1081) (1090:1090:1090))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[77\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (113:113:113) (150:150:150))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[77\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1081:1081:1081) (1090:1090:1090))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[77\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (146:146:146))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[77\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1081:1081:1081) (1090:1090:1090))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[77\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (112:112:112) (148:148:148))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[77\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1081:1081:1081) (1090:1090:1090))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[77\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (146:146:146))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[77\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1081:1081:1081) (1090:1090:1090))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a76.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (533:533:533) (636:636:636))
        (PORT d[1] (562:562:562) (652:652:652))
        (PORT clk (1273:1273:1273) (1297:1297:1297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a76.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1249:1249:1249) (1452:1452:1452))
        (PORT d[1] (1445:1445:1445) (1668:1668:1668))
        (PORT d[2] (1073:1073:1073) (1266:1266:1266))
        (PORT d[3] (1397:1397:1397) (1610:1610:1610))
        (PORT d[4] (1709:1709:1709) (1951:1951:1951))
        (PORT d[5] (1719:1719:1719) (1961:1961:1961))
        (PORT d[6] (1374:1374:1374) (1575:1575:1575))
        (PORT d[7] (1277:1277:1277) (1478:1478:1478))
        (PORT d[8] (1433:1433:1433) (1625:1625:1625))
        (PORT d[9] (1365:1365:1365) (1592:1592:1592))
        (PORT d[10] (1086:1086:1086) (1271:1271:1271))
        (PORT d[11] (1463:1463:1463) (1668:1668:1668))
        (PORT clk (1271:1271:1271) (1295:1295:1295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a76.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1419:1419:1419) (1599:1599:1599))
        (PORT clk (1271:1271:1271) (1295:1295:1295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a76.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1273:1273:1273) (1297:1297:1297))
        (PORT d[0] (1690:1690:1690) (1878:1878:1878))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a76.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1274:1274:1274) (1298:1298:1298))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a76.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1274:1274:1274) (1298:1298:1298))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a76.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1274:1274:1274) (1298:1298:1298))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a76.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1274:1274:1274) (1298:1298:1298))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a76.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (805:805:805) (935:935:935))
        (PORT d[1] (904:904:904) (1046:1046:1046))
        (PORT d[2] (933:933:933) (1075:1075:1075))
        (PORT d[3] (1802:1802:1802) (2059:2059:2059))
        (PORT d[4] (946:946:946) (1077:1077:1077))
        (PORT d[5] (899:899:899) (1052:1052:1052))
        (PORT d[6] (890:890:890) (1038:1038:1038))
        (PORT d[7] (912:912:912) (1064:1064:1064))
        (PORT d[8] (871:871:871) (1023:1023:1023))
        (PORT d[9] (892:892:892) (1035:1035:1035))
        (PORT d[10] (1077:1077:1077) (1260:1260:1260))
        (PORT d[11] (1724:1724:1724) (2026:2026:2026))
        (PORT clk (1246:1246:1246) (1275:1275:1275))
        (PORT ena (2121:2121:2121) (2377:2377:2377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a76.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1246:1246:1246) (1275:1275:1275))
        (PORT d[0] (2121:2121:2121) (2377:2377:2377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a76.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1247:1247:1247) (1276:1276:1276))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a76.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1247:1247:1247) (1276:1276:1276))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a76.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1247:1247:1247) (1276:1276:1276))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[78\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (465:465:465) (517:517:517))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[78\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1081:1081:1081) (1090:1090:1090))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[78\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (113:113:113) (150:150:150))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[78\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1081:1081:1081) (1090:1090:1090))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[78\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (110:110:110) (146:146:146))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[78\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1081:1081:1081) (1090:1090:1090))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[78\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (110:110:110) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[78\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1081:1081:1081) (1090:1090:1090))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[78\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (112:112:112) (148:148:148))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[78\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1081:1081:1081) (1090:1090:1090))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[79\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (99:99:99) (116:116:116))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[79\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1077:1077:1077) (1086:1086:1086))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[79\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (113:113:113) (151:151:151))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[79\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1077:1077:1077) (1086:1086:1086))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[79\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1077:1077:1077) (1086:1086:1086))
        (PORT asdata (285:285:285) (323:323:323))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[79\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (110:110:110) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[79\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1077:1077:1077) (1086:1086:1086))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[79\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (148:148:148))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[79\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1077:1077:1077) (1086:1086:1086))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a78.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (675:675:675) (801:801:801))
        (PORT d[1] (680:680:680) (805:805:805))
        (PORT clk (1278:1278:1278) (1300:1300:1300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a78.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1214:1214:1214) (1417:1417:1417))
        (PORT d[1] (1411:1411:1411) (1630:1630:1630))
        (PORT d[2] (1227:1227:1227) (1433:1433:1433))
        (PORT d[3] (1581:1581:1581) (1809:1809:1809))
        (PORT d[4] (1345:1345:1345) (1554:1554:1554))
        (PORT d[5] (1553:1553:1553) (1786:1786:1786))
        (PORT d[6] (1534:1534:1534) (1770:1770:1770))
        (PORT d[7] (1569:1569:1569) (1816:1816:1816))
        (PORT d[8] (1447:1447:1447) (1661:1661:1661))
        (PORT d[9] (1537:1537:1537) (1779:1779:1779))
        (PORT d[10] (1117:1117:1117) (1301:1301:1301))
        (PORT d[11] (1650:1650:1650) (1899:1899:1899))
        (PORT clk (1276:1276:1276) (1298:1298:1298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a78.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1542:1542:1542) (1748:1748:1748))
        (PORT clk (1276:1276:1276) (1298:1298:1298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a78.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1300:1300:1300))
        (PORT d[0] (1669:1669:1669) (1858:1858:1858))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a78.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1301:1301:1301))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a78.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1301:1301:1301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a78.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1301:1301:1301))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a78.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1301:1301:1301))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a78.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (968:968:968) (1125:1125:1125))
        (PORT d[1] (1182:1182:1182) (1350:1350:1350))
        (PORT d[2] (974:974:974) (1116:1116:1116))
        (PORT d[3] (1604:1604:1604) (1835:1835:1835))
        (PORT d[4] (1321:1321:1321) (1509:1509:1509))
        (PORT d[5] (1086:1086:1086) (1266:1266:1266))
        (PORT d[6] (1090:1090:1090) (1266:1266:1266))
        (PORT d[7] (1091:1091:1091) (1262:1262:1262))
        (PORT d[8] (1146:1146:1146) (1326:1326:1326))
        (PORT d[9] (1072:1072:1072) (1235:1235:1235))
        (PORT d[10] (1102:1102:1102) (1298:1298:1298))
        (PORT d[11] (1887:1887:1887) (2204:2204:2204))
        (PORT clk (1251:1251:1251) (1278:1278:1278))
        (PORT ena (2051:2051:2051) (2301:2301:2301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a78.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1251:1251:1251) (1278:1278:1278))
        (PORT d[0] (2051:2051:2051) (2301:2301:2301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a78.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1279:1279:1279))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a78.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1279:1279:1279))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a78.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1279:1279:1279))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[80\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (352:352:352) (412:412:412))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[80\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1056:1056:1056) (1063:1063:1063))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[80\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (112:112:112) (149:149:149))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[80\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1056:1056:1056) (1063:1063:1063))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[80\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (148:148:148))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[80\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1056:1056:1056) (1063:1063:1063))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[80\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (112:112:112) (148:148:148))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[80\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1056:1056:1056) (1063:1063:1063))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[80\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (112:112:112) (148:148:148))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[80\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1056:1056:1056) (1063:1063:1063))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[81\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (350:350:350) (415:415:415))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[81\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1072:1072:1072) (1080:1080:1080))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[81\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (148:148:148))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[81\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1072:1072:1072) (1080:1080:1080))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[81\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (149:149:149))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[81\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1072:1072:1072) (1080:1080:1080))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[81\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1072:1072:1072) (1080:1080:1080))
        (PORT asdata (283:283:283) (320:320:320))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[81\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[81\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1072:1072:1072) (1080:1080:1080))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a80.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1026:1026:1026) (1190:1190:1190))
        (PORT d[1] (891:891:891) (1050:1050:1050))
        (PORT clk (1249:1249:1249) (1273:1273:1273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a80.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1404:1404:1404) (1641:1641:1641))
        (PORT d[1] (1925:1925:1925) (2222:2222:2222))
        (PORT d[2] (1071:1071:1071) (1259:1259:1259))
        (PORT d[3] (1601:1601:1601) (1841:1841:1841))
        (PORT d[4] (1595:1595:1595) (1840:1840:1840))
        (PORT d[5] (1997:1997:1997) (2284:2284:2284))
        (PORT d[6] (1616:1616:1616) (1866:1866:1866))
        (PORT d[7] (1582:1582:1582) (1852:1852:1852))
        (PORT d[8] (1374:1374:1374) (1581:1581:1581))
        (PORT d[9] (1518:1518:1518) (1750:1750:1750))
        (PORT d[10] (1422:1422:1422) (1646:1646:1646))
        (PORT d[11] (1728:1728:1728) (1971:1971:1971))
        (PORT clk (1247:1247:1247) (1271:1271:1271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a80.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1727:1727:1727) (1968:1968:1968))
        (PORT clk (1247:1247:1247) (1271:1271:1271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a80.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1249:1249:1249) (1273:1273:1273))
        (PORT d[0] (1998:1998:1998) (2247:2247:2247))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a80.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1250:1250:1250) (1274:1274:1274))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a80.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1250:1250:1250) (1274:1274:1274))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a80.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1250:1250:1250) (1274:1274:1274))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a80.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1250:1250:1250) (1274:1274:1274))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a80.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1614:1614:1614) (1856:1856:1856))
        (PORT d[1] (1366:1366:1366) (1575:1575:1575))
        (PORT d[2] (1579:1579:1579) (1790:1790:1790))
        (PORT d[3] (1967:1967:1967) (2262:2262:2262))
        (PORT d[4] (1565:1565:1565) (1781:1781:1781))
        (PORT d[5] (1540:1540:1540) (1770:1770:1770))
        (PORT d[6] (1337:1337:1337) (1528:1528:1528))
        (PORT d[7] (2352:2352:2352) (2730:2730:2730))
        (PORT d[8] (1342:1342:1342) (1540:1540:1540))
        (PORT d[9] (1532:1532:1532) (1766:1766:1766))
        (PORT d[10] (2031:2031:2031) (2370:2370:2370))
        (PORT d[11] (2189:2189:2189) (2556:2556:2556))
        (PORT clk (1222:1222:1222) (1251:1251:1251))
        (PORT ena (2431:2431:2431) (2738:2738:2738))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a80.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1222:1222:1222) (1251:1251:1251))
        (PORT d[0] (2431:2431:2431) (2738:2738:2738))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a80.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1223:1223:1223) (1252:1252:1252))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a80.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1223:1223:1223) (1252:1252:1252))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a80.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1223:1223:1223) (1252:1252:1252))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[82\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (356:356:356) (426:426:426))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[82\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1056:1056:1056) (1063:1063:1063))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[82\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (113:113:113) (151:151:151))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[82\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1056:1056:1056) (1063:1063:1063))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[82\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (109:109:109) (146:146:146))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[82\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1056:1056:1056) (1063:1063:1063))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[82\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1056:1056:1056) (1063:1063:1063))
        (PORT asdata (284:284:284) (321:321:321))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[82\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[82\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1056:1056:1056) (1063:1063:1063))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[83\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (372:372:372) (446:446:446))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1057:1057:1057) (1065:1065:1065))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[83\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (113:113:113) (151:151:151))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1057:1057:1057) (1065:1065:1065))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[83\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (112:112:112) (148:148:148))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1057:1057:1057) (1065:1065:1065))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[83\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1057:1057:1057) (1065:1065:1065))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[83\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1057:1057:1057) (1065:1065:1065))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a82.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (521:521:521) (616:616:616))
        (PORT d[1] (400:400:400) (473:473:473))
        (PORT clk (1213:1213:1213) (1235:1235:1235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a82.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1026:1026:1026) (1199:1199:1199))
        (PORT d[1] (1066:1066:1066) (1208:1208:1208))
        (PORT d[2] (1206:1206:1206) (1407:1407:1407))
        (PORT d[3] (958:958:958) (1122:1122:1122))
        (PORT d[4] (2116:2116:2116) (2414:2414:2414))
        (PORT d[5] (1317:1317:1317) (1517:1517:1517))
        (PORT d[6] (1748:1748:1748) (2013:2013:2013))
        (PORT d[7] (1103:1103:1103) (1282:1282:1282))
        (PORT d[8] (1065:1065:1065) (1230:1230:1230))
        (PORT d[9] (1173:1173:1173) (1363:1363:1363))
        (PORT d[10] (1648:1648:1648) (1921:1921:1921))
        (PORT d[11] (1165:1165:1165) (1318:1318:1318))
        (PORT clk (1211:1211:1211) (1233:1233:1233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a82.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1103:1103:1103) (1226:1226:1226))
        (PORT clk (1211:1211:1211) (1233:1233:1233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a82.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1235:1235:1235))
        (PORT d[0] (1374:1374:1374) (1505:1505:1505))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a82.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1214:1214:1214) (1236:1236:1236))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a82.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1214:1214:1214) (1236:1236:1236))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a82.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1214:1214:1214) (1236:1236:1236))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a82.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1214:1214:1214) (1236:1236:1236))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a82.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (422:422:422) (504:504:504))
        (PORT d[1] (1437:1437:1437) (1654:1654:1654))
        (PORT d[2] (415:415:415) (495:495:495))
        (PORT d[3] (409:409:409) (487:487:487))
        (PORT d[4] (728:728:728) (837:837:837))
        (PORT d[5] (564:564:564) (651:651:651))
        (PORT d[6] (698:698:698) (811:811:811))
        (PORT d[7] (573:573:573) (669:669:669))
        (PORT d[8] (1048:1048:1048) (1213:1213:1213))
        (PORT d[9] (720:720:720) (823:823:823))
        (PORT d[10] (1279:1279:1279) (1479:1479:1479))
        (PORT d[11] (590:590:590) (690:690:690))
        (PORT clk (1187:1187:1187) (1213:1213:1213))
        (PORT ena (1669:1669:1669) (1840:1840:1840))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a82.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1213:1213:1213))
        (PORT d[0] (1669:1669:1669) (1840:1840:1840))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a82.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1214:1214:1214))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a82.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1214:1214:1214))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a82.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1214:1214:1214))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[84\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (361:361:361) (430:430:430))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[84\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1057:1057:1057) (1065:1065:1065))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[84\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1057:1057:1057) (1065:1065:1065))
        (PORT asdata (285:285:285) (323:323:323))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[84\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (110:110:110) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[84\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1057:1057:1057) (1065:1065:1065))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[84\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[84\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1057:1057:1057) (1065:1065:1065))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[84\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[84\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1057:1057:1057) (1065:1065:1065))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[85\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (326:326:326) (383:383:383))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[85\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1061:1061:1061) (1068:1068:1068))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[85\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[85\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1061:1061:1061) (1068:1068:1068))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[85\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (148:148:148))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[85\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1061:1061:1061) (1068:1068:1068))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[85\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (148:148:148))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[85\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1061:1061:1061) (1068:1068:1068))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[85\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[85\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1061:1061:1061) (1068:1068:1068))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a84.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (879:879:879) (1026:1026:1026))
        (PORT d[1] (908:908:908) (1069:1069:1069))
        (PORT clk (1242:1242:1242) (1266:1266:1266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a84.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1341:1341:1341) (1565:1565:1565))
        (PORT d[1] (1927:1927:1927) (2222:2222:2222))
        (PORT d[2] (1248:1248:1248) (1462:1462:1462))
        (PORT d[3] (1449:1449:1449) (1664:1664:1664))
        (PORT d[4] (1619:1619:1619) (1872:1872:1872))
        (PORT d[5] (2021:2021:2021) (2312:2312:2312))
        (PORT d[6] (1628:1628:1628) (1880:1880:1880))
        (PORT d[7] (1860:1860:1860) (2167:2167:2167))
        (PORT d[8] (1185:1185:1185) (1363:1363:1363))
        (PORT d[9] (1523:1523:1523) (1771:1771:1771))
        (PORT d[10] (1446:1446:1446) (1673:1673:1673))
        (PORT d[11] (1753:1753:1753) (2003:2003:2003))
        (PORT clk (1240:1240:1240) (1264:1264:1264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a84.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1754:1754:1754) (1993:1993:1993))
        (PORT clk (1240:1240:1240) (1264:1264:1264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a84.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1242:1242:1242) (1266:1266:1266))
        (PORT d[0] (2025:2025:2025) (2272:2272:2272))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a84.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1243:1243:1243) (1267:1267:1267))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a84.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1243:1243:1243) (1267:1267:1267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a84.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1243:1243:1243) (1267:1267:1267))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a84.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1243:1243:1243) (1267:1267:1267))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a84.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1767:1767:1767) (2030:2030:2030))
        (PORT d[1] (1385:1385:1385) (1606:1606:1606))
        (PORT d[2] (1748:1748:1748) (1992:1992:1992))
        (PORT d[3] (1979:1979:1979) (2276:2276:2276))
        (PORT d[4] (1700:1700:1700) (1937:1937:1937))
        (PORT d[5] (1698:1698:1698) (1941:1941:1941))
        (PORT d[6] (1351:1351:1351) (1551:1551:1551))
        (PORT d[7] (2381:2381:2381) (2754:2754:2754))
        (PORT d[8] (1378:1378:1378) (1588:1588:1588))
        (PORT d[9] (1661:1661:1661) (1912:1912:1912))
        (PORT d[10] (2014:2014:2014) (2355:2355:2355))
        (PORT d[11] (2223:2223:2223) (2593:2593:2593))
        (PORT clk (1215:1215:1215) (1244:1244:1244))
        (PORT ena (2258:2258:2258) (2539:2539:2539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a84.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1215:1215:1215) (1244:1244:1244))
        (PORT d[0] (2258:2258:2258) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a84.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1216:1216:1216) (1245:1245:1245))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a84.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1216:1216:1216) (1245:1245:1245))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a84.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1216:1216:1216) (1245:1245:1245))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[88\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1063:1063:1063) (1072:1072:1072))
        (PORT asdata (925:925:925) (1045:1045:1045))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[88\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (146:146:146))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[88\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1063:1063:1063) (1072:1072:1072))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[88\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (112:112:112) (149:149:149))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[88\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1063:1063:1063) (1072:1072:1072))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[88\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[88\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1063:1063:1063) (1072:1072:1072))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[88\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (148:148:148))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[88\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1063:1063:1063) (1072:1072:1072))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[89\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (460:460:460) (536:536:536))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[89\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1057:1057:1057) (1064:1064:1064))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[89\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1057:1057:1057) (1064:1064:1064))
        (PORT asdata (284:284:284) (321:321:321))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[89\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1057:1057:1057) (1064:1064:1064))
        (PORT asdata (282:282:282) (319:319:319))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[89\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (110:110:110) (146:146:146))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[89\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1057:1057:1057) (1064:1064:1064))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[89\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (110:110:110) (146:146:146))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[89\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1057:1057:1057) (1064:1064:1064))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a88.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (365:365:365) (437:437:437))
        (PORT d[1] (748:748:748) (872:872:872))
        (PORT clk (1238:1238:1238) (1261:1261:1261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a88.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1515:1515:1515) (1770:1770:1770))
        (PORT d[1] (1753:1753:1753) (2031:2031:2031))
        (PORT d[2] (1254:1254:1254) (1471:1471:1471))
        (PORT d[3] (1591:1591:1591) (1826:1826:1826))
        (PORT d[4] (1798:1798:1798) (2080:2080:2080))
        (PORT d[5] (2034:2034:2034) (2331:2331:2331))
        (PORT d[6] (1946:1946:1946) (2232:2232:2232))
        (PORT d[7] (1875:1875:1875) (2188:2188:2188))
        (PORT d[8] (1184:1184:1184) (1362:1362:1362))
        (PORT d[9] (1371:1371:1371) (1588:1588:1588))
        (PORT d[10] (1469:1469:1469) (1705:1705:1705))
        (PORT d[11] (1917:1917:1917) (2190:2190:2190))
        (PORT clk (1236:1236:1236) (1259:1259:1259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a88.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1936:1936:1936) (2206:2206:2206))
        (PORT clk (1236:1236:1236) (1259:1259:1259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a88.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1238:1238:1238) (1261:1261:1261))
        (PORT d[0] (2207:2207:2207) (2485:2485:2485))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a88.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1239:1239:1239) (1262:1262:1262))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a88.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1239:1239:1239) (1262:1262:1262))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a88.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1239:1239:1239) (1262:1262:1262))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a88.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1239:1239:1239) (1262:1262:1262))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a88.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1776:1776:1776) (2041:2041:2041))
        (PORT d[1] (1538:1538:1538) (1784:1784:1784))
        (PORT d[2] (1766:1766:1766) (2013:2013:2013))
        (PORT d[3] (2459:2459:2459) (2809:2809:2809))
        (PORT d[4] (1690:1690:1690) (1925:1925:1925))
        (PORT d[5] (1699:1699:1699) (1942:1942:1942))
        (PORT d[6] (1519:1519:1519) (1733:1733:1733))
        (PORT d[7] (2393:2393:2393) (2771:2771:2771))
        (PORT d[8] (1377:1377:1377) (1584:1584:1584))
        (PORT d[9] (1684:1684:1684) (1934:1934:1934))
        (PORT d[10] (2206:2206:2206) (2566:2566:2566))
        (PORT d[11] (2231:2231:2231) (2597:2597:2597))
        (PORT clk (1211:1211:1211) (1240:1240:1240))
        (PORT ena (2262:2262:2262) (2539:2539:2539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a88.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1240:1240:1240))
        (PORT d[0] (2262:2262:2262) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a88.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1212:1212:1212) (1241:1241:1241))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a88.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1212:1212:1212) (1241:1241:1241))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a88.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1212:1212:1212) (1241:1241:1241))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[90\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (738:738:738) (852:852:852))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[90\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1106:1106:1106))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[90\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (112:112:112) (149:149:149))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[90\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1106:1106:1106))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[90\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (148:148:148))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[90\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1106:1106:1106))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[90\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (112:112:112) (148:148:148))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[90\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1106:1106:1106))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[90\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[90\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1106:1106:1106))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[91\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (872:872:872) (999:999:999))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[91\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1106:1106:1106))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[91\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (149:149:149))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[91\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1106:1106:1106))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[91\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1106:1106:1106))
        (PORT asdata (284:284:284) (321:321:321))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[91\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (110:110:110) (146:146:146))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[91\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1106:1106:1106))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[91\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (113:113:113) (149:149:149))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[91\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1106:1106:1106))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a90.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (368:368:368) (440:440:440))
        (PORT d[1] (366:366:366) (434:434:434))
        (PORT clk (1276:1276:1276) (1300:1300:1300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a90.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1247:1247:1247) (1459:1459:1459))
        (PORT d[1] (1752:1752:1752) (2030:2030:2030))
        (PORT d[2] (795:795:795) (919:919:919))
        (PORT d[3] (1146:1146:1146) (1317:1317:1317))
        (PORT d[4] (1072:1072:1072) (1253:1253:1253))
        (PORT d[5] (1241:1241:1241) (1425:1425:1425))
        (PORT d[6] (1616:1616:1616) (1844:1844:1844))
        (PORT d[7] (1058:1058:1058) (1208:1208:1208))
        (PORT d[8] (2134:2134:2134) (2429:2429:2429))
        (PORT d[9] (1653:1653:1653) (1919:1919:1919))
        (PORT d[10] (1155:1155:1155) (1323:1323:1323))
        (PORT d[11] (1928:1928:1928) (2242:2242:2242))
        (PORT clk (1274:1274:1274) (1298:1298:1298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a90.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1322:1322:1322) (1479:1479:1479))
        (PORT clk (1274:1274:1274) (1298:1298:1298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a90.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1300:1300:1300))
        (PORT d[0] (1593:1593:1593) (1758:1758:1758))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a90.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1277:1277:1277) (1301:1301:1301))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a90.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1277:1277:1277) (1301:1301:1301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a90.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1277:1277:1277) (1301:1301:1301))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a90.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1277:1277:1277) (1301:1301:1301))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a90.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1347:1347:1347) (1558:1558:1558))
        (PORT d[1] (1849:1849:1849) (2148:2148:2148))
        (PORT d[2] (1606:1606:1606) (1823:1823:1823))
        (PORT d[3] (1775:1775:1775) (2032:2032:2032))
        (PORT d[4] (1552:1552:1552) (1770:1770:1770))
        (PORT d[5] (1568:1568:1568) (1847:1847:1847))
        (PORT d[6] (1457:1457:1457) (1661:1661:1661))
        (PORT d[7] (1907:1907:1907) (2189:2189:2189))
        (PORT d[8] (1306:1306:1306) (1527:1527:1527))
        (PORT d[9] (1593:1593:1593) (1812:1812:1812))
        (PORT d[10] (1990:1990:1990) (2319:2319:2319))
        (PORT d[11] (1659:1659:1659) (1953:1953:1953))
        (PORT clk (1249:1249:1249) (1278:1278:1278))
        (PORT ena (1922:1922:1922) (2130:2130:2130))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a90.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1249:1249:1249) (1278:1278:1278))
        (PORT d[0] (1922:1922:1922) (2130:2130:2130))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a90.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1250:1250:1250) (1279:1279:1279))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a90.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1250:1250:1250) (1279:1279:1279))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a90.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1250:1250:1250) (1279:1279:1279))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[92\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (430:430:430) (501:501:501))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[92\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1061:1061:1061) (1068:1068:1068))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[92\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (148:148:148))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[92\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1061:1061:1061) (1068:1068:1068))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[92\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (149:149:149))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[92\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1061:1061:1061) (1068:1068:1068))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[92\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1061:1061:1061) (1068:1068:1068))
        (PORT asdata (285:285:285) (323:323:323))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[92\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (114:114:114) (151:151:151))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[92\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1061:1061:1061) (1068:1068:1068))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[93\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (362:362:362) (428:428:428))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[93\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1067:1067:1067) (1074:1074:1074))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[93\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (113:113:113) (151:151:151))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[93\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1067:1067:1067) (1074:1074:1074))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[93\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (112:112:112) (150:150:150))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[93\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1067:1067:1067) (1074:1074:1074))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[93\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (148:148:148))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[93\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1067:1067:1067) (1074:1074:1074))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[93\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[93\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1067:1067:1067) (1074:1074:1074))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a92.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (905:905:905) (1059:1059:1059))
        (PORT d[1] (943:943:943) (1104:1104:1104))
        (PORT clk (1246:1246:1246) (1269:1269:1269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a92.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1240:1240:1240) (1457:1457:1457))
        (PORT d[1] (1937:1937:1937) (2234:2234:2234))
        (PORT d[2] (1239:1239:1239) (1445:1445:1445))
        (PORT d[3] (1579:1579:1579) (1812:1812:1812))
        (PORT d[4] (1606:1606:1606) (1853:1853:1853))
        (PORT d[5] (2009:2009:2009) (2302:2302:2302))
        (PORT d[6] (1625:1625:1625) (1873:1873:1873))
        (PORT d[7] (1856:1856:1856) (2161:2161:2161))
        (PORT d[8] (1361:1361:1361) (1558:1558:1558))
        (PORT d[9] (1524:1524:1524) (1772:1772:1772))
        (PORT d[10] (1444:1444:1444) (1676:1676:1676))
        (PORT d[11] (1740:1740:1740) (1984:1984:1984))
        (PORT clk (1244:1244:1244) (1267:1267:1267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a92.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1739:1739:1739) (1982:1982:1982))
        (PORT clk (1244:1244:1244) (1267:1267:1267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a92.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1246:1246:1246) (1269:1269:1269))
        (PORT d[0] (2010:2010:2010) (2261:2261:2261))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a92.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1247:1247:1247) (1270:1270:1270))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a92.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1247:1247:1247) (1270:1270:1270))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a92.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1247:1247:1247) (1270:1270:1270))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a92.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1247:1247:1247) (1270:1270:1270))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a92.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1752:1752:1752) (2011:2011:2011))
        (PORT d[1] (1387:1387:1387) (1609:1609:1609))
        (PORT d[2] (1574:1574:1574) (1800:1800:1800))
        (PORT d[3] (2274:2274:2274) (2596:2596:2596))
        (PORT d[4] (1683:1683:1683) (1915:1915:1915))
        (PORT d[5] (1541:1541:1541) (1771:1771:1771))
        (PORT d[6] (1496:1496:1496) (1708:1708:1708))
        (PORT d[7] (2220:2220:2220) (2575:2575:2575))
        (PORT d[8] (1213:1213:1213) (1400:1400:1400))
        (PORT d[9] (1522:1522:1522) (1754:1754:1754))
        (PORT d[10] (2192:2192:2192) (2549:2549:2549))
        (PORT d[11] (2197:2197:2197) (2570:2570:2570))
        (PORT clk (1219:1219:1219) (1247:1247:1247))
        (PORT ena (2271:2271:2271) (2552:2552:2552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a92.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1219:1219:1219) (1247:1247:1247))
        (PORT d[0] (2271:2271:2271) (2552:2552:2552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a92.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1248:1248:1248))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a92.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1248:1248:1248))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a92.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1248:1248:1248))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[96\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (351:351:351) (423:423:423))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[96\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1043:1043:1043) (1049:1049:1049))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[96\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (112:112:112) (148:148:148))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[96\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1043:1043:1043) (1049:1049:1049))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[96\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1043:1043:1043) (1049:1049:1049))
        (PORT asdata (282:282:282) (319:319:319))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[96\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (109:109:109) (146:146:146))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[96\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1043:1043:1043) (1049:1049:1049))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[96\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1043:1043:1043) (1049:1049:1049))
        (PORT asdata (282:282:282) (318:318:318))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a96.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (925:925:925) (1032:1032:1032))
        (PORT clk (1208:1208:1208) (1230:1230:1230))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a96.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1165:1165:1165) (1358:1358:1358))
        (PORT d[1] (2122:2122:2122) (2456:2456:2456))
        (PORT d[2] (1741:1741:1741) (2025:2025:2025))
        (PORT d[3] (1658:1658:1658) (1869:1869:1869))
        (PORT d[4] (1043:1043:1043) (1200:1200:1200))
        (PORT d[5] (1399:1399:1399) (1575:1575:1575))
        (PORT d[6] (2125:2125:2125) (2429:2429:2429))
        (PORT d[7] (868:868:868) (987:987:987))
        (PORT d[8] (1397:1397:1397) (1571:1571:1571))
        (PORT d[9] (1449:1449:1449) (1691:1691:1691))
        (PORT d[10] (1694:1694:1694) (1961:1961:1961))
        (PORT d[11] (1458:1458:1458) (1679:1679:1679))
        (PORT clk (1206:1206:1206) (1228:1228:1228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a96.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1003:1003:1003) (1118:1118:1118))
        (PORT clk (1206:1206:1206) (1228:1228:1228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a96.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1208:1208:1208) (1230:1230:1230))
        (PORT d[0] (1274:1274:1274) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a96.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1209:1209:1209) (1231:1231:1231))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a96.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1209:1209:1209) (1231:1231:1231))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a96.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1209:1209:1209) (1231:1231:1231))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a96.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1209:1209:1209) (1231:1231:1231))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a96.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1972:1972:1972) (2283:2283:2283))
        (PORT d[1] (1755:1755:1755) (2024:2024:2024))
        (PORT d[2] (1908:1908:1908) (2180:2180:2180))
        (PORT d[3] (1825:1825:1825) (2080:2080:2080))
        (PORT d[4] (2200:2200:2200) (2520:2520:2520))
        (PORT d[5] (2117:2117:2117) (2485:2485:2485))
        (PORT d[6] (1991:1991:1991) (2316:2316:2316))
        (PORT d[7] (2216:2216:2216) (2541:2541:2541))
        (PORT d[8] (1772:1772:1772) (2072:2072:2072))
        (PORT d[9] (1871:1871:1871) (2157:2157:2157))
        (PORT d[10] (1781:1781:1781) (2049:2049:2049))
        (PORT d[11] (2338:2338:2338) (2728:2728:2728))
        (PORT clk (1182:1182:1182) (1208:1208:1208))
        (PORT ena (1731:1731:1731) (1884:1884:1884))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a96.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1208:1208:1208))
        (PORT d[0] (1731:1731:1731) (1884:1884:1884))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a96.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1209:1209:1209))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a96.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1209:1209:1209))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a96.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1209:1209:1209))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~96)
    (DELAY
      (ABSOLUTE
        (PORT dataa (812:812:812) (944:944:944))
        (PORT datad (693:693:693) (817:817:817))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[96\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1078:1078:1078) (1089:1089:1089))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1048:1048:1048) (1051:1051:1051))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[94\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (438:438:438) (503:503:503))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[94\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1069:1069:1069) (1077:1077:1077))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[94\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[94\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1069:1069:1069) (1077:1077:1077))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[94\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (110:110:110) (146:146:146))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[94\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1069:1069:1069) (1077:1077:1077))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[94\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (114:114:114) (151:151:151))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[94\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1069:1069:1069) (1077:1077:1077))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[94\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (148:148:148))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[94\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1069:1069:1069) (1077:1077:1077))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[95\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (685:685:685) (796:796:796))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[95\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1069:1069:1069) (1077:1077:1077))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[95\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1069:1069:1069) (1077:1077:1077))
        (PORT asdata (283:283:283) (322:322:322))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[95\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (110:110:110) (146:146:146))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[95\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1069:1069:1069) (1077:1077:1077))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[95\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (110:110:110) (146:146:146))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[95\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1069:1069:1069) (1077:1077:1077))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[95\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (113:113:113) (149:149:149))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[95\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1069:1069:1069) (1077:1077:1077))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a94.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (835:835:835) (964:964:964))
        (PORT d[1] (781:781:781) (896:896:896))
        (PORT clk (1273:1273:1273) (1297:1297:1297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a94.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1253:1253:1253) (1469:1469:1469))
        (PORT d[1] (1773:1773:1773) (2050:2050:2050))
        (PORT d[2] (784:784:784) (910:910:910))
        (PORT d[3] (1140:1140:1140) (1306:1306:1306))
        (PORT d[4] (1564:1564:1564) (1783:1783:1783))
        (PORT d[5] (1211:1211:1211) (1397:1397:1397))
        (PORT d[6] (1460:1460:1460) (1670:1670:1670))
        (PORT d[7] (1190:1190:1190) (1365:1365:1365))
        (PORT d[8] (2152:2152:2152) (2457:2457:2457))
        (PORT d[9] (1676:1676:1676) (1956:1956:1956))
        (PORT d[10] (1170:1170:1170) (1341:1341:1341))
        (PORT d[11] (1745:1745:1745) (2033:2033:2033))
        (PORT clk (1271:1271:1271) (1295:1295:1295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a94.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1322:1322:1322) (1483:1483:1483))
        (PORT clk (1271:1271:1271) (1295:1295:1295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a94.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1273:1273:1273) (1297:1297:1297))
        (PORT d[0] (1593:1593:1593) (1762:1762:1762))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a94.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1274:1274:1274) (1298:1298:1298))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a94.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1274:1274:1274) (1298:1298:1298))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a94.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1274:1274:1274) (1298:1298:1298))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a94.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1274:1274:1274) (1298:1298:1298))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a94.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1334:1334:1334) (1532:1532:1532))
        (PORT d[1] (2029:2029:2029) (2347:2347:2347))
        (PORT d[2] (1798:1798:1798) (2029:2029:2029))
        (PORT d[3] (1794:1794:1794) (2056:2056:2056))
        (PORT d[4] (1551:1551:1551) (1769:1769:1769))
        (PORT d[5] (1655:1655:1655) (1936:1936:1936))
        (PORT d[6] (1481:1481:1481) (1697:1697:1697))
        (PORT d[7] (2168:2168:2168) (2495:2495:2495))
        (PORT d[8] (1415:1415:1415) (1658:1658:1658))
        (PORT d[9] (1584:1584:1584) (1803:1803:1803))
        (PORT d[10] (2008:2008:2008) (2348:2348:2348))
        (PORT d[11] (1814:1814:1814) (2124:2124:2124))
        (PORT clk (1246:1246:1246) (1275:1275:1275))
        (PORT ena (1607:1607:1607) (1777:1777:1777))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a94.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1246:1246:1246) (1275:1275:1275))
        (PORT d[0] (1607:1607:1607) (1777:1777:1777))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a94.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1247:1247:1247) (1276:1276:1276))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a94.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1247:1247:1247) (1276:1276:1276))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a94.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1247:1247:1247) (1276:1276:1276))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~95)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1071:1071:1071) (1255:1255:1255))
        (PORT datab (1219:1219:1219) (1412:1412:1412))
        (PORT datac (1186:1186:1186) (1351:1351:1351))
        (IOPATH dataa combout (177:177:177) (172:172:172))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[95\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1080:1080:1080) (1092:1092:1092))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1049:1049:1049) (1054:1054:1054))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1077:1077:1077) (1261:1261:1261))
        (PORT datac (112:112:112) (153:153:153))
        (PORT datad (1069:1069:1069) (1246:1246:1246))
        (IOPATH dataa combout (176:176:176) (165:165:165))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[94\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1080:1080:1080) (1092:1092:1092))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1049:1049:1049) (1054:1054:1054))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~93)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (404:404:404))
        (PORT datab (122:122:122) (170:170:170))
        (PORT datac (1056:1056:1056) (1232:1232:1232))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[93\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1080:1080:1080) (1092:1092:1092))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1049:1049:1049) (1054:1054:1054))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~92)
    (DELAY
      (ABSOLUTE
        (PORT datab (345:345:345) (401:401:401))
        (PORT datac (1057:1057:1057) (1233:1233:1233))
        (PORT datad (110:110:110) (146:146:146))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[92\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1080:1080:1080) (1092:1092:1092))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1049:1049:1049) (1054:1054:1054))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~91)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1217:1217:1217) (1412:1412:1412))
        (PORT datac (1056:1056:1056) (1230:1230:1230))
        (PORT datad (112:112:112) (149:149:149))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[91\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1080:1080:1080) (1092:1092:1092))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1049:1049:1049) (1054:1054:1054))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1198:1198:1198) (1370:1370:1370))
        (PORT datab (123:123:123) (173:173:173))
        (PORT datac (1049:1049:1049) (1223:1223:1223))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[90\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1080:1080:1080) (1092:1092:1092))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1049:1049:1049) (1054:1054:1054))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~89)
    (DELAY
      (ABSOLUTE
        (PORT datab (336:336:336) (389:389:389))
        (PORT datac (1051:1051:1051) (1225:1225:1225))
        (PORT datad (110:110:110) (148:148:148))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[89\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1080:1080:1080) (1092:1092:1092))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1049:1049:1049) (1054:1054:1054))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~88)
    (DELAY
      (ABSOLUTE
        (PORT datab (363:363:363) (420:420:420))
        (PORT datac (1058:1058:1058) (1233:1233:1233))
        (PORT datad (111:111:111) (148:148:148))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[88\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1080:1080:1080) (1092:1092:1092))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1049:1049:1049) (1054:1054:1054))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[86\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (726:726:726) (849:849:849))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[86\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1063:1063:1063) (1072:1072:1072))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[86\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (113:113:113) (149:149:149))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[86\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1063:1063:1063) (1072:1072:1072))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[86\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (113:113:113) (150:150:150))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[86\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1063:1063:1063) (1072:1072:1072))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[86\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1063:1063:1063) (1072:1072:1072))
        (PORT asdata (282:282:282) (319:319:319))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[86\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1063:1063:1063) (1072:1072:1072))
        (PORT asdata (284:284:284) (321:321:321))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[87\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (465:465:465) (546:546:546))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[87\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1057:1057:1057) (1064:1064:1064))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[87\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[87\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1057:1057:1057) (1064:1064:1064))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[87\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[87\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1057:1057:1057) (1064:1064:1064))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[87\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (148:148:148))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[87\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1057:1057:1057) (1064:1064:1064))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[87\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (113:113:113) (150:150:150))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[87\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1057:1057:1057) (1064:1064:1064))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a86.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (551:551:551) (653:653:653))
        (PORT d[1] (904:904:904) (1059:1059:1059))
        (PORT clk (1252:1252:1252) (1276:1276:1276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a86.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1222:1222:1222) (1433:1433:1433))
        (PORT d[1] (2047:2047:2047) (2368:2368:2368))
        (PORT d[2] (1383:1383:1383) (1597:1597:1597))
        (PORT d[3] (1760:1760:1760) (2013:2013:2013))
        (PORT d[4] (1580:1580:1580) (1821:1821:1821))
        (PORT d[5] (1873:1873:1873) (2147:2147:2147))
        (PORT d[6] (1611:1611:1611) (1860:1860:1860))
        (PORT d[7] (1701:1701:1701) (1981:1981:1981))
        (PORT d[8] (1397:1397:1397) (1604:1604:1604))
        (PORT d[9] (1491:1491:1491) (1725:1725:1725))
        (PORT d[10] (1278:1278:1278) (1499:1499:1499))
        (PORT d[11] (1703:1703:1703) (1938:1938:1938))
        (PORT clk (1250:1250:1250) (1274:1274:1274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a86.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1708:1708:1708) (1952:1952:1952))
        (PORT clk (1250:1250:1250) (1274:1274:1274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a86.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1276:1276:1276))
        (PORT d[0] (1979:1979:1979) (2231:2231:2231))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a86.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1253:1253:1253) (1277:1277:1277))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a86.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1253:1253:1253) (1277:1277:1277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a86.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1253:1253:1253) (1277:1277:1277))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a86.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1253:1253:1253) (1277:1277:1277))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a86.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1584:1584:1584) (1815:1815:1815))
        (PORT d[1] (1380:1380:1380) (1596:1596:1596))
        (PORT d[2] (1566:1566:1566) (1781:1781:1781))
        (PORT d[3] (2244:2244:2244) (2546:2546:2546))
        (PORT d[4] (1557:1557:1557) (1780:1780:1780))
        (PORT d[5] (1685:1685:1685) (1927:1927:1927))
        (PORT d[6] (1323:1323:1323) (1509:1509:1509))
        (PORT d[7] (2208:2208:2208) (2566:2566:2566))
        (PORT d[8] (1191:1191:1191) (1376:1376:1376))
        (PORT d[9] (1519:1519:1519) (1751:1751:1751))
        (PORT d[10] (2022:2022:2022) (2364:2364:2364))
        (PORT d[11] (2061:2061:2061) (2408:2408:2408))
        (PORT clk (1225:1225:1225) (1254:1254:1254))
        (PORT ena (2437:2437:2437) (2748:2748:2748))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a86.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1225:1225:1225) (1254:1254:1254))
        (PORT d[0] (2437:2437:2437) (2748:2748:2748))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a86.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1226:1226:1226) (1255:1255:1255))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a86.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1226:1226:1226) (1255:1255:1255))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a86.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1226:1226:1226) (1255:1255:1255))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~87)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1068:1068:1068) (1251:1251:1251))
        (PORT datab (125:125:125) (175:175:175))
        (PORT datac (430:430:430) (483:483:483))
        (IOPATH dataa combout (177:177:177) (172:172:172))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[87\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1080:1080:1080) (1092:1092:1092))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1049:1049:1049) (1054:1054:1054))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (125:125:125) (178:178:178))
        (PORT datab (361:361:361) (423:423:423))
        (PORT datac (1053:1053:1053) (1228:1228:1228))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[86\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1080:1080:1080) (1092:1092:1092))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1049:1049:1049) (1054:1054:1054))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~85)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1066:1066:1066) (1250:1250:1250))
        (PORT datac (180:180:180) (207:207:207))
        (PORT datad (111:111:111) (149:149:149))
        (IOPATH dataa combout (156:156:156) (162:162:162))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[85\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1080:1080:1080) (1092:1092:1092))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1049:1049:1049) (1054:1054:1054))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (124:124:124) (175:175:175))
        (PORT datab (191:191:191) (228:228:228))
        (PORT datac (1049:1049:1049) (1224:1224:1224))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[84\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1080:1080:1080) (1092:1092:1092))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1049:1049:1049) (1054:1054:1054))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~83)
    (DELAY
      (ABSOLUTE
        (PORT datab (1025:1025:1025) (1174:1174:1174))
        (PORT datac (1058:1058:1058) (1234:1234:1234))
        (PORT datad (111:111:111) (148:148:148))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1080:1080:1080) (1092:1092:1092))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1049:1049:1049) (1054:1054:1054))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1037:1037:1037) (1197:1197:1197))
        (PORT datac (1052:1052:1052) (1226:1226:1226))
        (PORT datad (112:112:112) (148:148:148))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[82\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1080:1080:1080) (1092:1092:1092))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1049:1049:1049) (1054:1054:1054))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~81)
    (DELAY
      (ABSOLUTE
        (PORT datab (365:365:365) (425:425:425))
        (PORT datac (1054:1054:1054) (1230:1230:1230))
        (PORT datad (111:111:111) (148:148:148))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[81\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1080:1080:1080) (1092:1092:1092))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1049:1049:1049) (1054:1054:1054))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (430:430:430) (490:490:490))
        (PORT datac (1051:1051:1051) (1225:1225:1225))
        (PORT datad (111:111:111) (148:148:148))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[80\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1080:1080:1080) (1092:1092:1092))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1049:1049:1049) (1054:1054:1054))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (449:449:449) (517:517:517))
        (PORT datab (861:861:861) (1007:1007:1007))
        (PORT datad (659:659:659) (784:784:784))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (149:149:149))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[79\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1110:1110:1110) (1121:1121:1121))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1079:1079:1079) (1084:1084:1084))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (123:123:123) (175:175:175))
        (PORT datac (435:435:435) (498:498:498))
        (PORT datad (832:832:832) (971:971:971))
        (IOPATH dataa combout (158:158:158) (152:152:152))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[78\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1110:1110:1110) (1121:1121:1121))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1079:1079:1079) (1084:1084:1084))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~77)
    (DELAY
      (ABSOLUTE
        (PORT datab (868:868:868) (1018:1018:1018))
        (PORT datac (178:178:178) (205:205:205))
        (PORT datad (112:112:112) (150:150:150))
        (IOPATH datab combout (156:156:156) (166:166:166))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[77\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1110:1110:1110) (1121:1121:1121))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1079:1079:1079) (1084:1084:1084))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (124:124:124) (174:174:174))
        (PORT datab (191:191:191) (227:227:227))
        (PORT datad (851:851:851) (993:993:993))
        (IOPATH dataa combout (158:158:158) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[76\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1110:1110:1110) (1121:1121:1121))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1079:1079:1079) (1084:1084:1084))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1040:1040:1040) (1185:1185:1185))
        (PORT datab (123:123:123) (171:171:171))
        (PORT datad (849:849:849) (986:986:986))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[75\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1110:1110:1110) (1121:1121:1121))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1079:1079:1079) (1084:1084:1084))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1063:1063:1063) (1210:1210:1210))
        (PORT datab (123:123:123) (171:171:171))
        (PORT datad (840:840:840) (979:979:979))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[74\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1110:1110:1110) (1121:1121:1121))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1079:1079:1079) (1084:1084:1084))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (734:734:734) (853:853:853))
        (PORT datab (870:870:870) (1020:1020:1020))
        (PORT datad (113:113:113) (150:150:150))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (149:149:149))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[73\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1110:1110:1110) (1121:1121:1121))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1079:1079:1079) (1084:1084:1084))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~72)
    (DELAY
      (ABSOLUTE
        (PORT datab (871:871:871) (1021:1021:1021))
        (PORT datac (716:716:716) (823:823:823))
        (PORT datad (110:110:110) (146:146:146))
        (IOPATH datab combout (156:156:156) (166:166:166))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[72\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1110:1110:1110) (1121:1121:1121))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1079:1079:1079) (1084:1084:1084))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~71)
    (DELAY
      (ABSOLUTE
        (PORT datab (852:852:852) (996:996:996))
        (PORT datac (433:433:433) (491:491:491))
        (PORT datad (114:114:114) (151:151:151))
        (IOPATH datab combout (156:156:156) (166:166:166))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[71\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1110:1110:1110) (1121:1121:1121))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1079:1079:1079) (1084:1084:1084))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (359:359:359) (418:418:418))
        (PORT datac (111:111:111) (154:154:154))
        (PORT datad (848:848:848) (989:989:989))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[70\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1110:1110:1110) (1121:1121:1121))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1079:1079:1079) (1084:1084:1084))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (675:675:675) (759:759:759))
        (PORT datab (858:858:858) (1005:1005:1005))
        (PORT datad (111:111:111) (148:148:148))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (149:149:149))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[69\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1110:1110:1110) (1121:1121:1121))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1079:1079:1079) (1084:1084:1084))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~68)
    (DELAY
      (ABSOLUTE
        (PORT datab (858:858:858) (1004:1004:1004))
        (PORT datac (660:660:660) (729:729:729))
        (PORT datad (111:111:111) (147:147:147))
        (IOPATH datab combout (156:156:156) (166:166:166))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[68\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1110:1110:1110) (1121:1121:1121))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1079:1079:1079) (1084:1084:1084))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~67)
    (DELAY
      (ABSOLUTE
        (PORT datab (871:871:871) (1020:1020:1020))
        (PORT datac (680:680:680) (771:771:771))
        (PORT datad (113:113:113) (149:149:149))
        (IOPATH datab combout (156:156:156) (166:166:166))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[67\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1110:1110:1110) (1121:1121:1121))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1079:1079:1079) (1084:1084:1084))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (707:707:707) (797:797:797))
        (PORT datab (871:871:871) (1020:1020:1020))
        (PORT datad (110:110:110) (146:146:146))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (149:149:149))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[66\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1110:1110:1110) (1121:1121:1121))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1079:1079:1079) (1084:1084:1084))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~65)
    (DELAY
      (ABSOLUTE
        (PORT datab (125:125:125) (175:175:175))
        (PORT datac (336:336:336) (391:391:391))
        (PORT datad (832:832:832) (971:971:971))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1110:1110:1110) (1121:1121:1121))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1079:1079:1079) (1084:1084:1084))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (358:358:358) (415:415:415))
        (PORT datac (111:111:111) (152:152:152))
        (PORT datad (844:844:844) (985:985:985))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[64\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1110:1110:1110) (1121:1121:1121))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1079:1079:1079) (1084:1084:1084))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[62\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2030:2030:2030) (2289:2289:2289))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[62\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1072:1072:1072) (1080:1080:1080))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[62\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (113:113:113) (150:150:150))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[62\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1072:1072:1072) (1080:1080:1080))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[62\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (148:148:148))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[62\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1072:1072:1072) (1080:1080:1080))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[62\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (148:148:148))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[62\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1072:1072:1072) (1080:1080:1080))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[62\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (113:113:113) (149:149:149))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[62\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1072:1072:1072) (1080:1080:1080))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[63\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2194:2194:2194) (2483:2483:2483))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[63\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1067:1067:1067) (1074:1074:1074))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[63\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (148:148:148))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[63\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1067:1067:1067) (1074:1074:1074))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[63\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (149:149:149))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[63\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1067:1067:1067) (1074:1074:1074))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[63\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1067:1067:1067) (1074:1074:1074))
        (PORT asdata (282:282:282) (318:318:318))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[63\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (113:113:113) (149:149:149))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[63\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1067:1067:1067) (1074:1074:1074))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a62.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (514:514:514) (612:612:612))
        (PORT d[1] (531:531:531) (635:635:635))
        (PORT clk (1264:1264:1264) (1287:1287:1287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a62.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1421:1421:1421) (1658:1658:1658))
        (PORT d[1] (1447:1447:1447) (1669:1669:1669))
        (PORT d[2] (1235:1235:1235) (1454:1454:1454))
        (PORT d[3] (1243:1243:1243) (1434:1434:1434))
        (PORT d[4] (1873:1873:1873) (2138:2138:2138))
        (PORT d[5] (1548:1548:1548) (1772:1772:1772))
        (PORT d[6] (1365:1365:1365) (1566:1566:1566))
        (PORT d[7] (1252:1252:1252) (1450:1450:1450))
        (PORT d[8] (1440:1440:1440) (1644:1644:1644))
        (PORT d[9] (1352:1352:1352) (1575:1575:1575))
        (PORT d[10] (1118:1118:1118) (1303:1303:1303))
        (PORT d[11] (1660:1660:1660) (1890:1890:1890))
        (PORT clk (1262:1262:1262) (1285:1285:1285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a62.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1343:1343:1343) (1516:1516:1516))
        (PORT clk (1262:1262:1262) (1285:1285:1285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a62.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1287:1287:1287))
        (PORT d[0] (1614:1614:1614) (1795:1795:1795))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a62.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1265:1265:1265) (1288:1288:1288))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a62.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1265:1265:1265) (1288:1288:1288))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a62.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1265:1265:1265) (1288:1288:1288))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a62.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1265:1265:1265) (1288:1288:1288))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a62.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (775:775:775) (912:912:912))
        (PORT d[1] (705:705:705) (812:812:812))
        (PORT d[2] (601:601:601) (698:698:698))
        (PORT d[3] (1971:1971:1971) (2266:2266:2266))
        (PORT d[4] (1061:1061:1061) (1213:1213:1213))
        (PORT d[5] (875:875:875) (1023:1023:1023))
        (PORT d[6] (1073:1073:1073) (1241:1241:1241))
        (PORT d[7] (1073:1073:1073) (1235:1235:1235))
        (PORT d[8] (1072:1072:1072) (1247:1247:1247))
        (PORT d[9] (1172:1172:1172) (1342:1342:1342))
        (PORT d[10] (1094:1094:1094) (1289:1289:1289))
        (PORT d[11] (1079:1079:1079) (1262:1262:1262))
        (PORT clk (1237:1237:1237) (1265:1265:1265))
        (PORT ena (2055:2055:2055) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a62.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1237:1237:1237) (1265:1265:1265))
        (PORT d[0] (2055:2055:2055) (2266:2266:2266))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a62.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1238:1238:1238) (1266:1266:1266))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a62.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1238:1238:1238) (1266:1266:1266))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a62.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1238:1238:1238) (1266:1266:1266))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (426:426:426))
        (PORT datab (713:713:713) (832:832:832))
        (PORT datac (178:178:178) (205:205:205))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (179:179:179) (177:177:177))
        (IOPATH datac combout (114:114:114) (117:117:117))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[63\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1101:1101:1101) (1112:1112:1112))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1070:1070:1070) (1074:1074:1074))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~62)
    (DELAY
      (ABSOLUTE
        (PORT datab (717:717:717) (838:838:838))
        (PORT datac (110:110:110) (151:151:151))
        (PORT datad (178:178:178) (202:202:202))
        (IOPATH datab combout (177:177:177) (167:167:167))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[62\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1101:1101:1101) (1112:1112:1112))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1070:1070:1070) (1074:1074:1074))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~61)
    (DELAY
      (ABSOLUTE
        (PORT datab (712:712:712) (832:832:832))
        (PORT datac (435:435:435) (491:491:491))
        (PORT datad (113:113:113) (150:150:150))
        (IOPATH datab combout (156:156:156) (166:166:166))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[61\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1101:1101:1101) (1112:1112:1112))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1070:1070:1070) (1074:1074:1074))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (358:358:358) (415:415:415))
        (PORT datac (694:694:694) (808:808:808))
        (PORT datad (110:110:110) (146:146:146))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[60\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1101:1101:1101) (1112:1112:1112))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1070:1070:1070) (1074:1074:1074))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~59)
    (DELAY
      (ABSOLUTE
        (PORT datab (354:354:354) (412:412:412))
        (PORT datac (695:695:695) (808:808:808))
        (PORT datad (110:110:110) (147:147:147))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[59\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1101:1101:1101) (1112:1112:1112))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1070:1070:1070) (1074:1074:1074))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~58)
    (DELAY
      (ABSOLUTE
        (PORT datab (714:714:714) (834:834:834))
        (PORT datac (332:332:332) (369:369:369))
        (PORT datad (111:111:111) (148:148:148))
        (IOPATH datab combout (156:156:156) (166:166:166))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[58\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1101:1101:1101) (1112:1112:1112))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1070:1070:1070) (1074:1074:1074))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~57)
    (DELAY
      (ABSOLUTE
        (PORT datab (715:715:715) (835:835:835))
        (PORT datac (337:337:337) (393:393:393))
        (PORT datad (111:111:111) (147:147:147))
        (IOPATH datab combout (156:156:156) (166:166:166))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[57\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1101:1101:1101) (1112:1112:1112))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1070:1070:1070) (1074:1074:1074))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (124:124:124) (174:174:174))
        (PORT datac (698:698:698) (811:811:811))
        (PORT datad (344:344:344) (396:396:396))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[56\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1101:1101:1101) (1112:1112:1112))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1070:1070:1070) (1074:1074:1074))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[54\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1088:1088:1088) (1096:1096:1096))
        (PORT asdata (2455:2455:2455) (2770:2770:2770))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[54\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (110:110:110) (146:146:146))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[54\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1088:1088:1088) (1096:1096:1096))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[54\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (114:114:114) (151:151:151))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[54\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1088:1088:1088) (1096:1096:1096))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[54\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (148:148:148))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[54\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1088:1088:1088) (1096:1096:1096))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[54\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (146:146:146))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[54\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1088:1088:1088) (1096:1096:1096))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[55\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1088:1088:1088) (1096:1096:1096))
        (PORT asdata (2360:2360:2360) (2650:2650:2650))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[55\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (113:113:113) (149:149:149))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[55\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1088:1088:1088) (1096:1096:1096))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[55\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1088:1088:1088) (1096:1096:1096))
        (PORT asdata (282:282:282) (319:319:319))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[55\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1088:1088:1088) (1096:1096:1096))
        (PORT asdata (284:284:284) (321:321:321))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[55\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[55\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1088:1088:1088) (1096:1096:1096))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a54.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (380:380:380) (453:453:453))
        (PORT d[1] (367:367:367) (434:434:434))
        (PORT clk (1267:1267:1267) (1291:1291:1291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a54.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1420:1420:1420) (1657:1657:1657))
        (PORT d[1] (1434:1434:1434) (1661:1661:1661))
        (PORT d[2] (1061:1061:1061) (1249:1249:1249))
        (PORT d[3] (1243:1243:1243) (1435:1435:1435))
        (PORT d[4] (1714:1714:1714) (1960:1960:1960))
        (PORT d[5] (1368:1368:1368) (1575:1575:1575))
        (PORT d[6] (1213:1213:1213) (1402:1402:1402))
        (PORT d[7] (1275:1275:1275) (1485:1485:1485))
        (PORT d[8] (1283:1283:1283) (1471:1471:1471))
        (PORT d[9] (1339:1339:1339) (1558:1558:1558))
        (PORT d[10] (1099:1099:1099) (1279:1279:1279))
        (PORT d[11] (1671:1671:1671) (1908:1908:1908))
        (PORT clk (1265:1265:1265) (1289:1289:1289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a54.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1387:1387:1387) (1561:1561:1561))
        (PORT clk (1265:1265:1265) (1289:1289:1289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a54.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1267:1267:1267) (1291:1291:1291))
        (PORT d[0] (1658:1658:1658) (1840:1840:1840))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a54.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1292:1292:1292))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a54.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1292:1292:1292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a54.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1292:1292:1292))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a54.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1292:1292:1292))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a54.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (776:776:776) (908:908:908))
        (PORT d[1] (1045:1045:1045) (1198:1198:1198))
        (PORT d[2] (781:781:781) (903:903:903))
        (PORT d[3] (1822:1822:1822) (2092:2092:2092))
        (PORT d[4] (1495:1495:1495) (1699:1699:1699))
        (PORT d[5] (887:887:887) (1041:1041:1041))
        (PORT d[6] (1051:1051:1051) (1219:1219:1219))
        (PORT d[7] (868:868:868) (1004:1004:1004))
        (PORT d[8] (1054:1054:1054) (1219:1219:1219))
        (PORT d[9] (902:902:902) (1037:1037:1037))
        (PORT d[10] (895:895:895) (1055:1055:1055))
        (PORT d[11] (720:720:720) (832:832:832))
        (PORT clk (1240:1240:1240) (1269:1269:1269))
        (PORT ena (2056:2056:2056) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a54.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1240:1240:1240) (1269:1269:1269))
        (PORT d[0] (2056:2056:2056) (2267:2267:2267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a54.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1241:1241:1241) (1270:1270:1270))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a54.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1241:1241:1241) (1270:1270:1270))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a54.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1241:1241:1241) (1270:1270:1270))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~55)
    (DELAY
      (ABSOLUTE
        (PORT datab (721:721:721) (842:842:842))
        (PORT datac (111:111:111) (153:153:153))
        (PORT datad (335:335:335) (380:380:380))
        (IOPATH datab combout (177:177:177) (167:167:167))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[55\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1101:1101:1101) (1112:1112:1112))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1070:1070:1070) (1074:1074:1074))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (126:126:126) (177:177:177))
        (PORT datab (711:711:711) (830:830:830))
        (PORT datac (326:326:326) (361:361:361))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (179:179:179) (177:177:177))
        (IOPATH datac combout (114:114:114) (117:117:117))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[54\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1101:1101:1101) (1112:1112:1112))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1070:1070:1070) (1074:1074:1074))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (443:443:443) (506:506:506))
        (PORT datab (719:719:719) (840:840:840))
        (PORT datac (112:112:112) (154:154:154))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (177:177:177) (167:167:167))
        (IOPATH datac combout (114:114:114) (117:117:117))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[53\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1101:1101:1101) (1112:1112:1112))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1070:1070:1070) (1074:1074:1074))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (124:124:124) (175:175:175))
        (PORT datab (718:718:718) (839:839:839))
        (PORT datac (339:339:339) (381:381:381))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (179:179:179) (177:177:177))
        (IOPATH datac combout (114:114:114) (117:117:117))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[52\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1101:1101:1101) (1112:1112:1112))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1070:1070:1070) (1074:1074:1074))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (507:507:507) (596:596:596))
        (PORT datac (702:702:702) (817:817:817))
        (PORT datad (111:111:111) (148:148:148))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[51\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1101:1101:1101) (1112:1112:1112))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1070:1070:1070) (1074:1074:1074))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (122:122:122) (174:174:174))
        (PORT datab (720:720:720) (841:841:841))
        (PORT datac (512:512:512) (582:582:582))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (179:179:179) (177:177:177))
        (IOPATH datac combout (114:114:114) (117:117:117))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[50\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1101:1101:1101) (1112:1112:1112))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1070:1070:1070) (1074:1074:1074))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (740:740:740) (856:856:856))
        (PORT datab (716:716:716) (837:837:837))
        (PORT datad (110:110:110) (148:148:148))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (149:149:149))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[49\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1101:1101:1101) (1112:1112:1112))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1070:1070:1070) (1074:1074:1074))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~48)
    (DELAY
      (ABSOLUTE
        (PORT datab (721:721:721) (842:842:842))
        (PORT datac (719:719:719) (809:809:809))
        (PORT datad (111:111:111) (147:147:147))
        (IOPATH datab combout (156:156:156) (166:166:166))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[48\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1101:1101:1101) (1112:1112:1112))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1070:1070:1070) (1074:1074:1074))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[46\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2248:2248:2248) (2565:2565:2565))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[46\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1041:1041:1041) (1048:1048:1048))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[46\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (113:113:113) (150:150:150))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[46\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1041:1041:1041) (1048:1048:1048))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[46\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (146:146:146))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[46\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1041:1041:1041) (1048:1048:1048))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[46\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (112:112:112) (148:148:148))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[46\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1041:1041:1041) (1048:1048:1048))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[46\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[46\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1041:1041:1041) (1048:1048:1048))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[47\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2157:2157:2157) (2434:2434:2434))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[47\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1041:1041:1041) (1048:1048:1048))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[47\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (110:110:110) (146:146:146))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[47\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1041:1041:1041) (1048:1048:1048))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[47\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (149:149:149))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[47\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1041:1041:1041) (1048:1048:1048))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[47\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[47\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1041:1041:1041) (1048:1048:1048))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[47\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1041:1041:1041) (1048:1048:1048))
        (PORT asdata (283:283:283) (320:320:320))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a46.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (524:524:524) (619:619:619))
        (PORT d[1] (528:528:528) (623:623:623))
        (PORT clk (1221:1221:1221) (1242:1242:1242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a46.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1043:1043:1043) (1224:1224:1224))
        (PORT d[1] (1069:1069:1069) (1222:1222:1222))
        (PORT d[2] (1198:1198:1198) (1394:1394:1394))
        (PORT d[3] (818:818:818) (974:974:974))
        (PORT d[4] (1965:1965:1965) (2249:2249:2249))
        (PORT d[5] (1356:1356:1356) (1574:1574:1574))
        (PORT d[6] (1747:1747:1747) (2008:2008:2008))
        (PORT d[7] (1263:1263:1263) (1465:1465:1465))
        (PORT d[8] (1060:1060:1060) (1221:1221:1221))
        (PORT d[9] (1185:1185:1185) (1380:1380:1380))
        (PORT d[10] (1649:1649:1649) (1922:1922:1922))
        (PORT d[11] (890:890:890) (1009:1009:1009))
        (PORT clk (1219:1219:1219) (1240:1240:1240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a46.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (945:945:945) (1054:1054:1054))
        (PORT clk (1219:1219:1219) (1240:1240:1240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a46.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1221:1221:1221) (1242:1242:1242))
        (PORT d[0] (1216:1216:1216) (1333:1333:1333))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a46.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1222:1222:1222) (1243:1243:1243))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a46.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1222:1222:1222) (1243:1243:1243))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a46.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1222:1222:1222) (1243:1243:1243))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a46.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1222:1222:1222) (1243:1243:1243))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a46.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (406:406:406) (490:490:490))
        (PORT d[1] (1260:1260:1260) (1460:1460:1460))
        (PORT d[2] (419:419:419) (506:506:506))
        (PORT d[3] (418:418:418) (498:498:498))
        (PORT d[4] (556:556:556) (649:649:649))
        (PORT d[5] (583:583:583) (677:677:677))
        (PORT d[6] (558:558:558) (658:658:658))
        (PORT d[7] (558:558:558) (636:636:636))
        (PORT d[8] (1203:1203:1203) (1393:1393:1393))
        (PORT d[9] (571:571:571) (657:657:657))
        (PORT d[10] (1275:1275:1275) (1493:1493:1493))
        (PORT d[11] (574:574:574) (669:669:669))
        (PORT clk (1194:1194:1194) (1221:1221:1221))
        (PORT ena (1518:1518:1518) (1675:1675:1675))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a46.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1221:1221:1221))
        (PORT d[0] (1518:1518:1518) (1675:1675:1675))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a46.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1222:1222:1222))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a46.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1222:1222:1222))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a46.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1222:1222:1222))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (895:895:895) (1056:1056:1056))
        (PORT datab (832:832:832) (962:962:962))
        (PORT datad (668:668:668) (746:746:746))
        (IOPATH dataa combout (161:161:161) (154:154:154))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[47\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1071:1071:1071) (1080:1080:1080))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1040:1040:1040) (1043:1043:1043))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~46)
    (DELAY
      (ABSOLUTE
        (PORT datab (123:123:123) (173:173:173))
        (PORT datac (808:808:808) (903:903:903))
        (PORT datad (882:882:882) (1034:1034:1034))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[46\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1071:1071:1071) (1080:1080:1080))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1040:1040:1040) (1043:1043:1043))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (886:886:886) (1046:1046:1046))
        (PORT datac (496:496:496) (567:567:567))
        (PORT datad (113:113:113) (151:151:151))
        (IOPATH dataa combout (156:156:156) (162:162:162))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[45\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1071:1071:1071) (1080:1080:1080))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1040:1040:1040) (1043:1043:1043))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (903:903:903) (1066:1066:1066))
        (PORT datac (511:511:511) (602:602:602))
        (PORT datad (113:113:113) (150:150:150))
        (IOPATH dataa combout (156:156:156) (162:162:162))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[44\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1071:1071:1071) (1080:1080:1080))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1040:1040:1040) (1043:1043:1043))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (903:903:903) (1066:1066:1066))
        (PORT datab (123:123:123) (171:171:171))
        (PORT datad (504:504:504) (550:550:550))
        (IOPATH dataa combout (161:161:161) (154:154:154))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[43\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1071:1071:1071) (1080:1080:1080))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1040:1040:1040) (1043:1043:1043))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~42)
    (DELAY
      (ABSOLUTE
        (PORT datab (537:537:537) (599:599:599))
        (PORT datac (110:110:110) (151:151:151))
        (PORT datad (879:879:879) (1031:1031:1031))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[42\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1071:1071:1071) (1080:1080:1080))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1040:1040:1040) (1043:1043:1043))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[40\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1973:1973:1973) (2229:2229:2229))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[40\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1044:1044:1044) (1051:1051:1051))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[40\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[40\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1044:1044:1044) (1051:1051:1051))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[40\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[40\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1044:1044:1044) (1051:1051:1051))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[40\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (146:146:146))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[40\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1044:1044:1044) (1051:1051:1051))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[40\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1044:1044:1044) (1051:1051:1051))
        (PORT asdata (283:283:283) (321:321:321))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[41\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1044:1044:1044) (1051:1051:1051))
        (PORT asdata (1982:1982:1982) (2212:2212:2212))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[41\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (148:148:148))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[41\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1044:1044:1044) (1051:1051:1051))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[41\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[41\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1044:1044:1044) (1051:1051:1051))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[41\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1044:1044:1044) (1051:1051:1051))
        (PORT asdata (283:283:283) (321:321:321))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[41\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1044:1044:1044) (1051:1051:1051))
        (PORT asdata (281:281:281) (318:318:318))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (629:629:629) (718:718:718))
        (PORT d[1] (585:585:585) (662:662:662))
        (PORT clk (1234:1234:1234) (1256:1256:1256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (417:417:417) (502:502:502))
        (PORT d[1] (1950:1950:1950) (2249:2249:2249))
        (PORT d[2] (402:402:402) (486:486:486))
        (PORT d[3] (655:655:655) (765:765:765))
        (PORT d[4] (546:546:546) (643:643:643))
        (PORT d[5] (547:547:547) (649:649:649))
        (PORT d[6] (991:991:991) (1153:1153:1153))
        (PORT d[7] (514:514:514) (607:607:607))
        (PORT d[8] (549:549:549) (643:643:643))
        (PORT d[9] (542:542:542) (631:631:631))
        (PORT d[10] (773:773:773) (895:895:895))
        (PORT d[11] (548:548:548) (638:638:638))
        (PORT clk (1232:1232:1232) (1254:1254:1254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1698:1698:1698) (1914:1914:1914))
        (PORT clk (1232:1232:1232) (1254:1254:1254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1234:1234:1234) (1256:1256:1256))
        (PORT d[0] (1969:1969:1969) (2193:2193:2193))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1235:1235:1235) (1257:1257:1257))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1235:1235:1235) (1257:1257:1257))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1235:1235:1235) (1257:1257:1257))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1235:1235:1235) (1257:1257:1257))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1858:1858:1858) (2152:2152:2152))
        (PORT d[1] (1482:1482:1482) (1706:1706:1706))
        (PORT d[2] (1699:1699:1699) (1950:1950:1950))
        (PORT d[3] (783:783:783) (891:891:891))
        (PORT d[4] (2068:2068:2068) (2342:2342:2342))
        (PORT d[5] (1657:1657:1657) (1942:1942:1942))
        (PORT d[6] (1851:1851:1851) (2122:2122:2122))
        (PORT d[7] (2454:2454:2454) (2803:2803:2803))
        (PORT d[8] (1624:1624:1624) (1908:1908:1908))
        (PORT d[9] (2240:2240:2240) (2564:2564:2564))
        (PORT d[10] (1600:1600:1600) (1870:1870:1870))
        (PORT d[11] (1307:1307:1307) (1545:1545:1545))
        (PORT clk (1207:1207:1207) (1234:1234:1234))
        (PORT ena (1232:1232:1232) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1207:1207:1207) (1234:1234:1234))
        (PORT d[0] (1232:1232:1232) (1350:1350:1350))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1208:1208:1208) (1235:1235:1235))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1208:1208:1208) (1235:1235:1235))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1208:1208:1208) (1235:1235:1235))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (902:902:902) (1065:1065:1065))
        (PORT datab (123:123:123) (171:171:171))
        (PORT datad (333:333:333) (382:382:382))
        (IOPATH dataa combout (161:161:161) (154:154:154))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[41\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1071:1071:1071) (1080:1080:1080))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1040:1040:1040) (1043:1043:1043))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (900:900:900) (1063:1063:1063))
        (PORT datac (111:111:111) (152:152:152))
        (PORT datad (337:337:337) (389:389:389))
        (IOPATH dataa combout (176:176:176) (165:165:165))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[40\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1071:1071:1071) (1080:1080:1080))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1040:1040:1040) (1043:1043:1043))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (903:903:903) (1066:1066:1066))
        (PORT datab (479:479:479) (548:548:548))
        (PORT datad (111:111:111) (147:147:147))
        (IOPATH dataa combout (158:158:158) (150:150:150))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[39\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1071:1071:1071) (1080:1080:1080))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1040:1040:1040) (1043:1043:1043))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (126:126:126) (177:177:177))
        (PORT datac (484:484:484) (542:542:542))
        (PORT datad (868:868:868) (1017:1017:1017))
        (IOPATH dataa combout (158:158:158) (152:152:152))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[38\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1071:1071:1071) (1080:1080:1080))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1040:1040:1040) (1043:1043:1043))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~37)
    (DELAY
      (ABSOLUTE
        (PORT datab (123:123:123) (172:172:172))
        (PORT datac (486:486:486) (551:551:551))
        (PORT datad (871:871:871) (1022:1022:1022))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1071:1071:1071) (1080:1080:1080))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1040:1040:1040) (1043:1043:1043))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (886:886:886) (1046:1046:1046))
        (PORT datac (491:491:491) (571:571:571))
        (PORT datad (111:111:111) (147:147:147))
        (IOPATH dataa combout (156:156:156) (162:162:162))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1071:1071:1071) (1080:1080:1080))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1040:1040:1040) (1043:1043:1043))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (891:891:891) (1052:1052:1052))
        (PORT datac (467:467:467) (526:526:526))
        (PORT datad (110:110:110) (147:147:147))
        (IOPATH dataa combout (156:156:156) (162:162:162))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1071:1071:1071) (1080:1080:1080))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1040:1040:1040) (1043:1043:1043))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (891:891:891) (1053:1053:1053))
        (PORT datab (501:501:501) (569:569:569))
        (PORT datad (111:111:111) (148:148:148))
        (IOPATH dataa combout (158:158:158) (150:150:150))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1071:1071:1071) (1080:1080:1080))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1040:1040:1040) (1043:1043:1043))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (899:899:899) (1061:1061:1061))
        (PORT datac (686:686:686) (783:783:783))
        (PORT datad (111:111:111) (148:148:148))
        (IOPATH dataa combout (156:156:156) (162:162:162))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1071:1071:1071) (1080:1080:1080))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1040:1040:1040) (1043:1043:1043))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (894:894:894) (1055:1055:1055))
        (PORT datab (123:123:123) (172:172:172))
        (PORT datad (691:691:691) (789:789:789))
        (IOPATH dataa combout (161:161:161) (154:154:154))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1071:1071:1071) (1080:1080:1080))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1040:1040:1040) (1043:1043:1043))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (859:859:859) (1009:1009:1009))
        (PORT datac (178:178:178) (203:203:203))
        (PORT datad (485:485:485) (563:563:563))
        (IOPATH dataa combout (156:156:156) (162:162:162))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1084:1084:1084) (1095:1095:1095))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1054:1054:1054) (1057:1057:1057))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (870:870:870) (1021:1021:1021))
        (PORT datab (190:190:190) (224:224:224))
        (PORT datad (113:113:113) (150:150:150))
        (IOPATH dataa combout (158:158:158) (150:150:150))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1084:1084:1084) (1095:1095:1095))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1054:1054:1054) (1057:1057:1057))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (866:866:866) (1017:1017:1017))
        (PORT datac (347:347:347) (400:400:400))
        (PORT datad (110:110:110) (148:148:148))
        (IOPATH dataa combout (156:156:156) (162:162:162))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1084:1084:1084) (1095:1095:1095))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1054:1054:1054) (1057:1057:1057))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (870:870:870) (1022:1022:1022))
        (PORT datac (343:343:343) (389:389:389))
        (PORT datad (111:111:111) (147:147:147))
        (IOPATH dataa combout (156:156:156) (162:162:162))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1084:1084:1084) (1095:1095:1095))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1054:1054:1054) (1057:1057:1057))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (869:869:869) (1021:1021:1021))
        (PORT datac (664:664:664) (762:762:762))
        (PORT datad (111:111:111) (147:147:147))
        (IOPATH dataa combout (156:156:156) (162:162:162))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1084:1084:1084) (1095:1095:1095))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1054:1054:1054) (1057:1057:1057))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (529:529:529) (620:620:620))
        (PORT datac (110:110:110) (151:151:151))
        (PORT datad (851:851:851) (987:987:987))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1084:1084:1084) (1095:1095:1095))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1054:1054:1054) (1057:1057:1057))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (855:855:855) (1005:1005:1005))
        (PORT datac (343:343:343) (404:404:404))
        (PORT datad (113:113:113) (150:150:150))
        (IOPATH dataa combout (156:156:156) (162:162:162))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1084:1084:1084) (1095:1095:1095))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1054:1054:1054) (1057:1057:1057))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (856:856:856) (1005:1005:1005))
        (PORT datac (348:348:348) (403:403:403))
        (PORT datad (110:110:110) (146:146:146))
        (IOPATH dataa combout (156:156:156) (162:162:162))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1084:1084:1084) (1095:1095:1095))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1054:1054:1054) (1057:1057:1057))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (870:870:870) (1021:1021:1021))
        (PORT datab (839:839:839) (951:951:951))
        (PORT datad (114:114:114) (151:151:151))
        (IOPATH dataa combout (158:158:158) (150:150:150))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1084:1084:1084) (1095:1095:1095))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1054:1054:1054) (1057:1057:1057))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (857:857:857) (1006:1006:1006))
        (PORT datac (113:113:113) (154:154:154))
        (PORT datad (798:798:798) (915:915:915))
        (IOPATH dataa combout (176:176:176) (165:165:165))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1084:1084:1084) (1095:1095:1095))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1054:1054:1054) (1057:1057:1057))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (847:847:847) (955:955:955))
        (PORT datac (110:110:110) (151:151:151))
        (PORT datad (845:845:845) (980:980:980))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1084:1084:1084) (1095:1095:1095))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1054:1054:1054) (1057:1057:1057))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (862:862:862) (1012:1012:1012))
        (PORT datab (826:826:826) (965:965:965))
        (PORT datad (111:111:111) (146:146:146))
        (IOPATH dataa combout (158:158:158) (150:150:150))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1084:1084:1084) (1095:1095:1095))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1054:1054:1054) (1057:1057:1057))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1075:1075:1075) (1082:1082:1082))
        (PORT asdata (758:758:758) (833:833:833))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[18\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (110:110:110) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1075:1075:1075) (1082:1082:1082))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1075:1075:1075) (1082:1082:1082))
        (PORT asdata (281:281:281) (318:318:318))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[18\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (110:110:110) (148:148:148))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1075:1075:1075) (1082:1082:1082))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[18\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (148:148:148))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1075:1075:1075) (1082:1082:1082))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|acq_data_in_reg\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (330:330:330) (376:376:376))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|acq_data_in_reg\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1051:1051:1051) (1058:1058:1058))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (112:112:112) (150:150:150))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1051:1051:1051) (1058:1058:1058))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (113:113:113) (149:149:149))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1051:1051:1051) (1058:1058:1058))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (110:110:110) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1051:1051:1051) (1058:1058:1058))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (111:111:111) (148:148:148))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1051:1051:1051) (1058:1058:1058))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a18.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (474:474:474) (552:552:552))
        (PORT d[1] (761:761:761) (893:893:893))
        (PORT clk (1261:1261:1261) (1285:1285:1285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (608:608:608) (715:715:715))
        (PORT d[1] (1762:1762:1762) (2038:2038:2038))
        (PORT d[2] (609:609:609) (712:712:712))
        (PORT d[3] (843:843:843) (978:978:978))
        (PORT d[4] (759:759:759) (894:894:894))
        (PORT d[5] (1055:1055:1055) (1219:1219:1219))
        (PORT d[6] (1637:1637:1637) (1877:1877:1877))
        (PORT d[7] (864:864:864) (996:996:996))
        (PORT d[8] (732:732:732) (840:840:840))
        (PORT d[9] (1841:1841:1841) (2143:2143:2143))
        (PORT d[10] (1354:1354:1354) (1550:1550:1550))
        (PORT d[11] (1923:1923:1923) (2229:2229:2229))
        (PORT clk (1259:1259:1259) (1283:1283:1283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a18.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1525:1525:1525) (1712:1712:1712))
        (PORT clk (1259:1259:1259) (1283:1283:1283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a18.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1261:1261:1261) (1285:1285:1285))
        (PORT d[0] (1796:1796:1796) (1991:1991:1991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a18.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1262:1262:1262) (1286:1286:1286))
        (IOPATH (posedge clk) pulse (0:0:0) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1262:1262:1262) (1286:1286:1286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a18.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1262:1262:1262) (1286:1286:1286))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a18.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1262:1262:1262) (1286:1286:1286))
        (IOPATH (posedge clk) pulse (0:0:0) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a18.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1502:1502:1502) (1737:1737:1737))
        (PORT d[1] (1447:1447:1447) (1663:1663:1663))
        (PORT d[2] (1951:1951:1951) (2209:2209:2209))
        (PORT d[3] (1975:1975:1975) (2249:2249:2249))
        (PORT d[4] (1739:1739:1739) (1984:1984:1984))
        (PORT d[5] (1624:1624:1624) (1901:1901:1901))
        (PORT d[6] (1668:1668:1668) (1908:1908:1908))
        (PORT d[7] (2247:2247:2247) (2572:2572:2572))
        (PORT d[8] (1432:1432:1432) (1680:1680:1680))
        (PORT d[9] (1904:1904:1904) (2182:2182:2182))
        (PORT d[10] (2176:2176:2176) (2543:2543:2543))
        (PORT d[11] (1849:1849:1849) (2166:2166:2166))
        (PORT clk (1234:1234:1234) (1263:1263:1263))
        (PORT ena (1570:1570:1570) (1735:1735:1735))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (101:101:101))
      (HOLD ena (posedge clk) (101:101:101))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_register")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a18.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1234:1234:1234) (1263:1263:1263))
        (PORT d[0] (1570:1570:1570) (1735:1735:1735))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1235:1235:1235) (1264:1264:1264))
        (IOPATH (posedge clk) pulse (0:0:0) (1103:1103:1103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1235:1235:1235) (1264:1264:1264))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_ram_pulse_generator")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a18.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1235:1235:1235) (1264:1264:1264))
        (IOPATH (posedge clk) pulse (0:0:0) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (123:123:123) (171:171:171))
        (PORT datac (337:337:337) (388:388:388))
        (PORT datad (846:846:846) (981:981:981))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1084:1084:1084) (1095:1095:1095))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1054:1054:1054) (1057:1057:1057))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (123:123:123) (172:172:172))
        (PORT datac (336:336:336) (377:377:377))
        (PORT datad (843:843:843) (979:979:979))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1084:1084:1084) (1095:1095:1095))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1054:1054:1054) (1057:1057:1057))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (869:869:869) (1020:1020:1020))
        (PORT datab (681:681:681) (780:780:780))
        (PORT datad (111:111:111) (149:149:149))
        (IOPATH dataa combout (158:158:158) (150:150:150))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1084:1084:1084) (1095:1095:1095))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1054:1054:1054) (1057:1057:1057))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (866:866:866) (1018:1018:1018))
        (PORT datac (111:111:111) (152:152:152))
        (PORT datad (634:634:634) (743:743:743))
        (IOPATH dataa combout (176:176:176) (165:165:165))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1084:1084:1084) (1095:1095:1095))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1054:1054:1054) (1057:1057:1057))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (350:350:350) (400:400:400))
        (PORT datab (809:809:809) (967:967:967))
        (PORT datad (1366:1366:1366) (1589:1589:1589))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1048:1048:1048) (1057:1057:1057))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1017:1017:1017) (1020:1020:1020))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (368:368:368) (426:426:426))
        (PORT datac (111:111:111) (152:152:152))
        (PORT datad (1365:1365:1365) (1588:1588:1588))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1048:1048:1048) (1057:1057:1057))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1017:1017:1017) (1020:1020:1020))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (329:329:329))
        (PORT datab (1385:1385:1385) (1616:1616:1616))
        (PORT datad (111:111:111) (147:147:147))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (149:149:149))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1048:1048:1048) (1057:1057:1057))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1017:1017:1017) (1020:1020:1020))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (124:124:124) (176:176:176))
        (PORT datac (271:271:271) (306:306:306))
        (PORT datad (1364:1364:1364) (1586:1586:1586))
        (IOPATH dataa combout (158:158:158) (152:152:152))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1048:1048:1048) (1057:1057:1057))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1017:1017:1017) (1020:1020:1020))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (1383:1383:1383) (1614:1614:1614))
        (PORT datac (340:340:340) (390:390:390))
        (PORT datad (110:110:110) (147:147:147))
        (IOPATH datab combout (156:156:156) (166:166:166))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1048:1048:1048) (1057:1057:1057))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1017:1017:1017) (1020:1020:1020))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (444:444:444) (506:506:506))
        (PORT datac (109:109:109) (150:150:150))
        (PORT datad (1364:1364:1364) (1586:1586:1586))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1048:1048:1048) (1057:1057:1057))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1017:1017:1017) (1020:1020:1020))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (1382:1382:1382) (1613:1613:1613))
        (PORT datac (335:335:335) (390:390:390))
        (PORT datad (109:109:109) (146:146:146))
        (IOPATH datab combout (156:156:156) (166:166:166))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1048:1048:1048) (1057:1057:1057))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1017:1017:1017) (1020:1020:1020))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (355:355:355) (416:416:416))
        (PORT datac (111:111:111) (152:152:152))
        (PORT datad (1361:1361:1361) (1583:1583:1583))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1048:1048:1048) (1057:1057:1057))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1017:1017:1017) (1020:1020:1020))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (459:459:459) (531:531:531))
        (PORT datab (123:123:123) (171:171:171))
        (PORT datad (1367:1367:1367) (1590:1590:1590))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1048:1048:1048) (1057:1057:1057))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1017:1017:1017) (1020:1020:1020))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (361:361:361) (423:423:423))
        (PORT datac (110:110:110) (151:151:151))
        (PORT datad (1370:1370:1370) (1594:1594:1594))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1048:1048:1048) (1057:1057:1057))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1017:1017:1017) (1020:1020:1020))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (125:125:125) (173:173:173))
        (PORT datac (341:341:341) (386:386:386))
        (PORT datad (1364:1364:1364) (1586:1586:1586))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1048:1048:1048) (1057:1057:1057))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1017:1017:1017) (1020:1020:1020))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (1387:1387:1387) (1619:1619:1619))
        (PORT datac (493:493:493) (557:557:557))
        (PORT datad (113:113:113) (149:149:149))
        (IOPATH datab combout (156:156:156) (166:166:166))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1048:1048:1048) (1057:1057:1057))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1017:1017:1017) (1020:1020:1020))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (1388:1388:1388) (1620:1620:1620))
        (PORT datac (339:339:339) (384:384:384))
        (PORT datad (110:110:110) (147:147:147))
        (IOPATH datab combout (156:156:156) (166:166:166))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1048:1048:1048) (1057:1057:1057))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1017:1017:1017) (1020:1020:1020))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (1383:1383:1383) (1615:1615:1615))
        (PORT datac (343:343:343) (388:388:388))
        (PORT datad (112:112:112) (148:148:148))
        (IOPATH datab combout (156:156:156) (166:166:166))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1048:1048:1048) (1057:1057:1057))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1017:1017:1017) (1020:1020:1020))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (1387:1387:1387) (1618:1618:1618))
        (PORT datac (329:329:329) (364:364:364))
        (PORT datad (113:113:113) (150:150:150))
        (IOPATH datab combout (156:156:156) (166:166:166))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1048:1048:1048) (1057:1057:1057))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1017:1017:1017) (1020:1020:1020))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (350:350:350) (404:404:404))
        (PORT datab (123:123:123) (171:171:171))
        (PORT datad (1369:1369:1369) (1593:1593:1593))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1048:1048:1048) (1057:1057:1057))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1017:1017:1017) (1020:1020:1020))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1041:1041:1041) (1048:1048:1048))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1027:1027:1027) (1030:1030:1030))
        (PORT ena (628:628:628) (688:688:688))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (836:836:836) (963:963:963))
        (PORT datac (896:896:896) (1048:1048:1048))
        (PORT datad (299:299:299) (361:361:361))
        (IOPATH dataa combout (156:156:156) (162:162:162))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1053:1053:1053) (1063:1063:1063))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1023:1023:1023) (1025:1025:1025))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (836:836:836) (963:963:963))
        (PORT datab (309:309:309) (377:377:377))
        (PORT datad (111:111:111) (148:148:148))
        (IOPATH dataa combout (161:161:161) (154:154:154))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1053:1053:1053) (1063:1063:1063))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1023:1023:1023) (1025:1025:1025))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (837:837:837) (965:965:965))
        (PORT datab (330:330:330) (406:406:406))
        (PORT datad (111:111:111) (147:147:147))
        (IOPATH dataa combout (161:161:161) (154:154:154))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1053:1053:1053) (1063:1063:1063))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1023:1023:1023) (1025:1025:1025))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1041:1041:1041) (1048:1048:1048))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1027:1027:1027) (1030:1030:1030))
        (PORT ena (628:628:628) (688:688:688))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (836:836:836) (963:963:963))
        (PORT datab (125:125:125) (175:175:175))
        (PORT datac (309:309:309) (373:373:373))
        (IOPATH dataa combout (178:178:178) (168:168:168))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1053:1053:1053) (1063:1063:1063))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1023:1023:1023) (1025:1025:1025))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1040:1040:1040) (1047:1047:1047))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1026:1026:1026) (1029:1029:1029))
        (PORT ena (620:620:620) (684:684:684))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (226:226:226) (285:285:285))
        (PORT datac (837:837:837) (986:986:986))
        (PORT datad (545:545:545) (627:627:627))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1059:1059:1059) (1069:1069:1069))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1029:1029:1029) (1031:1031:1031))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1040:1040:1040) (1047:1047:1047))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1026:1026:1026) (1029:1029:1029))
        (PORT ena (620:620:620) (684:684:684))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (126:126:126) (177:177:177))
        (PORT datac (832:832:832) (980:980:980))
        (PORT datad (292:292:292) (349:349:349))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1059:1059:1059) (1069:1069:1069))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1029:1029:1029) (1031:1031:1031))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (450:450:450) (540:540:540))
        (PORT datab (123:123:123) (170:170:170))
        (PORT datac (832:832:832) (979:979:979))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1059:1059:1059) (1069:1069:1069))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1029:1029:1029) (1031:1031:1031))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1041:1041:1041) (1048:1048:1048))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1027:1027:1027) (1030:1030:1030))
        (PORT ena (628:628:628) (688:688:688))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (123:123:123) (176:176:176))
        (PORT datac (833:833:833) (979:979:979))
        (PORT datad (309:309:309) (369:369:369))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1059:1059:1059) (1069:1069:1069))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1029:1029:1029) (1031:1031:1031))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1041:1041:1041) (1048:1048:1048))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1027:1027:1027) (1030:1030:1030))
        (PORT ena (628:628:628) (688:688:688))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (124:124:124) (176:176:176))
        (PORT datac (836:836:836) (984:984:984))
        (PORT datad (536:536:536) (620:620:620))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1059:1059:1059) (1069:1069:1069))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1029:1029:1029) (1031:1031:1031))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (850:850:850) (1000:1000:1000))
        (PORT datac (293:293:293) (352:352:352))
        (PORT datad (113:113:113) (149:149:149))
        (IOPATH datab combout (177:177:177) (167:167:167))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1059:1059:1059) (1069:1069:1069))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1029:1029:1029) (1031:1031:1031))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (297:297:297) (363:363:363))
        (PORT datab (125:125:125) (175:175:175))
        (PORT datac (833:833:833) (980:980:980))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1059:1059:1059) (1069:1069:1069))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1029:1029:1029) (1031:1031:1031))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1041:1041:1041) (1048:1048:1048))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1027:1027:1027) (1030:1030:1030))
        (PORT ena (628:628:628) (688:688:688))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (124:124:124) (175:175:175))
        (PORT datab (852:852:852) (1005:1005:1005))
        (PORT datac (558:558:558) (642:642:642))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (177:177:177) (167:167:167))
        (IOPATH datac combout (114:114:114) (117:117:117))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1059:1059:1059) (1069:1069:1069))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1029:1029:1029) (1031:1031:1031))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1042:1042:1042) (1049:1049:1049))
        (PORT asdata (445:445:445) (482:482:482))
        (PORT clrn (1028:1028:1028) (1031:1031:1031))
        (PORT ena (729:729:729) (798:798:798))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (825:825:825) (960:960:960))
        (PORT datab (201:201:201) (254:254:254))
        (PORT datad (113:113:113) (150:150:150))
        (IOPATH dataa combout (158:158:158) (150:150:150))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1058:1058:1058) (1068:1068:1068))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1028:1028:1028) (1031:1031:1031))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1042:1042:1042) (1049:1049:1049))
        (PORT asdata (556:556:556) (596:596:596))
        (PORT clrn (1028:1028:1028) (1031:1031:1031))
        (PORT ena (729:729:729) (798:798:798))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (823:823:823) (957:957:957))
        (PORT datab (126:126:126) (175:175:175))
        (PORT datad (111:111:111) (147:147:147))
        (IOPATH dataa combout (158:158:158) (150:150:150))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1058:1058:1058) (1068:1068:1068))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1028:1028:1028) (1031:1031:1031))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (822:822:822) (959:959:959))
        (PORT datac (111:111:111) (152:152:152))
        (PORT datad (111:111:111) (148:148:148))
        (IOPATH dataa combout (176:176:176) (165:165:165))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1058:1058:1058) (1068:1068:1068))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1028:1028:1028) (1031:1031:1031))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (822:822:822) (958:958:958))
        (PORT datab (123:123:123) (171:171:171))
        (PORT datad (111:111:111) (146:146:146))
        (IOPATH dataa combout (161:161:161) (154:154:154))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1058:1058:1058) (1068:1068:1068))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1028:1028:1028) (1031:1031:1031))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1042:1042:1042) (1049:1049:1049))
        (PORT asdata (435:435:435) (467:467:467))
        (PORT clrn (1027:1027:1027) (1030:1030:1030))
        (PORT ena (835:835:835) (912:912:912))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (190:190:190) (248:248:248))
        (PORT datab (123:123:123) (173:173:173))
        (PORT datac (683:683:683) (798:798:798))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1058:1058:1058) (1068:1068:1068))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1027:1027:1027) (1030:1030:1030))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (267:267:267) (295:295:295))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1042:1042:1042) (1049:1049:1049))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1027:1027:1027) (1030:1030:1030))
        (PORT ena (835:835:835) (912:912:912))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (123:123:123) (170:170:170))
        (PORT datac (679:679:679) (794:794:794))
        (PORT datad (111:111:111) (147:147:147))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1058:1058:1058) (1068:1068:1068))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1027:1027:1027) (1030:1030:1030))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (127:127:127) (178:178:178))
        (PORT datab (125:125:125) (173:173:173))
        (PORT datac (677:677:677) (792:792:792))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1058:1058:1058) (1068:1068:1068))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1027:1027:1027) (1030:1030:1030))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (124:124:124) (175:175:175))
        (PORT datab (124:124:124) (173:173:173))
        (PORT datac (677:677:677) (791:791:791))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1058:1058:1058) (1068:1068:1068))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1027:1027:1027) (1030:1030:1030))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (124:124:124) (175:175:175))
        (PORT datab (123:123:123) (171:171:171))
        (PORT datac (682:682:682) (797:797:797))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1058:1058:1058) (1068:1068:1068))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1027:1027:1027) (1030:1030:1030))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (124:124:124) (175:175:175))
        (PORT datac (679:679:679) (792:792:792))
        (PORT datad (113:113:113) (150:150:150))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1058:1058:1058) (1068:1068:1068))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1027:1027:1027) (1030:1030:1030))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (157:157:157) (181:181:181))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1042:1042:1042) (1049:1049:1049))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1027:1027:1027) (1030:1030:1030))
        (PORT ena (835:835:835) (912:912:912))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (124:124:124) (173:173:173))
        (PORT datac (678:678:678) (791:791:791))
        (PORT datad (111:111:111) (148:148:148))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1058:1058:1058) (1068:1068:1068))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1027:1027:1027) (1030:1030:1030))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (410:410:410) (468:468:468))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1042:1042:1042) (1049:1049:1049))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1027:1027:1027) (1030:1030:1030))
        (PORT ena (835:835:835) (912:912:912))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (124:124:124) (174:174:174))
        (PORT datac (678:678:678) (793:793:793))
        (PORT datad (111:111:111) (147:147:147))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1058:1058:1058) (1068:1068:1068))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1027:1027:1027) (1030:1030:1030))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|base_address\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (97:97:97) (120:120:120))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:base_address\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1048:1048:1048) (1055:1055:1055))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1034:1034:1034) (1036:1036:1036))
        (PORT ena (467:467:467) (499:499:499))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped_once_sig\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (101:101:101) (130:130:130))
        (PORT datac (114:114:114) (157:157:157))
        (PORT datad (97:97:97) (116:116:116))
        (IOPATH datab combout (181:181:181) (171:171:171))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped_once_sig\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (100:100:100) (131:131:131))
        (PORT datab (295:295:295) (342:342:342))
        (PORT datad (89:89:89) (108:108:108))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped_once_sig)
    (DELAY
      (ABSOLUTE
        (PORT clk (1048:1048:1048) (1055:1055:1055))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1034:1034:1034) (1036:1036:1036))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (795:795:795) (932:932:932))
        (PORT datac (447:447:447) (516:516:516))
        (PORT datad (629:629:629) (720:720:720))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1110:1110:1110) (1121:1121:1121))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1079:1079:1079) (1083:1083:1083))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (491:491:491) (588:588:588))
        (PORT datab (122:122:122) (169:169:169))
        (PORT datac (109:109:109) (149:149:149))
        (PORT datad (459:459:459) (537:537:537))
        (IOPATH dataa combout (176:176:176) (165:165:165))
        (IOPATH datab combout (158:158:158) (149:149:149))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (186:186:186) (243:243:243))
        (PORT datab (104:104:104) (135:135:135))
        (PORT datac (320:320:320) (363:363:363))
        (PORT datad (354:354:354) (424:424:424))
        (IOPATH dataa combout (158:158:158) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|status_load_on\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (663:663:663) (768:768:768))
        (PORT datac (733:733:733) (872:872:872))
        (PORT datad (719:719:719) (867:867:867))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (749:749:749) (899:899:899))
        (PORT datab (662:662:662) (767:767:767))
        (PORT datac (1880:1880:1880) (1600:1600:1600))
        (PORT datad (719:719:719) (865:865:865))
        (IOPATH dataa combout (149:149:149) (148:148:148))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|status_shift_enable\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (615:615:615) (698:698:698))
        (PORT datac (732:732:732) (870:870:870))
        (PORT datad (723:723:723) (874:874:874))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1072:1072:1072) (1082:1082:1082))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (412:412:412) (433:433:433))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (749:749:749) (899:899:899))
        (PORT datab (662:662:662) (767:767:767))
        (PORT datac (110:110:110) (153:153:153))
        (PORT datad (725:725:725) (873:873:873))
        (IOPATH dataa combout (149:149:149) (148:148:148))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1072:1072:1072) (1082:1082:1082))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (412:412:412) (433:433:433))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (741:741:741) (897:897:897))
        (PORT datab (662:662:662) (766:766:766))
        (PORT datac (732:732:732) (871:871:871))
        (PORT datad (112:112:112) (150:150:150))
        (IOPATH dataa combout (149:149:149) (148:148:148))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1072:1072:1072) (1082:1082:1082))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (412:412:412) (433:433:433))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (741:741:741) (901:901:901))
        (PORT datab (663:663:663) (769:769:769))
        (PORT datac (735:735:735) (875:875:875))
        (PORT datad (111:111:111) (146:146:146))
        (IOPATH dataa combout (149:149:149) (148:148:148))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1072:1072:1072) (1082:1082:1082))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (412:412:412) (433:433:433))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (750:750:750) (900:900:900))
        (PORT datab (663:663:663) (763:763:763))
        (PORT datac (111:111:111) (153:153:153))
        (PORT datad (723:723:723) (875:875:875))
        (IOPATH dataa combout (149:149:149) (148:148:148))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1072:1072:1072) (1082:1082:1082))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (412:412:412) (433:433:433))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (749:749:749) (899:899:899))
        (PORT datab (662:662:662) (767:767:767))
        (PORT datac (110:110:110) (151:151:151))
        (PORT datad (723:723:723) (870:870:870))
        (IOPATH dataa combout (149:149:149) (148:148:148))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1072:1072:1072) (1082:1082:1082))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (412:412:412) (433:433:433))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (745:745:745) (902:902:902))
        (PORT datab (661:661:661) (766:766:766))
        (PORT datac (732:732:732) (872:872:872))
        (PORT datad (111:111:111) (147:147:147))
        (IOPATH dataa combout (149:149:149) (148:148:148))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1072:1072:1072) (1082:1082:1082))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (412:412:412) (433:433:433))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (750:750:750) (900:900:900))
        (PORT datab (664:664:664) (769:769:769))
        (PORT datac (113:113:113) (155:155:155))
        (PORT datad (720:720:720) (869:869:869))
        (IOPATH dataa combout (149:149:149) (148:148:148))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1072:1072:1072) (1082:1082:1082))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (412:412:412) (433:433:433))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (746:746:746) (903:903:903))
        (PORT datab (662:662:662) (767:767:767))
        (PORT datac (733:733:733) (874:874:874))
        (PORT datad (114:114:114) (151:151:151))
        (IOPATH dataa combout (149:149:149) (148:148:148))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1072:1072:1072) (1082:1082:1082))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (412:412:412) (433:433:433))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[2\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (814:814:814) (957:957:957))
        (PORT datab (223:223:223) (287:287:287))
        (PORT datad (161:161:161) (189:189:189))
        (IOPATH dataa combout (149:149:149) (152:152:152))
        (IOPATH datab combout (150:150:150) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|full_go\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1049:1049:1049) (1056:1056:1056))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1035:1035:1035) (1038:1038:1038))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (127:127:127) (178:178:178))
        (PORT datac (330:330:330) (393:393:393))
        (PORT datad (108:108:108) (130:130:130))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1072:1072:1072) (1082:1082:1082))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (412:412:412) (433:433:433))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (524:524:524) (636:636:636))
        (PORT datac (112:112:112) (153:153:153))
        (PORT datad (112:112:112) (135:135:135))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1072:1072:1072) (1082:1082:1082))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (412:412:412) (433:433:433))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (304:304:304) (372:372:372))
        (PORT datab (123:123:123) (171:171:171))
        (PORT datad (111:111:111) (135:135:135))
        (IOPATH dataa combout (158:158:158) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1072:1072:1072) (1082:1082:1082))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (412:412:412) (433:433:433))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|current_segment_delayed\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1048:1048:1048) (1055:1055:1055))
        (PORT asdata (285:285:285) (325:325:325))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (123:123:123) (172:172:172))
        (PORT datac (279:279:279) (333:333:333))
        (PORT datad (108:108:108) (131:131:131))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1072:1072:1072) (1082:1082:1082))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (412:412:412) (433:433:433))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (740:740:740) (896:896:896))
        (PORT datab (663:663:663) (768:768:768))
        (PORT datac (734:734:734) (875:875:875))
        (PORT datad (111:111:111) (148:148:148))
        (IOPATH dataa combout (149:149:149) (148:148:148))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1072:1072:1072) (1082:1082:1082))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (412:412:412) (433:433:433))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|collecting_post_data_var\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (104:104:104) (135:135:135))
        (PORT datad (338:338:338) (397:397:397))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:collecting_post_data_var)
    (DELAY
      (ABSOLUTE
        (PORT clk (1048:1048:1048) (1055:1055:1055))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1034:1034:1034) (1036:1036:1036))
        (PORT ena (467:467:467) (499:499:499))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|state_status\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (189:189:189))
        (PORT datac (203:203:203) (259:259:259))
        (IOPATH dataa combout (149:149:149) (148:148:148))
        (IOPATH datac combout (114:114:114) (117:117:117))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|state_status\[2\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (357:357:357))
        (PORT datab (212:212:212) (271:271:271))
        (PORT datac (92:92:92) (117:117:117))
        (PORT datad (129:129:129) (175:175:175))
        (IOPATH dataa combout (156:156:156) (150:150:150))
        (IOPATH datab combout (156:156:156) (149:149:149))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (423:423:423))
        (PORT datab (335:335:335) (385:385:385))
        (PORT datad (97:97:97) (119:119:119))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (149:149:149))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1065:1065:1065) (1075:1075:1075))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (618:618:618) (661:661:661))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (127:127:127) (178:178:178))
        (PORT datab (337:337:337) (388:388:388))
        (PORT datac (92:92:92) (115:115:115))
        (PORT datad (129:129:129) (171:171:171))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (156:156:156) (149:149:149))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1065:1065:1065) (1075:1075:1075))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (618:618:618) (661:661:661))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (412:412:412) (472:472:472))
        (PORT datab (138:138:138) (196:196:196))
        (PORT datac (112:112:112) (153:153:153))
        (PORT datad (193:193:193) (243:243:243))
        (IOPATH dataa combout (149:149:149) (162:162:162))
        (IOPATH datab combout (151:151:151) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1065:1065:1065) (1075:1075:1075))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (618:618:618) (661:661:661))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|bypass_reg_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1895:1895:1895) (1615:1615:1615))
        (PORT datad (593:593:593) (721:721:721))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|bypass_reg_out)
    (DELAY
      (ABSOLUTE
        (PORT clk (1111:1111:1111) (1123:1123:1123))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1081:1081:1081) (1086:1086:1086))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (676:676:676) (808:808:808))
        (PORT datab (527:527:527) (615:615:615))
        (PORT datad (109:109:109) (146:146:146))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (159:159:159) (156:156:156))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (362:362:362) (436:436:436))
        (PORT datab (101:101:101) (131:131:131))
        (PORT datac (84:84:84) (105:105:105))
        (PORT datad (451:451:451) (518:518:518))
        (IOPATH dataa combout (149:149:149) (148:148:148))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1041:1041:1041) (1048:1048:1048))
        (PORT asdata (296:296:296) (333:333:333))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (401:401:401) (476:476:476))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:segment_shift_var)
    (DELAY
      (ABSOLUTE
        (PORT clk (1048:1048:1048) (1055:1055:1055))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1034:1034:1034) (1036:1036:1036))
        (PORT ena (467:467:467) (499:499:499))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|wdecoder\|auto_generated\|eq_node\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (284:284:284))
        (PORT datab (127:127:127) (178:178:178))
        (PORT datac (123:123:123) (165:165:165))
        (PORT datad (769:769:769) (903:903:903))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1035:1035:1035) (1042:1042:1042))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (1018:1018:1018) (1131:1131:1131))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (401:401:401) (473:473:473))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|wdecoder\|auto_generated\|eq_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (783:783:783) (933:933:933))
        (PORT datab (127:127:127) (176:176:176))
        (PORT datad (209:209:209) (257:257:257))
        (IOPATH dataa combout (156:156:156) (150:150:150))
        (IOPATH datab combout (156:156:156) (149:149:149))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1035:1035:1035) (1042:1042:1042))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (862:862:862) (958:958:958))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_read_pointer_counter\|auto_generated\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (191:191:191))
        (IOPATH dataa combout (176:176:176) (169:169:169))
        (IOPATH dataa cout (211:211:211) (161:161:161))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_read_pointer_counter\|auto_generated\|counter_comb_bita0\~0)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (178:178:178) (194:194:194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_read_pointer_counter\|auto_generated\|counter_reg_bit\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1104:1104:1104) (1289:1289:1289))
        (PORT datab (101:101:101) (130:130:130))
        (PORT datac (129:129:129) (173:173:173))
        (PORT datad (100:100:100) (118:118:118))
        (IOPATH dataa combout (149:149:149) (148:148:148))
        (IOPATH datab combout (151:151:151) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (186:186:186))
        (IOPATH dataa combout (176:176:176) (169:169:169))
        (IOPATH dataa cout (211:211:211) (161:161:161))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_comb_bita1)
    (DELAY
      (ABSOLUTE
        (PORT datab (131:131:131) (182:182:182))
        (IOPATH datab combout (156:156:156) (166:166:166))
        (IOPATH datab cout (213:213:213) (164:164:164))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_reg_bit\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1058:1058:1058) (1068:1068:1068))
        (PORT d (36:36:36) (48:48:48))
        (PORT asdata (507:507:507) (554:554:554))
        (PORT sload (385:385:385) (426:426:426))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD sload (posedge clk) (82:82:82))
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_comb_bita2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (134:134:134) (188:188:188))
        (IOPATH dataa combout (176:176:176) (165:165:165))
        (IOPATH dataa cout (211:211:211) (161:161:161))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_reg_bit\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1058:1058:1058) (1068:1068:1068))
        (PORT d (36:36:36) (48:48:48))
        (PORT asdata (506:506:506) (552:552:552))
        (PORT sload (385:385:385) (426:426:426))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD sload (posedge clk) (82:82:82))
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_comb_bita3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (186:186:186))
        (IOPATH dataa combout (156:156:156) (162:162:162))
        (IOPATH dataa cout (211:211:211) (161:161:161))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_reg_bit\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1058:1058:1058) (1068:1068:1068))
        (PORT d (36:36:36) (48:48:48))
        (PORT asdata (505:505:505) (552:552:552))
        (PORT sload (385:385:385) (426:426:426))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD sload (posedge clk) (82:82:82))
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_comb_bita4)
    (DELAY
      (ABSOLUTE
        (PORT datab (130:130:130) (183:183:183))
        (IOPATH datab combout (182:182:182) (167:167:167))
        (IOPATH datab cout (213:213:213) (164:164:164))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_reg_bit\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1058:1058:1058) (1068:1068:1068))
        (PORT d (36:36:36) (48:48:48))
        (PORT asdata (505:505:505) (550:550:550))
        (PORT sload (385:385:385) (426:426:426))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD sload (posedge clk) (82:82:82))
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_comb_bita4\~0)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (178:178:178) (194:194:194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|Equal3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (134:134:134) (189:189:189))
        (PORT datab (131:131:131) (184:184:184))
        (PORT datac (118:118:118) (165:165:165))
        (PORT datad (120:120:120) (160:160:160))
        (IOPATH dataa combout (149:149:149) (148:148:148))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_ram_shift_load\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (134:134:134) (193:193:193))
        (PORT datab (892:892:892) (1028:1028:1028))
        (PORT datac (1090:1090:1090) (1266:1266:1266))
        (PORT datad (88:88:88) (105:105:105))
        (IOPATH dataa combout (158:158:158) (148:148:148))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_reg_bit\[4\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (98:98:98) (127:127:127))
        (PORT datad (99:99:99) (116:116:116))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_reg_bit\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1058:1058:1058) (1068:1068:1068))
        (PORT d (36:36:36) (48:48:48))
        (PORT asdata (507:507:507) (554:554:554))
        (PORT sload (385:385:385) (426:426:426))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD sload (posedge clk) (82:82:82))
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|Equal2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (134:134:134) (190:190:190))
        (PORT datab (131:131:131) (184:184:184))
        (PORT datac (119:119:119) (165:165:165))
        (PORT datad (120:120:120) (161:161:161))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|Equal2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (194:194:194))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH dataa combout (158:158:158) (152:152:152))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_read_pointer_counter\|auto_generated\|counter_reg_bit\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1065:1065:1065) (1075:1075:1075))
        (PORT d (36:36:36) (48:48:48))
        (PORT asdata (512:512:512) (555:555:555))
        (PORT sload (385:385:385) (427:427:427))
        (PORT ena (597:597:597) (640:640:640))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD sload (posedge clk) (82:82:82))
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xraddr\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (352:352:352) (419:419:419))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xraddr\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1050:1050:1050) (1060:1060:1060))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (1387:1387:1387) (1567:1567:1567))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (191:191:191) (251:251:251))
        (PORT datac (192:192:192) (244:244:244))
        (PORT datad (232:232:232) (292:292:292))
        (IOPATH dataa combout (158:158:158) (152:152:152))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1051:1051:1051) (1061:1061:1061))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (1408:1408:1408) (1600:1600:1600))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (289:289:289) (346:346:346))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1043:1043:1043) (1050:1050:1050))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1042:1042:1042) (1049:1049:1049))
        (PORT asdata (644:644:644) (729:729:729))
        (PORT ena (969:969:969) (1073:1073:1073))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1042:1042:1042) (1049:1049:1049))
        (PORT asdata (646:646:646) (732:732:732))
        (PORT ena (970:970:970) (1071:1071:1071))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[7\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (248:248:248) (311:311:311))
        (PORT datac (336:336:336) (404:404:404))
        (PORT datad (343:343:343) (413:413:413))
        (IOPATH datab combout (177:177:177) (167:167:167))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1051:1051:1051) (1061:1061:1061))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (1408:1408:1408) (1600:1600:1600))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (546:546:546) (628:628:628))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1043:1043:1043) (1050:1050:1050))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (490:490:490) (583:583:583))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1042:1042:1042) (1049:1049:1049))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (969:969:969) (1073:1073:1073))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (487:487:487) (580:580:580))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1042:1042:1042) (1049:1049:1049))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (970:970:970) (1071:1071:1071))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[8\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (398:398:398) (481:481:481))
        (PORT datac (178:178:178) (227:227:227))
        (PORT datad (181:181:181) (225:225:225))
        (IOPATH datab combout (177:177:177) (167:167:167))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1058:1058:1058) (1067:1067:1067))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (1364:1364:1364) (1550:1550:1550))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1037:1037:1037) (1044:1044:1044))
        (PORT asdata (483:483:483) (545:545:545))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (430:430:430) (501:501:501))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1042:1042:1042) (1049:1049:1049))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (969:969:969) (1073:1073:1073))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (429:429:429) (500:500:500))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1042:1042:1042) (1049:1049:1049))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (970:970:970) (1071:1071:1071))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[9\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (404:404:404) (489:489:489))
        (PORT datac (190:190:190) (240:240:240))
        (PORT datad (190:190:190) (239:239:239))
        (IOPATH datab combout (177:177:177) (167:167:167))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1058:1058:1058) (1067:1067:1067))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (1364:1364:1364) (1550:1550:1550))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1042:1042:1042) (1049:1049:1049))
        (PORT asdata (854:854:854) (977:977:977))
        (PORT ena (970:970:970) (1071:1071:1071))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1042:1042:1042) (1049:1049:1049))
        (PORT asdata (856:856:856) (978:978:978))
        (PORT ena (969:969:969) (1073:1073:1073))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[13\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (195:195:195) (254:254:254))
        (PORT datab (399:399:399) (483:483:483))
        (PORT datad (189:189:189) (237:237:237))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (149:149:149))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1058:1058:1058) (1067:1067:1067))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (1364:1364:1364) (1550:1550:1550))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1317:1317:1317) (1520:1520:1520))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1037:1037:1037) (1044:1044:1044))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (1019:1019:1019) (1133:1133:1133))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1319:1319:1319) (1522:1522:1522))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1037:1037:1037) (1044:1044:1044))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (1018:1018:1018) (1136:1136:1136))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[14\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (359:359:359) (431:431:431))
        (PORT datac (344:344:344) (404:404:404))
        (PORT datad (383:383:383) (461:461:461))
        (IOPATH dataa combout (158:158:158) (152:152:152))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1058:1058:1058) (1067:1067:1067))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (1364:1364:1364) (1550:1550:1550))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1015:1015:1015) (1194:1194:1194))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1037:1037:1037) (1044:1044:1044))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (1018:1018:1018) (1136:1136:1136))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1015:1015:1015) (1195:1195:1195))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1037:1037:1037) (1044:1044:1044))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (1019:1019:1019) (1133:1133:1133))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[15\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (335:335:335) (401:401:401))
        (PORT datac (327:327:327) (379:379:379))
        (PORT datad (383:383:383) (460:460:460))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1058:1058:1058) (1067:1067:1067))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (1364:1364:1364) (1550:1550:1550))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1037:1037:1037) (1044:1044:1044))
        (PORT asdata (937:937:937) (1080:1080:1080))
        (PORT ena (1018:1018:1018) (1136:1136:1136))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1037:1037:1037) (1044:1044:1044))
        (PORT asdata (937:937:937) (1079:1079:1079))
        (PORT ena (1019:1019:1019) (1133:1133:1133))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[16\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (205:205:205) (261:261:261))
        (PORT datac (185:185:185) (234:234:234))
        (PORT datad (521:521:521) (620:620:620))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1054:1054:1054) (1064:1064:1064))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (1400:1400:1400) (1588:1588:1588))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1674:1674:1674) (1922:1922:1922))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1037:1037:1037) (1044:1044:1044))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (1018:1018:1018) (1136:1136:1136))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1676:1676:1676) (1924:1924:1924))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1037:1037:1037) (1044:1044:1044))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (1019:1019:1019) (1133:1133:1133))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[19\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (192:192:192) (247:247:247))
        (PORT datab (204:204:204) (258:258:258))
        (PORT datad (522:522:522) (622:622:622))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1054:1054:1054) (1064:1064:1064))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (1400:1400:1400) (1588:1588:1588))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1042:1042:1042) (1049:1049:1049))
        (PORT asdata (1298:1298:1298) (1485:1485:1485))
        (PORT ena (970:970:970) (1071:1071:1071))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1042:1042:1042) (1049:1049:1049))
        (PORT asdata (1298:1298:1298) (1485:1485:1485))
        (PORT ena (969:969:969) (1073:1073:1073))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[22\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (436:436:436))
        (PORT datab (534:534:534) (642:642:642))
        (PORT datac (327:327:327) (389:389:389))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (177:177:177) (167:167:167))
        (IOPATH datac combout (114:114:114) (117:117:117))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1054:1054:1054) (1064:1064:1064))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (1400:1400:1400) (1588:1588:1588))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1037:1037:1037) (1044:1044:1044))
        (PORT asdata (1035:1035:1035) (1148:1148:1148))
        (PORT ena (1018:1018:1018) (1136:1136:1136))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1040:1040:1040) (1047:1047:1047))
        (PORT asdata (293:293:293) (330:330:330))
        (PORT ena (626:626:626) (672:672:672))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[24\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (484:484:484) (568:568:568))
        (PORT datac (495:495:495) (571:571:571))
        (PORT datad (123:123:123) (160:160:160))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1050:1050:1050) (1060:1060:1060))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (1387:1387:1387) (1567:1567:1567))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (124:124:124) (175:175:175))
        (PORT datac (446:446:446) (491:491:491))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datac combout (114:114:114) (117:117:117))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1050:1050:1050) (1060:1060:1060))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1020:1020:1020) (1022:1022:1022))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[23\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (123:123:123) (159:159:159))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1040:1040:1040) (1047:1047:1047))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (626:626:626) (672:672:672))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[23\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1186:1186:1186) (1389:1389:1389))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1037:1037:1037) (1044:1044:1044))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (1018:1018:1018) (1136:1136:1136))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[23\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (649:649:649) (766:766:766))
        (PORT datac (308:308:308) (360:360:360))
        (PORT datad (516:516:516) (618:618:618))
        (IOPATH dataa combout (158:158:158) (152:152:152))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1054:1054:1054) (1064:1064:1064))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (1400:1400:1400) (1588:1588:1588))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (487:487:487) (577:577:577))
        (PORT datac (111:111:111) (153:153:153))
        (PORT datad (519:519:519) (602:602:602))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1054:1054:1054) (1064:1064:1064))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1023:1023:1023) (1026:1026:1026))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (123:123:123) (170:170:170))
        (PORT datac (110:110:110) (151:151:151))
        (PORT datad (516:516:516) (596:596:596))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1054:1054:1054) (1064:1064:1064))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1023:1023:1023) (1026:1026:1026))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1018:1018:1018) (1170:1170:1170))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1037:1037:1037) (1044:1044:1044))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (1019:1019:1019) (1133:1133:1133))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1020:1020:1020) (1172:1172:1172))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1037:1037:1037) (1044:1044:1044))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (1018:1018:1018) (1136:1136:1136))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[21\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (187:187:187) (245:245:245))
        (PORT datac (188:188:188) (236:236:236))
        (PORT datad (518:518:518) (617:617:617))
        (IOPATH dataa combout (158:158:158) (152:152:152))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1054:1054:1054) (1064:1064:1064))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (1400:1400:1400) (1588:1588:1588))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (125:125:125) (176:176:176))
        (PORT datac (110:110:110) (151:151:151))
        (PORT datad (514:514:514) (594:594:594))
        (IOPATH dataa combout (158:158:158) (152:152:152))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1054:1054:1054) (1064:1064:1064))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1023:1023:1023) (1026:1026:1026))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1035:1035:1035) (1042:1042:1042))
        (PORT asdata (1325:1325:1325) (1495:1495:1495))
        (PORT ena (862:862:862) (958:958:958))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1035:1035:1035) (1042:1042:1042))
        (PORT asdata (1326:1326:1326) (1497:1497:1497))
        (PORT ena (1018:1018:1018) (1131:1131:1131))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[20\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (484:484:484) (577:577:577))
        (PORT datac (491:491:491) (576:576:576))
        (PORT datad (516:516:516) (611:611:611))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1054:1054:1054) (1064:1064:1064))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (1400:1400:1400) (1588:1588:1588))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (124:124:124) (178:178:178))
        (PORT datab (122:122:122) (170:170:170))
        (PORT datad (519:519:519) (602:602:602))
        (IOPATH dataa combout (158:158:158) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1054:1054:1054) (1064:1064:1064))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1023:1023:1023) (1026:1026:1026))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (122:122:122) (170:170:170))
        (PORT datac (113:113:113) (155:155:155))
        (PORT datad (513:513:513) (593:593:593))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1054:1054:1054) (1064:1064:1064))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1023:1023:1023) (1026:1026:1026))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[18\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1314:1314:1314) (1523:1523:1523))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1037:1037:1037) (1044:1044:1044))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (1018:1018:1018) (1136:1136:1136))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[18\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1314:1314:1314) (1522:1522:1522))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1037:1037:1037) (1044:1044:1044))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (1019:1019:1019) (1133:1133:1133))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[18\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (188:188:188) (243:243:243))
        (PORT datac (178:178:178) (222:222:222))
        (PORT datad (519:519:519) (622:622:622))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1054:1054:1054) (1064:1064:1064))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (1400:1400:1400) (1588:1588:1588))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (123:123:123) (171:171:171))
        (PORT datac (110:110:110) (150:150:150))
        (PORT datad (512:512:512) (594:594:594))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1054:1054:1054) (1064:1064:1064))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1023:1023:1023) (1026:1026:1026))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1782:1782:1782) (2052:2052:2052))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1037:1037:1037) (1044:1044:1044))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (1019:1019:1019) (1133:1133:1133))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1782:1782:1782) (2052:2052:2052))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1037:1037:1037) (1044:1044:1044))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (1018:1018:1018) (1136:1136:1136))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[17\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (201:201:201) (253:253:253))
        (PORT datac (296:296:296) (347:347:347))
        (PORT datad (516:516:516) (613:613:613))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1054:1054:1054) (1064:1064:1064))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (1400:1400:1400) (1588:1588:1588))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (124:124:124) (177:177:177))
        (PORT datab (123:123:123) (172:172:172))
        (PORT datad (518:518:518) (600:600:600))
        (IOPATH dataa combout (158:158:158) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1054:1054:1054) (1064:1064:1064))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1023:1023:1023) (1026:1026:1026))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (123:123:123) (175:175:175))
        (PORT datab (123:123:123) (171:171:171))
        (PORT datad (513:513:513) (593:593:593))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1054:1054:1054) (1064:1064:1064))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1023:1023:1023) (1026:1026:1026))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (124:124:124) (177:177:177))
        (PORT datab (333:333:333) (404:404:404))
        (PORT datad (483:483:483) (548:548:548))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1058:1058:1058) (1067:1067:1067))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1027:1027:1027) (1030:1030:1030))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (124:124:124) (178:178:178))
        (PORT datab (123:123:123) (171:171:171))
        (PORT datad (486:486:486) (550:550:550))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1058:1058:1058) (1067:1067:1067))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1027:1027:1027) (1030:1030:1030))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (124:124:124) (174:174:174))
        (PORT datac (113:113:113) (155:155:155))
        (PORT datad (479:479:479) (541:541:541))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1058:1058:1058) (1067:1067:1067))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1027:1027:1027) (1030:1030:1030))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (297:297:297) (359:359:359))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1037:1037:1037) (1044:1044:1044))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (437:437:437) (514:514:514))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1042:1042:1042) (1049:1049:1049))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (969:969:969) (1073:1073:1073))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (436:436:436) (512:512:512))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1042:1042:1042) (1049:1049:1049))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (970:970:970) (1071:1071:1071))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[12\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (207:207:207) (264:264:264))
        (PORT datab (402:402:402) (485:485:485))
        (PORT datac (189:189:189) (238:238:238))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (179:179:179) (177:177:177))
        (IOPATH datac combout (114:114:114) (117:117:117))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1058:1058:1058) (1067:1067:1067))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (1364:1364:1364) (1550:1550:1550))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (124:124:124) (172:172:172))
        (PORT datac (111:111:111) (152:152:152))
        (PORT datad (481:481:481) (547:547:547))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1058:1058:1058) (1067:1067:1067))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1027:1027:1027) (1030:1030:1030))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (292:292:292) (350:350:350))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1037:1037:1037) (1044:1044:1044))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1042:1042:1042) (1049:1049:1049))
        (PORT asdata (619:619:619) (698:698:698))
        (PORT ena (970:970:970) (1071:1071:1071))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1042:1042:1042) (1049:1049:1049))
        (PORT asdata (618:618:618) (698:698:698))
        (PORT ena (969:969:969) (1073:1073:1073))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[11\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (401:401:401) (484:484:484))
        (PORT datac (180:180:180) (229:229:229))
        (PORT datad (178:178:178) (223:223:223))
        (IOPATH datab combout (156:156:156) (166:166:166))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1058:1058:1058) (1067:1067:1067))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (1364:1364:1364) (1550:1550:1550))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (123:123:123) (171:171:171))
        (PORT datac (110:110:110) (151:151:151))
        (PORT datad (480:480:480) (547:547:547))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1058:1058:1058) (1067:1067:1067))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1027:1027:1027) (1030:1030:1030))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (312:312:312) (377:377:377))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1037:1037:1037) (1044:1044:1044))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1042:1042:1042) (1049:1049:1049))
        (PORT asdata (597:597:597) (669:669:669))
        (PORT ena (970:970:970) (1071:1071:1071))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1042:1042:1042) (1049:1049:1049))
        (PORT asdata (598:598:598) (671:671:671))
        (PORT ena (969:969:969) (1073:1073:1073))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[10\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (206:206:206) (264:264:264))
        (PORT datab (397:397:397) (479:479:479))
        (PORT datac (193:193:193) (244:244:244))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (177:177:177) (167:167:167))
        (IOPATH datac combout (114:114:114) (117:117:117))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1058:1058:1058) (1067:1067:1067))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (1364:1364:1364) (1550:1550:1550))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (125:125:125) (176:176:176))
        (PORT datab (123:123:123) (171:171:171))
        (PORT datad (483:483:483) (546:546:546))
        (IOPATH dataa combout (158:158:158) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1058:1058:1058) (1067:1067:1067))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1027:1027:1027) (1030:1030:1030))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (126:126:126) (175:175:175))
        (PORT datac (110:110:110) (151:151:151))
        (PORT datad (485:485:485) (549:549:549))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1058:1058:1058) (1067:1067:1067))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1027:1027:1027) (1030:1030:1030))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (123:123:123) (170:170:170))
        (PORT datac (110:110:110) (150:150:150))
        (PORT datad (484:484:484) (547:547:547))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1058:1058:1058) (1067:1067:1067))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1027:1027:1027) (1030:1030:1030))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (127:127:127) (179:179:179))
        (PORT datab (341:341:341) (416:416:416))
        (PORT datac (472:472:472) (547:547:547))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1051:1051:1051) (1061:1061:1061))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1020:1020:1020) (1023:1023:1023))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1043:1043:1043) (1050:1050:1050))
        (PORT asdata (605:605:605) (684:684:684))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1035:1035:1035) (1042:1042:1042))
        (PORT asdata (496:496:496) (567:567:567))
        (PORT ena (862:862:862) (958:958:958))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1035:1035:1035) (1042:1042:1042))
        (PORT asdata (495:495:495) (566:566:566))
        (PORT ena (1018:1018:1018) (1131:1131:1131))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[6\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (205:205:205) (261:261:261))
        (PORT datac (192:192:192) (243:243:243))
        (PORT datad (230:230:230) (293:293:293))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1051:1051:1051) (1061:1061:1061))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (1408:1408:1408) (1600:1600:1600))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (125:125:125) (174:174:174))
        (PORT datac (474:474:474) (549:549:549))
        (PORT datad (111:111:111) (146:146:146))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1051:1051:1051) (1061:1061:1061))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1020:1020:1020) (1023:1023:1023))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1041:1041:1041) (1048:1048:1048))
        (PORT asdata (294:294:294) (331:331:331))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1035:1035:1035) (1042:1042:1042))
        (PORT asdata (579:579:579) (656:656:656))
        (PORT ena (1018:1018:1018) (1131:1131:1131))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1035:1035:1035) (1042:1042:1042))
        (PORT asdata (580:580:580) (657:657:657))
        (PORT ena (862:862:862) (958:958:958))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[5\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (205:205:205) (260:260:260))
        (PORT datac (189:189:189) (239:239:239))
        (PORT datad (232:232:232) (294:294:294))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1051:1051:1051) (1061:1061:1061))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (1408:1408:1408) (1600:1600:1600))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (123:123:123) (174:174:174))
        (PORT datab (125:125:125) (174:174:174))
        (PORT datac (477:477:477) (554:554:554))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1051:1051:1051) (1061:1061:1061))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1020:1020:1020) (1023:1023:1023))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (535:535:535) (617:617:617))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1043:1043:1043) (1050:1050:1050))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1035:1035:1035) (1042:1042:1042))
        (PORT asdata (496:496:496) (559:559:559))
        (PORT ena (1018:1018:1018) (1131:1131:1131))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1035:1035:1035) (1042:1042:1042))
        (PORT asdata (497:497:497) (560:560:560))
        (PORT ena (862:862:862) (958:958:958))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[4\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (208:208:208) (264:264:264))
        (PORT datac (177:177:177) (226:226:226))
        (PORT datad (232:232:232) (296:296:296))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1051:1051:1051) (1061:1061:1061))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (1408:1408:1408) (1600:1600:1600))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (125:125:125) (177:177:177))
        (PORT datab (124:124:124) (172:172:172))
        (PORT datac (474:474:474) (550:550:550))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1051:1051:1051) (1061:1061:1061))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1020:1020:1020) (1023:1023:1023))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1043:1043:1043) (1050:1050:1050))
        (PORT asdata (464:464:464) (521:521:521))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (418:418:418) (493:493:493))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1035:1035:1035) (1042:1042:1042))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (862:862:862) (958:958:958))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (417:417:417) (493:493:493))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1035:1035:1035) (1042:1042:1042))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (1018:1018:1018) (1131:1131:1131))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (196:196:196) (256:256:256))
        (PORT datab (253:253:253) (321:321:321))
        (PORT datad (188:188:188) (235:235:235))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (149:149:149))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1051:1051:1051) (1061:1061:1061))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (1408:1408:1408) (1600:1600:1600))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (123:123:123) (171:171:171))
        (PORT datac (472:472:472) (547:547:547))
        (PORT datad (111:111:111) (148:148:148))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1051:1051:1051) (1061:1061:1061))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1020:1020:1020) (1023:1023:1023))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (284:284:284) (341:341:341))
        (IOPATH datac combout (114:114:114) (117:117:117))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1043:1043:1043) (1050:1050:1050))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (344:344:344) (422:422:422))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1035:1035:1035) (1042:1042:1042))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (1018:1018:1018) (1131:1131:1131))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (344:344:344) (422:422:422))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1035:1035:1035) (1042:1042:1042))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (862:862:862) (958:958:958))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (190:190:190) (246:246:246))
        (PORT datac (301:301:301) (356:356:356))
        (PORT datad (234:234:234) (295:295:295))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1051:1051:1051) (1061:1061:1061))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (1408:1408:1408) (1600:1600:1600))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (123:123:123) (174:174:174))
        (PORT datac (471:471:471) (547:547:547))
        (PORT datad (111:111:111) (147:147:147))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1051:1051:1051) (1061:1061:1061))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1020:1020:1020) (1023:1023:1023))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (123:123:123) (172:172:172))
        (PORT datac (476:476:476) (553:553:553))
        (PORT datad (111:111:111) (149:149:149))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1051:1051:1051) (1061:1061:1061))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1020:1020:1020) (1023:1023:1023))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|segment_wrapped_delayed\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (158:158:158))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|segment_wrapped_delayed)
    (DELAY
      (ABSOLUTE
        (PORT clk (1048:1048:1048) (1055:1055:1055))
        (PORT d (36:36:36) (48:48:48))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1035:1035:1035) (1042:1042:1042))
        (PORT asdata (726:726:726) (820:820:820))
        (PORT ena (862:862:862) (958:958:958))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1035:1035:1035) (1042:1042:1042))
        (PORT asdata (728:728:728) (822:822:822))
        (PORT ena (1018:1018:1018) (1131:1131:1131))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (196:196:196) (256:256:256))
        (PORT datab (204:204:204) (261:261:261))
        (PORT datad (230:230:230) (286:286:286))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1051:1051:1051) (1061:1061:1061))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (1408:1408:1408) (1600:1600:1600))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (123:123:123) (171:171:171))
        (PORT datac (474:474:474) (549:549:549))
        (PORT datad (110:110:110) (146:146:146))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1051:1051:1051) (1061:1061:1061))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (1020:1020:1020) (1023:1023:1023))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (799:799:799) (936:936:936))
        (PORT datab (683:683:683) (786:786:786))
        (PORT datad (651:651:651) (758:758:758))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (181:181:181) (184:184:184))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (750:750:750) (867:867:867))
        (PORT datab (375:375:375) (452:452:452))
        (PORT datac (212:212:212) (261:261:261))
        (PORT datad (355:355:355) (425:425:425))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (177:177:177) (167:167:167))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE FPGA\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (97:97:97) (125:125:125))
        (PORT datac (86:86:86) (107:107:107))
        (PORT datad (85:85:85) (101:101:101))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (498:498:498) (592:592:592))
        (PORT datac (451:451:451) (531:531:531))
        (PORT datad (312:312:312) (360:360:360))
        (IOPATH datab combout (156:156:156) (166:166:166))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (1927:1927:1927) (1642:1642:1642))
        (PORT datad (496:496:496) (621:621:621))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg_ena\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (630:630:630) (740:740:740))
        (PORT datad (493:493:493) (616:616:616))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1113:1113:1113) (1124:1124:1124))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (475:475:475) (517:517:517))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (510:510:510) (645:645:645))
        (PORT datad (110:110:110) (146:146:146))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1113:1113:1113) (1124:1124:1124))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (475:475:475) (517:517:517))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (512:512:512) (647:647:647))
        (PORT datad (110:110:110) (146:146:146))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1113:1113:1113) (1124:1124:1124))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (475:475:475) (517:517:517))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (510:510:510) (645:645:645))
        (PORT datad (111:111:111) (148:148:148))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1113:1113:1113) (1124:1124:1124))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (475:475:475) (517:517:517))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[0\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (203:203:203))
        (IOPATH dataa combout (176:176:176) (169:169:169))
        (IOPATH dataa cout (211:211:211) (161:161:161))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[1\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (202:202:202))
        (IOPATH dataa combout (156:156:156) (162:162:162))
        (IOPATH dataa cout (211:211:211) (161:161:161))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[2\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (143:143:143) (202:202:202))
        (IOPATH datab combout (182:182:182) (167:167:167))
        (IOPATH datab cout (213:213:213) (164:164:164))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[0\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (668:668:668) (784:784:784))
        (PORT datab (146:146:146) (200:200:200))
        (PORT datac (313:313:313) (386:386:386))
        (PORT datad (173:173:173) (204:204:204))
        (IOPATH dataa combout (149:149:149) (148:148:148))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1116:1116:1116) (1128:1128:1128))
        (PORT d (36:36:36) (48:48:48))
        (PORT sclr (308:308:308) (358:358:358))
        (PORT ena (480:480:480) (513:513:513))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD sclr (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[3\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (140:140:140) (197:197:197))
        (IOPATH datab combout (156:156:156) (166:166:166))
        (IOPATH datab cout (213:213:213) (164:164:164))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
        (IOPATH cin cout (32:32:32) (32:32:32))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1116:1116:1116) (1128:1128:1128))
        (PORT d (36:36:36) (48:48:48))
        (PORT sclr (308:308:308) (358:358:358))
        (PORT ena (480:480:480) (513:513:513))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD sclr (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (143:143:143) (202:202:202))
        (PORT datac (129:129:129) (183:183:183))
        (PORT datad (134:134:134) (176:176:176))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[4\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datad (121:121:121) (164:164:164))
        (IOPATH datad combout (65:65:65) (60:60:60))
        (IOPATH cin combout (178:178:178) (194:194:194))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1116:1116:1116) (1128:1128:1128))
        (PORT d (36:36:36) (48:48:48))
        (PORT sclr (308:308:308) (358:358:358))
        (PORT ena (480:480:480) (513:513:513))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD sclr (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[0\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (199:199:199))
        (PORT datab (110:110:110) (139:139:139))
        (PORT datac (286:286:286) (324:324:324))
        (PORT datad (125:125:125) (165:165:165))
        (IOPATH dataa combout (149:149:149) (148:148:148))
        (IOPATH datab combout (156:156:156) (149:149:149))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1116:1116:1116) (1128:1128:1128))
        (PORT d (36:36:36) (48:48:48))
        (PORT sclr (308:308:308) (358:358:358))
        (PORT ena (480:480:480) (513:513:513))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD sclr (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1116:1116:1116) (1128:1128:1128))
        (PORT d (36:36:36) (48:48:48))
        (PORT sclr (308:308:308) (358:358:358))
        (PORT ena (480:480:480) (513:513:513))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD sclr (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (675:675:675) (795:795:795))
        (PORT datab (361:361:361) (431:431:431))
        (PORT datac (651:651:651) (764:764:764))
        (PORT datad (129:129:129) (178:178:178))
        (IOPATH dataa combout (149:149:149) (148:148:148))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (102:102:102) (136:136:136))
        (PORT datab (141:141:141) (199:199:199))
        (PORT datac (128:128:128) (188:188:188))
        (PORT datad (135:135:135) (181:181:181))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (151:151:151) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (199:199:199))
        (PORT datab (139:139:139) (198:198:198))
        (PORT datac (127:127:127) (183:183:183))
        (PORT datad (122:122:122) (165:165:165))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (662:662:662) (777:777:777))
        (PORT datab (191:191:191) (234:234:234))
        (PORT datac (216:216:216) (269:269:269))
        (PORT datad (181:181:181) (212:212:212))
        (IOPATH dataa combout (149:149:149) (148:148:148))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1772:1772:1772) (1498:1498:1498))
        (PORT datab (189:189:189) (230:230:230))
        (PORT datac (646:646:646) (756:756:756))
        (PORT datad (86:86:86) (102:102:102))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\[0\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (663:663:663) (778:778:778))
        (PORT datab (141:141:141) (194:194:194))
        (PORT datac (314:314:314) (387:387:387))
        (PORT datad (177:177:177) (210:210:210))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1110:1110:1110) (1122:1122:1122))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (415:415:415) (448:448:448))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (214:214:214) (279:279:279))
        (PORT datab (362:362:362) (435:435:435))
        (PORT datac (127:127:127) (181:181:181))
        (PORT datad (129:129:129) (175:175:175))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (677:677:677) (796:796:796))
        (PORT datac (650:650:650) (761:761:761))
        (PORT datad (86:86:86) (102:102:102))
        (IOPATH dataa combout (149:149:149) (148:148:148))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1116:1116:1116) (1128:1128:1128))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (509:509:509) (552:552:552))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (264:264:264))
        (PORT datab (125:125:125) (175:175:175))
        (PORT datac (329:329:329) (386:386:386))
        (PORT datad (125:125:125) (168:168:168))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (677:677:677) (797:797:797))
        (PORT datab (664:664:664) (781:781:781))
        (PORT datac (85:85:85) (106:106:106))
        (PORT datad (88:88:88) (105:105:105))
        (IOPATH dataa combout (149:149:149) (148:148:148))
        (IOPATH datab combout (150:150:150) (147:147:147))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1116:1116:1116) (1128:1128:1128))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (509:509:509) (552:552:552))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (102:102:102) (135:135:135))
        (PORT datab (141:141:141) (199:199:199))
        (PORT datac (128:128:128) (188:188:188))
        (PORT datad (135:135:135) (181:181:181))
        (IOPATH dataa combout (150:150:150) (152:152:152))
        (IOPATH datab combout (151:151:151) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (125:125:125) (176:176:176))
        (PORT datab (362:362:362) (434:434:434))
        (PORT datac (286:286:286) (323:323:323))
        (PORT datad (88:88:88) (104:104:104))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1116:1116:1116) (1128:1128:1128))
        (PORT d (36:36:36) (48:48:48))
        (PORT ena (509:509:509) (552:552:552))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (393:393:393))
        (PORT datab (329:329:329) (401:401:401))
        (PORT datac (305:305:305) (368:368:368))
        (PORT datad (461:461:461) (537:537:537))
        (IOPATH dataa combout (156:156:156) (152:152:152))
        (IOPATH datab combout (158:158:158) (156:156:156))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (129:129:129) (183:183:183))
        (PORT datab (503:503:503) (597:597:597))
        (PORT datac (91:91:91) (116:116:116))
        (PORT datad (90:90:90) (109:109:109))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (177:177:177) (167:167:167))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (498:498:498) (592:592:592))
        (PORT datac (308:308:308) (372:372:372))
        (PORT datad (88:88:88) (105:105:105))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datac combout (114:114:114) (117:117:117))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (129:129:129) (182:182:182))
        (PORT datab (504:504:504) (598:598:598))
        (PORT datac (91:91:91) (116:116:116))
        (PORT datad (90:90:90) (109:109:109))
        (IOPATH dataa combout (159:159:159) (152:152:152))
        (IOPATH datab combout (177:177:177) (167:167:167))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (390:390:390))
        (PORT datab (97:97:97) (124:124:124))
        (PORT datac (308:308:308) (372:372:372))
        (PORT datad (88:88:88) (105:105:105))
        (IOPATH dataa combout (149:149:149) (148:148:148))
        (IOPATH datab combout (156:156:156) (166:166:166))
        (IOPATH datac combout (114:114:114) (118:118:118))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo)
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1116:1116:1116))
        (PORT d (36:36:36) (48:48:48))
        (PORT clrn (945:945:945) (1054:1054:1054))
        (PORT ena (585:585:585) (621:621:621))
        (IOPATH (posedge clk) q (103:103:103) (103:103:103))
        (IOPATH (negedge clrn) q (106:106:106) (106:106:106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (82:82:82))
      (HOLD ena (posedge clk) (82:82:82))
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (109:109:109) (145:145:145))
        (IOPATH datad combout (65:65:65) (60:60:60))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|clr_reg\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (290:290:290) (348:348:348))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[0\]\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (303:303:303) (357:357:357))
      )
    )
  )
)
