// Seed: 485840595
module module_0 (
    input  tri1  id_0,
    input  uwire id_1,
    input  wand  id_2,
    output wire  id_3
);
  tri1 id_5 = -1'b0;
endmodule
module module_1 #(
    parameter id_1 = 32'd52,
    parameter id_3 = 32'd50,
    parameter id_5 = 32'd62,
    parameter id_9 = 32'd82
) (
    input wor id_0,
    input supply1 _id_1,
    input tri1 id_2,
    input wire _id_3,
    output wor id_4,
    input wor _id_5,
    output uwire id_6
);
  wire [1 : id_5] id_8;
  wire [id_5  ==  {  id_1  {  (  (  id_3  )  )  }  } : 1] _id_9;
  wire id_10;
  logic [id_9  ^  1  -  id_3 : 1] id_11;
  ;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_0,
      id_4
  );
  assign modCall_1.id_3 = 0;
endmodule
