INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio9_vs/Esercizio9_vs.srcs/sim_1/new/AtoB_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AtoB_tb'
