ftp帳號(FTP number): 4108064101

通過gate-level simulation之cell area report：CONV_syn.v
通過gate-level simulation之clock cycle time (ns)：9.0

--- RTL category---
使用之HDL模擬器名稱(HDL simulator ):  ncverilog
RTL檔案名稱(RTL filename): CONV.v           

--- Pre-layout gate-level ---
gate-level檔案名稱(gate_level filename):   
gate-level sdf filename:                   
design compiler合成資料庫(dc library):     

-----注意事項(annotation)--------------------------------------------------------
 (其餘注意事項依各參賽隊伍的需求填寫)
