<dec f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='736' type='const llvm::CodeGenRegisterClass * llvm::CodeGenRegBank::getMinimalPhysRegClass(llvm::Record * RegRecord, llvm::ValueTypeByHwMode * VT = nullptr)'/>
<doc f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='731'>// Analog of TargetRegisterInfo::getMinimalPhysRegClass. Unlike
    // getRegClassForRegister, this tries to find the smallest class containing
    // the physical register. If \p VT is specified, it will only find classes
    // with a matching type</doc>
<def f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='2388' ll='2401' type='const llvm::CodeGenRegisterClass * llvm::CodeGenRegBank::getMinimalPhysRegClass(llvm::Record * RegRecord, llvm::ValueTypeByHwMode * VT = nullptr)'/>
<use f='llvm/llvm/utils/TableGen/GlobalISelEmitter.cpp' l='4252' u='c' c='_ZN12_GLOBAL__N_117GlobalISelEmitter18importChildMatcherERNS_11RuleMatcherERNS_18InstructionMatcherEPKN4llvm15TreePatternNodeEbbjRj'/>
