// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition"

// DATE "05/04/2014 17:12:41"

// 
// Device: Altera EP2AGX45DF29I5 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module rle (
	clk,
	nreset,
	start,
	message_addr,
	message_size,
	rle_addr,
	rle_size,
	done,
	port_A_clk,
	port_A_data_in,
	port_A_data_out,
	port_A_addr,
	port_A_we);
input 	clk;
input 	nreset;
input 	start;
input 	[31:0] message_addr;
input 	[31:0] message_size;
input 	[31:0] rle_addr;
output 	[31:0] rle_size;
output 	done;
output 	port_A_clk;
output 	[31:0] port_A_data_in;
input 	[31:0] port_A_data_out;
output 	[15:0] port_A_addr;
output 	port_A_we;

// Design Ports Information
// rle_size[0]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rle_size[1]	=>  Location: PIN_AC16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rle_size[2]	=>  Location: PIN_E4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rle_size[3]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rle_size[4]	=>  Location: PIN_K5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rle_size[5]	=>  Location: PIN_K4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rle_size[6]	=>  Location: PIN_K9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rle_size[7]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rle_size[8]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rle_size[9]	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rle_size[10]	=>  Location: PIN_A2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rle_size[11]	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rle_size[12]	=>  Location: PIN_H7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rle_size[13]	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rle_size[14]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rle_size[15]	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rle_size[16]	=>  Location: PIN_E3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rle_size[17]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rle_size[18]	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rle_size[19]	=>  Location: PIN_F3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rle_size[20]	=>  Location: PIN_K10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rle_size[21]	=>  Location: PIN_G3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rle_size[22]	=>  Location: PIN_AA3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rle_size[23]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rle_size[24]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rle_size[25]	=>  Location: PIN_F5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rle_size[26]	=>  Location: PIN_J4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rle_size[27]	=>  Location: PIN_W5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rle_size[28]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rle_size[29]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rle_size[30]	=>  Location: PIN_K6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rle_size[31]	=>  Location: PIN_W4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// done	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_A_clk	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_A_data_in[0]	=>  Location: PIN_AA4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_A_data_in[1]	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_A_data_in[2]	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_A_data_in[3]	=>  Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_A_data_in[4]	=>  Location: PIN_G7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_A_data_in[5]	=>  Location: PIN_H6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_A_data_in[6]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_A_data_in[7]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_A_data_in[8]	=>  Location: PIN_D3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_A_data_in[9]	=>  Location: PIN_T6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_A_data_in[10]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_A_data_in[11]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_A_data_in[12]	=>  Location: PIN_AB1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_A_data_in[13]	=>  Location: PIN_AD3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_A_data_in[14]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_A_data_in[15]	=>  Location: PIN_V1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_A_data_in[16]	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_A_data_in[17]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_A_data_in[18]	=>  Location: PIN_J8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_A_data_in[19]	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_A_data_in[20]	=>  Location: PIN_H4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_A_data_in[21]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_A_data_in[22]	=>  Location: PIN_J2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_A_data_in[23]	=>  Location: PIN_H3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_A_data_in[24]	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_A_data_in[25]	=>  Location: PIN_J5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_A_data_in[26]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_A_data_in[27]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_A_data_in[28]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_A_data_in[29]	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_A_data_in[30]	=>  Location: PIN_AC3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_A_data_in[31]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_A_addr[0]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_A_addr[1]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_A_addr[2]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_A_addr[3]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_A_addr[4]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_A_addr[5]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_A_addr[6]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_A_addr[7]	=>  Location: PIN_G4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_A_addr[8]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_A_addr[9]	=>  Location: PIN_G5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_A_addr[10]	=>  Location: PIN_Y1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_A_addr[11]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_A_addr[12]	=>  Location: PIN_T1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_A_addr[13]	=>  Location: PIN_AC1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_A_addr[14]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_A_addr[15]	=>  Location: PIN_AD1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_A_we	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// message_size[31]	=>  Location: PIN_AE21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// message_size[30]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// message_size[29]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// message_size[28]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// message_size[27]	=>  Location: PIN_AH13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// message_size[26]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// message_size[25]	=>  Location: PIN_AH11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// message_size[24]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// message_size[23]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// message_size[22]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// message_size[21]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// message_size[20]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// message_size[19]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// message_size[18]	=>  Location: PIN_J11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// message_size[17]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// message_size[16]	=>  Location: PIN_AE6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// message_size[15]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// message_size[14]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// message_size[13]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// message_size[12]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// message_size[11]	=>  Location: PIN_K14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// message_size[10]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// message_size[9]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// message_size[8]	=>  Location: PIN_AD4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// message_size[7]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// message_size[6]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// message_size[5]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// message_size[4]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// message_size[3]	=>  Location: PIN_W12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// message_size[2]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// message_size[1]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// message_size[0]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rle_addr[0]	=>  Location: PIN_AD21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rle_addr[1]	=>  Location: PIN_AC19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rle_addr[2]	=>  Location: PIN_AC23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rle_addr[3]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rle_addr[4]	=>  Location: PIN_W13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rle_addr[5]	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rle_addr[6]	=>  Location: PIN_G24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rle_addr[7]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rle_addr[8]	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rle_addr[9]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rle_addr[10]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rle_addr[11]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rle_addr[12]	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rle_addr[13]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rle_addr[14]	=>  Location: PIN_K13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rle_addr[15]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rle_addr[31]	=>  Location: PIN_K12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rle_addr[30]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rle_addr[29]	=>  Location: PIN_AF7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rle_addr[28]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rle_addr[27]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rle_addr[26]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rle_addr[25]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rle_addr[24]	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rle_addr[23]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rle_addr[22]	=>  Location: PIN_AH5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rle_addr[21]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rle_addr[20]	=>  Location: PIN_AE8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rle_addr[19]	=>  Location: PIN_L19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rle_addr[18]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rle_addr[17]	=>  Location: PIN_V24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rle_addr[16]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// message_addr[31]	=>  Location: PIN_AE5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// message_addr[30]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// message_addr[29]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// message_addr[28]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// message_addr[27]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// message_addr[26]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// message_addr[25]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// message_addr[24]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// message_addr[23]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// message_addr[22]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// message_addr[21]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// message_addr[20]	=>  Location: PIN_W11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// message_addr[19]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// message_addr[18]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// message_addr[17]	=>  Location: PIN_AG1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// message_addr[16]	=>  Location: PIN_AG9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nreset	=>  Location: PIN_U5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// message_addr[0]	=>  Location: PIN_W3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// message_addr[1]	=>  Location: PIN_AE1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// message_addr[2]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// message_addr[3]	=>  Location: PIN_V3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// message_addr[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// message_addr[5]	=>  Location: PIN_K11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// message_addr[6]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// message_addr[7]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// message_addr[8]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// message_addr[9]	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// message_addr[10]	=>  Location: PIN_AB3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// message_addr[11]	=>  Location: PIN_AB2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// message_addr[12]	=>  Location: PIN_M4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// message_addr[13]	=>  Location: PIN_AA1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// message_addr[14]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// message_addr[15]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// start	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_A_data_out[24]	=>  Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_A_data_out[25]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_A_data_out[26]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_A_data_out[27]	=>  Location: PIN_P5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_A_data_out[28]	=>  Location: PIN_U4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_A_data_out[29]	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_A_data_out[30]	=>  Location: PIN_U3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_A_data_out[31]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_A_data_out[16]	=>  Location: PIN_D4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_A_data_out[17]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_A_data_out[18]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_A_data_out[19]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_A_data_out[20]	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_A_data_out[21]	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_A_data_out[22]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_A_data_out[23]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_A_data_out[8]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_A_data_out[9]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_A_data_out[10]	=>  Location: PIN_N4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_A_data_out[11]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_A_data_out[12]	=>  Location: PIN_AC2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_A_data_out[13]	=>  Location: PIN_G6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_A_data_out[14]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_A_data_out[15]	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_A_data_out[0]	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_A_data_out[1]	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_A_data_out[2]	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_A_data_out[3]	=>  Location: PIN_J3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_A_data_out[4]	=>  Location: PIN_P4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_A_data_out[5]	=>  Location: PIN_K3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_A_data_out[6]	=>  Location: PIN_W1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_A_data_out[7]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("rle_5_900mv_-40c_v_slow.sdo");
// synopsys translate_on

wire \message_size[31]~input_o ;
wire \message_size[30]~input_o ;
wire \message_size[29]~input_o ;
wire \message_size[28]~input_o ;
wire \message_size[27]~input_o ;
wire \message_size[26]~input_o ;
wire \message_size[25]~input_o ;
wire \message_size[24]~input_o ;
wire \message_size[23]~input_o ;
wire \message_size[22]~input_o ;
wire \message_size[21]~input_o ;
wire \message_size[20]~input_o ;
wire \message_size[19]~input_o ;
wire \message_size[18]~input_o ;
wire \message_size[17]~input_o ;
wire \message_size[16]~input_o ;
wire \message_size[15]~input_o ;
wire \message_size[14]~input_o ;
wire \message_size[13]~input_o ;
wire \message_size[12]~input_o ;
wire \message_size[11]~input_o ;
wire \message_size[10]~input_o ;
wire \message_size[9]~input_o ;
wire \message_size[8]~input_o ;
wire \message_size[7]~input_o ;
wire \message_size[6]~input_o ;
wire \message_size[5]~input_o ;
wire \message_size[4]~input_o ;
wire \message_size[3]~input_o ;
wire \message_size[2]~input_o ;
wire \message_size[1]~input_o ;
wire \message_size[0]~input_o ;
wire \rle_addr[0]~input_o ;
wire \rle_addr[1]~input_o ;
wire \rle_addr[2]~input_o ;
wire \rle_addr[3]~input_o ;
wire \rle_addr[4]~input_o ;
wire \rle_addr[5]~input_o ;
wire \rle_addr[6]~input_o ;
wire \rle_addr[7]~input_o ;
wire \rle_addr[8]~input_o ;
wire \rle_addr[9]~input_o ;
wire \rle_addr[10]~input_o ;
wire \rle_addr[11]~input_o ;
wire \rle_addr[12]~input_o ;
wire \rle_addr[13]~input_o ;
wire \rle_addr[14]~input_o ;
wire \rle_addr[15]~input_o ;
wire \rle_addr[31]~input_o ;
wire \rle_addr[30]~input_o ;
wire \rle_addr[29]~input_o ;
wire \rle_addr[28]~input_o ;
wire \rle_addr[27]~input_o ;
wire \rle_addr[26]~input_o ;
wire \rle_addr[25]~input_o ;
wire \rle_addr[24]~input_o ;
wire \rle_addr[23]~input_o ;
wire \rle_addr[22]~input_o ;
wire \rle_addr[21]~input_o ;
wire \rle_addr[20]~input_o ;
wire \rle_addr[19]~input_o ;
wire \rle_addr[18]~input_o ;
wire \rle_addr[17]~input_o ;
wire \rle_addr[16]~input_o ;
wire \message_addr[31]~input_o ;
wire \message_addr[30]~input_o ;
wire \message_addr[29]~input_o ;
wire \message_addr[28]~input_o ;
wire \message_addr[27]~input_o ;
wire \message_addr[26]~input_o ;
wire \message_addr[25]~input_o ;
wire \message_addr[24]~input_o ;
wire \message_addr[23]~input_o ;
wire \message_addr[22]~input_o ;
wire \message_addr[21]~input_o ;
wire \message_addr[20]~input_o ;
wire \message_addr[19]~input_o ;
wire \message_addr[18]~input_o ;
wire \message_addr[17]~input_o ;
wire \message_addr[16]~input_o ;
wire \rle_size[0]~output_o ;
wire \rle_size[1]~output_o ;
wire \rle_size[2]~output_o ;
wire \rle_size[3]~output_o ;
wire \rle_size[4]~output_o ;
wire \rle_size[5]~output_o ;
wire \rle_size[6]~output_o ;
wire \rle_size[7]~output_o ;
wire \rle_size[8]~output_o ;
wire \rle_size[9]~output_o ;
wire \rle_size[10]~output_o ;
wire \rle_size[11]~output_o ;
wire \rle_size[12]~output_o ;
wire \rle_size[13]~output_o ;
wire \rle_size[14]~output_o ;
wire \rle_size[15]~output_o ;
wire \rle_size[16]~output_o ;
wire \rle_size[17]~output_o ;
wire \rle_size[18]~output_o ;
wire \rle_size[19]~output_o ;
wire \rle_size[20]~output_o ;
wire \rle_size[21]~output_o ;
wire \rle_size[22]~output_o ;
wire \rle_size[23]~output_o ;
wire \rle_size[24]~output_o ;
wire \rle_size[25]~output_o ;
wire \rle_size[26]~output_o ;
wire \rle_size[27]~output_o ;
wire \rle_size[28]~output_o ;
wire \rle_size[29]~output_o ;
wire \rle_size[30]~output_o ;
wire \rle_size[31]~output_o ;
wire \done~output_o ;
wire \port_A_clk~output_o ;
wire \port_A_data_in[0]~output_o ;
wire \port_A_data_in[1]~output_o ;
wire \port_A_data_in[2]~output_o ;
wire \port_A_data_in[3]~output_o ;
wire \port_A_data_in[4]~output_o ;
wire \port_A_data_in[5]~output_o ;
wire \port_A_data_in[6]~output_o ;
wire \port_A_data_in[7]~output_o ;
wire \port_A_data_in[8]~output_o ;
wire \port_A_data_in[9]~output_o ;
wire \port_A_data_in[10]~output_o ;
wire \port_A_data_in[11]~output_o ;
wire \port_A_data_in[12]~output_o ;
wire \port_A_data_in[13]~output_o ;
wire \port_A_data_in[14]~output_o ;
wire \port_A_data_in[15]~output_o ;
wire \port_A_data_in[16]~output_o ;
wire \port_A_data_in[17]~output_o ;
wire \port_A_data_in[18]~output_o ;
wire \port_A_data_in[19]~output_o ;
wire \port_A_data_in[20]~output_o ;
wire \port_A_data_in[21]~output_o ;
wire \port_A_data_in[22]~output_o ;
wire \port_A_data_in[23]~output_o ;
wire \port_A_data_in[24]~output_o ;
wire \port_A_data_in[25]~output_o ;
wire \port_A_data_in[26]~output_o ;
wire \port_A_data_in[27]~output_o ;
wire \port_A_data_in[28]~output_o ;
wire \port_A_data_in[29]~output_o ;
wire \port_A_data_in[30]~output_o ;
wire \port_A_data_in[31]~output_o ;
wire \port_A_addr[0]~output_o ;
wire \port_A_addr[1]~output_o ;
wire \port_A_addr[2]~output_o ;
wire \port_A_addr[3]~output_o ;
wire \port_A_addr[4]~output_o ;
wire \port_A_addr[5]~output_o ;
wire \port_A_addr[6]~output_o ;
wire \port_A_addr[7]~output_o ;
wire \port_A_addr[8]~output_o ;
wire \port_A_addr[9]~output_o ;
wire \port_A_addr[10]~output_o ;
wire \port_A_addr[11]~output_o ;
wire \port_A_addr[12]~output_o ;
wire \port_A_addr[13]~output_o ;
wire \port_A_addr[14]~output_o ;
wire \port_A_addr[15]~output_o ;
wire \port_A_we~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \Add6~1_sumout ;
wire \Add0~1_sumout ;
wire \nreset~input_o ;
wire \start~input_o ;
wire \startcheck~0_combout ;
wire \startcheck~q ;
wire \rle_size[2]~1_combout ;
wire \temp[16]~feeder_combout ;
wire \temp[0]~feeder_combout ;
wire \Add0~2 ;
wire \Add0~5_sumout ;
wire \Add0~6 ;
wire \Add0~9_sumout ;
wire \temp[18]~feeder_combout ;
wire \temp[2]~feeder_combout ;
wire \Add0~10 ;
wire \Add0~13_sumout ;
wire \Add0~14 ;
wire \Add0~17_sumout ;
wire \Add0~18 ;
wire \Add0~21_sumout ;
wire \Add0~22 ;
wire \Add0~25_sumout ;
wire \Add0~26 ;
wire \Add0~29_sumout ;
wire \temp[7]~feeder_combout ;
wire \temp[3]~feeder_combout ;
wire \temp[5]~feeder_combout ;
wire \temp[4]~feeder_combout ;
wire \temp[22]~feeder_combout ;
wire \Equal3~0_combout ;
wire \temp[6]~0_combout ;
wire \Equal3~1_combout ;
wire \rle_size~0_combout ;
wire \rle_size[2]~reg0_q ;
wire \Add6~2 ;
wire \Add6~5_sumout ;
wire \rle_size~2_combout ;
wire \rle_size[3]~reg0_q ;
wire \Add6~6 ;
wire \Add6~9_sumout ;
wire \rle_size~3_combout ;
wire \rle_size[4]~reg0_q ;
wire \Add6~10 ;
wire \Add6~13_sumout ;
wire \rle_size~4_combout ;
wire \rle_size[5]~reg0_q ;
wire \Add6~14 ;
wire \Add6~17_sumout ;
wire \rle_size~5_combout ;
wire \rle_size[6]~reg0_q ;
wire \Add6~18 ;
wire \Add6~21_sumout ;
wire \rle_size~6_combout ;
wire \rle_size[7]~reg0_q ;
wire \Add6~22 ;
wire \Add6~25_sumout ;
wire \rle_size~7_combout ;
wire \rle_size[8]~reg0_q ;
wire \Add6~26 ;
wire \Add6~29_sumout ;
wire \rle_size~8_combout ;
wire \rle_size[9]~reg0_q ;
wire \Add6~30 ;
wire \Add6~33_sumout ;
wire \rle_size~9_combout ;
wire \rle_size[10]~reg0_q ;
wire \Add6~34 ;
wire \Add6~37_sumout ;
wire \rle_size~10_combout ;
wire \rle_size[11]~reg0_q ;
wire \Add6~38 ;
wire \Add6~41_sumout ;
wire \rle_size~11_combout ;
wire \rle_size[12]~reg0_q ;
wire \Add6~42 ;
wire \Add6~45_sumout ;
wire \rle_size~12_combout ;
wire \rle_size[13]~reg0_q ;
wire \Add6~46 ;
wire \Add6~49_sumout ;
wire \rle_size~13_combout ;
wire \rle_size[14]~reg0_q ;
wire \Add6~50 ;
wire \Add6~53_sumout ;
wire \rle_size~14_combout ;
wire \rle_size[15]~reg0_q ;
wire \Add6~54 ;
wire \Add6~57_sumout ;
wire \rle_size~15_combout ;
wire \rle_size[16]~reg0_q ;
wire \Add6~58 ;
wire \Add6~61_sumout ;
wire \rle_size~16_combout ;
wire \rle_size[17]~reg0_q ;
wire \Add6~62 ;
wire \Add6~65_sumout ;
wire \rle_size~17_combout ;
wire \rle_size[18]~reg0_q ;
wire \Add6~66 ;
wire \Add6~69_sumout ;
wire \rle_size~18_combout ;
wire \rle_size[19]~reg0_q ;
wire \Add6~70 ;
wire \Add6~73_sumout ;
wire \rle_size~19_combout ;
wire \rle_size[20]~reg0_q ;
wire \Add6~74 ;
wire \Add6~77_sumout ;
wire \rle_size~20_combout ;
wire \rle_size[21]~reg0_q ;
wire \Add6~78 ;
wire \Add6~81_sumout ;
wire \rle_size~21_combout ;
wire \rle_size[22]~reg0_q ;
wire \Add6~82 ;
wire \Add6~85_sumout ;
wire \rle_size~22_combout ;
wire \rle_size[23]~reg0_q ;
wire \Add6~86 ;
wire \Add6~89_sumout ;
wire \rle_size~23_combout ;
wire \rle_size[24]~reg0_q ;
wire \Add6~90 ;
wire \Add6~93_sumout ;
wire \rle_size~24_combout ;
wire \rle_size[25]~reg0_q ;
wire \Add6~94 ;
wire \Add6~97_sumout ;
wire \rle_size~25_combout ;
wire \rle_size[26]~reg0_q ;
wire \Add6~98 ;
wire \Add6~101_sumout ;
wire \rle_size~26_combout ;
wire \rle_size[27]~reg0_q ;
wire \Add6~102 ;
wire \Add6~105_sumout ;
wire \rle_size~27_combout ;
wire \rle_size[28]~reg0_q ;
wire \Add6~106 ;
wire \Add6~109_sumout ;
wire \rle_size~28_combout ;
wire \rle_size[29]~reg0_q ;
wire \Add6~110 ;
wire \Add6~113_sumout ;
wire \rle_size~29_combout ;
wire \rle_size[30]~reg0_q ;
wire \Add6~114 ;
wire \Add6~117_sumout ;
wire \rle_size~30_combout ;
wire \rle_size[31]~reg0_q ;
wire \port_A_data_out[16]~input_o ;
wire \Add1~1_sumout ;
wire \Equal0~0_combout ;
wire \shiftcount[0]~0_combout ;
wire \Add1~2 ;
wire \Add1~5_sumout ;
wire \Add1~6 ;
wire \Add1~9_sumout ;
wire \Add1~10 ;
wire \Add1~13_sumout ;
wire \Add1~14 ;
wire \Add1~17_sumout ;
wire \Add1~18 ;
wire \Add1~21_sumout ;
wire \Add1~22 ;
wire \Add1~25_sumout ;
wire \Add1~26 ;
wire \Add1~29_sumout ;
wire \Equal0~1_combout ;
wire \port_A_data_out[8]~input_o ;
wire \initialcounter.010~0_combout ;
wire \initialcounter.010~q ;
wire \port_A_data_out[0]~input_o ;
wire \readin[24]~feeder_combout ;
wire \readin~16_combout ;
wire \readin~8_combout ;
wire \port_A_data_out[24]~input_o ;
wire \readin~0_combout ;
wire \port_A_data_out[25]~input_o ;
wire \port_A_data_out[17]~input_o ;
wire \port_A_data_out[1]~input_o ;
wire \readin[25]~feeder_combout ;
wire \port_A_data_out[9]~input_o ;
wire \readin~17_combout ;
wire \readin~9_combout ;
wire \readin~1_combout ;
wire \temp[41]~feeder_combout ;
wire \temp[25]~feeder_combout ;
wire \port_A_data_out[26]~input_o ;
wire \port_A_data_out[10]~input_o ;
wire \readin[50]~feeder_combout ;
wire \port_A_data_out[2]~input_o ;
wire \readin[26]~feeder_combout ;
wire \readin~18_combout ;
wire \port_A_data_out[18]~input_o ;
wire \readin~10_combout ;
wire \readin~2_combout ;
wire \temp[26]~feeder_combout ;
wire \port_A_data_out[11]~input_o ;
wire \readin[51]~feeder_combout ;
wire \port_A_data_out[3]~input_o ;
wire \readin[27]~feeder_combout ;
wire \readin~19_combout ;
wire \port_A_data_out[19]~input_o ;
wire \readin~11_combout ;
wire \port_A_data_out[27]~input_o ;
wire \readin[35]~feeder_combout ;
wire \readin~3_combout ;
wire \temp[27]~feeder_combout ;
wire \port_A_data_out[12]~input_o ;
wire \port_A_data_out[4]~input_o ;
wire \readin[28]~feeder_combout ;
wire \readin~20_combout ;
wire \port_A_data_out[20]~input_o ;
wire \readin~12_combout ;
wire \port_A_data_out[28]~input_o ;
wire \readin~4_combout ;
wire \temp[44]~feeder_combout ;
wire \temp[28]~feeder_combout ;
wire \port_A_data_out[29]~input_o ;
wire \port_A_data_out[21]~input_o ;
wire \port_A_data_out[13]~input_o ;
wire \port_A_data_out[5]~input_o ;
wire \readin[29]~feeder_combout ;
wire \readin[61]~feeder_combout ;
wire \readin~21_combout ;
wire \readin~13_combout ;
wire \readin[37]~feeder_combout ;
wire \readin~5_combout ;
wire \temp[45]~feeder_combout ;
wire \temp[29]~feeder_combout ;
wire \port_A_data_out[30]~input_o ;
wire \port_A_data_out[22]~input_o ;
wire \port_A_data_out[14]~input_o ;
wire \port_A_data_out[6]~input_o ;
wire \readin[30]~feeder_combout ;
wire \readin[62]~feeder_combout ;
wire \readin~22_combout ;
wire \readin~14_combout ;
wire \readin~6_combout ;
wire \temp[14]~feeder_combout ;
wire \port_A_data_out[31]~input_o ;
wire \port_A_data_out[23]~input_o ;
wire \port_A_data_out[15]~input_o ;
wire \port_A_data_out[7]~input_o ;
wire \readin[31]~feeder_combout ;
wire \readin[63]~feeder_combout ;
wire \readin~23_combout ;
wire \readin~15_combout ;
wire \readin~7_combout ;
wire \temp[47]~feeder_combout ;
wire \temp[15]~feeder_combout ;
wire \message_addr[0]~input_o ;
wire \port_A_addr[0]~reg0_q ;
wire \message_addr[1]~input_o ;
wire \port_A_addr[1]~reg0feeder_combout ;
wire \port_A_addr[1]~reg0_q ;
wire \message_addr[2]~input_o ;
wire \port_A_addr[2]~reg0feeder_combout ;
wire \port_A_addr[2]~reg0_q ;
wire \message_addr[3]~input_o ;
wire \port_A_addr[3]~reg0feeder_combout ;
wire \port_A_addr[3]~reg0_q ;
wire \message_addr[4]~input_o ;
wire \port_A_addr[4]~reg0_q ;
wire \message_addr[5]~input_o ;
wire \port_A_addr[5]~reg0_q ;
wire \message_addr[6]~input_o ;
wire \port_A_addr[6]~reg0_q ;
wire \message_addr[7]~input_o ;
wire \port_A_addr[7]~reg0_q ;
wire \message_addr[8]~input_o ;
wire \port_A_addr[8]~reg0_q ;
wire \message_addr[9]~input_o ;
wire \port_A_addr[9]~reg0_q ;
wire \message_addr[10]~input_o ;
wire \port_A_addr[10]~reg0feeder_combout ;
wire \port_A_addr[10]~reg0_q ;
wire \message_addr[11]~input_o ;
wire \port_A_addr[11]~reg0_q ;
wire \message_addr[12]~input_o ;
wire \port_A_addr[12]~reg0feeder_combout ;
wire \port_A_addr[12]~reg0_q ;
wire \message_addr[13]~input_o ;
wire \port_A_addr[13]~reg0_q ;
wire \message_addr[14]~input_o ;
wire \port_A_addr[14]~reg0_q ;
wire \message_addr[15]~input_o ;
wire \port_A_addr[15]~reg0_q ;
wire [47:0] temp;
wire [7:0] shiftcount;
wire [63:0] readin;
wire [7:0] bytecount;


// Location: IOOBUF_X30_Y56_N67
arriaii_io_obuf \rle_size[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rle_size[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \rle_size[0]~output .bus_hold = "false";
defparam \rle_size[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N67
arriaii_io_obuf \rle_size[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rle_size[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \rle_size[1]~output .bus_hold = "false";
defparam \rle_size[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y51_N67
arriaii_io_obuf \rle_size[2]~output (
	.i(\rle_size[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rle_size[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \rle_size[2]~output .bus_hold = "false";
defparam \rle_size[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y46_N67
arriaii_io_obuf \rle_size[3]~output (
	.i(\rle_size[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rle_size[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \rle_size[3]~output .bus_hold = "false";
defparam \rle_size[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y39_N5
arriaii_io_obuf \rle_size[4]~output (
	.i(\rle_size[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rle_size[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \rle_size[4]~output .bus_hold = "false";
defparam \rle_size[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y39_N67
arriaii_io_obuf \rle_size[5]~output (
	.i(\rle_size[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rle_size[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \rle_size[5]~output .bus_hold = "false";
defparam \rle_size[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y39_N33
arriaii_io_obuf \rle_size[6]~output (
	.i(\rle_size[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rle_size[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \rle_size[6]~output .bus_hold = "false";
defparam \rle_size[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X55_Y56_N5
arriaii_io_obuf \rle_size[7]~output (
	.i(\rle_size[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rle_size[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \rle_size[7]~output .bus_hold = "false";
defparam \rle_size[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y39_N98
arriaii_io_obuf \rle_size[8]~output (
	.i(\rle_size[8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rle_size[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \rle_size[8]~output .bus_hold = "false";
defparam \rle_size[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y26_N33
arriaii_io_obuf \rle_size[9]~output (
	.i(\rle_size[9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rle_size[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \rle_size[9]~output .bus_hold = "false";
defparam \rle_size[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y46_N36
arriaii_io_obuf \rle_size[10]~output (
	.i(\rle_size[10]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rle_size[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \rle_size[10]~output .bus_hold = "false";
defparam \rle_size[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y19_N67
arriaii_io_obuf \rle_size[11]~output (
	.i(\rle_size[11]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rle_size[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \rle_size[11]~output .bus_hold = "false";
defparam \rle_size[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y48_N36
arriaii_io_obuf \rle_size[12]~output (
	.i(\rle_size[12]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rle_size[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \rle_size[12]~output .bus_hold = "false";
defparam \rle_size[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y31_N2
arriaii_io_obuf \rle_size[13]~output (
	.i(\rle_size[13]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rle_size[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \rle_size[13]~output .bus_hold = "false";
defparam \rle_size[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y56_N95
arriaii_io_obuf \rle_size[14]~output (
	.i(\rle_size[14]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rle_size[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \rle_size[14]~output .bus_hold = "false";
defparam \rle_size[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y34_N67
arriaii_io_obuf \rle_size[15]~output (
	.i(\rle_size[15]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rle_size[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \rle_size[15]~output .bus_hold = "false";
defparam \rle_size[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y49_N98
arriaii_io_obuf \rle_size[16]~output (
	.i(\rle_size[16]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rle_size[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \rle_size[16]~output .bus_hold = "false";
defparam \rle_size[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y46_N98
arriaii_io_obuf \rle_size[17]~output (
	.i(\rle_size[17]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rle_size[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \rle_size[17]~output .bus_hold = "false";
defparam \rle_size[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y34_N36
arriaii_io_obuf \rle_size[18]~output (
	.i(\rle_size[18]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rle_size[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \rle_size[18]~output .bus_hold = "false";
defparam \rle_size[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y49_N67
arriaii_io_obuf \rle_size[19]~output (
	.i(\rle_size[19]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rle_size[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \rle_size[19]~output .bus_hold = "false";
defparam \rle_size[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y56_N33
arriaii_io_obuf \rle_size[20]~output (
	.i(\rle_size[20]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rle_size[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \rle_size[20]~output .bus_hold = "false";
defparam \rle_size[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y48_N67
arriaii_io_obuf \rle_size[21]~output (
	.i(\rle_size[21]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rle_size[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \rle_size[21]~output .bus_hold = "false";
defparam \rle_size[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y10_N67
arriaii_io_obuf \rle_size[22]~output (
	.i(\rle_size[22]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rle_size[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \rle_size[22]~output .bus_hold = "false";
defparam \rle_size[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y56_N67
arriaii_io_obuf \rle_size[23]~output (
	.i(\rle_size[23]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rle_size[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \rle_size[23]~output .bus_hold = "false";
defparam \rle_size[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y12_N98
arriaii_io_obuf \rle_size[24]~output (
	.i(\rle_size[24]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rle_size[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \rle_size[24]~output .bus_hold = "false";
defparam \rle_size[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y51_N5
arriaii_io_obuf \rle_size[25]~output (
	.i(\rle_size[25]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rle_size[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \rle_size[25]~output .bus_hold = "false";
defparam \rle_size[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y37_N98
arriaii_io_obuf \rle_size[26]~output (
	.i(\rle_size[26]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rle_size[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \rle_size[26]~output .bus_hold = "false";
defparam \rle_size[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y12_N2
arriaii_io_obuf \rle_size[27]~output (
	.i(\rle_size[27]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rle_size[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \rle_size[27]~output .bus_hold = "false";
defparam \rle_size[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y56_N36
arriaii_io_obuf \rle_size[28]~output (
	.i(\rle_size[28]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rle_size[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \rle_size[28]~output .bus_hold = "false";
defparam \rle_size[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y23_N67
arriaii_io_obuf \rle_size[29]~output (
	.i(\rle_size[29]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rle_size[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \rle_size[29]~output .bus_hold = "false";
defparam \rle_size[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y30_N98
arriaii_io_obuf \rle_size[30]~output (
	.i(\rle_size[30]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rle_size[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \rle_size[30]~output .bus_hold = "false";
defparam \rle_size[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y12_N67
arriaii_io_obuf \rle_size[31]~output (
	.i(\rle_size[31]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rle_size[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \rle_size[31]~output .bus_hold = "false";
defparam \rle_size[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N33
arriaii_io_obuf \done~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\done~output_o ),
	.obar());
// synopsys translate_off
defparam \done~output .bus_hold = "false";
defparam \done~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N67
arriaii_io_obuf \port_A_clk~output (
	.i(\clk~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_A_clk~output_o ),
	.obar());
// synopsys translate_off
defparam \port_A_clk~output .bus_hold = "false";
defparam \port_A_clk~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y10_N2
arriaii_io_obuf \port_A_data_in[0]~output (
	.i(temp[0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_A_data_in[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_A_data_in[0]~output .bus_hold = "false";
defparam \port_A_data_in[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y49_N2
arriaii_io_obuf \port_A_data_in[1]~output (
	.i(temp[1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_A_data_in[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_A_data_in[1]~output .bus_hold = "false";
defparam \port_A_data_in[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y33_N98
arriaii_io_obuf \port_A_data_in[2]~output (
	.i(temp[2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_A_data_in[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_A_data_in[2]~output .bus_hold = "false";
defparam \port_A_data_in[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y22_N2
arriaii_io_obuf \port_A_data_in[3]~output (
	.i(temp[3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_A_data_in[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_A_data_in[3]~output .bus_hold = "false";
defparam \port_A_data_in[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y56_N64
arriaii_io_obuf \port_A_data_in[4]~output (
	.i(temp[4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_A_data_in[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_A_data_in[4]~output .bus_hold = "false";
defparam \port_A_data_in[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y48_N98
arriaii_io_obuf \port_A_data_in[5]~output (
	.i(temp[5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_A_data_in[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_A_data_in[5]~output .bus_hold = "false";
defparam \port_A_data_in[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y33_N33
arriaii_io_obuf \port_A_data_in[6]~output (
	.i(temp[6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_A_data_in[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_A_data_in[6]~output .bus_hold = "false";
defparam \port_A_data_in[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y56_N2
arriaii_io_obuf \port_A_data_in[7]~output (
	.i(temp[7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_A_data_in[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_A_data_in[7]~output .bus_hold = "false";
defparam \port_A_data_in[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y49_N36
arriaii_io_obuf \port_A_data_in[8]~output (
	.i(temp[8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_A_data_in[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_A_data_in[8]~output .bus_hold = "false";
defparam \port_A_data_in[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y15_N98
arriaii_io_obuf \port_A_data_in[9]~output (
	.i(temp[9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_A_data_in[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_A_data_in[9]~output .bus_hold = "false";
defparam \port_A_data_in[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y21_N98
arriaii_io_obuf \port_A_data_in[10]~output (
	.i(temp[10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_A_data_in[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_A_data_in[10]~output .bus_hold = "false";
defparam \port_A_data_in[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y56_N36
arriaii_io_obuf \port_A_data_in[11]~output (
	.i(temp[11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_A_data_in[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_A_data_in[11]~output .bus_hold = "false";
defparam \port_A_data_in[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y16_N36
arriaii_io_obuf \port_A_data_in[12]~output (
	.i(temp[12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_A_data_in[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_A_data_in[12]~output .bus_hold = "false";
defparam \port_A_data_in[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y9_N5
arriaii_io_obuf \port_A_data_in[13]~output (
	.i(temp[13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_A_data_in[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_A_data_in[13]~output .bus_hold = "false";
defparam \port_A_data_in[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y56_N98
arriaii_io_obuf \port_A_data_in[14]~output (
	.i(temp[14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_A_data_in[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_A_data_in[14]~output .bus_hold = "false";
defparam \port_A_data_in[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y19_N36
arriaii_io_obuf \port_A_data_in[15]~output (
	.i(temp[15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_A_data_in[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_A_data_in[15]~output .bus_hold = "false";
defparam \port_A_data_in[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y36_N67
arriaii_io_obuf \port_A_data_in[16]~output (
	.i(temp[16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_A_data_in[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_A_data_in[16]~output .bus_hold = "false";
defparam \port_A_data_in[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y36_N98
arriaii_io_obuf \port_A_data_in[17]~output (
	.i(temp[17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_A_data_in[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_A_data_in[17]~output .bus_hold = "false";
defparam \port_A_data_in[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y36_N36
arriaii_io_obuf \port_A_data_in[18]~output (
	.i(temp[18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_A_data_in[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_A_data_in[18]~output .bus_hold = "false";
defparam \port_A_data_in[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y18_N2
arriaii_io_obuf \port_A_data_in[19]~output (
	.i(temp[19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_A_data_in[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_A_data_in[19]~output .bus_hold = "false";
defparam \port_A_data_in[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y37_N2
arriaii_io_obuf \port_A_data_in[20]~output (
	.i(temp[20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_A_data_in[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_A_data_in[20]~output .bus_hold = "false";
defparam \port_A_data_in[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y23_N36
arriaii_io_obuf \port_A_data_in[21]~output (
	.i(temp[21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_A_data_in[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_A_data_in[21]~output .bus_hold = "false";
defparam \port_A_data_in[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y31_N98
arriaii_io_obuf \port_A_data_in[22]~output (
	.i(temp[22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_A_data_in[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_A_data_in[22]~output .bus_hold = "false";
defparam \port_A_data_in[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y37_N67
arriaii_io_obuf \port_A_data_in[23]~output (
	.i(temp[23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_A_data_in[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_A_data_in[23]~output .bus_hold = "false";
defparam \port_A_data_in[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y34_N2
arriaii_io_obuf \port_A_data_in[24]~output (
	.i(temp[24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_A_data_in[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_A_data_in[24]~output .bus_hold = "false";
defparam \port_A_data_in[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y37_N36
arriaii_io_obuf \port_A_data_in[25]~output (
	.i(temp[25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_A_data_in[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_A_data_in[25]~output .bus_hold = "false";
defparam \port_A_data_in[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y56_N2
arriaii_io_obuf \port_A_data_in[26]~output (
	.i(temp[26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_A_data_in[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_A_data_in[26]~output .bus_hold = "false";
defparam \port_A_data_in[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y56_N36
arriaii_io_obuf \port_A_data_in[27]~output (
	.i(temp[27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_A_data_in[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_A_data_in[27]~output .bus_hold = "false";
defparam \port_A_data_in[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y25_N2
arriaii_io_obuf \port_A_data_in[28]~output (
	.i(temp[28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_A_data_in[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_A_data_in[28]~output .bus_hold = "false";
defparam \port_A_data_in[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y36_N2
arriaii_io_obuf \port_A_data_in[29]~output (
	.i(temp[29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_A_data_in[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_A_data_in[29]~output .bus_hold = "false";
defparam \port_A_data_in[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y10_N36
arriaii_io_obuf \port_A_data_in[30]~output (
	.i(temp[30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_A_data_in[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_A_data_in[30]~output .bus_hold = "false";
defparam \port_A_data_in[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y25_N36
arriaii_io_obuf \port_A_data_in[31]~output (
	.i(temp[31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_A_data_in[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_A_data_in[31]~output .bus_hold = "false";
defparam \port_A_data_in[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y30_N36
arriaii_io_obuf \port_A_addr[0]~output (
	.i(\port_A_addr[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_A_addr[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_A_addr[0]~output .bus_hold = "false";
defparam \port_A_addr[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y56_N67
arriaii_io_obuf \port_A_addr[1]~output (
	.i(\port_A_addr[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_A_addr[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_A_addr[1]~output .bus_hold = "false";
defparam \port_A_addr[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X55_Y56_N98
arriaii_io_obuf \port_A_addr[2]~output (
	.i(\port_A_addr[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_A_addr[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_A_addr[2]~output .bus_hold = "false";
defparam \port_A_addr[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y13_N67
arriaii_io_obuf \port_A_addr[3]~output (
	.i(\port_A_addr[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_A_addr[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_A_addr[3]~output .bus_hold = "false";
defparam \port_A_addr[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y56_N98
arriaii_io_obuf \port_A_addr[4]~output (
	.i(\port_A_addr[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_A_addr[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_A_addr[4]~output .bus_hold = "false";
defparam \port_A_addr[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y56_N5
arriaii_io_obuf \port_A_addr[5]~output (
	.i(\port_A_addr[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_A_addr[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_A_addr[5]~output .bus_hold = "false";
defparam \port_A_addr[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y56_N98
arriaii_io_obuf \port_A_addr[6]~output (
	.i(\port_A_addr[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_A_addr[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_A_addr[6]~output .bus_hold = "false";
defparam \port_A_addr[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y48_N2
arriaii_io_obuf \port_A_addr[7]~output (
	.i(\port_A_addr[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_A_addr[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_A_addr[7]~output .bus_hold = "false";
defparam \port_A_addr[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y22_N67
arriaii_io_obuf \port_A_addr[8]~output (
	.i(\port_A_addr[8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_A_addr[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_A_addr[8]~output .bus_hold = "false";
defparam \port_A_addr[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y51_N98
arriaii_io_obuf \port_A_addr[9]~output (
	.i(\port_A_addr[9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_A_addr[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_A_addr[9]~output .bus_hold = "false";
defparam \port_A_addr[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y16_N2
arriaii_io_obuf \port_A_addr[10]~output (
	.i(\port_A_addr[10]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_A_addr[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_A_addr[10]~output .bus_hold = "false";
defparam \port_A_addr[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y46_N2
arriaii_io_obuf \port_A_addr[11]~output (
	.i(\port_A_addr[11]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_A_addr[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_A_addr[11]~output .bus_hold = "false";
defparam \port_A_addr[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y23_N2
arriaii_io_obuf \port_A_addr[12]~output (
	.i(\port_A_addr[12]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_A_addr[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_A_addr[12]~output .bus_hold = "false";
defparam \port_A_addr[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y16_N98
arriaii_io_obuf \port_A_addr[13]~output (
	.i(\port_A_addr[13]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_A_addr[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_A_addr[13]~output .bus_hold = "false";
defparam \port_A_addr[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y28_N67
arriaii_io_obuf \port_A_addr[14]~output (
	.i(\port_A_addr[14]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_A_addr[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_A_addr[14]~output .bus_hold = "false";
defparam \port_A_addr[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y15_N5
arriaii_io_obuf \port_A_addr[15]~output (
	.i(\port_A_addr[15]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_A_addr[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_A_addr[15]~output .bus_hold = "false";
defparam \port_A_addr[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X15_Y0_N67
arriaii_io_obuf \port_A_we~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_A_we~output_o ),
	.obar());
// synopsys translate_off
defparam \port_A_we~output .bus_hold = "false";
defparam \port_A_we~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N32
arriaii_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G7
arriaii_clkena \clk~inputclkctrl (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LABCELL_X58_Y38_N0
arriaii_lcell_comb \Add6~1 (
// Equation(s):
// \Add6~1_sumout  = SUM(( VCC ) + ( \rle_size[2]~reg0_q  ) + ( !VCC ))
// \Add6~2  = CARRY(( VCC ) + ( \rle_size[2]~reg0_q  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rle_size[2]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~1_sumout ),
	.cout(\Add6~2 ),
	.shareout());
// synopsys translate_off
defparam \Add6~1 .extended_lut = "off";
defparam \Add6~1 .lut_mask = 64'h0000FF000000FFFF;
defparam \Add6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X58_Y36_N20
arriaii_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( bytecount[0] ) + ( VCC ) + ( !VCC ))
// \Add0~2  = CARRY(( bytecount[0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!bytecount[0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(\Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X59_Y21_N1
arriaii_io_ibuf \nreset~input (
	.i(nreset),
	.ibar(gnd),
	.o(\nreset~input_o ));
// synopsys translate_off
defparam \nreset~input .bus_hold = "false";
defparam \nreset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X59_Y26_N94
arriaii_io_ibuf \start~input (
	.i(start),
	.ibar(gnd),
	.o(\start~input_o ));
// synopsys translate_off
defparam \start~input .bus_hold = "false";
defparam \start~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X57_Y37_N14
arriaii_lcell_comb \startcheck~0 (
// Equation(s):
// \startcheck~0_combout  = ( \startcheck~q  & ( \start~input_o  & ( \nreset~input_o  ) ) ) # ( !\startcheck~q  & ( \start~input_o  & ( \nreset~input_o  ) ) ) # ( \startcheck~q  & ( !\start~input_o  & ( \nreset~input_o  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nreset~input_o ),
	.datad(gnd),
	.datae(!\startcheck~q ),
	.dataf(!\start~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\startcheck~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \startcheck~0 .extended_lut = "off";
defparam \startcheck~0 .lut_mask = 64'h00000F0F0F0F0F0F;
defparam \startcheck~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y37_N15
dffeas startcheck(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\startcheck~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\startcheck~q ),
	.prn(vcc));
// synopsys translate_off
defparam startcheck.is_wysiwyg = "true";
defparam startcheck.power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X57_Y37_N4
arriaii_lcell_comb \rle_size[2]~1 (
// Equation(s):
// \rle_size[2]~1_combout  = ( \nreset~input_o  & ( \startcheck~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\nreset~input_o ),
	.dataf(!\startcheck~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rle_size[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rle_size[2]~1 .extended_lut = "off";
defparam \rle_size[2]~1 .lut_mask = 64'h000000000000FFFF;
defparam \rle_size[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X58_Y36_N21
dffeas \bytecount[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(gnd),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bytecount[0]),
	.prn(vcc));
// synopsys translate_off
defparam \bytecount[0] .is_wysiwyg = "true";
defparam \bytecount[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X58_Y36_N18
arriaii_lcell_comb \temp[16]~feeder (
// Equation(s):
// \temp[16]~feeder_combout  = ( bytecount[0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!bytecount[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\temp[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \temp[16]~feeder .extended_lut = "off";
defparam \temp[16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \temp[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X58_Y36_N19
dffeas \temp[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\temp[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(gnd),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(temp[16]),
	.prn(vcc));
// synopsys translate_off
defparam \temp[16] .is_wysiwyg = "true";
defparam \temp[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X57_Y37_N16
arriaii_lcell_comb \temp[0]~feeder (
// Equation(s):
// \temp[0]~feeder_combout  = ( temp[16] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!temp[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\temp[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \temp[0]~feeder .extended_lut = "off";
defparam \temp[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \temp[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X58_Y36_N22
arriaii_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( bytecount[1] ) + ( GND ) + ( \Add0~2  ))
// \Add0~6  = CARRY(( bytecount[1] ) + ( GND ) + ( \Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!bytecount[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(\Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X58_Y36_N23
dffeas \bytecount[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(gnd),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bytecount[1]),
	.prn(vcc));
// synopsys translate_off
defparam \bytecount[1] .is_wysiwyg = "true";
defparam \bytecount[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y36_N13
dffeas \temp[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(bytecount[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(vcc),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(temp[17]),
	.prn(vcc));
// synopsys translate_off
defparam \temp[17] .is_wysiwyg = "true";
defparam \temp[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y37_N21
dffeas \temp[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(temp[17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\temp[6]~0_combout ),
	.sload(vcc),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(temp[1]),
	.prn(vcc));
// synopsys translate_off
defparam \temp[1] .is_wysiwyg = "true";
defparam \temp[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X58_Y36_N24
arriaii_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( bytecount[2] ) + ( GND ) + ( \Add0~6  ))
// \Add0~10  = CARRY(( bytecount[2] ) + ( GND ) + ( \Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!bytecount[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X58_Y36_N25
dffeas \bytecount[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(gnd),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bytecount[2]),
	.prn(vcc));
// synopsys translate_off
defparam \bytecount[2] .is_wysiwyg = "true";
defparam \bytecount[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X57_Y36_N12
arriaii_lcell_comb \temp[18]~feeder (
// Equation(s):
// \temp[18]~feeder_combout  = ( bytecount[2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!bytecount[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\temp[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \temp[18]~feeder .extended_lut = "off";
defparam \temp[18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \temp[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y36_N13
dffeas \temp[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\temp[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(gnd),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(temp[18]),
	.prn(vcc));
// synopsys translate_off
defparam \temp[18] .is_wysiwyg = "true";
defparam \temp[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X57_Y37_N10
arriaii_lcell_comb \temp[2]~feeder (
// Equation(s):
// \temp[2]~feeder_combout  = ( temp[18] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!temp[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\temp[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \temp[2]~feeder .extended_lut = "off";
defparam \temp[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \temp[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y37_N11
dffeas \temp[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\temp[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\temp[6]~0_combout ),
	.sload(gnd),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(temp[2]),
	.prn(vcc));
// synopsys translate_off
defparam \temp[2] .is_wysiwyg = "true";
defparam \temp[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X58_Y36_N26
arriaii_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( bytecount[3] ) + ( GND ) + ( \Add0~10  ))
// \Add0~14  = CARRY(( bytecount[3] ) + ( GND ) + ( \Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!bytecount[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(\Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X58_Y36_N27
dffeas \bytecount[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(gnd),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bytecount[3]),
	.prn(vcc));
// synopsys translate_off
defparam \bytecount[3] .is_wysiwyg = "true";
defparam \bytecount[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X58_Y36_N28
arriaii_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( bytecount[4] ) + ( GND ) + ( \Add0~14  ))
// \Add0~18  = CARRY(( bytecount[4] ) + ( GND ) + ( \Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!bytecount[4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(\Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X58_Y36_N29
dffeas \bytecount[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(gnd),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bytecount[4]),
	.prn(vcc));
// synopsys translate_off
defparam \bytecount[4] .is_wysiwyg = "true";
defparam \bytecount[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X58_Y36_N30
arriaii_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_sumout  = SUM(( bytecount[5] ) + ( GND ) + ( \Add0~18  ))
// \Add0~22  = CARRY(( bytecount[5] ) + ( GND ) + ( \Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!bytecount[5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~21_sumout ),
	.cout(\Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Add0~21 .extended_lut = "off";
defparam \Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X58_Y36_N31
dffeas \bytecount[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(gnd),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bytecount[5]),
	.prn(vcc));
// synopsys translate_off
defparam \bytecount[5] .is_wysiwyg = "true";
defparam \bytecount[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X58_Y36_N32
arriaii_lcell_comb \Add0~25 (
// Equation(s):
// \Add0~25_sumout  = SUM(( bytecount[6] ) + ( GND ) + ( \Add0~22  ))
// \Add0~26  = CARRY(( bytecount[6] ) + ( GND ) + ( \Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!bytecount[6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~25_sumout ),
	.cout(\Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Add0~25 .extended_lut = "off";
defparam \Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X58_Y36_N33
dffeas \bytecount[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(gnd),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bytecount[6]),
	.prn(vcc));
// synopsys translate_off
defparam \bytecount[6] .is_wysiwyg = "true";
defparam \bytecount[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X58_Y36_N34
arriaii_lcell_comb \Add0~29 (
// Equation(s):
// \Add0~29_sumout  = SUM(( bytecount[7] ) + ( GND ) + ( \Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!bytecount[7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~29 .extended_lut = "off";
defparam \Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X58_Y36_N35
dffeas \bytecount[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(gnd),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bytecount[7]),
	.prn(vcc));
// synopsys translate_off
defparam \bytecount[7] .is_wysiwyg = "true";
defparam \bytecount[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y37_N27
dffeas \temp[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(bytecount[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(vcc),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(temp[23]),
	.prn(vcc));
// synopsys translate_off
defparam \temp[23] .is_wysiwyg = "true";
defparam \temp[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X57_Y37_N24
arriaii_lcell_comb \temp[7]~feeder (
// Equation(s):
// \temp[7]~feeder_combout  = ( temp[23] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!temp[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\temp[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \temp[7]~feeder .extended_lut = "off";
defparam \temp[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \temp[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y37_N25
dffeas \temp[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\temp[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\temp[6]~0_combout ),
	.sload(gnd),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(temp[7]),
	.prn(vcc));
// synopsys translate_off
defparam \temp[7] .is_wysiwyg = "true";
defparam \temp[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y36_N9
dffeas \temp[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(bytecount[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(vcc),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(temp[19]),
	.prn(vcc));
// synopsys translate_off
defparam \temp[19] .is_wysiwyg = "true";
defparam \temp[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X57_Y37_N38
arriaii_lcell_comb \temp[3]~feeder (
// Equation(s):
// \temp[3]~feeder_combout  = ( temp[19] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!temp[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\temp[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \temp[3]~feeder .extended_lut = "off";
defparam \temp[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \temp[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y37_N39
dffeas \temp[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\temp[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\temp[6]~0_combout ),
	.sload(gnd),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(temp[3]),
	.prn(vcc));
// synopsys translate_off
defparam \temp[3] .is_wysiwyg = "true";
defparam \temp[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y36_N39
dffeas \temp[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(bytecount[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(vcc),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(temp[21]),
	.prn(vcc));
// synopsys translate_off
defparam \temp[21] .is_wysiwyg = "true";
defparam \temp[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X57_Y37_N32
arriaii_lcell_comb \temp[5]~feeder (
// Equation(s):
// \temp[5]~feeder_combout  = ( temp[21] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!temp[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\temp[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \temp[5]~feeder .extended_lut = "off";
defparam \temp[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \temp[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y37_N33
dffeas \temp[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\temp[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\temp[6]~0_combout ),
	.sload(gnd),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(temp[5]),
	.prn(vcc));
// synopsys translate_off
defparam \temp[5] .is_wysiwyg = "true";
defparam \temp[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y37_N31
dffeas \temp[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(bytecount[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(vcc),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(temp[20]),
	.prn(vcc));
// synopsys translate_off
defparam \temp[20] .is_wysiwyg = "true";
defparam \temp[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X57_Y37_N8
arriaii_lcell_comb \temp[4]~feeder (
// Equation(s):
// \temp[4]~feeder_combout  = ( temp[20] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!temp[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\temp[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \temp[4]~feeder .extended_lut = "off";
defparam \temp[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \temp[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y37_N9
dffeas \temp[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\temp[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\temp[6]~0_combout ),
	.sload(gnd),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(temp[4]),
	.prn(vcc));
// synopsys translate_off
defparam \temp[4] .is_wysiwyg = "true";
defparam \temp[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X58_Y36_N16
arriaii_lcell_comb \temp[22]~feeder (
// Equation(s):
// \temp[22]~feeder_combout  = ( bytecount[6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!bytecount[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\temp[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \temp[22]~feeder .extended_lut = "off";
defparam \temp[22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \temp[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X58_Y36_N17
dffeas \temp[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\temp[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(gnd),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(temp[22]),
	.prn(vcc));
// synopsys translate_off
defparam \temp[22] .is_wysiwyg = "true";
defparam \temp[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y37_N7
dffeas \temp[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(temp[22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\temp[6]~0_combout ),
	.sload(vcc),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(temp[6]),
	.prn(vcc));
// synopsys translate_off
defparam \temp[6] .is_wysiwyg = "true";
defparam \temp[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X57_Y37_N2
arriaii_lcell_comb \Equal3~0 (
// Equation(s):
// \Equal3~0_combout  = ( !temp[4] & ( !temp[6] & ( (!temp[3] & !temp[5]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!temp[3]),
	.datad(!temp[5]),
	.datae(!temp[4]),
	.dataf(!temp[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal3~0 .extended_lut = "off";
defparam \Equal3~0 .lut_mask = 64'hF000000000000000;
defparam \Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X57_Y37_N22
arriaii_lcell_comb \temp[6]~0 (
// Equation(s):
// \temp[6]~0_combout  = ( \Equal3~0_combout  & ( \startcheck~q  ) ) # ( !\Equal3~0_combout  & ( \startcheck~q  ) ) # ( \Equal3~0_combout  & ( !\startcheck~q  & ( (((temp[7]) # (temp[2])) # (temp[0])) # (temp[1]) ) ) ) # ( !\Equal3~0_combout  & ( 
// !\startcheck~q  ) )

	.dataa(!temp[1]),
	.datab(!temp[0]),
	.datac(!temp[2]),
	.datad(!temp[7]),
	.datae(!\Equal3~0_combout ),
	.dataf(!\startcheck~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\temp[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \temp[6]~0 .extended_lut = "off";
defparam \temp[6]~0 .lut_mask = 64'hFFFF7FFFFFFFFFFF;
defparam \temp[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y37_N17
dffeas \temp[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\temp[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\temp[6]~0_combout ),
	.sload(gnd),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(temp[0]),
	.prn(vcc));
// synopsys translate_off
defparam \temp[0] .is_wysiwyg = "true";
defparam \temp[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X57_Y37_N30
arriaii_lcell_comb \Equal3~1 (
// Equation(s):
// \Equal3~1_combout  = ( !temp[1] & ( \Equal3~0_combout  & ( (!temp[0] & (!temp[2] & !temp[7])) ) ) )

	.dataa(gnd),
	.datab(!temp[0]),
	.datac(!temp[2]),
	.datad(!temp[7]),
	.datae(!temp[1]),
	.dataf(!\Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal3~1 .extended_lut = "off";
defparam \Equal3~1 .lut_mask = 64'h00000000C0000000;
defparam \Equal3~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X57_Y38_N32
arriaii_lcell_comb \rle_size~0 (
// Equation(s):
// \rle_size~0_combout  = ( \Equal3~1_combout  & ( \rle_size[2]~reg0_q  ) ) # ( !\Equal3~1_combout  & ( \Add6~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add6~1_sumout ),
	.datad(!\rle_size[2]~reg0_q ),
	.datae(gnd),
	.dataf(!\Equal3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rle_size~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rle_size~0 .extended_lut = "off";
defparam \rle_size~0 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \rle_size~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y38_N33
dffeas \rle_size[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rle_size~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(gnd),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rle_size[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rle_size[2]~reg0 .is_wysiwyg = "true";
defparam \rle_size[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X58_Y38_N2
arriaii_lcell_comb \Add6~5 (
// Equation(s):
// \Add6~5_sumout  = SUM(( \rle_size[3]~reg0_q  ) + ( GND ) + ( \Add6~2  ))
// \Add6~6  = CARRY(( \rle_size[3]~reg0_q  ) + ( GND ) + ( \Add6~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rle_size[3]~reg0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~5_sumout ),
	.cout(\Add6~6 ),
	.shareout());
// synopsys translate_off
defparam \Add6~5 .extended_lut = "off";
defparam \Add6~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add6~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X57_Y38_N12
arriaii_lcell_comb \rle_size~2 (
// Equation(s):
// \rle_size~2_combout  = ( \Equal3~1_combout  & ( \rle_size[3]~reg0_q  ) ) # ( !\Equal3~1_combout  & ( \Add6~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add6~5_sumout ),
	.datad(!\rle_size[3]~reg0_q ),
	.datae(gnd),
	.dataf(!\Equal3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rle_size~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rle_size~2 .extended_lut = "off";
defparam \rle_size~2 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \rle_size~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y38_N13
dffeas \rle_size[3]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rle_size~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(gnd),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rle_size[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rle_size[3]~reg0 .is_wysiwyg = "true";
defparam \rle_size[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X58_Y38_N4
arriaii_lcell_comb \Add6~9 (
// Equation(s):
// \Add6~9_sumout  = SUM(( \rle_size[4]~reg0_q  ) + ( GND ) + ( \Add6~6  ))
// \Add6~10  = CARRY(( \rle_size[4]~reg0_q  ) + ( GND ) + ( \Add6~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rle_size[4]~reg0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~9_sumout ),
	.cout(\Add6~10 ),
	.shareout());
// synopsys translate_off
defparam \Add6~9 .extended_lut = "off";
defparam \Add6~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add6~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X57_Y38_N10
arriaii_lcell_comb \rle_size~3 (
// Equation(s):
// \rle_size~3_combout  = ( \Add6~9_sumout  & ( (!\Equal3~1_combout ) # (\rle_size[4]~reg0_q ) ) ) # ( !\Add6~9_sumout  & ( (\Equal3~1_combout  & \rle_size[4]~reg0_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Equal3~1_combout ),
	.datad(!\rle_size[4]~reg0_q ),
	.datae(gnd),
	.dataf(!\Add6~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rle_size~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rle_size~3 .extended_lut = "off";
defparam \rle_size~3 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \rle_size~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y38_N11
dffeas \rle_size[4]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rle_size~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(gnd),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rle_size[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rle_size[4]~reg0 .is_wysiwyg = "true";
defparam \rle_size[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X58_Y38_N6
arriaii_lcell_comb \Add6~13 (
// Equation(s):
// \Add6~13_sumout  = SUM(( GND ) + ( \rle_size[5]~reg0_q  ) + ( \Add6~10  ))
// \Add6~14  = CARRY(( GND ) + ( \rle_size[5]~reg0_q  ) + ( \Add6~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rle_size[5]~reg0_q ),
	.datag(gnd),
	.cin(\Add6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~13_sumout ),
	.cout(\Add6~14 ),
	.shareout());
// synopsys translate_off
defparam \Add6~13 .extended_lut = "off";
defparam \Add6~13 .lut_mask = 64'h0000FF0000000000;
defparam \Add6~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X57_Y38_N28
arriaii_lcell_comb \rle_size~4 (
// Equation(s):
// \rle_size~4_combout  = ( \Equal3~1_combout  & ( \rle_size[5]~reg0_q  ) ) # ( !\Equal3~1_combout  & ( \Add6~13_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add6~13_sumout ),
	.datad(!\rle_size[5]~reg0_q ),
	.datae(gnd),
	.dataf(!\Equal3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rle_size~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rle_size~4 .extended_lut = "off";
defparam \rle_size~4 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \rle_size~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y38_N29
dffeas \rle_size[5]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rle_size~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(gnd),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rle_size[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rle_size[5]~reg0 .is_wysiwyg = "true";
defparam \rle_size[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X58_Y38_N8
arriaii_lcell_comb \Add6~17 (
// Equation(s):
// \Add6~17_sumout  = SUM(( GND ) + ( \rle_size[6]~reg0_q  ) + ( \Add6~14  ))
// \Add6~18  = CARRY(( GND ) + ( \rle_size[6]~reg0_q  ) + ( \Add6~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rle_size[6]~reg0_q ),
	.datag(gnd),
	.cin(\Add6~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~17_sumout ),
	.cout(\Add6~18 ),
	.shareout());
// synopsys translate_off
defparam \Add6~17 .extended_lut = "off";
defparam \Add6~17 .lut_mask = 64'h0000FF0000000000;
defparam \Add6~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X57_Y38_N30
arriaii_lcell_comb \rle_size~5 (
// Equation(s):
// \rle_size~5_combout  = ( \Add6~17_sumout  & ( (!\Equal3~1_combout ) # (\rle_size[6]~reg0_q ) ) ) # ( !\Add6~17_sumout  & ( (\Equal3~1_combout  & \rle_size[6]~reg0_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Equal3~1_combout ),
	.datad(!\rle_size[6]~reg0_q ),
	.datae(gnd),
	.dataf(!\Add6~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rle_size~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rle_size~5 .extended_lut = "off";
defparam \rle_size~5 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \rle_size~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y38_N31
dffeas \rle_size[6]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rle_size~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(gnd),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rle_size[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rle_size[6]~reg0 .is_wysiwyg = "true";
defparam \rle_size[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X58_Y38_N10
arriaii_lcell_comb \Add6~21 (
// Equation(s):
// \Add6~21_sumout  = SUM(( \rle_size[7]~reg0_q  ) + ( GND ) + ( \Add6~18  ))
// \Add6~22  = CARRY(( \rle_size[7]~reg0_q  ) + ( GND ) + ( \Add6~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rle_size[7]~reg0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~21_sumout ),
	.cout(\Add6~22 ),
	.shareout());
// synopsys translate_off
defparam \Add6~21 .extended_lut = "off";
defparam \Add6~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add6~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X57_Y38_N8
arriaii_lcell_comb \rle_size~6 (
// Equation(s):
// \rle_size~6_combout  = ( \Equal3~1_combout  & ( \rle_size[7]~reg0_q  ) ) # ( !\Equal3~1_combout  & ( \Add6~21_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add6~21_sumout ),
	.datad(!\rle_size[7]~reg0_q ),
	.datae(gnd),
	.dataf(!\Equal3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rle_size~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rle_size~6 .extended_lut = "off";
defparam \rle_size~6 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \rle_size~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y38_N9
dffeas \rle_size[7]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rle_size~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(gnd),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rle_size[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rle_size[7]~reg0 .is_wysiwyg = "true";
defparam \rle_size[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X58_Y38_N12
arriaii_lcell_comb \Add6~25 (
// Equation(s):
// \Add6~25_sumout  = SUM(( GND ) + ( \rle_size[8]~reg0_q  ) + ( \Add6~22  ))
// \Add6~26  = CARRY(( GND ) + ( \rle_size[8]~reg0_q  ) + ( \Add6~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rle_size[8]~reg0_q ),
	.datag(gnd),
	.cin(\Add6~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~25_sumout ),
	.cout(\Add6~26 ),
	.shareout());
// synopsys translate_off
defparam \Add6~25 .extended_lut = "off";
defparam \Add6~25 .lut_mask = 64'h0000FF0000000000;
defparam \Add6~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X57_Y38_N2
arriaii_lcell_comb \rle_size~7 (
// Equation(s):
// \rle_size~7_combout  = ( \Add6~25_sumout  & ( (!\Equal3~1_combout ) # (\rle_size[8]~reg0_q ) ) ) # ( !\Add6~25_sumout  & ( (\Equal3~1_combout  & \rle_size[8]~reg0_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Equal3~1_combout ),
	.datad(!\rle_size[8]~reg0_q ),
	.datae(gnd),
	.dataf(!\Add6~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rle_size~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rle_size~7 .extended_lut = "off";
defparam \rle_size~7 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \rle_size~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y38_N3
dffeas \rle_size[8]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rle_size~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(gnd),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rle_size[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rle_size[8]~reg0 .is_wysiwyg = "true";
defparam \rle_size[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X58_Y38_N14
arriaii_lcell_comb \Add6~29 (
// Equation(s):
// \Add6~29_sumout  = SUM(( \rle_size[9]~reg0_q  ) + ( GND ) + ( \Add6~26  ))
// \Add6~30  = CARRY(( \rle_size[9]~reg0_q  ) + ( GND ) + ( \Add6~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rle_size[9]~reg0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~29_sumout ),
	.cout(\Add6~30 ),
	.shareout());
// synopsys translate_off
defparam \Add6~29 .extended_lut = "off";
defparam \Add6~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add6~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X57_Y38_N38
arriaii_lcell_comb \rle_size~8 (
// Equation(s):
// \rle_size~8_combout  = ( \Add6~29_sumout  & ( (!\Equal3~1_combout ) # (\rle_size[9]~reg0_q ) ) ) # ( !\Add6~29_sumout  & ( (\Equal3~1_combout  & \rle_size[9]~reg0_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Equal3~1_combout ),
	.datad(!\rle_size[9]~reg0_q ),
	.datae(gnd),
	.dataf(!\Add6~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rle_size~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rle_size~8 .extended_lut = "off";
defparam \rle_size~8 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \rle_size~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y38_N39
dffeas \rle_size[9]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rle_size~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(gnd),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rle_size[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rle_size[9]~reg0 .is_wysiwyg = "true";
defparam \rle_size[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X58_Y38_N16
arriaii_lcell_comb \Add6~33 (
// Equation(s):
// \Add6~33_sumout  = SUM(( GND ) + ( \rle_size[10]~reg0_q  ) + ( \Add6~30  ))
// \Add6~34  = CARRY(( GND ) + ( \rle_size[10]~reg0_q  ) + ( \Add6~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rle_size[10]~reg0_q ),
	.datag(gnd),
	.cin(\Add6~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~33_sumout ),
	.cout(\Add6~34 ),
	.shareout());
// synopsys translate_off
defparam \Add6~33 .extended_lut = "off";
defparam \Add6~33 .lut_mask = 64'h0000FF0000000000;
defparam \Add6~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X57_Y38_N24
arriaii_lcell_comb \rle_size~9 (
// Equation(s):
// \rle_size~9_combout  = ( \Equal3~1_combout  & ( \rle_size[10]~reg0_q  ) ) # ( !\Equal3~1_combout  & ( \Add6~33_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add6~33_sumout ),
	.datad(!\rle_size[10]~reg0_q ),
	.datae(gnd),
	.dataf(!\Equal3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rle_size~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rle_size~9 .extended_lut = "off";
defparam \rle_size~9 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \rle_size~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y38_N25
dffeas \rle_size[10]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rle_size~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(gnd),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rle_size[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rle_size[10]~reg0 .is_wysiwyg = "true";
defparam \rle_size[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X58_Y38_N18
arriaii_lcell_comb \Add6~37 (
// Equation(s):
// \Add6~37_sumout  = SUM(( \rle_size[11]~reg0_q  ) + ( GND ) + ( \Add6~34  ))
// \Add6~38  = CARRY(( \rle_size[11]~reg0_q  ) + ( GND ) + ( \Add6~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rle_size[11]~reg0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~37_sumout ),
	.cout(\Add6~38 ),
	.shareout());
// synopsys translate_off
defparam \Add6~37 .extended_lut = "off";
defparam \Add6~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add6~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X57_Y38_N22
arriaii_lcell_comb \rle_size~10 (
// Equation(s):
// \rle_size~10_combout  = ( \Add6~37_sumout  & ( (!\Equal3~1_combout ) # (\rle_size[11]~reg0_q ) ) ) # ( !\Add6~37_sumout  & ( (\Equal3~1_combout  & \rle_size[11]~reg0_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Equal3~1_combout ),
	.datad(!\rle_size[11]~reg0_q ),
	.datae(gnd),
	.dataf(!\Add6~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rle_size~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rle_size~10 .extended_lut = "off";
defparam \rle_size~10 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \rle_size~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y38_N23
dffeas \rle_size[11]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rle_size~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(gnd),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rle_size[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rle_size[11]~reg0 .is_wysiwyg = "true";
defparam \rle_size[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X58_Y38_N20
arriaii_lcell_comb \Add6~41 (
// Equation(s):
// \Add6~41_sumout  = SUM(( GND ) + ( \rle_size[12]~reg0_q  ) + ( \Add6~38  ))
// \Add6~42  = CARRY(( GND ) + ( \rle_size[12]~reg0_q  ) + ( \Add6~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rle_size[12]~reg0_q ),
	.datag(gnd),
	.cin(\Add6~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~41_sumout ),
	.cout(\Add6~42 ),
	.shareout());
// synopsys translate_off
defparam \Add6~41 .extended_lut = "off";
defparam \Add6~41 .lut_mask = 64'h0000FF0000000000;
defparam \Add6~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X57_Y38_N18
arriaii_lcell_comb \rle_size~11 (
// Equation(s):
// \rle_size~11_combout  = ( \Add6~41_sumout  & ( (!\Equal3~1_combout ) # (\rle_size[12]~reg0_q ) ) ) # ( !\Add6~41_sumout  & ( (\Equal3~1_combout  & \rle_size[12]~reg0_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Equal3~1_combout ),
	.datad(!\rle_size[12]~reg0_q ),
	.datae(gnd),
	.dataf(!\Add6~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rle_size~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rle_size~11 .extended_lut = "off";
defparam \rle_size~11 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \rle_size~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y38_N19
dffeas \rle_size[12]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rle_size~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(gnd),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rle_size[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rle_size[12]~reg0 .is_wysiwyg = "true";
defparam \rle_size[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X58_Y38_N22
arriaii_lcell_comb \Add6~45 (
// Equation(s):
// \Add6~45_sumout  = SUM(( \rle_size[13]~reg0_q  ) + ( GND ) + ( \Add6~42  ))
// \Add6~46  = CARRY(( \rle_size[13]~reg0_q  ) + ( GND ) + ( \Add6~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rle_size[13]~reg0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~45_sumout ),
	.cout(\Add6~46 ),
	.shareout());
// synopsys translate_off
defparam \Add6~45 .extended_lut = "off";
defparam \Add6~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add6~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X57_Y38_N4
arriaii_lcell_comb \rle_size~12 (
// Equation(s):
// \rle_size~12_combout  = ( \Equal3~1_combout  & ( \rle_size[13]~reg0_q  ) ) # ( !\Equal3~1_combout  & ( \Add6~45_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add6~45_sumout ),
	.datad(!\rle_size[13]~reg0_q ),
	.datae(gnd),
	.dataf(!\Equal3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rle_size~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rle_size~12 .extended_lut = "off";
defparam \rle_size~12 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \rle_size~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y38_N5
dffeas \rle_size[13]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rle_size~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(gnd),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rle_size[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rle_size[13]~reg0 .is_wysiwyg = "true";
defparam \rle_size[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X58_Y38_N24
arriaii_lcell_comb \Add6~49 (
// Equation(s):
// \Add6~49_sumout  = SUM(( \rle_size[14]~reg0_q  ) + ( GND ) + ( \Add6~46  ))
// \Add6~50  = CARRY(( \rle_size[14]~reg0_q  ) + ( GND ) + ( \Add6~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rle_size[14]~reg0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~49_sumout ),
	.cout(\Add6~50 ),
	.shareout());
// synopsys translate_off
defparam \Add6~49 .extended_lut = "off";
defparam \Add6~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add6~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X57_Y38_N6
arriaii_lcell_comb \rle_size~13 (
// Equation(s):
// \rle_size~13_combout  = ( \Add6~49_sumout  & ( (!\Equal3~1_combout ) # (\rle_size[14]~reg0_q ) ) ) # ( !\Add6~49_sumout  & ( (\Equal3~1_combout  & \rle_size[14]~reg0_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Equal3~1_combout ),
	.datad(!\rle_size[14]~reg0_q ),
	.datae(gnd),
	.dataf(!\Add6~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rle_size~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rle_size~13 .extended_lut = "off";
defparam \rle_size~13 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \rle_size~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y38_N7
dffeas \rle_size[14]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rle_size~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(gnd),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rle_size[14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rle_size[14]~reg0 .is_wysiwyg = "true";
defparam \rle_size[14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X58_Y38_N26
arriaii_lcell_comb \Add6~53 (
// Equation(s):
// \Add6~53_sumout  = SUM(( GND ) + ( \rle_size[15]~reg0_q  ) + ( \Add6~50  ))
// \Add6~54  = CARRY(( GND ) + ( \rle_size[15]~reg0_q  ) + ( \Add6~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rle_size[15]~reg0_q ),
	.datag(gnd),
	.cin(\Add6~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~53_sumout ),
	.cout(\Add6~54 ),
	.shareout());
// synopsys translate_off
defparam \Add6~53 .extended_lut = "off";
defparam \Add6~53 .lut_mask = 64'h0000FF0000000000;
defparam \Add6~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X57_Y38_N26
arriaii_lcell_comb \rle_size~14 (
// Equation(s):
// \rle_size~14_combout  = ( \Add6~53_sumout  & ( (!\Equal3~1_combout ) # (\rle_size[15]~reg0_q ) ) ) # ( !\Add6~53_sumout  & ( (\Equal3~1_combout  & \rle_size[15]~reg0_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Equal3~1_combout ),
	.datad(!\rle_size[15]~reg0_q ),
	.datae(gnd),
	.dataf(!\Add6~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rle_size~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rle_size~14 .extended_lut = "off";
defparam \rle_size~14 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \rle_size~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y38_N27
dffeas \rle_size[15]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rle_size~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(gnd),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rle_size[15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rle_size[15]~reg0 .is_wysiwyg = "true";
defparam \rle_size[15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X58_Y38_N28
arriaii_lcell_comb \Add6~57 (
// Equation(s):
// \Add6~57_sumout  = SUM(( GND ) + ( \rle_size[16]~reg0_q  ) + ( \Add6~54  ))
// \Add6~58  = CARRY(( GND ) + ( \rle_size[16]~reg0_q  ) + ( \Add6~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rle_size[16]~reg0_q ),
	.datag(gnd),
	.cin(\Add6~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~57_sumout ),
	.cout(\Add6~58 ),
	.shareout());
// synopsys translate_off
defparam \Add6~57 .extended_lut = "off";
defparam \Add6~57 .lut_mask = 64'h0000FF0000000000;
defparam \Add6~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X57_Y38_N14
arriaii_lcell_comb \rle_size~15 (
// Equation(s):
// \rle_size~15_combout  = ( \Add6~57_sumout  & ( (!\Equal3~1_combout ) # (\rle_size[16]~reg0_q ) ) ) # ( !\Add6~57_sumout  & ( (\Equal3~1_combout  & \rle_size[16]~reg0_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Equal3~1_combout ),
	.datad(!\rle_size[16]~reg0_q ),
	.datae(gnd),
	.dataf(!\Add6~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rle_size~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rle_size~15 .extended_lut = "off";
defparam \rle_size~15 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \rle_size~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y38_N15
dffeas \rle_size[16]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rle_size~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(gnd),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rle_size[16]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rle_size[16]~reg0 .is_wysiwyg = "true";
defparam \rle_size[16]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X58_Y38_N30
arriaii_lcell_comb \Add6~61 (
// Equation(s):
// \Add6~61_sumout  = SUM(( GND ) + ( \rle_size[17]~reg0_q  ) + ( \Add6~58  ))
// \Add6~62  = CARRY(( GND ) + ( \rle_size[17]~reg0_q  ) + ( \Add6~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rle_size[17]~reg0_q ),
	.datag(gnd),
	.cin(\Add6~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~61_sumout ),
	.cout(\Add6~62 ),
	.shareout());
// synopsys translate_off
defparam \Add6~61 .extended_lut = "off";
defparam \Add6~61 .lut_mask = 64'h0000FF0000000000;
defparam \Add6~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X57_Y38_N16
arriaii_lcell_comb \rle_size~16 (
// Equation(s):
// \rle_size~16_combout  = ( \Equal3~1_combout  & ( \rle_size[17]~reg0_q  ) ) # ( !\Equal3~1_combout  & ( \Add6~61_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add6~61_sumout ),
	.datad(!\rle_size[17]~reg0_q ),
	.datae(gnd),
	.dataf(!\Equal3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rle_size~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rle_size~16 .extended_lut = "off";
defparam \rle_size~16 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \rle_size~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y38_N17
dffeas \rle_size[17]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rle_size~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(gnd),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rle_size[17]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rle_size[17]~reg0 .is_wysiwyg = "true";
defparam \rle_size[17]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X58_Y38_N32
arriaii_lcell_comb \Add6~65 (
// Equation(s):
// \Add6~65_sumout  = SUM(( GND ) + ( \rle_size[18]~reg0_q  ) + ( \Add6~62  ))
// \Add6~66  = CARRY(( GND ) + ( \rle_size[18]~reg0_q  ) + ( \Add6~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rle_size[18]~reg0_q ),
	.datag(gnd),
	.cin(\Add6~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~65_sumout ),
	.cout(\Add6~66 ),
	.shareout());
// synopsys translate_off
defparam \Add6~65 .extended_lut = "off";
defparam \Add6~65 .lut_mask = 64'h0000FF0000000000;
defparam \Add6~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X57_Y38_N20
arriaii_lcell_comb \rle_size~17 (
// Equation(s):
// \rle_size~17_combout  = ( \Equal3~1_combout  & ( \rle_size[18]~reg0_q  ) ) # ( !\Equal3~1_combout  & ( \Add6~65_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add6~65_sumout ),
	.datad(!\rle_size[18]~reg0_q ),
	.datae(gnd),
	.dataf(!\Equal3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rle_size~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rle_size~17 .extended_lut = "off";
defparam \rle_size~17 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \rle_size~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y38_N21
dffeas \rle_size[18]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rle_size~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(gnd),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rle_size[18]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rle_size[18]~reg0 .is_wysiwyg = "true";
defparam \rle_size[18]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X58_Y38_N34
arriaii_lcell_comb \Add6~69 (
// Equation(s):
// \Add6~69_sumout  = SUM(( \rle_size[19]~reg0_q  ) + ( GND ) + ( \Add6~66  ))
// \Add6~70  = CARRY(( \rle_size[19]~reg0_q  ) + ( GND ) + ( \Add6~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rle_size[19]~reg0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~69_sumout ),
	.cout(\Add6~70 ),
	.shareout());
// synopsys translate_off
defparam \Add6~69 .extended_lut = "off";
defparam \Add6~69 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add6~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X57_Y38_N0
arriaii_lcell_comb \rle_size~18 (
// Equation(s):
// \rle_size~18_combout  = ( \Equal3~1_combout  & ( \rle_size[19]~reg0_q  ) ) # ( !\Equal3~1_combout  & ( \Add6~69_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add6~69_sumout ),
	.datad(!\rle_size[19]~reg0_q ),
	.datae(gnd),
	.dataf(!\Equal3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rle_size~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rle_size~18 .extended_lut = "off";
defparam \rle_size~18 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \rle_size~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y38_N1
dffeas \rle_size[19]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rle_size~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(gnd),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rle_size[19]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rle_size[19]~reg0 .is_wysiwyg = "true";
defparam \rle_size[19]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X58_Y38_N36
arriaii_lcell_comb \Add6~73 (
// Equation(s):
// \Add6~73_sumout  = SUM(( \rle_size[20]~reg0_q  ) + ( GND ) + ( \Add6~70  ))
// \Add6~74  = CARRY(( \rle_size[20]~reg0_q  ) + ( GND ) + ( \Add6~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rle_size[20]~reg0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~73_sumout ),
	.cout(\Add6~74 ),
	.shareout());
// synopsys translate_off
defparam \Add6~73 .extended_lut = "off";
defparam \Add6~73 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add6~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X57_Y38_N36
arriaii_lcell_comb \rle_size~19 (
// Equation(s):
// \rle_size~19_combout  = ( \Equal3~1_combout  & ( \rle_size[20]~reg0_q  ) ) # ( !\Equal3~1_combout  & ( \Add6~73_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add6~73_sumout ),
	.datad(!\rle_size[20]~reg0_q ),
	.datae(gnd),
	.dataf(!\Equal3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rle_size~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rle_size~19 .extended_lut = "off";
defparam \rle_size~19 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \rle_size~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y38_N37
dffeas \rle_size[20]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rle_size~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(gnd),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rle_size[20]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rle_size[20]~reg0 .is_wysiwyg = "true";
defparam \rle_size[20]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X58_Y38_N38
arriaii_lcell_comb \Add6~77 (
// Equation(s):
// \Add6~77_sumout  = SUM(( \rle_size[21]~reg0_q  ) + ( GND ) + ( \Add6~74  ))
// \Add6~78  = CARRY(( \rle_size[21]~reg0_q  ) + ( GND ) + ( \Add6~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rle_size[21]~reg0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~77_sumout ),
	.cout(\Add6~78 ),
	.shareout());
// synopsys translate_off
defparam \Add6~77 .extended_lut = "off";
defparam \Add6~77 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add6~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X57_Y38_N34
arriaii_lcell_comb \rle_size~20 (
// Equation(s):
// \rle_size~20_combout  = ( \Add6~77_sumout  & ( (!\Equal3~1_combout ) # (\rle_size[21]~reg0_q ) ) ) # ( !\Add6~77_sumout  & ( (\Equal3~1_combout  & \rle_size[21]~reg0_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Equal3~1_combout ),
	.datad(!\rle_size[21]~reg0_q ),
	.datae(gnd),
	.dataf(!\Add6~77_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rle_size~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rle_size~20 .extended_lut = "off";
defparam \rle_size~20 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \rle_size~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y38_N35
dffeas \rle_size[21]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rle_size~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(gnd),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rle_size[21]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rle_size[21]~reg0 .is_wysiwyg = "true";
defparam \rle_size[21]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X58_Y37_N20
arriaii_lcell_comb \Add6~81 (
// Equation(s):
// \Add6~81_sumout  = SUM(( \rle_size[22]~reg0_q  ) + ( GND ) + ( \Add6~78  ))
// \Add6~82  = CARRY(( \rle_size[22]~reg0_q  ) + ( GND ) + ( \Add6~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rle_size[22]~reg0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~81_sumout ),
	.cout(\Add6~82 ),
	.shareout());
// synopsys translate_off
defparam \Add6~81 .extended_lut = "off";
defparam \Add6~81 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add6~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X58_Y37_N0
arriaii_lcell_comb \rle_size~21 (
// Equation(s):
// \rle_size~21_combout  = ( \Add6~81_sumout  & ( (!\Equal3~1_combout ) # (\rle_size[22]~reg0_q ) ) ) # ( !\Add6~81_sumout  & ( (\Equal3~1_combout  & \rle_size[22]~reg0_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Equal3~1_combout ),
	.datad(!\rle_size[22]~reg0_q ),
	.datae(gnd),
	.dataf(!\Add6~81_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rle_size~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rle_size~21 .extended_lut = "off";
defparam \rle_size~21 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \rle_size~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X58_Y37_N1
dffeas \rle_size[22]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rle_size~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(gnd),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rle_size[22]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rle_size[22]~reg0 .is_wysiwyg = "true";
defparam \rle_size[22]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X58_Y37_N22
arriaii_lcell_comb \Add6~85 (
// Equation(s):
// \Add6~85_sumout  = SUM(( \rle_size[23]~reg0_q  ) + ( GND ) + ( \Add6~82  ))
// \Add6~86  = CARRY(( \rle_size[23]~reg0_q  ) + ( GND ) + ( \Add6~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rle_size[23]~reg0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~85_sumout ),
	.cout(\Add6~86 ),
	.shareout());
// synopsys translate_off
defparam \Add6~85 .extended_lut = "off";
defparam \Add6~85 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add6~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X58_Y37_N12
arriaii_lcell_comb \rle_size~22 (
// Equation(s):
// \rle_size~22_combout  = ( \Add6~85_sumout  & ( (!\Equal3~1_combout ) # (\rle_size[23]~reg0_q ) ) ) # ( !\Add6~85_sumout  & ( (\Equal3~1_combout  & \rle_size[23]~reg0_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Equal3~1_combout ),
	.datad(!\rle_size[23]~reg0_q ),
	.datae(gnd),
	.dataf(!\Add6~85_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rle_size~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rle_size~22 .extended_lut = "off";
defparam \rle_size~22 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \rle_size~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X58_Y37_N13
dffeas \rle_size[23]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rle_size~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(gnd),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rle_size[23]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rle_size[23]~reg0 .is_wysiwyg = "true";
defparam \rle_size[23]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X58_Y37_N24
arriaii_lcell_comb \Add6~89 (
// Equation(s):
// \Add6~89_sumout  = SUM(( \rle_size[24]~reg0_q  ) + ( GND ) + ( \Add6~86  ))
// \Add6~90  = CARRY(( \rle_size[24]~reg0_q  ) + ( GND ) + ( \Add6~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rle_size[24]~reg0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~89_sumout ),
	.cout(\Add6~90 ),
	.shareout());
// synopsys translate_off
defparam \Add6~89 .extended_lut = "off";
defparam \Add6~89 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add6~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X58_Y37_N18
arriaii_lcell_comb \rle_size~23 (
// Equation(s):
// \rle_size~23_combout  = ( \Add6~89_sumout  & ( (!\Equal3~1_combout ) # (\rle_size[24]~reg0_q ) ) ) # ( !\Add6~89_sumout  & ( (\Equal3~1_combout  & \rle_size[24]~reg0_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Equal3~1_combout ),
	.datad(!\rle_size[24]~reg0_q ),
	.datae(gnd),
	.dataf(!\Add6~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rle_size~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rle_size~23 .extended_lut = "off";
defparam \rle_size~23 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \rle_size~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X58_Y37_N19
dffeas \rle_size[24]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rle_size~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(gnd),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rle_size[24]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rle_size[24]~reg0 .is_wysiwyg = "true";
defparam \rle_size[24]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X58_Y37_N26
arriaii_lcell_comb \Add6~93 (
// Equation(s):
// \Add6~93_sumout  = SUM(( \rle_size[25]~reg0_q  ) + ( GND ) + ( \Add6~90  ))
// \Add6~94  = CARRY(( \rle_size[25]~reg0_q  ) + ( GND ) + ( \Add6~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rle_size[25]~reg0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~93_sumout ),
	.cout(\Add6~94 ),
	.shareout());
// synopsys translate_off
defparam \Add6~93 .extended_lut = "off";
defparam \Add6~93 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add6~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X58_Y37_N4
arriaii_lcell_comb \rle_size~24 (
// Equation(s):
// \rle_size~24_combout  = ( \Add6~93_sumout  & ( (!\Equal3~1_combout ) # (\rle_size[25]~reg0_q ) ) ) # ( !\Add6~93_sumout  & ( (\Equal3~1_combout  & \rle_size[25]~reg0_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Equal3~1_combout ),
	.datad(!\rle_size[25]~reg0_q ),
	.datae(gnd),
	.dataf(!\Add6~93_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rle_size~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rle_size~24 .extended_lut = "off";
defparam \rle_size~24 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \rle_size~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X58_Y37_N5
dffeas \rle_size[25]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rle_size~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(gnd),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rle_size[25]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rle_size[25]~reg0 .is_wysiwyg = "true";
defparam \rle_size[25]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X58_Y37_N28
arriaii_lcell_comb \Add6~97 (
// Equation(s):
// \Add6~97_sumout  = SUM(( GND ) + ( \rle_size[26]~reg0_q  ) + ( \Add6~94  ))
// \Add6~98  = CARRY(( GND ) + ( \rle_size[26]~reg0_q  ) + ( \Add6~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rle_size[26]~reg0_q ),
	.datag(gnd),
	.cin(\Add6~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~97_sumout ),
	.cout(\Add6~98 ),
	.shareout());
// synopsys translate_off
defparam \Add6~97 .extended_lut = "off";
defparam \Add6~97 .lut_mask = 64'h0000FF0000000000;
defparam \Add6~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X58_Y37_N6
arriaii_lcell_comb \rle_size~25 (
// Equation(s):
// \rle_size~25_combout  = ( \Add6~97_sumout  & ( (!\Equal3~1_combout ) # (\rle_size[26]~reg0_q ) ) ) # ( !\Add6~97_sumout  & ( (\Equal3~1_combout  & \rle_size[26]~reg0_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Equal3~1_combout ),
	.datad(!\rle_size[26]~reg0_q ),
	.datae(gnd),
	.dataf(!\Add6~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rle_size~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rle_size~25 .extended_lut = "off";
defparam \rle_size~25 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \rle_size~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X58_Y37_N7
dffeas \rle_size[26]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rle_size~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(gnd),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rle_size[26]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rle_size[26]~reg0 .is_wysiwyg = "true";
defparam \rle_size[26]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X58_Y37_N30
arriaii_lcell_comb \Add6~101 (
// Equation(s):
// \Add6~101_sumout  = SUM(( GND ) + ( \rle_size[27]~reg0_q  ) + ( \Add6~98  ))
// \Add6~102  = CARRY(( GND ) + ( \rle_size[27]~reg0_q  ) + ( \Add6~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rle_size[27]~reg0_q ),
	.datag(gnd),
	.cin(\Add6~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~101_sumout ),
	.cout(\Add6~102 ),
	.shareout());
// synopsys translate_off
defparam \Add6~101 .extended_lut = "off";
defparam \Add6~101 .lut_mask = 64'h0000FF0000000000;
defparam \Add6~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X58_Y37_N10
arriaii_lcell_comb \rle_size~26 (
// Equation(s):
// \rle_size~26_combout  = ( \Add6~101_sumout  & ( (!\Equal3~1_combout ) # (\rle_size[27]~reg0_q ) ) ) # ( !\Add6~101_sumout  & ( (\Equal3~1_combout  & \rle_size[27]~reg0_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Equal3~1_combout ),
	.datad(!\rle_size[27]~reg0_q ),
	.datae(gnd),
	.dataf(!\Add6~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rle_size~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rle_size~26 .extended_lut = "off";
defparam \rle_size~26 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \rle_size~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X58_Y37_N11
dffeas \rle_size[27]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rle_size~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(gnd),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rle_size[27]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rle_size[27]~reg0 .is_wysiwyg = "true";
defparam \rle_size[27]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X58_Y37_N32
arriaii_lcell_comb \Add6~105 (
// Equation(s):
// \Add6~105_sumout  = SUM(( GND ) + ( \rle_size[28]~reg0_q  ) + ( \Add6~102  ))
// \Add6~106  = CARRY(( GND ) + ( \rle_size[28]~reg0_q  ) + ( \Add6~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rle_size[28]~reg0_q ),
	.datag(gnd),
	.cin(\Add6~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~105_sumout ),
	.cout(\Add6~106 ),
	.shareout());
// synopsys translate_off
defparam \Add6~105 .extended_lut = "off";
defparam \Add6~105 .lut_mask = 64'h0000FF0000000000;
defparam \Add6~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X58_Y37_N14
arriaii_lcell_comb \rle_size~27 (
// Equation(s):
// \rle_size~27_combout  = ( \Add6~105_sumout  & ( (!\Equal3~1_combout ) # (\rle_size[28]~reg0_q ) ) ) # ( !\Add6~105_sumout  & ( (\Equal3~1_combout  & \rle_size[28]~reg0_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Equal3~1_combout ),
	.datad(!\rle_size[28]~reg0_q ),
	.datae(gnd),
	.dataf(!\Add6~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rle_size~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rle_size~27 .extended_lut = "off";
defparam \rle_size~27 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \rle_size~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X58_Y37_N15
dffeas \rle_size[28]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rle_size~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(gnd),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rle_size[28]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rle_size[28]~reg0 .is_wysiwyg = "true";
defparam \rle_size[28]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X58_Y37_N34
arriaii_lcell_comb \Add6~109 (
// Equation(s):
// \Add6~109_sumout  = SUM(( GND ) + ( \rle_size[29]~reg0_q  ) + ( \Add6~106  ))
// \Add6~110  = CARRY(( GND ) + ( \rle_size[29]~reg0_q  ) + ( \Add6~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rle_size[29]~reg0_q ),
	.datag(gnd),
	.cin(\Add6~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~109_sumout ),
	.cout(\Add6~110 ),
	.shareout());
// synopsys translate_off
defparam \Add6~109 .extended_lut = "off";
defparam \Add6~109 .lut_mask = 64'h0000FF0000000000;
defparam \Add6~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X58_Y37_N2
arriaii_lcell_comb \rle_size~28 (
// Equation(s):
// \rle_size~28_combout  = ( \Add6~109_sumout  & ( (!\Equal3~1_combout ) # (\rle_size[29]~reg0_q ) ) ) # ( !\Add6~109_sumout  & ( (\Equal3~1_combout  & \rle_size[29]~reg0_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Equal3~1_combout ),
	.datad(!\rle_size[29]~reg0_q ),
	.datae(gnd),
	.dataf(!\Add6~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rle_size~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rle_size~28 .extended_lut = "off";
defparam \rle_size~28 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \rle_size~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X58_Y37_N3
dffeas \rle_size[29]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rle_size~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(gnd),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rle_size[29]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rle_size[29]~reg0 .is_wysiwyg = "true";
defparam \rle_size[29]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X58_Y37_N36
arriaii_lcell_comb \Add6~113 (
// Equation(s):
// \Add6~113_sumout  = SUM(( \rle_size[30]~reg0_q  ) + ( GND ) + ( \Add6~110  ))
// \Add6~114  = CARRY(( \rle_size[30]~reg0_q  ) + ( GND ) + ( \Add6~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rle_size[30]~reg0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~113_sumout ),
	.cout(\Add6~114 ),
	.shareout());
// synopsys translate_off
defparam \Add6~113 .extended_lut = "off";
defparam \Add6~113 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add6~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X58_Y37_N8
arriaii_lcell_comb \rle_size~29 (
// Equation(s):
// \rle_size~29_combout  = ( \Add6~113_sumout  & ( (!\Equal3~1_combout ) # (\rle_size[30]~reg0_q ) ) ) # ( !\Add6~113_sumout  & ( (\Equal3~1_combout  & \rle_size[30]~reg0_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Equal3~1_combout ),
	.datad(!\rle_size[30]~reg0_q ),
	.datae(gnd),
	.dataf(!\Add6~113_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rle_size~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rle_size~29 .extended_lut = "off";
defparam \rle_size~29 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \rle_size~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X58_Y37_N9
dffeas \rle_size[30]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rle_size~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(gnd),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rle_size[30]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rle_size[30]~reg0 .is_wysiwyg = "true";
defparam \rle_size[30]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X58_Y37_N38
arriaii_lcell_comb \Add6~117 (
// Equation(s):
// \Add6~117_sumout  = SUM(( \rle_size[31]~reg0_q  ) + ( GND ) + ( \Add6~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rle_size[31]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~117_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add6~117 .extended_lut = "off";
defparam \Add6~117 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add6~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X58_Y37_N16
arriaii_lcell_comb \rle_size~30 (
// Equation(s):
// \rle_size~30_combout  = ( \Add6~117_sumout  & ( (!\Equal3~1_combout ) # (\rle_size[31]~reg0_q ) ) ) # ( !\Add6~117_sumout  & ( (\Equal3~1_combout  & \rle_size[31]~reg0_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Equal3~1_combout ),
	.datad(!\rle_size[31]~reg0_q ),
	.datae(gnd),
	.dataf(!\Add6~117_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rle_size~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rle_size~30 .extended_lut = "off";
defparam \rle_size~30 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \rle_size~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X58_Y37_N17
dffeas \rle_size[31]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rle_size~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(gnd),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rle_size[31]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rle_size[31]~reg0 .is_wysiwyg = "true";
defparam \rle_size[31]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X51_Y56_N1
arriaii_io_ibuf \port_A_data_out[16]~input (
	.i(port_A_data_out[16]),
	.ibar(gnd),
	.o(\port_A_data_out[16]~input_o ));
// synopsys translate_off
defparam \port_A_data_out[16]~input .bus_hold = "false";
defparam \port_A_data_out[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X55_Y37_N20
arriaii_lcell_comb \Add1~1 (
// Equation(s):
// \Add1~1_sumout  = SUM(( shiftcount[0] ) + ( VCC ) + ( !VCC ))
// \Add1~2  = CARRY(( shiftcount[0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!shiftcount[0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~1_sumout ),
	.cout(\Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \Add1~1 .extended_lut = "off";
defparam \Add1~1 .lut_mask = 64'h00000000000000FF;
defparam \Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y37_N12
arriaii_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = ( !shiftcount[3] & ( !shiftcount[4] & ( (!shiftcount[2] & (!shiftcount[5] & (shiftcount[0] & shiftcount[1]))) ) ) )

	.dataa(!shiftcount[2]),
	.datab(!shiftcount[5]),
	.datac(!shiftcount[0]),
	.datad(!shiftcount[1]),
	.datae(!shiftcount[3]),
	.dataf(!shiftcount[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~0 .extended_lut = "off";
defparam \Equal0~0 .lut_mask = 64'h0008000000000000;
defparam \Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y37_N38
arriaii_lcell_comb \shiftcount[0]~0 (
// Equation(s):
// \shiftcount[0]~0_combout  = ( \Equal0~0_combout  & ( \Equal0~1_combout  ) ) # ( !\Equal0~0_combout  & ( \Equal0~1_combout  & ( \startcheck~q  ) ) ) # ( \Equal0~0_combout  & ( !\Equal0~1_combout  & ( \startcheck~q  ) ) ) # ( !\Equal0~0_combout  & ( 
// !\Equal0~1_combout  & ( \startcheck~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\startcheck~q ),
	.datae(!\Equal0~0_combout ),
	.dataf(!\Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shiftcount[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shiftcount[0]~0 .extended_lut = "off";
defparam \shiftcount[0]~0 .lut_mask = 64'h00FF00FF00FFFFFF;
defparam \shiftcount[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y37_N21
dffeas \shiftcount[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\shiftcount[0]~0_combout ),
	.sload(gnd),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(shiftcount[0]),
	.prn(vcc));
// synopsys translate_off
defparam \shiftcount[0] .is_wysiwyg = "true";
defparam \shiftcount[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y37_N22
arriaii_lcell_comb \Add1~5 (
// Equation(s):
// \Add1~5_sumout  = SUM(( shiftcount[1] ) + ( GND ) + ( \Add1~2  ))
// \Add1~6  = CARRY(( shiftcount[1] ) + ( GND ) + ( \Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!shiftcount[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~5_sumout ),
	.cout(\Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \Add1~5 .extended_lut = "off";
defparam \Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y37_N23
dffeas \shiftcount[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\shiftcount[0]~0_combout ),
	.sload(gnd),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(shiftcount[1]),
	.prn(vcc));
// synopsys translate_off
defparam \shiftcount[1] .is_wysiwyg = "true";
defparam \shiftcount[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y37_N24
arriaii_lcell_comb \Add1~9 (
// Equation(s):
// \Add1~9_sumout  = SUM(( shiftcount[2] ) + ( GND ) + ( \Add1~6  ))
// \Add1~10  = CARRY(( shiftcount[2] ) + ( GND ) + ( \Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!shiftcount[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~9_sumout ),
	.cout(\Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \Add1~9 .extended_lut = "off";
defparam \Add1~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y37_N25
dffeas \shiftcount[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\shiftcount[0]~0_combout ),
	.sload(gnd),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(shiftcount[2]),
	.prn(vcc));
// synopsys translate_off
defparam \shiftcount[2] .is_wysiwyg = "true";
defparam \shiftcount[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y37_N26
arriaii_lcell_comb \Add1~13 (
// Equation(s):
// \Add1~13_sumout  = SUM(( shiftcount[3] ) + ( GND ) + ( \Add1~10  ))
// \Add1~14  = CARRY(( shiftcount[3] ) + ( GND ) + ( \Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!shiftcount[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~13_sumout ),
	.cout(\Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \Add1~13 .extended_lut = "off";
defparam \Add1~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y37_N27
dffeas \shiftcount[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\shiftcount[0]~0_combout ),
	.sload(gnd),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(shiftcount[3]),
	.prn(vcc));
// synopsys translate_off
defparam \shiftcount[3] .is_wysiwyg = "true";
defparam \shiftcount[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y37_N28
arriaii_lcell_comb \Add1~17 (
// Equation(s):
// \Add1~17_sumout  = SUM(( shiftcount[4] ) + ( GND ) + ( \Add1~14  ))
// \Add1~18  = CARRY(( shiftcount[4] ) + ( GND ) + ( \Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!shiftcount[4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~17_sumout ),
	.cout(\Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \Add1~17 .extended_lut = "off";
defparam \Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y37_N29
dffeas \shiftcount[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\shiftcount[0]~0_combout ),
	.sload(gnd),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(shiftcount[4]),
	.prn(vcc));
// synopsys translate_off
defparam \shiftcount[4] .is_wysiwyg = "true";
defparam \shiftcount[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y37_N30
arriaii_lcell_comb \Add1~21 (
// Equation(s):
// \Add1~21_sumout  = SUM(( shiftcount[5] ) + ( GND ) + ( \Add1~18  ))
// \Add1~22  = CARRY(( shiftcount[5] ) + ( GND ) + ( \Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!shiftcount[5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~21_sumout ),
	.cout(\Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \Add1~21 .extended_lut = "off";
defparam \Add1~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y37_N31
dffeas \shiftcount[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\shiftcount[0]~0_combout ),
	.sload(gnd),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(shiftcount[5]),
	.prn(vcc));
// synopsys translate_off
defparam \shiftcount[5] .is_wysiwyg = "true";
defparam \shiftcount[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y37_N32
arriaii_lcell_comb \Add1~25 (
// Equation(s):
// \Add1~25_sumout  = SUM(( shiftcount[6] ) + ( GND ) + ( \Add1~22  ))
// \Add1~26  = CARRY(( shiftcount[6] ) + ( GND ) + ( \Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!shiftcount[6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~25_sumout ),
	.cout(\Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \Add1~25 .extended_lut = "off";
defparam \Add1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y37_N33
dffeas \shiftcount[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\shiftcount[0]~0_combout ),
	.sload(gnd),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(shiftcount[6]),
	.prn(vcc));
// synopsys translate_off
defparam \shiftcount[6] .is_wysiwyg = "true";
defparam \shiftcount[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y37_N34
arriaii_lcell_comb \Add1~29 (
// Equation(s):
// \Add1~29_sumout  = SUM(( shiftcount[7] ) + ( GND ) + ( \Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!shiftcount[7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~29 .extended_lut = "off";
defparam \Add1~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y37_N35
dffeas \shiftcount[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\shiftcount[0]~0_combout ),
	.sload(gnd),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(shiftcount[7]),
	.prn(vcc));
// synopsys translate_off
defparam \shiftcount[7] .is_wysiwyg = "true";
defparam \shiftcount[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y37_N18
arriaii_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = ( !shiftcount[7] & ( !shiftcount[6] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!shiftcount[7]),
	.dataf(!shiftcount[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~1 .extended_lut = "off";
defparam \Equal0~1 .lut_mask = 64'hFFFF000000000000;
defparam \Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X59_Y25_N63
arriaii_io_ibuf \port_A_data_out[8]~input (
	.i(port_A_data_out[8]),
	.ibar(gnd),
	.o(\port_A_data_out[8]~input_o ));
// synopsys translate_off
defparam \port_A_data_out[8]~input .bus_hold = "false";
defparam \port_A_data_out[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X57_Y35_N24
arriaii_lcell_comb \initialcounter.010~0 (
// Equation(s):
// \initialcounter.010~0_combout  = ( \initialcounter.010~q  ) # ( !\initialcounter.010~q  & ( (\nreset~input_o  & \startcheck~q ) ) )

	.dataa(gnd),
	.datab(!\nreset~input_o ),
	.datac(!\startcheck~q ),
	.datad(gnd),
	.datae(!\initialcounter.010~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\initialcounter.010~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \initialcounter.010~0 .extended_lut = "off";
defparam \initialcounter.010~0 .lut_mask = 64'h0303FFFF0303FFFF;
defparam \initialcounter.010~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y35_N25
dffeas \initialcounter.010 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\initialcounter.010~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\initialcounter.010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \initialcounter.010 .is_wysiwyg = "true";
defparam \initialcounter.010 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y37_N35
dffeas \readin[48] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\port_A_data_out[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(vcc),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(readin[48]),
	.prn(vcc));
// synopsys translate_off
defparam \readin[48] .is_wysiwyg = "true";
defparam \readin[48] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X59_Y34_N94
arriaii_io_ibuf \port_A_data_out[0]~input (
	.i(port_A_data_out[0]),
	.ibar(gnd),
	.o(\port_A_data_out[0]~input_o ));
// synopsys translate_off
defparam \port_A_data_out[0]~input .bus_hold = "false";
defparam \port_A_data_out[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X58_Y35_N32
arriaii_lcell_comb \readin[24]~feeder (
// Equation(s):
// \readin[24]~feeder_combout  = ( \port_A_data_out[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\port_A_data_out[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readin[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readin[24]~feeder .extended_lut = "off";
defparam \readin[24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \readin[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X58_Y36_N11
dffeas \readin[56] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\port_A_data_out[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(vcc),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(readin[56]),
	.prn(vcc));
// synopsys translate_off
defparam \readin[56] .is_wysiwyg = "true";
defparam \readin[56] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y35_N33
dffeas \readin[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\readin[24]~feeder_combout ),
	.asdata(readin[56]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(!\initialcounter.010~q ),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(readin[24]),
	.prn(vcc));
// synopsys translate_off
defparam \readin[24] .is_wysiwyg = "true";
defparam \readin[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X54_Y37_N4
arriaii_lcell_comb \readin~16 (
// Equation(s):
// \readin~16_combout  = ( readin[48] & ( readin[24] & ( (!\initialcounter.010~q ) # (\port_A_data_out[8]~input_o ) ) ) ) # ( !readin[48] & ( readin[24] & ( (!\initialcounter.010~q  & ((!\Equal0~0_combout ) # ((!\Equal0~1_combout )))) # 
// (\initialcounter.010~q  & (((\port_A_data_out[8]~input_o )))) ) ) ) # ( readin[48] & ( !readin[24] & ( (!\initialcounter.010~q  & (\Equal0~0_combout  & ((\Equal0~1_combout )))) # (\initialcounter.010~q  & (((\port_A_data_out[8]~input_o )))) ) ) ) # ( 
// !readin[48] & ( !readin[24] & ( (\port_A_data_out[8]~input_o  & \initialcounter.010~q ) ) ) )

	.dataa(!\Equal0~0_combout ),
	.datab(!\port_A_data_out[8]~input_o ),
	.datac(!\initialcounter.010~q ),
	.datad(!\Equal0~1_combout ),
	.datae(!readin[48]),
	.dataf(!readin[24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readin~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readin~16 .extended_lut = "off";
defparam \readin~16 .lut_mask = 64'h03030353F3A3F3F3;
defparam \readin~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X54_Y37_N5
dffeas \readin[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\readin~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(gnd),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(readin[16]),
	.prn(vcc));
// synopsys translate_off
defparam \readin[16] .is_wysiwyg = "true";
defparam \readin[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y37_N7
dffeas \readin[40] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\port_A_data_out[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(vcc),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(readin[40]),
	.prn(vcc));
// synopsys translate_off
defparam \readin[40] .is_wysiwyg = "true";
defparam \readin[40] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X54_Y37_N0
arriaii_lcell_comb \readin~8 (
// Equation(s):
// \readin~8_combout  = ( \Equal0~0_combout  & ( \initialcounter.010~q  & ( \port_A_data_out[16]~input_o  ) ) ) # ( !\Equal0~0_combout  & ( \initialcounter.010~q  & ( \port_A_data_out[16]~input_o  ) ) ) # ( \Equal0~0_combout  & ( !\initialcounter.010~q  & ( 
// (!\Equal0~1_combout  & (readin[16])) # (\Equal0~1_combout  & ((readin[40]))) ) ) ) # ( !\Equal0~0_combout  & ( !\initialcounter.010~q  & ( readin[16] ) ) )

	.dataa(!\port_A_data_out[16]~input_o ),
	.datab(!\Equal0~1_combout ),
	.datac(!readin[16]),
	.datad(!readin[40]),
	.datae(!\Equal0~0_combout ),
	.dataf(!\initialcounter.010~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readin~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readin~8 .extended_lut = "off";
defparam \readin~8 .lut_mask = 64'h0F0F0C3F55555555;
defparam \readin~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X54_Y37_N1
dffeas \readin[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\readin~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(gnd),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(readin[8]),
	.prn(vcc));
// synopsys translate_off
defparam \readin[8] .is_wysiwyg = "true";
defparam \readin[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X46_Y56_N63
arriaii_io_ibuf \port_A_data_out[24]~input (
	.i(port_A_data_out[24]),
	.ibar(gnd),
	.o(\port_A_data_out[24]~input_o ));
// synopsys translate_off
defparam \port_A_data_out[24]~input .bus_hold = "false";
defparam \port_A_data_out[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X54_Y37_N33
dffeas \readin[32] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\port_A_data_out[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(vcc),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(readin[32]),
	.prn(vcc));
// synopsys translate_off
defparam \readin[32] .is_wysiwyg = "true";
defparam \readin[32] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X54_Y37_N16
arriaii_lcell_comb \readin~0 (
// Equation(s):
// \readin~0_combout  = ( \Equal0~0_combout  & ( \initialcounter.010~q  & ( \port_A_data_out[24]~input_o  ) ) ) # ( !\Equal0~0_combout  & ( \initialcounter.010~q  & ( \port_A_data_out[24]~input_o  ) ) ) # ( \Equal0~0_combout  & ( !\initialcounter.010~q  & ( 
// (!\Equal0~1_combout  & (readin[8])) # (\Equal0~1_combout  & ((readin[32]))) ) ) ) # ( !\Equal0~0_combout  & ( !\initialcounter.010~q  & ( readin[8] ) ) )

	.dataa(!readin[8]),
	.datab(!\Equal0~1_combout ),
	.datac(!readin[32]),
	.datad(!\port_A_data_out[24]~input_o ),
	.datae(!\Equal0~0_combout ),
	.dataf(!\initialcounter.010~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readin~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readin~0 .extended_lut = "off";
defparam \readin~0 .lut_mask = 64'h5555474700FF00FF;
defparam \readin~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X54_Y37_N17
dffeas \readin[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\readin~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(gnd),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(readin[0]),
	.prn(vcc));
// synopsys translate_off
defparam \readin[0] .is_wysiwyg = "true";
defparam \readin[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y37_N33
dffeas \temp[40] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(readin[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(vcc),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(temp[40]),
	.prn(vcc));
// synopsys translate_off
defparam \temp[40] .is_wysiwyg = "true";
defparam \temp[40] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y37_N25
dffeas \temp[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(temp[40]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(vcc),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(temp[24]),
	.prn(vcc));
// synopsys translate_off
defparam \temp[24] .is_wysiwyg = "true";
defparam \temp[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y37_N29
dffeas \temp[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(temp[24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(vcc),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(temp[8]),
	.prn(vcc));
// synopsys translate_off
defparam \temp[8] .is_wysiwyg = "true";
defparam \temp[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X48_Y56_N63
arriaii_io_ibuf \port_A_data_out[25]~input (
	.i(port_A_data_out[25]),
	.ibar(gnd),
	.o(\port_A_data_out[25]~input_o ));
// synopsys translate_off
defparam \port_A_data_out[25]~input .bus_hold = "false";
defparam \port_A_data_out[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X52_Y37_N31
dffeas \readin[33] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\port_A_data_out[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(vcc),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(readin[33]),
	.prn(vcc));
// synopsys translate_off
defparam \readin[33] .is_wysiwyg = "true";
defparam \readin[33] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X44_Y56_N1
arriaii_io_ibuf \port_A_data_out[17]~input (
	.i(port_A_data_out[17]),
	.ibar(gnd),
	.o(\port_A_data_out[17]~input_o ));
// synopsys translate_off
defparam \port_A_data_out[17]~input .bus_hold = "false";
defparam \port_A_data_out[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X59_Y26_N63
arriaii_io_ibuf \port_A_data_out[1]~input (
	.i(port_A_data_out[1]),
	.ibar(gnd),
	.o(\port_A_data_out[1]~input_o ));
// synopsys translate_off
defparam \port_A_data_out[1]~input .bus_hold = "false";
defparam \port_A_data_out[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X58_Y35_N38
arriaii_lcell_comb \readin[25]~feeder (
// Equation(s):
// \readin[25]~feeder_combout  = ( \port_A_data_out[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\port_A_data_out[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readin[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readin[25]~feeder .extended_lut = "off";
defparam \readin[25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \readin[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X58_Y38_N29
dffeas \readin[57] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\port_A_data_out[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(vcc),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(readin[57]),
	.prn(vcc));
// synopsys translate_off
defparam \readin[57] .is_wysiwyg = "true";
defparam \readin[57] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y35_N39
dffeas \readin[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\readin[25]~feeder_combout ),
	.asdata(readin[57]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(!\initialcounter.010~q ),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(readin[25]),
	.prn(vcc));
// synopsys translate_off
defparam \readin[25] .is_wysiwyg = "true";
defparam \readin[25] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X59_Y12_N32
arriaii_io_ibuf \port_A_data_out[9]~input (
	.i(port_A_data_out[9]),
	.ibar(gnd),
	.o(\port_A_data_out[9]~input_o ));
// synopsys translate_off
defparam \port_A_data_out[9]~input .bus_hold = "false";
defparam \port_A_data_out[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X53_Y37_N15
dffeas \readin[49] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\port_A_data_out[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(vcc),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(readin[49]),
	.prn(vcc));
// synopsys translate_off
defparam \readin[49] .is_wysiwyg = "true";
defparam \readin[49] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y37_N12
arriaii_lcell_comb \readin~17 (
// Equation(s):
// \readin~17_combout  = ( \port_A_data_out[9]~input_o  & ( \Equal0~0_combout  & ( ((!\Equal0~1_combout  & (readin[25])) # (\Equal0~1_combout  & ((readin[49])))) # (\initialcounter.010~q ) ) ) ) # ( !\port_A_data_out[9]~input_o  & ( \Equal0~0_combout  & ( 
// (!\initialcounter.010~q  & ((!\Equal0~1_combout  & (readin[25])) # (\Equal0~1_combout  & ((readin[49]))))) ) ) ) # ( \port_A_data_out[9]~input_o  & ( !\Equal0~0_combout  & ( (\initialcounter.010~q ) # (readin[25]) ) ) ) # ( !\port_A_data_out[9]~input_o  & 
// ( !\Equal0~0_combout  & ( (readin[25] & !\initialcounter.010~q ) ) ) )

	.dataa(!readin[25]),
	.datab(!\Equal0~1_combout ),
	.datac(!\initialcounter.010~q ),
	.datad(!readin[49]),
	.datae(!\port_A_data_out[9]~input_o ),
	.dataf(!\Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readin~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readin~17 .extended_lut = "off";
defparam \readin~17 .lut_mask = 64'h50505F5F40704F7F;
defparam \readin~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y37_N13
dffeas \readin[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\readin~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(gnd),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(readin[17]),
	.prn(vcc));
// synopsys translate_off
defparam \readin[17] .is_wysiwyg = "true";
defparam \readin[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y37_N35
dffeas \readin[41] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\port_A_data_out[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(vcc),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(readin[41]),
	.prn(vcc));
// synopsys translate_off
defparam \readin[41] .is_wysiwyg = "true";
defparam \readin[41] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y37_N32
arriaii_lcell_comb \readin~9 (
// Equation(s):
// \readin~9_combout  = ( \Equal0~0_combout  & ( \initialcounter.010~q  & ( \port_A_data_out[17]~input_o  ) ) ) # ( !\Equal0~0_combout  & ( \initialcounter.010~q  & ( \port_A_data_out[17]~input_o  ) ) ) # ( \Equal0~0_combout  & ( !\initialcounter.010~q  & ( 
// (!\Equal0~1_combout  & (readin[17])) # (\Equal0~1_combout  & ((readin[41]))) ) ) ) # ( !\Equal0~0_combout  & ( !\initialcounter.010~q  & ( readin[17] ) ) )

	.dataa(!\port_A_data_out[17]~input_o ),
	.datab(!\Equal0~1_combout ),
	.datac(!readin[17]),
	.datad(!readin[41]),
	.datae(!\Equal0~0_combout ),
	.dataf(!\initialcounter.010~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readin~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readin~9 .extended_lut = "off";
defparam \readin~9 .lut_mask = 64'h0F0F0C3F55555555;
defparam \readin~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y37_N33
dffeas \readin[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\readin~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(gnd),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(readin[9]),
	.prn(vcc));
// synopsys translate_off
defparam \readin[9] .is_wysiwyg = "true";
defparam \readin[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y37_N28
arriaii_lcell_comb \readin~1 (
// Equation(s):
// \readin~1_combout  = ( \Equal0~0_combout  & ( \initialcounter.010~q  & ( \port_A_data_out[25]~input_o  ) ) ) # ( !\Equal0~0_combout  & ( \initialcounter.010~q  & ( \port_A_data_out[25]~input_o  ) ) ) # ( \Equal0~0_combout  & ( !\initialcounter.010~q  & ( 
// (!\Equal0~1_combout  & ((readin[9]))) # (\Equal0~1_combout  & (readin[33])) ) ) ) # ( !\Equal0~0_combout  & ( !\initialcounter.010~q  & ( readin[9] ) ) )

	.dataa(!\port_A_data_out[25]~input_o ),
	.datab(!readin[33]),
	.datac(!readin[9]),
	.datad(!\Equal0~1_combout ),
	.datae(!\Equal0~0_combout ),
	.dataf(!\initialcounter.010~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readin~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readin~1 .extended_lut = "off";
defparam \readin~1 .lut_mask = 64'h0F0F0F3355555555;
defparam \readin~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y37_N29
dffeas \readin[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\readin~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(gnd),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(readin[1]),
	.prn(vcc));
// synopsys translate_off
defparam \readin[1] .is_wysiwyg = "true";
defparam \readin[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y37_N38
arriaii_lcell_comb \temp[41]~feeder (
// Equation(s):
// \temp[41]~feeder_combout  = ( readin[1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!readin[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\temp[41]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \temp[41]~feeder .extended_lut = "off";
defparam \temp[41]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \temp[41]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y37_N39
dffeas \temp[41] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\temp[41]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(gnd),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(temp[41]),
	.prn(vcc));
// synopsys translate_off
defparam \temp[41] .is_wysiwyg = "true";
defparam \temp[41] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X54_Y37_N30
arriaii_lcell_comb \temp[25]~feeder (
// Equation(s):
// \temp[25]~feeder_combout  = ( temp[41] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!temp[41]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\temp[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \temp[25]~feeder .extended_lut = "off";
defparam \temp[25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \temp[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X54_Y37_N31
dffeas \temp[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\temp[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(gnd),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(temp[25]),
	.prn(vcc));
// synopsys translate_off
defparam \temp[25] .is_wysiwyg = "true";
defparam \temp[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y37_N35
dffeas \temp[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(temp[25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(vcc),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(temp[9]),
	.prn(vcc));
// synopsys translate_off
defparam \temp[9] .is_wysiwyg = "true";
defparam \temp[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X44_Y56_N32
arriaii_io_ibuf \port_A_data_out[26]~input (
	.i(port_A_data_out[26]),
	.ibar(gnd),
	.o(\port_A_data_out[26]~input_o ));
// synopsys translate_off
defparam \port_A_data_out[26]~input .bus_hold = "false";
defparam \port_A_data_out[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X53_Y37_N11
dffeas \readin[34] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\port_A_data_out[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(vcc),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(readin[34]),
	.prn(vcc));
// synopsys translate_off
defparam \readin[34] .is_wysiwyg = "true";
defparam \readin[34] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X59_Y18_N94
arriaii_io_ibuf \port_A_data_out[10]~input (
	.i(port_A_data_out[10]),
	.ibar(gnd),
	.o(\port_A_data_out[10]~input_o ));
// synopsys translate_off
defparam \port_A_data_out[10]~input .bus_hold = "false";
defparam \port_A_data_out[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X57_Y36_N34
arriaii_lcell_comb \readin[50]~feeder (
// Equation(s):
// \readin[50]~feeder_combout  = ( \port_A_data_out[10]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\port_A_data_out[10]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readin[50]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readin[50]~feeder .extended_lut = "off";
defparam \readin[50]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \readin[50]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y36_N35
dffeas \readin[50] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\readin[50]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(gnd),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(readin[50]),
	.prn(vcc));
// synopsys translate_off
defparam \readin[50] .is_wysiwyg = "true";
defparam \readin[50] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X59_Y31_N63
arriaii_io_ibuf \port_A_data_out[2]~input (
	.i(port_A_data_out[2]),
	.ibar(gnd),
	.o(\port_A_data_out[2]~input_o ));
// synopsys translate_off
defparam \port_A_data_out[2]~input .bus_hold = "false";
defparam \port_A_data_out[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X58_Y35_N24
arriaii_lcell_comb \readin[26]~feeder (
// Equation(s):
// \readin[26]~feeder_combout  = \port_A_data_out[2]~input_o 

	.dataa(gnd),
	.datab(!\port_A_data_out[2]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readin[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readin[26]~feeder .extended_lut = "off";
defparam \readin[26]~feeder .lut_mask = 64'h3333333333333333;
defparam \readin[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X58_Y37_N23
dffeas \readin[58] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\port_A_data_out[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(vcc),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(readin[58]),
	.prn(vcc));
// synopsys translate_off
defparam \readin[58] .is_wysiwyg = "true";
defparam \readin[58] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y35_N25
dffeas \readin[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\readin[26]~feeder_combout ),
	.asdata(readin[58]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(!\initialcounter.010~q ),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(readin[26]),
	.prn(vcc));
// synopsys translate_off
defparam \readin[26] .is_wysiwyg = "true";
defparam \readin[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y37_N28
arriaii_lcell_comb \readin~18 (
// Equation(s):
// \readin~18_combout  = ( readin[26] & ( \initialcounter.010~q  & ( \port_A_data_out[10]~input_o  ) ) ) # ( !readin[26] & ( \initialcounter.010~q  & ( \port_A_data_out[10]~input_o  ) ) ) # ( readin[26] & ( !\initialcounter.010~q  & ( (!\Equal0~1_combout ) # 
// ((!\Equal0~0_combout ) # (readin[50])) ) ) ) # ( !readin[26] & ( !\initialcounter.010~q  & ( (\Equal0~1_combout  & (\Equal0~0_combout  & readin[50])) ) ) )

	.dataa(!\port_A_data_out[10]~input_o ),
	.datab(!\Equal0~1_combout ),
	.datac(!\Equal0~0_combout ),
	.datad(!readin[50]),
	.datae(!readin[26]),
	.dataf(!\initialcounter.010~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readin~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readin~18 .extended_lut = "off";
defparam \readin~18 .lut_mask = 64'h0003FCFF55555555;
defparam \readin~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y37_N29
dffeas \readin[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\readin~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(gnd),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(readin[18]),
	.prn(vcc));
// synopsys translate_off
defparam \readin[18] .is_wysiwyg = "true";
defparam \readin[18] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X49_Y56_N94
arriaii_io_ibuf \port_A_data_out[18]~input (
	.i(port_A_data_out[18]),
	.ibar(gnd),
	.o(\port_A_data_out[18]~input_o ));
// synopsys translate_off
defparam \port_A_data_out[18]~input .bus_hold = "false";
defparam \port_A_data_out[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X53_Y37_N3
dffeas \readin[42] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\port_A_data_out[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(vcc),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(readin[42]),
	.prn(vcc));
// synopsys translate_off
defparam \readin[42] .is_wysiwyg = "true";
defparam \readin[42] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y37_N24
arriaii_lcell_comb \readin~10 (
// Equation(s):
// \readin~10_combout  = ( \port_A_data_out[18]~input_o  & ( \initialcounter.010~q  ) ) # ( \port_A_data_out[18]~input_o  & ( !\initialcounter.010~q  & ( (!\Equal0~0_combout  & (readin[18])) # (\Equal0~0_combout  & ((!\Equal0~1_combout  & (readin[18])) # 
// (\Equal0~1_combout  & ((readin[42]))))) ) ) ) # ( !\port_A_data_out[18]~input_o  & ( !\initialcounter.010~q  & ( (!\Equal0~0_combout  & (readin[18])) # (\Equal0~0_combout  & ((!\Equal0~1_combout  & (readin[18])) # (\Equal0~1_combout  & ((readin[42]))))) ) 
// ) )

	.dataa(!readin[18]),
	.datab(!readin[42]),
	.datac(!\Equal0~0_combout ),
	.datad(!\Equal0~1_combout ),
	.datae(!\port_A_data_out[18]~input_o ),
	.dataf(!\initialcounter.010~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readin~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readin~10 .extended_lut = "off";
defparam \readin~10 .lut_mask = 64'h555355530000FFFF;
defparam \readin~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y37_N25
dffeas \readin[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\readin~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(gnd),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(readin[10]),
	.prn(vcc));
// synopsys translate_off
defparam \readin[10] .is_wysiwyg = "true";
defparam \readin[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y37_N8
arriaii_lcell_comb \readin~2 (
// Equation(s):
// \readin~2_combout  = ( \port_A_data_out[26]~input_o  & ( \initialcounter.010~q  ) ) # ( \port_A_data_out[26]~input_o  & ( !\initialcounter.010~q  & ( (!\Equal0~1_combout  & (((readin[10])))) # (\Equal0~1_combout  & ((!\Equal0~0_combout  & ((readin[10]))) 
// # (\Equal0~0_combout  & (readin[34])))) ) ) ) # ( !\port_A_data_out[26]~input_o  & ( !\initialcounter.010~q  & ( (!\Equal0~1_combout  & (((readin[10])))) # (\Equal0~1_combout  & ((!\Equal0~0_combout  & ((readin[10]))) # (\Equal0~0_combout  & 
// (readin[34])))) ) ) )

	.dataa(!readin[34]),
	.datab(!\Equal0~1_combout ),
	.datac(!\Equal0~0_combout ),
	.datad(!readin[10]),
	.datae(!\port_A_data_out[26]~input_o ),
	.dataf(!\initialcounter.010~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readin~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readin~2 .extended_lut = "off";
defparam \readin~2 .lut_mask = 64'h01FD01FD0000FFFF;
defparam \readin~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y37_N9
dffeas \readin[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\readin~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(gnd),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(readin[2]),
	.prn(vcc));
// synopsys translate_off
defparam \readin[2] .is_wysiwyg = "true";
defparam \readin[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y37_N39
dffeas \temp[42] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(readin[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(vcc),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(temp[42]),
	.prn(vcc));
// synopsys translate_off
defparam \temp[42] .is_wysiwyg = "true";
defparam \temp[42] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y37_N0
arriaii_lcell_comb \temp[26]~feeder (
// Equation(s):
// \temp[26]~feeder_combout  = ( temp[42] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!temp[42]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\temp[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \temp[26]~feeder .extended_lut = "off";
defparam \temp[26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \temp[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y37_N1
dffeas \temp[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\temp[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(gnd),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(temp[26]),
	.prn(vcc));
// synopsys translate_off
defparam \temp[26] .is_wysiwyg = "true";
defparam \temp[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y37_N27
dffeas \temp[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(temp[26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(vcc),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(temp[10]),
	.prn(vcc));
// synopsys translate_off
defparam \temp[10] .is_wysiwyg = "true";
defparam \temp[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X59_Y25_N94
arriaii_io_ibuf \port_A_data_out[11]~input (
	.i(port_A_data_out[11]),
	.ibar(gnd),
	.o(\port_A_data_out[11]~input_o ));
// synopsys translate_off
defparam \port_A_data_out[11]~input .bus_hold = "false";
defparam \port_A_data_out[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X52_Y37_N10
arriaii_lcell_comb \readin[51]~feeder (
// Equation(s):
// \readin[51]~feeder_combout  = ( \port_A_data_out[11]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\port_A_data_out[11]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readin[51]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readin[51]~feeder .extended_lut = "off";
defparam \readin[51]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \readin[51]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y37_N11
dffeas \readin[51] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\readin[51]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(gnd),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(readin[51]),
	.prn(vcc));
// synopsys translate_off
defparam \readin[51] .is_wysiwyg = "true";
defparam \readin[51] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X59_Y31_N32
arriaii_io_ibuf \port_A_data_out[3]~input (
	.i(port_A_data_out[3]),
	.ibar(gnd),
	.o(\port_A_data_out[3]~input_o ));
// synopsys translate_off
defparam \port_A_data_out[3]~input .bus_hold = "false";
defparam \port_A_data_out[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X57_Y35_N8
arriaii_lcell_comb \readin[27]~feeder (
// Equation(s):
// \readin[27]~feeder_combout  = ( \port_A_data_out[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\port_A_data_out[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readin[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readin[27]~feeder .extended_lut = "off";
defparam \readin[27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \readin[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y36_N11
dffeas \readin[59] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\port_A_data_out[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(vcc),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(readin[59]),
	.prn(vcc));
// synopsys translate_off
defparam \readin[59] .is_wysiwyg = "true";
defparam \readin[59] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y35_N9
dffeas \readin[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\readin[27]~feeder_combout ),
	.asdata(readin[59]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(!\initialcounter.010~q ),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(readin[27]),
	.prn(vcc));
// synopsys translate_off
defparam \readin[27] .is_wysiwyg = "true";
defparam \readin[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y37_N20
arriaii_lcell_comb \readin~19 (
// Equation(s):
// \readin~19_combout  = ( \Equal0~0_combout  & ( \initialcounter.010~q  & ( \port_A_data_out[11]~input_o  ) ) ) # ( !\Equal0~0_combout  & ( \initialcounter.010~q  & ( \port_A_data_out[11]~input_o  ) ) ) # ( \Equal0~0_combout  & ( !\initialcounter.010~q  & ( 
// (!\Equal0~1_combout  & ((readin[27]))) # (\Equal0~1_combout  & (readin[51])) ) ) ) # ( !\Equal0~0_combout  & ( !\initialcounter.010~q  & ( readin[27] ) ) )

	.dataa(!\port_A_data_out[11]~input_o ),
	.datab(!readin[51]),
	.datac(!\Equal0~1_combout ),
	.datad(!readin[27]),
	.datae(!\Equal0~0_combout ),
	.dataf(!\initialcounter.010~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readin~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readin~19 .extended_lut = "off";
defparam \readin~19 .lut_mask = 64'h00FF03F355555555;
defparam \readin~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y37_N21
dffeas \readin[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\readin~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(gnd),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(readin[19]),
	.prn(vcc));
// synopsys translate_off
defparam \readin[19] .is_wysiwyg = "true";
defparam \readin[19] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X59_Y7_N32
arriaii_io_ibuf \port_A_data_out[19]~input (
	.i(port_A_data_out[19]),
	.ibar(gnd),
	.o(\port_A_data_out[19]~input_o ));
// synopsys translate_off
defparam \port_A_data_out[19]~input .bus_hold = "false";
defparam \port_A_data_out[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X52_Y37_N15
dffeas \readin[43] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\port_A_data_out[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(vcc),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(readin[43]),
	.prn(vcc));
// synopsys translate_off
defparam \readin[43] .is_wysiwyg = "true";
defparam \readin[43] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y37_N12
arriaii_lcell_comb \readin~11 (
// Equation(s):
// \readin~11_combout  = ( \Equal0~0_combout  & ( \port_A_data_out[19]~input_o  & ( ((!\Equal0~1_combout  & (readin[19])) # (\Equal0~1_combout  & ((readin[43])))) # (\initialcounter.010~q ) ) ) ) # ( !\Equal0~0_combout  & ( \port_A_data_out[19]~input_o  & ( 
// (\initialcounter.010~q ) # (readin[19]) ) ) ) # ( \Equal0~0_combout  & ( !\port_A_data_out[19]~input_o  & ( (!\initialcounter.010~q  & ((!\Equal0~1_combout  & (readin[19])) # (\Equal0~1_combout  & ((readin[43]))))) ) ) ) # ( !\Equal0~0_combout  & ( 
// !\port_A_data_out[19]~input_o  & ( (readin[19] & !\initialcounter.010~q ) ) ) )

	.dataa(!readin[19]),
	.datab(!readin[43]),
	.datac(!\initialcounter.010~q ),
	.datad(!\Equal0~1_combout ),
	.datae(!\Equal0~0_combout ),
	.dataf(!\port_A_data_out[19]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readin~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readin~11 .extended_lut = "off";
defparam \readin~11 .lut_mask = 64'h505050305F5F5F3F;
defparam \readin~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y37_N13
dffeas \readin[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\readin~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(gnd),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(readin[11]),
	.prn(vcc));
// synopsys translate_off
defparam \readin[11] .is_wysiwyg = "true";
defparam \readin[11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X59_Y18_N32
arriaii_io_ibuf \port_A_data_out[27]~input (
	.i(port_A_data_out[27]),
	.ibar(gnd),
	.o(\port_A_data_out[27]~input_o ));
// synopsys translate_off
defparam \port_A_data_out[27]~input .bus_hold = "false";
defparam \port_A_data_out[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X57_Y36_N0
arriaii_lcell_comb \readin[35]~feeder (
// Equation(s):
// \readin[35]~feeder_combout  = ( \port_A_data_out[27]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\port_A_data_out[27]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readin[35]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readin[35]~feeder .extended_lut = "off";
defparam \readin[35]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \readin[35]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y36_N1
dffeas \readin[35] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\readin[35]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(gnd),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(readin[35]),
	.prn(vcc));
// synopsys translate_off
defparam \readin[35] .is_wysiwyg = "true";
defparam \readin[35] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y37_N18
arriaii_lcell_comb \readin~3 (
// Equation(s):
// \readin~3_combout  = ( \Equal0~0_combout  & ( readin[35] & ( (!\initialcounter.010~q  & (((\Equal0~1_combout )) # (readin[11]))) # (\initialcounter.010~q  & (((\port_A_data_out[27]~input_o )))) ) ) ) # ( !\Equal0~0_combout  & ( readin[35] & ( 
// (!\initialcounter.010~q  & (readin[11])) # (\initialcounter.010~q  & ((\port_A_data_out[27]~input_o ))) ) ) ) # ( \Equal0~0_combout  & ( !readin[35] & ( (!\initialcounter.010~q  & (readin[11] & ((!\Equal0~1_combout )))) # (\initialcounter.010~q  & 
// (((\port_A_data_out[27]~input_o )))) ) ) ) # ( !\Equal0~0_combout  & ( !readin[35] & ( (!\initialcounter.010~q  & (readin[11])) # (\initialcounter.010~q  & ((\port_A_data_out[27]~input_o ))) ) ) )

	.dataa(!readin[11]),
	.datab(!\port_A_data_out[27]~input_o ),
	.datac(!\Equal0~1_combout ),
	.datad(!\initialcounter.010~q ),
	.datae(!\Equal0~0_combout ),
	.dataf(!readin[35]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readin~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readin~3 .extended_lut = "off";
defparam \readin~3 .lut_mask = 64'h5533503355335F33;
defparam \readin~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y37_N19
dffeas \readin[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\readin~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(gnd),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(readin[3]),
	.prn(vcc));
// synopsys translate_off
defparam \readin[3] .is_wysiwyg = "true";
defparam \readin[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y37_N17
dffeas \temp[43] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(readin[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(vcc),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(temp[43]),
	.prn(vcc));
// synopsys translate_off
defparam \temp[43] .is_wysiwyg = "true";
defparam \temp[43] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y37_N8
arriaii_lcell_comb \temp[27]~feeder (
// Equation(s):
// \temp[27]~feeder_combout  = ( temp[43] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!temp[43]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\temp[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \temp[27]~feeder .extended_lut = "off";
defparam \temp[27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \temp[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y37_N9
dffeas \temp[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\temp[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(gnd),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(temp[27]),
	.prn(vcc));
// synopsys translate_off
defparam \temp[27] .is_wysiwyg = "true";
defparam \temp[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y37_N3
dffeas \temp[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(temp[27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(vcc),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(temp[11]),
	.prn(vcc));
// synopsys translate_off
defparam \temp[11] .is_wysiwyg = "true";
defparam \temp[11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X59_Y10_N94
arriaii_io_ibuf \port_A_data_out[12]~input (
	.i(port_A_data_out[12]),
	.ibar(gnd),
	.o(\port_A_data_out[12]~input_o ));
// synopsys translate_off
defparam \port_A_data_out[12]~input .bus_hold = "false";
defparam \port_A_data_out[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X52_Y37_N3
dffeas \readin[52] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\port_A_data_out[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(vcc),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(readin[52]),
	.prn(vcc));
// synopsys translate_off
defparam \readin[52] .is_wysiwyg = "true";
defparam \readin[52] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X59_Y26_N1
arriaii_io_ibuf \port_A_data_out[4]~input (
	.i(port_A_data_out[4]),
	.ibar(gnd),
	.o(\port_A_data_out[4]~input_o ));
// synopsys translate_off
defparam \port_A_data_out[4]~input .bus_hold = "false";
defparam \port_A_data_out[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X57_Y35_N36
arriaii_lcell_comb \readin[28]~feeder (
// Equation(s):
// \readin[28]~feeder_combout  = ( \port_A_data_out[4]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\port_A_data_out[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readin[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readin[28]~feeder .extended_lut = "off";
defparam \readin[28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \readin[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X58_Y37_N39
dffeas \readin[60] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\port_A_data_out[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(vcc),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(readin[60]),
	.prn(vcc));
// synopsys translate_off
defparam \readin[60] .is_wysiwyg = "true";
defparam \readin[60] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y35_N37
dffeas \readin[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\readin[28]~feeder_combout ),
	.asdata(readin[60]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(!\initialcounter.010~q ),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(readin[28]),
	.prn(vcc));
// synopsys translate_off
defparam \readin[28] .is_wysiwyg = "true";
defparam \readin[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y37_N0
arriaii_lcell_comb \readin~20 (
// Equation(s):
// \readin~20_combout  = ( \Equal0~0_combout  & ( \port_A_data_out[12]~input_o  & ( ((!\Equal0~1_combout  & ((readin[28]))) # (\Equal0~1_combout  & (readin[52]))) # (\initialcounter.010~q ) ) ) ) # ( !\Equal0~0_combout  & ( \port_A_data_out[12]~input_o  & ( 
// (readin[28]) # (\initialcounter.010~q ) ) ) ) # ( \Equal0~0_combout  & ( !\port_A_data_out[12]~input_o  & ( (!\initialcounter.010~q  & ((!\Equal0~1_combout  & ((readin[28]))) # (\Equal0~1_combout  & (readin[52])))) ) ) ) # ( !\Equal0~0_combout  & ( 
// !\port_A_data_out[12]~input_o  & ( (!\initialcounter.010~q  & readin[28]) ) ) )

	.dataa(!\initialcounter.010~q ),
	.datab(!readin[52]),
	.datac(!readin[28]),
	.datad(!\Equal0~1_combout ),
	.datae(!\Equal0~0_combout ),
	.dataf(!\port_A_data_out[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readin~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readin~20 .extended_lut = "off";
defparam \readin~20 .lut_mask = 64'h0A0A0A225F5F5F77;
defparam \readin~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y37_N1
dffeas \readin[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\readin~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(gnd),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(readin[20]),
	.prn(vcc));
// synopsys translate_off
defparam \readin[20] .is_wysiwyg = "true";
defparam \readin[20] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X59_Y30_N63
arriaii_io_ibuf \port_A_data_out[20]~input (
	.i(port_A_data_out[20]),
	.ibar(gnd),
	.o(\port_A_data_out[20]~input_o ));
// synopsys translate_off
defparam \port_A_data_out[20]~input .bus_hold = "false";
defparam \port_A_data_out[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X52_Y37_N27
dffeas \readin[44] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\port_A_data_out[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(vcc),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(readin[44]),
	.prn(vcc));
// synopsys translate_off
defparam \readin[44] .is_wysiwyg = "true";
defparam \readin[44] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y37_N24
arriaii_lcell_comb \readin~12 (
// Equation(s):
// \readin~12_combout  = ( \Equal0~0_combout  & ( \port_A_data_out[20]~input_o  & ( ((!\Equal0~1_combout  & (readin[20])) # (\Equal0~1_combout  & ((readin[44])))) # (\initialcounter.010~q ) ) ) ) # ( !\Equal0~0_combout  & ( \port_A_data_out[20]~input_o  & ( 
// (\initialcounter.010~q ) # (readin[20]) ) ) ) # ( \Equal0~0_combout  & ( !\port_A_data_out[20]~input_o  & ( (!\initialcounter.010~q  & ((!\Equal0~1_combout  & (readin[20])) # (\Equal0~1_combout  & ((readin[44]))))) ) ) ) # ( !\Equal0~0_combout  & ( 
// !\port_A_data_out[20]~input_o  & ( (readin[20] & !\initialcounter.010~q ) ) ) )

	.dataa(!readin[20]),
	.datab(!readin[44]),
	.datac(!\initialcounter.010~q ),
	.datad(!\Equal0~1_combout ),
	.datae(!\Equal0~0_combout ),
	.dataf(!\port_A_data_out[20]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readin~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readin~12 .extended_lut = "off";
defparam \readin~12 .lut_mask = 64'h505050305F5F5F3F;
defparam \readin~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y37_N25
dffeas \readin[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\readin~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(gnd),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(readin[12]),
	.prn(vcc));
// synopsys translate_off
defparam \readin[12] .is_wysiwyg = "true";
defparam \readin[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X59_Y21_N63
arriaii_io_ibuf \port_A_data_out[28]~input (
	.i(port_A_data_out[28]),
	.ibar(gnd),
	.o(\port_A_data_out[28]~input_o ));
// synopsys translate_off
defparam \port_A_data_out[28]~input .bus_hold = "false";
defparam \port_A_data_out[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X53_Y37_N5
dffeas \readin[36] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\port_A_data_out[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(vcc),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(readin[36]),
	.prn(vcc));
// synopsys translate_off
defparam \readin[36] .is_wysiwyg = "true";
defparam \readin[36] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y37_N6
arriaii_lcell_comb \readin~4 (
// Equation(s):
// \readin~4_combout  = ( readin[36] & ( \initialcounter.010~q  & ( \port_A_data_out[28]~input_o  ) ) ) # ( !readin[36] & ( \initialcounter.010~q  & ( \port_A_data_out[28]~input_o  ) ) ) # ( readin[36] & ( !\initialcounter.010~q  & ( ((\Equal0~1_combout  & 
// \Equal0~0_combout )) # (readin[12]) ) ) ) # ( !readin[36] & ( !\initialcounter.010~q  & ( (readin[12] & ((!\Equal0~1_combout ) # (!\Equal0~0_combout ))) ) ) )

	.dataa(!readin[12]),
	.datab(!\port_A_data_out[28]~input_o ),
	.datac(!\Equal0~1_combout ),
	.datad(!\Equal0~0_combout ),
	.datae(!readin[36]),
	.dataf(!\initialcounter.010~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readin~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readin~4 .extended_lut = "off";
defparam \readin~4 .lut_mask = 64'h5550555F33333333;
defparam \readin~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y37_N7
dffeas \readin[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\readin~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(gnd),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(readin[4]),
	.prn(vcc));
// synopsys translate_off
defparam \readin[4] .is_wysiwyg = "true";
defparam \readin[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y37_N20
arriaii_lcell_comb \temp[44]~feeder (
// Equation(s):
// \temp[44]~feeder_combout  = ( readin[4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!readin[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\temp[44]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \temp[44]~feeder .extended_lut = "off";
defparam \temp[44]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \temp[44]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y37_N21
dffeas \temp[44] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\temp[44]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(gnd),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(temp[44]),
	.prn(vcc));
// synopsys translate_off
defparam \temp[44] .is_wysiwyg = "true";
defparam \temp[44] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y37_N22
arriaii_lcell_comb \temp[28]~feeder (
// Equation(s):
// \temp[28]~feeder_combout  = ( temp[44] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!temp[44]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\temp[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \temp[28]~feeder .extended_lut = "off";
defparam \temp[28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \temp[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y37_N23
dffeas \temp[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\temp[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(gnd),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(temp[28]),
	.prn(vcc));
// synopsys translate_off
defparam \temp[28] .is_wysiwyg = "true";
defparam \temp[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y37_N21
dffeas \temp[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(temp[28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(vcc),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(temp[12]),
	.prn(vcc));
// synopsys translate_off
defparam \temp[12] .is_wysiwyg = "true";
defparam \temp[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X59_Y28_N1
arriaii_io_ibuf \port_A_data_out[29]~input (
	.i(port_A_data_out[29]),
	.ibar(gnd),
	.o(\port_A_data_out[29]~input_o ));
// synopsys translate_off
defparam \port_A_data_out[29]~input .bus_hold = "false";
defparam \port_A_data_out[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X59_Y28_N32
arriaii_io_ibuf \port_A_data_out[21]~input (
	.i(port_A_data_out[21]),
	.ibar(gnd),
	.o(\port_A_data_out[21]~input_o ));
// synopsys translate_off
defparam \port_A_data_out[21]~input .bus_hold = "false";
defparam \port_A_data_out[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X57_Y36_N39
dffeas \readin[45] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\port_A_data_out[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(vcc),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(readin[45]),
	.prn(vcc));
// synopsys translate_off
defparam \readin[45] .is_wysiwyg = "true";
defparam \readin[45] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X59_Y51_N32
arriaii_io_ibuf \port_A_data_out[13]~input (
	.i(port_A_data_out[13]),
	.ibar(gnd),
	.o(\port_A_data_out[13]~input_o ));
// synopsys translate_off
defparam \port_A_data_out[13]~input .bus_hold = "false";
defparam \port_A_data_out[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X57_Y36_N19
dffeas \readin[53] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\port_A_data_out[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(vcc),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(readin[53]),
	.prn(vcc));
// synopsys translate_off
defparam \readin[53] .is_wysiwyg = "true";
defparam \readin[53] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X59_Y33_N63
arriaii_io_ibuf \port_A_data_out[5]~input (
	.i(port_A_data_out[5]),
	.ibar(gnd),
	.o(\port_A_data_out[5]~input_o ));
// synopsys translate_off
defparam \port_A_data_out[5]~input .bus_hold = "false";
defparam \port_A_data_out[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X58_Y35_N30
arriaii_lcell_comb \readin[29]~feeder (
// Equation(s):
// \readin[29]~feeder_combout  = ( \port_A_data_out[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\port_A_data_out[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readin[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readin[29]~feeder .extended_lut = "off";
defparam \readin[29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \readin[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X58_Y36_N0
arriaii_lcell_comb \readin[61]~feeder (
// Equation(s):
// \readin[61]~feeder_combout  = ( \port_A_data_out[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\port_A_data_out[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readin[61]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readin[61]~feeder .extended_lut = "off";
defparam \readin[61]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \readin[61]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X58_Y36_N1
dffeas \readin[61] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\readin[61]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(gnd),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(readin[61]),
	.prn(vcc));
// synopsys translate_off
defparam \readin[61] .is_wysiwyg = "true";
defparam \readin[61] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y35_N31
dffeas \readin[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\readin[29]~feeder_combout ),
	.asdata(readin[61]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(!\initialcounter.010~q ),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(readin[29]),
	.prn(vcc));
// synopsys translate_off
defparam \readin[29] .is_wysiwyg = "true";
defparam \readin[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X57_Y36_N16
arriaii_lcell_comb \readin~21 (
// Equation(s):
// \readin~21_combout  = ( \Equal0~1_combout  & ( \Equal0~0_combout  & ( (!\initialcounter.010~q  & (readin[53])) # (\initialcounter.010~q  & ((\port_A_data_out[13]~input_o ))) ) ) ) # ( !\Equal0~1_combout  & ( \Equal0~0_combout  & ( (!\initialcounter.010~q  
// & ((readin[29]))) # (\initialcounter.010~q  & (\port_A_data_out[13]~input_o )) ) ) ) # ( \Equal0~1_combout  & ( !\Equal0~0_combout  & ( (!\initialcounter.010~q  & ((readin[29]))) # (\initialcounter.010~q  & (\port_A_data_out[13]~input_o )) ) ) ) # ( 
// !\Equal0~1_combout  & ( !\Equal0~0_combout  & ( (!\initialcounter.010~q  & ((readin[29]))) # (\initialcounter.010~q  & (\port_A_data_out[13]~input_o )) ) ) )

	.dataa(!readin[53]),
	.datab(!\initialcounter.010~q ),
	.datac(!\port_A_data_out[13]~input_o ),
	.datad(!readin[29]),
	.datae(!\Equal0~1_combout ),
	.dataf(!\Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readin~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readin~21 .extended_lut = "off";
defparam \readin~21 .lut_mask = 64'h03CF03CF03CF4747;
defparam \readin~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y36_N17
dffeas \readin[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\readin~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(gnd),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(readin[21]),
	.prn(vcc));
// synopsys translate_off
defparam \readin[21] .is_wysiwyg = "true";
defparam \readin[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X57_Y36_N8
arriaii_lcell_comb \readin~13 (
// Equation(s):
// \readin~13_combout  = ( \initialcounter.010~q  & ( \Equal0~0_combout  & ( \port_A_data_out[21]~input_o  ) ) ) # ( !\initialcounter.010~q  & ( \Equal0~0_combout  & ( (!\Equal0~1_combout  & ((readin[21]))) # (\Equal0~1_combout  & (readin[45])) ) ) ) # ( 
// \initialcounter.010~q  & ( !\Equal0~0_combout  & ( \port_A_data_out[21]~input_o  ) ) ) # ( !\initialcounter.010~q  & ( !\Equal0~0_combout  & ( readin[21] ) ) )

	.dataa(!readin[45]),
	.datab(!\port_A_data_out[21]~input_o ),
	.datac(!\Equal0~1_combout ),
	.datad(!readin[21]),
	.datae(!\initialcounter.010~q ),
	.dataf(!\Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readin~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readin~13 .extended_lut = "off";
defparam \readin~13 .lut_mask = 64'h00FF333305F53333;
defparam \readin~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y36_N9
dffeas \readin[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\readin~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(gnd),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(readin[13]),
	.prn(vcc));
// synopsys translate_off
defparam \readin[13] .is_wysiwyg = "true";
defparam \readin[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X57_Y36_N22
arriaii_lcell_comb \readin[37]~feeder (
// Equation(s):
// \readin[37]~feeder_combout  = ( \port_A_data_out[29]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\port_A_data_out[29]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readin[37]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readin[37]~feeder .extended_lut = "off";
defparam \readin[37]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \readin[37]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y36_N23
dffeas \readin[37] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\readin[37]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(gnd),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(readin[37]),
	.prn(vcc));
// synopsys translate_off
defparam \readin[37] .is_wysiwyg = "true";
defparam \readin[37] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X57_Y36_N28
arriaii_lcell_comb \readin~5 (
// Equation(s):
// \readin~5_combout  = ( \Equal0~1_combout  & ( \Equal0~0_combout  & ( (!\initialcounter.010~q  & ((readin[37]))) # (\initialcounter.010~q  & (\port_A_data_out[29]~input_o )) ) ) ) # ( !\Equal0~1_combout  & ( \Equal0~0_combout  & ( (!\initialcounter.010~q  
// & ((readin[13]))) # (\initialcounter.010~q  & (\port_A_data_out[29]~input_o )) ) ) ) # ( \Equal0~1_combout  & ( !\Equal0~0_combout  & ( (!\initialcounter.010~q  & ((readin[13]))) # (\initialcounter.010~q  & (\port_A_data_out[29]~input_o )) ) ) ) # ( 
// !\Equal0~1_combout  & ( !\Equal0~0_combout  & ( (!\initialcounter.010~q  & ((readin[13]))) # (\initialcounter.010~q  & (\port_A_data_out[29]~input_o )) ) ) )

	.dataa(!\port_A_data_out[29]~input_o ),
	.datab(!\initialcounter.010~q ),
	.datac(!readin[13]),
	.datad(!readin[37]),
	.datae(!\Equal0~1_combout ),
	.dataf(!\Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readin~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readin~5 .extended_lut = "off";
defparam \readin~5 .lut_mask = 64'h1D1D1D1D1D1D11DD;
defparam \readin~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y36_N29
dffeas \readin[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\readin~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(gnd),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(readin[5]),
	.prn(vcc));
// synopsys translate_off
defparam \readin[5] .is_wysiwyg = "true";
defparam \readin[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X57_Y36_N26
arriaii_lcell_comb \temp[45]~feeder (
// Equation(s):
// \temp[45]~feeder_combout  = ( readin[5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!readin[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\temp[45]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \temp[45]~feeder .extended_lut = "off";
defparam \temp[45]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \temp[45]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y36_N27
dffeas \temp[45] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\temp[45]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(gnd),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(temp[45]),
	.prn(vcc));
// synopsys translate_off
defparam \temp[45] .is_wysiwyg = "true";
defparam \temp[45] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X58_Y36_N2
arriaii_lcell_comb \temp[29]~feeder (
// Equation(s):
// \temp[29]~feeder_combout  = ( temp[45] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!temp[45]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\temp[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \temp[29]~feeder .extended_lut = "off";
defparam \temp[29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \temp[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X58_Y36_N3
dffeas \temp[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\temp[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(gnd),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(temp[29]),
	.prn(vcc));
// synopsys translate_off
defparam \temp[29] .is_wysiwyg = "true";
defparam \temp[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y37_N37
dffeas \temp[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(temp[29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(vcc),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(temp[13]),
	.prn(vcc));
// synopsys translate_off
defparam \temp[13] .is_wysiwyg = "true";
defparam \temp[13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X59_Y22_N94
arriaii_io_ibuf \port_A_data_out[30]~input (
	.i(port_A_data_out[30]),
	.ibar(gnd),
	.o(\port_A_data_out[30]~input_o ));
// synopsys translate_off
defparam \port_A_data_out[30]~input .bus_hold = "false";
defparam \port_A_data_out[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X53_Y37_N17
dffeas \readin[38] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\port_A_data_out[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(vcc),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(readin[38]),
	.prn(vcc));
// synopsys translate_off
defparam \readin[38] .is_wysiwyg = "true";
defparam \readin[38] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X59_Y23_N94
arriaii_io_ibuf \port_A_data_out[22]~input (
	.i(port_A_data_out[22]),
	.ibar(gnd),
	.o(\port_A_data_out[22]~input_o ));
// synopsys translate_off
defparam \port_A_data_out[22]~input .bus_hold = "false";
defparam \port_A_data_out[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X54_Y37_N21
dffeas \readin[46] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\port_A_data_out[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(vcc),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(readin[46]),
	.prn(vcc));
// synopsys translate_off
defparam \readin[46] .is_wysiwyg = "true";
defparam \readin[46] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X53_Y56_N63
arriaii_io_ibuf \port_A_data_out[14]~input (
	.i(port_A_data_out[14]),
	.ibar(gnd),
	.o(\port_A_data_out[14]~input_o ));
// synopsys translate_off
defparam \port_A_data_out[14]~input .bus_hold = "false";
defparam \port_A_data_out[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X54_Y37_N27
dffeas \readin[54] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\port_A_data_out[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(vcc),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(readin[54]),
	.prn(vcc));
// synopsys translate_off
defparam \readin[54] .is_wysiwyg = "true";
defparam \readin[54] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X59_Y19_N94
arriaii_io_ibuf \port_A_data_out[6]~input (
	.i(port_A_data_out[6]),
	.ibar(gnd),
	.o(\port_A_data_out[6]~input_o ));
// synopsys translate_off
defparam \port_A_data_out[6]~input .bus_hold = "false";
defparam \port_A_data_out[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X58_Y35_N8
arriaii_lcell_comb \readin[30]~feeder (
// Equation(s):
// \readin[30]~feeder_combout  = ( \port_A_data_out[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\port_A_data_out[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readin[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readin[30]~feeder .extended_lut = "off";
defparam \readin[30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \readin[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X57_Y36_N6
arriaii_lcell_comb \readin[62]~feeder (
// Equation(s):
// \readin[62]~feeder_combout  = ( \port_A_data_out[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\port_A_data_out[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readin[62]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readin[62]~feeder .extended_lut = "off";
defparam \readin[62]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \readin[62]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y36_N7
dffeas \readin[62] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\readin[62]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(gnd),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(readin[62]),
	.prn(vcc));
// synopsys translate_off
defparam \readin[62] .is_wysiwyg = "true";
defparam \readin[62] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y35_N9
dffeas \readin[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\readin[30]~feeder_combout ),
	.asdata(readin[62]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(!\initialcounter.010~q ),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(readin[30]),
	.prn(vcc));
// synopsys translate_off
defparam \readin[30] .is_wysiwyg = "true";
defparam \readin[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X54_Y37_N24
arriaii_lcell_comb \readin~22 (
// Equation(s):
// \readin~22_combout  = ( readin[30] & ( \port_A_data_out[14]~input_o  & ( (!\Equal0~0_combout ) # ((!\Equal0~1_combout ) # ((readin[54]) # (\initialcounter.010~q ))) ) ) ) # ( !readin[30] & ( \port_A_data_out[14]~input_o  & ( ((\Equal0~0_combout  & 
// (\Equal0~1_combout  & readin[54]))) # (\initialcounter.010~q ) ) ) ) # ( readin[30] & ( !\port_A_data_out[14]~input_o  & ( (!\initialcounter.010~q  & ((!\Equal0~0_combout ) # ((!\Equal0~1_combout ) # (readin[54])))) ) ) ) # ( !readin[30] & ( 
// !\port_A_data_out[14]~input_o  & ( (\Equal0~0_combout  & (\Equal0~1_combout  & (!\initialcounter.010~q  & readin[54]))) ) ) )

	.dataa(!\Equal0~0_combout ),
	.datab(!\Equal0~1_combout ),
	.datac(!\initialcounter.010~q ),
	.datad(!readin[54]),
	.datae(!readin[30]),
	.dataf(!\port_A_data_out[14]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readin~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readin~22 .extended_lut = "off";
defparam \readin~22 .lut_mask = 64'h0010E0F00F1FEFFF;
defparam \readin~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X54_Y37_N25
dffeas \readin[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\readin~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(gnd),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(readin[22]),
	.prn(vcc));
// synopsys translate_off
defparam \readin[22] .is_wysiwyg = "true";
defparam \readin[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X54_Y37_N22
arriaii_lcell_comb \readin~14 (
// Equation(s):
// \readin~14_combout  = ( \Equal0~0_combout  & ( \initialcounter.010~q  & ( \port_A_data_out[22]~input_o  ) ) ) # ( !\Equal0~0_combout  & ( \initialcounter.010~q  & ( \port_A_data_out[22]~input_o  ) ) ) # ( \Equal0~0_combout  & ( !\initialcounter.010~q  & ( 
// (!\Equal0~1_combout  & ((readin[22]))) # (\Equal0~1_combout  & (readin[46])) ) ) ) # ( !\Equal0~0_combout  & ( !\initialcounter.010~q  & ( readin[22] ) ) )

	.dataa(!readin[46]),
	.datab(!\port_A_data_out[22]~input_o ),
	.datac(!\Equal0~1_combout ),
	.datad(!readin[22]),
	.datae(!\Equal0~0_combout ),
	.dataf(!\initialcounter.010~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readin~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readin~14 .extended_lut = "off";
defparam \readin~14 .lut_mask = 64'h00FF05F533333333;
defparam \readin~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X54_Y37_N23
dffeas \readin[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\readin~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(gnd),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(readin[14]),
	.prn(vcc));
// synopsys translate_off
defparam \readin[14] .is_wysiwyg = "true";
defparam \readin[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y37_N18
arriaii_lcell_comb \readin~6 (
// Equation(s):
// \readin~6_combout  = ( readin[14] & ( \Equal0~0_combout  & ( (!\initialcounter.010~q  & (((!\Equal0~1_combout )) # (readin[38]))) # (\initialcounter.010~q  & (((\port_A_data_out[30]~input_o )))) ) ) ) # ( !readin[14] & ( \Equal0~0_combout  & ( 
// (!\initialcounter.010~q  & (readin[38] & ((\Equal0~1_combout )))) # (\initialcounter.010~q  & (((\port_A_data_out[30]~input_o )))) ) ) ) # ( readin[14] & ( !\Equal0~0_combout  & ( (!\initialcounter.010~q ) # (\port_A_data_out[30]~input_o ) ) ) ) # ( 
// !readin[14] & ( !\Equal0~0_combout  & ( (\port_A_data_out[30]~input_o  & \initialcounter.010~q ) ) ) )

	.dataa(!readin[38]),
	.datab(!\port_A_data_out[30]~input_o ),
	.datac(!\Equal0~1_combout ),
	.datad(!\initialcounter.010~q ),
	.datae(!readin[14]),
	.dataf(!\Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readin~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readin~6 .extended_lut = "off";
defparam \readin~6 .lut_mask = 64'h0033FF330533F533;
defparam \readin~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y37_N19
dffeas \readin[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\readin~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(gnd),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(readin[6]),
	.prn(vcc));
// synopsys translate_off
defparam \readin[6] .is_wysiwyg = "true";
defparam \readin[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y37_N35
dffeas \temp[46] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(readin[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(vcc),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(temp[46]),
	.prn(vcc));
// synopsys translate_off
defparam \temp[46] .is_wysiwyg = "true";
defparam \temp[46] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y37_N33
dffeas \temp[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(temp[46]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(vcc),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(temp[30]),
	.prn(vcc));
// synopsys translate_off
defparam \temp[30] .is_wysiwyg = "true";
defparam \temp[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y37_N36
arriaii_lcell_comb \temp[14]~feeder (
// Equation(s):
// \temp[14]~feeder_combout  = ( temp[30] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!temp[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\temp[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \temp[14]~feeder .extended_lut = "off";
defparam \temp[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \temp[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y37_N37
dffeas \temp[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\temp[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(gnd),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(temp[14]),
	.prn(vcc));
// synopsys translate_off
defparam \temp[14] .is_wysiwyg = "true";
defparam \temp[14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X59_Y21_N32
arriaii_io_ibuf \port_A_data_out[31]~input (
	.i(port_A_data_out[31]),
	.ibar(gnd),
	.o(\port_A_data_out[31]~input_o ));
// synopsys translate_off
defparam \port_A_data_out[31]~input .bus_hold = "false";
defparam \port_A_data_out[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X54_Y37_N13
dffeas \readin[39] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\port_A_data_out[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(vcc),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(readin[39]),
	.prn(vcc));
// synopsys translate_off
defparam \readin[39] .is_wysiwyg = "true";
defparam \readin[39] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X53_Y56_N1
arriaii_io_ibuf \port_A_data_out[23]~input (
	.i(port_A_data_out[23]),
	.ibar(gnd),
	.o(\port_A_data_out[23]~input_o ));
// synopsys translate_off
defparam \port_A_data_out[23]~input .bus_hold = "false";
defparam \port_A_data_out[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X54_Y37_N11
dffeas \readin[47] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\port_A_data_out[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(vcc),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(readin[47]),
	.prn(vcc));
// synopsys translate_off
defparam \readin[47] .is_wysiwyg = "true";
defparam \readin[47] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X59_Y13_N1
arriaii_io_ibuf \port_A_data_out[15]~input (
	.i(port_A_data_out[15]),
	.ibar(gnd),
	.o(\port_A_data_out[15]~input_o ));
// synopsys translate_off
defparam \port_A_data_out[15]~input .bus_hold = "false";
defparam \port_A_data_out[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X54_Y37_N39
dffeas \readin[55] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\port_A_data_out[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(vcc),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(readin[55]),
	.prn(vcc));
// synopsys translate_off
defparam \readin[55] .is_wysiwyg = "true";
defparam \readin[55] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X59_Y28_N94
arriaii_io_ibuf \port_A_data_out[7]~input (
	.i(port_A_data_out[7]),
	.ibar(gnd),
	.o(\port_A_data_out[7]~input_o ));
// synopsys translate_off
defparam \port_A_data_out[7]~input .bus_hold = "false";
defparam \port_A_data_out[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X58_Y35_N20
arriaii_lcell_comb \readin[31]~feeder (
// Equation(s):
// \readin[31]~feeder_combout  = ( \port_A_data_out[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\port_A_data_out[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readin[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readin[31]~feeder .extended_lut = "off";
defparam \readin[31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \readin[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X58_Y36_N4
arriaii_lcell_comb \readin[63]~feeder (
// Equation(s):
// \readin[63]~feeder_combout  = ( \port_A_data_out[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\port_A_data_out[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readin[63]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readin[63]~feeder .extended_lut = "off";
defparam \readin[63]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \readin[63]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X58_Y36_N5
dffeas \readin[63] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\readin[63]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(gnd),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(readin[63]),
	.prn(vcc));
// synopsys translate_off
defparam \readin[63] .is_wysiwyg = "true";
defparam \readin[63] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y35_N21
dffeas \readin[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\readin[31]~feeder_combout ),
	.asdata(readin[63]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(!\initialcounter.010~q ),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(readin[31]),
	.prn(vcc));
// synopsys translate_off
defparam \readin[31] .is_wysiwyg = "true";
defparam \readin[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X54_Y37_N36
arriaii_lcell_comb \readin~23 (
// Equation(s):
// \readin~23_combout  = ( \Equal0~0_combout  & ( \port_A_data_out[15]~input_o  & ( ((!\Equal0~1_combout  & ((readin[31]))) # (\Equal0~1_combout  & (readin[55]))) # (\initialcounter.010~q ) ) ) ) # ( !\Equal0~0_combout  & ( \port_A_data_out[15]~input_o  & ( 
// (\initialcounter.010~q ) # (readin[31]) ) ) ) # ( \Equal0~0_combout  & ( !\port_A_data_out[15]~input_o  & ( (!\initialcounter.010~q  & ((!\Equal0~1_combout  & ((readin[31]))) # (\Equal0~1_combout  & (readin[55])))) ) ) ) # ( !\Equal0~0_combout  & ( 
// !\port_A_data_out[15]~input_o  & ( (readin[31] & !\initialcounter.010~q ) ) ) )

	.dataa(!readin[55]),
	.datab(!readin[31]),
	.datac(!\initialcounter.010~q ),
	.datad(!\Equal0~1_combout ),
	.datae(!\Equal0~0_combout ),
	.dataf(!\port_A_data_out[15]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readin~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readin~23 .extended_lut = "off";
defparam \readin~23 .lut_mask = 64'h303030503F3F3F5F;
defparam \readin~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X54_Y37_N37
dffeas \readin[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\readin~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(gnd),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(readin[23]),
	.prn(vcc));
// synopsys translate_off
defparam \readin[23] .is_wysiwyg = "true";
defparam \readin[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X54_Y37_N8
arriaii_lcell_comb \readin~15 (
// Equation(s):
// \readin~15_combout  = ( readin[23] & ( \initialcounter.010~q  & ( \port_A_data_out[23]~input_o  ) ) ) # ( !readin[23] & ( \initialcounter.010~q  & ( \port_A_data_out[23]~input_o  ) ) ) # ( readin[23] & ( !\initialcounter.010~q  & ( (!\Equal0~0_combout ) # 
// ((!\Equal0~1_combout ) # (readin[47])) ) ) ) # ( !readin[23] & ( !\initialcounter.010~q  & ( (\Equal0~0_combout  & (\Equal0~1_combout  & readin[47])) ) ) )

	.dataa(!\Equal0~0_combout ),
	.datab(!\Equal0~1_combout ),
	.datac(!\port_A_data_out[23]~input_o ),
	.datad(!readin[47]),
	.datae(!readin[23]),
	.dataf(!\initialcounter.010~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readin~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readin~15 .extended_lut = "off";
defparam \readin~15 .lut_mask = 64'h0011EEFF0F0F0F0F;
defparam \readin~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X54_Y37_N9
dffeas \readin[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\readin~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(gnd),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(readin[15]),
	.prn(vcc));
// synopsys translate_off
defparam \readin[15] .is_wysiwyg = "true";
defparam \readin[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X54_Y37_N14
arriaii_lcell_comb \readin~7 (
// Equation(s):
// \readin~7_combout  = ( \Equal0~0_combout  & ( \port_A_data_out[31]~input_o  & ( ((!\Equal0~1_combout  & ((readin[15]))) # (\Equal0~1_combout  & (readin[39]))) # (\initialcounter.010~q ) ) ) ) # ( !\Equal0~0_combout  & ( \port_A_data_out[31]~input_o  & ( 
// (\initialcounter.010~q ) # (readin[15]) ) ) ) # ( \Equal0~0_combout  & ( !\port_A_data_out[31]~input_o  & ( (!\initialcounter.010~q  & ((!\Equal0~1_combout  & ((readin[15]))) # (\Equal0~1_combout  & (readin[39])))) ) ) ) # ( !\Equal0~0_combout  & ( 
// !\port_A_data_out[31]~input_o  & ( (readin[15] & !\initialcounter.010~q ) ) ) )

	.dataa(!readin[39]),
	.datab(!readin[15]),
	.datac(!\Equal0~1_combout ),
	.datad(!\initialcounter.010~q ),
	.datae(!\Equal0~0_combout ),
	.dataf(!\port_A_data_out[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\readin~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \readin~7 .extended_lut = "off";
defparam \readin~7 .lut_mask = 64'h3300350033FF35FF;
defparam \readin~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X54_Y37_N15
dffeas \readin[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\readin~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(gnd),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(readin[7]),
	.prn(vcc));
// synopsys translate_off
defparam \readin[7] .is_wysiwyg = "true";
defparam \readin[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X54_Y37_N28
arriaii_lcell_comb \temp[47]~feeder (
// Equation(s):
// \temp[47]~feeder_combout  = ( readin[7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!readin[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\temp[47]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \temp[47]~feeder .extended_lut = "off";
defparam \temp[47]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \temp[47]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X54_Y37_N29
dffeas \temp[47] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\temp[47]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(gnd),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(temp[47]),
	.prn(vcc));
// synopsys translate_off
defparam \temp[47] .is_wysiwyg = "true";
defparam \temp[47] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y37_N31
dffeas \temp[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(temp[47]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(vcc),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(temp[31]),
	.prn(vcc));
// synopsys translate_off
defparam \temp[31] .is_wysiwyg = "true";
defparam \temp[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X57_Y36_N32
arriaii_lcell_comb \temp[15]~feeder (
// Equation(s):
// \temp[15]~feeder_combout  = ( temp[31] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!temp[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\temp[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \temp[15]~feeder .extended_lut = "off";
defparam \temp[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \temp[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y36_N33
dffeas \temp[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\temp[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\startcheck~q ),
	.sload(gnd),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(temp[15]),
	.prn(vcc));
// synopsys translate_off
defparam \temp[15] .is_wysiwyg = "true";
defparam \temp[15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X59_Y19_N1
arriaii_io_ibuf \message_addr[0]~input (
	.i(message_addr[0]),
	.ibar(gnd),
	.o(\message_addr[0]~input_o ));
// synopsys translate_off
defparam \message_addr[0]~input .bus_hold = "false";
defparam \message_addr[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X57_Y37_N31
dffeas \port_A_addr[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\message_addr[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_A_addr[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_A_addr[0]~reg0 .is_wysiwyg = "true";
defparam \port_A_addr[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X59_Y15_N63
arriaii_io_ibuf \message_addr[1]~input (
	.i(message_addr[1]),
	.ibar(gnd),
	.o(\message_addr[1]~input_o ));
// synopsys translate_off
defparam \message_addr[1]~input .bus_hold = "false";
defparam \message_addr[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X57_Y37_N34
arriaii_lcell_comb \port_A_addr[1]~reg0feeder (
// Equation(s):
// \port_A_addr[1]~reg0feeder_combout  = ( \message_addr[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\message_addr[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\port_A_addr[1]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \port_A_addr[1]~reg0feeder .extended_lut = "off";
defparam \port_A_addr[1]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \port_A_addr[1]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y37_N35
dffeas \port_A_addr[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\port_A_addr[1]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_A_addr[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_A_addr[1]~reg0 .is_wysiwyg = "true";
defparam \port_A_addr[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X55_Y56_N63
arriaii_io_ibuf \message_addr[2]~input (
	.i(message_addr[2]),
	.ibar(gnd),
	.o(\message_addr[2]~input_o ));
// synopsys translate_off
defparam \message_addr[2]~input .bus_hold = "false";
defparam \message_addr[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X55_Y37_N2
arriaii_lcell_comb \port_A_addr[2]~reg0feeder (
// Equation(s):
// \port_A_addr[2]~reg0feeder_combout  = ( \message_addr[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\message_addr[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\port_A_addr[2]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \port_A_addr[2]~reg0feeder .extended_lut = "off";
defparam \port_A_addr[2]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \port_A_addr[2]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y37_N3
dffeas \port_A_addr[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\port_A_addr[2]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_A_addr[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_A_addr[2]~reg0 .is_wysiwyg = "true";
defparam \port_A_addr[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X59_Y18_N63
arriaii_io_ibuf \message_addr[3]~input (
	.i(message_addr[3]),
	.ibar(gnd),
	.o(\message_addr[3]~input_o ));
// synopsys translate_off
defparam \message_addr[3]~input .bus_hold = "false";
defparam \message_addr[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X58_Y36_N6
arriaii_lcell_comb \port_A_addr[3]~reg0feeder (
// Equation(s):
// \port_A_addr[3]~reg0feeder_combout  = ( \message_addr[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\message_addr[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\port_A_addr[3]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \port_A_addr[3]~reg0feeder .extended_lut = "off";
defparam \port_A_addr[3]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \port_A_addr[3]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X58_Y36_N7
dffeas \port_A_addr[3]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\port_A_addr[3]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_A_addr[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_A_addr[3]~reg0 .is_wysiwyg = "true";
defparam \port_A_addr[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X48_Y56_N32
arriaii_io_ibuf \message_addr[4]~input (
	.i(message_addr[4]),
	.ibar(gnd),
	.o(\message_addr[4]~input_o ));
// synopsys translate_off
defparam \message_addr[4]~input .bus_hold = "false";
defparam \message_addr[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X55_Y37_N37
dffeas \port_A_addr[4]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\message_addr[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_A_addr[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_A_addr[4]~reg0 .is_wysiwyg = "true";
defparam \port_A_addr[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X51_Y56_N32
arriaii_io_ibuf \message_addr[5]~input (
	.i(message_addr[5]),
	.ibar(gnd),
	.o(\message_addr[5]~input_o ));
// synopsys translate_off
defparam \message_addr[5]~input .bus_hold = "false";
defparam \message_addr[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X55_Y37_N17
dffeas \port_A_addr[5]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\message_addr[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_A_addr[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_A_addr[5]~reg0 .is_wysiwyg = "true";
defparam \port_A_addr[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X55_Y56_N32
arriaii_io_ibuf \message_addr[6]~input (
	.i(message_addr[6]),
	.ibar(gnd),
	.o(\message_addr[6]~input_o ));
// synopsys translate_off
defparam \message_addr[6]~input .bus_hold = "false";
defparam \message_addr[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X55_Y37_N15
dffeas \port_A_addr[6]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\message_addr[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_A_addr[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_A_addr[6]~reg0 .is_wysiwyg = "true";
defparam \port_A_addr[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X59_Y22_N32
arriaii_io_ibuf \message_addr[7]~input (
	.i(message_addr[7]),
	.ibar(gnd),
	.o(\message_addr[7]~input_o ));
// synopsys translate_off
defparam \message_addr[7]~input .bus_hold = "false";
defparam \message_addr[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X58_Y38_N33
dffeas \port_A_addr[7]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\message_addr[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_A_addr[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_A_addr[7]~reg0 .is_wysiwyg = "true";
defparam \port_A_addr[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X48_Y56_N94
arriaii_io_ibuf \message_addr[8]~input (
	.i(message_addr[8]),
	.ibar(gnd),
	.o(\message_addr[8]~input_o ));
// synopsys translate_off
defparam \message_addr[8]~input .bus_hold = "false";
defparam \message_addr[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X55_Y37_N11
dffeas \port_A_addr[8]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\message_addr[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_A_addr[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_A_addr[8]~reg0 .is_wysiwyg = "true";
defparam \port_A_addr[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X59_Y33_N1
arriaii_io_ibuf \message_addr[9]~input (
	.i(message_addr[9]),
	.ibar(gnd),
	.o(\message_addr[9]~input_o ));
// synopsys translate_off
defparam \message_addr[9]~input .bus_hold = "false";
defparam \message_addr[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X57_Y37_N5
dffeas \port_A_addr[9]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\message_addr[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_A_addr[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_A_addr[9]~reg0 .is_wysiwyg = "true";
defparam \port_A_addr[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X59_Y13_N32
arriaii_io_ibuf \message_addr[10]~input (
	.i(message_addr[10]),
	.ibar(gnd),
	.o(\message_addr[10]~input_o ));
// synopsys translate_off
defparam \message_addr[10]~input .bus_hold = "false";
defparam \message_addr[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X58_Y36_N36
arriaii_lcell_comb \port_A_addr[10]~reg0feeder (
// Equation(s):
// \port_A_addr[10]~reg0feeder_combout  = ( \message_addr[10]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\message_addr[10]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\port_A_addr[10]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \port_A_addr[10]~reg0feeder .extended_lut = "off";
defparam \port_A_addr[10]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \port_A_addr[10]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X58_Y36_N37
dffeas \port_A_addr[10]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\port_A_addr[10]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_A_addr[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_A_addr[10]~reg0 .is_wysiwyg = "true";
defparam \port_A_addr[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X59_Y13_N94
arriaii_io_ibuf \message_addr[11]~input (
	.i(message_addr[11]),
	.ibar(gnd),
	.o(\message_addr[11]~input_o ));
// synopsys translate_off
defparam \message_addr[11]~input .bus_hold = "false";
defparam \message_addr[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X58_Y38_N7
dffeas \port_A_addr[11]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\message_addr[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_A_addr[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_A_addr[11]~reg0 .is_wysiwyg = "true";
defparam \port_A_addr[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X59_Y30_N1
arriaii_io_ibuf \message_addr[12]~input (
	.i(message_addr[12]),
	.ibar(gnd),
	.o(\message_addr[12]~input_o ));
// synopsys translate_off
defparam \message_addr[12]~input .bus_hold = "false";
defparam \message_addr[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X57_Y37_N18
arriaii_lcell_comb \port_A_addr[12]~reg0feeder (
// Equation(s):
// \port_A_addr[12]~reg0feeder_combout  = ( \message_addr[12]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\message_addr[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\port_A_addr[12]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \port_A_addr[12]~reg0feeder .extended_lut = "off";
defparam \port_A_addr[12]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \port_A_addr[12]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y37_N19
dffeas \port_A_addr[12]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\port_A_addr[12]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_A_addr[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_A_addr[12]~reg0 .is_wysiwyg = "true";
defparam \port_A_addr[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X59_Y16_N63
arriaii_io_ibuf \message_addr[13]~input (
	.i(message_addr[13]),
	.ibar(gnd),
	.o(\message_addr[13]~input_o ));
// synopsys translate_off
defparam \message_addr[13]~input .bus_hold = "false";
defparam \message_addr[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X58_Y36_N15
dffeas \port_A_addr[13]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\message_addr[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_A_addr[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_A_addr[13]~reg0 .is_wysiwyg = "true";
defparam \port_A_addr[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X59_Y15_N32
arriaii_io_ibuf \message_addr[14]~input (
	.i(message_addr[14]),
	.ibar(gnd),
	.o(\message_addr[14]~input_o ));
// synopsys translate_off
defparam \message_addr[14]~input .bus_hold = "false";
defparam \message_addr[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X58_Y35_N17
dffeas \port_A_addr[14]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\message_addr[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_A_addr[14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_A_addr[14]~reg0 .is_wysiwyg = "true";
defparam \port_A_addr[14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X42_Y56_N94
arriaii_io_ibuf \message_addr[15]~input (
	.i(message_addr[15]),
	.ibar(gnd),
	.o(\message_addr[15]~input_o ));
// synopsys translate_off
defparam \message_addr[15]~input .bus_hold = "false";
defparam \message_addr[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X54_Y37_N19
dffeas \port_A_addr[15]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\message_addr[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rle_size[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\port_A_addr[15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \port_A_addr[15]~reg0 .is_wysiwyg = "true";
defparam \port_A_addr[15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N1
arriaii_io_ibuf \message_size[31]~input (
	.i(message_size[31]),
	.ibar(gnd),
	.o(\message_size[31]~input_o ));
// synopsys translate_off
defparam \message_size[31]~input .bus_hold = "false";
defparam \message_size[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y56_N63
arriaii_io_ibuf \message_size[30]~input (
	.i(message_size[30]),
	.ibar(gnd),
	.o(\message_size[30]~input_o ));
// synopsys translate_off
defparam \message_size[30]~input .bus_hold = "false";
defparam \message_size[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y56_N32
arriaii_io_ibuf \message_size[29]~input (
	.i(message_size[29]),
	.ibar(gnd),
	.o(\message_size[29]~input_o ));
// synopsys translate_off
defparam \message_size[29]~input .bus_hold = "false";
defparam \message_size[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N94
arriaii_io_ibuf \message_size[28]~input (
	.i(message_size[28]),
	.ibar(gnd),
	.o(\message_size[28]~input_o ));
// synopsys translate_off
defparam \message_size[28]~input .bus_hold = "false";
defparam \message_size[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N32
arriaii_io_ibuf \message_size[27]~input (
	.i(message_size[27]),
	.ibar(gnd),
	.o(\message_size[27]~input_o ));
// synopsys translate_off
defparam \message_size[27]~input .bus_hold = "false";
defparam \message_size[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X37_Y0_N32
arriaii_io_ibuf \message_size[26]~input (
	.i(message_size[26]),
	.ibar(gnd),
	.o(\message_size[26]~input_o ));
// synopsys translate_off
defparam \message_size[26]~input .bus_hold = "false";
defparam \message_size[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N63
arriaii_io_ibuf \message_size[25]~input (
	.i(message_size[25]),
	.ibar(gnd),
	.o(\message_size[25]~input_o ));
// synopsys translate_off
defparam \message_size[25]~input .bus_hold = "false";
defparam \message_size[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X55_Y0_N94
arriaii_io_ibuf \message_size[24]~input (
	.i(message_size[24]),
	.ibar(gnd),
	.o(\message_size[24]~input_o ));
// synopsys translate_off
defparam \message_size[24]~input .bus_hold = "false";
defparam \message_size[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y56_N63
arriaii_io_ibuf \message_size[23]~input (
	.i(message_size[23]),
	.ibar(gnd),
	.o(\message_size[23]~input_o ));
// synopsys translate_off
defparam \message_size[23]~input .bus_hold = "false";
defparam \message_size[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X43_Y0_N1
arriaii_io_ibuf \message_size[22]~input (
	.i(message_size[22]),
	.ibar(gnd),
	.o(\message_size[22]~input_o ));
// synopsys translate_off
defparam \message_size[22]~input .bus_hold = "false";
defparam \message_size[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N63
arriaii_io_ibuf \message_size[21]~input (
	.i(message_size[21]),
	.ibar(gnd),
	.o(\message_size[21]~input_o ));
// synopsys translate_off
defparam \message_size[21]~input .bus_hold = "false";
defparam \message_size[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N1
arriaii_io_ibuf \message_size[20]~input (
	.i(message_size[20]),
	.ibar(gnd),
	.o(\message_size[20]~input_o ));
// synopsys translate_off
defparam \message_size[20]~input .bus_hold = "false";
defparam \message_size[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X55_Y0_N1
arriaii_io_ibuf \message_size[19]~input (
	.i(message_size[19]),
	.ibar(gnd),
	.o(\message_size[19]~input_o ));
// synopsys translate_off
defparam \message_size[19]~input .bus_hold = "false";
defparam \message_size[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X44_Y56_N94
arriaii_io_ibuf \message_size[18]~input (
	.i(message_size[18]),
	.ibar(gnd),
	.o(\message_size[18]~input_o ));
// synopsys translate_off
defparam \message_size[18]~input .bus_hold = "false";
defparam \message_size[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N94
arriaii_io_ibuf \message_size[17]~input (
	.i(message_size[17]),
	.ibar(gnd),
	.o(\message_size[17]~input_o ));
// synopsys translate_off
defparam \message_size[17]~input .bus_hold = "false";
defparam \message_size[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X45_Y0_N1
arriaii_io_ibuf \message_size[16]~input (
	.i(message_size[16]),
	.ibar(gnd),
	.o(\message_size[16]~input_o ));
// synopsys translate_off
defparam \message_size[16]~input .bus_hold = "false";
defparam \message_size[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X35_Y0_N32
arriaii_io_ibuf \message_size[15]~input (
	.i(message_size[15]),
	.ibar(gnd),
	.o(\message_size[15]~input_o ));
// synopsys translate_off
defparam \message_size[15]~input .bus_hold = "false";
defparam \message_size[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N1
arriaii_io_ibuf \message_size[14]~input (
	.i(message_size[14]),
	.ibar(gnd),
	.o(\message_size[14]~input_o ));
// synopsys translate_off
defparam \message_size[14]~input .bus_hold = "false";
defparam \message_size[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N1
arriaii_io_ibuf \message_size[13]~input (
	.i(message_size[13]),
	.ibar(gnd),
	.o(\message_size[13]~input_o ));
// synopsys translate_off
defparam \message_size[13]~input .bus_hold = "false";
defparam \message_size[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X21_Y56_N32
arriaii_io_ibuf \message_size[12]~input (
	.i(message_size[12]),
	.ibar(gnd),
	.o(\message_size[12]~input_o ));
// synopsys translate_off
defparam \message_size[12]~input .bus_hold = "false";
defparam \message_size[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y56_N32
arriaii_io_ibuf \message_size[11]~input (
	.i(message_size[11]),
	.ibar(gnd),
	.o(\message_size[11]~input_o ));
// synopsys translate_off
defparam \message_size[11]~input .bus_hold = "false";
defparam \message_size[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N32
arriaii_io_ibuf \message_size[10]~input (
	.i(message_size[10]),
	.ibar(gnd),
	.o(\message_size[10]~input_o ));
// synopsys translate_off
defparam \message_size[10]~input .bus_hold = "false";
defparam \message_size[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y56_N63
arriaii_io_ibuf \message_size[9]~input (
	.i(message_size[9]),
	.ibar(gnd),
	.o(\message_size[9]~input_o ));
// synopsys translate_off
defparam \message_size[9]~input .bus_hold = "false";
defparam \message_size[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X59_Y4_N63
arriaii_io_ibuf \message_size[8]~input (
	.i(message_size[8]),
	.ibar(gnd),
	.o(\message_size[8]~input_o ));
// synopsys translate_off
defparam \message_size[8]~input .bus_hold = "false";
defparam \message_size[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X17_Y56_N1
arriaii_io_ibuf \message_size[7]~input (
	.i(message_size[7]),
	.ibar(gnd),
	.o(\message_size[7]~input_o ));
// synopsys translate_off
defparam \message_size[7]~input .bus_hold = "false";
defparam \message_size[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y56_N94
arriaii_io_ibuf \message_size[6]~input (
	.i(message_size[6]),
	.ibar(gnd),
	.o(\message_size[6]~input_o ));
// synopsys translate_off
defparam \message_size[6]~input .bus_hold = "false";
defparam \message_size[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X15_Y56_N32
arriaii_io_ibuf \message_size[5]~input (
	.i(message_size[5]),
	.ibar(gnd),
	.o(\message_size[5]~input_o ));
// synopsys translate_off
defparam \message_size[5]~input .bus_hold = "false";
defparam \message_size[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X39_Y0_N1
arriaii_io_ibuf \message_size[4]~input (
	.i(message_size[4]),
	.ibar(gnd),
	.o(\message_size[4]~input_o ));
// synopsys translate_off
defparam \message_size[4]~input .bus_hold = "false";
defparam \message_size[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y0_N32
arriaii_io_ibuf \message_size[3]~input (
	.i(message_size[3]),
	.ibar(gnd),
	.o(\message_size[3]~input_o ));
// synopsys translate_off
defparam \message_size[3]~input .bus_hold = "false";
defparam \message_size[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N94
arriaii_io_ibuf \message_size[2]~input (
	.i(message_size[2]),
	.ibar(gnd),
	.o(\message_size[2]~input_o ));
// synopsys translate_off
defparam \message_size[2]~input .bus_hold = "false";
defparam \message_size[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N32
arriaii_io_ibuf \message_size[1]~input (
	.i(message_size[1]),
	.ibar(gnd),
	.o(\message_size[1]~input_o ));
// synopsys translate_off
defparam \message_size[1]~input .bus_hold = "false";
defparam \message_size[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N1
arriaii_io_ibuf \message_size[0]~input (
	.i(message_size[0]),
	.ibar(gnd),
	.o(\message_size[0]~input_o ));
// synopsys translate_off
defparam \message_size[0]~input .bus_hold = "false";
defparam \message_size[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N94
arriaii_io_ibuf \rle_addr[0]~input (
	.i(rle_addr[0]),
	.ibar(gnd),
	.o(\rle_addr[0]~input_o ));
// synopsys translate_off
defparam \rle_addr[0]~input .bus_hold = "false";
defparam \rle_addr[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N1
arriaii_io_ibuf \rle_addr[1]~input (
	.i(rle_addr[1]),
	.ibar(gnd),
	.o(\rle_addr[1]~input_o ));
// synopsys translate_off
defparam \rle_addr[1]~input .bus_hold = "false";
defparam \rle_addr[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N63
arriaii_io_ibuf \rle_addr[2]~input (
	.i(rle_addr[2]),
	.ibar(gnd),
	.o(\rle_addr[2]~input_o ));
// synopsys translate_off
defparam \rle_addr[2]~input .bus_hold = "false";
defparam \rle_addr[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N63
arriaii_io_ibuf \rle_addr[3]~input (
	.i(rle_addr[3]),
	.ibar(gnd),
	.o(\rle_addr[3]~input_o ));
// synopsys translate_off
defparam \rle_addr[3]~input .bus_hold = "false";
defparam \rle_addr[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y0_N94
arriaii_io_ibuf \rle_addr[4]~input (
	.i(rle_addr[4]),
	.ibar(gnd),
	.o(\rle_addr[4]~input_o ));
// synopsys translate_off
defparam \rle_addr[4]~input .bus_hold = "false";
defparam \rle_addr[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X17_Y56_N32
arriaii_io_ibuf \rle_addr[5]~input (
	.i(rle_addr[5]),
	.ibar(gnd),
	.o(\rle_addr[5]~input_o ));
// synopsys translate_off
defparam \rle_addr[5]~input .bus_hold = "false";
defparam \rle_addr[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y56_N1
arriaii_io_ibuf \rle_addr[6]~input (
	.i(rle_addr[6]),
	.ibar(gnd),
	.o(\rle_addr[6]~input_o ));
// synopsys translate_off
defparam \rle_addr[6]~input .bus_hold = "false";
defparam \rle_addr[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X47_Y0_N94
arriaii_io_ibuf \rle_addr[7]~input (
	.i(rle_addr[7]),
	.ibar(gnd),
	.o(\rle_addr[7]~input_o ));
// synopsys translate_off
defparam \rle_addr[7]~input .bus_hold = "false";
defparam \rle_addr[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X43_Y0_N94
arriaii_io_ibuf \rle_addr[8]~input (
	.i(rle_addr[8]),
	.ibar(gnd),
	.o(\rle_addr[8]~input_o ));
// synopsys translate_off
defparam \rle_addr[8]~input .bus_hold = "false";
defparam \rle_addr[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X21_Y56_N1
arriaii_io_ibuf \rle_addr[9]~input (
	.i(rle_addr[9]),
	.ibar(gnd),
	.o(\rle_addr[9]~input_o ));
// synopsys translate_off
defparam \rle_addr[9]~input .bus_hold = "false";
defparam \rle_addr[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N63
arriaii_io_ibuf \rle_addr[10]~input (
	.i(rle_addr[10]),
	.ibar(gnd),
	.o(\rle_addr[10]~input_o ));
// synopsys translate_off
defparam \rle_addr[10]~input .bus_hold = "false";
defparam \rle_addr[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X47_Y0_N63
arriaii_io_ibuf \rle_addr[11]~input (
	.i(rle_addr[11]),
	.ibar(gnd),
	.o(\rle_addr[11]~input_o ));
// synopsys translate_off
defparam \rle_addr[11]~input .bus_hold = "false";
defparam \rle_addr[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X48_Y0_N94
arriaii_io_ibuf \rle_addr[12]~input (
	.i(rle_addr[12]),
	.ibar(gnd),
	.o(\rle_addr[12]~input_o ));
// synopsys translate_off
defparam \rle_addr[12]~input .bus_hold = "false";
defparam \rle_addr[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N63
arriaii_io_ibuf \rle_addr[13]~input (
	.i(rle_addr[13]),
	.ibar(gnd),
	.o(\rle_addr[13]~input_o ));
// synopsys translate_off
defparam \rle_addr[13]~input .bus_hold = "false";
defparam \rle_addr[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y56_N32
arriaii_io_ibuf \rle_addr[14]~input (
	.i(rle_addr[14]),
	.ibar(gnd),
	.o(\rle_addr[14]~input_o ));
// synopsys translate_off
defparam \rle_addr[14]~input .bus_hold = "false";
defparam \rle_addr[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X25_Y56_N94
arriaii_io_ibuf \rle_addr[15]~input (
	.i(rle_addr[15]),
	.ibar(gnd),
	.o(\rle_addr[15]~input_o ));
// synopsys translate_off
defparam \rle_addr[15]~input .bus_hold = "false";
defparam \rle_addr[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y56_N94
arriaii_io_ibuf \rle_addr[31]~input (
	.i(rle_addr[31]),
	.ibar(gnd),
	.o(\rle_addr[31]~input_o ));
// synopsys translate_off
defparam \rle_addr[31]~input .bus_hold = "false";
defparam \rle_addr[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N94
arriaii_io_ibuf \rle_addr[30]~input (
	.i(rle_addr[30]),
	.ibar(gnd),
	.o(\rle_addr[30]~input_o ));
// synopsys translate_off
defparam \rle_addr[30]~input .bus_hold = "false";
defparam \rle_addr[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X43_Y0_N63
arriaii_io_ibuf \rle_addr[29]~input (
	.i(rle_addr[29]),
	.ibar(gnd),
	.o(\rle_addr[29]~input_o ));
// synopsys translate_off
defparam \rle_addr[29]~input .bus_hold = "false";
defparam \rle_addr[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X15_Y56_N94
arriaii_io_ibuf \rle_addr[28]~input (
	.i(rle_addr[28]),
	.ibar(gnd),
	.o(\rle_addr[28]~input_o ));
// synopsys translate_off
defparam \rle_addr[28]~input .bus_hold = "false";
defparam \rle_addr[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X35_Y56_N94
arriaii_io_ibuf \rle_addr[27]~input (
	.i(rle_addr[27]),
	.ibar(gnd),
	.o(\rle_addr[27]~input_o ));
// synopsys translate_off
defparam \rle_addr[27]~input .bus_hold = "false";
defparam \rle_addr[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y56_N32
arriaii_io_ibuf \rle_addr[26]~input (
	.i(rle_addr[26]),
	.ibar(gnd),
	.o(\rle_addr[26]~input_o ));
// synopsys translate_off
defparam \rle_addr[26]~input .bus_hold = "false";
defparam \rle_addr[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y56_N94
arriaii_io_ibuf \rle_addr[25]~input (
	.i(rle_addr[25]),
	.ibar(gnd),
	.o(\rle_addr[25]~input_o ));
// synopsys translate_off
defparam \rle_addr[25]~input .bus_hold = "false";
defparam \rle_addr[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y56_N32
arriaii_io_ibuf \rle_addr[24]~input (
	.i(rle_addr[24]),
	.ibar(gnd),
	.o(\rle_addr[24]~input_o ));
// synopsys translate_off
defparam \rle_addr[24]~input .bus_hold = "false";
defparam \rle_addr[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X25_Y56_N63
arriaii_io_ibuf \rle_addr[23]~input (
	.i(rle_addr[23]),
	.ibar(gnd),
	.o(\rle_addr[23]~input_o ));
// synopsys translate_off
defparam \rle_addr[23]~input .bus_hold = "false";
defparam \rle_addr[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X35_Y0_N94
arriaii_io_ibuf \rle_addr[22]~input (
	.i(rle_addr[22]),
	.ibar(gnd),
	.o(\rle_addr[22]~input_o ));
// synopsys translate_off
defparam \rle_addr[22]~input .bus_hold = "false";
defparam \rle_addr[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X59_Y6_N94
arriaii_io_ibuf \rle_addr[21]~input (
	.i(rle_addr[21]),
	.ibar(gnd),
	.o(\rle_addr[21]~input_o ));
// synopsys translate_off
defparam \rle_addr[21]~input .bus_hold = "false";
defparam \rle_addr[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X43_Y0_N32
arriaii_io_ibuf \rle_addr[20]~input (
	.i(rle_addr[20]),
	.ibar(gnd),
	.o(\rle_addr[20]~input_o ));
// synopsys translate_off
defparam \rle_addr[20]~input .bus_hold = "false";
defparam \rle_addr[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y56_N1
arriaii_io_ibuf \rle_addr[19]~input (
	.i(rle_addr[19]),
	.ibar(gnd),
	.o(\rle_addr[19]~input_o ));
// synopsys translate_off
defparam \rle_addr[19]~input .bus_hold = "false";
defparam \rle_addr[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y56_N63
arriaii_io_ibuf \rle_addr[18]~input (
	.i(rle_addr[18]),
	.ibar(gnd),
	.o(\rle_addr[18]~input_o ));
// synopsys translate_off
defparam \rle_addr[18]~input .bus_hold = "false";
defparam \rle_addr[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N32
arriaii_io_ibuf \rle_addr[17]~input (
	.i(rle_addr[17]),
	.ibar(gnd),
	.o(\rle_addr[17]~input_o ));
// synopsys translate_off
defparam \rle_addr[17]~input .bus_hold = "false";
defparam \rle_addr[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X59_Y6_N63
arriaii_io_ibuf \rle_addr[16]~input (
	.i(rle_addr[16]),
	.ibar(gnd),
	.o(\rle_addr[16]~input_o ));
// synopsys translate_off
defparam \rle_addr[16]~input .bus_hold = "false";
defparam \rle_addr[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X47_Y0_N1
arriaii_io_ibuf \message_addr[31]~input (
	.i(message_addr[31]),
	.ibar(gnd),
	.o(\message_addr[31]~input_o ));
// synopsys translate_off
defparam \message_addr[31]~input .bus_hold = "false";
defparam \message_addr[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X44_Y56_N63
arriaii_io_ibuf \message_addr[30]~input (
	.i(message_addr[30]),
	.ibar(gnd),
	.o(\message_addr[30]~input_o ));
// synopsys translate_off
defparam \message_addr[30]~input .bus_hold = "false";
defparam \message_addr[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X42_Y56_N32
arriaii_io_ibuf \message_addr[29]~input (
	.i(message_addr[29]),
	.ibar(gnd),
	.o(\message_addr[29]~input_o ));
// synopsys translate_off
defparam \message_addr[29]~input .bus_hold = "false";
defparam \message_addr[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X37_Y0_N1
arriaii_io_ibuf \message_addr[28]~input (
	.i(message_addr[28]),
	.ibar(gnd),
	.o(\message_addr[28]~input_o ));
// synopsys translate_off
defparam \message_addr[28]~input .bus_hold = "false";
defparam \message_addr[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y56_N1
arriaii_io_ibuf \message_addr[27]~input (
	.i(message_addr[27]),
	.ibar(gnd),
	.o(\message_addr[27]~input_o ));
// synopsys translate_off
defparam \message_addr[27]~input .bus_hold = "false";
defparam \message_addr[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X42_Y56_N63
arriaii_io_ibuf \message_addr[26]~input (
	.i(message_addr[26]),
	.ibar(gnd),
	.o(\message_addr[26]~input_o ));
// synopsys translate_off
defparam \message_addr[26]~input .bus_hold = "false";
defparam \message_addr[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y56_N94
arriaii_io_ibuf \message_addr[25]~input (
	.i(message_addr[25]),
	.ibar(gnd),
	.o(\message_addr[25]~input_o ));
// synopsys translate_off
defparam \message_addr[25]~input .bus_hold = "false";
defparam \message_addr[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N63
arriaii_io_ibuf \message_addr[24]~input (
	.i(message_addr[24]),
	.ibar(gnd),
	.o(\message_addr[24]~input_o ));
// synopsys translate_off
defparam \message_addr[24]~input .bus_hold = "false";
defparam \message_addr[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X39_Y0_N63
arriaii_io_ibuf \message_addr[23]~input (
	.i(message_addr[23]),
	.ibar(gnd),
	.o(\message_addr[23]~input_o ));
// synopsys translate_off
defparam \message_addr[23]~input .bus_hold = "false";
defparam \message_addr[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y56_N1
arriaii_io_ibuf \message_addr[22]~input (
	.i(message_addr[22]),
	.ibar(gnd),
	.o(\message_addr[22]~input_o ));
// synopsys translate_off
defparam \message_addr[22]~input .bus_hold = "false";
defparam \message_addr[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X21_Y56_N63
arriaii_io_ibuf \message_addr[21]~input (
	.i(message_addr[21]),
	.ibar(gnd),
	.o(\message_addr[21]~input_o ));
// synopsys translate_off
defparam \message_addr[21]~input .bus_hold = "false";
defparam \message_addr[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X45_Y0_N32
arriaii_io_ibuf \message_addr[20]~input (
	.i(message_addr[20]),
	.ibar(gnd),
	.o(\message_addr[20]~input_o ));
// synopsys translate_off
defparam \message_addr[20]~input .bus_hold = "false";
defparam \message_addr[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N94
arriaii_io_ibuf \message_addr[19]~input (
	.i(message_addr[19]),
	.ibar(gnd),
	.o(\message_addr[19]~input_o ));
// synopsys translate_off
defparam \message_addr[19]~input .bus_hold = "false";
defparam \message_addr[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
arriaii_io_ibuf \message_addr[18]~input (
	.i(message_addr[18]),
	.ibar(gnd),
	.o(\message_addr[18]~input_o ));
// synopsys translate_off
defparam \message_addr[18]~input .bus_hold = "false";
defparam \message_addr[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N63
arriaii_io_ibuf \message_addr[17]~input (
	.i(message_addr[17]),
	.ibar(gnd),
	.o(\message_addr[17]~input_o ));
// synopsys translate_off
defparam \message_addr[17]~input .bus_hold = "false";
defparam \message_addr[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
arriaii_io_ibuf \message_addr[16]~input (
	.i(message_addr[16]),
	.ibar(gnd),
	.o(\message_addr[16]~input_o ));
// synopsys translate_off
defparam \message_addr[16]~input .bus_hold = "false";
defparam \message_addr[16]~input .simulate_z_as = "z";
// synopsys translate_on

assign rle_size[0] = \rle_size[0]~output_o ;

assign rle_size[1] = \rle_size[1]~output_o ;

assign rle_size[2] = \rle_size[2]~output_o ;

assign rle_size[3] = \rle_size[3]~output_o ;

assign rle_size[4] = \rle_size[4]~output_o ;

assign rle_size[5] = \rle_size[5]~output_o ;

assign rle_size[6] = \rle_size[6]~output_o ;

assign rle_size[7] = \rle_size[7]~output_o ;

assign rle_size[8] = \rle_size[8]~output_o ;

assign rle_size[9] = \rle_size[9]~output_o ;

assign rle_size[10] = \rle_size[10]~output_o ;

assign rle_size[11] = \rle_size[11]~output_o ;

assign rle_size[12] = \rle_size[12]~output_o ;

assign rle_size[13] = \rle_size[13]~output_o ;

assign rle_size[14] = \rle_size[14]~output_o ;

assign rle_size[15] = \rle_size[15]~output_o ;

assign rle_size[16] = \rle_size[16]~output_o ;

assign rle_size[17] = \rle_size[17]~output_o ;

assign rle_size[18] = \rle_size[18]~output_o ;

assign rle_size[19] = \rle_size[19]~output_o ;

assign rle_size[20] = \rle_size[20]~output_o ;

assign rle_size[21] = \rle_size[21]~output_o ;

assign rle_size[22] = \rle_size[22]~output_o ;

assign rle_size[23] = \rle_size[23]~output_o ;

assign rle_size[24] = \rle_size[24]~output_o ;

assign rle_size[25] = \rle_size[25]~output_o ;

assign rle_size[26] = \rle_size[26]~output_o ;

assign rle_size[27] = \rle_size[27]~output_o ;

assign rle_size[28] = \rle_size[28]~output_o ;

assign rle_size[29] = \rle_size[29]~output_o ;

assign rle_size[30] = \rle_size[30]~output_o ;

assign rle_size[31] = \rle_size[31]~output_o ;

assign done = \done~output_o ;

assign port_A_clk = \port_A_clk~output_o ;

assign port_A_data_in[0] = \port_A_data_in[0]~output_o ;

assign port_A_data_in[1] = \port_A_data_in[1]~output_o ;

assign port_A_data_in[2] = \port_A_data_in[2]~output_o ;

assign port_A_data_in[3] = \port_A_data_in[3]~output_o ;

assign port_A_data_in[4] = \port_A_data_in[4]~output_o ;

assign port_A_data_in[5] = \port_A_data_in[5]~output_o ;

assign port_A_data_in[6] = \port_A_data_in[6]~output_o ;

assign port_A_data_in[7] = \port_A_data_in[7]~output_o ;

assign port_A_data_in[8] = \port_A_data_in[8]~output_o ;

assign port_A_data_in[9] = \port_A_data_in[9]~output_o ;

assign port_A_data_in[10] = \port_A_data_in[10]~output_o ;

assign port_A_data_in[11] = \port_A_data_in[11]~output_o ;

assign port_A_data_in[12] = \port_A_data_in[12]~output_o ;

assign port_A_data_in[13] = \port_A_data_in[13]~output_o ;

assign port_A_data_in[14] = \port_A_data_in[14]~output_o ;

assign port_A_data_in[15] = \port_A_data_in[15]~output_o ;

assign port_A_data_in[16] = \port_A_data_in[16]~output_o ;

assign port_A_data_in[17] = \port_A_data_in[17]~output_o ;

assign port_A_data_in[18] = \port_A_data_in[18]~output_o ;

assign port_A_data_in[19] = \port_A_data_in[19]~output_o ;

assign port_A_data_in[20] = \port_A_data_in[20]~output_o ;

assign port_A_data_in[21] = \port_A_data_in[21]~output_o ;

assign port_A_data_in[22] = \port_A_data_in[22]~output_o ;

assign port_A_data_in[23] = \port_A_data_in[23]~output_o ;

assign port_A_data_in[24] = \port_A_data_in[24]~output_o ;

assign port_A_data_in[25] = \port_A_data_in[25]~output_o ;

assign port_A_data_in[26] = \port_A_data_in[26]~output_o ;

assign port_A_data_in[27] = \port_A_data_in[27]~output_o ;

assign port_A_data_in[28] = \port_A_data_in[28]~output_o ;

assign port_A_data_in[29] = \port_A_data_in[29]~output_o ;

assign port_A_data_in[30] = \port_A_data_in[30]~output_o ;

assign port_A_data_in[31] = \port_A_data_in[31]~output_o ;

assign port_A_addr[0] = \port_A_addr[0]~output_o ;

assign port_A_addr[1] = \port_A_addr[1]~output_o ;

assign port_A_addr[2] = \port_A_addr[2]~output_o ;

assign port_A_addr[3] = \port_A_addr[3]~output_o ;

assign port_A_addr[4] = \port_A_addr[4]~output_o ;

assign port_A_addr[5] = \port_A_addr[5]~output_o ;

assign port_A_addr[6] = \port_A_addr[6]~output_o ;

assign port_A_addr[7] = \port_A_addr[7]~output_o ;

assign port_A_addr[8] = \port_A_addr[8]~output_o ;

assign port_A_addr[9] = \port_A_addr[9]~output_o ;

assign port_A_addr[10] = \port_A_addr[10]~output_o ;

assign port_A_addr[11] = \port_A_addr[11]~output_o ;

assign port_A_addr[12] = \port_A_addr[12]~output_o ;

assign port_A_addr[13] = \port_A_addr[13]~output_o ;

assign port_A_addr[14] = \port_A_addr[14]~output_o ;

assign port_A_addr[15] = \port_A_addr[15]~output_o ;

assign port_A_we = \port_A_we~output_o ;

endmodule
