--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Programs\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v
3 -s 3 -n 3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf
main.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock OSC
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
BTN3        |    1.102(R)|      SLOW  |   -0.217(R)|      SLOW  |OSC_BUFGP         |   0.000|
DIP<0>      |    7.210(R)|      SLOW  |   -1.502(R)|      FAST  |OSC_BUFGP         |   0.000|
DIP<1>      |    6.608(R)|      SLOW  |   -1.732(R)|      FAST  |OSC_BUFGP         |   0.000|
DIP<2>      |    4.731(R)|      SLOW  |   -1.490(R)|      FAST  |OSC_BUFGP         |   0.000|
SW<0>       |    4.458(R)|      SLOW  |   -0.637(R)|      SLOW  |OSC_BUFGP         |   0.000|
SW<1>       |    4.403(R)|      SLOW  |   -0.617(R)|      FAST  |OSC_BUFGP         |   0.000|
SW<2>       |    4.010(R)|      SLOW  |   -1.163(R)|      FAST  |OSC_BUFGP         |   0.000|
SW<3>       |    3.778(R)|      SLOW  |   -0.755(R)|      FAST  |OSC_BUFGP         |   0.000|
SW<4>       |    4.230(R)|      SLOW  |   -0.819(R)|      FAST  |OSC_BUFGP         |   0.000|
SW<5>       |    3.577(R)|      SLOW  |   -0.656(R)|      FAST  |OSC_BUFGP         |   0.000|
SW<6>       |    4.019(R)|      SLOW  |   -0.532(R)|      SLOW  |OSC_BUFGP         |   0.000|
SW<7>       |    3.812(R)|      SLOW  |   -0.673(R)|      FAST  |OSC_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock OSC to Pad
--------------+-----------------+------------+-----------------+------------+------------------+--------+
              |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination   |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
--------------+-----------------+------------+-----------------+------------+------------------+--------+
LED<0>        |         8.936(R)|      SLOW  |         4.182(R)|      FAST  |OSC_BUFGP         |   0.000|
LED<1>        |         6.854(R)|      SLOW  |         3.427(R)|      FAST  |OSC_BUFGP         |   0.000|
LED<2>        |         7.340(R)|      SLOW  |         3.764(R)|      FAST  |OSC_BUFGP         |   0.000|
SSD_Segment<0>|        10.625(R)|      SLOW  |         5.335(R)|      FAST  |OSC_BUFGP         |   0.000|
SSD_Segment<1>|        10.528(R)|      SLOW  |         5.305(R)|      FAST  |OSC_BUFGP         |   0.000|
SSD_Segment<2>|        10.285(R)|      SLOW  |         5.183(R)|      FAST  |OSC_BUFGP         |   0.000|
SSD_Segment<3>|        10.676(R)|      SLOW  |         5.410(R)|      FAST  |OSC_BUFGP         |   0.000|
SSD_Segment<4>|        10.616(R)|      SLOW  |         5.174(R)|      FAST  |OSC_BUFGP         |   0.000|
SSD_Segment<5>|        10.748(R)|      SLOW  |         5.248(R)|      FAST  |OSC_BUFGP         |   0.000|
SSD_Segment<6>|         9.876(R)|      SLOW  |         4.917(R)|      FAST  |OSC_BUFGP         |   0.000|
--------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock OSC
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
OSC            |    4.198|         |         |    4.255|
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
SW<0>          |SSD_Segment<0> |    9.930|
SW<0>          |SSD_Segment<1> |    9.833|
SW<0>          |SSD_Segment<2> |    9.685|
SW<0>          |SSD_Segment<3> |   10.076|
SW<0>          |SSD_Segment<4> |   10.016|
SW<0>          |SSD_Segment<5> |   10.148|
SW<0>          |SSD_Segment<6> |    9.276|
SW<1>          |SSD_Segment<0> |   10.319|
SW<1>          |SSD_Segment<1> |   10.222|
SW<1>          |SSD_Segment<2> |    9.645|
SW<1>          |SSD_Segment<3> |   10.036|
SW<1>          |SSD_Segment<4> |   10.049|
SW<1>          |SSD_Segment<5> |   10.181|
SW<1>          |SSD_Segment<6> |    9.557|
SW<2>          |SSD_Segment<0> |    9.179|
SW<2>          |SSD_Segment<1> |    9.082|
SW<2>          |SSD_Segment<2> |    9.027|
SW<2>          |SSD_Segment<3> |    9.418|
SW<2>          |SSD_Segment<4> |    9.009|
SW<2>          |SSD_Segment<5> |    9.141|
SW<2>          |SSD_Segment<6> |    8.561|
SW<3>          |SSD_Segment<0> |    9.684|
SW<3>          |SSD_Segment<1> |    9.587|
SW<3>          |SSD_Segment<2> |    9.334|
SW<3>          |SSD_Segment<3> |    9.725|
SW<3>          |SSD_Segment<4> |    9.199|
SW<3>          |SSD_Segment<5> |    9.331|
SW<3>          |SSD_Segment<6> |    9.205|
SW<4>          |SSD_Segment<0> |    9.658|
SW<4>          |SSD_Segment<1> |    9.561|
SW<4>          |SSD_Segment<2> |    9.413|
SW<4>          |SSD_Segment<3> |    9.804|
SW<4>          |SSD_Segment<4> |    9.744|
SW<4>          |SSD_Segment<5> |    9.876|
SW<4>          |SSD_Segment<6> |    9.004|
SW<5>          |SSD_Segment<0> |    9.547|
SW<5>          |SSD_Segment<1> |    9.450|
SW<5>          |SSD_Segment<2> |    8.873|
SW<5>          |SSD_Segment<3> |    9.264|
SW<5>          |SSD_Segment<4> |    9.277|
SW<5>          |SSD_Segment<5> |    9.409|
SW<5>          |SSD_Segment<6> |    8.785|
SW<6>          |SSD_Segment<0> |    9.455|
SW<6>          |SSD_Segment<1> |    9.358|
SW<6>          |SSD_Segment<2> |    9.303|
SW<6>          |SSD_Segment<3> |    9.694|
SW<6>          |SSD_Segment<4> |    9.285|
SW<6>          |SSD_Segment<5> |    9.417|
SW<6>          |SSD_Segment<6> |    8.837|
SW<7>          |SSD_Segment<0> |    9.684|
SW<7>          |SSD_Segment<1> |    9.587|
SW<7>          |SSD_Segment<2> |    9.334|
SW<7>          |SSD_Segment<3> |    9.725|
SW<7>          |SSD_Segment<4> |    9.199|
SW<7>          |SSD_Segment<5> |    9.331|
SW<7>          |SSD_Segment<6> |    9.205|
---------------+---------------+---------+


Analysis completed Sun Sep 29 22:58:15 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4587 MB



