<!DOCTYPE html>
<html>
<head>
  <meta charset="utf-8"/>
  <style>
    table.head, table.foot { width: 100%; }
    td.head-rtitle, td.foot-os { text-align: right; }
    td.head-vol { text-align: center; }
    div.Pp { margin: 1ex 0ex; }
  </style>
  <title>LLI(1)</title>
</head>
<body>
<table class="head">
  <tr>
    <td class="head-ltitle">LLI(1)</td>
    <td class="head-vol">LLVM</td>
    <td class="head-rtitle">LLI(1)</td>
  </tr>
</table>
<div class="manual-text">
<h1 class="Sh" title="Sh" id="NAME"><a class="selflink" href="#NAME">NAME</a></h1>
lli - directly execute programs from LLVM bitcode
<h1 class="Sh" title="Sh" id="SYNOPSIS"><a class="selflink" href="#SYNOPSIS">SYNOPSIS</a></h1>
<b>lli</b> [<i>options</i>] [<i>filename</i>] [<i>program args</i>]
<h1 class="Sh" title="Sh" id="DESCRIPTION"><a class="selflink" href="#DESCRIPTION">DESCRIPTION</a></h1>
<b>lli</b> directly executes programs in LLVM bitcode format. It takes a program
  in LLVM bitcode format and executes it using a just-in-time compiler or an
  interpreter.
<div style="height: 1.00em;">&#x00A0;</div>
<b>lli</b> is <i>not</i> an emulator. It will not execute IR of different
  architectures and it can only interpret (or JIT-compile) for the host
  architecture.
<div style="height: 1.00em;">&#x00A0;</div>
The JIT compiler takes the same arguments as other tools, like <b>llc</b>, but
  they don't necessarily work for the interpreter.
<div style="height: 1.00em;">&#x00A0;</div>
If <i>filename</i> is not specified, then <b>lli</b> reads the LLVM bitcode for
  the program from standard input.
<div style="height: 1.00em;">&#x00A0;</div>
The optional <i>args</i> specified on the command line are passed to the program
  as arguments.
<h1 class="Sh" title="Sh" id="GENERAL_OPTIONS"><a class="selflink" href="#GENERAL_OPTIONS">GENERAL
  OPTIONS</a></h1>
<div style="margin-left: 0.00ex;">
<dl class="Bl-tag">
  <dt class="It-tag"><b>-fake-argv0=executable</b></dt>
  <dd class="It-tag">Override the <b>argv[0]</b> value passed into the executing
      program.</dd>
</dl>
</div>
<br/>
<div style="margin-left: 0.00ex;">
<dl class="Bl-tag">
  <dt class="It-tag"><b>-force-interpreter={false,true}</b></dt>
  <dd class="It-tag">If set to true, use the interpreter even if a just-in-time
      compiler is available for this architecture. Defaults to false.</dd>
</dl>
</div>
<br/>
<div style="margin-left: 0.00ex;">
<dl class="Bl-tag">
  <dt class="It-tag"><b>-help</b></dt>
  <dd class="It-tag">Print a summary of command line options.</dd>
</dl>
</div>
<br/>
<div style="margin-left: 0.00ex;">
<dl class="Bl-tag">
  <dt class="It-tag"><b>-load=pluginfilename</b></dt>
  <dd class="It-tag">Causes <b>lli</b> to load the plugin (shared object) named
      <i>pluginfilename</i> and use it for optimization.</dd>
</dl>
</div>
<br/>
<div style="margin-left: 0.00ex;">
<dl class="Bl-tag">
  <dt class="It-tag"><b>-stats</b></dt>
  <dd class="It-tag">Print statistics from the code-generation passes. This is
      only meaningful for the just-in-time compiler, at present.</dd>
</dl>
</div>
<br/>
<div style="margin-left: 0.00ex;">
<dl class="Bl-tag">
  <dt class="It-tag"><b>-time-passes</b></dt>
  <dd class="It-tag">Record the amount of time needed for each code-generation
      pass and print it to standard error.</dd>
</dl>
</div>
<br/>
<div style="margin-left: 0.00ex;">
<dl class="Bl-tag">
  <dt class="It-tag"><b>-version</b></dt>
  <dd class="It-tag">Print out the version of <b>lli</b> and exit without doing
      anything else.</dd>
</dl>
</div>
<br/>
<h1 class="Sh" title="Sh" id="TARGET_OPTIONS"><a class="selflink" href="#TARGET_OPTIONS">TARGET
  OPTIONS</a></h1>
<div style="margin-left: 0.00ex;">
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mtriple=target triple</b></dt>
  <dd class="It-tag">Override the target triple specified in the input bitcode
      file with the specified string. This may result in a crash if you pick an
      architecture which is not compatible with the current system.</dd>
</dl>
</div>
<br/>
<div style="margin-left: 0.00ex;">
<dl class="Bl-tag">
  <dt class="It-tag"><b>-march=arch</b></dt>
  <dd class="It-tag">Specify the architecture for which to generate assembly,
      overriding the target encoded in the bitcode file. See the output of
      <b>llc -help</b> for a list of valid architectures. By default this is
      inferred from the target triple or autodetected to the current
      architecture.</dd>
</dl>
</div>
<br/>
<div style="margin-left: 0.00ex;">
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mcpu=cpuname</b></dt>
  <dd class="It-tag">Specify a specific chip in the current architecture to
      generate code for. By default this is inferred from the target triple and
      autodetected to the current architecture. For a list of available CPUs,
      use: <b>llvm-as &lt; /dev/null | llc -march=xyz -mcpu=help</b></dd>
</dl>
</div>
<br/>
<div style="margin-left: 0.00ex;">
<dl class="Bl-tag">
  <dt class="It-tag"><b>-mattr=a1,+a2,-a3,...</b></dt>
  <dd class="It-tag">Override or control specific attributes of the target, such
      as whether SIMD operations are enabled or not. The default set of
      attributes is set by the current CPU. For a list of available attributes,
      use: <b>llvm-as &lt; /dev/null | llc -march=xyz -mattr=help</b></dd>
</dl>
</div>
<br/>
<h1 class="Sh" title="Sh" id="FLOATING_POINT_OPTIONS"><a class="selflink" href="#FLOATING_POINT_OPTIONS">FLOATING
  POINT OPTIONS</a></h1>
<div style="margin-left: 0.00ex;">
<dl class="Bl-tag">
  <dt class="It-tag"><b>-disable-excess-fp-precision</b></dt>
  <dd class="It-tag">Disable optimizations that may increase floating point
      precision.</dd>
</dl>
</div>
<br/>
<div style="margin-left: 0.00ex;">
<dl class="Bl-tag">
  <dt class="It-tag"><b>-enable-no-infs-fp-math</b></dt>
  <dd class="It-tag">Enable optimizations that assume no Inf values.</dd>
</dl>
</div>
<br/>
<div style="margin-left: 0.00ex;">
<dl class="Bl-tag">
  <dt class="It-tag"><b>-enable-no-nans-fp-math</b></dt>
  <dd class="It-tag">Enable optimizations that assume no NAN values.</dd>
</dl>
</div>
<br/>
<div style="margin-left: 0.00ex;">
<dl class="Bl-tag">
  <dt class="It-tag"><b>-enable-unsafe-fp-math</b></dt>
  <dd class="It-tag">Causes <b>lli</b> to enable optimizations that may decrease
      floating point precision.</dd>
</dl>
</div>
<br/>
<div style="margin-left: 0.00ex;">
<dl class="Bl-tag">
  <dt class="It-tag"><b>-soft-float</b></dt>
  <dd class="It-tag">Causes <b>lli</b> to generate software floating point
      library calls instead of equivalent hardware instructions.</dd>
</dl>
</div>
<br/>
<h1 class="Sh" title="Sh" id="CODE_GENERATION_OPTIONS"><a class="selflink" href="#CODE_GENERATION_OPTIONS">CODE
  GENERATION OPTIONS</a></h1>
<div style="margin-left: 0.00ex;">
<dl class="Bl-tag">
  <dt class="It-tag"><b>-code-model=model</b></dt>
  <dd class="It-tag">Choose the code model from:</dd>
</dl>
<div style="margin-left: 7.00ex;">
<div style="margin-left: 3.50ex;">
<div style="height: 1.00em;">&#x00A0;</div>
<pre>
default: Target default code model
small: Small code model
kernel: Kernel code model
medium: Medium code model
large: Large code model
</pre>
</div>
<br/>
</div>
<br/>
</div>
<br/>
<div style="margin-left: 0.00ex;">
<dl class="Bl-tag">
  <dt class="It-tag"><b>-disable-post-RA-scheduler</b></dt>
  <dd class="It-tag">Disable scheduling after register allocation.</dd>
</dl>
</div>
<br/>
<div style="margin-left: 0.00ex;">
<dl class="Bl-tag">
  <dt class="It-tag"><b>-disable-spill-fusing</b></dt>
  <dd class="It-tag">Disable fusing of spill code into instructions.</dd>
</dl>
</div>
<br/>
<div style="margin-left: 0.00ex;">
<dl class="Bl-tag">
  <dt class="It-tag"><b>-jit-enable-eh</b></dt>
  <dd class="It-tag">Exception handling should be enabled in the just-in-time
      compiler.</dd>
</dl>
</div>
<br/>
<div style="margin-left: 0.00ex;">
<dl class="Bl-tag">
  <dt class="It-tag"><b>-join-liveintervals</b></dt>
  <dd class="It-tag">Coalesce copies (default=true).</dd>
</dl>
</div>
<br/>
<div style="margin-left: 0.00ex;">
<dl class="Bl-tag">
  <dt class="It-tag"><b>-nozero-initialized-in-bss</b></dt>
  <dd class="It-tag">Don't place zero-initialized symbols into the BSS
    section.</dd>
</dl>
</div>
<br/>
<div style="margin-left: 0.00ex;">
<dl class="Bl-tag">
  <dt class="It-tag"><b>-pre-RA-sched=scheduler</b></dt>
  <dd class="It-tag">Instruction schedulers available (before register
      allocation):</dd>
</dl>
<div style="margin-left: 7.00ex;">
<div style="margin-left: 3.50ex;">
<div style="height: 1.00em;">&#x00A0;</div>
<pre>
=default: Best scheduler for the target
=none: No scheduling: breadth first sequencing
=simple: Simple two pass scheduling: minimize critical path and maximize processor utilization
=simple-noitin: Simple two pass scheduling: Same as simple except using generic latency
=list-burr: Bottom-up register reduction list scheduling
=list-tdrr: Top-down register reduction list scheduling
=list-td: Top-down list scheduler -print-machineinstrs - Print generated machine code
</pre>
</div>
<br/>
</div>
<br/>
</div>
<br/>
<div style="margin-left: 0.00ex;">
<dl class="Bl-tag">
  <dt class="It-tag"><b>-regalloc=allocator</b></dt>
  <dd class="It-tag">Register allocator to use (default=linearscan)</dd>
</dl>
<div style="margin-left: 7.00ex;">
<div style="margin-left: 3.50ex;">
<div style="height: 1.00em;">&#x00A0;</div>
<pre>
=bigblock: Big-block register allocator
=linearscan: linear scan register allocator =local -   local register allocator
=simple: simple register allocator
</pre>
</div>
<br/>
</div>
<br/>
</div>
<br/>
<div style="margin-left: 0.00ex;">
<dl class="Bl-tag">
  <dt class="It-tag"><b>-relocation-model=model</b></dt>
  <dd class="It-tag">Choose relocation model from:</dd>
</dl>
<div style="margin-left: 7.00ex;">
<div style="margin-left: 3.50ex;">
<div style="height: 1.00em;">&#x00A0;</div>
<pre>
=default: Target default relocation model
=static: Non-relocatable code =pic -   Fully relocatable, position independent code
=dynamic-no-pic: Relocatable external references, non-relocatable code
</pre>
</div>
<br/>
</div>
<br/>
</div>
<br/>
<div style="margin-left: 0.00ex;">
<dl class="Bl-tag">
  <dt class="It-tag"><b>-spiller</b></dt>
  <dd class="It-tag">Spiller to use (default=local)</dd>
</dl>
<div style="margin-left: 7.00ex;">
<div style="margin-left: 3.50ex;">
<div style="height: 1.00em;">&#x00A0;</div>
<pre>
=simple: simple spiller
=local: local spiller
</pre>
</div>
<br/>
</div>
<br/>
</div>
<br/>
<div style="margin-left: 0.00ex;">
<dl class="Bl-tag">
  <dt class="It-tag"><b>-x86-asm-syntax=syntax</b></dt>
  <dd class="It-tag">Choose style of code to emit from X86 backend:</dd>
</dl>
<div style="margin-left: 7.00ex;">
<div style="margin-left: 3.50ex;">
<div style="height: 1.00em;">&#x00A0;</div>
<pre>
=att: Emit AT&amp;T-style assembly
=intel: Emit Intel-style assembly
</pre>
</div>
<br/>
</div>
<br/>
</div>
<br/>
<h1 class="Sh" title="Sh" id="EXIT_STATUS"><a class="selflink" href="#EXIT_STATUS">EXIT
  STATUS</a></h1>
If <b>lli</b> fails to load the program, it will exit with an exit code of 1.
  Otherwise, it will return the exit code of the program it executes.
<h1 class="Sh" title="Sh" id="SEE_ALSO"><a class="selflink" href="#SEE_ALSO">SEE
  ALSO</a></h1>
<b>llc</b>
<h1 class="Sh" title="Sh" id="AUTHOR"><a class="selflink" href="#AUTHOR">AUTHOR</a></h1>
Maintained by The LLVM Team (http://llvm.org/).
<h1 class="Sh" title="Sh" id="COPYRIGHT"><a class="selflink" href="#COPYRIGHT">COPYRIGHT</a></h1>
2003-2017, LLVM Project</div>
<table class="foot">
  <tr>
    <td class="foot-date">2017-05-10</td>
    <td class="foot-os">4</td>
  </tr>
</table>
</body>
</html>
