-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity resonator_dds is
generic (
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 14;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    res_in_TDATA : IN STD_LOGIC_VECTOR (255 downto 0);
    res_in_TVALID : IN STD_LOGIC;
    res_in_TREADY : OUT STD_LOGIC;
    res_in_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    res_in_TUSER : IN STD_LOGIC_VECTOR (7 downto 0);
    res_out_TDATA : OUT STD_LOGIC_VECTOR (255 downto 0);
    res_out_TVALID : OUT STD_LOGIC;
    res_out_TREADY : IN STD_LOGIC;
    res_out_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    res_out_TUSER : OUT STD_LOGIC_VECTOR (7 downto 0);
    generate_tlast : IN STD_LOGIC;
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_clk : IN STD_LOGIC;
    ap_rst_n_s_axi_clk : IN STD_LOGIC );
end;


architecture behav of resonator_dds is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "resonator_dds,hls_ip_2019_2_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu28dr-ffvg1517-2-e,HLS_INPUT_CLOCK=1.818000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=1.818000,HLS_SYN_LAT=27,HLS_SYN_TPT=1,HLS_SYN_MEM=36,HLS_SYN_DSP=48,HLS_SYN_FF=20482,HLS_SYN_LUT=13872,HLS_VERSION=2019_2_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv10_10 : STD_LOGIC_VECTOR (9 downto 0) := "0000010000";
    constant ap_const_lv10_1F : STD_LOGIC_VECTOR (9 downto 0) := "0000011111";
    constant ap_const_lv10_20 : STD_LOGIC_VECTOR (9 downto 0) := "0000100000";
    constant ap_const_lv10_2F : STD_LOGIC_VECTOR (9 downto 0) := "0000101111";
    constant ap_const_lv10_30 : STD_LOGIC_VECTOR (9 downto 0) := "0000110000";
    constant ap_const_lv10_3F : STD_LOGIC_VECTOR (9 downto 0) := "0000111111";
    constant ap_const_lv10_40 : STD_LOGIC_VECTOR (9 downto 0) := "0001000000";
    constant ap_const_lv10_4F : STD_LOGIC_VECTOR (9 downto 0) := "0001001111";
    constant ap_const_lv10_50 : STD_LOGIC_VECTOR (9 downto 0) := "0001010000";
    constant ap_const_lv10_5F : STD_LOGIC_VECTOR (9 downto 0) := "0001011111";
    constant ap_const_lv10_60 : STD_LOGIC_VECTOR (9 downto 0) := "0001100000";
    constant ap_const_lv10_6F : STD_LOGIC_VECTOR (9 downto 0) := "0001101111";
    constant ap_const_lv10_70 : STD_LOGIC_VECTOR (9 downto 0) := "0001110000";
    constant ap_const_lv10_7F : STD_LOGIC_VECTOR (9 downto 0) := "0001111111";
    constant ap_const_lv10_80 : STD_LOGIC_VECTOR (9 downto 0) := "0010000000";
    constant ap_const_lv10_8F : STD_LOGIC_VECTOR (9 downto 0) := "0010001111";
    constant ap_const_lv10_90 : STD_LOGIC_VECTOR (9 downto 0) := "0010010000";
    constant ap_const_lv10_9F : STD_LOGIC_VECTOR (9 downto 0) := "0010011111";
    constant ap_const_lv10_A0 : STD_LOGIC_VECTOR (9 downto 0) := "0010100000";
    constant ap_const_lv10_AF : STD_LOGIC_VECTOR (9 downto 0) := "0010101111";
    constant ap_const_lv10_B0 : STD_LOGIC_VECTOR (9 downto 0) := "0010110000";
    constant ap_const_lv10_BF : STD_LOGIC_VECTOR (9 downto 0) := "0010111111";
    constant ap_const_lv10_C0 : STD_LOGIC_VECTOR (9 downto 0) := "0011000000";
    constant ap_const_lv10_CF : STD_LOGIC_VECTOR (9 downto 0) := "0011001111";
    constant ap_const_lv10_D0 : STD_LOGIC_VECTOR (9 downto 0) := "0011010000";
    constant ap_const_lv10_DF : STD_LOGIC_VECTOR (9 downto 0) := "0011011111";
    constant ap_const_lv10_E0 : STD_LOGIC_VECTOR (9 downto 0) := "0011100000";
    constant ap_const_lv10_EF : STD_LOGIC_VECTOR (9 downto 0) := "0011101111";
    constant ap_const_lv10_F0 : STD_LOGIC_VECTOR (9 downto 0) := "0011110000";
    constant ap_const_lv10_FF : STD_LOGIC_VECTOR (9 downto 0) := "0011111111";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv32_80 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000000";
    constant ap_const_lv32_8F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001111";
    constant ap_const_lv32_90 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010000";
    constant ap_const_lv32_9F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_A0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100000";
    constant ap_const_lv32_AF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010101111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_B0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010110000";
    constant ap_const_lv32_BF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010111111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_C0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011000000";
    constant ap_const_lv32_CF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011001111";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv32_D0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011010000";
    constant ap_const_lv32_DF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011011111";
    constant ap_const_lv32_50 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010000";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_E0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011100000";
    constant ap_const_lv32_EF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011101111";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_6F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101111";
    constant ap_const_lv32_F0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011110000";
    constant ap_const_lv32_FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011111111";
    constant ap_const_lv32_70 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110000";
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_2B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101011";
    constant ap_const_lv32_2C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101100";
    constant ap_const_lv32_41 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000001";
    constant ap_const_lv32_42 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000010";
    constant ap_const_lv32_57 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010111";
    constant ap_const_lv32_58 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011000";
    constant ap_const_lv32_6D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101101";
    constant ap_const_lv32_6E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101110";
    constant ap_const_lv32_83 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000011";
    constant ap_const_lv32_84 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000100";
    constant ap_const_lv32_99 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011001";
    constant ap_const_lv32_9A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011010";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv16_7FFF : STD_LOGIC_VECTOR (15 downto 0) := "0111111111111111";
    constant ap_const_lv16_8001 : STD_LOGIC_VECTOR (15 downto 0) := "1000000000000001";

    signal ap_rst_n_inv : STD_LOGIC;
    signal tones_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal tones_ce0 : STD_LOGIC;
    signal tones_q0 : STD_LOGIC_VECTOR (255 downto 0);
    signal cycle_V : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal acc_phases_V : STD_LOGIC_VECTOR (175 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    signal accumulator_phases_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal accumulator_phases_V_ce0 : STD_LOGIC;
    signal accumulator_phases_V_q0 : STD_LOGIC_VECTOR (175 downto 0);
    signal accumulator_phases_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal accumulator_phases_V_ce1 : STD_LOGIC;
    signal accumulator_phases_V_we1 : STD_LOGIC;
    signal res_in_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal res_out_TDATA_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter26 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter27 : STD_LOGIC := '0';
    signal ap_rst_n_s_axi_clk_inv : STD_LOGIC;
    signal data_in_data_0_V_fu_413_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_0_V_reg_4003 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter17 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter18 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter19 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter20 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter21 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter22 : BOOLEAN;
    signal ap_block_state24_pp0_stage0_iter23 : BOOLEAN;
    signal ap_block_state25_pp0_stage0_iter24 : BOOLEAN;
    signal ap_block_state26_pp0_stage0_iter25 : BOOLEAN;
    signal ap_block_state27_pp0_stage0_iter26 : BOOLEAN;
    signal regslice_forward_res_out_data_V_U_apdone_blk : STD_LOGIC;
    signal ap_block_state28_pp0_stage0_iter27 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal data_in_data_0_V_reg_4003_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_0_V_reg_4003_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_0_V_reg_4003_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_0_V_reg_4003_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_0_V_reg_4003_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_0_V_reg_4003_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_0_V_reg_4003_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_0_V_reg_4003_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_0_V_reg_4003_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_0_V_reg_4003_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_0_V_reg_4003_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_0_V_reg_4003_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_0_V_reg_4003_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_0_V_reg_4003_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_0_V_reg_4003_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_0_V_reg_4003_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_0_V_reg_4003_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_0_V_reg_4003_pp0_iter18_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_1_V_reg_4008 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_1_V_reg_4008_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_1_V_reg_4008_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_1_V_reg_4008_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_1_V_reg_4008_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_1_V_reg_4008_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_1_V_reg_4008_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_1_V_reg_4008_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_1_V_reg_4008_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_1_V_reg_4008_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_1_V_reg_4008_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_1_V_reg_4008_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_1_V_reg_4008_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_1_V_reg_4008_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_1_V_reg_4008_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_1_V_reg_4008_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_1_V_reg_4008_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_1_V_reg_4008_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_1_V_reg_4008_pp0_iter18_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_2_V_reg_4013 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_2_V_reg_4013_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_2_V_reg_4013_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_2_V_reg_4013_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_2_V_reg_4013_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_2_V_reg_4013_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_2_V_reg_4013_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_2_V_reg_4013_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_2_V_reg_4013_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_2_V_reg_4013_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_2_V_reg_4013_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_2_V_reg_4013_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_2_V_reg_4013_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_2_V_reg_4013_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_2_V_reg_4013_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_2_V_reg_4013_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_2_V_reg_4013_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_2_V_reg_4013_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_2_V_reg_4013_pp0_iter18_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_3_V_reg_4018 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_3_V_reg_4018_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_3_V_reg_4018_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_3_V_reg_4018_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_3_V_reg_4018_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_3_V_reg_4018_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_3_V_reg_4018_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_3_V_reg_4018_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_3_V_reg_4018_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_3_V_reg_4018_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_3_V_reg_4018_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_3_V_reg_4018_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_3_V_reg_4018_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_3_V_reg_4018_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_3_V_reg_4018_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_3_V_reg_4018_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_3_V_reg_4018_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_3_V_reg_4018_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_3_V_reg_4018_pp0_iter18_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_4_V_reg_4023 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_4_V_reg_4023_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_4_V_reg_4023_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_4_V_reg_4023_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_4_V_reg_4023_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_4_V_reg_4023_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_4_V_reg_4023_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_4_V_reg_4023_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_4_V_reg_4023_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_4_V_reg_4023_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_4_V_reg_4023_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_4_V_reg_4023_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_4_V_reg_4023_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_4_V_reg_4023_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_4_V_reg_4023_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_4_V_reg_4023_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_4_V_reg_4023_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_4_V_reg_4023_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_4_V_reg_4023_pp0_iter18_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_5_V_reg_4028 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_5_V_reg_4028_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_5_V_reg_4028_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_5_V_reg_4028_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_5_V_reg_4028_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_5_V_reg_4028_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_5_V_reg_4028_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_5_V_reg_4028_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_5_V_reg_4028_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_5_V_reg_4028_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_5_V_reg_4028_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_5_V_reg_4028_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_5_V_reg_4028_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_5_V_reg_4028_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_5_V_reg_4028_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_5_V_reg_4028_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_5_V_reg_4028_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_5_V_reg_4028_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_5_V_reg_4028_pp0_iter18_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_6_V_reg_4033 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_6_V_reg_4033_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_6_V_reg_4033_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_6_V_reg_4033_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_6_V_reg_4033_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_6_V_reg_4033_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_6_V_reg_4033_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_6_V_reg_4033_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_6_V_reg_4033_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_6_V_reg_4033_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_6_V_reg_4033_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_6_V_reg_4033_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_6_V_reg_4033_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_6_V_reg_4033_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_6_V_reg_4033_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_6_V_reg_4033_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_6_V_reg_4033_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_6_V_reg_4033_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_6_V_reg_4033_pp0_iter18_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_7_V_reg_4038 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_7_V_reg_4038_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_7_V_reg_4038_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_7_V_reg_4038_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_7_V_reg_4038_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_7_V_reg_4038_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_7_V_reg_4038_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_7_V_reg_4038_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_7_V_reg_4038_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_7_V_reg_4038_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_7_V_reg_4038_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_7_V_reg_4038_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_7_V_reg_4038_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_7_V_reg_4038_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_7_V_reg_4038_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_7_V_reg_4038_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_7_V_reg_4038_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_7_V_reg_4038_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_7_V_reg_4038_pp0_iter18_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_8_V_reg_4043 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_8_V_reg_4043_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_8_V_reg_4043_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_8_V_reg_4043_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_8_V_reg_4043_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_8_V_reg_4043_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_8_V_reg_4043_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_8_V_reg_4043_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_8_V_reg_4043_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_8_V_reg_4043_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_8_V_reg_4043_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_8_V_reg_4043_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_8_V_reg_4043_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_8_V_reg_4043_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_8_V_reg_4043_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_8_V_reg_4043_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_8_V_reg_4043_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_8_V_reg_4043_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_8_V_reg_4043_pp0_iter18_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_9_V_reg_4048 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_9_V_reg_4048_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_9_V_reg_4048_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_9_V_reg_4048_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_9_V_reg_4048_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_9_V_reg_4048_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_9_V_reg_4048_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_9_V_reg_4048_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_9_V_reg_4048_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_9_V_reg_4048_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_9_V_reg_4048_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_9_V_reg_4048_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_9_V_reg_4048_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_9_V_reg_4048_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_9_V_reg_4048_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_9_V_reg_4048_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_9_V_reg_4048_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_9_V_reg_4048_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_9_V_reg_4048_pp0_iter18_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_10_V_reg_4053 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_10_V_reg_4053_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_10_V_reg_4053_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_10_V_reg_4053_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_10_V_reg_4053_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_10_V_reg_4053_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_10_V_reg_4053_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_10_V_reg_4053_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_10_V_reg_4053_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_10_V_reg_4053_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_10_V_reg_4053_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_10_V_reg_4053_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_10_V_reg_4053_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_10_V_reg_4053_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_10_V_reg_4053_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_10_V_reg_4053_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_10_V_reg_4053_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_10_V_reg_4053_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_data_10_V_reg_4053_pp0_iter18_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_reg_4058 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_reg_4058_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_reg_4058_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_reg_4058_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_reg_4058_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_reg_4058_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_reg_4058_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_reg_4058_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_reg_4058_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_reg_4058_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_reg_4058_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_reg_4058_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_reg_4058_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_reg_4058_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_reg_4058_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_reg_4058_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_reg_4058_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_reg_4058_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_reg_4058_pp0_iter18_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_reg_4063 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_reg_4063_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_reg_4063_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_reg_4063_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_reg_4063_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_reg_4063_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_reg_4063_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_reg_4063_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_reg_4063_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_reg_4063_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_reg_4063_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_reg_4063_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_reg_4063_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_reg_4063_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_reg_4063_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_reg_4063_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_reg_4063_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_reg_4063_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_reg_4063_pp0_iter18_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_2_reg_4068 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_2_reg_4068_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_2_reg_4068_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_2_reg_4068_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_2_reg_4068_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_2_reg_4068_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_2_reg_4068_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_2_reg_4068_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_2_reg_4068_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_2_reg_4068_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_2_reg_4068_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_2_reg_4068_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_2_reg_4068_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_2_reg_4068_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_2_reg_4068_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_2_reg_4068_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_2_reg_4068_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_2_reg_4068_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_2_reg_4068_pp0_iter18_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_3_reg_4073 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_3_reg_4073_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_3_reg_4073_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_3_reg_4073_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_3_reg_4073_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_3_reg_4073_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_3_reg_4073_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_3_reg_4073_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_3_reg_4073_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_3_reg_4073_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_3_reg_4073_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_3_reg_4073_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_3_reg_4073_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_3_reg_4073_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_3_reg_4073_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_3_reg_4073_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_3_reg_4073_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_3_reg_4073_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_3_reg_4073_pp0_iter18_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_4_reg_4078 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_4_reg_4078_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_4_reg_4078_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_4_reg_4078_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_4_reg_4078_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_4_reg_4078_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_4_reg_4078_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_4_reg_4078_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_4_reg_4078_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_4_reg_4078_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_4_reg_4078_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_4_reg_4078_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_4_reg_4078_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_4_reg_4078_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_4_reg_4078_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_4_reg_4078_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_4_reg_4078_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_4_reg_4078_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_4_reg_4078_pp0_iter18_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal group_V_fu_571_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal group_V_reg_4083 : STD_LOGIC_VECTOR (7 downto 0);
    signal group_V_reg_4083_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal group_V_reg_4083_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal group_V_reg_4083_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal group_V_reg_4083_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal group_V_reg_4083_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal group_V_reg_4083_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal group_V_reg_4083_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal group_V_reg_4083_pp0_iter8_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal group_V_reg_4083_pp0_iter9_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal group_V_reg_4083_pp0_iter10_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal group_V_reg_4083_pp0_iter11_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal group_V_reg_4083_pp0_iter12_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal group_V_reg_4083_pp0_iter13_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal group_V_reg_4083_pp0_iter14_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal group_V_reg_4083_pp0_iter15_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal group_V_reg_4083_pp0_iter16_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal group_V_reg_4083_pp0_iter17_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal group_V_reg_4083_pp0_iter18_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal group_V_reg_4083_pp0_iter19_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal group_V_reg_4083_pp0_iter20_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal group_V_reg_4083_pp0_iter21_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal group_V_reg_4083_pp0_iter22_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal group_V_reg_4083_pp0_iter23_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal group_V_reg_4083_pp0_iter24_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal group_V_reg_4083_pp0_iter25_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln544_fu_579_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln544_reg_4090 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_5_reg_4105 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_5_reg_4105_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_5_reg_4105_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln703_fu_606_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln703_reg_4110 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln703_reg_4110_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln703_reg_4110_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_11_reg_4115 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_11_reg_4115_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_11_reg_4115_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_12_reg_4120 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_12_reg_4120_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_12_reg_4120_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_18_reg_4125 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_18_reg_4125_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_18_reg_4125_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_19_reg_4130 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_19_reg_4130_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_19_reg_4130_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_31_reg_4135 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_31_reg_4135_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_31_reg_4135_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_32_reg_4140 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_32_reg_4140_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_32_reg_4140_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_37_reg_4145 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_37_reg_4145_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_37_reg_4145_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_38_reg_4150 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_38_reg_4150_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_38_reg_4150_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_43_reg_4155 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_43_reg_4155_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_43_reg_4155_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_44_reg_4160 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_44_reg_4160_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_44_reg_4160_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_49_reg_4165 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_49_reg_4165_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_49_reg_4165_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_50_reg_4170 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_50_reg_4170_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_50_reg_4170_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_55_reg_4175 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_55_reg_4175_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_55_reg_4175_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_56_reg_4180 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_56_reg_4180_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_56_reg_4180_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_fu_750_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln214_reg_4185 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln1265_fu_764_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal trunc_ln1265_reg_4190 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_10_reg_4196 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_17_reg_4202 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_23_reg_4208 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_24_reg_4214 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_25_reg_4220 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_26_reg_4226 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_27_reg_4232 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln703_fu_845_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln703_reg_4238 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln703_2_fu_869_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln703_2_reg_4243 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln703_4_fu_893_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln703_4_reg_4248 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln703_6_fu_917_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln703_6_reg_4253 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln703_8_fu_941_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln703_8_reg_4258 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln703_10_fu_965_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln703_10_reg_4263 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln703_12_fu_989_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln703_12_reg_4268 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln703_14_fu_1013_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln703_14_reg_4273 : STD_LOGIC_VECTOR (21 downto 0);
    signal ddsv_i_V_reg_4278 : STD_LOGIC_VECTOR (15 downto 0);
    signal ddsv_q_V_reg_4283 : STD_LOGIC_VECTOR (15 downto 0);
    signal ddsv_i_V_0_1_reg_4288 : STD_LOGIC_VECTOR (15 downto 0);
    signal ddsv_q_V_0_1_reg_4293 : STD_LOGIC_VECTOR (15 downto 0);
    signal ddsv_i_V_0_2_reg_4298 : STD_LOGIC_VECTOR (15 downto 0);
    signal ddsv_q_V_0_2_reg_4303 : STD_LOGIC_VECTOR (15 downto 0);
    signal ddsv_i_V_0_3_reg_4308 : STD_LOGIC_VECTOR (15 downto 0);
    signal ddsv_q_V_0_3_reg_4313 : STD_LOGIC_VECTOR (15 downto 0);
    signal ddsv_i_V_0_4_reg_4318 : STD_LOGIC_VECTOR (15 downto 0);
    signal ddsv_q_V_0_4_reg_4323 : STD_LOGIC_VECTOR (15 downto 0);
    signal ddsv_i_V_0_5_reg_4328 : STD_LOGIC_VECTOR (15 downto 0);
    signal ddsv_q_V_0_5_reg_4333 : STD_LOGIC_VECTOR (15 downto 0);
    signal ddsv_i_V_0_6_reg_4338 : STD_LOGIC_VECTOR (15 downto 0);
    signal ddsv_q_V_0_6_reg_4343 : STD_LOGIC_VECTOR (15 downto 0);
    signal ddsv_i_V_0_7_reg_4348 : STD_LOGIC_VECTOR (15 downto 0);
    signal ddsv_q_V_0_7_reg_4353 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1116_fu_1120_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1118_fu_1123_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1116_1_fu_1126_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1116_1_reg_4370 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1118_1_fu_1129_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1118_1_reg_4376 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1116_2_fu_1132_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1118_8_fu_1135_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1116_3_fu_1138_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1116_3_reg_4394 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1118_9_fu_1141_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1118_9_reg_4400 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1116_4_fu_1144_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1118_2_fu_1147_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1116_5_fu_1150_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1116_5_reg_4418 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1118_10_fu_1153_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1118_10_reg_4424 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1116_6_fu_1156_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1118_3_fu_1159_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1116_7_fu_1162_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1116_7_reg_4442 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1118_11_fu_1165_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1118_11_reg_4448 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1116_8_fu_1168_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1118_4_fu_1171_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1116_9_fu_1174_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1116_9_reg_4466 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1118_12_fu_1177_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1118_12_reg_4472 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1116_10_fu_1180_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1118_5_fu_1183_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1116_11_fu_1186_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1116_11_reg_4490 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1118_13_fu_1189_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1118_13_reg_4496 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1116_12_fu_1192_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1118_6_fu_1195_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1116_13_fu_1198_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1116_13_reg_4514 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1118_14_fu_1201_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1118_14_reg_4520 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1116_14_fu_1204_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1118_7_fu_1207_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1116_15_fu_1210_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1116_15_reg_4538 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1118_15_fu_1213_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1118_15_reg_4544 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3811_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln1118_reg_4550 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3817_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln1118_2_reg_4555 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3823_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln1118_3_reg_4561 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3829_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln1118_4_reg_4567 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3835_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln1118_6_reg_4572 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3841_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln1118_7_reg_4578 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3847_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln1118_8_reg_4584 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3853_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln1118_10_reg_4589 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3859_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln1118_11_reg_4595 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3865_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln1118_12_reg_4601 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3871_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln1118_14_reg_4606 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3877_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln1118_15_reg_4612 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3883_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln1118_16_reg_4618 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3889_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln1118_18_reg_4623 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3895_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln1118_19_reg_4629 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3901_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln1118_20_reg_4635 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3907_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln1118_22_reg_4640 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3913_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln1118_23_reg_4646 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3919_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln1118_24_reg_4652 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3925_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln1118_26_reg_4657 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3931_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln1118_27_reg_4663 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3937_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln1118_28_reg_4669 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3943_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln1118_30_reg_4674 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3949_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln1118_31_reg_4680 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3955_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln1193_reg_4686 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp0_iter22 : STD_LOGIC := '0';
    signal sub_ln1193_reg_4686_pp0_iter23_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_reg_4695 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_reg_4695_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_reg_4695_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln1192_fu_1229_p2 : STD_LOGIC_VECTOR (31 downto 0);
    attribute use_dsp48 : string;
    attribute use_dsp48 of add_ln1192_fu_1229_p2 : signal is "no";
    signal add_ln1192_reg_4701 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln1192_reg_4701_pp0_iter23_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln1192_1_fu_1233_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal add_ln1192_1_reg_4709 : STD_LOGIC_VECTOR (32 downto 0);
    signal add_ln1192_1_reg_4709_pp0_iter23_reg : STD_LOGIC_VECTOR (32 downto 0);
    signal tmp_16_reg_4714 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_reg_4714_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_reg_4714_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_3961_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln1193_1_reg_4720 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln1193_1_reg_4720_pp0_iter23_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_34_reg_4729 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_34_reg_4729_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_34_reg_4729_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln1192_2_fu_1260_p2 : STD_LOGIC_VECTOR (31 downto 0);
    attribute use_dsp48 of add_ln1192_2_fu_1260_p2 : signal is "no";
    signal add_ln1192_2_reg_4735 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln1192_2_reg_4735_pp0_iter23_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln1192_3_fu_1264_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal add_ln1192_3_reg_4743 : STD_LOGIC_VECTOR (32 downto 0);
    signal add_ln1192_3_reg_4743_pp0_iter23_reg : STD_LOGIC_VECTOR (32 downto 0);
    signal tmp_46_reg_4748 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_46_reg_4748_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_46_reg_4748_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_3967_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln1193_2_reg_4754 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln1193_2_reg_4754_pp0_iter23_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_58_reg_4763 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_58_reg_4763_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_58_reg_4763_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln1192_4_fu_1291_p2 : STD_LOGIC_VECTOR (31 downto 0);
    attribute use_dsp48 of add_ln1192_4_fu_1291_p2 : signal is "no";
    signal add_ln1192_4_reg_4769 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln1192_4_reg_4769_pp0_iter23_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln1192_5_fu_1295_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal add_ln1192_5_reg_4777 : STD_LOGIC_VECTOR (32 downto 0);
    signal add_ln1192_5_reg_4777_pp0_iter23_reg : STD_LOGIC_VECTOR (32 downto 0);
    signal tmp_64_reg_4782 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_64_reg_4782_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_64_reg_4782_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_3973_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln1193_3_reg_4788 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln1193_3_reg_4788_pp0_iter23_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_68_reg_4797 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_68_reg_4797_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_68_reg_4797_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln1192_6_fu_1322_p2 : STD_LOGIC_VECTOR (31 downto 0);
    attribute use_dsp48 of add_ln1192_6_fu_1322_p2 : signal is "no";
    signal add_ln1192_6_reg_4803 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln1192_6_reg_4803_pp0_iter23_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln1192_7_fu_1326_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal add_ln1192_7_reg_4811 : STD_LOGIC_VECTOR (32 downto 0);
    signal add_ln1192_7_reg_4811_pp0_iter23_reg : STD_LOGIC_VECTOR (32 downto 0);
    signal tmp_72_reg_4816 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_72_reg_4816_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_72_reg_4816_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_3979_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln1193_4_reg_4822 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln1193_4_reg_4822_pp0_iter23_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_76_reg_4831 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_reg_4831_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_reg_4831_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln1192_8_fu_1353_p2 : STD_LOGIC_VECTOR (31 downto 0);
    attribute use_dsp48 of add_ln1192_8_fu_1353_p2 : signal is "no";
    signal add_ln1192_8_reg_4837 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln1192_8_reg_4837_pp0_iter23_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln1192_9_fu_1357_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal add_ln1192_9_reg_4845 : STD_LOGIC_VECTOR (32 downto 0);
    signal add_ln1192_9_reg_4845_pp0_iter23_reg : STD_LOGIC_VECTOR (32 downto 0);
    signal tmp_80_reg_4850 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_80_reg_4850_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_80_reg_4850_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_3985_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln1193_5_reg_4856 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln1193_5_reg_4856_pp0_iter23_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_84_reg_4865 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_84_reg_4865_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_84_reg_4865_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln1192_10_fu_1384_p2 : STD_LOGIC_VECTOR (31 downto 0);
    attribute use_dsp48 of add_ln1192_10_fu_1384_p2 : signal is "no";
    signal add_ln1192_10_reg_4871 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln1192_10_reg_4871_pp0_iter23_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln1192_11_fu_1388_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal add_ln1192_11_reg_4879 : STD_LOGIC_VECTOR (32 downto 0);
    signal add_ln1192_11_reg_4879_pp0_iter23_reg : STD_LOGIC_VECTOR (32 downto 0);
    signal tmp_88_reg_4884 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_88_reg_4884_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_88_reg_4884_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_3991_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln1193_6_reg_4890 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln1193_6_reg_4890_pp0_iter23_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_92_reg_4899 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_92_reg_4899_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_92_reg_4899_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln1192_12_fu_1415_p2 : STD_LOGIC_VECTOR (31 downto 0);
    attribute use_dsp48 of add_ln1192_12_fu_1415_p2 : signal is "no";
    signal add_ln1192_12_reg_4905 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln1192_12_reg_4905_pp0_iter23_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln1192_13_fu_1419_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal add_ln1192_13_reg_4913 : STD_LOGIC_VECTOR (32 downto 0);
    signal add_ln1192_13_reg_4913_pp0_iter23_reg : STD_LOGIC_VECTOR (32 downto 0);
    signal tmp_96_reg_4918 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_96_reg_4918_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_96_reg_4918_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_3997_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln1193_7_reg_4924 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln1193_7_reg_4924_pp0_iter23_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_100_reg_4933 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_100_reg_4933_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_100_reg_4933_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln1192_14_fu_1446_p2 : STD_LOGIC_VECTOR (31 downto 0);
    attribute use_dsp48 of add_ln1192_14_fu_1446_p2 : signal is "no";
    signal add_ln1192_14_reg_4939 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln1192_14_reg_4939_pp0_iter23_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln1192_15_fu_1450_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal add_ln1192_15_reg_4947 : STD_LOGIC_VECTOR (32 downto 0);
    signal add_ln1192_15_reg_4947_pp0_iter23_reg : STD_LOGIC_VECTOR (32 downto 0);
    signal tmp_104_reg_4952 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_104_reg_4952_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_104_reg_4952_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln412_fu_1497_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln412_reg_4958 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln412_1_fu_1536_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln412_1_reg_4963 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln412_2_fu_1575_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln412_2_reg_4968 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln412_3_fu_1614_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln412_3_reg_4973 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln412_4_fu_1653_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln412_4_reg_4978 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln412_5_fu_1692_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln412_5_reg_4983 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln412_6_fu_1731_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln412_6_reg_4988 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln412_7_fu_1770_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln412_7_reg_4993 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln412_8_fu_1809_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln412_8_reg_4998 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln412_9_fu_1848_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln412_9_reg_5003 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln412_10_fu_1887_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln412_10_reg_5008 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln412_11_fu_1926_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln412_11_reg_5013 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln412_12_fu_1965_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln412_12_reg_5018 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln412_13_fu_2004_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln412_13_reg_5023 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln412_14_fu_2043_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln412_14_reg_5028 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln412_15_fu_2082_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln412_15_reg_5033 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln415_fu_2117_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln415_reg_5038 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln415_reg_5038_pp0_iter25_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_14_reg_5044 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln790_fu_2131_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln790_reg_5050 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln415_1_fu_2160_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln415_1_reg_5055 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln415_1_reg_5055_pp0_iter25_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_30_reg_5061 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln790_1_fu_2174_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln790_1_reg_5067 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln415_2_fu_2207_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln415_2_reg_5072 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln415_2_reg_5072_pp0_iter25_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_42_reg_5078 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln790_2_fu_2221_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln790_2_reg_5084 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln415_3_fu_2250_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln415_3_reg_5089 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln415_3_reg_5089_pp0_iter25_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_54_reg_5095 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln790_3_fu_2264_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln790_3_reg_5101 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln415_4_fu_2297_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln415_4_reg_5106 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln415_4_reg_5106_pp0_iter25_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_63_reg_5112 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln790_4_fu_2311_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln790_4_reg_5118 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln415_5_fu_2340_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln415_5_reg_5123 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln415_5_reg_5123_pp0_iter25_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_67_reg_5129 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln790_5_fu_2354_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln790_5_reg_5135 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln415_6_fu_2387_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln415_6_reg_5140 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln415_6_reg_5140_pp0_iter25_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_71_reg_5146 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln790_6_fu_2401_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln790_6_reg_5152 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln415_7_fu_2430_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln415_7_reg_5157 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln415_7_reg_5157_pp0_iter25_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_75_reg_5163 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln790_7_fu_2444_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln790_7_reg_5169 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln415_8_fu_2477_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln415_8_reg_5174 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln415_8_reg_5174_pp0_iter25_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_79_reg_5180 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln790_8_fu_2491_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln790_8_reg_5186 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln415_9_fu_2520_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln415_9_reg_5191 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln415_9_reg_5191_pp0_iter25_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_83_reg_5197 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln790_9_fu_2534_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln790_9_reg_5203 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln415_10_fu_2567_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln415_10_reg_5208 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln415_10_reg_5208_pp0_iter25_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_87_reg_5214 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln790_10_fu_2581_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln790_10_reg_5220 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln415_11_fu_2610_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln415_11_reg_5225 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln415_11_reg_5225_pp0_iter25_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_91_reg_5231 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln790_11_fu_2624_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln790_11_reg_5237 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln415_12_fu_2657_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln415_12_reg_5242 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln415_12_reg_5242_pp0_iter25_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_95_reg_5248 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln790_12_fu_2671_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln790_12_reg_5254 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln415_13_fu_2700_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln415_13_reg_5259 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln415_13_reg_5259_pp0_iter25_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_99_reg_5265 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln790_13_fu_2714_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln790_13_reg_5271 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln415_14_fu_2747_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln415_14_reg_5276 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln415_14_reg_5276_pp0_iter25_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_103_reg_5282 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln790_14_fu_2761_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln790_14_reg_5288 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln415_15_fu_2790_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln415_15_reg_5293 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln415_15_reg_5293_pp0_iter25_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_107_reg_5299 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln790_15_fu_2804_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln790_15_reg_5305 : STD_LOGIC_VECTOR (14 downto 0);
    signal and_ln746_fu_2813_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln746_reg_5310 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln783_1_fu_2828_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln783_1_reg_5316 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln746_1_fu_2838_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln746_1_reg_5323 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln783_3_fu_2853_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln783_3_reg_5329 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln746_2_fu_2863_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln746_2_reg_5336 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln783_5_fu_2878_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln783_5_reg_5342 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln746_3_fu_2888_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln746_3_reg_5349 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln783_7_fu_2903_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln783_7_reg_5355 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln746_4_fu_2913_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln746_4_reg_5362 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln783_9_fu_2928_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln783_9_reg_5368 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln746_5_fu_2938_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln746_5_reg_5375 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln783_11_fu_2953_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln783_11_reg_5381 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln746_6_fu_2963_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln746_6_reg_5388 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln783_13_fu_2978_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln783_13_reg_5394 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln746_7_fu_2988_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln746_7_reg_5401 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln783_15_fu_3003_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln783_15_reg_5407 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln746_8_fu_3013_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln746_8_reg_5414 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln783_17_fu_3028_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln783_17_reg_5420 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln746_9_fu_3038_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln746_9_reg_5427 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln783_19_fu_3053_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln783_19_reg_5433 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln746_10_fu_3063_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln746_10_reg_5440 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln783_21_fu_3078_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln783_21_reg_5446 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln746_11_fu_3088_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln746_11_reg_5453 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln783_23_fu_3103_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln783_23_reg_5459 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln746_12_fu_3113_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln746_12_reg_5466 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln783_25_fu_3128_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln783_25_reg_5472 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln746_13_fu_3138_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln746_13_reg_5479 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln783_27_fu_3153_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln783_27_reg_5485 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln746_14_fu_3163_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln746_14_reg_5492 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln783_29_fu_3178_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln783_29_reg_5498 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln746_15_fu_3188_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln746_15_reg_5505 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln783_31_fu_3203_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln783_31_reg_5511 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter15 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter16 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter17 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter18 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter19 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter20 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter21 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter23 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter24 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter25 : STD_LOGIC := '0';
    signal grp_phase_to_sincos_wLUT_fu_333_ap_start : STD_LOGIC;
    signal grp_phase_to_sincos_wLUT_fu_333_ap_done : STD_LOGIC;
    signal grp_phase_to_sincos_wLUT_fu_333_ap_idle : STD_LOGIC;
    signal grp_phase_to_sincos_wLUT_fu_333_ap_ready : STD_LOGIC;
    signal grp_phase_to_sincos_wLUT_fu_333_ap_ce : STD_LOGIC;
    signal grp_phase_to_sincos_wLUT_fu_333_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_phase_to_sincos_wLUT_fu_333_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call55 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call55 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call55 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call55 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call55 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call55 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call55 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call55 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call55 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call55 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call55 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call55 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call55 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call55 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call55 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15_ignore_call55 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16_ignore_call55 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter17_ignore_call55 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter18_ignore_call55 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter19_ignore_call55 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter20_ignore_call55 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter21_ignore_call55 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter22_ignore_call55 : BOOLEAN;
    signal ap_block_state24_pp0_stage0_iter23_ignore_call55 : BOOLEAN;
    signal ap_block_state25_pp0_stage0_iter24_ignore_call55 : BOOLEAN;
    signal ap_block_state26_pp0_stage0_iter25_ignore_call55 : BOOLEAN;
    signal ap_block_state27_pp0_stage0_iter26_ignore_call55 : BOOLEAN;
    signal ap_block_state28_pp0_stage0_iter27_ignore_call55 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp124 : BOOLEAN;
    signal grp_phase_to_sincos_wLUT_fu_342_ap_start : STD_LOGIC;
    signal grp_phase_to_sincos_wLUT_fu_342_ap_done : STD_LOGIC;
    signal grp_phase_to_sincos_wLUT_fu_342_ap_idle : STD_LOGIC;
    signal grp_phase_to_sincos_wLUT_fu_342_ap_ready : STD_LOGIC;
    signal grp_phase_to_sincos_wLUT_fu_342_ap_ce : STD_LOGIC;
    signal grp_phase_to_sincos_wLUT_fu_342_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_phase_to_sincos_wLUT_fu_342_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call129 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call129 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call129 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call129 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call129 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call129 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call129 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call129 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call129 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call129 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call129 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call129 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call129 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call129 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call129 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15_ignore_call129 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16_ignore_call129 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter17_ignore_call129 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter18_ignore_call129 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter19_ignore_call129 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter20_ignore_call129 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter21_ignore_call129 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter22_ignore_call129 : BOOLEAN;
    signal ap_block_state24_pp0_stage0_iter23_ignore_call129 : BOOLEAN;
    signal ap_block_state25_pp0_stage0_iter24_ignore_call129 : BOOLEAN;
    signal ap_block_state26_pp0_stage0_iter25_ignore_call129 : BOOLEAN;
    signal ap_block_state27_pp0_stage0_iter26_ignore_call129 : BOOLEAN;
    signal ap_block_state28_pp0_stage0_iter27_ignore_call129 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp125 : BOOLEAN;
    signal grp_phase_to_sincos_wLUT_fu_351_ap_start : STD_LOGIC;
    signal grp_phase_to_sincos_wLUT_fu_351_ap_done : STD_LOGIC;
    signal grp_phase_to_sincos_wLUT_fu_351_ap_idle : STD_LOGIC;
    signal grp_phase_to_sincos_wLUT_fu_351_ap_ready : STD_LOGIC;
    signal grp_phase_to_sincos_wLUT_fu_351_ap_ce : STD_LOGIC;
    signal grp_phase_to_sincos_wLUT_fu_351_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_phase_to_sincos_wLUT_fu_351_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call203 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call203 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call203 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call203 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call203 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call203 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call203 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call203 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call203 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call203 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call203 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call203 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call203 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call203 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call203 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15_ignore_call203 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16_ignore_call203 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter17_ignore_call203 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter18_ignore_call203 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter19_ignore_call203 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter20_ignore_call203 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter21_ignore_call203 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter22_ignore_call203 : BOOLEAN;
    signal ap_block_state24_pp0_stage0_iter23_ignore_call203 : BOOLEAN;
    signal ap_block_state25_pp0_stage0_iter24_ignore_call203 : BOOLEAN;
    signal ap_block_state26_pp0_stage0_iter25_ignore_call203 : BOOLEAN;
    signal ap_block_state27_pp0_stage0_iter26_ignore_call203 : BOOLEAN;
    signal ap_block_state28_pp0_stage0_iter27_ignore_call203 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp126 : BOOLEAN;
    signal grp_phase_to_sincos_wLUT_fu_360_ap_start : STD_LOGIC;
    signal grp_phase_to_sincos_wLUT_fu_360_ap_done : STD_LOGIC;
    signal grp_phase_to_sincos_wLUT_fu_360_ap_idle : STD_LOGIC;
    signal grp_phase_to_sincos_wLUT_fu_360_ap_ready : STD_LOGIC;
    signal grp_phase_to_sincos_wLUT_fu_360_ap_ce : STD_LOGIC;
    signal grp_phase_to_sincos_wLUT_fu_360_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_phase_to_sincos_wLUT_fu_360_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call277 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call277 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call277 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call277 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call277 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call277 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call277 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call277 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call277 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call277 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call277 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call277 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call277 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call277 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call277 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15_ignore_call277 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16_ignore_call277 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter17_ignore_call277 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter18_ignore_call277 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter19_ignore_call277 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter20_ignore_call277 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter21_ignore_call277 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter22_ignore_call277 : BOOLEAN;
    signal ap_block_state24_pp0_stage0_iter23_ignore_call277 : BOOLEAN;
    signal ap_block_state25_pp0_stage0_iter24_ignore_call277 : BOOLEAN;
    signal ap_block_state26_pp0_stage0_iter25_ignore_call277 : BOOLEAN;
    signal ap_block_state27_pp0_stage0_iter26_ignore_call277 : BOOLEAN;
    signal ap_block_state28_pp0_stage0_iter27_ignore_call277 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp127 : BOOLEAN;
    signal grp_phase_to_sincos_wLUT_fu_369_ap_start : STD_LOGIC;
    signal grp_phase_to_sincos_wLUT_fu_369_ap_done : STD_LOGIC;
    signal grp_phase_to_sincos_wLUT_fu_369_ap_idle : STD_LOGIC;
    signal grp_phase_to_sincos_wLUT_fu_369_ap_ready : STD_LOGIC;
    signal grp_phase_to_sincos_wLUT_fu_369_ap_ce : STD_LOGIC;
    signal grp_phase_to_sincos_wLUT_fu_369_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_phase_to_sincos_wLUT_fu_369_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call351 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call351 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call351 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call351 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call351 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call351 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call351 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call351 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call351 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call351 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call351 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call351 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call351 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call351 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call351 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15_ignore_call351 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16_ignore_call351 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter17_ignore_call351 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter18_ignore_call351 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter19_ignore_call351 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter20_ignore_call351 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter21_ignore_call351 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter22_ignore_call351 : BOOLEAN;
    signal ap_block_state24_pp0_stage0_iter23_ignore_call351 : BOOLEAN;
    signal ap_block_state25_pp0_stage0_iter24_ignore_call351 : BOOLEAN;
    signal ap_block_state26_pp0_stage0_iter25_ignore_call351 : BOOLEAN;
    signal ap_block_state27_pp0_stage0_iter26_ignore_call351 : BOOLEAN;
    signal ap_block_state28_pp0_stage0_iter27_ignore_call351 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp128 : BOOLEAN;
    signal grp_phase_to_sincos_wLUT_fu_378_ap_start : STD_LOGIC;
    signal grp_phase_to_sincos_wLUT_fu_378_ap_done : STD_LOGIC;
    signal grp_phase_to_sincos_wLUT_fu_378_ap_idle : STD_LOGIC;
    signal grp_phase_to_sincos_wLUT_fu_378_ap_ready : STD_LOGIC;
    signal grp_phase_to_sincos_wLUT_fu_378_ap_ce : STD_LOGIC;
    signal grp_phase_to_sincos_wLUT_fu_378_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_phase_to_sincos_wLUT_fu_378_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call425 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call425 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call425 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call425 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call425 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call425 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call425 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call425 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call425 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call425 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call425 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call425 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call425 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call425 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call425 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15_ignore_call425 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16_ignore_call425 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter17_ignore_call425 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter18_ignore_call425 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter19_ignore_call425 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter20_ignore_call425 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter21_ignore_call425 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter22_ignore_call425 : BOOLEAN;
    signal ap_block_state24_pp0_stage0_iter23_ignore_call425 : BOOLEAN;
    signal ap_block_state25_pp0_stage0_iter24_ignore_call425 : BOOLEAN;
    signal ap_block_state26_pp0_stage0_iter25_ignore_call425 : BOOLEAN;
    signal ap_block_state27_pp0_stage0_iter26_ignore_call425 : BOOLEAN;
    signal ap_block_state28_pp0_stage0_iter27_ignore_call425 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp129 : BOOLEAN;
    signal grp_phase_to_sincos_wLUT_fu_387_ap_start : STD_LOGIC;
    signal grp_phase_to_sincos_wLUT_fu_387_ap_done : STD_LOGIC;
    signal grp_phase_to_sincos_wLUT_fu_387_ap_idle : STD_LOGIC;
    signal grp_phase_to_sincos_wLUT_fu_387_ap_ready : STD_LOGIC;
    signal grp_phase_to_sincos_wLUT_fu_387_ap_ce : STD_LOGIC;
    signal grp_phase_to_sincos_wLUT_fu_387_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_phase_to_sincos_wLUT_fu_387_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call499 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call499 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call499 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call499 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call499 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call499 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call499 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call499 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call499 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call499 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call499 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call499 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call499 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call499 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call499 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15_ignore_call499 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16_ignore_call499 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter17_ignore_call499 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter18_ignore_call499 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter19_ignore_call499 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter20_ignore_call499 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter21_ignore_call499 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter22_ignore_call499 : BOOLEAN;
    signal ap_block_state24_pp0_stage0_iter23_ignore_call499 : BOOLEAN;
    signal ap_block_state25_pp0_stage0_iter24_ignore_call499 : BOOLEAN;
    signal ap_block_state26_pp0_stage0_iter25_ignore_call499 : BOOLEAN;
    signal ap_block_state27_pp0_stage0_iter26_ignore_call499 : BOOLEAN;
    signal ap_block_state28_pp0_stage0_iter27_ignore_call499 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp130 : BOOLEAN;
    signal grp_phase_to_sincos_wLUT_fu_396_ap_start : STD_LOGIC;
    signal grp_phase_to_sincos_wLUT_fu_396_ap_done : STD_LOGIC;
    signal grp_phase_to_sincos_wLUT_fu_396_ap_idle : STD_LOGIC;
    signal grp_phase_to_sincos_wLUT_fu_396_ap_ready : STD_LOGIC;
    signal grp_phase_to_sincos_wLUT_fu_396_ap_ce : STD_LOGIC;
    signal grp_phase_to_sincos_wLUT_fu_396_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_phase_to_sincos_wLUT_fu_396_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call574 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call574 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call574 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call574 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call574 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call574 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call574 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call574 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call574 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call574 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call574 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call574 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call574 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call574 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call574 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15_ignore_call574 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16_ignore_call574 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter17_ignore_call574 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter18_ignore_call574 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter19_ignore_call574 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter20_ignore_call574 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter21_ignore_call574 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter22_ignore_call574 : BOOLEAN;
    signal ap_block_state24_pp0_stage0_iter23_ignore_call574 : BOOLEAN;
    signal ap_block_state25_pp0_stage0_iter24_ignore_call574 : BOOLEAN;
    signal ap_block_state26_pp0_stage0_iter25_ignore_call574 : BOOLEAN;
    signal ap_block_state27_pp0_stage0_iter26_ignore_call574 : BOOLEAN;
    signal ap_block_state28_pp0_stage0_iter27_ignore_call574 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp131 : BOOLEAN;
    signal grp_phase_to_sincos_wLUT_fu_333_ap_start_reg : STD_LOGIC := '0';
    signal grp_phase_to_sincos_wLUT_fu_342_ap_start_reg : STD_LOGIC := '0';
    signal grp_phase_to_sincos_wLUT_fu_351_ap_start_reg : STD_LOGIC := '0';
    signal grp_phase_to_sincos_wLUT_fu_360_ap_start_reg : STD_LOGIC := '0';
    signal grp_phase_to_sincos_wLUT_fu_369_ap_start_reg : STD_LOGIC := '0';
    signal grp_phase_to_sincos_wLUT_fu_378_ap_start_reg : STD_LOGIC := '0';
    signal grp_phase_to_sincos_wLUT_fu_387_ap_start_reg : STD_LOGIC := '0';
    signal grp_phase_to_sincos_wLUT_fu_396_ap_start_reg : STD_LOGIC := '0';
    signal zext_ln544_1_fu_755_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln700_fu_584_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_28_fu_1030_p9 : STD_LOGIC_VECTOR (175 downto 0);
    signal ap_sig_allocacmp_acc_phases_V_load : STD_LOGIC_VECTOR (175 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal group_V_fu_571_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln_fu_838_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal shl_ln703_1_fu_850_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal shl_ln703_2_fu_862_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal shl_ln703_3_fu_874_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal shl_ln703_4_fu_886_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal shl_ln703_5_fu_898_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal shl_ln703_6_fu_910_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal shl_ln703_7_fu_922_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal shl_ln703_8_fu_934_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal shl_ln703_9_fu_946_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal shl_ln703_s_fu_958_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal shl_ln703_10_fu_970_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal shl_ln703_11_fu_982_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal shl_ln703_12_fu_994_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal shl_ln703_13_fu_1006_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal shl_ln703_14_fu_1018_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln703_15_fu_1025_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln703_13_fu_1001_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln703_11_fu_977_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln703_9_fu_953_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln703_7_fu_929_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln703_5_fu_905_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln703_3_fu_881_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln703_1_fu_857_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal sext_ln703_1_fu_1226_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln703_fu_1223_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln703_3_fu_1257_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln703_2_fu_1254_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln703_5_fu_1288_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln703_4_fu_1285_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln703_7_fu_1319_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln703_6_fu_1316_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln703_9_fu_1350_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln703_8_fu_1347_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln703_11_fu_1381_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln703_10_fu_1378_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln703_13_fu_1412_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln703_12_fu_1409_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln703_15_fu_1443_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln703_14_fu_1440_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal trunc_ln412_fu_1471_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_fu_1464_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_fu_1480_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_ln412_15_fu_1474_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln_fu_1489_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln412_1_fu_1510_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_21_fu_1503_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_fu_1519_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_ln412_fu_1513_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln412_1_fu_1528_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln412_2_fu_1549_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_36_fu_1542_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_fu_1558_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_ln412_16_fu_1552_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln412_2_fu_1567_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln412_3_fu_1588_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_fu_1581_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_fu_1597_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_ln412_17_fu_1591_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln412_3_fu_1606_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln412_4_fu_1627_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_fu_1620_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_fu_1636_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_ln412_18_fu_1630_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln412_4_fu_1645_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln412_5_fu_1666_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_65_fu_1659_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_22_fu_1675_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_ln412_19_fu_1669_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln412_5_fu_1684_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln412_6_fu_1705_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_69_fu_1698_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_33_fu_1714_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_ln412_20_fu_1708_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln412_6_fu_1723_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln412_7_fu_1744_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_73_fu_1737_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_35_fu_1753_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_ln412_21_fu_1747_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln412_7_fu_1762_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln412_8_fu_1783_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_77_fu_1776_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_39_fu_1792_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_ln412_22_fu_1786_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln412_8_fu_1801_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln412_9_fu_1822_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_81_fu_1815_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_41_fu_1831_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_ln412_23_fu_1825_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln412_9_fu_1840_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln412_10_fu_1861_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_85_fu_1854_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_45_fu_1870_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_ln412_24_fu_1864_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln412_s_fu_1879_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln412_11_fu_1900_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_89_fu_1893_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_fu_1909_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_ln412_25_fu_1903_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln412_10_fu_1918_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln412_12_fu_1939_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_93_fu_1932_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_51_fu_1948_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_ln412_26_fu_1942_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln412_11_fu_1957_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln412_13_fu_1978_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_97_fu_1971_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_53_fu_1987_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_ln412_27_fu_1981_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln412_12_fu_1996_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln412_14_fu_2017_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_101_fu_2010_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_57_fu_2026_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_ln412_28_fu_2020_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln412_13_fu_2035_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln412_15_fu_2056_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_105_fu_2049_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_59_fu_2065_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_ln412_29_fu_2059_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln412_14_fu_2074_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln_fu_2088_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_9_fu_2101_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln415_fu_2108_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln708_fu_2097_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln415_fu_2113_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_29_fu_2144_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln415_1_fu_2151_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln708_1_fu_2135_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln415_1_fu_2156_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln708_2_fu_2178_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_40_fu_2191_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln415_8_fu_2198_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln708_1_fu_2187_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln415_2_fu_2203_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_52_fu_2234_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln415_9_fu_2241_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln708_3_fu_2225_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln415_3_fu_2246_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln708_4_fu_2268_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_62_fu_2281_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln415_2_fu_2288_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln708_2_fu_2277_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln415_4_fu_2293_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_66_fu_2324_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln415_10_fu_2331_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln708_5_fu_2315_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln415_5_fu_2336_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln708_6_fu_2358_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_70_fu_2371_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln415_3_fu_2378_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln708_3_fu_2367_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln415_6_fu_2383_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_74_fu_2414_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln415_11_fu_2421_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln708_7_fu_2405_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln415_7_fu_2426_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln708_8_fu_2448_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_78_fu_2461_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln415_4_fu_2468_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln708_4_fu_2457_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln415_8_fu_2473_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_82_fu_2504_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln415_12_fu_2511_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln708_9_fu_2495_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln415_9_fu_2516_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln708_s_fu_2538_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_86_fu_2551_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln415_5_fu_2558_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln708_5_fu_2547_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln415_10_fu_2563_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_90_fu_2594_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln415_13_fu_2601_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln708_10_fu_2585_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln415_11_fu_2606_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln708_11_fu_2628_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_94_fu_2641_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln415_6_fu_2648_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln708_6_fu_2637_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln415_12_fu_2653_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_98_fu_2684_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln415_14_fu_2691_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln708_12_fu_2675_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln415_13_fu_2696_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln708_13_fu_2718_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_102_fu_2731_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln415_7_fu_2738_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln708_7_fu_2727_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln415_14_fu_2743_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_106_fu_2774_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln415_15_fu_2781_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln708_14_fu_2765_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln415_15_fu_2786_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal xor_ln785_fu_2808_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln790_fu_2818_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln783_fu_2823_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_1_fu_2833_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln790_1_fu_2843_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln783_2_fu_2848_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_8_fu_2858_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln790_8_fu_2868_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln783_4_fu_2873_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_9_fu_2883_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln790_9_fu_2893_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln783_6_fu_2898_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_2_fu_2908_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln790_2_fu_2918_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln783_8_fu_2923_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_10_fu_2933_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln790_10_fu_2943_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln783_10_fu_2948_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_3_fu_2958_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln790_3_fu_2968_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln783_12_fu_2973_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_11_fu_2983_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln790_11_fu_2993_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln783_14_fu_2998_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_4_fu_3008_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln790_4_fu_3018_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln783_16_fu_3023_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_12_fu_3033_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln790_12_fu_3043_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln783_18_fu_3048_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_5_fu_3058_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln790_5_fu_3068_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln783_20_fu_3073_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_13_fu_3083_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln790_13_fu_3093_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln783_22_fu_3098_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_6_fu_3108_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln790_6_fu_3118_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln783_24_fu_3123_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_14_fu_3133_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln790_14_fu_3143_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln783_26_fu_3148_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_7_fu_3158_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln790_7_fu_3168_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln783_28_fu_3173_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_15_fu_3183_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln790_15_fu_3193_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln783_30_fu_3198_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_fu_3212_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_fu_3208_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_1_fu_3217_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_fu_3222_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln388_fu_3229_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal xor_ln340_1_fu_3247_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_2_fu_3243_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_3_fu_3252_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_1_fu_3257_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln388_1_fu_3264_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal xor_ln340_8_fu_3282_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_8_fu_3278_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_9_fu_3287_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_8_fu_3292_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln388_8_fu_3299_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal xor_ln340_9_fu_3317_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_10_fu_3313_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_11_fu_3322_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_9_fu_3327_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln388_9_fu_3334_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal xor_ln340_2_fu_3352_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_12_fu_3348_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_13_fu_3357_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_2_fu_3362_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln388_2_fu_3369_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal xor_ln340_10_fu_3387_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_14_fu_3383_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_15_fu_3392_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_10_fu_3397_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln388_10_fu_3404_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal xor_ln340_3_fu_3422_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_16_fu_3418_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_17_fu_3427_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_3_fu_3432_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln388_3_fu_3439_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal xor_ln340_11_fu_3457_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_18_fu_3453_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_19_fu_3462_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_11_fu_3467_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln388_11_fu_3474_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal xor_ln340_4_fu_3492_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_4_fu_3488_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_20_fu_3497_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_4_fu_3502_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln388_4_fu_3509_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal xor_ln340_12_fu_3527_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_21_fu_3523_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_22_fu_3532_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_12_fu_3537_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln388_12_fu_3544_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal xor_ln340_5_fu_3562_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_5_fu_3558_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_23_fu_3567_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_5_fu_3572_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln388_5_fu_3579_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal xor_ln340_13_fu_3597_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_24_fu_3593_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_25_fu_3602_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_13_fu_3607_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln388_13_fu_3614_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal xor_ln340_6_fu_3632_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_6_fu_3628_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_26_fu_3637_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_6_fu_3642_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln388_6_fu_3649_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal xor_ln340_14_fu_3667_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_27_fu_3663_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_28_fu_3672_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_14_fu_3677_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln388_14_fu_3684_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal xor_ln340_7_fu_3702_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_7_fu_3698_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_29_fu_3707_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_7_fu_3712_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln388_7_fu_3719_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal xor_ln340_15_fu_3737_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_30_fu_3733_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_31_fu_3742_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_15_fu_3747_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln388_15_fu_3754_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln340_31_fu_3760_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln340_30_fu_3725_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln340_29_fu_3690_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln340_28_fu_3655_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln340_27_fu_3620_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_out_data_10_V_fu_3585_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_out_data_9_V_fu_3550_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_out_data_8_V_fu_3515_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_out_data_7_V_fu_3480_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_out_data_6_V_fu_3445_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_out_data_5_V_fu_3410_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_out_data_4_V_fu_3375_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_out_data_3_V_fu_3340_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_out_data_2_V_fu_3305_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_out_data_1_V_fu_3270_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_out_data_0_V_fu_3235_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3811_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3811_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3817_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3823_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3829_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3829_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3835_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3841_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3847_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3847_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3853_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3859_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3865_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3865_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3871_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3877_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3883_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3883_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3889_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3895_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3901_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3901_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3907_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3913_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3919_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3919_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3925_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3931_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3937_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3937_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3943_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3949_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3955_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3955_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3961_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3961_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3967_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3967_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3973_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3973_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3979_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3979_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3985_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3985_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3991_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3991_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3997_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3997_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3811_ce : STD_LOGIC;
    signal grp_fu_3817_ce : STD_LOGIC;
    signal grp_fu_3823_ce : STD_LOGIC;
    signal grp_fu_3829_ce : STD_LOGIC;
    signal grp_fu_3835_ce : STD_LOGIC;
    signal grp_fu_3841_ce : STD_LOGIC;
    signal grp_fu_3847_ce : STD_LOGIC;
    signal grp_fu_3853_ce : STD_LOGIC;
    signal grp_fu_3859_ce : STD_LOGIC;
    signal grp_fu_3865_ce : STD_LOGIC;
    signal grp_fu_3871_ce : STD_LOGIC;
    signal grp_fu_3877_ce : STD_LOGIC;
    signal grp_fu_3883_ce : STD_LOGIC;
    signal grp_fu_3889_ce : STD_LOGIC;
    signal grp_fu_3895_ce : STD_LOGIC;
    signal grp_fu_3901_ce : STD_LOGIC;
    signal grp_fu_3907_ce : STD_LOGIC;
    signal grp_fu_3913_ce : STD_LOGIC;
    signal grp_fu_3919_ce : STD_LOGIC;
    signal grp_fu_3925_ce : STD_LOGIC;
    signal grp_fu_3931_ce : STD_LOGIC;
    signal grp_fu_3937_ce : STD_LOGIC;
    signal grp_fu_3943_ce : STD_LOGIC;
    signal grp_fu_3949_ce : STD_LOGIC;
    signal grp_fu_3955_ce : STD_LOGIC;
    signal grp_fu_3961_ce : STD_LOGIC;
    signal grp_fu_3967_ce : STD_LOGIC;
    signal grp_fu_3973_ce : STD_LOGIC;
    signal grp_fu_3979_ce : STD_LOGIC;
    signal grp_fu_3985_ce : STD_LOGIC;
    signal grp_fu_3991_ce : STD_LOGIC;
    signal grp_fu_3997_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal regslice_reverse_res_in_data_V_U_apdone_blk : STD_LOGIC;
    signal res_in_TDATA_int : STD_LOGIC_VECTOR (255 downto 0);
    signal res_in_TVALID_int : STD_LOGIC;
    signal res_in_TREADY_int : STD_LOGIC;
    signal regslice_reverse_res_in_data_V_U_ack_in : STD_LOGIC;
    signal regslice_reverse_res_in_last_V_U_apdone_blk : STD_LOGIC;
    signal res_in_TLAST_int : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_reverse_res_in_last_V_U_vld_out : STD_LOGIC;
    signal regslice_reverse_res_in_last_V_U_ack_in : STD_LOGIC;
    signal regslice_reverse_res_in_user_V_U_apdone_blk : STD_LOGIC;
    signal res_in_TUSER_int : STD_LOGIC_VECTOR (7 downto 0);
    signal regslice_reverse_res_in_user_V_U_vld_out : STD_LOGIC;
    signal regslice_reverse_res_in_user_V_U_ack_in : STD_LOGIC;
    signal res_out_TDATA_int : STD_LOGIC_VECTOR (255 downto 0);
    signal res_out_TVALID_int : STD_LOGIC;
    signal res_out_TREADY_int : STD_LOGIC;
    signal regslice_forward_res_out_data_V_U_vld_out : STD_LOGIC;
    signal regslice_forward_res_out_last_V_U_apdone_blk : STD_LOGIC;
    signal res_out_TLAST_int : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_forward_res_out_last_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_forward_res_out_last_V_U_vld_out : STD_LOGIC;
    signal regslice_forward_res_out_user_V_U_apdone_blk : STD_LOGIC;
    signal regslice_forward_res_out_user_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_forward_res_out_user_V_U_vld_out : STD_LOGIC;

    component phase_to_sincos_wLUT IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        acc_V : IN STD_LOGIC_VECTOR (21 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component resonator_dds_mulg8j IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component resonator_dds_machbi IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component resonator_dds_accfYi IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (175 downto 0);
        address1 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (175 downto 0) );
    end component;


    component resonator_dds_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        tones_address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        tones_ce0 : IN STD_LOGIC;
        tones_q0 : OUT STD_LOGIC_VECTOR (255 downto 0);
        clk : IN STD_LOGIC;
        rst : IN STD_LOGIC );
    end component;


    component regslice_reverse IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;


    component regslice_forward IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    accumulator_phases_V_U : component resonator_dds_accfYi
    generic map (
        DataWidth => 176,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => accumulator_phases_V_address0,
        ce0 => accumulator_phases_V_ce0,
        q0 => accumulator_phases_V_q0,
        address1 => accumulator_phases_V_address1,
        ce1 => accumulator_phases_V_ce1,
        we1 => accumulator_phases_V_we1,
        d1 => ap_sig_allocacmp_acc_phases_V_load);

    resonator_dds_control_s_axi_U : component resonator_dds_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => s_axi_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        tones_address0 => tones_address0,
        tones_ce0 => tones_ce0,
        tones_q0 => tones_q0,
        clk => ap_clk,
        rst => ap_rst_n_s_axi_clk_inv);

    grp_phase_to_sincos_wLUT_fu_333 : component phase_to_sincos_wLUT
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_phase_to_sincos_wLUT_fu_333_ap_start,
        ap_done => grp_phase_to_sincos_wLUT_fu_333_ap_done,
        ap_idle => grp_phase_to_sincos_wLUT_fu_333_ap_idle,
        ap_ready => grp_phase_to_sincos_wLUT_fu_333_ap_ready,
        ap_ce => grp_phase_to_sincos_wLUT_fu_333_ap_ce,
        acc_V => add_ln703_reg_4238,
        ap_return_0 => grp_phase_to_sincos_wLUT_fu_333_ap_return_0,
        ap_return_1 => grp_phase_to_sincos_wLUT_fu_333_ap_return_1);

    grp_phase_to_sincos_wLUT_fu_342 : component phase_to_sincos_wLUT
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_phase_to_sincos_wLUT_fu_342_ap_start,
        ap_done => grp_phase_to_sincos_wLUT_fu_342_ap_done,
        ap_idle => grp_phase_to_sincos_wLUT_fu_342_ap_idle,
        ap_ready => grp_phase_to_sincos_wLUT_fu_342_ap_ready,
        ap_ce => grp_phase_to_sincos_wLUT_fu_342_ap_ce,
        acc_V => add_ln703_2_reg_4243,
        ap_return_0 => grp_phase_to_sincos_wLUT_fu_342_ap_return_0,
        ap_return_1 => grp_phase_to_sincos_wLUT_fu_342_ap_return_1);

    grp_phase_to_sincos_wLUT_fu_351 : component phase_to_sincos_wLUT
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_phase_to_sincos_wLUT_fu_351_ap_start,
        ap_done => grp_phase_to_sincos_wLUT_fu_351_ap_done,
        ap_idle => grp_phase_to_sincos_wLUT_fu_351_ap_idle,
        ap_ready => grp_phase_to_sincos_wLUT_fu_351_ap_ready,
        ap_ce => grp_phase_to_sincos_wLUT_fu_351_ap_ce,
        acc_V => add_ln703_4_reg_4248,
        ap_return_0 => grp_phase_to_sincos_wLUT_fu_351_ap_return_0,
        ap_return_1 => grp_phase_to_sincos_wLUT_fu_351_ap_return_1);

    grp_phase_to_sincos_wLUT_fu_360 : component phase_to_sincos_wLUT
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_phase_to_sincos_wLUT_fu_360_ap_start,
        ap_done => grp_phase_to_sincos_wLUT_fu_360_ap_done,
        ap_idle => grp_phase_to_sincos_wLUT_fu_360_ap_idle,
        ap_ready => grp_phase_to_sincos_wLUT_fu_360_ap_ready,
        ap_ce => grp_phase_to_sincos_wLUT_fu_360_ap_ce,
        acc_V => add_ln703_6_reg_4253,
        ap_return_0 => grp_phase_to_sincos_wLUT_fu_360_ap_return_0,
        ap_return_1 => grp_phase_to_sincos_wLUT_fu_360_ap_return_1);

    grp_phase_to_sincos_wLUT_fu_369 : component phase_to_sincos_wLUT
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_phase_to_sincos_wLUT_fu_369_ap_start,
        ap_done => grp_phase_to_sincos_wLUT_fu_369_ap_done,
        ap_idle => grp_phase_to_sincos_wLUT_fu_369_ap_idle,
        ap_ready => grp_phase_to_sincos_wLUT_fu_369_ap_ready,
        ap_ce => grp_phase_to_sincos_wLUT_fu_369_ap_ce,
        acc_V => add_ln703_8_reg_4258,
        ap_return_0 => grp_phase_to_sincos_wLUT_fu_369_ap_return_0,
        ap_return_1 => grp_phase_to_sincos_wLUT_fu_369_ap_return_1);

    grp_phase_to_sincos_wLUT_fu_378 : component phase_to_sincos_wLUT
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_phase_to_sincos_wLUT_fu_378_ap_start,
        ap_done => grp_phase_to_sincos_wLUT_fu_378_ap_done,
        ap_idle => grp_phase_to_sincos_wLUT_fu_378_ap_idle,
        ap_ready => grp_phase_to_sincos_wLUT_fu_378_ap_ready,
        ap_ce => grp_phase_to_sincos_wLUT_fu_378_ap_ce,
        acc_V => add_ln703_10_reg_4263,
        ap_return_0 => grp_phase_to_sincos_wLUT_fu_378_ap_return_0,
        ap_return_1 => grp_phase_to_sincos_wLUT_fu_378_ap_return_1);

    grp_phase_to_sincos_wLUT_fu_387 : component phase_to_sincos_wLUT
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_phase_to_sincos_wLUT_fu_387_ap_start,
        ap_done => grp_phase_to_sincos_wLUT_fu_387_ap_done,
        ap_idle => grp_phase_to_sincos_wLUT_fu_387_ap_idle,
        ap_ready => grp_phase_to_sincos_wLUT_fu_387_ap_ready,
        ap_ce => grp_phase_to_sincos_wLUT_fu_387_ap_ce,
        acc_V => add_ln703_12_reg_4268,
        ap_return_0 => grp_phase_to_sincos_wLUT_fu_387_ap_return_0,
        ap_return_1 => grp_phase_to_sincos_wLUT_fu_387_ap_return_1);

    grp_phase_to_sincos_wLUT_fu_396 : component phase_to_sincos_wLUT
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_phase_to_sincos_wLUT_fu_396_ap_start,
        ap_done => grp_phase_to_sincos_wLUT_fu_396_ap_done,
        ap_idle => grp_phase_to_sincos_wLUT_fu_396_ap_idle,
        ap_ready => grp_phase_to_sincos_wLUT_fu_396_ap_ready,
        ap_ce => grp_phase_to_sincos_wLUT_fu_396_ap_ce,
        acc_V => add_ln703_14_reg_4273,
        ap_return_0 => grp_phase_to_sincos_wLUT_fu_396_ap_return_0,
        ap_return_1 => grp_phase_to_sincos_wLUT_fu_396_ap_return_1);

    resonator_dds_mulg8j_U8 : component resonator_dds_mulg8j
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_3811_p0,
        din1 => grp_fu_3811_p1,
        ce => grp_fu_3811_ce,
        dout => grp_fu_3811_p2);

    resonator_dds_mulg8j_U9 : component resonator_dds_mulg8j
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_3817_p0,
        din1 => ddsv_q_V_reg_4283,
        ce => grp_fu_3817_ce,
        dout => grp_fu_3817_p2);

    resonator_dds_mulg8j_U10 : component resonator_dds_mulg8j
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => data_in_data_1_V_reg_4008_pp0_iter18_reg,
        din1 => grp_fu_3823_p1,
        ce => grp_fu_3823_ce,
        dout => grp_fu_3823_p2);

    resonator_dds_mulg8j_U11 : component resonator_dds_mulg8j
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_3829_p0,
        din1 => grp_fu_3829_p1,
        ce => grp_fu_3829_ce,
        dout => grp_fu_3829_p2);

    resonator_dds_mulg8j_U12 : component resonator_dds_mulg8j
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_3835_p0,
        din1 => ddsv_q_V_0_1_reg_4293,
        ce => grp_fu_3835_ce,
        dout => grp_fu_3835_p2);

    resonator_dds_mulg8j_U13 : component resonator_dds_mulg8j
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => data_in_data_3_V_reg_4018_pp0_iter18_reg,
        din1 => grp_fu_3841_p1,
        ce => grp_fu_3841_ce,
        dout => grp_fu_3841_p2);

    resonator_dds_mulg8j_U14 : component resonator_dds_mulg8j
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_3847_p0,
        din1 => grp_fu_3847_p1,
        ce => grp_fu_3847_ce,
        dout => grp_fu_3847_p2);

    resonator_dds_mulg8j_U15 : component resonator_dds_mulg8j
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_3853_p0,
        din1 => ddsv_q_V_0_2_reg_4303,
        ce => grp_fu_3853_ce,
        dout => grp_fu_3853_p2);

    resonator_dds_mulg8j_U16 : component resonator_dds_mulg8j
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => data_in_data_5_V_reg_4028_pp0_iter18_reg,
        din1 => grp_fu_3859_p1,
        ce => grp_fu_3859_ce,
        dout => grp_fu_3859_p2);

    resonator_dds_mulg8j_U17 : component resonator_dds_mulg8j
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_3865_p0,
        din1 => grp_fu_3865_p1,
        ce => grp_fu_3865_ce,
        dout => grp_fu_3865_p2);

    resonator_dds_mulg8j_U18 : component resonator_dds_mulg8j
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_3871_p0,
        din1 => ddsv_q_V_0_3_reg_4313,
        ce => grp_fu_3871_ce,
        dout => grp_fu_3871_p2);

    resonator_dds_mulg8j_U19 : component resonator_dds_mulg8j
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => data_in_data_7_V_reg_4038_pp0_iter18_reg,
        din1 => grp_fu_3877_p1,
        ce => grp_fu_3877_ce,
        dout => grp_fu_3877_p2);

    resonator_dds_mulg8j_U20 : component resonator_dds_mulg8j
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_3883_p0,
        din1 => grp_fu_3883_p1,
        ce => grp_fu_3883_ce,
        dout => grp_fu_3883_p2);

    resonator_dds_mulg8j_U21 : component resonator_dds_mulg8j
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_3889_p0,
        din1 => ddsv_q_V_0_4_reg_4323,
        ce => grp_fu_3889_ce,
        dout => grp_fu_3889_p2);

    resonator_dds_mulg8j_U22 : component resonator_dds_mulg8j
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => data_in_data_9_V_reg_4048_pp0_iter18_reg,
        din1 => grp_fu_3895_p1,
        ce => grp_fu_3895_ce,
        dout => grp_fu_3895_p2);

    resonator_dds_mulg8j_U23 : component resonator_dds_mulg8j
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_3901_p0,
        din1 => grp_fu_3901_p1,
        ce => grp_fu_3901_ce,
        dout => grp_fu_3901_p2);

    resonator_dds_mulg8j_U24 : component resonator_dds_mulg8j
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_3907_p0,
        din1 => ddsv_q_V_0_5_reg_4333,
        ce => grp_fu_3907_ce,
        dout => grp_fu_3907_p2);

    resonator_dds_mulg8j_U25 : component resonator_dds_mulg8j
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => tmp_reg_4058_pp0_iter18_reg,
        din1 => grp_fu_3913_p1,
        ce => grp_fu_3913_ce,
        dout => grp_fu_3913_p2);

    resonator_dds_mulg8j_U26 : component resonator_dds_mulg8j
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_3919_p0,
        din1 => grp_fu_3919_p1,
        ce => grp_fu_3919_ce,
        dout => grp_fu_3919_p2);

    resonator_dds_mulg8j_U27 : component resonator_dds_mulg8j
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_3925_p0,
        din1 => ddsv_q_V_0_6_reg_4343,
        ce => grp_fu_3925_ce,
        dout => grp_fu_3925_p2);

    resonator_dds_mulg8j_U28 : component resonator_dds_mulg8j
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => tmp_2_reg_4068_pp0_iter18_reg,
        din1 => grp_fu_3931_p1,
        ce => grp_fu_3931_ce,
        dout => grp_fu_3931_p2);

    resonator_dds_mulg8j_U29 : component resonator_dds_mulg8j
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_3937_p0,
        din1 => grp_fu_3937_p1,
        ce => grp_fu_3937_ce,
        dout => grp_fu_3937_p2);

    resonator_dds_mulg8j_U30 : component resonator_dds_mulg8j
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_3943_p0,
        din1 => ddsv_q_V_0_7_reg_4353,
        ce => grp_fu_3943_ce,
        dout => grp_fu_3943_p2);

    resonator_dds_mulg8j_U31 : component resonator_dds_mulg8j
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => tmp_4_reg_4078_pp0_iter18_reg,
        din1 => grp_fu_3949_p1,
        ce => grp_fu_3949_ce,
        dout => grp_fu_3949_p2);

    resonator_dds_machbi_U32 : component resonator_dds_machbi
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_3955_p0,
        din1 => grp_fu_3955_p1,
        din2 => mul_ln1118_reg_4550,
        ce => grp_fu_3955_ce,
        dout => grp_fu_3955_p3);

    resonator_dds_machbi_U33 : component resonator_dds_machbi
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_3961_p0,
        din1 => grp_fu_3961_p1,
        din2 => mul_ln1118_4_reg_4567,
        ce => grp_fu_3961_ce,
        dout => grp_fu_3961_p3);

    resonator_dds_machbi_U34 : component resonator_dds_machbi
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_3967_p0,
        din1 => grp_fu_3967_p1,
        din2 => mul_ln1118_8_reg_4584,
        ce => grp_fu_3967_ce,
        dout => grp_fu_3967_p3);

    resonator_dds_machbi_U35 : component resonator_dds_machbi
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_3973_p0,
        din1 => grp_fu_3973_p1,
        din2 => mul_ln1118_12_reg_4601,
        ce => grp_fu_3973_ce,
        dout => grp_fu_3973_p3);

    resonator_dds_machbi_U36 : component resonator_dds_machbi
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_3979_p0,
        din1 => grp_fu_3979_p1,
        din2 => mul_ln1118_16_reg_4618,
        ce => grp_fu_3979_ce,
        dout => grp_fu_3979_p3);

    resonator_dds_machbi_U37 : component resonator_dds_machbi
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_3985_p0,
        din1 => grp_fu_3985_p1,
        din2 => mul_ln1118_20_reg_4635,
        ce => grp_fu_3985_ce,
        dout => grp_fu_3985_p3);

    resonator_dds_machbi_U38 : component resonator_dds_machbi
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_3991_p0,
        din1 => grp_fu_3991_p1,
        din2 => mul_ln1118_24_reg_4652,
        ce => grp_fu_3991_ce,
        dout => grp_fu_3991_p3);

    resonator_dds_machbi_U39 : component resonator_dds_machbi
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_3997_p0,
        din1 => grp_fu_3997_p1,
        din2 => mul_ln1118_28_reg_4669,
        ce => grp_fu_3997_ce,
        dout => grp_fu_3997_p3);

    regslice_reverse_res_in_data_V_U : component regslice_reverse
    generic map (
        DataWidth => 256)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => res_in_TDATA,
        vld_in => res_in_TVALID,
        ack_in => regslice_reverse_res_in_data_V_U_ack_in,
        data_out => res_in_TDATA_int,
        vld_out => res_in_TVALID_int,
        ack_out => res_in_TREADY_int,
        apdone_blk => regslice_reverse_res_in_data_V_U_apdone_blk);

    regslice_reverse_res_in_last_V_U : component regslice_reverse
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => res_in_TLAST,
        vld_in => res_in_TVALID,
        ack_in => regslice_reverse_res_in_last_V_U_ack_in,
        data_out => res_in_TLAST_int,
        vld_out => regslice_reverse_res_in_last_V_U_vld_out,
        ack_out => res_in_TREADY_int,
        apdone_blk => regslice_reverse_res_in_last_V_U_apdone_blk);

    regslice_reverse_res_in_user_V_U : component regslice_reverse
    generic map (
        DataWidth => 8)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => res_in_TUSER,
        vld_in => res_in_TVALID,
        ack_in => regslice_reverse_res_in_user_V_U_ack_in,
        data_out => res_in_TUSER_int,
        vld_out => regslice_reverse_res_in_user_V_U_vld_out,
        ack_out => res_in_TREADY_int,
        apdone_blk => regslice_reverse_res_in_user_V_U_apdone_blk);

    regslice_forward_res_out_data_V_U : component regslice_forward
    generic map (
        DataWidth => 256)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => res_out_TDATA_int,
        vld_in => res_out_TVALID_int,
        ack_in => res_out_TREADY_int,
        data_out => res_out_TDATA,
        vld_out => regslice_forward_res_out_data_V_U_vld_out,
        ack_out => res_out_TREADY,
        apdone_blk => regslice_forward_res_out_data_V_U_apdone_blk);

    regslice_forward_res_out_last_V_U : component regslice_forward
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => res_out_TLAST_int,
        vld_in => res_out_TVALID_int,
        ack_in => regslice_forward_res_out_last_V_U_ack_in_dummy,
        data_out => res_out_TLAST,
        vld_out => regslice_forward_res_out_last_V_U_vld_out,
        ack_out => res_out_TREADY,
        apdone_blk => regslice_forward_res_out_last_V_U_apdone_blk);

    regslice_forward_res_out_user_V_U : component regslice_forward
    generic map (
        DataWidth => 8)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => group_V_reg_4083_pp0_iter25_reg,
        vld_in => res_out_TVALID_int,
        ack_in => regslice_forward_res_out_user_V_U_ack_in_dummy,
        data_out => res_out_TUSER,
        vld_out => regslice_forward_res_out_user_V_U_vld_out,
        ack_out => res_out_TREADY,
        apdone_blk => regslice_forward_res_out_user_V_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter15 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter16 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter17 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter18 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter19 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter20_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter20 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter21_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter21 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter22_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter22 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter23_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter23 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter24_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter24 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter25_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter25 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter26_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter26 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter27_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter27 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    grp_phase_to_sincos_wLUT_fu_333_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_phase_to_sincos_wLUT_fu_333_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    grp_phase_to_sincos_wLUT_fu_333_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_phase_to_sincos_wLUT_fu_333_ap_ready = ap_const_logic_1)) then 
                    grp_phase_to_sincos_wLUT_fu_333_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_phase_to_sincos_wLUT_fu_342_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_phase_to_sincos_wLUT_fu_342_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    grp_phase_to_sincos_wLUT_fu_342_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_phase_to_sincos_wLUT_fu_342_ap_ready = ap_const_logic_1)) then 
                    grp_phase_to_sincos_wLUT_fu_342_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_phase_to_sincos_wLUT_fu_351_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_phase_to_sincos_wLUT_fu_351_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    grp_phase_to_sincos_wLUT_fu_351_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_phase_to_sincos_wLUT_fu_351_ap_ready = ap_const_logic_1)) then 
                    grp_phase_to_sincos_wLUT_fu_351_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_phase_to_sincos_wLUT_fu_360_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_phase_to_sincos_wLUT_fu_360_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    grp_phase_to_sincos_wLUT_fu_360_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_phase_to_sincos_wLUT_fu_360_ap_ready = ap_const_logic_1)) then 
                    grp_phase_to_sincos_wLUT_fu_360_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_phase_to_sincos_wLUT_fu_369_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_phase_to_sincos_wLUT_fu_369_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    grp_phase_to_sincos_wLUT_fu_369_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_phase_to_sincos_wLUT_fu_369_ap_ready = ap_const_logic_1)) then 
                    grp_phase_to_sincos_wLUT_fu_369_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_phase_to_sincos_wLUT_fu_378_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_phase_to_sincos_wLUT_fu_378_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    grp_phase_to_sincos_wLUT_fu_378_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_phase_to_sincos_wLUT_fu_378_ap_ready = ap_const_logic_1)) then 
                    grp_phase_to_sincos_wLUT_fu_378_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_phase_to_sincos_wLUT_fu_387_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_phase_to_sincos_wLUT_fu_387_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    grp_phase_to_sincos_wLUT_fu_387_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_phase_to_sincos_wLUT_fu_387_ap_ready = ap_const_logic_1)) then 
                    grp_phase_to_sincos_wLUT_fu_387_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_phase_to_sincos_wLUT_fu_396_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_phase_to_sincos_wLUT_fu_396_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    grp_phase_to_sincos_wLUT_fu_396_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_phase_to_sincos_wLUT_fu_396_ap_ready = ap_const_logic_1)) then 
                    grp_phase_to_sincos_wLUT_fu_396_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                acc_phases_V <= tmp_28_fu_1030_p9;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                add_ln1192_10_reg_4871 <= add_ln1192_10_fu_1384_p2;
                add_ln1192_10_reg_4871_pp0_iter23_reg <= add_ln1192_10_reg_4871;
                add_ln1192_11_reg_4879 <= add_ln1192_11_fu_1388_p2;
                add_ln1192_11_reg_4879_pp0_iter23_reg <= add_ln1192_11_reg_4879;
                add_ln1192_12_reg_4905 <= add_ln1192_12_fu_1415_p2;
                add_ln1192_12_reg_4905_pp0_iter23_reg <= add_ln1192_12_reg_4905;
                add_ln1192_13_reg_4913 <= add_ln1192_13_fu_1419_p2;
                add_ln1192_13_reg_4913_pp0_iter23_reg <= add_ln1192_13_reg_4913;
                add_ln1192_14_reg_4939 <= add_ln1192_14_fu_1446_p2;
                add_ln1192_14_reg_4939_pp0_iter23_reg <= add_ln1192_14_reg_4939;
                add_ln1192_15_reg_4947 <= add_ln1192_15_fu_1450_p2;
                add_ln1192_15_reg_4947_pp0_iter23_reg <= add_ln1192_15_reg_4947;
                add_ln1192_1_reg_4709 <= add_ln1192_1_fu_1233_p2;
                add_ln1192_1_reg_4709_pp0_iter23_reg <= add_ln1192_1_reg_4709;
                add_ln1192_2_reg_4735 <= add_ln1192_2_fu_1260_p2;
                add_ln1192_2_reg_4735_pp0_iter23_reg <= add_ln1192_2_reg_4735;
                add_ln1192_3_reg_4743 <= add_ln1192_3_fu_1264_p2;
                add_ln1192_3_reg_4743_pp0_iter23_reg <= add_ln1192_3_reg_4743;
                add_ln1192_4_reg_4769 <= add_ln1192_4_fu_1291_p2;
                add_ln1192_4_reg_4769_pp0_iter23_reg <= add_ln1192_4_reg_4769;
                add_ln1192_5_reg_4777 <= add_ln1192_5_fu_1295_p2;
                add_ln1192_5_reg_4777_pp0_iter23_reg <= add_ln1192_5_reg_4777;
                add_ln1192_6_reg_4803 <= add_ln1192_6_fu_1322_p2;
                add_ln1192_6_reg_4803_pp0_iter23_reg <= add_ln1192_6_reg_4803;
                add_ln1192_7_reg_4811 <= add_ln1192_7_fu_1326_p2;
                add_ln1192_7_reg_4811_pp0_iter23_reg <= add_ln1192_7_reg_4811;
                add_ln1192_8_reg_4837 <= add_ln1192_8_fu_1353_p2;
                add_ln1192_8_reg_4837_pp0_iter23_reg <= add_ln1192_8_reg_4837;
                add_ln1192_9_reg_4845 <= add_ln1192_9_fu_1357_p2;
                add_ln1192_9_reg_4845_pp0_iter23_reg <= add_ln1192_9_reg_4845;
                add_ln1192_reg_4701 <= add_ln1192_fu_1229_p2;
                add_ln1192_reg_4701_pp0_iter23_reg <= add_ln1192_reg_4701;
                add_ln214_reg_4185 <= add_ln214_fu_750_p2;
                add_ln415_10_reg_5208 <= add_ln415_10_fu_2567_p2;
                add_ln415_10_reg_5208_pp0_iter25_reg <= add_ln415_10_reg_5208;
                add_ln415_11_reg_5225 <= add_ln415_11_fu_2610_p2;
                add_ln415_11_reg_5225_pp0_iter25_reg <= add_ln415_11_reg_5225;
                add_ln415_12_reg_5242 <= add_ln415_12_fu_2657_p2;
                add_ln415_12_reg_5242_pp0_iter25_reg <= add_ln415_12_reg_5242;
                add_ln415_13_reg_5259 <= add_ln415_13_fu_2700_p2;
                add_ln415_13_reg_5259_pp0_iter25_reg <= add_ln415_13_reg_5259;
                add_ln415_14_reg_5276 <= add_ln415_14_fu_2747_p2;
                add_ln415_14_reg_5276_pp0_iter25_reg <= add_ln415_14_reg_5276;
                add_ln415_15_reg_5293 <= add_ln415_15_fu_2790_p2;
                add_ln415_15_reg_5293_pp0_iter25_reg <= add_ln415_15_reg_5293;
                add_ln415_1_reg_5055 <= add_ln415_1_fu_2160_p2;
                add_ln415_1_reg_5055_pp0_iter25_reg <= add_ln415_1_reg_5055;
                add_ln415_2_reg_5072 <= add_ln415_2_fu_2207_p2;
                add_ln415_2_reg_5072_pp0_iter25_reg <= add_ln415_2_reg_5072;
                add_ln415_3_reg_5089 <= add_ln415_3_fu_2250_p2;
                add_ln415_3_reg_5089_pp0_iter25_reg <= add_ln415_3_reg_5089;
                add_ln415_4_reg_5106 <= add_ln415_4_fu_2297_p2;
                add_ln415_4_reg_5106_pp0_iter25_reg <= add_ln415_4_reg_5106;
                add_ln415_5_reg_5123 <= add_ln415_5_fu_2340_p2;
                add_ln415_5_reg_5123_pp0_iter25_reg <= add_ln415_5_reg_5123;
                add_ln415_6_reg_5140 <= add_ln415_6_fu_2387_p2;
                add_ln415_6_reg_5140_pp0_iter25_reg <= add_ln415_6_reg_5140;
                add_ln415_7_reg_5157 <= add_ln415_7_fu_2430_p2;
                add_ln415_7_reg_5157_pp0_iter25_reg <= add_ln415_7_reg_5157;
                add_ln415_8_reg_5174 <= add_ln415_8_fu_2477_p2;
                add_ln415_8_reg_5174_pp0_iter25_reg <= add_ln415_8_reg_5174;
                add_ln415_9_reg_5191 <= add_ln415_9_fu_2520_p2;
                add_ln415_9_reg_5191_pp0_iter25_reg <= add_ln415_9_reg_5191;
                add_ln415_reg_5038 <= add_ln415_fu_2117_p2;
                add_ln415_reg_5038_pp0_iter25_reg <= add_ln415_reg_5038;
                add_ln703_10_reg_4263 <= add_ln703_10_fu_965_p2;
                add_ln703_12_reg_4268 <= add_ln703_12_fu_989_p2;
                add_ln703_14_reg_4273 <= add_ln703_14_fu_1013_p2;
                add_ln703_2_reg_4243 <= add_ln703_2_fu_869_p2;
                add_ln703_4_reg_4248 <= add_ln703_4_fu_893_p2;
                add_ln703_6_reg_4253 <= add_ln703_6_fu_917_p2;
                add_ln703_8_reg_4258 <= add_ln703_8_fu_941_p2;
                add_ln703_reg_4238 <= add_ln703_fu_845_p2;
                and_ln746_10_reg_5440 <= and_ln746_10_fu_3063_p2;
                and_ln746_11_reg_5453 <= and_ln746_11_fu_3088_p2;
                and_ln746_12_reg_5466 <= and_ln746_12_fu_3113_p2;
                and_ln746_13_reg_5479 <= and_ln746_13_fu_3138_p2;
                and_ln746_14_reg_5492 <= and_ln746_14_fu_3163_p2;
                and_ln746_15_reg_5505 <= and_ln746_15_fu_3188_p2;
                and_ln746_1_reg_5323 <= and_ln746_1_fu_2838_p2;
                and_ln746_2_reg_5336 <= and_ln746_2_fu_2863_p2;
                and_ln746_3_reg_5349 <= and_ln746_3_fu_2888_p2;
                and_ln746_4_reg_5362 <= and_ln746_4_fu_2913_p2;
                and_ln746_5_reg_5375 <= and_ln746_5_fu_2938_p2;
                and_ln746_6_reg_5388 <= and_ln746_6_fu_2963_p2;
                and_ln746_7_reg_5401 <= and_ln746_7_fu_2988_p2;
                and_ln746_8_reg_5414 <= and_ln746_8_fu_3013_p2;
                and_ln746_9_reg_5427 <= and_ln746_9_fu_3038_p2;
                and_ln746_reg_5310 <= and_ln746_fu_2813_p2;
                and_ln783_11_reg_5381 <= and_ln783_11_fu_2953_p2;
                and_ln783_13_reg_5394 <= and_ln783_13_fu_2978_p2;
                and_ln783_15_reg_5407 <= and_ln783_15_fu_3003_p2;
                and_ln783_17_reg_5420 <= and_ln783_17_fu_3028_p2;
                and_ln783_19_reg_5433 <= and_ln783_19_fu_3053_p2;
                and_ln783_1_reg_5316 <= and_ln783_1_fu_2828_p2;
                and_ln783_21_reg_5446 <= and_ln783_21_fu_3078_p2;
                and_ln783_23_reg_5459 <= and_ln783_23_fu_3103_p2;
                and_ln783_25_reg_5472 <= and_ln783_25_fu_3128_p2;
                and_ln783_27_reg_5485 <= and_ln783_27_fu_3153_p2;
                and_ln783_29_reg_5498 <= and_ln783_29_fu_3178_p2;
                and_ln783_31_reg_5511 <= and_ln783_31_fu_3203_p2;
                and_ln783_3_reg_5329 <= and_ln783_3_fu_2853_p2;
                and_ln783_5_reg_5342 <= and_ln783_5_fu_2878_p2;
                and_ln783_7_reg_5355 <= and_ln783_7_fu_2903_p2;
                and_ln783_9_reg_5368 <= and_ln783_9_fu_2928_p2;
                data_in_data_0_V_reg_4003_pp0_iter10_reg <= data_in_data_0_V_reg_4003_pp0_iter9_reg;
                data_in_data_0_V_reg_4003_pp0_iter11_reg <= data_in_data_0_V_reg_4003_pp0_iter10_reg;
                data_in_data_0_V_reg_4003_pp0_iter12_reg <= data_in_data_0_V_reg_4003_pp0_iter11_reg;
                data_in_data_0_V_reg_4003_pp0_iter13_reg <= data_in_data_0_V_reg_4003_pp0_iter12_reg;
                data_in_data_0_V_reg_4003_pp0_iter14_reg <= data_in_data_0_V_reg_4003_pp0_iter13_reg;
                data_in_data_0_V_reg_4003_pp0_iter15_reg <= data_in_data_0_V_reg_4003_pp0_iter14_reg;
                data_in_data_0_V_reg_4003_pp0_iter16_reg <= data_in_data_0_V_reg_4003_pp0_iter15_reg;
                data_in_data_0_V_reg_4003_pp0_iter17_reg <= data_in_data_0_V_reg_4003_pp0_iter16_reg;
                data_in_data_0_V_reg_4003_pp0_iter18_reg <= data_in_data_0_V_reg_4003_pp0_iter17_reg;
                data_in_data_0_V_reg_4003_pp0_iter2_reg <= data_in_data_0_V_reg_4003_pp0_iter1_reg;
                data_in_data_0_V_reg_4003_pp0_iter3_reg <= data_in_data_0_V_reg_4003_pp0_iter2_reg;
                data_in_data_0_V_reg_4003_pp0_iter4_reg <= data_in_data_0_V_reg_4003_pp0_iter3_reg;
                data_in_data_0_V_reg_4003_pp0_iter5_reg <= data_in_data_0_V_reg_4003_pp0_iter4_reg;
                data_in_data_0_V_reg_4003_pp0_iter6_reg <= data_in_data_0_V_reg_4003_pp0_iter5_reg;
                data_in_data_0_V_reg_4003_pp0_iter7_reg <= data_in_data_0_V_reg_4003_pp0_iter6_reg;
                data_in_data_0_V_reg_4003_pp0_iter8_reg <= data_in_data_0_V_reg_4003_pp0_iter7_reg;
                data_in_data_0_V_reg_4003_pp0_iter9_reg <= data_in_data_0_V_reg_4003_pp0_iter8_reg;
                data_in_data_10_V_reg_4053_pp0_iter10_reg <= data_in_data_10_V_reg_4053_pp0_iter9_reg;
                data_in_data_10_V_reg_4053_pp0_iter11_reg <= data_in_data_10_V_reg_4053_pp0_iter10_reg;
                data_in_data_10_V_reg_4053_pp0_iter12_reg <= data_in_data_10_V_reg_4053_pp0_iter11_reg;
                data_in_data_10_V_reg_4053_pp0_iter13_reg <= data_in_data_10_V_reg_4053_pp0_iter12_reg;
                data_in_data_10_V_reg_4053_pp0_iter14_reg <= data_in_data_10_V_reg_4053_pp0_iter13_reg;
                data_in_data_10_V_reg_4053_pp0_iter15_reg <= data_in_data_10_V_reg_4053_pp0_iter14_reg;
                data_in_data_10_V_reg_4053_pp0_iter16_reg <= data_in_data_10_V_reg_4053_pp0_iter15_reg;
                data_in_data_10_V_reg_4053_pp0_iter17_reg <= data_in_data_10_V_reg_4053_pp0_iter16_reg;
                data_in_data_10_V_reg_4053_pp0_iter18_reg <= data_in_data_10_V_reg_4053_pp0_iter17_reg;
                data_in_data_10_V_reg_4053_pp0_iter2_reg <= data_in_data_10_V_reg_4053_pp0_iter1_reg;
                data_in_data_10_V_reg_4053_pp0_iter3_reg <= data_in_data_10_V_reg_4053_pp0_iter2_reg;
                data_in_data_10_V_reg_4053_pp0_iter4_reg <= data_in_data_10_V_reg_4053_pp0_iter3_reg;
                data_in_data_10_V_reg_4053_pp0_iter5_reg <= data_in_data_10_V_reg_4053_pp0_iter4_reg;
                data_in_data_10_V_reg_4053_pp0_iter6_reg <= data_in_data_10_V_reg_4053_pp0_iter5_reg;
                data_in_data_10_V_reg_4053_pp0_iter7_reg <= data_in_data_10_V_reg_4053_pp0_iter6_reg;
                data_in_data_10_V_reg_4053_pp0_iter8_reg <= data_in_data_10_V_reg_4053_pp0_iter7_reg;
                data_in_data_10_V_reg_4053_pp0_iter9_reg <= data_in_data_10_V_reg_4053_pp0_iter8_reg;
                data_in_data_1_V_reg_4008_pp0_iter10_reg <= data_in_data_1_V_reg_4008_pp0_iter9_reg;
                data_in_data_1_V_reg_4008_pp0_iter11_reg <= data_in_data_1_V_reg_4008_pp0_iter10_reg;
                data_in_data_1_V_reg_4008_pp0_iter12_reg <= data_in_data_1_V_reg_4008_pp0_iter11_reg;
                data_in_data_1_V_reg_4008_pp0_iter13_reg <= data_in_data_1_V_reg_4008_pp0_iter12_reg;
                data_in_data_1_V_reg_4008_pp0_iter14_reg <= data_in_data_1_V_reg_4008_pp0_iter13_reg;
                data_in_data_1_V_reg_4008_pp0_iter15_reg <= data_in_data_1_V_reg_4008_pp0_iter14_reg;
                data_in_data_1_V_reg_4008_pp0_iter16_reg <= data_in_data_1_V_reg_4008_pp0_iter15_reg;
                data_in_data_1_V_reg_4008_pp0_iter17_reg <= data_in_data_1_V_reg_4008_pp0_iter16_reg;
                data_in_data_1_V_reg_4008_pp0_iter18_reg <= data_in_data_1_V_reg_4008_pp0_iter17_reg;
                data_in_data_1_V_reg_4008_pp0_iter2_reg <= data_in_data_1_V_reg_4008_pp0_iter1_reg;
                data_in_data_1_V_reg_4008_pp0_iter3_reg <= data_in_data_1_V_reg_4008_pp0_iter2_reg;
                data_in_data_1_V_reg_4008_pp0_iter4_reg <= data_in_data_1_V_reg_4008_pp0_iter3_reg;
                data_in_data_1_V_reg_4008_pp0_iter5_reg <= data_in_data_1_V_reg_4008_pp0_iter4_reg;
                data_in_data_1_V_reg_4008_pp0_iter6_reg <= data_in_data_1_V_reg_4008_pp0_iter5_reg;
                data_in_data_1_V_reg_4008_pp0_iter7_reg <= data_in_data_1_V_reg_4008_pp0_iter6_reg;
                data_in_data_1_V_reg_4008_pp0_iter8_reg <= data_in_data_1_V_reg_4008_pp0_iter7_reg;
                data_in_data_1_V_reg_4008_pp0_iter9_reg <= data_in_data_1_V_reg_4008_pp0_iter8_reg;
                data_in_data_2_V_reg_4013_pp0_iter10_reg <= data_in_data_2_V_reg_4013_pp0_iter9_reg;
                data_in_data_2_V_reg_4013_pp0_iter11_reg <= data_in_data_2_V_reg_4013_pp0_iter10_reg;
                data_in_data_2_V_reg_4013_pp0_iter12_reg <= data_in_data_2_V_reg_4013_pp0_iter11_reg;
                data_in_data_2_V_reg_4013_pp0_iter13_reg <= data_in_data_2_V_reg_4013_pp0_iter12_reg;
                data_in_data_2_V_reg_4013_pp0_iter14_reg <= data_in_data_2_V_reg_4013_pp0_iter13_reg;
                data_in_data_2_V_reg_4013_pp0_iter15_reg <= data_in_data_2_V_reg_4013_pp0_iter14_reg;
                data_in_data_2_V_reg_4013_pp0_iter16_reg <= data_in_data_2_V_reg_4013_pp0_iter15_reg;
                data_in_data_2_V_reg_4013_pp0_iter17_reg <= data_in_data_2_V_reg_4013_pp0_iter16_reg;
                data_in_data_2_V_reg_4013_pp0_iter18_reg <= data_in_data_2_V_reg_4013_pp0_iter17_reg;
                data_in_data_2_V_reg_4013_pp0_iter2_reg <= data_in_data_2_V_reg_4013_pp0_iter1_reg;
                data_in_data_2_V_reg_4013_pp0_iter3_reg <= data_in_data_2_V_reg_4013_pp0_iter2_reg;
                data_in_data_2_V_reg_4013_pp0_iter4_reg <= data_in_data_2_V_reg_4013_pp0_iter3_reg;
                data_in_data_2_V_reg_4013_pp0_iter5_reg <= data_in_data_2_V_reg_4013_pp0_iter4_reg;
                data_in_data_2_V_reg_4013_pp0_iter6_reg <= data_in_data_2_V_reg_4013_pp0_iter5_reg;
                data_in_data_2_V_reg_4013_pp0_iter7_reg <= data_in_data_2_V_reg_4013_pp0_iter6_reg;
                data_in_data_2_V_reg_4013_pp0_iter8_reg <= data_in_data_2_V_reg_4013_pp0_iter7_reg;
                data_in_data_2_V_reg_4013_pp0_iter9_reg <= data_in_data_2_V_reg_4013_pp0_iter8_reg;
                data_in_data_3_V_reg_4018_pp0_iter10_reg <= data_in_data_3_V_reg_4018_pp0_iter9_reg;
                data_in_data_3_V_reg_4018_pp0_iter11_reg <= data_in_data_3_V_reg_4018_pp0_iter10_reg;
                data_in_data_3_V_reg_4018_pp0_iter12_reg <= data_in_data_3_V_reg_4018_pp0_iter11_reg;
                data_in_data_3_V_reg_4018_pp0_iter13_reg <= data_in_data_3_V_reg_4018_pp0_iter12_reg;
                data_in_data_3_V_reg_4018_pp0_iter14_reg <= data_in_data_3_V_reg_4018_pp0_iter13_reg;
                data_in_data_3_V_reg_4018_pp0_iter15_reg <= data_in_data_3_V_reg_4018_pp0_iter14_reg;
                data_in_data_3_V_reg_4018_pp0_iter16_reg <= data_in_data_3_V_reg_4018_pp0_iter15_reg;
                data_in_data_3_V_reg_4018_pp0_iter17_reg <= data_in_data_3_V_reg_4018_pp0_iter16_reg;
                data_in_data_3_V_reg_4018_pp0_iter18_reg <= data_in_data_3_V_reg_4018_pp0_iter17_reg;
                data_in_data_3_V_reg_4018_pp0_iter2_reg <= data_in_data_3_V_reg_4018_pp0_iter1_reg;
                data_in_data_3_V_reg_4018_pp0_iter3_reg <= data_in_data_3_V_reg_4018_pp0_iter2_reg;
                data_in_data_3_V_reg_4018_pp0_iter4_reg <= data_in_data_3_V_reg_4018_pp0_iter3_reg;
                data_in_data_3_V_reg_4018_pp0_iter5_reg <= data_in_data_3_V_reg_4018_pp0_iter4_reg;
                data_in_data_3_V_reg_4018_pp0_iter6_reg <= data_in_data_3_V_reg_4018_pp0_iter5_reg;
                data_in_data_3_V_reg_4018_pp0_iter7_reg <= data_in_data_3_V_reg_4018_pp0_iter6_reg;
                data_in_data_3_V_reg_4018_pp0_iter8_reg <= data_in_data_3_V_reg_4018_pp0_iter7_reg;
                data_in_data_3_V_reg_4018_pp0_iter9_reg <= data_in_data_3_V_reg_4018_pp0_iter8_reg;
                data_in_data_4_V_reg_4023_pp0_iter10_reg <= data_in_data_4_V_reg_4023_pp0_iter9_reg;
                data_in_data_4_V_reg_4023_pp0_iter11_reg <= data_in_data_4_V_reg_4023_pp0_iter10_reg;
                data_in_data_4_V_reg_4023_pp0_iter12_reg <= data_in_data_4_V_reg_4023_pp0_iter11_reg;
                data_in_data_4_V_reg_4023_pp0_iter13_reg <= data_in_data_4_V_reg_4023_pp0_iter12_reg;
                data_in_data_4_V_reg_4023_pp0_iter14_reg <= data_in_data_4_V_reg_4023_pp0_iter13_reg;
                data_in_data_4_V_reg_4023_pp0_iter15_reg <= data_in_data_4_V_reg_4023_pp0_iter14_reg;
                data_in_data_4_V_reg_4023_pp0_iter16_reg <= data_in_data_4_V_reg_4023_pp0_iter15_reg;
                data_in_data_4_V_reg_4023_pp0_iter17_reg <= data_in_data_4_V_reg_4023_pp0_iter16_reg;
                data_in_data_4_V_reg_4023_pp0_iter18_reg <= data_in_data_4_V_reg_4023_pp0_iter17_reg;
                data_in_data_4_V_reg_4023_pp0_iter2_reg <= data_in_data_4_V_reg_4023_pp0_iter1_reg;
                data_in_data_4_V_reg_4023_pp0_iter3_reg <= data_in_data_4_V_reg_4023_pp0_iter2_reg;
                data_in_data_4_V_reg_4023_pp0_iter4_reg <= data_in_data_4_V_reg_4023_pp0_iter3_reg;
                data_in_data_4_V_reg_4023_pp0_iter5_reg <= data_in_data_4_V_reg_4023_pp0_iter4_reg;
                data_in_data_4_V_reg_4023_pp0_iter6_reg <= data_in_data_4_V_reg_4023_pp0_iter5_reg;
                data_in_data_4_V_reg_4023_pp0_iter7_reg <= data_in_data_4_V_reg_4023_pp0_iter6_reg;
                data_in_data_4_V_reg_4023_pp0_iter8_reg <= data_in_data_4_V_reg_4023_pp0_iter7_reg;
                data_in_data_4_V_reg_4023_pp0_iter9_reg <= data_in_data_4_V_reg_4023_pp0_iter8_reg;
                data_in_data_5_V_reg_4028_pp0_iter10_reg <= data_in_data_5_V_reg_4028_pp0_iter9_reg;
                data_in_data_5_V_reg_4028_pp0_iter11_reg <= data_in_data_5_V_reg_4028_pp0_iter10_reg;
                data_in_data_5_V_reg_4028_pp0_iter12_reg <= data_in_data_5_V_reg_4028_pp0_iter11_reg;
                data_in_data_5_V_reg_4028_pp0_iter13_reg <= data_in_data_5_V_reg_4028_pp0_iter12_reg;
                data_in_data_5_V_reg_4028_pp0_iter14_reg <= data_in_data_5_V_reg_4028_pp0_iter13_reg;
                data_in_data_5_V_reg_4028_pp0_iter15_reg <= data_in_data_5_V_reg_4028_pp0_iter14_reg;
                data_in_data_5_V_reg_4028_pp0_iter16_reg <= data_in_data_5_V_reg_4028_pp0_iter15_reg;
                data_in_data_5_V_reg_4028_pp0_iter17_reg <= data_in_data_5_V_reg_4028_pp0_iter16_reg;
                data_in_data_5_V_reg_4028_pp0_iter18_reg <= data_in_data_5_V_reg_4028_pp0_iter17_reg;
                data_in_data_5_V_reg_4028_pp0_iter2_reg <= data_in_data_5_V_reg_4028_pp0_iter1_reg;
                data_in_data_5_V_reg_4028_pp0_iter3_reg <= data_in_data_5_V_reg_4028_pp0_iter2_reg;
                data_in_data_5_V_reg_4028_pp0_iter4_reg <= data_in_data_5_V_reg_4028_pp0_iter3_reg;
                data_in_data_5_V_reg_4028_pp0_iter5_reg <= data_in_data_5_V_reg_4028_pp0_iter4_reg;
                data_in_data_5_V_reg_4028_pp0_iter6_reg <= data_in_data_5_V_reg_4028_pp0_iter5_reg;
                data_in_data_5_V_reg_4028_pp0_iter7_reg <= data_in_data_5_V_reg_4028_pp0_iter6_reg;
                data_in_data_5_V_reg_4028_pp0_iter8_reg <= data_in_data_5_V_reg_4028_pp0_iter7_reg;
                data_in_data_5_V_reg_4028_pp0_iter9_reg <= data_in_data_5_V_reg_4028_pp0_iter8_reg;
                data_in_data_6_V_reg_4033_pp0_iter10_reg <= data_in_data_6_V_reg_4033_pp0_iter9_reg;
                data_in_data_6_V_reg_4033_pp0_iter11_reg <= data_in_data_6_V_reg_4033_pp0_iter10_reg;
                data_in_data_6_V_reg_4033_pp0_iter12_reg <= data_in_data_6_V_reg_4033_pp0_iter11_reg;
                data_in_data_6_V_reg_4033_pp0_iter13_reg <= data_in_data_6_V_reg_4033_pp0_iter12_reg;
                data_in_data_6_V_reg_4033_pp0_iter14_reg <= data_in_data_6_V_reg_4033_pp0_iter13_reg;
                data_in_data_6_V_reg_4033_pp0_iter15_reg <= data_in_data_6_V_reg_4033_pp0_iter14_reg;
                data_in_data_6_V_reg_4033_pp0_iter16_reg <= data_in_data_6_V_reg_4033_pp0_iter15_reg;
                data_in_data_6_V_reg_4033_pp0_iter17_reg <= data_in_data_6_V_reg_4033_pp0_iter16_reg;
                data_in_data_6_V_reg_4033_pp0_iter18_reg <= data_in_data_6_V_reg_4033_pp0_iter17_reg;
                data_in_data_6_V_reg_4033_pp0_iter2_reg <= data_in_data_6_V_reg_4033_pp0_iter1_reg;
                data_in_data_6_V_reg_4033_pp0_iter3_reg <= data_in_data_6_V_reg_4033_pp0_iter2_reg;
                data_in_data_6_V_reg_4033_pp0_iter4_reg <= data_in_data_6_V_reg_4033_pp0_iter3_reg;
                data_in_data_6_V_reg_4033_pp0_iter5_reg <= data_in_data_6_V_reg_4033_pp0_iter4_reg;
                data_in_data_6_V_reg_4033_pp0_iter6_reg <= data_in_data_6_V_reg_4033_pp0_iter5_reg;
                data_in_data_6_V_reg_4033_pp0_iter7_reg <= data_in_data_6_V_reg_4033_pp0_iter6_reg;
                data_in_data_6_V_reg_4033_pp0_iter8_reg <= data_in_data_6_V_reg_4033_pp0_iter7_reg;
                data_in_data_6_V_reg_4033_pp0_iter9_reg <= data_in_data_6_V_reg_4033_pp0_iter8_reg;
                data_in_data_7_V_reg_4038_pp0_iter10_reg <= data_in_data_7_V_reg_4038_pp0_iter9_reg;
                data_in_data_7_V_reg_4038_pp0_iter11_reg <= data_in_data_7_V_reg_4038_pp0_iter10_reg;
                data_in_data_7_V_reg_4038_pp0_iter12_reg <= data_in_data_7_V_reg_4038_pp0_iter11_reg;
                data_in_data_7_V_reg_4038_pp0_iter13_reg <= data_in_data_7_V_reg_4038_pp0_iter12_reg;
                data_in_data_7_V_reg_4038_pp0_iter14_reg <= data_in_data_7_V_reg_4038_pp0_iter13_reg;
                data_in_data_7_V_reg_4038_pp0_iter15_reg <= data_in_data_7_V_reg_4038_pp0_iter14_reg;
                data_in_data_7_V_reg_4038_pp0_iter16_reg <= data_in_data_7_V_reg_4038_pp0_iter15_reg;
                data_in_data_7_V_reg_4038_pp0_iter17_reg <= data_in_data_7_V_reg_4038_pp0_iter16_reg;
                data_in_data_7_V_reg_4038_pp0_iter18_reg <= data_in_data_7_V_reg_4038_pp0_iter17_reg;
                data_in_data_7_V_reg_4038_pp0_iter2_reg <= data_in_data_7_V_reg_4038_pp0_iter1_reg;
                data_in_data_7_V_reg_4038_pp0_iter3_reg <= data_in_data_7_V_reg_4038_pp0_iter2_reg;
                data_in_data_7_V_reg_4038_pp0_iter4_reg <= data_in_data_7_V_reg_4038_pp0_iter3_reg;
                data_in_data_7_V_reg_4038_pp0_iter5_reg <= data_in_data_7_V_reg_4038_pp0_iter4_reg;
                data_in_data_7_V_reg_4038_pp0_iter6_reg <= data_in_data_7_V_reg_4038_pp0_iter5_reg;
                data_in_data_7_V_reg_4038_pp0_iter7_reg <= data_in_data_7_V_reg_4038_pp0_iter6_reg;
                data_in_data_7_V_reg_4038_pp0_iter8_reg <= data_in_data_7_V_reg_4038_pp0_iter7_reg;
                data_in_data_7_V_reg_4038_pp0_iter9_reg <= data_in_data_7_V_reg_4038_pp0_iter8_reg;
                data_in_data_8_V_reg_4043_pp0_iter10_reg <= data_in_data_8_V_reg_4043_pp0_iter9_reg;
                data_in_data_8_V_reg_4043_pp0_iter11_reg <= data_in_data_8_V_reg_4043_pp0_iter10_reg;
                data_in_data_8_V_reg_4043_pp0_iter12_reg <= data_in_data_8_V_reg_4043_pp0_iter11_reg;
                data_in_data_8_V_reg_4043_pp0_iter13_reg <= data_in_data_8_V_reg_4043_pp0_iter12_reg;
                data_in_data_8_V_reg_4043_pp0_iter14_reg <= data_in_data_8_V_reg_4043_pp0_iter13_reg;
                data_in_data_8_V_reg_4043_pp0_iter15_reg <= data_in_data_8_V_reg_4043_pp0_iter14_reg;
                data_in_data_8_V_reg_4043_pp0_iter16_reg <= data_in_data_8_V_reg_4043_pp0_iter15_reg;
                data_in_data_8_V_reg_4043_pp0_iter17_reg <= data_in_data_8_V_reg_4043_pp0_iter16_reg;
                data_in_data_8_V_reg_4043_pp0_iter18_reg <= data_in_data_8_V_reg_4043_pp0_iter17_reg;
                data_in_data_8_V_reg_4043_pp0_iter2_reg <= data_in_data_8_V_reg_4043_pp0_iter1_reg;
                data_in_data_8_V_reg_4043_pp0_iter3_reg <= data_in_data_8_V_reg_4043_pp0_iter2_reg;
                data_in_data_8_V_reg_4043_pp0_iter4_reg <= data_in_data_8_V_reg_4043_pp0_iter3_reg;
                data_in_data_8_V_reg_4043_pp0_iter5_reg <= data_in_data_8_V_reg_4043_pp0_iter4_reg;
                data_in_data_8_V_reg_4043_pp0_iter6_reg <= data_in_data_8_V_reg_4043_pp0_iter5_reg;
                data_in_data_8_V_reg_4043_pp0_iter7_reg <= data_in_data_8_V_reg_4043_pp0_iter6_reg;
                data_in_data_8_V_reg_4043_pp0_iter8_reg <= data_in_data_8_V_reg_4043_pp0_iter7_reg;
                data_in_data_8_V_reg_4043_pp0_iter9_reg <= data_in_data_8_V_reg_4043_pp0_iter8_reg;
                data_in_data_9_V_reg_4048_pp0_iter10_reg <= data_in_data_9_V_reg_4048_pp0_iter9_reg;
                data_in_data_9_V_reg_4048_pp0_iter11_reg <= data_in_data_9_V_reg_4048_pp0_iter10_reg;
                data_in_data_9_V_reg_4048_pp0_iter12_reg <= data_in_data_9_V_reg_4048_pp0_iter11_reg;
                data_in_data_9_V_reg_4048_pp0_iter13_reg <= data_in_data_9_V_reg_4048_pp0_iter12_reg;
                data_in_data_9_V_reg_4048_pp0_iter14_reg <= data_in_data_9_V_reg_4048_pp0_iter13_reg;
                data_in_data_9_V_reg_4048_pp0_iter15_reg <= data_in_data_9_V_reg_4048_pp0_iter14_reg;
                data_in_data_9_V_reg_4048_pp0_iter16_reg <= data_in_data_9_V_reg_4048_pp0_iter15_reg;
                data_in_data_9_V_reg_4048_pp0_iter17_reg <= data_in_data_9_V_reg_4048_pp0_iter16_reg;
                data_in_data_9_V_reg_4048_pp0_iter18_reg <= data_in_data_9_V_reg_4048_pp0_iter17_reg;
                data_in_data_9_V_reg_4048_pp0_iter2_reg <= data_in_data_9_V_reg_4048_pp0_iter1_reg;
                data_in_data_9_V_reg_4048_pp0_iter3_reg <= data_in_data_9_V_reg_4048_pp0_iter2_reg;
                data_in_data_9_V_reg_4048_pp0_iter4_reg <= data_in_data_9_V_reg_4048_pp0_iter3_reg;
                data_in_data_9_V_reg_4048_pp0_iter5_reg <= data_in_data_9_V_reg_4048_pp0_iter4_reg;
                data_in_data_9_V_reg_4048_pp0_iter6_reg <= data_in_data_9_V_reg_4048_pp0_iter5_reg;
                data_in_data_9_V_reg_4048_pp0_iter7_reg <= data_in_data_9_V_reg_4048_pp0_iter6_reg;
                data_in_data_9_V_reg_4048_pp0_iter8_reg <= data_in_data_9_V_reg_4048_pp0_iter7_reg;
                data_in_data_9_V_reg_4048_pp0_iter9_reg <= data_in_data_9_V_reg_4048_pp0_iter8_reg;
                ddsv_i_V_0_1_reg_4288 <= grp_phase_to_sincos_wLUT_fu_342_ap_return_0;
                ddsv_i_V_0_2_reg_4298 <= grp_phase_to_sincos_wLUT_fu_351_ap_return_0;
                ddsv_i_V_0_3_reg_4308 <= grp_phase_to_sincos_wLUT_fu_360_ap_return_0;
                ddsv_i_V_0_4_reg_4318 <= grp_phase_to_sincos_wLUT_fu_369_ap_return_0;
                ddsv_i_V_0_5_reg_4328 <= grp_phase_to_sincos_wLUT_fu_378_ap_return_0;
                ddsv_i_V_0_6_reg_4338 <= grp_phase_to_sincos_wLUT_fu_387_ap_return_0;
                ddsv_i_V_0_7_reg_4348 <= grp_phase_to_sincos_wLUT_fu_396_ap_return_0;
                ddsv_i_V_reg_4278 <= grp_phase_to_sincos_wLUT_fu_333_ap_return_0;
                ddsv_q_V_0_1_reg_4293 <= grp_phase_to_sincos_wLUT_fu_342_ap_return_1;
                ddsv_q_V_0_2_reg_4303 <= grp_phase_to_sincos_wLUT_fu_351_ap_return_1;
                ddsv_q_V_0_3_reg_4313 <= grp_phase_to_sincos_wLUT_fu_360_ap_return_1;
                ddsv_q_V_0_4_reg_4323 <= grp_phase_to_sincos_wLUT_fu_369_ap_return_1;
                ddsv_q_V_0_5_reg_4333 <= grp_phase_to_sincos_wLUT_fu_378_ap_return_1;
                ddsv_q_V_0_6_reg_4343 <= grp_phase_to_sincos_wLUT_fu_387_ap_return_1;
                ddsv_q_V_0_7_reg_4353 <= grp_phase_to_sincos_wLUT_fu_396_ap_return_1;
                ddsv_q_V_reg_4283 <= grp_phase_to_sincos_wLUT_fu_333_ap_return_1;
                group_V_reg_4083_pp0_iter10_reg <= group_V_reg_4083_pp0_iter9_reg;
                group_V_reg_4083_pp0_iter11_reg <= group_V_reg_4083_pp0_iter10_reg;
                group_V_reg_4083_pp0_iter12_reg <= group_V_reg_4083_pp0_iter11_reg;
                group_V_reg_4083_pp0_iter13_reg <= group_V_reg_4083_pp0_iter12_reg;
                group_V_reg_4083_pp0_iter14_reg <= group_V_reg_4083_pp0_iter13_reg;
                group_V_reg_4083_pp0_iter15_reg <= group_V_reg_4083_pp0_iter14_reg;
                group_V_reg_4083_pp0_iter16_reg <= group_V_reg_4083_pp0_iter15_reg;
                group_V_reg_4083_pp0_iter17_reg <= group_V_reg_4083_pp0_iter16_reg;
                group_V_reg_4083_pp0_iter18_reg <= group_V_reg_4083_pp0_iter17_reg;
                group_V_reg_4083_pp0_iter19_reg <= group_V_reg_4083_pp0_iter18_reg;
                group_V_reg_4083_pp0_iter20_reg <= group_V_reg_4083_pp0_iter19_reg;
                group_V_reg_4083_pp0_iter21_reg <= group_V_reg_4083_pp0_iter20_reg;
                group_V_reg_4083_pp0_iter22_reg <= group_V_reg_4083_pp0_iter21_reg;
                group_V_reg_4083_pp0_iter23_reg <= group_V_reg_4083_pp0_iter22_reg;
                group_V_reg_4083_pp0_iter24_reg <= group_V_reg_4083_pp0_iter23_reg;
                group_V_reg_4083_pp0_iter25_reg <= group_V_reg_4083_pp0_iter24_reg;
                group_V_reg_4083_pp0_iter2_reg <= group_V_reg_4083_pp0_iter1_reg;
                group_V_reg_4083_pp0_iter3_reg <= group_V_reg_4083_pp0_iter2_reg;
                group_V_reg_4083_pp0_iter4_reg <= group_V_reg_4083_pp0_iter3_reg;
                group_V_reg_4083_pp0_iter5_reg <= group_V_reg_4083_pp0_iter4_reg;
                group_V_reg_4083_pp0_iter6_reg <= group_V_reg_4083_pp0_iter5_reg;
                group_V_reg_4083_pp0_iter7_reg <= group_V_reg_4083_pp0_iter6_reg;
                group_V_reg_4083_pp0_iter8_reg <= group_V_reg_4083_pp0_iter7_reg;
                group_V_reg_4083_pp0_iter9_reg <= group_V_reg_4083_pp0_iter8_reg;
                icmp_ln412_10_reg_5008 <= icmp_ln412_10_fu_1887_p2;
                icmp_ln412_11_reg_5013 <= icmp_ln412_11_fu_1926_p2;
                icmp_ln412_12_reg_5018 <= icmp_ln412_12_fu_1965_p2;
                icmp_ln412_13_reg_5023 <= icmp_ln412_13_fu_2004_p2;
                icmp_ln412_14_reg_5028 <= icmp_ln412_14_fu_2043_p2;
                icmp_ln412_15_reg_5033 <= icmp_ln412_15_fu_2082_p2;
                icmp_ln412_1_reg_4963 <= icmp_ln412_1_fu_1536_p2;
                icmp_ln412_2_reg_4968 <= icmp_ln412_2_fu_1575_p2;
                icmp_ln412_3_reg_4973 <= icmp_ln412_3_fu_1614_p2;
                icmp_ln412_4_reg_4978 <= icmp_ln412_4_fu_1653_p2;
                icmp_ln412_5_reg_4983 <= icmp_ln412_5_fu_1692_p2;
                icmp_ln412_6_reg_4988 <= icmp_ln412_6_fu_1731_p2;
                icmp_ln412_7_reg_4993 <= icmp_ln412_7_fu_1770_p2;
                icmp_ln412_8_reg_4998 <= icmp_ln412_8_fu_1809_p2;
                icmp_ln412_9_reg_5003 <= icmp_ln412_9_fu_1848_p2;
                icmp_ln412_reg_4958 <= icmp_ln412_fu_1497_p2;
                mul_ln1118_10_reg_4589 <= grp_fu_3853_p2;
                mul_ln1118_11_reg_4595 <= grp_fu_3859_p2;
                mul_ln1118_12_reg_4601 <= grp_fu_3865_p2;
                mul_ln1118_14_reg_4606 <= grp_fu_3871_p2;
                mul_ln1118_15_reg_4612 <= grp_fu_3877_p2;
                mul_ln1118_16_reg_4618 <= grp_fu_3883_p2;
                mul_ln1118_18_reg_4623 <= grp_fu_3889_p2;
                mul_ln1118_19_reg_4629 <= grp_fu_3895_p2;
                mul_ln1118_20_reg_4635 <= grp_fu_3901_p2;
                mul_ln1118_22_reg_4640 <= grp_fu_3907_p2;
                mul_ln1118_23_reg_4646 <= grp_fu_3913_p2;
                mul_ln1118_24_reg_4652 <= grp_fu_3919_p2;
                mul_ln1118_26_reg_4657 <= grp_fu_3925_p2;
                mul_ln1118_27_reg_4663 <= grp_fu_3931_p2;
                mul_ln1118_28_reg_4669 <= grp_fu_3937_p2;
                mul_ln1118_2_reg_4555 <= grp_fu_3817_p2;
                mul_ln1118_30_reg_4674 <= grp_fu_3943_p2;
                mul_ln1118_31_reg_4680 <= grp_fu_3949_p2;
                mul_ln1118_3_reg_4561 <= grp_fu_3823_p2;
                mul_ln1118_4_reg_4567 <= grp_fu_3829_p2;
                mul_ln1118_6_reg_4572 <= grp_fu_3835_p2;
                mul_ln1118_7_reg_4578 <= grp_fu_3841_p2;
                mul_ln1118_8_reg_4584 <= grp_fu_3847_p2;
                mul_ln1118_reg_4550 <= grp_fu_3811_p2;
                sext_ln1116_11_reg_4490 <= sext_ln1116_11_fu_1186_p1;
                sext_ln1116_13_reg_4514 <= sext_ln1116_13_fu_1198_p1;
                sext_ln1116_15_reg_4538 <= sext_ln1116_15_fu_1210_p1;
                sext_ln1116_1_reg_4370 <= sext_ln1116_1_fu_1126_p1;
                sext_ln1116_3_reg_4394 <= sext_ln1116_3_fu_1138_p1;
                sext_ln1116_5_reg_4418 <= sext_ln1116_5_fu_1150_p1;
                sext_ln1116_7_reg_4442 <= sext_ln1116_7_fu_1162_p1;
                sext_ln1116_9_reg_4466 <= sext_ln1116_9_fu_1174_p1;
                sext_ln1118_10_reg_4424 <= sext_ln1118_10_fu_1153_p1;
                sext_ln1118_11_reg_4448 <= sext_ln1118_11_fu_1165_p1;
                sext_ln1118_12_reg_4472 <= sext_ln1118_12_fu_1177_p1;
                sext_ln1118_13_reg_4496 <= sext_ln1118_13_fu_1189_p1;
                sext_ln1118_14_reg_4520 <= sext_ln1118_14_fu_1201_p1;
                sext_ln1118_15_reg_4544 <= sext_ln1118_15_fu_1213_p1;
                sext_ln1118_1_reg_4376 <= sext_ln1118_1_fu_1129_p1;
                sext_ln1118_9_reg_4400 <= sext_ln1118_9_fu_1141_p1;
                sub_ln1193_1_reg_4720_pp0_iter23_reg <= sub_ln1193_1_reg_4720;
                sub_ln1193_2_reg_4754_pp0_iter23_reg <= sub_ln1193_2_reg_4754;
                sub_ln1193_3_reg_4788_pp0_iter23_reg <= sub_ln1193_3_reg_4788;
                sub_ln1193_4_reg_4822_pp0_iter23_reg <= sub_ln1193_4_reg_4822;
                sub_ln1193_5_reg_4856_pp0_iter23_reg <= sub_ln1193_5_reg_4856;
                sub_ln1193_6_reg_4890_pp0_iter23_reg <= sub_ln1193_6_reg_4890;
                sub_ln1193_7_reg_4924_pp0_iter23_reg <= sub_ln1193_7_reg_4924;
                sub_ln1193_reg_4686_pp0_iter23_reg <= sub_ln1193_reg_4686;
                tmp_100_reg_4933 <= grp_fu_3997_p3(31 downto 31);
                tmp_100_reg_4933_pp0_iter23_reg <= tmp_100_reg_4933;
                tmp_100_reg_4933_pp0_iter24_reg <= tmp_100_reg_4933_pp0_iter23_reg;
                tmp_103_reg_5282 <= add_ln415_14_fu_2747_p2(15 downto 15);
                tmp_104_reg_4952 <= add_ln1192_15_fu_1450_p2(32 downto 32);
                tmp_104_reg_4952_pp0_iter23_reg <= tmp_104_reg_4952;
                tmp_104_reg_4952_pp0_iter24_reg <= tmp_104_reg_4952_pp0_iter23_reg;
                tmp_107_reg_5299 <= add_ln415_15_fu_2790_p2(15 downto 15);
                tmp_10_reg_4196 <= accumulator_phases_V_q0(43 downto 22);
                tmp_11_reg_4115_pp0_iter2_reg <= tmp_11_reg_4115;
                tmp_11_reg_4115_pp0_iter3_reg <= tmp_11_reg_4115_pp0_iter2_reg;
                tmp_12_reg_4120_pp0_iter2_reg <= tmp_12_reg_4120;
                tmp_12_reg_4120_pp0_iter3_reg <= tmp_12_reg_4120_pp0_iter2_reg;
                tmp_14_reg_5044 <= add_ln415_fu_2117_p2(15 downto 15);
                tmp_16_reg_4714 <= add_ln1192_1_fu_1233_p2(32 downto 32);
                tmp_16_reg_4714_pp0_iter23_reg <= tmp_16_reg_4714;
                tmp_16_reg_4714_pp0_iter24_reg <= tmp_16_reg_4714_pp0_iter23_reg;
                tmp_17_reg_4202 <= accumulator_phases_V_q0(65 downto 44);
                tmp_18_reg_4125_pp0_iter2_reg <= tmp_18_reg_4125;
                tmp_18_reg_4125_pp0_iter3_reg <= tmp_18_reg_4125_pp0_iter2_reg;
                tmp_19_reg_4130_pp0_iter2_reg <= tmp_19_reg_4130;
                tmp_19_reg_4130_pp0_iter3_reg <= tmp_19_reg_4130_pp0_iter2_reg;
                tmp_1_reg_4063_pp0_iter10_reg <= tmp_1_reg_4063_pp0_iter9_reg;
                tmp_1_reg_4063_pp0_iter11_reg <= tmp_1_reg_4063_pp0_iter10_reg;
                tmp_1_reg_4063_pp0_iter12_reg <= tmp_1_reg_4063_pp0_iter11_reg;
                tmp_1_reg_4063_pp0_iter13_reg <= tmp_1_reg_4063_pp0_iter12_reg;
                tmp_1_reg_4063_pp0_iter14_reg <= tmp_1_reg_4063_pp0_iter13_reg;
                tmp_1_reg_4063_pp0_iter15_reg <= tmp_1_reg_4063_pp0_iter14_reg;
                tmp_1_reg_4063_pp0_iter16_reg <= tmp_1_reg_4063_pp0_iter15_reg;
                tmp_1_reg_4063_pp0_iter17_reg <= tmp_1_reg_4063_pp0_iter16_reg;
                tmp_1_reg_4063_pp0_iter18_reg <= tmp_1_reg_4063_pp0_iter17_reg;
                tmp_1_reg_4063_pp0_iter2_reg <= tmp_1_reg_4063_pp0_iter1_reg;
                tmp_1_reg_4063_pp0_iter3_reg <= tmp_1_reg_4063_pp0_iter2_reg;
                tmp_1_reg_4063_pp0_iter4_reg <= tmp_1_reg_4063_pp0_iter3_reg;
                tmp_1_reg_4063_pp0_iter5_reg <= tmp_1_reg_4063_pp0_iter4_reg;
                tmp_1_reg_4063_pp0_iter6_reg <= tmp_1_reg_4063_pp0_iter5_reg;
                tmp_1_reg_4063_pp0_iter7_reg <= tmp_1_reg_4063_pp0_iter6_reg;
                tmp_1_reg_4063_pp0_iter8_reg <= tmp_1_reg_4063_pp0_iter7_reg;
                tmp_1_reg_4063_pp0_iter9_reg <= tmp_1_reg_4063_pp0_iter8_reg;
                tmp_23_reg_4208 <= accumulator_phases_V_q0(87 downto 66);
                tmp_24_reg_4214 <= accumulator_phases_V_q0(109 downto 88);
                tmp_25_reg_4220 <= accumulator_phases_V_q0(131 downto 110);
                tmp_26_reg_4226 <= accumulator_phases_V_q0(153 downto 132);
                tmp_27_reg_4232 <= accumulator_phases_V_q0(175 downto 154);
                tmp_2_reg_4068_pp0_iter10_reg <= tmp_2_reg_4068_pp0_iter9_reg;
                tmp_2_reg_4068_pp0_iter11_reg <= tmp_2_reg_4068_pp0_iter10_reg;
                tmp_2_reg_4068_pp0_iter12_reg <= tmp_2_reg_4068_pp0_iter11_reg;
                tmp_2_reg_4068_pp0_iter13_reg <= tmp_2_reg_4068_pp0_iter12_reg;
                tmp_2_reg_4068_pp0_iter14_reg <= tmp_2_reg_4068_pp0_iter13_reg;
                tmp_2_reg_4068_pp0_iter15_reg <= tmp_2_reg_4068_pp0_iter14_reg;
                tmp_2_reg_4068_pp0_iter16_reg <= tmp_2_reg_4068_pp0_iter15_reg;
                tmp_2_reg_4068_pp0_iter17_reg <= tmp_2_reg_4068_pp0_iter16_reg;
                tmp_2_reg_4068_pp0_iter18_reg <= tmp_2_reg_4068_pp0_iter17_reg;
                tmp_2_reg_4068_pp0_iter2_reg <= tmp_2_reg_4068_pp0_iter1_reg;
                tmp_2_reg_4068_pp0_iter3_reg <= tmp_2_reg_4068_pp0_iter2_reg;
                tmp_2_reg_4068_pp0_iter4_reg <= tmp_2_reg_4068_pp0_iter3_reg;
                tmp_2_reg_4068_pp0_iter5_reg <= tmp_2_reg_4068_pp0_iter4_reg;
                tmp_2_reg_4068_pp0_iter6_reg <= tmp_2_reg_4068_pp0_iter5_reg;
                tmp_2_reg_4068_pp0_iter7_reg <= tmp_2_reg_4068_pp0_iter6_reg;
                tmp_2_reg_4068_pp0_iter8_reg <= tmp_2_reg_4068_pp0_iter7_reg;
                tmp_2_reg_4068_pp0_iter9_reg <= tmp_2_reg_4068_pp0_iter8_reg;
                tmp_30_reg_5061 <= add_ln415_1_fu_2160_p2(15 downto 15);
                tmp_31_reg_4135_pp0_iter2_reg <= tmp_31_reg_4135;
                tmp_31_reg_4135_pp0_iter3_reg <= tmp_31_reg_4135_pp0_iter2_reg;
                tmp_32_reg_4140_pp0_iter2_reg <= tmp_32_reg_4140;
                tmp_32_reg_4140_pp0_iter3_reg <= tmp_32_reg_4140_pp0_iter2_reg;
                tmp_34_reg_4729 <= grp_fu_3961_p3(31 downto 31);
                tmp_34_reg_4729_pp0_iter23_reg <= tmp_34_reg_4729;
                tmp_34_reg_4729_pp0_iter24_reg <= tmp_34_reg_4729_pp0_iter23_reg;
                tmp_37_reg_4145_pp0_iter2_reg <= tmp_37_reg_4145;
                tmp_37_reg_4145_pp0_iter3_reg <= tmp_37_reg_4145_pp0_iter2_reg;
                tmp_38_reg_4150_pp0_iter2_reg <= tmp_38_reg_4150;
                tmp_38_reg_4150_pp0_iter3_reg <= tmp_38_reg_4150_pp0_iter2_reg;
                tmp_3_reg_4073_pp0_iter10_reg <= tmp_3_reg_4073_pp0_iter9_reg;
                tmp_3_reg_4073_pp0_iter11_reg <= tmp_3_reg_4073_pp0_iter10_reg;
                tmp_3_reg_4073_pp0_iter12_reg <= tmp_3_reg_4073_pp0_iter11_reg;
                tmp_3_reg_4073_pp0_iter13_reg <= tmp_3_reg_4073_pp0_iter12_reg;
                tmp_3_reg_4073_pp0_iter14_reg <= tmp_3_reg_4073_pp0_iter13_reg;
                tmp_3_reg_4073_pp0_iter15_reg <= tmp_3_reg_4073_pp0_iter14_reg;
                tmp_3_reg_4073_pp0_iter16_reg <= tmp_3_reg_4073_pp0_iter15_reg;
                tmp_3_reg_4073_pp0_iter17_reg <= tmp_3_reg_4073_pp0_iter16_reg;
                tmp_3_reg_4073_pp0_iter18_reg <= tmp_3_reg_4073_pp0_iter17_reg;
                tmp_3_reg_4073_pp0_iter2_reg <= tmp_3_reg_4073_pp0_iter1_reg;
                tmp_3_reg_4073_pp0_iter3_reg <= tmp_3_reg_4073_pp0_iter2_reg;
                tmp_3_reg_4073_pp0_iter4_reg <= tmp_3_reg_4073_pp0_iter3_reg;
                tmp_3_reg_4073_pp0_iter5_reg <= tmp_3_reg_4073_pp0_iter4_reg;
                tmp_3_reg_4073_pp0_iter6_reg <= tmp_3_reg_4073_pp0_iter5_reg;
                tmp_3_reg_4073_pp0_iter7_reg <= tmp_3_reg_4073_pp0_iter6_reg;
                tmp_3_reg_4073_pp0_iter8_reg <= tmp_3_reg_4073_pp0_iter7_reg;
                tmp_3_reg_4073_pp0_iter9_reg <= tmp_3_reg_4073_pp0_iter8_reg;
                tmp_42_reg_5078 <= add_ln415_2_fu_2207_p2(15 downto 15);
                tmp_43_reg_4155_pp0_iter2_reg <= tmp_43_reg_4155;
                tmp_43_reg_4155_pp0_iter3_reg <= tmp_43_reg_4155_pp0_iter2_reg;
                tmp_44_reg_4160_pp0_iter2_reg <= tmp_44_reg_4160;
                tmp_44_reg_4160_pp0_iter3_reg <= tmp_44_reg_4160_pp0_iter2_reg;
                tmp_46_reg_4748 <= add_ln1192_3_fu_1264_p2(32 downto 32);
                tmp_46_reg_4748_pp0_iter23_reg <= tmp_46_reg_4748;
                tmp_46_reg_4748_pp0_iter24_reg <= tmp_46_reg_4748_pp0_iter23_reg;
                tmp_49_reg_4165_pp0_iter2_reg <= tmp_49_reg_4165;
                tmp_49_reg_4165_pp0_iter3_reg <= tmp_49_reg_4165_pp0_iter2_reg;
                tmp_4_reg_4078_pp0_iter10_reg <= tmp_4_reg_4078_pp0_iter9_reg;
                tmp_4_reg_4078_pp0_iter11_reg <= tmp_4_reg_4078_pp0_iter10_reg;
                tmp_4_reg_4078_pp0_iter12_reg <= tmp_4_reg_4078_pp0_iter11_reg;
                tmp_4_reg_4078_pp0_iter13_reg <= tmp_4_reg_4078_pp0_iter12_reg;
                tmp_4_reg_4078_pp0_iter14_reg <= tmp_4_reg_4078_pp0_iter13_reg;
                tmp_4_reg_4078_pp0_iter15_reg <= tmp_4_reg_4078_pp0_iter14_reg;
                tmp_4_reg_4078_pp0_iter16_reg <= tmp_4_reg_4078_pp0_iter15_reg;
                tmp_4_reg_4078_pp0_iter17_reg <= tmp_4_reg_4078_pp0_iter16_reg;
                tmp_4_reg_4078_pp0_iter18_reg <= tmp_4_reg_4078_pp0_iter17_reg;
                tmp_4_reg_4078_pp0_iter2_reg <= tmp_4_reg_4078_pp0_iter1_reg;
                tmp_4_reg_4078_pp0_iter3_reg <= tmp_4_reg_4078_pp0_iter2_reg;
                tmp_4_reg_4078_pp0_iter4_reg <= tmp_4_reg_4078_pp0_iter3_reg;
                tmp_4_reg_4078_pp0_iter5_reg <= tmp_4_reg_4078_pp0_iter4_reg;
                tmp_4_reg_4078_pp0_iter6_reg <= tmp_4_reg_4078_pp0_iter5_reg;
                tmp_4_reg_4078_pp0_iter7_reg <= tmp_4_reg_4078_pp0_iter6_reg;
                tmp_4_reg_4078_pp0_iter8_reg <= tmp_4_reg_4078_pp0_iter7_reg;
                tmp_4_reg_4078_pp0_iter9_reg <= tmp_4_reg_4078_pp0_iter8_reg;
                tmp_50_reg_4170_pp0_iter2_reg <= tmp_50_reg_4170;
                tmp_50_reg_4170_pp0_iter3_reg <= tmp_50_reg_4170_pp0_iter2_reg;
                tmp_54_reg_5095 <= add_ln415_3_fu_2250_p2(15 downto 15);
                tmp_55_reg_4175_pp0_iter2_reg <= tmp_55_reg_4175;
                tmp_55_reg_4175_pp0_iter3_reg <= tmp_55_reg_4175_pp0_iter2_reg;
                tmp_56_reg_4180_pp0_iter2_reg <= tmp_56_reg_4180;
                tmp_56_reg_4180_pp0_iter3_reg <= tmp_56_reg_4180_pp0_iter2_reg;
                tmp_58_reg_4763 <= grp_fu_3967_p3(31 downto 31);
                tmp_58_reg_4763_pp0_iter23_reg <= tmp_58_reg_4763;
                tmp_58_reg_4763_pp0_iter24_reg <= tmp_58_reg_4763_pp0_iter23_reg;
                tmp_5_reg_4105_pp0_iter2_reg <= tmp_5_reg_4105;
                tmp_5_reg_4105_pp0_iter3_reg <= tmp_5_reg_4105_pp0_iter2_reg;
                tmp_63_reg_5112 <= add_ln415_4_fu_2297_p2(15 downto 15);
                tmp_64_reg_4782 <= add_ln1192_5_fu_1295_p2(32 downto 32);
                tmp_64_reg_4782_pp0_iter23_reg <= tmp_64_reg_4782;
                tmp_64_reg_4782_pp0_iter24_reg <= tmp_64_reg_4782_pp0_iter23_reg;
                tmp_67_reg_5129 <= add_ln415_5_fu_2340_p2(15 downto 15);
                tmp_68_reg_4797 <= grp_fu_3973_p3(31 downto 31);
                tmp_68_reg_4797_pp0_iter23_reg <= tmp_68_reg_4797;
                tmp_68_reg_4797_pp0_iter24_reg <= tmp_68_reg_4797_pp0_iter23_reg;
                tmp_6_reg_4695 <= grp_fu_3955_p3(31 downto 31);
                tmp_6_reg_4695_pp0_iter23_reg <= tmp_6_reg_4695;
                tmp_6_reg_4695_pp0_iter24_reg <= tmp_6_reg_4695_pp0_iter23_reg;
                tmp_71_reg_5146 <= add_ln415_6_fu_2387_p2(15 downto 15);
                tmp_72_reg_4816 <= add_ln1192_7_fu_1326_p2(32 downto 32);
                tmp_72_reg_4816_pp0_iter23_reg <= tmp_72_reg_4816;
                tmp_72_reg_4816_pp0_iter24_reg <= tmp_72_reg_4816_pp0_iter23_reg;
                tmp_75_reg_5163 <= add_ln415_7_fu_2430_p2(15 downto 15);
                tmp_76_reg_4831 <= grp_fu_3979_p3(31 downto 31);
                tmp_76_reg_4831_pp0_iter23_reg <= tmp_76_reg_4831;
                tmp_76_reg_4831_pp0_iter24_reg <= tmp_76_reg_4831_pp0_iter23_reg;
                tmp_79_reg_5180 <= add_ln415_8_fu_2477_p2(15 downto 15);
                tmp_80_reg_4850 <= add_ln1192_9_fu_1357_p2(32 downto 32);
                tmp_80_reg_4850_pp0_iter23_reg <= tmp_80_reg_4850;
                tmp_80_reg_4850_pp0_iter24_reg <= tmp_80_reg_4850_pp0_iter23_reg;
                tmp_83_reg_5197 <= add_ln415_9_fu_2520_p2(15 downto 15);
                tmp_84_reg_4865 <= grp_fu_3985_p3(31 downto 31);
                tmp_84_reg_4865_pp0_iter23_reg <= tmp_84_reg_4865;
                tmp_84_reg_4865_pp0_iter24_reg <= tmp_84_reg_4865_pp0_iter23_reg;
                tmp_87_reg_5214 <= add_ln415_10_fu_2567_p2(15 downto 15);
                tmp_88_reg_4884 <= add_ln1192_11_fu_1388_p2(32 downto 32);
                tmp_88_reg_4884_pp0_iter23_reg <= tmp_88_reg_4884;
                tmp_88_reg_4884_pp0_iter24_reg <= tmp_88_reg_4884_pp0_iter23_reg;
                tmp_91_reg_5231 <= add_ln415_11_fu_2610_p2(15 downto 15);
                tmp_92_reg_4899 <= grp_fu_3991_p3(31 downto 31);
                tmp_92_reg_4899_pp0_iter23_reg <= tmp_92_reg_4899;
                tmp_92_reg_4899_pp0_iter24_reg <= tmp_92_reg_4899_pp0_iter23_reg;
                tmp_95_reg_5248 <= add_ln415_12_fu_2657_p2(15 downto 15);
                tmp_96_reg_4918 <= add_ln1192_13_fu_1419_p2(32 downto 32);
                tmp_96_reg_4918_pp0_iter23_reg <= tmp_96_reg_4918;
                tmp_96_reg_4918_pp0_iter24_reg <= tmp_96_reg_4918_pp0_iter23_reg;
                tmp_99_reg_5265 <= add_ln415_13_fu_2700_p2(15 downto 15);
                tmp_reg_4058_pp0_iter10_reg <= tmp_reg_4058_pp0_iter9_reg;
                tmp_reg_4058_pp0_iter11_reg <= tmp_reg_4058_pp0_iter10_reg;
                tmp_reg_4058_pp0_iter12_reg <= tmp_reg_4058_pp0_iter11_reg;
                tmp_reg_4058_pp0_iter13_reg <= tmp_reg_4058_pp0_iter12_reg;
                tmp_reg_4058_pp0_iter14_reg <= tmp_reg_4058_pp0_iter13_reg;
                tmp_reg_4058_pp0_iter15_reg <= tmp_reg_4058_pp0_iter14_reg;
                tmp_reg_4058_pp0_iter16_reg <= tmp_reg_4058_pp0_iter15_reg;
                tmp_reg_4058_pp0_iter17_reg <= tmp_reg_4058_pp0_iter16_reg;
                tmp_reg_4058_pp0_iter18_reg <= tmp_reg_4058_pp0_iter17_reg;
                tmp_reg_4058_pp0_iter2_reg <= tmp_reg_4058_pp0_iter1_reg;
                tmp_reg_4058_pp0_iter3_reg <= tmp_reg_4058_pp0_iter2_reg;
                tmp_reg_4058_pp0_iter4_reg <= tmp_reg_4058_pp0_iter3_reg;
                tmp_reg_4058_pp0_iter5_reg <= tmp_reg_4058_pp0_iter4_reg;
                tmp_reg_4058_pp0_iter6_reg <= tmp_reg_4058_pp0_iter5_reg;
                tmp_reg_4058_pp0_iter7_reg <= tmp_reg_4058_pp0_iter6_reg;
                tmp_reg_4058_pp0_iter8_reg <= tmp_reg_4058_pp0_iter7_reg;
                tmp_reg_4058_pp0_iter9_reg <= tmp_reg_4058_pp0_iter8_reg;
                trunc_ln1265_reg_4190 <= trunc_ln1265_fu_764_p1;
                trunc_ln703_reg_4110_pp0_iter2_reg <= trunc_ln703_reg_4110;
                trunc_ln703_reg_4110_pp0_iter3_reg <= trunc_ln703_reg_4110_pp0_iter2_reg;
                trunc_ln790_10_reg_5220 <= trunc_ln790_10_fu_2581_p1;
                trunc_ln790_11_reg_5237 <= trunc_ln790_11_fu_2624_p1;
                trunc_ln790_12_reg_5254 <= trunc_ln790_12_fu_2671_p1;
                trunc_ln790_13_reg_5271 <= trunc_ln790_13_fu_2714_p1;
                trunc_ln790_14_reg_5288 <= trunc_ln790_14_fu_2761_p1;
                trunc_ln790_15_reg_5305 <= trunc_ln790_15_fu_2804_p1;
                trunc_ln790_1_reg_5067 <= trunc_ln790_1_fu_2174_p1;
                trunc_ln790_2_reg_5084 <= trunc_ln790_2_fu_2221_p1;
                trunc_ln790_3_reg_5101 <= trunc_ln790_3_fu_2264_p1;
                trunc_ln790_4_reg_5118 <= trunc_ln790_4_fu_2311_p1;
                trunc_ln790_5_reg_5135 <= trunc_ln790_5_fu_2354_p1;
                trunc_ln790_6_reg_5152 <= trunc_ln790_6_fu_2401_p1;
                trunc_ln790_7_reg_5169 <= trunc_ln790_7_fu_2444_p1;
                trunc_ln790_8_reg_5186 <= trunc_ln790_8_fu_2491_p1;
                trunc_ln790_9_reg_5203 <= trunc_ln790_9_fu_2534_p1;
                trunc_ln790_reg_5050 <= trunc_ln790_fu_2131_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                cycle_V <= add_ln700_fu_584_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                data_in_data_0_V_reg_4003 <= data_in_data_0_V_fu_413_p1;
                data_in_data_0_V_reg_4003_pp0_iter1_reg <= data_in_data_0_V_reg_4003;
                data_in_data_10_V_reg_4053 <= res_in_TDATA_int(175 downto 160);
                data_in_data_10_V_reg_4053_pp0_iter1_reg <= data_in_data_10_V_reg_4053;
                data_in_data_1_V_reg_4008 <= res_in_TDATA_int(31 downto 16);
                data_in_data_1_V_reg_4008_pp0_iter1_reg <= data_in_data_1_V_reg_4008;
                data_in_data_2_V_reg_4013 <= res_in_TDATA_int(47 downto 32);
                data_in_data_2_V_reg_4013_pp0_iter1_reg <= data_in_data_2_V_reg_4013;
                data_in_data_3_V_reg_4018 <= res_in_TDATA_int(63 downto 48);
                data_in_data_3_V_reg_4018_pp0_iter1_reg <= data_in_data_3_V_reg_4018;
                data_in_data_4_V_reg_4023 <= res_in_TDATA_int(79 downto 64);
                data_in_data_4_V_reg_4023_pp0_iter1_reg <= data_in_data_4_V_reg_4023;
                data_in_data_5_V_reg_4028 <= res_in_TDATA_int(95 downto 80);
                data_in_data_5_V_reg_4028_pp0_iter1_reg <= data_in_data_5_V_reg_4028;
                data_in_data_6_V_reg_4033 <= res_in_TDATA_int(111 downto 96);
                data_in_data_6_V_reg_4033_pp0_iter1_reg <= data_in_data_6_V_reg_4033;
                data_in_data_7_V_reg_4038 <= res_in_TDATA_int(127 downto 112);
                data_in_data_7_V_reg_4038_pp0_iter1_reg <= data_in_data_7_V_reg_4038;
                data_in_data_8_V_reg_4043 <= res_in_TDATA_int(143 downto 128);
                data_in_data_8_V_reg_4043_pp0_iter1_reg <= data_in_data_8_V_reg_4043;
                data_in_data_9_V_reg_4048 <= res_in_TDATA_int(159 downto 144);
                data_in_data_9_V_reg_4048_pp0_iter1_reg <= data_in_data_9_V_reg_4048;
                group_V_reg_4083 <= group_V_fu_571_p3;
                group_V_reg_4083_pp0_iter1_reg <= group_V_reg_4083;
                tmp_11_reg_4115 <= tones_q0(159 downto 144);
                tmp_12_reg_4120 <= tones_q0(31 downto 16);
                tmp_18_reg_4125 <= tones_q0(175 downto 160);
                tmp_19_reg_4130 <= tones_q0(47 downto 32);
                tmp_1_reg_4063 <= res_in_TDATA_int(207 downto 192);
                tmp_1_reg_4063_pp0_iter1_reg <= tmp_1_reg_4063;
                tmp_2_reg_4068 <= res_in_TDATA_int(223 downto 208);
                tmp_2_reg_4068_pp0_iter1_reg <= tmp_2_reg_4068;
                tmp_31_reg_4135 <= tones_q0(191 downto 176);
                tmp_32_reg_4140 <= tones_q0(63 downto 48);
                tmp_37_reg_4145 <= tones_q0(207 downto 192);
                tmp_38_reg_4150 <= tones_q0(79 downto 64);
                tmp_3_reg_4073 <= res_in_TDATA_int(239 downto 224);
                tmp_3_reg_4073_pp0_iter1_reg <= tmp_3_reg_4073;
                tmp_43_reg_4155 <= tones_q0(223 downto 208);
                tmp_44_reg_4160 <= tones_q0(95 downto 80);
                tmp_49_reg_4165 <= tones_q0(239 downto 224);
                tmp_4_reg_4078 <= res_in_TDATA_int(255 downto 240);
                tmp_4_reg_4078_pp0_iter1_reg <= tmp_4_reg_4078;
                tmp_50_reg_4170 <= tones_q0(111 downto 96);
                tmp_55_reg_4175 <= tones_q0(255 downto 240);
                tmp_56_reg_4180 <= tones_q0(127 downto 112);
                tmp_5_reg_4105 <= tones_q0(143 downto 128);
                tmp_reg_4058 <= res_in_TDATA_int(191 downto 176);
                tmp_reg_4058_pp0_iter1_reg <= tmp_reg_4058;
                trunc_ln703_reg_4110 <= trunc_ln703_fu_606_p1;
                    zext_ln544_reg_4090(7 downto 0) <= zext_ln544_fu_579_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                sub_ln1193_1_reg_4720 <= grp_fu_3961_p3;
                sub_ln1193_2_reg_4754 <= grp_fu_3967_p3;
                sub_ln1193_3_reg_4788 <= grp_fu_3973_p3;
                sub_ln1193_4_reg_4822 <= grp_fu_3979_p3;
                sub_ln1193_5_reg_4856 <= grp_fu_3985_p3;
                sub_ln1193_6_reg_4890 <= grp_fu_3991_p3;
                sub_ln1193_7_reg_4924 <= grp_fu_3997_p3;
                sub_ln1193_reg_4686 <= grp_fu_3955_p3;
            end if;
        end if;
    end process;
    zext_ln544_reg_4090(63 downto 8) <= "00000000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    accumulator_phases_V_address0 <= zext_ln544_reg_4090(8 - 1 downto 0);
    accumulator_phases_V_address1 <= zext_ln544_1_fu_755_p1(8 - 1 downto 0);

    accumulator_phases_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            accumulator_phases_V_ce0 <= ap_const_logic_1;
        else 
            accumulator_phases_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    accumulator_phases_V_ce1_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            accumulator_phases_V_ce1 <= ap_const_logic_1;
        else 
            accumulator_phases_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    accumulator_phases_V_we1_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            accumulator_phases_V_we1 <= ap_const_logic_1;
        else 
            accumulator_phases_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    add_ln1192_10_fu_1384_p2 <= std_logic_vector(signed(mul_ln1118_22_reg_4640) + signed(mul_ln1118_23_reg_4646));
    add_ln1192_11_fu_1388_p2 <= std_logic_vector(signed(sext_ln703_11_fu_1381_p1) + signed(sext_ln703_10_fu_1378_p1));
    add_ln1192_12_fu_1415_p2 <= std_logic_vector(signed(mul_ln1118_26_reg_4657) + signed(mul_ln1118_27_reg_4663));
    add_ln1192_13_fu_1419_p2 <= std_logic_vector(signed(sext_ln703_13_fu_1412_p1) + signed(sext_ln703_12_fu_1409_p1));
    add_ln1192_14_fu_1446_p2 <= std_logic_vector(signed(mul_ln1118_30_reg_4674) + signed(mul_ln1118_31_reg_4680));
    add_ln1192_15_fu_1450_p2 <= std_logic_vector(signed(sext_ln703_15_fu_1443_p1) + signed(sext_ln703_14_fu_1440_p1));
    add_ln1192_1_fu_1233_p2 <= std_logic_vector(signed(sext_ln703_1_fu_1226_p1) + signed(sext_ln703_fu_1223_p1));
    add_ln1192_2_fu_1260_p2 <= std_logic_vector(signed(mul_ln1118_6_reg_4572) + signed(mul_ln1118_7_reg_4578));
    add_ln1192_3_fu_1264_p2 <= std_logic_vector(signed(sext_ln703_3_fu_1257_p1) + signed(sext_ln703_2_fu_1254_p1));
    add_ln1192_4_fu_1291_p2 <= std_logic_vector(signed(mul_ln1118_10_reg_4589) + signed(mul_ln1118_11_reg_4595));
    add_ln1192_5_fu_1295_p2 <= std_logic_vector(signed(sext_ln703_5_fu_1288_p1) + signed(sext_ln703_4_fu_1285_p1));
    add_ln1192_6_fu_1322_p2 <= std_logic_vector(signed(mul_ln1118_14_reg_4606) + signed(mul_ln1118_15_reg_4612));
    add_ln1192_7_fu_1326_p2 <= std_logic_vector(signed(sext_ln703_7_fu_1319_p1) + signed(sext_ln703_6_fu_1316_p1));
    add_ln1192_8_fu_1353_p2 <= std_logic_vector(signed(mul_ln1118_18_reg_4623) + signed(mul_ln1118_19_reg_4629));
    add_ln1192_9_fu_1357_p2 <= std_logic_vector(signed(sext_ln703_9_fu_1350_p1) + signed(sext_ln703_8_fu_1347_p1));
    add_ln1192_fu_1229_p2 <= std_logic_vector(signed(mul_ln1118_2_reg_4555) + signed(mul_ln1118_3_reg_4561));
    add_ln214_fu_750_p2 <= std_logic_vector(signed(ap_const_lv8_FF) + signed(group_V_reg_4083_pp0_iter1_reg));
    add_ln415_10_fu_2567_p2 <= std_logic_vector(signed(sext_ln708_5_fu_2547_p1) + signed(zext_ln415_10_fu_2563_p1));
    add_ln415_11_fu_2610_p2 <= std_logic_vector(unsigned(trunc_ln708_10_fu_2585_p4) + unsigned(zext_ln415_11_fu_2606_p1));
    add_ln415_12_fu_2657_p2 <= std_logic_vector(signed(sext_ln708_6_fu_2637_p1) + signed(zext_ln415_12_fu_2653_p1));
    add_ln415_13_fu_2700_p2 <= std_logic_vector(unsigned(trunc_ln708_12_fu_2675_p4) + unsigned(zext_ln415_13_fu_2696_p1));
    add_ln415_14_fu_2747_p2 <= std_logic_vector(signed(sext_ln708_7_fu_2727_p1) + signed(zext_ln415_14_fu_2743_p1));
    add_ln415_15_fu_2790_p2 <= std_logic_vector(unsigned(trunc_ln708_14_fu_2765_p4) + unsigned(zext_ln415_15_fu_2786_p1));
    add_ln415_1_fu_2160_p2 <= std_logic_vector(unsigned(trunc_ln708_1_fu_2135_p4) + unsigned(zext_ln415_1_fu_2156_p1));
    add_ln415_2_fu_2207_p2 <= std_logic_vector(signed(sext_ln708_1_fu_2187_p1) + signed(zext_ln415_2_fu_2203_p1));
    add_ln415_3_fu_2250_p2 <= std_logic_vector(unsigned(trunc_ln708_3_fu_2225_p4) + unsigned(zext_ln415_3_fu_2246_p1));
    add_ln415_4_fu_2297_p2 <= std_logic_vector(signed(sext_ln708_2_fu_2277_p1) + signed(zext_ln415_4_fu_2293_p1));
    add_ln415_5_fu_2340_p2 <= std_logic_vector(unsigned(trunc_ln708_5_fu_2315_p4) + unsigned(zext_ln415_5_fu_2336_p1));
    add_ln415_6_fu_2387_p2 <= std_logic_vector(signed(sext_ln708_3_fu_2367_p1) + signed(zext_ln415_6_fu_2383_p1));
    add_ln415_7_fu_2430_p2 <= std_logic_vector(unsigned(trunc_ln708_7_fu_2405_p4) + unsigned(zext_ln415_7_fu_2426_p1));
    add_ln415_8_fu_2477_p2 <= std_logic_vector(signed(sext_ln708_4_fu_2457_p1) + signed(zext_ln415_8_fu_2473_p1));
    add_ln415_9_fu_2520_p2 <= std_logic_vector(unsigned(trunc_ln708_9_fu_2495_p4) + unsigned(zext_ln415_9_fu_2516_p1));
    add_ln415_fu_2117_p2 <= std_logic_vector(signed(sext_ln708_fu_2097_p1) + signed(zext_ln415_fu_2113_p1));
    add_ln700_fu_584_p2 <= std_logic_vector(unsigned(ap_const_lv8_1) + unsigned(cycle_V));
    add_ln703_10_fu_965_p2 <= std_logic_vector(unsigned(shl_ln703_s_fu_958_p3) + unsigned(tmp_25_reg_4220));
    add_ln703_11_fu_977_p2 <= std_logic_vector(unsigned(shl_ln703_10_fu_970_p3) + unsigned(tmp_25_reg_4220));
    add_ln703_12_fu_989_p2 <= std_logic_vector(unsigned(shl_ln703_11_fu_982_p3) + unsigned(tmp_26_reg_4226));
    add_ln703_13_fu_1001_p2 <= std_logic_vector(unsigned(shl_ln703_12_fu_994_p3) + unsigned(tmp_26_reg_4226));
    add_ln703_14_fu_1013_p2 <= std_logic_vector(unsigned(shl_ln703_13_fu_1006_p3) + unsigned(tmp_27_reg_4232));
    add_ln703_15_fu_1025_p2 <= std_logic_vector(unsigned(shl_ln703_14_fu_1018_p3) + unsigned(tmp_27_reg_4232));
    add_ln703_1_fu_857_p2 <= std_logic_vector(unsigned(shl_ln703_1_fu_850_p3) + unsigned(trunc_ln1265_reg_4190));
    add_ln703_2_fu_869_p2 <= std_logic_vector(unsigned(shl_ln703_2_fu_862_p3) + unsigned(tmp_10_reg_4196));
    add_ln703_3_fu_881_p2 <= std_logic_vector(unsigned(shl_ln703_3_fu_874_p3) + unsigned(tmp_10_reg_4196));
    add_ln703_4_fu_893_p2 <= std_logic_vector(unsigned(shl_ln703_4_fu_886_p3) + unsigned(tmp_17_reg_4202));
    add_ln703_5_fu_905_p2 <= std_logic_vector(unsigned(shl_ln703_5_fu_898_p3) + unsigned(tmp_17_reg_4202));
    add_ln703_6_fu_917_p2 <= std_logic_vector(unsigned(shl_ln703_6_fu_910_p3) + unsigned(tmp_23_reg_4208));
    add_ln703_7_fu_929_p2 <= std_logic_vector(unsigned(shl_ln703_7_fu_922_p3) + unsigned(tmp_23_reg_4208));
    add_ln703_8_fu_941_p2 <= std_logic_vector(unsigned(shl_ln703_8_fu_934_p3) + unsigned(tmp_24_reg_4214));
    add_ln703_9_fu_953_p2 <= std_logic_vector(unsigned(shl_ln703_9_fu_946_p3) + unsigned(tmp_24_reg_4214));
    add_ln703_fu_845_p2 <= std_logic_vector(unsigned(shl_ln_fu_838_p3) + unsigned(trunc_ln1265_reg_4190));
    and_ln415_10_fu_2331_p2 <= (tmp_66_fu_2324_p3 and icmp_ln412_5_reg_4983);
    and_ln415_11_fu_2421_p2 <= (tmp_74_fu_2414_p3 and icmp_ln412_7_reg_4993);
    and_ln415_12_fu_2511_p2 <= (tmp_82_fu_2504_p3 and icmp_ln412_9_reg_5003);
    and_ln415_13_fu_2601_p2 <= (tmp_90_fu_2594_p3 and icmp_ln412_11_reg_5013);
    and_ln415_14_fu_2691_p2 <= (tmp_98_fu_2684_p3 and icmp_ln412_13_reg_5023);
    and_ln415_15_fu_2781_p2 <= (tmp_106_fu_2774_p3 and icmp_ln412_15_reg_5033);
    and_ln415_1_fu_2151_p2 <= (tmp_29_fu_2144_p3 and icmp_ln412_1_reg_4963);
    and_ln415_2_fu_2288_p2 <= (tmp_62_fu_2281_p3 and icmp_ln412_4_reg_4978);
    and_ln415_3_fu_2378_p2 <= (tmp_70_fu_2371_p3 and icmp_ln412_6_reg_4988);
    and_ln415_4_fu_2468_p2 <= (tmp_78_fu_2461_p3 and icmp_ln412_8_reg_4998);
    and_ln415_5_fu_2558_p2 <= (tmp_86_fu_2551_p3 and icmp_ln412_10_reg_5008);
    and_ln415_6_fu_2648_p2 <= (tmp_94_fu_2641_p3 and icmp_ln412_12_reg_5018);
    and_ln415_7_fu_2738_p2 <= (tmp_102_fu_2731_p3 and icmp_ln412_14_reg_5028);
    and_ln415_8_fu_2198_p2 <= (tmp_40_fu_2191_p3 and icmp_ln412_2_reg_4968);
    and_ln415_9_fu_2241_p2 <= (tmp_52_fu_2234_p3 and icmp_ln412_3_reg_4973);
    and_ln415_fu_2108_p2 <= (tmp_9_fu_2101_p3 and icmp_ln412_reg_4958);
    and_ln746_10_fu_3063_p2 <= (xor_ln785_5_fu_3058_p2 and tmp_87_reg_5214);
    and_ln746_11_fu_3088_p2 <= (xor_ln785_13_fu_3083_p2 and tmp_91_reg_5231);
    and_ln746_12_fu_3113_p2 <= (xor_ln785_6_fu_3108_p2 and tmp_95_reg_5248);
    and_ln746_13_fu_3138_p2 <= (xor_ln785_14_fu_3133_p2 and tmp_99_reg_5265);
    and_ln746_14_fu_3163_p2 <= (xor_ln785_7_fu_3158_p2 and tmp_103_reg_5282);
    and_ln746_15_fu_3188_p2 <= (xor_ln785_15_fu_3183_p2 and tmp_107_reg_5299);
    and_ln746_1_fu_2838_p2 <= (xor_ln785_1_fu_2833_p2 and tmp_30_reg_5061);
    and_ln746_2_fu_2863_p2 <= (xor_ln785_8_fu_2858_p2 and tmp_42_reg_5078);
    and_ln746_3_fu_2888_p2 <= (xor_ln785_9_fu_2883_p2 and tmp_54_reg_5095);
    and_ln746_4_fu_2913_p2 <= (xor_ln785_2_fu_2908_p2 and tmp_63_reg_5112);
    and_ln746_5_fu_2938_p2 <= (xor_ln785_10_fu_2933_p2 and tmp_67_reg_5129);
    and_ln746_6_fu_2963_p2 <= (xor_ln785_3_fu_2958_p2 and tmp_71_reg_5146);
    and_ln746_7_fu_2988_p2 <= (xor_ln785_11_fu_2983_p2 and tmp_75_reg_5163);
    and_ln746_8_fu_3013_p2 <= (xor_ln785_4_fu_3008_p2 and tmp_79_reg_5180);
    and_ln746_9_fu_3038_p2 <= (xor_ln785_12_fu_3033_p2 and tmp_83_reg_5197);
    and_ln746_fu_2813_p2 <= (xor_ln785_fu_2808_p2 and tmp_14_reg_5044);
    and_ln783_10_fu_2948_p2 <= (tmp_67_reg_5129 and icmp_ln790_10_fu_2943_p2);
    and_ln783_11_fu_2953_p2 <= (tmp_64_reg_4782_pp0_iter24_reg and and_ln783_10_fu_2948_p2);
    and_ln783_12_fu_2973_p2 <= (tmp_71_reg_5146 and icmp_ln790_3_fu_2968_p2);
    and_ln783_13_fu_2978_p2 <= (tmp_68_reg_4797_pp0_iter24_reg and and_ln783_12_fu_2973_p2);
    and_ln783_14_fu_2998_p2 <= (tmp_75_reg_5163 and icmp_ln790_11_fu_2993_p2);
    and_ln783_15_fu_3003_p2 <= (tmp_72_reg_4816_pp0_iter24_reg and and_ln783_14_fu_2998_p2);
    and_ln783_16_fu_3023_p2 <= (tmp_79_reg_5180 and icmp_ln790_4_fu_3018_p2);
    and_ln783_17_fu_3028_p2 <= (tmp_76_reg_4831_pp0_iter24_reg and and_ln783_16_fu_3023_p2);
    and_ln783_18_fu_3048_p2 <= (tmp_83_reg_5197 and icmp_ln790_12_fu_3043_p2);
    and_ln783_19_fu_3053_p2 <= (tmp_80_reg_4850_pp0_iter24_reg and and_ln783_18_fu_3048_p2);
    and_ln783_1_fu_2828_p2 <= (tmp_6_reg_4695_pp0_iter24_reg and and_ln783_fu_2823_p2);
    and_ln783_20_fu_3073_p2 <= (tmp_87_reg_5214 and icmp_ln790_5_fu_3068_p2);
    and_ln783_21_fu_3078_p2 <= (tmp_84_reg_4865_pp0_iter24_reg and and_ln783_20_fu_3073_p2);
    and_ln783_22_fu_3098_p2 <= (tmp_91_reg_5231 and icmp_ln790_13_fu_3093_p2);
    and_ln783_23_fu_3103_p2 <= (tmp_88_reg_4884_pp0_iter24_reg and and_ln783_22_fu_3098_p2);
    and_ln783_24_fu_3123_p2 <= (tmp_95_reg_5248 and icmp_ln790_6_fu_3118_p2);
    and_ln783_25_fu_3128_p2 <= (tmp_92_reg_4899_pp0_iter24_reg and and_ln783_24_fu_3123_p2);
    and_ln783_26_fu_3148_p2 <= (tmp_99_reg_5265 and icmp_ln790_14_fu_3143_p2);
    and_ln783_27_fu_3153_p2 <= (tmp_96_reg_4918_pp0_iter24_reg and and_ln783_26_fu_3148_p2);
    and_ln783_28_fu_3173_p2 <= (tmp_103_reg_5282 and icmp_ln790_7_fu_3168_p2);
    and_ln783_29_fu_3178_p2 <= (tmp_100_reg_4933_pp0_iter24_reg and and_ln783_28_fu_3173_p2);
    and_ln783_2_fu_2848_p2 <= (tmp_30_reg_5061 and icmp_ln790_1_fu_2843_p2);
    and_ln783_30_fu_3198_p2 <= (tmp_107_reg_5299 and icmp_ln790_15_fu_3193_p2);
    and_ln783_31_fu_3203_p2 <= (tmp_104_reg_4952_pp0_iter24_reg and and_ln783_30_fu_3198_p2);
    and_ln783_3_fu_2853_p2 <= (tmp_16_reg_4714_pp0_iter24_reg and and_ln783_2_fu_2848_p2);
    and_ln783_4_fu_2873_p2 <= (tmp_42_reg_5078 and icmp_ln790_8_fu_2868_p2);
    and_ln783_5_fu_2878_p2 <= (tmp_34_reg_4729_pp0_iter24_reg and and_ln783_4_fu_2873_p2);
    and_ln783_6_fu_2898_p2 <= (tmp_54_reg_5095 and icmp_ln790_9_fu_2893_p2);
    and_ln783_7_fu_2903_p2 <= (tmp_46_reg_4748_pp0_iter24_reg and and_ln783_6_fu_2898_p2);
    and_ln783_8_fu_2923_p2 <= (tmp_63_reg_5112 and icmp_ln790_2_fu_2918_p2);
    and_ln783_9_fu_2928_p2 <= (tmp_58_reg_4763_pp0_iter24_reg and and_ln783_8_fu_2923_p2);
    and_ln783_fu_2823_p2 <= (tmp_14_reg_5044 and icmp_ln790_fu_2818_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter27, regslice_forward_res_out_data_V_U_apdone_blk, res_in_TVALID_int)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_enable_reg_pp0_iter27 = ap_const_logic_1) and (regslice_forward_res_out_data_V_U_apdone_blk = ap_const_logic_1)) or ((res_in_TVALID_int = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter26, ap_enable_reg_pp0_iter27, regslice_forward_res_out_data_V_U_apdone_blk, res_in_TVALID_int, res_out_TREADY_int)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter27 = ap_const_logic_1) and ((res_out_TREADY_int = ap_const_logic_0) or (regslice_forward_res_out_data_V_U_apdone_blk = ap_const_logic_1))) or ((res_out_TREADY_int = ap_const_logic_0) and (ap_enable_reg_pp0_iter26 = ap_const_logic_1)) or ((res_in_TVALID_int = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp124_assign_proc : process(ap_enable_reg_pp0_iter26, ap_enable_reg_pp0_iter27, regslice_forward_res_out_data_V_U_apdone_blk, res_in_TVALID_int, res_out_TREADY_int)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp124 <= (((ap_enable_reg_pp0_iter27 = ap_const_logic_1) and ((res_out_TREADY_int = ap_const_logic_0) or (regslice_forward_res_out_data_V_U_apdone_blk = ap_const_logic_1))) or ((res_out_TREADY_int = ap_const_logic_0) and (ap_enable_reg_pp0_iter26 = ap_const_logic_1)) or ((res_in_TVALID_int = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp125_assign_proc : process(ap_enable_reg_pp0_iter26, ap_enable_reg_pp0_iter27, regslice_forward_res_out_data_V_U_apdone_blk, res_in_TVALID_int, res_out_TREADY_int)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp125 <= (((ap_enable_reg_pp0_iter27 = ap_const_logic_1) and ((res_out_TREADY_int = ap_const_logic_0) or (regslice_forward_res_out_data_V_U_apdone_blk = ap_const_logic_1))) or ((res_out_TREADY_int = ap_const_logic_0) and (ap_enable_reg_pp0_iter26 = ap_const_logic_1)) or ((res_in_TVALID_int = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp126_assign_proc : process(ap_enable_reg_pp0_iter26, ap_enable_reg_pp0_iter27, regslice_forward_res_out_data_V_U_apdone_blk, res_in_TVALID_int, res_out_TREADY_int)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp126 <= (((ap_enable_reg_pp0_iter27 = ap_const_logic_1) and ((res_out_TREADY_int = ap_const_logic_0) or (regslice_forward_res_out_data_V_U_apdone_blk = ap_const_logic_1))) or ((res_out_TREADY_int = ap_const_logic_0) and (ap_enable_reg_pp0_iter26 = ap_const_logic_1)) or ((res_in_TVALID_int = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp127_assign_proc : process(ap_enable_reg_pp0_iter26, ap_enable_reg_pp0_iter27, regslice_forward_res_out_data_V_U_apdone_blk, res_in_TVALID_int, res_out_TREADY_int)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp127 <= (((ap_enable_reg_pp0_iter27 = ap_const_logic_1) and ((res_out_TREADY_int = ap_const_logic_0) or (regslice_forward_res_out_data_V_U_apdone_blk = ap_const_logic_1))) or ((res_out_TREADY_int = ap_const_logic_0) and (ap_enable_reg_pp0_iter26 = ap_const_logic_1)) or ((res_in_TVALID_int = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp128_assign_proc : process(ap_enable_reg_pp0_iter26, ap_enable_reg_pp0_iter27, regslice_forward_res_out_data_V_U_apdone_blk, res_in_TVALID_int, res_out_TREADY_int)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp128 <= (((ap_enable_reg_pp0_iter27 = ap_const_logic_1) and ((res_out_TREADY_int = ap_const_logic_0) or (regslice_forward_res_out_data_V_U_apdone_blk = ap_const_logic_1))) or ((res_out_TREADY_int = ap_const_logic_0) and (ap_enable_reg_pp0_iter26 = ap_const_logic_1)) or ((res_in_TVALID_int = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp129_assign_proc : process(ap_enable_reg_pp0_iter26, ap_enable_reg_pp0_iter27, regslice_forward_res_out_data_V_U_apdone_blk, res_in_TVALID_int, res_out_TREADY_int)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp129 <= (((ap_enable_reg_pp0_iter27 = ap_const_logic_1) and ((res_out_TREADY_int = ap_const_logic_0) or (regslice_forward_res_out_data_V_U_apdone_blk = ap_const_logic_1))) or ((res_out_TREADY_int = ap_const_logic_0) and (ap_enable_reg_pp0_iter26 = ap_const_logic_1)) or ((res_in_TVALID_int = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp130_assign_proc : process(ap_enable_reg_pp0_iter26, ap_enable_reg_pp0_iter27, regslice_forward_res_out_data_V_U_apdone_blk, res_in_TVALID_int, res_out_TREADY_int)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp130 <= (((ap_enable_reg_pp0_iter27 = ap_const_logic_1) and ((res_out_TREADY_int = ap_const_logic_0) or (regslice_forward_res_out_data_V_U_apdone_blk = ap_const_logic_1))) or ((res_out_TREADY_int = ap_const_logic_0) and (ap_enable_reg_pp0_iter26 = ap_const_logic_1)) or ((res_in_TVALID_int = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp131_assign_proc : process(ap_enable_reg_pp0_iter26, ap_enable_reg_pp0_iter27, regslice_forward_res_out_data_V_U_apdone_blk, res_in_TVALID_int, res_out_TREADY_int)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp131 <= (((ap_enable_reg_pp0_iter27 = ap_const_logic_1) and ((res_out_TREADY_int = ap_const_logic_0) or (regslice_forward_res_out_data_V_U_apdone_blk = ap_const_logic_1))) or ((res_out_TREADY_int = ap_const_logic_0) and (ap_enable_reg_pp0_iter26 = ap_const_logic_1)) or ((res_in_TVALID_int = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter26, ap_enable_reg_pp0_iter27, regslice_forward_res_out_data_V_U_apdone_blk, res_in_TVALID_int, res_out_TREADY_int)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter27 = ap_const_logic_1) and ((res_out_TREADY_int = ap_const_logic_0) or (regslice_forward_res_out_data_V_U_apdone_blk = ap_const_logic_1))) or ((res_out_TREADY_int = ap_const_logic_0) and (ap_enable_reg_pp0_iter26 = ap_const_logic_1)) or ((res_in_TVALID_int = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1)));
    end process;

        ap_block_state10_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call129 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call203 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call277 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call351 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call425 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call499 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call55 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call574 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call129 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call203 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call277 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call351 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call425 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call499 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call55 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call574 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call129 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call203 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call277 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call351 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call425 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call499 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call55 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call574 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call129 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call203 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call277 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call351 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call425 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call499 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call55 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call574 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call129 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call203 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call277 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call351 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call425 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call499 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call55 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call574 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call129 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call203 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call277 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call351 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call425 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call499 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call55 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call574 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15_ignore_call129 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15_ignore_call203 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15_ignore_call277 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15_ignore_call351 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15_ignore_call425 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15_ignore_call499 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15_ignore_call55 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15_ignore_call574 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16_ignore_call129 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16_ignore_call203 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16_ignore_call277 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16_ignore_call351 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16_ignore_call425 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16_ignore_call499 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16_ignore_call55 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16_ignore_call574 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter17_ignore_call129 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter17_ignore_call203 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter17_ignore_call277 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter17_ignore_call351 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter17_ignore_call425 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter17_ignore_call499 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter17_ignore_call55 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter17_ignore_call574 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter18 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter18_ignore_call129 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter18_ignore_call203 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter18_ignore_call277 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter18_ignore_call351 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter18_ignore_call425 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter18_ignore_call499 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter18_ignore_call55 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter18_ignore_call574 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state1_pp0_stage0_iter0_assign_proc : process(res_in_TVALID_int)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (res_in_TVALID_int = ap_const_logic_0);
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call129_assign_proc : process(res_in_TVALID_int)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call129 <= (res_in_TVALID_int = ap_const_logic_0);
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call203_assign_proc : process(res_in_TVALID_int)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call203 <= (res_in_TVALID_int = ap_const_logic_0);
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call277_assign_proc : process(res_in_TVALID_int)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call277 <= (res_in_TVALID_int = ap_const_logic_0);
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call351_assign_proc : process(res_in_TVALID_int)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call351 <= (res_in_TVALID_int = ap_const_logic_0);
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call425_assign_proc : process(res_in_TVALID_int)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call425 <= (res_in_TVALID_int = ap_const_logic_0);
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call499_assign_proc : process(res_in_TVALID_int)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call499 <= (res_in_TVALID_int = ap_const_logic_0);
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call55_assign_proc : process(res_in_TVALID_int)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call55 <= (res_in_TVALID_int = ap_const_logic_0);
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call574_assign_proc : process(res_in_TVALID_int)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call574 <= (res_in_TVALID_int = ap_const_logic_0);
    end process;

        ap_block_state20_pp0_stage0_iter19 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage0_iter19_ignore_call129 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage0_iter19_ignore_call203 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage0_iter19_ignore_call277 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage0_iter19_ignore_call351 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage0_iter19_ignore_call425 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage0_iter19_ignore_call499 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage0_iter19_ignore_call55 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage0_iter19_ignore_call574 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter20 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter20_ignore_call129 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter20_ignore_call203 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter20_ignore_call277 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter20_ignore_call351 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter20_ignore_call425 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter20_ignore_call499 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter20_ignore_call55 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter20_ignore_call574 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage0_iter21 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage0_iter21_ignore_call129 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage0_iter21_ignore_call203 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage0_iter21_ignore_call277 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage0_iter21_ignore_call351 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage0_iter21_ignore_call425 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage0_iter21_ignore_call499 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage0_iter21_ignore_call55 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage0_iter21_ignore_call574 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage0_iter22 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage0_iter22_ignore_call129 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage0_iter22_ignore_call203 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage0_iter22_ignore_call277 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage0_iter22_ignore_call351 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage0_iter22_ignore_call425 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage0_iter22_ignore_call499 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage0_iter22_ignore_call55 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage0_iter22_ignore_call574 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage0_iter23 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage0_iter23_ignore_call129 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage0_iter23_ignore_call203 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage0_iter23_ignore_call277 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage0_iter23_ignore_call351 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage0_iter23_ignore_call425 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage0_iter23_ignore_call499 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage0_iter23_ignore_call55 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage0_iter23_ignore_call574 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage0_iter24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage0_iter24_ignore_call129 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage0_iter24_ignore_call203 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage0_iter24_ignore_call277 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage0_iter24_ignore_call351 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage0_iter24_ignore_call425 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage0_iter24_ignore_call499 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage0_iter24_ignore_call55 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage0_iter24_ignore_call574 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage0_iter25 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage0_iter25_ignore_call129 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage0_iter25_ignore_call203 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage0_iter25_ignore_call277 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage0_iter25_ignore_call351 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage0_iter25_ignore_call425 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage0_iter25_ignore_call499 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage0_iter25_ignore_call55 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage0_iter25_ignore_call574 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage0_iter26 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage0_iter26_ignore_call129 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage0_iter26_ignore_call203 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage0_iter26_ignore_call277 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage0_iter26_ignore_call351 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage0_iter26_ignore_call425 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage0_iter26_ignore_call499 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage0_iter26_ignore_call55 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage0_iter26_ignore_call574 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state28_pp0_stage0_iter27_assign_proc : process(regslice_forward_res_out_data_V_U_apdone_blk)
    begin
                ap_block_state28_pp0_stage0_iter27 <= (regslice_forward_res_out_data_V_U_apdone_blk = ap_const_logic_1);
    end process;


    ap_block_state28_pp0_stage0_iter27_ignore_call129_assign_proc : process(regslice_forward_res_out_data_V_U_apdone_blk)
    begin
                ap_block_state28_pp0_stage0_iter27_ignore_call129 <= (regslice_forward_res_out_data_V_U_apdone_blk = ap_const_logic_1);
    end process;


    ap_block_state28_pp0_stage0_iter27_ignore_call203_assign_proc : process(regslice_forward_res_out_data_V_U_apdone_blk)
    begin
                ap_block_state28_pp0_stage0_iter27_ignore_call203 <= (regslice_forward_res_out_data_V_U_apdone_blk = ap_const_logic_1);
    end process;


    ap_block_state28_pp0_stage0_iter27_ignore_call277_assign_proc : process(regslice_forward_res_out_data_V_U_apdone_blk)
    begin
                ap_block_state28_pp0_stage0_iter27_ignore_call277 <= (regslice_forward_res_out_data_V_U_apdone_blk = ap_const_logic_1);
    end process;


    ap_block_state28_pp0_stage0_iter27_ignore_call351_assign_proc : process(regslice_forward_res_out_data_V_U_apdone_blk)
    begin
                ap_block_state28_pp0_stage0_iter27_ignore_call351 <= (regslice_forward_res_out_data_V_U_apdone_blk = ap_const_logic_1);
    end process;


    ap_block_state28_pp0_stage0_iter27_ignore_call425_assign_proc : process(regslice_forward_res_out_data_V_U_apdone_blk)
    begin
                ap_block_state28_pp0_stage0_iter27_ignore_call425 <= (regslice_forward_res_out_data_V_U_apdone_blk = ap_const_logic_1);
    end process;


    ap_block_state28_pp0_stage0_iter27_ignore_call499_assign_proc : process(regslice_forward_res_out_data_V_U_apdone_blk)
    begin
                ap_block_state28_pp0_stage0_iter27_ignore_call499 <= (regslice_forward_res_out_data_V_U_apdone_blk = ap_const_logic_1);
    end process;


    ap_block_state28_pp0_stage0_iter27_ignore_call55_assign_proc : process(regslice_forward_res_out_data_V_U_apdone_blk)
    begin
                ap_block_state28_pp0_stage0_iter27_ignore_call55 <= (regslice_forward_res_out_data_V_U_apdone_blk = ap_const_logic_1);
    end process;


    ap_block_state28_pp0_stage0_iter27_ignore_call574_assign_proc : process(regslice_forward_res_out_data_V_U_apdone_blk)
    begin
                ap_block_state28_pp0_stage0_iter27_ignore_call574 <= (regslice_forward_res_out_data_V_U_apdone_blk = ap_const_logic_1);
    end process;

        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call129 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call203 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call277 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call351 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call425 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call499 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call55 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call574 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call129 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call203 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call277 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call351 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call425 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call499 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call55 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call574 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call129 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call203 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call277 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call351 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call425 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call499 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call55 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call574 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call129 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call203 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call277 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call351 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call425 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call499 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call55 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call574 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call129 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call203 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call277 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call351 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call425 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call499 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call55 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call574 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call129 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call203 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call277 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call351 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call425 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call499 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call55 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call574 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call129 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call203 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call277 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call351 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call425 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call499 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call55 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call574 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call129 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call203 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call277 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call351 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call425 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call499 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call55 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call574 <= not((ap_const_boolean_1 = ap_const_boolean_1));
    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter26, ap_enable_reg_pp0_iter27, ap_enable_reg_pp0_iter22, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, ap_enable_reg_pp0_iter19, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter23, ap_enable_reg_pp0_iter24, ap_enable_reg_pp0_iter25)
    begin
        if (((ap_enable_reg_pp0_iter22 = ap_const_logic_0) and (ap_enable_reg_pp0_iter27 = ap_const_logic_0) and (ap_enable_reg_pp0_iter26 = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter25 = ap_const_logic_0) and (ap_enable_reg_pp0_iter24 = ap_const_logic_0) and (ap_enable_reg_pp0_iter23 = ap_const_logic_0) and (ap_enable_reg_pp0_iter21 = ap_const_logic_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_0) and (ap_enable_reg_pp0_iter19 = ap_const_logic_0) and (ap_enable_reg_pp0_iter18 = ap_const_logic_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_0) and (ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_reset_idle_pp0 <= ap_const_logic_0;

    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;


    ap_rst_n_s_axi_clk_inv_assign_proc : process(ap_rst_n_s_axi_clk)
    begin
                ap_rst_n_s_axi_clk_inv <= not(ap_rst_n_s_axi_clk);
    end process;


    ap_sig_allocacmp_acc_phases_V_load_assign_proc : process(acc_phases_V, ap_block_pp0_stage0, ap_enable_reg_pp0_iter4, tmp_28_fu_1030_p9)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_sig_allocacmp_acc_phases_V_load <= tmp_28_fu_1030_p9;
        else 
            ap_sig_allocacmp_acc_phases_V_load <= acc_phases_V;
        end if; 
    end process;

    data_in_data_0_V_fu_413_p1 <= res_in_TDATA_int(16 - 1 downto 0);
    data_out_data_0_V_fu_3235_p3 <= 
        select_ln340_fu_3222_p3 when (or_ln340_1_fu_3217_p2(0) = '1') else 
        select_ln388_fu_3229_p3;
    data_out_data_10_V_fu_3585_p3 <= 
        select_ln340_5_fu_3572_p3 when (or_ln340_23_fu_3567_p2(0) = '1') else 
        select_ln388_5_fu_3579_p3;
    data_out_data_1_V_fu_3270_p3 <= 
        select_ln340_1_fu_3257_p3 when (or_ln340_3_fu_3252_p2(0) = '1') else 
        select_ln388_1_fu_3264_p3;
    data_out_data_2_V_fu_3305_p3 <= 
        select_ln340_8_fu_3292_p3 when (or_ln340_9_fu_3287_p2(0) = '1') else 
        select_ln388_8_fu_3299_p3;
    data_out_data_3_V_fu_3340_p3 <= 
        select_ln340_9_fu_3327_p3 when (or_ln340_11_fu_3322_p2(0) = '1') else 
        select_ln388_9_fu_3334_p3;
    data_out_data_4_V_fu_3375_p3 <= 
        select_ln340_2_fu_3362_p3 when (or_ln340_13_fu_3357_p2(0) = '1') else 
        select_ln388_2_fu_3369_p3;
    data_out_data_5_V_fu_3410_p3 <= 
        select_ln340_10_fu_3397_p3 when (or_ln340_15_fu_3392_p2(0) = '1') else 
        select_ln388_10_fu_3404_p3;
    data_out_data_6_V_fu_3445_p3 <= 
        select_ln340_3_fu_3432_p3 when (or_ln340_17_fu_3427_p2(0) = '1') else 
        select_ln388_3_fu_3439_p3;
    data_out_data_7_V_fu_3480_p3 <= 
        select_ln340_11_fu_3467_p3 when (or_ln340_19_fu_3462_p2(0) = '1') else 
        select_ln388_11_fu_3474_p3;
    data_out_data_8_V_fu_3515_p3 <= 
        select_ln340_4_fu_3502_p3 when (or_ln340_20_fu_3497_p2(0) = '1') else 
        select_ln388_4_fu_3509_p3;
    data_out_data_9_V_fu_3550_p3 <= 
        select_ln340_12_fu_3537_p3 when (or_ln340_22_fu_3532_p2(0) = '1') else 
        select_ln388_12_fu_3544_p3;
    group_V_fu_571_p0 <= (0=>generate_tlast, others=>'-');
    group_V_fu_571_p3 <= 
        cycle_V when (group_V_fu_571_p0(0) = '1') else 
        res_in_TUSER_int;

    grp_fu_3811_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_3811_ce <= ap_const_logic_1;
        else 
            grp_fu_3811_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3811_p0 <= sext_ln1116_fu_1120_p1(16 - 1 downto 0);
    grp_fu_3811_p1 <= sext_ln1118_fu_1123_p1(16 - 1 downto 0);

    grp_fu_3817_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_3817_ce <= ap_const_logic_1;
        else 
            grp_fu_3817_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3817_p0 <= sext_ln1116_fu_1120_p1(16 - 1 downto 0);

    grp_fu_3823_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_3823_ce <= ap_const_logic_1;
        else 
            grp_fu_3823_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3823_p1 <= sext_ln1118_fu_1123_p1(16 - 1 downto 0);

    grp_fu_3829_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_3829_ce <= ap_const_logic_1;
        else 
            grp_fu_3829_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3829_p0 <= sext_ln1116_2_fu_1132_p1(16 - 1 downto 0);
    grp_fu_3829_p1 <= sext_ln1118_8_fu_1135_p1(16 - 1 downto 0);

    grp_fu_3835_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_3835_ce <= ap_const_logic_1;
        else 
            grp_fu_3835_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3835_p0 <= sext_ln1116_2_fu_1132_p1(16 - 1 downto 0);

    grp_fu_3841_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_3841_ce <= ap_const_logic_1;
        else 
            grp_fu_3841_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3841_p1 <= sext_ln1118_8_fu_1135_p1(16 - 1 downto 0);

    grp_fu_3847_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_3847_ce <= ap_const_logic_1;
        else 
            grp_fu_3847_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3847_p0 <= sext_ln1116_4_fu_1144_p1(16 - 1 downto 0);
    grp_fu_3847_p1 <= sext_ln1118_2_fu_1147_p1(16 - 1 downto 0);

    grp_fu_3853_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_3853_ce <= ap_const_logic_1;
        else 
            grp_fu_3853_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3853_p0 <= sext_ln1116_4_fu_1144_p1(16 - 1 downto 0);

    grp_fu_3859_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_3859_ce <= ap_const_logic_1;
        else 
            grp_fu_3859_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3859_p1 <= sext_ln1118_2_fu_1147_p1(16 - 1 downto 0);

    grp_fu_3865_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_3865_ce <= ap_const_logic_1;
        else 
            grp_fu_3865_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3865_p0 <= sext_ln1116_6_fu_1156_p1(16 - 1 downto 0);
    grp_fu_3865_p1 <= sext_ln1118_3_fu_1159_p1(16 - 1 downto 0);

    grp_fu_3871_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_3871_ce <= ap_const_logic_1;
        else 
            grp_fu_3871_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3871_p0 <= sext_ln1116_6_fu_1156_p1(16 - 1 downto 0);

    grp_fu_3877_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_3877_ce <= ap_const_logic_1;
        else 
            grp_fu_3877_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3877_p1 <= sext_ln1118_3_fu_1159_p1(16 - 1 downto 0);

    grp_fu_3883_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_3883_ce <= ap_const_logic_1;
        else 
            grp_fu_3883_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3883_p0 <= sext_ln1116_8_fu_1168_p1(16 - 1 downto 0);
    grp_fu_3883_p1 <= sext_ln1118_4_fu_1171_p1(16 - 1 downto 0);

    grp_fu_3889_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_3889_ce <= ap_const_logic_1;
        else 
            grp_fu_3889_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3889_p0 <= sext_ln1116_8_fu_1168_p1(16 - 1 downto 0);

    grp_fu_3895_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_3895_ce <= ap_const_logic_1;
        else 
            grp_fu_3895_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3895_p1 <= sext_ln1118_4_fu_1171_p1(16 - 1 downto 0);

    grp_fu_3901_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_3901_ce <= ap_const_logic_1;
        else 
            grp_fu_3901_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3901_p0 <= sext_ln1116_10_fu_1180_p1(16 - 1 downto 0);
    grp_fu_3901_p1 <= sext_ln1118_5_fu_1183_p1(16 - 1 downto 0);

    grp_fu_3907_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_3907_ce <= ap_const_logic_1;
        else 
            grp_fu_3907_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3907_p0 <= sext_ln1116_10_fu_1180_p1(16 - 1 downto 0);

    grp_fu_3913_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_3913_ce <= ap_const_logic_1;
        else 
            grp_fu_3913_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3913_p1 <= sext_ln1118_5_fu_1183_p1(16 - 1 downto 0);

    grp_fu_3919_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_3919_ce <= ap_const_logic_1;
        else 
            grp_fu_3919_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3919_p0 <= sext_ln1116_12_fu_1192_p1(16 - 1 downto 0);
    grp_fu_3919_p1 <= sext_ln1118_6_fu_1195_p1(16 - 1 downto 0);

    grp_fu_3925_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_3925_ce <= ap_const_logic_1;
        else 
            grp_fu_3925_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3925_p0 <= sext_ln1116_12_fu_1192_p1(16 - 1 downto 0);

    grp_fu_3931_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_3931_ce <= ap_const_logic_1;
        else 
            grp_fu_3931_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3931_p1 <= sext_ln1118_6_fu_1195_p1(16 - 1 downto 0);

    grp_fu_3937_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_3937_ce <= ap_const_logic_1;
        else 
            grp_fu_3937_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3937_p0 <= sext_ln1116_14_fu_1204_p1(16 - 1 downto 0);
    grp_fu_3937_p1 <= sext_ln1118_7_fu_1207_p1(16 - 1 downto 0);

    grp_fu_3943_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_3943_ce <= ap_const_logic_1;
        else 
            grp_fu_3943_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3943_p0 <= sext_ln1116_14_fu_1204_p1(16 - 1 downto 0);

    grp_fu_3949_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_3949_ce <= ap_const_logic_1;
        else 
            grp_fu_3949_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3949_p1 <= sext_ln1118_7_fu_1207_p1(16 - 1 downto 0);

    grp_fu_3955_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_3955_ce <= ap_const_logic_1;
        else 
            grp_fu_3955_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3955_p0 <= sext_ln1116_1_reg_4370(16 - 1 downto 0);
    grp_fu_3955_p1 <= sext_ln1118_1_reg_4376(16 - 1 downto 0);

    grp_fu_3961_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_3961_ce <= ap_const_logic_1;
        else 
            grp_fu_3961_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3961_p0 <= sext_ln1116_3_reg_4394(16 - 1 downto 0);
    grp_fu_3961_p1 <= sext_ln1118_9_reg_4400(16 - 1 downto 0);

    grp_fu_3967_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_3967_ce <= ap_const_logic_1;
        else 
            grp_fu_3967_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3967_p0 <= sext_ln1116_5_reg_4418(16 - 1 downto 0);
    grp_fu_3967_p1 <= sext_ln1118_10_reg_4424(16 - 1 downto 0);

    grp_fu_3973_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_3973_ce <= ap_const_logic_1;
        else 
            grp_fu_3973_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3973_p0 <= sext_ln1116_7_reg_4442(16 - 1 downto 0);
    grp_fu_3973_p1 <= sext_ln1118_11_reg_4448(16 - 1 downto 0);

    grp_fu_3979_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_3979_ce <= ap_const_logic_1;
        else 
            grp_fu_3979_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3979_p0 <= sext_ln1116_9_reg_4466(16 - 1 downto 0);
    grp_fu_3979_p1 <= sext_ln1118_12_reg_4472(16 - 1 downto 0);

    grp_fu_3985_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_3985_ce <= ap_const_logic_1;
        else 
            grp_fu_3985_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3985_p0 <= sext_ln1116_11_reg_4490(16 - 1 downto 0);
    grp_fu_3985_p1 <= sext_ln1118_13_reg_4496(16 - 1 downto 0);

    grp_fu_3991_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_3991_ce <= ap_const_logic_1;
        else 
            grp_fu_3991_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3991_p0 <= sext_ln1116_13_reg_4514(16 - 1 downto 0);
    grp_fu_3991_p1 <= sext_ln1118_14_reg_4520(16 - 1 downto 0);

    grp_fu_3997_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_3997_ce <= ap_const_logic_1;
        else 
            grp_fu_3997_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3997_p0 <= sext_ln1116_15_reg_4538(16 - 1 downto 0);
    grp_fu_3997_p1 <= sext_ln1118_15_reg_4544(16 - 1 downto 0);

    grp_phase_to_sincos_wLUT_fu_333_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp124)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp124))) then 
            grp_phase_to_sincos_wLUT_fu_333_ap_ce <= ap_const_logic_1;
        else 
            grp_phase_to_sincos_wLUT_fu_333_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_phase_to_sincos_wLUT_fu_333_ap_start <= grp_phase_to_sincos_wLUT_fu_333_ap_start_reg;

    grp_phase_to_sincos_wLUT_fu_342_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp125)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp125))) then 
            grp_phase_to_sincos_wLUT_fu_342_ap_ce <= ap_const_logic_1;
        else 
            grp_phase_to_sincos_wLUT_fu_342_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_phase_to_sincos_wLUT_fu_342_ap_start <= grp_phase_to_sincos_wLUT_fu_342_ap_start_reg;

    grp_phase_to_sincos_wLUT_fu_351_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp126)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp126))) then 
            grp_phase_to_sincos_wLUT_fu_351_ap_ce <= ap_const_logic_1;
        else 
            grp_phase_to_sincos_wLUT_fu_351_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_phase_to_sincos_wLUT_fu_351_ap_start <= grp_phase_to_sincos_wLUT_fu_351_ap_start_reg;

    grp_phase_to_sincos_wLUT_fu_360_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp127)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp127))) then 
            grp_phase_to_sincos_wLUT_fu_360_ap_ce <= ap_const_logic_1;
        else 
            grp_phase_to_sincos_wLUT_fu_360_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_phase_to_sincos_wLUT_fu_360_ap_start <= grp_phase_to_sincos_wLUT_fu_360_ap_start_reg;

    grp_phase_to_sincos_wLUT_fu_369_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp128)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp128))) then 
            grp_phase_to_sincos_wLUT_fu_369_ap_ce <= ap_const_logic_1;
        else 
            grp_phase_to_sincos_wLUT_fu_369_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_phase_to_sincos_wLUT_fu_369_ap_start <= grp_phase_to_sincos_wLUT_fu_369_ap_start_reg;

    grp_phase_to_sincos_wLUT_fu_378_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp129)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp129))) then 
            grp_phase_to_sincos_wLUT_fu_378_ap_ce <= ap_const_logic_1;
        else 
            grp_phase_to_sincos_wLUT_fu_378_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_phase_to_sincos_wLUT_fu_378_ap_start <= grp_phase_to_sincos_wLUT_fu_378_ap_start_reg;

    grp_phase_to_sincos_wLUT_fu_387_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp130)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp130))) then 
            grp_phase_to_sincos_wLUT_fu_387_ap_ce <= ap_const_logic_1;
        else 
            grp_phase_to_sincos_wLUT_fu_387_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_phase_to_sincos_wLUT_fu_387_ap_start <= grp_phase_to_sincos_wLUT_fu_387_ap_start_reg;

    grp_phase_to_sincos_wLUT_fu_396_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp131)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp131))) then 
            grp_phase_to_sincos_wLUT_fu_396_ap_ce <= ap_const_logic_1;
        else 
            grp_phase_to_sincos_wLUT_fu_396_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_phase_to_sincos_wLUT_fu_396_ap_start <= grp_phase_to_sincos_wLUT_fu_396_ap_start_reg;
    icmp_ln412_10_fu_1887_p2 <= "0" when (or_ln412_s_fu_1879_p3 = ap_const_lv16_0) else "1";
    icmp_ln412_11_fu_1926_p2 <= "0" when (or_ln412_10_fu_1918_p3 = ap_const_lv16_0) else "1";
    icmp_ln412_12_fu_1965_p2 <= "0" when (or_ln412_11_fu_1957_p3 = ap_const_lv16_0) else "1";
    icmp_ln412_13_fu_2004_p2 <= "0" when (or_ln412_12_fu_1996_p3 = ap_const_lv16_0) else "1";
    icmp_ln412_14_fu_2043_p2 <= "0" when (or_ln412_13_fu_2035_p3 = ap_const_lv16_0) else "1";
    icmp_ln412_15_fu_2082_p2 <= "0" when (or_ln412_14_fu_2074_p3 = ap_const_lv16_0) else "1";
    icmp_ln412_1_fu_1536_p2 <= "0" when (or_ln412_1_fu_1528_p3 = ap_const_lv16_0) else "1";
    icmp_ln412_2_fu_1575_p2 <= "0" when (or_ln412_2_fu_1567_p3 = ap_const_lv16_0) else "1";
    icmp_ln412_3_fu_1614_p2 <= "0" when (or_ln412_3_fu_1606_p3 = ap_const_lv16_0) else "1";
    icmp_ln412_4_fu_1653_p2 <= "0" when (or_ln412_4_fu_1645_p3 = ap_const_lv16_0) else "1";
    icmp_ln412_5_fu_1692_p2 <= "0" when (or_ln412_5_fu_1684_p3 = ap_const_lv16_0) else "1";
    icmp_ln412_6_fu_1731_p2 <= "0" when (or_ln412_6_fu_1723_p3 = ap_const_lv16_0) else "1";
    icmp_ln412_7_fu_1770_p2 <= "0" when (or_ln412_7_fu_1762_p3 = ap_const_lv16_0) else "1";
    icmp_ln412_8_fu_1809_p2 <= "0" when (or_ln412_8_fu_1801_p3 = ap_const_lv16_0) else "1";
    icmp_ln412_9_fu_1848_p2 <= "0" when (or_ln412_9_fu_1840_p3 = ap_const_lv16_0) else "1";
    icmp_ln412_fu_1497_p2 <= "0" when (or_ln_fu_1489_p3 = ap_const_lv16_0) else "1";
    icmp_ln790_10_fu_2943_p2 <= "1" when (trunc_ln790_5_reg_5135 = ap_const_lv15_0) else "0";
    icmp_ln790_11_fu_2993_p2 <= "1" when (trunc_ln790_7_reg_5169 = ap_const_lv15_0) else "0";
    icmp_ln790_12_fu_3043_p2 <= "1" when (trunc_ln790_9_reg_5203 = ap_const_lv15_0) else "0";
    icmp_ln790_13_fu_3093_p2 <= "1" when (trunc_ln790_11_reg_5237 = ap_const_lv15_0) else "0";
    icmp_ln790_14_fu_3143_p2 <= "1" when (trunc_ln790_13_reg_5271 = ap_const_lv15_0) else "0";
    icmp_ln790_15_fu_3193_p2 <= "1" when (trunc_ln790_15_reg_5305 = ap_const_lv15_0) else "0";
    icmp_ln790_1_fu_2843_p2 <= "1" when (trunc_ln790_1_reg_5067 = ap_const_lv15_0) else "0";
    icmp_ln790_2_fu_2918_p2 <= "1" when (trunc_ln790_4_reg_5118 = ap_const_lv15_0) else "0";
    icmp_ln790_3_fu_2968_p2 <= "1" when (trunc_ln790_6_reg_5152 = ap_const_lv15_0) else "0";
    icmp_ln790_4_fu_3018_p2 <= "1" when (trunc_ln790_8_reg_5186 = ap_const_lv15_0) else "0";
    icmp_ln790_5_fu_3068_p2 <= "1" when (trunc_ln790_10_reg_5220 = ap_const_lv15_0) else "0";
    icmp_ln790_6_fu_3118_p2 <= "1" when (trunc_ln790_12_reg_5254 = ap_const_lv15_0) else "0";
    icmp_ln790_7_fu_3168_p2 <= "1" when (trunc_ln790_14_reg_5288 = ap_const_lv15_0) else "0";
    icmp_ln790_8_fu_2868_p2 <= "1" when (trunc_ln790_2_reg_5084 = ap_const_lv15_0) else "0";
    icmp_ln790_9_fu_2893_p2 <= "1" when (trunc_ln790_3_reg_5101 = ap_const_lv15_0) else "0";
    icmp_ln790_fu_2818_p2 <= "1" when (trunc_ln790_reg_5050 = ap_const_lv15_0) else "0";
    or_ln340_10_fu_3313_p2 <= (and_ln783_7_reg_5355 or and_ln746_3_reg_5349);
    or_ln340_11_fu_3322_p2 <= (xor_ln340_9_fu_3317_p2 or and_ln746_3_reg_5349);
    or_ln340_12_fu_3348_p2 <= (and_ln783_9_reg_5368 or and_ln746_4_reg_5362);
    or_ln340_13_fu_3357_p2 <= (xor_ln340_2_fu_3352_p2 or and_ln746_4_reg_5362);
    or_ln340_14_fu_3383_p2 <= (and_ln783_11_reg_5381 or and_ln746_5_reg_5375);
    or_ln340_15_fu_3392_p2 <= (xor_ln340_10_fu_3387_p2 or and_ln746_5_reg_5375);
    or_ln340_16_fu_3418_p2 <= (and_ln783_13_reg_5394 or and_ln746_6_reg_5388);
    or_ln340_17_fu_3427_p2 <= (xor_ln340_3_fu_3422_p2 or and_ln746_6_reg_5388);
    or_ln340_18_fu_3453_p2 <= (and_ln783_15_reg_5407 or and_ln746_7_reg_5401);
    or_ln340_19_fu_3462_p2 <= (xor_ln340_11_fu_3457_p2 or and_ln746_7_reg_5401);
    or_ln340_1_fu_3217_p2 <= (xor_ln340_fu_3212_p2 or and_ln746_reg_5310);
    or_ln340_20_fu_3497_p2 <= (xor_ln340_4_fu_3492_p2 or and_ln746_8_reg_5414);
    or_ln340_21_fu_3523_p2 <= (and_ln783_19_reg_5433 or and_ln746_9_reg_5427);
    or_ln340_22_fu_3532_p2 <= (xor_ln340_12_fu_3527_p2 or and_ln746_9_reg_5427);
    or_ln340_23_fu_3567_p2 <= (xor_ln340_5_fu_3562_p2 or and_ln746_10_reg_5440);
    or_ln340_24_fu_3593_p2 <= (and_ln783_23_reg_5459 or and_ln746_11_reg_5453);
    or_ln340_25_fu_3602_p2 <= (xor_ln340_13_fu_3597_p2 or and_ln746_11_reg_5453);
    or_ln340_26_fu_3637_p2 <= (xor_ln340_6_fu_3632_p2 or and_ln746_12_reg_5466);
    or_ln340_27_fu_3663_p2 <= (and_ln783_27_reg_5485 or and_ln746_13_reg_5479);
    or_ln340_28_fu_3672_p2 <= (xor_ln340_14_fu_3667_p2 or and_ln746_13_reg_5479);
    or_ln340_29_fu_3707_p2 <= (xor_ln340_7_fu_3702_p2 or and_ln746_14_reg_5492);
    or_ln340_2_fu_3243_p2 <= (and_ln783_3_reg_5329 or and_ln746_1_reg_5323);
    or_ln340_30_fu_3733_p2 <= (and_ln783_31_reg_5511 or and_ln746_15_reg_5505);
    or_ln340_31_fu_3742_p2 <= (xor_ln340_15_fu_3737_p2 or and_ln746_15_reg_5505);
    or_ln340_3_fu_3252_p2 <= (xor_ln340_1_fu_3247_p2 or and_ln746_1_reg_5323);
    or_ln340_4_fu_3488_p2 <= (and_ln783_17_reg_5420 or and_ln746_8_reg_5414);
    or_ln340_5_fu_3558_p2 <= (and_ln783_21_reg_5446 or and_ln746_10_reg_5440);
    or_ln340_6_fu_3628_p2 <= (and_ln783_25_reg_5472 or and_ln746_12_reg_5466);
    or_ln340_7_fu_3698_p2 <= (and_ln783_29_reg_5498 or and_ln746_14_reg_5492);
    or_ln340_8_fu_3278_p2 <= (and_ln783_5_reg_5342 or and_ln746_2_reg_5336);
    or_ln340_9_fu_3287_p2 <= (xor_ln340_8_fu_3282_p2 or and_ln746_2_reg_5336);
    or_ln340_fu_3208_p2 <= (and_ln783_1_reg_5316 or and_ln746_reg_5310);
    or_ln412_10_fu_1918_p3 <= (tmp_47_fu_1909_p4 & or_ln412_25_fu_1903_p2);
    or_ln412_11_fu_1957_p3 <= (tmp_51_fu_1948_p4 & or_ln412_26_fu_1942_p2);
    or_ln412_12_fu_1996_p3 <= (tmp_53_fu_1987_p4 & or_ln412_27_fu_1981_p2);
    or_ln412_13_fu_2035_p3 <= (tmp_57_fu_2026_p4 & or_ln412_28_fu_2020_p2);
    or_ln412_14_fu_2074_p3 <= (tmp_59_fu_2065_p4 & or_ln412_29_fu_2059_p2);
    or_ln412_15_fu_1474_p2 <= (trunc_ln412_fu_1471_p1 or tmp_7_fu_1464_p3);
    or_ln412_16_fu_1552_p2 <= (trunc_ln412_2_fu_1549_p1 or tmp_36_fu_1542_p3);
    or_ln412_17_fu_1591_p2 <= (trunc_ln412_3_fu_1588_p1 or tmp_48_fu_1581_p3);
    or_ln412_18_fu_1630_p2 <= (trunc_ln412_4_fu_1627_p1 or tmp_60_fu_1620_p3);
    or_ln412_19_fu_1669_p2 <= (trunc_ln412_5_fu_1666_p1 or tmp_65_fu_1659_p3);
    or_ln412_1_fu_1528_p3 <= (tmp_s_fu_1519_p4 & or_ln412_fu_1513_p2);
    or_ln412_20_fu_1708_p2 <= (trunc_ln412_6_fu_1705_p1 or tmp_69_fu_1698_p3);
    or_ln412_21_fu_1747_p2 <= (trunc_ln412_7_fu_1744_p1 or tmp_73_fu_1737_p3);
    or_ln412_22_fu_1786_p2 <= (trunc_ln412_8_fu_1783_p1 or tmp_77_fu_1776_p3);
    or_ln412_23_fu_1825_p2 <= (trunc_ln412_9_fu_1822_p1 or tmp_81_fu_1815_p3);
    or_ln412_24_fu_1864_p2 <= (trunc_ln412_10_fu_1861_p1 or tmp_85_fu_1854_p3);
    or_ln412_25_fu_1903_p2 <= (trunc_ln412_11_fu_1900_p1 or tmp_89_fu_1893_p3);
    or_ln412_26_fu_1942_p2 <= (trunc_ln412_12_fu_1939_p1 or tmp_93_fu_1932_p3);
    or_ln412_27_fu_1981_p2 <= (trunc_ln412_13_fu_1978_p1 or tmp_97_fu_1971_p3);
    or_ln412_28_fu_2020_p2 <= (trunc_ln412_14_fu_2017_p1 or tmp_101_fu_2010_p3);
    or_ln412_29_fu_2059_p2 <= (trunc_ln412_15_fu_2056_p1 or tmp_105_fu_2049_p3);
    or_ln412_2_fu_1567_p3 <= (tmp_13_fu_1558_p4 & or_ln412_16_fu_1552_p2);
    or_ln412_3_fu_1606_p3 <= (tmp_15_fu_1597_p4 & or_ln412_17_fu_1591_p2);
    or_ln412_4_fu_1645_p3 <= (tmp_20_fu_1636_p4 & or_ln412_18_fu_1630_p2);
    or_ln412_5_fu_1684_p3 <= (tmp_22_fu_1675_p4 & or_ln412_19_fu_1669_p2);
    or_ln412_6_fu_1723_p3 <= (tmp_33_fu_1714_p4 & or_ln412_20_fu_1708_p2);
    or_ln412_7_fu_1762_p3 <= (tmp_35_fu_1753_p4 & or_ln412_21_fu_1747_p2);
    or_ln412_8_fu_1801_p3 <= (tmp_39_fu_1792_p4 & or_ln412_22_fu_1786_p2);
    or_ln412_9_fu_1840_p3 <= (tmp_41_fu_1831_p4 & or_ln412_23_fu_1825_p2);
    or_ln412_fu_1513_p2 <= (trunc_ln412_1_fu_1510_p1 or tmp_21_fu_1503_p3);
    or_ln412_s_fu_1879_p3 <= (tmp_45_fu_1870_p4 & or_ln412_24_fu_1864_p2);
    or_ln_fu_1489_p3 <= (tmp_8_fu_1480_p4 & or_ln412_15_fu_1474_p2);

    res_in_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, res_in_TVALID_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            res_in_TDATA_blk_n <= res_in_TVALID_int;
        else 
            res_in_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    res_in_TREADY_assign_proc : process(res_in_TVALID, regslice_reverse_res_in_data_V_U_ack_in)
    begin
        if (((res_in_TVALID = ap_const_logic_1) and (regslice_reverse_res_in_data_V_U_ack_in = ap_const_logic_1))) then 
            res_in_TREADY <= ap_const_logic_1;
        else 
            res_in_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    res_in_TREADY_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            res_in_TREADY_int <= ap_const_logic_1;
        else 
            res_in_TREADY_int <= ap_const_logic_0;
        end if; 
    end process;


    res_out_TDATA_blk_n_assign_proc : process(ap_block_pp0_stage0, ap_enable_reg_pp0_iter26, ap_enable_reg_pp0_iter27, res_out_TREADY_int)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter27 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter26 = ap_const_logic_1)))) then 
            res_out_TDATA_blk_n <= res_out_TREADY_int;
        else 
            res_out_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_out_TDATA_int <= (((((((((((((((select_ln340_31_fu_3760_p3 & select_ln340_30_fu_3725_p3) & select_ln340_29_fu_3690_p3) & select_ln340_28_fu_3655_p3) & select_ln340_27_fu_3620_p3) & data_out_data_10_V_fu_3585_p3) & data_out_data_9_V_fu_3550_p3) & data_out_data_8_V_fu_3515_p3) & data_out_data_7_V_fu_3480_p3) & data_out_data_6_V_fu_3445_p3) & data_out_data_5_V_fu_3410_p3) & data_out_data_4_V_fu_3375_p3) & data_out_data_3_V_fu_3340_p3) & data_out_data_2_V_fu_3305_p3) & data_out_data_1_V_fu_3270_p3) & data_out_data_0_V_fu_3235_p3);
    res_out_TLAST_int <= "1" when (group_V_reg_4083_pp0_iter25_reg = ap_const_lv8_FF) else "0";
    res_out_TVALID <= regslice_forward_res_out_data_V_U_vld_out;

    res_out_TVALID_int_assign_proc : process(ap_enable_reg_pp0_iter26, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            res_out_TVALID_int <= ap_const_logic_1;
        else 
            res_out_TVALID_int <= ap_const_logic_0;
        end if; 
    end process;

    select_ln340_10_fu_3397_p3 <= 
        ap_const_lv16_7FFF when (or_ln340_14_fu_3383_p2(0) = '1') else 
        add_ln415_5_reg_5123_pp0_iter25_reg;
    select_ln340_11_fu_3467_p3 <= 
        ap_const_lv16_7FFF when (or_ln340_18_fu_3453_p2(0) = '1') else 
        add_ln415_7_reg_5157_pp0_iter25_reg;
    select_ln340_12_fu_3537_p3 <= 
        ap_const_lv16_7FFF when (or_ln340_21_fu_3523_p2(0) = '1') else 
        add_ln415_9_reg_5191_pp0_iter25_reg;
    select_ln340_13_fu_3607_p3 <= 
        ap_const_lv16_7FFF when (or_ln340_24_fu_3593_p2(0) = '1') else 
        add_ln415_11_reg_5225_pp0_iter25_reg;
    select_ln340_14_fu_3677_p3 <= 
        ap_const_lv16_7FFF when (or_ln340_27_fu_3663_p2(0) = '1') else 
        add_ln415_13_reg_5259_pp0_iter25_reg;
    select_ln340_15_fu_3747_p3 <= 
        ap_const_lv16_7FFF when (or_ln340_30_fu_3733_p2(0) = '1') else 
        add_ln415_15_reg_5293_pp0_iter25_reg;
    select_ln340_1_fu_3257_p3 <= 
        ap_const_lv16_7FFF when (or_ln340_2_fu_3243_p2(0) = '1') else 
        add_ln415_1_reg_5055_pp0_iter25_reg;
    select_ln340_27_fu_3620_p3 <= 
        select_ln340_13_fu_3607_p3 when (or_ln340_25_fu_3602_p2(0) = '1') else 
        select_ln388_13_fu_3614_p3;
    select_ln340_28_fu_3655_p3 <= 
        select_ln340_6_fu_3642_p3 when (or_ln340_26_fu_3637_p2(0) = '1') else 
        select_ln388_6_fu_3649_p3;
    select_ln340_29_fu_3690_p3 <= 
        select_ln340_14_fu_3677_p3 when (or_ln340_28_fu_3672_p2(0) = '1') else 
        select_ln388_14_fu_3684_p3;
    select_ln340_2_fu_3362_p3 <= 
        ap_const_lv16_7FFF when (or_ln340_12_fu_3348_p2(0) = '1') else 
        add_ln415_4_reg_5106_pp0_iter25_reg;
    select_ln340_30_fu_3725_p3 <= 
        select_ln340_7_fu_3712_p3 when (or_ln340_29_fu_3707_p2(0) = '1') else 
        select_ln388_7_fu_3719_p3;
    select_ln340_31_fu_3760_p3 <= 
        select_ln340_15_fu_3747_p3 when (or_ln340_31_fu_3742_p2(0) = '1') else 
        select_ln388_15_fu_3754_p3;
    select_ln340_3_fu_3432_p3 <= 
        ap_const_lv16_7FFF when (or_ln340_16_fu_3418_p2(0) = '1') else 
        add_ln415_6_reg_5140_pp0_iter25_reg;
    select_ln340_4_fu_3502_p3 <= 
        ap_const_lv16_7FFF when (or_ln340_4_fu_3488_p2(0) = '1') else 
        add_ln415_8_reg_5174_pp0_iter25_reg;
    select_ln340_5_fu_3572_p3 <= 
        ap_const_lv16_7FFF when (or_ln340_5_fu_3558_p2(0) = '1') else 
        add_ln415_10_reg_5208_pp0_iter25_reg;
    select_ln340_6_fu_3642_p3 <= 
        ap_const_lv16_7FFF when (or_ln340_6_fu_3628_p2(0) = '1') else 
        add_ln415_12_reg_5242_pp0_iter25_reg;
    select_ln340_7_fu_3712_p3 <= 
        ap_const_lv16_7FFF when (or_ln340_7_fu_3698_p2(0) = '1') else 
        add_ln415_14_reg_5276_pp0_iter25_reg;
    select_ln340_8_fu_3292_p3 <= 
        ap_const_lv16_7FFF when (or_ln340_8_fu_3278_p2(0) = '1') else 
        add_ln415_2_reg_5072_pp0_iter25_reg;
    select_ln340_9_fu_3327_p3 <= 
        ap_const_lv16_7FFF when (or_ln340_10_fu_3313_p2(0) = '1') else 
        add_ln415_3_reg_5089_pp0_iter25_reg;
    select_ln340_fu_3222_p3 <= 
        ap_const_lv16_7FFF when (or_ln340_fu_3208_p2(0) = '1') else 
        add_ln415_reg_5038_pp0_iter25_reg;
    select_ln388_10_fu_3404_p3 <= 
        ap_const_lv16_8001 when (and_ln783_11_reg_5381(0) = '1') else 
        add_ln415_5_reg_5123_pp0_iter25_reg;
    select_ln388_11_fu_3474_p3 <= 
        ap_const_lv16_8001 when (and_ln783_15_reg_5407(0) = '1') else 
        add_ln415_7_reg_5157_pp0_iter25_reg;
    select_ln388_12_fu_3544_p3 <= 
        ap_const_lv16_8001 when (and_ln783_19_reg_5433(0) = '1') else 
        add_ln415_9_reg_5191_pp0_iter25_reg;
    select_ln388_13_fu_3614_p3 <= 
        ap_const_lv16_8001 when (and_ln783_23_reg_5459(0) = '1') else 
        add_ln415_11_reg_5225_pp0_iter25_reg;
    select_ln388_14_fu_3684_p3 <= 
        ap_const_lv16_8001 when (and_ln783_27_reg_5485(0) = '1') else 
        add_ln415_13_reg_5259_pp0_iter25_reg;
    select_ln388_15_fu_3754_p3 <= 
        ap_const_lv16_8001 when (and_ln783_31_reg_5511(0) = '1') else 
        add_ln415_15_reg_5293_pp0_iter25_reg;
    select_ln388_1_fu_3264_p3 <= 
        ap_const_lv16_8001 when (and_ln783_3_reg_5329(0) = '1') else 
        add_ln415_1_reg_5055_pp0_iter25_reg;
    select_ln388_2_fu_3369_p3 <= 
        ap_const_lv16_8001 when (and_ln783_9_reg_5368(0) = '1') else 
        add_ln415_4_reg_5106_pp0_iter25_reg;
    select_ln388_3_fu_3439_p3 <= 
        ap_const_lv16_8001 when (and_ln783_13_reg_5394(0) = '1') else 
        add_ln415_6_reg_5140_pp0_iter25_reg;
    select_ln388_4_fu_3509_p3 <= 
        ap_const_lv16_8001 when (and_ln783_17_reg_5420(0) = '1') else 
        add_ln415_8_reg_5174_pp0_iter25_reg;
    select_ln388_5_fu_3579_p3 <= 
        ap_const_lv16_8001 when (and_ln783_21_reg_5446(0) = '1') else 
        add_ln415_10_reg_5208_pp0_iter25_reg;
    select_ln388_6_fu_3649_p3 <= 
        ap_const_lv16_8001 when (and_ln783_25_reg_5472(0) = '1') else 
        add_ln415_12_reg_5242_pp0_iter25_reg;
    select_ln388_7_fu_3719_p3 <= 
        ap_const_lv16_8001 when (and_ln783_29_reg_5498(0) = '1') else 
        add_ln415_14_reg_5276_pp0_iter25_reg;
    select_ln388_8_fu_3299_p3 <= 
        ap_const_lv16_8001 when (and_ln783_5_reg_5342(0) = '1') else 
        add_ln415_2_reg_5072_pp0_iter25_reg;
    select_ln388_9_fu_3334_p3 <= 
        ap_const_lv16_8001 when (and_ln783_7_reg_5355(0) = '1') else 
        add_ln415_3_reg_5089_pp0_iter25_reg;
    select_ln388_fu_3229_p3 <= 
        ap_const_lv16_8001 when (and_ln783_1_reg_5316(0) = '1') else 
        add_ln415_reg_5038_pp0_iter25_reg;
        sext_ln1116_10_fu_1180_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_in_data_10_V_reg_4053_pp0_iter18_reg),32));

        sext_ln1116_11_fu_1186_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_reg_4058_pp0_iter18_reg),32));

        sext_ln1116_12_fu_1192_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_1_reg_4063_pp0_iter18_reg),32));

        sext_ln1116_13_fu_1198_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_2_reg_4068_pp0_iter18_reg),32));

        sext_ln1116_14_fu_1204_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_3_reg_4073_pp0_iter18_reg),32));

        sext_ln1116_15_fu_1210_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_4_reg_4078_pp0_iter18_reg),32));

        sext_ln1116_1_fu_1126_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_in_data_1_V_reg_4008_pp0_iter18_reg),32));

        sext_ln1116_2_fu_1132_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_in_data_2_V_reg_4013_pp0_iter18_reg),32));

        sext_ln1116_3_fu_1138_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_in_data_3_V_reg_4018_pp0_iter18_reg),32));

        sext_ln1116_4_fu_1144_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_in_data_4_V_reg_4023_pp0_iter18_reg),32));

        sext_ln1116_5_fu_1150_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_in_data_5_V_reg_4028_pp0_iter18_reg),32));

        sext_ln1116_6_fu_1156_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_in_data_6_V_reg_4033_pp0_iter18_reg),32));

        sext_ln1116_7_fu_1162_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_in_data_7_V_reg_4038_pp0_iter18_reg),32));

        sext_ln1116_8_fu_1168_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_in_data_8_V_reg_4043_pp0_iter18_reg),32));

        sext_ln1116_9_fu_1174_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_in_data_9_V_reg_4048_pp0_iter18_reg),32));

        sext_ln1116_fu_1120_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_in_data_0_V_reg_4003_pp0_iter18_reg),32));

        sext_ln1118_10_fu_1153_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ddsv_q_V_0_2_reg_4303),32));

        sext_ln1118_11_fu_1165_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ddsv_q_V_0_3_reg_4313),32));

        sext_ln1118_12_fu_1177_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ddsv_q_V_0_4_reg_4323),32));

        sext_ln1118_13_fu_1189_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ddsv_q_V_0_5_reg_4333),32));

        sext_ln1118_14_fu_1201_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ddsv_q_V_0_6_reg_4343),32));

        sext_ln1118_15_fu_1213_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ddsv_q_V_0_7_reg_4353),32));

        sext_ln1118_1_fu_1129_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ddsv_q_V_reg_4283),32));

        sext_ln1118_2_fu_1147_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ddsv_i_V_0_2_reg_4298),32));

        sext_ln1118_3_fu_1159_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ddsv_i_V_0_3_reg_4308),32));

        sext_ln1118_4_fu_1171_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ddsv_i_V_0_4_reg_4318),32));

        sext_ln1118_5_fu_1183_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ddsv_i_V_0_5_reg_4328),32));

        sext_ln1118_6_fu_1195_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ddsv_i_V_0_6_reg_4338),32));

        sext_ln1118_7_fu_1207_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ddsv_i_V_0_7_reg_4348),32));

        sext_ln1118_8_fu_1135_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ddsv_i_V_0_1_reg_4288),32));

        sext_ln1118_9_fu_1141_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ddsv_q_V_0_1_reg_4293),32));

        sext_ln1118_fu_1123_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ddsv_i_V_reg_4278),32));

        sext_ln703_10_fu_1378_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln1118_22_reg_4640),33));

        sext_ln703_11_fu_1381_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln1118_23_reg_4646),33));

        sext_ln703_12_fu_1409_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln1118_26_reg_4657),33));

        sext_ln703_13_fu_1412_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln1118_27_reg_4663),33));

        sext_ln703_14_fu_1440_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln1118_30_reg_4674),33));

        sext_ln703_15_fu_1443_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln1118_31_reg_4680),33));

        sext_ln703_1_fu_1226_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln1118_3_reg_4561),33));

        sext_ln703_2_fu_1254_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln1118_6_reg_4572),33));

        sext_ln703_3_fu_1257_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln1118_7_reg_4578),33));

        sext_ln703_4_fu_1285_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln1118_10_reg_4589),33));

        sext_ln703_5_fu_1288_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln1118_11_reg_4595),33));

        sext_ln703_6_fu_1316_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln1118_14_reg_4606),33));

        sext_ln703_7_fu_1319_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln1118_15_reg_4612),33));

        sext_ln703_8_fu_1347_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln1118_18_reg_4623),33));

        sext_ln703_9_fu_1350_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln1118_19_reg_4629),33));

        sext_ln703_fu_1223_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln1118_2_reg_4555),33));

        sext_ln708_1_fu_2187_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln708_2_fu_2178_p4),16));

        sext_ln708_2_fu_2277_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln708_4_fu_2268_p4),16));

        sext_ln708_3_fu_2367_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln708_6_fu_2358_p4),16));

        sext_ln708_4_fu_2457_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln708_8_fu_2448_p4),16));

        sext_ln708_5_fu_2547_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln708_s_fu_2538_p4),16));

        sext_ln708_6_fu_2637_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln708_11_fu_2628_p4),16));

        sext_ln708_7_fu_2727_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln708_13_fu_2718_p4),16));

        sext_ln708_fu_2097_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln_fu_2088_p4),16));

    shl_ln703_10_fu_970_p3 <= (tmp_44_reg_4160_pp0_iter3_reg & ap_const_lv6_0);
    shl_ln703_11_fu_982_p3 <= (tmp_49_reg_4165_pp0_iter3_reg & ap_const_lv6_0);
    shl_ln703_12_fu_994_p3 <= (tmp_50_reg_4170_pp0_iter3_reg & ap_const_lv6_0);
    shl_ln703_13_fu_1006_p3 <= (tmp_55_reg_4175_pp0_iter3_reg & ap_const_lv6_0);
    shl_ln703_14_fu_1018_p3 <= (tmp_56_reg_4180_pp0_iter3_reg & ap_const_lv6_0);
    shl_ln703_1_fu_850_p3 <= (trunc_ln703_reg_4110_pp0_iter3_reg & ap_const_lv6_0);
    shl_ln703_2_fu_862_p3 <= (tmp_11_reg_4115_pp0_iter3_reg & ap_const_lv6_0);
    shl_ln703_3_fu_874_p3 <= (tmp_12_reg_4120_pp0_iter3_reg & ap_const_lv6_0);
    shl_ln703_4_fu_886_p3 <= (tmp_18_reg_4125_pp0_iter3_reg & ap_const_lv6_0);
    shl_ln703_5_fu_898_p3 <= (tmp_19_reg_4130_pp0_iter3_reg & ap_const_lv6_0);
    shl_ln703_6_fu_910_p3 <= (tmp_31_reg_4135_pp0_iter3_reg & ap_const_lv6_0);
    shl_ln703_7_fu_922_p3 <= (tmp_32_reg_4140_pp0_iter3_reg & ap_const_lv6_0);
    shl_ln703_8_fu_934_p3 <= (tmp_37_reg_4145_pp0_iter3_reg & ap_const_lv6_0);
    shl_ln703_9_fu_946_p3 <= (tmp_38_reg_4150_pp0_iter3_reg & ap_const_lv6_0);
    shl_ln703_s_fu_958_p3 <= (tmp_43_reg_4155_pp0_iter3_reg & ap_const_lv6_0);
    shl_ln_fu_838_p3 <= (tmp_5_reg_4105_pp0_iter3_reg & ap_const_lv6_0);
    tmp_101_fu_2010_p3 <= sub_ln1193_7_reg_4924(17 downto 17);
    tmp_102_fu_2731_p3 <= sub_ln1193_7_reg_4924_pp0_iter23_reg(16 downto 16);
    tmp_105_fu_2049_p3 <= add_ln1192_14_reg_4939(17 downto 17);
    tmp_106_fu_2774_p3 <= add_ln1192_14_reg_4939_pp0_iter23_reg(16 downto 16);
    tmp_13_fu_1558_p4 <= sub_ln1193_1_reg_4720(15 downto 1);
    tmp_15_fu_1597_p4 <= add_ln1192_2_reg_4735(15 downto 1);
    tmp_20_fu_1636_p4 <= sub_ln1193_2_reg_4754(15 downto 1);
    tmp_21_fu_1503_p3 <= add_ln1192_reg_4701(17 downto 17);
    tmp_22_fu_1675_p4 <= add_ln1192_4_reg_4769(15 downto 1);
    tmp_28_fu_1030_p9 <= (((((((add_ln703_15_fu_1025_p2 & add_ln703_13_fu_1001_p2) & add_ln703_11_fu_977_p2) & add_ln703_9_fu_953_p2) & add_ln703_7_fu_929_p2) & add_ln703_5_fu_905_p2) & add_ln703_3_fu_881_p2) & add_ln703_1_fu_857_p2);
    tmp_29_fu_2144_p3 <= add_ln1192_reg_4701_pp0_iter23_reg(16 downto 16);
    tmp_33_fu_1714_p4 <= sub_ln1193_3_reg_4788(15 downto 1);
    tmp_35_fu_1753_p4 <= add_ln1192_6_reg_4803(15 downto 1);
    tmp_36_fu_1542_p3 <= sub_ln1193_1_reg_4720(17 downto 17);
    tmp_39_fu_1792_p4 <= sub_ln1193_4_reg_4822(15 downto 1);
    tmp_40_fu_2191_p3 <= sub_ln1193_1_reg_4720_pp0_iter23_reg(16 downto 16);
    tmp_41_fu_1831_p4 <= add_ln1192_8_reg_4837(15 downto 1);
    tmp_45_fu_1870_p4 <= sub_ln1193_5_reg_4856(15 downto 1);
    tmp_47_fu_1909_p4 <= add_ln1192_10_reg_4871(15 downto 1);
    tmp_48_fu_1581_p3 <= add_ln1192_2_reg_4735(17 downto 17);
    tmp_51_fu_1948_p4 <= sub_ln1193_6_reg_4890(15 downto 1);
    tmp_52_fu_2234_p3 <= add_ln1192_2_reg_4735_pp0_iter23_reg(16 downto 16);
    tmp_53_fu_1987_p4 <= add_ln1192_12_reg_4905(15 downto 1);
    tmp_57_fu_2026_p4 <= sub_ln1193_7_reg_4924(15 downto 1);
    tmp_59_fu_2065_p4 <= add_ln1192_14_reg_4939(15 downto 1);
    tmp_60_fu_1620_p3 <= sub_ln1193_2_reg_4754(17 downto 17);
    tmp_62_fu_2281_p3 <= sub_ln1193_2_reg_4754_pp0_iter23_reg(16 downto 16);
    tmp_65_fu_1659_p3 <= add_ln1192_4_reg_4769(17 downto 17);
    tmp_66_fu_2324_p3 <= add_ln1192_4_reg_4769_pp0_iter23_reg(16 downto 16);
    tmp_69_fu_1698_p3 <= sub_ln1193_3_reg_4788(17 downto 17);
    tmp_70_fu_2371_p3 <= sub_ln1193_3_reg_4788_pp0_iter23_reg(16 downto 16);
    tmp_73_fu_1737_p3 <= add_ln1192_6_reg_4803(17 downto 17);
    tmp_74_fu_2414_p3 <= add_ln1192_6_reg_4803_pp0_iter23_reg(16 downto 16);
    tmp_77_fu_1776_p3 <= sub_ln1193_4_reg_4822(17 downto 17);
    tmp_78_fu_2461_p3 <= sub_ln1193_4_reg_4822_pp0_iter23_reg(16 downto 16);
    tmp_7_fu_1464_p3 <= sub_ln1193_reg_4686(17 downto 17);
    tmp_81_fu_1815_p3 <= add_ln1192_8_reg_4837(17 downto 17);
    tmp_82_fu_2504_p3 <= add_ln1192_8_reg_4837_pp0_iter23_reg(16 downto 16);
    tmp_85_fu_1854_p3 <= sub_ln1193_5_reg_4856(17 downto 17);
    tmp_86_fu_2551_p3 <= sub_ln1193_5_reg_4856_pp0_iter23_reg(16 downto 16);
    tmp_89_fu_1893_p3 <= add_ln1192_10_reg_4871(17 downto 17);
    tmp_8_fu_1480_p4 <= sub_ln1193_reg_4686(15 downto 1);
    tmp_90_fu_2594_p3 <= add_ln1192_10_reg_4871_pp0_iter23_reg(16 downto 16);
    tmp_93_fu_1932_p3 <= sub_ln1193_6_reg_4890(17 downto 17);
    tmp_94_fu_2641_p3 <= sub_ln1193_6_reg_4890_pp0_iter23_reg(16 downto 16);
    tmp_97_fu_1971_p3 <= add_ln1192_12_reg_4905(17 downto 17);
    tmp_98_fu_2684_p3 <= add_ln1192_12_reg_4905_pp0_iter23_reg(16 downto 16);
    tmp_9_fu_2101_p3 <= sub_ln1193_reg_4686_pp0_iter23_reg(16 downto 16);
    tmp_s_fu_1519_p4 <= add_ln1192_reg_4701(15 downto 1);
    tones_address0 <= zext_ln544_fu_579_p1(8 - 1 downto 0);

    tones_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tones_ce0 <= ap_const_logic_1;
        else 
            tones_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln1265_fu_764_p1 <= accumulator_phases_V_q0(22 - 1 downto 0);
    trunc_ln412_10_fu_1861_p1 <= sub_ln1193_5_reg_4856(1 - 1 downto 0);
    trunc_ln412_11_fu_1900_p1 <= add_ln1192_10_reg_4871(1 - 1 downto 0);
    trunc_ln412_12_fu_1939_p1 <= sub_ln1193_6_reg_4890(1 - 1 downto 0);
    trunc_ln412_13_fu_1978_p1 <= add_ln1192_12_reg_4905(1 - 1 downto 0);
    trunc_ln412_14_fu_2017_p1 <= sub_ln1193_7_reg_4924(1 - 1 downto 0);
    trunc_ln412_15_fu_2056_p1 <= add_ln1192_14_reg_4939(1 - 1 downto 0);
    trunc_ln412_1_fu_1510_p1 <= add_ln1192_reg_4701(1 - 1 downto 0);
    trunc_ln412_2_fu_1549_p1 <= sub_ln1193_1_reg_4720(1 - 1 downto 0);
    trunc_ln412_3_fu_1588_p1 <= add_ln1192_2_reg_4735(1 - 1 downto 0);
    trunc_ln412_4_fu_1627_p1 <= sub_ln1193_2_reg_4754(1 - 1 downto 0);
    trunc_ln412_5_fu_1666_p1 <= add_ln1192_4_reg_4769(1 - 1 downto 0);
    trunc_ln412_6_fu_1705_p1 <= sub_ln1193_3_reg_4788(1 - 1 downto 0);
    trunc_ln412_7_fu_1744_p1 <= add_ln1192_6_reg_4803(1 - 1 downto 0);
    trunc_ln412_8_fu_1783_p1 <= sub_ln1193_4_reg_4822(1 - 1 downto 0);
    trunc_ln412_9_fu_1822_p1 <= add_ln1192_8_reg_4837(1 - 1 downto 0);
    trunc_ln412_fu_1471_p1 <= sub_ln1193_reg_4686(1 - 1 downto 0);
    trunc_ln703_fu_606_p1 <= tones_q0(16 - 1 downto 0);
    trunc_ln708_10_fu_2585_p4 <= add_ln1192_11_reg_4879_pp0_iter23_reg(32 downto 17);
    trunc_ln708_11_fu_2628_p4 <= sub_ln1193_6_reg_4890_pp0_iter23_reg(31 downto 17);
    trunc_ln708_12_fu_2675_p4 <= add_ln1192_13_reg_4913_pp0_iter23_reg(32 downto 17);
    trunc_ln708_13_fu_2718_p4 <= sub_ln1193_7_reg_4924_pp0_iter23_reg(31 downto 17);
    trunc_ln708_14_fu_2765_p4 <= add_ln1192_15_reg_4947_pp0_iter23_reg(32 downto 17);
    trunc_ln708_1_fu_2135_p4 <= add_ln1192_1_reg_4709_pp0_iter23_reg(32 downto 17);
    trunc_ln708_2_fu_2178_p4 <= sub_ln1193_1_reg_4720_pp0_iter23_reg(31 downto 17);
    trunc_ln708_3_fu_2225_p4 <= add_ln1192_3_reg_4743_pp0_iter23_reg(32 downto 17);
    trunc_ln708_4_fu_2268_p4 <= sub_ln1193_2_reg_4754_pp0_iter23_reg(31 downto 17);
    trunc_ln708_5_fu_2315_p4 <= add_ln1192_5_reg_4777_pp0_iter23_reg(32 downto 17);
    trunc_ln708_6_fu_2358_p4 <= sub_ln1193_3_reg_4788_pp0_iter23_reg(31 downto 17);
    trunc_ln708_7_fu_2405_p4 <= add_ln1192_7_reg_4811_pp0_iter23_reg(32 downto 17);
    trunc_ln708_8_fu_2448_p4 <= sub_ln1193_4_reg_4822_pp0_iter23_reg(31 downto 17);
    trunc_ln708_9_fu_2495_p4 <= add_ln1192_9_reg_4845_pp0_iter23_reg(32 downto 17);
    trunc_ln708_s_fu_2538_p4 <= sub_ln1193_5_reg_4856_pp0_iter23_reg(31 downto 17);
    trunc_ln790_10_fu_2581_p1 <= add_ln415_10_fu_2567_p2(15 - 1 downto 0);
    trunc_ln790_11_fu_2624_p1 <= add_ln415_11_fu_2610_p2(15 - 1 downto 0);
    trunc_ln790_12_fu_2671_p1 <= add_ln415_12_fu_2657_p2(15 - 1 downto 0);
    trunc_ln790_13_fu_2714_p1 <= add_ln415_13_fu_2700_p2(15 - 1 downto 0);
    trunc_ln790_14_fu_2761_p1 <= add_ln415_14_fu_2747_p2(15 - 1 downto 0);
    trunc_ln790_15_fu_2804_p1 <= add_ln415_15_fu_2790_p2(15 - 1 downto 0);
    trunc_ln790_1_fu_2174_p1 <= add_ln415_1_fu_2160_p2(15 - 1 downto 0);
    trunc_ln790_2_fu_2221_p1 <= add_ln415_2_fu_2207_p2(15 - 1 downto 0);
    trunc_ln790_3_fu_2264_p1 <= add_ln415_3_fu_2250_p2(15 - 1 downto 0);
    trunc_ln790_4_fu_2311_p1 <= add_ln415_4_fu_2297_p2(15 - 1 downto 0);
    trunc_ln790_5_fu_2354_p1 <= add_ln415_5_fu_2340_p2(15 - 1 downto 0);
    trunc_ln790_6_fu_2401_p1 <= add_ln415_6_fu_2387_p2(15 - 1 downto 0);
    trunc_ln790_7_fu_2444_p1 <= add_ln415_7_fu_2430_p2(15 - 1 downto 0);
    trunc_ln790_8_fu_2491_p1 <= add_ln415_8_fu_2477_p2(15 - 1 downto 0);
    trunc_ln790_9_fu_2534_p1 <= add_ln415_9_fu_2520_p2(15 - 1 downto 0);
    trunc_ln790_fu_2131_p1 <= add_ln415_fu_2117_p2(15 - 1 downto 0);
    trunc_ln_fu_2088_p4 <= sub_ln1193_reg_4686_pp0_iter23_reg(31 downto 17);
    xor_ln340_10_fu_3387_p2 <= (ap_const_lv1_1 xor and_ln783_11_reg_5381);
    xor_ln340_11_fu_3457_p2 <= (ap_const_lv1_1 xor and_ln783_15_reg_5407);
    xor_ln340_12_fu_3527_p2 <= (ap_const_lv1_1 xor and_ln783_19_reg_5433);
    xor_ln340_13_fu_3597_p2 <= (ap_const_lv1_1 xor and_ln783_23_reg_5459);
    xor_ln340_14_fu_3667_p2 <= (ap_const_lv1_1 xor and_ln783_27_reg_5485);
    xor_ln340_15_fu_3737_p2 <= (ap_const_lv1_1 xor and_ln783_31_reg_5511);
    xor_ln340_1_fu_3247_p2 <= (ap_const_lv1_1 xor and_ln783_3_reg_5329);
    xor_ln340_2_fu_3352_p2 <= (ap_const_lv1_1 xor and_ln783_9_reg_5368);
    xor_ln340_3_fu_3422_p2 <= (ap_const_lv1_1 xor and_ln783_13_reg_5394);
    xor_ln340_4_fu_3492_p2 <= (ap_const_lv1_1 xor and_ln783_17_reg_5420);
    xor_ln340_5_fu_3562_p2 <= (ap_const_lv1_1 xor and_ln783_21_reg_5446);
    xor_ln340_6_fu_3632_p2 <= (ap_const_lv1_1 xor and_ln783_25_reg_5472);
    xor_ln340_7_fu_3702_p2 <= (ap_const_lv1_1 xor and_ln783_29_reg_5498);
    xor_ln340_8_fu_3282_p2 <= (ap_const_lv1_1 xor and_ln783_5_reg_5342);
    xor_ln340_9_fu_3317_p2 <= (ap_const_lv1_1 xor and_ln783_7_reg_5355);
    xor_ln340_fu_3212_p2 <= (ap_const_lv1_1 xor and_ln783_1_reg_5316);
    xor_ln785_10_fu_2933_p2 <= (tmp_64_reg_4782_pp0_iter24_reg xor ap_const_lv1_1);
    xor_ln785_11_fu_2983_p2 <= (tmp_72_reg_4816_pp0_iter24_reg xor ap_const_lv1_1);
    xor_ln785_12_fu_3033_p2 <= (tmp_80_reg_4850_pp0_iter24_reg xor ap_const_lv1_1);
    xor_ln785_13_fu_3083_p2 <= (tmp_88_reg_4884_pp0_iter24_reg xor ap_const_lv1_1);
    xor_ln785_14_fu_3133_p2 <= (tmp_96_reg_4918_pp0_iter24_reg xor ap_const_lv1_1);
    xor_ln785_15_fu_3183_p2 <= (tmp_104_reg_4952_pp0_iter24_reg xor ap_const_lv1_1);
    xor_ln785_1_fu_2833_p2 <= (tmp_16_reg_4714_pp0_iter24_reg xor ap_const_lv1_1);
    xor_ln785_2_fu_2908_p2 <= (tmp_58_reg_4763_pp0_iter24_reg xor ap_const_lv1_1);
    xor_ln785_3_fu_2958_p2 <= (tmp_68_reg_4797_pp0_iter24_reg xor ap_const_lv1_1);
    xor_ln785_4_fu_3008_p2 <= (tmp_76_reg_4831_pp0_iter24_reg xor ap_const_lv1_1);
    xor_ln785_5_fu_3058_p2 <= (tmp_84_reg_4865_pp0_iter24_reg xor ap_const_lv1_1);
    xor_ln785_6_fu_3108_p2 <= (tmp_92_reg_4899_pp0_iter24_reg xor ap_const_lv1_1);
    xor_ln785_7_fu_3158_p2 <= (tmp_100_reg_4933_pp0_iter24_reg xor ap_const_lv1_1);
    xor_ln785_8_fu_2858_p2 <= (tmp_34_reg_4729_pp0_iter24_reg xor ap_const_lv1_1);
    xor_ln785_9_fu_2883_p2 <= (tmp_46_reg_4748_pp0_iter24_reg xor ap_const_lv1_1);
    xor_ln785_fu_2808_p2 <= (tmp_6_reg_4695_pp0_iter24_reg xor ap_const_lv1_1);
    zext_ln415_10_fu_2563_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln415_5_fu_2558_p2),16));
    zext_ln415_11_fu_2606_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln415_13_fu_2601_p2),16));
    zext_ln415_12_fu_2653_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln415_6_fu_2648_p2),16));
    zext_ln415_13_fu_2696_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln415_14_fu_2691_p2),16));
    zext_ln415_14_fu_2743_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln415_7_fu_2738_p2),16));
    zext_ln415_15_fu_2786_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln415_15_fu_2781_p2),16));
    zext_ln415_1_fu_2156_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln415_1_fu_2151_p2),16));
    zext_ln415_2_fu_2203_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln415_8_fu_2198_p2),16));
    zext_ln415_3_fu_2246_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln415_9_fu_2241_p2),16));
    zext_ln415_4_fu_2293_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln415_2_fu_2288_p2),16));
    zext_ln415_5_fu_2336_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln415_10_fu_2331_p2),16));
    zext_ln415_6_fu_2383_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln415_3_fu_2378_p2),16));
    zext_ln415_7_fu_2426_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln415_11_fu_2421_p2),16));
    zext_ln415_8_fu_2473_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln415_4_fu_2468_p2),16));
    zext_ln415_9_fu_2516_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln415_12_fu_2511_p2),16));
    zext_ln415_fu_2113_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln415_fu_2108_p2),16));
    zext_ln544_1_fu_755_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln214_reg_4185),64));
    zext_ln544_fu_579_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(group_V_fu_571_p3),64));
end behav;
