Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7ac3843d00b0424ea228896eb8c62cba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot bigman_tb_behav xil_defaultlib.bigman_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/astrauch/lab10/lab10.srcs/sources_1/new/bigman.v" Line 1. Module bigman doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/astrauch/lab10/lab10.srcs/sources_1/new/bigman.v" Line 1. Module bigman doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.bigman
Compiling module xil_defaultlib.bigman_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot bigman_tb_behav
