{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1608173701756 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1608173701756 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 17 10:55:01 2020 " "Processing started: Thu Dec 17 10:55:01 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1608173701756 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608173701756 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off taxi -c taxi " "Command: quartus_map --read_settings_files=on --write_settings_files=off taxi -c taxi" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608173701757 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1608173702632 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1608173702632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "taxi.v 1 1 " "Found 1 design units, including 1 entities, in source file taxi.v" { { "Info" "ISGN_ENTITY_NAME" "1 taxi " "Found entity 1: taxi" {  } { { "taxi.v" "" { Text "E:/fpga/taximeter/taxi.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608173713145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608173713145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buzzer.v 1 1 " "Found 1 design units, including 1 entities, in source file buzzer.v" { { "Info" "ISGN_ENTITY_NAME" "1 buzzer " "Found entity 1: buzzer" {  } { { "buzzer.v" "" { Text "E:/fpga/taximeter/buzzer.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608173713149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608173713149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter38.v 1 1 " "Found 1 design units, including 1 entities, in source file counter38.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter38 " "Found entity 1: counter38" {  } { { "counter38.v" "" { Text "E:/fpga/taximeter/counter38.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608173713152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608173713152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.v" "" { Text "E:/fpga/taximeter/debounce.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608173713155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608173713155 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "divide divide.v " "Entity \"divide\" obtained from \"divide.v\" instead of from Quartus Prime megafunction library" {  } { { "divide.v" "" { Text "E:/fpga/taximeter/divide.v" 2 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1608173713158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divide.v 1 1 " "Found 1 design units, including 1 entities, in source file divide.v" { { "Info" "ISGN_ENTITY_NAME" "1 divide " "Found entity 1: divide" {  } { { "divide.v" "" { Text "E:/fpga/taximeter/divide.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608173713158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608173713158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lattice.v 1 1 " "Found 1 design units, including 1 entities, in source file lattice.v" { { "Info" "ISGN_ENTITY_NAME" "1 lattice " "Found entity 1: lattice" {  } { { "lattice.v" "" { Text "E:/fpga/taximeter/lattice.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608173713161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608173713161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_1602_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_1602_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_1602_driver " "Found entity 1: lcd_1602_driver" {  } { { "lcd_1602_driver.v" "" { Text "E:/fpga/taximeter/lcd_1602_driver.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608173713165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608173713165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment.v 1 1 " "Found 1 design units, including 1 entities, in source file segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 segment " "Found entity 1: segment" {  } { { "segment.v" "" { Text "E:/fpga/taximeter/segment.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608173713168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608173713168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sound_divide.v 1 1 " "Found 1 design units, including 1 entities, in source file sound_divide.v" { { "Info" "ISGN_ENTITY_NAME" "1 sound_divide " "Found entity 1: sound_divide" {  } { { "sound_divide.v" "" { Text "E:/fpga/taximeter/sound_divide.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608173713171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608173713171 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "write_flag lcd_1602_driver.v(54) " "Verilog HDL Implicit Net warning at lcd_1602_driver.v(54): created implicit net for \"write_flag\"" {  } { { "lcd_1602_driver.v" "" { Text "E:/fpga/taximeter/lcd_1602_driver.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608173713171 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "taxi " "Elaborating entity \"taxi\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1608173713259 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 taxi.v(95) " "Verilog HDL assignment warning at taxi.v(95): truncated value with size 3 to match size of target (1)" {  } { { "taxi.v" "" { Text "E:/fpga/taximeter/taxi.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608173713262 "|taxi"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "seg_cnt taxi.v(85) " "Verilog HDL warning at taxi.v(85): initial value for variable seg_cnt should be constant" {  } { { "taxi.v" "" { Text "E:/fpga/taximeter/taxi.v" 85 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1608173713263 "|taxi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 taxi.v(137) " "Verilog HDL assignment warning at taxi.v(137): truncated value with size 32 to match size of target (3)" {  } { { "taxi.v" "" { Text "E:/fpga/taximeter/taxi.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608173713265 "|taxi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 taxi.v(143) " "Verilog HDL assignment warning at taxi.v(143): truncated value with size 32 to match size of target (3)" {  } { { "taxi.v" "" { Text "E:/fpga/taximeter/taxi.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608173713265 "|taxi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 taxi.v(146) " "Verilog HDL assignment warning at taxi.v(146): truncated value with size 32 to match size of target (9)" {  } { { "taxi.v" "" { Text "E:/fpga/taximeter/taxi.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608173713265 "|taxi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 taxi.v(148) " "Verilog HDL assignment warning at taxi.v(148): truncated value with size 32 to match size of target (4)" {  } { { "taxi.v" "" { Text "E:/fpga/taximeter/taxi.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608173713266 "|taxi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 taxi.v(170) " "Verilog HDL assignment warning at taxi.v(170): truncated value with size 32 to match size of target (4)" {  } { { "taxi.v" "" { Text "E:/fpga/taximeter/taxi.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608173713266 "|taxi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 taxi.v(173) " "Verilog HDL assignment warning at taxi.v(173): truncated value with size 32 to match size of target (9)" {  } { { "taxi.v" "" { Text "E:/fpga/taximeter/taxi.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608173713266 "|taxi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 taxi.v(215) " "Verilog HDL assignment warning at taxi.v(215): truncated value with size 32 to match size of target (4)" {  } { { "taxi.v" "" { Text "E:/fpga/taximeter/taxi.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608173713268 "|taxi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 taxi.v(218) " "Verilog HDL assignment warning at taxi.v(218): truncated value with size 32 to match size of target (4)" {  } { { "taxi.v" "" { Text "E:/fpga/taximeter/taxi.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608173713269 "|taxi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 taxi.v(222) " "Verilog HDL assignment warning at taxi.v(222): truncated value with size 32 to match size of target (4)" {  } { { "taxi.v" "" { Text "E:/fpga/taximeter/taxi.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608173713269 "|taxi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 taxi.v(241) " "Verilog HDL assignment warning at taxi.v(241): truncated value with size 32 to match size of target (4)" {  } { { "taxi.v" "" { Text "E:/fpga/taximeter/taxi.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608173713270 "|taxi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 taxi.v(244) " "Verilog HDL assignment warning at taxi.v(244): truncated value with size 32 to match size of target (4)" {  } { { "taxi.v" "" { Text "E:/fpga/taximeter/taxi.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608173713270 "|taxi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 taxi.v(255) " "Verilog HDL assignment warning at taxi.v(255): truncated value with size 32 to match size of target (4)" {  } { { "taxi.v" "" { Text "E:/fpga/taximeter/taxi.v" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608173713271 "|taxi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 taxi.v(263) " "Verilog HDL assignment warning at taxi.v(263): truncated value with size 32 to match size of target (4)" {  } { { "taxi.v" "" { Text "E:/fpga/taximeter/taxi.v" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608173713271 "|taxi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 taxi.v(266) " "Verilog HDL assignment warning at taxi.v(266): truncated value with size 32 to match size of target (10)" {  } { { "taxi.v" "" { Text "E:/fpga/taximeter/taxi.v" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608173713272 "|taxi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 taxi.v(281) " "Verilog HDL assignment warning at taxi.v(281): truncated value with size 32 to match size of target (4)" {  } { { "taxi.v" "" { Text "E:/fpga/taximeter/taxi.v" 281 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608173713272 "|taxi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 taxi.v(285) " "Verilog HDL assignment warning at taxi.v(285): truncated value with size 32 to match size of target (4)" {  } { { "taxi.v" "" { Text "E:/fpga/taximeter/taxi.v" 285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608173713272 "|taxi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 taxi.v(304) " "Verilog HDL assignment warning at taxi.v(304): truncated value with size 32 to match size of target (4)" {  } { { "taxi.v" "" { Text "E:/fpga/taximeter/taxi.v" 304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608173713273 "|taxi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 taxi.v(307) " "Verilog HDL assignment warning at taxi.v(307): truncated value with size 32 to match size of target (4)" {  } { { "taxi.v" "" { Text "E:/fpga/taximeter/taxi.v" 307 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608173713273 "|taxi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 taxi.v(319) " "Verilog HDL assignment warning at taxi.v(319): truncated value with size 32 to match size of target (7)" {  } { { "taxi.v" "" { Text "E:/fpga/taximeter/taxi.v" 319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608173713274 "|taxi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 taxi.v(322) " "Verilog HDL assignment warning at taxi.v(322): truncated value with size 32 to match size of target (3)" {  } { { "taxi.v" "" { Text "E:/fpga/taximeter/taxi.v" 322 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608173713274 "|taxi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 taxi.v(325) " "Verilog HDL assignment warning at taxi.v(325): truncated value with size 32 to match size of target (10)" {  } { { "taxi.v" "" { Text "E:/fpga/taximeter/taxi.v" 325 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608173713274 "|taxi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 taxi.v(333) " "Verilog HDL assignment warning at taxi.v(333): truncated value with size 32 to match size of target (4)" {  } { { "taxi.v" "" { Text "E:/fpga/taximeter/taxi.v" 333 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608173713275 "|taxi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 taxi.v(336) " "Verilog HDL assignment warning at taxi.v(336): truncated value with size 32 to match size of target (9)" {  } { { "taxi.v" "" { Text "E:/fpga/taximeter/taxi.v" 336 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608173713275 "|taxi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 4 taxi.v(345) " "Verilog HDL assignment warning at taxi.v(345): truncated value with size 9 to match size of target (4)" {  } { { "taxi.v" "" { Text "E:/fpga/taximeter/taxi.v" 345 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608173713275 "|taxi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 taxi.v(400) " "Verilog HDL assignment warning at taxi.v(400): truncated value with size 32 to match size of target (2)" {  } { { "taxi.v" "" { Text "E:/fpga/taximeter/taxi.v" 400 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608173713283 "|taxi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lattice lattice:EMPTY " "Elaborating entity \"lattice\" for hierarchy \"lattice:EMPTY\"" {  } { { "taxi.v" "EMPTY" { Text "E:/fpga/taximeter/taxi.v" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608173713366 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "onride lattice.v(26) " "Verilog HDL Always Construct warning at lattice.v(26): variable \"onride\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lattice.v" "" { Text "E:/fpga/taximeter/lattice.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608173713368 "|taxi|lattice:EMPTY"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lat_Vcnt lattice.v(28) " "Verilog HDL Always Construct warning at lattice.v(28): variable \"lat_Vcnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lattice.v" "" { Text "E:/fpga/taximeter/lattice.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608173713368 "|taxi|lattice:EMPTY"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lat_Vcnt lattice.v(29) " "Verilog HDL Always Construct warning at lattice.v(29): variable \"lat_Vcnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lattice.v" "" { Text "E:/fpga/taximeter/lattice.v" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608173713368 "|taxi|lattice:EMPTY"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lat_Vcnt lattice.v(30) " "Verilog HDL Always Construct warning at lattice.v(30): variable \"lat_Vcnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lattice.v" "" { Text "E:/fpga/taximeter/lattice.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608173713368 "|taxi|lattice:EMPTY"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lat_Vcnt lattice.v(31) " "Verilog HDL Always Construct warning at lattice.v(31): variable \"lat_Vcnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lattice.v" "" { Text "E:/fpga/taximeter/lattice.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608173713368 "|taxi|lattice:EMPTY"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lat_Vcnt lattice.v(32) " "Verilog HDL Always Construct warning at lattice.v(32): variable \"lat_Vcnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lattice.v" "" { Text "E:/fpga/taximeter/lattice.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608173713368 "|taxi|lattice:EMPTY"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lat_Vcnt lattice.v(33) " "Verilog HDL Always Construct warning at lattice.v(33): variable \"lat_Vcnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lattice.v" "" { Text "E:/fpga/taximeter/lattice.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608173713368 "|taxi|lattice:EMPTY"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lat_Vcnt lattice.v(34) " "Verilog HDL Always Construct warning at lattice.v(34): variable \"lat_Vcnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lattice.v" "" { Text "E:/fpga/taximeter/lattice.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608173713368 "|taxi|lattice:EMPTY"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lat_Vcnt lattice.v(35) " "Verilog HDL Always Construct warning at lattice.v(35): variable \"lat_Vcnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lattice.v" "" { Text "E:/fpga/taximeter/lattice.v" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608173713368 "|taxi|lattice:EMPTY"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lat_Vcnt lattice.v(36) " "Verilog HDL Always Construct warning at lattice.v(36): variable \"lat_Vcnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lattice.v" "" { Text "E:/fpga/taximeter/lattice.v" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608173713368 "|taxi|lattice:EMPTY"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lat_Vcnt lattice.v(37) " "Verilog HDL Always Construct warning at lattice.v(37): variable \"lat_Vcnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lattice.v" "" { Text "E:/fpga/taximeter/lattice.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608173713368 "|taxi|lattice:EMPTY"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lat_Vcnt lattice.v(38) " "Verilog HDL Always Construct warning at lattice.v(38): variable \"lat_Vcnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lattice.v" "" { Text "E:/fpga/taximeter/lattice.v" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608173713368 "|taxi|lattice:EMPTY"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lat_Vcnt lattice.v(39) " "Verilog HDL Always Construct warning at lattice.v(39): variable \"lat_Vcnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lattice.v" "" { Text "E:/fpga/taximeter/lattice.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608173713368 "|taxi|lattice:EMPTY"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lat_Vcnt lattice.v(40) " "Verilog HDL Always Construct warning at lattice.v(40): variable \"lat_Vcnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lattice.v" "" { Text "E:/fpga/taximeter/lattice.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608173713368 "|taxi|lattice:EMPTY"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lat_Vcnt lattice.v(41) " "Verilog HDL Always Construct warning at lattice.v(41): variable \"lat_Vcnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lattice.v" "" { Text "E:/fpga/taximeter/lattice.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608173713368 "|taxi|lattice:EMPTY"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lat_Vcnt lattice.v(42) " "Verilog HDL Always Construct warning at lattice.v(42): variable \"lat_Vcnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lattice.v" "" { Text "E:/fpga/taximeter/lattice.v" 42 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608173713368 "|taxi|lattice:EMPTY"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lat_Vcnt lattice.v(43) " "Verilog HDL Always Construct warning at lattice.v(43): variable \"lat_Vcnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lattice.v" "" { Text "E:/fpga/taximeter/lattice.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608173713368 "|taxi|lattice:EMPTY"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lat_Vcnt lattice.v(48) " "Verilog HDL Always Construct warning at lattice.v(48): variable \"lat_Vcnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lattice.v" "" { Text "E:/fpga/taximeter/lattice.v" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608173713369 "|taxi|lattice:EMPTY"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lat_Vcnt lattice.v(49) " "Verilog HDL Always Construct warning at lattice.v(49): variable \"lat_Vcnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lattice.v" "" { Text "E:/fpga/taximeter/lattice.v" 49 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608173713369 "|taxi|lattice:EMPTY"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lat_Vcnt lattice.v(50) " "Verilog HDL Always Construct warning at lattice.v(50): variable \"lat_Vcnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lattice.v" "" { Text "E:/fpga/taximeter/lattice.v" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608173713369 "|taxi|lattice:EMPTY"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lat_Vcnt lattice.v(51) " "Verilog HDL Always Construct warning at lattice.v(51): variable \"lat_Vcnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lattice.v" "" { Text "E:/fpga/taximeter/lattice.v" 51 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608173713369 "|taxi|lattice:EMPTY"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lat_Vcnt lattice.v(52) " "Verilog HDL Always Construct warning at lattice.v(52): variable \"lat_Vcnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lattice.v" "" { Text "E:/fpga/taximeter/lattice.v" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608173713369 "|taxi|lattice:EMPTY"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lat_Vcnt lattice.v(53) " "Verilog HDL Always Construct warning at lattice.v(53): variable \"lat_Vcnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lattice.v" "" { Text "E:/fpga/taximeter/lattice.v" 53 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608173713369 "|taxi|lattice:EMPTY"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lat_Vcnt lattice.v(54) " "Verilog HDL Always Construct warning at lattice.v(54): variable \"lat_Vcnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lattice.v" "" { Text "E:/fpga/taximeter/lattice.v" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608173713369 "|taxi|lattice:EMPTY"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lat_Vcnt lattice.v(55) " "Verilog HDL Always Construct warning at lattice.v(55): variable \"lat_Vcnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lattice.v" "" { Text "E:/fpga/taximeter/lattice.v" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608173713369 "|taxi|lattice:EMPTY"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lat_Vcnt lattice.v(56) " "Verilog HDL Always Construct warning at lattice.v(56): variable \"lat_Vcnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lattice.v" "" { Text "E:/fpga/taximeter/lattice.v" 56 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608173713369 "|taxi|lattice:EMPTY"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lat_Vcnt lattice.v(57) " "Verilog HDL Always Construct warning at lattice.v(57): variable \"lat_Vcnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lattice.v" "" { Text "E:/fpga/taximeter/lattice.v" 57 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608173713369 "|taxi|lattice:EMPTY"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lat_Vcnt lattice.v(58) " "Verilog HDL Always Construct warning at lattice.v(58): variable \"lat_Vcnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lattice.v" "" { Text "E:/fpga/taximeter/lattice.v" 58 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608173713369 "|taxi|lattice:EMPTY"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lat_Vcnt lattice.v(59) " "Verilog HDL Always Construct warning at lattice.v(59): variable \"lat_Vcnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lattice.v" "" { Text "E:/fpga/taximeter/lattice.v" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608173713369 "|taxi|lattice:EMPTY"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lat_Vcnt lattice.v(60) " "Verilog HDL Always Construct warning at lattice.v(60): variable \"lat_Vcnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lattice.v" "" { Text "E:/fpga/taximeter/lattice.v" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608173713369 "|taxi|lattice:EMPTY"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lat_Vcnt lattice.v(61) " "Verilog HDL Always Construct warning at lattice.v(61): variable \"lat_Vcnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lattice.v" "" { Text "E:/fpga/taximeter/lattice.v" 61 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608173713369 "|taxi|lattice:EMPTY"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lat_Vcnt lattice.v(62) " "Verilog HDL Always Construct warning at lattice.v(62): variable \"lat_Vcnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lattice.v" "" { Text "E:/fpga/taximeter/lattice.v" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608173713369 "|taxi|lattice:EMPTY"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lat_Vcnt lattice.v(63) " "Verilog HDL Always Construct warning at lattice.v(63): variable \"lat_Vcnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lattice.v" "" { Text "E:/fpga/taximeter/lattice.v" 63 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608173713369 "|taxi|lattice:EMPTY"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lat_data_R.data_a 0 lattice.v(8) " "Net \"lat_data_R.data_a\" at lattice.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "lattice.v" "" { Text "E:/fpga/taximeter/lattice.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1608173713369 "|taxi|lattice:EMPTY"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lat_data_R.waddr_a 0 lattice.v(8) " "Net \"lat_data_R.waddr_a\" at lattice.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "lattice.v" "" { Text "E:/fpga/taximeter/lattice.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1608173713369 "|taxi|lattice:EMPTY"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lat_data_G.data_a 0 lattice.v(9) " "Net \"lat_data_G.data_a\" at lattice.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "lattice.v" "" { Text "E:/fpga/taximeter/lattice.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1608173713369 "|taxi|lattice:EMPTY"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lat_data_G.waddr_a 0 lattice.v(9) " "Net \"lat_data_G.waddr_a\" at lattice.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "lattice.v" "" { Text "E:/fpga/taximeter/lattice.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1608173713369 "|taxi|lattice:EMPTY"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lat_data_R.we_a 0 lattice.v(8) " "Net \"lat_data_R.we_a\" at lattice.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "lattice.v" "" { Text "E:/fpga/taximeter/lattice.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1608173713369 "|taxi|lattice:EMPTY"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lat_data_G.we_a 0 lattice.v(9) " "Net \"lat_data_G.we_a\" at lattice.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "lattice.v" "" { Text "E:/fpga/taximeter/lattice.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1608173713370 "|taxi|lattice:EMPTY"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_1602_driver lcd_1602_driver:LCD1602 " "Elaborating entity \"lcd_1602_driver\" for hierarchy \"lcd_1602_driver:LCD1602\"" {  } { { "taxi.v" "LCD1602" { Text "E:/fpga/taximeter/taxi.v" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608173713371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:waitingKEY " "Elaborating entity \"debounce\" for hierarchy \"debounce:waitingKEY\"" {  } { { "taxi.v" "waitingKEY" { Text "E:/fpga/taximeter/taxi.v" 386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608173713377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buzzer buzzer:soundBUZ " "Elaborating entity \"buzzer\" for hierarchy \"buzzer:soundBUZ\"" {  } { { "taxi.v" "soundBUZ" { Text "E:/fpga/taximeter/taxi.v" 404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608173713380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sound_divide buzzer:soundBUZ\|sound_divide:divideSOUND " "Elaborating entity \"sound_divide\" for hierarchy \"buzzer:soundBUZ\|sound_divide:divideSOUND\"" {  } { { "buzzer.v" "divideSOUND" { Text "E:/fpga/taximeter/buzzer.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608173713382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divide divide:divide1000 " "Elaborating entity \"divide\" for hierarchy \"divide:divide1000\"" {  } { { "taxi.v" "divide1000" { Text "E:/fpga/taximeter/taxi.v" 411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608173713385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment segment:seg_high " "Elaborating entity \"segment\" for hierarchy \"segment:seg_high\"" {  } { { "taxi.v" "seg_high" { Text "E:/fpga/taximeter/taxi.v" 412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608173713387 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "seg.data_a 0 segment.v(6) " "Net \"seg.data_a\" at segment.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "segment.v" "" { Text "E:/fpga/taximeter/segment.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1608173713389 "|taxi|segment:seg_high"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "seg.waddr_a 0 segment.v(6) " "Net \"seg.waddr_a\" at segment.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "segment.v" "" { Text "E:/fpga/taximeter/segment.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1608173713389 "|taxi|segment:seg_high"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "seg.we_a 0 segment.v(6) " "Net \"seg.we_a\" at segment.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "segment.v" "" { Text "E:/fpga/taximeter/segment.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1608173713389 "|taxi|segment:seg_high"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter38 counter38:speedLED " "Elaborating entity \"counter38\" for hierarchy \"counter38:speedLED\"" {  } { { "taxi.v" "speedLED" { Text "E:/fpga/taximeter/taxi.v" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608173713390 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "en counter38.v(9) " "Verilog HDL Always Construct warning at counter38.v(9): variable \"en\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "counter38.v" "" { Text "E:/fpga/taximeter/counter38.v" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608173713393 "|taxi|counter38:speedLED"}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 10 E:/fpga/taximeter/db/taxi.ram0_segment_b1ef0119.hdl.mif " "Memory depth (16) in the design file differs from memory depth (10) in the Memory Initialization File \"E:/fpga/taximeter/db/taxi.ram0_segment_b1ef0119.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1608173713882 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1608173714861 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg_AX\[7\] GND " "Pin \"seg_AX\[7\]\" is stuck at GND" {  } { { "taxi.v" "" { Text "E:/fpga/taximeter/taxi.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608173716407 "|taxi|seg_AX[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1608173716407 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "debounce.v" "" { Text "E:/fpga/taximeter/debounce.v" 37 -1 0 } } { "debounce.v" "" { Text "E:/fpga/taximeter/debounce.v" 38 -1 0 } } { "debounce.v" "" { Text "E:/fpga/taximeter/debounce.v" 9 -1 0 } } { "debounce.v" "" { Text "E:/fpga/taximeter/debounce.v" 10 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1608173716425 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "39 " "39 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1608173717165 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1003 " "Implemented 1003 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1608173717229 ""} { "Info" "ICUT_CUT_TM_OPINS" "62 " "Implemented 62 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1608173717229 ""} { "Info" "ICUT_CUT_TM_LCELLS" "930 " "Implemented 930 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1608173717229 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1608173717229 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 77 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 77 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4705 " "Peak virtual memory: 4705 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1608173717392 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 17 10:55:17 2020 " "Processing ended: Thu Dec 17 10:55:17 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1608173717392 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1608173717392 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1608173717392 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1608173717392 ""}
