Analysis & Synthesis report for DE2_115_Default
Thu Nov  2 13:42:29 2017
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis IP Cores Summary
  6. State Machine - |DE2_115_Default|VGA_CHAR_Ctrl:u8|main_st_reg
  7. State Machine - |DE2_115_Default|VGA_CHAR_Ctrl:u8|scan_st_reg
  8. State Machine - |DE2_115_Default|LCD_TEST:u5|mLCD_ST
  9. State Machine - |DE2_115_Default|LCD_TEST:u5|LCD_Controller:u0|ST
 10. State Machine - |DE2_115_Default|I2C_AV_Config:u3|mSetup_ST
 11. Registers Packed Into Inferred Megafunctions
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_cco1:auto_generated
 14. Source assignments for KEYBOARD_DEC:u6|lpm_rom:lpm_rom_component|altrom:srom|altsyncram:rom_block|altsyncram_na01:auto_generated
 15. Source assignments for VGA_CHAR_RAM:u7|char30x40_ram:char30x40_ram_component|altsyncram:altsyncram_component|altsyncram_e9b1:auto_generated
 16. Source assignments for VGA_CHAR_RAM:u7|lpm_rom:lpm_rom_component|altrom:srom|altsyncram:rom_block|altsyncram_b801:auto_generated
 17. Source assignments for cpu:u9|rom8x1024_DE2:rom8x1024a|lpm_rom:lpm_rom_component|altrom:srom|altsyncram:rom_block|altsyncram_ol01:auto_generated
 18. Source assignments for cpu:u9|ram8x2048_DE2:ram8x2048a|altsyncram:altsyncram_component|altsyncram_28b1:auto_generated
 19. Parameter Settings for User Entity Instance: VGA_Audio_PLL:p1|altpll:altpll_component
 20. Parameter Settings for User Entity Instance: VGA_Controller:u1
 21. Parameter Settings for User Entity Instance: VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component
 22. Parameter Settings for User Entity Instance: I2C_AV_Config:u3
 23. Parameter Settings for User Entity Instance: AUDIO_DAC:u4
 24. Parameter Settings for User Entity Instance: LCD_TEST:u5
 25. Parameter Settings for User Entity Instance: LCD_TEST:u5|LCD_Controller:u0
 26. Parameter Settings for User Entity Instance: KEYBOARD_DEC:u6|lpm_rom:lpm_rom_component
 27. Parameter Settings for User Entity Instance: VGA_CHAR_RAM:u7|char30x40_ram:char30x40_ram_component|altsyncram:altsyncram_component
 28. Parameter Settings for User Entity Instance: VGA_CHAR_RAM:u7|lpm_rom:lpm_rom_component
 29. Parameter Settings for User Entity Instance: cpu:u9|rom8x1024_DE2:rom8x1024a|lpm_rom:lpm_rom_component
 30. Parameter Settings for User Entity Instance: cpu:u9|ram8x2048_DE2:ram8x2048a|altsyncram:altsyncram_component
 31. altpll Parameter Settings by Entity Instance
 32. altsyncram Parameter Settings by Entity Instance
 33. Port Connectivity Checks: "cpu:u9|shifter32_32_l2:shifter32_32_l2b"
 34. Port Connectivity Checks: "cpu:u9|main_ctrl:main_ctrla"
 35. Port Connectivity Checks: "cpu:u9|mux5_5_5:reg_widx_sel2"
 36. Port Connectivity Checks: "cpu:u9|mux32_32_32:alu_a_sel_1"
 37. Port Connectivity Checks: "cpu:u9|mux32_32_32:alu_b_sel_2"
 38. Port Connectivity Checks: "cpu:u9"
 39. Port Connectivity Checks: "VGA_CHAR_RAM:u7|char30x40_ram:char30x40_ram_component"
 40. Port Connectivity Checks: "VGA_CHAR_RAM:u7"
 41. Port Connectivity Checks: "KEYBOARD_DEC:u6"
 42. Port Connectivity Checks: "AUDIO_DAC:u4"
 43. Port Connectivity Checks: "I2C_AV_Config:u3|I2C_Controller:u0"
 44. Port Connectivity Checks: "VGA_OSD_RAM:u2"
 45. Port Connectivity Checks: "VGA_Controller:u1"
 46. Port Connectivity Checks: "SEG7_LUT_8:u0"
 47. Port Connectivity Checks: "VGA_Audio_PLL:p1"
 48. Elapsed Time Per Partition
 49. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Thu Nov  2 13:42:29 2017               ;
; Quartus II 32-bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; DE2_115_Default                                 ;
; Top-level Entity Name              ; DE2_115_Default                                 ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; N/A until Partition Merge                       ;
;     Total combinational functions  ; N/A until Partition Merge                       ;
;     Dedicated logic registers      ; N/A until Partition Merge                       ;
; Total registers                    ; N/A until Partition Merge                       ;
; Total pins                         ; N/A until Partition Merge                       ;
; Total virtual pins                 ; N/A until Partition Merge                       ;
; Total memory bits                  ; N/A until Partition Merge                       ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                       ;
; Total PLLs                         ; N/A until Partition Merge                       ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; DE2_115_Default    ; DE2_115_Default    ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; On                 ; Off                ;
; Maximum processors allowed for parallel compilation                        ; 2                  ;                    ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                  ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------+-------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                        ; IP Include File                                                               ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------+-------------------------------------------------------------------------------+
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |DE2_115_Default|VGA_Audio_PLL:p1                                      ; /mdhome/home0/af0957750/jikken2/2bu/6-2/mips_de2-115/V/VGA_Audio_PLL.v        ;
; Altera ; RAM: 2-PORT  ; N/A     ; N/A          ; N/A          ; |DE2_115_Default|VGA_OSD_RAM:u2|Img_RAM:u0                             ; /mdhome/home0/af0957750/jikken2/2bu/6-2/mips_de2-115/VGA_Controller/Img_RAM.v ;
; Altera ; RAM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |DE2_115_Default|VGA_CHAR_RAM:u7|char30x40_ram:char30x40_ram_component ; /mdhome/home0/af0957750/jikken2/2bu/6-2/mips_de2-115/char30x40_ram.v          ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------+-------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------+
; State Machine - |DE2_115_Default|VGA_CHAR_Ctrl:u8|main_st_reg                             ;
+----------------------+----------------------+----------------------+----------------------+
; Name                 ; main_st_reg.00000000 ; main_st_reg.00000010 ; main_st_reg.00000001 ;
+----------------------+----------------------+----------------------+----------------------+
; main_st_reg.00000000 ; 0                    ; 0                    ; 0                    ;
; main_st_reg.00000001 ; 1                    ; 0                    ; 1                    ;
; main_st_reg.00000010 ; 1                    ; 1                    ; 0                    ;
+----------------------+----------------------+----------------------+----------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |DE2_115_Default|VGA_CHAR_Ctrl:u8|scan_st_reg     ;
+----------------+----------------+----------------+----------------+
; Name           ; scan_st_reg.00 ; scan_st_reg.10 ; scan_st_reg.01 ;
+----------------+----------------+----------------+----------------+
; scan_st_reg.00 ; 0              ; 0              ; 0              ;
; scan_st_reg.01 ; 1              ; 0              ; 1              ;
; scan_st_reg.10 ; 1              ; 1              ; 0              ;
+----------------+----------------+----------------+----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------+
; State Machine - |DE2_115_Default|LCD_TEST:u5|mLCD_ST                               ;
+----------------+----------------+----------------+----------------+----------------+
; Name           ; mLCD_ST.000011 ; mLCD_ST.000010 ; mLCD_ST.000001 ; mLCD_ST.000000 ;
+----------------+----------------+----------------+----------------+----------------+
; mLCD_ST.000000 ; 0              ; 0              ; 0              ; 0              ;
; mLCD_ST.000001 ; 0              ; 0              ; 1              ; 1              ;
; mLCD_ST.000010 ; 0              ; 1              ; 0              ; 1              ;
; mLCD_ST.000011 ; 1              ; 0              ; 0              ; 1              ;
+----------------+----------------+----------------+----------------+----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |DE2_115_Default|LCD_TEST:u5|LCD_Controller:u0|ST ;
+-------+-------+-------+-------+-----------------------------------+
; Name  ; ST.11 ; ST.10 ; ST.01 ; ST.00                             ;
+-------+-------+-------+-------+-----------------------------------+
; ST.00 ; 0     ; 0     ; 0     ; 0                                 ;
; ST.01 ; 0     ; 0     ; 1     ; 1                                 ;
; ST.10 ; 0     ; 1     ; 0     ; 1                                 ;
; ST.11 ; 1     ; 0     ; 0     ; 1                                 ;
+-------+-------+-------+-------+-----------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |DE2_115_Default|I2C_AV_Config:u3|mSetup_ST       ;
+----------------+----------------+----------------+----------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001 ;
+----------------+----------------+----------------+----------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0              ;
; mSetup_ST.0001 ; 1              ; 0              ; 1              ;
; mSetup_ST.0010 ; 1              ; 1              ; 0              ;
+----------------+----------------+----------------+----------------+


+-----------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                      ;
+-------------------------------------+--------------------------------+------------+
; Register Name                       ; Megafunction                   ; Type       ;
+-------------------------------------+--------------------------------+------------+
; VGA_OSD_RAM:u2|WR_ADDR_ddd[0,3..18] ; VGA_OSD_RAM:u2|WR_ADDR_d_rtl_0 ; SHIFT_TAPS ;
; VGA_OSD_RAM:u2|WR_ADDR_dd[0,3..18]  ; VGA_OSD_RAM:u2|WR_ADDR_d_rtl_0 ; SHIFT_TAPS ;
; VGA_OSD_RAM:u2|WR_ADDR_d[0,3..18]   ; VGA_OSD_RAM:u2|WR_ADDR_d_rtl_0 ; SHIFT_TAPS ;
; VGA_OSD_RAM:u2|Wen_ddd              ; VGA_OSD_RAM:u2|WR_ADDR_d_rtl_0 ; SHIFT_TAPS ;
; VGA_OSD_RAM:u2|Wen_dd               ; VGA_OSD_RAM:u2|WR_ADDR_d_rtl_0 ; SHIFT_TAPS ;
; VGA_OSD_RAM:u2|Wen_d                ; VGA_OSD_RAM:u2|WR_ADDR_d_rtl_0 ; SHIFT_TAPS ;
+-------------------------------------+--------------------------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE2_115_Default|cpu:u9|pc:pca|pc_reg[28]                          ;
; 3:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_Default|cpu:u9|pc:pca|pc_reg[27]                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE2_115_Default|LCD_TEST:u5|LCD_Controller:u0|mStart              ;
; 8:1                ; 6 bits    ; 30 LEs        ; 12 LEs               ; 18 LEs                 ; Yes        ; |DE2_115_Default|VGA_CHAR_Ctrl:u8|PUT_DATA_reg[5]                  ;
; 37:1               ; 5 bits    ; 120 LEs       ; 50 LEs               ; 70 LEs                 ; Yes        ; |DE2_115_Default|KEYBOARD_DEC:u6|key_ascii_reg[1]                  ;
; 67:1               ; 6 bits    ; 264 LEs       ; 132 LEs              ; 132 LEs                ; Yes        ; |DE2_115_Default|VGA_CHAR_Ctrl:u8|RAM_WDATA_reg[5]                 ;
; 11:1               ; 6 bits    ; 42 LEs        ; 12 LEs               ; 30 LEs                 ; Yes        ; |DE2_115_Default|VGA_CHAR_Ctrl:u8|reg_idx[5]                       ;
; 16:1               ; 6 bits    ; 60 LEs        ; 24 LEs               ; 36 LEs                 ; Yes        ; |DE2_115_Default|VGA_CHAR_Ctrl:u8|CurrentPosCol_reg[5]             ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; Yes        ; |DE2_115_Default|VGA_CHAR_Ctrl:u8|CurrentPosRow_reg[4]             ;
; 16:1               ; 3 bits    ; 30 LEs        ; 12 LEs               ; 18 LEs                 ; Yes        ; |DE2_115_Default|VGA_CHAR_Ctrl:u8|CurrentPosRow_reg[0]             ;
; 84:1               ; 2 bits    ; 112 LEs       ; 88 LEs               ; 24 LEs                 ; Yes        ; |DE2_115_Default|VGA_CHAR_Ctrl:u8|PUT_DATA_src_tmp[3]              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE2_115_Default|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[3]  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DE2_115_Default|VGA_CHAR_Ctrl:u8|main_st_reg                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_115_Default|cpu:u9|mux32_32_32:link_sel|y[0]                  ;
; 3:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |DE2_115_Default|cpu:u9|mux32_32_32:link_sel|y[16]                 ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE2_115_Default|cpu:u9|mux5_5_5:reg_widx_sel2|y[4]                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE2_115_Default|cpu:u9|mux32_32_32:alu_b_sel_2|y[16]              ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |DE2_115_Default|update_monitor_rom:update_rom|data[13]            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; No         ; |DE2_115_Default|update_monitor_rom:update_rom|data[7]             ;
; 32:1               ; 32 bits   ; 672 LEs       ; 640 LEs              ; 32 LEs                 ; No         ; |DE2_115_Default|cpu:u9|registers:register_file|reg_read_data1[9]  ;
; 32:1               ; 32 bits   ; 672 LEs       ; 640 LEs              ; 32 LEs                 ; No         ; |DE2_115_Default|cpu:u9|registers:register_file|reg_read_data2[21] ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |DE2_115_Default|LCD_TEST:u5|mLCD_ST                               ;
; 22:1               ; 7 bits    ; 98 LEs        ; 63 LEs               ; 35 LEs                 ; No         ; |DE2_115_Default|cpu:u9|alu:alua|Mux38                             ;
; 21:1               ; 7 bits    ; 98 LEs        ; 56 LEs               ; 42 LEs                 ; No         ; |DE2_115_Default|cpu:u9|alu:alua|Mux52                             ;
; 23:1               ; 4 bits    ; 60 LEs        ; 40 LEs               ; 20 LEs                 ; No         ; |DE2_115_Default|cpu:u9|alu:alua|Mux35                             ;
; 22:1               ; 4 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; No         ; |DE2_115_Default|cpu:u9|alu:alua|Mux57                             ;
; 24:1               ; 2 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; No         ; |DE2_115_Default|cpu:u9|alu:alua|Mux32                             ;
; 23:1               ; 2 bits    ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; No         ; |DE2_115_Default|cpu:u9|alu:alua|Mux59                             ;
; 10:1               ; 3 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; No         ; |DE2_115_Default|VGA_CHAR_Ctrl:u8|scan_st_reg                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_cco1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for KEYBOARD_DEC:u6|lpm_rom:lpm_rom_component|altrom:srom|altsyncram:rom_block|altsyncram_na01:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA_CHAR_RAM:u7|char30x40_ram:char30x40_ram_component|altsyncram:altsyncram_component|altsyncram_e9b1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA_CHAR_RAM:u7|lpm_rom:lpm_rom_component|altrom:srom|altsyncram:rom_block|altsyncram_b801:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:u9|rom8x1024_DE2:rom8x1024a|lpm_rom:lpm_rom_component|altrom:srom|altsyncram:rom_block|altsyncram_ol01:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:u9|ram8x2048_DE2:ram8x2048a|altsyncram:altsyncram_component|altsyncram_28b1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Audio_PLL:p1|altpll:altpll_component ;
+-------------------------------+--------------------+----------------------------------+
; Parameter Name                ; Value              ; Type                             ;
+-------------------------------+--------------------+----------------------------------+
; OPERATION_MODE                ; SOURCE_SYNCHRONOUS ; Untyped                          ;
; PLL_TYPE                      ; AUTO               ; Untyped                          ;
; LPM_HINT                      ; UNUSED             ; Untyped                          ;
; QUALIFY_CONF_DONE             ; OFF                ; Untyped                          ;
; COMPENSATE_CLOCK              ; CLK0               ; Untyped                          ;
; SCAN_CHAIN                    ; LONG               ; Untyped                          ;
; PRIMARY_CLOCK                 ; INCLK0             ; Untyped                          ;
; INCLK0_INPUT_FREQUENCY        ; 20000              ; Signed Integer                   ;
; INCLK1_INPUT_FREQUENCY        ; 0                  ; Untyped                          ;
; GATE_LOCK_SIGNAL              ; NO                 ; Untyped                          ;
; GATE_LOCK_COUNTER             ; 0                  ; Untyped                          ;
; LOCK_HIGH                     ; 1                  ; Untyped                          ;
; LOCK_LOW                      ; 1                  ; Untyped                          ;
; VALID_LOCK_MULTIPLIER         ; 1                  ; Untyped                          ;
; INVALID_LOCK_MULTIPLIER       ; 5                  ; Untyped                          ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                ; Untyped                          ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                ; Untyped                          ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                ; Untyped                          ;
; SKIP_VCO                      ; OFF                ; Untyped                          ;
; SWITCH_OVER_COUNTER           ; 0                  ; Untyped                          ;
; SWITCH_OVER_TYPE              ; AUTO               ; Untyped                          ;
; FEEDBACK_SOURCE               ; EXTCLK0            ; Untyped                          ;
; BANDWIDTH                     ; 0                  ; Untyped                          ;
; BANDWIDTH_TYPE                ; AUTO               ; Untyped                          ;
; SPREAD_FREQUENCY              ; 0                  ; Untyped                          ;
; DOWN_SPREAD                   ; 0                  ; Untyped                          ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                ; Untyped                          ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                ; Untyped                          ;
; CLK9_MULTIPLY_BY              ; 0                  ; Untyped                          ;
; CLK8_MULTIPLY_BY              ; 0                  ; Untyped                          ;
; CLK7_MULTIPLY_BY              ; 0                  ; Untyped                          ;
; CLK6_MULTIPLY_BY              ; 0                  ; Untyped                          ;
; CLK5_MULTIPLY_BY              ; 1                  ; Untyped                          ;
; CLK4_MULTIPLY_BY              ; 1                  ; Untyped                          ;
; CLK3_MULTIPLY_BY              ; 1                  ; Untyped                          ;
; CLK2_MULTIPLY_BY              ; 1                  ; Signed Integer                   ;
; CLK1_MULTIPLY_BY              ; 9                  ; Signed Integer                   ;
; CLK0_MULTIPLY_BY              ; 1                  ; Signed Integer                   ;
; CLK9_DIVIDE_BY                ; 0                  ; Untyped                          ;
; CLK8_DIVIDE_BY                ; 0                  ; Untyped                          ;
; CLK7_DIVIDE_BY                ; 0                  ; Untyped                          ;
; CLK6_DIVIDE_BY                ; 0                  ; Untyped                          ;
; CLK5_DIVIDE_BY                ; 1                  ; Untyped                          ;
; CLK4_DIVIDE_BY                ; 1                  ; Untyped                          ;
; CLK3_DIVIDE_BY                ; 1                  ; Untyped                          ;
; CLK2_DIVIDE_BY                ; 2                  ; Signed Integer                   ;
; CLK1_DIVIDE_BY                ; 25                 ; Signed Integer                   ;
; CLK0_DIVIDE_BY                ; 2                  ; Signed Integer                   ;
; CLK9_PHASE_SHIFT              ; 0                  ; Untyped                          ;
; CLK8_PHASE_SHIFT              ; 0                  ; Untyped                          ;
; CLK7_PHASE_SHIFT              ; 0                  ; Untyped                          ;
; CLK6_PHASE_SHIFT              ; 0                  ; Untyped                          ;
; CLK5_PHASE_SHIFT              ; 0                  ; Untyped                          ;
; CLK4_PHASE_SHIFT              ; 0                  ; Untyped                          ;
; CLK3_PHASE_SHIFT              ; 0                  ; Untyped                          ;
; CLK2_PHASE_SHIFT              ; -10000             ; Untyped                          ;
; CLK1_PHASE_SHIFT              ; 0                  ; Untyped                          ;
; CLK0_PHASE_SHIFT              ; 0                  ; Untyped                          ;
; CLK5_TIME_DELAY               ; 0                  ; Untyped                          ;
; CLK4_TIME_DELAY               ; 0                  ; Untyped                          ;
; CLK3_TIME_DELAY               ; 0                  ; Untyped                          ;
; CLK2_TIME_DELAY               ; 0                  ; Untyped                          ;
; CLK1_TIME_DELAY               ; 0                  ; Untyped                          ;
; CLK0_TIME_DELAY               ; 0                  ; Untyped                          ;
; CLK9_DUTY_CYCLE               ; 50                 ; Untyped                          ;
; CLK8_DUTY_CYCLE               ; 50                 ; Untyped                          ;
; CLK7_DUTY_CYCLE               ; 50                 ; Untyped                          ;
; CLK6_DUTY_CYCLE               ; 50                 ; Untyped                          ;
; CLK5_DUTY_CYCLE               ; 50                 ; Untyped                          ;
; CLK4_DUTY_CYCLE               ; 50                 ; Untyped                          ;
; CLK3_DUTY_CYCLE               ; 50                 ; Untyped                          ;
; CLK2_DUTY_CYCLE               ; 50                 ; Signed Integer                   ;
; CLK1_DUTY_CYCLE               ; 50                 ; Signed Integer                   ;
; CLK0_DUTY_CYCLE               ; 50                 ; Signed Integer                   ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                ; Untyped                          ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                ; Untyped                          ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                ; Untyped                          ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                ; Untyped                          ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                ; Untyped                          ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                ; Untyped                          ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                ; Untyped                          ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                ; Untyped                          ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                ; Untyped                          ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                ; Untyped                          ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                ; Untyped                          ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                ; Untyped                          ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                ; Untyped                          ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                ; Untyped                          ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                ; Untyped                          ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                ; Untyped                          ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                ; Untyped                          ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                ; Untyped                          ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                ; Untyped                          ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                ; Untyped                          ;
; LOCK_WINDOW_UI                ;  0.05              ; Untyped                          ;
; LOCK_WINDOW_UI_BITS           ; UNUSED             ; Untyped                          ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED             ; Untyped                          ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED             ; Untyped                          ;
; DPA_MULTIPLY_BY               ; 0                  ; Untyped                          ;
; DPA_DIVIDE_BY                 ; 1                  ; Untyped                          ;
; DPA_DIVIDER                   ; 0                  ; Untyped                          ;
; EXTCLK3_MULTIPLY_BY           ; 1                  ; Untyped                          ;
; EXTCLK2_MULTIPLY_BY           ; 1                  ; Untyped                          ;
; EXTCLK1_MULTIPLY_BY           ; 1                  ; Untyped                          ;
; EXTCLK0_MULTIPLY_BY           ; 1                  ; Untyped                          ;
; EXTCLK3_DIVIDE_BY             ; 1                  ; Untyped                          ;
; EXTCLK2_DIVIDE_BY             ; 1                  ; Untyped                          ;
; EXTCLK1_DIVIDE_BY             ; 1                  ; Untyped                          ;
; EXTCLK0_DIVIDE_BY             ; 1                  ; Untyped                          ;
; EXTCLK3_PHASE_SHIFT           ; 0                  ; Untyped                          ;
; EXTCLK2_PHASE_SHIFT           ; 0                  ; Untyped                          ;
; EXTCLK1_PHASE_SHIFT           ; 0                  ; Untyped                          ;
; EXTCLK0_PHASE_SHIFT           ; 0                  ; Untyped                          ;
; EXTCLK3_TIME_DELAY            ; 0                  ; Untyped                          ;
; EXTCLK2_TIME_DELAY            ; 0                  ; Untyped                          ;
; EXTCLK1_TIME_DELAY            ; 0                  ; Untyped                          ;
; EXTCLK0_TIME_DELAY            ; 0                  ; Untyped                          ;
; EXTCLK3_DUTY_CYCLE            ; 50                 ; Untyped                          ;
; EXTCLK2_DUTY_CYCLE            ; 50                 ; Untyped                          ;
; EXTCLK1_DUTY_CYCLE            ; 50                 ; Untyped                          ;
; EXTCLK0_DUTY_CYCLE            ; 50                 ; Untyped                          ;
; VCO_MULTIPLY_BY               ; 0                  ; Untyped                          ;
; VCO_DIVIDE_BY                 ; 0                  ; Untyped                          ;
; SCLKOUT0_PHASE_SHIFT          ; 0                  ; Untyped                          ;
; SCLKOUT1_PHASE_SHIFT          ; 0                  ; Untyped                          ;
; VCO_MIN                       ; 0                  ; Untyped                          ;
; VCO_MAX                       ; 0                  ; Untyped                          ;
; VCO_CENTER                    ; 0                  ; Untyped                          ;
; PFD_MIN                       ; 0                  ; Untyped                          ;
; PFD_MAX                       ; 0                  ; Untyped                          ;
; M_INITIAL                     ; 0                  ; Untyped                          ;
; M                             ; 0                  ; Untyped                          ;
; N                             ; 1                  ; Untyped                          ;
; M2                            ; 1                  ; Untyped                          ;
; N2                            ; 1                  ; Untyped                          ;
; SS                            ; 1                  ; Untyped                          ;
; C0_HIGH                       ; 0                  ; Untyped                          ;
; C1_HIGH                       ; 0                  ; Untyped                          ;
; C2_HIGH                       ; 0                  ; Untyped                          ;
; C3_HIGH                       ; 0                  ; Untyped                          ;
; C4_HIGH                       ; 0                  ; Untyped                          ;
; C5_HIGH                       ; 0                  ; Untyped                          ;
; C6_HIGH                       ; 0                  ; Untyped                          ;
; C7_HIGH                       ; 0                  ; Untyped                          ;
; C8_HIGH                       ; 0                  ; Untyped                          ;
; C9_HIGH                       ; 0                  ; Untyped                          ;
; C0_LOW                        ; 0                  ; Untyped                          ;
; C1_LOW                        ; 0                  ; Untyped                          ;
; C2_LOW                        ; 0                  ; Untyped                          ;
; C3_LOW                        ; 0                  ; Untyped                          ;
; C4_LOW                        ; 0                  ; Untyped                          ;
; C5_LOW                        ; 0                  ; Untyped                          ;
; C6_LOW                        ; 0                  ; Untyped                          ;
; C7_LOW                        ; 0                  ; Untyped                          ;
; C8_LOW                        ; 0                  ; Untyped                          ;
; C9_LOW                        ; 0                  ; Untyped                          ;
; C0_INITIAL                    ; 0                  ; Untyped                          ;
; C1_INITIAL                    ; 0                  ; Untyped                          ;
; C2_INITIAL                    ; 0                  ; Untyped                          ;
; C3_INITIAL                    ; 0                  ; Untyped                          ;
; C4_INITIAL                    ; 0                  ; Untyped                          ;
; C5_INITIAL                    ; 0                  ; Untyped                          ;
; C6_INITIAL                    ; 0                  ; Untyped                          ;
; C7_INITIAL                    ; 0                  ; Untyped                          ;
; C8_INITIAL                    ; 0                  ; Untyped                          ;
; C9_INITIAL                    ; 0                  ; Untyped                          ;
; C0_MODE                       ; BYPASS             ; Untyped                          ;
; C1_MODE                       ; BYPASS             ; Untyped                          ;
; C2_MODE                       ; BYPASS             ; Untyped                          ;
; C3_MODE                       ; BYPASS             ; Untyped                          ;
; C4_MODE                       ; BYPASS             ; Untyped                          ;
; C5_MODE                       ; BYPASS             ; Untyped                          ;
; C6_MODE                       ; BYPASS             ; Untyped                          ;
; C7_MODE                       ; BYPASS             ; Untyped                          ;
; C8_MODE                       ; BYPASS             ; Untyped                          ;
; C9_MODE                       ; BYPASS             ; Untyped                          ;
; C0_PH                         ; 0                  ; Untyped                          ;
; C1_PH                         ; 0                  ; Untyped                          ;
; C2_PH                         ; 0                  ; Untyped                          ;
; C3_PH                         ; 0                  ; Untyped                          ;
; C4_PH                         ; 0                  ; Untyped                          ;
; C5_PH                         ; 0                  ; Untyped                          ;
; C6_PH                         ; 0                  ; Untyped                          ;
; C7_PH                         ; 0                  ; Untyped                          ;
; C8_PH                         ; 0                  ; Untyped                          ;
; C9_PH                         ; 0                  ; Untyped                          ;
; L0_HIGH                       ; 1                  ; Untyped                          ;
; L1_HIGH                       ; 1                  ; Untyped                          ;
; G0_HIGH                       ; 1                  ; Untyped                          ;
; G1_HIGH                       ; 1                  ; Untyped                          ;
; G2_HIGH                       ; 1                  ; Untyped                          ;
; G3_HIGH                       ; 1                  ; Untyped                          ;
; E0_HIGH                       ; 1                  ; Untyped                          ;
; E1_HIGH                       ; 1                  ; Untyped                          ;
; E2_HIGH                       ; 1                  ; Untyped                          ;
; E3_HIGH                       ; 1                  ; Untyped                          ;
; L0_LOW                        ; 1                  ; Untyped                          ;
; L1_LOW                        ; 1                  ; Untyped                          ;
; G0_LOW                        ; 1                  ; Untyped                          ;
; G1_LOW                        ; 1                  ; Untyped                          ;
; G2_LOW                        ; 1                  ; Untyped                          ;
; G3_LOW                        ; 1                  ; Untyped                          ;
; E0_LOW                        ; 1                  ; Untyped                          ;
; E1_LOW                        ; 1                  ; Untyped                          ;
; E2_LOW                        ; 1                  ; Untyped                          ;
; E3_LOW                        ; 1                  ; Untyped                          ;
; L0_INITIAL                    ; 1                  ; Untyped                          ;
; L1_INITIAL                    ; 1                  ; Untyped                          ;
; G0_INITIAL                    ; 1                  ; Untyped                          ;
; G1_INITIAL                    ; 1                  ; Untyped                          ;
; G2_INITIAL                    ; 1                  ; Untyped                          ;
; G3_INITIAL                    ; 1                  ; Untyped                          ;
; E0_INITIAL                    ; 1                  ; Untyped                          ;
; E1_INITIAL                    ; 1                  ; Untyped                          ;
; E2_INITIAL                    ; 1                  ; Untyped                          ;
; E3_INITIAL                    ; 1                  ; Untyped                          ;
; L0_MODE                       ; BYPASS             ; Untyped                          ;
; L1_MODE                       ; BYPASS             ; Untyped                          ;
; G0_MODE                       ; BYPASS             ; Untyped                          ;
; G1_MODE                       ; BYPASS             ; Untyped                          ;
; G2_MODE                       ; BYPASS             ; Untyped                          ;
; G3_MODE                       ; BYPASS             ; Untyped                          ;
; E0_MODE                       ; BYPASS             ; Untyped                          ;
; E1_MODE                       ; BYPASS             ; Untyped                          ;
; E2_MODE                       ; BYPASS             ; Untyped                          ;
; E3_MODE                       ; BYPASS             ; Untyped                          ;
; L0_PH                         ; 0                  ; Untyped                          ;
; L1_PH                         ; 0                  ; Untyped                          ;
; G0_PH                         ; 0                  ; Untyped                          ;
; G1_PH                         ; 0                  ; Untyped                          ;
; G2_PH                         ; 0                  ; Untyped                          ;
; G3_PH                         ; 0                  ; Untyped                          ;
; E0_PH                         ; 0                  ; Untyped                          ;
; E1_PH                         ; 0                  ; Untyped                          ;
; E2_PH                         ; 0                  ; Untyped                          ;
; E3_PH                         ; 0                  ; Untyped                          ;
; M_PH                          ; 0                  ; Untyped                          ;
; C1_USE_CASC_IN                ; OFF                ; Untyped                          ;
; C2_USE_CASC_IN                ; OFF                ; Untyped                          ;
; C3_USE_CASC_IN                ; OFF                ; Untyped                          ;
; C4_USE_CASC_IN                ; OFF                ; Untyped                          ;
; C5_USE_CASC_IN                ; OFF                ; Untyped                          ;
; C6_USE_CASC_IN                ; OFF                ; Untyped                          ;
; C7_USE_CASC_IN                ; OFF                ; Untyped                          ;
; C8_USE_CASC_IN                ; OFF                ; Untyped                          ;
; C9_USE_CASC_IN                ; OFF                ; Untyped                          ;
; CLK0_COUNTER                  ; G0                 ; Untyped                          ;
; CLK1_COUNTER                  ; G0                 ; Untyped                          ;
; CLK2_COUNTER                  ; G0                 ; Untyped                          ;
; CLK3_COUNTER                  ; G0                 ; Untyped                          ;
; CLK4_COUNTER                  ; G0                 ; Untyped                          ;
; CLK5_COUNTER                  ; G0                 ; Untyped                          ;
; CLK6_COUNTER                  ; E0                 ; Untyped                          ;
; CLK7_COUNTER                  ; E1                 ; Untyped                          ;
; CLK8_COUNTER                  ; E2                 ; Untyped                          ;
; CLK9_COUNTER                  ; E3                 ; Untyped                          ;
; L0_TIME_DELAY                 ; 0                  ; Untyped                          ;
; L1_TIME_DELAY                 ; 0                  ; Untyped                          ;
; G0_TIME_DELAY                 ; 0                  ; Untyped                          ;
; G1_TIME_DELAY                 ; 0                  ; Untyped                          ;
; G2_TIME_DELAY                 ; 0                  ; Untyped                          ;
; G3_TIME_DELAY                 ; 0                  ; Untyped                          ;
; E0_TIME_DELAY                 ; 0                  ; Untyped                          ;
; E1_TIME_DELAY                 ; 0                  ; Untyped                          ;
; E2_TIME_DELAY                 ; 0                  ; Untyped                          ;
; E3_TIME_DELAY                 ; 0                  ; Untyped                          ;
; M_TIME_DELAY                  ; 0                  ; Untyped                          ;
; N_TIME_DELAY                  ; 0                  ; Untyped                          ;
; EXTCLK3_COUNTER               ; E3                 ; Untyped                          ;
; EXTCLK2_COUNTER               ; E2                 ; Untyped                          ;
; EXTCLK1_COUNTER               ; E1                 ; Untyped                          ;
; EXTCLK0_COUNTER               ; E0                 ; Untyped                          ;
; ENABLE0_COUNTER               ; L0                 ; Untyped                          ;
; ENABLE1_COUNTER               ; L0                 ; Untyped                          ;
; CHARGE_PUMP_CURRENT           ; 2                  ; Untyped                          ;
; LOOP_FILTER_R                 ;  1.000000          ; Untyped                          ;
; LOOP_FILTER_C                 ; 5                  ; Untyped                          ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999               ; Untyped                          ;
; LOOP_FILTER_R_BITS            ; 9999               ; Untyped                          ;
; LOOP_FILTER_C_BITS            ; 9999               ; Untyped                          ;
; VCO_POST_SCALE                ; 0                  ; Untyped                          ;
; CLK2_OUTPUT_FREQUENCY         ; 0                  ; Untyped                          ;
; CLK1_OUTPUT_FREQUENCY         ; 0                  ; Untyped                          ;
; CLK0_OUTPUT_FREQUENCY         ; 0                  ; Untyped                          ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E       ; Untyped                          ;
; PORT_CLKENA0                  ; PORT_UNUSED        ; Untyped                          ;
; PORT_CLKENA1                  ; PORT_UNUSED        ; Untyped                          ;
; PORT_CLKENA2                  ; PORT_UNUSED        ; Untyped                          ;
; PORT_CLKENA3                  ; PORT_UNUSED        ; Untyped                          ;
; PORT_CLKENA4                  ; PORT_UNUSED        ; Untyped                          ;
; PORT_CLKENA5                  ; PORT_UNUSED        ; Untyped                          ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY  ; Untyped                          ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY  ; Untyped                          ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY  ; Untyped                          ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY  ; Untyped                          ;
; PORT_EXTCLK0                  ; PORT_UNUSED        ; Untyped                          ;
; PORT_EXTCLK1                  ; PORT_UNUSED        ; Untyped                          ;
; PORT_EXTCLK2                  ; PORT_UNUSED        ; Untyped                          ;
; PORT_EXTCLK3                  ; PORT_UNUSED        ; Untyped                          ;
; PORT_CLKBAD0                  ; PORT_UNUSED        ; Untyped                          ;
; PORT_CLKBAD1                  ; PORT_UNUSED        ; Untyped                          ;
; PORT_CLK0                     ; PORT_USED          ; Untyped                          ;
; PORT_CLK1                     ; PORT_USED          ; Untyped                          ;
; PORT_CLK2                     ; PORT_USED          ; Untyped                          ;
; PORT_CLK3                     ; PORT_UNUSED        ; Untyped                          ;
; PORT_CLK4                     ; PORT_UNUSED        ; Untyped                          ;
; PORT_CLK5                     ; PORT_UNUSED        ; Untyped                          ;
; PORT_CLK6                     ; PORT_UNUSED        ; Untyped                          ;
; PORT_CLK7                     ; PORT_UNUSED        ; Untyped                          ;
; PORT_CLK8                     ; PORT_UNUSED        ; Untyped                          ;
; PORT_CLK9                     ; PORT_UNUSED        ; Untyped                          ;
; PORT_SCANDATA                 ; PORT_UNUSED        ; Untyped                          ;
; PORT_SCANDATAOUT              ; PORT_UNUSED        ; Untyped                          ;
; PORT_SCANDONE                 ; PORT_UNUSED        ; Untyped                          ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY  ; Untyped                          ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY  ; Untyped                          ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED        ; Untyped                          ;
; PORT_CLKLOSS                  ; PORT_UNUSED        ; Untyped                          ;
; PORT_INCLK1                   ; PORT_UNUSED        ; Untyped                          ;
; PORT_INCLK0                   ; PORT_USED          ; Untyped                          ;
; PORT_FBIN                     ; PORT_UNUSED        ; Untyped                          ;
; PORT_PLLENA                   ; PORT_UNUSED        ; Untyped                          ;
; PORT_CLKSWITCH                ; PORT_UNUSED        ; Untyped                          ;
; PORT_ARESET                   ; PORT_USED          ; Untyped                          ;
; PORT_PFDENA                   ; PORT_UNUSED        ; Untyped                          ;
; PORT_SCANCLK                  ; PORT_UNUSED        ; Untyped                          ;
; PORT_SCANACLR                 ; PORT_UNUSED        ; Untyped                          ;
; PORT_SCANREAD                 ; PORT_UNUSED        ; Untyped                          ;
; PORT_SCANWRITE                ; PORT_UNUSED        ; Untyped                          ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY  ; Untyped                          ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY  ; Untyped                          ;
; PORT_LOCKED                   ; PORT_UNUSED        ; Untyped                          ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED        ; Untyped                          ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY  ; Untyped                          ;
; PORT_PHASEDONE                ; PORT_UNUSED        ; Untyped                          ;
; PORT_PHASESTEP                ; PORT_UNUSED        ; Untyped                          ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED        ; Untyped                          ;
; PORT_SCANCLKENA               ; PORT_UNUSED        ; Untyped                          ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED        ; Untyped                          ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY  ; Untyped                          ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY  ; Untyped                          ;
; M_TEST_SOURCE                 ; 5                  ; Untyped                          ;
; C0_TEST_SOURCE                ; 5                  ; Untyped                          ;
; C1_TEST_SOURCE                ; 5                  ; Untyped                          ;
; C2_TEST_SOURCE                ; 5                  ; Untyped                          ;
; C3_TEST_SOURCE                ; 5                  ; Untyped                          ;
; C4_TEST_SOURCE                ; 5                  ; Untyped                          ;
; C5_TEST_SOURCE                ; 5                  ; Untyped                          ;
; C6_TEST_SOURCE                ; 5                  ; Untyped                          ;
; C7_TEST_SOURCE                ; 5                  ; Untyped                          ;
; C8_TEST_SOURCE                ; 5                  ; Untyped                          ;
; C9_TEST_SOURCE                ; 5                  ; Untyped                          ;
; CBXI_PARAMETER                ; altpll_k3n2        ; Untyped                          ;
; VCO_FREQUENCY_CONTROL         ; AUTO               ; Untyped                          ;
; VCO_PHASE_SHIFT_STEP          ; 0                  ; Untyped                          ;
; WIDTH_CLOCK                   ; 5                  ; Signed Integer                   ;
; WIDTH_PHASECOUNTERSELECT      ; 4                  ; Untyped                          ;
; USING_FBMIMICBIDIR_PORT       ; OFF                ; Untyped                          ;
; DEVICE_FAMILY                 ; Cyclone IV E       ; Untyped                          ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED             ; Untyped                          ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                ; Untyped                          ;
; AUTO_CARRY_CHAINS             ; ON                 ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS          ; OFF                ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS           ; ON                 ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS        ; OFF                ; IGNORE_CASCADE                   ;
+-------------------------------+--------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Controller:u1 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; H_SYNC_CYC     ; 96    ; Signed Integer                        ;
; H_SYNC_BACK    ; 48    ; Signed Integer                        ;
; H_SYNC_ACT     ; 640   ; Signed Integer                        ;
; H_SYNC_FRONT   ; 16    ; Signed Integer                        ;
; H_SYNC_TOTAL   ; 800   ; Signed Integer                        ;
; V_SYNC_CYC     ; 2     ; Signed Integer                        ;
; V_SYNC_BACK    ; 32    ; Signed Integer                        ;
; V_SYNC_ACT     ; 480   ; Signed Integer                        ;
; V_SYNC_FRONT   ; 11    ; Signed Integer                        ;
; V_SYNC_TOTAL   ; 525   ; Signed Integer                        ;
; X_START        ; 148   ; Signed Integer                        ;
; Y_START        ; 34    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------+
; Parameter Name                     ; Value                ; Type                                       ;
+------------------------------------+----------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                    ;
; WIDTH_A                            ; 1                    ; Signed Integer                             ;
; WIDTHAD_A                          ; 19                   ; Signed Integer                             ;
; NUMWORDS_A                         ; 307200               ; Signed Integer                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WIDTH_B                            ; 8                    ; Signed Integer                             ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                             ;
; NUMWORDS_B                         ; 38400                ; Signed Integer                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                    ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; INIT_FILE                          ; Img_DATA.hex         ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_B               ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_cco1      ; Untyped                                    ;
+------------------------------------+----------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: I2C_AV_Config:u3 ;
+----------------+----------+-----------------------------------+
; Parameter Name ; Value    ; Type                              ;
+----------------+----------+-----------------------------------+
; CLK_Freq       ; 50000000 ; Signed Integer                    ;
; I2C_Freq       ; 20000    ; Signed Integer                    ;
; LUT_SIZE       ; 51       ; Signed Integer                    ;
; Dummy_DATA     ; 0        ; Signed Integer                    ;
; SET_LIN_L      ; 1        ; Signed Integer                    ;
; SET_LIN_R      ; 2        ; Signed Integer                    ;
; SET_HEAD_L     ; 3        ; Signed Integer                    ;
; SET_HEAD_R     ; 4        ; Signed Integer                    ;
; A_PATH_CTRL    ; 5        ; Signed Integer                    ;
; D_PATH_CTRL    ; 6        ; Signed Integer                    ;
; POWER_ON       ; 7        ; Signed Integer                    ;
; SET_FORMAT     ; 8        ; Signed Integer                    ;
; SAMPLE_CTRL    ; 9        ; Signed Integer                    ;
; SET_ACTIVE     ; 10       ; Signed Integer                    ;
; SET_VIDEO      ; 11       ; Signed Integer                    ;
+----------------+----------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: AUDIO_DAC:u4 ;
+------------------+----------+-----------------------------+
; Parameter Name   ; Value    ; Type                        ;
+------------------+----------+-----------------------------+
; REF_CLK          ; 18432000 ; Signed Integer              ;
; SAMPLE_RATE      ; 48000    ; Signed Integer              ;
; DATA_WIDTH       ; 16       ; Signed Integer              ;
; CHANNEL_NUM      ; 2        ; Signed Integer              ;
; SIN_SAMPLE_DATA  ; 48       ; Signed Integer              ;
; FLASH_DATA_NUM   ; 1048576  ; Signed Integer              ;
; SDRAM_DATA_NUM   ; 4194304  ; Signed Integer              ;
; SRAM_DATA_NUM    ; 262144   ; Signed Integer              ;
; FLASH_ADDR_WIDTH ; 20       ; Signed Integer              ;
; SDRAM_ADDR_WIDTH ; 22       ; Signed Integer              ;
; SRAM_ADDR_WIDTH  ; 18       ; Signed Integer              ;
; FLASH_DATA_WIDTH ; 8        ; Signed Integer              ;
; SDRAM_DATA_WIDTH ; 16       ; Signed Integer              ;
; SRAM_DATA_WIDTH  ; 16       ; Signed Integer              ;
; SIN_SANPLE       ; 0        ; Signed Integer              ;
; FLASH_DATA       ; 1        ; Signed Integer              ;
; SDRAM_DATA       ; 2        ; Signed Integer              ;
; SRAM_DATA        ; 3        ; Signed Integer              ;
+------------------+----------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: LCD_TEST:u5 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; LCD_INTIAL     ; 0     ; Signed Integer                  ;
; LCD_LINE1      ; 5     ; Signed Integer                  ;
; LCD_CH_LINE    ; 21    ; Signed Integer                  ;
; LCD_LINE2      ; 22    ; Signed Integer                  ;
; LUT_SIZE       ; 38    ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LCD_TEST:u5|LCD_Controller:u0 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; CLK_Divide     ; 16    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: KEYBOARD_DEC:u6|lpm_rom:lpm_rom_component ;
+------------------------+--------------+------------------------------------------------+
; Parameter Name         ; Value        ; Type                                           ;
+------------------------+--------------+------------------------------------------------+
; LPM_WIDTH              ; 6            ; Signed Integer                                 ;
; LPM_WIDTHAD            ; 8            ; Signed Integer                                 ;
; LPM_NUMWORDS           ; 256          ; Untyped                                        ;
; LPM_ADDRESS_CONTROL    ; REGISTERED   ; Untyped                                        ;
; LPM_OUTDATA            ; REGISTERED   ; Untyped                                        ;
; LPM_FILE               ; scancode.mif ; Untyped                                        ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                 ;
+------------------------+--------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_CHAR_RAM:u7|char30x40_ram:char30x40_ram_component|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                         ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                                         ;
; NUMWORDS_A                         ; 1200                 ; Signed Integer                                                         ;
; OUTDATA_REG_A                      ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 1                    ; Untyped                                                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; char30x40_ram.mif    ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_e9b1      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_CHAR_RAM:u7|lpm_rom:lpm_rom_component ;
+------------------------+--------------+------------------------------------------------+
; Parameter Name         ; Value        ; Type                                           ;
+------------------------+--------------+------------------------------------------------+
; LPM_WIDTH              ; 8            ; Signed Integer                                 ;
; LPM_WIDTHAD            ; 9            ; Signed Integer                                 ;
; LPM_NUMWORDS           ; 512          ; Untyped                                        ;
; LPM_ADDRESS_CONTROL    ; REGISTERED   ; Untyped                                        ;
; LPM_OUTDATA            ; REGISTERED   ; Untyped                                        ;
; LPM_FILE               ; bmpfont.mif  ; Untyped                                        ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                 ;
+------------------------+--------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u9|rom8x1024_DE2:rom8x1024a|lpm_rom:lpm_rom_component ;
+------------------------+-------------------+-----------------------------------------------------------+
; Parameter Name         ; Value             ; Type                                                      ;
+------------------------+-------------------+-----------------------------------------------------------+
; LPM_WIDTH              ; 32                ; Signed Integer                                            ;
; LPM_WIDTHAD            ; 10                ; Signed Integer                                            ;
; LPM_NUMWORDS           ; 1024              ; Untyped                                                   ;
; LPM_ADDRESS_CONTROL    ; REGISTERED        ; Untyped                                                   ;
; LPM_OUTDATA            ; REGISTERED        ; Untyped                                                   ;
; LPM_FILE               ; rom8x1024_DE2.mif ; Untyped                                                   ;
; DEVICE_FAMILY          ; Cyclone IV E      ; Untyped                                                   ;
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                                            ;
+------------------------+-------------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u9|ram8x2048_DE2:ram8x2048a|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                             ;
+------------------------------------+----------------------+--------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                          ;
; WIDTH_A                            ; 32                   ; Signed Integer                                   ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                   ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                   ;
; OUTDATA_REG_A                      ; CLOCK1               ; Untyped                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; INIT_FILE                          ; ram8x2048_DE2.mif    ; Untyped                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                          ;
; CBXI_PARAMETER                     ; altsyncram_28b1      ; Untyped                                          ;
+------------------------------------+----------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                             ;
+-------------------------------+------------------------------------------+
; Name                          ; Value                                    ;
+-------------------------------+------------------------------------------+
; Number of entity instances    ; 1                                        ;
; Entity Instance               ; VGA_Audio_PLL:p1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; SOURCE_SYNCHRONOUS                       ;
;     -- PLL_TYPE               ; AUTO                                     ;
;     -- PRIMARY_CLOCK          ; INCLK0                                   ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                    ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                        ;
;     -- VCO_MULTIPLY_BY        ; 0                                        ;
;     -- VCO_DIVIDE_BY          ; 0                                        ;
+-------------------------------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                  ;
+-------------------------------------------+---------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                 ;
+-------------------------------------------+---------------------------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                                     ;
; Entity Instance                           ; VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component                             ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                             ;
;     -- WIDTH_A                            ; 1                                                                                     ;
;     -- NUMWORDS_A                         ; 307200                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                          ;
;     -- WIDTH_B                            ; 8                                                                                     ;
;     -- NUMWORDS_B                         ; 38400                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                             ;
; Entity Instance                           ; VGA_CHAR_RAM:u7|char30x40_ram:char30x40_ram_component|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                           ;
;     -- WIDTH_A                            ; 8                                                                                     ;
;     -- NUMWORDS_A                         ; 1200                                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK1                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                             ;
; Entity Instance                           ; cpu:u9|ram8x2048_DE2:ram8x2048a|altsyncram:altsyncram_component                       ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                           ;
;     -- WIDTH_A                            ; 32                                                                                    ;
;     -- NUMWORDS_A                         ; 2048                                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK1                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                             ;
+-------------------------------------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u9|shifter32_32_l2:shifter32_32_l2b" ;
+--------------+-------+----------+-----------------------------------+
; Port         ; Type  ; Severity ; Details                           ;
+--------------+-------+----------+-----------------------------------+
; sh_a[31..26] ; Input ; Info     ; Stuck at GND                      ;
+--------------+-------+----------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u9|main_ctrl:main_ctrla"                                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; jpr  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "cpu:u9|mux5_5_5:reg_widx_sel2" ;
+------+-------+----------+---------------------------------+
; Port ; Type  ; Severity ; Details                         ;
+------+-------+----------+---------------------------------+
; d1   ; Input ; Info     ; Stuck at VCC                    ;
+------+-------+----------+---------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u9|mux32_32_32:alu_a_sel_1" ;
+-----------+-------+----------+-----------------------------+
; Port      ; Type  ; Severity ; Details                     ;
+-----------+-------+----------+-----------------------------+
; d1[31..5] ; Input ; Info     ; Stuck at GND                ;
+-----------+-------+----------+-----------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u9|mux32_32_32:alu_b_sel_2" ;
+------+-------+----------+----------------------------------+
; Port ; Type  ; Severity ; Details                          ;
+------+-------+----------+----------------------------------+
; d1   ; Input ; Info     ; Stuck at GND                     ;
+------+-------+----------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u9"                                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; o_clock ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_CHAR_RAM:u7|char30x40_ram:char30x40_ram_component"                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; q[7..6] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_CHAR_RAM:u7"                                                                                                                                                                         ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                            ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; oPIXEL_VAL ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (1 bits) it drives; bit(s) "oPIXEL_VAL[7..1]" have no fanouts                                                      ;
; iVGA_ADDR  ; Input  ; Warning  ; Input port expression (20 bits) is wider than the input port (19 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "KEYBOARD_DEC:u6"                                                                              ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; oKey_parity_D  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oKey_stopbit_D ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AUDIO_DAC:u4"                                                                                                                                              ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                             ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; iSrc_Select ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (2 bits) it drives.  Extra input bit(s) "iSrc_Select[1..1]" will be connected to GND. ;
; oFLASH_ADDR ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                            ;
; iFLASH_DATA ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.        ;
; oSDRAM_ADDR ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                            ;
; iSDRAM_DATA ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.        ;
; oSRAM_ADDR  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                            ;
; iSRAM_DATA  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.        ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2C_AV_Config:u3|I2C_Controller:u0"                                                                                                                ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; W_R        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; SD_COUNTER ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SDO        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_OSD_RAM:u2"                                                                                                                                                                            ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                             ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; iVGA_ADDR    ; Input ; Warning  ; Input port expression (20 bits) is wider than the input port (19 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; iWR_ADDR     ; Input ; Warning  ; Input port expression (20 bits) is wider than the input port (19 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; iON_R        ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; iON_R[9..0]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; iON_G        ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; iON_G[9..0]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; iON_B        ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; iON_B[9..0]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; iOFF_R       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; iOFF_R[9..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; iOFF_G       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; iOFF_G[9..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; iOFF_B       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; iOFF_B[8..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; iOFF_B[9]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Controller:u1"                                                                                                                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; iCursor_RGB_EN  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; iCursor_X[3..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; iCursor_Y       ; Input  ; Warning  ; Input port expression (9 bits) is smaller than the input port (10 bits) it drives.  Extra input bit(s) "iCursor_Y[9..9]" will be connected to GND.                                  ;
; iCursor_Y[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; iCursor_Y[1]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; iCursor_R       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; iCursor_R[8..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; iCursor_R[9]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; iCursor_G       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; iCursor_G[9..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; iCursor_B       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; iCursor_B[9..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; oAddress[19]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
; oVGA_R          ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (8 bits) it drives; bit(s) "oVGA_R[9..8]" have no fanouts                                                          ;
; oVGA_G          ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (8 bits) it drives; bit(s) "oVGA_G[9..8]" have no fanouts                                                          ;
; oVGA_B          ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (8 bits) it drives; bit(s) "oVGA_B[9..8]" have no fanouts                                                          ;
; oVGA_CLOCK      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                            ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------+
; Port Connectivity Checks: "SEG7_LUT_8:u0"      ;
+--------------+-------+----------+--------------+
; Port         ; Type  ; Severity ; Details      ;
+--------------+-------+----------+--------------+
; iDIG[19..12] ; Input ; Info     ; Stuck at GND ;
+--------------+-------+----------+--------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Audio_PLL:p1"                                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c2   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:11     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Can't read Quartus II 32-bit message file /mdhome/home0/af0957750/jikken2/2bu/work/mips_de2-115/db/DE2_115_Default.map.qmsg.
Make sure the file exists and is up to date, and you have permission to read and write the file.


