<template>
  <div class='main'>
      <p><strong>RVCAT</strong> (Code Analysis Tool) is an <strong>educational simulation tool</strong> that demonstrates how processor architecture impacts the <em>execution performance</em> of program loops.</p>
      <p>RVCAT has been developed on the <em>Computer Architecture and Operating Systems</em> (CAOS) Department of the <em>Universitat Autònoma de Barcelona</em> (UAB) by Saul Adserias, Quim Aguado, Bern Vich, Aleix Jorda and Juan C. Moure.</p>
      <p>The simulator is still under active development. If you find any bugs or want to help improving the tools, please contact us (JuanCarlos.Moure@uab.es).</p>
      <p>We also want to thank the support from Santiago Marco, Albert Jimenez and Maria Carmen de Toro.</p>
      <p><b>The RVCAT developers © 2026</b></p>
    </div>
</template>

<style scoped>
  .main{
    height: 100%;
    width: 100%;
    background: white;
    overflow: auto;
    padding: 5px;
    border-radius: 10px;
    position: relative;
  }
</style>
