\subsection{struct Architecture Reference}
\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct}\index{struct@{struct}}


Collaboration diagram for struct\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=550pt]{da/d1b/classddr2__phy__alt__mem__phy__dgrb_1_1struct__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Functions}
 \begin{DoxyCompactItemize}
\item 
{\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}} {\bf active\+\_\+high}{\bfseries  ( }{\bfseries \textcolor{vhdlchar}{b\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{in boolean}}{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}} {\bf rsc\+\_\+sweep\+\_\+clk\+\_\+periods}{\bfseries  ( }{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }}} {\bf str}{\bfseries  ( }{\bfseries \textcolor{vhdlchar}{v\+: }\textcolor{stringliteral}{in }{\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }}}{\bfseries  )} 
\item 
{\bfseries {\bfseries {\bfseries {\bf t\+\_\+window\+\_\+processing}} \textcolor{vhdlchar}{ }}} {\bf defaults}{\bfseries  ( }{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}} {\bf set\+\_\+wlat\+\_\+dq\+\_\+rep\+\_\+width}{\bfseries  ( }{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }}} {\bf wd\+\_\+lat\+\_\+from\+\_\+rdata}{\bfseries  ( }{\bfseries {\bfseries \textcolor{keywordflow}{signal}\textcolor{vhdlchar}{ }}\textcolor{vhdlchar}{rdata\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{in std\+\_\+logic\+\_\+vector(   D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+I\+O$\ast$   M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+W\+I\+D\+T\+H-\/ 1 downto  0)}}{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}} {\bf rdata\+\_\+valid\+\_\+aligned}{\bfseries  ( }{\bfseries {\bfseries \textcolor{keywordflow}{signal}\textcolor{vhdlchar}{ }}\textcolor{vhdlchar}{rdata\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{in std\+\_\+logic\+\_\+vector(   D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+I\+O$\ast$   M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+W\+I\+D\+T\+H-\/ 1 downto  0)}}{\bfseries  , {\bfseries \textcolor{keywordflow}{signal}\textcolor{vhdlchar}{ }}\textcolor{vhdlchar}{rdata\+\_\+valid\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{in std\+\_\+logic\+\_\+vector(   D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+I\+O/ 2-\/ 1 downto  0)}}{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{vhdlchar}{severity\+\_\+level}\textcolor{vhdlchar}{ }}} {\bf set\+\_\+cal\+\_\+fail\+\_\+sev\+\_\+level}{\bfseries  ( }{\bfseries \textcolor{vhdlchar}{generate\+\_\+additional\+\_\+debug\+\_\+rtl\+: }\textcolor{stringliteral}{in }{\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}} {\bf set\+\_\+read\+\_\+bl}{\bfseries  ( }{\bfseries \textcolor{vhdlchar}{memtype\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{in string}}{\bfseries  )} 
\item 
{\bfseries {\bfseries {\bfseries {\bf t\+\_\+btp\+\_\+addr\+\_\+array}} \textcolor{vhdlchar}{ }}} {\bf defaults}{\bfseries  ( }{\bfseries  )} 
\item 
{\bfseries {\bfseries {\bfseries {\bf t\+\_\+btp\+\_\+addr\+\_\+array}} \textcolor{vhdlchar}{ }}} {\bf set\+\_\+btp\+\_\+addr}{\bfseries  ( }{\bfseries \textcolor{vhdlchar}{mtp\+\_\+almt\+: }\textcolor{stringliteral}{in }{\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}{\bfseries  )} 
\item 
{\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}} {\bf find\+\_\+poa\+\_\+cycle\+\_\+period}{\bfseries  ( }{\bfseries  )} 
\item 
{\bfseries {\bfseries {\bfseries {\bf t\+\_\+btp\+\_\+addr}} \textcolor{vhdlchar}{ }}} {\bf get\+\_\+poa\+\_\+burst\+\_\+addr}{\bfseries  ( }{\bfseries \textcolor{vhdlchar}{burst\+\_\+count\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{in natural}}{\bfseries  , \textcolor{vhdlchar}{mtp\+\_\+almt\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{in natural}}{\bfseries  )} 
\end{DoxyCompactItemize}
\subsubsection*{Processes}
 \begin{DoxyCompactItemize}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+35}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf current\+\_\+cs\+\_\+proc}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf dgrb\+\_\+state\+\_\+proc}{\bfseries  ( {\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf phs\+\_\+shift\+\_\+busy\+\_\+sync}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf pll\+\_\+reconf\+\_\+mux}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf cdvw\+\_\+proc}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf byte\+\_\+lane\+\_\+dis}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf chkd\+\_\+dq}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf rsc\+\_\+proc}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf iram\+\_\+push}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf rdata\+\_\+valid\+\_\+1t\+\_\+proc}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf rdata\+\_\+current\+\_\+pin\+\_\+proc}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf mtp\+\_\+match\+\_\+proc}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf poa\+\_\+match\+\_\+proc}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf poa\+\_\+proc}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+36}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf mimic\+\_\+sample\+\_\+req}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf mmc\+\_\+seq\+\_\+req\+\_\+sync}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf shift\+\_\+in\+\_\+mmc\+\_\+seq\+\_\+value}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf trk\+\_\+proc}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf rsc\+\_\+drift}{\bfseries  ( {\bfseries {\bfseries {\bf sig\+\_\+rsc\+\_\+drift}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf wdp\+\_\+oct}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf ac\+\_\+handshake\+\_\+proc}{\bfseries  ( {\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf dimm\+\_\+driving\+\_\+dq\+\_\+proc}{\bfseries  ( {\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf ac\+\_\+proc}{\bfseries  ( {\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} )}
\end{DoxyCompactItemize}
\subsubsection*{Procedures}
 \begin{DoxyCompactItemize}
\item 
{\bfseries {\bfseries \textcolor{vhdlchar}{ }}} {\bf initialise\+\_\+window\+\_\+for\+\_\+proc}( {\bfseries \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{working\+: }\textcolor{stringliteral}{} {\bfseries \textcolor{keywordflow}{inout}\textcolor{vhdlchar}{ }{\bfseries {\bf t\+\_\+window\+\_\+processing}} \textcolor{vhdlchar}{ }}} )
\item 
{\bfseries {\bfseries \textcolor{vhdlchar}{ }}} {\bf shift\+\_\+window}( {\bfseries \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{working\+: }\textcolor{stringliteral}{} {\bfseries \textcolor{keywordflow}{inout}\textcolor{vhdlchar}{ }{\bfseries {\bf t\+\_\+window\+\_\+processing}} \textcolor{vhdlchar}{ }}}{\bfseries ,\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{num\+\_\+phases\+: }\textcolor{stringliteral}{} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }\textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+max\+\_\+phase\+\_\+shifts}} \textcolor{vhdlchar}{ }}} )
\item 
{\bfseries {\bfseries \textcolor{vhdlchar}{ }}} {\bf find\+\_\+centre\+\_\+of\+\_\+largest\+\_\+data\+\_\+valid\+\_\+window}( {\bfseries \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{working\+: }\textcolor{stringliteral}{} {\bfseries \textcolor{keywordflow}{inout}\textcolor{vhdlchar}{ }{\bfseries {\bf t\+\_\+window\+\_\+processing}} \textcolor{vhdlchar}{ }}}{\bfseries ,\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{num\+\_\+phases\+: }\textcolor{stringliteral}{} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }\textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+max\+\_\+phase\+\_\+shifts}} \textcolor{vhdlchar}{ }}} )
\item 
{\bfseries {\bfseries \textcolor{vhdlchar}{ }}} {\bf find\+\_\+last\+\_\+failing\+\_\+phase}( {\bfseries \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{working\+: }\textcolor{stringliteral}{} {\bfseries \textcolor{keywordflow}{inout}\textcolor{vhdlchar}{ }{\bfseries {\bf t\+\_\+window\+\_\+processing}} \textcolor{vhdlchar}{ }}}{\bfseries ,\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{num\+\_\+phases\+: }\textcolor{stringliteral}{} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }\textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+max\+\_\+phase\+\_\+shifts}} \textcolor{vhdlchar}{+}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }}} )
\item 
{\bfseries {\bfseries \textcolor{vhdlchar}{ }}} {\bf find\+\_\+first\+\_\+passing\+\_\+phase}( {\bfseries \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{working\+: }\textcolor{stringliteral}{} {\bfseries \textcolor{keywordflow}{inout}\textcolor{vhdlchar}{ }{\bfseries {\bf t\+\_\+window\+\_\+processing}} \textcolor{vhdlchar}{ }}}{\bfseries ,\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{num\+\_\+phases\+: }\textcolor{stringliteral}{} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }\textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+max\+\_\+phase\+\_\+shifts}} \textcolor{vhdlchar}{ }}} )
\item 
{\bfseries {\bfseries \textcolor{vhdlchar}{ }}} {\bf shift\+\_\+in}( \\*
{\bfseries \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{working\+: }\textcolor{stringliteral}{} {\bfseries \textcolor{keywordflow}{inout}\textcolor{vhdlchar}{ }{\bfseries {\bf t\+\_\+window\+\_\+processing}} \textcolor{vhdlchar}{ }}}\\*
  {\bfseries \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{status\+: }\textcolor{stringliteral}{} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}}\\*
  {\bfseries \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{num\+\_\+phases\+: }\textcolor{stringliteral}{} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }\textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+max\+\_\+phase\+\_\+shifts}} \textcolor{vhdlchar}{ }}}\\*
   )
\end{DoxyCompactItemize}
\subsubsection*{Constants}
 \begin{DoxyCompactItemize}
\item 
{\bf c\+\_\+seq\+\_\+addr\+\_\+cmd\+\_\+config} {\bfseries {\bfseries {\bf t\+\_\+addr\+\_\+cmd\+\_\+config\+\_\+rec}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{set\+\_\+config\+\_\+rec}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+B\+A\+N\+K\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+N\+U\+M\+\_\+\+R\+A\+N\+KS}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+M\+E\+M\+T\+Y\+PE}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+command\+\_\+result\+\_\+len} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{8} \textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+max\+\_\+read\+\_\+lat} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf rd\+\_\+lat}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }\textcolor{vhdlkeyword}{length}\textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+cal\+\_\+mtp\+\_\+len} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{16} \textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+cal\+\_\+mtp} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+cal\+\_\+mtp\+\_\+len}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{x}\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 30\+F5 \char`\"{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+cal\+\_\+mtp\+\_\+t} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+cal\+\_\+mtp\+\_\+len}} \textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+default\+\_\+rd\+\_\+lat\+\_\+slv} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf A\+D\+V\+\_\+\+L\+A\+T\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{to\+\_\+unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+default\+\_\+rd\+\_\+lat}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf A\+D\+V\+\_\+\+L\+A\+T\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+default\+\_\+wd\+\_\+lat\+\_\+slv} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf A\+D\+V\+\_\+\+L\+A\+T\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{to\+\_\+unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+default\+\_\+wr\+\_\+lat}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf A\+D\+V\+\_\+\+L\+A\+T\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+max\+\_\+rsc\+\_\+drift\+\_\+in\+\_\+phases} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{127} \textcolor{vhdlchar}{ }} 
\item 
{\bf dgrb\+\_\+report\+\_\+prefix} {\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq ( dgrb )  \+:  \char`\"{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+max\+\_\+phase\+\_\+shifts} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{rsc\+\_\+sweep\+\_\+clk\+\_\+periods}\textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf P\+L\+L\+\_\+\+S\+T\+E\+P\+S\+\_\+\+P\+E\+R\+\_\+\+C\+Y\+C\+LE}} \textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+pll\+\_\+phs\+\_\+inc} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+pll\+\_\+phs\+\_\+dec} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{not}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+pll\+\_\+phs\+\_\+inc}} \textcolor{vhdlchar}{ }} 
\item 
{\bf cal\+\_\+fail\+\_\+sev\+\_\+level} {\bfseries \textcolor{vhdlchar}{severity\+\_\+level}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{set\+\_\+cal\+\_\+fail\+\_\+sev\+\_\+level}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }{\bfseries {\bf G\+E\+N\+E\+R\+A\+T\+E\+\_\+\+A\+D\+D\+I\+T\+I\+O\+N\+A\+L\+\_\+\+D\+B\+G\+\_\+\+R\+TL}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+poa\+\_\+lat\+\_\+cmd\+\_\+wait} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{10} \textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+poa\+\_\+max\+\_\+lat} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{100} \textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+poa\+\_\+addr\+\_\+width} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{6} \textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+cal\+\_\+read\+\_\+burst\+\_\+len} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{set\+\_\+read\+\_\+bl}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+M\+E\+M\+T\+Y\+PE}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+bursts\+\_\+per\+\_\+btp} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+cal\+\_\+mtp\+\_\+len}} \textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+cal\+\_\+read\+\_\+burst\+\_\+len}} \textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+read\+\_\+burst\+\_\+t} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+cal\+\_\+read\+\_\+burst\+\_\+len}} \textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+max\+\_\+rdata\+\_\+valid\+\_\+lat} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{50} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+cal\+\_\+read\+\_\+burst\+\_\+len}} \textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+rdv\+\_\+ones\+\_\+rd\+\_\+clks} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+max\+\_\+rdata\+\_\+valid\+\_\+lat}} \textcolor{vhdlchar}{+}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+read\+\_\+burst\+\_\+t}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+read\+\_\+burst\+\_\+t}} \textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\subsubsection*{Types}
 \begin{DoxyCompactItemize}
\item 
{\bfseries {\bf t\+\_\+dgrb\+\_\+state}{\bfseries \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+idle}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+wait\+\_\+admin}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+release\+\_\+admin}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+reset\+\_\+cdvw}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+test\+\_\+phases}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+read\+\_\+mtp}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+seek\+\_\+cdvw}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+rdata\+\_\+valid\+\_\+align}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+adv\+\_\+rd\+\_\+lat\+\_\+setup}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+adv\+\_\+rd\+\_\+lat}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+adv\+\_\+wd\+\_\+lat}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+poa\+\_\+cal}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+track}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}} 
\item 
{\bfseries {\bf t\+\_\+ac\+\_\+state}{\bfseries \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+ac\+\_\+idle}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+ac\+\_\+relax}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+ac\+\_\+read\+\_\+mtp}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+ac\+\_\+read\+\_\+rdv}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+ac\+\_\+read\+\_\+poa\+\_\+mtp}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+ac\+\_\+read\+\_\+wd\+\_\+lat}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}} 
\item 
{\bfseries {\bf t\+\_\+resync\+\_\+state}{\bfseries \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+rsc\+\_\+idle}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+rsc\+\_\+next\+\_\+phase}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+rsc\+\_\+test\+\_\+phase}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+rsc\+\_\+wait\+\_\+for\+\_\+idle\+\_\+dimm}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+rsc\+\_\+flush\+\_\+datapath}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+rsc\+\_\+test\+\_\+dq}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+rsc\+\_\+reset\+\_\+cdvw}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+rsc\+\_\+rewind\+\_\+phase}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+rsc\+\_\+cdvw\+\_\+calc}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+rsc\+\_\+cdvw\+\_\+wait}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+rsc\+\_\+seek\+\_\+cdvw}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+rsc\+\_\+wait\+\_\+iram}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}} 
\item 
{\bfseries {\bf t\+\_\+win\+\_\+processing\+\_\+status}{\bfseries \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{calculating}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{valid\+\_\+result}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{no\+\_\+invalid\+\_\+phases}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{multiple\+\_\+equal\+\_\+windows}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{no\+\_\+valid\+\_\+phases}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}} 
\item 
{\bfseries {\bf t\+\_\+poa\+\_\+state}{\bfseries \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+poa\+\_\+rewind\+\_\+to\+\_\+pass}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+poa\+\_\+done}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}} 
\item 
{\bfseries {\bf t\+\_\+tracking\+\_\+state}{\bfseries \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+trk\+\_\+init}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+trk\+\_\+idle}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+trk\+\_\+mimic\+\_\+sample}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+trk\+\_\+next\+\_\+phase}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+trk\+\_\+cdvw\+\_\+calc}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+trk\+\_\+cdvw\+\_\+wait}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+trk\+\_\+cdvw\+\_\+drift}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+trk\+\_\+adjust\+\_\+resync}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+trk\+\_\+complete}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}} 
\item 
{\bfseries {\bf t\+\_\+btp\+\_\+addr\+\_\+array}{\bfseries \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+bursts\+\_\+per\+\_\+btp}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf t\+\_\+btp\+\_\+addr}} \textcolor{vhdlchar}{ }}} 
\end{DoxyCompactItemize}
\subsubsection*{Subtypes}
 \begin{DoxyCompactItemize}
\item 
{\bf t\+\_\+btp\+\_\+addr} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\subsubsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
{\bf sig\+\_\+dgrb\+\_\+state} {\bfseries {\bfseries {\bf t\+\_\+dgrb\+\_\+state}} \textcolor{vhdlchar}{ }} 
\item 
{\bf sig\+\_\+dgrb\+\_\+last\+\_\+state} {\bfseries {\bfseries {\bf t\+\_\+dgrb\+\_\+state}} \textcolor{vhdlchar}{ }} 
\item 
{\bf sig\+\_\+rsc\+\_\+req} {\bfseries {\bfseries {\bf t\+\_\+resync\+\_\+state}} \textcolor{vhdlchar}{ }} 
\item 
{\bf sig\+\_\+cdvw\+\_\+state} {\bfseries {\bfseries {\bf t\+\_\+window\+\_\+processing}} \textcolor{vhdlchar}{ }} 
\item 
{\bf sig\+\_\+addr\+\_\+cmd} {\bfseries {\bfseries {\bf t\+\_\+addr\+\_\+cmd\+\_\+vector}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf sig\+\_\+ac\+\_\+req} {\bfseries {\bfseries {\bf t\+\_\+ac\+\_\+state}} \textcolor{vhdlchar}{ }} 
\item 
{\bf sig\+\_\+dimm\+\_\+driving\+\_\+dq} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf sig\+\_\+doing\+\_\+rd} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf sig\+\_\+ac\+\_\+even} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf sig\+\_\+rsc\+\_\+ack} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf sig\+\_\+rsc\+\_\+err} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf sig\+\_\+rsc\+\_\+result} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+command\+\_\+result\+\_\+len}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf sig\+\_\+rsc\+\_\+cdvw\+\_\+phase} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf sig\+\_\+rsc\+\_\+cdvw\+\_\+shift\+\_\+in} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf sig\+\_\+rsc\+\_\+cdvw\+\_\+calc} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf sig\+\_\+rsc\+\_\+pll\+\_\+start\+\_\+reconfig} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf sig\+\_\+rsc\+\_\+pll\+\_\+inc\+\_\+dec\+\_\+n} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf sig\+\_\+rsc\+\_\+ac\+\_\+access\+\_\+req} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf sig\+\_\+trk\+\_\+ack} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf sig\+\_\+trk\+\_\+err} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf sig\+\_\+trk\+\_\+result} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+command\+\_\+result\+\_\+len}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf sig\+\_\+trk\+\_\+cdvw\+\_\+phase} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf sig\+\_\+trk\+\_\+cdvw\+\_\+shift\+\_\+in} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf sig\+\_\+trk\+\_\+cdvw\+\_\+calc} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf sig\+\_\+trk\+\_\+pll\+\_\+start\+\_\+reconfig} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf sig\+\_\+trk\+\_\+pll\+\_\+select} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf C\+L\+O\+C\+K\+\_\+\+I\+N\+D\+E\+X\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf sig\+\_\+trk\+\_\+pll\+\_\+inc\+\_\+dec\+\_\+n} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf sig\+\_\+trk\+\_\+rsc\+\_\+drift} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+max\+\_\+rsc\+\_\+drift\+\_\+in\+\_\+phases}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+max\+\_\+rsc\+\_\+drift\+\_\+in\+\_\+phases}} \textcolor{vhdlchar}{ }} 
\item 
{\bf sig\+\_\+phs\+\_\+shft\+\_\+busy} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf sig\+\_\+phs\+\_\+shft\+\_\+busy\+\_\+1t} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf sig\+\_\+phs\+\_\+shft\+\_\+start} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf sig\+\_\+phs\+\_\+shft\+\_\+end} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf ctrl\+\_\+dgrb\+\_\+r} {\bfseries {\bfseries {\bf t\+\_\+ctrl\+\_\+command}} \textcolor{vhdlchar}{ }} 
\item 
{\bf current\+\_\+cs} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+N\+U\+M\+\_\+\+R\+A\+N\+KS}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }} 
\item 
{\bf current\+\_\+mtp\+\_\+almt} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }} 
\item 
{\bf single\+\_\+bit\+\_\+cal} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf cal\+\_\+codvw\+\_\+phase} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf codvw\+\_\+trk\+\_\+shift} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{11} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf cal\+\_\+codvw\+\_\+size} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf sig\+\_\+cmd\+\_\+err} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf sig\+\_\+cmd\+\_\+result} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+command\+\_\+result\+\_\+len}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf sig\+\_\+dq\+\_\+pin\+\_\+ctr} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }} 
\item 
{\bf sig\+\_\+mtp\+\_\+match} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf sig\+\_\+poa\+\_\+match\+\_\+en} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf sig\+\_\+poa\+\_\+match} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf sig\+\_\+poa\+\_\+ack} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf cal\+\_\+byte\+\_\+lanes} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf codvw\+\_\+grt\+\_\+one\+\_\+dvw} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf sig\+\_\+count} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{8} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }} 
\item 
{\bf sig\+\_\+wd\+\_\+lat} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf A\+D\+V\+\_\+\+L\+A\+T\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf phs\+\_\+shft\+\_\+busy\+\_\+1r} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf phs\+\_\+shft\+\_\+busy\+\_\+2r} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf phs\+\_\+shft\+\_\+busy\+\_\+3r} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf sig\+\_\+cdvw\+\_\+calc\+\_\+1t} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf sig\+\_\+rsc\+\_\+state} {\bfseries {\bfseries {\bf t\+\_\+resync\+\_\+state}} \textcolor{vhdlchar}{ }} 
\item 
{\bf sig\+\_\+rsc\+\_\+last\+\_\+state} {\bfseries {\bfseries {\bf t\+\_\+resync\+\_\+state}} \textcolor{vhdlchar}{ }} 
\item 
{\bf sig\+\_\+num\+\_\+phase\+\_\+shifts} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+max\+\_\+phase\+\_\+shifts}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }} 
\item 
{\bf sig\+\_\+rewind\+\_\+direction} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf sig\+\_\+test\+\_\+dq\+\_\+expired} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf sig\+\_\+chkd\+\_\+all\+\_\+dq\+\_\+pins} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf sig\+\_\+dgrb\+\_\+iram} {\bfseries {\bfseries {\bf t\+\_\+iram\+\_\+push}} \textcolor{vhdlchar}{ }} 
\item 
{\bf sig\+\_\+rsc\+\_\+push\+\_\+rrp\+\_\+sweep} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf sig\+\_\+rsc\+\_\+push\+\_\+rrp\+\_\+pass} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf sig\+\_\+rsc\+\_\+push\+\_\+rrp\+\_\+seek} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf sig\+\_\+rsc\+\_\+push\+\_\+footer} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf sig\+\_\+dq\+\_\+pin\+\_\+ctr\+\_\+r} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }} 
\item 
{\bf sig\+\_\+rsc\+\_\+curr\+\_\+phase} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+max\+\_\+phase\+\_\+shifts}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }} 
\item 
{\bf sig\+\_\+iram\+\_\+idle} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf sig\+\_\+mtp\+\_\+match\+\_\+en} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf sig\+\_\+curr\+\_\+byte\+\_\+ln\+\_\+dis} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf sig\+\_\+iram\+\_\+wds\+\_\+req} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }} 
\item 
{\bf sig\+\_\+rdata\+\_\+current\+\_\+pin} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+cal\+\_\+mtp\+\_\+len}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf sig\+\_\+rdata\+\_\+valid\+\_\+1t} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf sig\+\_\+rdata\+\_\+valid\+\_\+2t} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf sig\+\_\+poa\+\_\+adjust\+\_\+count} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{8} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }} 
\item 
{\bf sig\+\_\+poa\+\_\+state} {\bfseries {\bfseries {\bf t\+\_\+poa\+\_\+state}} \textcolor{vhdlchar}{ }} 
\item 
{\bf sig\+\_\+mmc\+\_\+seq\+\_\+done} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf sig\+\_\+mmc\+\_\+seq\+\_\+done\+\_\+1t} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf mmc\+\_\+seq\+\_\+value\+\_\+r} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf sig\+\_\+mmc\+\_\+start} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf sig\+\_\+trk\+\_\+state} {\bfseries {\bfseries {\bf t\+\_\+tracking\+\_\+state}} \textcolor{vhdlchar}{ }} 
\item 
{\bf sig\+\_\+trk\+\_\+last\+\_\+state} {\bfseries {\bfseries {\bf t\+\_\+tracking\+\_\+state}} \textcolor{vhdlchar}{ }} 
\item 
{\bf sig\+\_\+rsc\+\_\+drift} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+max\+\_\+rsc\+\_\+drift\+\_\+in\+\_\+phases}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+max\+\_\+rsc\+\_\+drift\+\_\+in\+\_\+phases}} \textcolor{vhdlchar}{ }} 
\item 
{\bf sig\+\_\+req\+\_\+rsc\+\_\+shift} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+max\+\_\+rsc\+\_\+drift\+\_\+in\+\_\+phases}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+max\+\_\+rsc\+\_\+drift\+\_\+in\+\_\+phases}} \textcolor{vhdlchar}{ }} 
\item 
{\bf sig\+\_\+mimic\+\_\+cdv\+\_\+found} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf sig\+\_\+mimic\+\_\+cdv} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf P\+L\+L\+\_\+\+S\+T\+E\+P\+S\+\_\+\+P\+E\+R\+\_\+\+C\+Y\+C\+LE}} \textcolor{vhdlchar}{ }} 
\item 
{\bf sig\+\_\+mimic\+\_\+delta} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf P\+L\+L\+\_\+\+S\+T\+E\+P\+S\+\_\+\+P\+E\+R\+\_\+\+C\+Y\+C\+LE}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf P\+L\+L\+\_\+\+S\+T\+E\+P\+S\+\_\+\+P\+E\+R\+\_\+\+C\+Y\+C\+LE}} \textcolor{vhdlchar}{ }} 
\item 
{\bf sig\+\_\+large\+\_\+drift\+\_\+seen} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf sig\+\_\+remaining\+\_\+samples} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{8} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }} 
\item 
{\bf btp\+\_\+addr\+\_\+array} {\bfseries {\bfseries {\bf t\+\_\+btp\+\_\+addr\+\_\+array}} \textcolor{vhdlchar}{ }} 
\item 
{\bf sig\+\_\+addr\+\_\+cmd\+\_\+state} {\bfseries {\bfseries {\bf t\+\_\+ac\+\_\+state}} \textcolor{vhdlchar}{ }} 
\item 
{\bf sig\+\_\+addr\+\_\+cmd\+\_\+last\+\_\+state} {\bfseries {\bfseries {\bf t\+\_\+ac\+\_\+state}} \textcolor{vhdlchar}{ }} 
\item 
{\bf sig\+\_\+doing\+\_\+rd\+\_\+count} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+read\+\_\+burst\+\_\+t}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }} 
\item 
{\bf sig\+\_\+count} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{8} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }} 
\item 
{\bf sig\+\_\+setup} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+max\+\_\+read\+\_\+lat}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }} 
\item 
{\bf sig\+\_\+burst\+\_\+count} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+read\+\_\+burst\+\_\+t}} \textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\subsubsection*{Records}
 \begin{DoxyCompactItemize}
\item 
{\bf t\+\_\+window\+\_\+processing} {\bfseries  }
\item 
{\bf working\+\_\+window} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+max\+\_\+phase\+\_\+shifts}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}} 
\item 
{\bf first\+\_\+good\+\_\+edge} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+max\+\_\+phase\+\_\+shifts}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }}} 
\item 
{\bf current\+\_\+window\+\_\+start} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+max\+\_\+phase\+\_\+shifts}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }}} 
\item 
{\bf current\+\_\+window\+\_\+size} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+max\+\_\+phase\+\_\+shifts}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }}} 
\item 
{\bf current\+\_\+window\+\_\+centre} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+max\+\_\+phase\+\_\+shifts}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }}} 
\item 
{\bf largest\+\_\+window\+\_\+start} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+max\+\_\+phase\+\_\+shifts}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }}} 
\item 
{\bf largest\+\_\+window\+\_\+size} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+max\+\_\+phase\+\_\+shifts}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }}} 
\item 
{\bf largest\+\_\+window\+\_\+centre} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+max\+\_\+phase\+\_\+shifts}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }}} 
\item 
{\bf current\+\_\+bit} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+max\+\_\+phase\+\_\+shifts}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }}} 
\item 
{\bf window\+\_\+centre\+\_\+update} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}} 
\item 
{\bf last\+\_\+bit\+\_\+value} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}} 
\item 
{\bf valid\+\_\+phase\+\_\+seen} {\bfseries {\bfseries \textcolor{comment}{boolean}\textcolor{vhdlchar}{ }}} 
\item 
{\bf invalid\+\_\+phase\+\_\+seen} {\bfseries {\bfseries \textcolor{comment}{boolean}\textcolor{vhdlchar}{ }}} 
\item 
{\bf first\+\_\+cycle} {\bfseries {\bfseries \textcolor{comment}{boolean}\textcolor{vhdlchar}{ }}} 
\item 
{\bf multiple\+\_\+eq\+\_\+windows} {\bfseries {\bfseries \textcolor{comment}{boolean}\textcolor{vhdlchar}{ }}} 
\item 
{\bf found\+\_\+a\+\_\+good\+\_\+edge} {\bfseries {\bfseries \textcolor{comment}{boolean}\textcolor{vhdlchar}{ }}} 
\item 
{\bf status} {\bfseries {\bfseries {\bfseries {\bf t\+\_\+win\+\_\+processing\+\_\+status}} \textcolor{vhdlchar}{ }}} 
\item 
{\bf windows\+\_\+seen} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+max\+\_\+phase\+\_\+shifts}} \textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }}} 
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 7841} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.



\subsubsection{Member Function Documentation}
\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!ac\+\_\+handshake\+\_\+proc@{ac\+\_\+handshake\+\_\+proc}}
\index{ac\+\_\+handshake\+\_\+proc@{ac\+\_\+handshake\+\_\+proc}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{ac\+\_\+handshake\+\_\+procrst\+\_\+n,clk}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} ac\+\_\+handshake\+\_\+proc(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a64043be683af25c1094d4d2c48a1dce7}


Definition at line {\bf 10325} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!ac\+\_\+proc@{ac\+\_\+proc}}
\index{ac\+\_\+proc@{ac\+\_\+proc}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{ac\+\_\+procrst\+\_\+n,clk}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} ac\+\_\+proc(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a7507667406f3b8e7bb08ad731761d8c1}


Definition at line {\bf 10550} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!active\+\_\+high@{active\+\_\+high}}
\index{active\+\_\+high@{active\+\_\+high}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{active\+\_\+highb,}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} active\+\_\+high(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries \textcolor{vhdlchar}{b}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }\textcolor{comment}{boolean}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}}}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Function]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a23d75cee37f9b44d9bccf606fb53f694}


Definition at line {\bf 7869} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!byte\+\_\+lane\+\_\+dis@{byte\+\_\+lane\+\_\+dis}}
\index{byte\+\_\+lane\+\_\+dis@{byte\+\_\+lane\+\_\+dis}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{byte\+\_\+lane\+\_\+disclk,rst\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} byte\+\_\+lane\+\_\+dis(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_ab995338d09e95688ad5446cccea5ea4e}


Definition at line {\bf 8963} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!cdvw\+\_\+proc@{cdvw\+\_\+proc}}
\index{cdvw\+\_\+proc@{cdvw\+\_\+proc}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{cdvw\+\_\+procclk,rst\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} cdvw\+\_\+proc(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a6f455faa47888b95345c4186a6c1d62f}


Definition at line {\bf 8863} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!chkd\+\_\+dq@{chkd\+\_\+dq}}
\index{chkd\+\_\+dq@{chkd\+\_\+dq}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{chkd\+\_\+dqclk,rst\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} chkd\+\_\+dq(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a6297c4d07aacf58b6bbef5431a47f2e5}


Definition at line {\bf 8973} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!current\+\_\+cs\+\_\+proc@{current\+\_\+cs\+\_\+proc}}
\index{current\+\_\+cs\+\_\+proc@{current\+\_\+cs\+\_\+proc}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{current\+\_\+cs\+\_\+procclk,rst\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} current\+\_\+cs\+\_\+proc(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_ac0947be23d2175cd5a89be2f000940e9}


Definition at line {\bf 8466} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!defaults@{defaults}}
\index{defaults@{defaults}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{defaults}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries {\bf t\+\_\+window\+\_\+processing}} defaults ( ) \hspace{0.3cm}{\ttfamily [Function]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a1832293121491b3fdc74aef8d63e1c06}


Definition at line {\bf 8045} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!defaults@{defaults}}
\index{defaults@{defaults}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{defaults}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries {\bf t\+\_\+btp\+\_\+addr\+\_\+array}} defaults ( ) \hspace{0.3cm}{\ttfamily [Function]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a2d9c598d1416f1756ceb8b1b62f9a12b}


Definition at line {\bf 10403} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!dgrb\+\_\+state\+\_\+proc@{dgrb\+\_\+state\+\_\+proc}}
\index{dgrb\+\_\+state\+\_\+proc@{dgrb\+\_\+state\+\_\+proc}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{dgrb\+\_\+state\+\_\+procrst\+\_\+n,clk}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} dgrb\+\_\+state\+\_\+proc(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_aea5dc82bfbcd16f48acc0c8022323b6f}


Definition at line {\bf 8506} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!dimm\+\_\+driving\+\_\+dq\+\_\+proc@{dimm\+\_\+driving\+\_\+dq\+\_\+proc}}
\index{dimm\+\_\+driving\+\_\+dq\+\_\+proc@{dimm\+\_\+driving\+\_\+dq\+\_\+proc}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{dimm\+\_\+driving\+\_\+dq\+\_\+procrst\+\_\+n,clk}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} dimm\+\_\+driving\+\_\+dq\+\_\+proc(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a248e2bc716d60f143d76e57498d1f552}


Definition at line {\bf 10489} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!find\+\_\+centre\+\_\+of\+\_\+largest\+\_\+data\+\_\+valid\+\_\+window@{find\+\_\+centre\+\_\+of\+\_\+largest\+\_\+data\+\_\+valid\+\_\+window}}
\index{find\+\_\+centre\+\_\+of\+\_\+largest\+\_\+data\+\_\+valid\+\_\+window@{find\+\_\+centre\+\_\+of\+\_\+largest\+\_\+data\+\_\+valid\+\_\+window}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{find\+\_\+centre\+\_\+of\+\_\+largest\+\_\+data\+\_\+valid\+\_\+windowworking,num\+\_\+phases,}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} find\+\_\+centre\+\_\+of\+\_\+largest\+\_\+data\+\_\+valid\+\_\+window(
\begin{DoxyParamCaption}
\item[{\textcolor{keywordtype}{ } }]{{\bfseries \textcolor{vhdlchar}{working}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{} {\em {\bfseries \textcolor{keywordflow}{inout}\textcolor{vhdlchar}{ }{\bfseries {\bf t\+\_\+window\+\_\+processing}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{\textcolor{keywordtype}{ } }]{{\bfseries \textcolor{vhdlchar}{num\+\_\+phases}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{} {\em {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }\textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+max\+\_\+phase\+\_\+shifts}} \textcolor{vhdlchar}{ }}}}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Procedure]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a6f5a9962f3ef1964cb4e0fe07ce009d6}


Definition at line {\bf 8114} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!find\+\_\+first\+\_\+passing\+\_\+phase@{find\+\_\+first\+\_\+passing\+\_\+phase}}
\index{find\+\_\+first\+\_\+passing\+\_\+phase@{find\+\_\+first\+\_\+passing\+\_\+phase}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{find\+\_\+first\+\_\+passing\+\_\+phaseworking,num\+\_\+phases,}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} find\+\_\+first\+\_\+passing\+\_\+phase(
\begin{DoxyParamCaption}
\item[{\textcolor{keywordtype}{ } }]{{\bfseries \textcolor{vhdlchar}{working}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{} {\em {\bfseries \textcolor{keywordflow}{inout}\textcolor{vhdlchar}{ }{\bfseries {\bf t\+\_\+window\+\_\+processing}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{\textcolor{keywordtype}{ } }]{{\bfseries \textcolor{vhdlchar}{num\+\_\+phases}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{} {\em {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }\textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+max\+\_\+phase\+\_\+shifts}} \textcolor{vhdlchar}{ }}}}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Procedure]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_ae7c8421b3b3bf33783fc041f6ceb0c11}


Definition at line {\bf 8214} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!find\+\_\+last\+\_\+failing\+\_\+phase@{find\+\_\+last\+\_\+failing\+\_\+phase}}
\index{find\+\_\+last\+\_\+failing\+\_\+phase@{find\+\_\+last\+\_\+failing\+\_\+phase}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{find\+\_\+last\+\_\+failing\+\_\+phaseworking,num\+\_\+phases,}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} find\+\_\+last\+\_\+failing\+\_\+phase(
\begin{DoxyParamCaption}
\item[{\textcolor{keywordtype}{ } }]{{\bfseries \textcolor{vhdlchar}{working}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{} {\em {\bfseries \textcolor{keywordflow}{inout}\textcolor{vhdlchar}{ }{\bfseries {\bf t\+\_\+window\+\_\+processing}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{\textcolor{keywordtype}{ } }]{{\bfseries \textcolor{vhdlchar}{num\+\_\+phases}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{} {\em {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }\textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+max\+\_\+phase\+\_\+shifts}} \textcolor{vhdlchar}{+}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }}}}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Procedure]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a74561bf628e6be3caa187ae74be164eb}


Definition at line {\bf 8189} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!find\+\_\+poa\+\_\+cycle\+\_\+period@{find\+\_\+poa\+\_\+cycle\+\_\+period}}
\index{find\+\_\+poa\+\_\+cycle\+\_\+period@{find\+\_\+poa\+\_\+cycle\+\_\+period}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{find\+\_\+poa\+\_\+cycle\+\_\+period}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} find\+\_\+poa\+\_\+cycle\+\_\+period ( ) \hspace{0.3cm}{\ttfamily [Function]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a6aee4388f779d0e0a0a02e85af693212}


Definition at line {\bf 10437} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!get\+\_\+poa\+\_\+burst\+\_\+addr@{get\+\_\+poa\+\_\+burst\+\_\+addr}}
\index{get\+\_\+poa\+\_\+burst\+\_\+addr@{get\+\_\+poa\+\_\+burst\+\_\+addr}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{get\+\_\+poa\+\_\+burst\+\_\+addrburst\+\_\+count,mtp\+\_\+almt,}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries {\bf t\+\_\+btp\+\_\+addr}} get\+\_\+poa\+\_\+burst\+\_\+addr(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries \textcolor{vhdlchar}{burst\+\_\+count}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }\textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{}]{{\bfseries {\bfseries {\bf mtp\+\_\+almt}} \textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }\textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}}}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Function]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a9360cab7b0091da07f5eb3a77c15759d}


Definition at line {\bf 10453} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!initialise\+\_\+window\+\_\+for\+\_\+proc@{initialise\+\_\+window\+\_\+for\+\_\+proc}}
\index{initialise\+\_\+window\+\_\+for\+\_\+proc@{initialise\+\_\+window\+\_\+for\+\_\+proc}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{initialise\+\_\+window\+\_\+for\+\_\+procworking,}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} initialise\+\_\+window\+\_\+for\+\_\+proc(
\begin{DoxyParamCaption}
\item[{\textcolor{keywordtype}{ } }]{{\bfseries \textcolor{vhdlchar}{working}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{} {\em {\bfseries \textcolor{keywordflow}{inout}\textcolor{vhdlchar}{ }{\bfseries {\bf t\+\_\+window\+\_\+processing}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}}}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Procedure]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a8d214cf83732b43eef7d3b8a0755c6b9}


Definition at line {\bf 8070} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!iram\+\_\+push@{iram\+\_\+push}}
\index{iram\+\_\+push@{iram\+\_\+push}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{iram\+\_\+pushclk,rst\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} iram\+\_\+push(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a01eee47c773bfae5dcd26397361ed004}


Definition at line {\bf 9404} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!mimic\+\_\+sample\+\_\+req@{mimic\+\_\+sample\+\_\+req}}
\index{mimic\+\_\+sample\+\_\+req@{mimic\+\_\+sample\+\_\+req}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{mimic\+\_\+sample\+\_\+reqclk,rst\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} mimic\+\_\+sample\+\_\+req(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a5f700263e9bc8515223047438cd4a812}


Definition at line {\bf 10003} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!mmc\+\_\+seq\+\_\+req\+\_\+sync@{mmc\+\_\+seq\+\_\+req\+\_\+sync}}
\index{mmc\+\_\+seq\+\_\+req\+\_\+sync@{mmc\+\_\+seq\+\_\+req\+\_\+sync}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{mmc\+\_\+seq\+\_\+req\+\_\+syncclk,rst\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} mmc\+\_\+seq\+\_\+req\+\_\+sync(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a2a06df785edfbada0a08b0acd9f17190}


Definition at line {\bf 10033} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!mtp\+\_\+match\+\_\+proc@{mtp\+\_\+match\+\_\+proc}}
\index{mtp\+\_\+match\+\_\+proc@{mtp\+\_\+match\+\_\+proc}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{mtp\+\_\+match\+\_\+procclk,rst\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} mtp\+\_\+match\+\_\+proc(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a780bd4dd7803ec9b5a3008e392e969bd}


Definition at line {\bf 9668} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!phs\+\_\+shift\+\_\+busy\+\_\+sync@{phs\+\_\+shift\+\_\+busy\+\_\+sync}}
\index{phs\+\_\+shift\+\_\+busy\+\_\+sync@{phs\+\_\+shift\+\_\+busy\+\_\+sync}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{phs\+\_\+shift\+\_\+busy\+\_\+syncclk,rst\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} phs\+\_\+shift\+\_\+busy\+\_\+sync(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a15245e2ca533122ecf12aea97ff9675b}


Definition at line {\bf 8791} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!pll\+\_\+reconf\+\_\+mux@{pll\+\_\+reconf\+\_\+mux}}
\index{pll\+\_\+reconf\+\_\+mux@{pll\+\_\+reconf\+\_\+mux}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{pll\+\_\+reconf\+\_\+muxclk,rst\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} pll\+\_\+reconf\+\_\+mux(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_ac2005979f5e7de942b7f11431f55def5}


Definition at line {\bf 8824} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!poa\+\_\+match\+\_\+proc@{poa\+\_\+match\+\_\+proc}}
\index{poa\+\_\+match\+\_\+proc@{poa\+\_\+match\+\_\+proc}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{poa\+\_\+match\+\_\+procclk,rst\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} poa\+\_\+match\+\_\+proc(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a05ab685abca687d904bb72bf09d29eb7}


Definition at line {\bf 9682} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!poa\+\_\+proc@{poa\+\_\+proc}}
\index{poa\+\_\+proc@{poa\+\_\+proc}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{poa\+\_\+procclk,rst\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} poa\+\_\+proc(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_af75c3c85faeef32f5347eca2a38af2bb}


Definition at line {\bf 9871} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!P\+R\+O\+C\+E\+S\+S\+\_\+35@{P\+R\+O\+C\+E\+S\+S\+\_\+35}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+35@{P\+R\+O\+C\+E\+S\+S\+\_\+35}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+35clk,rst\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+35(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a9c0f699eb19272af9d31abe792b17835}


Definition at line {\bf 8456} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!P\+R\+O\+C\+E\+S\+S\+\_\+36@{P\+R\+O\+C\+E\+S\+S\+\_\+36}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+36@{P\+R\+O\+C\+E\+S\+S\+\_\+36}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+36clk,rst\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+36(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a84638660b8306a783fdbe3bfccf75d76}


Definition at line {\bf 9976} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!rdata\+\_\+current\+\_\+pin\+\_\+proc@{rdata\+\_\+current\+\_\+pin\+\_\+proc}}
\index{rdata\+\_\+current\+\_\+pin\+\_\+proc@{rdata\+\_\+current\+\_\+pin\+\_\+proc}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{rdata\+\_\+current\+\_\+pin\+\_\+procclk,rst\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} rdata\+\_\+current\+\_\+pin\+\_\+proc(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a19c33859368d6977b6a11c27f55cc979}


Definition at line {\bf 9650} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!rdata\+\_\+valid\+\_\+1t\+\_\+proc@{rdata\+\_\+valid\+\_\+1t\+\_\+proc}}
\index{rdata\+\_\+valid\+\_\+1t\+\_\+proc@{rdata\+\_\+valid\+\_\+1t\+\_\+proc}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{rdata\+\_\+valid\+\_\+1t\+\_\+procclk,rst\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} rdata\+\_\+valid\+\_\+1t\+\_\+proc(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a5dac671f73b3fe05ee927b77e55f16b6}


Definition at line {\bf 9637} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!rdata\+\_\+valid\+\_\+aligned@{rdata\+\_\+valid\+\_\+aligned}}
\index{rdata\+\_\+valid\+\_\+aligned@{rdata\+\_\+valid\+\_\+aligned}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{rdata\+\_\+valid\+\_\+alignedrdata,rdata\+\_\+valid,}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} rdata\+\_\+valid\+\_\+aligned(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf rdata}} \textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{}]{{\bfseries {\bfseries {\bf rdata\+\_\+valid}} \textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}}}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Function]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a68d6ddccbee9f00843755683d3ace639}


Definition at line {\bf 8283} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!rsc\+\_\+drift@{rsc\+\_\+drift}}
\index{rsc\+\_\+drift@{rsc\+\_\+drift}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{rsc\+\_\+driftsig\+\_\+rsc\+\_\+drift}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} rsc\+\_\+drift(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf sig\+\_\+rsc\+\_\+drift}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_abd4382eb5145db05e8914f120c0731aa}


Definition at line {\bf 10294} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!rsc\+\_\+proc@{rsc\+\_\+proc}}
\index{rsc\+\_\+proc@{rsc\+\_\+proc}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{rsc\+\_\+procclk,rst\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} rsc\+\_\+proc(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_ada1f072687af2fd67721e4550687c99f}


Definition at line {\bf 8987} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!rsc\+\_\+sweep\+\_\+clk\+\_\+periods@{rsc\+\_\+sweep\+\_\+clk\+\_\+periods}}
\index{rsc\+\_\+sweep\+\_\+clk\+\_\+periods@{rsc\+\_\+sweep\+\_\+clk\+\_\+periods}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{rsc\+\_\+sweep\+\_\+clk\+\_\+periods}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} rsc\+\_\+sweep\+\_\+clk\+\_\+periods ( ) \hspace{0.3cm}{\ttfamily [Function]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a247321707f971461ef03a6042e87cf66}


Definition at line {\bf 7889} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!set\+\_\+btp\+\_\+addr@{set\+\_\+btp\+\_\+addr}}
\index{set\+\_\+btp\+\_\+addr@{set\+\_\+btp\+\_\+addr}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{set\+\_\+btp\+\_\+addrmtp\+\_\+almt,}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries {\bf t\+\_\+btp\+\_\+addr\+\_\+array}} set\+\_\+btp\+\_\+addr(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf mtp\+\_\+almt}} \textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }\textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}}}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Function]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a3d4290223fa7ef1bca858523e41c78b4}


Definition at line {\bf 10415} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!set\+\_\+cal\+\_\+fail\+\_\+sev\+\_\+level@{set\+\_\+cal\+\_\+fail\+\_\+sev\+\_\+level}}
\index{set\+\_\+cal\+\_\+fail\+\_\+sev\+\_\+level@{set\+\_\+cal\+\_\+fail\+\_\+sev\+\_\+level}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{set\+\_\+cal\+\_\+fail\+\_\+sev\+\_\+levelgenerate\+\_\+additional\+\_\+debug\+\_\+rtl,}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{severity\+\_\+level}\textcolor{vhdlchar}{ }} set\+\_\+cal\+\_\+fail\+\_\+sev\+\_\+level(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries \textcolor{vhdlchar}{generate\+\_\+additional\+\_\+debug\+\_\+rtl}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }\textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}}}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Function]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a4e707b666f0cff7bd0547de9ead96cbf}


Definition at line {\bf 8311} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!set\+\_\+read\+\_\+bl@{set\+\_\+read\+\_\+bl}}
\index{set\+\_\+read\+\_\+bl@{set\+\_\+read\+\_\+bl}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{set\+\_\+read\+\_\+blmemtype,}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} set\+\_\+read\+\_\+bl(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries \textcolor{vhdlchar}{memtype}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }\textcolor{comment}{string}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}}}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Function]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a1099e403ac049a9ac279770f58a7e765}


Definition at line {\bf 10374} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!set\+\_\+wlat\+\_\+dq\+\_\+rep\+\_\+width@{set\+\_\+wlat\+\_\+dq\+\_\+rep\+\_\+width}}
\index{set\+\_\+wlat\+\_\+dq\+\_\+rep\+\_\+width@{set\+\_\+wlat\+\_\+dq\+\_\+rep\+\_\+width}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{set\+\_\+wlat\+\_\+dq\+\_\+rep\+\_\+width}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} set\+\_\+wlat\+\_\+dq\+\_\+rep\+\_\+width ( ) \hspace{0.3cm}{\ttfamily [Function]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a05187fc4d2556da7709db5f7865bba30}


Definition at line {\bf 8253} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!shift\+\_\+in@{shift\+\_\+in}}
\index{shift\+\_\+in@{shift\+\_\+in}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{shift\+\_\+inworking,status,num\+\_\+phases,}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} shift\+\_\+in(
\begin{DoxyParamCaption}
\item[{\textcolor{keywordtype}{ } }]{{\bfseries \textcolor{vhdlchar}{working}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{} {\em {\bfseries \textcolor{keywordflow}{inout}\textcolor{vhdlchar}{ }{\bfseries {\bf t\+\_\+window\+\_\+processing}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{\textcolor{keywordtype}{ } }]{{\bfseries {\bfseries {\bf status}} \textcolor{vhdlchar}{ }}\textcolor{stringliteral}{} {\em {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{\textcolor{keywordtype}{ } }]{{\bfseries \textcolor{vhdlchar}{num\+\_\+phases}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{} {\em {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }\textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+max\+\_\+phase\+\_\+shifts}} \textcolor{vhdlchar}{ }}}}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Procedure]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_af84358b1b5ea07a690cb60a107fcac7d}


Definition at line {\bf 8240} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!shift\+\_\+in\+\_\+mmc\+\_\+seq\+\_\+value@{shift\+\_\+in\+\_\+mmc\+\_\+seq\+\_\+value}}
\index{shift\+\_\+in\+\_\+mmc\+\_\+seq\+\_\+value@{shift\+\_\+in\+\_\+mmc\+\_\+seq\+\_\+value}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{shift\+\_\+in\+\_\+mmc\+\_\+seq\+\_\+valueclk,rst\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} shift\+\_\+in\+\_\+mmc\+\_\+seq\+\_\+value(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a3884e53fa5dd36b8c46b1a3b17b101ad}


Definition at line {\bf 10060} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!shift\+\_\+window@{shift\+\_\+window}}
\index{shift\+\_\+window@{shift\+\_\+window}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{shift\+\_\+windowworking,num\+\_\+phases,}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} shift\+\_\+window(
\begin{DoxyParamCaption}
\item[{\textcolor{keywordtype}{ } }]{{\bfseries \textcolor{vhdlchar}{working}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{} {\em {\bfseries \textcolor{keywordflow}{inout}\textcolor{vhdlchar}{ }{\bfseries {\bf t\+\_\+window\+\_\+processing}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{\textcolor{keywordtype}{ } }]{{\bfseries \textcolor{vhdlchar}{num\+\_\+phases}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{} {\em {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }\textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+max\+\_\+phase\+\_\+shifts}} \textcolor{vhdlchar}{ }}}}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Procedure]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a75b2879fcc934d013efd7573cdd078cc}


Definition at line {\bf 8083} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!str@{str}}
\index{str@{str}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{strv,}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }} str(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries \textcolor{vhdlchar}{v}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}}}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Function]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_abc5357ddb3546f052b06fff604a4749a}


Definition at line {\bf 8023} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!trk\+\_\+proc@{trk\+\_\+proc}}
\index{trk\+\_\+proc@{trk\+\_\+proc}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{trk\+\_\+procclk,rst\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} trk\+\_\+proc(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_abf7381efbe3d586870ba694b7ddf2659}


Definition at line {\bf 10077} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!wd\+\_\+lat\+\_\+from\+\_\+rdata@{wd\+\_\+lat\+\_\+from\+\_\+rdata}}
\index{wd\+\_\+lat\+\_\+from\+\_\+rdata@{wd\+\_\+lat\+\_\+from\+\_\+rdata}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{wd\+\_\+lat\+\_\+from\+\_\+rdatardata,}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }} wd\+\_\+lat\+\_\+from\+\_\+rdata(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf rdata}} \textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}}}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Function]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a5ada4a786d922d216c6e550278ca1825}


Definition at line {\bf 8266} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!wdp\+\_\+oct@{wdp\+\_\+oct}}
\index{wdp\+\_\+oct@{wdp\+\_\+oct}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{wdp\+\_\+octclk,rst\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} wdp\+\_\+oct(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf rst\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_abde8cbb390c11d164cfe5657857f4996}


Definition at line {\bf 10305} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.



\subsubsection{Member Data Documentation}
\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!btp\+\_\+addr\+\_\+array@{btp\+\_\+addr\+\_\+array}}
\index{btp\+\_\+addr\+\_\+array@{btp\+\_\+addr\+\_\+array}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{btp\+\_\+addr\+\_\+array}]{\setlength{\rightskip}{0pt plus 5cm}{\bf btp\+\_\+addr\+\_\+array} {\bfseries {\bfseries {\bf t\+\_\+btp\+\_\+addr\+\_\+array}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_ac37aa17264246724d5ffd50e363ffb40}


Definition at line {\bf 10475} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!c\+\_\+bursts\+\_\+per\+\_\+btp@{c\+\_\+bursts\+\_\+per\+\_\+btp}}
\index{c\+\_\+bursts\+\_\+per\+\_\+btp@{c\+\_\+bursts\+\_\+per\+\_\+btp}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{c\+\_\+bursts\+\_\+per\+\_\+btp}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+bursts\+\_\+per\+\_\+btp} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+cal\+\_\+mtp\+\_\+len}} \textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+cal\+\_\+read\+\_\+burst\+\_\+len}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a66643e87b8b930930d682aa78efa12d8}


Definition at line {\bf 10392} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!c\+\_\+cal\+\_\+mtp@{c\+\_\+cal\+\_\+mtp}}
\index{c\+\_\+cal\+\_\+mtp@{c\+\_\+cal\+\_\+mtp}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{c\+\_\+cal\+\_\+mtp}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+cal\+\_\+mtp} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+cal\+\_\+mtp\+\_\+len}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{x}\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 30\+F5 \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a2c93b0cc109c80fafe40689106f5da67}


Definition at line {\bf 7857} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!c\+\_\+cal\+\_\+mtp\+\_\+len@{c\+\_\+cal\+\_\+mtp\+\_\+len}}
\index{c\+\_\+cal\+\_\+mtp\+\_\+len@{c\+\_\+cal\+\_\+mtp\+\_\+len}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{c\+\_\+cal\+\_\+mtp\+\_\+len}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+cal\+\_\+mtp\+\_\+len} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{16} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a43e8928859d7b5d6a0435dc02042c229}


Definition at line {\bf 7856} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!c\+\_\+cal\+\_\+mtp\+\_\+t@{c\+\_\+cal\+\_\+mtp\+\_\+t}}
\index{c\+\_\+cal\+\_\+mtp\+\_\+t@{c\+\_\+cal\+\_\+mtp\+\_\+t}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{c\+\_\+cal\+\_\+mtp\+\_\+t}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+cal\+\_\+mtp\+\_\+t} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+cal\+\_\+mtp\+\_\+len}} \textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a0c9c84293ef2564be0189b0ea5d1c905}


Definition at line {\bf 7858} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!c\+\_\+cal\+\_\+read\+\_\+burst\+\_\+len@{c\+\_\+cal\+\_\+read\+\_\+burst\+\_\+len}}
\index{c\+\_\+cal\+\_\+read\+\_\+burst\+\_\+len@{c\+\_\+cal\+\_\+read\+\_\+burst\+\_\+len}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{c\+\_\+cal\+\_\+read\+\_\+burst\+\_\+len}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+cal\+\_\+read\+\_\+burst\+\_\+len} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{set\+\_\+read\+\_\+bl}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+M\+E\+M\+T\+Y\+PE}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_aa1ca3f92d5207d8efee48c724fd12629}


Definition at line {\bf 10391} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!c\+\_\+command\+\_\+result\+\_\+len@{c\+\_\+command\+\_\+result\+\_\+len}}
\index{c\+\_\+command\+\_\+result\+\_\+len@{c\+\_\+command\+\_\+result\+\_\+len}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{c\+\_\+command\+\_\+result\+\_\+len}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+command\+\_\+result\+\_\+len} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{8} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_ad1f5700226c37f4e613fc3c7970206a0}


Definition at line {\bf 7850} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!c\+\_\+default\+\_\+rd\+\_\+lat\+\_\+slv@{c\+\_\+default\+\_\+rd\+\_\+lat\+\_\+slv}}
\index{c\+\_\+default\+\_\+rd\+\_\+lat\+\_\+slv@{c\+\_\+default\+\_\+rd\+\_\+lat\+\_\+slv}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{c\+\_\+default\+\_\+rd\+\_\+lat\+\_\+slv}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+default\+\_\+rd\+\_\+lat\+\_\+slv} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf A\+D\+V\+\_\+\+L\+A\+T\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{to\+\_\+unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+default\+\_\+rd\+\_\+lat}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf A\+D\+V\+\_\+\+L\+A\+T\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a22ca51c1dc4e495e63e80ba98e8913ad}


Definition at line {\bf 7861} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!c\+\_\+default\+\_\+wd\+\_\+lat\+\_\+slv@{c\+\_\+default\+\_\+wd\+\_\+lat\+\_\+slv}}
\index{c\+\_\+default\+\_\+wd\+\_\+lat\+\_\+slv@{c\+\_\+default\+\_\+wd\+\_\+lat\+\_\+slv}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{c\+\_\+default\+\_\+wd\+\_\+lat\+\_\+slv}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+default\+\_\+wd\+\_\+lat\+\_\+slv} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf A\+D\+V\+\_\+\+L\+A\+T\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{to\+\_\+unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+default\+\_\+wr\+\_\+lat}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf A\+D\+V\+\_\+\+L\+A\+T\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_af74bab4e4ae86f8f9290c03f85888d5d}


Definition at line {\bf 7862} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!c\+\_\+max\+\_\+phase\+\_\+shifts@{c\+\_\+max\+\_\+phase\+\_\+shifts}}
\index{c\+\_\+max\+\_\+phase\+\_\+shifts@{c\+\_\+max\+\_\+phase\+\_\+shifts}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{c\+\_\+max\+\_\+phase\+\_\+shifts}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+max\+\_\+phase\+\_\+shifts} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{rsc\+\_\+sweep\+\_\+clk\+\_\+periods}\textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf P\+L\+L\+\_\+\+S\+T\+E\+P\+S\+\_\+\+P\+E\+R\+\_\+\+C\+Y\+C\+LE}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a5d87bee23bac268bda89824fca4d24c6}


Definition at line {\bf 7909} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!c\+\_\+max\+\_\+rdata\+\_\+valid\+\_\+lat@{c\+\_\+max\+\_\+rdata\+\_\+valid\+\_\+lat}}
\index{c\+\_\+max\+\_\+rdata\+\_\+valid\+\_\+lat@{c\+\_\+max\+\_\+rdata\+\_\+valid\+\_\+lat}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{c\+\_\+max\+\_\+rdata\+\_\+valid\+\_\+lat}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+max\+\_\+rdata\+\_\+valid\+\_\+lat} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{50} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+cal\+\_\+read\+\_\+burst\+\_\+len}} \textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_aefba88c0dbe2b7fc74114d52290ee69b}


Definition at line {\bf 10394} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!c\+\_\+max\+\_\+read\+\_\+lat@{c\+\_\+max\+\_\+read\+\_\+lat}}
\index{c\+\_\+max\+\_\+read\+\_\+lat@{c\+\_\+max\+\_\+read\+\_\+lat}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{c\+\_\+max\+\_\+read\+\_\+lat}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+max\+\_\+read\+\_\+lat} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf rd\+\_\+lat}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }\textcolor{vhdlkeyword}{length}\textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a2f95cf095753a30d0a5e5b8781f5a99e}


Definition at line {\bf 7853} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!c\+\_\+max\+\_\+rsc\+\_\+drift\+\_\+in\+\_\+phases@{c\+\_\+max\+\_\+rsc\+\_\+drift\+\_\+in\+\_\+phases}}
\index{c\+\_\+max\+\_\+rsc\+\_\+drift\+\_\+in\+\_\+phases@{c\+\_\+max\+\_\+rsc\+\_\+drift\+\_\+in\+\_\+phases}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{c\+\_\+max\+\_\+rsc\+\_\+drift\+\_\+in\+\_\+phases}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+max\+\_\+rsc\+\_\+drift\+\_\+in\+\_\+phases} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{127} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a9a11d8211fec9bd7e6afd54f37aa21b6}


Definition at line {\bf 7865} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!c\+\_\+pll\+\_\+phs\+\_\+dec@{c\+\_\+pll\+\_\+phs\+\_\+dec}}
\index{c\+\_\+pll\+\_\+phs\+\_\+dec@{c\+\_\+pll\+\_\+phs\+\_\+dec}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{c\+\_\+pll\+\_\+phs\+\_\+dec}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+pll\+\_\+phs\+\_\+dec} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{not}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+pll\+\_\+phs\+\_\+inc}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a2140ec46c873a6fd520bbe174afe9d8e}


Definition at line {\bf 7912} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!c\+\_\+pll\+\_\+phs\+\_\+inc@{c\+\_\+pll\+\_\+phs\+\_\+inc}}
\index{c\+\_\+pll\+\_\+phs\+\_\+inc@{c\+\_\+pll\+\_\+phs\+\_\+inc}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{c\+\_\+pll\+\_\+phs\+\_\+inc}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+pll\+\_\+phs\+\_\+inc} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_aacb3709fb00be087af2596e67c763403}


Definition at line {\bf 7911} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!c\+\_\+poa\+\_\+addr\+\_\+width@{c\+\_\+poa\+\_\+addr\+\_\+width}}
\index{c\+\_\+poa\+\_\+addr\+\_\+width@{c\+\_\+poa\+\_\+addr\+\_\+width}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{c\+\_\+poa\+\_\+addr\+\_\+width}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+poa\+\_\+addr\+\_\+width} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{6} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a4a5a008e74df47d65212915cfefe2f2c}


Definition at line {\bf 10390} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!c\+\_\+poa\+\_\+lat\+\_\+cmd\+\_\+wait@{c\+\_\+poa\+\_\+lat\+\_\+cmd\+\_\+wait}}
\index{c\+\_\+poa\+\_\+lat\+\_\+cmd\+\_\+wait@{c\+\_\+poa\+\_\+lat\+\_\+cmd\+\_\+wait}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{c\+\_\+poa\+\_\+lat\+\_\+cmd\+\_\+wait}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+poa\+\_\+lat\+\_\+cmd\+\_\+wait} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{10} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a28e7c71258693083763490d213f16292}


Definition at line {\bf 9862} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!c\+\_\+poa\+\_\+max\+\_\+lat@{c\+\_\+poa\+\_\+max\+\_\+lat}}
\index{c\+\_\+poa\+\_\+max\+\_\+lat@{c\+\_\+poa\+\_\+max\+\_\+lat}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{c\+\_\+poa\+\_\+max\+\_\+lat}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+poa\+\_\+max\+\_\+lat} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{100} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_ab8ca418d27c222ded4571e82bf7c1de2}


Definition at line {\bf 9863} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!c\+\_\+rdv\+\_\+ones\+\_\+rd\+\_\+clks@{c\+\_\+rdv\+\_\+ones\+\_\+rd\+\_\+clks}}
\index{c\+\_\+rdv\+\_\+ones\+\_\+rd\+\_\+clks@{c\+\_\+rdv\+\_\+ones\+\_\+rd\+\_\+clks}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{c\+\_\+rdv\+\_\+ones\+\_\+rd\+\_\+clks}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+rdv\+\_\+ones\+\_\+rd\+\_\+clks} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+max\+\_\+rdata\+\_\+valid\+\_\+lat}} \textcolor{vhdlchar}{+}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+read\+\_\+burst\+\_\+t}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+read\+\_\+burst\+\_\+t}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a49c44a7f6aa6040f400d8bdb35518014}


Definition at line {\bf 10395} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!c\+\_\+read\+\_\+burst\+\_\+t@{c\+\_\+read\+\_\+burst\+\_\+t}}
\index{c\+\_\+read\+\_\+burst\+\_\+t@{c\+\_\+read\+\_\+burst\+\_\+t}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{c\+\_\+read\+\_\+burst\+\_\+t}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+read\+\_\+burst\+\_\+t} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+cal\+\_\+read\+\_\+burst\+\_\+len}} \textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_aaa36996d53fa215c3ef3a0f3f9fe9a49}


Definition at line {\bf 10393} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!c\+\_\+seq\+\_\+addr\+\_\+cmd\+\_\+config@{c\+\_\+seq\+\_\+addr\+\_\+cmd\+\_\+config}}
\index{c\+\_\+seq\+\_\+addr\+\_\+cmd\+\_\+config@{c\+\_\+seq\+\_\+addr\+\_\+cmd\+\_\+config}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{c\+\_\+seq\+\_\+addr\+\_\+cmd\+\_\+config}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+seq\+\_\+addr\+\_\+cmd\+\_\+config} {\bfseries {\bfseries {\bf t\+\_\+addr\+\_\+cmd\+\_\+config\+\_\+rec}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{set\+\_\+config\+\_\+rec}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+B\+A\+N\+K\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+N\+U\+M\+\_\+\+R\+A\+N\+KS}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+M\+E\+M\+T\+Y\+PE}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a87e441041cc5383db33bb3ee070d0267}


Definition at line {\bf 7847} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!cal\+\_\+byte\+\_\+lanes@{cal\+\_\+byte\+\_\+lanes}}
\index{cal\+\_\+byte\+\_\+lanes@{cal\+\_\+byte\+\_\+lanes}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{cal\+\_\+byte\+\_\+lanes}]{\setlength{\rightskip}{0pt plus 5cm}{\bf cal\+\_\+byte\+\_\+lanes} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a5cb99bd72d899ed54a5646e65b069dfa}


Definition at line {\bf 8437} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!cal\+\_\+codvw\+\_\+phase@{cal\+\_\+codvw\+\_\+phase}}
\index{cal\+\_\+codvw\+\_\+phase@{cal\+\_\+codvw\+\_\+phase}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{cal\+\_\+codvw\+\_\+phase}]{\setlength{\rightskip}{0pt plus 5cm}{\bf cal\+\_\+codvw\+\_\+phase} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_ab2df445095cd066730f7c3d22e0b3a30}


Definition at line {\bf 8415} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!cal\+\_\+codvw\+\_\+size@{cal\+\_\+codvw\+\_\+size}}
\index{cal\+\_\+codvw\+\_\+size@{cal\+\_\+codvw\+\_\+size}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{cal\+\_\+codvw\+\_\+size}]{\setlength{\rightskip}{0pt plus 5cm}{\bf cal\+\_\+codvw\+\_\+size} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_afa6ffd6571ce4391077adf571f06cb72}


Definition at line {\bf 8417} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!cal\+\_\+fail\+\_\+sev\+\_\+level@{cal\+\_\+fail\+\_\+sev\+\_\+level}}
\index{cal\+\_\+fail\+\_\+sev\+\_\+level@{cal\+\_\+fail\+\_\+sev\+\_\+level}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{cal\+\_\+fail\+\_\+sev\+\_\+level}]{\setlength{\rightskip}{0pt plus 5cm}{\bf cal\+\_\+fail\+\_\+sev\+\_\+level} {\bfseries \textcolor{vhdlchar}{severity\+\_\+level}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{set\+\_\+cal\+\_\+fail\+\_\+sev\+\_\+level}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }{\bfseries {\bf G\+E\+N\+E\+R\+A\+T\+E\+\_\+\+A\+D\+D\+I\+T\+I\+O\+N\+A\+L\+\_\+\+D\+B\+G\+\_\+\+R\+TL}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a4c54dc0f6b186c742119b1767e922281}


Definition at line {\bf 8322} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!codvw\+\_\+grt\+\_\+one\+\_\+dvw@{codvw\+\_\+grt\+\_\+one\+\_\+dvw}}
\index{codvw\+\_\+grt\+\_\+one\+\_\+dvw@{codvw\+\_\+grt\+\_\+one\+\_\+dvw}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{codvw\+\_\+grt\+\_\+one\+\_\+dvw}]{\setlength{\rightskip}{0pt plus 5cm}{\bf codvw\+\_\+grt\+\_\+one\+\_\+dvw} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a3fe98c8365cb7129865dbb7c331e0af5}


Definition at line {\bf 8439} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!codvw\+\_\+trk\+\_\+shift@{codvw\+\_\+trk\+\_\+shift}}
\index{codvw\+\_\+trk\+\_\+shift@{codvw\+\_\+trk\+\_\+shift}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{codvw\+\_\+trk\+\_\+shift}]{\setlength{\rightskip}{0pt plus 5cm}{\bf codvw\+\_\+trk\+\_\+shift} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{11} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a5367f9aaca258e00a3e36625a0dd0f26}


Definition at line {\bf 8416} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!ctrl\+\_\+dgrb\+\_\+r@{ctrl\+\_\+dgrb\+\_\+r}}
\index{ctrl\+\_\+dgrb\+\_\+r@{ctrl\+\_\+dgrb\+\_\+r}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{ctrl\+\_\+dgrb\+\_\+r}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ctrl\+\_\+dgrb\+\_\+r} {\bfseries {\bfseries {\bf t\+\_\+ctrl\+\_\+command}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a5b611a57ede84eeeb4ec447f8e61e899}


Definition at line {\bf 8407} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!current\+\_\+bit@{current\+\_\+bit}}
\index{current\+\_\+bit@{current\+\_\+bit}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{current\+\_\+bit}]{\setlength{\rightskip}{0pt plus 5cm}{\bf current\+\_\+bit} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+max\+\_\+phase\+\_\+shifts}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a0355b39a14ac07c42d94d95399038587}


Definition at line {\bf 8005} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!current\+\_\+cs@{current\+\_\+cs}}
\index{current\+\_\+cs@{current\+\_\+cs}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{current\+\_\+cs}]{\setlength{\rightskip}{0pt plus 5cm}{\bf current\+\_\+cs} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+N\+U\+M\+\_\+\+R\+A\+N\+KS}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a56127b72eaf07bce2b4e32702bade670}


Definition at line {\bf 8410} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!current\+\_\+mtp\+\_\+almt@{current\+\_\+mtp\+\_\+almt}}
\index{current\+\_\+mtp\+\_\+almt@{current\+\_\+mtp\+\_\+almt}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{current\+\_\+mtp\+\_\+almt}]{\setlength{\rightskip}{0pt plus 5cm}{\bf current\+\_\+mtp\+\_\+almt} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a3f458eafb841b60e4be8aae338df59d9}


Definition at line {\bf 8411} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!current\+\_\+window\+\_\+centre@{current\+\_\+window\+\_\+centre}}
\index{current\+\_\+window\+\_\+centre@{current\+\_\+window\+\_\+centre}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{current\+\_\+window\+\_\+centre}]{\setlength{\rightskip}{0pt plus 5cm}{\bf current\+\_\+window\+\_\+centre} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+max\+\_\+phase\+\_\+shifts}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a51301d3e08f383649c8081aa6e5a6c6f}


Definition at line {\bf 8001} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!current\+\_\+window\+\_\+size@{current\+\_\+window\+\_\+size}}
\index{current\+\_\+window\+\_\+size@{current\+\_\+window\+\_\+size}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{current\+\_\+window\+\_\+size}]{\setlength{\rightskip}{0pt plus 5cm}{\bf current\+\_\+window\+\_\+size} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+max\+\_\+phase\+\_\+shifts}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a64736c8bb83d00d800a1cbb1072abfb8}


Definition at line {\bf 8000} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!current\+\_\+window\+\_\+start@{current\+\_\+window\+\_\+start}}
\index{current\+\_\+window\+\_\+start@{current\+\_\+window\+\_\+start}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{current\+\_\+window\+\_\+start}]{\setlength{\rightskip}{0pt plus 5cm}{\bf current\+\_\+window\+\_\+start} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+max\+\_\+phase\+\_\+shifts}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_ad544bc14116760b5b405dfd34341ab72}


Definition at line {\bf 7999} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!dgrb\+\_\+report\+\_\+prefix@{dgrb\+\_\+report\+\_\+prefix}}
\index{dgrb\+\_\+report\+\_\+prefix@{dgrb\+\_\+report\+\_\+prefix}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{dgrb\+\_\+report\+\_\+prefix}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dgrb\+\_\+report\+\_\+prefix} {\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq ( dgrb )  \+:  \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a9f223a97f633fe35ef25b237622059ac}


Definition at line {\bf 7883} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!first\+\_\+cycle@{first\+\_\+cycle}}
\index{first\+\_\+cycle@{first\+\_\+cycle}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{first\+\_\+cycle}]{\setlength{\rightskip}{0pt plus 5cm}{\bf first\+\_\+cycle} {\bfseries \textcolor{comment}{boolean}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a4d6a26dacb5ab6ddcb0df0b1207a9b82}


Definition at line {\bf 8010} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!first\+\_\+good\+\_\+edge@{first\+\_\+good\+\_\+edge}}
\index{first\+\_\+good\+\_\+edge@{first\+\_\+good\+\_\+edge}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{first\+\_\+good\+\_\+edge}]{\setlength{\rightskip}{0pt plus 5cm}{\bf first\+\_\+good\+\_\+edge} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+max\+\_\+phase\+\_\+shifts}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a8807f0d72d2827da7ae36581b891fc4f}


Definition at line {\bf 7998} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!found\+\_\+a\+\_\+good\+\_\+edge@{found\+\_\+a\+\_\+good\+\_\+edge}}
\index{found\+\_\+a\+\_\+good\+\_\+edge@{found\+\_\+a\+\_\+good\+\_\+edge}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{found\+\_\+a\+\_\+good\+\_\+edge}]{\setlength{\rightskip}{0pt plus 5cm}{\bf found\+\_\+a\+\_\+good\+\_\+edge} {\bfseries \textcolor{comment}{boolean}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a3d0a0e6b643d6918fdf5a49cb0729c22}


Definition at line {\bf 8012} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!invalid\+\_\+phase\+\_\+seen@{invalid\+\_\+phase\+\_\+seen}}
\index{invalid\+\_\+phase\+\_\+seen@{invalid\+\_\+phase\+\_\+seen}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{invalid\+\_\+phase\+\_\+seen}]{\setlength{\rightskip}{0pt plus 5cm}{\bf invalid\+\_\+phase\+\_\+seen} {\bfseries \textcolor{comment}{boolean}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_aa7018902010e00539bcc4b4b8c6ac57c}


Definition at line {\bf 8009} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!largest\+\_\+window\+\_\+centre@{largest\+\_\+window\+\_\+centre}}
\index{largest\+\_\+window\+\_\+centre@{largest\+\_\+window\+\_\+centre}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{largest\+\_\+window\+\_\+centre}]{\setlength{\rightskip}{0pt plus 5cm}{\bf largest\+\_\+window\+\_\+centre} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+max\+\_\+phase\+\_\+shifts}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a9570a07bcc6d36ab2e91d8365c18e998}


Definition at line {\bf 8004} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!largest\+\_\+window\+\_\+size@{largest\+\_\+window\+\_\+size}}
\index{largest\+\_\+window\+\_\+size@{largest\+\_\+window\+\_\+size}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{largest\+\_\+window\+\_\+size}]{\setlength{\rightskip}{0pt plus 5cm}{\bf largest\+\_\+window\+\_\+size} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+max\+\_\+phase\+\_\+shifts}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a41431eff7fab265f9418cce964ff661c}


Definition at line {\bf 8003} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!largest\+\_\+window\+\_\+start@{largest\+\_\+window\+\_\+start}}
\index{largest\+\_\+window\+\_\+start@{largest\+\_\+window\+\_\+start}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{largest\+\_\+window\+\_\+start}]{\setlength{\rightskip}{0pt plus 5cm}{\bf largest\+\_\+window\+\_\+start} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+max\+\_\+phase\+\_\+shifts}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a10fe76e0edcf902fab2e833e1d2d0425}


Definition at line {\bf 8002} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!last\+\_\+bit\+\_\+value@{last\+\_\+bit\+\_\+value}}
\index{last\+\_\+bit\+\_\+value@{last\+\_\+bit\+\_\+value}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{last\+\_\+bit\+\_\+value}]{\setlength{\rightskip}{0pt plus 5cm}{\bf last\+\_\+bit\+\_\+value} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_af36d1a4c69d2cb84c520549f3cdbbb0b}


Definition at line {\bf 8007} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!mmc\+\_\+seq\+\_\+value\+\_\+r@{mmc\+\_\+seq\+\_\+value\+\_\+r}}
\index{mmc\+\_\+seq\+\_\+value\+\_\+r@{mmc\+\_\+seq\+\_\+value\+\_\+r}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{mmc\+\_\+seq\+\_\+value\+\_\+r}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mmc\+\_\+seq\+\_\+value\+\_\+r} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a90bca9f31675a34285211b5b3e1645c1}


Definition at line {\bf 9957} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!multiple\+\_\+eq\+\_\+windows@{multiple\+\_\+eq\+\_\+windows}}
\index{multiple\+\_\+eq\+\_\+windows@{multiple\+\_\+eq\+\_\+windows}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{multiple\+\_\+eq\+\_\+windows}]{\setlength{\rightskip}{0pt plus 5cm}{\bf multiple\+\_\+eq\+\_\+windows} {\bfseries \textcolor{comment}{boolean}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a785478045a6700cb4552c07162efdec3}


Definition at line {\bf 8011} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!phs\+\_\+shft\+\_\+busy\+\_\+1r@{phs\+\_\+shft\+\_\+busy\+\_\+1r}}
\index{phs\+\_\+shft\+\_\+busy\+\_\+1r@{phs\+\_\+shft\+\_\+busy\+\_\+1r}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{phs\+\_\+shft\+\_\+busy\+\_\+1r}]{\setlength{\rightskip}{0pt plus 5cm}{\bf phs\+\_\+shft\+\_\+busy\+\_\+1r} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a64e3c5dd4390ccb499114c8eb7cdb188}


Definition at line {\bf 8787} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!phs\+\_\+shft\+\_\+busy\+\_\+2r@{phs\+\_\+shft\+\_\+busy\+\_\+2r}}
\index{phs\+\_\+shft\+\_\+busy\+\_\+2r@{phs\+\_\+shft\+\_\+busy\+\_\+2r}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{phs\+\_\+shft\+\_\+busy\+\_\+2r}]{\setlength{\rightskip}{0pt plus 5cm}{\bf phs\+\_\+shft\+\_\+busy\+\_\+2r} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a89118fade24ba0e8988abae73a66f20f}


Definition at line {\bf 8788} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!phs\+\_\+shft\+\_\+busy\+\_\+3r@{phs\+\_\+shft\+\_\+busy\+\_\+3r}}
\index{phs\+\_\+shft\+\_\+busy\+\_\+3r@{phs\+\_\+shft\+\_\+busy\+\_\+3r}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{phs\+\_\+shft\+\_\+busy\+\_\+3r}]{\setlength{\rightskip}{0pt plus 5cm}{\bf phs\+\_\+shft\+\_\+busy\+\_\+3r} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_aa3b5e42d523d16f0d71fa645ca74d74e}


Definition at line {\bf 8789} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!sig\+\_\+ac\+\_\+even@{sig\+\_\+ac\+\_\+even}}
\index{sig\+\_\+ac\+\_\+even@{sig\+\_\+ac\+\_\+even}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{sig\+\_\+ac\+\_\+even}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sig\+\_\+ac\+\_\+even} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a3f25728d20ca58377918122733735bf1}


Definition at line {\bf 8346} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!sig\+\_\+ac\+\_\+req@{sig\+\_\+ac\+\_\+req}}
\index{sig\+\_\+ac\+\_\+req@{sig\+\_\+ac\+\_\+req}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{sig\+\_\+ac\+\_\+req}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sig\+\_\+ac\+\_\+req} {\bfseries {\bfseries {\bf t\+\_\+ac\+\_\+state}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a592262646fb0abf7d61796c0411fed88}


Definition at line {\bf 8343} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!sig\+\_\+addr\+\_\+cmd@{sig\+\_\+addr\+\_\+cmd}}
\index{sig\+\_\+addr\+\_\+cmd@{sig\+\_\+addr\+\_\+cmd}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{sig\+\_\+addr\+\_\+cmd}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sig\+\_\+addr\+\_\+cmd} {\bfseries {\bfseries {\bf t\+\_\+addr\+\_\+cmd\+\_\+vector}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_afdeb3c3b12f02d7b0d26a23a4f9a745b}


Definition at line {\bf 8342} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!sig\+\_\+addr\+\_\+cmd\+\_\+last\+\_\+state@{sig\+\_\+addr\+\_\+cmd\+\_\+last\+\_\+state}}
\index{sig\+\_\+addr\+\_\+cmd\+\_\+last\+\_\+state@{sig\+\_\+addr\+\_\+cmd\+\_\+last\+\_\+state}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{sig\+\_\+addr\+\_\+cmd\+\_\+last\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sig\+\_\+addr\+\_\+cmd\+\_\+last\+\_\+state} {\bfseries {\bfseries {\bf t\+\_\+ac\+\_\+state}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a876b678cb763bd3fc46c8aace972e838}


Definition at line {\bf 10478} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!sig\+\_\+addr\+\_\+cmd\+\_\+state@{sig\+\_\+addr\+\_\+cmd\+\_\+state}}
\index{sig\+\_\+addr\+\_\+cmd\+\_\+state@{sig\+\_\+addr\+\_\+cmd\+\_\+state}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{sig\+\_\+addr\+\_\+cmd\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sig\+\_\+addr\+\_\+cmd\+\_\+state} {\bfseries {\bfseries {\bf t\+\_\+ac\+\_\+state}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_ab01cb027811872f299776a7ad4d13eb8}


Definition at line {\bf 10477} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!sig\+\_\+burst\+\_\+count@{sig\+\_\+burst\+\_\+count}}
\index{sig\+\_\+burst\+\_\+count@{sig\+\_\+burst\+\_\+count}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{sig\+\_\+burst\+\_\+count}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sig\+\_\+burst\+\_\+count} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+read\+\_\+burst\+\_\+t}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a7fd4090462335a8b821063989de50aa7}


Definition at line {\bf 10483} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!sig\+\_\+cdvw\+\_\+calc\+\_\+1t@{sig\+\_\+cdvw\+\_\+calc\+\_\+1t}}
\index{sig\+\_\+cdvw\+\_\+calc\+\_\+1t@{sig\+\_\+cdvw\+\_\+calc\+\_\+1t}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{sig\+\_\+cdvw\+\_\+calc\+\_\+1t}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sig\+\_\+cdvw\+\_\+calc\+\_\+1t} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_af9f736e578a01fe73222bc008422b2ce}


Definition at line {\bf 8857} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!sig\+\_\+cdvw\+\_\+state@{sig\+\_\+cdvw\+\_\+state}}
\index{sig\+\_\+cdvw\+\_\+state@{sig\+\_\+cdvw\+\_\+state}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{sig\+\_\+cdvw\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sig\+\_\+cdvw\+\_\+state} {\bfseries {\bfseries {\bf t\+\_\+window\+\_\+processing}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_afc56b5fa9c7e68e95b45a667b5eda285}


Definition at line {\bf 8339} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!sig\+\_\+chkd\+\_\+all\+\_\+dq\+\_\+pins@{sig\+\_\+chkd\+\_\+all\+\_\+dq\+\_\+pins}}
\index{sig\+\_\+chkd\+\_\+all\+\_\+dq\+\_\+pins@{sig\+\_\+chkd\+\_\+all\+\_\+dq\+\_\+pins}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{sig\+\_\+chkd\+\_\+all\+\_\+dq\+\_\+pins}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sig\+\_\+chkd\+\_\+all\+\_\+dq\+\_\+pins} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_aa1f5c0a136671de8c33fb50a672929c1}


Definition at line {\bf 8940} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!sig\+\_\+cmd\+\_\+err@{sig\+\_\+cmd\+\_\+err}}
\index{sig\+\_\+cmd\+\_\+err@{sig\+\_\+cmd\+\_\+err}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{sig\+\_\+cmd\+\_\+err}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sig\+\_\+cmd\+\_\+err} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a697500388d02da871803d8fd365b7682}


Definition at line {\bf 8420} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!sig\+\_\+cmd\+\_\+result@{sig\+\_\+cmd\+\_\+result}}
\index{sig\+\_\+cmd\+\_\+result@{sig\+\_\+cmd\+\_\+result}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{sig\+\_\+cmd\+\_\+result}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sig\+\_\+cmd\+\_\+result} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+command\+\_\+result\+\_\+len}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a843a50f23bb541843f9361b59db8837b}


Definition at line {\bf 8421} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!sig\+\_\+count@{sig\+\_\+count}}
\index{sig\+\_\+count@{sig\+\_\+count}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{sig\+\_\+count}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sig\+\_\+count} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{8} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_af9101503cf1cb89262d5472e267840bc}


Definition at line {\bf 8503} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!sig\+\_\+count@{sig\+\_\+count}}
\index{sig\+\_\+count@{sig\+\_\+count}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{sig\+\_\+count}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sig\+\_\+count} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{8} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a9e7ad348768e2e4f66571cecae6554cb}


Definition at line {\bf 10481} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!sig\+\_\+curr\+\_\+byte\+\_\+ln\+\_\+dis@{sig\+\_\+curr\+\_\+byte\+\_\+ln\+\_\+dis}}
\index{sig\+\_\+curr\+\_\+byte\+\_\+ln\+\_\+dis@{sig\+\_\+curr\+\_\+byte\+\_\+ln\+\_\+dis}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{sig\+\_\+curr\+\_\+byte\+\_\+ln\+\_\+dis}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sig\+\_\+curr\+\_\+byte\+\_\+ln\+\_\+dis} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a803b5072387a4791b3be3a1dc628a58f}


Definition at line {\bf 8954} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!sig\+\_\+dgrb\+\_\+iram@{sig\+\_\+dgrb\+\_\+iram}}
\index{sig\+\_\+dgrb\+\_\+iram@{sig\+\_\+dgrb\+\_\+iram}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{sig\+\_\+dgrb\+\_\+iram}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sig\+\_\+dgrb\+\_\+iram} {\bfseries {\bfseries {\bf t\+\_\+iram\+\_\+push}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a8e191d5f62c82673c9274929043a25ec}


Definition at line {\bf 8943} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!sig\+\_\+dgrb\+\_\+last\+\_\+state@{sig\+\_\+dgrb\+\_\+last\+\_\+state}}
\index{sig\+\_\+dgrb\+\_\+last\+\_\+state@{sig\+\_\+dgrb\+\_\+last\+\_\+state}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{sig\+\_\+dgrb\+\_\+last\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sig\+\_\+dgrb\+\_\+last\+\_\+state} {\bfseries {\bfseries {\bf t\+\_\+dgrb\+\_\+state}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_afc1c96ac6f4a617bc9c323643a991b8f}


Definition at line {\bf 8334} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!sig\+\_\+dgrb\+\_\+state@{sig\+\_\+dgrb\+\_\+state}}
\index{sig\+\_\+dgrb\+\_\+state@{sig\+\_\+dgrb\+\_\+state}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{sig\+\_\+dgrb\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sig\+\_\+dgrb\+\_\+state} {\bfseries {\bfseries {\bf t\+\_\+dgrb\+\_\+state}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a7575975a382ae8d4011c7942f2ca860e}


Definition at line {\bf 8333} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!sig\+\_\+dimm\+\_\+driving\+\_\+dq@{sig\+\_\+dimm\+\_\+driving\+\_\+dq}}
\index{sig\+\_\+dimm\+\_\+driving\+\_\+dq@{sig\+\_\+dimm\+\_\+driving\+\_\+dq}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{sig\+\_\+dimm\+\_\+driving\+\_\+dq}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sig\+\_\+dimm\+\_\+driving\+\_\+dq} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a657744ff96326a102f627254640ce317}


Definition at line {\bf 8344} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!sig\+\_\+doing\+\_\+rd@{sig\+\_\+doing\+\_\+rd}}
\index{sig\+\_\+doing\+\_\+rd@{sig\+\_\+doing\+\_\+rd}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{sig\+\_\+doing\+\_\+rd}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sig\+\_\+doing\+\_\+rd} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+Q\+S\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf D\+W\+I\+D\+T\+H\+\_\+\+R\+A\+T\+IO}} \textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_ab4215d95641dc79ec7ad5018ccea027e}


Definition at line {\bf 8345} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!sig\+\_\+doing\+\_\+rd\+\_\+count@{sig\+\_\+doing\+\_\+rd\+\_\+count}}
\index{sig\+\_\+doing\+\_\+rd\+\_\+count@{sig\+\_\+doing\+\_\+rd\+\_\+count}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{sig\+\_\+doing\+\_\+rd\+\_\+count}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sig\+\_\+doing\+\_\+rd\+\_\+count} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+read\+\_\+burst\+\_\+t}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a7185558ad84824faf23b2662154f36ba}


Definition at line {\bf 10480} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!sig\+\_\+dq\+\_\+pin\+\_\+ctr@{sig\+\_\+dq\+\_\+pin\+\_\+ctr}}
\index{sig\+\_\+dq\+\_\+pin\+\_\+ctr@{sig\+\_\+dq\+\_\+pin\+\_\+ctr}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{sig\+\_\+dq\+\_\+pin\+\_\+ctr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sig\+\_\+dq\+\_\+pin\+\_\+ctr} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a5dc3290e015861164d97cbdcb56c00a4}


Definition at line {\bf 8426} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!sig\+\_\+dq\+\_\+pin\+\_\+ctr\+\_\+r@{sig\+\_\+dq\+\_\+pin\+\_\+ctr\+\_\+r}}
\index{sig\+\_\+dq\+\_\+pin\+\_\+ctr\+\_\+r@{sig\+\_\+dq\+\_\+pin\+\_\+ctr\+\_\+r}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{sig\+\_\+dq\+\_\+pin\+\_\+ctr\+\_\+r}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sig\+\_\+dq\+\_\+pin\+\_\+ctr\+\_\+r} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+D\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a6a6eb2fee02269ccb377b1ee389cc596}


Definition at line {\bf 8948} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!sig\+\_\+iram\+\_\+idle@{sig\+\_\+iram\+\_\+idle}}
\index{sig\+\_\+iram\+\_\+idle@{sig\+\_\+iram\+\_\+idle}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{sig\+\_\+iram\+\_\+idle}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sig\+\_\+iram\+\_\+idle} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a7ca79f8cde370edbda70a435b99623d8}


Definition at line {\bf 8950} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!sig\+\_\+iram\+\_\+wds\+\_\+req@{sig\+\_\+iram\+\_\+wds\+\_\+req}}
\index{sig\+\_\+iram\+\_\+wds\+\_\+req@{sig\+\_\+iram\+\_\+wds\+\_\+req}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{sig\+\_\+iram\+\_\+wds\+\_\+req}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sig\+\_\+iram\+\_\+wds\+\_\+req} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a3a63d8e779d4438c4e7a6bb80990e98b}


Definition at line {\bf 8956} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!sig\+\_\+large\+\_\+drift\+\_\+seen@{sig\+\_\+large\+\_\+drift\+\_\+seen}}
\index{sig\+\_\+large\+\_\+drift\+\_\+seen@{sig\+\_\+large\+\_\+drift\+\_\+seen}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{sig\+\_\+large\+\_\+drift\+\_\+seen}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sig\+\_\+large\+\_\+drift\+\_\+seen} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_aeda7dea33f47fea658c4d6d3000f296d}


Definition at line {\bf 9969} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!sig\+\_\+mimic\+\_\+cdv@{sig\+\_\+mimic\+\_\+cdv}}
\index{sig\+\_\+mimic\+\_\+cdv@{sig\+\_\+mimic\+\_\+cdv}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{sig\+\_\+mimic\+\_\+cdv}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sig\+\_\+mimic\+\_\+cdv} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf P\+L\+L\+\_\+\+S\+T\+E\+P\+S\+\_\+\+P\+E\+R\+\_\+\+C\+Y\+C\+LE}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a11d6ebb5647f2fd75c0c7c1c825ac1af}


Definition at line {\bf 9967} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!sig\+\_\+mimic\+\_\+cdv\+\_\+found@{sig\+\_\+mimic\+\_\+cdv\+\_\+found}}
\index{sig\+\_\+mimic\+\_\+cdv\+\_\+found@{sig\+\_\+mimic\+\_\+cdv\+\_\+found}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{sig\+\_\+mimic\+\_\+cdv\+\_\+found}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sig\+\_\+mimic\+\_\+cdv\+\_\+found} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a5251b1a9002f93800ffef03dcc381c18}


Definition at line {\bf 9966} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!sig\+\_\+mimic\+\_\+delta@{sig\+\_\+mimic\+\_\+delta}}
\index{sig\+\_\+mimic\+\_\+delta@{sig\+\_\+mimic\+\_\+delta}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{sig\+\_\+mimic\+\_\+delta}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sig\+\_\+mimic\+\_\+delta} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf P\+L\+L\+\_\+\+S\+T\+E\+P\+S\+\_\+\+P\+E\+R\+\_\+\+C\+Y\+C\+LE}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf P\+L\+L\+\_\+\+S\+T\+E\+P\+S\+\_\+\+P\+E\+R\+\_\+\+C\+Y\+C\+LE}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_aa19e98e85dd457c341015d48f89a55ec}


Definition at line {\bf 9968} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!sig\+\_\+mmc\+\_\+seq\+\_\+done@{sig\+\_\+mmc\+\_\+seq\+\_\+done}}
\index{sig\+\_\+mmc\+\_\+seq\+\_\+done@{sig\+\_\+mmc\+\_\+seq\+\_\+done}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{sig\+\_\+mmc\+\_\+seq\+\_\+done}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sig\+\_\+mmc\+\_\+seq\+\_\+done} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_ad76fc9530ade6f0bbef02383fa0f76e3}


Definition at line {\bf 9955} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!sig\+\_\+mmc\+\_\+seq\+\_\+done\+\_\+1t@{sig\+\_\+mmc\+\_\+seq\+\_\+done\+\_\+1t}}
\index{sig\+\_\+mmc\+\_\+seq\+\_\+done\+\_\+1t@{sig\+\_\+mmc\+\_\+seq\+\_\+done\+\_\+1t}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{sig\+\_\+mmc\+\_\+seq\+\_\+done\+\_\+1t}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sig\+\_\+mmc\+\_\+seq\+\_\+done\+\_\+1t} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a3dbcb83a2dc212ad6b078adb699cf97a}


Definition at line {\bf 9956} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!sig\+\_\+mmc\+\_\+start@{sig\+\_\+mmc\+\_\+start}}
\index{sig\+\_\+mmc\+\_\+start@{sig\+\_\+mmc\+\_\+start}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{sig\+\_\+mmc\+\_\+start}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sig\+\_\+mmc\+\_\+start} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_abe25d14bf37558279cfff34f23581175}


Definition at line {\bf 9959} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!sig\+\_\+mtp\+\_\+match@{sig\+\_\+mtp\+\_\+match}}
\index{sig\+\_\+mtp\+\_\+match@{sig\+\_\+mtp\+\_\+match}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{sig\+\_\+mtp\+\_\+match}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sig\+\_\+mtp\+\_\+match} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a6a83f19a4e9c7d95047d939854b50938}


Definition at line {\bf 8427} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!sig\+\_\+mtp\+\_\+match\+\_\+en@{sig\+\_\+mtp\+\_\+match\+\_\+en}}
\index{sig\+\_\+mtp\+\_\+match\+\_\+en@{sig\+\_\+mtp\+\_\+match\+\_\+en}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{sig\+\_\+mtp\+\_\+match\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sig\+\_\+mtp\+\_\+match\+\_\+en} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a90b69830ecb4e3536d099fecb3d6876f}


Definition at line {\bf 8951} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!sig\+\_\+num\+\_\+phase\+\_\+shifts@{sig\+\_\+num\+\_\+phase\+\_\+shifts}}
\index{sig\+\_\+num\+\_\+phase\+\_\+shifts@{sig\+\_\+num\+\_\+phase\+\_\+shifts}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{sig\+\_\+num\+\_\+phase\+\_\+shifts}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sig\+\_\+num\+\_\+phase\+\_\+shifts} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+max\+\_\+phase\+\_\+shifts}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a1d654f705ce6ce6333bfd5cc63ad9bc0}


Definition at line {\bf 8935} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!sig\+\_\+phs\+\_\+shft\+\_\+busy@{sig\+\_\+phs\+\_\+shft\+\_\+busy}}
\index{sig\+\_\+phs\+\_\+shft\+\_\+busy@{sig\+\_\+phs\+\_\+shft\+\_\+busy}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{sig\+\_\+phs\+\_\+shft\+\_\+busy}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sig\+\_\+phs\+\_\+shft\+\_\+busy} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a437342741ad60b204fa5b90d15281f61}


Definition at line {\bf 8401} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!sig\+\_\+phs\+\_\+shft\+\_\+busy\+\_\+1t@{sig\+\_\+phs\+\_\+shft\+\_\+busy\+\_\+1t}}
\index{sig\+\_\+phs\+\_\+shft\+\_\+busy\+\_\+1t@{sig\+\_\+phs\+\_\+shft\+\_\+busy\+\_\+1t}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{sig\+\_\+phs\+\_\+shft\+\_\+busy\+\_\+1t}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sig\+\_\+phs\+\_\+shft\+\_\+busy\+\_\+1t} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a23408f9dc8b74336d54a90c9bd5be130}


Definition at line {\bf 8402} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!sig\+\_\+phs\+\_\+shft\+\_\+end@{sig\+\_\+phs\+\_\+shft\+\_\+end}}
\index{sig\+\_\+phs\+\_\+shft\+\_\+end@{sig\+\_\+phs\+\_\+shft\+\_\+end}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{sig\+\_\+phs\+\_\+shft\+\_\+end}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sig\+\_\+phs\+\_\+shft\+\_\+end} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_ae269edcd83760bae31f72e9ce82a44e0}


Definition at line {\bf 8404} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!sig\+\_\+phs\+\_\+shft\+\_\+start@{sig\+\_\+phs\+\_\+shft\+\_\+start}}
\index{sig\+\_\+phs\+\_\+shft\+\_\+start@{sig\+\_\+phs\+\_\+shft\+\_\+start}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{sig\+\_\+phs\+\_\+shft\+\_\+start}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sig\+\_\+phs\+\_\+shft\+\_\+start} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a94d7eb10dea1624e68e43e4797573205}


Definition at line {\bf 8403} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!sig\+\_\+poa\+\_\+ack@{sig\+\_\+poa\+\_\+ack}}
\index{sig\+\_\+poa\+\_\+ack@{sig\+\_\+poa\+\_\+ack}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{sig\+\_\+poa\+\_\+ack}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sig\+\_\+poa\+\_\+ack} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a868c9a13012ca8d320aa0f8714037ff3}


Definition at line {\bf 8434} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!sig\+\_\+poa\+\_\+adjust\+\_\+count@{sig\+\_\+poa\+\_\+adjust\+\_\+count}}
\index{sig\+\_\+poa\+\_\+adjust\+\_\+count@{sig\+\_\+poa\+\_\+adjust\+\_\+count}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{sig\+\_\+poa\+\_\+adjust\+\_\+count}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sig\+\_\+poa\+\_\+adjust\+\_\+count} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{8} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a53cb0cfc6ef368f23a450dba86e934ff}


Definition at line {\bf 9864} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!sig\+\_\+poa\+\_\+match@{sig\+\_\+poa\+\_\+match}}
\index{sig\+\_\+poa\+\_\+match@{sig\+\_\+poa\+\_\+match}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{sig\+\_\+poa\+\_\+match}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sig\+\_\+poa\+\_\+match} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a2ad8887f1afa8c3583ee524c88f76440}


Definition at line {\bf 8431} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!sig\+\_\+poa\+\_\+match\+\_\+en@{sig\+\_\+poa\+\_\+match\+\_\+en}}
\index{sig\+\_\+poa\+\_\+match\+\_\+en@{sig\+\_\+poa\+\_\+match\+\_\+en}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{sig\+\_\+poa\+\_\+match\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sig\+\_\+poa\+\_\+match\+\_\+en} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_ab4e1d729af11821fa6d76f6299e06dd3}


Definition at line {\bf 8430} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!sig\+\_\+poa\+\_\+state@{sig\+\_\+poa\+\_\+state}}
\index{sig\+\_\+poa\+\_\+state@{sig\+\_\+poa\+\_\+state}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{sig\+\_\+poa\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sig\+\_\+poa\+\_\+state} {\bfseries {\bfseries {\bf t\+\_\+poa\+\_\+state}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a61851b7a62468c37140167e55516180b}


Definition at line {\bf 9866} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!sig\+\_\+rdata\+\_\+current\+\_\+pin@{sig\+\_\+rdata\+\_\+current\+\_\+pin}}
\index{sig\+\_\+rdata\+\_\+current\+\_\+pin@{sig\+\_\+rdata\+\_\+current\+\_\+pin}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{sig\+\_\+rdata\+\_\+current\+\_\+pin}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sig\+\_\+rdata\+\_\+current\+\_\+pin} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+cal\+\_\+mtp\+\_\+len}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a280ca8254a9b963f1c61094b97891934}


Definition at line {\bf 9629} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!sig\+\_\+rdata\+\_\+valid\+\_\+1t@{sig\+\_\+rdata\+\_\+valid\+\_\+1t}}
\index{sig\+\_\+rdata\+\_\+valid\+\_\+1t@{sig\+\_\+rdata\+\_\+valid\+\_\+1t}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{sig\+\_\+rdata\+\_\+valid\+\_\+1t}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sig\+\_\+rdata\+\_\+valid\+\_\+1t} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a0e71175f0cc2ccec68db98b2b3e1cfff}


Definition at line {\bf 9633} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!sig\+\_\+rdata\+\_\+valid\+\_\+2t@{sig\+\_\+rdata\+\_\+valid\+\_\+2t}}
\index{sig\+\_\+rdata\+\_\+valid\+\_\+2t@{sig\+\_\+rdata\+\_\+valid\+\_\+2t}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{sig\+\_\+rdata\+\_\+valid\+\_\+2t}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sig\+\_\+rdata\+\_\+valid\+\_\+2t} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a93f890ee2570bcbc4ec80c4bc07eb551}


Definition at line {\bf 9634} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!sig\+\_\+remaining\+\_\+samples@{sig\+\_\+remaining\+\_\+samples}}
\index{sig\+\_\+remaining\+\_\+samples@{sig\+\_\+remaining\+\_\+samples}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{sig\+\_\+remaining\+\_\+samples}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sig\+\_\+remaining\+\_\+samples} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{8} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a9f2af7cc93e28e8b0be94cfa7c3e0f89}


Definition at line {\bf 9971} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!sig\+\_\+req\+\_\+rsc\+\_\+shift@{sig\+\_\+req\+\_\+rsc\+\_\+shift}}
\index{sig\+\_\+req\+\_\+rsc\+\_\+shift@{sig\+\_\+req\+\_\+rsc\+\_\+shift}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{sig\+\_\+req\+\_\+rsc\+\_\+shift}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sig\+\_\+req\+\_\+rsc\+\_\+shift} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+max\+\_\+rsc\+\_\+drift\+\_\+in\+\_\+phases}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+max\+\_\+rsc\+\_\+drift\+\_\+in\+\_\+phases}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a79213686d88e192c5cb469fbe35c5dc7}


Definition at line {\bf 9965} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!sig\+\_\+rewind\+\_\+direction@{sig\+\_\+rewind\+\_\+direction}}
\index{sig\+\_\+rewind\+\_\+direction@{sig\+\_\+rewind\+\_\+direction}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{sig\+\_\+rewind\+\_\+direction}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sig\+\_\+rewind\+\_\+direction} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a26083890e6c97dcbfd4fe13f8bf6a087}


Definition at line {\bf 8937} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!sig\+\_\+rsc\+\_\+ac\+\_\+access\+\_\+req@{sig\+\_\+rsc\+\_\+ac\+\_\+access\+\_\+req}}
\index{sig\+\_\+rsc\+\_\+ac\+\_\+access\+\_\+req@{sig\+\_\+rsc\+\_\+ac\+\_\+access\+\_\+req}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{sig\+\_\+rsc\+\_\+ac\+\_\+access\+\_\+req}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sig\+\_\+rsc\+\_\+ac\+\_\+access\+\_\+req} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a485a82b9cf99b2012ad9807172476a47}


Definition at line {\bf 8381} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!sig\+\_\+rsc\+\_\+ack@{sig\+\_\+rsc\+\_\+ack}}
\index{sig\+\_\+rsc\+\_\+ack@{sig\+\_\+rsc\+\_\+ack}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{sig\+\_\+rsc\+\_\+ack}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sig\+\_\+rsc\+\_\+ack} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_aa3d886931d73f2d21aaf60382162439f}


Definition at line {\bf 8370} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!sig\+\_\+rsc\+\_\+cdvw\+\_\+calc@{sig\+\_\+rsc\+\_\+cdvw\+\_\+calc}}
\index{sig\+\_\+rsc\+\_\+cdvw\+\_\+calc@{sig\+\_\+rsc\+\_\+cdvw\+\_\+calc}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{sig\+\_\+rsc\+\_\+cdvw\+\_\+calc}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sig\+\_\+rsc\+\_\+cdvw\+\_\+calc} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a1945c0cd476fed4336d287f70b72e679}


Definition at line {\bf 8376} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!sig\+\_\+rsc\+\_\+cdvw\+\_\+phase@{sig\+\_\+rsc\+\_\+cdvw\+\_\+phase}}
\index{sig\+\_\+rsc\+\_\+cdvw\+\_\+phase@{sig\+\_\+rsc\+\_\+cdvw\+\_\+phase}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{sig\+\_\+rsc\+\_\+cdvw\+\_\+phase}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sig\+\_\+rsc\+\_\+cdvw\+\_\+phase} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a95d96c97c20287a2370b1059f36674a0}


Definition at line {\bf 8374} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!sig\+\_\+rsc\+\_\+cdvw\+\_\+shift\+\_\+in@{sig\+\_\+rsc\+\_\+cdvw\+\_\+shift\+\_\+in}}
\index{sig\+\_\+rsc\+\_\+cdvw\+\_\+shift\+\_\+in@{sig\+\_\+rsc\+\_\+cdvw\+\_\+shift\+\_\+in}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{sig\+\_\+rsc\+\_\+cdvw\+\_\+shift\+\_\+in}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sig\+\_\+rsc\+\_\+cdvw\+\_\+shift\+\_\+in} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a7df3db44d88c5c2a7bb1e73cfc881c69}


Definition at line {\bf 8375} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!sig\+\_\+rsc\+\_\+curr\+\_\+phase@{sig\+\_\+rsc\+\_\+curr\+\_\+phase}}
\index{sig\+\_\+rsc\+\_\+curr\+\_\+phase@{sig\+\_\+rsc\+\_\+curr\+\_\+phase}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{sig\+\_\+rsc\+\_\+curr\+\_\+phase}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sig\+\_\+rsc\+\_\+curr\+\_\+phase} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+max\+\_\+phase\+\_\+shifts}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_adf344fcbe1cda31f58773aff944c9adc}


Definition at line {\bf 8949} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!sig\+\_\+rsc\+\_\+drift@{sig\+\_\+rsc\+\_\+drift}}
\index{sig\+\_\+rsc\+\_\+drift@{sig\+\_\+rsc\+\_\+drift}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{sig\+\_\+rsc\+\_\+drift}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sig\+\_\+rsc\+\_\+drift} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+max\+\_\+rsc\+\_\+drift\+\_\+in\+\_\+phases}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+max\+\_\+rsc\+\_\+drift\+\_\+in\+\_\+phases}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_accddcd0361e6f156e3d1210422053862}


Definition at line {\bf 9964} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!sig\+\_\+rsc\+\_\+err@{sig\+\_\+rsc\+\_\+err}}
\index{sig\+\_\+rsc\+\_\+err@{sig\+\_\+rsc\+\_\+err}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{sig\+\_\+rsc\+\_\+err}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sig\+\_\+rsc\+\_\+err} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a99b6f7750f6cd4731fde8a6dfcc32553}


Definition at line {\bf 8371} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!sig\+\_\+rsc\+\_\+last\+\_\+state@{sig\+\_\+rsc\+\_\+last\+\_\+state}}
\index{sig\+\_\+rsc\+\_\+last\+\_\+state@{sig\+\_\+rsc\+\_\+last\+\_\+state}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{sig\+\_\+rsc\+\_\+last\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sig\+\_\+rsc\+\_\+last\+\_\+state} {\bfseries {\bfseries {\bf t\+\_\+resync\+\_\+state}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a613383de60d835a2b1033967a860676b}


Definition at line {\bf 8933} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!sig\+\_\+rsc\+\_\+pll\+\_\+inc\+\_\+dec\+\_\+n@{sig\+\_\+rsc\+\_\+pll\+\_\+inc\+\_\+dec\+\_\+n}}
\index{sig\+\_\+rsc\+\_\+pll\+\_\+inc\+\_\+dec\+\_\+n@{sig\+\_\+rsc\+\_\+pll\+\_\+inc\+\_\+dec\+\_\+n}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{sig\+\_\+rsc\+\_\+pll\+\_\+inc\+\_\+dec\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sig\+\_\+rsc\+\_\+pll\+\_\+inc\+\_\+dec\+\_\+n} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_affca16951a7ee2b86b16332f6360a484}


Definition at line {\bf 8379} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!sig\+\_\+rsc\+\_\+pll\+\_\+start\+\_\+reconfig@{sig\+\_\+rsc\+\_\+pll\+\_\+start\+\_\+reconfig}}
\index{sig\+\_\+rsc\+\_\+pll\+\_\+start\+\_\+reconfig@{sig\+\_\+rsc\+\_\+pll\+\_\+start\+\_\+reconfig}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{sig\+\_\+rsc\+\_\+pll\+\_\+start\+\_\+reconfig}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sig\+\_\+rsc\+\_\+pll\+\_\+start\+\_\+reconfig} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a0ae3465b23298cb6a8a2159d95e9bdcc}


Definition at line {\bf 8378} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!sig\+\_\+rsc\+\_\+push\+\_\+footer@{sig\+\_\+rsc\+\_\+push\+\_\+footer}}
\index{sig\+\_\+rsc\+\_\+push\+\_\+footer@{sig\+\_\+rsc\+\_\+push\+\_\+footer}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{sig\+\_\+rsc\+\_\+push\+\_\+footer}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sig\+\_\+rsc\+\_\+push\+\_\+footer} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_af90a7099780d8d94512ad5454d591830}


Definition at line {\bf 8947} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!sig\+\_\+rsc\+\_\+push\+\_\+rrp\+\_\+pass@{sig\+\_\+rsc\+\_\+push\+\_\+rrp\+\_\+pass}}
\index{sig\+\_\+rsc\+\_\+push\+\_\+rrp\+\_\+pass@{sig\+\_\+rsc\+\_\+push\+\_\+rrp\+\_\+pass}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{sig\+\_\+rsc\+\_\+push\+\_\+rrp\+\_\+pass}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sig\+\_\+rsc\+\_\+push\+\_\+rrp\+\_\+pass} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a2dd1fd90a27249d080fd3543b5b53284}


Definition at line {\bf 8945} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!sig\+\_\+rsc\+\_\+push\+\_\+rrp\+\_\+seek@{sig\+\_\+rsc\+\_\+push\+\_\+rrp\+\_\+seek}}
\index{sig\+\_\+rsc\+\_\+push\+\_\+rrp\+\_\+seek@{sig\+\_\+rsc\+\_\+push\+\_\+rrp\+\_\+seek}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{sig\+\_\+rsc\+\_\+push\+\_\+rrp\+\_\+seek}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sig\+\_\+rsc\+\_\+push\+\_\+rrp\+\_\+seek} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_aef7143168e67ad7a10a93bb167c126c7}


Definition at line {\bf 8946} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!sig\+\_\+rsc\+\_\+push\+\_\+rrp\+\_\+sweep@{sig\+\_\+rsc\+\_\+push\+\_\+rrp\+\_\+sweep}}
\index{sig\+\_\+rsc\+\_\+push\+\_\+rrp\+\_\+sweep@{sig\+\_\+rsc\+\_\+push\+\_\+rrp\+\_\+sweep}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{sig\+\_\+rsc\+\_\+push\+\_\+rrp\+\_\+sweep}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sig\+\_\+rsc\+\_\+push\+\_\+rrp\+\_\+sweep} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a24e3bfbc0a720d84779ac30af753fb6f}


Definition at line {\bf 8944} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!sig\+\_\+rsc\+\_\+req@{sig\+\_\+rsc\+\_\+req}}
\index{sig\+\_\+rsc\+\_\+req@{sig\+\_\+rsc\+\_\+req}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{sig\+\_\+rsc\+\_\+req}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sig\+\_\+rsc\+\_\+req} {\bfseries {\bfseries {\bf t\+\_\+resync\+\_\+state}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a034e16b9278c8407602307536b21341c}


Definition at line {\bf 8336} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!sig\+\_\+rsc\+\_\+result@{sig\+\_\+rsc\+\_\+result}}
\index{sig\+\_\+rsc\+\_\+result@{sig\+\_\+rsc\+\_\+result}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{sig\+\_\+rsc\+\_\+result}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sig\+\_\+rsc\+\_\+result} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+command\+\_\+result\+\_\+len}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a46ee04bc92ccc5be15d16e9f30ebbf9b}


Definition at line {\bf 8372} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!sig\+\_\+rsc\+\_\+state@{sig\+\_\+rsc\+\_\+state}}
\index{sig\+\_\+rsc\+\_\+state@{sig\+\_\+rsc\+\_\+state}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{sig\+\_\+rsc\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sig\+\_\+rsc\+\_\+state} {\bfseries {\bfseries {\bf t\+\_\+resync\+\_\+state}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a6c9bc6bb2df02417cc5695834982cce0}


Definition at line {\bf 8932} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!sig\+\_\+setup@{sig\+\_\+setup}}
\index{sig\+\_\+setup@{sig\+\_\+setup}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{sig\+\_\+setup}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sig\+\_\+setup} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+max\+\_\+read\+\_\+lat}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a66e413cec455b57dcdea031cd2b1aba3}


Definition at line {\bf 10482} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!sig\+\_\+test\+\_\+dq\+\_\+expired@{sig\+\_\+test\+\_\+dq\+\_\+expired}}
\index{sig\+\_\+test\+\_\+dq\+\_\+expired@{sig\+\_\+test\+\_\+dq\+\_\+expired}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{sig\+\_\+test\+\_\+dq\+\_\+expired}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sig\+\_\+test\+\_\+dq\+\_\+expired} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_ad88ea17e4921706c6fe01abe8c3bdca5}


Definition at line {\bf 8939} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!sig\+\_\+trk\+\_\+ack@{sig\+\_\+trk\+\_\+ack}}
\index{sig\+\_\+trk\+\_\+ack@{sig\+\_\+trk\+\_\+ack}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{sig\+\_\+trk\+\_\+ack}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sig\+\_\+trk\+\_\+ack} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a878783d90953eaa33ebe555090d19b8f}


Definition at line {\bf 8384} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!sig\+\_\+trk\+\_\+cdvw\+\_\+calc@{sig\+\_\+trk\+\_\+cdvw\+\_\+calc}}
\index{sig\+\_\+trk\+\_\+cdvw\+\_\+calc@{sig\+\_\+trk\+\_\+cdvw\+\_\+calc}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{sig\+\_\+trk\+\_\+cdvw\+\_\+calc}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sig\+\_\+trk\+\_\+cdvw\+\_\+calc} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a1a726ca629266a305f3b3913d3e7db95}


Definition at line {\bf 8390} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!sig\+\_\+trk\+\_\+cdvw\+\_\+phase@{sig\+\_\+trk\+\_\+cdvw\+\_\+phase}}
\index{sig\+\_\+trk\+\_\+cdvw\+\_\+phase@{sig\+\_\+trk\+\_\+cdvw\+\_\+phase}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{sig\+\_\+trk\+\_\+cdvw\+\_\+phase}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sig\+\_\+trk\+\_\+cdvw\+\_\+phase} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a8f93b2733a323740cf1624e9cc7a6f8f}


Definition at line {\bf 8388} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!sig\+\_\+trk\+\_\+cdvw\+\_\+shift\+\_\+in@{sig\+\_\+trk\+\_\+cdvw\+\_\+shift\+\_\+in}}
\index{sig\+\_\+trk\+\_\+cdvw\+\_\+shift\+\_\+in@{sig\+\_\+trk\+\_\+cdvw\+\_\+shift\+\_\+in}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{sig\+\_\+trk\+\_\+cdvw\+\_\+shift\+\_\+in}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sig\+\_\+trk\+\_\+cdvw\+\_\+shift\+\_\+in} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_ae3944c5e451c008d3c9827a874c65f7d}


Definition at line {\bf 8389} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!sig\+\_\+trk\+\_\+err@{sig\+\_\+trk\+\_\+err}}
\index{sig\+\_\+trk\+\_\+err@{sig\+\_\+trk\+\_\+err}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{sig\+\_\+trk\+\_\+err}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sig\+\_\+trk\+\_\+err} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_ae315bfd33c584bd7dfe2073b7e773050}


Definition at line {\bf 8385} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!sig\+\_\+trk\+\_\+last\+\_\+state@{sig\+\_\+trk\+\_\+last\+\_\+state}}
\index{sig\+\_\+trk\+\_\+last\+\_\+state@{sig\+\_\+trk\+\_\+last\+\_\+state}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{sig\+\_\+trk\+\_\+last\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sig\+\_\+trk\+\_\+last\+\_\+state} {\bfseries {\bfseries {\bf t\+\_\+tracking\+\_\+state}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a5e10a8f6e7afeec4c48a867e3ed065c0}


Definition at line {\bf 9962} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!sig\+\_\+trk\+\_\+pll\+\_\+inc\+\_\+dec\+\_\+n@{sig\+\_\+trk\+\_\+pll\+\_\+inc\+\_\+dec\+\_\+n}}
\index{sig\+\_\+trk\+\_\+pll\+\_\+inc\+\_\+dec\+\_\+n@{sig\+\_\+trk\+\_\+pll\+\_\+inc\+\_\+dec\+\_\+n}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{sig\+\_\+trk\+\_\+pll\+\_\+inc\+\_\+dec\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sig\+\_\+trk\+\_\+pll\+\_\+inc\+\_\+dec\+\_\+n} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a8f8913842cc9ca855de926cc3f8e92b2}


Definition at line {\bf 8394} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!sig\+\_\+trk\+\_\+pll\+\_\+select@{sig\+\_\+trk\+\_\+pll\+\_\+select}}
\index{sig\+\_\+trk\+\_\+pll\+\_\+select@{sig\+\_\+trk\+\_\+pll\+\_\+select}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{sig\+\_\+trk\+\_\+pll\+\_\+select}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sig\+\_\+trk\+\_\+pll\+\_\+select} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf C\+L\+O\+C\+K\+\_\+\+I\+N\+D\+E\+X\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a55b3662d9449e9ffa61d92a46b9e49bd}


Definition at line {\bf 8393} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!sig\+\_\+trk\+\_\+pll\+\_\+start\+\_\+reconfig@{sig\+\_\+trk\+\_\+pll\+\_\+start\+\_\+reconfig}}
\index{sig\+\_\+trk\+\_\+pll\+\_\+start\+\_\+reconfig@{sig\+\_\+trk\+\_\+pll\+\_\+start\+\_\+reconfig}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{sig\+\_\+trk\+\_\+pll\+\_\+start\+\_\+reconfig}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sig\+\_\+trk\+\_\+pll\+\_\+start\+\_\+reconfig} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a3870cdc4276ecfc4a13d3b5549885763}


Definition at line {\bf 8392} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!sig\+\_\+trk\+\_\+result@{sig\+\_\+trk\+\_\+result}}
\index{sig\+\_\+trk\+\_\+result@{sig\+\_\+trk\+\_\+result}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{sig\+\_\+trk\+\_\+result}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sig\+\_\+trk\+\_\+result} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+command\+\_\+result\+\_\+len}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_acdaa1906b06ea7b7ab19588df74a902b}


Definition at line {\bf 8386} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!sig\+\_\+trk\+\_\+rsc\+\_\+drift@{sig\+\_\+trk\+\_\+rsc\+\_\+drift}}
\index{sig\+\_\+trk\+\_\+rsc\+\_\+drift@{sig\+\_\+trk\+\_\+rsc\+\_\+drift}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{sig\+\_\+trk\+\_\+rsc\+\_\+drift}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sig\+\_\+trk\+\_\+rsc\+\_\+drift} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+max\+\_\+rsc\+\_\+drift\+\_\+in\+\_\+phases}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+max\+\_\+rsc\+\_\+drift\+\_\+in\+\_\+phases}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a5bce911f04a374f79a800e598ab57b1b}


Definition at line {\bf 8396} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!sig\+\_\+trk\+\_\+state@{sig\+\_\+trk\+\_\+state}}
\index{sig\+\_\+trk\+\_\+state@{sig\+\_\+trk\+\_\+state}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{sig\+\_\+trk\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sig\+\_\+trk\+\_\+state} {\bfseries {\bfseries {\bf t\+\_\+tracking\+\_\+state}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_afcc3e354ad012f2c995ea41e8a837a01}


Definition at line {\bf 9961} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!sig\+\_\+wd\+\_\+lat@{sig\+\_\+wd\+\_\+lat}}
\index{sig\+\_\+wd\+\_\+lat@{sig\+\_\+wd\+\_\+lat}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{sig\+\_\+wd\+\_\+lat}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sig\+\_\+wd\+\_\+lat} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf A\+D\+V\+\_\+\+L\+A\+T\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a61751016e104c79a6447a0a0f55219bd}


Definition at line {\bf 8504} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!single\+\_\+bit\+\_\+cal@{single\+\_\+bit\+\_\+cal}}
\index{single\+\_\+bit\+\_\+cal@{single\+\_\+bit\+\_\+cal}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{single\+\_\+bit\+\_\+cal}]{\setlength{\rightskip}{0pt plus 5cm}{\bf single\+\_\+bit\+\_\+cal} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a5cb011fc5653ac7d85b7ef509cb1adb4}


Definition at line {\bf 8412} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!status@{status}}
\index{status@{status}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{status}]{\setlength{\rightskip}{0pt plus 5cm}{\bf status} {\bfseries {\bfseries {\bf t\+\_\+win\+\_\+processing\+\_\+status}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a8bab81ac94ed713414841e61895fe2ee}


Definition at line {\bf 8013} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!t\+\_\+ac\+\_\+state@{t\+\_\+ac\+\_\+state}}
\index{t\+\_\+ac\+\_\+state@{t\+\_\+ac\+\_\+state}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{t\+\_\+ac\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm}{\bf t\+\_\+ac\+\_\+state} {\bfseries \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+ac\+\_\+idle}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+ac\+\_\+relax}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+ac\+\_\+read\+\_\+mtp}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+ac\+\_\+read\+\_\+rdv}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+ac\+\_\+read\+\_\+poa\+\_\+mtp}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+ac\+\_\+read\+\_\+wd\+\_\+lat}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Type]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a3a6f3bd419cef21c29cb3c3e5b2fa0b4}


Definition at line {\bf 7948} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!t\+\_\+btp\+\_\+addr@{t\+\_\+btp\+\_\+addr}}
\index{t\+\_\+btp\+\_\+addr@{t\+\_\+btp\+\_\+addr}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{t\+\_\+btp\+\_\+addr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf t\+\_\+btp\+\_\+addr} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf M\+E\+M\+\_\+\+I\+F\+\_\+\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Subtype]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a4edb1c1b620265a3d5c85b0f35325b68}


Definition at line {\bf 10399} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!t\+\_\+btp\+\_\+addr\+\_\+array@{t\+\_\+btp\+\_\+addr\+\_\+array}}
\index{t\+\_\+btp\+\_\+addr\+\_\+array@{t\+\_\+btp\+\_\+addr\+\_\+array}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{t\+\_\+btp\+\_\+addr\+\_\+array}]{\setlength{\rightskip}{0pt plus 5cm}{\bf t\+\_\+btp\+\_\+addr\+\_\+array} {\bfseries \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+bursts\+\_\+per\+\_\+btp}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf t\+\_\+btp\+\_\+addr}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Type]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a503204909e89373d9177af7cbed0dc45}


Definition at line {\bf 10400} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!t\+\_\+dgrb\+\_\+state@{t\+\_\+dgrb\+\_\+state}}
\index{t\+\_\+dgrb\+\_\+state@{t\+\_\+dgrb\+\_\+state}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{t\+\_\+dgrb\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm}{\bf t\+\_\+dgrb\+\_\+state} {\bfseries \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+idle}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+wait\+\_\+admin}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+release\+\_\+admin}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+reset\+\_\+cdvw}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+test\+\_\+phases}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+read\+\_\+mtp}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+seek\+\_\+cdvw}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+rdata\+\_\+valid\+\_\+align}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+adv\+\_\+rd\+\_\+lat\+\_\+setup}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+adv\+\_\+rd\+\_\+lat}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+adv\+\_\+wd\+\_\+lat}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+poa\+\_\+cal}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+track}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Type]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a9fee3acbba46d7c0c38f25c25461528c}


Definition at line {\bf 7919} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!t\+\_\+poa\+\_\+state@{t\+\_\+poa\+\_\+state}}
\index{t\+\_\+poa\+\_\+state@{t\+\_\+poa\+\_\+state}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{t\+\_\+poa\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm}{\bf t\+\_\+poa\+\_\+state} {\bfseries \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+poa\+\_\+rewind\+\_\+to\+\_\+pass}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+poa\+\_\+done}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Type]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a7de22810dd1298dda2a850355e5aa90f}


Definition at line {\bf 9855} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!t\+\_\+resync\+\_\+state@{t\+\_\+resync\+\_\+state}}
\index{t\+\_\+resync\+\_\+state@{t\+\_\+resync\+\_\+state}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{t\+\_\+resync\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm}{\bf t\+\_\+resync\+\_\+state} {\bfseries \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+rsc\+\_\+idle}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+rsc\+\_\+next\+\_\+phase}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+rsc\+\_\+test\+\_\+phase}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+rsc\+\_\+wait\+\_\+for\+\_\+idle\+\_\+dimm}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+rsc\+\_\+flush\+\_\+datapath}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+rsc\+\_\+test\+\_\+dq}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+rsc\+\_\+reset\+\_\+cdvw}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+rsc\+\_\+rewind\+\_\+phase}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+rsc\+\_\+cdvw\+\_\+calc}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+rsc\+\_\+cdvw\+\_\+wait}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+rsc\+\_\+seek\+\_\+cdvw}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+rsc\+\_\+wait\+\_\+iram}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Type]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a2a2d53c9b118c0937b2c7de9c91ac839}


Definition at line {\bf 7964} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!t\+\_\+tracking\+\_\+state@{t\+\_\+tracking\+\_\+state}}
\index{t\+\_\+tracking\+\_\+state@{t\+\_\+tracking\+\_\+state}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{t\+\_\+tracking\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm}{\bf t\+\_\+tracking\+\_\+state} {\bfseries \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+trk\+\_\+init}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+trk\+\_\+idle}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+trk\+\_\+mimic\+\_\+sample}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+trk\+\_\+next\+\_\+phase}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+trk\+\_\+cdvw\+\_\+calc}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+trk\+\_\+cdvw\+\_\+wait}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+trk\+\_\+cdvw\+\_\+drift}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+trk\+\_\+adjust\+\_\+resync}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+trk\+\_\+complete}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Type]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_ad24190a8a1522b94603f99723e33802c}


Definition at line {\bf 9935} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!t\+\_\+win\+\_\+processing\+\_\+status@{t\+\_\+win\+\_\+processing\+\_\+status}}
\index{t\+\_\+win\+\_\+processing\+\_\+status@{t\+\_\+win\+\_\+processing\+\_\+status}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{t\+\_\+win\+\_\+processing\+\_\+status}]{\setlength{\rightskip}{0pt plus 5cm}{\bf t\+\_\+win\+\_\+processing\+\_\+status} {\bfseries \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{calculating}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{valid\+\_\+result}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{no\+\_\+invalid\+\_\+phases}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{multiple\+\_\+equal\+\_\+windows}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{no\+\_\+valid\+\_\+phases}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Type]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a7b39e95d9af0c848d46cbae4ee492e34}


Definition at line {\bf 7989} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!t\+\_\+window\+\_\+processing@{t\+\_\+window\+\_\+processing}}
\index{t\+\_\+window\+\_\+processing@{t\+\_\+window\+\_\+processing}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{t\+\_\+window\+\_\+processing}]{\setlength{\rightskip}{0pt plus 5cm}{\bf t\+\_\+window\+\_\+processing} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_abf0dd8c60d88bc5985cbe341982ec550}


Definition at line {\bf 7996} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!valid\+\_\+phase\+\_\+seen@{valid\+\_\+phase\+\_\+seen}}
\index{valid\+\_\+phase\+\_\+seen@{valid\+\_\+phase\+\_\+seen}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{valid\+\_\+phase\+\_\+seen}]{\setlength{\rightskip}{0pt plus 5cm}{\bf valid\+\_\+phase\+\_\+seen} {\bfseries \textcolor{comment}{boolean}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_ab9a09b3813f5d99ec4ad10b967ac0bf0}


Definition at line {\bf 8008} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!window\+\_\+centre\+\_\+update@{window\+\_\+centre\+\_\+update}}
\index{window\+\_\+centre\+\_\+update@{window\+\_\+centre\+\_\+update}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{window\+\_\+centre\+\_\+update}]{\setlength{\rightskip}{0pt plus 5cm}{\bf window\+\_\+centre\+\_\+update} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_aabcd4b4a6fe71cf9f1c4a62934eb4962}


Definition at line {\bf 8006} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!windows\+\_\+seen@{windows\+\_\+seen}}
\index{windows\+\_\+seen@{windows\+\_\+seen}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{windows\+\_\+seen}]{\setlength{\rightskip}{0pt plus 5cm}{\bf windows\+\_\+seen} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+max\+\_\+phase\+\_\+shifts}} \textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a8428752935249ee02fb2734765311931}


Definition at line {\bf 8014} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}!working\+\_\+window@{working\+\_\+window}}
\index{working\+\_\+window@{working\+\_\+window}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+dgrb\+::struct}}
\paragraph[{working\+\_\+window}]{\setlength{\rightskip}{0pt plus 5cm}{\bf working\+\_\+window} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+max\+\_\+phase\+\_\+shifts}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__dgrb_1_1struct_a7345141913475d79ace2fad65a025331}


Definition at line {\bf 7997} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/ip/ddr2/{\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}\end{DoxyCompactItemize}
