{"gems":{"name":"rggen","downloads":94466,"version":"0.33.3","version_created_at":"2024-07-20T15:53:21.650Z","version_downloads":5,"platform":"ruby","authors":"Taichi Ishitani","info":"RgGen is a code generation tool for ASIC/IP/FPGA/RTL engineers.\nIt will automatically generate source code related to control and status registers (CSR),\ne.g. SytemVerilog RTL, UVM RAL model, C header file, Wiki documents, from human readable register map specifications.\n","licenses":["MIT"],"metadata":{"wiki_uri":"https://github.com/rggen/rggen/wiki","bug_tracker_uri":"https://github.com/rggen/rggen/issues","source_code_uri":"https://github.com/rggen/rggen","mailing_list_uri":"https://groups.google.com/d/forum/rggen","rubygems_mfa_required":"true"},"yanked":false,"sha":"325ac22f3538973bc3747933692ed3d0fd4e62eff28de7ba5a26a20df7afdde8","spec_sha":"3a340b175dc2e16906f01c782b27413f69b8369012098694783959e5f4f5068d","project_uri":"https://rubygems.org/gems/rggen","gem_uri":"https://rubygems.org/gems/rggen-0.33.3.gem","homepage_uri":"https://github.com/rggen/rggen","wiki_uri":"https://github.com/rggen/rggen/wiki","documentation_uri":null,"mailing_list_uri":"https://groups.google.com/d/forum/rggen","source_code_uri":"https://github.com/rggen/rggen","bug_tracker_uri":"https://github.com/rggen/rggen/issues","changelog_uri":null,"funding_uri":null,"dependencies":{"development":[],"runtime":[{"name":"rggen-c-header","requirements":"~> 0.5.0"},{"name":"rggen-core","requirements":"~> 0.33.1"},{"name":"rggen-default-register-map","requirements":"~> 0.33.1"},{"name":"rggen-markdown","requirements":"~> 0.26.0"},{"name":"rggen-spreadsheet-loader","requirements":"~> 0.25.3"},{"name":"rggen-systemverilog","requirements":"~> 0.33.0"}]}},"vcs_name":"GitHub","ci":1,"github_actions":1,"vcs_uri":"https://github.com/rggen/rggen"}