Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Jan 21 21:27:44 2025
| Host         : HPCR7Z3080Ti running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    14          
TIMING-18  Warning           Missing input or output delay  12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (14)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (28)
5. checking no_input_delay (1)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (14)
-------------------------
 There are 14 register/latch pins with no clock driven by root clock pin: clk_div/slow_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (28)
-------------------------------------------------
 There are 28 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.760        0.000                      0                   52        0.236        0.000                      0                   52        4.500        0.000                       0                    53  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.760        0.000                      0                   52        0.236        0.000                      0                   52        4.500        0.000                       0                    53  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.760ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.236ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.760ns  (required time - arrival time)
  Source:                 clk_div/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.222ns  (logic 2.355ns (55.775%)  route 1.867ns (44.225%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.617     5.138    clk_div/CLK
    SLICE_X58Y25         FDCE                                         r  clk_div/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDCE (Prop_fdce_C_Q)         0.456     5.594 r  clk_div/counter_reg[2]/Q
                         net (fo=2, routed)           0.732     6.326    clk_div/counter[2]
    SLICE_X59Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.000 r  clk_div/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.000    clk_div/counter0_carry_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.114 r  clk_div/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.114    clk_div/counter0_carry__0_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.228 r  clk_div/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.228    clk_div/counter0_carry__1_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.342 r  clk_div/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.342    clk_div/counter0_carry__2_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.456 r  clk_div/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.456    clk_div/counter0_carry__3_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.570 r  clk_div/counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.570    clk_div/counter0_carry__4_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.684 r  clk_div/counter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.684    clk_div/counter0_carry__5_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.923 r  clk_div/counter0_carry__6/O[2]
                         net (fo=1, routed)           1.135     9.059    clk_div/data0[31]
    SLICE_X58Y32         LUT5 (Prop_lut5_I4_O)        0.302     9.361 r  clk_div/counter[31]_i_1/O
                         net (fo=1, routed)           0.000     9.361    clk_div/counter_0[31]
    SLICE_X58Y32         FDCE                                         r  clk_div/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.510    14.851    clk_div/CLK
    SLICE_X58Y32         FDCE                                         r  clk_div/counter_reg[31]/C
                         clock pessimism              0.274    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X58Y32         FDCE (Setup_fdce_C_D)        0.031    15.121    clk_div/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         15.121    
                         arrival time                          -9.361    
  -------------------------------------------------------------------
                         slack                                  5.760    

Slack (MET) :             5.883ns  (required time - arrival time)
  Source:                 clk_div/counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.079ns  (logic 0.828ns (20.298%)  route 3.251ns (79.702%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.628     5.149    clk_div/CLK
    SLICE_X58Y32         FDCE                                         r  clk_div/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y32         FDCE (Prop_fdce_C_Q)         0.456     5.605 r  clk_div/counter_reg[29]/Q
                         net (fo=2, routed)           0.812     6.417    clk_div/counter[29]
    SLICE_X58Y32         LUT4 (Prop_lut4_I0_O)        0.124     6.541 r  clk_div/counter[31]_i_8/O
                         net (fo=1, routed)           0.416     6.957    clk_div/counter[31]_i_8_n_0
    SLICE_X58Y31         LUT5 (Prop_lut5_I4_O)        0.124     7.081 r  clk_div/counter[31]_i_4/O
                         net (fo=32, routed)          2.024     9.105    clk_div/counter[31]_i_4_n_0
    SLICE_X58Y25         LUT5 (Prop_lut5_I2_O)        0.124     9.229 r  clk_div/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     9.229    clk_div/counter_0[2]
    SLICE_X58Y25         FDCE                                         r  clk_div/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.501    14.842    clk_div/CLK
    SLICE_X58Y25         FDCE                                         r  clk_div/counter_reg[2]/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X58Y25         FDCE (Setup_fdce_C_D)        0.031    15.112    clk_div/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                          -9.229    
  -------------------------------------------------------------------
                         slack                                  5.883    

Slack (MET) :             5.884ns  (required time - arrival time)
  Source:                 clk_div/counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.077ns  (logic 0.828ns (20.311%)  route 3.249ns (79.689%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.628     5.149    clk_div/CLK
    SLICE_X58Y32         FDCE                                         r  clk_div/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y32         FDCE (Prop_fdce_C_Q)         0.456     5.605 r  clk_div/counter_reg[29]/Q
                         net (fo=2, routed)           0.812     6.417    clk_div/counter[29]
    SLICE_X58Y32         LUT4 (Prop_lut4_I0_O)        0.124     6.541 r  clk_div/counter[31]_i_8/O
                         net (fo=1, routed)           0.416     6.957    clk_div/counter[31]_i_8_n_0
    SLICE_X58Y31         LUT5 (Prop_lut5_I4_O)        0.124     7.081 r  clk_div/counter[31]_i_4/O
                         net (fo=32, routed)          2.021     9.102    clk_div/counter[31]_i_4_n_0
    SLICE_X58Y25         LUT5 (Prop_lut5_I2_O)        0.124     9.226 r  clk_div/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     9.226    clk_div/counter_0[1]
    SLICE_X58Y25         FDCE                                         r  clk_div/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.501    14.842    clk_div/CLK
    SLICE_X58Y25         FDCE                                         r  clk_div/counter_reg[1]/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X58Y25         FDCE (Setup_fdce_C_D)        0.029    15.110    clk_div/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                          -9.226    
  -------------------------------------------------------------------
                         slack                                  5.884    

Slack (MET) :             5.933ns  (required time - arrival time)
  Source:                 clk_div/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.047ns  (logic 2.319ns (57.295%)  route 1.728ns (42.705%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.617     5.138    clk_div/CLK
    SLICE_X58Y25         FDCE                                         r  clk_div/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDCE (Prop_fdce_C_Q)         0.456     5.594 r  clk_div/counter_reg[2]/Q
                         net (fo=2, routed)           0.732     6.326    clk_div/counter[2]
    SLICE_X59Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.000 r  clk_div/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.000    clk_div/counter0_carry_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.114 r  clk_div/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.114    clk_div/counter0_carry__0_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.228 r  clk_div/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.228    clk_div/counter0_carry__1_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.342 r  clk_div/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.342    clk_div/counter0_carry__2_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.456 r  clk_div/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.456    clk_div/counter0_carry__3_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.570 r  clk_div/counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.570    clk_div/counter0_carry__4_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.883 r  clk_div/counter0_carry__5/O[3]
                         net (fo=1, routed)           0.996     8.880    clk_div/data0[28]
    SLICE_X58Y31         LUT5 (Prop_lut5_I4_O)        0.306     9.186 r  clk_div/counter[28]_i_1/O
                         net (fo=1, routed)           0.000     9.186    clk_div/counter_0[28]
    SLICE_X58Y31         FDCE                                         r  clk_div/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.508    14.849    clk_div/CLK
    SLICE_X58Y31         FDCE                                         r  clk_div/counter_reg[28]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X58Y31         FDCE (Setup_fdce_C_D)        0.031    15.119    clk_div/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                          -9.186    
  -------------------------------------------------------------------
                         slack                                  5.933    

Slack (MET) :             5.938ns  (required time - arrival time)
  Source:                 clk_div/counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.071ns  (logic 0.828ns (20.340%)  route 3.243ns (79.660%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.628     5.149    clk_div/CLK
    SLICE_X58Y32         FDCE                                         r  clk_div/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y32         FDCE (Prop_fdce_C_Q)         0.456     5.605 r  clk_div/counter_reg[29]/Q
                         net (fo=2, routed)           0.812     6.417    clk_div/counter[29]
    SLICE_X58Y32         LUT4 (Prop_lut4_I0_O)        0.124     6.541 r  clk_div/counter[31]_i_8/O
                         net (fo=1, routed)           0.416     6.957    clk_div/counter[31]_i_8_n_0
    SLICE_X58Y31         LUT5 (Prop_lut5_I4_O)        0.124     7.081 r  clk_div/counter[31]_i_4/O
                         net (fo=32, routed)          2.015     9.096    clk_div/counter[31]_i_4_n_0
    SLICE_X60Y25         LUT5 (Prop_lut5_I2_O)        0.124     9.220 r  clk_div/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     9.220    clk_div/counter_0[4]
    SLICE_X60Y25         FDCE                                         r  clk_div/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.501    14.842    clk_div/CLK
    SLICE_X60Y25         FDCE                                         r  clk_div/counter_reg[4]/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X60Y25         FDCE (Setup_fdce_C_D)        0.077    15.158    clk_div/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         15.158    
                         arrival time                          -9.220    
  -------------------------------------------------------------------
                         slack                                  5.938    

Slack (MET) :             6.012ns  (required time - arrival time)
  Source:                 clk_div/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.969ns  (logic 0.890ns (22.424%)  route 3.079ns (77.576%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.617     5.138    clk_div/CLK
    SLICE_X60Y25         FDCE                                         r  clk_div/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDCE (Prop_fdce_C_Q)         0.518     5.656 f  clk_div/counter_reg[4]/Q
                         net (fo=2, routed)           0.831     6.487    clk_div/counter[4]
    SLICE_X58Y26         LUT4 (Prop_lut4_I1_O)        0.124     6.611 r  clk_div/counter[31]_i_7/O
                         net (fo=1, routed)           0.416     7.027    clk_div/counter[31]_i_7_n_0
    SLICE_X58Y25         LUT5 (Prop_lut5_I4_O)        0.124     7.151 r  clk_div/counter[31]_i_3/O
                         net (fo=32, routed)          1.832     8.983    clk_div/counter[31]_i_3_n_0
    SLICE_X58Y32         LUT5 (Prop_lut5_I1_O)        0.124     9.107 r  clk_div/counter[29]_i_1/O
                         net (fo=1, routed)           0.000     9.107    clk_div/counter_0[29]
    SLICE_X58Y32         FDCE                                         r  clk_div/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.510    14.851    clk_div/CLK
    SLICE_X58Y32         FDCE                                         r  clk_div/counter_reg[29]/C
                         clock pessimism              0.274    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X58Y32         FDCE (Setup_fdce_C_D)        0.029    15.119    clk_div/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                          -9.107    
  -------------------------------------------------------------------
                         slack                                  6.012    

Slack (MET) :             6.021ns  (required time - arrival time)
  Source:                 clk_div/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.962ns  (logic 0.890ns (22.465%)  route 3.072ns (77.535%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.617     5.138    clk_div/CLK
    SLICE_X60Y25         FDCE                                         r  clk_div/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDCE (Prop_fdce_C_Q)         0.518     5.656 f  clk_div/counter_reg[4]/Q
                         net (fo=2, routed)           0.831     6.487    clk_div/counter[4]
    SLICE_X58Y26         LUT4 (Prop_lut4_I1_O)        0.124     6.611 r  clk_div/counter[31]_i_7/O
                         net (fo=1, routed)           0.416     7.027    clk_div/counter[31]_i_7_n_0
    SLICE_X58Y25         LUT5 (Prop_lut5_I4_O)        0.124     7.151 r  clk_div/counter[31]_i_3/O
                         net (fo=32, routed)          1.825     8.976    clk_div/counter[31]_i_3_n_0
    SLICE_X58Y32         LUT5 (Prop_lut5_I1_O)        0.124     9.100 r  clk_div/counter[30]_i_1/O
                         net (fo=1, routed)           0.000     9.100    clk_div/counter_0[30]
    SLICE_X58Y32         FDCE                                         r  clk_div/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.510    14.851    clk_div/CLK
    SLICE_X58Y32         FDCE                                         r  clk_div/counter_reg[30]/C
                         clock pessimism              0.274    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X58Y32         FDCE (Setup_fdce_C_D)        0.031    15.121    clk_div/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         15.121    
                         arrival time                          -9.100    
  -------------------------------------------------------------------
                         slack                                  6.021    

Slack (MET) :             6.099ns  (required time - arrival time)
  Source:                 clk_div/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 2.013ns (51.877%)  route 1.867ns (48.123%))
  Logic Levels:           6  (CARRY4=5 LUT5=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.617     5.138    clk_div/CLK
    SLICE_X58Y25         FDCE                                         r  clk_div/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDCE (Prop_fdce_C_Q)         0.456     5.594 r  clk_div/counter_reg[2]/Q
                         net (fo=2, routed)           0.732     6.326    clk_div/counter[2]
    SLICE_X59Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.000 r  clk_div/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.000    clk_div/counter0_carry_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.114 r  clk_div/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.114    clk_div/counter0_carry__0_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.228 r  clk_div/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.228    clk_div/counter0_carry__1_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.342 r  clk_div/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.342    clk_div/counter0_carry__2_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.581 r  clk_div/counter0_carry__3/O[2]
                         net (fo=1, routed)           1.135     8.717    clk_div/data0[19]
    SLICE_X58Y29         LUT5 (Prop_lut5_I4_O)        0.302     9.019 r  clk_div/counter[19]_i_1/O
                         net (fo=1, routed)           0.000     9.019    clk_div/counter_0[19]
    SLICE_X58Y29         FDCE                                         r  clk_div/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.507    14.848    clk_div/CLK
    SLICE_X58Y29         FDCE                                         r  clk_div/counter_reg[19]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X58Y29         FDCE (Setup_fdce_C_D)        0.031    15.118    clk_div/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                          -9.019    
  -------------------------------------------------------------------
                         slack                                  6.099    

Slack (MET) :             6.107ns  (required time - arrival time)
  Source:                 clk_div/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.871ns  (logic 2.337ns (60.370%)  route 1.534ns (39.630%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.617     5.138    clk_div/CLK
    SLICE_X58Y25         FDCE                                         r  clk_div/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDCE (Prop_fdce_C_Q)         0.456     5.594 r  clk_div/counter_reg[2]/Q
                         net (fo=2, routed)           0.732     6.326    clk_div/counter[2]
    SLICE_X59Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.000 r  clk_div/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.000    clk_div/counter0_carry_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.114 r  clk_div/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.114    clk_div/counter0_carry__0_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.228 r  clk_div/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.228    clk_div/counter0_carry__1_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.342 r  clk_div/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.342    clk_div/counter0_carry__2_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.456 r  clk_div/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.456    clk_div/counter0_carry__3_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.570 r  clk_div/counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.570    clk_div/counter0_carry__4_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.904 r  clk_div/counter0_carry__5/O[1]
                         net (fo=1, routed)           0.802     8.706    clk_div/data0[26]
    SLICE_X58Y31         LUT5 (Prop_lut5_I4_O)        0.303     9.009 r  clk_div/counter[26]_i_1/O
                         net (fo=1, routed)           0.000     9.009    clk_div/counter_0[26]
    SLICE_X58Y31         FDCE                                         r  clk_div/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.508    14.849    clk_div/CLK
    SLICE_X58Y31         FDCE                                         r  clk_div/counter_reg[26]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X58Y31         FDCE (Setup_fdce_C_D)        0.029    15.117    clk_div/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                          -9.009    
  -------------------------------------------------------------------
                         slack                                  6.107    

Slack (MET) :             6.209ns  (required time - arrival time)
  Source:                 clk_div/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.817ns  (logic 2.127ns (55.729%)  route 1.690ns (44.271%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.617     5.138    clk_div/CLK
    SLICE_X58Y25         FDCE                                         r  clk_div/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDCE (Prop_fdce_C_Q)         0.456     5.594 r  clk_div/counter_reg[2]/Q
                         net (fo=2, routed)           0.732     6.326    clk_div/counter[2]
    SLICE_X59Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.000 r  clk_div/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.000    clk_div/counter0_carry_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.114 r  clk_div/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.114    clk_div/counter0_carry__0_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.228 r  clk_div/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.228    clk_div/counter0_carry__1_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.342 r  clk_div/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.342    clk_div/counter0_carry__2_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.456 r  clk_div/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.456    clk_div/counter0_carry__3_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.695 r  clk_div/counter0_carry__4/O[2]
                         net (fo=1, routed)           0.957     8.653    clk_div/data0[23]
    SLICE_X60Y30         LUT5 (Prop_lut5_I4_O)        0.302     8.955 r  clk_div/counter[23]_i_1/O
                         net (fo=1, routed)           0.000     8.955    clk_div/counter_0[23]
    SLICE_X60Y30         FDCE                                         r  clk_div/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.507    14.848    clk_div/CLK
    SLICE_X60Y30         FDCE                                         r  clk_div/counter_reg[23]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X60Y30         FDCE (Setup_fdce_C_D)        0.077    15.164    clk_div/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.164    
                         arrival time                          -8.955    
  -------------------------------------------------------------------
                         slack                                  6.209    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 display_inst/refresh_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_inst/display_select_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.164ns (51.377%)  route 0.155ns (48.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.583     1.466    display_inst/CLK
    SLICE_X64Y26         FDCE                                         r  display_inst/refresh_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDCE (Prop_fdce_C_Q)         0.164     1.630 r  display_inst/refresh_counter_reg[15]/Q
                         net (fo=2, routed)           0.155     1.785    display_inst/refresh_counter_reg[15]
    SLICE_X65Y26         FDCE                                         r  display_inst/display_select_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.851     1.978    display_inst/CLK
    SLICE_X65Y26         FDCE                                         r  display_inst/display_select_reg[0]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X65Y26         FDCE (Hold_fdce_C_D)         0.070     1.549    display_inst/display_select_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 display_inst/refresh_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_inst/refresh_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.582     1.465    display_inst/CLK
    SLICE_X64Y25         FDCE                                         r  display_inst/refresh_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDCE (Prop_fdce_C_Q)         0.164     1.629 r  display_inst/refresh_counter_reg[10]/Q
                         net (fo=1, routed)           0.114     1.744    display_inst/refresh_counter_reg_n_0_[10]
    SLICE_X64Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.854 r  display_inst/refresh_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.854    display_inst/refresh_counter_reg[8]_i_1_n_5
    SLICE_X64Y25         FDCE                                         r  display_inst/refresh_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.850     1.977    display_inst/CLK
    SLICE_X64Y25         FDCE                                         r  display_inst/refresh_counter_reg[10]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X64Y25         FDCE (Hold_fdce_C_D)         0.134     1.599    display_inst/refresh_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 display_inst/refresh_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_inst/refresh_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.583     1.466    display_inst/CLK
    SLICE_X64Y26         FDCE                                         r  display_inst/refresh_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDCE (Prop_fdce_C_Q)         0.164     1.630 r  display_inst/refresh_counter_reg[14]/Q
                         net (fo=1, routed)           0.114     1.745    display_inst/refresh_counter_reg_n_0_[14]
    SLICE_X64Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.855 r  display_inst/refresh_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.855    display_inst/refresh_counter_reg[12]_i_1_n_5
    SLICE_X64Y26         FDCE                                         r  display_inst/refresh_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.851     1.978    display_inst/CLK
    SLICE_X64Y26         FDCE                                         r  display_inst/refresh_counter_reg[14]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X64Y26         FDCE (Hold_fdce_C_D)         0.134     1.600    display_inst/refresh_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 display_inst/refresh_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_inst/refresh_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.583     1.466    display_inst/CLK
    SLICE_X64Y23         FDCE                                         r  display_inst/refresh_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDCE (Prop_fdce_C_Q)         0.164     1.630 r  display_inst/refresh_counter_reg[2]/Q
                         net (fo=1, routed)           0.114     1.745    display_inst/refresh_counter_reg_n_0_[2]
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.855 r  display_inst/refresh_counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.855    display_inst/refresh_counter_reg[0]_i_1_n_5
    SLICE_X64Y23         FDCE                                         r  display_inst/refresh_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.851     1.978    display_inst/CLK
    SLICE_X64Y23         FDCE                                         r  display_inst/refresh_counter_reg[2]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X64Y23         FDCE (Hold_fdce_C_D)         0.134     1.600    display_inst/refresh_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 display_inst/refresh_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_inst/refresh_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.582     1.465    display_inst/CLK
    SLICE_X64Y24         FDCE                                         r  display_inst/refresh_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDCE (Prop_fdce_C_Q)         0.164     1.629 r  display_inst/refresh_counter_reg[6]/Q
                         net (fo=1, routed)           0.114     1.744    display_inst/refresh_counter_reg_n_0_[6]
    SLICE_X64Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.854 r  display_inst/refresh_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.854    display_inst/refresh_counter_reg[4]_i_1_n_5
    SLICE_X64Y24         FDCE                                         r  display_inst/refresh_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.850     1.977    display_inst/CLK
    SLICE_X64Y24         FDCE                                         r  display_inst/refresh_counter_reg[6]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X64Y24         FDCE (Hold_fdce_C_D)         0.134     1.599    display_inst/refresh_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 display_inst/refresh_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_inst/refresh_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.582     1.465    display_inst/CLK
    SLICE_X64Y25         FDCE                                         r  display_inst/refresh_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDCE (Prop_fdce_C_Q)         0.164     1.629 r  display_inst/refresh_counter_reg[10]/Q
                         net (fo=1, routed)           0.114     1.744    display_inst/refresh_counter_reg_n_0_[10]
    SLICE_X64Y25         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.890 r  display_inst/refresh_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.890    display_inst/refresh_counter_reg[8]_i_1_n_4
    SLICE_X64Y25         FDCE                                         r  display_inst/refresh_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.850     1.977    display_inst/CLK
    SLICE_X64Y25         FDCE                                         r  display_inst/refresh_counter_reg[11]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X64Y25         FDCE (Hold_fdce_C_D)         0.134     1.599    display_inst/refresh_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 display_inst/refresh_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_inst/refresh_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.583     1.466    display_inst/CLK
    SLICE_X64Y26         FDCE                                         r  display_inst/refresh_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDCE (Prop_fdce_C_Q)         0.164     1.630 r  display_inst/refresh_counter_reg[14]/Q
                         net (fo=1, routed)           0.114     1.745    display_inst/refresh_counter_reg_n_0_[14]
    SLICE_X64Y26         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.891 r  display_inst/refresh_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.891    display_inst/refresh_counter_reg[12]_i_1_n_4
    SLICE_X64Y26         FDCE                                         r  display_inst/refresh_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.851     1.978    display_inst/CLK
    SLICE_X64Y26         FDCE                                         r  display_inst/refresh_counter_reg[15]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X64Y26         FDCE (Hold_fdce_C_D)         0.134     1.600    display_inst/refresh_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 display_inst/refresh_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_inst/refresh_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.583     1.466    display_inst/CLK
    SLICE_X64Y23         FDCE                                         r  display_inst/refresh_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDCE (Prop_fdce_C_Q)         0.164     1.630 r  display_inst/refresh_counter_reg[2]/Q
                         net (fo=1, routed)           0.114     1.745    display_inst/refresh_counter_reg_n_0_[2]
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.891 r  display_inst/refresh_counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.891    display_inst/refresh_counter_reg[0]_i_1_n_4
    SLICE_X64Y23         FDCE                                         r  display_inst/refresh_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.851     1.978    display_inst/CLK
    SLICE_X64Y23         FDCE                                         r  display_inst/refresh_counter_reg[3]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X64Y23         FDCE (Hold_fdce_C_D)         0.134     1.600    display_inst/refresh_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 display_inst/refresh_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_inst/refresh_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.582     1.465    display_inst/CLK
    SLICE_X64Y24         FDCE                                         r  display_inst/refresh_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDCE (Prop_fdce_C_Q)         0.164     1.629 r  display_inst/refresh_counter_reg[6]/Q
                         net (fo=1, routed)           0.114     1.744    display_inst/refresh_counter_reg_n_0_[6]
    SLICE_X64Y24         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.890 r  display_inst/refresh_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.890    display_inst/refresh_counter_reg[4]_i_1_n_4
    SLICE_X64Y24         FDCE                                         r  display_inst/refresh_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.850     1.977    display_inst/CLK
    SLICE_X64Y24         FDCE                                         r  display_inst/refresh_counter_reg[7]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X64Y24         FDCE (Hold_fdce_C_D)         0.134     1.599    display_inst/refresh_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 display_inst/refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_inst/refresh_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.583     1.466    display_inst/CLK
    SLICE_X64Y23         FDCE                                         r  display_inst/refresh_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDCE (Prop_fdce_C_Q)         0.164     1.630 f  display_inst/refresh_counter_reg[0]/Q
                         net (fo=1, routed)           0.163     1.793    display_inst/refresh_counter_reg_n_0_[0]
    SLICE_X64Y23         LUT1 (Prop_lut1_I0_O)        0.045     1.838 r  display_inst/refresh_counter[0]_i_2/O
                         net (fo=1, routed)           0.000     1.838    display_inst/refresh_counter[0]_i_2_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.908 r  display_inst/refresh_counter_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.908    display_inst/refresh_counter_reg[0]_i_1_n_7
    SLICE_X64Y23         FDCE                                         r  display_inst/refresh_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.851     1.978    display_inst/CLK
    SLICE_X64Y23         FDCE                                         r  display_inst/refresh_counter_reg[0]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X64Y23         FDCE (Hold_fdce_C_D)         0.134     1.600    display_inst/refresh_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.308    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y25   clk_div/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y27   clk_div/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y27   clk_div/counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y27   clk_div/counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y28   clk_div/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y28   clk_div/counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y28   clk_div/counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y28   clk_div/counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y29   clk_div/counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y25   clk_div/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y25   clk_div/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y27   clk_div/counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y27   clk_div/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y27   clk_div/counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y27   clk_div/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y27   clk_div/counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y27   clk_div/counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y28   clk_div/counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y28   clk_div/counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y25   clk_div/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y25   clk_div/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y27   clk_div/counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y27   clk_div/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y27   clk_div/counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y27   clk_div/counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y27   clk_div/counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y27   clk_div/counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y28   clk_div/counter_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y28   clk_div/counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            51 Endpoints
Min Delay            51 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_inst/count_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.110ns  (logic 5.051ns (35.801%)  route 9.058ns (64.199%))
  Logic Levels:           9  (FDCE=1 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y33         FDCE                         0.000     0.000 r  counter_inst/count_reg[9]/C
    SLICE_X60Y33         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  counter_inst/count_reg[9]/Q
                         net (fo=14, routed)          1.061     1.539    counter_inst/count_reg_n_0_[9]
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.298     1.837 r  counter_inst/seg_OBUF[6]_inst_i_53/O
                         net (fo=7, routed)           0.840     2.677    counter_inst/seg_OBUF[6]_inst_i_53_n_0
    SLICE_X62Y32         LUT6 (Prop_lut6_I3_O)        0.124     2.801 r  counter_inst/seg_OBUF[6]_inst_i_46/O
                         net (fo=4, routed)           1.168     3.969    counter_inst/seg_OBUF[6]_inst_i_46_n_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I5_O)        0.124     4.093 f  counter_inst/seg_OBUF[6]_inst_i_30/O
                         net (fo=6, routed)           0.838     4.931    counter_inst/seg_OBUF[6]_inst_i_30_n_0
    SLICE_X63Y30         LUT6 (Prop_lut6_I0_O)        0.124     5.055 f  counter_inst/seg_OBUF[4]_inst_i_5/O
                         net (fo=7, routed)           0.831     5.885    counter_inst/seg_OBUF[4]_inst_i_5_n_0
    SLICE_X65Y31         LUT6 (Prop_lut6_I0_O)        0.124     6.009 r  counter_inst/seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.956     6.966    counter_inst/seg_OBUF[6]_inst_i_13_n_0
    SLICE_X65Y30         LUT6 (Prop_lut6_I2_O)        0.124     7.090 r  counter_inst/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.201     8.290    counter_inst/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X64Y28         LUT6 (Prop_lut6_I1_O)        0.124     8.414 r  counter_inst/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.164    10.578    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    14.110 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.110    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_inst/count_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.013ns  (logic 5.024ns (35.854%)  route 8.989ns (64.146%))
  Logic Levels:           9  (FDCE=1 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y33         FDCE                         0.000     0.000 r  counter_inst/count_reg[9]/C
    SLICE_X60Y33         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  counter_inst/count_reg[9]/Q
                         net (fo=14, routed)          1.061     1.539    counter_inst/count_reg_n_0_[9]
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.298     1.837 r  counter_inst/seg_OBUF[6]_inst_i_53/O
                         net (fo=7, routed)           0.840     2.677    counter_inst/seg_OBUF[6]_inst_i_53_n_0
    SLICE_X62Y32         LUT6 (Prop_lut6_I3_O)        0.124     2.801 r  counter_inst/seg_OBUF[6]_inst_i_46/O
                         net (fo=4, routed)           1.168     3.969    counter_inst/seg_OBUF[6]_inst_i_46_n_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I5_O)        0.124     4.093 f  counter_inst/seg_OBUF[6]_inst_i_30/O
                         net (fo=6, routed)           0.838     4.931    counter_inst/seg_OBUF[6]_inst_i_30_n_0
    SLICE_X63Y30         LUT6 (Prop_lut6_I0_O)        0.124     5.055 f  counter_inst/seg_OBUF[4]_inst_i_5/O
                         net (fo=7, routed)           0.831     5.885    counter_inst/seg_OBUF[4]_inst_i_5_n_0
    SLICE_X65Y31         LUT6 (Prop_lut6_I0_O)        0.124     6.009 r  counter_inst/seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.956     6.966    counter_inst/seg_OBUF[6]_inst_i_13_n_0
    SLICE_X65Y30         LUT6 (Prop_lut6_I2_O)        0.124     7.090 r  counter_inst/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.187     8.276    counter_inst/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X64Y28         LUT6 (Prop_lut6_I0_O)        0.124     8.400 r  counter_inst/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.109    10.509    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    14.013 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.013    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_inst/count_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.788ns  (logic 5.040ns (36.553%)  route 8.748ns (63.447%))
  Logic Levels:           9  (FDCE=1 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y33         FDCE                         0.000     0.000 r  counter_inst/count_reg[9]/C
    SLICE_X60Y33         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  counter_inst/count_reg[9]/Q
                         net (fo=14, routed)          1.061     1.539    counter_inst/count_reg_n_0_[9]
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.298     1.837 r  counter_inst/seg_OBUF[6]_inst_i_53/O
                         net (fo=7, routed)           0.840     2.677    counter_inst/seg_OBUF[6]_inst_i_53_n_0
    SLICE_X62Y32         LUT6 (Prop_lut6_I3_O)        0.124     2.801 r  counter_inst/seg_OBUF[6]_inst_i_46/O
                         net (fo=4, routed)           1.168     3.969    counter_inst/seg_OBUF[6]_inst_i_46_n_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I5_O)        0.124     4.093 f  counter_inst/seg_OBUF[6]_inst_i_30/O
                         net (fo=6, routed)           0.838     4.931    counter_inst/seg_OBUF[6]_inst_i_30_n_0
    SLICE_X63Y30         LUT6 (Prop_lut6_I0_O)        0.124     5.055 f  counter_inst/seg_OBUF[4]_inst_i_5/O
                         net (fo=7, routed)           0.831     5.885    counter_inst/seg_OBUF[4]_inst_i_5_n_0
    SLICE_X65Y31         LUT6 (Prop_lut6_I0_O)        0.124     6.009 r  counter_inst/seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.956     6.966    counter_inst/seg_OBUF[6]_inst_i_13_n_0
    SLICE_X65Y30         LUT6 (Prop_lut6_I2_O)        0.124     7.090 r  counter_inst/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.965     8.054    counter_inst/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X65Y28         LUT6 (Prop_lut6_I0_O)        0.124     8.178 r  counter_inst/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.090    10.268    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    13.788 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.788    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_inst/count_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.651ns  (logic 5.283ns (38.698%)  route 8.368ns (61.302%))
  Logic Levels:           9  (FDCE=1 LUT5=2 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y33         FDCE                         0.000     0.000 r  counter_inst/count_reg[11]/C
    SLICE_X60Y33         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  counter_inst/count_reg[11]/Q
                         net (fo=15, routed)          1.495     1.973    counter_inst/count_reg_n_0_[11]
    SLICE_X63Y32         LUT5 (Prop_lut5_I1_O)        0.323     2.296 r  counter_inst/seg_OBUF[4]_inst_i_15/O
                         net (fo=2, routed)           0.439     2.734    counter_inst/seg_OBUF[4]_inst_i_15_n_0
    SLICE_X62Y32         LUT6 (Prop_lut6_I5_O)        0.326     3.060 f  counter_inst/seg_OBUF[4]_inst_i_10/O
                         net (fo=9, routed)           0.837     3.897    counter_inst/seg_OBUF[4]_inst_i_10_n_0
    SLICE_X63Y31         LUT6 (Prop_lut6_I5_O)        0.124     4.021 r  counter_inst/seg_OBUF[6]_inst_i_40/O
                         net (fo=10, routed)          1.174     5.195    counter_inst/seg_OBUF[6]_inst_i_40_n_0
    SLICE_X64Y30         LUT5 (Prop_lut5_I2_O)        0.124     5.319 r  counter_inst/seg_OBUF[4]_inst_i_4/O
                         net (fo=4, routed)           0.835     6.153    counter_inst/seg_OBUF[4]_inst_i_4_n_0
    SLICE_X65Y29         LUT6 (Prop_lut6_I0_O)        0.124     6.277 r  counter_inst/seg_OBUF[4]_inst_i_3/O
                         net (fo=4, routed)           0.823     7.100    counter_inst/seg_OBUF[4]_inst_i_3_n_0
    SLICE_X64Y30         LUT6 (Prop_lut6_I0_O)        0.124     7.224 r  counter_inst/seg_OBUF[6]_inst_i_5/O
                         net (fo=4, routed)           0.867     8.091    counter_inst/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X64Y28         LUT6 (Prop_lut6_I3_O)        0.124     8.215 r  counter_inst/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.900    10.115    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    13.651 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.651    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_inst/count_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.538ns  (logic 5.510ns (40.703%)  route 8.027ns (59.297%))
  Logic Levels:           9  (FDCE=1 LUT5=2 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y33         FDCE                         0.000     0.000 r  counter_inst/count_reg[11]/C
    SLICE_X60Y33         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  counter_inst/count_reg[11]/Q
                         net (fo=15, routed)          1.495     1.973    counter_inst/count_reg_n_0_[11]
    SLICE_X63Y32         LUT5 (Prop_lut5_I1_O)        0.323     2.296 r  counter_inst/seg_OBUF[4]_inst_i_15/O
                         net (fo=2, routed)           0.439     2.734    counter_inst/seg_OBUF[4]_inst_i_15_n_0
    SLICE_X62Y32         LUT6 (Prop_lut6_I5_O)        0.326     3.060 f  counter_inst/seg_OBUF[4]_inst_i_10/O
                         net (fo=9, routed)           0.837     3.897    counter_inst/seg_OBUF[4]_inst_i_10_n_0
    SLICE_X63Y31         LUT6 (Prop_lut6_I5_O)        0.124     4.021 r  counter_inst/seg_OBUF[6]_inst_i_40/O
                         net (fo=10, routed)          1.174     5.195    counter_inst/seg_OBUF[6]_inst_i_40_n_0
    SLICE_X64Y30         LUT5 (Prop_lut5_I3_O)        0.148     5.343 r  counter_inst/seg_OBUF[6]_inst_i_19/O
                         net (fo=4, routed)           0.648     5.991    counter_inst/seg_OBUF[6]_inst_i_19_n_0
    SLICE_X64Y29         LUT6 (Prop_lut6_I2_O)        0.328     6.319 r  counter_inst/seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.680     6.999    counter_inst/seg_OBUF[6]_inst_i_9_n_0
    SLICE_X64Y29         LUT6 (Prop_lut6_I1_O)        0.124     7.123 r  counter_inst/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.862     7.985    counter_inst/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X65Y28         LUT6 (Prop_lut6_I1_O)        0.124     8.109 r  counter_inst/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.894    10.002    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    13.538 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.538    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_inst/count_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.464ns  (logic 5.258ns (39.049%)  route 8.207ns (60.951%))
  Logic Levels:           9  (FDCE=1 LUT5=2 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y33         FDCE                         0.000     0.000 r  counter_inst/count_reg[11]/C
    SLICE_X60Y33         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  counter_inst/count_reg[11]/Q
                         net (fo=15, routed)          1.495     1.973    counter_inst/count_reg_n_0_[11]
    SLICE_X63Y32         LUT5 (Prop_lut5_I1_O)        0.323     2.296 r  counter_inst/seg_OBUF[4]_inst_i_15/O
                         net (fo=2, routed)           0.439     2.734    counter_inst/seg_OBUF[4]_inst_i_15_n_0
    SLICE_X62Y32         LUT6 (Prop_lut6_I5_O)        0.326     3.060 f  counter_inst/seg_OBUF[4]_inst_i_10/O
                         net (fo=9, routed)           0.837     3.897    counter_inst/seg_OBUF[4]_inst_i_10_n_0
    SLICE_X63Y31         LUT6 (Prop_lut6_I5_O)        0.124     4.021 r  counter_inst/seg_OBUF[6]_inst_i_40/O
                         net (fo=10, routed)          1.174     5.195    counter_inst/seg_OBUF[6]_inst_i_40_n_0
    SLICE_X64Y30         LUT5 (Prop_lut5_I2_O)        0.124     5.319 r  counter_inst/seg_OBUF[4]_inst_i_4/O
                         net (fo=4, routed)           0.835     6.153    counter_inst/seg_OBUF[4]_inst_i_4_n_0
    SLICE_X65Y29         LUT6 (Prop_lut6_I0_O)        0.124     6.277 r  counter_inst/seg_OBUF[4]_inst_i_3/O
                         net (fo=4, routed)           0.823     7.100    counter_inst/seg_OBUF[4]_inst_i_3_n_0
    SLICE_X64Y30         LUT6 (Prop_lut6_I0_O)        0.124     7.224 r  counter_inst/seg_OBUF[6]_inst_i_5/O
                         net (fo=4, routed)           0.856     8.080    counter_inst/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X64Y28         LUT6 (Prop_lut6_I3_O)        0.124     8.204 r  counter_inst/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.749     9.954    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    13.464 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.464    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_inst/count_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.220ns  (logic 5.504ns (41.636%)  route 7.716ns (58.364%))
  Logic Levels:           9  (FDCE=1 LUT5=2 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y33         FDCE                         0.000     0.000 r  counter_inst/count_reg[11]/C
    SLICE_X60Y33         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  counter_inst/count_reg[11]/Q
                         net (fo=15, routed)          1.495     1.973    counter_inst/count_reg_n_0_[11]
    SLICE_X63Y32         LUT5 (Prop_lut5_I1_O)        0.323     2.296 r  counter_inst/seg_OBUF[4]_inst_i_15/O
                         net (fo=2, routed)           0.439     2.734    counter_inst/seg_OBUF[4]_inst_i_15_n_0
    SLICE_X62Y32         LUT6 (Prop_lut6_I5_O)        0.326     3.060 f  counter_inst/seg_OBUF[4]_inst_i_10/O
                         net (fo=9, routed)           0.837     3.897    counter_inst/seg_OBUF[4]_inst_i_10_n_0
    SLICE_X63Y31         LUT6 (Prop_lut6_I5_O)        0.124     4.021 r  counter_inst/seg_OBUF[6]_inst_i_40/O
                         net (fo=10, routed)          1.174     5.195    counter_inst/seg_OBUF[6]_inst_i_40_n_0
    SLICE_X64Y30         LUT5 (Prop_lut5_I3_O)        0.148     5.343 r  counter_inst/seg_OBUF[6]_inst_i_19/O
                         net (fo=4, routed)           0.648     5.991    counter_inst/seg_OBUF[6]_inst_i_19_n_0
    SLICE_X64Y29         LUT6 (Prop_lut6_I2_O)        0.328     6.319 r  counter_inst/seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.680     6.999    counter_inst/seg_OBUF[6]_inst_i_9_n_0
    SLICE_X64Y29         LUT6 (Prop_lut6_I1_O)        0.124     7.123 r  counter_inst/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.694     7.817    counter_inst/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X65Y28         LUT6 (Prop_lut6_I1_O)        0.124     7.941 r  counter_inst/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.750     9.691    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    13.220 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.220    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_inst/count_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.511ns  (logic 4.404ns (35.201%)  route 8.107ns (64.799%))
  Logic Levels:           4  (FDCE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y33         FDCE                         0.000     0.000 r  counter_inst/count_reg[7]/C
    SLICE_X60Y33         FDCE (Prop_fdce_C_Q)         0.478     0.478 f  counter_inst/count_reg[7]/Q
                         net (fo=9, routed)           1.290     1.768    counter_inst/count_reg_n_0_[7]
    SLICE_X60Y31         LUT6 (Prop_lut6_I2_O)        0.296     2.064 r  counter_inst/led_OBUF[15]_inst_i_2/O
                         net (fo=1, routed)           0.583     2.648    counter_inst/led_OBUF[15]_inst_i_2_n_0
    SLICE_X64Y31         LUT6 (Prop_lut6_I0_O)        0.124     2.772 r  counter_inst/led_OBUF[15]_inst_i_1/O
                         net (fo=30, routed)          6.234     9.005    led_OBUF[0]
    U14                  OBUF (Prop_obuf_I_O)         3.506    12.511 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.511    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_inst/count_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.366ns  (logic 4.399ns (35.571%)  route 7.967ns (64.429%))
  Logic Levels:           4  (FDCE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y33         FDCE                         0.000     0.000 r  counter_inst/count_reg[7]/C
    SLICE_X60Y33         FDCE (Prop_fdce_C_Q)         0.478     0.478 f  counter_inst/count_reg[7]/Q
                         net (fo=9, routed)           1.290     1.768    counter_inst/count_reg_n_0_[7]
    SLICE_X60Y31         LUT6 (Prop_lut6_I2_O)        0.296     2.064 r  counter_inst/led_OBUF[15]_inst_i_2/O
                         net (fo=1, routed)           0.583     2.648    counter_inst/led_OBUF[15]_inst_i_2_n_0
    SLICE_X64Y31         LUT6 (Prop_lut6_I0_O)        0.124     2.772 r  counter_inst/led_OBUF[15]_inst_i_1/O
                         net (fo=30, routed)          6.094     8.865    led_OBUF[0]
    V14                  OBUF (Prop_obuf_I_O)         3.501    12.366 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.366    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_inst/count_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.219ns  (logic 4.402ns (36.025%)  route 7.817ns (63.975%))
  Logic Levels:           4  (FDCE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y33         FDCE                         0.000     0.000 r  counter_inst/count_reg[7]/C
    SLICE_X60Y33         FDCE (Prop_fdce_C_Q)         0.478     0.478 f  counter_inst/count_reg[7]/Q
                         net (fo=9, routed)           1.290     1.768    counter_inst/count_reg_n_0_[7]
    SLICE_X60Y31         LUT6 (Prop_lut6_I2_O)        0.296     2.064 r  counter_inst/led_OBUF[15]_inst_i_2/O
                         net (fo=1, routed)           0.583     2.648    counter_inst/led_OBUF[15]_inst_i_2_n_0
    SLICE_X64Y31         LUT6 (Prop_lut6_I0_O)        0.124     2.772 r  counter_inst/led_OBUF[15]_inst_i_1/O
                         net (fo=30, routed)          5.944     8.715    led_OBUF[0]
    V13                  OBUF (Prop_obuf_I_O)         3.504    12.219 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    12.219    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_inst/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_inst/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y31         FDCE                         0.000     0.000 r  counter_inst/count_reg[0]/C
    SLICE_X60Y31         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  counter_inst/count_reg[0]/Q
                         net (fo=4, routed)           0.187     0.351    counter_inst/count_reg_n_0_[0]
    SLICE_X60Y31         LUT2 (Prop_lut2_I1_O)        0.045     0.396 r  counter_inst/count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.396    counter_inst/count[0]
    SLICE_X60Y31         FDCE                                         r  counter_inst/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_inst/count_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_inst/count_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.683ns  (logic 0.382ns (55.959%)  route 0.301ns (44.041%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y33         FDCE                         0.000     0.000 r  counter_inst/count_reg[12]/C
    SLICE_X60Y33         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  counter_inst/count_reg[12]/Q
                         net (fo=15, routed)          0.076     0.240    counter_inst/count_reg_n_0_[12]
    SLICE_X61Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.348 r  counter_inst/count0_carry__1/O[3]
                         net (fo=1, routed)           0.224     0.573    counter_inst/count0_carry__1_n_4
    SLICE_X60Y33         LUT2 (Prop_lut2_I0_O)        0.110     0.683 r  counter_inst/count[12]_i_1/O
                         net (fo=1, routed)           0.000     0.683    counter_inst/count[12]
    SLICE_X60Y33         FDCE                                         r  counter_inst/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_inst/count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_inst/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.727ns  (logic 0.419ns (57.655%)  route 0.308ns (42.345%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y31         FDCE                         0.000     0.000 r  counter_inst/count_reg[3]/C
    SLICE_X60Y31         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  counter_inst/count_reg[3]/Q
                         net (fo=9, routed)           0.142     0.290    counter_inst/count_reg_n_0_[3]
    SLICE_X61Y31         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.165     0.455 r  counter_inst/count0_carry/O[2]
                         net (fo=1, routed)           0.166     0.621    counter_inst/count0_carry_n_5
    SLICE_X60Y31         LUT2 (Prop_lut2_I0_O)        0.106     0.727 r  counter_inst/count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.727    counter_inst/count[3]
    SLICE_X60Y31         FDCE                                         r  counter_inst/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_inst/count_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_inst/count_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.749ns  (logic 0.381ns (50.874%)  route 0.368ns (49.126%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y33         FDCE                         0.000     0.000 r  counter_inst/count_reg[6]/C
    SLICE_X60Y33         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  counter_inst/count_reg[6]/Q
                         net (fo=9, routed)           0.146     0.310    counter_inst/count_reg_n_0_[6]
    SLICE_X61Y32         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.420 r  counter_inst/count0_carry__0/O[1]
                         net (fo=1, routed)           0.222     0.642    counter_inst/count0_carry__0_n_6
    SLICE_X60Y33         LUT2 (Prop_lut2_I0_O)        0.107     0.749 r  counter_inst/count[6]_i_1/O
                         net (fo=1, routed)           0.000     0.749    counter_inst/count[6]
    SLICE_X60Y33         FDCE                                         r  counter_inst/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_inst/count_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_inst/count_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.750ns  (logic 0.467ns (62.307%)  route 0.283ns (37.693%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y33         FDCE                         0.000     0.000 r  counter_inst/count_reg[10]/C
    SLICE_X60Y33         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  counter_inst/count_reg[10]/Q
                         net (fo=14, routed)          0.116     0.280    counter_inst/p_0_in[0]
    SLICE_X61Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.197     0.477 r  counter_inst/count0_carry__1/O[2]
                         net (fo=1, routed)           0.166     0.644    counter_inst/count0_carry__1_n_5
    SLICE_X60Y33         LUT2 (Prop_lut2_I0_O)        0.106     0.750 r  counter_inst/count[11]_i_1/O
                         net (fo=1, routed)           0.000     0.750    counter_inst/count[11]
    SLICE_X60Y33         FDCE                                         r  counter_inst/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_inst/count_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_inst/count_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.780ns  (logic 0.381ns (48.832%)  route 0.399ns (51.168%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y33         FDCE                         0.000     0.000 r  counter_inst/count_reg[10]/C
    SLICE_X60Y33         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  counter_inst/count_reg[10]/Q
                         net (fo=14, routed)          0.116     0.280    counter_inst/p_0_in[0]
    SLICE_X61Y33         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.390 r  counter_inst/count0_carry__1/O[1]
                         net (fo=1, routed)           0.283     0.673    counter_inst/count0_carry__1_n_6
    SLICE_X60Y33         LUT2 (Prop_lut2_I0_O)        0.107     0.780 r  counter_inst/count[10]_i_1/O
                         net (fo=1, routed)           0.000     0.780    counter_inst/count[10]
    SLICE_X60Y33         FDCE                                         r  counter_inst/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_inst/count_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_inst/count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.797ns  (logic 0.254ns (31.866%)  route 0.543ns (68.134%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y33         FDCE                         0.000     0.000 r  counter_inst/count_reg[10]/C
    SLICE_X60Y33         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  counter_inst/count_reg[10]/Q
                         net (fo=14, routed)          0.288     0.452    counter_inst/p_0_in[0]
    SLICE_X64Y31         LUT6 (Prop_lut6_I4_O)        0.045     0.497 f  counter_inst/led_OBUF[15]_inst_i_1/O
                         net (fo=30, routed)          0.255     0.752    counter_inst/led_OBUF[0]
    SLICE_X60Y31         LUT2 (Prop_lut2_I1_O)        0.045     0.797 r  counter_inst/count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.797    counter_inst/count[4]
    SLICE_X60Y31         FDCE                                         r  counter_inst/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_inst/count_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_inst/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.798ns  (logic 0.254ns (31.826%)  route 0.544ns (68.174%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y33         FDCE                         0.000     0.000 r  counter_inst/count_reg[10]/C
    SLICE_X60Y33         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  counter_inst/count_reg[10]/Q
                         net (fo=14, routed)          0.288     0.452    counter_inst/p_0_in[0]
    SLICE_X64Y31         LUT6 (Prop_lut6_I4_O)        0.045     0.497 r  counter_inst/led_OBUF[15]_inst_i_1/O
                         net (fo=30, routed)          0.256     0.753    counter_inst/led_OBUF[0]
    SLICE_X60Y31         LUT2 (Prop_lut2_I1_O)        0.045     0.798 r  counter_inst/count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.798    counter_inst/count[2]
    SLICE_X60Y31         FDCE                                         r  counter_inst/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_inst/count_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_inst/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.800ns  (logic 0.255ns (31.872%)  route 0.545ns (68.128%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y33         FDCE                         0.000     0.000 r  counter_inst/count_reg[10]/C
    SLICE_X60Y33         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  counter_inst/count_reg[10]/Q
                         net (fo=14, routed)          0.288     0.452    counter_inst/p_0_in[0]
    SLICE_X64Y31         LUT6 (Prop_lut6_I4_O)        0.045     0.497 r  counter_inst/led_OBUF[15]_inst_i_1/O
                         net (fo=30, routed)          0.257     0.754    counter_inst/led_OBUF[0]
    SLICE_X60Y31         LUT2 (Prop_lut2_I1_O)        0.046     0.800 r  counter_inst/count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.800    counter_inst/count[1]
    SLICE_X60Y31         FDCE                                         r  counter_inst/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_inst/count_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_inst/count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.801ns  (logic 0.258ns (32.206%)  route 0.543ns (67.794%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y33         FDCE                         0.000     0.000 r  counter_inst/count_reg[10]/C
    SLICE_X60Y33         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  counter_inst/count_reg[10]/Q
                         net (fo=14, routed)          0.288     0.452    counter_inst/p_0_in[0]
    SLICE_X64Y31         LUT6 (Prop_lut6_I4_O)        0.045     0.497 f  counter_inst/led_OBUF[15]_inst_i_1/O
                         net (fo=30, routed)          0.255     0.752    counter_inst/led_OBUF[0]
    SLICE_X60Y31         LUT2 (Prop_lut2_I1_O)        0.049     0.801 r  counter_inst/count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.801    counter_inst/count[5]
    SLICE_X60Y31         FDCE                                         r  counter_inst/count_reg[5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_inst/display_select_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.462ns  (logic 4.359ns (46.071%)  route 5.103ns (53.929%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.621     5.142    display_inst/CLK
    SLICE_X65Y27         FDCE                                         r  display_inst/display_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDCE (Prop_fdce_C_Q)         0.456     5.598 f  display_inst/display_select_reg[1]/Q
                         net (fo=13, routed)          1.137     6.735    counter_inst/seg_OBUF[6]_inst_i_3_0[1]
    SLICE_X65Y29         LUT5 (Prop_lut5_I0_O)        0.124     6.859 r  counter_inst/seg_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.601     7.461    counter_inst/seg_OBUF[6]_inst_i_11_n_0
    SLICE_X65Y30         LUT6 (Prop_lut6_I0_O)        0.124     7.585 r  counter_inst/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.201     8.785    counter_inst/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X64Y28         LUT6 (Prop_lut6_I1_O)        0.124     8.909 r  counter_inst/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.164    11.073    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    14.605 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.605    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/display_select_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.366ns  (logic 4.332ns (46.256%)  route 5.034ns (53.744%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.621     5.142    display_inst/CLK
    SLICE_X65Y27         FDCE                                         r  display_inst/display_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDCE (Prop_fdce_C_Q)         0.456     5.598 f  display_inst/display_select_reg[1]/Q
                         net (fo=13, routed)          1.137     6.735    counter_inst/seg_OBUF[6]_inst_i_3_0[1]
    SLICE_X65Y29         LUT5 (Prop_lut5_I0_O)        0.124     6.859 r  counter_inst/seg_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.601     7.461    counter_inst/seg_OBUF[6]_inst_i_11_n_0
    SLICE_X65Y30         LUT6 (Prop_lut6_I0_O)        0.124     7.585 r  counter_inst/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.187     8.771    counter_inst/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X64Y28         LUT6 (Prop_lut6_I0_O)        0.124     8.895 r  counter_inst/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.109    11.004    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    14.508 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.508    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/display_select_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.140ns  (logic 4.348ns (47.568%)  route 4.793ns (52.432%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.621     5.142    display_inst/CLK
    SLICE_X65Y27         FDCE                                         r  display_inst/display_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDCE (Prop_fdce_C_Q)         0.456     5.598 f  display_inst/display_select_reg[1]/Q
                         net (fo=13, routed)          1.137     6.735    counter_inst/seg_OBUF[6]_inst_i_3_0[1]
    SLICE_X65Y29         LUT5 (Prop_lut5_I0_O)        0.124     6.859 r  counter_inst/seg_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.601     7.461    counter_inst/seg_OBUF[6]_inst_i_11_n_0
    SLICE_X65Y30         LUT6 (Prop_lut6_I0_O)        0.124     7.585 r  counter_inst/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.965     8.549    counter_inst/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X65Y28         LUT6 (Prop_lut6_I0_O)        0.124     8.673 r  counter_inst/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.090    10.763    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    14.283 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.283    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/display_select_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.137ns  (logic 4.488ns (49.113%)  route 4.650ns (50.887%))
  Logic Levels:           5  (LUT2=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.621     5.142    display_inst/CLK
    SLICE_X65Y27         FDCE                                         r  display_inst/display_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDCE (Prop_fdce_C_Q)         0.456     5.598 r  display_inst/display_select_reg[1]/Q
                         net (fo=13, routed)          0.505     6.104    display_inst/Q[1]
    SLICE_X65Y27         LUT2 (Prop_lut2_I0_O)        0.124     6.228 r  display_inst/seg_OBUF[4]_inst_i_9/O
                         net (fo=2, routed)           0.554     6.782    counter_inst/seg_OBUF[6]_inst_i_3_1
    SLICE_X65Y29         LUT6 (Prop_lut6_I5_O)        0.124     6.906 r  counter_inst/seg_OBUF[4]_inst_i_3/O
                         net (fo=4, routed)           0.823     7.729    counter_inst/seg_OBUF[4]_inst_i_3_n_0
    SLICE_X64Y30         LUT6 (Prop_lut6_I0_O)        0.124     7.853 r  counter_inst/seg_OBUF[6]_inst_i_5/O
                         net (fo=4, routed)           0.867     8.720    counter_inst/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X64Y28         LUT6 (Prop_lut6_I3_O)        0.124     8.844 r  counter_inst/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.900    10.744    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    14.280 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.280    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/display_select_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.951ns  (logic 4.463ns (49.858%)  route 4.488ns (50.142%))
  Logic Levels:           5  (LUT2=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.621     5.142    display_inst/CLK
    SLICE_X65Y27         FDCE                                         r  display_inst/display_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDCE (Prop_fdce_C_Q)         0.456     5.598 r  display_inst/display_select_reg[1]/Q
                         net (fo=13, routed)          0.505     6.104    display_inst/Q[1]
    SLICE_X65Y27         LUT2 (Prop_lut2_I0_O)        0.124     6.228 r  display_inst/seg_OBUF[4]_inst_i_9/O
                         net (fo=2, routed)           0.554     6.782    counter_inst/seg_OBUF[6]_inst_i_3_1
    SLICE_X65Y29         LUT6 (Prop_lut6_I5_O)        0.124     6.906 r  counter_inst/seg_OBUF[4]_inst_i_3/O
                         net (fo=4, routed)           0.823     7.729    counter_inst/seg_OBUF[4]_inst_i_3_n_0
    SLICE_X64Y30         LUT6 (Prop_lut6_I0_O)        0.124     7.853 r  counter_inst/seg_OBUF[6]_inst_i_5/O
                         net (fo=4, routed)           0.856     8.709    counter_inst/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X64Y28         LUT6 (Prop_lut6_I3_O)        0.124     8.833 r  counter_inst/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.749    10.582    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    14.093 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.093    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/display_select_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.463ns  (logic 4.363ns (51.553%)  route 4.100ns (48.447%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.621     5.142    display_inst/CLK
    SLICE_X65Y27         FDCE                                         r  display_inst/display_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDCE (Prop_fdce_C_Q)         0.456     5.598 r  display_inst/display_select_reg[1]/Q
                         net (fo=13, routed)          1.137     6.735    counter_inst/seg_OBUF[6]_inst_i_3_0[1]
    SLICE_X65Y29         LUT5 (Prop_lut5_I0_O)        0.124     6.859 f  counter_inst/seg_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.601     7.461    counter_inst/seg_OBUF[6]_inst_i_11_n_0
    SLICE_X65Y30         LUT6 (Prop_lut6_I0_O)        0.124     7.585 f  counter_inst/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.468     8.053    counter_inst/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X65Y28         LUT6 (Prop_lut6_I0_O)        0.124     8.177 r  counter_inst/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.894    10.071    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    13.606 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.606    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/display_select_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.430ns  (logic 4.357ns (51.688%)  route 4.073ns (48.312%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.621     5.142    display_inst/CLK
    SLICE_X65Y27         FDCE                                         r  display_inst/display_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDCE (Prop_fdce_C_Q)         0.456     5.598 f  display_inst/display_select_reg[1]/Q
                         net (fo=13, routed)          1.137     6.735    counter_inst/seg_OBUF[6]_inst_i_3_0[1]
    SLICE_X65Y29         LUT5 (Prop_lut5_I0_O)        0.124     6.859 r  counter_inst/seg_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.601     7.461    counter_inst/seg_OBUF[6]_inst_i_11_n_0
    SLICE_X65Y30         LUT6 (Prop_lut6_I0_O)        0.124     7.585 r  counter_inst/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.584     8.169    counter_inst/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X65Y28         LUT6 (Prop_lut6_I0_O)        0.124     8.293 r  counter_inst/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.750    10.043    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    13.572 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.572    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/display_select_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.151ns  (logic 4.090ns (57.203%)  route 3.060ns (42.797%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.621     5.142    display_inst/CLK
    SLICE_X65Y27         FDCE                                         r  display_inst/display_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDCE (Prop_fdce_C_Q)         0.456     5.598 f  display_inst/display_select_reg[1]/Q
                         net (fo=13, routed)          1.136     6.734    display_inst/Q[1]
    SLICE_X65Y29         LUT2 (Prop_lut2_I1_O)        0.124     6.858 r  display_inst/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.924     8.783    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510    12.293 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.293    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/display_select_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.016ns  (logic 4.083ns (58.197%)  route 2.933ns (41.803%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.620     5.141    display_inst/CLK
    SLICE_X65Y26         FDCE                                         r  display_inst/display_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  display_inst/display_select_reg[0]/Q
                         net (fo=13, routed)          1.274     6.871    display_inst/Q[0]
    SLICE_X65Y31         LUT2 (Prop_lut2_I1_O)        0.124     6.995 r  display_inst/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.659     8.654    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503    12.157 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.157    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/display_select_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.486ns  (logic 4.307ns (66.404%)  route 2.179ns (33.596%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.621     5.142    display_inst/CLK
    SLICE_X65Y27         FDCE                                         r  display_inst/display_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDCE (Prop_fdce_C_Q)         0.456     5.598 r  display_inst/display_select_reg[1]/Q
                         net (fo=13, routed)          0.505     6.104    display_inst/Q[1]
    SLICE_X65Y27         LUT2 (Prop_lut2_I0_O)        0.150     6.254 r  display_inst/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.674     7.927    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.701    11.628 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.628    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_inst/display_select_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.902ns  (logic 1.410ns (74.138%)  route 0.492ns (25.862%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.583     1.466    display_inst/CLK
    SLICE_X65Y26         FDCE                                         r  display_inst/display_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  display_inst/display_select_reg[0]/Q
                         net (fo=13, routed)          0.165     1.772    display_inst/Q[0]
    SLICE_X65Y28         LUT2 (Prop_lut2_I0_O)        0.045     1.817 r  display_inst/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.327     2.144    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     3.368 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.368    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/display_select_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.930ns  (logic 1.451ns (75.215%)  route 0.478ns (24.785%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.583     1.466    display_inst/CLK
    SLICE_X65Y26         FDCE                                         r  display_inst/display_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDCE (Prop_fdce_C_Q)         0.141     1.607 f  display_inst/display_select_reg[0]/Q
                         net (fo=13, routed)          0.150     1.757    display_inst/Q[0]
    SLICE_X65Y27         LUT2 (Prop_lut2_I1_O)        0.048     1.805 r  display_inst/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.328     2.133    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.262     3.396 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.396    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/display_select_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.148ns  (logic 1.390ns (64.703%)  route 0.758ns (35.297%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.585     1.468    display_inst/CLK
    SLICE_X65Y27         FDCE                                         r  display_inst/display_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  display_inst/display_select_reg[1]/Q
                         net (fo=13, routed)          0.432     2.042    display_inst/Q[1]
    SLICE_X65Y31         LUT2 (Prop_lut2_I0_O)        0.045     2.087 r  display_inst/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.326     2.412    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     3.616 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.616    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/display_select_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.240ns  (logic 1.397ns (62.396%)  route 0.842ns (37.604%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.583     1.466    display_inst/CLK
    SLICE_X65Y26         FDCE                                         r  display_inst/display_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDCE (Prop_fdce_C_Q)         0.141     1.607 f  display_inst/display_select_reg[0]/Q
                         net (fo=13, routed)          0.379     1.986    display_inst/Q[0]
    SLICE_X65Y29         LUT2 (Prop_lut2_I0_O)        0.045     2.031 r  display_inst/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.463     2.494    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     3.706 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.706    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/display_select_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.330ns  (logic 1.443ns (61.916%)  route 0.887ns (38.084%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.585     1.468    display_inst/CLK
    SLICE_X65Y27         FDCE                                         r  display_inst/display_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  display_inst/display_select_reg[1]/Q
                         net (fo=13, routed)          0.359     1.968    counter_inst/seg_OBUF[6]_inst_i_3_0[1]
    SLICE_X64Y29         LUT6 (Prop_lut6_I1_O)        0.045     2.013 r  counter_inst/seg_OBUF[6]_inst_i_7/O
                         net (fo=4, routed)           0.137     2.150    counter_inst/seg_OBUF[6]_inst_i_7_n_0
    SLICE_X64Y28         LUT6 (Prop_lut6_I5_O)        0.045     2.195 r  counter_inst/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.391     2.587    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.798 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.798    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/display_select_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.363ns  (logic 1.461ns (61.823%)  route 0.902ns (38.177%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.585     1.468    display_inst/CLK
    SLICE_X65Y27         FDCE                                         r  display_inst/display_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  display_inst/display_select_reg[1]/Q
                         net (fo=13, routed)          0.381     1.991    counter_inst/seg_OBUF[6]_inst_i_3_0[1]
    SLICE_X64Y30         LUT6 (Prop_lut6_I1_O)        0.045     2.036 r  counter_inst/seg_OBUF[4]_inst_i_2/O
                         net (fo=3, routed)           0.128     2.163    counter_inst/seg_OBUF[4]_inst_i_2_n_0
    SLICE_X65Y28         LUT6 (Prop_lut6_I4_O)        0.045     2.208 r  counter_inst/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.393     2.601    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.831 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.831    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/display_select_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.410ns  (logic 1.467ns (60.877%)  route 0.943ns (39.123%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.585     1.468    display_inst/CLK
    SLICE_X65Y27         FDCE                                         r  display_inst/display_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  display_inst/display_select_reg[1]/Q
                         net (fo=13, routed)          0.359     1.968    counter_inst/seg_OBUF[6]_inst_i_3_0[1]
    SLICE_X64Y29         LUT6 (Prop_lut6_I1_O)        0.045     2.013 r  counter_inst/seg_OBUF[6]_inst_i_7/O
                         net (fo=4, routed)           0.135     2.148    counter_inst/seg_OBUF[6]_inst_i_7_n_0
    SLICE_X64Y28         LUT6 (Prop_lut6_I0_O)        0.045     2.193 r  counter_inst/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.449     2.642    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.879 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.879    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/display_select_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.509ns  (logic 1.467ns (58.471%)  route 1.042ns (41.529%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.585     1.468    display_inst/CLK
    SLICE_X65Y27         FDCE                                         r  display_inst/display_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  display_inst/display_select_reg[1]/Q
                         net (fo=13, routed)          0.381     1.991    counter_inst/seg_OBUF[6]_inst_i_3_0[1]
    SLICE_X64Y30         LUT6 (Prop_lut6_I1_O)        0.045     2.036 r  counter_inst/seg_OBUF[4]_inst_i_2/O
                         net (fo=3, routed)           0.214     2.249    counter_inst/seg_OBUF[4]_inst_i_2_n_0
    SLICE_X65Y28         LUT6 (Prop_lut6_I4_O)        0.045     2.294 r  counter_inst/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.447     2.741    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.977 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.977    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/display_select_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.554ns  (logic 1.502ns (58.789%)  route 1.053ns (41.211%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.583     1.466    display_inst/CLK
    SLICE_X65Y26         FDCE                                         r  display_inst/display_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  display_inst/display_select_reg[0]/Q
                         net (fo=13, routed)          0.326     1.933    counter_inst/seg_OBUF[6]_inst_i_3_0[0]
    SLICE_X65Y29         LUT4 (Prop_lut4_I3_O)        0.048     1.981 r  counter_inst/seg_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.186     2.167    counter_inst/seg_OBUF[6]_inst_i_6_n_0
    SLICE_X64Y28         LUT6 (Prop_lut6_I2_O)        0.107     2.274 r  counter_inst/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.541     2.815    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     4.020 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.020    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/display_select_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.597ns  (logic 1.463ns (56.358%)  route 1.133ns (43.642%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.585     1.468    display_inst/CLK
    SLICE_X65Y27         FDCE                                         r  display_inst/display_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  display_inst/display_select_reg[1]/Q
                         net (fo=13, routed)          0.359     1.968    counter_inst/seg_OBUF[6]_inst_i_3_0[1]
    SLICE_X64Y29         LUT6 (Prop_lut6_I1_O)        0.045     2.013 r  counter_inst/seg_OBUF[6]_inst_i_7/O
                         net (fo=4, routed)           0.203     2.216    counter_inst/seg_OBUF[6]_inst_i_7_n_0
    SLICE_X64Y28         LUT6 (Prop_lut6_I5_O)        0.045     2.261 r  counter_inst/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.571     2.832    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     4.065 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.065    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            52 Endpoints
Min Delay            52 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div/counter_reg[26]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.873ns  (logic 1.441ns (24.541%)  route 4.432ns (75.459%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=66, routed)          4.432     5.873    clk_div/AR[0]
    SLICE_X58Y31         FDCE                                         f  clk_div/counter_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.508     4.849    clk_div/CLK
    SLICE_X58Y31         FDCE                                         r  clk_div/counter_reg[26]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div/counter_reg[27]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.873ns  (logic 1.441ns (24.541%)  route 4.432ns (75.459%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=66, routed)          4.432     5.873    clk_div/AR[0]
    SLICE_X58Y31         FDCE                                         f  clk_div/counter_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.508     4.849    clk_div/CLK
    SLICE_X58Y31         FDCE                                         r  clk_div/counter_reg[27]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div/counter_reg[28]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.873ns  (logic 1.441ns (24.541%)  route 4.432ns (75.459%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=66, routed)          4.432     5.873    clk_div/AR[0]
    SLICE_X58Y31         FDCE                                         f  clk_div/counter_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.508     4.849    clk_div/CLK
    SLICE_X58Y31         FDCE                                         r  clk_div/counter_reg[28]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div/counter_reg[29]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.868ns  (logic 1.441ns (24.561%)  route 4.427ns (75.439%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=66, routed)          4.427     5.868    clk_div/AR[0]
    SLICE_X58Y32         FDCE                                         f  clk_div/counter_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.510     4.851    clk_div/CLK
    SLICE_X58Y32         FDCE                                         r  clk_div/counter_reg[29]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div/counter_reg[30]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.868ns  (logic 1.441ns (24.561%)  route 4.427ns (75.439%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=66, routed)          4.427     5.868    clk_div/AR[0]
    SLICE_X58Y32         FDCE                                         f  clk_div/counter_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.510     4.851    clk_div/CLK
    SLICE_X58Y32         FDCE                                         r  clk_div/counter_reg[30]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div/counter_reg[31]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.868ns  (logic 1.441ns (24.561%)  route 4.427ns (75.439%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=66, routed)          4.427     5.868    clk_div/AR[0]
    SLICE_X58Y32         FDCE                                         f  clk_div/counter_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.510     4.851    clk_div/CLK
    SLICE_X58Y32         FDCE                                         r  clk_div/counter_reg[31]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div/counter_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.705ns  (logic 1.441ns (25.265%)  route 4.263ns (74.735%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=66, routed)          4.263     5.705    clk_div/AR[0]
    SLICE_X58Y30         FDCE                                         f  clk_div/counter_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.507     4.848    clk_div/CLK
    SLICE_X58Y30         FDCE                                         r  clk_div/counter_reg[21]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div/counter_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.705ns  (logic 1.441ns (25.265%)  route 4.263ns (74.735%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=66, routed)          4.263     5.705    clk_div/AR[0]
    SLICE_X58Y30         FDCE                                         f  clk_div/counter_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.507     4.848    clk_div/CLK
    SLICE_X58Y30         FDCE                                         r  clk_div/counter_reg[22]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div/counter_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.705ns  (logic 1.441ns (25.265%)  route 4.263ns (74.735%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=66, routed)          4.263     5.705    clk_div/AR[0]
    SLICE_X58Y30         FDCE                                         f  clk_div/counter_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.507     4.848    clk_div/CLK
    SLICE_X58Y30         FDCE                                         r  clk_div/counter_reg[25]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div/slow_clk_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.566ns  (logic 1.441ns (25.893%)  route 4.125ns (74.107%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=66, routed)          4.125     5.566    clk_div/AR[0]
    SLICE_X60Y32         FDCE                                         f  clk_div/slow_clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.510     4.851    clk_div/CLK
    SLICE_X60Y32         FDCE                                         r  clk_div/slow_clk_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div/counter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.632ns  (logic 0.210ns (12.837%)  route 1.423ns (87.163%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=66, routed)          1.423     1.632    clk_div/AR[0]
    SLICE_X58Y25         FDCE                                         f  clk_div/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.848     1.975    clk_div/CLK
    SLICE_X58Y25         FDCE                                         r  clk_div/counter_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div/counter_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.632ns  (logic 0.210ns (12.837%)  route 1.423ns (87.163%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=66, routed)          1.423     1.632    clk_div/AR[0]
    SLICE_X58Y25         FDCE                                         f  clk_div/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.848     1.975    clk_div/CLK
    SLICE_X58Y25         FDCE                                         r  clk_div/counter_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div/counter_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.632ns  (logic 0.210ns (12.837%)  route 1.423ns (87.163%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=66, routed)          1.423     1.632    clk_div/AR[0]
    SLICE_X58Y25         FDCE                                         f  clk_div/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.848     1.975    clk_div/CLK
    SLICE_X58Y25         FDCE                                         r  clk_div/counter_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div/counter_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.696ns  (logic 0.210ns (12.357%)  route 1.486ns (87.643%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=66, routed)          1.486     1.696    clk_div/AR[0]
    SLICE_X58Y26         FDCE                                         f  clk_div/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.849     1.976    clk_div/CLK
    SLICE_X58Y26         FDCE                                         r  clk_div/counter_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div/counter_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.696ns  (logic 0.210ns (12.357%)  route 1.486ns (87.643%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=66, routed)          1.486     1.696    clk_div/AR[0]
    SLICE_X58Y26         FDCE                                         f  clk_div/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.849     1.976    clk_div/CLK
    SLICE_X58Y26         FDCE                                         r  clk_div/counter_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div/counter_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.696ns  (logic 0.210ns (12.357%)  route 1.486ns (87.643%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=66, routed)          1.486     1.696    clk_div/AR[0]
    SLICE_X58Y26         FDCE                                         f  clk_div/counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.849     1.976    clk_div/CLK
    SLICE_X58Y26         FDCE                                         r  clk_div/counter_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div/counter_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.804ns  (logic 0.210ns (11.613%)  route 1.595ns (88.387%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=66, routed)          1.595     1.804    clk_div/AR[0]
    SLICE_X60Y25         FDCE                                         f  clk_div/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.848     1.975    clk_div/CLK
    SLICE_X60Y25         FDCE                                         r  clk_div/counter_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div/counter_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.804ns  (logic 0.210ns (11.613%)  route 1.595ns (88.387%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=66, routed)          1.595     1.804    clk_div/AR[0]
    SLICE_X60Y25         FDCE                                         f  clk_div/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.848     1.975    clk_div/CLK
    SLICE_X60Y25         FDCE                                         r  clk_div/counter_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div/counter_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.810ns  (logic 0.210ns (11.576%)  route 1.601ns (88.424%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=66, routed)          1.601     1.810    clk_div/AR[0]
    SLICE_X58Y27         FDCE                                         f  clk_div/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.851     1.978    clk_div/CLK
    SLICE_X58Y27         FDCE                                         r  clk_div/counter_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div/counter_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.810ns  (logic 0.210ns (11.576%)  route 1.601ns (88.424%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=66, routed)          1.601     1.810    clk_div/AR[0]
    SLICE_X58Y27         FDCE                                         f  clk_div/counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.851     1.978    clk_div/CLK
    SLICE_X58Y27         FDCE                                         r  clk_div/counter_reg[11]/C





