
---------- Begin Simulation Statistics ----------
final_tick                               967408240000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  84166                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739328                       # Number of bytes of host memory used
host_op_rate                                    84441                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 13181.55                       # Real time elapsed on the host
host_tick_rate                               73391108                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1109440424                       # Number of instructions simulated
sim_ops                                    1113067003                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.967408                       # Number of seconds simulated
sim_ticks                                967408240000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.723699                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              139713880                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           159265833                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         19797793                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        213650389                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          18422895                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       18504867                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           81972                       # Number of indirect misses.
system.cpu0.branchPred.lookups              273223227                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1851201                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        906057                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         11952661                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 252652266                       # Number of branches committed
system.cpu0.commit.bw_lim_events             31798293                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        2725553                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       58736990                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1016640987                       # Number of instructions committed
system.cpu0.commit.committedOps            1017549586                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1735718089                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.586241                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.390575                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1261299829     72.67%     72.67% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    276013212     15.90%     88.57% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     72479649      4.18%     92.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     60375778      3.48%     96.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     19838621      1.14%     97.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      6589757      0.38%     97.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      2500521      0.14%     97.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4822429      0.28%     98.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     31798293      1.83%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1735718089                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        65                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            20546806                       # Number of function calls committed.
system.cpu0.commit.int_insts                983068368                       # Number of committed integer instructions.
system.cpu0.commit.loads                    316459109                       # Number of loads committed
system.cpu0.commit.membars                    1814510                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1814519      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       563660795     55.39%     55.57% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        8030469      0.79%     56.36% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1811041      0.18%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             6      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            16      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      317365154     31.19%     87.73% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     124867543     12.27%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           12      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           23      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1017549586                       # Class of committed instruction
system.cpu0.commit.refs                     442232732                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1016640987                       # Number of Instructions Simulated
system.cpu0.committedOps                   1017549586                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.885127                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.885127                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            196998176                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              7849120                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           138597894                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1105409435                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               745369389                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                793334262                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              11965095                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             16306200                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              4137478                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  273223227                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                203467039                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1002562486                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4759486                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          270                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1132031991                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  39                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           70                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               39620474                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.142564                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         729431298                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         158136775                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.590678                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1751804400                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.646729                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.878274                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               930897055     53.14%     53.14% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               620591995     35.43%     88.57% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               121111041      6.91%     95.48% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                59623183      3.40%     98.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                10879192      0.62%     99.50% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 6466352      0.37%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  328777      0.02%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1816883      0.10%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   89922      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1751804400                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       56                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      33                       # number of floating regfile writes
system.cpu0.idleCycles                      164692692                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            12029395                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               261135067                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.556486                       # Inst execution rate
system.cpu0.iew.exec_refs                   472321043                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 129842189                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              158426304                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            342456358                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            911638                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          7193360                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           131883977                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1076276930                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            342478854                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          5124007                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1066504456                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1011411                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              1890147                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              11965095                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              3974573                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       165644                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        20596224                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        45402                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        13793                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4053029                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     25997249                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      6110354                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         13793                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1106039                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      10923356                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                445938051                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1057479422                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.849459                       # average fanout of values written-back
system.cpu0.iew.wb_producers                378806162                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.551777                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1057543970                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1300057215                       # number of integer regfile reads
system.cpu0.int_regfile_writes              675177722                       # number of integer regfile writes
system.cpu0.ipc                              0.530468                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.530468                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1816205      0.17%      0.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            584857655     54.58%     54.75% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             8037067      0.75%     55.50% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1811527      0.17%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  6      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 16      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.67% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           344990212     32.19%     87.86% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          130115722     12.14%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             23      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            23      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1071628464                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     79                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                155                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           67                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                91                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1365982                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001275                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 309311     22.64%     22.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     22.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     22.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     22.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     22.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     22.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     22.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     22.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     22.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     22.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     22.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     22.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     22.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     22.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     22.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     22.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     22.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     22.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     22.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     22.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     22.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     22.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     22.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     22.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     22.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     22.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     22.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     22.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     22.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     22.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     22.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     22.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     22.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     22.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     22.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     22.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     22.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     22.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     22.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     22.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     22.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     22.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     22.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                914468     66.95%     89.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               142200     10.41%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1071178162                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        3896517791                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1057479355                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1135016867                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1073550554                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1071628464                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            2726376                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       58727340                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            90637                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           823                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     21744692                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1751804400                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.611728                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.807059                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          961912992     54.91%     54.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          566233629     32.32%     87.23% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          181060930     10.34%     97.57% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           32610761      1.86%     99.43% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5688555      0.32%     99.75% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            3474321      0.20%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             550646      0.03%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             169537      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             103029      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1751804400                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.559160                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         11286871                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2185926                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           342456358                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          131883977                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1709                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    30                       # number of misc regfile writes
system.cpu0.numCycles                      1916497092                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    18319915                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              168832150                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            647580115                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               6785083                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               761493704                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               7742710                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                12831                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1336599249                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1095415537                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          703490258                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                780769551                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              14091219                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              11965095                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             28427273                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                55910138                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               56                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1336599193                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        316627                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5163                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 14268744                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5159                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2780184987                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2168673346                       # The number of ROB writes
system.cpu0.timesIdled                       22565913                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1665                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            87.391081                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                8217947                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             9403645                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1917066                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         14453256                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            229407                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         234831                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            5424                       # Number of indirect misses.
system.cpu1.branchPred.lookups               15967722                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        13642                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        905797                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1313104                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   8767018                       # Number of branches committed
system.cpu1.commit.bw_lim_events               921698                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2718087                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       20356928                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            37203587                       # Number of instructions committed
system.cpu1.commit.committedOps              38109574                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    213303581                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.178664                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.830284                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    197576321     92.63%     92.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      7608496      3.57%     96.19% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2610838      1.22%     97.42% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2593185      1.22%     98.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       859721      0.40%     99.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       191553      0.09%     99.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       862769      0.40%     99.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        79000      0.04%     99.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       921698      0.43%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    213303581                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              377864                       # Number of function calls committed.
system.cpu1.commit.int_insts                 35819324                       # Number of committed integer instructions.
system.cpu1.commit.loads                     10299587                       # Number of loads committed
system.cpu1.commit.membars                    1811671                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1811671      4.75%      4.75% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        22365936     58.69%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.44% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       11205384     29.40%     92.85% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       2726442      7.15%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         38109574                       # Class of committed instruction
system.cpu1.commit.refs                      13931838                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   37203587                       # Number of Instructions Simulated
system.cpu1.committedOps                     38109574                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.841253                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.841253                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            174653449                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               610212                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             7453492                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              65559315                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                11371998                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 26975860                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1314293                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1445488                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2464488                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   15967722                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  8248012                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    204817247                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               344024                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           28                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      75879868                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3836510                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.073477                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          10044556                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           8447354                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.349169                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         216780088                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.363369                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.878172                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               172279160     79.47%     79.47% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                24594257     11.35%     90.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                11820069      5.45%     96.27% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 4760009      2.20%     98.47% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  975943      0.45%     98.92% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1787130      0.82%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  544836      0.25%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    1139      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   17545      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           216780088                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         535474                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1354695                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                10977703                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.203587                       # Inst execution rate
system.cpu1.iew.exec_refs                    15066030                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   3883533                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              149313938                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             16349324                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1798323                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1363408                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             5890547                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           58460063                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             11182497                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           845037                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             44242627                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                981384                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents               792738                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1314293                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              2635006                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        29685                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          297800                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         8162                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1661                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         4569                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      6049737                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      2258296                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1661                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       242511                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1112184                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 24990271                       # num instructions consuming a value
system.cpu1.iew.wb_count                     43750553                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.803066                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 20068838                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.201323                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      43770085                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                56560920                       # number of integer regfile reads
system.cpu1.int_regfile_writes               28214590                       # number of integer regfile writes
system.cpu1.ipc                              0.171196                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.171196                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1811882      4.02%      4.02% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             28008077     62.12%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  47      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     66.14% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            12247357     27.16%     93.30% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3020203      6.70%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              45087664                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1062756                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.023571                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 216801     20.40%     20.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     20.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     20.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     20.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     20.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     20.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     20.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     20.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     20.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     20.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     20.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     20.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     20.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     20.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     20.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     20.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     20.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     20.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     20.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     20.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     20.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     20.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     20.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     20.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     20.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     20.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     20.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     20.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     20.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     20.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     20.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     20.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     20.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     20.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     20.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     20.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     20.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     20.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     20.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     20.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     20.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     20.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     20.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                748030     70.39%     90.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                97922      9.21%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              44338523                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         308069503                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     43750541                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         78811703                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  53066664                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 45087664                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            5393399                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       20350488                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            51358                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       2675312                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     14601530                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    216780088                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.207988                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.656332                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          188267031     86.85%     86.85% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           19217823      8.87%     95.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            5126973      2.37%     98.08% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2233644      1.03%     99.11% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1270121      0.59%     99.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             297115      0.14%     99.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             260909      0.12%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              68326      0.03%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              38146      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      216780088                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.207476                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         11169352                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1680156                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            16349324                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            5890547                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    211                       # number of misc regfile reads
system.cpu1.numCycles                       217315562                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1717492903                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              158488843                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             24988864                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               5146230                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                13338770                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                853291                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                17286                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             78136545                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              62436915                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           41055459                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 26415836                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              10282525                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1314293                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             17200273                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                16066595                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        78136533                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         22073                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               791                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 12384707                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           781                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   270847254                       # The number of ROB reads
system.cpu1.rob.rob_writes                  120414649                       # The number of ROB writes
system.cpu1.timesIdled                          32859                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            81.890293                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                3958752                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             4834214                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           431641                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          7269625                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            162705                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         166236                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            3531                       # Number of indirect misses.
system.cpu2.branchPred.lookups                7920509                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         4271                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        905829                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           317967                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   6448558                       # Number of branches committed
system.cpu2.commit.bw_lim_events               776534                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        2718170                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        3386146                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            28908007                       # Number of instructions committed
system.cpu2.commit.committedOps              29814034                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    202926701                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.146920                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.775767                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    191115951     94.18%     94.18% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      5696961      2.81%     96.99% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1792543      0.88%     97.87% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1928936      0.95%     98.82% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       529812      0.26%     99.08% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       167320      0.08%     99.16% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       853449      0.42%     99.59% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        65195      0.03%     99.62% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       776534      0.38%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    202926701                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              280383                       # Number of function calls committed.
system.cpu2.commit.int_insts                 27817761                       # Number of committed integer instructions.
system.cpu2.commit.loads                      8347163                       # Number of loads committed
system.cpu2.commit.membars                    1811715                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1811715      6.08%      6.08% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        16923671     56.76%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             43      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              86      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        9252992     31.04%     93.88% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       1825515      6.12%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         29814034                       # Class of committed instruction
system.cpu2.commit.refs                      11078519                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   28908007                       # Number of Instructions Simulated
system.cpu2.committedOps                     29814034                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              7.052698                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        7.052698                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            186789314                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               118157                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             3784451                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              34556313                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 4201198                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 10183041                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                318618                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               281383                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2070396                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    7920509                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  4010472                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    198553550                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                40524                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           28                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      34837076                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                 864584                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.038849                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           4576694                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           4121457                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.170871                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         203562567                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.175592                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.609900                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               182522869     89.66%     89.66% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                12022094      5.91%     95.57% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 5234053      2.57%     98.14% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 2490856      1.22%     99.36% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  895556      0.44%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  189587      0.09%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  204592      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                     146      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    2814      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           203562567                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         316870                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              353654                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 6949152                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.157914                       # Inst execution rate
system.cpu2.iew.exec_refs                    11836650                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   2810929                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              161679614                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              9112972                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            906643                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           320932                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             2881655                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           33195882                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              9025721                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           318272                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             32195362                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents               1055497                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents               795109                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                318618                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              2841256                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        22363                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          201580                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses         6420                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          656                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads         4247                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads       765809                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       150299                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           656                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       121177                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        232477                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 18980664                       # num instructions consuming a value
system.cpu2.iew.wb_count                     31888566                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.852273                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 16176703                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.156409                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      31900359                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                40118282                       # number of integer regfile reads
system.cpu2.int_regfile_writes               21391116                       # number of integer regfile writes
system.cpu2.ipc                              0.141790                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.141790                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1811934      5.57%      5.57% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             18770512     57.73%     63.30% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  46      0.00%     63.30% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   86      0.00%     63.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     63.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     63.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     63.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     63.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     63.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     63.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     63.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     63.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     63.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     63.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     63.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     63.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     63.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     63.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     63.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     63.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     63.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     63.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     63.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     63.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     63.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     63.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     63.30% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            10012677     30.80%     94.10% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            1918367      5.90%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              32513634                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    1034554                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.031819                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 211122     20.41%     20.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     20.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     20.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     20.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     20.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     20.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     20.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     20.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     20.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     20.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     20.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     20.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     20.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     20.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     20.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     20.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     20.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     20.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     20.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     20.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     20.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     20.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     20.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     20.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     20.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     20.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     20.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     20.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     20.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     20.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     20.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     20.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     20.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     20.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     20.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     20.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     20.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     20.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     20.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     20.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     20.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     20.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     20.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                729019     70.47%     90.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                94410      9.13%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              31736239                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         269687806                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     31888554                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         36578191                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  30477438                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 32513634                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            2718444                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        3381847                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            63444                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           274                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      1466893                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    203562567                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.159723                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.608176                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          184438057     90.61%     90.61% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           11861653      5.83%     96.43% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            3986077      1.96%     98.39% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            1447850      0.71%     99.10% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1262400      0.62%     99.72% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             227846      0.11%     99.83% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             255009      0.13%     99.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              52007      0.03%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              31668      0.02%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      203562567                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.159475                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          5719419                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          572477                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             9112972                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            2881655                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    219                       # number of misc regfile reads
system.cpu2.numCycles                       203879437                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  1730929680                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              170522629                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             19866825                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               5696133                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 4992026                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                641310                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 8436                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             42671916                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              34096453                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           22847566                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 10988157                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents              10215831                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                318618                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             16720368                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 2980741                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        42671904                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         20769                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               823                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 11903110                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           823                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   235349281                       # The number of ROB reads
system.cpu2.rob.rob_writes                   67039538                       # The number of ROB writes
system.cpu2.timesIdled                          15604                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            91.449620                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                5246483                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             5737020                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1344142                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         10145611                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            200282                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         446682                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses          246400                       # Number of indirect misses.
system.cpu3.branchPred.lookups               11228992                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1122                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        905782                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           739218                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   5864161                       # Number of branches committed
system.cpu3.commit.bw_lim_events               601828                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        2718033                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       15892841                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            26687843                       # Number of instructions committed
system.cpu3.commit.committedOps              27593809                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    169945981                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.162368                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.787684                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    158274787     93.13%     93.13% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      5858029      3.45%     96.58% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      2018292      1.19%     97.77% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      1743007      1.03%     98.79% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       475857      0.28%     99.07% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       155860      0.09%     99.16% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       755424      0.44%     99.61% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        62897      0.04%     99.65% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       601828      0.35%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    169945981                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              240665                       # Number of function calls committed.
system.cpu3.commit.int_insts                 25659502                       # Number of committed integer instructions.
system.cpu3.commit.loads                      7863734                       # Number of loads committed
system.cpu3.commit.membars                    1811645                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1811645      6.57%      6.57% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        15431030     55.92%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             43      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              86      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        8769516     31.78%     94.27% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       1581477      5.73%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         27593809                       # Class of committed instruction
system.cpu3.commit.refs                      10351005                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   26687843                       # Number of Instructions Simulated
system.cpu3.committedOps                     27593809                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.468032                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.468032                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            146248543                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               606298                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             4621417                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              48424523                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 6380261                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 16995346                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                739593                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               992195                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2055569                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   11228992                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  5575823                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    164607618                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                45029                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           33                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      55574269                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                2689034                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.065051                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           6467142                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           5446765                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.321950                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         172419312                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.335035                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.855939                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               140585757     81.54%     81.54% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                16455265      9.54%     91.08% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 9291748      5.39%     96.47% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 3793910      2.20%     98.67% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  937521      0.54%     99.21% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  535731      0.31%     99.52% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  818824      0.47%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      47      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     509      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           172419312                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         198510                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              773411                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 7534255                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.189612                       # Inst execution rate
system.cpu3.iew.exec_refs                    11193664                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   2536713                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              123815206                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             12119984                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1586476                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           814746                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             3859812                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           43480229                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              8656951                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           670382                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             32730342                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                847977                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents               917258                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                739593                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2653954                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        20415                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          162338                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses         4087                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          244                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads         1526                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      4256250                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      1372541                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           244                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       201055                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        572356                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 18943575                       # num instructions consuming a value
system.cpu3.iew.wb_count                     32425432                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.848301                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 16069862                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.187845                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      32431769                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                40790218                       # number of integer regfile reads
system.cpu3.int_regfile_writes               21602800                       # number of integer regfile writes
system.cpu3.ipc                              0.154607                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.154607                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1811846      5.42%      5.42% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             20331449     60.87%     66.30% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  45      0.00%     66.30% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   88      0.00%     66.30% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     66.30% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     66.30% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     66.30% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     66.30% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     66.30% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     66.30% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     66.30% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     66.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     66.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     66.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     66.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     66.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     66.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     66.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     66.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     66.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     66.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     66.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     66.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     66.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     66.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     66.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     66.30% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             9622032     28.81%     95.10% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            1635252      4.90%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              33400724                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     986633                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.029539                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 176533     17.89%     17.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     17.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     17.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     17.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     17.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     17.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     17.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     17.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     17.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     17.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     17.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     17.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     17.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     17.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     17.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     17.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     17.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     17.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     17.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     17.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     17.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     17.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     17.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     17.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     17.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     17.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     17.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     17.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     17.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     17.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     17.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     17.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     17.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     17.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     17.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     17.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     17.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     17.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     17.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     17.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     17.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     17.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     17.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                717727     72.75%     90.64% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                92370      9.36%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              32575496                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         240315720                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     32425420                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         59366825                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  38733239                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 33400724                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            4746990                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       15886419                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           108354                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved       2028957                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     10659719                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    172419312                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.193718                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.651369                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          151979624     88.15%     88.15% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           13442279      7.80%     95.94% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            3781342      2.19%     98.13% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            1388687      0.81%     98.94% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1296753      0.75%     99.69% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             242784      0.14%     99.83% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             214441      0.12%     99.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              45094      0.03%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              28308      0.02%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      172419312                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.193495                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          9018796                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         1174273                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            12119984                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            3859812                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    201                       # number of misc regfile reads
system.cpu3.numCycles                       172617822                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  1762191335                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              131396507                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             18456922                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               4825764                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 8093685                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                776423                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 2805                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             56464798                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              46083265                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           31431065                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 16669981                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               9517369                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                739593                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             15497444                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                12974143                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        56464786                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         22102                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               758                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 10845537                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           756                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   212829672                       # The number of ROB reads
system.cpu3.rob.rob_writes                   89449704                       # The number of ROB writes
system.cpu3.timesIdled                           4433                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4346640                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       8651467                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       641447                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        64762                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     63893693                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      4655807                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    128152502                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        4720569                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 967408240000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1676777                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2793516                       # Transaction distribution
system.membus.trans_dist::WritebackClean            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1511187                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              942                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            587                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2668407                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2668382                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1676777                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            49                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     12996625                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               12996625                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    456875264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               456875264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1351                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4346762                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4346762    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4346762                       # Request fanout histogram
system.membus.respLayer1.occupancy        23317996250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         21279646007                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                273                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          137                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    6314368321.167883                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   37466539571.920143                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          133     97.08%     97.08% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.73%     97.81% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.73%     98.54% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.73%     99.27% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::3e+11-3.5e+11            1      0.73%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        76000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 349336790500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            137                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   102339780000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 865068460000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 967408240000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      3989233                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         3989233                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      3989233                       # number of overall hits
system.cpu2.icache.overall_hits::total        3989233                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        21239                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         21239                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        21239                       # number of overall misses
system.cpu2.icache.overall_misses::total        21239                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    448771999                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    448771999                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    448771999                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    448771999                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      4010472                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      4010472                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      4010472                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      4010472                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.005296                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.005296                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.005296                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.005296                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 21129.619992                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 21129.619992                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 21129.619992                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 21129.619992                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          469                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    93.800000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        19289                       # number of writebacks
system.cpu2.icache.writebacks::total            19289                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1918                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1918                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1918                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1918                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        19321                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        19321                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        19321                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        19321                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    399768500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    399768500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    399768500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    399768500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.004818                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.004818                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.004818                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.004818                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 20690.880389                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 20690.880389                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 20690.880389                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 20690.880389                       # average overall mshr miss latency
system.cpu2.icache.replacements                 19289                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      3989233                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        3989233                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        21239                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        21239                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    448771999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    448771999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      4010472                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      4010472                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.005296                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.005296                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 21129.619992                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 21129.619992                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1918                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1918                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        19321                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        19321                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    399768500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    399768500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.004818                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.004818                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 20690.880389                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 20690.880389                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 967408240000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           30.277457                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            3621100                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            19289                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           187.728757                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        400204500                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    30.277457                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.946171                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.946171                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          8040265                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         8040265                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 967408240000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      8164413                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         8164413                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      8164413                       # number of overall hits
system.cpu2.dcache.overall_hits::total        8164413                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2381306                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2381306                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2381306                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2381306                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 308051655937                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 308051655937                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 308051655937                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 308051655937                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     10545719                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     10545719                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     10545719                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     10545719                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.225808                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.225808                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.225808                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.225808                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 129362.482578                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 129362.482578                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 129362.482578                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 129362.482578                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1513896                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       270167                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            21079                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           3525                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    71.820105                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    76.643121                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       982198                       # number of writebacks
system.cpu2.dcache.writebacks::total           982198                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1795046                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1795046                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1795046                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1795046                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       586260                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       586260                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       586260                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       586260                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  65295015444                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  65295015444                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  65295015444                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  65295015444                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.055592                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.055592                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.055592                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.055592                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 111375.525269                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 111375.525269                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 111375.525269                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 111375.525269                       # average overall mshr miss latency
system.cpu2.dcache.replacements                982198                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      7305198                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        7305198                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      1415401                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1415401                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 142962425500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 142962425500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      8720599                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8720599                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.162305                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.162305                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 101004.892253                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 101004.892253                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      1129550                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1129550                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       285851                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       285851                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  28527114000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  28527114000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.032779                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.032779                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 99797.146066                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 99797.146066                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       859215                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        859215                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       965905                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       965905                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 165089230437                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 165089230437                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      1825120                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1825120                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.529228                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.529228                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 170916.633041                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 170916.633041                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       665496                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       665496                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       300409                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       300409                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  36767901444                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  36767901444                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.164597                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.164597                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 122392.809283                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 122392.809283                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          317                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          317                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          218                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          218                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      2501500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      2501500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          535                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          535                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.407477                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.407477                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 11474.770642                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 11474.770642                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          107                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          107                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          111                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          111                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      1674000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      1674000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.207477                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.207477                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 15081.081081                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15081.081081                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          199                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          199                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          163                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          163                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1039500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1039500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          362                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          362                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.450276                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.450276                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  6377.300613                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  6377.300613                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          156                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          156                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       908500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       908500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.430939                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.430939                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  5823.717949                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5823.717949                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       266500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       266500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       241500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       241500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       495761                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         495761                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       410068                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       410068                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  40123619500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  40123619500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       905829                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       905829                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.452699                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.452699                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 97846.258425                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 97846.258425                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       410068                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       410068                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  39713551500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  39713551500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.452699                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.452699                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 96846.258425                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 96846.258425                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 967408240000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           28.692723                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            9656037                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           996181                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             9.693055                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        400216000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    28.692723                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.896648                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.896648                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         23901098                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        23901098                       # Number of data accesses
system.cpu3.numPwrStateTransitions                227                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          114                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    7725374403.508772                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   40977249589.003151                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          110     96.49%     96.49% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.88%     97.37% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.88%     98.25% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.88%     99.12% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::3e+11-3.5e+11            1      0.88%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        31500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 349336826000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            114                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    86715558000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 880692682000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 967408240000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      5569338                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         5569338                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      5569338                       # number of overall hits
system.cpu3.icache.overall_hits::total        5569338                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         6485                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          6485                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         6485                       # number of overall misses
system.cpu3.icache.overall_misses::total         6485                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    246463999                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    246463999                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    246463999                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    246463999                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      5575823                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      5575823                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      5575823                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      5575823                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.001163                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001163                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.001163                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001163                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 38005.242714                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 38005.242714                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 38005.242714                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 38005.242714                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          639                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    91.285714                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         5677                       # number of writebacks
system.cpu3.icache.writebacks::total             5677                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          776                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          776                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          776                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          776                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         5709                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         5709                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         5709                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         5709                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    202549499                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    202549499                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    202549499                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    202549499                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.001024                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.001024                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.001024                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.001024                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 35478.980382                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 35478.980382                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 35478.980382                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 35478.980382                       # average overall mshr miss latency
system.cpu3.icache.replacements                  5677                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      5569338                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        5569338                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         6485                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         6485                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    246463999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    246463999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      5575823                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      5575823                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.001163                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001163                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 38005.242714                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 38005.242714                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          776                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          776                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         5709                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         5709                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    202549499                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    202549499                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.001024                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.001024                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 35478.980382                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 35478.980382                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 967408240000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.136349                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            5406781                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             5677                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           952.401092                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        406778500                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.136349                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.973011                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.973011                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         11157355                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        11157355                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 967408240000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      7775849                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         7775849                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      7775849                       # number of overall hits
system.cpu3.dcache.overall_hits::total        7775849                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      2208863                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2208863                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      2208863                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2208863                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 286093260133                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 286093260133                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 286093260133                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 286093260133                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      9984712                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      9984712                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      9984712                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      9984712                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.221225                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.221225                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.221225                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.221225                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 129520.599572                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 129520.599572                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 129520.599572                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 129520.599572                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      1464335                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       199034                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            19610                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           2686                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    74.672871                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    74.100521                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       811506                       # number of writebacks
system.cpu3.dcache.writebacks::total           811506                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      1685836                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1685836                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      1685836                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1685836                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       523027                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       523027                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       523027                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       523027                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  57853131526                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  57853131526                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  57853131526                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  57853131526                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.052383                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.052383                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.052383                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.052383                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 110612.131928                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 110612.131928                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 110612.131928                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 110612.131928                       # average overall mshr miss latency
system.cpu3.dcache.replacements                811506                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      7070590                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        7070590                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      1333038                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1333038                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 137954725000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 137954725000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      8403628                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8403628                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.158626                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.158626                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 103488.966556                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 103488.966556                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      1056057                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1056057                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       276981                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       276981                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  28026415500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  28026415500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.032960                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.032960                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 101185.335817                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 101185.335817                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       705259                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        705259                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       875825                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       875825                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 148138535133                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 148138535133                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      1581084                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1581084                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.553940                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.553940                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 169141.706543                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 169141.706543                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       629779                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       629779                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       246046                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       246046                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  29826716026                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  29826716026                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.155619                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.155619                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 121224.145184                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 121224.145184                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          322                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          322                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          178                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          178                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      4108500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      4108500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          500                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          500                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.356000                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.356000                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 23081.460674                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 23081.460674                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data           82                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           82                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           96                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           96                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      2291000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      2291000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.192000                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.192000                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 23864.583333                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23864.583333                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          214                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          214                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          165                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          165                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1409000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1409000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          379                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          379                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.435356                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.435356                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  8539.393939                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  8539.393939                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          159                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          159                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1261000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1261000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.419525                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.419525                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  7930.817610                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7930.817610                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       101500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       101500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data        90500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        90500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       607329                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         607329                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       298453                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       298453                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  28889138000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  28889138000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       905782                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       905782                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.329498                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.329498                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 96796.272780                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 96796.272780                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       298453                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       298453                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  28590685000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  28590685000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.329498                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.329498                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 95796.272780                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 95796.272780                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 967408240000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           28.635914                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            9204528                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           821291                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            11.207389                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        406790000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    28.635914                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.894872                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.894872                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         22604064                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        22604064                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 42                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           21                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    436188952.380952                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1053354081.111700                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           21    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        19000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   3865294000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             21                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   958248272000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   9159968000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 967408240000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    173498145                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       173498145                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    173498145                       # number of overall hits
system.cpu0.icache.overall_hits::total      173498145                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     29968894                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      29968894                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     29968894                       # number of overall misses
system.cpu0.icache.overall_misses::total     29968894                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 403941323492                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 403941323492                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 403941323492                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 403941323492                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    203467039                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    203467039                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    203467039                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    203467039                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.147291                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.147291                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.147291                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.147291                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13478.686384                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13478.686384                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13478.686384                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13478.686384                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3343                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               63                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    53.063492                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     26443816                       # number of writebacks
system.cpu0.icache.writebacks::total         26443816                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3525043                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3525043                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3525043                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3525043                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     26443851                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     26443851                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     26443851                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     26443851                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 348069000995                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 348069000995                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 348069000995                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 348069000995                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.129966                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.129966                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.129966                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.129966                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 13162.568530                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13162.568530                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 13162.568530                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13162.568530                       # average overall mshr miss latency
system.cpu0.icache.replacements              26443816                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    173498145                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      173498145                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     29968894                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     29968894                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 403941323492                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 403941323492                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    203467039                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    203467039                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.147291                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.147291                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13478.686384                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13478.686384                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3525043                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3525043                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     26443851                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     26443851                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 348069000995                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 348069000995                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.129966                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.129966                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 13162.568530                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13162.568530                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 967408240000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999935                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          199941701                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         26443817                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.561000                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999935                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        433377927                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       433377927                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 967408240000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    396344086                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       396344086                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    396344086                       # number of overall hits
system.cpu0.dcache.overall_hits::total      396344086                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     45603741                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      45603741                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     45603741                       # number of overall misses
system.cpu0.dcache.overall_misses::total     45603741                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1131546557301                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1131546557301                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1131546557301                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1131546557301                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    441947827                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    441947827                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    441947827                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    441947827                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.103188                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.103188                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.103188                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.103188                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 24812.581874                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 24812.581874                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 24812.581874                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 24812.581874                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      9403403                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       441357                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           223119                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           5658                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    42.145236                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    78.005832                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     34710176                       # number of writebacks
system.cpu0.dcache.writebacks::total         34710176                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     11227688                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     11227688                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     11227688                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     11227688                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     34376053                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     34376053                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     34376053                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     34376053                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 566760345398                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 566760345398                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 566760345398                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 566760345398                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.077783                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.077783                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.077783                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.077783                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 16487.068640                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16487.068640                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 16487.068640                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16487.068640                       # average overall mshr miss latency
system.cpu0.dcache.replacements              34710176                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    281901599                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      281901599                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     35181974                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     35181974                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 707382545500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 707382545500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    317083573                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    317083573                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.110955                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.110955                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 20106.391571                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 20106.391571                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      6249238                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      6249238                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     28932736                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     28932736                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 417304197500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 417304197500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.091246                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.091246                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 14423.253905                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14423.253905                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    114442487                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     114442487                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     10421767                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     10421767                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 424164011801                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 424164011801                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    124864254                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    124864254                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.083465                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.083465                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 40699.817200                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 40699.817200                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      4978450                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      4978450                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      5443317                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      5443317                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 149456147898                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 149456147898                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.043594                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.043594                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 27456.815008                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 27456.815008                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1964                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1964                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1424                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1424                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    100614000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    100614000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3388                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3388                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.420307                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.420307                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 70655.898876                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 70655.898876                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1399                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1399                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           25                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           25                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1070000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1070000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.007379                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.007379                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        42800                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        42800                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3112                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3112                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          199                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          199                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1168000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1168000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3311                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3311                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.060103                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.060103                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5869.346734                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5869.346734                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          199                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          199                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       970000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       970000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.060103                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.060103                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4874.371859                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4874.371859                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data         5500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total         5500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       557274                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         557274                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       348783                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       348783                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  34118406500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  34118406500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       906057                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       906057                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.384946                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.384946                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 97821.300063                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 97821.300063                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       348783                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       348783                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  33769623500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  33769623500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.384946                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.384946                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 96821.300063                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 96821.300063                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 967408240000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.945672                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          431631127                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         34724601                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.430125                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.945672                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998302                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998302                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        920445799                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       920445799                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 967408240000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            26214683                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            33076037                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               39551                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              120735                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               17408                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              114411                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                4057                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              115583                       # number of demand (read+write) hits
system.l2.demand_hits::total                 59702465                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           26214683                       # number of overall hits
system.l2.overall_hits::.cpu0.data           33076037                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              39551                       # number of overall hits
system.l2.overall_hits::.cpu1.data             120735                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              17408                       # number of overall hits
system.l2.overall_hits::.cpu2.data             114411                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               4057                       # number of overall hits
system.l2.overall_hits::.cpu3.data             115583                       # number of overall hits
system.l2.overall_hits::total                59702465                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            229167                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1633685                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2455                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            913695                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              1913                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            867861                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1652                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            696209                       # number of demand (read+write) misses
system.l2.demand_misses::total                4346637                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           229167                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1633685                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2455                       # number of overall misses
system.l2.overall_misses::.cpu1.data           913695                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             1913                       # number of overall misses
system.l2.overall_misses::.cpu2.data           867861                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1652                       # number of overall misses
system.l2.overall_misses::.cpu3.data           696209                       # number of overall misses
system.l2.overall_misses::total               4346637                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  18581277000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 163690392000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    227052000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 105884795000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    169176000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 101635380000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    146538000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  83314741500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     473649351500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  18581277000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 163690392000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    227052000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 105884795000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    169176000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 101635380000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    146538000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  83314741500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    473649351500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        26443850                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        34709722                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           42006                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1034430                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           19321                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          982272                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            5709                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          811792                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             64049102                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       26443850                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       34709722                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          42006                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1034430                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          19321                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         982272                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           5709                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         811792                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            64049102                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.008666                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.047067                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.058444                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.883284                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.099011                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.883524                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.289368                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.857620                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.067864                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.008666                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.047067                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.058444                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.883284                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.099011                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.883524                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.289368                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.857620                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.067864                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81081.818063                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 100197.034312                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 92485.539715                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 115886.367989                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 88434.918975                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 117110.205436                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 88703.389831                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 119669.153228                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 108969.152819                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81081.818063                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 100197.034312                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 92485.539715                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 115886.367989                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 88434.918975                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 117110.205436                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 88703.389831                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 119669.153228                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 108969.152819                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2793516                       # number of writebacks
system.l2.writebacks::total                   2793516                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             38                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data             82                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            298                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            160                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            341                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data            173                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            255                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data            128                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                1475                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            38                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data            82                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           298                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           160                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           341                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data           173                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           255                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data           128                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               1475                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       229129                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1633603                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2157                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       913535                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         1572                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       867688                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         1397                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       696081                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4345162                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       229129                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1633603                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2157                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       913535                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         1572                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       867688                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         1397                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       696081                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4345162                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  16288430502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 147348431504                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    183841000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  96738413000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    130040500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  92946907501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    115008000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  76344734001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 430095806008                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  16288430502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 147348431504                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    183841000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  96738413000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    130040500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  92946907501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    115008000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  76344734001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 430095806008                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.008665                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.047065                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.051350                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.883129                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.081362                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.883348                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.244701                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.857462                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.067841                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.008665                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.047065                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.051350                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.883129                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.081362                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.883348                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.244701                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.857462                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.067841                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71088.472005                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 90198.433465                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 85229.949003                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 105894.588604                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 82722.964377                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 107120.194702                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 82324.982105                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 109677.945528                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 98982.686033                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71088.472005                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 90198.433465                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 85229.949003                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 105894.588604                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 82722.964377                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 107120.194702                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 82324.982105                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 109677.945528                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 98982.686033                       # average overall mshr miss latency
system.l2.replacements                        9018643                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8809118                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8809118                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8809118                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8809118                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     54985560                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         54985560                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            1                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              1                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     54985561                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     54985561                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.UpgradeReq_hits::.cpu0.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              21                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              23                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              29                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   75                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            36                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            35                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            29                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            32                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                132                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       239000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data        29000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       298500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           38                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           56                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           52                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           61                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              207                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.947368                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.625000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.557692                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.524590                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.637681                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  6638.888889                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data   871.428571                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data   906.250000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2261.363636                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           36                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           35                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           29                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           32                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           132                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       723000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       710500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       580000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       636500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2650000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.947368                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.625000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.557692                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.524590                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.637681                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20083.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20300                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data        20000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 19890.625000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20075.757576                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data             8                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            17                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 37                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           23                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           15                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           20                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               70                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        68500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data        86500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       155000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           33                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           23                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           37                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            107                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.857143                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.696970                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.652174                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.540541                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.654206                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  2978.260870                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data         4325                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  2214.285714                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           12                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           22                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           15                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           19                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           68                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       247000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       440000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       299500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       463500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1450000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.857143                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.652174                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.513514                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.635514                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20583.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 19966.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 24394.736842                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 21323.529412                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          4899992                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            52941                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            55155                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            59187                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               5067275                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         885853                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         664701                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         641722                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         476107                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2668383                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  92623127500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  76474118500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  74418881500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  56568238000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  300084365500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      5785845                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       717642                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       696877                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       535294                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           7735658                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.153107                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.926229                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.920854                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.889431                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.344946                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 104558.123639                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 115050.403866                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 115967.477350                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 118814.127917                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 112459.255474                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       885853                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       664701                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       641722                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       476107                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2668383                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  83764596003                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  69827108500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  68001661500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  51807168000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 273400534003                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.153107                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.926229                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.920854                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.889431                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.344946                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 94558.121949                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 105050.403866                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 105967.477350                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 108814.127917                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 102459.254913                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      26214683                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         39551                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         17408                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          4057                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           26275699                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       229167                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2455                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         1913                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1652                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           235187                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  18581277000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    227052000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    169176000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    146538000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  19124043000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     26443850                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        42006                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        19321                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         5709                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       26510886                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.008666                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.058444                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.099011                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.289368                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.008871                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81081.818063                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 92485.539715                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 88434.918975                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 88703.389831                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81314.201040                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           38                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          298                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          341                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          255                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           932                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       229129                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2157                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         1572                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         1397                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       234255                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  16288430502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    183841000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    130040500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    115008000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  16717320002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.008665                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.051350                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.081362                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.244701                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.008836                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71088.472005                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 85229.949003                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 82722.964377                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 82324.982105                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71363.770259                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     28176045                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        67794                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        59256                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        56396                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          28359491                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       747832                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       248994                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       226139                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       220102                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1443067                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  71067264500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  29410676500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  27216498500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  26746503500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 154440943000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     28923877                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       316788                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       285395                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       276498                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      29802558                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.025855                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.785996                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.792372                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.796035                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.048421                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 95031.055772                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 118118.012884                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 120352.962116                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 121518.675432                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 107022.711350                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data           82                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          160                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          173                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          128                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          543                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       747750                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       248834                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       225966                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       219974                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1442524                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  63583835501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  26911304500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  24945246001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  24537566001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 139977952003                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.025852                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.785491                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.791766                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.795572                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.048403                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 85033.547979                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 108149.627864                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 110393.802612                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 111547.573809                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 97036.827119                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            6                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 6                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           38                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            7                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              49                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           44                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            7                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            55                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.863636                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.890909                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           38                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           49                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       727000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       134000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data        38500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data        38500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       938000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.863636                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.890909                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19131.578947                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19142.857143                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        19250                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        19250                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19142.857143                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 967408240000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999899                       # Cycle average of tags in use
system.l2.tags.total_refs                   127836079                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   9018649                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     14.174637                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      40.571358                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.102018                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       18.867225                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.022460                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.918184                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.023011                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.809535                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.011421                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.674687                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.633927                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.032844                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.294800                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000351                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.014347                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000360                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.012649                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000178                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.010542                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           49                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1031771929                       # Number of tag accesses
system.l2.tags.data_accesses               1031771929                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 967408240000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      14664192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     104550464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        138048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      58466240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        100608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      55532032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         89408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      44549184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          278090176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     14664192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       138048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       100608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        89408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      14992256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    178785024                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       178785024                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         229128                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1633601                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2157                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         913535                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           1572                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         867688                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           1397                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         696081                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4345159                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2793516                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2793516                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         15158225                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        108072745                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           142699                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         60435954                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           103997                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         57402893                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst            92420                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         46050036                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             287458970                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     15158225                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       142699                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       103997                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst        92420                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         15497342                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      184808250                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            184808250                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      184808250                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        15158225                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       108072745                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          142699                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        60435954                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          103997                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        57402893                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst           92420                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        46050036                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            472267220                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2718048.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    229128.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1548048.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2157.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    907263.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      1572.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    858896.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      1397.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    684754.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004910059750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       168049                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       168049                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             9558923                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2557805                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4345159                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2793517                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4345159                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2793517                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 111944                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 75469                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            195045                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            207865                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            279708                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            356304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            247212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            365779                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            285727                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            273617                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            293282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            273117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           245442                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           221279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           223879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           260781                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           243752                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           260426                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            136388                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            145477                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            137523                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            137163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            159107                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            181673                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            211354                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            211324                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            208404                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            214579                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           178923                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           162134                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           158251                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           149505                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           181346                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           144878                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.26                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.92                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 171320873500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                21166075000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            250693654750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     40470.63                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59220.63                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1872930                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1547500                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 44.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                56.93                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4345159                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2793517                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1656204                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1104879                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  691699                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  327621                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   99794                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   65075                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   68209                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   72613                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   61410                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   44634                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  20990                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   8741                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   3107                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   2971                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   2847                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   2418                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  11777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  12392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  30255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  71799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 129623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 173129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 186690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 186934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 184339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 182949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 183310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 189471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 181808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 179821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 173672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 168107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 165449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 165437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   5208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   7245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   8168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   8372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   8244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   8371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   8631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   8775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   9161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   9107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   8597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   8289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   8249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   8529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   4444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      1                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3530800                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    125.998885                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    91.627608                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   163.214275                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2447362     69.31%     69.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       729858     20.67%     89.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       152681      4.32%     94.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        62957      1.78%     96.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        31938      0.90%     97.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        19161      0.54%     97.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        12926      0.37%     97.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        10014      0.28%     98.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        63903      1.81%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3530800                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       168049                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      25.190278                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    275.298892                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       168045    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::110592-114687            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        168049                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       168049                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.174027                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.163319                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.614747                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           154473     91.92%     91.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              950      0.57%     92.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            10323      6.14%     98.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1731      1.03%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              448      0.27%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               89      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               28      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        168049                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              270925760                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 7164416                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               173953856                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               278090176                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            178785088                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       280.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       179.81                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    287.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    184.81                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.59                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.40                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  967408136500                       # Total gap between requests
system.mem_ctrls.avgGap                     135516.47                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     14664192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     99075072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       138048                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     58064832                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       100608                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     54969344                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        89408                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     43824256                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    173953856                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 15158225.239015949890                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 102412888.275584667921                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 142698.805211748026                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 60021022.769043192267                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 103997.460265585498                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 56821248.493810638785                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 92420.134854340286                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 45300685.055153138936                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 179814321.201150804758                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       229128                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1633601                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2157                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       913535                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         1572                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       867688                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         1397                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       696081                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2793517                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   6851548000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  80496213000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     92985500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  58769257750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     63735500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  56893647750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     56313250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  47469954000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 23248370891750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29902.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     49275.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     43108.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     64331.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     40544.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     65569.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     40310.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     68196.02                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8322258.61                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    49.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          12515970180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           6652373145                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         14436780120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7297664400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     76365946800.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     206297967060                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     197760160320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       521326862025                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        538.890244                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 511870850250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  32303700000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 423233689750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          12694041780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           6747012855                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         15788374980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6890446980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     76365946800.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     357285868980                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      70612453440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       546384145815                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        564.791701                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 180036946500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  32303700000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 755067593500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                247                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          124                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    6922234991.935484                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   39324701075.658134                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          120     96.77%     96.77% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.81%     97.58% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.81%     98.39% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.81%     99.19% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::3e+11-3.5e+11            1      0.81%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        36000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 349337045500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            124                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   109051101000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 858357139000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 967408240000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      8201469                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         8201469                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      8201469                       # number of overall hits
system.cpu1.icache.overall_hits::total        8201469                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        46543                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         46543                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        46543                       # number of overall misses
system.cpu1.icache.overall_misses::total        46543                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    847009000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    847009000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    847009000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    847009000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      8248012                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      8248012                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      8248012                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      8248012                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.005643                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005643                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.005643                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005643                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 18198.418667                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 18198.418667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 18198.418667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 18198.418667                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          899                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   224.750000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        41974                       # number of writebacks
system.cpu1.icache.writebacks::total            41974                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         4537                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         4537                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         4537                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         4537                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        42006                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        42006                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        42006                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        42006                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    741887500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    741887500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    741887500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    741887500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.005093                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.005093                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.005093                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.005093                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 17661.465029                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 17661.465029                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 17661.465029                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 17661.465029                       # average overall mshr miss latency
system.cpu1.icache.replacements                 41974                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      8201469                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        8201469                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        46543                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        46543                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    847009000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    847009000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      8248012                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      8248012                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.005643                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005643                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 18198.418667                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 18198.418667                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         4537                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         4537                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        42006                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        42006                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    741887500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    741887500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.005093                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.005093                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 17661.465029                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 17661.465029                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 967408240000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           30.277733                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            8027571                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            41974                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           191.251036                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        393456500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    30.277733                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.946179                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.946179                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         16538030                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        16538030                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 967408240000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     10858225                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        10858225                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     10858225                       # number of overall hits
system.cpu1.dcache.overall_hits::total       10858225                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2618660                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2618660                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2618660                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2618660                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 325271175817                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 325271175817                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 325271175817                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 325271175817                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     13476885                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     13476885                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     13476885                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     13476885                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.194308                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.194308                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.194308                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.194308                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 124212.832448                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 124212.832448                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 124212.832448                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 124212.832448                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1959436                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       238864                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            29794                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3237                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    65.766127                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    73.791783                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1034278                       # number of writebacks
system.cpu1.dcache.writebacks::total          1034278                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1980537                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1980537                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1980537                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1980537                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       638123                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       638123                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       638123                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       638123                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  69434516295                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  69434516295                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  69434516295                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  69434516295                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.047349                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.047349                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.047349                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.047349                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 108810.552660                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 108810.552660                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 108810.552660                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 108810.552660                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1034278                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      9210988                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9210988                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1539851                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1539851                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 152751787000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 152751787000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     10750839                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10750839                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.143231                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.143231                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 99199.069910                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 99199.069910                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1222624                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1222624                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       317227                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       317227                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  30870157000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  30870157000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.029507                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.029507                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 97312.514382                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 97312.514382                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1647237                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1647237                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1078809                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1078809                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 172519388817                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 172519388817                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      2726046                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2726046                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.395741                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.395741                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 159916.527223                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 159916.527223                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       757913                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       757913                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       320896                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       320896                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  38564359295                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  38564359295                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.117715                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.117715                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 120177.126842                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 120177.126842                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          312                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          312                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          187                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          187                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      3651500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      3651500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          499                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          499                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.374749                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.374749                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 19526.737968                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 19526.737968                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           99                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           99                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           88                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           88                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2296000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2296000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.176353                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.176353                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 26090.909091                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 26090.909091                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          208                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          208                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          172                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          172                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1399500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1399500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          380                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          380                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.452632                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.452632                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8136.627907                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8136.627907                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          163                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          163                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1251500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1251500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.428947                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.428947                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7677.914110                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7677.914110                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       156000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       156000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       141000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       141000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       494871                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         494871                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       410926                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       410926                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  40391899000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  40391899000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       905797                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       905797                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.453662                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.453662                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 98294.824372                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 98294.824372                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       410926                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       410926                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  39980973000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  39980973000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.453662                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.453662                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 97294.824372                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 97294.824372                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 967408240000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.633046                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           12402274                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1048903                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.824043                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        393468000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.633046                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.926033                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.926033                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         29816053                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        29816053                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 967408240000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          56315744                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11602634                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     55239768                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6225128                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1015                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           625                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1640                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           52                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           52                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          7786123                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         7786123                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      26510886                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     29804860                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           55                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           55                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     79331515                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    104145045                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       125986                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3118113                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        57931                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      2961144                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        17095                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      2445143                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             192201972                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3384810560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4442872832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      5374720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    132397056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      2471040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    125725632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       728704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    103890624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8198271168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         9072789                       # Total snoops (count)
system.tol2bus.snoopTraffic                 182165440                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         73122260                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.078020                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.304378                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               67915591     92.88%     92.88% # Request fanout histogram
system.tol2bus.snoop_fanout::1                4933624      6.75%     99.63% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  81407      0.11%     99.74% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 157983      0.22%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  33655      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           73122260                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       128125149974                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             13.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1495265955                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          29181500                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1232843175                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           8702652                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       52088771674                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       39698751409                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1574499134                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          63209018                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2820432744500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  57212                       # Simulator instruction rate (inst/s)
host_mem_usage                                 741376                       # Number of bytes of host memory used
host_op_rate                                    57274                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 64730.97                       # Real time elapsed on the host
host_tick_rate                               28626553                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  3703378955                       # Number of instructions simulated
sim_ops                                    3707428891                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.853025                       # Number of seconds simulated
sim_ticks                                1853024504500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            97.324005                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              107446971                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           110401304                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          6442990                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        124896555                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            172459                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         186971                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           14512                       # Number of indirect misses.
system.cpu0.branchPred.lookups              125425698                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        10840                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        104306                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          6424917                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  86722475                       # Number of branches committed
system.cpu0.commit.bw_lim_events             19318470                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         324862                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      115919826                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           652392112                       # Number of instructions committed
system.cpu0.commit.committedOps             652496867                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   3668239645                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.177877                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.000765                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   3498753798     95.38%     95.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     67830642      1.85%     97.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     13101837      0.36%     97.59% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      4762147      0.13%     97.72% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      4298445      0.12%     97.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      3668152      0.10%     97.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6     41449268      1.13%     99.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     15056886      0.41%     99.47% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     19318470      0.53%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   3668239645                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                 213992184                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls              400935                       # Number of function calls committed.
system.cpu0.commit.int_insts                542349678                       # Number of committed integer instructions.
system.cpu0.commit.loads                    178191439                       # Number of loads committed
system.cpu0.commit.membars                     205507                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       206518      0.03%      0.03% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       338436702     51.87%     51.90% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          14111      0.00%     51.90% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1996      0.00%     51.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd      85191418     13.06%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           994      0.00%     64.96% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt      18549169      2.84%     67.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult      6178832      0.95%     68.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv       6188849      0.95%     69.70% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc      6179219      0.95%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       99270812     15.21%     85.86% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        574544      0.09%     85.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead     79024933     12.11%     98.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite     12678770      1.94%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        652496867                       # Class of committed instruction
system.cpu0.commit.refs                     191549059                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  652392112                       # Number of Instructions Simulated
system.cpu0.committedOps                    652496867                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              5.677176                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        5.677176                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           3436945360                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                18182                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            92646724                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             826158460                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                47705986                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                140986905                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               6869154                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                31996                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             54407999                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  125425698                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 24225787                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   3651325181                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               205319                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          113                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     951102407                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  58                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               13774458                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.033865                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          28702805                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         107619430                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.256795                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        3686915404                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.258004                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.781394                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              3095423976     83.96%     83.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               448302864     12.16%     96.12% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                21089590      0.57%     96.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                89324485      2.42%     99.11% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 4914411      0.13%     99.24% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  408482      0.01%     99.26% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                21094322      0.57%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 6341217      0.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   16057      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          3686915404                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                229520152                       # number of floating regfile reads
system.cpu0.fp_regfile_writes               205873084                       # number of floating regfile writes
system.cpu0.idleCycles                       16829533                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             6793806                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                95117805                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.332502                       # Inst execution rate
system.cpu0.iew.exec_refs                   740201602                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  13589709                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles             1629021273                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            209296120                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            136954                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5438080                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            15701044                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          766892221                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            726611893                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          5876168                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1231503239                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents              11225860                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents           1041883554                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               6869154                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles           1065861115                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     53072116                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          201985                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          276                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation       506651                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           13                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     31104681                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      2343424                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents        506651                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      2051560                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4742246                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                592990264                       # num instructions consuming a value
system.cpu0.iew.wb_count                    689586543                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.827096                       # average fanout of values written-back
system.cpu0.iew.wb_producers                490459731                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.186186                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     690697152                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1289090439                       # number of integer regfile reads
system.cpu0.int_regfile_writes              376318486                       # number of integer regfile writes
system.cpu0.ipc                              0.176144                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.176144                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           211547      0.02%      0.02% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            368951692     29.82%     29.83% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               14804      0.00%     29.84% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1996      0.00%     29.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd           86160367      6.96%     36.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                996      0.00%     36.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt           20628877      1.67%     38.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult           6430140      0.52%     38.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     38.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv            6188849      0.50%     39.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc           6368108      0.51%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           445948437     36.04%     76.04% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             585787      0.05%     76.09% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead      282969617     22.87%     98.96% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite      12918189      1.04%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1237379406                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses              486229363                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads          908305978                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses    218677995                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes         295811256                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                  171006125                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.138200                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                5808488      3.40%      3.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     4      0.00%      3.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      1      0.00%      3.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                 3401      0.00%      3.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      3.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                75111      0.04%      3.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult               29375      0.02%      3.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      3.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv             29676722     17.35%     20.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc               27289      0.02%     20.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     20.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     20.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     20.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     20.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     20.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     20.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     20.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     20.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     20.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     20.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     20.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     20.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     20.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     20.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     20.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     20.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     20.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     20.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     20.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     20.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     20.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     20.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     20.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     20.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     20.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     20.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     20.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     20.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     20.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     20.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     20.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     20.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     20.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead             100617389     58.84%     79.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                16023      0.01%     79.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead         34752322     20.32%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             921944621                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5427887204                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    470908548                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        585982259                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 766517865                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1237379406                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             374356                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      114395357                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          3512840                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved         49494                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    108628133                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   3686915404                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.335614                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.097217                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         3250911938     88.17%     88.17% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          147924071      4.01%     92.19% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           71687253      1.94%     94.13% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           42989542      1.17%     95.30% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           95307991      2.59%     97.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           53129156      1.44%     99.32% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6           11859345      0.32%     99.64% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            5770475      0.16%     99.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            7335633      0.20%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     3686915404                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.334089                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          8179474                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         5394456                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           209296120                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           15701044                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads              230457198                       # number of misc regfile reads
system.cpu0.misc_regfile_writes             122288481                       # number of misc regfile writes
system.cpu0.numCycles                      3703744937                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     2304176                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles             2833513841                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            552574944                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents             160674663                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                71592242                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             523933337                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              4162983                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1129571026                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             793549182                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          673875032                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                158474325                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               2739334                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               6869154                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            615856423                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               121300093                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups        287644762                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       841926264                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        609419                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             16903                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                352053781                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         16581                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  4417280772                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1555530100                       # The number of ROB writes
system.cpu0.timesIdled                         164733                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 5026                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            97.648464                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits              107026574                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           109603950                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          6428293                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        124305940                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            139347                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         144567                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            5220                       # Number of indirect misses.
system.cpu1.branchPred.lookups              124735710                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         2258                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        102705                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          6417184                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  85933122                       # Number of branches committed
system.cpu1.commit.bw_lim_events             19251485                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         320689                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      116132491                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           647446064                       # Number of instructions committed
system.cpu1.commit.committedOps             647551867                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   3666199482                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.176628                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.997146                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   3497878189     95.41%     95.41% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     67490103      1.84%     97.25% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     12928721      0.35%     97.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      4698278      0.13%     97.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      4247524      0.12%     97.85% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      3676560      0.10%     97.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6     41475642      1.13%     99.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7     14552980      0.40%     99.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     19251485      0.53%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   3666199482                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                 213133201                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              330904                       # Number of function calls committed.
system.cpu1.commit.int_insts                537814814                       # Number of committed integer instructions.
system.cpu1.commit.loads                    176895203                       # Number of loads committed
system.cpu1.commit.membars                     206560                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       206560      0.03%      0.03% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       335474491     51.81%     51.84% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            622      0.00%     51.84% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             672      0.00%     51.84% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd      84733984     13.09%     64.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt      18588034      2.87%     67.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult      6199120      0.96%     68.75% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     68.75% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv       6188800      0.96%     69.71% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc      6199120      0.96%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       98472085     15.21%     85.87% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        264236      0.04%     85.91% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead     78525823     12.13%     98.04% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite     12698320      1.96%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        647551867                       # Class of committed instruction
system.cpu1.commit.refs                     189960464                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  647446064                       # Number of Instructions Simulated
system.cpu1.committedOps                    647551867                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.695865                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.695865                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles           3441594993                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                11124                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            92112191                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             821574534                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                44724604                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                137218646                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               6858790                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                29499                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             54493250                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  124735710                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 23968881                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   3652457795                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               190678                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     947018133                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               13739798                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.033824                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          25562589                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         107165921                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.256800                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        3684890283                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.257039                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.780131                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0              3095992552     84.02%     84.02% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               446348865     12.11%     96.13% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                20915494      0.57%     96.70% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                88982161      2.41%     99.11% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 4895806      0.13%     99.25% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  381684      0.01%     99.26% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                21075396      0.57%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                 6295436      0.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    2889      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          3684890283                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                228719365                       # number of floating regfile reads
system.cpu1.fp_regfile_writes               204991538                       # number of floating regfile writes
system.cpu1.idleCycles                        2874882                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             6787547                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                94340630                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.332974                       # Inst execution rate
system.cpu1.iew.exec_refs                   740003260                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  13294747                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles             1634526623                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            208076243                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            131531                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          5395437                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            15396888                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          762147373                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            726708513                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          5867651                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts           1227931663                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents              11293364                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents           1038454044                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               6858790                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles           1062526779                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked     53173582                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          193369                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           18                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation       504351                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     31181040                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      2331627                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents        504351                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      2020695                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       4766852                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                590642945                       # num instructions consuming a value
system.cpu1.iew.wb_count                    684595062                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.825909                       # average fanout of values written-back
system.cpu1.iew.wb_producers                487817364                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.185640                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     685705774                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads              1284431807                       # number of integer regfile reads
system.cpu1.int_regfile_writes              373240310                       # number of integer regfile writes
system.cpu1.ipc                              0.175566                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.175566                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           210508      0.02%      0.02% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            365969896     29.66%     29.68% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 627      0.00%     29.68% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  672      0.00%     29.68% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd           85702000      6.95%     36.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     36.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt           20664790      1.67%     38.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult           6450153      0.52%     38.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     38.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv            6188800      0.50%     39.32% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc           6387819      0.52%     39.84% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     39.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     39.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     39.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     39.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     39.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     39.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     39.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     39.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     39.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     39.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     39.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     39.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     39.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     39.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     39.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     39.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     39.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     39.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     39.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     39.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     39.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     39.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     39.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     39.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     39.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     39.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     39.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     39.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     39.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     39.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     39.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     39.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     39.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     39.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     39.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     39.84% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           445902461     36.14%     75.98% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             269797      0.02%     76.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead      283114434     22.95%     98.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite      12937357      1.05%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total            1233799314                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses              485749729                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads          907600076                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses    217814104                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes         295053019                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                  170960963                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.138565                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                5790536      3.39%      3.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      3.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      3.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                 3785      0.00%      3.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      3.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                97030      0.06%      3.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult               30033      0.02%      3.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      3.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv             29258684     17.11%     20.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc               27307      0.02%     20.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     20.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     20.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     20.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     20.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     20.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     20.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     20.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     20.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     20.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     20.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     20.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     20.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     20.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     20.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     20.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     20.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     20.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     20.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     20.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     20.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     20.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     20.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     20.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     20.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     20.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     20.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     20.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     20.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     20.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     20.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     20.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     20.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     20.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead             100866012     59.00%     79.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   39      0.00%     79.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead         34887537     20.41%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             918800040                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        5419374512                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    466780958                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        582193519                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 761778807                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued               1233799314                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             368566                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      114595506                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          3524714                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         47877                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    108965776                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   3684890283                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.334827                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.096591                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         3251151318     88.23%     88.23% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          146369283      3.97%     92.20% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           71291471      1.93%     94.14% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           42624466      1.16%     95.29% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           95414247      2.59%     97.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5           53188633      1.44%     99.33% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6           11888942      0.32%     99.65% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            5655498      0.15%     99.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8            7306425      0.20%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     3684890283                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.334566                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          8168924                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         5389924                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           208076243                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           15396888                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads              229633359                       # number of misc regfile reads
system.cpu1.misc_regfile_writes             121909058                       # number of misc regfile writes
system.cpu1.numCycles                      3687765165                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    18157415                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles             2835899546                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            548671675                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents             161776989                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                68519794                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             526668617                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              4149517                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups           1123059444                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             788833437                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          670209952                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                154844649                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1761652                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               6858790                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            618271324                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               121538277                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups        286812382                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       836247062                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        496180                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             14097                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                353720530                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         14024                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  4410597424                       # The number of ROB reads
system.cpu1.rob.rob_writes                 1546080180                       # The number of ROB writes
system.cpu1.timesIdled                          32500                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            96.694901                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits              106885918                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups           110539353                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          6422416                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted        124140919                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            138037                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         140518                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            2481                       # Number of indirect misses.
system.cpu2.branchPred.lookups              124562841                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         2144                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        102976                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          6411664                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  85842237                       # Number of branches committed
system.cpu2.commit.bw_lim_events             19270120                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         320311                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts      115939891                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts           646813283                       # Number of instructions committed
system.cpu2.commit.committedOps             646919542                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples   3660237409                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.176743                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.997398                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0   3492047878     95.40%     95.40% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     67440635      1.84%     97.25% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2     12926468      0.35%     97.60% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      4698702      0.13%     97.73% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      4257928      0.12%     97.85% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5      3670241      0.10%     97.95% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6     41492071      1.13%     99.08% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7     14433366      0.39%     99.47% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8     19270120      0.53%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total   3660237409                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                 212923316                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              328383                       # Number of function calls committed.
system.cpu2.commit.int_insts                537301275                       # Number of committed integer instructions.
system.cpu2.commit.loads                    176728327                       # Number of loads committed
system.cpu2.commit.membars                     207494                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass       207494      0.03%      0.03% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu       335151980     51.81%     51.84% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            496      0.00%     51.84% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             672      0.00%     51.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd      84643856     13.08%     64.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     64.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt      18568264      2.87%     67.79% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult      6189248      0.96%     68.75% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     68.75% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv       6188800      0.96%     69.71% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc      6189248      0.96%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       98375851     15.21%     85.87% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        259733      0.04%     85.91% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead     78455452     12.13%     98.04% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite     12688448      1.96%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total        646919542                       # Class of committed instruction
system.cpu2.commit.refs                     189779484                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                  646813283                       # Number of Instructions Simulated
system.cpu2.committedOps                    646919542                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              5.692652                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        5.692652                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles           3434836855                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                10788                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            92009219                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts             820680559                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                44651666                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                138257134                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               6851829                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                26244                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles             54301198                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                  124562841                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 23936939                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                   3646508409                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               189729                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                     945848988                       # Number of instructions fetch has processed
system.cpu2.fetch.SquashCycles               13725162                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.033829                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          25527692                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches         107023955                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.256879                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples        3678898682                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.257140                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.780315                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0              3090755664     84.01%     84.01% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1               445768249     12.12%     96.13% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                20899871      0.57%     96.70% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                88854713      2.42%     99.11% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 4889389      0.13%     99.25% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  379690      0.01%     99.26% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                21054803      0.57%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                 6294368      0.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    1935      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total          3678898682                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                228479616                       # number of floating regfile reads
system.cpu2.fp_regfile_writes               204788408                       # number of floating regfile writes
system.cpu2.idleCycles                        3184268                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             6780609                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                94231272                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.333499                       # Inst execution rate
system.cpu2.iew.exec_refs                   740542523                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                  13280285                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles             1631079957                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts            207856323                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            130055                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          5402209                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts            15380282                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts          761326584                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts            727262238                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          5865099                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts           1227970417                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents              11303960                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents           1038043258                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               6851829                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles           1062142081                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked     53254846                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          192811                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           36                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation       503602                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads     31127996                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      2329125                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents        503602                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect      2020538                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       4760071                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                589627212                       # num instructions consuming a value
system.cpu2.iew.wb_count                    683903574                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.826018                       # average fanout of values written-back
system.cpu2.iew.wb_producers                487042662                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.185738                       # insts written-back per cycle
system.cpu2.iew.wb_sent                     685013297                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads              1284413687                       # number of integer regfile reads
system.cpu2.int_regfile_writes              372870404                       # number of integer regfile writes
system.cpu2.ipc                              0.175665                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.175665                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass           210750      0.02%      0.02% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu            365597823     29.63%     29.65% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 498      0.00%     29.65% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  672      0.00%     29.65% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd           85611758      6.94%     36.59% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     36.59% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt           20643273      1.67%     38.26% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult           6440821      0.52%     38.78% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     38.78% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv            6188800      0.50%     39.28% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc           6377607      0.52%     39.80% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     39.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     39.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     39.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     39.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     39.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     39.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     39.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     39.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     39.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     39.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     39.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     39.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     39.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     39.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     39.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     39.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     39.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     39.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     39.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     39.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     39.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     39.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     39.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     39.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     39.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     39.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     39.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     39.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     39.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     39.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     39.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     39.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     39.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     39.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     39.80% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     39.80% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead           446246076     36.17%     75.97% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             265469      0.02%     75.99% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead      283324892     22.96%     98.95% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite      12927077      1.05%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total            1233835516                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses              485960910                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads          907879484                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses    217600659                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes         294743494                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                  171183977                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.138741                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                5745982      3.36%      3.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%      3.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%      3.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                 3690      0.00%      3.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%      3.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                73307      0.04%      3.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult               29856      0.02%      3.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%      3.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv             29407471     17.18%     20.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc               27486      0.02%     20.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     20.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     20.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     20.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     20.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     20.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     20.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     20.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     20.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     20.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     20.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     20.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     20.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     20.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     20.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     20.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     20.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     20.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     20.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     20.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     20.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     20.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     20.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     20.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     20.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     20.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     20.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     20.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     20.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     20.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     20.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     20.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     20.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     20.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead             100991194     59.00%     79.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                  119      0.00%     79.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead         34904870     20.39%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses             918847833                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads        5413392476                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses    466302915                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        581492986                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                 760959019                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued               1233835516                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             367565                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined      114407042                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued          3518269                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved         47254                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined    108787206                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples   3678898682                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.335382                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.097175                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0         3244981132     88.21%     88.21% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1          146495756      3.98%     92.19% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           71323026      1.94%     94.13% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3           42694753      1.16%     95.29% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4           95427444      2.59%     97.88% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5           53176852      1.45%     99.33% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6           11846853      0.32%     99.65% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7            5688633      0.15%     99.80% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8            7264233      0.20%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total     3678898682                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.335092                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          8159409                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         5384227                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads           207856323                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores           15380282                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads              229401687                       # number of misc regfile reads
system.cpu2.misc_regfile_writes             121779416                       # number of misc regfile writes
system.cpu2.numCycles                      3682082950                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    23838461                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles             2831666281                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps            548141265                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents             161515891                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                68432665                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents             524329931                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents              4152634                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups           1121863974                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts             787980333                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands          669493405                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                155713281                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               1913782                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               6851829                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles            615799143                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps               121352140                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups        286534207                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups       835329767                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles        435483                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts             12356                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                352316621                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts         12360                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                  4403804102                       # The number of ROB reads
system.cpu2.rob.rob_writes                 1544400853                       # The number of ROB writes
system.cpu2.timesIdled                          33683                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            94.556500                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits              106931992                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups           113087934                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          6416151                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted        124191453                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            138332                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         141459                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            3127                       # Number of indirect misses.
system.cpu3.branchPred.lookups              124616994                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         2249                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        103217                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          6404754                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  85912361                       # Number of branches committed
system.cpu3.commit.bw_lim_events             19236834                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls         321172                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts      115924669                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts           647287072                       # Number of instructions committed
system.cpu3.commit.committedOps             647393612                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples   3662235408                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.176776                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.997470                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0   3493935146     95.40%     95.40% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     67467918      1.84%     97.25% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2     12948348      0.35%     97.60% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      4673722      0.13%     97.73% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4      4294276      0.12%     97.85% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5      3667155      0.10%     97.95% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6     41483782      1.13%     99.08% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7     14528227      0.40%     99.47% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8     19236834      0.53%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total   3662235408                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                 213050279                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              328865                       # Number of function calls committed.
system.cpu3.commit.int_insts                537712863                       # Number of committed integer instructions.
system.cpu3.commit.loads                    176862726                       # Number of loads committed
system.cpu3.commit.membars                     207747                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass       207747      0.03%      0.03% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu       335431182     51.81%     51.84% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            530      0.00%     51.84% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             672      0.00%     51.84% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd      84709205     13.08%     64.93% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     64.93% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt      18565786      2.87%     67.80% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult      6188000      0.96%     68.75% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     68.75% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv       6188800      0.96%     69.71% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc      6188000      0.96%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       98442655     15.21%     85.87% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        260547      0.04%     85.91% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead     78523288     12.13%     98.04% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite     12687200      1.96%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total        647393612                       # Class of committed instruction
system.cpu3.commit.refs                     189913690                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                  647287072                       # Number of Instructions Simulated
system.cpu3.committedOps                    647393612                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              5.691244                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        5.691244                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles           3436803117                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                11464                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            92065921                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts             821105749                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                44622616                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                138348013                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               6846350                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                29567                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles             54270930                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                  124616994                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 23943980                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                   3648500483                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               190138                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                     946159540                       # Number of instructions fetch has processed
system.cpu3.fetch.SquashCycles               13715494                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.033828                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          25532796                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches         107070324                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.256839                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples        3680891026                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.257086                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.780227                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0              3092536272     84.02%     84.02% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1               445936806     12.11%     96.13% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                20900922      0.57%     96.70% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                88898196      2.42%     99.11% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 4881708      0.13%     99.25% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  381670      0.01%     99.26% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                21052445      0.57%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                 6300976      0.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    2031      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total          3680891026                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                228609955                       # number of floating regfile reads
system.cpu3.fp_regfile_writes               204923084                       # number of floating regfile writes
system.cpu3.idleCycles                        2977861                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             6773843                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                94300536                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.333334                       # Inst execution rate
system.cpu3.iew.exec_refs                   740182377                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                  13280993                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles             1632016452                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts            207982197                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            131000                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          5399005                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts            15382618                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts          761791772                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts            726901384                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          5861032                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts           1227959356                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents              11307119                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents           1038401378                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               6846350                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles           1062506199                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked     53189570                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          192837                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           54                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation       505184                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads     31119471                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      2331654                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents        505184                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect      2020627                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       4753216                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                589871322                       # num instructions consuming a value
system.cpu3.iew.wb_count                    684390297                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.826225                       # average fanout of values written-back
system.cpu3.iew.wb_producers                487366257                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.185780                       # insts written-back per cycle
system.cpu3.iew.wb_sent                     685499403                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads              1284478356                       # number of integer regfile reads
system.cpu3.int_regfile_writes              373152765                       # number of integer regfile writes
system.cpu3.ipc                              0.175708                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.175708                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass           211181      0.02%      0.02% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu            365880861     29.65%     29.67% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 538      0.00%     29.67% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  672      0.00%     29.67% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd           85679039      6.94%     36.62% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     36.62% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt           20641570      1.67%     38.29% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult           6439658      0.52%     38.81% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     38.81% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv            6188800      0.50%     39.31% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc           6377003      0.52%     39.83% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     39.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     39.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     39.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     39.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     39.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     39.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     39.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     39.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     39.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     39.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     39.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     39.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     39.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     39.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     39.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     39.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     39.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     39.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     39.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     39.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     39.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     39.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     39.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     39.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     39.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     39.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     39.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     39.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     39.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     39.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     39.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     39.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     39.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     39.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     39.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     39.83% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead           445979640     36.15%     75.98% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             266268      0.02%     76.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead      283228230     22.96%     98.95% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite      12926928      1.05%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total            1233820388                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses              485710735                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads          907596294                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses    217734708                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes         294880205                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                  170900698                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.138513                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                5764448      3.37%      3.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%      3.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%      3.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                 3838      0.00%      3.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%      3.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                72894      0.04%      3.42% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult               29846      0.02%      3.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%      3.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv             29217841     17.10%     20.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc               27296      0.02%     20.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     20.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     20.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     20.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     20.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     20.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     20.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     20.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     20.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     20.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     20.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     20.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     20.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     20.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     20.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     20.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     20.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     20.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     20.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     20.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     20.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     20.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     20.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     20.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     20.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     20.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     20.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     20.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     20.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     20.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     20.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     20.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     20.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     20.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead             100906647     59.04%     79.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   96      0.00%     79.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead         34877791     20.41%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               1      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses             918799170                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads        5415352381                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses    466655589                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        581814174                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                 761422785                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued               1233820388                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             368987                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined      114398160                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued          3516175                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved         47815                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined    108761939                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples   3680891026                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.335196                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.097051                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0         3246918338     88.21%     88.21% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1          146681105      3.98%     92.20% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           71296544      1.94%     94.13% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3           42619135      1.16%     95.29% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4           95357320      2.59%     97.88% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5           53146991      1.44%     99.32% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6           11854613      0.32%     99.65% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7            5738963      0.16%     99.80% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8            7278017      0.20%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total     3680891026                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.334925                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          8158831                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         5383401                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads           207982197                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores           15382618                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads              229532499                       # number of misc regfile reads
system.cpu3.misc_regfile_writes             121839791                       # number of misc regfile writes
system.cpu3.numCycles                      3683868887                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    22052450                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles             2833299354                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps            548545866                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents             161703556                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                68398782                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents             524408851                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents              4164247                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups           1122507529                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts             788433112                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands          669875017                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                155772202                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               2028971                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               6846350                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles            616167412                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps               121329151                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups        286667726                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups       835839803                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles        406926                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts             12950                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                352546954                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts         12918                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                  4406292740                       # The number of ROB reads
system.cpu3.rob.rob_writes                 1545312706                       # The number of ROB writes
system.cpu3.timesIdled                          32871                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    230307426                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     447757500                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests     26578184                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops     12405547                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    249023195                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops    211007395                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    506608507                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops      223412942                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1853024504500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          227714365                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5373451                       # Transaction distribution
system.membus.trans_dist::WritebackClean         1146                       # Transaction distribution
system.membus.trans_dist::CleanEvict        212080845                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           143125                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          11166                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2433401                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2430360                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     227714366                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    677902225                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              677902225                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port  15073236608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             15073236608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           126892                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         230302058                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               230302058    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           230302058                       # Request fanout histogram
system.membus.respLayer1.occupancy       1188504001586                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             64.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        551358901149                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              29.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               3726                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples         1864                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    6429163.626609                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   8109929.054265                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10         1864    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        10500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value     67481500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total           1864                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   1841040543500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED  11983961000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1853024504500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     23901278                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        23901278                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     23901278                       # number of overall hits
system.cpu2.icache.overall_hits::total       23901278                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        35661                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         35661                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        35661                       # number of overall misses
system.cpu2.icache.overall_misses::total        35661                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   2595488000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   2595488000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   2595488000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   2595488000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     23936939                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     23936939                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     23936939                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     23936939                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.001490                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001490                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.001490                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001490                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 72782.255125                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 72782.255125                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 72782.255125                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 72782.255125                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          722                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               14                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    51.571429                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        33452                       # number of writebacks
system.cpu2.icache.writebacks::total            33452                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         2209                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         2209                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         2209                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         2209                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        33452                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        33452                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        33452                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        33452                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   2434156500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   2434156500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   2434156500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   2434156500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.001398                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001398                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.001398                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.001398                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 72765.649289                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 72765.649289                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 72765.649289                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 72765.649289                       # average overall mshr miss latency
system.cpu2.icache.replacements                 33452                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     23901278                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       23901278                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        35661                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        35661                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   2595488000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   2595488000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     23936939                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     23936939                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.001490                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001490                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 72782.255125                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 72782.255125                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         2209                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         2209                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        33452                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        33452                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   2434156500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   2434156500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.001398                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001398                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 72765.649289                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 72765.649289                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1853024504500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           24322184                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            33484                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           726.382272                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         47907330                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        47907330                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1853024504500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     87233812                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        87233812                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     87233812                       # number of overall hits
system.cpu2.dcache.overall_hits::total       87233812                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data    114734285                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total     114734285                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data    114734285                       # number of overall misses
system.cpu2.dcache.overall_misses::total    114734285                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 10451273731483                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 10451273731483                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 10451273731483                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 10451273731483                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data    201968097                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    201968097                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data    201968097                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    201968097                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.568081                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.568081                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.568081                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.568081                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 91091.113101                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 91091.113101                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 91091.113101                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 91091.113101                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs   2873486875                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       492902                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs         53860023                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           7779                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    53.351015                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    63.363157                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks     63246990                       # number of writebacks
system.cpu2.dcache.writebacks::total         63246990                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data     51478258                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total     51478258                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data     51478258                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total     51478258                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data     63256027                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total     63256027                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data     63256027                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total     63256027                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 6641743157923                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 6641743157923                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 6641743157923                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 6641743157923                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.313198                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.313198                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.313198                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.313198                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 104997.791877                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 104997.791877                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 104997.791877                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 104997.791877                       # average overall mshr miss latency
system.cpu2.dcache.replacements              63246970                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     79995483                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       79995483                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data    109031018                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total    109031018                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 9925783960500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 9925783960500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data    189026501                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    189026501                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.576803                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.576803                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 91036.332069                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 91036.332069                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data     46513020                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total     46513020                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data     62517998                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total     62517998                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 6577150510500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 6577150510500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.330737                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.330737                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 105204.112750                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 105204.112750                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      7238329                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7238329                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      5703267                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      5703267                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 525489770983                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 525489770983                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data     12941596                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     12941596                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.440693                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.440693                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 92138.378053                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 92138.378053                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data      4965238                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      4965238                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       738029                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       738029                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  64592647423                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  64592647423                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.057028                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.057028                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 87520.473346                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 87520.473346                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data         6048                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         6048                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         2005                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         2005                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     83255000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     83255000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data         8053                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         8053                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.248976                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.248976                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 41523.690773                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 41523.690773                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          578                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          578                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data         1427                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         1427                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     48293000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     48293000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.177201                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.177201                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 33842.326559                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 33842.326559                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data         3380                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         3380                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         2697                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         2697                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     24608000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     24608000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data         6077                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         6077                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.443805                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.443805                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  9124.212088                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  9124.212088                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         2626                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         2626                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     22233000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     22233000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.432121                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.432121                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  8466.488957                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  8466.488957                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      4604000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      4604000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      4353000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      4353000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         2423                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           2423                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       100553                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       100553                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data   2706576000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total   2706576000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       102976                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       102976                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.976470                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.976470                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 26916.909491                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 26916.909491                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       100553                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       100553                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data   2606023000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total   2606023000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.976470                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.976470                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 25916.909491                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 25916.909491                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1853024504500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.947236                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          150630735                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         63325572                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             2.378672                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.947236                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.998351                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.998351                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        467495951                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       467495951                       # Number of data accesses
system.cpu3.numPwrStateTransitions               3888                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples         1945                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    5702330.591260                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   7980834.367783                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10         1945    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value         9500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value     67498500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total           1945                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   1841933471500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED  11091033000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1853024504500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     23907278                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        23907278                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     23907278                       # number of overall hits
system.cpu3.icache.overall_hits::total       23907278                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        36702                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         36702                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        36702                       # number of overall misses
system.cpu3.icache.overall_misses::total        36702                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   2505752000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   2505752000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   2505752000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   2505752000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     23943980                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     23943980                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     23943980                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     23943980                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.001533                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001533                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.001533                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001533                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 68272.900659                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 68272.900659                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 68272.900659                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 68272.900659                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         1212                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               17                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    71.294118                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        34314                       # number of writebacks
system.cpu3.icache.writebacks::total            34314                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         2388                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         2388                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         2388                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         2388                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        34314                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        34314                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        34314                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        34314                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   2333164500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   2333164500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   2333164500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   2333164500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.001433                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.001433                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.001433                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.001433                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 67994.535758                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 67994.535758                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 67994.535758                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 67994.535758                       # average overall mshr miss latency
system.cpu3.icache.replacements                 34314                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     23907278                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       23907278                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        36702                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        36702                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   2505752000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   2505752000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     23943980                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     23943980                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.001533                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001533                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 68272.900659                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 68272.900659                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         2388                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         2388                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        34314                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        34314                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   2333164500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   2333164500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.001433                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.001433                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 67994.535758                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 67994.535758                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1853024504500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           24109858                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            34346                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           701.969895                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         47922274                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        47922274                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1853024504500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     87162870                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        87162870                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     87162870                       # number of overall hits
system.cpu3.dcache.overall_hits::total       87162870                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data    114938155                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total     114938155                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data    114938155                       # number of overall misses
system.cpu3.dcache.overall_misses::total    114938155                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 10469599289369                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 10469599289369                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 10469599289369                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 10469599289369                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data    202101025                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    202101025                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data    202101025                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    202101025                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.568716                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.568716                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.568716                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.568716                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 91088.979890                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 91088.979890                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 91088.979890                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 91088.979890                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs   2868313854                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       484104                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs         53791672                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           7534                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    53.322638                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    64.255907                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks     63210516                       # number of writebacks
system.cpu3.dcache.writebacks::total         63210516                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data     51716208                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total     51716208                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data     51716208                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total     51716208                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data     63221947                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total     63221947                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data     63221947                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total     63221947                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 6640794361005                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 6640794361005                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 6640794361005                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 6640794361005                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.312823                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.312823                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.312823                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.312823                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 105039.383887                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 105039.383887                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 105039.383887                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 105039.383887                       # average overall mshr miss latency
system.cpu3.dcache.replacements              63210500                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     79810504                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       79810504                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data    109349548                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total    109349548                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 9961676281000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 9961676281000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data    189160052                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    189160052                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.578079                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.578079                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 91099.382331                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 91099.382331                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data     46866037                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total     46866037                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data     62483511                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total     62483511                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 6576513188000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 6576513188000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.330321                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.330321                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 105251.979006                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 105251.979006                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      7352366                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7352366                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      5588607                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      5588607                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 507923008369                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 507923008369                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data     12940973                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     12940973                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.431854                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.431854                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 90885.440391                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 90885.440391                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data      4850171                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      4850171                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       738436                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       738436                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  64281173005                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  64281173005                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.057062                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.057062                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 87050.432272                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 87050.432272                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data         6648                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         6648                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         1953                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         1953                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     47502000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     47502000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data         8601                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         8601                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.227067                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.227067                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 24322.580645                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 24322.580645                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          338                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          338                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data         1615                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         1615                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     37410000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     37410000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.187769                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.187769                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 23164.086687                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23164.086687                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data         3035                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         3035                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         3208                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         3208                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     25074500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     25074500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data         6243                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         6243                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.513856                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.513856                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7816.240648                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7816.240648                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         3115                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         3115                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     22369500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     22369500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.498959                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.498959                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  7181.219904                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7181.219904                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      6847500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      6847500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      6437500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      6437500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         2514                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           2514                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       100703                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       100703                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data   2699477500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total   2699477500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       103217                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       103217                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.975644                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.975644                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 26806.326525                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 26806.326525                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data            2                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       100701                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       100701                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data   2598774500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total   2598774500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.975624                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.975624                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 25806.839058                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 25806.839058                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1853024504500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.949481                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          150527223                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs         63289975                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             2.378374                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.949481                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.998421                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.998421                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        467728120                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       467728120                       # Number of data accesses
system.cpu0.numPwrStateTransitions               2036                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples         1018                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    1132217.092338                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1041465.028991                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10         1018    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        16000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value      4520000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total           1018                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1851871907500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1152597000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1853024504500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     24063375                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        24063375                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     24063375                       # number of overall hits
system.cpu0.icache.overall_hits::total       24063375                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       162410                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        162410                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       162410                       # number of overall misses
system.cpu0.icache.overall_misses::total       162410                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  12228757998                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  12228757998                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  12228757998                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  12228757998                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     24225785                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     24225785                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     24225785                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     24225785                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.006704                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.006704                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.006704                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.006704                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 75295.597549                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 75295.597549                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 75295.597549                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 75295.597549                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3323                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               65                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    51.123077                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       152598                       # number of writebacks
system.cpu0.icache.writebacks::total           152598                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         9812                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         9812                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         9812                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         9812                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       152598                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       152598                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       152598                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       152598                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  11488238498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  11488238498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  11488238498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  11488238498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.006299                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.006299                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.006299                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.006299                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 75284.332023                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 75284.332023                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 75284.332023                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 75284.332023                       # average overall mshr miss latency
system.cpu0.icache.replacements                152598                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     24063375                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       24063375                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       162410                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       162410                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  12228757998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  12228757998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     24225785                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     24225785                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.006704                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.006704                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 75295.597549                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 75295.597549                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         9812                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         9812                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       152598                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       152598                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  11488238498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  11488238498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.006299                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.006299                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 75284.332023                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 75284.332023                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1853024504500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           24216266                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           152630                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           158.659936                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         48604168                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        48604168                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1853024504500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     88209790                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        88209790                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     88209790                       # number of overall hits
system.cpu0.dcache.overall_hits::total       88209790                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    115539981                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     115539981                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    115539981                       # number of overall misses
system.cpu0.dcache.overall_misses::total    115539981                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 10616042652921                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 10616042652921                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 10616042652921                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 10616042652921                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    203749771                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    203749771                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    203749771                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    203749771                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.567068                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.567068                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.567068                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.567068                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 91881.983717                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 91881.983717                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 91881.983717                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 91881.983717                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   2871113674                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       478463                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         53669677                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           7490                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    53.496012                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    63.880240                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     63133287                       # number of writebacks
system.cpu0.dcache.writebacks::total         63133287                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     52381757                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     52381757                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     52381757                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     52381757                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     63158224                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     63158224                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     63158224                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     63158224                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 6644419202449                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 6644419202449                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 6644419202449                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 6644419202449                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.309979                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.309979                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.309979                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.309979                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 105202.755582                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 105202.755582                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 105202.755582                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 105202.755582                       # average overall mshr miss latency
system.cpu0.dcache.replacements              63133273                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     80841401                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       80841401                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data    109664068                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total    109664068                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 10033738076500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 10033738076500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    190505469                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    190505469                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.575648                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.575648                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 91495.220444                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 91495.220444                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     47276667                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     47276667                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     62387401                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     62387401                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 6573461455500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 6573461455500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.327484                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.327484                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 105365.207560                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 105365.207560                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      7368389                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7368389                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      5875913                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      5875913                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 582304576421                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 582304576421                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     13244302                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     13244302                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.443656                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.443656                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 99100.271978                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 99100.271978                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      5105090                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      5105090                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       770823                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       770823                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  70957746949                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  70957746949                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.058200                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.058200                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 92054.527368                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 92054.527368                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         8437                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         8437                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1620                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1620                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     58538000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     58538000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        10057                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        10057                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.161082                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.161082                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 36134.567901                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 36134.567901                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1382                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1382                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          238                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          238                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      2259000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      2259000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.023665                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.023665                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  9491.596639                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9491.596639                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         5521                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5521                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         3380                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         3380                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     22053500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     22053500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         8901                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         8901                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.379733                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.379733                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6524.704142                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6524.704142                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         3343                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         3343                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     18797500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     18797500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.375576                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.375576                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5622.943464                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5622.943464                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       863500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       863500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       776500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       776500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         5210                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           5210                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        99096                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        99096                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   2752131495                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   2752131495                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       104306                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       104306                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.950051                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.950051                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 27772.377240                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 27772.377240                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            2                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        99094                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        99094                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   2653035495                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   2653035495                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.950032                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.950032                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 26772.917583                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 26772.917583                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1853024504500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.974121                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          151514136                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         63223692                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             2.396477                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.974121                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999191                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999191                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        470969730                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       470969730                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1853024504500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               16935                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             5242871                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                9249                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             5322926                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                8371                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data             5336668                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                9353                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data             5314240                       # number of demand (read+write) hits
system.l2.demand_hits::total                 21260613                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              16935                       # number of overall hits
system.l2.overall_hits::.cpu0.data            5242871                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               9249                       # number of overall hits
system.l2.overall_hits::.cpu1.data            5322926                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               8371                       # number of overall hits
system.l2.overall_hits::.cpu2.data            5336668                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               9353                       # number of overall hits
system.l2.overall_hits::.cpu3.data            5314240                       # number of overall hits
system.l2.overall_hits::total                21260613                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            135664                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          57901204                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             25112                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          57888078                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             25081                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data          57908264                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             24961                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data          57891527                       # number of demand (read+write) misses
system.l2.demand_misses::total              231799891                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           135664                       # number of overall misses
system.l2.overall_misses::.cpu0.data         57901204                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            25112                       # number of overall misses
system.l2.overall_misses::.cpu1.data         57888078                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            25081                       # number of overall misses
system.l2.overall_misses::.cpu2.data         57908264                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            24961                       # number of overall misses
system.l2.overall_misses::.cpu3.data         57891527                       # number of overall misses
system.l2.overall_misses::total             231799891                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  11050356500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 6459321739544                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   2105443500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 6458684366044                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   2278220000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 6455333807548                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst   2164461000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 6454705182541                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     25845643576677                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  11050356500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 6459321739544                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   2105443500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 6458684366044                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   2278220000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 6455333807548                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst   2164461000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 6454705182541                       # number of overall miss cycles
system.l2.overall_miss_latency::total    25845643576677                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          152599                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        63144075                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           34361                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        63211004                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           33452                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data        63244932                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           34314                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data        63205767                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            253060504                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         152599                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       63144075                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          34361                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       63211004                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          33452                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data       63244932                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          34314                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data       63205767                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           253060504                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.889023                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.916970                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.730829                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.915791                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.749761                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.915619                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.727429                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.915922                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.915986                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.889023                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.916970                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.730829                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.915791                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.749761                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.915619                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.727429                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.915922                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.915986                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81453.860272                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 111557.641177                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 83842.127270                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 111571.926193                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 90834.496232                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 111475.174036                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 86713.713393                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 111496.543916                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 111499.809017                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81453.860272                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 111557.641177                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 83842.127270                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 111571.926193                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 90834.496232                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 111475.174036                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 86713.713393                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 111496.543916                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 111499.809017                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             5373338                       # number of writebacks
system.l2.writebacks::total                   5373338                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            966                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         404000                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           3729                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         412055                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           4176                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data         412344                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           4483                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data         413180                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             1654933                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           966                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        404000                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          3729                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        412055                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          4176                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data        412344                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          4483                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data        413180                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            1654933                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       134698                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     57497204                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        21383                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     57476023                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst        20905                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data     57495920                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst        20478                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data     57478347                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total         230144958                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       134698                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     57497204                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        21383                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     57476023                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst        20905                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data     57495920                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst        20478                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data     57478347                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        230144958                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   9642673015                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 5859980401875                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1633451510                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 5858988301355                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst   1779422013                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 5855422618388                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst   1657955509                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 5854888078335                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 23443992902000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   9642673015                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 5859980401875                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1633451510                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 5858988301355                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst   1779422013                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 5855422618388                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst   1657955509                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 5854888078335                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 23443992902000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.882693                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.910572                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.622304                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.909272                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.624925                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.909099                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.596783                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.909385                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.909446                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.882693                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.910572                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.622304                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.909272                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.624925                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.909099                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.596783                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.909385                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.909446                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71587.351074                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 101917.658498                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 76390.193612                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 101937.955960                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 85119.445731                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 101840.663101                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 80962.765358                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 101862.499253                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 101866.202526                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71587.351074                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 101917.658498                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 76390.193612                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 101937.955960                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 85119.445731                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 101840.663101                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 80962.765358                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 101862.499253                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 101866.202526                       # average overall mshr miss latency
system.l2.replacements                      440774942                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      6744486                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6744486                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks          114                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total            114                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      6744600                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6744600                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000017                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000017                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks          114                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total          114                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000017                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000017                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks    224376856                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        224376856                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks         1146                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total           1146                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks    224378002                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    224378002                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000005                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000005                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks         1146                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total         1146                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000005                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000005                       # mshr miss rate for WritebackClean accesses
system.l2.UpgradeReq_hits::.cpu0.data             997                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            1066                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data            1034                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data            1143                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 4240                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          6985                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          7198                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data          7276                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data          7308                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              28767                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     76654000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     74530000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data     76124000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data     76403500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    303711500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         7982                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         8264                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data         8310                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data         8451                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            33007                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.875094                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.871007                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.875572                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.864750                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.871542                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 10974.087330                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 10354.265074                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data 10462.341946                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data 10454.775588                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 10557.635485                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data          639                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data          671                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data          672                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data          685                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total            2667                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         6346                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         6527                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data         6604                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data         6623                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         26100                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    158889462                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    164729949                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data    166171464                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data    167258464                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    657049339                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.795039                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.789811                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.794705                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.783694                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.790741                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 25037.734321                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 25238.233338                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 25162.244700                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 25254.184509                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 25174.304176                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            11                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            73                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           112                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            74                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                270                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          294                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          609                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          463                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          457                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             1823                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      1775000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      1541000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data      1714000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data      1293000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      6323000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          305                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          682                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          575                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          531                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           2093                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.963934                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.892962                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.805217                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.860640                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.870999                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  6037.414966                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  2530.377668                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  3701.943844                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  2829.321663                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3468.458585                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            8                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            7                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            5                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            22                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          286                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          602                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          458                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          455                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         1801                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      5869000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     12376489                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      9373499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      9245000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     36863988                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.937705                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.882698                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.796522                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.856874                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.860487                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20520.979021                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20558.951827                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20466.155022                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20318.681319                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20468.621877                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           168441                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           165373                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data           165051                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data           164739                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                663604                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         631062                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         600305                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         600211                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         598670                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2430248                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  68958287500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  62503924499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  62626731498                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  62313631499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  256402574996                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       799503                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       765678                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       765262                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       763409                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3093852                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.789318                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.784018                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.784321                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.784206                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.785509                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 109273.395483                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 104120.279689                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 104341.192511                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 104086.778190                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 105504.695404                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data           18                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data           18                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data           17                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data           23                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               76                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       631044                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       600287                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       600194                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       598647                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2430172                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  62647312506                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  56500479005                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  56624357501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  56326527502                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 232098676514                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.789295                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.783994                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.784299                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.784176                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.785484                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 99275.664622                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 94122.443106                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 94343.424794                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 94089.718151                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 95507.098475                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         16935                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          9249                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          8371                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          9353                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              43908                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       135664                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        25112                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        25081                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        24961                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           210818                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  11050356500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   2105443500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   2278220000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst   2164461000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  17598481000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       152599                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        34361                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        33452                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        34314                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         254726                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.889023                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.730829                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.749761                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.727429                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.827627                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81453.860272                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 83842.127270                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 90834.496232                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 86713.713393                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83477.127190                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          966                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         3729                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         4176                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         4483                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         13354                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       134698                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        21383                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst        20905                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst        20478                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       197464                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   9642673015                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1633451510                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst   1779422013                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst   1657955509                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  14713502047                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.882693                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.622304                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.624925                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.596783                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.775202                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71587.351074                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 76390.193612                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 85119.445731                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 80962.765358                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74512.326535                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      5074430                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      5157553                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data      5171617                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data      5149501                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          20553101                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     57270142                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     57287773                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data     57308053                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data     57292857                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total       229158825                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 6390363452044                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 6396180441545                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 6392707076050                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 6392391551042                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 25571642520681                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     62344572                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     62445326                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data     62479670                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data     62442358                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total     249711926                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.918607                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.917407                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.917227                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.917532                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.917693                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 111582.811372                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 111650.010231                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 111549.891183                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 111573.970749                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 111589.167560                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       403982                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       412037                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data       412327                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data       413157                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total      1641503                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     56866160                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     56875736                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data     56895726                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data     56879700                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total    227517322                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 5797333089369                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 5802487822350                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 5798798260887                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data 5798561550833                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 23197180723439                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.912127                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.910809                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.910628                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.910915                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.911119                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 101946.976715                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 102020.443698                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 101919.751598                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 101944.306156                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 101957.866414                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1853024504500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                   482541307                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 440775006                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.094757                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      34.779725                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.046120                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        7.260064                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.026665                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        7.284600                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.030267                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        7.282018                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.025841                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        7.264700                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.543433                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000721                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.113439                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000417                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.113822                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000473                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.113782                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000404                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.113511                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                4314520750                       # Number of tag accesses
system.l2.tags.data_accesses               4314520750                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1853024504500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       8620608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    3679816768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1368512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data    3678461952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst       1337920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data    3679735680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst       1310592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data    3678610368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total        14729262400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      8620608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1368512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst      1337920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst      1310592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      12637632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    343900864                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       343900864                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         134697                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       57497137                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          21383                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       57475968                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst          20905                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data       57495870                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst          20478                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data       57478287                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           230144725                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5373451                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5373451                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4652182                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1985843554                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           738529                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1985112417                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           722020                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data       1985799794                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           707272                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data       1985192510                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            7948768278                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4652182                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       738529                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       722020                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       707272                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6820003                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      185588946                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            185588946                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      185588946                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4652182                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1985843554                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          738529                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1985112417                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          722020                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data      1985799794                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          707272                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data      1985192510                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           8134357224                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3463899.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    134698.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  56987716.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     21382.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  56963110.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples     20905.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples  56977270.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples     20478.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples  56968166.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001914662250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       216448                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       216448                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           308452778                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3272398                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                   230144726                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5374597                       # Number of write requests accepted
system.mem_ctrls.readBursts                 230144726                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5374597                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                2051001                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               1910698                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0          12740878                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1          11423903                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2          10284244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           8805171                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           8148095                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           7100054                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           6989516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           6133134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           6489542                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9          17634052                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10         26082182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11         27212859                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12         20251464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13         22990747                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14         20269554                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15         15538330                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            172070                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            172234                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            172357                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            238613                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            209419                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            216856                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            261997                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            261381                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            272471                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            213996                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           225260                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           195247                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           248729                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           215604                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           211935                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           175717                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       8.62                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.86                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 9603389755446                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               1140468625000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            13880147099196                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     42102.82                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                60852.82                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                168936399                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3096138                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.06                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.38                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             230144726                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5374597                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  667680                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1775953                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 4483946                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 9898804                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                18522933                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                35318815                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                43011379                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                34033064                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                28593602                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                21690845                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10               14931175                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                9402404                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                3505391                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                1574676                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 511144                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 171897                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  86327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 125320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 152575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 175464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 192951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 206378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 216374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 222856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 227131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 230707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 232967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 231460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 231728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 231858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 231699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 232140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  62383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  37842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  25604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  18707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  14440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  11724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   9753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   8385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   7357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   6338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   5472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   4596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   3909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   3326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     59525077                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    248.965461                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   149.194602                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   289.527672                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     26486076     44.50%     44.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     15207566     25.55%     70.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      5291096      8.89%     78.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      2857544      4.80%     83.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      1896563      3.19%     86.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767      1376851      2.31%     89.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895      1047600      1.76%     90.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       839486      1.41%     92.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      4522295      7.60%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     59525077                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       216448                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1053.803371                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    223.839720                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2293.311143                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       168633     77.91%     77.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047        17445      8.06%     85.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071         7606      3.51%     89.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095         4817      2.23%     91.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-5119         4019      1.86%     93.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-6143         3449      1.59%     95.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-7167         2923      1.35%     96.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-8191         2051      0.95%     97.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-9215         1579      0.73%     98.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-10239         1073      0.50%     98.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-11263          812      0.38%     99.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-12287          571      0.26%     99.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-13311          424      0.20%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13312-14335          239      0.11%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-15359          112      0.05%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::15360-16383           88      0.04%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-17407           95      0.04%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::17408-18431          143      0.07%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-19455          172      0.08%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::19456-20479           95      0.04%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-21503           54      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::21504-22527           36      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22528-23551           12      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        216448                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       216448                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.003317                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.003104                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.086929                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           216077     99.83%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              118      0.05%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              177      0.08%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               59      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               16      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        216448                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM            14597998400                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               131264064                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               221688704                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys             14729262464                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            343974208                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      7877.93                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       119.64                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   7948.77                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    185.63                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        62.48                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    61.55                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.93                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1853024584500                       # Total gap between requests
system.mem_ctrls.avgGap                       7867.82                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      8620672                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   3647213824                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1368448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data   3645639040                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst      1337920                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data   3646545280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst      1310592                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data   3645962624                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    221688704                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4652216.945358803496                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1968249105.795891523361                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 738494.281471602619                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1967399260.585439205170                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 722019.593778124312                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 1967888320.496843099594                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 707271.812551467563                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 1967573885.367364168167                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 119636142.674658298492                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       134698                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     57497137                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        21383                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     57475968                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst        20905                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data     57495870                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst        20478                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data     57478287                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5374597                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   4069469250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 3470572002496                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    737626750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 3470570352978                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    902908250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 3466178318983                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    797887250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 3466318533239                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 46324967029500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30211.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     60360.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     34495.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     60382.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     43191.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     60285.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     38963.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     60306.57                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8619244.76                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    74.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         270387544560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         143714399565                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        1117186732200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9181765980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     146276329680.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     841503668820                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2926741440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       2531177182245                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1365.970701                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1030455500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  61876620000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1790117429000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         154621476660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          82183267650                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        511402457160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         8899718940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     146276329680.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     839768039340                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       4388324160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1747539613590                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        943.074206                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4752293500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  61876620000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1786395591000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               3274                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         1638                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5581648.656899                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   8733385.998099                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         1638    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        10000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     67223000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           1638                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   1843881764000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   9142740500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1853024504500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     23931329                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        23931329                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     23931329                       # number of overall hits
system.cpu1.icache.overall_hits::total       23931329                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        37552                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         37552                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        37552                       # number of overall misses
system.cpu1.icache.overall_misses::total        37552                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2482230000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2482230000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2482230000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2482230000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     23968881                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     23968881                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     23968881                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     23968881                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001567                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001567                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001567                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001567                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 66101.139753                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 66101.139753                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 66101.139753                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 66101.139753                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           56                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    18.666667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        34361                       # number of writebacks
system.cpu1.icache.writebacks::total            34361                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         3191                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         3191                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         3191                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         3191                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        34361                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        34361                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        34361                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        34361                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   2273097000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2273097000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   2273097000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2273097000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001434                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001434                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001434                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001434                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 66153.400658                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 66153.400658                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 66153.400658                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 66153.400658                       # average overall mshr miss latency
system.cpu1.icache.replacements                 34361                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     23931329                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       23931329                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        37552                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        37552                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2482230000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2482230000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     23968881                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     23968881                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001567                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001567                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 66101.139753                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 66101.139753                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         3191                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         3191                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        34361                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        34361                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   2273097000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2273097000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001434                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001434                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 66153.400658                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 66153.400658                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1853024504500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           24181594                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            34393                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           703.096386                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         47972123                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        47972123                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1853024504500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     87268794                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        87268794                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     87268794                       # number of overall hits
system.cpu1.dcache.overall_hits::total       87268794                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data    114899394                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total     114899394                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data    114899394                       # number of overall misses
system.cpu1.dcache.overall_misses::total    114899394                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 10479779580267                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 10479779580267                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 10479779580267                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 10479779580267                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    202168188                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    202168188                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    202168188                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    202168188                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.568336                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.568336                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.568336                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.568336                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 91208.310292                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 91208.310292                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 91208.310292                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 91208.310292                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs   2864777457                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       481949                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs         53778241                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           7591                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    53.270196                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    63.489527                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     63213922                       # number of writebacks
system.cpu1.dcache.writebacks::total         63213922                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     51673561                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     51673561                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     51673561                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     51673561                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     63225833                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     63225833                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     63225833                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     63225833                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 6644903918717                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 6644903918717                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 6644903918717                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 6644903918717                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.312739                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.312739                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.312739                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.312739                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 105097.926013                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 105097.926013                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 105097.926013                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 105097.926013                       # average overall mshr miss latency
system.cpu1.dcache.replacements              63213905                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     79767654                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       79767654                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data    109445454                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total    109445454                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 9996656836000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 9996656836000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    189213108                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    189213108                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.578424                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.578424                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 91339.169154                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 91339.169154                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     46959437                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     46959437                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     62486017                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     62486017                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 6580438928500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 6580438928500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.330241                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.330241                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 105310.583782                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 105310.583782                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      7501140                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7501140                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      5453940                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      5453940                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 483122744267                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 483122744267                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     12955080                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     12955080                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.420989                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.420989                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 88582.335755                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 88582.335755                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      4714124                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      4714124                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       739816                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       739816                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  64464990217                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  64464990217                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.057106                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.057106                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 87136.518022                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 87136.518022                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         7576                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         7576                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1620                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1620                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     32493500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     32493500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         9196                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         9196                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.176164                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.176164                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 20057.716049                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 20057.716049                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          312                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          312                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         1308                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         1308                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     22452000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     22452000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.142236                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.142236                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 17165.137615                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 17165.137615                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         3684                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         3684                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         3389                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         3389                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     31324500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     31324500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         7073                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         7073                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.479146                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.479146                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  9242.992033                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9242.992033                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         3310                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         3310                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     28209500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     28209500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.467977                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.467977                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8522.507553                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8522.507553                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      2772500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      2772500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      2577500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      2577500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         2328                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           2328                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       100377                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       100377                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   2710481500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   2710481500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       102705                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       102705                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.977333                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.977333                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 27003.013639                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 27003.013639                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       100376                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       100376                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   2610104500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   2610104500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.977323                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.977323                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 26003.272695                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 26003.272695                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1853024504500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.953429                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          150636889                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         63293845                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             2.379961                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.953429                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.998545                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.998545                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        467868141                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       467868141                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1853024504500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         250130780                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           24                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     12117938                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    246314442                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       435401815                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          147500                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         11451                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         158951                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          943                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          943                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3256015                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3256015                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        254726                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq    249876079                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       457795                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    189549393                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       103083                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    189767690                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       100356                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side    189864424                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       102942                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side    189755676                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             759701359                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     19532544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   8081746368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4398208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   8091188160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      4281856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side   8095475712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      4392192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side   8090635840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            32391650880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       441226263                       # Total snoops (count)
system.tol2bus.snoopTraffic                 364838208                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        694323879                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.381780                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.546297                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              448379626     64.58%     64.58% # Request fanout histogram
system.tol2bus.snoop_fanout::1              229184327     33.01%     97.59% # Request fanout histogram
system.tol2bus.snoop_fanout::2               14544217      2.09%     99.68% # Request fanout histogram
system.tol2bus.snoop_fanout::3                2056649      0.30%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 159060      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          694323879                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       506366542992                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             27.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       95301979837                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             5.1                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          52303375                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy       95249856330                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             5.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          53753521                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       95146178297                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         229463196                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       95254841340                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             5.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          53445148                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
