### ğŸ‘‹ Hello, I'm Udvi Chauhan 

ğŸ“ Final-Year Electronics & Communication Engineering Student | EC_GECG_2022  
ğŸ’¡ Passionate about VLSI, FPGA, RTL Design & Simulation  
ğŸ”§ Skilled in Verilog, Vivado, Python  
ğŸ“« Connect with me on [LinkedIn](https://www.linkedin.com/in/udvi-chauhan)


## ğŸš€ Projects

- ğŸ“‚ **3D Laser Scanner using Python**  
  Implemented a low-cost scanner using Raspberry Pi and Python to visualize 3D object.

- ğŸ” **Dual-Port RAM in Verilog in Vivado** 
  Designing a synthesizable dual-port memory with testbench, simulation & waveform analysis using Vivado.

- ğŸ§  **Predictive Maintenance for 3D Printers** *(Intel AI Certification Project)* 
   AI/ML-based solution for industry-defined problem using sensor data to detect component failure.


## ğŸŒ± Currently Learning & Exploring

- - Verilog HDL (for RTL design, testbenches, and simulation)


## ğŸ“Š Tools & Technologies

- ğŸ› ï¸ **Languages**: Verilog, Python, C  
- ğŸ’» **EDA Tools**: Xilinx Vivado  
- ğŸŒ **Platforms**: GitHub, LinkedIn, VS Code  
- ğŸ§° **Concepts**: RTL Design, Testbench Writing, FPGA Programming, Digital Electronics


## ğŸ“Œ Goals

- Build and share more open-source RTL IPs  
- Gain internship experience in Physical Design or ASIC Verification  
- Contribute to open VLSI projects (RISC-V, etc.)


## ğŸ§© Fun Fact

I still get excited seeing "Simulation Successful" in the console ğŸ‰ğŸ˜„
