





<!DOCTYPE html>
<html>

  <head>
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <meta charset="utf-8">
    <meta name="generator" content="ng2web v1.1.0 (ngdb v1.1.0)">
    <link rel="stylesheet" type="text/css" href="x86-style.css">
    <title>iAPx86 » FPU » Instruction set</title>
    <meta name="description" content="iAPx86">
    <link rel="prev" href="x86-305396.html">
    
    
  </head>

  <body>

    <header>
      <nav class="box">
        <ul>
          

<li><a href="x86-about.html">About</a></li>


          

<li><a href="x86-305396.html">Previous</a></li>


          

<li><a href="x86-245307.html">Up</a></li>


          

<li><span>Next</span></li>


        </ul>
      </nav>
    </header>

    <section>

      <nav class="menu box">
        <ul>
            <li>CPU</li>
            <ul>
              <li><a href="index.html">Instruction set</a></li>
              <li><a href="x86-175915.html">Registers</a></li>
              <li><a href="x86-190707.html">Protection, privilege</a></li>
              <li><a href="x86-224627.html">Exceptions</a></li>
              <li><a href="x86-225699.html">Addressing modes</a></li>
              <li><a href="x86-229455.html">Opcodes</a></li>
              
            </ul>
            <li>FPU</li>
            <ul>
              <li><a href="x86-245307.html">Instruction set</a></li>
              <li><a href="x86-307843.html">Registers, data types</a></li>
              
            </ul>
            <li>MMX</li>
            <ul>
              <li><a href="x86-318646.html">Instruction set</a></li>
              
            </ul>
        </ul>
      </nav>

      <article class="box">
        
  
  
    <pre class="entry"><span class="line"></span><br /><span class="line">        <span class="ngb">Abbreviations and legends</span></span><br /><span class="line"></span><br /><span class="line">        ST   ST(0)</span><br /><span class="line">        reg  floating point data register</span><br /><span class="line">        mem  memory address</span><br /><span class="line">        m16  memory address of 16-bit item</span><br /><span class="line">        m32  memory address of 32-bit item</span><br /><span class="line">        m64  memory address of 64-bit item</span><br /><span class="line">        m80  memory address of 80-bit item</span><br /><span class="line">        **   to the power of, e.g. 2**X = 2 to the Xth power</span><br /><span class="line"></span><br /><span class="line"></span><br /><span class="line">        <span class="ngb">Exceptions</span></span><br /><span class="line">        S   invalid operand due to stack overflow/underflow (387+)</span><br /><span class="line">        I   invalid operand due to other cause</span><br /><span class="line">        D   denormal operand</span><br /><span class="line">        Z   zero-divide</span><br /><span class="line">        O   overflow</span><br /><span class="line">        U   underflow</span><br /><span class="line">        P   inexact result (precision)</span><br /><span class="line"></span><br /><span class="line"></span><br /><span class="line">        <span class="ngb">Condition codes</span></span><br /><span class="line">        *   changed to reflect the results of instruction</span><br /><span class="line">        ?   undefined after operation (may or may not have changed)</span><br /><span class="line">        0   always cleared</span><br /><span class="line"></span><br /><span class="line"></span><br /><span class="line">        <span class="ngb">FPU instruction timings</span></span><br /><span class="line">        EA  cycles to calculate the Effective Address</span><br /><span class="line">        FX  pairs with FXCH  (Pentium)</span><br /><span class="line">        NP  not pairable     (Pentium)</span><br /><span class="line"></span><br /><span class="line">        Timings with a hyphen indicate a range of possible timings.</span><br /><span class="line">        Timings with a slash (unless otherwise noted) are latency</span><br /><span class="line">          and throughput.</span><br /><span class="line">        Latency is the time between instructions dependent on the result.</span><br /><span class="line">        Throughput is the pipeline throughput between non conflicting</span><br /><span class="line">          instructions.</span><br /><span class="line"></span><br /><span class="line"></span><br /><span class="line">        <span class="ngb">FPU instruction length</span></span><br /><span class="line">        All FPU instructions that do not access memory are two bytes</span><br /><span class="line">        in length, except FWAIT which is one byte; &#39;wait&#39; versions</span><br /><span class="line">        are are one byte longer as an FWAIT is inserted before the</span><br /><span class="line">        instruction.</span><br /><span class="line"></span><br /><span class="line">        FPU instructions that access memory are four bytes for 16-bit</span><br /><span class="line">        addressing and six bytes for 32-bit addressing.</span><br /><span class="line"></span><br /></pre>
  
  
  


      </article>

    </section>

  </body>

</html>

