<!-- HTML header for doxygen 1.8.6-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<!-- <title>SysCtl Register RSTCON0</title> -->
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<table cellspacing="0" cellpadding="0">
 <tbody>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">SysCtl Register RSTCON0<div class="ingroups"><a class="el" href="group___l_p_c17xx___s_y_s_c_t_l___register.html">System Control Register Hardware Layer.</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Defines for the bit fields in the RSTCON0 register.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga7427302ea2199ee921d0df21372c2580"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___r_s_t_c_o_n0.html#ga7427302ea2199ee921d0df21372c2580">RSTCON0_RSTLCD</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga7624ce39c33c7dc97b91262794cf1b67">BIT_32_0</a></td></tr>
<tr class="memdesc:ga7427302ea2199ee921d0df21372c2580"><td class="mdescLeft">&#160;</td><td class="mdescRight">LCD controller reset control bit.  <a href="#ga7427302ea2199ee921d0df21372c2580">More...</a><br/></td></tr>
<tr class="separator:ga7427302ea2199ee921d0df21372c2580"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga733bdc34108bbd533110bef73ec40361"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___r_s_t_c_o_n0.html#ga733bdc34108bbd533110bef73ec40361">RSTCON0_RSTTIM0</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gabbdcd99d54a13b3feead59acb504383c">BIT_32_1</a></td></tr>
<tr class="memdesc:ga733bdc34108bbd533110bef73ec40361"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer/Counter 0 reset control bit.  <a href="#ga733bdc34108bbd533110bef73ec40361">More...</a><br/></td></tr>
<tr class="separator:ga733bdc34108bbd533110bef73ec40361"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga432014e0b3d12f39fab41ba90afd8e26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___r_s_t_c_o_n0.html#ga432014e0b3d12f39fab41ba90afd8e26">RSTCON0_RSTTIM1</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaf9058ef5b73424034bbe2df628063605">BIT_32_2</a></td></tr>
<tr class="memdesc:ga432014e0b3d12f39fab41ba90afd8e26"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer/Counter 1 reset control bit.  <a href="#ga432014e0b3d12f39fab41ba90afd8e26">More...</a><br/></td></tr>
<tr class="separator:ga432014e0b3d12f39fab41ba90afd8e26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2edf7e688c749d56218df9f614734aed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___r_s_t_c_o_n0.html#ga2edf7e688c749d56218df9f614734aed">RSTCON0_RSTUART0</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga9f1265d2cce9c1ff9b36cfafc5d5980c">BIT_32_3</a></td></tr>
<tr class="memdesc:ga2edf7e688c749d56218df9f614734aed"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART0 reset control bit.  <a href="#ga2edf7e688c749d56218df9f614734aed">More...</a><br/></td></tr>
<tr class="separator:ga2edf7e688c749d56218df9f614734aed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff10427ee95bd09c643c2e0f12e54e11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___r_s_t_c_o_n0.html#gaff10427ee95bd09c643c2e0f12e54e11">RSTCON0_RSTUART1</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gab3ba86d51581aef3bdd78bbafeecaca8">BIT_32_4</a></td></tr>
<tr class="memdesc:gaff10427ee95bd09c643c2e0f12e54e11"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 reset control bit.  <a href="#gaff10427ee95bd09c643c2e0f12e54e11">More...</a><br/></td></tr>
<tr class="separator:gaff10427ee95bd09c643c2e0f12e54e11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e4cd081218501205997710ae6bfcf5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___r_s_t_c_o_n0.html#ga5e4cd081218501205997710ae6bfcf5f">RSTCON0_RSTPWM0</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga5ab8f1acfe8efe51556cde168184e72c">BIT_32_5</a></td></tr>
<tr class="memdesc:ga5e4cd081218501205997710ae6bfcf5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM0 reset control bit.  <a href="#ga5e4cd081218501205997710ae6bfcf5f">More...</a><br/></td></tr>
<tr class="separator:ga5e4cd081218501205997710ae6bfcf5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c1f9d21aea4e4a536d62bc0379e174b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___r_s_t_c_o_n0.html#ga9c1f9d21aea4e4a536d62bc0379e174b">RSTCON0_RSTPWM1</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga6441e752d4c2cdc497d1311915b79ad4">BIT_32_6</a></td></tr>
<tr class="memdesc:ga9c1f9d21aea4e4a536d62bc0379e174b"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM1 reset control bit.  <a href="#ga9c1f9d21aea4e4a536d62bc0379e174b">More...</a><br/></td></tr>
<tr class="separator:ga9c1f9d21aea4e4a536d62bc0379e174b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadadecf6626ec6895ab93b46c31ba734d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___r_s_t_c_o_n0.html#gadadecf6626ec6895ab93b46c31ba734d">RSTCON0_RSTI2C0</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga15b0e1b2613419085eab64ab4433d01b">BIT_32_7</a></td></tr>
<tr class="memdesc:gadadecf6626ec6895ab93b46c31ba734d"><td class="mdescLeft">&#160;</td><td class="mdescRight">The I2C0 interface reset control bit.  <a href="#gadadecf6626ec6895ab93b46c31ba734d">More...</a><br/></td></tr>
<tr class="separator:gadadecf6626ec6895ab93b46c31ba734d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab203edebcd8032ad10b3cfd3f5e26024"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___r_s_t_c_o_n0.html#gab203edebcd8032ad10b3cfd3f5e26024">RSTCON0_RSTUART4</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gace46e5d718afcb2bb2853350d418a4e1">BIT_32_8</a></td></tr>
<tr class="memdesc:gab203edebcd8032ad10b3cfd3f5e26024"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 reset control bit.  <a href="#gab203edebcd8032ad10b3cfd3f5e26024">More...</a><br/></td></tr>
<tr class="separator:gab203edebcd8032ad10b3cfd3f5e26024"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6afc7be95af3585b4dc155359ad9c9b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___r_s_t_c_o_n0.html#ga6afc7be95af3585b4dc155359ad9c9b5">RSTCON0_RSTRTC</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga1fde74577c80826dc2c4121445f241ca">BIT_32_9</a></td></tr>
<tr class="memdesc:ga6afc7be95af3585b4dc155359ad9c9b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTC and Event Monitor/Recorder reset control bit.  <a href="#ga6afc7be95af3585b4dc155359ad9c9b5">More...</a><br/></td></tr>
<tr class="separator:ga6afc7be95af3585b4dc155359ad9c9b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb203300192818fe800cd2e6c05337ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___r_s_t_c_o_n0.html#gadb203300192818fe800cd2e6c05337ec">RSTCON0_RSTSSP1</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga813e2a4b0d76ca591e555e5a5de6b9d3">BIT_32_10</a></td></tr>
<tr class="memdesc:gadb203300192818fe800cd2e6c05337ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">The SSP 1 interface reset control bit.  <a href="#gadb203300192818fe800cd2e6c05337ec">More...</a><br/></td></tr>
<tr class="separator:gadb203300192818fe800cd2e6c05337ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad491685b915b1956b373ef758585e944"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___r_s_t_c_o_n0.html#gad491685b915b1956b373ef758585e944">RSTCON0_RSTEMC</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga2da0765a9013c418b99ce62ccb05d4ed">BIT_32_11</a></td></tr>
<tr class="memdesc:gad491685b915b1956b373ef758585e944"><td class="mdescLeft">&#160;</td><td class="mdescRight">External Memory Controller reset control bit.  <a href="#gad491685b915b1956b373ef758585e944">More...</a><br/></td></tr>
<tr class="separator:gad491685b915b1956b373ef758585e944"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f5d68625877a8832f8d64c0055e3ee5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___r_s_t_c_o_n0.html#ga3f5d68625877a8832f8d64c0055e3ee5">RSTCON0_RSTADC</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga01d963c385b63a52a6bed9c5d07ffae8">BIT_32_12</a></td></tr>
<tr class="memdesc:ga3f5d68625877a8832f8d64c0055e3ee5"><td class="mdescLeft">&#160;</td><td class="mdescRight">A/D converter (ADC) reset control bit.  <a href="#ga3f5d68625877a8832f8d64c0055e3ee5">More...</a><br/></td></tr>
<tr class="separator:ga3f5d68625877a8832f8d64c0055e3ee5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7e63e3f8b0e28bdfe028fee722f0c57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___r_s_t_c_o_n0.html#gaa7e63e3f8b0e28bdfe028fee722f0c57">RSTCON0_RSTCAN1</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaa9f54cd764e1de2fdab888712b32bf8a">BIT_32_13</a></td></tr>
<tr class="memdesc:gaa7e63e3f8b0e28bdfe028fee722f0c57"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Controller 1 reset control bit.  <a href="#gaa7e63e3f8b0e28bdfe028fee722f0c57">More...</a><br/></td></tr>
<tr class="separator:gaa7e63e3f8b0e28bdfe028fee722f0c57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cd0ad06aa9eed00c16ed36412195ad0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___r_s_t_c_o_n0.html#ga9cd0ad06aa9eed00c16ed36412195ad0">RSTCON0_RSTCAN2</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gabdd9c2a95047222fc96d8d7df5ed93be">BIT_32_14</a></td></tr>
<tr class="memdesc:ga9cd0ad06aa9eed00c16ed36412195ad0"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Controller 2 reset control bit.  <a href="#ga9cd0ad06aa9eed00c16ed36412195ad0">More...</a><br/></td></tr>
<tr class="separator:ga9cd0ad06aa9eed00c16ed36412195ad0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga248485fa11436bfcd2facd2e5409a47b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___r_s_t_c_o_n0.html#ga248485fa11436bfcd2facd2e5409a47b">RSTCON0_RSTGPIO</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga887df1fcaf3cb30e05d063ac1068d9e1">BIT_32_15</a></td></tr>
<tr class="memdesc:ga248485fa11436bfcd2facd2e5409a47b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset control bit for GPIO, and GPIO interrupts.  <a href="#ga248485fa11436bfcd2facd2e5409a47b">More...</a><br/></td></tr>
<tr class="separator:ga248485fa11436bfcd2facd2e5409a47b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52ef7dde7509e10d4cf276034efe6620"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___r_s_t_c_o_n0.html#ga52ef7dde7509e10d4cf276034efe6620">RSTCON0_RSTSPIFI</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga9f598f1d67844eefc8d8666d95d19c9f">BIT_32_16</a></td></tr>
<tr class="memdesc:ga52ef7dde7509e10d4cf276034efe6620"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Flash Interface reset control bit (LPC1773 only)  <a href="#ga52ef7dde7509e10d4cf276034efe6620">More...</a><br/></td></tr>
<tr class="separator:ga52ef7dde7509e10d4cf276034efe6620"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa6126df65595a32ed86855fe788bf02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___r_s_t_c_o_n0.html#gaaa6126df65595a32ed86855fe788bf02">RSTCON0_RSTMCPWM</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gafc1f56e75561c84b2b04e48f5cd49f67">BIT_32_17</a></td></tr>
<tr class="memdesc:gaaa6126df65595a32ed86855fe788bf02"><td class="mdescLeft">&#160;</td><td class="mdescRight">Motor Control PWM reset control bit.  <a href="#gaaa6126df65595a32ed86855fe788bf02">More...</a><br/></td></tr>
<tr class="separator:gaaa6126df65595a32ed86855fe788bf02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1dbb13035e8bc0aebedecb05d48b530"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___r_s_t_c_o_n0.html#gaf1dbb13035e8bc0aebedecb05d48b530">RSTCON0_RSTQEI</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga6f4305b87794c3fd87c356ef8e67fa95">BIT_32_18</a></td></tr>
<tr class="memdesc:gaf1dbb13035e8bc0aebedecb05d48b530"><td class="mdescLeft">&#160;</td><td class="mdescRight">Quadrature Encoder Interface reset control bit.  <a href="#gaf1dbb13035e8bc0aebedecb05d48b530">More...</a><br/></td></tr>
<tr class="separator:gaf1dbb13035e8bc0aebedecb05d48b530"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2df516a0f1167b196032822e7d359ce9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___r_s_t_c_o_n0.html#ga2df516a0f1167b196032822e7d359ce9">RSTCON0_RSTI2C1</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gabfe1d0d421de3775a4611a7ff238fc32">BIT_32_19</a></td></tr>
<tr class="memdesc:ga2df516a0f1167b196032822e7d359ce9"><td class="mdescLeft">&#160;</td><td class="mdescRight">The I2C1 interface reset control bit.  <a href="#ga2df516a0f1167b196032822e7d359ce9">More...</a><br/></td></tr>
<tr class="separator:ga2df516a0f1167b196032822e7d359ce9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e075eebded0419fde600cf4a92fdcdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___r_s_t_c_o_n0.html#ga4e075eebded0419fde600cf4a92fdcdc">RSTCON0_RSTSSP2</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga05ce77054a8f297a43f7f4b6c26c23cd">BIT_32_20</a></td></tr>
<tr class="memdesc:ga4e075eebded0419fde600cf4a92fdcdc"><td class="mdescLeft">&#160;</td><td class="mdescRight">The SSP2 interface reset control bit.  <a href="#ga4e075eebded0419fde600cf4a92fdcdc">More...</a><br/></td></tr>
<tr class="separator:ga4e075eebded0419fde600cf4a92fdcdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35f450741788fd05b26d22b57936679d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___r_s_t_c_o_n0.html#ga35f450741788fd05b26d22b57936679d">RSTCON0_RSTSSP0</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaa7bc7ebfb6558a305efc3cb4c382fff1">BIT_32_21</a></td></tr>
<tr class="memdesc:ga35f450741788fd05b26d22b57936679d"><td class="mdescLeft">&#160;</td><td class="mdescRight">The SSP0 interface reset control bit.  <a href="#ga35f450741788fd05b26d22b57936679d">More...</a><br/></td></tr>
<tr class="separator:ga35f450741788fd05b26d22b57936679d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f45af564595af3bebe82530aa58f7f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___r_s_t_c_o_n0.html#ga8f45af564595af3bebe82530aa58f7f7">RSTCON0_RSTTIM2</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gafa29a303d3b5124d17b5d87d43506b5d">BIT_32_22</a></td></tr>
<tr class="memdesc:ga8f45af564595af3bebe82530aa58f7f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer 2 reset control bit.  <a href="#ga8f45af564595af3bebe82530aa58f7f7">More...</a><br/></td></tr>
<tr class="separator:ga8f45af564595af3bebe82530aa58f7f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94a68c5112d30d9cff0a2dec8ad63dc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___r_s_t_c_o_n0.html#ga94a68c5112d30d9cff0a2dec8ad63dc7">RSTCON0_RSTTIM3</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gafc023f72f4df096066b2ebb4c94d8f33">BIT_32_23</a></td></tr>
<tr class="memdesc:ga94a68c5112d30d9cff0a2dec8ad63dc7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer 3 reset control bit.  <a href="#ga94a68c5112d30d9cff0a2dec8ad63dc7">More...</a><br/></td></tr>
<tr class="separator:ga94a68c5112d30d9cff0a2dec8ad63dc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69a61837f582d616c954c4e68fa743eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___r_s_t_c_o_n0.html#ga69a61837f582d616c954c4e68fa743eb">RSTCON0_RSTUART2</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaf6b131e3c2abd8f3559852e6acc51be6">BIT_32_24</a></td></tr>
<tr class="memdesc:ga69a61837f582d616c954c4e68fa743eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART 2 reset control bit.  <a href="#ga69a61837f582d616c954c4e68fa743eb">More...</a><br/></td></tr>
<tr class="separator:ga69a61837f582d616c954c4e68fa743eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29949d3edf5407e333a12a21a1c9acae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___r_s_t_c_o_n0.html#ga29949d3edf5407e333a12a21a1c9acae">RSTCON0_RSTUART3</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga4437f2f7e67f660a7576a045b64924bb">BIT_32_25</a></td></tr>
<tr class="memdesc:ga29949d3edf5407e333a12a21a1c9acae"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART 3 reset control bit.  <a href="#ga29949d3edf5407e333a12a21a1c9acae">More...</a><br/></td></tr>
<tr class="separator:ga29949d3edf5407e333a12a21a1c9acae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90b49b8b8a585a921c7c2f27cb3cfeda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___r_s_t_c_o_n0.html#ga90b49b8b8a585a921c7c2f27cb3cfeda">RSTCON0_RSTI2C2</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga9657ed19b7e110dec13ab1fd2a321bb5">BIT_32_26</a></td></tr>
<tr class="memdesc:ga90b49b8b8a585a921c7c2f27cb3cfeda"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C interface 2 reset control bit.  <a href="#ga90b49b8b8a585a921c7c2f27cb3cfeda">More...</a><br/></td></tr>
<tr class="separator:ga90b49b8b8a585a921c7c2f27cb3cfeda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa24f7c455ee25940c33d0e29ec33f709"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___r_s_t_c_o_n0.html#gaa24f7c455ee25940c33d0e29ec33f709">RSTCON0_RSTI2S</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga701de910282a370d8997225861bf56f1">BIT_32_27</a></td></tr>
<tr class="memdesc:gaa24f7c455ee25940c33d0e29ec33f709"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2S interface reset control bit.  <a href="#gaa24f7c455ee25940c33d0e29ec33f709">More...</a><br/></td></tr>
<tr class="separator:gaa24f7c455ee25940c33d0e29ec33f709"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad529b314c868f57dab1070bc8d77a547"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___r_s_t_c_o_n0.html#gad529b314c868f57dab1070bc8d77a547">RSTCON0_RSTSDC</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga6cca00f6aaf7d1ae17f4bc9d11a071ca">BIT_32_28</a></td></tr>
<tr class="memdesc:gad529b314c868f57dab1070bc8d77a547"><td class="mdescLeft">&#160;</td><td class="mdescRight">SD Card interface reset control bit.  <a href="#gad529b314c868f57dab1070bc8d77a547">More...</a><br/></td></tr>
<tr class="separator:gad529b314c868f57dab1070bc8d77a547"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cf0fdf601da5fc8a0a4add10bf91bca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___r_s_t_c_o_n0.html#ga1cf0fdf601da5fc8a0a4add10bf91bca">RSTCON0_RSTGPDMA</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaa86506d43f95b253b453478614686089">BIT_32_29</a></td></tr>
<tr class="memdesc:ga1cf0fdf601da5fc8a0a4add10bf91bca"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPDMA function reset control bit.  <a href="#ga1cf0fdf601da5fc8a0a4add10bf91bca">More...</a><br/></td></tr>
<tr class="separator:ga1cf0fdf601da5fc8a0a4add10bf91bca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9fb8bd02c296b4932296bad81623a1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___r_s_t_c_o_n0.html#gae9fb8bd02c296b4932296bad81623a1e">RSTCON0_RSTENET</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga8c3eb4a6475a0af70f4f2444ecfbff89">BIT_32_30</a></td></tr>
<tr class="memdesc:gae9fb8bd02c296b4932296bad81623a1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ethernet block reset control bit.  <a href="#gae9fb8bd02c296b4932296bad81623a1e">More...</a><br/></td></tr>
<tr class="separator:gae9fb8bd02c296b4932296bad81623a1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d8c7a93a690b75876f9e22445f324d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___register___r_s_t_c_o_n0.html#ga5d8c7a93a690b75876f9e22445f324d8">RSTCON0_RSTUSB</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga3e2a59a316671c63b38ddc1973841022">BIT_32_31</a></td></tr>
<tr class="memdesc:ga5d8c7a93a690b75876f9e22445f324d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">USB interface reset control bit.  <a href="#ga5d8c7a93a690b75876f9e22445f324d8">More...</a><br/></td></tr>
<tr class="separator:ga5d8c7a93a690b75876f9e22445f324d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>Defines for the bit fields in the RSTCON0 register. </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="ga3f5d68625877a8832f8d64c0055e3ee5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSTCON0_RSTADC&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga01d963c385b63a52a6bed9c5d07ffae8">BIT_32_12</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>A/D converter (ADC) reset control bit. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01388">1388</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa7e63e3f8b0e28bdfe028fee722f0c57"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSTCON0_RSTCAN1&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaa9f54cd764e1de2fdab888712b32bf8a">BIT_32_13</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CAN Controller 1 reset control bit. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01391">1391</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9cd0ad06aa9eed00c16ed36412195ad0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSTCON0_RSTCAN2&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gabdd9c2a95047222fc96d8d7df5ed93be">BIT_32_14</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CAN Controller 2 reset control bit. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01394">1394</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad491685b915b1956b373ef758585e944"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSTCON0_RSTEMC&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga2da0765a9013c418b99ce62ccb05d4ed">BIT_32_11</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>External Memory Controller reset control bit. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01385">1385</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae9fb8bd02c296b4932296bad81623a1e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSTCON0_RSTENET&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga8c3eb4a6475a0af70f4f2444ecfbff89">BIT_32_30</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Ethernet block reset control bit. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01442">1442</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1cf0fdf601da5fc8a0a4add10bf91bca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSTCON0_RSTGPDMA&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaa86506d43f95b253b453478614686089">BIT_32_29</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GPDMA function reset control bit. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01439">1439</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga248485fa11436bfcd2facd2e5409a47b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSTCON0_RSTGPIO&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga887df1fcaf3cb30e05d063ac1068d9e1">BIT_32_15</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reset control bit for GPIO, and GPIO interrupts. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01397">1397</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadadecf6626ec6895ab93b46c31ba734d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSTCON0_RSTI2C0&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga15b0e1b2613419085eab64ab4433d01b">BIT_32_7</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The I2C0 interface reset control bit. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01373">1373</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2df516a0f1167b196032822e7d359ce9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSTCON0_RSTI2C1&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gabfe1d0d421de3775a4611a7ff238fc32">BIT_32_19</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The I2C1 interface reset control bit. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01409">1409</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga90b49b8b8a585a921c7c2f27cb3cfeda"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSTCON0_RSTI2C2&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga9657ed19b7e110dec13ab1fd2a321bb5">BIT_32_26</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C interface 2 reset control bit. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01430">1430</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa24f7c455ee25940c33d0e29ec33f709"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSTCON0_RSTI2S&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga701de910282a370d8997225861bf56f1">BIT_32_27</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2S interface reset control bit. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01433">1433</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7427302ea2199ee921d0df21372c2580"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSTCON0_RSTLCD&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga7624ce39c33c7dc97b91262794cf1b67">BIT_32_0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LCD controller reset control bit. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01352">1352</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaaa6126df65595a32ed86855fe788bf02"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSTCON0_RSTMCPWM&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gafc1f56e75561c84b2b04e48f5cd49f67">BIT_32_17</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Motor Control PWM reset control bit. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01403">1403</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5e4cd081218501205997710ae6bfcf5f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSTCON0_RSTPWM0&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga5ab8f1acfe8efe51556cde168184e72c">BIT_32_5</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PWM0 reset control bit. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01367">1367</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9c1f9d21aea4e4a536d62bc0379e174b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSTCON0_RSTPWM1&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga6441e752d4c2cdc497d1311915b79ad4">BIT_32_6</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PWM1 reset control bit. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01370">1370</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf1dbb13035e8bc0aebedecb05d48b530"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSTCON0_RSTQEI&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga6f4305b87794c3fd87c356ef8e67fa95">BIT_32_18</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Quadrature Encoder Interface reset control bit. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01406">1406</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6afc7be95af3585b4dc155359ad9c9b5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSTCON0_RSTRTC&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga1fde74577c80826dc2c4121445f241ca">BIT_32_9</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RTC and Event Monitor/Recorder reset control bit. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01379">1379</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad529b314c868f57dab1070bc8d77a547"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSTCON0_RSTSDC&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga6cca00f6aaf7d1ae17f4bc9d11a071ca">BIT_32_28</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SD Card interface reset control bit. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01436">1436</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga52ef7dde7509e10d4cf276034efe6620"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSTCON0_RSTSPIFI&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga9f598f1d67844eefc8d8666d95d19c9f">BIT_32_16</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Flash Interface reset control bit (LPC1773 only) </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01400">1400</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga35f450741788fd05b26d22b57936679d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSTCON0_RSTSSP0&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaa7bc7ebfb6558a305efc3cb4c382fff1">BIT_32_21</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The SSP0 interface reset control bit. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01415">1415</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadb203300192818fe800cd2e6c05337ec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSTCON0_RSTSSP1&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga813e2a4b0d76ca591e555e5a5de6b9d3">BIT_32_10</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The SSP 1 interface reset control bit. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01382">1382</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4e075eebded0419fde600cf4a92fdcdc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSTCON0_RSTSSP2&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga05ce77054a8f297a43f7f4b6c26c23cd">BIT_32_20</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The SSP2 interface reset control bit. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01412">1412</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga733bdc34108bbd533110bef73ec40361"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSTCON0_RSTTIM0&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gabbdcd99d54a13b3feead59acb504383c">BIT_32_1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timer/Counter 0 reset control bit. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01355">1355</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga432014e0b3d12f39fab41ba90afd8e26"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSTCON0_RSTTIM1&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaf9058ef5b73424034bbe2df628063605">BIT_32_2</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timer/Counter 1 reset control bit. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01358">1358</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8f45af564595af3bebe82530aa58f7f7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSTCON0_RSTTIM2&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gafa29a303d3b5124d17b5d87d43506b5d">BIT_32_22</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timer 2 reset control bit. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01418">1418</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga94a68c5112d30d9cff0a2dec8ad63dc7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSTCON0_RSTTIM3&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gafc023f72f4df096066b2ebb4c94d8f33">BIT_32_23</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timer 3 reset control bit. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01421">1421</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2edf7e688c749d56218df9f614734aed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSTCON0_RSTUART0&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga9f1265d2cce9c1ff9b36cfafc5d5980c">BIT_32_3</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART0 reset control bit. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01361">1361</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaff10427ee95bd09c643c2e0f12e54e11"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSTCON0_RSTUART1&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gab3ba86d51581aef3bdd78bbafeecaca8">BIT_32_4</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART1 reset control bit. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01364">1364</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga69a61837f582d616c954c4e68fa743eb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSTCON0_RSTUART2&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaf6b131e3c2abd8f3559852e6acc51be6">BIT_32_24</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART 2 reset control bit. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01424">1424</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga29949d3edf5407e333a12a21a1c9acae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSTCON0_RSTUART3&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga4437f2f7e67f660a7576a045b64924bb">BIT_32_25</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART 3 reset control bit. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01427">1427</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab203edebcd8032ad10b3cfd3f5e26024"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSTCON0_RSTUART4&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gace46e5d718afcb2bb2853350d418a4e1">BIT_32_8</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART4 reset control bit. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01376">1376</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5d8c7a93a690b75876f9e22445f324d8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSTCON0_RSTUSB&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga3e2a59a316671c63b38ddc1973841022">BIT_32_31</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USB interface reset control bit. </p>

<p>Definition at line <a class="el" href="xhw__sysctl_8h_source.html#l01445">1445</a> of file <a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.6-->
<!-- start footer part -->
</body>
</html>
