;redcode
;assert 1
	SPL 0, <702
	CMP -207, <-129
	JMP -71, @-410
	CMP 12, @0
	SUB 0, @0
	SLT 300, 90
	MOV -7, <-20
	SPL 0, #400
	ADD <300, 90
	MOV -9, <-20
	DJN -1, @-20
	MOV -7, <-20
	SUB @127, 106
	SUB #12, @29
	SUB -7, <-129
	MOV -17, <-32
	SPL <-127, 100
	SPL 0, <8
	SLT #100, 9
	SPL 0, -11
	SPL <-127, 100
	SPL <127, 106
	SUB @121, 103
	SPL <-127, 100
	SUB @121, 103
	SUB @127, 106
	JMN 30, 9
	SLT #100, 9
	DJN 0, -11
	JMN 30, 9
	MOV -7, <-20
	JMZ 12, <10
	SPL <-129, 800
	SUB @127, 106
	SUB @127, 106
	DJN <127, 106
	JMZ @72, #200
	CMP #121, @105
	SUB #121, @105
	SUB 12, @10
	CMP -7, <-20
	SUB 12, @10
	MOV #100, 9
	ADD 270, 60
	SUB @127, 106
	SLT 721, 0
	SUB 12, @10
	CMP -207, <-129
	CMP -207, <-129
	CMP 12, @0
	SPL 0, <-54
	SPL 0, <-54
	SPL 0, <-54
